TimeQuest Timing Analyzer report for mds_img_manipulation
Sun May 19 13:26:18 2013
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 13. Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 14. Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 15. Slow Model Setup: 'fpga_clk'
 16. Slow Model Hold: 'fpga_clk'
 17. Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 19. Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 20. Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 21. Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 22. Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 23. Slow Model Recovery: 'fpga_clk'
 24. Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 25. Slow Model Removal: 'fpga_clk'
 26. Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 27. Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 28. Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 29. Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 30. Slow Model Minimum Pulse Width: 'fpga_clk'
 31. Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 32. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. Fast Model Setup Summary
 44. Fast Model Hold Summary
 45. Fast Model Recovery Summary
 46. Fast Model Removal Summary
 47. Fast Model Minimum Pulse Width Summary
 48. Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 49. Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 50. Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 51. Fast Model Setup: 'fpga_clk'
 52. Fast Model Hold: 'fpga_clk'
 53. Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 54. Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 55. Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 56. Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 57. Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 58. Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 59. Fast Model Recovery: 'fpga_clk'
 60. Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 61. Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 62. Fast Model Removal: 'fpga_clk'
 63. Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 64. Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 65. Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 66. Fast Model Minimum Pulse Width: 'fpga_clk'
 67. Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 68. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Propagation Delay
 74. Minimum Propagation Delay
 75. Output Enable Times
 76. Minimum Output Enable Times
 77. Output Disable Times
 78. Minimum Output Disable Times
 79. Multicorner Timing Analysis Summary
 80. Setup Times
 81. Hold Times
 82. Clock to Output Times
 83. Minimum Clock to Output Times
 84. Progagation Delay
 85. Minimum Progagation Delay
 86. Setup Transfers
 87. Hold Transfers
 88. Recovery Transfers
 89. Removal Transfers
 90. Report TCCS
 91. Report RSKM
 92. Unconstrained Paths
 93. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; mds_img_manipulation                              ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Sun May 19 13:26:13 2013 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------+------------------------------------------------------------+
; altera_reserved_tck                                    ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                          ; { altera_reserved_tck }                                    ;
; fpga_clk                                               ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                          ; { fpga_clk }                                               ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Generated ; 7.500   ; 133.33 MHz ; 0.000 ; 3.750  ; 50.00      ; 3         ; 8           ;       ;        ;           ;            ; false    ; fpga_clk ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0] ; { inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] } ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Generated ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; fpga_clk ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0] ; { inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] } ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Generated ; 25.000  ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; fpga_clk ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0] ; { inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] } ;
+--------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                      ;
+------------+-----------------+--------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note ;
+------------+-----------------+--------------------------------------------------------+------+
; 92.6 MHz   ; 92.6 MHz        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;      ;
; 113.53 MHz ; 113.53 MHz      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;      ;
; 173.85 MHz ; 173.85 MHz      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;      ;
; 185.63 MHz ; 185.63 MHz      ; fpga_clk                                               ;      ;
+------------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                        ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; -0.799 ; -7.424        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.788  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2.325  ; 0.000         ;
; fpga_clk                                               ; 14.613 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                        ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; fpga_clk                                               ; 0.391 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.391 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.391 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                     ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; -1.252 ; -1.252        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; -1.146 ; -2.292        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.693  ; 0.000         ;
; fpga_clk                                               ; 17.789 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                     ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 1.032 ; 0.000         ;
; fpga_clk                                               ; 1.446 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1.460 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 3.416 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                          ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 1.623  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; fpga_clk                                               ; 7.620  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 10.373 ; 0.000         ;
; altera_reserved_tck                                    ; 97.778 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.799 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.861     ;
; -0.788 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.850     ;
; -0.705 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.767     ;
; -0.671 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.735     ;
; -0.660 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.724     ;
; -0.653 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.715     ;
; -0.617 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.679     ;
; -0.606 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.668     ;
; -0.577 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.641     ;
; -0.547 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.609     ;
; -0.525 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.589     ;
; -0.523 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.585     ;
; -0.508 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.569     ;
; -0.500 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.561     ;
; -0.491 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.555     ;
; -0.480 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.544     ;
; -0.471 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.533     ;
; -0.454 ; mds_top:inst6|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.518     ;
; -0.443 ; mds_top:inst6|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.507     ;
; -0.419 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.483     ;
; -0.406 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.467     ;
; -0.397 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.461     ;
; -0.388 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.452     ;
; -0.384 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.446     ;
; -0.380 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 10.443     ;
; -0.377 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.441     ;
; -0.373 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.435     ;
; -0.372 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 10.435     ;
; -0.371 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.433     ;
; -0.365 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.426     ;
; -0.365 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.427     ;
; -0.360 ; mds_top:inst6|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.424     ;
; -0.345 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.409     ;
; -0.326 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.387     ;
; -0.318 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.379     ;
; -0.316 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 10.332     ;
; -0.309 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 10.319     ;
; -0.308 ; mds_top:inst6|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.372     ;
; -0.294 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.358     ;
; -0.290 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.352     ;
; -0.283 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.344     ;
; -0.278 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.339     ;
; -0.278 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 10.341     ;
; -0.254 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[0]          ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.316     ;
; -0.243 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[0]          ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.305     ;
; -0.243 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.307     ;
; -0.242 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.306     ;
; -0.239 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.303     ;
; -0.238 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.300     ;
; -0.237 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 10.300     ;
; -0.230 ; mds_top:inst6|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o                                             ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.294     ;
; -0.224 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.285     ;
; -0.219 ; mds_top:inst6|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o                                             ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.283     ;
; -0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 10.231     ;
; -0.205 ; mds_top:inst6|intercon:intercon_z_inst|wbs_gnt[0]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.266     ;
; -0.202 ; mds_top:inst6|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.266     ;
; -0.200 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 10.263     ;
; -0.194 ; mds_top:inst6|intercon:intercon_z_inst|wbs_gnt[0]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.255     ;
; -0.192 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 10.255     ;
; -0.189 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.251     ;
; -0.183 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.244     ;
; -0.163 ; mds_top:inst6|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 10.226     ;
; -0.160 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[0]          ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.222     ;
; -0.155 ; mds_top:inst6|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 10.218     ;
; -0.155 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 10.218     ;
; -0.150 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 10.213     ;
; -0.149 ; mds_top:inst6|rx_path:rx_path_inst|wbm_adr_internal[4]                                                           ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.213     ;
; -0.144 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.206     ;
; -0.143 ; mds_top:inst6|rx_path:rx_path_inst|wbm_adr_internal[1]                                                           ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.207     ;
; -0.139 ; mds_top:inst6|rx_path:rx_path_inst|wbm_adr_internal[0]                                                           ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.203     ;
; -0.138 ; mds_top:inst6|rx_path:rx_path_inst|wbm_adr_internal[4]                                                           ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.202     ;
; -0.136 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.200     ;
; -0.136 ; mds_top:inst6|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o                                             ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.200     ;
; -0.136 ; mds_top:inst6|intercon:intercon_z_inst|wbs_gnt[1]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.197     ;
; -0.134 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 10.150     ;
; -0.132 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.194     ;
; -0.132 ; mds_top:inst6|rx_path:rx_path_inst|wbm_adr_internal[1]                                                           ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.196     ;
; -0.128 ; mds_top:inst6|rx_path:rx_path_inst|wbm_adr_internal[0]                                                           ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.192     ;
; -0.127 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 10.137     ;
; -0.125 ; mds_top:inst6|intercon:intercon_z_inst|wbs_gnt[1]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.186     ;
; -0.111 ; mds_top:inst6|intercon:intercon_z_inst|wbs_gnt[0]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.172     ;
; -0.108 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[0]          ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.170     ;
; -0.101 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.162     ;
; -0.098 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 10.161     ;
; -0.097 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 10.160     ;
; -0.096 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.157     ;
; -0.093 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg0 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.155     ;
; -0.093 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.154     ;
; -0.089 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 10.152     ;
; -0.088 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.051      ; 10.104     ;
; -0.085 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.146     ;
; -0.084 ; mds_top:inst6|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o                                             ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.148     ;
; -0.079 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[1]          ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.141     ;
; -0.069 ; mds_top:inst6|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 10.087     ;
; -0.068 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[1]          ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.130     ;
; -0.063 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.127     ;
; -0.061 ; mds_top:inst6|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 10.124     ;
; -0.059 ; mds_top:inst6|intercon:intercon_z_inst|wbs_gnt[0]                                                                ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.120     ;
; -0.057 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst6|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 10.120     ;
; -0.056 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.047      ; 10.068     ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.788 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.750      ;
; 0.948 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.593      ;
; 0.962 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[21]                       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.577      ;
; 1.012 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.526      ;
; 1.016 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.522      ;
; 1.020 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.519      ;
; 1.020 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.518      ;
; 1.024 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.514      ;
; 1.063 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.475      ;
; 1.111 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[13] ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.430      ;
; 1.138 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|init_rd             ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.007      ; 1.405      ;
; 1.144 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[10]                       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[10]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.007      ; 1.399      ;
; 1.153 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.388      ;
; 1.175 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[12]                       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.363      ;
; 1.182 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[20]                       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[20]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.002     ; 1.352      ;
; 1.213 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.326      ;
; 1.250 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.291      ;
; 1.255 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.286      ;
; 1.256 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[0]     ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.282      ;
; 1.260 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[8]                        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[8]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.278      ;
; 1.264 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[8]  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.277      ;
; 1.267 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[15] ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[15]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.274      ;
; 1.274 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.262      ;
; 1.278 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|restart_i           ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.261      ;
; 1.278 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[9]  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.263      ;
; 1.286 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.006      ; 1.256      ;
; 1.289 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[9]                        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[9]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.249      ;
; 1.303 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[8]     ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.235      ;
; 1.304 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.232      ;
; 1.324 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[2]      ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.032      ; 1.244      ;
; 1.340 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[3]      ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.032      ; 1.228      ;
; 1.347 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[4]      ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.032      ; 1.221      ;
; 1.354 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[4]  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[4]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.032      ; 1.214      ;
; 1.380 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[3]  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[3]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.159      ;
; 1.425 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|type_reg_wbm[0]     ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.114      ;
; 1.426 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[8]      ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.032      ; 1.142      ;
; 1.427 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]      ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.032      ; 1.141      ;
; 1.430 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[5]  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.032      ; 1.138      ;
; 1.439 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[17]                       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[17]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.099      ;
; 1.447 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[19]                       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[19]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.092      ;
; 1.452 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[11]                       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[11]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.087      ;
; 1.485 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[16]                       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.054      ;
; 1.554 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.983      ;
; 1.557 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]      ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.032      ; 1.011      ;
; 1.561 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[21] ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.978      ;
; 1.563 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[5]      ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[5]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.032      ; 1.005      ;
; 1.571 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[0]      ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.964      ;
; 1.571 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[0]  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.968      ;
; 1.573 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[0]     ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[0]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.032      ; 0.995      ;
; 1.595 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[14]                       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[14]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.943      ;
; 1.603 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[1]      ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.032      ; 0.965      ;
; 1.609 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[2]  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.930      ;
; 1.610 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[15]                       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[15]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.928      ;
; 1.611 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[14] ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.928      ;
; 1.611 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[20] ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.928      ;
; 1.612 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[12] ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.927      ;
; 1.613 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[1]     ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.926      ;
; 1.613 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[18] ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.926      ;
; 1.614 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[16] ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[16]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.925      ;
; 1.616 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[10] ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.923      ;
; 1.619 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[18]                       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[18]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.920      ;
; 1.748 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 5.788      ;
; 1.748 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 5.788      ;
; 1.748 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 5.788      ;
; 1.748 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 5.788      ;
; 1.748 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 5.788      ;
; 1.748 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 5.788      ;
; 1.748 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 5.788      ;
; 1.748 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 5.788      ;
; 1.748 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[8] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 5.788      ;
; 1.752 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[1]  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.787      ;
; 1.752 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[7]  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.787      ;
; 1.753 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[11] ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.786      ;
; 1.753 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[17] ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.786      ;
; 1.755 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[6]  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.784      ;
; 1.756 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready           ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.783      ;
; 1.756 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[13]                       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.783      ;
; 1.757 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[19] ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.782      ;
; 1.778 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[2]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 5.763      ;
; 1.778 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[3]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 5.763      ;
; 1.778 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[5]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 5.763      ;
; 1.778 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[6]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 5.763      ;
; 1.778 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[8]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 5.763      ;
; 1.778 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[9]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 5.763      ;
; 1.778 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[10]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 5.763      ;
; 1.778 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[11]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 5.763      ;
; 1.778 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[13]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 5.763      ;
; 1.778 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[15]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 5.763      ;
; 1.778 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[17]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 5.763      ;
; 1.778 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[20]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 5.763      ;
; 1.961 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[12]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 5.577      ;
; 1.961 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[14]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 5.577      ;
; 1.961 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[16]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 5.577      ;
; 1.961 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[18]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 5.577      ;
; 1.961 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[19]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 5.577      ;
; 1.961 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 5.576      ;
; 1.961 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 5.576      ;
; 1.961 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 5.576      ;
; 1.961 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 5.576      ;
; 1.961 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 5.576      ;
+-------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 2.325  ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|manipulation_complete ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|image_tx_en_i      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.005     ; 2.706      ;
; 3.479  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[0]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.020     ; 1.537      ;
; 3.497  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[1]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.020     ; 1.519      ;
; 3.501  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst|reg_data[2]                      ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 1.523      ;
; 3.526  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[2]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.499      ;
; 3.978  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[1]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 1.061      ;
; 4.065  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[7]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.972      ;
; 4.077  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[0]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 0.962      ;
; 4.117  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[3]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 0.922      ;
; 4.246  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[4]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.792      ;
; 4.246  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[5]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.792      ;
; 4.250  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[3]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.788      ;
; 4.250  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[4]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.788      ;
; 4.250  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[7]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.788      ;
; 4.251  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[6]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.787      ;
; 4.252  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[6]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.786      ;
; 4.253  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[2]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.785      ;
; 4.256  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[5]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.782      ;
; 16.192 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 8.852      ;
; 16.386 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 8.658      ;
; 16.398 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[2]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 8.646      ;
; 16.493 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[3]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 8.552      ;
; 16.703 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[4]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 8.342      ;
; 16.741 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[5]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 8.303      ;
; 16.817 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 8.209      ;
; 16.817 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 8.209      ;
; 16.922 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 8.104      ;
; 16.922 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 8.104      ;
; 16.969 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 8.056      ;
; 16.969 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 8.056      ;
; 17.005 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 8.022      ;
; 17.005 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 8.022      ;
; 17.021 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 8.005      ;
; 17.021 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 8.005      ;
; 17.074 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 7.952      ;
; 17.075 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 7.951      ;
; 17.075 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 7.951      ;
; 17.076 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 7.950      ;
; 17.079 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 7.947      ;
; 17.085 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 7.941      ;
; 17.096 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[4]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 7.930      ;
; 17.096 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[4]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 7.930      ;
; 17.097 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 7.933      ;
; 17.097 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 7.933      ;
; 17.097 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 7.933      ;
; 17.097 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.932      ;
; 17.106 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.923      ;
; 17.106 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.923      ;
; 17.106 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.923      ;
; 17.118 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[1]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 7.907      ;
; 17.118 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[1]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 7.907      ;
; 17.129 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 7.901      ;
; 17.130 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[0]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 7.895      ;
; 17.130 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[0]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 7.895      ;
; 17.134 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 7.896      ;
; 17.155 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 7.871      ;
; 17.155 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 7.871      ;
; 17.179 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 7.847      ;
; 17.180 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 7.846      ;
; 17.180 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 7.846      ;
; 17.181 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 7.845      ;
; 17.184 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 7.842      ;
; 17.189 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[6]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 7.855      ;
; 17.190 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 7.836      ;
; 17.202 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 7.828      ;
; 17.202 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 7.828      ;
; 17.202 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 7.828      ;
; 17.202 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.827      ;
; 17.211 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.818      ;
; 17.211 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.818      ;
; 17.211 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.818      ;
; 17.226 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 7.799      ;
; 17.227 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 7.798      ;
; 17.227 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 7.798      ;
; 17.228 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 7.797      ;
; 17.230 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.799      ;
; 17.231 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.798      ;
; 17.231 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 7.794      ;
; 17.234 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.795      ;
; 17.234 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 7.796      ;
; 17.235 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.794      ;
; 17.236 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.793      ;
; 17.236 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[0]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 7.789      ;
; 17.236 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[0]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 7.789      ;
; 17.237 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 7.788      ;
; 17.239 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 7.791      ;
; 17.249 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.780      ;
; 17.249 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.780      ;
; 17.249 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.780      ;
; 17.249 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.779      ;
; 17.254 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[6]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 7.773      ;
; 17.254 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[6]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 7.773      ;
; 17.258 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.770      ;
; 17.258 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.770      ;
; 17.258 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.770      ;
; 17.262 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 7.765      ;
; 17.263 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 7.764      ;
; 17.263 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 7.764      ;
; 17.264 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 7.763      ;
; 17.267 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 7.760      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'fpga_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.007      ; 5.430      ;
; 14.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 5.411      ;
; 14.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.007      ; 5.414      ;
; 14.638 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 5.395      ;
; 14.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.010      ; 5.283      ;
; 14.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 5.264      ;
; 14.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 5.186      ;
; 14.867 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 5.170      ;
; 14.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.010      ; 5.159      ;
; 14.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 5.140      ;
; 14.907 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.010      ; 5.139      ;
; 14.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 5.120      ;
; 14.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.007      ; 5.117      ;
; 14.929 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.003      ; 5.110      ;
; 14.931 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.003      ; 5.108      ;
; 14.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 5.098      ;
; 14.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.007     ; 5.091      ;
; 14.940 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.007     ; 5.089      ;
; 14.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.007      ; 5.094      ;
; 14.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 5.075      ;
; 14.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.007      ; 5.083      ;
; 14.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.010      ; 5.077      ;
; 14.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.007      ; 5.070      ;
; 14.976 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.007      ; 5.067      ;
; 14.978 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 5.058      ;
; 14.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 5.051      ;
; 14.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.010      ; 5.055      ;
; 14.999 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.010      ; 5.047      ;
; 14.999 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.005      ; 5.042      ;
; 15.000 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 5.036      ;
; 15.001 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.004      ; 5.039      ;
; 15.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 5.028      ;
; 15.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.005      ; 5.026      ;
; 15.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.007      ; 5.025      ;
; 15.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.007      ; 5.018      ;
; 15.027 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 5.006      ;
; 15.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.005      ; 5.008      ;
; 15.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.007      ; 5.008      ;
; 15.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.010      ; 5.008      ;
; 15.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.007      ; 5.002      ;
; 15.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 4.989      ;
; 15.045 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.005      ; 4.996      ;
; 15.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 4.989      ;
; 15.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.010      ; 4.998      ;
; 15.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.005      ; 4.992      ;
; 15.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 4.979      ;
; 15.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.005      ; 4.980      ;
; 15.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 4.972      ;
; 15.064 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.007      ; 4.979      ;
; 15.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.012     ; 4.953      ;
; 15.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.007      ; 4.963      ;
; 15.105 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.007      ; 4.938      ;
; 15.106 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 4.932      ;
; 15.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.010      ; 4.936      ;
; 15.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.005      ; 4.927      ;
; 15.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 4.919      ;
; 15.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.005     ; 4.908      ;
; 15.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.004      ; 4.915      ;
; 15.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.004      ; 4.895      ;
; 15.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.008      ; 4.895      ;
; 15.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.010      ; 4.893      ;
; 15.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.007      ; 4.890      ;
; 15.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 4.874      ;
; 15.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 4.873      ;
; 15.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.005      ; 4.874      ;
; 15.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 4.866      ;
; 15.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.007      ; 4.874      ;
; 15.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 4.864      ;
; 15.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.010      ; 4.871      ;
; 15.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.008     ; 4.849      ;
; 15.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.005      ; 4.858      ;
; 15.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.008      ; 4.861      ;
; 15.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 4.850      ;
; 15.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.008      ; 4.849      ;
; 15.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.004      ; 4.833      ;
; 15.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 4.826      ;
; 15.214 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.010      ; 4.832      ;
; 15.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.004      ; 4.811      ;
; 15.234 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.010      ; 4.812      ;
; 15.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.004      ; 4.803      ;
; 15.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.010      ; 4.792      ;
; 15.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 4.781      ;
; 15.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.008      ; 4.771      ;
; 15.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.007      ; 4.770      ;
; 15.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 4.764      ;
; 15.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 4.764      ;
; 15.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.003      ; 4.763      ;
; 15.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.004      ; 4.764      ;
; 15.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.003      ; 4.761      ;
; 15.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.005      ; 4.763      ;
; 15.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 4.753      ;
; 15.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.004      ; 4.754      ;
; 15.290 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 4.748      ;
; 15.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.008      ; 4.751      ;
; 15.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.005      ; 4.747      ;
; 15.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.007      ; 4.747      ;
; 15.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.010      ; 4.747      ;
; 15.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 4.737      ;
; 15.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.008     ; 4.728      ;
; 15.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.006      ; 4.741      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'fpga_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db                                                                                                                                                                                                                                                     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db                                                                                                                                                                                                                                                       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db                                                                                                                                                                                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.778      ;
; 0.512 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.778      ;
; 0.513 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.779      ;
; 0.514 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.780      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3                                                                                                                                                                                                                                                  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out                                                                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1                                                                                                                                                                                                                                                       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2                                                                                                                                                                                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2                                                                                                                                                                                                                                                     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3                                                                                                                                                                                                                                                       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db                                                                                                                                                                                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2                                                                                                                                                                                                                                                       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3                                                                                                                                                                                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3                                                                                                                                                                                                                                                     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3                                                                                                                                                                                                                                                       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4                                                                                                                                                                                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2                                                                                                                                                                                                                                                     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.799      ;
; 0.537 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.803      ;
; 0.542 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                               ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.808      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg3                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.072      ; 0.926      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg0                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.072      ; 0.927      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a8~portb_datain_reg0                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.072      ; 0.929      ;
; 0.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a8~portb_datain_reg2                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.072      ; 0.936      ;
; 0.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a8~portb_datain_reg3                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.072      ; 0.937      ;
; 0.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a8~portb_datain_reg1                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.072      ; 0.937      ;
; 0.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg2                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.072      ; 0.937      ;
; 0.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg3                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.072      ; 0.938      ;
; 0.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg0                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.072      ; 0.946      ;
; 0.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 0.920      ;
; 0.655 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.001     ; 0.920      ;
; 0.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.922      ;
; 0.657 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.923      ;
; 0.657 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.923      ;
; 0.658 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.924      ;
; 0.658 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.924      ;
; 0.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.924      ;
; 0.659 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.925      ;
; 0.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.925      ;
; 0.660 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1                                                                                                                                                                                                                                                  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2                                                                                                                                                                                                                                                    ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 0.927      ;
; 0.660 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.926      ;
; 0.661 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.927      ;
; 0.661 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.927      ;
; 0.661 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.927      ;
; 0.663 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.929      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st     ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st         ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                              ; mds_top:inst6|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                              ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|init_done                                                                          ; mds_top:inst6|sdram_controller:sdr_ctrl|init_done                                                                                                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                       ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                                                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                   ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                         ; mds_top:inst6|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|do_refresh                                                                         ; mds_top:inst6|sdram_controller:sdr_ctrl|do_refresh                                                                                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                        ; mds_top:inst6|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                                                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                        ; mds_top:inst6|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                                                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                              ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                   ; mds_top:inst6|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                   ; mds_top:inst6|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                   ; mds_top:inst6|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                   ; mds_top:inst6|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                              ; mds_top:inst6|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                                ; mds_top:inst6|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|data_valid_r                                                                       ; mds_top:inst6|sdram_controller:sdr_ctrl|data_valid_r                                                                                                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                               ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|oor_r                                                                              ; mds_top:inst6|sdram_controller:sdr_ctrl|oor_r                                                                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|cyc_i_internal                                                                     ; mds_top:inst6|sdram_controller:sdr_ctrl|cyc_i_internal                                                                                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|stall_r                                                                            ; mds_top:inst6|sdram_controller:sdr_ctrl|stall_r                                                                                                                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                      ; mds_top:inst6|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|sdram_controller:sdr_ctrl|oe_r                                                                               ; mds_top:inst6|sdram_controller:sdr_ctrl|oe_r                                                                                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|rd_bank_val                                                                         ; mds_top:inst6|mem_mng_top:mem_mng_inst|rd_bank_val                                                                                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]               ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]               ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.513 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[19]           ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                                                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.782      ;
; 0.513 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[12]                                                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.779      ;
; 0.513 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[18]                                                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.779      ;
; 0.514 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready                     ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                                                                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.783      ;
; 0.514 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[13]                                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.783      ;
; 0.515 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[6]            ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.784      ;
; 0.516 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[1]               ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                                                                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[16]                                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[16]                                                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[11]           ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                                                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.786      ;
; 0.517 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[17]           ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                                                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.786      ;
; 0.517 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d2                                             ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d3                                                                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[15]              ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[15]                                                                                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d4                                          ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_flt                                                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[1]            ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.787      ;
; 0.518 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[7]            ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.787      ;
; 0.519 ; mds_top:inst6|sdram_controller:sdr_ctrl|address_r[17]                                                                      ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_addr_r[9]                                                                                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[6]                                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[19]                                                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[8]                                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[14]                                                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[17]                                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[17]                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                           ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                                                                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[13]                    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[13]                                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[0]                                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[1]                                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[2]                                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[9]                                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; mds_top:inst6|sdram_controller:sdr_ctrl|address_r[19]                                                                      ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_addr_r[11]                                                                                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; mds_top:inst6|sdram_controller:sdr_ctrl|address_r[11]                                                                      ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_addr_r[3]                                                                                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.523 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[1]               ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[0]                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_switch_st ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_switch_st                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[8]             ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[8]                                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d3                                          ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d4                                                                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[2]               ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[1]                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[1]               ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready                                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[0]                ; mds_top:inst6|sdram_controller:sdr_ctrl|address_r[0]                                                                                                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[8]              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[8]                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[5]                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[5]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; mds_top:inst6|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                                ; mds_top:inst6|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d2                                          ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d3                                                                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_switch_st ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait2_switch_st                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.531 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]           ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]                                                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; mds_top:inst6|sdram_controller:sdr_ctrl|blen_cnt[8]                                                                        ; mds_top:inst6|sdram_controller:sdr_ctrl|blen_cnt[8]                                                                                                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.534 ; mds_top:inst6|sdram_controller:sdr_ctrl|next_state.REFRESH_ST                                                              ; mds_top:inst6|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.800      ;
; 0.536 ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_200us_ST                                                 ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_PRECHARGE_ST                                                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.536 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_i                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.537 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[8]             ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[8]                                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[8]                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[8]                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.539 ; mds_top:inst6|sdram_controller:sdr_ctrl|rfsh_int_cntr[11]                                                                  ; mds_top:inst6|sdram_controller:sdr_ctrl|rfsh_int_cntr[11]                                                                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.540 ; mds_top:inst6|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                              ; mds_top:inst6|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.806      ;
; 0.543 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_d1                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_bool                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.809      ;
; 0.544 ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                       ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_200us_ST                                                                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.810      ;
; 0.546 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_i                   ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[4]                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.812      ;
; 0.617 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[0]               ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready                                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.620 ; mds_top:inst6|sdram_controller:sdr_ctrl|dat_o_r[2]                                                                         ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.926      ;
; 0.621 ; mds_top:inst6|sdram_controller:sdr_ctrl|dat_o_r[0]                                                                         ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.927      ;
; 0.624 ; mds_top:inst6|sdram_controller:sdr_ctrl|dat_o_r[11]                                                                        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.930      ;
; 0.636 ; mds_top:inst6|sdram_controller:sdr_ctrl|dat_o_r[3]                                                                         ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.942      ;
; 0.637 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[4]               ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[3]                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.903      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|trig_cnt[0]                                                                      ; mds_top:inst6|img_man_top:img_man_top_inst|trig_cnt[0]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|trig_cnt[1]                                                                      ; mds_top:inst6|img_man_top:img_man_top_inst|trig_cnt[1]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|trig_cnt[2]                                                                      ; mds_top:inst6|img_man_top:img_man_top_inst|trig_cnt[2]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|trig_cnt[3]                                                                      ; mds_top:inst6|img_man_top:img_man_top_inst|trig_cnt[3]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_type_reg_0x00_st    ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_type_reg_0x00_st    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_write_proc                           ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_write_proc                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st            ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_cyc_o                              ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_cyc_o                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_1_st   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_1_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x80_2_st   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x80_2_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_first                                  ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_first                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.wait_ack_2_st              ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.wait_ack_2_st              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_2_st   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_2_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[0]                             ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[0]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[1]                             ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[1]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[2]                             ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[2]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.prepare_for_second_pair_st ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.prepare_for_second_pair_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|intercon:intercon_y_inst|wbm_gnt[0]                                                                           ; mds_top:inst6|intercon:intercon_y_inst|wbm_gnt[0]                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|intercon:intercon_y_inst|wbm_gnt[1]                                                                           ; mds_top:inst6|intercon:intercon_y_inst|wbm_gnt[1]                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.restart_wack_st                                  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.restart_wack_st                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[10]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[10]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_idle_st                          ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_idle_st                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[1]                                                                           ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[1]                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_rx_st           ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_rx_st           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[0]                           ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[1]                           ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[1]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[2]                           ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[2]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[0]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[1]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[1]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[2]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[2]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[3]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[3]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[4]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[4]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[5]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[5]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[6]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[6]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[7]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[8]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[9]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_addr_out_valid                          ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_addr_out_valid                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_din_valid                               ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_din_valid                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_addr_calc_proc[0]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_addr_calc_proc[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_trigger_unit                           ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_trigger_unit                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|en_valid_count                                          ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|en_valid_count                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[0]                                        ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[1]                                        ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[1]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[3]                                        ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[3]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[2]                                        ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[2]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_READ_from_SDRAM_st               ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_READ_from_SDRAM_st               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_bili_trig                                ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_bili_trig                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[1]                                          ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[1]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[0]                                          ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[0]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_bilinear_st                      ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_bilinear_st                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|dat_1st_bool                                                                             ; mds_top:inst6|rx_path:rx_path_inst|dat_1st_bool                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                             ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                         ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                     ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                             ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                             ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                             ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                             ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                             ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                           ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                  ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                            ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                             ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                             ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                            ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                            ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                           ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|sbit_err_status                                                                          ; mds_top:inst6|rx_path:rx_path_inst|sbit_err_status                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|eof_err_status                                                                           ; mds_top:inst6|rx_path:rx_path_inst|eof_err_status                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|crc_err_status                                                                           ; mds_top:inst6|rx_path:rx_path_inst|crc_err_status                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_wb_addr_lsb_st      ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_wb_addr_lsb_st      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wb_address[9]                               ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wb_address[9]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[7]                           ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[7]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_stb_o                                ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_stb_o                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_tx_st           ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_tx_st           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.end_cyc_st                                       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.end_cyc_st                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_wait_end_cyc_st ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_wait_end_cyc_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[1]                             ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[1]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tga_o[1]                                                     ; mds_top:inst6|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tga_o[1]                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[1]                           ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[1]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_idle_st         ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_idle_st         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[0]                           ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|type_reg_offset[0]                                                                       ; mds_top:inst6|rx_path:rx_path_inst|type_reg_offset[0]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|err_i_status                                                                             ; mds_top:inst6|rx_path:rx_path_inst|err_i_status                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                              ; mds_top:inst6|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[3]                           ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[3]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_cur_st.wbm_rx_st                                             ; mds_top:inst6|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_cur_st.wbm_rx_st                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_in_addr_i[0]                                                 ; mds_top:inst6|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_in_addr_i[0]                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                             ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[5]                                                                                       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[5]                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[0]                                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[0]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                     ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                     ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                     ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                     ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                     ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                     ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                     ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                     ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                     ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                     ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.514 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[5]                                                                                         ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[5]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.782      ;
; 0.516 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[3]                                                                                                                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[2]                                                                                         ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[2]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.785      ;
; 0.518 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[6]                                                                                         ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[6]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.786      ;
; 0.518 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                                                                                                          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[6]                                                                                         ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[6]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.787      ;
; 0.519 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[0]                                                                                                                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[0]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[3]                                                                                         ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[3]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.788      ;
; 0.520 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[4]                                                                                         ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[4]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.788      ;
; 0.520 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[7]                                                                                         ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[7]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.788      ;
; 0.520 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.787      ;
; 0.524 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[4]                                                                                         ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[4]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.792      ;
; 0.524 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[5]                                                                                         ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[5]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.792      ;
; 0.524 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[3]                                                                                                                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[3]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.790      ;
; 0.529 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.795      ;
; 0.531 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.797      ;
; 0.533 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.799      ;
; 0.539 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                     ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.542 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[6]                                                                                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[6]                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[2]                                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.809      ;
; 0.543 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.809      ;
; 0.544 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                     ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.810      ;
; 0.544 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.810      ;
; 0.551 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                     ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.817      ;
; 0.552 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.818      ;
; 0.553 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.819      ;
; 0.554 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.820      ;
; 0.554 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[7]                                                                                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[7]                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.820      ;
; 0.554 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.820      ;
; 0.554 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.820      ;
; 0.556 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[8]                                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.822      ;
; 0.557 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[7]                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.823      ;
; 0.558 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[9]                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.824      ;
; 0.558 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[7]                                                                          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[8]                                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.824      ;
; 0.590 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[5]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.856      ;
; 0.600 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|blank                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.866      ;
; 0.650 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[4]                                                                                                                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.916      ;
; 0.650 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[6]                                                                                                                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[6]                                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.916      ;
; 0.653 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[3]                                                                                         ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[3]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 0.922      ;
; 0.657 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[1]                                                                                                                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[1]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.923      ;
; 0.657 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.923      ;
; 0.658 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[0]                                                                                                                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[0]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.924      ;
; 0.658 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[7]                                                                                                                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[7]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.924      ;
; 0.659 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[7]                                                                                                                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[7]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.925      ;
; 0.659 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[6]                                                                                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.925      ;
; 0.659 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.925      ;
; 0.660 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[8]                                                                                                                  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[8]                                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[5]                                                                                                                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[5]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.661 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.927      ;
; 0.661 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[6]                                                                                                                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[6]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.927      ;
; 0.661 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[0]                                                                                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]                                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.927      ;
; 0.662 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[4]                                                                                                                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[4]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.928      ;
; 0.662 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[5]                                                                                                                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[5]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.928      ;
; 0.662 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.928      ;
; 0.662 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[7]                                                                                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]                                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.928      ;
; 0.662 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[3]                                                                                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]                                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.928      ;
; 0.663 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[1]                                                                                                                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[1]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[2]                                                                                                                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[2]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[5]                                                                                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]                                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[1]                                                                                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]                                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[9]                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.930      ;
; 0.667 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[4]                                                                                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]                                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.933      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.252 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_flt                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.009      ; 3.797      ;
; 4.743  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.036      ; 5.246      ;
; 4.743  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.036      ; 5.246      ;
; 4.743  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.036      ; 5.246      ;
; 4.743  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[10]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.036      ; 5.246      ;
; 4.743  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[11]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.036      ; 5.246      ;
; 4.743  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[12]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.036      ; 5.246      ;
; 4.743  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[13]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.036      ; 5.246      ;
; 4.743  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[14]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.036      ; 5.246      ;
; 4.743  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[15]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.036      ; 5.246      ;
; 4.743  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[16]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.036      ; 5.246      ;
; 4.743  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[17]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.036      ; 5.246      ;
; 4.743  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[18]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.036      ; 5.246      ;
; 4.743  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[19]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.036      ; 5.246      ;
; 4.743  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[20]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.036      ; 5.246      ;
; 4.743  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[21]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.036      ; 5.246      ;
; 4.743  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[22]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.036      ; 5.246      ;
; 4.743  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[23]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.036      ; 5.246      ;
; 4.743  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[24]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.036      ; 5.246      ;
; 4.743  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[25]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.036      ; 5.246      ;
; 4.743  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[26]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.036      ; 5.246      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[17]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[19]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[20]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[18]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[21]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[14]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[15]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[16]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[0]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[1]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[2]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[3]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[4]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[5]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[6]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[7]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[8]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[9]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[10]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[11]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[12]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[13]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.039      ; 5.230      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[17]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[19]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[20]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[18]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[21]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[14]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[15]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[16]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[0]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[1]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[2]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[3]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[4]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[5]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[6]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[7]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[8]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[9]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[10]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[11]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[12]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.762  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[13]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.228      ;
; 4.765  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 5.200      ;
; 4.765  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 5.200      ;
; 4.765  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 5.200      ;
; 4.765  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[10]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 5.200      ;
; 4.765  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[11]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 5.200      ;
; 4.765  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[12]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 5.200      ;
; 4.765  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[13]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 5.200      ;
; 4.765  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[14]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 5.200      ;
; 4.765  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[15]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 5.200      ;
; 4.765  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[16]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 5.200      ;
; 4.765  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[17]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 5.200      ;
; 4.765  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[18]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 5.200      ;
; 4.765  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[19]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 5.200      ;
; 4.765  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[20]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 5.200      ;
; 4.765  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[21]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 5.200      ;
; 4.765  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[22]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 5.200      ;
; 4.765  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[23]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 5.200      ;
; 4.765  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[24]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 5.200      ;
; 4.765  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[25]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 5.200      ;
; 4.765  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[26]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 5.200      ;
; 4.931  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.035      ; 5.057      ;
; 4.931  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.035      ; 5.057      ;
; 4.931  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.035      ; 5.057      ;
; 4.931  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[10]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.035      ; 5.057      ;
; 4.931  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[11]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.035      ; 5.057      ;
; 4.931  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[12]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.035      ; 5.057      ;
; 4.931  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[13]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.035      ; 5.057      ;
; 4.931  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[14]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.035      ; 5.057      ;
; 4.931  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[15]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.035      ; 5.057      ;
; 4.931  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[16]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.035      ; 5.057      ;
; 4.931  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[17]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.035      ; 5.057      ;
; 4.931  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.059      ;
; 4.931  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.059      ;
; 4.931  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.059      ;
; 4.931  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 5.059      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                             ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.146 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb                     ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -2.382     ; 1.300      ;
; -1.146 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                     ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -2.382     ; 1.300      ;
; 3.415  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 4.129      ;
; 3.415  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[15]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 4.129      ;
; 3.415  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 4.129      ;
; 3.415  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[17]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 4.129      ;
; 3.429  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 4.116      ;
; 3.429  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[18]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 4.116      ;
; 3.429  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[19]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 4.116      ;
; 3.429  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[20]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 4.116      ;
; 3.440  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 4.101      ;
; 3.440  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 4.101      ;
; 3.440  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 4.101      ;
; 3.440  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[11]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 4.101      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.015      ; 3.800      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|rd_gnt                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 3.790      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|sdram_controller:sdr_ctrl|we_i_r                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 3.784      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[1]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[2]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[3]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[4]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[5]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[6]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[7]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[8]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[9]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[10]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[11]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.796      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[8]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 3.791      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.796      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[0]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 3.791      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[0]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 3.783      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[1]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 3.783      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[2]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 3.783      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[3]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 3.783      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[4]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 3.783      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[5]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 3.783      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[6]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 3.783      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[7]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 3.783      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[8]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 3.783      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 3.791      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d2[0]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 3.791      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.796      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_bank_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 3.788      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_idle_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 3.788      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 3.792      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[0]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 3.786      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[0]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 3.782      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[0]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 3.795      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 3.792      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 3.801      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 3.801      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 3.801      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 3.801      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_flt                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 3.801      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_ready_der          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.015      ; 3.800      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[1]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 3.788      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[1]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 3.786      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[1]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 3.784      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[1]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[2]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 3.788      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[2]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 3.786      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[2]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[2]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 3.792      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 3.792      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[3]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 3.788      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[3]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 3.786      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[3]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 3.787      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[3]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 3.795      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 3.792      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 3.795      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 3.792      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[4]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 3.788      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[5]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 3.788      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[5]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 3.786      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[5]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[5]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[6]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 3.788      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[6]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 3.786      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[6]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[6]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 3.795      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 3.792      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 3.795      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 3.792      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[7]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 3.788      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[7]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 3.786      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[7]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 3.787      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[7]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 3.789      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[8]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 3.788      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[8]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 3.786      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[8]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 3.784      ;
; 3.751  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[8]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 3.784      ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                                                                                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.693 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                          ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -2.378     ; 1.965      ;
; 0.693 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                          ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -2.378     ; 1.965      ;
; 1.218 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 3.735      ;
; 1.225 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 3.738      ;
; 1.242 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a5  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.005      ; 3.728      ;
; 1.246 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.028      ; 3.747      ;
; 1.251 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a8  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.027      ; 3.741      ;
; 1.260 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.025      ; 3.730      ;
; 1.267 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.012      ; 3.710      ;
; 1.282 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.021      ; 3.704      ;
; 1.327 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 3.655      ;
; 1.454 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 3.499      ;
; 1.461 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 3.502      ;
; 1.472 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a9  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.012      ; 3.505      ;
; 1.478 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a5  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.005      ; 3.492      ;
; 1.482 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.028      ; 3.511      ;
; 1.487 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a8  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.027      ; 3.505      ;
; 1.496 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.025      ; 3.494      ;
; 1.503 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.012      ; 3.474      ;
; 1.518 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.021      ; 3.468      ;
; 1.563 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 3.419      ;
; 1.681 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 3.286      ;
; 1.708 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a9  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.012      ; 3.269      ;
; 1.714 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.019      ; 3.270      ;
; 1.746 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.026      ; 3.245      ;
; 1.749 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.039      ; 3.255      ;
; 1.760 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a13 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.035      ; 3.240      ;
; 1.917 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 3.050      ;
; 1.950 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.019      ; 3.034      ;
; 1.982 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.026      ; 3.009      ;
; 1.985 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.039      ; 3.019      ;
; 1.996 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a13 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.035      ; 3.004      ;
; 2.043 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.031      ; 2.953      ;
; 2.082 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 2.925      ;
; 2.082 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 2.925      ;
; 2.082 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 2.925      ;
; 2.082 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 2.925      ;
; 2.082 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 2.925      ;
; 2.082 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 2.925      ;
; 2.082 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 2.925      ;
; 2.082 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 2.925      ;
; 2.082 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 2.925      ;
; 2.082 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 2.925      ;
; 2.090 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.914      ;
; 2.090 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.914      ;
; 2.090 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.914      ;
; 2.090 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.914      ;
; 2.090 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.914      ;
; 2.090 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.914      ;
; 2.090 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.914      ;
; 2.090 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.914      ;
; 2.090 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.914      ;
; 2.090 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.914      ;
; 2.090 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.914      ;
; 2.279 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.031      ; 2.717      ;
; 2.317 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.687      ;
; 2.317 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.687      ;
; 2.317 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.687      ;
; 2.317 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.687      ;
; 2.317 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.687      ;
; 2.317 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.687      ;
; 2.317 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.687      ;
; 2.317 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.687      ;
; 2.317 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.687      ;
; 2.318 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 2.689      ;
; 2.318 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 2.689      ;
; 2.318 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 2.689      ;
; 2.318 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 2.689      ;
; 2.318 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 2.689      ;
; 2.318 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 2.689      ;
; 2.318 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 2.689      ;
; 2.318 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 2.689      ;
; 2.318 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 2.689      ;
; 2.318 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 2.689      ;
; 2.326 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.678      ;
; 2.326 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.678      ;
; 2.326 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.678      ;
; 2.326 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.678      ;
; 2.326 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.678      ;
; 2.326 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.678      ;
; 2.326 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.678      ;
; 2.326 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.678      ;
; 2.326 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.678      ;
; 2.326 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.678      ;
; 2.326 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.678      ;
; 2.353 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 2.680      ;
; 2.353 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 2.680      ;
; 2.353 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 2.680      ;
; 2.353 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 2.680      ;
; 2.353 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 2.680      ;
; 2.353 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 2.680      ;
; 2.361 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 2.672      ;
; 2.361 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 2.672      ;
; 2.361 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 2.672      ;
; 2.361 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 2.672      ;
; 2.361 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 2.672      ;
; 2.361 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 2.672      ;
; 2.361 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 2.672      ;
; 2.361 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 2.672      ;
; 2.553 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.032     ; 2.451      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'fpga_clk'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.789 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.003      ; 2.250      ;
; 17.789 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.003      ; 2.250      ;
; 17.911 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.003      ; 2.128      ;
; 17.911 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.003      ; 2.128      ;
; 18.202 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.834      ;
; 18.202 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.834      ;
; 18.324 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.712      ;
; 18.324 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.712      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                                ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.032 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.298      ;
; 1.032 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.298      ;
; 1.032 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.298      ;
; 1.233 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.492      ;
; 1.233 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.492      ;
; 1.233 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.492      ;
; 1.233 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.492      ;
; 1.233 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.492      ;
; 1.233 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.492      ;
; 1.233 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.492      ;
; 1.233 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.492      ;
; 1.233 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.492      ;
; 1.233 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.492      ;
; 1.462 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.720      ;
; 1.733 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.026      ; 2.025      ;
; 1.733 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.026      ; 2.025      ;
; 1.733 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.026      ; 2.025      ;
; 1.733 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.026      ; 2.025      ;
; 1.733 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.026      ; 2.025      ;
; 1.920 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.182      ;
; 1.920 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.182      ;
; 1.959 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|p0addr                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.025      ; 2.250      ;
; 2.156 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.418      ;
; 2.156 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.418      ;
; 2.173 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.436      ;
; 2.173 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.436      ;
; 2.173 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.436      ;
; 2.173 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.436      ;
; 2.173 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.436      ;
; 2.173 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.436      ;
; 2.173 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.436      ;
; 2.173 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.436      ;
; 2.181 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.444      ;
; 2.181 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.444      ;
; 2.181 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.444      ;
; 2.181 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.444      ;
; 2.181 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.444      ;
; 2.181 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.444      ;
; 2.217 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.451      ;
; 2.217 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.451      ;
; 2.217 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.451      ;
; 2.217 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.451      ;
; 2.217 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.451      ;
; 2.217 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.451      ;
; 2.217 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.451      ;
; 2.217 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.451      ;
; 2.217 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.451      ;
; 2.409 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.672      ;
; 2.409 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.672      ;
; 2.409 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.672      ;
; 2.409 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.672      ;
; 2.409 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.672      ;
; 2.409 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.672      ;
; 2.409 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.672      ;
; 2.409 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.672      ;
; 2.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.680      ;
; 2.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.680      ;
; 2.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.680      ;
; 2.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.680      ;
; 2.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.680      ;
; 2.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.680      ;
; 2.444 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.678      ;
; 2.444 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.678      ;
; 2.444 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.678      ;
; 2.444 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.678      ;
; 2.444 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.678      ;
; 2.444 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.678      ;
; 2.444 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.678      ;
; 2.444 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.678      ;
; 2.444 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.678      ;
; 2.444 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.678      ;
; 2.444 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.678      ;
; 2.452 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.029     ; 2.689      ;
; 2.452 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.029     ; 2.689      ;
; 2.452 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.029     ; 2.689      ;
; 2.452 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.029     ; 2.689      ;
; 2.452 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.029     ; 2.689      ;
; 2.452 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.029     ; 2.689      ;
; 2.452 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.029     ; 2.689      ;
; 2.452 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.029     ; 2.689      ;
; 2.452 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.029     ; 2.689      ;
; 2.452 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.029     ; 2.689      ;
; 2.452 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.031      ; 2.717      ;
; 2.453 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.687      ;
; 2.453 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.687      ;
; 2.453 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.687      ;
; 2.453 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.687      ;
; 2.453 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.687      ;
; 2.453 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.687      ;
; 2.453 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.687      ;
; 2.453 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.687      ;
; 2.453 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.687      ;
; 2.680 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.914      ;
; 2.680 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.914      ;
; 2.680 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.914      ;
; 2.680 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.914      ;
; 2.680 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.914      ;
; 2.680 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.914      ;
; 2.680 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.914      ;
; 2.680 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.914      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'fpga_clk'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.446 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.712      ;
; 1.446 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.712      ;
; 1.568 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.834      ;
; 1.568 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.834      ;
; 1.859 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.003      ; 2.128      ;
; 1.859 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.003      ; 2.128      ;
; 1.981 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.003      ; 2.250      ;
; 1.981 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.003      ; 2.250      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.460 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 1.755      ;
; 1.460 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 1.755      ;
; 1.460 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 1.755      ;
; 1.460 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a2                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 1.755      ;
; 1.460 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 1.755      ;
; 1.460 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 1.755      ;
; 1.460 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[11]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 1.755      ;
; 1.460 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[8]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 1.755      ;
; 1.460 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[12]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 1.755      ;
; 1.460 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[13]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 1.755      ;
; 1.480 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.747      ;
; 1.480 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.747      ;
; 1.480 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.747      ;
; 1.480 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.747      ;
; 1.480 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.747      ;
; 1.480 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.747      ;
; 1.480 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[10]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.747      ;
; 1.480 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[12]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.747      ;
; 1.746 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[0]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 2.036      ;
; 1.746 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[2]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 2.036      ;
; 1.746 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[9]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 2.036      ;
; 1.901 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe25a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 2.138      ;
; 1.901 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 2.138      ;
; 2.042 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.303      ;
; 2.042 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.303      ;
; 2.042 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.303      ;
; 2.042 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[3]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.303      ;
; 2.042 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[4]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.303      ;
; 2.042 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[6]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.303      ;
; 2.042 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[11]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.303      ;
; 2.043 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.305      ;
; 2.043 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.305      ;
; 2.043 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.305      ;
; 2.043 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.305      ;
; 2.043 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[13]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.305      ;
; 2.043 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.305      ;
; 2.043 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.305      ;
; 2.043 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[10]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.305      ;
; 2.043 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.305      ;
; 2.043 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.305      ;
; 2.043 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[11]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.305      ;
; 2.043 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[12]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.305      ;
; 2.043 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[11]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.305      ;
; 2.043 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[12]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.305      ;
; 2.043 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[1]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.305      ;
; 2.043 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[10]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.305      ;
; 2.137 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe25a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 2.374      ;
; 2.137 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 2.374      ;
; 2.280 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.548      ;
; 2.280 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.548      ;
; 2.280 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.548      ;
; 2.280 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[7]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.548      ;
; 2.325 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[5]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.591      ;
; 2.325 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.591      ;
; 2.325 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.591      ;
; 2.325 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a1                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.591      ;
; 2.325 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.591      ;
; 2.325 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.591      ;
; 2.325 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.591      ;
; 2.325 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.591      ;
; 2.325 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.591      ;
; 2.325 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.591      ;
; 2.325 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[8]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.591      ;
; 2.325 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[9]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.591      ;
; 2.325 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[5]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.591      ;
; 2.336 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.602      ;
; 2.336 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.602      ;
; 2.336 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.602      ;
; 2.336 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a0                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.602      ;
; 2.336 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a3                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.602      ;
; 2.336 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|parity11                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.602      ;
; 2.336 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.602      ;
; 2.336 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.602      ;
; 2.336 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.602      ;
; 2.553 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 2.826      ;
; 2.553 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[3]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 2.826      ;
; 2.553 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 2.826      ;
; 2.553 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 2.826      ;
; 2.553 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[6]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 2.826      ;
; 2.553 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 2.826      ;
; 2.553 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[4]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 2.826      ;
; 2.553 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 2.826      ;
; 2.553 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[9]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 2.826      ;
; 2.553 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 2.826      ;
; 2.553 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 2.826      ;
; 2.553 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[8]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 2.826      ;
; 2.553 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 2.826      ;
; 2.553 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 2.826      ;
; 2.553 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[5]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 2.826      ;
; 2.584 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.853      ;
; 2.584 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[1]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.853      ;
; 2.584 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.853      ;
; 2.584 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[2]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.853      ;
; 2.584 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[7]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.853      ;
; 2.584 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[0]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.853      ;
; 2.584 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.853      ;
; 2.584 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.853      ;
; 2.584 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.853      ;
; 2.584 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.853      ;
; 2.584 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.853      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                             ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 3.416 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb                     ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -2.382     ; 1.300      ;
; 3.416 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                     ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -2.382     ; 1.300      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 3.800      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|rd_gnt                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 3.790      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|sdram_controller:sdr_ctrl|we_i_r                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.784      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[1]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[2]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[3]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[4]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[5]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[6]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[7]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[8]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[9]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[10]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[11]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.796      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[8]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.791      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.796      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[0]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.791      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[0]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.783      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[1]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.783      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[2]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.783      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[3]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.783      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[4]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.783      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[5]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.783      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[6]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.783      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[7]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.783      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[8]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.783      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.791      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d2[0]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.791      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.796      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_bank_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.788      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_idle_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.788      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.792      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[0]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.786      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[0]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.782      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[0]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.795      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.792      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 3.801      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 3.801      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 3.801      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 3.801      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_flt                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 3.801      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_ready_der          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 3.800      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[1]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.788      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[1]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.786      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[1]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.784      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[1]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[2]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.788      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[2]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.786      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[2]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[2]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.792      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.792      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[3]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.788      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[3]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.786      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[3]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 3.787      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[3]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.795      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.792      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.795      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.792      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[4]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.788      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[5]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.788      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[5]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.786      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[5]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[5]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[6]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.788      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[6]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.786      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[6]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[6]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.795      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.792      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.795      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.792      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[7]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.788      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[7]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.786      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[7]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 3.787      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[7]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.789      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[8]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.788      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[8]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.786      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[8]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.784      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[8]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.784      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[9]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.788      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[9]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.786      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[9]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.784      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[9]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.784      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[10]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.788      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[10]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.786      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[10]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.784      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[10]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.784      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[11]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.788      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[12]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.788      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[12]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.782      ;
; 3.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[12]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.784      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_we_reg         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_we_reg         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'fpga_clk'                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a3~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a3~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg9  ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------+
; dram_dq[*]     ; fpga_clk   ; 4.594 ; 4.594 ; Rise       ; fpga_clk                                               ;
;  dram_dq[0]    ; fpga_clk   ; 3.776 ; 3.776 ; Rise       ; fpga_clk                                               ;
;  dram_dq[1]    ; fpga_clk   ; 3.932 ; 3.932 ; Rise       ; fpga_clk                                               ;
;  dram_dq[2]    ; fpga_clk   ; 3.827 ; 3.827 ; Rise       ; fpga_clk                                               ;
;  dram_dq[3]    ; fpga_clk   ; 4.349 ; 4.349 ; Rise       ; fpga_clk                                               ;
;  dram_dq[4]    ; fpga_clk   ; 3.868 ; 3.868 ; Rise       ; fpga_clk                                               ;
;  dram_dq[5]    ; fpga_clk   ; 4.310 ; 4.310 ; Rise       ; fpga_clk                                               ;
;  dram_dq[6]    ; fpga_clk   ; 3.844 ; 3.844 ; Rise       ; fpga_clk                                               ;
;  dram_dq[7]    ; fpga_clk   ; 4.021 ; 4.021 ; Rise       ; fpga_clk                                               ;
;  dram_dq[8]    ; fpga_clk   ; 3.812 ; 3.812 ; Rise       ; fpga_clk                                               ;
;  dram_dq[9]    ; fpga_clk   ; 4.027 ; 4.027 ; Rise       ; fpga_clk                                               ;
;  dram_dq[10]   ; fpga_clk   ; 4.276 ; 4.276 ; Rise       ; fpga_clk                                               ;
;  dram_dq[11]   ; fpga_clk   ; 4.109 ; 4.109 ; Rise       ; fpga_clk                                               ;
;  dram_dq[12]   ; fpga_clk   ; 3.939 ; 3.939 ; Rise       ; fpga_clk                                               ;
;  dram_dq[13]   ; fpga_clk   ; 4.594 ; 4.594 ; Rise       ; fpga_clk                                               ;
;  dram_dq[14]   ; fpga_clk   ; 3.852 ; 3.852 ; Rise       ; fpga_clk                                               ;
;  dram_dq[15]   ; fpga_clk   ; 4.463 ; 4.463 ; Rise       ; fpga_clk                                               ;
; fpga_rst       ; fpga_clk   ; 4.291 ; 4.291 ; Rise       ; fpga_clk                                               ;
; uart_serial_in ; fpga_clk   ; 5.030 ; 5.030 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]     ; fpga_clk   ; 7.373 ; 7.373 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; 6.720 ; 6.720 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; 6.797 ; 6.797 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; 6.794 ; 6.794 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; 6.891 ; 6.891 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; 6.445 ; 6.445 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; 6.800 ; 6.800 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; 6.285 ; 6.285 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; 6.895 ; 6.895 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; 6.979 ; 6.979 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; 6.745 ; 6.745 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; 7.373 ; 7.373 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; 6.887 ; 6.887 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; 6.817 ; 6.817 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; 6.878 ; 6.878 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; 6.824 ; 6.824 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; 6.873 ; 6.873 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; uart_serial_in ; fpga_clk   ; 6.818 ; 6.818 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------+
; dram_dq[*]     ; fpga_clk   ; -3.276 ; -3.276 ; Rise       ; fpga_clk                                               ;
;  dram_dq[0]    ; fpga_clk   ; -3.276 ; -3.276 ; Rise       ; fpga_clk                                               ;
;  dram_dq[1]    ; fpga_clk   ; -3.348 ; -3.348 ; Rise       ; fpga_clk                                               ;
;  dram_dq[2]    ; fpga_clk   ; -3.311 ; -3.311 ; Rise       ; fpga_clk                                               ;
;  dram_dq[3]    ; fpga_clk   ; -3.622 ; -3.622 ; Rise       ; fpga_clk                                               ;
;  dram_dq[4]    ; fpga_clk   ; -3.635 ; -3.635 ; Rise       ; fpga_clk                                               ;
;  dram_dq[5]    ; fpga_clk   ; -3.591 ; -3.591 ; Rise       ; fpga_clk                                               ;
;  dram_dq[6]    ; fpga_clk   ; -3.612 ; -3.612 ; Rise       ; fpga_clk                                               ;
;  dram_dq[7]    ; fpga_clk   ; -3.791 ; -3.791 ; Rise       ; fpga_clk                                               ;
;  dram_dq[8]    ; fpga_clk   ; -3.582 ; -3.582 ; Rise       ; fpga_clk                                               ;
;  dram_dq[9]    ; fpga_clk   ; -3.674 ; -3.674 ; Rise       ; fpga_clk                                               ;
;  dram_dq[10]   ; fpga_clk   ; -3.589 ; -3.589 ; Rise       ; fpga_clk                                               ;
;  dram_dq[11]   ; fpga_clk   ; -3.621 ; -3.621 ; Rise       ; fpga_clk                                               ;
;  dram_dq[12]   ; fpga_clk   ; -3.620 ; -3.620 ; Rise       ; fpga_clk                                               ;
;  dram_dq[13]   ; fpga_clk   ; -3.693 ; -3.693 ; Rise       ; fpga_clk                                               ;
;  dram_dq[14]   ; fpga_clk   ; -3.620 ; -3.620 ; Rise       ; fpga_clk                                               ;
;  dram_dq[15]   ; fpga_clk   ; -3.869 ; -3.869 ; Rise       ; fpga_clk                                               ;
; fpga_rst       ; fpga_clk   ; -4.061 ; -4.061 ; Rise       ; fpga_clk                                               ;
; uart_serial_in ; fpga_clk   ; -4.799 ; -4.799 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]     ; fpga_clk   ; -6.055 ; -6.055 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; -6.490 ; -6.490 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; -6.567 ; -6.567 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; -6.564 ; -6.564 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; -6.661 ; -6.661 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; -6.215 ; -6.215 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; -6.570 ; -6.570 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; -6.055 ; -6.055 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; -6.665 ; -6.665 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; -6.749 ; -6.749 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; -6.515 ; -6.515 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; -7.143 ; -7.143 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; -6.657 ; -6.657 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; -6.587 ; -6.587 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; -6.648 ; -6.648 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; -6.594 ; -6.594 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; -6.643 ; -6.643 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; uart_serial_in ; fpga_clk   ; -6.588 ; -6.588 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK            ; fpga_clk   ; 0.868 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1               ; fpga_clk   ; 6.867 ; 6.867 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active    ; fpga_clk   ; 7.744 ; 7.744 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]        ; fpga_clk   ; 6.326 ; 6.326 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]       ; fpga_clk   ; 4.981 ; 4.981 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]       ; fpga_clk   ; 5.478 ; 5.478 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]       ; fpga_clk   ; 5.476 ; 5.476 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]       ; fpga_clk   ; 5.053 ; 5.053 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]       ; fpga_clk   ; 6.326 ; 6.326 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]       ; fpga_clk   ; 5.704 ; 5.704 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]       ; fpga_clk   ; 5.410 ; 5.410 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]       ; fpga_clk   ; 5.194 ; 5.194 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]       ; fpga_clk   ; 5.244 ; 5.244 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]       ; fpga_clk   ; 5.268 ; 5.268 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]      ; fpga_clk   ; 5.474 ; 5.474 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]      ; fpga_clk   ; 5.956 ; 5.956 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]        ; fpga_clk   ; 6.590 ; 6.590 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]       ; fpga_clk   ; 6.590 ; 6.590 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]       ; fpga_clk   ; 5.992 ; 5.992 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n          ; fpga_clk   ; 5.093 ; 5.093 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]          ; fpga_clk   ; 6.885 ; 6.885 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]         ; fpga_clk   ; 5.904 ; 5.904 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]         ; fpga_clk   ; 5.948 ; 5.948 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]         ; fpga_clk   ; 5.208 ; 5.208 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]         ; fpga_clk   ; 5.897 ; 5.897 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]         ; fpga_clk   ; 5.057 ; 5.057 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]         ; fpga_clk   ; 5.346 ; 5.346 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]         ; fpga_clk   ; 5.432 ; 5.432 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]         ; fpga_clk   ; 5.618 ; 5.618 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]         ; fpga_clk   ; 6.001 ; 6.001 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]         ; fpga_clk   ; 6.885 ; 6.885 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]        ; fpga_clk   ; 5.202 ; 5.202 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]        ; fpga_clk   ; 5.746 ; 5.746 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]        ; fpga_clk   ; 6.022 ; 6.022 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]        ; fpga_clk   ; 6.363 ; 6.363 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]        ; fpga_clk   ; 6.269 ; 6.269 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]        ; fpga_clk   ; 5.987 ; 5.987 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm           ; fpga_clk   ; 6.113 ; 6.113 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n          ; fpga_clk   ; 6.036 ; 6.036 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm           ; fpga_clk   ; 6.073 ; 6.073 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n           ; fpga_clk   ; 5.594 ; 5.594 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK            ; fpga_clk   ;       ; 0.868 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; 7s_lsb_disp[*]      ; fpga_clk   ; 6.393 ; 6.393 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[0]     ; fpga_clk   ; 6.342 ; 6.342 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[1]     ; fpga_clk   ; 6.348 ; 6.348 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[2]     ; fpga_clk   ; 6.307 ; 6.307 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[3]     ; fpga_clk   ; 6.393 ; 6.393 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[4]     ; fpga_clk   ; 6.345 ; 6.345 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[5]     ; fpga_clk   ; 6.292 ; 6.292 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[6]     ; fpga_clk   ; 6.359 ; 6.359 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_lsb_mem[*]       ; fpga_clk   ; 7.587 ; 7.587 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[0]      ; fpga_clk   ; 7.437 ; 7.437 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[1]      ; fpga_clk   ; 7.333 ; 7.333 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[2]      ; fpga_clk   ; 7.355 ; 7.355 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[3]      ; fpga_clk   ; 6.613 ; 6.613 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[4]      ; fpga_clk   ; 6.730 ; 6.730 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[5]      ; fpga_clk   ; 7.004 ; 7.004 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[6]      ; fpga_clk   ; 7.587 ; 7.587 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_lsb_tx[*]        ; fpga_clk   ; 7.892 ; 7.892 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[0]       ; fpga_clk   ; 7.597 ; 7.597 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[1]       ; fpga_clk   ; 7.614 ; 7.614 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[2]       ; fpga_clk   ; 7.621 ; 7.621 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[3]       ; fpga_clk   ; 7.610 ; 7.610 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[4]       ; fpga_clk   ; 7.645 ; 7.645 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[5]       ; fpga_clk   ; 7.596 ; 7.596 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[6]       ; fpga_clk   ; 7.892 ; 7.892 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_msb_disp[*]      ; fpga_clk   ; 5.929 ; 5.929 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[0]     ; fpga_clk   ; 5.645 ; 5.645 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[1]     ; fpga_clk   ; 5.769 ; 5.769 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[2]     ; fpga_clk   ; 5.918 ; 5.918 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[3]     ; fpga_clk   ; 5.929 ; 5.929 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[4]     ; fpga_clk   ; 5.874 ; 5.874 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[5]     ; fpga_clk   ; 5.600 ; 5.600 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[6]     ; fpga_clk   ; 5.792 ; 5.792 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_msb_mem[*]       ; fpga_clk   ; 7.554 ; 7.554 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[0]      ; fpga_clk   ; 7.066 ; 7.066 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[1]      ; fpga_clk   ; 7.121 ; 7.121 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[2]      ; fpga_clk   ; 7.422 ; 7.422 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[3]      ; fpga_clk   ; 6.777 ; 6.777 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[4]      ; fpga_clk   ; 7.345 ; 7.345 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[5]      ; fpga_clk   ; 7.554 ; 7.554 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[6]      ; fpga_clk   ; 7.487 ; 7.487 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_msb_tx[*]        ; fpga_clk   ; 8.523 ; 8.523 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[0]       ; fpga_clk   ; 8.422 ; 8.422 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[1]       ; fpga_clk   ; 8.254 ; 8.254 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[2]       ; fpga_clk   ; 8.241 ; 8.241 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[3]       ; fpga_clk   ; 8.249 ; 8.249 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[4]       ; fpga_clk   ; 8.519 ; 8.519 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[5]       ; fpga_clk   ; 8.523 ; 8.523 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[6]       ; fpga_clk   ; 8.438 ; 8.438 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; LEDG2               ; fpga_clk   ; 6.612 ; 6.612 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active     ; fpga_clk   ; 8.079 ; 8.079 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken   ; fpga_clk   ; 6.288 ; 6.288 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken   ; fpga_clk   ; 5.665 ; 5.665 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_image_tx_en ; fpga_clk   ; 6.562 ; 6.562 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc     ; fpga_clk   ; 6.191 ; 6.191 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out     ; fpga_clk   ; 7.312 ; 7.312 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]             ; fpga_clk   ; 4.805 ; 4.805 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]            ; fpga_clk   ; 4.312 ; 4.312 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]            ; fpga_clk   ; 4.310 ; 4.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]            ; fpga_clk   ; 4.370 ; 4.370 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]            ; fpga_clk   ; 4.616 ; 4.616 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]            ; fpga_clk   ; 4.354 ; 4.354 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]            ; fpga_clk   ; 4.574 ; 4.574 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]            ; fpga_clk   ; 4.556 ; 4.556 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]            ; fpga_clk   ; 4.805 ; 4.805 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]            ; fpga_clk   ; 4.828 ; 4.828 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]           ; fpga_clk   ; 4.553 ; 4.553 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]           ; fpga_clk   ; 4.809 ; 4.809 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]           ; fpga_clk   ; 4.828 ; 4.828 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]           ; fpga_clk   ; 4.562 ; 4.562 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]           ; fpga_clk   ; 4.562 ; 4.562 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]           ; fpga_clk   ; 4.599 ; 4.599 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]           ; fpga_clk   ; 4.588 ; 4.588 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]           ; fpga_clk   ; 4.333 ; 4.333 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3               ; fpga_clk   ; 6.955 ; 6.955 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]              ; fpga_clk   ; 5.053 ; 5.053 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]             ; fpga_clk   ; 5.003 ; 5.003 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]             ; fpga_clk   ; 5.053 ; 5.053 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]             ; fpga_clk   ; 5.036 ; 5.036 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]             ; fpga_clk   ; 4.798 ; 4.798 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]             ; fpga_clk   ; 4.807 ; 4.807 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]             ; fpga_clk   ; 4.820 ; 4.820 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]             ; fpga_clk   ; 4.824 ; 4.824 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]             ; fpga_clk   ; 4.755 ; 4.755 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank               ; fpga_clk   ; 6.822 ; 6.822 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40              ; fpga_clk   ; 2.939 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync               ; fpga_clk   ; 5.581 ; 5.581 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync               ; fpga_clk   ; 6.132 ; 6.132 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40              ; fpga_clk   ;       ; 2.939 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK            ; fpga_clk   ; 0.868 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1               ; fpga_clk   ; 6.867 ; 6.867 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active    ; fpga_clk   ; 7.230 ; 7.230 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]        ; fpga_clk   ; 4.981 ; 4.981 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]       ; fpga_clk   ; 4.981 ; 4.981 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]       ; fpga_clk   ; 5.478 ; 5.478 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]       ; fpga_clk   ; 5.476 ; 5.476 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]       ; fpga_clk   ; 5.053 ; 5.053 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]       ; fpga_clk   ; 6.326 ; 6.326 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]       ; fpga_clk   ; 5.704 ; 5.704 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]       ; fpga_clk   ; 5.410 ; 5.410 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]       ; fpga_clk   ; 5.194 ; 5.194 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]       ; fpga_clk   ; 5.244 ; 5.244 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]       ; fpga_clk   ; 5.268 ; 5.268 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]      ; fpga_clk   ; 5.474 ; 5.474 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]      ; fpga_clk   ; 5.956 ; 5.956 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]        ; fpga_clk   ; 5.992 ; 5.992 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]       ; fpga_clk   ; 6.590 ; 6.590 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]       ; fpga_clk   ; 5.992 ; 5.992 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n          ; fpga_clk   ; 5.093 ; 5.093 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]          ; fpga_clk   ; 5.057 ; 5.057 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]         ; fpga_clk   ; 5.904 ; 5.904 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]         ; fpga_clk   ; 5.948 ; 5.948 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]         ; fpga_clk   ; 5.208 ; 5.208 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]         ; fpga_clk   ; 5.897 ; 5.897 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]         ; fpga_clk   ; 5.057 ; 5.057 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]         ; fpga_clk   ; 5.346 ; 5.346 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]         ; fpga_clk   ; 5.432 ; 5.432 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]         ; fpga_clk   ; 5.618 ; 5.618 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]         ; fpga_clk   ; 6.001 ; 6.001 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]         ; fpga_clk   ; 6.885 ; 6.885 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]        ; fpga_clk   ; 5.202 ; 5.202 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]        ; fpga_clk   ; 5.746 ; 5.746 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]        ; fpga_clk   ; 6.022 ; 6.022 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]        ; fpga_clk   ; 6.363 ; 6.363 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]        ; fpga_clk   ; 6.269 ; 6.269 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]        ; fpga_clk   ; 5.987 ; 5.987 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm           ; fpga_clk   ; 6.113 ; 6.113 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n          ; fpga_clk   ; 6.036 ; 6.036 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm           ; fpga_clk   ; 6.073 ; 6.073 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n           ; fpga_clk   ; 5.594 ; 5.594 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK            ; fpga_clk   ;       ; 0.868 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; 7s_lsb_disp[*]      ; fpga_clk   ; 5.966 ; 5.966 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[0]     ; fpga_clk   ; 6.008 ; 6.008 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[1]     ; fpga_clk   ; 6.014 ; 6.014 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[2]     ; fpga_clk   ; 5.977 ; 5.977 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[3]     ; fpga_clk   ; 6.064 ; 6.064 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[4]     ; fpga_clk   ; 6.021 ; 6.021 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[5]     ; fpga_clk   ; 5.966 ; 5.966 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[6]     ; fpga_clk   ; 6.034 ; 6.034 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_lsb_mem[*]       ; fpga_clk   ; 5.887 ; 5.887 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[0]      ; fpga_clk   ; 6.710 ; 6.710 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[1]      ; fpga_clk   ; 6.605 ; 6.605 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[2]      ; fpga_clk   ; 6.624 ; 6.624 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[3]      ; fpga_clk   ; 5.887 ; 5.887 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[4]      ; fpga_clk   ; 5.999 ; 5.999 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[5]      ; fpga_clk   ; 6.274 ; 6.274 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[6]      ; fpga_clk   ; 6.683 ; 6.683 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_lsb_tx[*]        ; fpga_clk   ; 7.229 ; 7.229 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[0]       ; fpga_clk   ; 7.232 ; 7.232 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[1]       ; fpga_clk   ; 7.249 ; 7.249 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[2]       ; fpga_clk   ; 7.253 ; 7.253 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[3]       ; fpga_clk   ; 7.248 ; 7.248 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[4]       ; fpga_clk   ; 7.285 ; 7.285 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[5]       ; fpga_clk   ; 7.229 ; 7.229 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[6]       ; fpga_clk   ; 7.529 ; 7.529 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_msb_disp[*]      ; fpga_clk   ; 5.101 ; 5.101 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[0]     ; fpga_clk   ; 5.140 ; 5.140 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[1]     ; fpga_clk   ; 5.261 ; 5.261 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[2]     ; fpga_clk   ; 5.410 ; 5.410 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[3]     ; fpga_clk   ; 5.429 ; 5.429 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[4]     ; fpga_clk   ; 5.402 ; 5.402 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[5]     ; fpga_clk   ; 5.101 ; 5.101 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[6]     ; fpga_clk   ; 5.292 ; 5.292 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_msb_mem[*]       ; fpga_clk   ; 5.659 ; 5.659 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[0]      ; fpga_clk   ; 5.956 ; 5.956 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[1]      ; fpga_clk   ; 5.980 ; 5.980 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[2]      ; fpga_clk   ; 6.278 ; 6.278 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[3]      ; fpga_clk   ; 5.659 ; 5.659 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[4]      ; fpga_clk   ; 6.232 ; 6.232 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[5]      ; fpga_clk   ; 6.446 ; 6.446 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[6]      ; fpga_clk   ; 6.347 ; 6.347 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_msb_tx[*]        ; fpga_clk   ; 7.073 ; 7.073 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[0]       ; fpga_clk   ; 7.246 ; 7.246 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[1]       ; fpga_clk   ; 7.085 ; 7.085 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[2]       ; fpga_clk   ; 7.073 ; 7.073 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[3]       ; fpga_clk   ; 7.104 ; 7.104 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[4]       ; fpga_clk   ; 7.322 ; 7.322 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[5]       ; fpga_clk   ; 7.346 ; 7.346 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[6]       ; fpga_clk   ; 7.268 ; 7.268 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; LEDG2               ; fpga_clk   ; 6.612 ; 6.612 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active     ; fpga_clk   ; 8.079 ; 8.079 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken   ; fpga_clk   ; 6.288 ; 6.288 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken   ; fpga_clk   ; 5.665 ; 5.665 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_image_tx_en ; fpga_clk   ; 6.562 ; 6.562 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc     ; fpga_clk   ; 6.054 ; 6.054 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out     ; fpga_clk   ; 7.312 ; 7.312 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]             ; fpga_clk   ; 4.310 ; 4.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]            ; fpga_clk   ; 4.312 ; 4.312 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]            ; fpga_clk   ; 4.310 ; 4.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]            ; fpga_clk   ; 4.370 ; 4.370 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]            ; fpga_clk   ; 4.616 ; 4.616 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]            ; fpga_clk   ; 4.354 ; 4.354 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]            ; fpga_clk   ; 4.574 ; 4.574 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]            ; fpga_clk   ; 4.556 ; 4.556 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]            ; fpga_clk   ; 4.805 ; 4.805 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]            ; fpga_clk   ; 4.333 ; 4.333 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]           ; fpga_clk   ; 4.553 ; 4.553 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]           ; fpga_clk   ; 4.809 ; 4.809 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]           ; fpga_clk   ; 4.828 ; 4.828 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]           ; fpga_clk   ; 4.562 ; 4.562 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]           ; fpga_clk   ; 4.562 ; 4.562 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]           ; fpga_clk   ; 4.599 ; 4.599 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]           ; fpga_clk   ; 4.588 ; 4.588 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]           ; fpga_clk   ; 4.333 ; 4.333 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3               ; fpga_clk   ; 6.955 ; 6.955 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]              ; fpga_clk   ; 4.755 ; 4.755 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]             ; fpga_clk   ; 5.003 ; 5.003 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]             ; fpga_clk   ; 5.053 ; 5.053 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]             ; fpga_clk   ; 5.036 ; 5.036 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]             ; fpga_clk   ; 4.798 ; 4.798 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]             ; fpga_clk   ; 4.807 ; 4.807 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]             ; fpga_clk   ; 4.820 ; 4.820 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]             ; fpga_clk   ; 4.824 ; 4.824 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]             ; fpga_clk   ; 4.755 ; 4.755 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank               ; fpga_clk   ; 6.822 ; 6.822 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40              ; fpga_clk   ; 2.939 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync               ; fpga_clk   ; 5.581 ; 5.581 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync               ; fpga_clk   ; 6.132 ; 6.132 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40              ; fpga_clk   ;       ; 2.939 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; fpga_rst   ; LEDG0       ;    ; 9.742 ; 9.742 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; fpga_rst   ; LEDG0       ;    ; 9.742 ; 9.742 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 5.948 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 5.948 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.978 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 5.978 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 5.976 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.976 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 5.976 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.976 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 6.017 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.987 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 6.017 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 6.017 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 6.013 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 6.013 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 6.023 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 6.023 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 6.277 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 5.948 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 5.948 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.978 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 5.978 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 5.976 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.976 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 5.976 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.976 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 6.017 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.987 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 6.017 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 6.017 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 6.013 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 6.013 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 6.023 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 6.023 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 6.277 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 5.948     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 5.948     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.978     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 5.978     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 5.976     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.976     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 5.976     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.976     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 6.017     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.987     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 6.017     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 6.017     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 6.013     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 6.013     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 6.023     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 6.023     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 6.277     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 5.948     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 5.948     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.978     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 5.978     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 5.976     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.976     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 5.976     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.976     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 6.017     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.987     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 6.017     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 6.017     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 6.013     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 6.013     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 6.023     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 6.023     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 6.277     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                        ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 1.699  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1.921  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 3.690  ; 0.000         ;
; fpga_clk                                               ; 17.543 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                        ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; fpga_clk                                               ; 0.215 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.215 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.215 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                     ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.193  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.356  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2.396  ; 0.000         ;
; fpga_clk                                               ; 18.900 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                     ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.582 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.770 ; 0.000         ;
; fpga_clk                                               ; 0.781 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.023 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                          ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 1.623  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; fpga_clk                                               ; 7.620  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 10.373 ; 0.000         ;
; altera_reserved_tck                                    ; 97.778 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.699 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                                                                                                                                    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.833      ;
; 1.785 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[21]                                                                                                                                   ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.748      ;
; 1.793 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                                                                                                                                    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.742      ;
; 1.799 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                                                                                                                                    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.733      ;
; 1.801 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                                                                                                                                    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.731      ;
; 1.802 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                                                                                                                                    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.730      ;
; 1.803 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                                                                                                                                    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.730      ;
; 1.804 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                                                                                                                                    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.728      ;
; 1.816 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                                                                                                                                    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.716      ;
; 1.828 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[13]                                                                                                             ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.707      ;
; 1.838 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|init_rd                                                                                                                         ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 0.699      ;
; 1.873 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[10]                                                                                                                                   ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 0.664      ;
; 1.883 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[20]                                                                                                                                   ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[20] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 0.645      ;
; 1.884 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                                                                                                                                    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.651      ;
; 1.890 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                                                                                                                                    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.643      ;
; 1.896 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[12]                                                                                                                                   ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.636      ;
; 1.906 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[0]                                                                                                                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.627      ;
; 1.911 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                                                                                                                                    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.625      ;
; 1.914 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                                                                                                                                    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.622      ;
; 1.918 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[8]                                                                                                                                    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.615      ;
; 1.920 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|restart_i                                                                                                                       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.613      ;
; 1.921 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[8]                                                                                                              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.614      ;
; 1.922 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[9]                                                                                                                                    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.611      ;
; 1.924 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[15]                                                                                                             ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[15]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.611      ;
; 1.927 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                                                                                                                                    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.002     ; 0.603      ;
; 1.930 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[9]                                                                                                              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.605      ;
; 1.934 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[8]                                                                                                                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.599      ;
; 1.938 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                                                                                                                                    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.598      ;
; 1.939 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                                                                                                                                    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.002     ; 0.591      ;
; 1.941 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[3]                                                                                                              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[3]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.591      ;
; 1.953 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[2]                                                                                                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.025      ; 0.604      ;
; 1.965 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[3]                                                                                                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.025      ; 0.592      ;
; 1.968 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[4]                                                                                                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.025      ; 0.589      ;
; 1.970 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|type_reg_wbm[0]                                                                                                                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.563      ;
; 1.972 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[4]                                                                                                              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[4]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.025      ; 0.585      ;
; 1.978 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[8]                                                                                                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[8]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.025      ; 0.579      ;
; 1.979 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]                                                                                                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.025      ; 0.578      ;
; 1.980 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[5]                                                                                                              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.025      ; 0.577      ;
; 2.008 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[17]                                                                                                                                   ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[17] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.524      ;
; 2.013 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[19]                                                                                                                                   ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[19] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.520      ;
; 2.016 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[11]                                                                                                                                   ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.517      ;
; 2.027 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[16]                                                                                                                                   ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.506      ;
; 2.052 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                                                                                                                                    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.479      ;
; 2.054 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[2]                                                                                                              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.479      ;
; 2.054 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[14]                                                                                                             ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.479      ;
; 2.054 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[20]                                                                                                             ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.479      ;
; 2.054 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[21]                                                                                                             ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.478      ;
; 2.055 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[12]                                                                                                             ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.478      ;
; 2.056 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[1]                                                                                                                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.477      ;
; 2.057 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[16]                                                                                                             ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[16]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.476      ;
; 2.057 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[18]                                                                                                             ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.476      ;
; 2.058 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]                                                                                                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.025      ; 0.499      ;
; 2.058 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[10]                                                                                                             ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.475      ;
; 2.060 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[0]                                                                                                              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.472      ;
; 2.061 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[0]                                                                                                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[0]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.471      ;
; 2.061 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[5]                                                                                                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[5]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.025      ; 0.496      ;
; 2.063 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[14]                                                                                                                                   ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[14] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.469      ;
; 2.068 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[0]                                                                                                                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[0]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.025      ; 0.489      ;
; 2.071 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[15]                                                                                                                                   ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[15] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.461      ;
; 2.075 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[1]                                                                                                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.025      ; 0.482      ;
; 2.088 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[18]                                                                                                                                   ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[18] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.445      ;
; 2.140 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[1]                                                                                                              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.140 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[7]                                                                                                              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.140 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[11]                                                                                                             ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.140 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[17]                                                                                                             ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.142 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready                                                                                                                       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.142 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[6]                                                                                                              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.143 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[19]                                                                                                             ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.390      ;
; 2.144 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[13]                                                                                                                                   ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.389      ;
; 4.735 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg0 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.068     ; 2.729      ;
; 4.735 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg1 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.068     ; 2.729      ;
; 4.735 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg2 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.068     ; 2.729      ;
; 4.735 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg3 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.068     ; 2.729      ;
; 4.735 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg4 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.068     ; 2.729      ;
; 4.735 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg5 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.068     ; 2.729      ;
; 4.735 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg6 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.068     ; 2.729      ;
; 4.735 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg7 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.068     ; 2.729      ;
; 4.735 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg8 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.068     ; 2.729      ;
; 4.762 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg0 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[8]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.073     ; 2.697      ;
; 4.762 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg1 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[8]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.073     ; 2.697      ;
; 4.762 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg2 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[8]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.073     ; 2.697      ;
; 4.762 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg3 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[8]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.073     ; 2.697      ;
; 4.762 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg4 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[8]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.073     ; 2.697      ;
; 4.762 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg5 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[8]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.073     ; 2.697      ;
; 4.762 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg6 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[8]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.073     ; 2.697      ;
; 4.762 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg7 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[8]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.073     ; 2.697      ;
; 4.762 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg8 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[8]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.073     ; 2.697      ;
; 4.770 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg0 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[15]                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.071     ; 2.691      ;
; 4.770 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg1 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[15]                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.071     ; 2.691      ;
; 4.770 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg2 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[15]                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.071     ; 2.691      ;
; 4.770 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg3 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[15]                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.071     ; 2.691      ;
; 4.770 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg4 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[15]                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.071     ; 2.691      ;
; 4.770 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg5 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[15]                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.071     ; 2.691      ;
; 4.770 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg6 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[15]                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.071     ; 2.691      ;
; 4.770 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg7 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[15]                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.071     ; 2.691      ;
; 4.770 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg8 ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[15]                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.071     ; 2.691      ;
; 4.807 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg0 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[8] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.073     ; 2.652      ;
; 4.807 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg1 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[8] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.073     ; 2.652      ;
; 4.807 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg2 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[8] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.073     ; 2.652      ;
; 4.807 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg3 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[8] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.073     ; 2.652      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.921 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_en   ; mds_top:inst6|img_man_top:img_man_top_inst|en_trig_proc                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.001      ; 0.612      ;
; 1.966 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready   ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_d1                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.004      ; 0.570      ;
; 2.037 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_zero ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_cnt_zero_d1                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; -0.002     ; 0.493      ;
; 2.138 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_busy    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|wbm_busy_d1                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; -0.001     ; 0.393      ;
; 2.142 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_busy    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wbm_busy_d1                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; -0.001     ; 0.389      ;
; 3.116 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                 ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.066      ; 1.949      ;
; 3.135 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                 ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~27                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.898      ;
; 3.161 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[5]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.053      ; 1.891      ;
; 3.232 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.066      ; 1.833      ;
; 3.234 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[0]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg0 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.067      ; 1.832      ;
; 3.251 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg0 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.050      ; 1.798      ;
; 3.251 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~27                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.782      ;
; 3.262 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[7]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~27                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.771      ;
; 3.299 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                 ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~25                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.009      ; 1.742      ;
; 3.312 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                 ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.066      ; 1.753      ;
; 3.333 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg0 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.050      ; 1.716      ;
; 3.335 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 1.690      ;
; 3.337 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[0]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg0 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.067      ; 1.729      ;
; 3.344 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[5]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~25                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.684      ;
; 3.353 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[2]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg2 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 1.717      ;
; 3.373 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[5]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.053      ; 1.679      ;
; 3.385 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[7]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~27                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 1.635      ;
; 3.398 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[0]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[21]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.008      ; 1.642      ;
; 3.407 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.012     ; 1.613      ;
; 3.413 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[2]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~22                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.618      ;
; 3.415 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~25                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.009      ; 1.626      ;
; 3.417 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 1.608      ;
; 3.426 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[6]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.050      ; 1.623      ;
; 3.428 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.066      ; 1.637      ;
; 3.434 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                 ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.050      ; 1.615      ;
; 3.436 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.060      ; 1.623      ;
; 3.439 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[7]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.066      ; 1.626      ;
; 3.445 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[6]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.050      ; 1.604      ;
; 3.463 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                 ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.009      ; 1.578      ;
; 3.492 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                 ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg0 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.050      ; 1.557      ;
; 3.501 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[0]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[21]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.008      ; 1.539      ;
; 3.508 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[5]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.520      ;
; 3.524 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[1]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.069      ; 1.544      ;
; 3.524 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[1]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~21                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.505      ;
; 3.556 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[5]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~25                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.472      ;
; 3.562 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[7]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.053      ; 1.490      ;
; 3.576 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                 ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 1.449      ;
; 3.579 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.009      ; 1.462      ;
; 3.588 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~24                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 1.437      ;
; 3.653 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                 ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[28]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.012      ; 1.391      ;
; 3.659 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[0]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~20                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.008      ; 1.381      ;
; 3.662 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[2]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[23]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.369      ;
; 3.670 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~24                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 1.355      ;
; 3.679 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[6]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~26                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.015     ; 1.338      ;
; 3.687 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                 ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~26                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.015     ; 1.330      ;
; 3.698 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[6]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~26                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.015     ; 1.319      ;
; 3.715 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[2]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg2 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.069      ; 1.353      ;
; 3.720 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[5]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.308      ;
; 3.747 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[24]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.010     ; 1.275      ;
; 3.762 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[0]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~20                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.008      ; 1.278      ;
; 3.769 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[1]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.069      ; 1.299      ;
; 3.769 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[1]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~21                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.260      ;
; 3.769 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[28]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.012      ; 1.275      ;
; 3.775 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[2]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~22                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.254      ;
; 3.780 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[7]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[28]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.012      ; 1.264      ;
; 3.782 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.247      ;
; 3.811 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.069      ; 1.257      ;
; 3.829 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                 ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~24                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 1.196      ;
; 3.857 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[1]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[22]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.174      ;
; 3.903 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[7]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[28]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.128      ;
; 3.950 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[6]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[27]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.081      ;
; 3.958 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                 ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[27]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.073      ;
; 3.969 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[6]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[27]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.062      ;
; 4.024 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[2]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[23]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.005      ;
; 4.069 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[5]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[11]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 0.960      ;
; 4.102 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[1]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[22]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.929      ;
; 4.122 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                ; mds_top:inst6|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[24]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.909      ;
; 4.163 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[5]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[10]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 0.866      ;
; 4.170 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[6]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[11]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.861      ;
; 4.198 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[5]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[9]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 0.831      ;
; 4.221 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[7]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[11]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.810      ;
; 4.233 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[5]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[8]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 0.796      ;
; 4.241 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[8]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[11]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.790      ;
; 4.248 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vsync_i                      ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_d1                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.011      ; 0.795      ;
; 4.264 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[6]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[10]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.767      ;
; 4.268 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[5]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[7]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 0.761      ;
; 4.287 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[9]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[11]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.744      ;
; 4.299 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[6]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[9]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.732      ;
; 4.303 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[5]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[6]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 0.726      ;
; 4.315 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[7]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[10]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.716      ;
; 4.326 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[10]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[11]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.705      ;
; 4.334 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[6]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[8]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.697      ;
; 4.335 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[8]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[10]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.696      ;
; 4.350 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[7]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[9]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.681      ;
; 4.369 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[6]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[7]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.662      ;
; 4.370 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[8]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[9]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.661      ;
; 4.381 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[9]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[10]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.650      ;
; 4.385 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[7]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[8]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.646      ;
; 4.509 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[6]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[6]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.522      ;
; 4.510 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[8]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[8]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.521      ;
; 4.511 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[5]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[5]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.520      ;
; 4.519 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[10]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[10]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.512      ;
; 4.519 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[9]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[9]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.512      ;
; 4.523 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[7]                ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[7]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.508      ;
; 4.637 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[11]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[11]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.394      ;
+-------+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 3.690  ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|manipulation_complete ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|image_tx_en_i      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 1.339      ;
; 4.268  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[0]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.020     ; 0.744      ;
; 4.278  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[1]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.020     ; 0.734      ;
; 4.286  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[2]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 0.735      ;
; 4.292  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst|reg_data[2]                      ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 0.728      ;
; 4.490  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[1]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 0.545      ;
; 4.537  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[7]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.495      ;
; 4.556  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[3]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 0.479      ;
; 4.565  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[0]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 0.470      ;
; 4.616  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[4]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.417      ;
; 4.617  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[5]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.416      ;
; 4.619  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[3]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.414      ;
; 4.619  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[7]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.414      ;
; 4.620  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[4]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.413      ;
; 4.621  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[6]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.412      ;
; 4.621  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[6]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.412      ;
; 4.622  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[2]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.411      ;
; 4.625  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[5]               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.408      ;
; 21.209 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 3.829      ;
; 21.271 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 3.767      ;
; 21.275 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.746      ;
; 21.275 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.746      ;
; 21.289 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[2]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 3.749      ;
; 21.321 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.700      ;
; 21.321 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.700      ;
; 21.337 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[3]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 3.703      ;
; 21.353 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.666      ;
; 21.353 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.666      ;
; 21.365 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 3.655      ;
; 21.365 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 3.655      ;
; 21.378 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.643      ;
; 21.378 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.643      ;
; 21.405 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[0]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.614      ;
; 21.405 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[0]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.614      ;
; 21.410 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.615      ;
; 21.410 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.615      ;
; 21.410 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.615      ;
; 21.413 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 3.613      ;
; 21.413 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 3.613      ;
; 21.413 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 3.613      ;
; 21.414 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[4]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.607      ;
; 21.414 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[4]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.607      ;
; 21.415 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[1]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.604      ;
; 21.415 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[1]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.604      ;
; 21.441 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.580      ;
; 21.441 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.580      ;
; 21.446 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[4]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 3.594      ;
; 21.453 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.568      ;
; 21.453 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.568      ;
; 21.453 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[0]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.566      ;
; 21.453 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[0]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.566      ;
; 21.454 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.567      ;
; 21.454 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.567      ;
; 21.456 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.569      ;
; 21.456 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.569      ;
; 21.456 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.569      ;
; 21.459 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.562      ;
; 21.459 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 3.567      ;
; 21.459 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 3.567      ;
; 21.459 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 3.567      ;
; 21.462 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.563      ;
; 21.465 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.556      ;
; 21.468 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[5]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 3.570      ;
; 21.478 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[6]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 3.542      ;
; 21.478 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[6]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.012     ; 3.542      ;
; 21.479 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 3.547      ;
; 21.483 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 3.543      ;
; 21.488 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 3.535      ;
; 21.488 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 3.535      ;
; 21.488 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.009     ; 3.535      ;
; 21.491 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.533      ;
; 21.491 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.533      ;
; 21.491 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.533      ;
; 21.498 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.521      ;
; 21.498 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.521      ;
; 21.499 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.522      ;
; 21.499 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.522      ;
; 21.500 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.524      ;
; 21.500 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.524      ;
; 21.500 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.524      ;
; 21.500 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.521      ;
; 21.500 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.521      ;
; 21.503 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.522      ;
; 21.503 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.522      ;
; 21.503 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.522      ;
; 21.505 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.516      ;
; 21.508 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.517      ;
; 21.511 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 3.510      ;
; 21.513 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.512      ;
; 21.513 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.512      ;
; 21.513 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.512      ;
; 21.516 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 3.510      ;
; 21.516 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 3.510      ;
; 21.516 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 3.510      ;
; 21.523 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[1]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.496      ;
; 21.523 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[1]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.496      ;
; 21.525 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 3.501      ;
; 21.529 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 3.497      ;
; 21.531 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.488      ;
; 21.531 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.488      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'fpga_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_memory_reg0  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a1~portb_memory_reg0  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a2~portb_memory_reg0  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a3~portb_memory_reg0  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_datain_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_memory_reg0  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_datain_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a5~portb_memory_reg0  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_datain_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a6~portb_memory_reg0  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_datain_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a7~portb_memory_reg0  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a8~portb_datain_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a8~portb_memory_reg0  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a8~portb_datain_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a9~portb_memory_reg0  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a8~portb_datain_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a10~portb_memory_reg0 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a8~portb_datain_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a11~portb_memory_reg0 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_memory_reg0 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a13~portb_memory_reg0 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a14~portb_memory_reg0 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a15~portb_memory_reg0 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a16~portb_datain_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a16~portb_memory_reg0 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.018     ; 2.438      ;
; 17.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.006      ; 2.454      ;
; 17.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 2.441      ;
; 17.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.006      ; 2.442      ;
; 17.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 2.429      ;
; 17.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.009      ; 2.365      ;
; 17.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 2.352      ;
; 17.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 2.351      ;
; 17.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 2.339      ;
; 17.718 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.009      ; 2.323      ;
; 17.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.003      ; 2.315      ;
; 17.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.003      ; 2.314      ;
; 17.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 2.310      ;
; 17.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.006     ; 2.302      ;
; 17.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.006     ; 2.301      ;
; 17.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.006      ; 2.310      ;
; 17.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.009      ; 2.310      ;
; 17.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 2.297      ;
; 17.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.006      ; 2.298      ;
; 17.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.006      ; 2.298      ;
; 17.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 2.285      ;
; 17.755 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.005      ; 2.282      ;
; 17.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.006      ; 2.280      ;
; 17.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.006      ; 2.272      ;
; 17.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.005      ; 2.271      ;
; 17.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.009      ; 2.274      ;
; 17.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.005      ; 2.270      ;
; 17.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.006      ; 2.268      ;
; 17.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 2.259      ;
; 17.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 2.261      ;
; 17.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.005      ; 2.265      ;
; 17.774 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.004      ; 2.262      ;
; 17.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.006      ; 2.263      ;
; 17.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.005      ; 2.259      ;
; 17.779 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.006      ; 2.259      ;
; 17.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.009      ; 2.261      ;
; 17.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.009      ; 2.258      ;
; 17.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 2.246      ;
; 17.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.005      ; 2.253      ;
; 17.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 2.248      ;
; 17.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.006      ; 2.251      ;
; 17.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 2.245      ;
; 17.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.006      ; 2.239      ;
; 17.800 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.009      ; 2.241      ;
; 17.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 2.229      ;
; 17.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 2.226      ;
; 17.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                 ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.004      ; 2.232      ;
; 17.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 2.228      ;
; 17.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.011     ; 2.216      ;
; 17.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.005     ; 2.219      ;
; 17.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.009      ; 2.231      ;
; 17.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.006      ; 2.228      ;
; 17.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.006      ; 2.227      ;
; 17.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 2.218      ;
; 17.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 2.215      ;
; 17.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 2.214      ;
; 17.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.004      ; 2.220      ;
; 17.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 2.212      ;
; 17.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 2.211      ;
; 17.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.009      ; 2.221      ;
; 17.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 2.211      ;
; 17.827 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.006      ; 2.211      ;
; 17.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.004      ; 2.207      ;
; 17.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.005      ; 2.199      ;
; 17.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 2.195      ;
; 17.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.006      ; 2.199      ;
; 17.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.009      ; 2.198      ;
; 17.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                               ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.008     ; 2.179      ;
; 17.847 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.008      ; 2.193      ;
; 17.847 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 2.185      ;
; 17.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.005      ; 2.187      ;
; 17.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.009      ; 2.191      ;
; 17.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.008      ; 2.182      ;
; 17.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.009      ; 2.179      ;
; 17.864 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                 ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.003      ; 2.171      ;
; 17.864 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 2.169      ;
; 17.864 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.008      ; 2.176      ;
; 17.865 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.003      ; 2.170      ;
; 17.865 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.004      ; 2.171      ;
; 17.867 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.009      ; 2.174      ;
; 17.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 2.160      ;
; 17.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 2.159      ;
; 17.875 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.009      ; 2.166      ;
; 17.877 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                                                ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 2.156      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'fpga_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db                                                                                                                                                                                                                                                     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db                                                                                                                                                                                                                                                       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db                                                                                                                                                                                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3                                                                                                                                                                                                                                                  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out                                                                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2                                                                                                                                                                                                                                                     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3                                                                                                                                                                                                                                                       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db                                                                                                                                                                                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1                                                                                                                                                                                                                                                       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2                                                                                                                                                                                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3                                                                                                                                                                                                                                                     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2                                                                                                                                                                                                                                                       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3                                                                                                                                                                                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3                                                                                                                                                                                                                                                       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4                                                                                                                                                                                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg3                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.066      ; 0.452      ;
; 0.249 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2                                                                                                                                                                                                                                                     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                               ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg0                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.066      ; 0.453      ;
; 0.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a8~portb_datain_reg0                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.066      ; 0.454      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a8~portb_datain_reg2                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.066      ; 0.457      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a8~portb_datain_reg3                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.066      ; 0.458      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a8~portb_datain_reg1                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.066      ; 0.458      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg2                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.066      ; 0.458      ;
; 0.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg3                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.066      ; 0.459      ;
; 0.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg0                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.066      ; 0.463      ;
; 0.292 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.444      ;
; 0.293 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.445      ;
; 0.294 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.446      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.447      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.447      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.447      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.450      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.451      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.452      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.454      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 0.458      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 0.459      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 0.462      ;
; 0.312 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1                                                                                                                                                                                                                                                     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.001     ; 0.463      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 0.467      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.005      ; 0.472      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.468      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                                                                                                                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st     ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st         ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st                                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                              ; mds_top:inst6|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                              ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|init_done                                                                          ; mds_top:inst6|sdram_controller:sdr_ctrl|init_done                                                                                                                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                       ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                                                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                   ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                         ; mds_top:inst6|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                                                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|do_refresh                                                                         ; mds_top:inst6|sdram_controller:sdr_ctrl|do_refresh                                                                                                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                        ; mds_top:inst6|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                        ; mds_top:inst6|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                              ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                   ; mds_top:inst6|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                   ; mds_top:inst6|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                   ; mds_top:inst6|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                   ; mds_top:inst6|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                              ; mds_top:inst6|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                                ; mds_top:inst6|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                                                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|data_valid_r                                                                       ; mds_top:inst6|sdram_controller:sdr_ctrl|data_valid_r                                                                                                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                               ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|oor_r                                                                              ; mds_top:inst6|sdram_controller:sdr_ctrl|oor_r                                                                                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|cyc_i_internal                                                                     ; mds_top:inst6|sdram_controller:sdr_ctrl|cyc_i_internal                                                                                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|stall_r                                                                            ; mds_top:inst6|sdram_controller:sdr_ctrl|stall_r                                                                                                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                      ; mds_top:inst6|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                                                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|sdram_controller:sdr_ctrl|oe_r                                                                               ; mds_top:inst6|sdram_controller:sdr_ctrl|oe_r                                                                                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|rd_bank_val                                                                         ; mds_top:inst6|mem_mng_top:mem_mng_inst|rd_bank_val                                                                                                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]               ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]               ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[13]                                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.389      ;
; 0.236 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[12]                                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[19]           ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.390      ;
; 0.237 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[1]               ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                                                                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[15]              ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_dq_r[15]                                                                                                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d4                                          ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_flt                                                                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[18]                                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready                     ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                                                                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[6]            ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[13]                    ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[13]                                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[16]                                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[16]                                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mds_top:inst6|sdram_controller:sdr_ctrl|address_r[17]                                                                      ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_addr_r[9]                                                                                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d2                                             ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d3                                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[17]                                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[17]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[1]            ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[7]            ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[11]           ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[17]           ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[0]                                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[6]                                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[8]             ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[8]                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[19]                                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[8]                                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst6|sdram_controller:sdr_ctrl|address_r[19]                                                                      ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_addr_r[11]                                                                                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst6|sdram_controller:sdr_ctrl|address_r[11]                                                                      ; mds_top:inst6|sdram_controller:sdr_ctrl|dram_addr_r[3]                                                                                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                           ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                                                                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[1]                                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[2]                                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[5]                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[5]                                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst6|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                                ; mds_top:inst6|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                                                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[0]                ; mds_top:inst6|sdram_controller:sdr_ctrl|address_r[0]                                                                                                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[8]              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[8]                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[14]                                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_switch_st ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait2_switch_st                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d3                                          ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d4                                                                                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[1]               ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[0]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[9]                                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]           ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]                                                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top:inst6|sdram_controller:sdr_ctrl|blen_cnt[8]                                                                        ; mds_top:inst6|sdram_controller:sdr_ctrl|blen_cnt[8]                                                                                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_switch_st ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_switch_st                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[2]               ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[1]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[1]               ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready                                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; mds_top:inst6|sdram_controller:sdr_ctrl|dat_o_r[2]                                                                         ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.452      ;
; 0.246 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d2                                          ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d3                                                                                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; mds_top:inst6|sdram_controller:sdr_ctrl|next_state.REFRESH_ST                                                              ; mds_top:inst6|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                                                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; mds_top:inst6|sdram_controller:sdr_ctrl|dat_o_r[0]                                                                         ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.453      ;
; 0.247 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[8]             ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[8]                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; mds_top:inst6|sdram_controller:sdr_ctrl|dat_o_r[11]                                                                        ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.454      ;
; 0.249 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[8]                  ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[8]                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; mds_top:inst6|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                              ; mds_top:inst6|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_200us_ST                                                 ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_PRECHARGE_ST                                                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; mds_top:inst6|sdram_controller:sdr_ctrl|rfsh_int_cntr[11]                                                                  ; mds_top:inst6|sdram_controller:sdr_ctrl|rfsh_int_cntr[11]                                                                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_i                                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.253 ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                       ; mds_top:inst6|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_200us_ST                                                                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_d1                 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_bool                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; mds_top:inst6|sdram_controller:sdr_ctrl|dat_o_r[3]                                                                         ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.461      ;
; 0.256 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_i                   ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[4]                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.408      ;
; 0.282 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[1]              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.490      ;
; 0.283 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[0]              ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.491      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|trig_cnt[0]                                                                      ; mds_top:inst6|img_man_top:img_man_top_inst|trig_cnt[0]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|trig_cnt[1]                                                                      ; mds_top:inst6|img_man_top:img_man_top_inst|trig_cnt[1]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|trig_cnt[2]                                                                      ; mds_top:inst6|img_man_top:img_man_top_inst|trig_cnt[2]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|trig_cnt[3]                                                                      ; mds_top:inst6|img_man_top:img_man_top_inst|trig_cnt[3]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_type_reg_0x00_st    ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_type_reg_0x00_st    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_write_proc                           ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_write_proc                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st            ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_cyc_o                              ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_cyc_o                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_1_st   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_1_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x80_2_st   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x80_2_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_first                                  ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_first                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.wait_ack_2_st              ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.wait_ack_2_st              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_2_st   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_2_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[0]                             ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[0]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[1]                             ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[1]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[2]                             ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[2]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.prepare_for_second_pair_st ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.prepare_for_second_pair_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|intercon:intercon_y_inst|wbm_gnt[0]                                                                           ; mds_top:inst6|intercon:intercon_y_inst|wbm_gnt[0]                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|intercon:intercon_y_inst|wbm_gnt[1]                                                                           ; mds_top:inst6|intercon:intercon_y_inst|wbm_gnt[1]                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.restart_wack_st                                  ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.restart_wack_st                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[10]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[10]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_idle_st                          ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_idle_st                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[1]                                                                           ; mds_top:inst6|intercon:intercon_z_inst|wbm_gnt[1]                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_rx_st           ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_rx_st           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[0]                           ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[1]                           ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[1]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[2]                           ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[2]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[0]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[1]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[1]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[2]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[2]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[3]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[3]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[4]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[4]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[5]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[5]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[6]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[6]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[7]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[8]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[9]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_addr_out_valid                          ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_addr_out_valid                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_din_valid                               ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_din_valid                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_addr_calc_proc[0]                        ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_addr_calc_proc[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_trigger_unit                           ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_trigger_unit                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|en_valid_count                                          ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|en_valid_count                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[0]                                        ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[1]                                        ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[1]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[3]                                        ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[3]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[2]                                        ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[2]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_READ_from_SDRAM_st               ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_READ_from_SDRAM_st               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_bili_trig                                ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_bili_trig                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[1]                                          ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[1]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[0]                                          ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[0]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_bilinear_st                      ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_bilinear_st                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|dat_1st_bool                                                                             ; mds_top:inst6|rx_path:rx_path_inst|dat_1st_bool                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                             ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                         ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                     ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                             ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                             ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                             ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                             ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                             ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                           ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                  ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                            ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                             ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                             ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                            ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                            ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                ; mds_top:inst6|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                           ; mds_top:inst6|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|sbit_err_status                                                                          ; mds_top:inst6|rx_path:rx_path_inst|sbit_err_status                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|eof_err_status                                                                           ; mds_top:inst6|rx_path:rx_path_inst|eof_err_status                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|crc_err_status                                                                           ; mds_top:inst6|rx_path:rx_path_inst|crc_err_status                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_wb_addr_lsb_st      ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_wb_addr_lsb_st      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wb_address[9]                               ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wb_address[9]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[7]                           ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[7]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_stb_o                                ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_stb_o                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_tx_st           ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_tx_st           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.end_cyc_st                                       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.end_cyc_st                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_wait_end_cyc_st ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_wait_end_cyc_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[1]                             ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[1]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tga_o[1]                                                     ; mds_top:inst6|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tga_o[1]                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[1]                           ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[1]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_idle_st         ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_idle_st         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[0]                           ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|type_reg_offset[0]                                                                       ; mds_top:inst6|rx_path:rx_path_inst|type_reg_offset[0]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|err_i_status                                                                             ; mds_top:inst6|rx_path:rx_path_inst|err_i_status                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                              ; mds_top:inst6|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[3]                           ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[3]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_cur_st.wbm_rx_st                                             ; mds_top:inst6|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_cur_st.wbm_rx_st                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_in_addr_i[0]                                                 ; mds_top:inst6|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_in_addr_i[0]                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                     ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[5]                                                                                                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[5]                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[0]                                                                                              ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[0]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                              ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                              ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                              ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                              ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                              ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                              ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                              ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                              ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                              ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                              ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                              ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                              ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[3]                                                                                                                           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]            ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                                                                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[0]                                                                                                                           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[0]                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]            ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]            ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]            ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]            ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]            ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]            ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[3]                                                                                                                           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[3]                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]            ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                             ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                              ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[6]                                                                                           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[6]                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.402      ;
; 0.252 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                              ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                                     ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[2]                                                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[5]                                                                                                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[5]                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.408      ;
; 0.255 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[7]                                                                                           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[7]                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.407      ;
; 0.257 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                               ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                              ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[2]                                                                                                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[2]                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.411      ;
; 0.258 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                              ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[6]                                                                                                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[6]                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.412      ;
; 0.259 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[6]                                                                                                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[6]                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.412      ;
; 0.259 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[7]                                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame[8]                                                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[4]                                                                                                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[4]                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.413      ;
; 0.260 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[8]                                                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.412      ;
; 0.261 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[3]                                                                                                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[3]                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.414      ;
; 0.261 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[7]                                                                                                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[7]                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.414      ;
; 0.261 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[9]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.413      ;
; 0.261 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[7]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.413      ;
; 0.263 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[5]                                                                                                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[5]                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.416      ;
; 0.264 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[4]                                                                                                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[4]                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.417      ;
; 0.275 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                     ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[5]                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.427      ;
; 0.286 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                     ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|blank                                                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.438      ;
; 0.289 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[4]                                                                                                                           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.441      ;
; 0.290 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[6]                                                                                                                           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame[6]                                                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.442      ;
; 0.293 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                              ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.445      ;
; 0.297 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[6]                                                                                          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.449      ;
; 0.302 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]            ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.454      ;
; 0.312 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|address_reg_a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|out_address_reg_a[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.466      ;
; 0.315 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[0]                                                                                                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[0]                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 0.470      ;
; 0.315 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.467      ;
; 0.317 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[9]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.469      ;
; 0.317 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[7]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.469      ;
; 0.323 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[1]                                                                                                                           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[1]                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_ver_cond1                                                                                            ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.474      ;
; 0.323 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]            ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[3]                                                                                                   ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[3]                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 0.479      ;
; 0.324 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[8]                                                                                                                            ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[8]                                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[5]                                                                                                                           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[5]                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[7]                                                                                                                           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[7]                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[0]                                                                                                                           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[0]                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[6]                                                                                                                           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[6]                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[7]                                                                                                                           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[7]                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[0]                                                                                          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                            ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[7]                                                                                          ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[4]                                                                                                                           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[4]                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[5]                                                                                                                           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[5]                                                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]           ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                             ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.193 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb                     ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -1.604     ; 0.735      ;
; 0.193 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                     ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -1.604     ; 0.735      ;
; 5.200 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 2.340      ;
; 5.200 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[15]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 2.340      ;
; 5.200 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 2.340      ;
; 5.200 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[17]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 2.340      ;
; 5.208 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 2.333      ;
; 5.208 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[18]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 2.333      ;
; 5.208 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[19]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 2.333      ;
; 5.208 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[20]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 2.333      ;
; 5.211 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 2.325      ;
; 5.211 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 2.325      ;
; 5.211 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 2.325      ;
; 5.211 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[11]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 2.325      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.015      ; 2.190      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|rd_gnt                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 2.179      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|sdram_controller:sdr_ctrl|we_i_r                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 2.174      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[1]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[2]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[3]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[4]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[5]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[6]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[7]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[8]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[9]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[10]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[11]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 2.187      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[8]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 2.180      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 2.187      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[0]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 2.180      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[0]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.172      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[1]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.172      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[2]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.172      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[3]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.172      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[4]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.172      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[5]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.172      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[6]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.172      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[7]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.172      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[8]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.172      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 2.180      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d2[0]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 2.180      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 2.185      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_bank_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 2.177      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_idle_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 2.177      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 2.181      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[0]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.175      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[0]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.172      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[0]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 2.184      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 2.181      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 2.191      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 2.191      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 2.191      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 2.191      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_flt                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 2.191      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_ready_der          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 2.189      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[1]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 2.177      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[1]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.175      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[1]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 2.174      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[1]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[2]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 2.177      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[2]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.175      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[2]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[2]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 2.181      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 2.181      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[3]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 2.177      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[3]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.175      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[3]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 2.177      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[3]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 2.185      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 2.181      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 2.184      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 2.181      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[4]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 2.177      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[5]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 2.177      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[5]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.175      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[5]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[5]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[6]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 2.177      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[6]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.175      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[6]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[6]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 2.185      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 2.181      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 2.184      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 2.181      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[7]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 2.177      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[7]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.175      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[7]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 2.177      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[7]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.003      ; 2.178      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[8]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 2.177      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[8]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.175      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[8]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 2.174      ;
; 5.357 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[8]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 2.174      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.356 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_flt                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.011      ; 2.187      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.840      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.840      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.840      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[10]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.840      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[11]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.840      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[12]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.840      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[13]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.840      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[14]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.840      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[15]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.840      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[16]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.840      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[17]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.840      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.842      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.842      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.842      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.842      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.842      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.842      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.842      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.842      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.043      ; 2.843      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.043      ; 2.843      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.043      ; 2.843      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.043      ; 2.843      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.043      ; 2.843      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.043      ; 2.843      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.043      ; 2.843      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.043      ; 2.843      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.043      ; 2.843      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.043      ; 2.843      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.043      ; 2.843      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.043      ; 2.843      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.043      ; 2.843      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.043      ; 2.843      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.043      ; 2.843      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.043      ; 2.843      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.842      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.842      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.842      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.842      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.842      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.842      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.842      ;
; 7.175 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.842      ;
; 7.182 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.833      ;
; 7.182 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.833      ;
; 7.182 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.833      ;
; 7.182 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[10]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.833      ;
; 7.182 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[11]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.833      ;
; 7.182 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[12]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.833      ;
; 7.182 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[13]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.833      ;
; 7.182 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[14]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.833      ;
; 7.182 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[15]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.833      ;
; 7.182 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[16]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.833      ;
; 7.182 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[17]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.833      ;
; 7.182 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[18]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.833      ;
; 7.182 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[19]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.833      ;
; 7.182 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[20]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.833      ;
; 7.182 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[21]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.833      ;
; 7.182 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[22]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.833      ;
; 7.182 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[23]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.833      ;
; 7.182 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[24]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.833      ;
; 7.182 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[25]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.833      ;
; 7.182 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[26]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.833      ;
; 7.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[0]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.825      ;
; 7.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[1]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.825      ;
; 7.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[2]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.825      ;
; 7.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[3]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.825      ;
; 7.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[4]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.825      ;
; 7.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[5]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.825      ;
; 7.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[6]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.825      ;
; 7.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[7]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.825      ;
; 7.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[8]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.825      ;
; 7.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[9]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.825      ;
; 7.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[10]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.825      ;
; 7.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[11]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.825      ;
; 7.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[12]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.825      ;
; 7.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[13]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.825      ;
; 7.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[14]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.042      ; 2.825      ;
; 7.193 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[0]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.041      ; 2.823      ;
; 7.193 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[1]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.041      ; 2.823      ;
; 7.193 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[2]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.041      ; 2.823      ;
; 7.193 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[3]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.041      ; 2.823      ;
; 7.193 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[4]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.041      ; 2.823      ;
; 7.193 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[5]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.041      ; 2.823      ;
; 7.193 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[6]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.041      ; 2.823      ;
; 7.193 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[7]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.041      ; 2.823      ;
; 7.193 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[8]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.041      ; 2.823      ;
; 7.193 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[9]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.041      ; 2.823      ;
; 7.193 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[10]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.041      ; 2.823      ;
; 7.193 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[11]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.041      ; 2.823      ;
; 7.193 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[12]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.041      ; 2.823      ;
; 7.193 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[13]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.041      ; 2.823      ;
; 7.193 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[14]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.041      ; 2.823      ;
; 7.195 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.017      ; 2.797      ;
; 7.195 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.017      ; 2.797      ;
; 7.195 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.017      ; 2.797      ;
; 7.195 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[10]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.017      ; 2.797      ;
; 7.195 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[11]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.017      ; 2.797      ;
; 7.195 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst6|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[12]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.017      ; 2.797      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                                                                                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 2.396 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                          ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -1.599     ; 1.037      ;
; 2.396 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                          ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -1.599     ; 1.037      ;
; 3.001 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.006      ; 2.004      ;
; 3.009 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 2.004      ;
; 3.026 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a5  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.021      ; 1.994      ;
; 3.030 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.042      ; 2.011      ;
; 3.034 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a8  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.041      ; 2.006      ;
; 3.042 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.039      ; 1.996      ;
; 3.048 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.028      ; 1.979      ;
; 3.059 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.036      ; 1.976      ;
; 3.074 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.032      ; 1.957      ;
; 3.112 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.006      ; 1.893      ;
; 3.120 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.893      ;
; 3.137 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a5  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.021      ; 1.883      ;
; 3.141 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.042      ; 1.900      ;
; 3.145 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a8  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.041      ; 1.895      ;
; 3.153 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.039      ; 1.885      ;
; 3.159 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.028      ; 1.868      ;
; 3.163 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a9  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.026      ; 1.862      ;
; 3.170 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.036      ; 1.865      ;
; 3.185 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.032      ; 1.846      ;
; 3.251 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 1.765      ;
; 3.274 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a9  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.026      ; 1.751      ;
; 3.281 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.033      ; 1.751      ;
; 3.305 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.039      ; 1.733      ;
; 3.305 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.050      ; 1.744      ;
; 3.316 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a13 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.048      ; 1.731      ;
; 3.362 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 1.654      ;
; 3.392 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.033      ; 1.640      ;
; 3.416 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.039      ; 1.622      ;
; 3.416 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.050      ; 1.633      ;
; 3.427 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a13 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.048      ; 1.620      ;
; 3.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.044      ; 1.603      ;
; 3.544 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.463      ;
; 3.544 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.463      ;
; 3.544 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.463      ;
; 3.544 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.463      ;
; 3.544 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.463      ;
; 3.544 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.463      ;
; 3.544 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.463      ;
; 3.544 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.463      ;
; 3.544 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.463      ;
; 3.544 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.463      ;
; 3.546 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.458      ;
; 3.546 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.458      ;
; 3.546 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.458      ;
; 3.546 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.458      ;
; 3.546 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.458      ;
; 3.546 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.458      ;
; 3.546 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.458      ;
; 3.546 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.458      ;
; 3.546 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.458      ;
; 3.546 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.458      ;
; 3.546 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.458      ;
; 3.551 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.044      ; 1.492      ;
; 3.647 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.357      ;
; 3.647 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.357      ;
; 3.647 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.357      ;
; 3.647 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.357      ;
; 3.647 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.357      ;
; 3.647 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.357      ;
; 3.647 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.357      ;
; 3.647 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.357      ;
; 3.647 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.357      ;
; 3.655 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.352      ;
; 3.655 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.352      ;
; 3.655 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.352      ;
; 3.655 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.352      ;
; 3.655 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.352      ;
; 3.655 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.352      ;
; 3.655 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.352      ;
; 3.655 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.352      ;
; 3.655 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.352      ;
; 3.655 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.352      ;
; 3.657 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.347      ;
; 3.657 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.347      ;
; 3.657 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.347      ;
; 3.657 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.347      ;
; 3.657 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.347      ;
; 3.657 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.347      ;
; 3.657 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.347      ;
; 3.657 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.347      ;
; 3.657 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.347      ;
; 3.657 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.347      ;
; 3.657 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.347      ;
; 3.678 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.350      ;
; 3.678 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.350      ;
; 3.678 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.350      ;
; 3.678 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.350      ;
; 3.678 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.350      ;
; 3.678 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.350      ;
; 3.684 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.344      ;
; 3.684 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.344      ;
; 3.684 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.344      ;
; 3.684 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.344      ;
; 3.684 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.344      ;
; 3.684 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.344      ;
; 3.684 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.344      ;
; 3.684 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.344      ;
; 3.758 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.246      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'fpga_clk'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.900 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.003      ; 1.135      ;
; 18.900 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.003      ; 1.135      ;
; 18.920 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.003      ; 1.115      ;
; 18.920 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.003      ; 1.115      ;
; 19.079 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.953      ;
; 19.079 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.953      ;
; 19.099 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.933      ;
; 19.099 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.933      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                                ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.582 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.734      ;
; 0.676 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 0.822      ;
; 0.676 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 0.822      ;
; 0.676 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 0.822      ;
; 0.676 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 0.822      ;
; 0.676 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 0.822      ;
; 0.676 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 0.822      ;
; 0.676 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 0.822      ;
; 0.676 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 0.822      ;
; 0.676 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 0.822      ;
; 0.676 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 0.822      ;
; 0.778 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 0.923      ;
; 0.891 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.021      ; 1.064      ;
; 0.891 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.021      ; 1.064      ;
; 0.891 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.021      ; 1.064      ;
; 0.891 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.021      ; 1.064      ;
; 0.891 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.021      ; 1.064      ;
; 0.967 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.115      ;
; 0.967 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.115      ;
; 0.990 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|p0addr                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.021      ; 1.163      ;
; 1.078 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.226      ;
; 1.078 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.226      ;
; 1.085 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.233      ;
; 1.085 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.233      ;
; 1.085 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.233      ;
; 1.085 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.233      ;
; 1.085 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.233      ;
; 1.085 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.233      ;
; 1.085 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.233      ;
; 1.085 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.233      ;
; 1.091 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.239      ;
; 1.091 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.239      ;
; 1.091 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.239      ;
; 1.091 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.239      ;
; 1.091 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.239      ;
; 1.091 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.239      ;
; 1.122 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.246      ;
; 1.122 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.246      ;
; 1.122 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.246      ;
; 1.122 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.246      ;
; 1.122 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.246      ;
; 1.122 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.246      ;
; 1.122 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.246      ;
; 1.122 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.246      ;
; 1.122 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.246      ;
; 1.196 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.344      ;
; 1.196 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.344      ;
; 1.196 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.344      ;
; 1.196 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.344      ;
; 1.196 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.344      ;
; 1.196 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.344      ;
; 1.196 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.344      ;
; 1.196 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.344      ;
; 1.202 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.350      ;
; 1.202 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.350      ;
; 1.202 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.350      ;
; 1.202 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.350      ;
; 1.202 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.350      ;
; 1.202 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.350      ;
; 1.223 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.347      ;
; 1.223 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.347      ;
; 1.223 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.347      ;
; 1.223 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.347      ;
; 1.223 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.347      ;
; 1.223 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.347      ;
; 1.223 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.347      ;
; 1.223 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.347      ;
; 1.223 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.347      ;
; 1.223 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.347      ;
; 1.223 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.347      ;
; 1.225 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 1.352      ;
; 1.225 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 1.352      ;
; 1.225 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 1.352      ;
; 1.225 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 1.352      ;
; 1.225 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 1.352      ;
; 1.225 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 1.352      ;
; 1.225 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 1.352      ;
; 1.225 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 1.352      ;
; 1.225 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 1.352      ;
; 1.225 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 1.352      ;
; 1.233 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.357      ;
; 1.233 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.357      ;
; 1.233 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.357      ;
; 1.233 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.357      ;
; 1.233 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.357      ;
; 1.233 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.357      ;
; 1.233 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.357      ;
; 1.233 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.357      ;
; 1.233 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.357      ;
; 1.310 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 1.492      ;
; 1.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.458      ;
; 1.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.458      ;
; 1.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.458      ;
; 1.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.458      ;
; 1.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.458      ;
; 1.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.458      ;
; 1.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.458      ;
; 1.334 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.458      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.770 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 0.946      ;
; 0.770 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 0.946      ;
; 0.770 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 0.946      ;
; 0.770 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a2                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 0.946      ;
; 0.770 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 0.946      ;
; 0.770 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 0.946      ;
; 0.770 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[11]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 0.946      ;
; 0.770 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[8]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 0.946      ;
; 0.770 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[12]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 0.946      ;
; 0.770 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[13]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.024      ; 0.946      ;
; 0.789 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.943      ;
; 0.789 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.943      ;
; 0.789 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.943      ;
; 0.789 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.943      ;
; 0.789 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.943      ;
; 0.789 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.943      ;
; 0.789 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[10]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.943      ;
; 0.789 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[12]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.943      ;
; 0.900 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[0]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.071      ;
; 0.900 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[2]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.071      ;
; 0.900 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[9]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.071      ;
; 0.971 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe25a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.099      ;
; 0.971 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.099      ;
; 1.050 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.197      ;
; 1.050 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.197      ;
; 1.050 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.197      ;
; 1.050 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[3]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.197      ;
; 1.050 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[4]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.197      ;
; 1.050 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[6]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.197      ;
; 1.050 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[11]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.197      ;
; 1.053 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.202      ;
; 1.053 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.202      ;
; 1.053 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.202      ;
; 1.053 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.202      ;
; 1.053 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[13]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.202      ;
; 1.053 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.202      ;
; 1.053 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.202      ;
; 1.053 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[10]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.202      ;
; 1.053 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.202      ;
; 1.053 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.202      ;
; 1.053 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[11]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.202      ;
; 1.053 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[12]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.202      ;
; 1.053 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[11]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.202      ;
; 1.053 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[12]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.202      ;
; 1.053 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[1]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.202      ;
; 1.053 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[10]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.202      ;
; 1.082 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe25a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.210      ;
; 1.082 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.210      ;
; 1.162 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.314      ;
; 1.162 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.314      ;
; 1.162 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.314      ;
; 1.162 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[7]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.314      ;
; 1.176 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[5]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.328      ;
; 1.176 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.328      ;
; 1.176 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.328      ;
; 1.176 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a1                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.328      ;
; 1.176 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.328      ;
; 1.176 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.328      ;
; 1.176 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.328      ;
; 1.176 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.328      ;
; 1.176 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.328      ;
; 1.176 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.328      ;
; 1.176 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[8]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.328      ;
; 1.176 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[9]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.328      ;
; 1.176 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[5]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.328      ;
; 1.181 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.333      ;
; 1.181 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.333      ;
; 1.181 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.333      ;
; 1.181 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a0                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.333      ;
; 1.181 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a3                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.333      ;
; 1.181 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|parity11                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.333      ;
; 1.181 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.333      ;
; 1.181 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.333      ;
; 1.181 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.333      ;
; 1.278 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.435      ;
; 1.278 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[3]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.435      ;
; 1.278 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.435      ;
; 1.278 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.435      ;
; 1.278 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[6]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.435      ;
; 1.278 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.435      ;
; 1.278 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[4]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.435      ;
; 1.278 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.435      ;
; 1.278 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[9]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.435      ;
; 1.278 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.435      ;
; 1.278 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.435      ;
; 1.278 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[8]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.435      ;
; 1.278 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.435      ;
; 1.278 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.435      ;
; 1.278 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[5]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.435      ;
; 1.292 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.447      ;
; 1.292 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[1]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.447      ;
; 1.292 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.447      ;
; 1.292 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[2]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.447      ;
; 1.292 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[7]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.447      ;
; 1.292 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[0]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.447      ;
; 1.292 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.447      ;
; 1.292 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.447      ;
; 1.292 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.447      ;
; 1.292 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.447      ;
; 1.292 ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.447      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'fpga_clk'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.781 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.933      ;
; 0.781 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.933      ;
; 0.801 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.953      ;
; 0.801 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.953      ;
; 0.960 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.003      ; 1.115      ;
; 0.960 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.003      ; 1.115      ;
; 0.980 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.003      ; 1.135      ;
; 0.980 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.003      ; 1.135      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                             ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 2.190      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|rd_gnt                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.179      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|sdram_controller:sdr_ctrl|we_i_r                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.174      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[1]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[2]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[3]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[4]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[5]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[6]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[7]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[8]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[9]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[10]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[11]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.187      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[8]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.180      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.187      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[0]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.180      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[0]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[1]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[2]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[3]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[4]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[5]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[6]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[7]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[8]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.180      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d2[0]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.180      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.185      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_bank_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.177      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_idle_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.177      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.181      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[0]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[0]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[0]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 2.184      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.181      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 2.191      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 2.191      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 2.191      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 2.191      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_flt                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 2.191      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_ready_der          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 2.189      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[1]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.177      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[1]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[1]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.174      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[1]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[2]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.177      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[2]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[2]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[2]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.181      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.181      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[3]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.177      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[3]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[3]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.177      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[3]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.185      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.181      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 2.184      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.181      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[4]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.177      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[5]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.177      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[5]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[5]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[5]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[6]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.177      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[6]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[6]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[6]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.185      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.181      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 2.184      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.181      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[7]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.177      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[7]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[7]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.177      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[7]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[8]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.177      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[8]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[8]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.174      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[8]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.174      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[9]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.177      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[9]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[9]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.174      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[9]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.174      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[10]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.177      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[10]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[10]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.174      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[10]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.174      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[11]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.177      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[12]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.177      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[12]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[12]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.174      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[11]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[11]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.174      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst6|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_we_reg         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_we_reg         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'fpga_clk'                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a12~portb_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a3~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a3~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ram_block2a4~portb_address_reg9  ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst6|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------+
; dram_dq[*]     ; fpga_clk   ; 2.474 ; 2.474 ; Rise       ; fpga_clk                                               ;
;  dram_dq[0]    ; fpga_clk   ; 2.033 ; 2.033 ; Rise       ; fpga_clk                                               ;
;  dram_dq[1]    ; fpga_clk   ; 2.172 ; 2.172 ; Rise       ; fpga_clk                                               ;
;  dram_dq[2]    ; fpga_clk   ; 2.075 ; 2.075 ; Rise       ; fpga_clk                                               ;
;  dram_dq[3]    ; fpga_clk   ; 2.306 ; 2.306 ; Rise       ; fpga_clk                                               ;
;  dram_dq[4]    ; fpga_clk   ; 2.098 ; 2.098 ; Rise       ; fpga_clk                                               ;
;  dram_dq[5]    ; fpga_clk   ; 2.293 ; 2.293 ; Rise       ; fpga_clk                                               ;
;  dram_dq[6]    ; fpga_clk   ; 2.080 ; 2.080 ; Rise       ; fpga_clk                                               ;
;  dram_dq[7]    ; fpga_clk   ; 2.207 ; 2.207 ; Rise       ; fpga_clk                                               ;
;  dram_dq[8]    ; fpga_clk   ; 2.064 ; 2.064 ; Rise       ; fpga_clk                                               ;
;  dram_dq[9]    ; fpga_clk   ; 2.207 ; 2.207 ; Rise       ; fpga_clk                                               ;
;  dram_dq[10]   ; fpga_clk   ; 2.318 ; 2.318 ; Rise       ; fpga_clk                                               ;
;  dram_dq[11]   ; fpga_clk   ; 2.272 ; 2.272 ; Rise       ; fpga_clk                                               ;
;  dram_dq[12]   ; fpga_clk   ; 2.162 ; 2.162 ; Rise       ; fpga_clk                                               ;
;  dram_dq[13]   ; fpga_clk   ; 2.474 ; 2.474 ; Rise       ; fpga_clk                                               ;
;  dram_dq[14]   ; fpga_clk   ; 2.100 ; 2.100 ; Rise       ; fpga_clk                                               ;
;  dram_dq[15]   ; fpga_clk   ; 2.383 ; 2.383 ; Rise       ; fpga_clk                                               ;
; fpga_rst       ; fpga_clk   ; 2.380 ; 2.380 ; Rise       ; fpga_clk                                               ;
; uart_serial_in ; fpga_clk   ; 2.783 ; 2.783 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]     ; fpga_clk   ; 4.251 ; 4.251 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; 3.961 ; 3.961 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; 4.014 ; 4.014 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; 4.001 ; 4.001 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; 4.076 ; 4.076 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; 3.835 ; 3.835 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; 3.995 ; 3.995 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; 3.732 ; 3.732 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; 4.075 ; 4.075 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; 4.123 ; 4.123 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; 3.987 ; 3.987 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; 4.251 ; 4.251 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; 4.071 ; 4.071 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; 4.038 ; 4.038 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; 4.063 ; 4.063 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; 4.030 ; 4.030 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; 4.060 ; 4.060 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; uart_serial_in ; fpga_clk   ; 4.088 ; 4.088 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------+
; dram_dq[*]     ; fpga_clk   ; -1.794 ; -1.794 ; Rise       ; fpga_clk                                               ;
;  dram_dq[0]    ; fpga_clk   ; -1.794 ; -1.794 ; Rise       ; fpga_clk                                               ;
;  dram_dq[1]    ; fpga_clk   ; -1.853 ; -1.853 ; Rise       ; fpga_clk                                               ;
;  dram_dq[2]    ; fpga_clk   ; -1.829 ; -1.829 ; Rise       ; fpga_clk                                               ;
;  dram_dq[3]    ; fpga_clk   ; -1.967 ; -1.967 ; Rise       ; fpga_clk                                               ;
;  dram_dq[4]    ; fpga_clk   ; -1.975 ; -1.975 ; Rise       ; fpga_clk                                               ;
;  dram_dq[5]    ; fpga_clk   ; -1.946 ; -1.946 ; Rise       ; fpga_clk                                               ;
;  dram_dq[6]    ; fpga_clk   ; -1.959 ; -1.959 ; Rise       ; fpga_clk                                               ;
;  dram_dq[7]    ; fpga_clk   ; -2.087 ; -2.087 ; Rise       ; fpga_clk                                               ;
;  dram_dq[8]    ; fpga_clk   ; -1.943 ; -1.943 ; Rise       ; fpga_clk                                               ;
;  dram_dq[9]    ; fpga_clk   ; -2.014 ; -2.014 ; Rise       ; fpga_clk                                               ;
;  dram_dq[10]   ; fpga_clk   ; -1.959 ; -1.959 ; Rise       ; fpga_clk                                               ;
;  dram_dq[11]   ; fpga_clk   ; -1.979 ; -1.979 ; Rise       ; fpga_clk                                               ;
;  dram_dq[12]   ; fpga_clk   ; -1.973 ; -1.973 ; Rise       ; fpga_clk                                               ;
;  dram_dq[13]   ; fpga_clk   ; -2.048 ; -2.048 ; Rise       ; fpga_clk                                               ;
;  dram_dq[14]   ; fpga_clk   ; -1.978 ; -1.978 ; Rise       ; fpga_clk                                               ;
;  dram_dq[15]   ; fpga_clk   ; -2.076 ; -2.076 ; Rise       ; fpga_clk                                               ;
; fpga_rst       ; fpga_clk   ; -2.260 ; -2.260 ; Rise       ; fpga_clk                                               ;
; uart_serial_in ; fpga_clk   ; -2.663 ; -2.663 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]     ; fpga_clk   ; -3.612 ; -3.612 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; -3.841 ; -3.841 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; -3.894 ; -3.894 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; -3.881 ; -3.881 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; -3.956 ; -3.956 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; -3.715 ; -3.715 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; -3.875 ; -3.875 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; -3.612 ; -3.612 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; -3.955 ; -3.955 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; -4.003 ; -4.003 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; -3.867 ; -3.867 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; -4.131 ; -4.131 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; -3.951 ; -3.951 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; -3.918 ; -3.918 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; -3.943 ; -3.943 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; -3.910 ; -3.910 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; -3.940 ; -3.940 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; uart_serial_in ; fpga_clk   ; -3.968 ; -3.968 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK            ; fpga_clk   ; 0.154 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1               ; fpga_clk   ; 3.521 ; 3.521 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active    ; fpga_clk   ; 3.889 ; 3.889 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]        ; fpga_clk   ; 3.250 ; 3.250 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]       ; fpga_clk   ; 2.488 ; 2.488 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]       ; fpga_clk   ; 2.694 ; 2.694 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]       ; fpga_clk   ; 2.695 ; 2.695 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]       ; fpga_clk   ; 2.554 ; 2.554 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]       ; fpga_clk   ; 3.250 ; 3.250 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]       ; fpga_clk   ; 2.831 ; 2.831 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]       ; fpga_clk   ; 2.677 ; 2.677 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]       ; fpga_clk   ; 2.589 ; 2.589 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]       ; fpga_clk   ; 2.640 ; 2.640 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]       ; fpga_clk   ; 2.649 ; 2.649 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]      ; fpga_clk   ; 2.737 ; 2.737 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]      ; fpga_clk   ; 2.913 ; 2.913 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]        ; fpga_clk   ; 3.287 ; 3.287 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]       ; fpga_clk   ; 3.287 ; 3.287 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]       ; fpga_clk   ; 2.950 ; 2.950 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n          ; fpga_clk   ; 2.594 ; 2.594 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]          ; fpga_clk   ; 3.487 ; 3.487 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]         ; fpga_clk   ; 2.920 ; 2.920 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]         ; fpga_clk   ; 2.921 ; 2.921 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]         ; fpga_clk   ; 2.605 ; 2.605 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]         ; fpga_clk   ; 2.904 ; 2.904 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]         ; fpga_clk   ; 2.552 ; 2.552 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]         ; fpga_clk   ; 2.690 ; 2.690 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]         ; fpga_clk   ; 2.705 ; 2.705 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]         ; fpga_clk   ; 2.813 ; 2.813 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]         ; fpga_clk   ; 2.931 ; 2.931 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]         ; fpga_clk   ; 3.487 ; 3.487 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]        ; fpga_clk   ; 2.609 ; 2.609 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]        ; fpga_clk   ; 2.849 ; 2.849 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]        ; fpga_clk   ; 2.956 ; 2.956 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]        ; fpga_clk   ; 3.157 ; 3.157 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]        ; fpga_clk   ; 3.075 ; 3.075 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]        ; fpga_clk   ; 2.926 ; 2.926 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm           ; fpga_clk   ; 3.012 ; 3.012 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n          ; fpga_clk   ; 2.989 ; 2.989 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm           ; fpga_clk   ; 2.972 ; 2.972 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n           ; fpga_clk   ; 2.860 ; 2.860 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK            ; fpga_clk   ;       ; 0.154 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; 7s_lsb_disp[*]      ; fpga_clk   ; 3.139 ; 3.139 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[0]     ; fpga_clk   ; 3.097 ; 3.097 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[1]     ; fpga_clk   ; 3.106 ; 3.106 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[2]     ; fpga_clk   ; 3.079 ; 3.079 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[3]     ; fpga_clk   ; 3.139 ; 3.139 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[4]     ; fpga_clk   ; 3.105 ; 3.105 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[5]     ; fpga_clk   ; 3.056 ; 3.056 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[6]     ; fpga_clk   ; 3.113 ; 3.113 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_lsb_mem[*]       ; fpga_clk   ; 3.711 ; 3.711 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[0]      ; fpga_clk   ; 3.654 ; 3.654 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[1]      ; fpga_clk   ; 3.583 ; 3.583 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[2]      ; fpga_clk   ; 3.601 ; 3.601 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[3]      ; fpga_clk   ; 3.321 ; 3.321 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[4]      ; fpga_clk   ; 3.379 ; 3.379 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[5]      ; fpga_clk   ; 3.484 ; 3.484 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[6]      ; fpga_clk   ; 3.711 ; 3.711 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_lsb_tx[*]        ; fpga_clk   ; 3.825 ; 3.825 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[0]       ; fpga_clk   ; 3.694 ; 3.694 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[1]       ; fpga_clk   ; 3.708 ; 3.708 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[2]       ; fpga_clk   ; 3.705 ; 3.705 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[3]       ; fpga_clk   ; 3.696 ; 3.696 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[4]       ; fpga_clk   ; 3.723 ; 3.723 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[5]       ; fpga_clk   ; 3.718 ; 3.718 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[6]       ; fpga_clk   ; 3.825 ; 3.825 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_msb_disp[*]      ; fpga_clk   ; 2.879 ; 2.879 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[0]     ; fpga_clk   ; 2.748 ; 2.748 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[1]     ; fpga_clk   ; 2.797 ; 2.797 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[2]     ; fpga_clk   ; 2.879 ; 2.879 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[3]     ; fpga_clk   ; 2.877 ; 2.877 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[4]     ; fpga_clk   ; 2.856 ; 2.856 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[5]     ; fpga_clk   ; 2.738 ; 2.738 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[6]     ; fpga_clk   ; 2.821 ; 2.821 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_msb_mem[*]       ; fpga_clk   ; 3.717 ; 3.717 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[0]      ; fpga_clk   ; 3.490 ; 3.490 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[1]      ; fpga_clk   ; 3.474 ; 3.474 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[2]      ; fpga_clk   ; 3.620 ; 3.620 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[3]      ; fpga_clk   ; 3.341 ; 3.341 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[4]      ; fpga_clk   ; 3.557 ; 3.557 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[5]      ; fpga_clk   ; 3.717 ; 3.717 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[6]      ; fpga_clk   ; 3.679 ; 3.679 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_msb_tx[*]        ; fpga_clk   ; 4.124 ; 4.124 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[0]       ; fpga_clk   ; 4.091 ; 4.091 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[1]       ; fpga_clk   ; 4.009 ; 4.009 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[2]       ; fpga_clk   ; 4.005 ; 4.005 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[3]       ; fpga_clk   ; 4.031 ; 4.031 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[4]       ; fpga_clk   ; 4.124 ; 4.124 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[5]       ; fpga_clk   ; 4.123 ; 4.123 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[6]       ; fpga_clk   ; 4.112 ; 4.112 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; LEDG2               ; fpga_clk   ; 3.380 ; 3.380 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active     ; fpga_clk   ; 4.058 ; 4.058 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken   ; fpga_clk   ; 3.113 ; 3.113 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken   ; fpga_clk   ; 2.883 ; 2.883 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_image_tx_en ; fpga_clk   ; 3.339 ; 3.339 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc     ; fpga_clk   ; 3.126 ; 3.126 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out     ; fpga_clk   ; 3.601 ; 3.601 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]             ; fpga_clk   ; 2.426 ; 2.426 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]            ; fpga_clk   ; 2.192 ; 2.192 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]            ; fpga_clk   ; 2.183 ; 2.183 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]            ; fpga_clk   ; 2.251 ; 2.251 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]            ; fpga_clk   ; 2.359 ; 2.359 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]            ; fpga_clk   ; 2.227 ; 2.227 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]            ; fpga_clk   ; 2.327 ; 2.327 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]            ; fpga_clk   ; 2.311 ; 2.311 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]            ; fpga_clk   ; 2.426 ; 2.426 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]            ; fpga_clk   ; 2.448 ; 2.448 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]           ; fpga_clk   ; 2.308 ; 2.308 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]           ; fpga_clk   ; 2.432 ; 2.432 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]           ; fpga_clk   ; 2.448 ; 2.448 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]           ; fpga_clk   ; 2.318 ; 2.318 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]           ; fpga_clk   ; 2.306 ; 2.306 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]           ; fpga_clk   ; 2.335 ; 2.335 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]           ; fpga_clk   ; 2.334 ; 2.334 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]           ; fpga_clk   ; 2.207 ; 2.207 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3               ; fpga_clk   ; 3.521 ; 3.521 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]              ; fpga_clk   ; 2.544 ; 2.544 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]             ; fpga_clk   ; 2.504 ; 2.504 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]             ; fpga_clk   ; 2.544 ; 2.544 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]             ; fpga_clk   ; 2.531 ; 2.531 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]             ; fpga_clk   ; 2.424 ; 2.424 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]             ; fpga_clk   ; 2.426 ; 2.426 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]             ; fpga_clk   ; 2.437 ; 2.437 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]             ; fpga_clk   ; 2.434 ; 2.434 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]             ; fpga_clk   ; 2.385 ; 2.385 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank               ; fpga_clk   ; 3.363 ; 3.363 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40              ; fpga_clk   ; 1.474 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync               ; fpga_clk   ; 2.872 ; 2.872 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync               ; fpga_clk   ; 3.090 ; 3.090 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40              ; fpga_clk   ;       ; 1.474 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK            ; fpga_clk   ; 0.154 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1               ; fpga_clk   ; 3.521 ; 3.521 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active    ; fpga_clk   ; 3.657 ; 3.657 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]        ; fpga_clk   ; 2.488 ; 2.488 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]       ; fpga_clk   ; 2.488 ; 2.488 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]       ; fpga_clk   ; 2.694 ; 2.694 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]       ; fpga_clk   ; 2.695 ; 2.695 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]       ; fpga_clk   ; 2.554 ; 2.554 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]       ; fpga_clk   ; 3.250 ; 3.250 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]       ; fpga_clk   ; 2.831 ; 2.831 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]       ; fpga_clk   ; 2.677 ; 2.677 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]       ; fpga_clk   ; 2.589 ; 2.589 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]       ; fpga_clk   ; 2.640 ; 2.640 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]       ; fpga_clk   ; 2.649 ; 2.649 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]      ; fpga_clk   ; 2.737 ; 2.737 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]      ; fpga_clk   ; 2.913 ; 2.913 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]        ; fpga_clk   ; 2.950 ; 2.950 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]       ; fpga_clk   ; 3.287 ; 3.287 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]       ; fpga_clk   ; 2.950 ; 2.950 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n          ; fpga_clk   ; 2.594 ; 2.594 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]          ; fpga_clk   ; 2.552 ; 2.552 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]         ; fpga_clk   ; 2.920 ; 2.920 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]         ; fpga_clk   ; 2.921 ; 2.921 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]         ; fpga_clk   ; 2.605 ; 2.605 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]         ; fpga_clk   ; 2.904 ; 2.904 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]         ; fpga_clk   ; 2.552 ; 2.552 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]         ; fpga_clk   ; 2.690 ; 2.690 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]         ; fpga_clk   ; 2.705 ; 2.705 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]         ; fpga_clk   ; 2.813 ; 2.813 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]         ; fpga_clk   ; 2.931 ; 2.931 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]         ; fpga_clk   ; 3.487 ; 3.487 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]        ; fpga_clk   ; 2.609 ; 2.609 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]        ; fpga_clk   ; 2.849 ; 2.849 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]        ; fpga_clk   ; 2.956 ; 2.956 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]        ; fpga_clk   ; 3.157 ; 3.157 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]        ; fpga_clk   ; 3.075 ; 3.075 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]        ; fpga_clk   ; 2.926 ; 2.926 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm           ; fpga_clk   ; 3.012 ; 3.012 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n          ; fpga_clk   ; 2.989 ; 2.989 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm           ; fpga_clk   ; 2.972 ; 2.972 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n           ; fpga_clk   ; 2.860 ; 2.860 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK            ; fpga_clk   ;       ; 0.154 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; 7s_lsb_disp[*]      ; fpga_clk   ; 2.889 ; 2.889 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[0]     ; fpga_clk   ; 2.923 ; 2.923 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[1]     ; fpga_clk   ; 2.932 ; 2.932 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[2]     ; fpga_clk   ; 2.908 ; 2.908 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[3]     ; fpga_clk   ; 2.970 ; 2.970 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[4]     ; fpga_clk   ; 2.942 ; 2.942 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[5]     ; fpga_clk   ; 2.889 ; 2.889 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[6]     ; fpga_clk   ; 2.946 ; 2.946 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_lsb_mem[*]       ; fpga_clk   ; 2.994 ; 2.994 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[0]      ; fpga_clk   ; 3.326 ; 3.326 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[1]      ; fpga_clk   ; 3.255 ; 3.255 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[2]      ; fpga_clk   ; 3.270 ; 3.270 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[3]      ; fpga_clk   ; 2.994 ; 2.994 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[4]      ; fpga_clk   ; 3.048 ; 3.048 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[5]      ; fpga_clk   ; 3.153 ; 3.153 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[6]      ; fpga_clk   ; 3.330 ; 3.330 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_lsb_tx[*]        ; fpga_clk   ; 3.511 ; 3.511 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[0]       ; fpga_clk   ; 3.511 ; 3.511 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[1]       ; fpga_clk   ; 3.521 ; 3.521 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[2]       ; fpga_clk   ; 3.521 ; 3.521 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[3]       ; fpga_clk   ; 3.515 ; 3.515 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[4]       ; fpga_clk   ; 3.543 ; 3.543 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[5]       ; fpga_clk   ; 3.533 ; 3.533 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[6]       ; fpga_clk   ; 3.645 ; 3.645 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_msb_disp[*]      ; fpga_clk   ; 2.524 ; 2.524 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[0]     ; fpga_clk   ; 2.527 ; 2.527 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[1]     ; fpga_clk   ; 2.573 ; 2.573 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[2]     ; fpga_clk   ; 2.648 ; 2.648 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[3]     ; fpga_clk   ; 2.663 ; 2.663 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[4]     ; fpga_clk   ; 2.642 ; 2.642 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[5]     ; fpga_clk   ; 2.524 ; 2.524 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[6]     ; fpga_clk   ; 2.601 ; 2.601 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_msb_mem[*]       ; fpga_clk   ; 2.789 ; 2.789 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[0]      ; fpga_clk   ; 2.940 ; 2.940 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[1]      ; fpga_clk   ; 2.924 ; 2.924 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[2]      ; fpga_clk   ; 3.072 ; 3.072 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[3]      ; fpga_clk   ; 2.789 ; 2.789 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[4]      ; fpga_clk   ; 3.011 ; 3.011 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[5]      ; fpga_clk   ; 3.173 ; 3.173 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[6]      ; fpga_clk   ; 3.129 ; 3.129 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_msb_tx[*]        ; fpga_clk   ; 3.465 ; 3.465 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[0]       ; fpga_clk   ; 3.539 ; 3.539 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[1]       ; fpga_clk   ; 3.465 ; 3.465 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[2]       ; fpga_clk   ; 3.465 ; 3.465 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[3]       ; fpga_clk   ; 3.489 ; 3.489 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[4]       ; fpga_clk   ; 3.579 ; 3.579 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[5]       ; fpga_clk   ; 3.576 ; 3.576 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[6]       ; fpga_clk   ; 3.565 ; 3.565 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; LEDG2               ; fpga_clk   ; 3.380 ; 3.380 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active     ; fpga_clk   ; 4.058 ; 4.058 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken   ; fpga_clk   ; 3.113 ; 3.113 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken   ; fpga_clk   ; 2.883 ; 2.883 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_image_tx_en ; fpga_clk   ; 3.339 ; 3.339 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc     ; fpga_clk   ; 3.045 ; 3.045 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out     ; fpga_clk   ; 3.601 ; 3.601 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]             ; fpga_clk   ; 2.183 ; 2.183 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]            ; fpga_clk   ; 2.192 ; 2.192 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]            ; fpga_clk   ; 2.183 ; 2.183 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]            ; fpga_clk   ; 2.251 ; 2.251 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]            ; fpga_clk   ; 2.359 ; 2.359 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]            ; fpga_clk   ; 2.227 ; 2.227 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]            ; fpga_clk   ; 2.327 ; 2.327 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]            ; fpga_clk   ; 2.311 ; 2.311 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]            ; fpga_clk   ; 2.426 ; 2.426 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]            ; fpga_clk   ; 2.207 ; 2.207 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]           ; fpga_clk   ; 2.308 ; 2.308 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]           ; fpga_clk   ; 2.432 ; 2.432 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]           ; fpga_clk   ; 2.448 ; 2.448 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]           ; fpga_clk   ; 2.318 ; 2.318 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]           ; fpga_clk   ; 2.306 ; 2.306 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]           ; fpga_clk   ; 2.335 ; 2.335 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]           ; fpga_clk   ; 2.334 ; 2.334 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]           ; fpga_clk   ; 2.207 ; 2.207 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3               ; fpga_clk   ; 3.521 ; 3.521 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]              ; fpga_clk   ; 2.385 ; 2.385 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]             ; fpga_clk   ; 2.504 ; 2.504 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]             ; fpga_clk   ; 2.544 ; 2.544 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]             ; fpga_clk   ; 2.531 ; 2.531 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]             ; fpga_clk   ; 2.424 ; 2.424 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]             ; fpga_clk   ; 2.426 ; 2.426 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]             ; fpga_clk   ; 2.437 ; 2.437 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]             ; fpga_clk   ; 2.434 ; 2.434 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]             ; fpga_clk   ; 2.385 ; 2.385 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank               ; fpga_clk   ; 3.363 ; 3.363 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40              ; fpga_clk   ; 1.474 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync               ; fpga_clk   ; 2.872 ; 2.872 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync               ; fpga_clk   ; 3.090 ; 3.090 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40              ; fpga_clk   ;       ; 1.474 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; fpga_rst   ; LEDG0       ;    ; 5.611 ; 5.611 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; fpga_rst   ; LEDG0       ;    ; 5.611 ; 5.611 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.870 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.870 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.900 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.900 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.896 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.896 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.896 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.896 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.936 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.906 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.936 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.936 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.932 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.932 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.942 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.942 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 3.040 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.870 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.870 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.900 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.900 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.896 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.896 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.896 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.896 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.936 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.906 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.936 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.936 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.932 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.932 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.942 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.942 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 3.040 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.870     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.870     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.900     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.900     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.896     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.896     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.896     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.896     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.936     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.906     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.936     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.936     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.932     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.932     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.942     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.942     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 3.040     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.870     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.870     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.900     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.900     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.896     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.896     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.896     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.896     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.936     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.906     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.936     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.936     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.932     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.932     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.942     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.942     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 3.040     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; -0.799 ; 0.215 ; -1.252   ; 0.582   ; 1.623               ;
;  altera_reserved_tck                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  fpga_clk                                               ; 14.613 ; 0.215 ; 17.789   ; 0.781   ; 7.620               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.788  ; 0.215 ; -1.146   ; 2.023   ; 1.623               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; -0.799 ; 0.215 ; -1.252   ; 0.770   ; 2.873               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2.325  ; 0.215 ; 0.693    ; 0.582   ; 10.373              ;
; Design-wide TNS                                         ; -7.424 ; 0.0   ; -3.544   ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  fpga_clk                                               ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; -2.292   ; 0.000   ; 0.000               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; -7.424 ; 0.000 ; -1.252   ; 0.000   ; 0.000               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------+
; dram_dq[*]     ; fpga_clk   ; 4.594 ; 4.594 ; Rise       ; fpga_clk                                               ;
;  dram_dq[0]    ; fpga_clk   ; 3.776 ; 3.776 ; Rise       ; fpga_clk                                               ;
;  dram_dq[1]    ; fpga_clk   ; 3.932 ; 3.932 ; Rise       ; fpga_clk                                               ;
;  dram_dq[2]    ; fpga_clk   ; 3.827 ; 3.827 ; Rise       ; fpga_clk                                               ;
;  dram_dq[3]    ; fpga_clk   ; 4.349 ; 4.349 ; Rise       ; fpga_clk                                               ;
;  dram_dq[4]    ; fpga_clk   ; 3.868 ; 3.868 ; Rise       ; fpga_clk                                               ;
;  dram_dq[5]    ; fpga_clk   ; 4.310 ; 4.310 ; Rise       ; fpga_clk                                               ;
;  dram_dq[6]    ; fpga_clk   ; 3.844 ; 3.844 ; Rise       ; fpga_clk                                               ;
;  dram_dq[7]    ; fpga_clk   ; 4.021 ; 4.021 ; Rise       ; fpga_clk                                               ;
;  dram_dq[8]    ; fpga_clk   ; 3.812 ; 3.812 ; Rise       ; fpga_clk                                               ;
;  dram_dq[9]    ; fpga_clk   ; 4.027 ; 4.027 ; Rise       ; fpga_clk                                               ;
;  dram_dq[10]   ; fpga_clk   ; 4.276 ; 4.276 ; Rise       ; fpga_clk                                               ;
;  dram_dq[11]   ; fpga_clk   ; 4.109 ; 4.109 ; Rise       ; fpga_clk                                               ;
;  dram_dq[12]   ; fpga_clk   ; 3.939 ; 3.939 ; Rise       ; fpga_clk                                               ;
;  dram_dq[13]   ; fpga_clk   ; 4.594 ; 4.594 ; Rise       ; fpga_clk                                               ;
;  dram_dq[14]   ; fpga_clk   ; 3.852 ; 3.852 ; Rise       ; fpga_clk                                               ;
;  dram_dq[15]   ; fpga_clk   ; 4.463 ; 4.463 ; Rise       ; fpga_clk                                               ;
; fpga_rst       ; fpga_clk   ; 4.291 ; 4.291 ; Rise       ; fpga_clk                                               ;
; uart_serial_in ; fpga_clk   ; 5.030 ; 5.030 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]     ; fpga_clk   ; 7.373 ; 7.373 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; 6.720 ; 6.720 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; 6.797 ; 6.797 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; 6.794 ; 6.794 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; 6.891 ; 6.891 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; 6.445 ; 6.445 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; 6.800 ; 6.800 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; 6.285 ; 6.285 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; 6.895 ; 6.895 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; 6.979 ; 6.979 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; 6.745 ; 6.745 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; 7.373 ; 7.373 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; 6.887 ; 6.887 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; 6.817 ; 6.817 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; 6.878 ; 6.878 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; 6.824 ; 6.824 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; 6.873 ; 6.873 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; uart_serial_in ; fpga_clk   ; 6.818 ; 6.818 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------+
; dram_dq[*]     ; fpga_clk   ; -1.794 ; -1.794 ; Rise       ; fpga_clk                                               ;
;  dram_dq[0]    ; fpga_clk   ; -1.794 ; -1.794 ; Rise       ; fpga_clk                                               ;
;  dram_dq[1]    ; fpga_clk   ; -1.853 ; -1.853 ; Rise       ; fpga_clk                                               ;
;  dram_dq[2]    ; fpga_clk   ; -1.829 ; -1.829 ; Rise       ; fpga_clk                                               ;
;  dram_dq[3]    ; fpga_clk   ; -1.967 ; -1.967 ; Rise       ; fpga_clk                                               ;
;  dram_dq[4]    ; fpga_clk   ; -1.975 ; -1.975 ; Rise       ; fpga_clk                                               ;
;  dram_dq[5]    ; fpga_clk   ; -1.946 ; -1.946 ; Rise       ; fpga_clk                                               ;
;  dram_dq[6]    ; fpga_clk   ; -1.959 ; -1.959 ; Rise       ; fpga_clk                                               ;
;  dram_dq[7]    ; fpga_clk   ; -2.087 ; -2.087 ; Rise       ; fpga_clk                                               ;
;  dram_dq[8]    ; fpga_clk   ; -1.943 ; -1.943 ; Rise       ; fpga_clk                                               ;
;  dram_dq[9]    ; fpga_clk   ; -2.014 ; -2.014 ; Rise       ; fpga_clk                                               ;
;  dram_dq[10]   ; fpga_clk   ; -1.959 ; -1.959 ; Rise       ; fpga_clk                                               ;
;  dram_dq[11]   ; fpga_clk   ; -1.979 ; -1.979 ; Rise       ; fpga_clk                                               ;
;  dram_dq[12]   ; fpga_clk   ; -1.973 ; -1.973 ; Rise       ; fpga_clk                                               ;
;  dram_dq[13]   ; fpga_clk   ; -2.048 ; -2.048 ; Rise       ; fpga_clk                                               ;
;  dram_dq[14]   ; fpga_clk   ; -1.978 ; -1.978 ; Rise       ; fpga_clk                                               ;
;  dram_dq[15]   ; fpga_clk   ; -2.076 ; -2.076 ; Rise       ; fpga_clk                                               ;
; fpga_rst       ; fpga_clk   ; -2.260 ; -2.260 ; Rise       ; fpga_clk                                               ;
; uart_serial_in ; fpga_clk   ; -2.663 ; -2.663 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]     ; fpga_clk   ; -3.612 ; -3.612 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; -3.841 ; -3.841 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; -3.894 ; -3.894 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; -3.881 ; -3.881 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; -3.956 ; -3.956 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; -3.715 ; -3.715 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; -3.875 ; -3.875 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; -3.612 ; -3.612 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; -3.955 ; -3.955 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; -4.003 ; -4.003 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; -3.867 ; -3.867 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; -4.131 ; -4.131 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; -3.951 ; -3.951 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; -3.918 ; -3.918 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; -3.943 ; -3.943 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; -3.910 ; -3.910 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; -3.940 ; -3.940 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; uart_serial_in ; fpga_clk   ; -3.968 ; -3.968 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK            ; fpga_clk   ; 0.868 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1               ; fpga_clk   ; 6.867 ; 6.867 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active    ; fpga_clk   ; 7.744 ; 7.744 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]        ; fpga_clk   ; 6.326 ; 6.326 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]       ; fpga_clk   ; 4.981 ; 4.981 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]       ; fpga_clk   ; 5.478 ; 5.478 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]       ; fpga_clk   ; 5.476 ; 5.476 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]       ; fpga_clk   ; 5.053 ; 5.053 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]       ; fpga_clk   ; 6.326 ; 6.326 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]       ; fpga_clk   ; 5.704 ; 5.704 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]       ; fpga_clk   ; 5.410 ; 5.410 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]       ; fpga_clk   ; 5.194 ; 5.194 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]       ; fpga_clk   ; 5.244 ; 5.244 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]       ; fpga_clk   ; 5.268 ; 5.268 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]      ; fpga_clk   ; 5.474 ; 5.474 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]      ; fpga_clk   ; 5.956 ; 5.956 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]        ; fpga_clk   ; 6.590 ; 6.590 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]       ; fpga_clk   ; 6.590 ; 6.590 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]       ; fpga_clk   ; 5.992 ; 5.992 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n          ; fpga_clk   ; 5.093 ; 5.093 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]          ; fpga_clk   ; 6.885 ; 6.885 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]         ; fpga_clk   ; 5.904 ; 5.904 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]         ; fpga_clk   ; 5.948 ; 5.948 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]         ; fpga_clk   ; 5.208 ; 5.208 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]         ; fpga_clk   ; 5.897 ; 5.897 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]         ; fpga_clk   ; 5.057 ; 5.057 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]         ; fpga_clk   ; 5.346 ; 5.346 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]         ; fpga_clk   ; 5.432 ; 5.432 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]         ; fpga_clk   ; 5.618 ; 5.618 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]         ; fpga_clk   ; 6.001 ; 6.001 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]         ; fpga_clk   ; 6.885 ; 6.885 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]        ; fpga_clk   ; 5.202 ; 5.202 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]        ; fpga_clk   ; 5.746 ; 5.746 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]        ; fpga_clk   ; 6.022 ; 6.022 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]        ; fpga_clk   ; 6.363 ; 6.363 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]        ; fpga_clk   ; 6.269 ; 6.269 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]        ; fpga_clk   ; 5.987 ; 5.987 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm           ; fpga_clk   ; 6.113 ; 6.113 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n          ; fpga_clk   ; 6.036 ; 6.036 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm           ; fpga_clk   ; 6.073 ; 6.073 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n           ; fpga_clk   ; 5.594 ; 5.594 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK            ; fpga_clk   ;       ; 0.868 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; 7s_lsb_disp[*]      ; fpga_clk   ; 6.393 ; 6.393 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[0]     ; fpga_clk   ; 6.342 ; 6.342 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[1]     ; fpga_clk   ; 6.348 ; 6.348 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[2]     ; fpga_clk   ; 6.307 ; 6.307 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[3]     ; fpga_clk   ; 6.393 ; 6.393 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[4]     ; fpga_clk   ; 6.345 ; 6.345 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[5]     ; fpga_clk   ; 6.292 ; 6.292 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[6]     ; fpga_clk   ; 6.359 ; 6.359 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_lsb_mem[*]       ; fpga_clk   ; 7.587 ; 7.587 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[0]      ; fpga_clk   ; 7.437 ; 7.437 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[1]      ; fpga_clk   ; 7.333 ; 7.333 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[2]      ; fpga_clk   ; 7.355 ; 7.355 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[3]      ; fpga_clk   ; 6.613 ; 6.613 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[4]      ; fpga_clk   ; 6.730 ; 6.730 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[5]      ; fpga_clk   ; 7.004 ; 7.004 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[6]      ; fpga_clk   ; 7.587 ; 7.587 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_lsb_tx[*]        ; fpga_clk   ; 7.892 ; 7.892 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[0]       ; fpga_clk   ; 7.597 ; 7.597 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[1]       ; fpga_clk   ; 7.614 ; 7.614 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[2]       ; fpga_clk   ; 7.621 ; 7.621 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[3]       ; fpga_clk   ; 7.610 ; 7.610 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[4]       ; fpga_clk   ; 7.645 ; 7.645 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[5]       ; fpga_clk   ; 7.596 ; 7.596 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[6]       ; fpga_clk   ; 7.892 ; 7.892 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_msb_disp[*]      ; fpga_clk   ; 5.929 ; 5.929 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[0]     ; fpga_clk   ; 5.645 ; 5.645 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[1]     ; fpga_clk   ; 5.769 ; 5.769 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[2]     ; fpga_clk   ; 5.918 ; 5.918 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[3]     ; fpga_clk   ; 5.929 ; 5.929 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[4]     ; fpga_clk   ; 5.874 ; 5.874 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[5]     ; fpga_clk   ; 5.600 ; 5.600 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[6]     ; fpga_clk   ; 5.792 ; 5.792 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_msb_mem[*]       ; fpga_clk   ; 7.554 ; 7.554 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[0]      ; fpga_clk   ; 7.066 ; 7.066 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[1]      ; fpga_clk   ; 7.121 ; 7.121 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[2]      ; fpga_clk   ; 7.422 ; 7.422 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[3]      ; fpga_clk   ; 6.777 ; 6.777 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[4]      ; fpga_clk   ; 7.345 ; 7.345 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[5]      ; fpga_clk   ; 7.554 ; 7.554 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[6]      ; fpga_clk   ; 7.487 ; 7.487 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_msb_tx[*]        ; fpga_clk   ; 8.523 ; 8.523 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[0]       ; fpga_clk   ; 8.422 ; 8.422 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[1]       ; fpga_clk   ; 8.254 ; 8.254 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[2]       ; fpga_clk   ; 8.241 ; 8.241 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[3]       ; fpga_clk   ; 8.249 ; 8.249 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[4]       ; fpga_clk   ; 8.519 ; 8.519 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[5]       ; fpga_clk   ; 8.523 ; 8.523 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[6]       ; fpga_clk   ; 8.438 ; 8.438 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; LEDG2               ; fpga_clk   ; 6.612 ; 6.612 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active     ; fpga_clk   ; 8.079 ; 8.079 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken   ; fpga_clk   ; 6.288 ; 6.288 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken   ; fpga_clk   ; 5.665 ; 5.665 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_image_tx_en ; fpga_clk   ; 6.562 ; 6.562 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc     ; fpga_clk   ; 6.191 ; 6.191 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out     ; fpga_clk   ; 7.312 ; 7.312 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]             ; fpga_clk   ; 4.805 ; 4.805 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]            ; fpga_clk   ; 4.312 ; 4.312 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]            ; fpga_clk   ; 4.310 ; 4.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]            ; fpga_clk   ; 4.370 ; 4.370 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]            ; fpga_clk   ; 4.616 ; 4.616 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]            ; fpga_clk   ; 4.354 ; 4.354 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]            ; fpga_clk   ; 4.574 ; 4.574 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]            ; fpga_clk   ; 4.556 ; 4.556 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]            ; fpga_clk   ; 4.805 ; 4.805 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]            ; fpga_clk   ; 4.828 ; 4.828 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]           ; fpga_clk   ; 4.553 ; 4.553 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]           ; fpga_clk   ; 4.809 ; 4.809 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]           ; fpga_clk   ; 4.828 ; 4.828 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]           ; fpga_clk   ; 4.562 ; 4.562 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]           ; fpga_clk   ; 4.562 ; 4.562 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]           ; fpga_clk   ; 4.599 ; 4.599 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]           ; fpga_clk   ; 4.588 ; 4.588 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]           ; fpga_clk   ; 4.333 ; 4.333 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3               ; fpga_clk   ; 6.955 ; 6.955 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]              ; fpga_clk   ; 5.053 ; 5.053 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]             ; fpga_clk   ; 5.003 ; 5.003 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]             ; fpga_clk   ; 5.053 ; 5.053 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]             ; fpga_clk   ; 5.036 ; 5.036 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]             ; fpga_clk   ; 4.798 ; 4.798 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]             ; fpga_clk   ; 4.807 ; 4.807 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]             ; fpga_clk   ; 4.820 ; 4.820 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]             ; fpga_clk   ; 4.824 ; 4.824 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]             ; fpga_clk   ; 4.755 ; 4.755 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank               ; fpga_clk   ; 6.822 ; 6.822 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40              ; fpga_clk   ; 2.939 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync               ; fpga_clk   ; 5.581 ; 5.581 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync               ; fpga_clk   ; 6.132 ; 6.132 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40              ; fpga_clk   ;       ; 2.939 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK            ; fpga_clk   ; 0.154 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1               ; fpga_clk   ; 3.521 ; 3.521 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active    ; fpga_clk   ; 3.657 ; 3.657 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]        ; fpga_clk   ; 2.488 ; 2.488 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]       ; fpga_clk   ; 2.488 ; 2.488 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]       ; fpga_clk   ; 2.694 ; 2.694 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]       ; fpga_clk   ; 2.695 ; 2.695 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]       ; fpga_clk   ; 2.554 ; 2.554 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]       ; fpga_clk   ; 3.250 ; 3.250 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]       ; fpga_clk   ; 2.831 ; 2.831 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]       ; fpga_clk   ; 2.677 ; 2.677 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]       ; fpga_clk   ; 2.589 ; 2.589 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]       ; fpga_clk   ; 2.640 ; 2.640 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]       ; fpga_clk   ; 2.649 ; 2.649 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]      ; fpga_clk   ; 2.737 ; 2.737 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]      ; fpga_clk   ; 2.913 ; 2.913 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]        ; fpga_clk   ; 2.950 ; 2.950 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]       ; fpga_clk   ; 3.287 ; 3.287 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]       ; fpga_clk   ; 2.950 ; 2.950 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n          ; fpga_clk   ; 2.594 ; 2.594 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]          ; fpga_clk   ; 2.552 ; 2.552 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]         ; fpga_clk   ; 2.920 ; 2.920 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]         ; fpga_clk   ; 2.921 ; 2.921 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]         ; fpga_clk   ; 2.605 ; 2.605 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]         ; fpga_clk   ; 2.904 ; 2.904 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]         ; fpga_clk   ; 2.552 ; 2.552 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]         ; fpga_clk   ; 2.690 ; 2.690 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]         ; fpga_clk   ; 2.705 ; 2.705 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]         ; fpga_clk   ; 2.813 ; 2.813 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]         ; fpga_clk   ; 2.931 ; 2.931 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]         ; fpga_clk   ; 3.487 ; 3.487 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]        ; fpga_clk   ; 2.609 ; 2.609 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]        ; fpga_clk   ; 2.849 ; 2.849 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]        ; fpga_clk   ; 2.956 ; 2.956 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]        ; fpga_clk   ; 3.157 ; 3.157 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]        ; fpga_clk   ; 3.075 ; 3.075 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]        ; fpga_clk   ; 2.926 ; 2.926 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm           ; fpga_clk   ; 3.012 ; 3.012 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n          ; fpga_clk   ; 2.989 ; 2.989 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm           ; fpga_clk   ; 2.972 ; 2.972 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n           ; fpga_clk   ; 2.860 ; 2.860 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK            ; fpga_clk   ;       ; 0.154 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; 7s_lsb_disp[*]      ; fpga_clk   ; 2.889 ; 2.889 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[0]     ; fpga_clk   ; 2.923 ; 2.923 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[1]     ; fpga_clk   ; 2.932 ; 2.932 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[2]     ; fpga_clk   ; 2.908 ; 2.908 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[3]     ; fpga_clk   ; 2.970 ; 2.970 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[4]     ; fpga_clk   ; 2.942 ; 2.942 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[5]     ; fpga_clk   ; 2.889 ; 2.889 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_disp[6]     ; fpga_clk   ; 2.946 ; 2.946 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_lsb_mem[*]       ; fpga_clk   ; 2.994 ; 2.994 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[0]      ; fpga_clk   ; 3.326 ; 3.326 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[1]      ; fpga_clk   ; 3.255 ; 3.255 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[2]      ; fpga_clk   ; 3.270 ; 3.270 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[3]      ; fpga_clk   ; 2.994 ; 2.994 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[4]      ; fpga_clk   ; 3.048 ; 3.048 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[5]      ; fpga_clk   ; 3.153 ; 3.153 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_mem[6]      ; fpga_clk   ; 3.330 ; 3.330 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_lsb_tx[*]        ; fpga_clk   ; 3.511 ; 3.511 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[0]       ; fpga_clk   ; 3.511 ; 3.511 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[1]       ; fpga_clk   ; 3.521 ; 3.521 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[2]       ; fpga_clk   ; 3.521 ; 3.521 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[3]       ; fpga_clk   ; 3.515 ; 3.515 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[4]       ; fpga_clk   ; 3.543 ; 3.543 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[5]       ; fpga_clk   ; 3.533 ; 3.533 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_lsb_tx[6]       ; fpga_clk   ; 3.645 ; 3.645 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_msb_disp[*]      ; fpga_clk   ; 2.524 ; 2.524 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[0]     ; fpga_clk   ; 2.527 ; 2.527 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[1]     ; fpga_clk   ; 2.573 ; 2.573 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[2]     ; fpga_clk   ; 2.648 ; 2.648 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[3]     ; fpga_clk   ; 2.663 ; 2.663 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[4]     ; fpga_clk   ; 2.642 ; 2.642 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[5]     ; fpga_clk   ; 2.524 ; 2.524 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_disp[6]     ; fpga_clk   ; 2.601 ; 2.601 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_msb_mem[*]       ; fpga_clk   ; 2.789 ; 2.789 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[0]      ; fpga_clk   ; 2.940 ; 2.940 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[1]      ; fpga_clk   ; 2.924 ; 2.924 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[2]      ; fpga_clk   ; 3.072 ; 3.072 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[3]      ; fpga_clk   ; 2.789 ; 2.789 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[4]      ; fpga_clk   ; 3.011 ; 3.011 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[5]      ; fpga_clk   ; 3.173 ; 3.173 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_mem[6]      ; fpga_clk   ; 3.129 ; 3.129 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; 7s_msb_tx[*]        ; fpga_clk   ; 3.465 ; 3.465 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[0]       ; fpga_clk   ; 3.539 ; 3.539 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[1]       ; fpga_clk   ; 3.465 ; 3.465 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[2]       ; fpga_clk   ; 3.465 ; 3.465 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[3]       ; fpga_clk   ; 3.489 ; 3.489 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[4]       ; fpga_clk   ; 3.579 ; 3.579 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[5]       ; fpga_clk   ; 3.576 ; 3.576 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  7s_msb_tx[6]       ; fpga_clk   ; 3.565 ; 3.565 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; LEDG2               ; fpga_clk   ; 3.380 ; 3.380 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active     ; fpga_clk   ; 4.058 ; 4.058 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken   ; fpga_clk   ; 3.113 ; 3.113 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken   ; fpga_clk   ; 2.883 ; 2.883 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_image_tx_en ; fpga_clk   ; 3.339 ; 3.339 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc     ; fpga_clk   ; 3.045 ; 3.045 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out     ; fpga_clk   ; 3.601 ; 3.601 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]             ; fpga_clk   ; 2.183 ; 2.183 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]            ; fpga_clk   ; 2.192 ; 2.192 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]            ; fpga_clk   ; 2.183 ; 2.183 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]            ; fpga_clk   ; 2.251 ; 2.251 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]            ; fpga_clk   ; 2.359 ; 2.359 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]            ; fpga_clk   ; 2.227 ; 2.227 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]            ; fpga_clk   ; 2.327 ; 2.327 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]            ; fpga_clk   ; 2.311 ; 2.311 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]            ; fpga_clk   ; 2.426 ; 2.426 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]            ; fpga_clk   ; 2.207 ; 2.207 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]           ; fpga_clk   ; 2.308 ; 2.308 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]           ; fpga_clk   ; 2.432 ; 2.432 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]           ; fpga_clk   ; 2.448 ; 2.448 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]           ; fpga_clk   ; 2.318 ; 2.318 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]           ; fpga_clk   ; 2.306 ; 2.306 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]           ; fpga_clk   ; 2.335 ; 2.335 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]           ; fpga_clk   ; 2.334 ; 2.334 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]           ; fpga_clk   ; 2.207 ; 2.207 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3               ; fpga_clk   ; 3.521 ; 3.521 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]              ; fpga_clk   ; 2.385 ; 2.385 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]             ; fpga_clk   ; 2.504 ; 2.504 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]             ; fpga_clk   ; 2.544 ; 2.544 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]             ; fpga_clk   ; 2.531 ; 2.531 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]             ; fpga_clk   ; 2.424 ; 2.424 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]             ; fpga_clk   ; 2.426 ; 2.426 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]             ; fpga_clk   ; 2.437 ; 2.437 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]             ; fpga_clk   ; 2.434 ; 2.434 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]             ; fpga_clk   ; 2.385 ; 2.385 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank               ; fpga_clk   ; 3.363 ; 3.363 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40              ; fpga_clk   ; 1.474 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync               ; fpga_clk   ; 2.872 ; 2.872 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync               ; fpga_clk   ; 3.090 ; 3.090 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40              ; fpga_clk   ;       ; 1.474 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; fpga_rst   ; LEDG0       ;    ; 9.742 ; 9.742 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; fpga_rst   ; LEDG0       ;    ; 5.611 ; 5.611 ;    ;
+------------+-------------+----+-------+-------+----+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                               ; fpga_clk                                               ; 2685     ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 12330    ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 69       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 461415   ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 110      ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 32       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 11978    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                               ; fpga_clk                                               ; 2685     ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 12330    ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 69       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 461415   ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 110      ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 32       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 11978    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                          ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                               ; fpga_clk                                               ; 8        ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 536      ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2021     ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 124      ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 252      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                           ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                               ; fpga_clk                                               ; 8        ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 536      ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2021     ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 124      ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 252      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 53    ; 53   ;
; Unconstrained Output Ports      ; 117   ; 117  ;
; Unconstrained Output Port Paths ; 264   ; 264  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Sun May 19 13:26:05 2013
Info: Command: quartus_sta mds_img_manipulation -c mds_img_manipulation
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_k3n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe22|dffe23a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 8 -duty_cycle 50.00 -name {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]} {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]} {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]} {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]}
Warning (332153): Family doesn't support jitter analysis.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.799
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.799        -7.424 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.788         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     2.325         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    14.613         0.000 fpga_clk 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 fpga_clk 
    Info (332119):     0.391         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.391         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is -1.252
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.252        -1.252 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):    -1.146        -2.292 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.693         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    17.789         0.000 fpga_clk 
Info (332146): Worst-case removal slack is 1.032
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.032         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):     1.446         0.000 fpga_clk 
    Info (332119):     1.460         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     3.416         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.623
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.623         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     2.873         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     7.620         0.000 fpga_clk 
    Info (332119):    10.373         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 1.699
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.699         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     1.921         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     3.690         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    17.543         0.000 fpga_clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 fpga_clk 
    Info (332119):     0.215         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.215         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 0.193
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.193         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.356         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     2.396         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    18.900         0.000 fpga_clk 
Info (332146): Worst-case removal slack is 0.582
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.582         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):     0.770         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.781         0.000 fpga_clk 
    Info (332119):     2.023         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.623
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.623         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     2.873         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     7.620         0.000 fpga_clk 
    Info (332119):    10.373         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 537 megabytes
    Info: Processing ended: Sun May 19 13:26:18 2013
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:04


