Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Jul 29 17:20:29 2020
| Host         : LAPTOP-CHGNO6TI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Camera_Demo_control_sets_placed.rpt
| Design       : Camera_Demo
| Device       : xc7s15
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    48 |
|    Minimum number of control sets                        |    48 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   147 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    48 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             583 |          193 |
| No           | No                    | Yes                    |             130 |           46 |
| No           | Yes                   | No                     |             111 |           37 |
| Yes          | No                    | No                     |             204 |           71 |
| Yes          | No                    | Yes                    |              50 |           22 |
| Yes          | Yes                   | No                     |             135 |           39 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                                 Enable Signal                                |                                    Set/Reset Signal                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_10/inst/clk_out1                                  | MIPI_Camera_IIC/iic_sda_o_i_1_n_0                                            | MIPI_Camera_Driver/OV5647/i_rst                                                        |                1 |              1 |         1.00 |
|  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk |                                                                              |                                                                                        |                1 |              1 |         1.00 |
|  clk_10/inst/clk_out3                                  |                                                                              |                                                                                        |                2 |              2 |         1.00 |
|  MIPI_Trans_Driver/camera_clock/inst/clk_out1          |                                                                              | Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |         2.00 |
|  MIPI_Trans_Driver/camera_clock/inst/clk_out1          |                                                                              | Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/aRst_int_0                |                1 |              2 |         2.00 |
|  clk_10/inst/clk_out3                                  |                                                                              | clk_rst0/inst/clk_out                                                                  |                2 |              3 |         1.50 |
|  MIPI_Trans_Driver/camera_clock/inst/clk_out1          | MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vid_active_video_o0                     | MIPI_Trans_Driver/Driver_Csi_To_Dvp0/unpack_cnt                                        |                1 |              4 |         4.00 |
|  MIPI_Trans_Driver/camera_clock/inst/clk_out1          |                                                                              | Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |         4.00 |
|  clk_10/inst/clk_out2                                  | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly_0                   |                                                                                        |                1 |              5 |         5.00 |
|  clk_10/inst/clk_out1                                  | U0/inst/Sign_Flag3_out                                                       |                                                                                        |                2 |              5 |         2.50 |
|  clk_10/inst/clk_out2                                  | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/curr_delay                  |                                                                                        |                2 |              5 |         2.50 |
|  clk_10/inst/clk_out2                                  | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/sum_dly                     |                                                                                        |                2 |              5 |         2.50 |
|  clk_10/inst/clk_out2                                  | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly_1                 |                                                                                        |                1 |              5 |         5.00 |
|  clk_10/inst/clk_out3                                  |                                                                              | count0/num[6]_i_1_n_0                                                                  |                2 |              6 |         3.00 |
|  clk_10/inst/clk_out1                                  | MIPI_Camera_Driver/initial_cnt[6]_i_1_n_0                                    | MIPI_Camera_Driver/OV5647/i_rst                                                        |                2 |              7 |         3.50 |
|  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/CLK  | MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_shift[1]_0             |                                                                                        |                4 |              8 |         2.00 |
|  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/CLK  | MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/to_cnt[0]_2                 | MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/p_5_out[0]                            |                3 |              8 |         2.67 |
|  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/CLK  | MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/to_cnt[1]_1                 | MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/p_5_out[1]                            |                3 |              8 |         2.67 |
|  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/CLK  | MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size[15]                 |                                                                                        |                3 |              8 |         2.67 |
|  clk_10/inst/clk_out3                                  | led/inst/Data_Cnt[8]_i_1_n_0                                                 | clk_rst0/inst/clk_out                                                                  |                4 |              9 |         2.25 |
|  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/CLK  | MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tvalid_i_reg_n_0_[0]               | MIPI_Trans_Driver/Driver_Csi_To_Dvp0/flg_down_valid                                    |                2 |             10 |         5.00 |
|  clk_10/inst/clk_out3                                  | led/inst/Send_Cnt[9]_i_1_n_0                                                 | clk_rst0/inst/clk_out                                                                  |                4 |             10 |         2.50 |
|  MIPI_Trans_Driver/camera_clock/inst/clk_out1          |                                                                              | Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                4 |             10 |         2.50 |
|  MIPI_Trans_Driver/camera_clock/inst/clk_out1          | MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata                                   | MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1_n_0                                  |                3 |             10 |         3.33 |
|  MIPI_Trans_Driver/camera_clock/inst/clk_out1          | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/sel                                   | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram[10]_i_1_n_0                           |                2 |             11 |         5.50 |
|  MIPI_Trans_Driver/camera_clock/inst/clk_out1          |                                                                              | MIPI_Trans_Driver/Driver_Csi_To_Dvp0/flg_rise_frame                                    |                4 |             11 |         2.75 |
|  MIPI_Trans_Driver/camera_clock/inst/clk_out1          | MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vid_active_video_o0                     | MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_0                                           |                3 |             11 |         3.67 |
|  clk_10/inst/clk_out2                                  |                                                                              |                                                                                        |                6 |             13 |         2.17 |
|  clk_10/inst/clk_out2                                  | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/wait_cnt                    | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0          |                3 |             13 |         4.33 |
|  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/CLK  | MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size[7]                  |                                                                                        |                5 |             16 |         3.20 |
|  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/CLK  | MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/transfer_cnt[15]_i_2_n_0        | MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/transfer_cnt[15]_i_1_n_0                  |                4 |             16 |         4.00 |
| ~MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/CLK  |                                                                              |                                                                                        |                5 |             17 |         3.40 |
|  clk_10/inst/clk_out2                                  | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val[0]_i_1_n_0  | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0           |                5 |             20 |         4.00 |
|  clk_10/inst/clk_out2                                  | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0 |                                                                                        |                5 |             20 |         4.00 |
|  clk_10/inst/clk_out2                                  |                                                                              | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0           |                6 |             20 |         3.33 |
|  clk_10/inst/clk_out1                                  | MIPI_Camera_Driver/flg_data_ok_i_1_n_0                                       | MIPI_Camera_Driver/OV5647/i_rst                                                        |               11 |             23 |         2.09 |
|  clk_10/inst/clk_out3                                  | count0/RO[7]_i_2_n_0                                                         | count0/RO                                                                              |               10 |             24 |         2.40 |
|  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/E[0]           |                                                                              |                                                                                        |                8 |             24 |         3.00 |
|  R0                                                    |                                                                              |                                                                                        |                8 |             24 |         3.00 |
|  MIPI_Trans_Driver/camera_clock/inst/clk_out1          | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/rgb_data_g[9]_i_1_n_0                 |                                                                                        |                8 |             24 |         3.00 |
|  clk_10/inst/clk_out3                                  |                                                                              | clk_rst0/inst/Count[0]_i_1_n_0                                                         |                8 |             32 |         4.00 |
|  MIPI_Trans_Driver/camera_clock/inst/clk_out1          |                                                                              | Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               13 |             32 |         2.46 |
|  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/CLK  | MIPI_Trans_Driver/Data_Read/U0/dl0_rxvalidhs                                 |                                                                                        |               16 |             48 |         3.00 |
|  clk_10/inst/clk_out1                                  | U0/inst/HSV_Data_Tmp_H_0                                                     |                                                                                        |               22 |             55 |         2.50 |
|  clk_10/inst/clk_out1                                  |                                                                              |                                                                                        |               32 |             64 |         2.00 |
|  clk_10/inst/clk_out1                                  |                                                                              | MIPI_Camera_Driver/OV5647/i_rst                                                        |               41 |            119 |         2.90 |
|  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/CLK  |                                                                              |                                                                                        |               44 |            140 |         3.18 |
|  MIPI_Trans_Driver/camera_clock/inst/clk_out1          |                                                                              |                                                                                        |               87 |            331 |         3.80 |
+--------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+--------------+


