Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Feb  5 18:21:32 2023
| Host         : DESKTOP-U61JFH4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FPGAClock_24hr_timing_summary_routed.rpt -pb FPGAClock_24hr_timing_summary_routed.pb -rpx FPGAClock_24hr_timing_summary_routed.rpx -warn_on_violation
| Design       : FPGAClock_24hr
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  131         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (131)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (272)
5. checking no_input_delay (5)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (131)
--------------------------
 There are 131 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (272)
--------------------------------------------------
 There are 272 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  285          inf        0.000                      0                  285           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           285 Endpoints
Min Delay           285 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hrs_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hour_tens_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.472ns  (logic 9.035ns (35.470%)  route 16.437ns (64.530%))
  Logic Levels:           23  (CARRY4=12 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE                         0.000     0.000 r  hrs_reg[3]/C
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hrs_reg[3]/Q
                         net (fo=235, routed)         4.008     4.464    hrs_reg[3]
    SLICE_X5Y7           LUT3 (Prop_lut3_I0_O)        0.150     4.614 r  hour_tens[2]_i_141/O
                         net (fo=12, routed)          1.754     6.369    hour_tens[2]_i_141_n_0
    SLICE_X7Y0           LUT5 (Prop_lut5_I0_O)        0.326     6.695 r  hour_tens[2]_i_358/O
                         net (fo=1, routed)           0.000     6.695    hour_tens[2]_i_358_n_0
    SLICE_X7Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.245 r  hour_tens_reg[2]_i_293/CO[3]
                         net (fo=1, routed)           0.000     7.245    hour_tens_reg[2]_i_293_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  hour_tens_reg[2]_i_228/CO[3]
                         net (fo=1, routed)           0.000     7.359    hour_tens_reg[2]_i_228_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.516 r  hour_tens_reg[2]_i_162/CO[1]
                         net (fo=34, routed)          0.920     8.436    hour_tens_reg[2]_i_162_n_2
    SLICE_X4Y6           CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.233 r  hour_tens_reg[2]_i_161/CO[2]
                         net (fo=4, routed)           0.224     9.457    hour_tens_reg[2]_i_161_n_1
    SLICE_X5Y6           CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    10.238 r  hour_tens_reg[2]_i_163/CO[2]
                         net (fo=3, routed)           0.731    10.969    hour_tens_reg[2]_i_163_n_1
    SLICE_X9Y6           CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    11.750 f  hour_tens_reg[2]_i_239/CO[2]
                         net (fo=34, routed)          1.294    13.045    hour_tens_reg[2]_i_239_n_1
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.345    13.390 r  hour_tens[2]_i_256/O
                         net (fo=2, routed)           1.392    14.781    hour_tens[2]_i_256_n_0
    SLICE_X6Y10          LUT4 (Prop_lut4_I3_O)        0.355    15.136 r  hour_tens[2]_i_260/O
                         net (fo=1, routed)           0.000    15.136    hour_tens[2]_i_260_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.680 r  hour_tens_reg[2]_i_188/O[2]
                         net (fo=2, routed)           0.575    16.255    hour_tens_reg[2]_i_188_n_5
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.330    16.585 r  hour_tens[2]_i_180/O
                         net (fo=2, routed)           1.072    17.657    hour_tens[2]_i_180_n_0
    SLICE_X7Y10          LUT4 (Prop_lut4_I3_O)        0.327    17.984 r  hour_tens[2]_i_184/O
                         net (fo=1, routed)           0.000    17.984    hour_tens[2]_i_184_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.385 r  hour_tens_reg[2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    18.385    hour_tens_reg[2]_i_110_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.608 r  hour_tens_reg[2]_i_44/O[0]
                         net (fo=3, routed)           1.216    19.824    hour_tens_reg[2]_i_44_n_7
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.299    20.123 r  hour_tens[2]_i_104/O
                         net (fo=1, routed)           0.000    20.123    hour_tens[2]_i_104_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.656 r  hour_tens_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.656    hour_tens_reg[2]_i_38_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.971 r  hour_tens_reg[2]_i_15/O[3]
                         net (fo=3, routed)           0.844    21.815    hour_tens_reg[2]_i_15_n_4
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.307    22.122 r  hour_tens[2]_i_20/O
                         net (fo=1, routed)           0.544    22.666    hour_tens[2]_i_20_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    23.154 r  hour_tens_reg[2]_i_4/CO[1]
                         net (fo=4, routed)           0.952    24.106    hour_tens_reg[2]_i_4_n_2
    SLICE_X11Y7          LUT5 (Prop_lut5_I2_O)        0.332    24.438 r  hour_tens[3]_i_4/O
                         net (fo=1, routed)           0.911    25.348    hour_tens[3]_i_4_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I3_O)        0.124    25.472 r  hour_tens[3]_i_1/O
                         net (fo=1, routed)           0.000    25.472    hour_tens[3]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  hour_tens_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hrs_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hour_tens_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.459ns  (logic 8.911ns (36.432%)  route 15.548ns (63.568%))
  Logic Levels:           22  (CARRY4=12 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE                         0.000     0.000 r  hrs_reg[3]/C
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hrs_reg[3]/Q
                         net (fo=235, routed)         4.008     4.464    hrs_reg[3]
    SLICE_X5Y7           LUT3 (Prop_lut3_I0_O)        0.150     4.614 r  hour_tens[2]_i_141/O
                         net (fo=12, routed)          1.754     6.369    hour_tens[2]_i_141_n_0
    SLICE_X7Y0           LUT5 (Prop_lut5_I0_O)        0.326     6.695 r  hour_tens[2]_i_358/O
                         net (fo=1, routed)           0.000     6.695    hour_tens[2]_i_358_n_0
    SLICE_X7Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.245 r  hour_tens_reg[2]_i_293/CO[3]
                         net (fo=1, routed)           0.000     7.245    hour_tens_reg[2]_i_293_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  hour_tens_reg[2]_i_228/CO[3]
                         net (fo=1, routed)           0.000     7.359    hour_tens_reg[2]_i_228_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.516 r  hour_tens_reg[2]_i_162/CO[1]
                         net (fo=34, routed)          0.920     8.436    hour_tens_reg[2]_i_162_n_2
    SLICE_X4Y6           CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.233 r  hour_tens_reg[2]_i_161/CO[2]
                         net (fo=4, routed)           0.224     9.457    hour_tens_reg[2]_i_161_n_1
    SLICE_X5Y6           CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    10.238 r  hour_tens_reg[2]_i_163/CO[2]
                         net (fo=3, routed)           0.731    10.969    hour_tens_reg[2]_i_163_n_1
    SLICE_X9Y6           CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    11.750 f  hour_tens_reg[2]_i_239/CO[2]
                         net (fo=34, routed)          1.294    13.045    hour_tens_reg[2]_i_239_n_1
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.345    13.390 r  hour_tens[2]_i_256/O
                         net (fo=2, routed)           1.392    14.781    hour_tens[2]_i_256_n_0
    SLICE_X6Y10          LUT4 (Prop_lut4_I3_O)        0.355    15.136 r  hour_tens[2]_i_260/O
                         net (fo=1, routed)           0.000    15.136    hour_tens[2]_i_260_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.680 r  hour_tens_reg[2]_i_188/O[2]
                         net (fo=2, routed)           0.575    16.255    hour_tens_reg[2]_i_188_n_5
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.330    16.585 r  hour_tens[2]_i_180/O
                         net (fo=2, routed)           1.072    17.657    hour_tens[2]_i_180_n_0
    SLICE_X7Y10          LUT4 (Prop_lut4_I3_O)        0.327    17.984 r  hour_tens[2]_i_184/O
                         net (fo=1, routed)           0.000    17.984    hour_tens[2]_i_184_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.385 r  hour_tens_reg[2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    18.385    hour_tens_reg[2]_i_110_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.608 r  hour_tens_reg[2]_i_44/O[0]
                         net (fo=3, routed)           1.216    19.824    hour_tens_reg[2]_i_44_n_7
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.299    20.123 r  hour_tens[2]_i_104/O
                         net (fo=1, routed)           0.000    20.123    hour_tens[2]_i_104_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.656 r  hour_tens_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.656    hour_tens_reg[2]_i_38_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.971 r  hour_tens_reg[2]_i_15/O[3]
                         net (fo=3, routed)           0.844    21.815    hour_tens_reg[2]_i_15_n_4
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.307    22.122 r  hour_tens[2]_i_20/O
                         net (fo=1, routed)           0.544    22.666    hour_tens[2]_i_20_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    23.154 r  hour_tens_reg[2]_i_4/CO[1]
                         net (fo=4, routed)           0.973    24.127    hour_tens_reg[2]_i_4_n_2
    SLICE_X11Y7          LUT6 (Prop_lut6_I3_O)        0.332    24.459 r  hour_tens[0]_i_1/O
                         net (fo=1, routed)           0.000    24.459    hour_tens[0]_i_1_n_0
    SLICE_X11Y7          FDSE                                         r  hour_tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hrs_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hour_tens_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.435ns  (logic 8.911ns (36.469%)  route 15.524ns (63.531%))
  Logic Levels:           22  (CARRY4=12 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE                         0.000     0.000 r  hrs_reg[3]/C
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hrs_reg[3]/Q
                         net (fo=235, routed)         4.008     4.464    hrs_reg[3]
    SLICE_X5Y7           LUT3 (Prop_lut3_I0_O)        0.150     4.614 r  hour_tens[2]_i_141/O
                         net (fo=12, routed)          1.754     6.369    hour_tens[2]_i_141_n_0
    SLICE_X7Y0           LUT5 (Prop_lut5_I0_O)        0.326     6.695 r  hour_tens[2]_i_358/O
                         net (fo=1, routed)           0.000     6.695    hour_tens[2]_i_358_n_0
    SLICE_X7Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.245 r  hour_tens_reg[2]_i_293/CO[3]
                         net (fo=1, routed)           0.000     7.245    hour_tens_reg[2]_i_293_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  hour_tens_reg[2]_i_228/CO[3]
                         net (fo=1, routed)           0.000     7.359    hour_tens_reg[2]_i_228_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.516 r  hour_tens_reg[2]_i_162/CO[1]
                         net (fo=34, routed)          0.920     8.436    hour_tens_reg[2]_i_162_n_2
    SLICE_X4Y6           CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.233 r  hour_tens_reg[2]_i_161/CO[2]
                         net (fo=4, routed)           0.224     9.457    hour_tens_reg[2]_i_161_n_1
    SLICE_X5Y6           CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    10.238 r  hour_tens_reg[2]_i_163/CO[2]
                         net (fo=3, routed)           0.731    10.969    hour_tens_reg[2]_i_163_n_1
    SLICE_X9Y6           CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    11.750 f  hour_tens_reg[2]_i_239/CO[2]
                         net (fo=34, routed)          1.294    13.045    hour_tens_reg[2]_i_239_n_1
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.345    13.390 r  hour_tens[2]_i_256/O
                         net (fo=2, routed)           1.392    14.781    hour_tens[2]_i_256_n_0
    SLICE_X6Y10          LUT4 (Prop_lut4_I3_O)        0.355    15.136 r  hour_tens[2]_i_260/O
                         net (fo=1, routed)           0.000    15.136    hour_tens[2]_i_260_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.680 r  hour_tens_reg[2]_i_188/O[2]
                         net (fo=2, routed)           0.575    16.255    hour_tens_reg[2]_i_188_n_5
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.330    16.585 r  hour_tens[2]_i_180/O
                         net (fo=2, routed)           1.072    17.657    hour_tens[2]_i_180_n_0
    SLICE_X7Y10          LUT4 (Prop_lut4_I3_O)        0.327    17.984 r  hour_tens[2]_i_184/O
                         net (fo=1, routed)           0.000    17.984    hour_tens[2]_i_184_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.385 r  hour_tens_reg[2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    18.385    hour_tens_reg[2]_i_110_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.608 r  hour_tens_reg[2]_i_44/O[0]
                         net (fo=3, routed)           1.216    19.824    hour_tens_reg[2]_i_44_n_7
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.299    20.123 r  hour_tens[2]_i_104/O
                         net (fo=1, routed)           0.000    20.123    hour_tens[2]_i_104_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.656 r  hour_tens_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.656    hour_tens_reg[2]_i_38_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.971 r  hour_tens_reg[2]_i_15/O[3]
                         net (fo=3, routed)           0.844    21.815    hour_tens_reg[2]_i_15_n_4
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.307    22.122 r  hour_tens[2]_i_20/O
                         net (fo=1, routed)           0.544    22.666    hour_tens[2]_i_20_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    23.154 r  hour_tens_reg[2]_i_4/CO[1]
                         net (fo=4, routed)           0.949    24.103    hour_tens_reg[2]_i_4_n_2
    SLICE_X11Y7          LUT5 (Prop_lut5_I2_O)        0.332    24.435 r  hour_tens[1]_i_1/O
                         net (fo=1, routed)           0.000    24.435    hour_tens[1]_i_1_n_0
    SLICE_X11Y7          FDRE                                         r  hour_tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hrs_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hour_tens_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.159ns  (logic 8.911ns (36.885%)  route 15.248ns (63.115%))
  Logic Levels:           22  (CARRY4=12 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE                         0.000     0.000 r  hrs_reg[3]/C
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hrs_reg[3]/Q
                         net (fo=235, routed)         4.008     4.464    hrs_reg[3]
    SLICE_X5Y7           LUT3 (Prop_lut3_I0_O)        0.150     4.614 r  hour_tens[2]_i_141/O
                         net (fo=12, routed)          1.754     6.369    hour_tens[2]_i_141_n_0
    SLICE_X7Y0           LUT5 (Prop_lut5_I0_O)        0.326     6.695 r  hour_tens[2]_i_358/O
                         net (fo=1, routed)           0.000     6.695    hour_tens[2]_i_358_n_0
    SLICE_X7Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.245 r  hour_tens_reg[2]_i_293/CO[3]
                         net (fo=1, routed)           0.000     7.245    hour_tens_reg[2]_i_293_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  hour_tens_reg[2]_i_228/CO[3]
                         net (fo=1, routed)           0.000     7.359    hour_tens_reg[2]_i_228_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.516 r  hour_tens_reg[2]_i_162/CO[1]
                         net (fo=34, routed)          0.920     8.436    hour_tens_reg[2]_i_162_n_2
    SLICE_X4Y6           CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.233 r  hour_tens_reg[2]_i_161/CO[2]
                         net (fo=4, routed)           0.224     9.457    hour_tens_reg[2]_i_161_n_1
    SLICE_X5Y6           CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    10.238 r  hour_tens_reg[2]_i_163/CO[2]
                         net (fo=3, routed)           0.731    10.969    hour_tens_reg[2]_i_163_n_1
    SLICE_X9Y6           CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    11.750 f  hour_tens_reg[2]_i_239/CO[2]
                         net (fo=34, routed)          1.294    13.045    hour_tens_reg[2]_i_239_n_1
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.345    13.390 r  hour_tens[2]_i_256/O
                         net (fo=2, routed)           1.392    14.781    hour_tens[2]_i_256_n_0
    SLICE_X6Y10          LUT4 (Prop_lut4_I3_O)        0.355    15.136 r  hour_tens[2]_i_260/O
                         net (fo=1, routed)           0.000    15.136    hour_tens[2]_i_260_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.680 r  hour_tens_reg[2]_i_188/O[2]
                         net (fo=2, routed)           0.575    16.255    hour_tens_reg[2]_i_188_n_5
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.330    16.585 r  hour_tens[2]_i_180/O
                         net (fo=2, routed)           1.072    17.657    hour_tens[2]_i_180_n_0
    SLICE_X7Y10          LUT4 (Prop_lut4_I3_O)        0.327    17.984 r  hour_tens[2]_i_184/O
                         net (fo=1, routed)           0.000    17.984    hour_tens[2]_i_184_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.385 r  hour_tens_reg[2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    18.385    hour_tens_reg[2]_i_110_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.608 r  hour_tens_reg[2]_i_44/O[0]
                         net (fo=3, routed)           1.216    19.824    hour_tens_reg[2]_i_44_n_7
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.299    20.123 r  hour_tens[2]_i_104/O
                         net (fo=1, routed)           0.000    20.123    hour_tens[2]_i_104_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.656 r  hour_tens_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.656    hour_tens_reg[2]_i_38_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.971 r  hour_tens_reg[2]_i_15/O[3]
                         net (fo=3, routed)           0.844    21.815    hour_tens_reg[2]_i_15_n_4
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.307    22.122 r  hour_tens[2]_i_20/O
                         net (fo=1, routed)           0.544    22.666    hour_tens[2]_i_20_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    23.154 r  hour_tens_reg[2]_i_4/CO[1]
                         net (fo=4, routed)           0.673    23.827    hour_tens_reg[2]_i_4_n_2
    SLICE_X11Y7          LUT5 (Prop_lut5_I2_O)        0.332    24.159 r  hour_tens[2]_i_1/O
                         net (fo=1, routed)           0.000    24.159    hour_tens[2]_i_1_n_0
    SLICE_X11Y7          FDRE                                         r  hour_tens_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hrs_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hour_ones_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.835ns  (logic 6.411ns (32.321%)  route 13.424ns (67.679%))
  Logic Levels:           20  (CARRY4=9 FDRE=1 LUT2=1 LUT3=3 LUT4=4 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE                         0.000     0.000 r  hrs_reg[3]/C
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hrs_reg[3]/Q
                         net (fo=235, routed)         4.008     4.464    hrs_reg[3]
    SLICE_X5Y7           LUT3 (Prop_lut3_I0_O)        0.150     4.614 r  hour_tens[2]_i_141/O
                         net (fo=12, routed)          1.460     6.074    hour_tens[2]_i_141_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I0_O)        0.326     6.400 r  hour_ones[3]_i_182/O
                         net (fo=1, routed)           0.000     6.400    hour_ones[3]_i_182_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.950 r  hour_ones_reg[3]_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.950    hour_ones_reg[3]_i_159_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  hour_ones_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     7.064    hour_ones_reg[3]_i_130_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.221 f  hour_ones_reg[3]_i_103/CO[1]
                         net (fo=34, routed)          1.529     8.750    hour_ones_reg[3]_i_103_n_2
    SLICE_X0Y8           LUT3 (Prop_lut3_I2_O)        0.355     9.105 r  hour_ones[3]_i_66/O
                         net (fo=16, routed)          0.971    10.076    hour_ones[3]_i_66_n_0
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.332    10.408 r  hour_ones[3]_i_92/O
                         net (fo=1, routed)           0.000    10.408    hour_ones[3]_i_92_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.958 r  hour_ones_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.958    hour_ones_reg[3]_i_49_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  hour_ones_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.072    hour_ones_reg[3]_i_37_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.295 r  hour_ones_reg[3]_i_36/O[0]
                         net (fo=2, routed)           0.802    12.097    hour_ones_reg[3]_i_36_n_7
    SLICE_X1Y8           LUT3 (Prop_lut3_I2_O)        0.327    12.424 r  hour_ones[3]_i_19/O
                         net (fo=2, routed)           1.327    13.751    hour_ones[3]_i_19_n_0
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.326    14.077 r  hour_ones[3]_i_23/O
                         net (fo=1, routed)           0.000    14.077    hour_ones[3]_i_23_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.657 r  hour_ones_reg[3]_i_14/O[2]
                         net (fo=2, routed)           0.595    15.253    hour_ones_reg[3]_i_14_n_5
    SLICE_X2Y8           LUT2 (Prop_lut2_I0_O)        0.302    15.555 r  hour_ones[3]_i_16/O
                         net (fo=1, routed)           0.000    15.555    hour_ones[3]_i_16_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.133 r  hour_ones_reg[3]_i_13/O[2]
                         net (fo=1, routed)           1.012    17.144    hour_ones_reg[3]_i_13_n_5
    SLICE_X9Y8           LUT4 (Prop_lut4_I0_O)        0.301    17.445 r  hour_ones[3]_i_12/O
                         net (fo=1, routed)           0.000    17.445    hour_ones[3]_i_12_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.692 f  hour_ones_reg[3]_i_4/O[0]
                         net (fo=3, routed)           1.019    18.711    hour_ones_reg[3]_i_4_n_7
    SLICE_X10Y6          LUT4 (Prop_lut4_I0_O)        0.299    19.010 r  hour_ones[1]_i_2/O
                         net (fo=1, routed)           0.701    19.711    hour_ones[1]_i_2_n_0
    SLICE_X11Y6          LUT5 (Prop_lut5_I4_O)        0.124    19.835 r  hour_ones[1]_i_1/O
                         net (fo=1, routed)           0.000    19.835    hour_ones[1]_i_1_n_0
    SLICE_X11Y6          FDSE                                         r  hour_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hrs_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hour_ones_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.469ns  (logic 6.287ns (34.041%)  route 12.182ns (65.959%))
  Logic Levels:           19  (CARRY4=9 FDRE=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE                         0.000     0.000 r  hrs_reg[3]/C
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hrs_reg[3]/Q
                         net (fo=235, routed)         4.008     4.464    hrs_reg[3]
    SLICE_X5Y7           LUT3 (Prop_lut3_I0_O)        0.150     4.614 r  hour_tens[2]_i_141/O
                         net (fo=12, routed)          1.460     6.074    hour_tens[2]_i_141_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I0_O)        0.326     6.400 r  hour_ones[3]_i_182/O
                         net (fo=1, routed)           0.000     6.400    hour_ones[3]_i_182_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.950 r  hour_ones_reg[3]_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.950    hour_ones_reg[3]_i_159_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  hour_ones_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     7.064    hour_ones_reg[3]_i_130_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.221 f  hour_ones_reg[3]_i_103/CO[1]
                         net (fo=34, routed)          1.529     8.750    hour_ones_reg[3]_i_103_n_2
    SLICE_X0Y8           LUT3 (Prop_lut3_I2_O)        0.355     9.105 r  hour_ones[3]_i_66/O
                         net (fo=16, routed)          0.971    10.076    hour_ones[3]_i_66_n_0
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.332    10.408 r  hour_ones[3]_i_92/O
                         net (fo=1, routed)           0.000    10.408    hour_ones[3]_i_92_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.958 r  hour_ones_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.958    hour_ones_reg[3]_i_49_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  hour_ones_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.072    hour_ones_reg[3]_i_37_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.295 r  hour_ones_reg[3]_i_36/O[0]
                         net (fo=2, routed)           0.802    12.097    hour_ones_reg[3]_i_36_n_7
    SLICE_X1Y8           LUT3 (Prop_lut3_I2_O)        0.327    12.424 r  hour_ones[3]_i_19/O
                         net (fo=2, routed)           1.327    13.751    hour_ones[3]_i_19_n_0
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.326    14.077 r  hour_ones[3]_i_23/O
                         net (fo=1, routed)           0.000    14.077    hour_ones[3]_i_23_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.657 r  hour_ones_reg[3]_i_14/O[2]
                         net (fo=2, routed)           0.595    15.253    hour_ones_reg[3]_i_14_n_5
    SLICE_X2Y8           LUT2 (Prop_lut2_I0_O)        0.302    15.555 r  hour_ones[3]_i_16/O
                         net (fo=1, routed)           0.000    15.555    hour_ones[3]_i_16_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.133 r  hour_ones_reg[3]_i_13/O[2]
                         net (fo=1, routed)           1.012    17.144    hour_ones_reg[3]_i_13_n_5
    SLICE_X9Y8           LUT4 (Prop_lut4_I0_O)        0.301    17.445 r  hour_ones[3]_i_12/O
                         net (fo=1, routed)           0.000    17.445    hour_ones[3]_i_12_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.692 r  hour_ones_reg[3]_i_4/O[0]
                         net (fo=3, routed)           0.477    18.170    hour_ones_reg[3]_i_4_n_7
    SLICE_X10Y6          LUT6 (Prop_lut6_I4_O)        0.299    18.469 r  hour_ones[3]_i_2/O
                         net (fo=1, routed)           0.000    18.469    hour_ones[3]_i_2_n_0
    SLICE_X10Y6          FDRE                                         r  hour_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hrs_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hour_ones_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.466ns  (logic 6.287ns (34.047%)  route 12.179ns (65.953%))
  Logic Levels:           19  (CARRY4=9 FDRE=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE                         0.000     0.000 r  hrs_reg[3]/C
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hrs_reg[3]/Q
                         net (fo=235, routed)         4.008     4.464    hrs_reg[3]
    SLICE_X5Y7           LUT3 (Prop_lut3_I0_O)        0.150     4.614 r  hour_tens[2]_i_141/O
                         net (fo=12, routed)          1.460     6.074    hour_tens[2]_i_141_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I0_O)        0.326     6.400 r  hour_ones[3]_i_182/O
                         net (fo=1, routed)           0.000     6.400    hour_ones[3]_i_182_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.950 r  hour_ones_reg[3]_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.950    hour_ones_reg[3]_i_159_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  hour_ones_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     7.064    hour_ones_reg[3]_i_130_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.221 f  hour_ones_reg[3]_i_103/CO[1]
                         net (fo=34, routed)          1.529     8.750    hour_ones_reg[3]_i_103_n_2
    SLICE_X0Y8           LUT3 (Prop_lut3_I2_O)        0.355     9.105 r  hour_ones[3]_i_66/O
                         net (fo=16, routed)          0.971    10.076    hour_ones[3]_i_66_n_0
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.332    10.408 r  hour_ones[3]_i_92/O
                         net (fo=1, routed)           0.000    10.408    hour_ones[3]_i_92_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.958 r  hour_ones_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.958    hour_ones_reg[3]_i_49_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  hour_ones_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.072    hour_ones_reg[3]_i_37_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.295 r  hour_ones_reg[3]_i_36/O[0]
                         net (fo=2, routed)           0.802    12.097    hour_ones_reg[3]_i_36_n_7
    SLICE_X1Y8           LUT3 (Prop_lut3_I2_O)        0.327    12.424 r  hour_ones[3]_i_19/O
                         net (fo=2, routed)           1.327    13.751    hour_ones[3]_i_19_n_0
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.326    14.077 r  hour_ones[3]_i_23/O
                         net (fo=1, routed)           0.000    14.077    hour_ones[3]_i_23_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.657 r  hour_ones_reg[3]_i_14/O[2]
                         net (fo=2, routed)           0.595    15.253    hour_ones_reg[3]_i_14_n_5
    SLICE_X2Y8           LUT2 (Prop_lut2_I0_O)        0.302    15.555 r  hour_ones[3]_i_16/O
                         net (fo=1, routed)           0.000    15.555    hour_ones[3]_i_16_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.133 r  hour_ones_reg[3]_i_13/O[2]
                         net (fo=1, routed)           1.012    17.144    hour_ones_reg[3]_i_13_n_5
    SLICE_X9Y8           LUT4 (Prop_lut4_I0_O)        0.301    17.445 r  hour_ones[3]_i_12/O
                         net (fo=1, routed)           0.000    17.445    hour_ones[3]_i_12_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.692 r  hour_ones_reg[3]_i_4/O[0]
                         net (fo=3, routed)           0.474    18.167    hour_ones_reg[3]_i_4_n_7
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.299    18.466 r  hour_ones[2]_i_1/O
                         net (fo=1, routed)           0.000    18.466    hour_ones[2]_i_1_n_0
    SLICE_X10Y6          FDRE                                         r  hour_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hrs_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hrs_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.607ns  (logic 0.828ns (8.619%)  route 8.779ns (91.381%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE                         0.000     0.000 r  hrs_reg[3]/C
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hrs_reg[3]/Q
                         net (fo=235, routed)         5.878     6.334    hrs_reg[3]
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.124     6.458 f  min[5]_i_5/O
                         net (fo=3, routed)           1.075     7.534    min[5]_i_5_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.658 f  hrs[5]_i_6/O
                         net (fo=3, routed)           1.181     8.839    hrs[5]_i_6_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.124     8.963 r  hrs[4]_i_1/O
                         net (fo=1, routed)           0.644     9.607    p_0_in[4]
    SLICE_X9Y10          FDRE                                         r  hrs_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hrs_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hrs_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.344ns  (logic 0.828ns (8.861%)  route 8.516ns (91.139%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE                         0.000     0.000 r  hrs_reg[3]/C
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hrs_reg[3]/Q
                         net (fo=235, routed)         5.878     6.334    hrs_reg[3]
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.124     6.458 f  min[5]_i_5/O
                         net (fo=3, routed)           1.075     7.534    min[5]_i_5_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.658 f  hrs[5]_i_6/O
                         net (fo=3, routed)           1.183     8.841    hrs[5]_i_6_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I2_O)        0.124     8.965 r  hrs[5]_i_3/O
                         net (fo=1, routed)           0.379     9.344    p_0_in[5]
    SLICE_X9Y10          FDRE                                         r  hrs_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hrs_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            min_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.211ns  (logic 0.952ns (10.335%)  route 8.259ns (89.665%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE                         0.000     0.000 r  hrs_reg[3]/C
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hrs_reg[3]/Q
                         net (fo=235, routed)         5.324     5.780    hrs_reg[3]
    SLICE_X9Y14          LUT6 (Prop_lut6_I0_O)        0.124     5.904 r  min[5]_i_20/O
                         net (fo=1, routed)           1.177     7.081    min[5]_i_20_n_0
    SLICE_X2Y14          LUT4 (Prop_lut4_I2_O)        0.124     7.205 r  min[5]_i_16/O
                         net (fo=1, routed)           0.793     7.998    min[5]_i_16_n_0
    SLICE_X0Y14          LUT5 (Prop_lut5_I4_O)        0.124     8.122 f  min[5]_i_12/O
                         net (fo=6, routed)           0.965     9.087    min[5]_i_12_n_0
    SLICE_X4Y13          LUT5 (Prop_lut5_I4_O)        0.124     9.211 r  min[2]_i_1/O
                         net (fo=1, routed)           0.000     9.211    min[2]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  min_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line23/display_reg[0][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line23/seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  nolabel_line23/display_reg[0][5]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line23/display_reg[0][5]/Q
                         net (fo=1, routed)           0.085     0.226    nolabel_line23/display_reg_n_0_[0][5]
    SLICE_X1Y1           LUT6 (Prop_lut6_I1_O)        0.045     0.271 r  nolabel_line23/seg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.271    nolabel_line23/p_0_in[5]
    SLICE_X1Y1           FDRE                                         r  nolabel_line23/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line23/display_reg[2][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line23/seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE                         0.000     0.000 r  nolabel_line23/display_reg[2][4]/C
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line23/display_reg[2][4]/Q
                         net (fo=1, routed)           0.087     0.228    nolabel_line23/display_reg_n_0_[2][4]
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.045     0.273 r  nolabel_line23/seg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.273    nolabel_line23/p_0_in[4]
    SLICE_X2Y2           FDRE                                         r  nolabel_line23/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line23/display_reg[3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line23/seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  nolabel_line23/display_reg[3][0]/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line23/display_reg[3][0]/Q
                         net (fo=1, routed)           0.082     0.246    nolabel_line23/display_reg_n_0_[3][0]
    SLICE_X3Y0           LUT6 (Prop_lut6_I2_O)        0.045     0.291 r  nolabel_line23/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.291    nolabel_line23/p_0_in[0]
    SLICE_X3Y0           FDRE                                         r  nolabel_line23/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line23/display_reg[2][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line23/seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE                         0.000     0.000 r  nolabel_line23/display_reg[2][1]/C
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line23/display_reg[2][1]/Q
                         net (fo=1, routed)           0.082     0.246    nolabel_line23/display_reg_n_0_[2][1]
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.045     0.291 r  nolabel_line23/seg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.291    nolabel_line23/p_0_in[1]
    SLICE_X3Y1           FDRE                                         r  nolabel_line23/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sec_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  sec_reg[0]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sec_reg[0]/Q
                         net (fo=6, routed)           0.082     0.246    sec_reg_n_0_[0]
    SLICE_X3Y17          LUT6 (Prop_lut6_I2_O)        0.045     0.291 r  sec[5]_i_3/O
                         net (fo=1, routed)           0.000     0.291    p_0_in__0[5]
    SLICE_X3Y17          FDRE                                         r  sec_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line23/display_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line23/seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  nolabel_line23/display_reg[1][3]/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line23/display_reg[1][3]/Q
                         net (fo=1, routed)           0.107     0.248    nolabel_line23/display_reg_n_0_[1][3]
    SLICE_X1Y1           LUT6 (Prop_lut6_I0_O)        0.045     0.293 r  nolabel_line23/seg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.293    nolabel_line23/p_0_in[3]
    SLICE_X1Y1           FDRE                                         r  nolabel_line23/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line23/display_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line23/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.720%)  route 0.111ns (37.280%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE                         0.000     0.000 r  nolabel_line23/display_reg[0][6]/C
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line23/display_reg[0][6]/Q
                         net (fo=1, routed)           0.111     0.252    nolabel_line23/display_reg_n_0_[0][6]
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.045     0.297 r  nolabel_line23/seg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.297    nolabel_line23/p_0_in[6]
    SLICE_X3Y1           FDRE                                         r  nolabel_line23/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line23/display_reg[2][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line23/seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.209ns (68.486%)  route 0.096ns (31.514%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE                         0.000     0.000 r  nolabel_line23/display_reg[2][2]/C
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line23/display_reg[2][2]/Q
                         net (fo=1, routed)           0.096     0.260    nolabel_line23/display_reg_n_0_[2][2]
    SLICE_X1Y1           LUT6 (Prop_lut6_I5_O)        0.045     0.305 r  nolabel_line23/seg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.305    nolabel_line23/p_0_in[2]
    SLICE_X1Y1           FDRE                                         r  nolabel_line23/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sec_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  sec_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sec_reg[1]/Q
                         net (fo=5, routed)           0.105     0.269    sec_reg_n_0_[1]
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.045     0.314 r  sec[3]_i_1/O
                         net (fo=1, routed)           0.000     0.314    p_0_in__0[3]
    SLICE_X3Y17          FDRE                                         r  sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sec_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.213ns (66.916%)  route 0.105ns (33.084%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  sec_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sec_reg[1]/Q
                         net (fo=5, routed)           0.105     0.269    sec_reg_n_0_[1]
    SLICE_X3Y17          LUT5 (Prop_lut5_I2_O)        0.049     0.318 r  sec[4]_i_1/O
                         net (fo=1, routed)           0.000     0.318    p_0_in__0[4]
    SLICE_X3Y17          FDRE                                         r  sec_reg[4]/D
  -------------------------------------------------------------------    -------------------





