
                          IC Compiler (TM)
                         IC Compiler-PC (TM)
                         IC Compiler-XP (TM)
                         IC Compiler-DP (TM)

         Version F-2011.09-ICC-SP4 for amd64 -- Feb 29, 2012

Zroute is the default router for ICC, ICC-PC and ICC-DP in IC Compiler.
         Classic router will continue to be fully supported.

               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##########################################################################################
# Version: D-2010.03-SP2 (July 6, 2010)
# Copyright (C) 2007-2010 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo icc_setup.tcl
##########################################################################################
# Variables for ICC-RM, ICC DP-RM, and ICC Hierarchical-RM
# Script: icc_setup.tcl
# Version: D-2010.03-SP2 (July 6, 2010)
# Copyright (C) 2007-2010 Synopsys, Inc. All rights reserved.
##########################################################################################
# sourcing the common variables
source -echo -verbose make_generated_vars.tcl
set DESIGN_NAME                 "gcdGCDUnit_rtl";
gcdGCDUnit_rtl
set STRIP_PATH                  "gcdTestHarness_rtl/gcd";
gcdTestHarness_rtl/gcd
set ADDITIONAL_SEARCH_PATH      "/home/ff/cs250/stdcells/synopsys-90nm/default/db /home/ff/cs250/stdcells/synopsys-90nm/default/mw ../../dc-syn/current-dc/results";
/home/ff/cs250/stdcells/synopsys-90nm/default/db /home/ff/cs250/stdcells/synopsys-90nm/default/mw ../../dc-syn/current-dc/results
set TARGET_LIBRARY_FILES        "cells.db cells_cg.db";
cells.db cells_cg.db
set MW_REFERENCE_LIB_DIRS       "/home/ff/cs250/stdcells/synopsys-90nm/default/mw/cells.mw";
/home/ff/cs250/stdcells/synopsys-90nm/default/mw/cells.mw
set TECH_FILE                   "/home/ff/cs250/stdcells/synopsys-90nm/default/techfile/techfile.tf";
/home/ff/cs250/stdcells/synopsys-90nm/default/techfile/techfile.tf
set MAP_FILE                    "/home/ff/cs250/stdcells/synopsys-90nm/default/techfile/tech2itf.map";
/home/ff/cs250/stdcells/synopsys-90nm/default/techfile/tech2itf.map
set TLUPLUS_MAX_FILE            "/home/ff/cs250/stdcells/synopsys-90nm/default/tluplus/max.tluplus";
/home/ff/cs250/stdcells/synopsys-90nm/default/tluplus/max.tluplus
set TLUPLUS_MIN_FILE            "/home/ff/cs250/stdcells/synopsys-90nm/default/tluplus/min.tluplus";
/home/ff/cs250/stdcells/synopsys-90nm/default/tluplus/min.tluplus
set REPORTS_DIR                 "reports";
reports
set RESULTS_DIR                 "results";
results
set FILLER_CELL                 "SHFILL128 SHFILL64 SHFILL3 SHFILL2 SHFILL1";
SHFILL128 SHFILL64 SHFILL3 SHFILL2 SHFILL1
set REPORTING_EFFORT            "OFF";
OFF
set PNR_EFFORT                  "low";
low
set ICC_FLOORPLAN_CEL            "flat_dp";
flat_dp
source -echo common_setup.tcl
##########################################################################################
# Variables common to all RM scripts
# Script: common_setup.tcl
# Version: D-2010.03-SP2 (July 6, 2010)
# Copyright (C) 2007-2010 Synopsys All rights reserved.
##########################################################################################
#YUNSUP: this is set by make_generated_vars.tcl
#set DESIGN_NAME                   ""  ;#  The name of the top-level design
set DESIGN_REF_DATA_PATH          ""  ;#  Absolute path prefix variable for library/design data.
#  Use this variable to prefix the common absolute path to
#  the common variables defined below.
#  Absolute paths are mandatory for hierarchical RM flow.
##########################################################################################
# Hierarchical Flow Design Variables
##########################################################################################
set HIERARCHICAL_DESIGNS           "" ;# List of hierarchical block design names "DesignA DesignB" ...
set HIERARCHICAL_CELLS             "" ;# List of hierarchical block cell instance names "u_DesignA u_DesignB" ...
##########################################################################################
# Library Setup Variables
##########################################################################################
# For the following variables, use a blank space to separate multiple entries
# Example: set TARGET_LIBRARY_FILES "lib1.db lib2.db lib3.db"
#YUNSUP: this is set by make_generated_vars.tcl
#set ADDITIONAL_SEARCH_PATH        ""  ;#  Additional search path to be added to the default search path
#YUNSUP: this is set by make_generated_vars.tcl
#set TARGET_LIBRARY_FILES          ""  ;#  Target technology logical libraries
set ADDITIONAL_LINK_LIB_FILES     ""  ;#  Extra link logical libraries not included in TARGET_LIBRARY_FILES
set MIN_LIBRARY_FILES             ""  ;#  List of max min library pairs "max1 min1 max2 min2 max3 min3"...
#YUNSUP: this is set by make_generated_vars.tcl
#set MW_REFERENCE_LIB_DIRS         ""  ;#  Milkyway reference libraries (include IC Compiler ILMs here)
set MW_REFERENCE_CONTROL_FILE     ""  ;#  Reference Control file to define the MW ref libs
#YUNSUP: this is set by make_generated_vars.tcl
#set TECH_FILE                     ""  ;#  Milkyway technology file
#set MAP_FILE                      ""  ;#  Mapping file for TLUplus
#set TLUPLUS_MAX_FILE              ""  ;#  Max TLUplus file
#set TLUPLUS_MIN_FILE              ""  ;#  Min TLUplus file
set MW_POWER_NET                "VDD" ;#
set MW_POWER_PORT               "VDD" ;#
set MW_GROUND_NET               "VSS" ;#
set MW_GROUND_PORT              "VSS" ;#
set MIN_ROUTING_LAYER            ""   ;# Min routing layer
set MAX_ROUTING_LAYER            ""   ;# Max routing layer
set LIBRARY_DONT_USE_FILE        ""   ;# Tcl file with library modifications for dont_use
##########################################################################################
# Multi-Voltage Common Variables
#
# Define the following MV common variables for the RM scripts for multi-voltage flows.
# Use as few or as many of the following definitions as needed by your design.
##########################################################################################
set PD1                          ""           ;# Name of power domain/voltage area  1
set PD1_CELLS                    ""           ;# Instances to include in power domain/voltage area 1
set VA1_COORDINATES              {}           ;# Coordinates for voltage area 1
set MW_POWER_NET1                "VDD1"       ;# Power net for voltage area 1
set MW_POWER_PORT1               "VDD"        ;# Power port for voltage area 1
set PD2                          ""           ;# Name of power domain/voltage area  2
set PD2_CELLS                    ""           ;# Instances to include in power domain/voltage area 2
set VA2_COORDINATES              {}           ;# Coordinates for voltage area 2
set MW_POWER_NET2                "VDD2"       ;# Power net for voltage area 2
set MW_POWER_PORT2               "VDD"        ;# Power port for voltage area 2
set PD3                          ""           ;# Name of power domain/voltage area  3
set PD3_CELLS                    ""           ;# Instances to include in power domain/voltage area 3
set VA3_COORDINATES              {}           ;# Coordinates for voltage area 3
set MW_POWER_NET3                "VDD3"       ;# Power net for voltage area 3
set MW_POWER_PORT3               "VDD"        ;# Power port for voltage area 3
set PD4                          ""           ;# Name of power domain/voltage area  4
set PD4_CELLS                    ""           ;# Instances to include in power domain/voltage area 4
set VA4_COORDINATES              {}           ;# Coordinates for voltage area 4
set MW_POWER_NET4                "VDD4"       ;# Power net for voltage area 4
set MW_POWER_PORT4               "VDD"        ;# Power port for voltage area 4
###############################
## General ICC variables
###############################
set ICC_INPUT_CEL                 "${DESIGN_NAME}_DCT" ;# CEL created in DCT
set PNET_METAL_LIST               ""           ;# List of metals in the design to be used for (partial) pnet options
set PNET_METAL_LIST_COMPLETE	  ""	       ;# List of metals in the design to be used for (complete) pnet options
set ICC_IN_DONT_USE_FILE          "$LIBRARY_DONT_USE_FILE" ;# file of master don't use commands
set ICC_FIX_HOLD_PREFER_CELLS     ""           ;# Syntax: library/cell_name - Example: slow/DLY1X1 slow/DLY1X4
set ICC_MAX_AREA                  ""           ;# max_area value used during area optimization
set AREA_CRITICAL_RANGE_PRE_CTS   ""           ;# area critical range use during area opto during place_opt
set AREA_CRITICAL_RANGE_POST_CTS  ""           ;# area critical range use during area opto during post CTS opt
set AREA_CRITICAL_RANGE_POST_RT   ""           ;# area critical range use during area opto during route_opt
set POWER_CRITICAL_RANGE_PRE_CTS  ""           ;# power critical range use during area opto during place_opt
set POWER_CRITICAL_RANGE_POST_CTS ""           ;# power critical range use during area opto during post CTS opt
set POWER_CRITICAL_RANGE_POST_RT  ""           ;# power critical range use during area opto during route_opt
set ICC_NUM_CPUS                  1            ;# number of cpus for distributed processing;
;# specify a number greater than 1 to enable it for classic router based route_opt and insert_redundant_via commands
set ICC_NUM_CORES                 1            ;# number of cores on the local host for multicore support;
;# specify a number greater than 1 to enable it for the core commands
# YUNSUP: changed for fast p&r
set ICC_REPORTING_EFFORT          ${REPORTING_EFFORT}        ;# OFF|MED|LOW when set to OFF,no reporting is done; when set to LOW, report_timing/report_qor are skipped in clock_opt_cts
# YUNSUP: changed for fast p&r
set ICC_SANITY_CHECK              FALSE         ;# TRUE|FALSE, set TRUE to perform check_physical_design
set ICC_ENABLE_CHECKPOINT	  FALSE	       ;# TRUE|FALSE, set TRUE to perform checkpoint strategy for optimization commands
;# Please ensure there's enough disk space before enabling this feature. Refer to set_checkpoint_strategy man page for details.
set ICC_TIE_CELL_FLOW             FALSE        ;# TRUE|FALSE, set TRUE if you want TIE-CELLS to be used during opto instead of TIE-nets
set ICC_LOW_POWER_PLACEMENT	  FALSE	       ;# TRUE|FALSE, when set to TRUE, set_power_options -low_power_placement will be set to true
set LEAKAGE_POWER                 FALSE	       ;# TRUE|FALSE; set to TRUE to enable leakage optimization flow
set DYNAMIC_POWER                 FALSE	       ;# TRUE|FALSE; set to TRUE to enable dynamic power optimization flow
set DFT                           FALSE	       ;# TRUE|FALSE; set to TRUE to enable scan reordering flow
# YUNSUP: changed for fast p&r
set ICC_DBL_VIA                   FALSE        ;# TRUE|FALSE; set to TRUE to enable detail route wire spreading
set ICC_FIX_ANTENNA               FALSE        ;# TRUE|FALSE: set to TRUE to enable antenna fixing
set ADD_FILLER_CELL               TRUE         ;# TRUE|FALSE; set to TRUE to enable std cells filler insertion
# YUNSUP: changed for fast p&r
set ICC_REDUCE_CRITICAL_AREA      FALSE        ;# TRUE|FALSE; set to TRUE to enable detail route wire spreading
set ICC_CREATE_MODEL              FALSE        ;# TRUE|FALSE; used for ILM/FRAM creation for the blocks in HRM
# YUNSUP: read from ddc
set ICC_INIT_DESIGN_INPUT         "DDC"         ;# VERILOG|DDC|MW; specify starting point
# YUNSUP: make our own floorplan
set ICC_FLOORPLAN_INPUT           "CREATE"        ;# DEF|FP_FILE|CREATE|USER_FILE|SKIP
set ADD_METAL_FILL                "ICC"        ;# NONE|ICC|HERCULES|ICV; will start metal fill
;# ICC : will start timing driven metal fill using ICC's command
;# HERCULES : will start signoff metal fill using Hercules
;# ICV : will start signoff metal fill using ICV
# YUNSUP: changed for fast p&r
set PLACE_OPT_EFFORT 		 ${PNR_EFFORT}      ;# low|medium|high; choose effort level for place_opt command
# YUNSUP: changed for fast p&r
set ROUTE_OPT_EFFORT 		 ${PNR_EFFORT}      ;# low|medium|high; choose effort level for route_opt command
set PLACE_OPT_CONGESTION         TRUE          ;# TRUE|FALSE; set TRUE to enable congestion removal during place_opt
###############################
## Cellname variables
###############################
#YUNSUP: this is set by make_generated_vars.tcl
#set ICC_FLOORPLAN_CEL            "init_design_icc"
set ICC_PLACE_OPT_CEL            "place_opt_icc"
set ICC_CLOCK_OPT_CTS_CEL        "clock_opt_cts_icc"
set ICC_CLOCK_OPT_PSYN_CEL       "clock_opt_psyn_icc"
set ICC_CLOCK_OPT_ROUTE_CEL      "clock_opt_route_icc"
set ICC_ROUTE_CEL                "route_icc"
set ICC_ROUTE_OPT_CEL            "route_opt_icc"
set ICC_CHIP_FINISH_CEL          "chip_finish_icc"
set ICC_SIGNOFF_CEL              "signoff_icc"
set ICC_SIGNOFF_OPT_CEL          "signoff_opt_icc"
set ICC_METAL_FILL_CEL           "metal_fill_icc"
set ICC_ECO_STARTING_CEL	 $ICC_METAL_FILL_CEL         ;# CEL to run ECO on (contains original pre-tape-out database)
set ICC_ECO_CEL             	 "eco_icc"                   ;# CEL after running the ECO (contains new eco netlist)
set ICC_FOCAL_OPT_STARTING_CEL	 $ICC_CHIP_FINISH_CEL        ;# CEL to run focal_opt on
set ICC_FOCAL_OPT_CEL       	 "focal_opt_icc"             ;# CEL after running focal_opt
set ICC_DP_CREATE_PLANGROUPS_CEL "create_plangroups_dp"
set ICC_DP_ROUTEABILITY_ON_PLANGROUPS_CEL "routeability_on_plangroups_dp"
set ICC_DP_PIN_ASSIGNMENT_BUDGETING_CEL	 "pin_assignment_budgeting_dp"
set ICC_DP_COMMIT_CEL		 "commit_dp"
###############################
## Timing variables
###############################
set ICC_APPLY_RM_DERATING               TRUE 	;# TRUE|FALSE; when set to FALSE, the derating is assumed to be in the SDC
set ICC_LATE_DERATING_FACTOR	        1.01 	;# Late derating factor, used for both data and clock
set ICC_EARLY_DERATING_FACTOR	        0.99 	;# Early derating factor, used for both data and clock
set ICC_APPLY_RM_UNCERTAINTY_PRECTS     FALSE	;# TRUE|FALSE; when set to TRUE, user uncertainty will be replaced by $ICC_UNCERTAINTY_PRECTS
set ICC_APPLY_RM_UNCERTAINTY_POSTCTS    FALSE	;# TRUE|FALSE; when set to TRUE, user uncertainty will be replaced by $ICC_UNCERTAINTY_POSTCTS
set ICC_UNCERTAINTY_PRECTS_FILE         ""   	;# pre-cts uncertainty file used during place_opt
set ICC_UNCERTAINTY_POSTCTS_FILE        ""   	;# post-cts uncertainty file used during post cts opto and route_opt
set ICC_MAX_TRANSITION                  ""   	;# max_transition value set on the design
set ICC_CRITICAL_RANGE                  ""   	;# critical_range set on the design ; default = 50% of each clock period
set ICC_MAX_FANOUT                      ""   	;# max_fanout value set on the design
set ICC_FULL_ARNOLDI                    FALSE	;# TRUE|FALSE; when set to TRUE, will enable full arnoldi, i.e. no net filtering
###############################
## Floorplan Input variables          		
###############################
set ICC_IN_DEF_FILE		  	""	;# Complete floorplan file in DEF format
set ICC_IN_FLOORPLAN_FILE	  	""	;# Complete floorplan file generated by write_floorplan
set ICC_IN_FLOORPLAN_USER_FILE	  	""	;# Complete floorplan file generated by user ;this file will simply be sourced
set ICC_IN_TDF_FILE 		  	""	;# TDF file which contains pad or pin information
set ICC_IN_PHYSICAL_ONLY_CELLS_CREATION_FILE "" ;# a file to include physical only cell creation commands to be sourced
;# e.g. create_cell {vdd1left vdd1right vdd1top vdd1bottom} pvdi
set ICC_IN_PHYSICAL_ONLY_CELLS_CONNECTION_FILE "" ;# a file to include physical only cell connection commands to be sourced
;# e.g. derive_pg_connection -power_net $MW_POWER_NET -power_pin $MW_POWER_PORT -ground_net $MW_GROUND_NET -ground_pin $MW_GROUND_PORT -cells {vdd1left vdd1right vdd1top vdd1bottom}
set ICC_PHYSICAL_CONSTRAINTS_FILE 	""	;# Can you used to add extra floorplan info  -sourced after floorplan creation
set CUSTOM_CONNECT_PG_NETS_SCRIPT 	""      ;# If not defined as "", source this file
###############################
## MV Input variables
###############################
set AO_INSTANCES                        {}     	;# list of instances that require AO synthesis (e.g. {TOP/INST2, TOP/INST3}
set ICC_DP_AUTO_CREATE_VA               FALSE  	;# TRUE|FALSE; if TRUE, automatically creates voltage area based on user specified utilization
set CUSTOM_POWER_SWITCH_SCRIPT          ""     	;# script to define the headers_footers and connect the sleep pin
set CUSTOM_CREATE_VA_SCRIPT             ""     	;# script to define the voltage area creation commands for your design
set CUSTOM_SECONDARY_POWER_ROUTE_SCRIPT ""     	;# script to define the pre_route_standard_cells command for the AO/RR cells.
set RR_CELLS                            ""     	;# e.g. "RSD" if each Retention Register contains RSD in its name
set CUSTOM_LOAD_ASCII_UPF_SCRIPT_LIST   ""     	;# for upf flow with ascii inputs, provide a list of scripts for each power domain and top
set ICC_UPF_PM_CELL_EXISTING		FALSE	;# TRUE|FALSE; specify if design contains pre-existing power_management cells
set ICC_UPF_PM_CELL_INSERTION		FALSE	;# TRUE|FALSE; if TRUE, runs insert_mv_cells
###############################
## MCMM Input variables
###############################
set ICC_MCMM_SCENARIOS_FILE             ""     	;# file containing all scenario definitions - example in rm_icc_scripts/mcmm.scenarios.example
set ICC_MCMM_PLACE_OPT_SCENARIOS        ""     	;# list of scenarios to be made active during place_opt; optional; by default all scenarios will be made active
set ICC_MCMM_CLOCK_OPT_PSYN_SCENARIOS   ""     	;# list of scenarios to be made active during post CTS opto (pre-route); optional; by default all scenarios will be made active
set ICC_MCMM_CLOCK_OPT_ROUTE_SCENARIOS  ""     	;# list of scenarios to be made active during clock routing; optional; by default all scenarios will be made active
set ICC_MCMM_ROUTE_SCENARIOS            ""     	;# list of scenarios to be made active during signal routing; optional; by default all scenarios will be made active
set ICC_MCMM_ROUTE_OPT_SCENARIOS        ""     	;# list of scenarios to be made active during route_opt; optional; by default all scenarios will be made active
set ICC_MCMM_CHIP_FINISH_SCENARIOS      ""     	;# list of scenarios to be made active during route_opt post chipfinish; optional; by default all scenarios will be made active
set ICC_MCMM_METAL_FILL_SCENARIOS       ""     	;# list of scenarios to be made active during metal filling; optional; by default all scenarios will be made active
set ICC_MCMM_PLACE_OPT_HIGH_CAP         FALSE  	;# TRUE|FALSE : if TRUE, enables High Capacity MCMM mode for place_opt (Adaptive MCMM)
set ICC_MCMM_CLOCK_OPT_HIGH_CAP         FALSE  	;# TRUE|FALSE : if TRUE, enables High Capacity MCMM mode for post cts opto ( pre-route) (Adaptive MCMM)
###############################
## ECO FLOW VARIABLES
###############################
set ICC_ECO_FLOW                        "NONE" 	;# NONE|UNCONSTRAINED|FREEZE_SILICON
;# UNCONSTRAINED : NO spare cell insertion ; cells can be added (pre tapeout)
;# FREEZE_SILICON : spare cell insertion/freeze silicon ECO
set ICC_SPARE_CELL_FILE                 ""     	;# TCL script to insert the spare cells, e.g. :
;# insert_spare_cells -lib_cell {INV8 DFF1} -cell_name spares -num_instances 300
set ICC_ECO_NETLIST                     ""     	;# new verilog netlist containing the ECO changes
###############################
## GATE MERGE/SPLIT
###############################
set ICC_CTS_CLOCK_GATE_MERGE           FALSE                         ;# set to TRUE to enable clock gate merging for power reduction
set ICC_CTS_CLOCK_GATE_SPLIT           FALSE                         ;# set to TRUE to enable clock gate splitting for reducing enable pin violations
###############################
## EMULATION TLU+ FILES
###############################
set TLUPLUS_MAX_EMULATION_FILE         ""  ;#  Max TLUplus file
set TLUPLUS_MIN_EMULATION_FILE         ""  ;#  Min TLUplus file
###############################
## PNG creation
###############################
set ICC_CREATE_GR_PNG                  FALSE  ;# set to TRUE to create the Global route congestion map PNG after initial route
###############################
## SIGNOFF_OPT Input variables
###############################
set PT_DIR ""                          ;# path to PT bin directory
set PT_SDC_FILE ""                     ;# optional file in case PT has different SDC that what is available in the ICC database
set STARRC_DIR ""                      ;# path to StarRC bin directory
set STARRC_MAX_NXTGRD ""               ;# MAX NXTGRD file
set STARRC_MIN_NXTGRD ""               ;# MIN NXTGRD file
set STARRC_MAP_FILE "$MAP_FILE"        ;# NXTGRD mapping file, defaults to TLUPlus mapping file, but could be different
set ICC_SIGNOFF_OPT_CHECK_CORRELATION_PREROUTE_SCRIPT "" ;# a file to be sourced to run check_signoff_correlation at end of place_opt_icc step;
;# example - rm_icc_scripts/signoff_opt_check_correlation_preroute_icc.example.tcl
set ICC_SIGNOFF_OPT_CHECK_CORRELATION_POSTROUTE_SCRIPT "" ;# a file to be sourced to run at check_signoff_correlation end of route_opt_icc step;
;# example - rm_icc_scripts/signoff_opt_check_correlation_postroute_icc.example.tcl
###############################
## SIGNOFF Physical variables
###############################
## Hercules - ensure env variable HERCULES_HOME_DIR is set and that hercules is included in path in shell ICC executed from
## ICV Metal Fill - ensure env variable PRIMEYIELD_HOME_DIR is set and that icv is included in path in shell ICC executed from
## ICV DRC - ensure env variable ICV_HOME_DIR is set and that icv is included in path in shell ICC executed from
set SIGNOFF_FILL_RUNSET ""             ;# ICV|Hercules runset for signoff_metal_fill
set SIGNOFF_DRC_RUNSET  ""             ;# ICV|Hercules runset for signoff_drc
set SIGNOFF_MAPFILE     ""             ;# Mapping file for ICV|Hercules signoff_metal_fill|signoff_drc
set SIGNOFF_DRC_ENGINE	"HERCULES"     ;# ICV|HERCULES
set SIGNOFF_METAL_FILL_TIMING_DRIVEN FALSE  ;# TRUE|FALSE : set this to TRUE to enable timing driven for ICV metal fill 	
set TIMING_PRESERVE_SLACK_SETUP	"0.1"  ;# float : setup slack threshold for wire_spreading/widening/timing driven ICV metal fill; default 0.1
set TIMING_PRESERVE_SLACK_HOLD "0"     ;# float : hold slack threshold for wire_spreading/widening; default 0
###############################
## Clock Tree variables
###############################
set ICC_CTS_RULE_NAME		"iccrm_clock_double_spacing" ;# specify clock routing rule
;# default will be 2x NDR applied to all layers
set ICC_CTS_LAYER_LIST		""		;# clock tree layers, usually M3 and above
;# e.g. set ICC_CTS_LAYER_LIST "M3 M4 M5"
set ICC_CTS_REF_LIST		""		;# cells ;# used for CTS
;#   space deliminated list: cell1 cell2
set ICC_CTS_REF_DEL_INS_ONLY	""		;# cells for CTS delay insertion :
;#   space deliminated list: cell1 cell2
set ICC_CTS_REF_SIZING_ONLY	""		;# cells for CTS that are for sizing only
set ICC_CTS_INTERCLOCK_BALANCING	FALSE	;# set this to TRUE to perform ICDB
set ICC_CTS_INTERCLOCK_BALANCING_OPTIONS_FILE	""	;# set here the interclock_delay options
set ICC_CTS_UPDATE_LATENCY	FALSE		;# set this to TRUE to perform clock latency update post CTS
set ICC_CTS_LATENCY_OPTIONS_FILE	""	;# define here the latency adjustment options options
set ICC_POST_CLOCK_ROUTE_CTO	FALSE  	       	;# set to TRUE if you want to run Post route CTO after clock routing
###############################
## Chipfinishing variables
###############################
set ICC_METAL_FILL_SPACE           2                   ;# space amount used during ICC's insert_metal_fill command
set ICC_METAL_FILL_TIMING_DRIVEN  TRUE                 ;# enables timing driven metal fill for ICC's insert_metal_fill
## end cap cels
set ICC_H_CAP_CEL                  ""           ;# defines the horizontal CAP CELL libcell
set ICC_V_CAP_CEL                  ""           ;# defines the vertical CAP CELL libcell (for the Well Proximity Effect)
## antenna fixing
set ANTENNA_RULES_FILE           ""             ;# defines the antenna rules
set ICC_USE_DIODES               FALSE          ;# TRUE|FALSE : control variable to allow diodes to be inserted both by the
;# insert_port_protection_diodes command as well as the router
set ICC_ROUTING_DIODES           ""             ;# space separated list of diode names
set ICC_PORT_PROTECTION_DIODE    ""             ;# diode name for insert_port_protection_diodes
;# Format = library_name/diode_name
## filler cell insertion
set FILLER_CELL_METAL            ""             ;# space separated list of filler cells
set FILLER_CELL                  ""             ;# ADD_FILLER_CELL - space separated
## double via insertion
set ICC_DBL_VIA_FLOW_EFFORT      LOW            ;# LOW|MED|HIGH  - MED enables concurrent soft-rule dbl via insertion
;# HIGH runs another dbl via, timing driven, after chipfinishing
set ICC_CUSTOM_DBL_VIA_DEFINE_SCRIPT ""         ;# script to define the dbl via definitions
## focal opt
set ICC_FOCAL_OPT_HOLD_VIOLS     ""             ;# filename containing the hold violations
set ICC_FOCAL_OPT_SETUP_VIOLS    ""             ;# filename containing the setup violations
set ICC_FOCAL_OPT_DRC_NET_VIOLS  ""             ;# filename containing the DRC net violations
set ICC_FOCAL_OPT_DRC_PIN_VIOLS  ""             ;# filename containing the DRC pin violations
set ICC_FOCAL_OPT_XTALK_VIOLS    ""             ;# filename containing the crosstalk violations
######################################################################################################################
#####################   ICC DESIGN PLANNING SPECIFIC (variables for ICC DP-RM and ICC Hierarchical-RM)  ##############
######################################################################################################################
#######################################################################
## Common variables (applied to both ICC DP RM and ICC Hierarchical RM)
#######################################################################
set ICC_DP_VERBOSE_REPORTING		FALSE		;# TRUE|FALSE; generate additional reports before placement
set ICC_DP_SET_HFNS_AS_IDEAL_THRESHOLD	""		;# integer; specify a threshold to set nets with fanout larger than it as ideal nets
set ICC_DP_SET_MIXED_AS_IDEAL		TRUE		;# TRUE|FALSE; set mixed clock/signal paths as ideal nets
set ICC_DP_FIX_MACRO_LIST		""		;# ""|skip|"a_list_of_macros"; unfix all macos OR skip fix OR fix specified macros before placement
set CUSTOM_ICC_DP_PLACE_CONSTRAINT_SCRIPT ""            ;# Put your set_keepout_margin and fp_set_macro_placement_constraint in this file
set ICC_DP_PLACEMENT_VA_NET_WEIGHT 	1		;# valid values are from 0 to 9; applied for MV designs and used by set_fp_placement_strategy -voltage_area_interface_net_weight
set CUSTOM_ICC_DP_PREROUTE_STD_CELL_SCRIPT ""		;# File to perform customized preroute_standard_cell commands
set ICC_DP_USE_ZROUTE                   TRUE            ;# TRUE|FALSE; use zroute for ICC DP RM and pin assignment of ICC Hierarchical RM
## PNS and PNA control variables
set CUSTOM_ICC_DP_PNS_CONSTRAINT_SCRIPT ""              ;# File to add PNS constraints which is loaded before running PNS
set PNS_POWER_NETS         		"${MW_POWER_NET} ${MW_GROUND_NET}" ;# Target nets for PNS; syntax is "your_power_net your_ground_net"
set PNS_POWER_BUDGET       		1000          	;# Unit in milliWatts; default is 1000
set PNS_VOLTAGE_SUPPLY     		1.5           	;# Unit in Volts; default is 1.5
#YUNSUP: add virtual rail layer
set PNS_VIRTUAL_RAIL_LAYER 		"M1"              ;# Specify the metal layer you want to use as virtual rail
set PNS_OUTPUT_DIR         		"./pna_output"  ;# Output directory for PNS and PNA output files
###################################################
## ICC Hierarchical RM specific variables
###################################################
set ICC_SKIP_IN_BLOCK_IMPLEMENTATION    FALSE           ;# TRUE|FALSE; set TRUE to disable "Creating the physical MV objects" and "MTCMOS CELL INSTANTIATION"
;# sections in init_design_icc.tcl if you have already done so on full chip level
set MW_ILM_LIBS                         ""              ;# add ILMs for block level FRAMs not used by DCT
set BUDGETING_SDC_OUTPUT_DIR            "./sdc"         ;# budgeting SDC output directory; default is "./sdc"
set ICC_DP_PLAN_GROUPS		"$HIERARCHICAL_CELLS"	;# full module names from which plan groups will be created
;#   space deliminated list: "top/A top/B top/C"
;# default to $HIERARCHICAL_CELLS from common_setup.tcl if using DCT
set ICC_DP_PLANGROUP_FILE               ""              ;# floorplan file containing plan group creation and location which should be the output of write_floorplan
set ICC_DP_CTP				FALSE		;# TRUE|FALSE; set TRUE to enable clock tree planning; please uncomment the section in hierarchical_dp.tcl first
set ICC_DP_CTP_ANCHOR_CEL               ""              ;# anchor cell for clock tree planning (anchor cell is required if you uncomment clock tree planning in scripts);
;#   cell master of one mid-sized buffer
set ICC_DP_ALLOW_FEEDTHROUGH	        FALSE		;# TRUE|FALSE; allow feedthrough creation during pin assignment
set CUSTOM_ICC_DP_PNS_SCRIPT 		""              ;# customized PNS script; replacing PNS section in scripts
set CUSTOM_ICC_DP_PNA_SCRIPT 		""              ;# customized PNA script; replacing PNA section in scripts
## DFT-aware hierarchical design planning variables
set ICC_DP_DFT_FLOW			FALSE		;# TRUE|FALSE; enable DFT-aware hierarchical design planning flow; requires ICC_IN_FULL_CHIP_SCANDEF_FILE
set ICC_IN_FULL_CHIP_SCANDEF_FILE "$DESIGN_NAME.mapped.expanded.scandef"		
;# ASCII full-chip SCANDEF file for DFT-aware hierarchical design planning flow (ICC_DP_DFT_FLOW)
;# it is used for hierarchical design planning phase; not needed for block level implementations
###################################################
## ICC DP RM (Flat) specific variables
###################################################
## explore mode: flow control variables
#YUNSUP: don't explore floorplans
set ICC_DP_EXPLORE_MODE			FALSE	;# TRUE|FALSE; turn on exploration mode
set ICC_DP_EXPLORE_STYLE		default		;# valid options are: default | placement_only | no_pns_pna | no_ipo
;# default: place -> pns/pna -> ipo -> final groute,snapshot,QOR,timing,and outputs
;# placement_only: skips pns/pna and ipo from default | no_pns_pna: skips pna/pns from default
;# | no_ipo: skips ipo from default
set ICC_DP_EXPLORE_SAVE_CEL_EACH_STEP 	FALSE		;# TRUE|FALSE; save 3 additional CEL after placement, ipo, and pns in explore mode (requires more disk space)
set ICC_DP_EXPLORE_REPORTING_EACH_STEP	FALSE		;# TRUE|FALSE; generate QoR snapshot and timing report after each step (longer run time)
set ICC_DP_EXPLORE_USE_GLOBAL_ROUTE 	FALSE		;# TRUE|FALSE; use route_global OR route_fp_proto (default); if ICC_DP_USE_ZROUTE is true, route_zrt_global will be used
set ICC_DP_EXPLORE_SAVE_CEL_AFTER_GROUTE TRUE		;# TRUE|FALSE; save 2 additional CEL after global route: one after placement and one at the end
set ICC_DP_EXPLORE_CUSTOM_PG_SCRIPT	""		;# string; script to be loaded to create customized PG straps after placement in explore mode;
;# valid only if ICC_DP_EXPLORE_STYLE is placement_only or no_pns_pna
## explore mode: additional PNS control variables
set PNS_TARGET_VOLTAGE_DROP     	250	        ;# Unit in milliVolts. Tool default is 10% of PNS_POWER_BUDGET
set PNS_BLOCK_MODE         		FALSE           ;# TRUE|FALSE; specify if the design is block or top level; It turns on correspondant options in PNS and PNA
set PNS_PAD_MASTERS        		""		;# Only for top level design with power pads. Specify cell masters for power pads, e.g. "pv0i.FRAM pv0a.FRAM"
set PNS_PAD_INSTANCE_FILE  		""              ;# Only for top level design with power pads. Specify the file with a list of power pad instances
set PNS_PAD_MASTER_FILE    		""		;# Only for top level design with power pads. Specify the file with a list of power pad masters
## Please provide only one of PNS_PAD_MASTERS, OR PNS_PAD_INSTANCE_FILE, OR PNS_PAD_MASTER_FILE
##########################################################################################
#####################      NO NEED TO CHANGE IF DC-RM IS USED BEFORE          ##############
##########################################################################################
set ICC_IN_VERILOG_NETLIST_FILE "$DESIGN_NAME.mapped.v" ;#1 to n verilog input files, spaced by blanks
set ICC_IN_SDC_FILE             "$DESIGN_NAME.mapped.sdc"
set ICC_IN_DDC_FILE             "$DESIGN_NAME.mapped.ddc"
set ICC_IN_UPF_FILE             "$DESIGN_NAME.mapped.upf"
set ICC_IN_SCAN_DEF_FILE        "$DESIGN_NAME.mapped.scandef"
set MW_DESIGN_LIBRARY           "${DESIGN_NAME}_LIB"    ;# milkyway design library
##########################################################################################
#########################     USAGE OF ABOVE VARIABLES      ##############################
#########################   DO NOT CHANGE BELOW THIS LINE   ##############################
##########################################################################################
set ICC_IN_SAIF_FILE            "$DESIGN_NAME.saif"     ;# SAIF file for dynamic power opto
set ICC_SAIF_INSTANCE_NAME      $DESIGN_NAME            ;# the instance in the SAIF file containing the switching activity
set REPORTS_DIR                 "reports"               ;# Directory to write reports.
set RESULTS_DIR                 "results"               ;# Directory to write output data files
set REPORTS_DIR_INIT_DESIGN                     $REPORTS_DIR
set REPORTS_DIR_PLACE_OPT                       $REPORTS_DIR
set REPORTS_DIR_CLOCK_OPT_CTS                   $REPORTS_DIR
set REPORTS_DIR_CLOCK_OPT_PSYN                  $REPORTS_DIR
set REPORTS_DIR_CLOCK_OPT_ROUTE                 $REPORTS_DIR
set REPORTS_DIR_ROUTE                           $REPORTS_DIR
set REPORTS_DIR_ROUTE_OPT                       $REPORTS_DIR
set REPORTS_DIR_CHIP_FINISH                     $REPORTS_DIR
set REPORTS_DIR_ECO                        	$REPORTS_DIR
set REPORTS_DIR_FOCAL_OPT                       $REPORTS_DIR
set REPORTS_DIR_SIGNOFF_OPT                     $REPORTS_DIR
set REPORTS_DIR_METAL_FILL                      $REPORTS_DIR
set REPORTS_DIR_DP            			$REPORTS_DIR
set REPORTS_DIR_DP_CREATE_PLANGROUPS		$REPORTS_DIR
set REPORTS_DIR_DP_ROUTEABILITY_ON_PLANGROUPS   $REPORTS_DIR
set REPORTS_DIR_DP_PIN_ASSIGNMENT_BUDGETING     $REPORTS_DIR
set REPORTS_DIR_DP_COMMIT                       $REPORTS_DIR
set REPORTS_DIR_DP_PREPARE_BLOCK                $REPORTS_DIR
set REPORTS_DIR_FORMALITY			$REPORTS_DIR
if { ! [file exists $REPORTS_DIR_INIT_DESIGN] } { file mkdir $REPORTS_DIR_INIT_DESIGN }
if { ! [file exists $REPORTS_DIR_PLACE_OPT] } { file mkdir $REPORTS_DIR_PLACE_OPT }
if { ! [file exists $REPORTS_DIR_CLOCK_OPT_CTS] } { file mkdir $REPORTS_DIR_CLOCK_OPT_CTS }
if { ! [file exists $REPORTS_DIR_CLOCK_OPT_PSYN] } { file mkdir $REPORTS_DIR_CLOCK_OPT_PSYN }
if { ! [file exists $REPORTS_DIR_CLOCK_OPT_ROUTE] } { file mkdir $REPORTS_DIR_CLOCK_OPT_ROUTE }
if { ! [file exists $REPORTS_DIR_ROUTE] } { file mkdir $REPORTS_DIR_ROUTE }
if { ! [file exists $REPORTS_DIR_ROUTE_OPT] } { file mkdir $REPORTS_DIR_ROUTE_OPT }
if { ! [file exists $REPORTS_DIR_CHIP_FINISH] } { file mkdir $REPORTS_DIR_CHIP_FINISH }
if { ! [file exists $REPORTS_DIR_ECO] } { file mkdir $REPORTS_DIR_ECO }
if { ! [file exists $REPORTS_DIR_FOCAL_OPT] } { file mkdir $REPORTS_DIR_FOCAL_OPT }
if { ! [file exists $REPORTS_DIR_SIGNOFF_OPT] } { file mkdir $REPORTS_DIR_SIGNOFF_OPT }
if { ! [file exists $REPORTS_DIR_METAL_FILL] } { file mkdir $REPORTS_DIR_METAL_FILL }
if { ! [file exists $REPORTS_DIR_DP] } { file mkdir $REPORTS_DIR_DP }
if { ! [file exists $REPORTS_DIR_DP_CREATE_PLANGROUPS] } { file mkdir $REPORTS_DIR_DP_CREATE_PLANGROUPS }
if { ! [file exists $REPORTS_DIR_DP_ROUTEABILITY_ON_PLANGROUPS] } { file mkdir $REPORTS_DIR_DP_ROUTEABILITY_ON_PLANGROUPS }
if { ! [file exists $REPORTS_DIR_DP_PIN_ASSIGNMENT_BUDGETING] } { file mkdir $REPORTS_DIR_DP_PIN_ASSIGNMENT_BUDGETING }
if { ! [file exists $REPORTS_DIR_DP_COMMIT] } { file mkdir $REPORTS_DIR_DP_COMMIT }
if { ! [file exists $REPORTS_DIR_DP_PREPARE_BLOCK] } { file mkdir $REPORTS_DIR_DP_PREPARE_BLOCK }
if { ! [file exists $REPORTS_DIR_FORMALITY] } { file mkdir $REPORTS_DIR_FORMALITY }
## Logical libraries
set_app_var search_path	". ./rm_icc_scripts ./rm_icc_zrt_scripts ./rm_icc_dp_scripts $ADDITIONAL_SEARCH_PATH $search_path"
set_app_var target_library	"$TARGET_LIBRARY_FILES"
set_app_var link_library	"* $TARGET_LIBRARY_FILES $ADDITIONAL_LINK_LIB_FILES"
if { ! [file exists $RESULTS_DIR] } {
  file mkdir $RESULTS_DIR
}
if { ! [file exists $REPORTS_DIR] } {
  file mkdir $REPORTS_DIR
}
if {$synopsys_program_name == "icc_shell"} {

## Min max library relationships
## Not common for MCMM setup, but can be used also for MCMM
if {$MIN_LIBRARY_FILES != "" } {
  foreach {max_library min_library} $MIN_LIBRARY_FILES {
    set_min_library $max_library -min_version $min_library
  }
}

## Reference libraries
if { ![file exists [which $MW_REFERENCE_CONTROL_FILE]]} {
 if {[file exists $MW_DESIGN_LIBRARY/lib]} {
   set_mw_lib_reference $MW_DESIGN_LIBRARY -mw_reference_library "$MW_REFERENCE_LIB_DIRS $MW_ILM_LIBS"
 }
}

## PD4 is not always used
if {![info exists PD4]} {set PD4 ""}


## Avoiding too many messages
set_message_info -id PSYN-040 -limit 10 ;# Dont_touch for fixed cells
set_message_info -id PSYN-087 -limit 10 ;# Port inherits its location from pad pin
set_message_info -id LINT-8   -limit 10 ;# input port is unloaded

set_app_var check_error_list "$check_error_list LINK-5 PSYN-375"

source check_icc_rm_values.tcl

}

------------------- Internal Reference Library Settings -----------------

Library    /work/cs250-af/lab1-verilog/build/icc-par/build-icc-2012-09-10_12-58/gcdGCDUnit_rtl_LIB
  Reference    /home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr


------------------- Control File Reference Library Settings -----------

Library    /work/cs250-af/lab1-verilog/build/icc-par/build-icc-2012-09-10_12-58/gcdGCDUnit_rtl_LIB
  Reference    /home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr
-------------------------------------------------------------------------

#################################################################################
###########################################################
## clock_opt_cts_icc: Clock Tree Synthesis and Optimization
###########################################################
open_mw_lib $MW_DESIGN_LIBRARY
{gcdGCDUnit_rtl_LIB}
redirect /dev/null "remove_mw_cel -version_kept 0 ${ICC_CLOCK_OPT_CTS_CEL}"
copy_mw_cel -from $ICC_PLACE_OPT_CEL -to $ICC_CLOCK_OPT_CTS_CEL
1
open_mw_cel $ICC_CLOCK_OPT_CTS_CEL
Warning: Conflict unit found: MW tech file capacitance unit is pF; Main Library capacitance unit is fF. (IFS-007)
Warning: Conflict unit found: MW tech file resistance unit is kOhm; Main Library resistance unit is MOhm. (IFS-007)
Information: Opened "clock_opt_cts_icc.CEL;1" from "/work/cs250-af/lab1-verilog/build/icc-par/build-icc-2012-09-10_12-58/gcdGCDUnit_rtl_LIB" library. (MWUI-068)
{clock_opt_cts_icc}
## Optimization Common Session Options - set in all sessions
source -echo common_optimization_settings_icc.tcl
##########################################################################################
# Version: D-2010.03-SP2 (July 6, 2010)
# Copyright (C) 2007-2010 Synopsys, Inc. All rights reserved.
##########################################################################################
echo "\tLoading :\t\t [info script]"
	Loading :		 /work/cs250-af/lab1-verilog/build/icc-par/build-icc-2012-09-10_12-58/common_optimization_settings_icc.tcl
## Optimization Common Session Options - set in all sessions
set_host_options -max_cores $ICC_NUM_CORES
## General Optimization
# enable the recovery and removal timing checks
set_app_var enable_recovery_removal_arcs true
set_app_var timing_enable_multiple_clocks_per_reg true
set_app_var case_analysis_with_logic_constants true
set_fix_multiple_port_nets -all -buffer_constants
Loading db file '/home/ff/cs250/stdcells/synopsys-90nm/default/db/cells.db'
Loading db file '/home/ff/cs250/stdcells/synopsys-90nm/default/db/cells_cg.db'
Loading db file '/home/ff/cs250/tools/synopsys/icc/current/libraries/syn/gtech.db'
Information: linking reference library : /home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr. (PSYN-878)
Warning: The 'RSDFFNSRASRX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRASRX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRASX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRASX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFSRARX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFSRARX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSDNENX8' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSDNX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSDNX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSDNX4' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSDNX8' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSUPENCLX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSUPENCLX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSUPENCLX4' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RDFFARX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RDFFARX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RDFFNARX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RDFFNARX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFARX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFARX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNARX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNARX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RDFFSRSSRX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RDFFSRSSRX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RDFFSRX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RDFFSRX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRARX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRARX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRASRNX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRASRNX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRASRQX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RSDFFNSRASRQX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSUPX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSUPX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSUPX4' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'LSUPX8' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RDFFNSRARX1' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)
Warning: The 'RDFFNSRARX2' cell in the '/home/ff/cs250/fa10/stdcells/synopsys-90nm/vendor/SAED_EDK90nm/Digital_Standard_Cell_Library/process/astro/fram/saed90nm_fr' physical library does not 
	have corresponding logical cell description. (PSYN-025)

  Linking design 'gcdGCDUnit_rtl'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (5 designs)               clock_opt_cts_icc.CEL, etc
  saed90nm_typ (library)      /home/ff/cs250/stdcells/synopsys-90nm/default/db/cells.db
  saed90nm_typ_cg (library)   /home/ff/cs250/stdcells/synopsys-90nm/default/db/cells_cg.db

Load global CTS reference options from NID to stack
set_auto_disable_drc_nets -constant false
set timing_scgc_override_library_setup_hold false
##Evaluate whether you library and design requires timing_use_enhanced_capacitance_modeling or not. Also only needed for OCV
#set_app_var timing_use_enhanced_capacitance_modeling true ;#PT default -  libraries with capacitance ranges (also see Solvnet 021686)
if {$ICC_MAX_AREA != ""} {
     set_max_area $ICC_MAX_AREA
   }
## Set Area Critical Range
## Typical value: 10 percent of critical clock period
if {$AREA_CRITICAL_RANGE_PRE_CTS != ""} {set_app_var physopt_area_critical_range $AREA_CRITICAL_RANGE_PRE_CTS}
## Set Power Critical Range
## Typical value: 9 percent of critical clock period
if {$POWER_CRITICAL_RANGE_PRE_CTS != ""} {set_app_var physopt_power_critical_range $POWER_CRITICAL_RANGE_PRE_CTS}
## Set dont use cells
## Examples, big drivers (EM issues), very weak drivers, delay cells,
## clock cells
if {[file exists [which $ICC_IN_DONT_USE_FILE]] } {
        source -echo  $ICC_IN_DONT_USE_FILE
}
## Fixing the locations of the hard macros
if {[all_macro_cells] != "" } {
  set_dont_touch_placement [all_macro_cells]
}
## To reset power options to default to override what is stored in Milkyway database
#  set_power_options -default
if {$ICC_CTS_CLOCK_GATE_MERGE} {
 set_power_options -clock_gating true
} else {
 set_power_options -clock_gating false
}
Warning: Starting from the 2011.09 release, the command set_power_options will no longer be supported (OBS-001)
Warning: The set_power_options command is retired in the F-2011.09 release. (PWR-808)
if {$ICC_LOW_POWER_PLACEMENT} {
  set_power_options -low_power_placement true
} else {
  set_power_options -low_power_placement false
}
Warning: Starting from the 2011.09 release, the command set_power_options will no longer be supported (OBS-001)
Warning: The set_power_options command is retired in the F-2011.09 release. (PWR-808)
if {$LEAKAGE_POWER} {
## Turn on leakage
  set_power_options -leakage true
} else {
## Turn off leakage
  set_power_options -leakage false
}
Warning: Starting from the 2011.09 release, the command set_power_options will no longer be supported (OBS-001)
Warning: The set_power_options command is retired in the F-2011.09 release. (PWR-808)
if {$DYNAMIC_POWER} {
## Dynamic power opto throughout the flow
  set_power_options -dynamic true
} else {
## No dynamic power opto
  set_power_options -dynamic false
}
Warning: Starting from the 2011.09 release, the command set_power_options will no longer be supported (OBS-001)
Warning: The set_power_options command is retired in the F-2011.09 release. (PWR-808)
## End of Common Optimization Session Options
source -echo common_placement_settings_icc.tcl
##########################################################################################
# Version: D-2010.03-SP2 (July 6, 2010)
# Copyright (C) 2007-2010 Synopsys, Inc. All rights reserved.
##########################################################################################
echo "\tLoading :\t\t [info script]"
	Loading :		 /work/cs250-af/lab1-verilog/build/icc-par/build-icc-2012-09-10_12-58/common_placement_settings_icc.tcl
# Placement Common Session Options - set in all sessions
## Set Min/Max Routing Layers
if { $MAX_ROUTING_LAYER != ""} {set_ignored_layers -max_routing_layer $MAX_ROUTING_LAYER}
if { $MIN_ROUTING_LAYER != ""} {set_ignored_layers -min_routing_layer $MIN_ROUTING_LAYER}
## Set PNET Options to control cel placement around P/G straps
if {$PNET_METAL_LIST != "" || $PNET_METAL_LIST_COMPLETE != "" } {
	remove_pnet_options

	if {$PNET_METAL_LIST_COMPLETE != "" } {
		set_pnet_options -complete $PNET_METAL_LIST_COMPLETE -see_object {all_types}
	}

	if {$PNET_METAL_LIST != "" } {
		set_pnet_options -partial $PNET_METAL_LIST -see_object {all_types}
	}
	
	report_pnet_options
}
## Improved congestion analysis by using Global Route info
# echo "SCRIPT-Info : Enabling Global Gouter during placement"
# set_app_var placer_enable_enhanced_router true
## it is recommended to use the default of the tool
## in case it needs to change ( e.g. for low utlization designs), use the command below :
# set_congestion_options -max_util 0.85
## Source CTS Options
source -echo common_cts_settings_icc.tcl
##########################################################################################
# Version: D-2010.03-SP2 (July 6, 2010)
# Copyright (C) 2007-2010 Synopsys, Inc. All rights reserved.
##########################################################################################
echo "\tLoading :\t\t [info script]"
	Loading :		 /work/cs250-af/lab1-verilog/build/icc-par/build-icc-2012-09-10_12-58/common_cts_settings_icc.tcl
## CTS Common Session Options - set in place_opt and clock_opt sessions
## Clock Tree References
## Choose Balanced Buffers and Inverters for best results
## Avoid low strengths for initial CTS (bad CTS)
## Avoid high strengths for signal EM problems
## Each of the following take a space separated list of buffers/cels: ex: "buf1 inv1 inv2"
##Note references are cumulative
if {$ICC_CTS_REF_LIST != "" || $ICC_CTS_REF_SIZING_ONLY != "" || $ICC_CTS_REF_DEL_INS_ONLY != ""} {reset_clock_tree_references}
if {$ICC_CTS_REF_LIST != ""} {set_clock_tree_references -references $ICC_CTS_REF_LIST}
if {$ICC_CTS_REF_DEL_INS_ONLY != ""} {set_clock_tree_references -delay_insertion_only -references $ICC_CTS_REF_DEL_INS_ONLY}
if {$ICC_CTS_REF_SIZING_ONLY != ""} {set_clock_tree_references -sizing_only -references $ICC_CTS_REF_SIZING_ONLY}
## CLOCK NDR's
## Specify the rule prior to CTS so that CTS can predict its effects
## Avoid setting the rule on metal 1 - avoids pin access issues on
## buffers and gates in the tree
## ICC-RM uses by default a 2x spacing and width rule
redirect -var x {report_routing_rules $ICC_CTS_RULE_NAME}
if {$ICC_CTS_RULE_NAME == "iccrm_clock_double_spacing" && [regexp "Info: No nondrule" $x]} {
  ## use -multiplier_width 2 to add double width
  define_routing_rule iccrm_clock_double_spacing -default_reference_rule  -multiplier_spacing 2
  report_routing_rule iccrm_clock_double_spacing
  set_clock_tree_options -routing_rule iccrm_clock_double_spacing -use_default_routing_for_sinks 1
}
## Define double vias NDR. Zroute will insert the double via during clock nets routing
#  Example: To use 1x2 via34 via-array, and allow rotate and swap the via-array
#  	define_routing_rule $ICC_CTS_RULE_NAME -default_reference_rule #       -via_cuts {{via34 1x2 NR} {via34 2x1 R} {via34 2x1 NR} {via34 1x2 R}}
#  If there is no via defined in via_cuts, for that layer Zroute will use default via with single cut
#  Note: if classic router is used, R & NR syntax do not apply and will be ignored
## Define NDR for spacings and widths in general
# define_routing_rule $ICC_CTS_RULE_NAME -default_reference_rule #       -spacings "BEST_PRACTICE_clock_ndr_metal_layer_and_spacing" #       -widths "BEST_PRACTICE_clock_ndr_metal_layer_and_width" # report_routing_rule $ICC_CTS_RULE_NAME
## at 65 nm, better SI protection if you put NDR on sink, provided you
## don't set the NDR on pin access layers
## otherwise set -use_default_routing_for_sinks to 1 to avoid NDR on
## clock sink
##Typically route clocks on metal3 and above
if {$ICC_CTS_LAYER_LIST != ""} {set_clock_tree_options -layer_list $ICC_CTS_LAYER_LIST}
## You can use following commands to further specify CTS constraints and options:
#  set_clock_tree_options -max_tran 	value -clock_trees [list of clocks]
#  set_clock_tree_options -max_cap 	value -clock_trees [list of clocks]
#  set_clock_tree_options -target_skew 	value -clock_trees [list of clocks]
#  Note: it's not recommended to change -max_fanout unless necessary as doing so may degrade QoR easily.
## End of CTS Optimization Session Options #############
set_app_var cts_instance_name_prefix CTS
CTS
##############################
## RP : Relative Placement  ##
##############################
## Ensuring that the RP cells are not changed during clock_opt
#set_rp_group_options [all_rp_groups] -cts_option fixed_placement
#set_rp_group_options [all_rp_groups] -cts_option "size_only"
set_delay_calculation -clock_arnoldi
1
if {$ICC_CTS_CLOCK_GATE_SPLIT} {
 report_split_clock_gates_options
 set_optimize_pre_cts_power_options -split_clock_gates true
}
if {$ICC_SANITY_CHECK} {check_physical_design -stage pre_clock_opt -no_display}
check_clock_tree
Information: Updating design information... (UID-85)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
0
if {$ICC_ENABLE_CHECKPOINT} {
echo "SCRIPT-Info : Please ensure there's enough disk space before enabling the set_checkpoint_strategy feature."
set_checkpoint_strategy -enable -overwrite
# The -overwrite option is used by default. Remove it if needed.
}
set clock_opt_cts_cmd "clock_opt -only_cts -no_clock_route"
clock_opt -only_cts -no_clock_route
if {$ICC_CTS_CLOCK_GATE_MERGE || $ICC_CTS_CLOCK_GATE_SPLIT || $ICC_LOW_POWER_PLACEMENT} {lappend clock_opt_cts_cmd -power}
if {$ICC_CTS_INTERCLOCK_BALANCING && [file exists [which $ICC_CTS_INTERCLOCK_BALANCING_OPTIONS_FILE]]} {lappend clock_opt_cts_cmd -inter_clock_balance}
if {$ICC_CTS_UPDATE_LATENCY} {lappend clock_opt_cts_cmd -update_clock_latency}
echo $clock_opt_cts_cmd
clock_opt -only_cts -no_clock_route
eval $clock_opt_cts_cmd

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
CTS Operating Condition(s): MAX(Worst) 

  Loading design 'gcdGCDUnit_rtl'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Setting the GR Options

TLU+ File = /home/ff/cs250/stdcells/synopsys-90nm/default/tluplus/max.tluplus
TLU+ File = /home/ff/cs250/stdcells/synopsys-90nm/default/tluplus/min.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.21 0.18 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.1e-07 6.1e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.11 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.11 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.12 0.095 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.12 0.095 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.12 0.093 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.12 0.093 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.15 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 5.9e-08 5.9e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.15 0.12 (RCEX-011)
Information: Library Derived Horizontal Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.4e-07 5.4e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
LR: Layer 3 utilization is 0.00
LR: Layer 3 gcell size is 4
LR: Layer 4 utilization is 0.00
LR: Layer 4 gcell size is 5
LR: Layer 5 utilization is 0.00
LR: Layer 5 gcell size is 2
LR: Layer 6 utilization is 0.00
LR: Layer 6 gcell size is 2
LR: Layer 7 utilization is 0.00
LR: Layer 7 gcell size is 1
LR: Layer 8 utilization is 0.95
LR: Layer 8 gcell size is 1
LR: Layer 9 utilization is 0.86
LR: Layer 9 gcell size is 0
LR: Clock routing service standing by
Using cts integrated global router
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 24 horizontal rows
    104 pre-routes for placement blockage/checking
    244 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 24 horizontal rows
    104 pre-routes for placement blockage/checking
    244 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Prepare sources for clock domain ideal_clock1
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain ideal_clock1
Warning: Net GCDdpath0/clk_gate_A_reg_reg/ENCLK is an Ideal Net, Removing the attribute. (CTS-260)
Warning: No LEQ library cell found for cell GCDdpath0/clk_gate_A_reg_reg/latch (CGLPPRX2). (CTS-618)
Warning: Net GCDdpath0/clk_gate_B_reg_reg/ENCLK is an Ideal Net, Removing the attribute. (CTS-260)
Warning: No LEQ library cell found for cell GCDdpath0/clk_gate_B_reg_reg/latch (CGLPPRX2). (CTS-618)
CTS: Prepare sources for clock domain ideal_clock1
Warning: Net clk is an Ideal Net, Removing the attribute. (CTS-260)

Pruning library cells (r/f, pwr)
    Min drive = 0.348878.
    Pruning DELLN1X2 because of a gain of 58.06.
    Pruning DELLN2X2 because of a gain of 110.45.
    Pruning DELLN3X2 because of a gain of 110.45.
    Pruning NBUFFX4 because of a gain of 25.45.
    Pruning NBUFFX8 because of a gain of 27.4.
    Pruning NBUFFX16 because of a gain of 28.81.
    Pruning NBUFFX32 because of a gain of 110.45.
    Final pruned buffer set (1 buffers):
	NBUFFX2

Pruning library cells (r/f, pwr)
    Min drive = 0.348878.
    Pruning INVX0 because drive of 0.318184 is less than 0.348878.
    Pruning IBUFFX2 because of a gain of 19.21.
    Pruning IBUFFX4 because of a gain of 28.38.
    Pruning IBUFFX8 because of a gain of 57.92.
    Pruning IBUFFX16 because of a gain of 110.45.
    Pruning IBUFFX32 because of a gain of 110.45.
    Final pruned buffer set (6 buffers):
	INVX1
	INVX2
	INVX4
	INVX8
	INVX16
	INVX32
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.167749
CTS: BA: Max skew at toplevel pins = 0.001096

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 200
CTS: Design infomation
CTS:  total gate levels = 2
CTS: Root clock net clk
CTS:  clock gate levels = 2
CTS:    clock sink pins = 34
CTS:    level  2: gates = 2
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   NBUFFX32
CTS:   INVX32
CTS:   NBUFFX16
CTS:   INVX16
CTS:   NBUFFX8
CTS:   INVX8
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   INVX32
CTS:   INVX16
CTS:   INVX8
CTS:   NBUFFX16
CTS:   INVX4
CTS:   NBUFFX8
CTS:   NBUFFX32
CTS:   IBUFFX16
CTS:   IBUFFX8
CTS:   IBUFFX4
CTS:   NBUFFX4
CTS:   IBUFFX32
CTS:   INVX2
CTS:   INVX1
CTS:   INVX0
CTS:   NBUFFX2
CTS:   IBUFFX2
CTS:   DELLN1X2
CTS:   DELLN2X2
CTS:   DELLN3X2
Information: Removing clock transition on clock ideal_clock1 ... (CTS-103)
Information: Removing clock transition on clock ideal_clock1 ... (CTS-103)

CTS: gate level 2 clock tree synthesis
CTS:          clock net = GCDdpath0/clk_gate_B_reg_reg/ENCLK
CTS:        driving pin = GCDdpath0/clk_gate_B_reg_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 200

CTS: gate level 2 clock tree synthesis
CTS:          clock net = GCDdpath0/clk_gate_A_reg_reg/ENCLK
CTS:        driving pin = GCDdpath0/clk_gate_A_reg_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 200

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 200
CTS: nominal transition = 0.054269
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.175099
CTS: BA: Max skew at toplevel pins = 0.001066
Warning: CTS max_capacitance contstraint 600 is low for clustering; recommend removing it

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     0 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 200
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       3 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:       3 buffers used (total size = 21.1968)
CTS:       6 clock nets total capacitance = worst[125.107 125.107]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       3 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:       3 buffers used (total size = 21.1968)
CTS:       6 clock nets total capacitance = worst[125.107 125.107]

CTS: ==================================================
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     0 seconds on bcom16.EECS.Berkeley.EDU
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 200
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 24 horizontal rows
    104 pre-routes for placement blockage/checking
    244 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Prepare sources for clock domain ideal_clock1
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1

Pruning library cells (r/f, pwr)
    Min drive = 0.348878.
    Pruning DELLN1X2 because of a gain of 58.06.
    Pruning DELLN2X2 because of a gain of 110.45.
    Pruning DELLN3X2 because of a gain of 110.45.
    Pruning NBUFFX4 because of a gain of 25.45.
    Pruning NBUFFX8 because of a gain of 27.4.
    Pruning NBUFFX16 because of a gain of 28.81.
    Pruning NBUFFX32 because of a gain of 110.45.
    Final pruned buffer set (1 buffers):
	NBUFFX2

Pruning library cells (r/f, pwr)
    Min drive = 0.348878.
    Pruning INVX0 because drive of 0.318184 is less than 0.348878.
    Pruning IBUFFX2 because of a gain of 19.21.
    Pruning IBUFFX4 because of a gain of 28.38.
    Pruning IBUFFX8 because of a gain of 57.92.
    Pruning IBUFFX16 because of a gain of 110.45.
    Pruning IBUFFX32 because of a gain of 110.45.
    Final pruned buffer set (6 buffers):
	INVX1
	INVX2
	INVX4
	INVX8
	INVX16
	INVX32
CTS: Prepare sources for clock domain ideal_clock1

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on bcom16.EECS.Berkeley.EDU
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
Load global CTS reference options from NID to stack
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : ideal_clock1 
Information: Design is detail routed.
Warning: CTO is in preroute mode, but the .ddc file is (partially) detail routed. (CTS-287)
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 24 horizontal rows
    104 pre-routes for placement blockage/checking
    244 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Prepare sources for clock domain ideal_clock1
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1

Pruning library cells (r/f, pwr)
    Min drive = 0.366322.
    Pruning DELLN1X2 because of a gain of 58.06.
    Pruning DELLN2X2 because of a gain of 110.45.
    Pruning DELLN3X2 because of a gain of 110.45.
    Pruning NBUFFX4 because of a gain of 25.45.
    Pruning NBUFFX8 because of a gain of 27.4.
    Pruning NBUFFX16 because of a gain of 28.81.
    Pruning NBUFFX32 because of a gain of 110.45.
    Final pruned buffer set (1 buffers):
	NBUFFX2

Pruning library cells (r/f, pwr)
    Min drive = 0.366322.
    Pruning INVX0 because drive of 0.318184 is less than 0.366322.
    Pruning IBUFFX2 because of a gain of 19.21.
    Pruning IBUFFX4 because of a gain of 28.38.
    Pruning IBUFFX8 because of a gain of 57.92.
    Pruning IBUFFX16 because of a gain of 110.45.
    Pruning IBUFFX32 because of a gain of 110.45.
    Final pruned buffer set (6 buffers):
	INVX1
	INVX2
	INVX4
	INVX8
	INVX16
	INVX32
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2, 
CTO-  :     DELLN2X2, 
CTO-  :     DELLN3X2, 
CTO-  :     IBUFFX16, 
CTO-  :     IBUFFX2, 
CTO-  :     IBUFFX32, 
CTO-  :     IBUFFX4, 
CTO-  :     IBUFFX8, 
CTO-  :     INVX0, 
CTO-  :     INVX1, 
CTO-  :     INVX16, 
CTO-  :     INVX2, 
CTO-  :     INVX32, 
CTO-  :     INVX4, 
CTO-  :     INVX8, 
CTO-  :     NBUFFX16, 
CTO-  :     NBUFFX2, 
CTO-  :     NBUFFX32, 
CTO-  :     NBUFFX4, 
CTO-  :     NBUFFX8, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2'.
Using primary inverters equivalent to 'INVX0'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.108539
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate DELLN1X2.
    Pruning slow or multistage gate DELLN2X2.
    Pruning slow or multistage gate DELLN3X2.
    Pruning slow or multistage gate NBUFFX4.
    Pruning slow or multistage gate NBUFFX8.
    Pruning slow or multistage gate NBUFFX16.
    Pruning slow or multistage gate NBUFFX32.
    Final pruned buffer set (1 buffers):
	NBUFFX2

    Pruning weak driver INVX0.
    Pruning slow or multistage gate IBUFFX2.
    Pruning slow or multistage gate IBUFFX4.
    Pruning slow or multistage gate IBUFFX8.
    Pruning slow or multistage gate IBUFFX16.
    Pruning slow or multistage gate IBUFFX32.
    Final pruned inverter set (6 inverters):
	INVX1
	INVX2
	INVX4
	INVX8
	INVX16
	INVX32


Initializing parameters for clock ideal_clock1:
Root pin: clk
Using max_transition: 0.217 ns
Using the following target skews for global optimization:
  Corner 'max': 0.044 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Warning: Incorrect routing rule specified for clock nets. (CTS-202)


Starting optimization for clock ideal_clock1.
Using max_transition 0.500 ns

*************************************************
* Preoptimization report (clock 'ideal_clock1') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.003 0.000 0.003)
    Estimated Insertion Delay (r/f/b) = (0.200  -inf 0.200)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.001 0.000 0.001)
    Estimated Insertion Delay (r/f/b) = (0.002  -inf 0.002)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.1 pf
  Max transition = 0.101 ns
  Cells = 6 (area=63.590801)
  Buffers = 3 (area=21.196800)
  Others = 2 (area=42.394001)
  Buffer Types
  ============
    NBUFFX2: 2
    NBUFFX4: 1
  Other Cells
  ===========
    CGLPPRX2: 2

Report DRC violations for clock ideal_clock1 (initial)
Total 0 DRC violations
 Start (0.197, 0.200), End (0.197, 0.200) 

RC optimization for clock 'ideal_clock1'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
16%   33%   50%   66%   83%   100%   
16%   33%   50%   66%   83%   100%   
Coarse optimization for clock 'ideal_clock1'
16%   33%   50%   66%   83%   100%   
16%   33%   50%   66%   83%   100%   
16%   33%   50%   66%   83%   100%   
16%   33%   50%   66%   83%   100%   
 Start (0.198, 0.200), End (0.198, 0.200) 

Detailed optimization for clock 'ideal_clock1'
16%   33%   50%   66%   83%   100%   
Using max_transition 0.500 ns
Starting optimization pass for clock ideal_clock1:
Start path based optimization 
 Start (0.198, 0.200), End (0.198, 0.200) 

 Start (0.198, 0.200), End (0.198, 0.200) 

16%   33%   50%   66%   83%   100%   
 Start (0.198, 0.200), End (0.198, 0.200) 

 Start (0.198, 0.200), End (0.198, 0.200) 

 Start (0.198, 0.200), End (0.198, 0.200) 

 Start (0.198, 0.200), End (0.198, 0.200) 

 Start (0.198, 0.200), End (0.198, 0.200) 

 Start (0.198, 0.200), End (0.198, 0.200) 

Using max_transition 0.500 ns
Switch to low metal layer for clock 'ideal_clock1':

 Total 2 out of 6 nets switched to low metal layer for clock 'ideal_clock1' with largest cap change 0.00 percent
 Start (0.198, 0.200), End (0.198, 0.200) 

Area recovery optimization for clock 'ideal_clock1':
16%   33%   50%   66%   83%   100%   

 Total 0 buffers removed (all paths) for clock 'ideal_clock1'

**********************************************************
* Multicorner optimization report (clock 'ideal_clock1') *
**********************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.002 0.000 0.002)
    Estimated Insertion Delay (r/f/b) = (0.200  -inf 0.200)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.001 0.000 0.001)
    Estimated Insertion Delay (r/f/b) = (0.002  -inf 0.002)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.1 pf
  Max transition = 0.101 ns
  Cells = 6 (area=63.590801)
  Buffers = 3 (area=21.196800)
  Others = 2 (area=42.394001)
  Buffer Types
  ============
    NBUFFX2: 2
    NBUFFX4: 1
  Other Cells
  ===========
    CGLPPRX2: 2


++ Longest path for clock ideal_clock1 in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     14   0    0 r (   0    3) 
 clk (port)                                     55  19   19 r (   0    3) 
 clk (net)                              3  16                 
 GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)
                                                55   0   20 r (  30   31) 
 GCDdpath0/clk_gate_B_reg_reg/latch/GCLK (CGLPPRX2)
                                               101 179  198 r (  36   31) 
 GCDdpath0/clk_gate_B_reg_reg/ENCLK (net)
                                       16  49                 
 GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)         101   2  200 r (  87   94) 


++ Shortest path for clock ideal_clock1 in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     14   0    0 r (   0    3) 
 clk (port)                                     55  19   19 r (   0    3) 
 clk (net)                              3  16                 
 GCDctrl0/CTSNBUFFX4_G1B5I1/INP (NBUFFX4)       55   1   20 r (  33   34) 
 GCDctrl0/CTSNBUFFX4_G1B5I1/Z (NBUFFX4)         38  77   97 r (  31   34) 
 GCDctrl0/clk_G1B1I1 (net)              1   5                 
 GCDctrl0/CTSNBUFFX2_G1B3I1/INP (NBUFFX2)       38   0   97 r (  49   31) 
 GCDctrl0/CTSNBUFFX2_G1B3I1/Z (NBUFFX2)         29  52  149 r (  49   31) 
 GCDctrl0/clk_G1B2I1 (net)              1   6                 
 GCDctrl0/CTSNBUFFX2_G1B1I1/INP (NBUFFX2)       29   0  149 r (  74   34) 
 GCDctrl0/CTSNBUFFX2_G1B1I1/Z (NBUFFX2)         26  49  198 r (  75   34) 
 GCDctrl0/clk_G1B3I1 (net)              2   4                 
 GCDctrl0/state_reg_1_/CLK (DFFX1)              26   0  198 r (  78   34) 


++ Longest path for clock ideal_clock1 in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     14   0    0 r (   0    3) 
 clk (port)                                      0   0    0 r (   0    3) 
 clk (net)                              3  16                 
 GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)
                                                 1   0    0 r (  30   31) 
 GCDdpath0/clk_gate_B_reg_reg/latch/GCLK (CGLPPRX2)
                                                 0   0    0 r (  36   31) 
 GCDdpath0/clk_gate_B_reg_reg/ENCLK (net)
                                       16  49                 
 GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)           4   1    2 r (  87   94) 


++ Shortest path for clock ideal_clock1 in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     14   0    0 r (   0    3) 
 clk (port)                                      0   0    0 r (   0    3) 
 clk (net)                              3  16                 
 GCDctrl0/CTSNBUFFX4_G1B5I1/INP (NBUFFX4)        1   0    0 r (  33   34) 
 GCDctrl0/CTSNBUFFX4_G1B5I1/Z (NBUFFX4)          0   0    0 r (  31   34) 
 GCDctrl0/clk_G1B1I1 (net)              1   5                 
 GCDctrl0/CTSNBUFFX2_G1B3I1/INP (NBUFFX2)        0   0    0 r (  49   31) 
 GCDctrl0/CTSNBUFFX2_G1B3I1/Z (NBUFFX2)          0   0    0 r (  49   31) 
 GCDctrl0/clk_G1B2I1 (net)              1   6                 
 GCDctrl0/CTSNBUFFX2_G1B1I1/INP (NBUFFX2)        0   0    0 r (  74   34) 
 GCDctrl0/CTSNBUFFX2_G1B1I1/Z (NBUFFX2)          0   0    0 r (  75   34) 
 GCDctrl0/clk_G1B3I1 (net)              2   4                 
 GCDctrl0/state_reg_1_/CLK (DFFX1)               0   0    0 r (  78   34) 

Report DRC violations for clock ideal_clock1 (final)
Total 0 DRC violations

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 24 horizontal rows
    104 pre-routes for placement blockage/checking
    244 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : gcdGCDUnit_rtl
  Version: F-2011.09-ICC-SP4
  Date   : Mon Sep 10 12:59:27 2012
****************************************
Std cell utilization: 77.21%  (4021/(5208-0))
(Non-fixed + Fixed)
Std cell utilization: 76.90%  (3952/(5208-69))
(Non-fixed only)
Chip area:            5208     sites, bbox (30.00 30.00 99.44 99.12) um
Std cell area:        4021     sites, (non-fixed:3952   fixed:69)
                      404      cells, (non-fixed:399    fixed:5)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      69       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       27 
Avg. std cell width:  3.54 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 24)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : gcdGCDUnit_rtl
  Version: F-2011.09-ICC-SP4
  Date   : Mon Sep 10 12:59:27 2012
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 4 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : gcdGCDUnit_rtl
  Version: F-2011.09-ICC-SP4
  Date   : Mon Sep 10 12:59:27 2012
****************************************

avg cell displacement:    2.684 um ( 0.93 row height)
max cell displacement:    4.548 um ( 1.58 row height)
std deviation:            1.339 um ( 0.46 row height)
number of cell moved:         7 cells (out of 399 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 3 out of 6 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
clock_opt completed Successfully
1
if {$ICC_ENABLE_CHECKPOINT} {set_checkpoint_strategy -disable}
if { [check_error -verbose] != 0} { echo "SCRIPT-Error, flagging ..." }
############################################################################################################
# ADDING ADDITIONAL FEATURES TO THE CLOCK_OPT COMMAND
############################################################################################################
## When you want to do interclock delay balancing, you need to execute the following commands :
#  set_inter_clock_delay_options -balance_group "Clk1 Clk2"
#  clock_opt -inter_clock_balance
## When you want to update the IO latency before you start the post CTS optimization, add :
# set_latency_adjustment_options -from_clock  ....  -to_clock .... -latency ....
# clock_opt -update_clock_latency -no_clock_route
## checking whether the clock nets got the NDR
# report_net_routing_rules [get_nets -hier *]
########################################
#           CONNECT P/G                #
########################################
## Connect Power & Ground for non-MV and MV-mode
if {[file exists [which $CUSTOM_CONNECT_PG_NETS_SCRIPT]]} {
   source -echo $CUSTOM_CONNECT_PG_NETS_SCRIPT
 } else {
    derive_pg_connection -power_net $MW_POWER_NET -power_pin $MW_POWER_PORT -ground_net $MW_GROUND_NET -ground_pin $MW_GROUND_PORT
    if {!$ICC_TIE_CELL_FLOW} {derive_pg_connection -power_net $MW_POWER_NET -ground_net $MW_GROUND_NET -tie}
   }
Information: connected 3 power ports and 3 ground ports
reconnected total 0 tie highs and 0 tie lows
1
if { [check_error -verbose] != 0} { echo "SCRIPT-Error, flagging ..." }
source -echo common_post_cts_timing_settings.tcl
##########################################################################################
# Version: D-2010.03-SP2 (July 6, 2010)
# Copyright (C) 2007-2010 Synopsys, Inc. All rights reserved.
##########################################################################################
echo "\tLoading :\t\t [info script]"
	Loading :		 /work/cs250-af/lab1-verilog/build/icc-par/build-icc-2012-09-10_12-58/common_post_cts_timing_settings.tcl
## Enabling CRPR - CRPR is usually used with timing derate (bc_wc) and with OCV
set_app_var timing_remove_clock_reconvergence_pessimism true
## Set Area Critical Range
## Typical value: 5 percent of critical clock period
if {$AREA_CRITICAL_RANGE_POST_CTS != ""} {set_app_var physopt_area_critical_range $AREA_CRITICAL_RANGE_POST_CTS}
## Set Power Critical Range
## Typical value: 5 percent of critical clock period
if {$POWER_CRITICAL_RANGE_POST_CTS != ""} {set_app_var physopt_power_critical_range $POWER_CRITICAL_RANGE_POST_CTS}
## Hold fixing cells
if { $ICC_FIX_HOLD_PREFER_CELLS != ""} {
    remove_attribute $ICC_FIX_HOLD_PREFER_CELLS dont_touch
    set_prefer -min $ICC_FIX_HOLD_PREFER_CELLS
    set_fix_hold_options -preferred_buffer
}
#ideal network
remove_ideal_network [all_fanout -flat -clock_tree]
Information: Updating graph... (UID-83)
1
#set fix hold
set_fix_hold [all_clocks]
1
#uncertainties
if {$ICC_APPLY_RM_UNCERTAINTY_POSTCTS } {
   if {[file exists [which $ICC_UNCERTAINTY_POSTCTS_FILE]] } {
       echo "SCRIPT-Info: Sourcing the post-cts uncertainty file : $ICC_UNCERTAINTY_POSTCTS_FILE"
       source -echo  $ICC_UNCERTAINTY_POSTCTS_FILE
   }

  }
if {$ICC_REPORTING_EFFORT != "OFF" } {
     redirect -tee -file $REPORTS_DIR_CLOCK_OPT_CTS/$ICC_CLOCK_OPT_CTS_CEL.clock_tree {report_clock_tree -summary}     ;# global skew report
     redirect -file $REPORTS_DIR_CLOCK_OPT_CTS/$ICC_CLOCK_OPT_CTS_CEL.clock_timing {report_clock_timing -type skew} ;# local skew report
 }
if {$ICC_REPORTING_EFFORT == "MED" } {
 redirect -file $REPORTS_DIR_CLOCK_OPT_CTS/$ICC_CLOCK_OPT_CTS_CEL.max.tim {report_timing -capacitance -transition_time -input_pins -nets -delay max}
 redirect -file $REPORTS_DIR_CLOCK_OPT_CTS/$ICC_CLOCK_OPT_CTS_CEL.min.tim {report_timing -capacitance -transition_time -input_pins -nets -delay min}
}
if {$ICC_REPORTING_EFFORT == "MED" } {
   redirect -tee -file $REPORTS_DIR_CLOCK_OPT_CTS/$ICC_CLOCK_OPT_CTS_CEL.qor {report_qor}
   redirect -file $REPORTS_DIR_CLOCK_OPT_CTS/$ICC_CLOCK_OPT_CTS_CEL.con {report_constraints}
}
save_mw_cel -as $ICC_CLOCK_OPT_CTS_CEL
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named clock_opt_cts_icc. (UIG-5)
1
if {$ICC_REPORTING_EFFORT != "OFF" } {
   redirect -file $REPORTS_DIR_CLOCK_OPT_CTS/$ICC_CLOCK_OPT_CTS_CEL.placement_utilization.rpt {report_placement_utilization -verbose}
   create_qor_snapshot -clock_tree -name $ICC_CLOCK_OPT_CTS_CEL
   redirect -file $REPORTS_DIR_CLOCK_OPT_CTS/$ICC_CLOCK_OPT_CTS_CEL.qor_snapshot.rpt {report_qor_snapshot -no_display}
}
exit

Thank you...
Exit IC Compiler!
