#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov  8 17:15:42 2019
# Process ID: 30214
# Current directory: /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.runs/impl_1
# Command line: vivado -log HDMI_Top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source HDMI_Top.tcl -notrace
# Log file: /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.runs/impl_1/HDMI_Top.vdi
# Journal file: /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source HDMI_Top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/katayama/study/hdmi/for_manabe/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1469.031 ; gain = 9.000 ; free physical = 121630 ; free virtual = 129638
Command: link_design -top HDMI_Top -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name'
INFO: [Project 1-454] Reading design checkpoint '/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'rgb2dvi_1'
INFO: [Netlist 29-17] Analyzing 585 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb2dvi_1/U0'
Finished Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb2dvi_1/U0'
Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2377.660 ; gain = 537.594 ; free physical = 120919 ; free virtual = 128927
Finished Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
Parsing XDC File [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led4_b'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led4_g'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led4_r'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5_b'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5_g'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5_r'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_cec'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_clk_n'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_clk_p'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_d_n[0]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_d_p[0]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_d_n[1]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_d_p[1]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_d_n[2]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_d_p[2]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_hpd'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_scl'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_sda'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_cec'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_hpdn'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_scl'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_sda'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc]
Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb2dvi_1/U0'
Finished Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb2dvi_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2378.660 ; gain = 0.000 ; free physical = 120951 ; free virtual = 128958
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

14 Infos, 28 Warnings, 28 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2378.660 ; gain = 899.629 ; free physical = 120951 ; free virtual = 128958
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2441.695 ; gain = 63.035 ; free physical = 120936 ; free virtual = 128943

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 10af87d4a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2441.695 ; gain = 0.000 ; free physical = 120926 ; free virtual = 128934

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15e125bc0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2488.680 ; gain = 0.004 ; free physical = 120868 ; free virtual = 128875
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 28 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fad9d20d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2488.680 ; gain = 0.004 ; free physical = 120868 ; free virtual = 128875
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: dc0a2467

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2488.680 ; gain = 0.004 ; free physical = 120867 ; free virtual = 128875
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 9 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG instance_name/inst/clk_out1_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net instance_name/inst/clk_out1_clk_wiz_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 190747b89

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2488.680 ; gain = 0.004 ; free physical = 120867 ; free virtual = 128875
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: cd46ef97

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2488.680 ; gain = 0.004 ; free physical = 120867 ; free virtual = 128875
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17d738165

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2488.680 ; gain = 0.004 ; free physical = 120867 ; free virtual = 128875
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              28  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               9  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2488.680 ; gain = 0.000 ; free physical = 120867 ; free virtual = 128875
Ending Logic Optimization Task | Checksum: 17ca4e604

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2488.680 ; gain = 0.004 ; free physical = 120867 ; free virtual = 128875

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.130 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 31 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 62
Ending PowerOpt Patch Enables Task | Checksum: e074e2f7

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2897.164 ; gain = 0.000 ; free physical = 120828 ; free virtual = 128836
Ending Power Optimization Task | Checksum: e074e2f7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2897.164 ; gain = 408.484 ; free physical = 120838 ; free virtual = 128846

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e074e2f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.164 ; gain = 0.000 ; free physical = 120838 ; free virtual = 128846

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.164 ; gain = 0.000 ; free physical = 120838 ; free virtual = 128846
Ending Netlist Obfuscation Task | Checksum: 1060a394b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.164 ; gain = 0.000 ; free physical = 120838 ; free virtual = 128846
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 28 Warnings, 28 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.164 ; gain = 518.504 ; free physical = 120838 ; free virtual = 128846
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.164 ; gain = 0.000 ; free physical = 120838 ; free virtual = 128846
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2897.164 ; gain = 0.000 ; free physical = 120836 ; free virtual = 128845
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.164 ; gain = 0.000 ; free physical = 120834 ; free virtual = 128843
INFO: [Common 17-1381] The checkpoint '/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.runs/impl_1/HDMI_Top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file HDMI_Top_drc_opted.rpt -pb HDMI_Top_drc_opted.pb -rpx HDMI_Top_drc_opted.rpx
Command: report_drc -file HDMI_Top_drc_opted.rpt -pb HDMI_Top_drc_opted.pb -rpx HDMI_Top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.runs/impl_1/HDMI_Top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120816 ; free virtual = 128826
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 998fef46

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120816 ; free virtual = 128826
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120816 ; free virtual = 128826

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 183f2f85e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120798 ; free virtual = 128808

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21fb25649

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120802 ; free virtual = 128811

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21fb25649

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120801 ; free virtual = 128811
Phase 1 Placer Initialization | Checksum: 21fb25649

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120801 ; free virtual = 128811

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20aeea306

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120794 ; free virtual = 128804

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120753 ; free virtual = 128763

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1d4826a5a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120753 ; free virtual = 128763
Phase 2 Global Placement | Checksum: bc2fb162

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120756 ; free virtual = 128766

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: bc2fb162

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120756 ; free virtual = 128766

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 193aaa396

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120754 ; free virtual = 128764

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20a3af3f4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120754 ; free virtual = 128764

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17c991fe2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120754 ; free virtual = 128764

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1559992be

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120751 ; free virtual = 128761

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18f775fae

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120751 ; free virtual = 128761

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 121d90bb8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120751 ; free virtual = 128761
Phase 3 Detail Placement | Checksum: 121d90bb8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120751 ; free virtual = 128761

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b8b7a010

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b8b7a010

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120755 ; free virtual = 128764
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.182. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ae6602b7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120755 ; free virtual = 128764
Phase 4.1 Post Commit Optimization | Checksum: 1ae6602b7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120755 ; free virtual = 128764

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ae6602b7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120755 ; free virtual = 128765

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ae6602b7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120756 ; free virtual = 128766

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120756 ; free virtual = 128766
Phase 4.4 Final Placement Cleanup | Checksum: fb37a139

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120756 ; free virtual = 128766
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fb37a139

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120756 ; free virtual = 128766
Ending Placer Task | Checksum: 74f333ff

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120772 ; free virtual = 128781
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 28 Warnings, 28 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120772 ; free virtual = 128781
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120772 ; free virtual = 128781
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120768 ; free virtual = 128783
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120760 ; free virtual = 128780
INFO: [Common 17-1381] The checkpoint '/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.runs/impl_1/HDMI_Top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file HDMI_Top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120758 ; free virtual = 128771
INFO: [runtcl-4] Executing : report_utilization -file HDMI_Top_utilization_placed.rpt -pb HDMI_Top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file HDMI_Top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120768 ; free virtual = 128780
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5e54c6a7 ConstDB: 0 ShapeSum: 169e6d58 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1041f5975

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120644 ; free virtual = 128656
Post Restoration Checksum: NetGraph: aea3958a NumContArr: 557bc3eb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1041f5975

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120613 ; free virtual = 128626

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1041f5975

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120582 ; free virtual = 128594

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1041f5975

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120582 ; free virtual = 128594
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16e125a16

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120573 ; free virtual = 128585
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.019  | TNS=0.000  | WHS=-0.994 | THS=-296.210|

Phase 2 Router Initialization | Checksum: 15dfee0a4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120573 ; free virtual = 128585

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: eaf3e922

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120569 ; free virtual = 128581

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1690
 Number of Nodes with overlaps = 563
 Number of Nodes with overlaps = 290
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.314  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 25d93c62e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:30 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120568 ; free virtual = 128580
Phase 4 Rip-up And Reroute | Checksum: 25d93c62e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:30 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120568 ; free virtual = 128580

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2c9b499bf

Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120567 ; free virtual = 128579
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.429  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2c9b499bf

Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120567 ; free virtual = 128579

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2c9b499bf

Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120567 ; free virtual = 128579
Phase 5 Delay and Skew Optimization | Checksum: 2c9b499bf

Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120567 ; free virtual = 128579

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2417cc336

Time (s): cpu = 00:01:00 ; elapsed = 00:00:31 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120567 ; free virtual = 128579
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.429  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2693b11de

Time (s): cpu = 00:01:00 ; elapsed = 00:00:31 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120567 ; free virtual = 128579
Phase 6 Post Hold Fix | Checksum: 2693b11de

Time (s): cpu = 00:01:00 ; elapsed = 00:00:31 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120567 ; free virtual = 128579

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.41441 %
  Global Horizontal Routing Utilization  = 1.81601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 213823c7e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:31 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120567 ; free virtual = 128579

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 213823c7e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:31 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120567 ; free virtual = 128579

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21f6b295b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:31 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120567 ; free virtual = 128580

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.429  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 21f6b295b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:31 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120569 ; free virtual = 128582
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:01 ; elapsed = 00:00:31 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120605 ; free virtual = 128618

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 28 Warnings, 28 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120605 ; free virtual = 128618
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120605 ; free virtual = 128618
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120600 ; free virtual = 128616
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2905.312 ; gain = 0.000 ; free physical = 120590 ; free virtual = 128616
INFO: [Common 17-1381] The checkpoint '/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.runs/impl_1/HDMI_Top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file HDMI_Top_drc_routed.rpt -pb HDMI_Top_drc_routed.pb -rpx HDMI_Top_drc_routed.rpx
Command: report_drc -file HDMI_Top_drc_routed.rpt -pb HDMI_Top_drc_routed.pb -rpx HDMI_Top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.runs/impl_1/HDMI_Top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file HDMI_Top_methodology_drc_routed.rpt -pb HDMI_Top_methodology_drc_routed.pb -rpx HDMI_Top_methodology_drc_routed.rpx
Command: report_methodology -file HDMI_Top_methodology_drc_routed.rpt -pb HDMI_Top_methodology_drc_routed.pb -rpx HDMI_Top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.runs/impl_1/HDMI_Top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file HDMI_Top_power_routed.rpt -pb HDMI_Top_power_summary_routed.pb -rpx HDMI_Top_power_routed.rpx
Command: report_power -file HDMI_Top_power_routed.rpt -pb HDMI_Top_power_summary_routed.pb -rpx HDMI_Top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 28 Warnings, 28 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file HDMI_Top_route_status.rpt -pb HDMI_Top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file HDMI_Top_timing_summary_routed.rpt -pb HDMI_Top_timing_summary_routed.pb -rpx HDMI_Top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file HDMI_Top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file HDMI_Top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file HDMI_Top_bus_skew_routed.rpt -pb HDMI_Top_bus_skew_routed.pb -rpx HDMI_Top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 17:17:40 2019...
