--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
G0HTX_N     |   -4.403(R)|      FAST  |    6.419(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0HTX_P     |   -4.403(R)|      FAST  |    6.420(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_N     |   -4.403(R)|      FAST  |    6.419(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_P     |   -4.403(R)|      FAST  |    6.420(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
RX          |    6.955(R)|      SLOW  |   -3.109(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.684(R)|      SLOW  |   -2.300(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.632(R)|      SLOW  |   -2.343(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_PCLK                |         7.566(R)|      SLOW  |         4.424(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
SPI_DAC_A_SYNC             |        10.966(R)|      SLOW  |         6.882(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        10.707(R)|      SLOW  |         6.735(R)|      FAST  |CLOCK_100         |   0.000|
TX                         |        10.013(R)|      SLOW  |         6.336(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        10.334(F)|      SLOW  |         6.692(F)|      FAST  |CLOCK_100         |   0.000|
d_ads                      |        11.005(F)|      SLOW  |         7.160(F)|      FAST  |CLOCK_100         |   0.000|
d_col_vln_sh               |        10.558(F)|      SLOW  |         6.855(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_bias_sh             |        11.639(F)|      SLOW  |         7.587(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_dyn_pon             |        12.286(F)|      SLOW  |         8.021(F)|      FAST  |CLOCK_100         |   0.000|
d_count_en                 |        11.631(F)|      SLOW  |         7.586(F)|      FAST  |CLOCK_100         |   0.000|
d_count_hold               |        14.401(F)|      SLOW  |         9.254(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inc_one            |        14.402(F)|      SLOW  |         9.263(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inv_clk            |        10.339(F)|      SLOW  |         6.709(F)|      FAST  |CLOCK_100         |   0.000|
d_count_jc_shift_en        |        14.427(F)|      SLOW  |         9.293(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_clk            |        12.781(F)|      SLOW  |         8.234(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_en             |        14.239(F)|      SLOW  |         9.132(F)|      FAST  |CLOCK_100         |   0.000|
d_count_mem_wr             |        15.130(F)|      SLOW  |         9.626(F)|      FAST  |CLOCK_100         |   0.000|
d_count_rst                |        10.376(F)|      SLOW  |         6.753(F)|      FAST  |CLOCK_100         |   0.000|
d_count_updn               |        14.238(F)|      SLOW  |         9.123(F)|      FAST  |CLOCK_100         |   0.000|
d_digif_serial_rst         |        14.563(F)|      SLOW  |         9.432(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_clamp_en        |        12.775(F)|      SLOW  |         8.111(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        13.268(F)|      SLOW  |         8.427(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_rst        |        13.117(F)|      SLOW  |         8.350(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_sh              |        12.987(F)|      SLOW  |         8.274(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rs                   |        10.086(F)|      SLOW  |         6.549(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rst                  |        10.272(F)|      SLOW  |         6.658(F)|      FAST  |CLOCK_100         |   0.000|
d_row_tx                   |        10.287(F)|      SLOW  |         6.698(F)|      FAST  |CLOCK_100         |   0.000|
d_shr                      |        12.541(F)|      SLOW  |         8.209(F)|      FAST  |CLOCK_100         |   0.000|
d_shs                      |        12.120(F)|      SLOW  |         7.851(F)|      FAST  |CLOCK_100         |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         8.840(R)|      SLOW  |         5.832(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.255(R)|      SLOW  |         5.362(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        11.752(R)|      SLOW  |         5.803(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |         9.862(R)|      SLOW  |         5.717(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |         9.862(R)|      SLOW  |         5.918(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |        10.356(R)|      SLOW  |         5.155(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        10.417(R)|      SLOW  |         5.147(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        11.192(R)|      SLOW  |         5.311(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        11.399(R)|      SLOW  |         5.394(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        10.267(R)|      SLOW  |         5.321(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        11.184(R)|      SLOW  |         5.381(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        11.629(R)|      SLOW  |         5.477(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |        10.077(R)|      SLOW  |         4.595(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |         9.529(R)|      SLOW  |         4.521(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |         9.529(R)|      SLOW  |         4.516(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         7.923(R)|      SLOW  |         4.376(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         8.144(R)|      SLOW  |         4.695(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         8.770(R)|      SLOW  |         4.626(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |         8.658(R)|      SLOW  |         4.615(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        11.525(R)|      SLOW  |         5.385(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |         9.257(R)|      SLOW  |         4.599(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |         9.257(R)|      SLOW  |         4.534(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |        11.069(R)|      SLOW  |         4.778(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |         9.785(R)|      SLOW  |         4.631(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |        11.069(R)|      SLOW  |         4.769(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |        10.250(R)|      SLOW  |         5.202(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |        10.315(R)|      SLOW  |         4.780(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |         9.294(R)|      SLOW  |         3.848(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |         8.658(R)|      SLOW  |         5.023(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |        10.808(R)|      SLOW  |         4.845(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |        10.317(R)|      SLOW  |         4.266(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |        10.808(R)|      SLOW  |         4.636(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        11.523(R)|      SLOW  |         4.889(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        11.521(R)|      SLOW  |         4.847(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.244(R)|      SLOW  |         3.298(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         7.446(R)|      SLOW  |         4.896(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         6.196(R)|      SLOW  |         4.092(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |         8.336(R)|      SLOW  |         5.357(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    5.422|    4.963|    3.770|    6.922|
GPIFII_PCLK_IN |    0.343|         |         |         |
RESET          |   21.746|   21.746|   21.533|   21.533|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    5.684|         |         |         |
GPIFII_PCLK_IN |    6.592|         |         |         |
RESET          |    5.394|    5.394|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    2.026|         |
RESET          |         |         |    1.983|    1.983|
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 14 18:11:13 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 601 MB



