# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1_test.srcs/sources_1/ip/vio_0_1/sim/vio_0.vhd" \
"../../../../project_1_test.srcs/sources_1/imports/Archivos_TPFinal/controlador_horizontal.vhd" \
"../../../../project_1_test.srcs/sources_1/imports/Archivos_TPFinal/controlador_vertical.vhd" \
"../../../../project_1_test.srcs/sources_1/imports/Archivos_TPFinal/controlador_vga.vhd" \
"../../../../project_1_test.srcs/sources_1/imports/Archivos_TPFinal/gen_horizontal_sync.vhd" \
"../../../../project_1_test.srcs/sources_1/imports/Archivos_TPFinal/gen_imagenes.vhd" \
"../../../../project_1_test.srcs/sources_1/imports/Archivos_TPFinal/gen_pantalla_negro.vhd" \
"../../../../project_1_test.srcs/sources_1/imports/Archivos_TPFinal/gen_vertical_sync.vhd" \
"../../../../project_1_test.srcs/sources_1/imports/Archivos_TPFinal/controlador_vga_VIO.vhd" \

# Do not sort compile order
nosort
