<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>OSCD</title><link rel="Prev" href="oscc.htm" title="Previous" /><link rel="Next" href="osce.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/o.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="paKWLpoeNy097xp5_002fzM_002fIvQ" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/FPGA%20Libraries/oscd.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="about_library.htm#1371041">FPGA Libraries Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="alphanumeric_macro_list.htm#1371041">Alphanumeric Primitives List</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="o.htm#1371041">O</a> &gt; OSCD</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1371041" class="Heading3"><span></span>OSCD</h4><h5 id="ww1371042" class="Heading4"><span></span>Oscillator for Configuration Clock</h5><p id="ww1371043" class="Body"><span></span>Architectures Supported:</p><div id="ww1371044" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeECP2/M</div><div class="ww_skin_page_overflow"><p id="ww1371048" class="Body"><span></span><img class="Default" src="../../Reference%20Guides/FPGA%20Libraries/images/oscd.gif" width="100%" style="display: block; left: 0.0pt; max-height: 60px; max-width: 167px; top: 0.0pt" alt="" title="" /></p></div><p id="ww1371594" class="Body"><span></span>OUTPUT: CFGCLK</p><p id="ww1386820" class="Body"><span></span>ATTRIBUTES:</p><p id="ww1386824" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027588" title="List of Primitive-Specific HDL Attributes">NOM_FREQ</a></span>: 2.5 (default), 4.3, 5.4, 6.9, 8.1, 9.2, 10.0, 13.0, 15.0, 20.0, 26.0, 30.0, 34.0, 41.0, 45.0, 55.0, 60.0, 130.0 (in MHz) </p><h5 id="ww1371051" class="Heading4"><span></span>Description</h5><p id="ww1371052" class="BodyAfterHead"><span></span>OSCD is the primitive name of the ECP2/M oscillator. The internal oscillator is the source of the internal clock for configuration and is nominally running at 130 MHz. The oscillator is configurable by the user.</p><p id="ww1371053" class="Body"><span></span>During configuration, the internal clock frequency is selected with bits 5-0 in configuration control register 0. The default frequency is 2.5 MHz, where the default values of bits 5-0 are all zeros. IO description and attribute descriptions are shown in the following tables.</p><h5 id="ww1371073" class="Heading4"><span></span>OSCD Port Definition</h5><div class="ww_skin_page_overflow"><table class="Format_A" cellspacing="0" summary=""><caption style="caption-side: top"></caption><tr><th style="border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371062" class="CellHeading"><span></span>Port Name</div></th><th style="border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371064" class="CellHeading"><span></span>I/O</div></th><th style="border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371066" class="CellHeading"><span></span>Description</div></th></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371068" class="CellBody"><span></span>CFGCLK</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371070" class="CellBody"><span></span>Output</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1371072" class="CellBody"><span></span>Oscillator clock output</div></td></tr></table></div><h5 id="ww1419390" class="Heading4"><span></span>OSCD Usage with VHDL</h5><pre id="ww1419391" class="Code">COMPONENT OSCD</pre><pre id="ww1419392" class="Code">-- synthesis translate_off</pre><pre id="ww1419393" class="CodeIndented">GENERIC(NOM_FREQ: string:= "2.5");</pre><pre id="ww1419394" class="Code">-- synthesis translate_on</pre><pre id="ww1419395" class="CodeIndented">PORT (CFGCLK: OUT std_logic);</pre><pre id="ww1419396" class="Code">END COMPONENT;<br /><br /></pre><pre id="ww1419397" class="CodeIndented">attribute NOM_FREQ : string;</pre><pre id="ww1419398" class="CodeIndented">attribute NOM_FREQ of OSCins0 : label is "2.5";<br /><br /></pre><pre id="ww1419399" class="Code">begin<br /><br /></pre><pre id="ww1419400" class="Code">OSCInst0: OSCD</pre><pre id="ww1419401" class="Code">-- synthesis translate_off</pre><pre id="ww1419402" class="CodeIndented">GENERIC MAP (NOM_FREQ =&gt; "2.5")</pre><pre id="ww1419403" class="Code">-- synthesis translate_on</pre><pre id="ww1419404" class="CodeIndented">PORT MAP ( CFGCLK =&gt; osc_int);<br /><br /></pre><h5 id="ww1419405" class="Heading4"><span></span>OSCD Usage with Verilog HDL</h5><pre id="ww1419406" class="Code">module OSC_TOP(OSC_CLK);</pre><pre id="ww1419407" class="Code">output OSC_CLK;</pre><pre id="ww1419408" class="Code">OSCD OSCinst0 (.CFGCLK(OSC_CLK));</pre><pre id="ww1419409" class="Code">defparam OSCinst0.NOM_FREQ = "2.5";</pre><pre id="ww1371123" class="Code">endmodule</pre><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1373974" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1373976" class="CellBody"><span></span>This primitive is also available as a schematic symbol. You can add it to your schematic using the Add &gt; Symbol command in the Schematic Editor.</div></td></tr></table></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>