

================================================================
== Vitis HLS Report for 'conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config6_s'
================================================================
* Date:           Wed Apr  2 21:05:06 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        WOMBAT_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.25 ns|  3.984 ns|     1.69 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.500 ns|  12.500 ns|    3|    3|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.98>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_352 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read79" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 4 'read' 'p_read_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_353 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read78" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 5 'read' 'p_read_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_354 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read77" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 6 'read' 'p_read_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_355 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read76" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 7 'read' 'p_read_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_356 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read75" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 8 'read' 'p_read_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_357 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read74" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 9 'read' 'p_read_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_358 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read73" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 10 'read' 'p_read_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_359 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read72" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 11 'read' 'p_read_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_360 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read71" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 12 'read' 'p_read_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read70100 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read70" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 13 'read' 'p_read70100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_364 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read66" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 14 'read' 'p_read_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_365 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read65" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 15 'read' 'p_read_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_366 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read64" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 16 'read' 'p_read_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_367 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read63" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 17 'read' 'p_read_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read6292 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read62" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 18 'read' 'p_read6292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read6191 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read61" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 19 'read' 'p_read6191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read6090 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read60" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 20 'read' 'p_read6090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_368 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read59" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 21 'read' 'p_read_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_369 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read58" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 22 'read' 'p_read_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_370 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read57" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 23 'read' 'p_read_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_371 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read56" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 24 'read' 'p_read_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read5185 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read51" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 25 'read' 'p_read5185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read5084 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read50" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 26 'read' 'p_read5084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_372 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read49" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 27 'read' 'p_read_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_373 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read48" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 28 'read' 'p_read_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_374 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read47" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 29 'read' 'p_read_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_375 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read46" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 30 'read' 'p_read_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_376 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read45" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 31 'read' 'p_read_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_377 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read44" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 32 'read' 'p_read_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read4377 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read43" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 33 'read' 'p_read4377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read4276 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read42" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 34 'read' 'p_read4276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_378 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read37" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 35 'read' 'p_read_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_379 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read36" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 36 'read' 'p_read_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_380 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read35" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 37 'read' 'p_read_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_381 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read34" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 38 'read' 'p_read_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read3371 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read33" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 39 'read' 'p_read3371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read3270 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read32" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 40 'read' 'p_read3270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read3169 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 41 'read' 'p_read3169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read3068 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 42 'read' 'p_read3068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_382 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read29" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 43 'read' 'p_read_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_383 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read28" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 44 'read' 'p_read_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_384 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read27" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 45 'read' 'p_read_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_385 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read26" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 46 'read' 'p_read_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_386 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read25" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 47 'read' 'p_read_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_387 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read24" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 48 'read' 'p_read_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read2361 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read23" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 49 'read' 'p_read2361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read2260 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read22" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 50 'read' 'p_read2260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read2159 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read21" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 51 'read' 'p_read2159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read2058 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read20" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 52 'read' 'p_read2058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_388 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 53 'read' 'p_read_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_389 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 54 'read' 'p_read_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_390 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 55 'read' 'p_read_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_391 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 56 'read' 'p_read_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_392 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 57 'read' 'p_read_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_393 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 58 'read' 'p_read_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read1351 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 59 'read' 'p_read1351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read1250 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 60 'read' 'p_read1250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read1149 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 61 'read' 'p_read1149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_read1048 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 62 'read' 'p_read1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_read947 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 63 'read' 'p_read947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_read846 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 64 'read' 'p_read846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_read745 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 65 'read' 'p_read745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_read644 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 66 'read' 'p_read644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_read543 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 67 'read' 'p_read543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_read442 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 68 'read' 'p_read442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_read341 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 69 'read' 'p_read341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_read240 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 70 'read' 'p_read240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_read139 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 71 'read' 'p_read139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_read38 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 72 'read' 'p_read38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i16 %p_read38"   --->   Operation 73 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (3.72ns)   --->   "%mul_ln1171 = mul i22 %sext_ln717, i22 4194278"   --->   Operation 74 'mul' 'mul_ln1171' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171, i32 6, i32 21"   --->   Operation 75 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (3.72ns)   --->   "%mul_ln717 = mul i22 %sext_ln717, i22 4194269"   --->   Operation 76 'mul' 'mul_ln717' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717, i32 6, i32 21"   --->   Operation 77 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (3.72ns)   --->   "%mul_ln1171_190 = mul i22 %sext_ln717, i22 4194277"   --->   Operation 78 'mul' 'mul_ln1171_190' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln717_286 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_190, i32 6, i32 21"   --->   Operation 79 'partselect' 'trunc_ln717_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read38, i1 0"   --->   Operation 80 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i17 %shl_ln"   --->   Operation 81 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.32ns)   --->   "%sub_ln1171 = sub i18 0, i18 %sext_ln1171"   --->   Operation 82 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln717_287 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171, i32 6, i32 17"   --->   Operation 83 'partselect' 'trunc_ln717_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln717_433 = sext i12 %trunc_ln717_287"   --->   Operation 84 'sext' 'sext_ln717_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln717_434 = sext i16 %p_read139"   --->   Operation 85 'sext' 'sext_ln717_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1171_586 = sext i16 %p_read139"   --->   Operation 86 'sext' 'sext_ln1171_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1171_587 = sext i16 %p_read139"   --->   Operation 87 'sext' 'sext_ln1171_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read139, i3 0"   --->   Operation 88 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1171_588 = sext i19 %shl_ln1171_s"   --->   Operation 89 'sext' 'sext_ln1171_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.34ns)   --->   "%sub_ln1171_540 = sub i20 %sext_ln1171_588, i20 %sext_ln1171_586"   --->   Operation 90 'sub' 'sub_ln1171_540' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln717_288 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_540, i32 6, i32 19"   --->   Operation 91 'partselect' 'trunc_ln717_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read139, i2 0"   --->   Operation 92 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1171_589 = sext i18 %tmp"   --->   Operation 93 'sext' 'sext_ln1171_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.33ns)   --->   "%sub_ln1171_541 = sub i19 %sext_ln1171_587, i19 %sext_ln1171_589"   --->   Operation 94 'sub' 'sub_ln1171_541' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln717_289 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_541, i32 6, i32 18"   --->   Operation 95 'partselect' 'trunc_ln717_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln717_436 = sext i13 %trunc_ln717_289"   --->   Operation 96 'sext' 'sext_ln717_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (3.72ns)   --->   "%mul_ln717_49 = mul i22 %sext_ln717_434, i22 4194267"   --->   Operation 97 'mul' 'mul_ln717_49' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln717_290 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_49, i32 6, i32 21"   --->   Operation 98 'partselect' 'trunc_ln717_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln717_291 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read139, i32 3, i32 15"   --->   Operation 99 'partselect' 'trunc_ln717_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln717_437 = sext i13 %trunc_ln717_291"   --->   Operation 100 'sext' 'sext_ln717_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln717_438 = sext i16 %p_read_393"   --->   Operation 101 'sext' 'sext_ln717_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln717_292 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_393, i32 3, i32 15"   --->   Operation 102 'partselect' 'trunc_ln717_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1171_590 = sext i13 %trunc_ln717_292"   --->   Operation 103 'sext' 'sext_ln1171_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln1171_301 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_393, i3 0"   --->   Operation 104 'bitconcatenate' 'shl_ln1171_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1171_591 = sext i19 %shl_ln1171_301"   --->   Operation 105 'sext' 'sext_ln1171_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.34ns)   --->   "%add_ln1171 = add i20 %sext_ln1171_591, i20 %sext_ln717_438"   --->   Operation 106 'add' 'add_ln1171' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln717_293 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171, i32 6, i32 19"   --->   Operation 107 'partselect' 'trunc_ln717_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln717_294 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_393, i32 6, i32 15"   --->   Operation 108 'partselect' 'trunc_ln717_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1171_592 = sext i10 %trunc_ln717_294"   --->   Operation 109 'sext' 'sext_ln1171_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1171_302 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_393, i1 0"   --->   Operation 110 'bitconcatenate' 'shl_ln1171_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1171_593 = sext i17 %shl_ln1171_302"   --->   Operation 111 'sext' 'sext_ln1171_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.34ns)   --->   "%sub_ln1171_542 = sub i20 %sext_ln1171_591, i20 %sext_ln1171_593"   --->   Operation 112 'sub' 'sub_ln1171_542' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln717_295 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_542, i32 6, i32 19"   --->   Operation 113 'partselect' 'trunc_ln717_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1171_594 = sext i14 %trunc_ln717_295"   --->   Operation 114 'sext' 'sext_ln1171_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1171_595 = sext i16 %p_read_392"   --->   Operation 115 'sext' 'sext_ln1171_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln1171_303 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_392, i3 0"   --->   Operation 116 'bitconcatenate' 'shl_ln1171_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1171_596 = sext i19 %shl_ln1171_303"   --->   Operation 117 'sext' 'sext_ln1171_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln1171_304 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_392, i1 0"   --->   Operation 118 'bitconcatenate' 'shl_ln1171_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1171_597 = sext i17 %shl_ln1171_304"   --->   Operation 119 'sext' 'sext_ln1171_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1171_598 = sext i17 %shl_ln1171_304"   --->   Operation 120 'sext' 'sext_ln1171_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.34ns)   --->   "%sub_ln1171_543 = sub i20 %sext_ln1171_598, i20 %sext_ln1171_596"   --->   Operation 121 'sub' 'sub_ln1171_543' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln717_296 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_543, i32 6, i32 19"   --->   Operation 122 'partselect' 'trunc_ln717_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1171_599 = sext i14 %trunc_ln717_296"   --->   Operation 123 'sext' 'sext_ln1171_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (1.32ns)   --->   "%sub_ln1171_544 = sub i18 0, i18 %sext_ln1171_597"   --->   Operation 124 'sub' 'sub_ln1171_544' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln717_297 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_544, i32 6, i32 17"   --->   Operation 125 'partselect' 'trunc_ln717_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1171_600 = sext i12 %trunc_ln717_297"   --->   Operation 126 'sext' 'sext_ln1171_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (1.34ns)   --->   "%sub_ln1171_545 = sub i20 %sext_ln1171_596, i20 %sext_ln1171_595"   --->   Operation 127 'sub' 'sub_ln1171_545' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln717_298 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_545, i32 6, i32 19"   --->   Operation 128 'partselect' 'trunc_ln717_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln717_440 = sext i14 %trunc_ln717_298"   --->   Operation 129 'sext' 'sext_ln717_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln717_299 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_392, i32 4, i32 15"   --->   Operation 130 'partselect' 'trunc_ln717_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i12 %trunc_ln717_299"   --->   Operation 131 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (1.32ns)   --->   "%add_ln712_2209 = add i14 %sext_ln1171_590, i14 16128"   --->   Operation 132 'add' 'add_ln712_2209' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln712_663 = sext i14 %add_ln712_2209"   --->   Operation 133 'sext' 'sext_ln712_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.32ns)   --->   "%add_ln712_2210 = add i15 %sext_ln712_663, i15 %sext_ln1171_599"   --->   Operation 134 'add' 'add_ln712_2210' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (1.33ns)   --->   "%add_ln712_2213 = add i13 %sext_ln1171_600, i13 7904"   --->   Operation 135 'add' 'add_ln712_2213' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln712_665 = sext i13 %add_ln712_2213"   --->   Operation 136 'sext' 'sext_ln712_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (1.32ns)   --->   "%add_ln712_2214 = add i14 %sext_ln712_665, i14 %sext_ln717_436"   --->   Operation 137 'add' 'add_ln712_2214' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (1.34ns)   --->   "%add_ln712_2217 = add i11 %sext_ln1171_592, i11 256"   --->   Operation 138 'add' 'add_ln712_2217' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln712_667 = sext i11 %add_ln712_2217"   --->   Operation 139 'sext' 'sext_ln712_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (1.32ns)   --->   "%add_ln712_2218 = add i15 %sext_ln712_667, i15 %sext_ln717_440"   --->   Operation 140 'add' 'add_ln712_2218' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (1.32ns)   --->   "%add_ln712_2220 = add i15 %sext_ln1171_594, i15 %sext_ln717_437"   --->   Operation 141 'add' 'add_ln712_2220' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln712_669 = sext i15 %add_ln712_2220"   --->   Operation 142 'sext' 'sext_ln712_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (1.33ns)   --->   "%add_ln712_2221 = add i13 %sext_ln712, i13 32"   --->   Operation 143 'add' 'add_ln712_2221' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln712_670 = sext i13 %add_ln712_2221"   --->   Operation 144 'sext' 'sext_ln712_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.32ns)   --->   "%add_ln712_2222 = add i14 %sext_ln712_670, i14 %sext_ln717_433"   --->   Operation 145 'add' 'add_ln712_2222' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln712_671 = sext i14 %add_ln712_2222"   --->   Operation 146 'sext' 'sext_ln712_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (1.31ns)   --->   "%add_ln712_2223 = add i16 %sext_ln712_671, i16 %sext_ln712_669"   --->   Operation 147 'add' 'add_ln712_2223' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln717_441 = sext i16 %p_read240"   --->   Operation 148 'sext' 'sext_ln717_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (3.72ns)   --->   "%mul_ln1171_191 = mul i22 %sext_ln717_441, i22 4194278"   --->   Operation 149 'mul' 'mul_ln1171_191' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln717_300 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_191, i32 6, i32 21"   --->   Operation 150 'partselect' 'trunc_ln717_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (3.72ns)   --->   "%mul_ln717_50 = mul i22 %sext_ln717_441, i22 4194269"   --->   Operation 151 'mul' 'mul_ln717_50' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln717_301 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_50, i32 6, i32 21"   --->   Operation 152 'partselect' 'trunc_ln717_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (3.72ns)   --->   "%mul_ln1171_192 = mul i22 %sext_ln717_441, i22 4194277"   --->   Operation 153 'mul' 'mul_ln1171_192' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln717_302 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_192, i32 6, i32 21"   --->   Operation 154 'partselect' 'trunc_ln717_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln1171_305 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read240, i1 0"   --->   Operation 155 'bitconcatenate' 'shl_ln1171_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1171_601 = sext i17 %shl_ln1171_305"   --->   Operation 156 'sext' 'sext_ln1171_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (1.32ns)   --->   "%sub_ln1171_546 = sub i18 0, i18 %sext_ln1171_601"   --->   Operation 157 'sub' 'sub_ln1171_546' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln717_303 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_546, i32 6, i32 17"   --->   Operation 158 'partselect' 'trunc_ln717_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln717_442 = sext i12 %trunc_ln717_303"   --->   Operation 159 'sext' 'sext_ln717_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln717_443 = sext i16 %p_read341"   --->   Operation 160 'sext' 'sext_ln717_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1171_602 = sext i16 %p_read341"   --->   Operation 161 'sext' 'sext_ln1171_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln1171_603 = sext i16 %p_read341"   --->   Operation 162 'sext' 'sext_ln1171_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln1171_306 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read341, i3 0"   --->   Operation 163 'bitconcatenate' 'shl_ln1171_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1171_604 = sext i19 %shl_ln1171_306"   --->   Operation 164 'sext' 'sext_ln1171_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.34ns)   --->   "%sub_ln1171_547 = sub i20 %sext_ln1171_604, i20 %sext_ln1171_602"   --->   Operation 165 'sub' 'sub_ln1171_547' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln717_304 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_547, i32 6, i32 19"   --->   Operation 166 'partselect' 'trunc_ln717_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read341, i2 0"   --->   Operation 167 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1171_605 = sext i18 %tmp_s"   --->   Operation 168 'sext' 'sext_ln1171_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (1.33ns)   --->   "%sub_ln1171_548 = sub i19 %sext_ln1171_603, i19 %sext_ln1171_605"   --->   Operation 169 'sub' 'sub_ln1171_548' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln717_305 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_548, i32 6, i32 18"   --->   Operation 170 'partselect' 'trunc_ln717_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln717_445 = sext i13 %trunc_ln717_305"   --->   Operation 171 'sext' 'sext_ln717_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (3.72ns)   --->   "%mul_ln717_51 = mul i22 %sext_ln717_443, i22 4194267"   --->   Operation 172 'mul' 'mul_ln717_51' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln717_306 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_51, i32 6, i32 21"   --->   Operation 173 'partselect' 'trunc_ln717_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln717_307 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read341, i32 3, i32 15"   --->   Operation 174 'partselect' 'trunc_ln717_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln717_446 = sext i13 %trunc_ln717_307"   --->   Operation 175 'sext' 'sext_ln717_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln717_447 = sext i16 %p_read_391"   --->   Operation 176 'sext' 'sext_ln717_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln717_308 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_391, i32 3, i32 15"   --->   Operation 177 'partselect' 'trunc_ln717_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1171_606 = sext i13 %trunc_ln717_308"   --->   Operation 178 'sext' 'sext_ln1171_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln1171_307 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_391, i3 0"   --->   Operation 179 'bitconcatenate' 'shl_ln1171_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1171_607 = sext i19 %shl_ln1171_307"   --->   Operation 180 'sext' 'sext_ln1171_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (1.34ns)   --->   "%add_ln1171_97 = add i20 %sext_ln1171_607, i20 %sext_ln717_447"   --->   Operation 181 'add' 'add_ln1171_97' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln717_309 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_97, i32 6, i32 19"   --->   Operation 182 'partselect' 'trunc_ln717_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln717_310 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_391, i32 6, i32 15"   --->   Operation 183 'partselect' 'trunc_ln717_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1171_608 = sext i10 %trunc_ln717_310"   --->   Operation 184 'sext' 'sext_ln1171_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln1171_308 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_391, i1 0"   --->   Operation 185 'bitconcatenate' 'shl_ln1171_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1171_609 = sext i17 %shl_ln1171_308"   --->   Operation 186 'sext' 'sext_ln1171_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (1.34ns)   --->   "%sub_ln1171_549 = sub i20 %sext_ln1171_607, i20 %sext_ln1171_609"   --->   Operation 187 'sub' 'sub_ln1171_549' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln717_311 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_549, i32 6, i32 19"   --->   Operation 188 'partselect' 'trunc_ln717_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1171_610 = sext i14 %trunc_ln717_311"   --->   Operation 189 'sext' 'sext_ln1171_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1171_611 = sext i16 %p_read_390"   --->   Operation 190 'sext' 'sext_ln1171_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln1171_309 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_390, i3 0"   --->   Operation 191 'bitconcatenate' 'shl_ln1171_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1171_612 = sext i19 %shl_ln1171_309"   --->   Operation 192 'sext' 'sext_ln1171_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%shl_ln1171_310 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_390, i1 0"   --->   Operation 193 'bitconcatenate' 'shl_ln1171_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1171_613 = sext i17 %shl_ln1171_310"   --->   Operation 194 'sext' 'sext_ln1171_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln1171_614 = sext i17 %shl_ln1171_310"   --->   Operation 195 'sext' 'sext_ln1171_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (1.34ns)   --->   "%sub_ln1171_550 = sub i20 %sext_ln1171_614, i20 %sext_ln1171_612"   --->   Operation 196 'sub' 'sub_ln1171_550' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln717_312 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_550, i32 6, i32 19"   --->   Operation 197 'partselect' 'trunc_ln717_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1171_615 = sext i14 %trunc_ln717_312"   --->   Operation 198 'sext' 'sext_ln1171_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (1.32ns)   --->   "%sub_ln1171_551 = sub i18 0, i18 %sext_ln1171_613"   --->   Operation 199 'sub' 'sub_ln1171_551' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln717_313 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_551, i32 6, i32 17"   --->   Operation 200 'partselect' 'trunc_ln717_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1171_616 = sext i12 %trunc_ln717_313"   --->   Operation 201 'sext' 'sext_ln1171_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (1.34ns)   --->   "%sub_ln1171_552 = sub i20 %sext_ln1171_612, i20 %sext_ln1171_611"   --->   Operation 202 'sub' 'sub_ln1171_552' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln717_314 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_552, i32 6, i32 19"   --->   Operation 203 'partselect' 'trunc_ln717_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln717_449 = sext i14 %trunc_ln717_314"   --->   Operation 204 'sext' 'sext_ln717_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln717_315 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_390, i32 4, i32 15"   --->   Operation 205 'partselect' 'trunc_ln717_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln712_672 = sext i12 %trunc_ln717_315"   --->   Operation 206 'sext' 'sext_ln712_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (1.32ns)   --->   "%add_ln712_2225 = add i14 %sext_ln1171_606, i14 16128"   --->   Operation 207 'add' 'add_ln712_2225' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln712_673 = sext i14 %add_ln712_2225"   --->   Operation 208 'sext' 'sext_ln712_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (1.32ns)   --->   "%add_ln712_2226 = add i15 %sext_ln712_673, i15 %sext_ln1171_615"   --->   Operation 209 'add' 'add_ln712_2226' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (1.33ns)   --->   "%add_ln712_2229 = add i13 %sext_ln1171_616, i13 7904"   --->   Operation 210 'add' 'add_ln712_2229' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln712_675 = sext i13 %add_ln712_2229"   --->   Operation 211 'sext' 'sext_ln712_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (1.32ns)   --->   "%add_ln712_2230 = add i14 %sext_ln712_675, i14 %sext_ln717_445"   --->   Operation 212 'add' 'add_ln712_2230' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (1.34ns)   --->   "%add_ln712_2233 = add i11 %sext_ln1171_608, i11 256"   --->   Operation 213 'add' 'add_ln712_2233' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln712_677 = sext i11 %add_ln712_2233"   --->   Operation 214 'sext' 'sext_ln712_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (1.32ns)   --->   "%add_ln712_2234 = add i15 %sext_ln712_677, i15 %sext_ln717_449"   --->   Operation 215 'add' 'add_ln712_2234' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (1.32ns)   --->   "%add_ln712_2236 = add i15 %sext_ln1171_610, i15 %sext_ln717_446"   --->   Operation 216 'add' 'add_ln712_2236' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln712_679 = sext i15 %add_ln712_2236"   --->   Operation 217 'sext' 'sext_ln712_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (1.33ns)   --->   "%add_ln712_2237 = add i13 %sext_ln712_672, i13 32"   --->   Operation 218 'add' 'add_ln712_2237' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln712_680 = sext i13 %add_ln712_2237"   --->   Operation 219 'sext' 'sext_ln712_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (1.32ns)   --->   "%add_ln712_2238 = add i14 %sext_ln712_680, i14 %sext_ln717_442"   --->   Operation 220 'add' 'add_ln712_2238' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln712_681 = sext i14 %add_ln712_2238"   --->   Operation 221 'sext' 'sext_ln712_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (1.31ns)   --->   "%add_ln712_2239 = add i16 %sext_ln712_681, i16 %sext_ln712_679"   --->   Operation 222 'add' 'add_ln712_2239' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln717_450 = sext i16 %p_read442"   --->   Operation 223 'sext' 'sext_ln717_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (3.72ns)   --->   "%mul_ln1171_193 = mul i22 %sext_ln717_450, i22 4194278"   --->   Operation 224 'mul' 'mul_ln1171_193' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln717_316 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_193, i32 6, i32 21"   --->   Operation 225 'partselect' 'trunc_ln717_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (3.72ns)   --->   "%mul_ln717_52 = mul i22 %sext_ln717_450, i22 4194269"   --->   Operation 226 'mul' 'mul_ln717_52' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln717_317 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_52, i32 6, i32 21"   --->   Operation 227 'partselect' 'trunc_ln717_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (3.72ns)   --->   "%mul_ln1171_194 = mul i22 %sext_ln717_450, i22 4194277"   --->   Operation 228 'mul' 'mul_ln1171_194' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln717_318 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_194, i32 6, i32 21"   --->   Operation 229 'partselect' 'trunc_ln717_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln1171_311 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read442, i1 0"   --->   Operation 230 'bitconcatenate' 'shl_ln1171_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1171_617 = sext i17 %shl_ln1171_311"   --->   Operation 231 'sext' 'sext_ln1171_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (1.32ns)   --->   "%sub_ln1171_553 = sub i18 0, i18 %sext_ln1171_617"   --->   Operation 232 'sub' 'sub_ln1171_553' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln717_319 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_553, i32 6, i32 17"   --->   Operation 233 'partselect' 'trunc_ln717_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln717_451 = sext i12 %trunc_ln717_319"   --->   Operation 234 'sext' 'sext_ln717_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln717_452 = sext i16 %p_read543"   --->   Operation 235 'sext' 'sext_ln717_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1171_618 = sext i16 %p_read543"   --->   Operation 236 'sext' 'sext_ln1171_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1171_619 = sext i16 %p_read543"   --->   Operation 237 'sext' 'sext_ln1171_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%shl_ln1171_312 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read543, i3 0"   --->   Operation 238 'bitconcatenate' 'shl_ln1171_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1171_620 = sext i19 %shl_ln1171_312"   --->   Operation 239 'sext' 'sext_ln1171_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (1.34ns)   --->   "%sub_ln1171_554 = sub i20 %sext_ln1171_620, i20 %sext_ln1171_618"   --->   Operation 240 'sub' 'sub_ln1171_554' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln717_320 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_554, i32 6, i32 19"   --->   Operation 241 'partselect' 'trunc_ln717_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_151 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read543, i2 0"   --->   Operation 242 'bitconcatenate' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1171_621 = sext i18 %tmp_151"   --->   Operation 243 'sext' 'sext_ln1171_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (1.33ns)   --->   "%sub_ln1171_555 = sub i19 %sext_ln1171_619, i19 %sext_ln1171_621"   --->   Operation 244 'sub' 'sub_ln1171_555' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln717_321 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_555, i32 6, i32 18"   --->   Operation 245 'partselect' 'trunc_ln717_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln717_454 = sext i13 %trunc_ln717_321"   --->   Operation 246 'sext' 'sext_ln717_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (3.72ns)   --->   "%mul_ln717_53 = mul i22 %sext_ln717_452, i22 4194267"   --->   Operation 247 'mul' 'mul_ln717_53' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln717_322 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_53, i32 6, i32 21"   --->   Operation 248 'partselect' 'trunc_ln717_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln717_323 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read543, i32 3, i32 15"   --->   Operation 249 'partselect' 'trunc_ln717_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln717_455 = sext i13 %trunc_ln717_323"   --->   Operation 250 'sext' 'sext_ln717_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln717_456 = sext i16 %p_read_389"   --->   Operation 251 'sext' 'sext_ln717_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln717_324 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_389, i32 3, i32 15"   --->   Operation 252 'partselect' 'trunc_ln717_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1171_622 = sext i13 %trunc_ln717_324"   --->   Operation 253 'sext' 'sext_ln1171_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%shl_ln1171_313 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_389, i3 0"   --->   Operation 254 'bitconcatenate' 'shl_ln1171_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1171_623 = sext i19 %shl_ln1171_313"   --->   Operation 255 'sext' 'sext_ln1171_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (1.34ns)   --->   "%add_ln1171_98 = add i20 %sext_ln1171_623, i20 %sext_ln717_456"   --->   Operation 256 'add' 'add_ln1171_98' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln717_325 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_98, i32 6, i32 19"   --->   Operation 257 'partselect' 'trunc_ln717_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln717_326 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_389, i32 6, i32 15"   --->   Operation 258 'partselect' 'trunc_ln717_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1171_624 = sext i10 %trunc_ln717_326"   --->   Operation 259 'sext' 'sext_ln1171_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%shl_ln1171_314 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_389, i1 0"   --->   Operation 260 'bitconcatenate' 'shl_ln1171_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1171_625 = sext i17 %shl_ln1171_314"   --->   Operation 261 'sext' 'sext_ln1171_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (1.34ns)   --->   "%sub_ln1171_556 = sub i20 %sext_ln1171_623, i20 %sext_ln1171_625"   --->   Operation 262 'sub' 'sub_ln1171_556' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln717_327 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_556, i32 6, i32 19"   --->   Operation 263 'partselect' 'trunc_ln717_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1171_626 = sext i14 %trunc_ln717_327"   --->   Operation 264 'sext' 'sext_ln1171_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln1171_627 = sext i16 %p_read_388"   --->   Operation 265 'sext' 'sext_ln1171_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln1171_315 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_388, i3 0"   --->   Operation 266 'bitconcatenate' 'shl_ln1171_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1171_628 = sext i19 %shl_ln1171_315"   --->   Operation 267 'sext' 'sext_ln1171_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln1171_316 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_388, i1 0"   --->   Operation 268 'bitconcatenate' 'shl_ln1171_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1171_629 = sext i17 %shl_ln1171_316"   --->   Operation 269 'sext' 'sext_ln1171_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1171_630 = sext i17 %shl_ln1171_316"   --->   Operation 270 'sext' 'sext_ln1171_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (1.34ns)   --->   "%sub_ln1171_557 = sub i20 %sext_ln1171_630, i20 %sext_ln1171_628"   --->   Operation 271 'sub' 'sub_ln1171_557' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln717_328 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_557, i32 6, i32 19"   --->   Operation 272 'partselect' 'trunc_ln717_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1171_631 = sext i14 %trunc_ln717_328"   --->   Operation 273 'sext' 'sext_ln1171_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (1.32ns)   --->   "%sub_ln1171_558 = sub i18 0, i18 %sext_ln1171_629"   --->   Operation 274 'sub' 'sub_ln1171_558' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln717_329 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_558, i32 6, i32 17"   --->   Operation 275 'partselect' 'trunc_ln717_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1171_632 = sext i12 %trunc_ln717_329"   --->   Operation 276 'sext' 'sext_ln1171_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (1.34ns)   --->   "%sub_ln1171_559 = sub i20 %sext_ln1171_628, i20 %sext_ln1171_627"   --->   Operation 277 'sub' 'sub_ln1171_559' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln717_330 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_559, i32 6, i32 19"   --->   Operation 278 'partselect' 'trunc_ln717_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln717_458 = sext i14 %trunc_ln717_330"   --->   Operation 279 'sext' 'sext_ln717_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln717_331 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_388, i32 4, i32 15"   --->   Operation 280 'partselect' 'trunc_ln717_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln712_682 = sext i12 %trunc_ln717_331"   --->   Operation 281 'sext' 'sext_ln712_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (1.32ns)   --->   "%add_ln712_2241 = add i14 %sext_ln1171_622, i14 16128"   --->   Operation 282 'add' 'add_ln712_2241' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln712_683 = sext i14 %add_ln712_2241"   --->   Operation 283 'sext' 'sext_ln712_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (1.32ns)   --->   "%add_ln712_2242 = add i15 %sext_ln712_683, i15 %sext_ln1171_631"   --->   Operation 284 'add' 'add_ln712_2242' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (1.33ns)   --->   "%add_ln712_2245 = add i13 %sext_ln1171_632, i13 7904"   --->   Operation 285 'add' 'add_ln712_2245' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln712_685 = sext i13 %add_ln712_2245"   --->   Operation 286 'sext' 'sext_ln712_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (1.32ns)   --->   "%add_ln712_2246 = add i14 %sext_ln712_685, i14 %sext_ln717_454"   --->   Operation 287 'add' 'add_ln712_2246' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (1.34ns)   --->   "%add_ln712_2249 = add i11 %sext_ln1171_624, i11 256"   --->   Operation 288 'add' 'add_ln712_2249' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln712_687 = sext i11 %add_ln712_2249"   --->   Operation 289 'sext' 'sext_ln712_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (1.32ns)   --->   "%add_ln712_2250 = add i15 %sext_ln712_687, i15 %sext_ln717_458"   --->   Operation 290 'add' 'add_ln712_2250' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (1.32ns)   --->   "%add_ln712_2252 = add i15 %sext_ln1171_626, i15 %sext_ln717_455"   --->   Operation 291 'add' 'add_ln712_2252' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln712_689 = sext i15 %add_ln712_2252"   --->   Operation 292 'sext' 'sext_ln712_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (1.33ns)   --->   "%add_ln712_2253 = add i13 %sext_ln712_682, i13 32"   --->   Operation 293 'add' 'add_ln712_2253' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln712_690 = sext i13 %add_ln712_2253"   --->   Operation 294 'sext' 'sext_ln712_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (1.32ns)   --->   "%add_ln712_2254 = add i14 %sext_ln712_690, i14 %sext_ln717_451"   --->   Operation 295 'add' 'add_ln712_2254' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln712_691 = sext i14 %add_ln712_2254"   --->   Operation 296 'sext' 'sext_ln712_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (1.31ns)   --->   "%add_ln712_2255 = add i16 %sext_ln712_691, i16 %sext_ln712_689"   --->   Operation 297 'add' 'add_ln712_2255' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln717_459 = sext i16 %p_read644"   --->   Operation 298 'sext' 'sext_ln717_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (3.72ns)   --->   "%mul_ln1171_195 = mul i22 %sext_ln717_459, i22 4194278"   --->   Operation 299 'mul' 'mul_ln1171_195' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln717_332 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_195, i32 6, i32 21"   --->   Operation 300 'partselect' 'trunc_ln717_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (3.72ns)   --->   "%mul_ln717_54 = mul i22 %sext_ln717_459, i22 4194269"   --->   Operation 301 'mul' 'mul_ln717_54' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln717_333 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_54, i32 6, i32 21"   --->   Operation 302 'partselect' 'trunc_ln717_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (3.72ns)   --->   "%mul_ln1171_196 = mul i22 %sext_ln717_459, i22 4194277"   --->   Operation 303 'mul' 'mul_ln1171_196' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln717_334 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_196, i32 6, i32 21"   --->   Operation 304 'partselect' 'trunc_ln717_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%shl_ln1171_317 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read644, i1 0"   --->   Operation 305 'bitconcatenate' 'shl_ln1171_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln1171_633 = sext i17 %shl_ln1171_317"   --->   Operation 306 'sext' 'sext_ln1171_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (1.32ns)   --->   "%sub_ln1171_560 = sub i18 0, i18 %sext_ln1171_633"   --->   Operation 307 'sub' 'sub_ln1171_560' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln717_335 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_560, i32 6, i32 17"   --->   Operation 308 'partselect' 'trunc_ln717_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln717_460 = sext i12 %trunc_ln717_335"   --->   Operation 309 'sext' 'sext_ln717_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln717_461 = sext i16 %p_read745"   --->   Operation 310 'sext' 'sext_ln717_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1171_634 = sext i16 %p_read745"   --->   Operation 311 'sext' 'sext_ln1171_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln1171_635 = sext i16 %p_read745"   --->   Operation 312 'sext' 'sext_ln1171_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln1171_318 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read745, i3 0"   --->   Operation 313 'bitconcatenate' 'shl_ln1171_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1171_636 = sext i19 %shl_ln1171_318"   --->   Operation 314 'sext' 'sext_ln1171_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (1.34ns)   --->   "%sub_ln1171_561 = sub i20 %sext_ln1171_636, i20 %sext_ln1171_634"   --->   Operation 315 'sub' 'sub_ln1171_561' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln717_336 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_561, i32 6, i32 19"   --->   Operation 316 'partselect' 'trunc_ln717_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_152 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read745, i2 0"   --->   Operation 317 'bitconcatenate' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1171_637 = sext i18 %tmp_152"   --->   Operation 318 'sext' 'sext_ln1171_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (1.33ns)   --->   "%sub_ln1171_562 = sub i19 %sext_ln1171_635, i19 %sext_ln1171_637"   --->   Operation 319 'sub' 'sub_ln1171_562' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln717_337 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_562, i32 6, i32 18"   --->   Operation 320 'partselect' 'trunc_ln717_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln717_463 = sext i13 %trunc_ln717_337"   --->   Operation 321 'sext' 'sext_ln717_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (3.72ns)   --->   "%mul_ln717_55 = mul i22 %sext_ln717_461, i22 4194267"   --->   Operation 322 'mul' 'mul_ln717_55' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln717_338 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_55, i32 6, i32 21"   --->   Operation 323 'partselect' 'trunc_ln717_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln717_339 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read745, i32 3, i32 15"   --->   Operation 324 'partselect' 'trunc_ln717_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln717_464 = sext i13 %trunc_ln717_339"   --->   Operation 325 'sext' 'sext_ln717_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln717_465 = sext i16 %p_read2058"   --->   Operation 326 'sext' 'sext_ln717_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln717_340 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read2058, i32 3, i32 15"   --->   Operation 327 'partselect' 'trunc_ln717_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln1171_638 = sext i13 %trunc_ln717_340"   --->   Operation 328 'sext' 'sext_ln1171_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%shl_ln1171_319 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read2058, i3 0"   --->   Operation 329 'bitconcatenate' 'shl_ln1171_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln1171_639 = sext i19 %shl_ln1171_319"   --->   Operation 330 'sext' 'sext_ln1171_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (1.34ns)   --->   "%add_ln1171_99 = add i20 %sext_ln1171_639, i20 %sext_ln717_465"   --->   Operation 331 'add' 'add_ln1171_99' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln717_341 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_99, i32 6, i32 19"   --->   Operation 332 'partselect' 'trunc_ln717_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln717_342 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read2058, i32 6, i32 15"   --->   Operation 333 'partselect' 'trunc_ln717_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1171_640 = sext i10 %trunc_ln717_342"   --->   Operation 334 'sext' 'sext_ln1171_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%shl_ln1171_320 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read2058, i1 0"   --->   Operation 335 'bitconcatenate' 'shl_ln1171_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln1171_641 = sext i17 %shl_ln1171_320"   --->   Operation 336 'sext' 'sext_ln1171_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (1.34ns)   --->   "%sub_ln1171_563 = sub i20 %sext_ln1171_639, i20 %sext_ln1171_641"   --->   Operation 337 'sub' 'sub_ln1171_563' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln717_343 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_563, i32 6, i32 19"   --->   Operation 338 'partselect' 'trunc_ln717_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln1171_642 = sext i14 %trunc_ln717_343"   --->   Operation 339 'sext' 'sext_ln1171_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln1171_643 = sext i16 %p_read2159"   --->   Operation 340 'sext' 'sext_ln1171_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%shl_ln1171_321 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read2159, i3 0"   --->   Operation 341 'bitconcatenate' 'shl_ln1171_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln1171_644 = sext i19 %shl_ln1171_321"   --->   Operation 342 'sext' 'sext_ln1171_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%shl_ln1171_322 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read2159, i1 0"   --->   Operation 343 'bitconcatenate' 'shl_ln1171_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln1171_645 = sext i17 %shl_ln1171_322"   --->   Operation 344 'sext' 'sext_ln1171_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln1171_646 = sext i17 %shl_ln1171_322"   --->   Operation 345 'sext' 'sext_ln1171_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (1.34ns)   --->   "%sub_ln1171_564 = sub i20 %sext_ln1171_646, i20 %sext_ln1171_644"   --->   Operation 346 'sub' 'sub_ln1171_564' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln717_344 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_564, i32 6, i32 19"   --->   Operation 347 'partselect' 'trunc_ln717_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln1171_647 = sext i14 %trunc_ln717_344"   --->   Operation 348 'sext' 'sext_ln1171_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (1.32ns)   --->   "%sub_ln1171_565 = sub i18 0, i18 %sext_ln1171_645"   --->   Operation 349 'sub' 'sub_ln1171_565' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln717_345 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_565, i32 6, i32 17"   --->   Operation 350 'partselect' 'trunc_ln717_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln1171_648 = sext i12 %trunc_ln717_345"   --->   Operation 351 'sext' 'sext_ln1171_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (1.34ns)   --->   "%sub_ln1171_566 = sub i20 %sext_ln1171_644, i20 %sext_ln1171_643"   --->   Operation 352 'sub' 'sub_ln1171_566' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln717_346 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_566, i32 6, i32 19"   --->   Operation 353 'partselect' 'trunc_ln717_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln717_467 = sext i14 %trunc_ln717_346"   --->   Operation 354 'sext' 'sext_ln717_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln717_347 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read2159, i32 4, i32 15"   --->   Operation 355 'partselect' 'trunc_ln717_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln712_692 = sext i12 %trunc_ln717_347"   --->   Operation 356 'sext' 'sext_ln712_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (1.32ns)   --->   "%add_ln712_2257 = add i14 %sext_ln1171_638, i14 16128"   --->   Operation 357 'add' 'add_ln712_2257' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln712_693 = sext i14 %add_ln712_2257"   --->   Operation 358 'sext' 'sext_ln712_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (1.32ns)   --->   "%add_ln712_2258 = add i15 %sext_ln712_693, i15 %sext_ln1171_647"   --->   Operation 359 'add' 'add_ln712_2258' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (1.33ns)   --->   "%add_ln712_2261 = add i13 %sext_ln1171_648, i13 7904"   --->   Operation 360 'add' 'add_ln712_2261' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln712_695 = sext i13 %add_ln712_2261"   --->   Operation 361 'sext' 'sext_ln712_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (1.32ns)   --->   "%add_ln712_2262 = add i14 %sext_ln712_695, i14 %sext_ln717_463"   --->   Operation 362 'add' 'add_ln712_2262' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (1.34ns)   --->   "%add_ln712_2265 = add i11 %sext_ln1171_640, i11 256"   --->   Operation 363 'add' 'add_ln712_2265' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln712_697 = sext i11 %add_ln712_2265"   --->   Operation 364 'sext' 'sext_ln712_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (1.32ns)   --->   "%add_ln712_2266 = add i15 %sext_ln712_697, i15 %sext_ln717_467"   --->   Operation 365 'add' 'add_ln712_2266' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (1.32ns)   --->   "%add_ln712_2268 = add i15 %sext_ln1171_642, i15 %sext_ln717_464"   --->   Operation 366 'add' 'add_ln712_2268' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln712_699 = sext i15 %add_ln712_2268"   --->   Operation 367 'sext' 'sext_ln712_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (1.33ns)   --->   "%add_ln712_2269 = add i13 %sext_ln712_692, i13 32"   --->   Operation 368 'add' 'add_ln712_2269' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln712_700 = sext i13 %add_ln712_2269"   --->   Operation 369 'sext' 'sext_ln712_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (1.32ns)   --->   "%add_ln712_2270 = add i14 %sext_ln712_700, i14 %sext_ln717_460"   --->   Operation 370 'add' 'add_ln712_2270' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln712_701 = sext i14 %add_ln712_2270"   --->   Operation 371 'sext' 'sext_ln712_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (1.31ns)   --->   "%add_ln712_2271 = add i16 %sext_ln712_701, i16 %sext_ln712_699"   --->   Operation 372 'add' 'add_ln712_2271' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln717_468 = sext i16 %p_read846"   --->   Operation 373 'sext' 'sext_ln717_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (3.72ns)   --->   "%mul_ln1171_197 = mul i22 %sext_ln717_468, i22 4194278"   --->   Operation 374 'mul' 'mul_ln1171_197' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln717_348 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_197, i32 6, i32 21"   --->   Operation 375 'partselect' 'trunc_ln717_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (3.72ns)   --->   "%mul_ln717_56 = mul i22 %sext_ln717_468, i22 4194269"   --->   Operation 376 'mul' 'mul_ln717_56' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln717_349 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_56, i32 6, i32 21"   --->   Operation 377 'partselect' 'trunc_ln717_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (3.72ns)   --->   "%mul_ln1171_198 = mul i22 %sext_ln717_468, i22 4194277"   --->   Operation 378 'mul' 'mul_ln1171_198' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln717_350 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_198, i32 6, i32 21"   --->   Operation 379 'partselect' 'trunc_ln717_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%shl_ln1171_323 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read846, i1 0"   --->   Operation 380 'bitconcatenate' 'shl_ln1171_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln1171_649 = sext i17 %shl_ln1171_323"   --->   Operation 381 'sext' 'sext_ln1171_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (1.32ns)   --->   "%sub_ln1171_567 = sub i18 0, i18 %sext_ln1171_649"   --->   Operation 382 'sub' 'sub_ln1171_567' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln717_351 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_567, i32 6, i32 17"   --->   Operation 383 'partselect' 'trunc_ln717_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln717_469 = sext i12 %trunc_ln717_351"   --->   Operation 384 'sext' 'sext_ln717_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln717_470 = sext i16 %p_read947"   --->   Operation 385 'sext' 'sext_ln717_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1171_650 = sext i16 %p_read947"   --->   Operation 386 'sext' 'sext_ln1171_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln1171_651 = sext i16 %p_read947"   --->   Operation 387 'sext' 'sext_ln1171_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%shl_ln1171_324 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read947, i3 0"   --->   Operation 388 'bitconcatenate' 'shl_ln1171_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln1171_652 = sext i19 %shl_ln1171_324"   --->   Operation 389 'sext' 'sext_ln1171_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (1.34ns)   --->   "%sub_ln1171_568 = sub i20 %sext_ln1171_652, i20 %sext_ln1171_650"   --->   Operation 390 'sub' 'sub_ln1171_568' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln717_352 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_568, i32 6, i32 19"   --->   Operation 391 'partselect' 'trunc_ln717_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_153 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read947, i2 0"   --->   Operation 392 'bitconcatenate' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1171_653 = sext i18 %tmp_153"   --->   Operation 393 'sext' 'sext_ln1171_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (1.33ns)   --->   "%sub_ln1171_569 = sub i19 %sext_ln1171_651, i19 %sext_ln1171_653"   --->   Operation 394 'sub' 'sub_ln1171_569' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln717_353 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_569, i32 6, i32 18"   --->   Operation 395 'partselect' 'trunc_ln717_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln717_472 = sext i13 %trunc_ln717_353"   --->   Operation 396 'sext' 'sext_ln717_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (3.72ns)   --->   "%mul_ln717_57 = mul i22 %sext_ln717_470, i22 4194267"   --->   Operation 397 'mul' 'mul_ln717_57' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln717_354 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_57, i32 6, i32 21"   --->   Operation 398 'partselect' 'trunc_ln717_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln717_355 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read947, i32 3, i32 15"   --->   Operation 399 'partselect' 'trunc_ln717_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln717_473 = sext i13 %trunc_ln717_355"   --->   Operation 400 'sext' 'sext_ln717_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln717_474 = sext i16 %p_read2260"   --->   Operation 401 'sext' 'sext_ln717_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln717_356 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read2260, i32 3, i32 15"   --->   Operation 402 'partselect' 'trunc_ln717_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln1171_654 = sext i13 %trunc_ln717_356"   --->   Operation 403 'sext' 'sext_ln1171_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%shl_ln1171_325 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read2260, i3 0"   --->   Operation 404 'bitconcatenate' 'shl_ln1171_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln1171_655 = sext i19 %shl_ln1171_325"   --->   Operation 405 'sext' 'sext_ln1171_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (1.34ns)   --->   "%add_ln1171_100 = add i20 %sext_ln1171_655, i20 %sext_ln717_474"   --->   Operation 406 'add' 'add_ln1171_100' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln717_357 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_100, i32 6, i32 19"   --->   Operation 407 'partselect' 'trunc_ln717_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln717_358 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read2260, i32 6, i32 15"   --->   Operation 408 'partselect' 'trunc_ln717_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln1171_656 = sext i10 %trunc_ln717_358"   --->   Operation 409 'sext' 'sext_ln1171_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%shl_ln1171_326 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read2260, i1 0"   --->   Operation 410 'bitconcatenate' 'shl_ln1171_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln1171_657 = sext i17 %shl_ln1171_326"   --->   Operation 411 'sext' 'sext_ln1171_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (1.34ns)   --->   "%sub_ln1171_570 = sub i20 %sext_ln1171_655, i20 %sext_ln1171_657"   --->   Operation 412 'sub' 'sub_ln1171_570' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln717_359 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_570, i32 6, i32 19"   --->   Operation 413 'partselect' 'trunc_ln717_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln1171_658 = sext i14 %trunc_ln717_359"   --->   Operation 414 'sext' 'sext_ln1171_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln1171_659 = sext i16 %p_read2361"   --->   Operation 415 'sext' 'sext_ln1171_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%shl_ln1171_327 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read2361, i3 0"   --->   Operation 416 'bitconcatenate' 'shl_ln1171_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln1171_660 = sext i19 %shl_ln1171_327"   --->   Operation 417 'sext' 'sext_ln1171_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%shl_ln1171_328 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read2361, i1 0"   --->   Operation 418 'bitconcatenate' 'shl_ln1171_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln1171_661 = sext i17 %shl_ln1171_328"   --->   Operation 419 'sext' 'sext_ln1171_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln1171_662 = sext i17 %shl_ln1171_328"   --->   Operation 420 'sext' 'sext_ln1171_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (1.34ns)   --->   "%sub_ln1171_571 = sub i20 %sext_ln1171_662, i20 %sext_ln1171_660"   --->   Operation 421 'sub' 'sub_ln1171_571' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln717_360 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_571, i32 6, i32 19"   --->   Operation 422 'partselect' 'trunc_ln717_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln1171_663 = sext i14 %trunc_ln717_360"   --->   Operation 423 'sext' 'sext_ln1171_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (1.32ns)   --->   "%sub_ln1171_572 = sub i18 0, i18 %sext_ln1171_661"   --->   Operation 424 'sub' 'sub_ln1171_572' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln717_361 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_572, i32 6, i32 17"   --->   Operation 425 'partselect' 'trunc_ln717_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln1171_664 = sext i12 %trunc_ln717_361"   --->   Operation 426 'sext' 'sext_ln1171_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (1.34ns)   --->   "%sub_ln1171_573 = sub i20 %sext_ln1171_660, i20 %sext_ln1171_659"   --->   Operation 427 'sub' 'sub_ln1171_573' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln717_362 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_573, i32 6, i32 19"   --->   Operation 428 'partselect' 'trunc_ln717_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln717_476 = sext i14 %trunc_ln717_362"   --->   Operation 429 'sext' 'sext_ln717_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln717_363 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read2361, i32 4, i32 15"   --->   Operation 430 'partselect' 'trunc_ln717_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln712_702 = sext i12 %trunc_ln717_363"   --->   Operation 431 'sext' 'sext_ln712_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (1.32ns)   --->   "%add_ln712_2273 = add i14 %sext_ln1171_654, i14 16128"   --->   Operation 432 'add' 'add_ln712_2273' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln712_703 = sext i14 %add_ln712_2273"   --->   Operation 433 'sext' 'sext_ln712_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (1.32ns)   --->   "%add_ln712_2274 = add i15 %sext_ln712_703, i15 %sext_ln1171_663"   --->   Operation 434 'add' 'add_ln712_2274' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (1.33ns)   --->   "%add_ln712_2277 = add i13 %sext_ln1171_664, i13 7904"   --->   Operation 435 'add' 'add_ln712_2277' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln712_705 = sext i13 %add_ln712_2277"   --->   Operation 436 'sext' 'sext_ln712_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (1.32ns)   --->   "%add_ln712_2278 = add i14 %sext_ln712_705, i14 %sext_ln717_472"   --->   Operation 437 'add' 'add_ln712_2278' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (1.34ns)   --->   "%add_ln712_2281 = add i11 %sext_ln1171_656, i11 256"   --->   Operation 438 'add' 'add_ln712_2281' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln712_707 = sext i11 %add_ln712_2281"   --->   Operation 439 'sext' 'sext_ln712_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (1.32ns)   --->   "%add_ln712_2282 = add i15 %sext_ln712_707, i15 %sext_ln717_476"   --->   Operation 440 'add' 'add_ln712_2282' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (1.32ns)   --->   "%add_ln712_2284 = add i15 %sext_ln1171_658, i15 %sext_ln717_473"   --->   Operation 441 'add' 'add_ln712_2284' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln712_709 = sext i15 %add_ln712_2284"   --->   Operation 442 'sext' 'sext_ln712_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (1.33ns)   --->   "%add_ln712_2285 = add i13 %sext_ln712_702, i13 32"   --->   Operation 443 'add' 'add_ln712_2285' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln712_710 = sext i13 %add_ln712_2285"   --->   Operation 444 'sext' 'sext_ln712_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (1.32ns)   --->   "%add_ln712_2286 = add i14 %sext_ln712_710, i14 %sext_ln717_469"   --->   Operation 445 'add' 'add_ln712_2286' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln712_711 = sext i14 %add_ln712_2286"   --->   Operation 446 'sext' 'sext_ln712_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (1.31ns)   --->   "%add_ln712_2287 = add i16 %sext_ln712_711, i16 %sext_ln712_709"   --->   Operation 447 'add' 'add_ln712_2287' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln717_477 = sext i16 %p_read1048"   --->   Operation 448 'sext' 'sext_ln717_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (3.72ns)   --->   "%mul_ln1171_199 = mul i22 %sext_ln717_477, i22 4194278"   --->   Operation 449 'mul' 'mul_ln1171_199' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln717_364 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_199, i32 6, i32 21"   --->   Operation 450 'partselect' 'trunc_ln717_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (3.72ns)   --->   "%mul_ln717_58 = mul i22 %sext_ln717_477, i22 4194269"   --->   Operation 451 'mul' 'mul_ln717_58' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln717_365 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_58, i32 6, i32 21"   --->   Operation 452 'partselect' 'trunc_ln717_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (3.72ns)   --->   "%mul_ln1171_200 = mul i22 %sext_ln717_477, i22 4194277"   --->   Operation 453 'mul' 'mul_ln1171_200' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln717_366 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_200, i32 6, i32 21"   --->   Operation 454 'partselect' 'trunc_ln717_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%shl_ln1171_329 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read1048, i1 0"   --->   Operation 455 'bitconcatenate' 'shl_ln1171_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln1171_665 = sext i17 %shl_ln1171_329"   --->   Operation 456 'sext' 'sext_ln1171_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (1.32ns)   --->   "%sub_ln1171_574 = sub i18 0, i18 %sext_ln1171_665"   --->   Operation 457 'sub' 'sub_ln1171_574' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln717_367 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_574, i32 6, i32 17"   --->   Operation 458 'partselect' 'trunc_ln717_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln717_478 = sext i12 %trunc_ln717_367"   --->   Operation 459 'sext' 'sext_ln717_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln717_479 = sext i16 %p_read1149"   --->   Operation 460 'sext' 'sext_ln717_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln1171_666 = sext i16 %p_read1149"   --->   Operation 461 'sext' 'sext_ln1171_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln1171_667 = sext i16 %p_read1149"   --->   Operation 462 'sext' 'sext_ln1171_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%shl_ln1171_330 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read1149, i3 0"   --->   Operation 463 'bitconcatenate' 'shl_ln1171_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln1171_668 = sext i19 %shl_ln1171_330"   --->   Operation 464 'sext' 'sext_ln1171_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (1.34ns)   --->   "%sub_ln1171_575 = sub i20 %sext_ln1171_668, i20 %sext_ln1171_666"   --->   Operation 465 'sub' 'sub_ln1171_575' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln717_368 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_575, i32 6, i32 19"   --->   Operation 466 'partselect' 'trunc_ln717_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_154 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read1149, i2 0"   --->   Operation 467 'bitconcatenate' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln1171_669 = sext i18 %tmp_154"   --->   Operation 468 'sext' 'sext_ln1171_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (1.33ns)   --->   "%sub_ln1171_576 = sub i19 %sext_ln1171_667, i19 %sext_ln1171_669"   --->   Operation 469 'sub' 'sub_ln1171_576' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln717_369 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_576, i32 6, i32 18"   --->   Operation 470 'partselect' 'trunc_ln717_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln717_481 = sext i13 %trunc_ln717_369"   --->   Operation 471 'sext' 'sext_ln717_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (3.72ns)   --->   "%mul_ln717_59 = mul i22 %sext_ln717_479, i22 4194267"   --->   Operation 472 'mul' 'mul_ln717_59' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln717_370 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_59, i32 6, i32 21"   --->   Operation 473 'partselect' 'trunc_ln717_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln717_371 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read1149, i32 3, i32 15"   --->   Operation 474 'partselect' 'trunc_ln717_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln717_482 = sext i13 %trunc_ln717_371"   --->   Operation 475 'sext' 'sext_ln717_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln717_483 = sext i16 %p_read_387"   --->   Operation 476 'sext' 'sext_ln717_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln717_372 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_387, i32 3, i32 15"   --->   Operation 477 'partselect' 'trunc_ln717_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln1171_670 = sext i13 %trunc_ln717_372"   --->   Operation 478 'sext' 'sext_ln1171_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%shl_ln1171_331 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_387, i3 0"   --->   Operation 479 'bitconcatenate' 'shl_ln1171_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln1171_671 = sext i19 %shl_ln1171_331"   --->   Operation 480 'sext' 'sext_ln1171_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (1.34ns)   --->   "%add_ln1171_101 = add i20 %sext_ln1171_671, i20 %sext_ln717_483"   --->   Operation 481 'add' 'add_ln1171_101' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln717_373 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_101, i32 6, i32 19"   --->   Operation 482 'partselect' 'trunc_ln717_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln717_374 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_387, i32 6, i32 15"   --->   Operation 483 'partselect' 'trunc_ln717_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln1171_672 = sext i10 %trunc_ln717_374"   --->   Operation 484 'sext' 'sext_ln1171_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%shl_ln1171_332 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_387, i1 0"   --->   Operation 485 'bitconcatenate' 'shl_ln1171_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln1171_673 = sext i17 %shl_ln1171_332"   --->   Operation 486 'sext' 'sext_ln1171_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (1.34ns)   --->   "%sub_ln1171_577 = sub i20 %sext_ln1171_671, i20 %sext_ln1171_673"   --->   Operation 487 'sub' 'sub_ln1171_577' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln717_375 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_577, i32 6, i32 19"   --->   Operation 488 'partselect' 'trunc_ln717_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln1171_674 = sext i14 %trunc_ln717_375"   --->   Operation 489 'sext' 'sext_ln1171_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln1171_675 = sext i16 %p_read_386"   --->   Operation 490 'sext' 'sext_ln1171_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%shl_ln1171_333 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_386, i3 0"   --->   Operation 491 'bitconcatenate' 'shl_ln1171_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln1171_676 = sext i19 %shl_ln1171_333"   --->   Operation 492 'sext' 'sext_ln1171_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%shl_ln1171_334 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_386, i1 0"   --->   Operation 493 'bitconcatenate' 'shl_ln1171_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln1171_677 = sext i17 %shl_ln1171_334"   --->   Operation 494 'sext' 'sext_ln1171_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln1171_678 = sext i17 %shl_ln1171_334"   --->   Operation 495 'sext' 'sext_ln1171_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (1.34ns)   --->   "%sub_ln1171_578 = sub i20 %sext_ln1171_678, i20 %sext_ln1171_676"   --->   Operation 496 'sub' 'sub_ln1171_578' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln717_376 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_578, i32 6, i32 19"   --->   Operation 497 'partselect' 'trunc_ln717_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln1171_679 = sext i14 %trunc_ln717_376"   --->   Operation 498 'sext' 'sext_ln1171_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (1.32ns)   --->   "%sub_ln1171_579 = sub i18 0, i18 %sext_ln1171_677"   --->   Operation 499 'sub' 'sub_ln1171_579' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln717_377 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_579, i32 6, i32 17"   --->   Operation 500 'partselect' 'trunc_ln717_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln1171_680 = sext i12 %trunc_ln717_377"   --->   Operation 501 'sext' 'sext_ln1171_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (1.34ns)   --->   "%sub_ln1171_580 = sub i20 %sext_ln1171_676, i20 %sext_ln1171_675"   --->   Operation 502 'sub' 'sub_ln1171_580' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln717_378 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_580, i32 6, i32 19"   --->   Operation 503 'partselect' 'trunc_ln717_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln717_485 = sext i14 %trunc_ln717_378"   --->   Operation 504 'sext' 'sext_ln717_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln717_379 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_386, i32 4, i32 15"   --->   Operation 505 'partselect' 'trunc_ln717_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln712_712 = sext i12 %trunc_ln717_379"   --->   Operation 506 'sext' 'sext_ln712_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (1.32ns)   --->   "%add_ln712_2289 = add i14 %sext_ln1171_670, i14 16128"   --->   Operation 507 'add' 'add_ln712_2289' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln712_713 = sext i14 %add_ln712_2289"   --->   Operation 508 'sext' 'sext_ln712_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (1.32ns)   --->   "%add_ln712_2290 = add i15 %sext_ln712_713, i15 %sext_ln1171_679"   --->   Operation 509 'add' 'add_ln712_2290' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 510 [1/1] (1.33ns)   --->   "%add_ln712_2293 = add i13 %sext_ln1171_680, i13 7904"   --->   Operation 510 'add' 'add_ln712_2293' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln712_715 = sext i13 %add_ln712_2293"   --->   Operation 511 'sext' 'sext_ln712_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (1.32ns)   --->   "%add_ln712_2294 = add i14 %sext_ln712_715, i14 %sext_ln717_481"   --->   Operation 512 'add' 'add_ln712_2294' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (1.34ns)   --->   "%add_ln712_2297 = add i11 %sext_ln1171_672, i11 256"   --->   Operation 513 'add' 'add_ln712_2297' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln712_717 = sext i11 %add_ln712_2297"   --->   Operation 514 'sext' 'sext_ln712_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (1.32ns)   --->   "%add_ln712_2298 = add i15 %sext_ln712_717, i15 %sext_ln717_485"   --->   Operation 515 'add' 'add_ln712_2298' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (1.32ns)   --->   "%add_ln712_2300 = add i15 %sext_ln1171_674, i15 %sext_ln717_482"   --->   Operation 516 'add' 'add_ln712_2300' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln712_719 = sext i15 %add_ln712_2300"   --->   Operation 517 'sext' 'sext_ln712_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (1.33ns)   --->   "%add_ln712_2301 = add i13 %sext_ln712_712, i13 32"   --->   Operation 518 'add' 'add_ln712_2301' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln712_720 = sext i13 %add_ln712_2301"   --->   Operation 519 'sext' 'sext_ln712_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (1.32ns)   --->   "%add_ln712_2302 = add i14 %sext_ln712_720, i14 %sext_ln717_478"   --->   Operation 520 'add' 'add_ln712_2302' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln712_721 = sext i14 %add_ln712_2302"   --->   Operation 521 'sext' 'sext_ln712_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (1.31ns)   --->   "%add_ln712_2303 = add i16 %sext_ln712_721, i16 %sext_ln712_719"   --->   Operation 522 'add' 'add_ln712_2303' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln717_486 = sext i16 %p_read1250"   --->   Operation 523 'sext' 'sext_ln717_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (3.72ns)   --->   "%mul_ln1171_201 = mul i22 %sext_ln717_486, i22 4194278"   --->   Operation 524 'mul' 'mul_ln1171_201' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln717_380 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_201, i32 6, i32 21"   --->   Operation 525 'partselect' 'trunc_ln717_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (3.72ns)   --->   "%mul_ln717_60 = mul i22 %sext_ln717_486, i22 4194269"   --->   Operation 526 'mul' 'mul_ln717_60' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln717_381 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_60, i32 6, i32 21"   --->   Operation 527 'partselect' 'trunc_ln717_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (3.72ns)   --->   "%mul_ln1171_202 = mul i22 %sext_ln717_486, i22 4194277"   --->   Operation 528 'mul' 'mul_ln1171_202' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln717_382 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_202, i32 6, i32 21"   --->   Operation 529 'partselect' 'trunc_ln717_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%shl_ln1171_335 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read1250, i1 0"   --->   Operation 530 'bitconcatenate' 'shl_ln1171_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln1171_681 = sext i17 %shl_ln1171_335"   --->   Operation 531 'sext' 'sext_ln1171_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (1.32ns)   --->   "%sub_ln1171_581 = sub i18 0, i18 %sext_ln1171_681"   --->   Operation 532 'sub' 'sub_ln1171_581' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln717_383 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_581, i32 6, i32 17"   --->   Operation 533 'partselect' 'trunc_ln717_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln717_487 = sext i12 %trunc_ln717_383"   --->   Operation 534 'sext' 'sext_ln717_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln717_488 = sext i16 %p_read1351"   --->   Operation 535 'sext' 'sext_ln717_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln1171_682 = sext i16 %p_read1351"   --->   Operation 536 'sext' 'sext_ln1171_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln1171_683 = sext i16 %p_read1351"   --->   Operation 537 'sext' 'sext_ln1171_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%shl_ln1171_336 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read1351, i3 0"   --->   Operation 538 'bitconcatenate' 'shl_ln1171_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln1171_684 = sext i19 %shl_ln1171_336"   --->   Operation 539 'sext' 'sext_ln1171_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (1.34ns)   --->   "%sub_ln1171_582 = sub i20 %sext_ln1171_684, i20 %sext_ln1171_682"   --->   Operation 540 'sub' 'sub_ln1171_582' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln717_384 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_582, i32 6, i32 19"   --->   Operation 541 'partselect' 'trunc_ln717_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_155 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read1351, i2 0"   --->   Operation 542 'bitconcatenate' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln1171_685 = sext i18 %tmp_155"   --->   Operation 543 'sext' 'sext_ln1171_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (1.33ns)   --->   "%sub_ln1171_583 = sub i19 %sext_ln1171_683, i19 %sext_ln1171_685"   --->   Operation 544 'sub' 'sub_ln1171_583' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln717_385 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_583, i32 6, i32 18"   --->   Operation 545 'partselect' 'trunc_ln717_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln717_490 = sext i13 %trunc_ln717_385"   --->   Operation 546 'sext' 'sext_ln717_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (3.72ns)   --->   "%mul_ln717_61 = mul i22 %sext_ln717_488, i22 4194267"   --->   Operation 547 'mul' 'mul_ln717_61' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln717_386 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_61, i32 6, i32 21"   --->   Operation 548 'partselect' 'trunc_ln717_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln717_387 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read1351, i32 3, i32 15"   --->   Operation 549 'partselect' 'trunc_ln717_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln717_491 = sext i13 %trunc_ln717_387"   --->   Operation 550 'sext' 'sext_ln717_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln717_492 = sext i16 %p_read_385"   --->   Operation 551 'sext' 'sext_ln717_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%trunc_ln717_388 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_385, i32 3, i32 15"   --->   Operation 552 'partselect' 'trunc_ln717_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln1171_686 = sext i13 %trunc_ln717_388"   --->   Operation 553 'sext' 'sext_ln1171_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%shl_ln1171_337 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_385, i3 0"   --->   Operation 554 'bitconcatenate' 'shl_ln1171_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln1171_687 = sext i19 %shl_ln1171_337"   --->   Operation 555 'sext' 'sext_ln1171_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (1.34ns)   --->   "%add_ln1171_102 = add i20 %sext_ln1171_687, i20 %sext_ln717_492"   --->   Operation 556 'add' 'add_ln1171_102' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln717_389 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_102, i32 6, i32 19"   --->   Operation 557 'partselect' 'trunc_ln717_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln717_390 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_385, i32 6, i32 15"   --->   Operation 558 'partselect' 'trunc_ln717_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln1171_688 = sext i10 %trunc_ln717_390"   --->   Operation 559 'sext' 'sext_ln1171_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%shl_ln1171_338 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_385, i1 0"   --->   Operation 560 'bitconcatenate' 'shl_ln1171_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln1171_689 = sext i17 %shl_ln1171_338"   --->   Operation 561 'sext' 'sext_ln1171_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (1.34ns)   --->   "%sub_ln1171_584 = sub i20 %sext_ln1171_687, i20 %sext_ln1171_689"   --->   Operation 562 'sub' 'sub_ln1171_584' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln717_391 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_584, i32 6, i32 19"   --->   Operation 563 'partselect' 'trunc_ln717_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln1171_690 = sext i14 %trunc_ln717_391"   --->   Operation 564 'sext' 'sext_ln1171_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln1171_691 = sext i16 %p_read_384"   --->   Operation 565 'sext' 'sext_ln1171_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%shl_ln1171_339 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_384, i3 0"   --->   Operation 566 'bitconcatenate' 'shl_ln1171_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln1171_692 = sext i19 %shl_ln1171_339"   --->   Operation 567 'sext' 'sext_ln1171_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%shl_ln1171_340 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_384, i1 0"   --->   Operation 568 'bitconcatenate' 'shl_ln1171_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln1171_693 = sext i17 %shl_ln1171_340"   --->   Operation 569 'sext' 'sext_ln1171_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln1171_694 = sext i17 %shl_ln1171_340"   --->   Operation 570 'sext' 'sext_ln1171_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (1.34ns)   --->   "%sub_ln1171_585 = sub i20 %sext_ln1171_694, i20 %sext_ln1171_692"   --->   Operation 571 'sub' 'sub_ln1171_585' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln717_392 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_585, i32 6, i32 19"   --->   Operation 572 'partselect' 'trunc_ln717_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln1171_695 = sext i14 %trunc_ln717_392"   --->   Operation 573 'sext' 'sext_ln1171_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (1.32ns)   --->   "%sub_ln1171_586 = sub i18 0, i18 %sext_ln1171_693"   --->   Operation 574 'sub' 'sub_ln1171_586' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln717_393 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_586, i32 6, i32 17"   --->   Operation 575 'partselect' 'trunc_ln717_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln1171_696 = sext i12 %trunc_ln717_393"   --->   Operation 576 'sext' 'sext_ln1171_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (1.34ns)   --->   "%sub_ln1171_587 = sub i20 %sext_ln1171_692, i20 %sext_ln1171_691"   --->   Operation 577 'sub' 'sub_ln1171_587' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln717_394 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_587, i32 6, i32 19"   --->   Operation 578 'partselect' 'trunc_ln717_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln717_494 = sext i14 %trunc_ln717_394"   --->   Operation 579 'sext' 'sext_ln717_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln717_395 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_384, i32 4, i32 15"   --->   Operation 580 'partselect' 'trunc_ln717_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln712_722 = sext i12 %trunc_ln717_395"   --->   Operation 581 'sext' 'sext_ln712_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (1.32ns)   --->   "%add_ln712_2305 = add i14 %sext_ln1171_686, i14 16128"   --->   Operation 582 'add' 'add_ln712_2305' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln712_723 = sext i14 %add_ln712_2305"   --->   Operation 583 'sext' 'sext_ln712_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (1.32ns)   --->   "%add_ln712_2306 = add i15 %sext_ln712_723, i15 %sext_ln1171_695"   --->   Operation 584 'add' 'add_ln712_2306' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 585 [1/1] (1.33ns)   --->   "%add_ln712_2309 = add i13 %sext_ln1171_696, i13 7904"   --->   Operation 585 'add' 'add_ln712_2309' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln712_725 = sext i13 %add_ln712_2309"   --->   Operation 586 'sext' 'sext_ln712_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (1.32ns)   --->   "%add_ln712_2310 = add i14 %sext_ln712_725, i14 %sext_ln717_490"   --->   Operation 587 'add' 'add_ln712_2310' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 588 [1/1] (1.34ns)   --->   "%add_ln712_2313 = add i11 %sext_ln1171_688, i11 256"   --->   Operation 588 'add' 'add_ln712_2313' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln712_727 = sext i11 %add_ln712_2313"   --->   Operation 589 'sext' 'sext_ln712_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (1.32ns)   --->   "%add_ln712_2314 = add i15 %sext_ln712_727, i15 %sext_ln717_494"   --->   Operation 590 'add' 'add_ln712_2314' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 591 [1/1] (1.32ns)   --->   "%add_ln712_2316 = add i15 %sext_ln1171_690, i15 %sext_ln717_491"   --->   Operation 591 'add' 'add_ln712_2316' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln712_729 = sext i15 %add_ln712_2316"   --->   Operation 592 'sext' 'sext_ln712_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (1.33ns)   --->   "%add_ln712_2317 = add i13 %sext_ln712_722, i13 32"   --->   Operation 593 'add' 'add_ln712_2317' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln712_730 = sext i13 %add_ln712_2317"   --->   Operation 594 'sext' 'sext_ln712_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (1.32ns)   --->   "%add_ln712_2318 = add i14 %sext_ln712_730, i14 %sext_ln717_487"   --->   Operation 595 'add' 'add_ln712_2318' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln712_731 = sext i14 %add_ln712_2318"   --->   Operation 596 'sext' 'sext_ln712_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (1.31ns)   --->   "%add_ln712_2319 = add i16 %sext_ln712_731, i16 %sext_ln712_729"   --->   Operation 597 'add' 'add_ln712_2319' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln717_495 = sext i16 %p_read_383"   --->   Operation 598 'sext' 'sext_ln717_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (3.72ns)   --->   "%mul_ln1171_203 = mul i22 %sext_ln717_495, i22 4194278"   --->   Operation 599 'mul' 'mul_ln1171_203' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln717_396 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_203, i32 6, i32 21"   --->   Operation 600 'partselect' 'trunc_ln717_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (3.72ns)   --->   "%mul_ln717_62 = mul i22 %sext_ln717_495, i22 4194269"   --->   Operation 601 'mul' 'mul_ln717_62' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln717_397 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_62, i32 6, i32 21"   --->   Operation 602 'partselect' 'trunc_ln717_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (3.72ns)   --->   "%mul_ln1171_204 = mul i22 %sext_ln717_495, i22 4194277"   --->   Operation 603 'mul' 'mul_ln1171_204' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln717_398 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_204, i32 6, i32 21"   --->   Operation 604 'partselect' 'trunc_ln717_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%shl_ln1171_341 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_383, i1 0"   --->   Operation 605 'bitconcatenate' 'shl_ln1171_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln1171_697 = sext i17 %shl_ln1171_341"   --->   Operation 606 'sext' 'sext_ln1171_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (1.32ns)   --->   "%sub_ln1171_588 = sub i18 0, i18 %sext_ln1171_697"   --->   Operation 607 'sub' 'sub_ln1171_588' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%trunc_ln717_399 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_588, i32 6, i32 17"   --->   Operation 608 'partselect' 'trunc_ln717_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln717_496 = sext i12 %trunc_ln717_399"   --->   Operation 609 'sext' 'sext_ln717_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln717_497 = sext i16 %p_read_382"   --->   Operation 610 'sext' 'sext_ln717_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln1171_698 = sext i16 %p_read_382"   --->   Operation 611 'sext' 'sext_ln1171_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln1171_699 = sext i16 %p_read_382"   --->   Operation 612 'sext' 'sext_ln1171_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%shl_ln1171_342 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_382, i3 0"   --->   Operation 613 'bitconcatenate' 'shl_ln1171_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln1171_700 = sext i19 %shl_ln1171_342"   --->   Operation 614 'sext' 'sext_ln1171_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (1.34ns)   --->   "%sub_ln1171_589 = sub i20 %sext_ln1171_700, i20 %sext_ln1171_698"   --->   Operation 615 'sub' 'sub_ln1171_589' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln717_400 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_589, i32 6, i32 19"   --->   Operation 616 'partselect' 'trunc_ln717_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_156 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_382, i2 0"   --->   Operation 617 'bitconcatenate' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln1171_701 = sext i18 %tmp_156"   --->   Operation 618 'sext' 'sext_ln1171_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (1.33ns)   --->   "%sub_ln1171_590 = sub i19 %sext_ln1171_699, i19 %sext_ln1171_701"   --->   Operation 619 'sub' 'sub_ln1171_590' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln717_401 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_590, i32 6, i32 18"   --->   Operation 620 'partselect' 'trunc_ln717_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln717_499 = sext i13 %trunc_ln717_401"   --->   Operation 621 'sext' 'sext_ln717_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (3.72ns)   --->   "%mul_ln717_63 = mul i22 %sext_ln717_497, i22 4194267"   --->   Operation 622 'mul' 'mul_ln717_63' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln717_402 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_63, i32 6, i32 21"   --->   Operation 623 'partselect' 'trunc_ln717_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln717_403 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_382, i32 3, i32 15"   --->   Operation 624 'partselect' 'trunc_ln717_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln717_500 = sext i13 %trunc_ln717_403"   --->   Operation 625 'sext' 'sext_ln717_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln717_501 = sext i16 %p_read4276"   --->   Operation 626 'sext' 'sext_ln717_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln717_404 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read4276, i32 3, i32 15"   --->   Operation 627 'partselect' 'trunc_ln717_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln1171_702 = sext i13 %trunc_ln717_404"   --->   Operation 628 'sext' 'sext_ln1171_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%shl_ln1171_343 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read4276, i3 0"   --->   Operation 629 'bitconcatenate' 'shl_ln1171_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln1171_703 = sext i19 %shl_ln1171_343"   --->   Operation 630 'sext' 'sext_ln1171_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (1.34ns)   --->   "%add_ln1171_103 = add i20 %sext_ln1171_703, i20 %sext_ln717_501"   --->   Operation 631 'add' 'add_ln1171_103' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln717_405 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_103, i32 6, i32 19"   --->   Operation 632 'partselect' 'trunc_ln717_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln717_406 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read4276, i32 6, i32 15"   --->   Operation 633 'partselect' 'trunc_ln717_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln1171_704 = sext i10 %trunc_ln717_406"   --->   Operation 634 'sext' 'sext_ln1171_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%shl_ln1171_344 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read4276, i1 0"   --->   Operation 635 'bitconcatenate' 'shl_ln1171_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln1171_705 = sext i17 %shl_ln1171_344"   --->   Operation 636 'sext' 'sext_ln1171_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (1.34ns)   --->   "%sub_ln1171_591 = sub i20 %sext_ln1171_703, i20 %sext_ln1171_705"   --->   Operation 637 'sub' 'sub_ln1171_591' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln717_407 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_591, i32 6, i32 19"   --->   Operation 638 'partselect' 'trunc_ln717_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln1171_706 = sext i14 %trunc_ln717_407"   --->   Operation 639 'sext' 'sext_ln1171_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln1171_707 = sext i16 %p_read4377"   --->   Operation 640 'sext' 'sext_ln1171_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%shl_ln1171_345 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read4377, i3 0"   --->   Operation 641 'bitconcatenate' 'shl_ln1171_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln1171_708 = sext i19 %shl_ln1171_345"   --->   Operation 642 'sext' 'sext_ln1171_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%shl_ln1171_346 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read4377, i1 0"   --->   Operation 643 'bitconcatenate' 'shl_ln1171_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln1171_709 = sext i17 %shl_ln1171_346"   --->   Operation 644 'sext' 'sext_ln1171_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln1171_710 = sext i17 %shl_ln1171_346"   --->   Operation 645 'sext' 'sext_ln1171_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (1.34ns)   --->   "%sub_ln1171_592 = sub i20 %sext_ln1171_710, i20 %sext_ln1171_708"   --->   Operation 646 'sub' 'sub_ln1171_592' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%trunc_ln717_408 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_592, i32 6, i32 19"   --->   Operation 647 'partselect' 'trunc_ln717_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln1171_711 = sext i14 %trunc_ln717_408"   --->   Operation 648 'sext' 'sext_ln1171_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (1.32ns)   --->   "%sub_ln1171_593 = sub i18 0, i18 %sext_ln1171_709"   --->   Operation 649 'sub' 'sub_ln1171_593' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln717_409 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_593, i32 6, i32 17"   --->   Operation 650 'partselect' 'trunc_ln717_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln1171_712 = sext i12 %trunc_ln717_409"   --->   Operation 651 'sext' 'sext_ln1171_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (1.34ns)   --->   "%sub_ln1171_594 = sub i20 %sext_ln1171_708, i20 %sext_ln1171_707"   --->   Operation 652 'sub' 'sub_ln1171_594' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%trunc_ln717_410 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_594, i32 6, i32 19"   --->   Operation 653 'partselect' 'trunc_ln717_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln717_503 = sext i14 %trunc_ln717_410"   --->   Operation 654 'sext' 'sext_ln717_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln717_411 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read4377, i32 4, i32 15"   --->   Operation 655 'partselect' 'trunc_ln717_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln712_732 = sext i12 %trunc_ln717_411"   --->   Operation 656 'sext' 'sext_ln712_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (1.32ns)   --->   "%add_ln712_2321 = add i14 %sext_ln1171_702, i14 16128"   --->   Operation 657 'add' 'add_ln712_2321' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln712_733 = sext i14 %add_ln712_2321"   --->   Operation 658 'sext' 'sext_ln712_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (1.32ns)   --->   "%add_ln712_2322 = add i15 %sext_ln712_733, i15 %sext_ln1171_711"   --->   Operation 659 'add' 'add_ln712_2322' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (1.33ns)   --->   "%add_ln712_2325 = add i13 %sext_ln1171_712, i13 7904"   --->   Operation 660 'add' 'add_ln712_2325' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln712_735 = sext i13 %add_ln712_2325"   --->   Operation 661 'sext' 'sext_ln712_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (1.32ns)   --->   "%add_ln712_2326 = add i14 %sext_ln712_735, i14 %sext_ln717_499"   --->   Operation 662 'add' 'add_ln712_2326' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 663 [1/1] (1.34ns)   --->   "%add_ln712_2329 = add i11 %sext_ln1171_704, i11 256"   --->   Operation 663 'add' 'add_ln712_2329' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln712_737 = sext i11 %add_ln712_2329"   --->   Operation 664 'sext' 'sext_ln712_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (1.32ns)   --->   "%add_ln712_2330 = add i15 %sext_ln712_737, i15 %sext_ln717_503"   --->   Operation 665 'add' 'add_ln712_2330' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 666 [1/1] (1.32ns)   --->   "%add_ln712_2332 = add i15 %sext_ln1171_706, i15 %sext_ln717_500"   --->   Operation 666 'add' 'add_ln712_2332' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln712_739 = sext i15 %add_ln712_2332"   --->   Operation 667 'sext' 'sext_ln712_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (1.33ns)   --->   "%add_ln712_2333 = add i13 %sext_ln712_732, i13 32"   --->   Operation 668 'add' 'add_ln712_2333' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln712_740 = sext i13 %add_ln712_2333"   --->   Operation 669 'sext' 'sext_ln712_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (1.32ns)   --->   "%add_ln712_2334 = add i14 %sext_ln712_740, i14 %sext_ln717_496"   --->   Operation 670 'add' 'add_ln712_2334' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln712_741 = sext i14 %add_ln712_2334"   --->   Operation 671 'sext' 'sext_ln712_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (1.31ns)   --->   "%add_ln712_2335 = add i16 %sext_ln712_741, i16 %sext_ln712_739"   --->   Operation 672 'add' 'add_ln712_2335' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln717_504 = sext i16 %p_read3068"   --->   Operation 673 'sext' 'sext_ln717_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (3.72ns)   --->   "%mul_ln1171_205 = mul i22 %sext_ln717_504, i22 4194278"   --->   Operation 674 'mul' 'mul_ln1171_205' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%trunc_ln717_412 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_205, i32 6, i32 21"   --->   Operation 675 'partselect' 'trunc_ln717_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (3.72ns)   --->   "%mul_ln717_64 = mul i22 %sext_ln717_504, i22 4194269"   --->   Operation 676 'mul' 'mul_ln717_64' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln717_413 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_64, i32 6, i32 21"   --->   Operation 677 'partselect' 'trunc_ln717_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (3.72ns)   --->   "%mul_ln1171_206 = mul i22 %sext_ln717_504, i22 4194277"   --->   Operation 678 'mul' 'mul_ln1171_206' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln717_414 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_206, i32 6, i32 21"   --->   Operation 679 'partselect' 'trunc_ln717_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%shl_ln1171_347 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read3068, i1 0"   --->   Operation 680 'bitconcatenate' 'shl_ln1171_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln1171_713 = sext i17 %shl_ln1171_347"   --->   Operation 681 'sext' 'sext_ln1171_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (1.32ns)   --->   "%sub_ln1171_595 = sub i18 0, i18 %sext_ln1171_713"   --->   Operation 682 'sub' 'sub_ln1171_595' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln717_415 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_595, i32 6, i32 17"   --->   Operation 683 'partselect' 'trunc_ln717_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln717_505 = sext i12 %trunc_ln717_415"   --->   Operation 684 'sext' 'sext_ln717_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln717_506 = sext i16 %p_read3169"   --->   Operation 685 'sext' 'sext_ln717_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln1171_714 = sext i16 %p_read3169"   --->   Operation 686 'sext' 'sext_ln1171_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln1171_715 = sext i16 %p_read3169"   --->   Operation 687 'sext' 'sext_ln1171_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%shl_ln1171_348 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read3169, i3 0"   --->   Operation 688 'bitconcatenate' 'shl_ln1171_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln1171_716 = sext i19 %shl_ln1171_348"   --->   Operation 689 'sext' 'sext_ln1171_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (1.34ns)   --->   "%sub_ln1171_596 = sub i20 %sext_ln1171_716, i20 %sext_ln1171_714"   --->   Operation 690 'sub' 'sub_ln1171_596' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln717_416 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_596, i32 6, i32 19"   --->   Operation 691 'partselect' 'trunc_ln717_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_157 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read3169, i2 0"   --->   Operation 692 'bitconcatenate' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln1171_717 = sext i18 %tmp_157"   --->   Operation 693 'sext' 'sext_ln1171_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (1.33ns)   --->   "%sub_ln1171_597 = sub i19 %sext_ln1171_715, i19 %sext_ln1171_717"   --->   Operation 694 'sub' 'sub_ln1171_597' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln717_417 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_597, i32 6, i32 18"   --->   Operation 695 'partselect' 'trunc_ln717_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln717_508 = sext i13 %trunc_ln717_417"   --->   Operation 696 'sext' 'sext_ln717_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (3.72ns)   --->   "%mul_ln717_65 = mul i22 %sext_ln717_506, i22 4194267"   --->   Operation 697 'mul' 'mul_ln717_65' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%trunc_ln717_418 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_65, i32 6, i32 21"   --->   Operation 698 'partselect' 'trunc_ln717_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln717_419 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read3169, i32 3, i32 15"   --->   Operation 699 'partselect' 'trunc_ln717_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln717_509 = sext i13 %trunc_ln717_419"   --->   Operation 700 'sext' 'sext_ln717_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln717_510 = sext i16 %p_read_377"   --->   Operation 701 'sext' 'sext_ln717_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%trunc_ln717_420 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_377, i32 3, i32 15"   --->   Operation 702 'partselect' 'trunc_ln717_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln1171_718 = sext i13 %trunc_ln717_420"   --->   Operation 703 'sext' 'sext_ln1171_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%shl_ln1171_349 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_377, i3 0"   --->   Operation 704 'bitconcatenate' 'shl_ln1171_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln1171_719 = sext i19 %shl_ln1171_349"   --->   Operation 705 'sext' 'sext_ln1171_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (1.34ns)   --->   "%add_ln1171_104 = add i20 %sext_ln1171_719, i20 %sext_ln717_510"   --->   Operation 706 'add' 'add_ln1171_104' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln717_421 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_104, i32 6, i32 19"   --->   Operation 707 'partselect' 'trunc_ln717_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%trunc_ln717_422 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_377, i32 6, i32 15"   --->   Operation 708 'partselect' 'trunc_ln717_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln1171_720 = sext i10 %trunc_ln717_422"   --->   Operation 709 'sext' 'sext_ln1171_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%shl_ln1171_350 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_377, i1 0"   --->   Operation 710 'bitconcatenate' 'shl_ln1171_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln1171_721 = sext i17 %shl_ln1171_350"   --->   Operation 711 'sext' 'sext_ln1171_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (1.34ns)   --->   "%sub_ln1171_598 = sub i20 %sext_ln1171_719, i20 %sext_ln1171_721"   --->   Operation 712 'sub' 'sub_ln1171_598' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln717_423 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_598, i32 6, i32 19"   --->   Operation 713 'partselect' 'trunc_ln717_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln1171_722 = sext i14 %trunc_ln717_423"   --->   Operation 714 'sext' 'sext_ln1171_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln1171_723 = sext i16 %p_read_376"   --->   Operation 715 'sext' 'sext_ln1171_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%shl_ln1171_351 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_376, i3 0"   --->   Operation 716 'bitconcatenate' 'shl_ln1171_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln1171_724 = sext i19 %shl_ln1171_351"   --->   Operation 717 'sext' 'sext_ln1171_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%shl_ln1171_352 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_376, i1 0"   --->   Operation 718 'bitconcatenate' 'shl_ln1171_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln1171_725 = sext i17 %shl_ln1171_352"   --->   Operation 719 'sext' 'sext_ln1171_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln1171_726 = sext i17 %shl_ln1171_352"   --->   Operation 720 'sext' 'sext_ln1171_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (1.34ns)   --->   "%sub_ln1171_599 = sub i20 %sext_ln1171_726, i20 %sext_ln1171_724"   --->   Operation 721 'sub' 'sub_ln1171_599' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%trunc_ln717_424 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_599, i32 6, i32 19"   --->   Operation 722 'partselect' 'trunc_ln717_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln1171_727 = sext i14 %trunc_ln717_424"   --->   Operation 723 'sext' 'sext_ln1171_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 724 [1/1] (1.32ns)   --->   "%sub_ln1171_600 = sub i18 0, i18 %sext_ln1171_725"   --->   Operation 724 'sub' 'sub_ln1171_600' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln717_425 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_600, i32 6, i32 17"   --->   Operation 725 'partselect' 'trunc_ln717_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln1171_728 = sext i12 %trunc_ln717_425"   --->   Operation 726 'sext' 'sext_ln1171_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (1.34ns)   --->   "%sub_ln1171_601 = sub i20 %sext_ln1171_724, i20 %sext_ln1171_723"   --->   Operation 727 'sub' 'sub_ln1171_601' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln717_426 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_601, i32 6, i32 19"   --->   Operation 728 'partselect' 'trunc_ln717_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln717_512 = sext i14 %trunc_ln717_426"   --->   Operation 729 'sext' 'sext_ln717_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%trunc_ln717_427 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_376, i32 4, i32 15"   --->   Operation 730 'partselect' 'trunc_ln717_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln712_742 = sext i12 %trunc_ln717_427"   --->   Operation 731 'sext' 'sext_ln712_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (1.32ns)   --->   "%add_ln712_2337 = add i14 %sext_ln1171_718, i14 16128"   --->   Operation 732 'add' 'add_ln712_2337' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln712_743 = sext i14 %add_ln712_2337"   --->   Operation 733 'sext' 'sext_ln712_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (1.32ns)   --->   "%add_ln712_2338 = add i15 %sext_ln712_743, i15 %sext_ln1171_727"   --->   Operation 734 'add' 'add_ln712_2338' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 735 [1/1] (1.33ns)   --->   "%add_ln712_2341 = add i13 %sext_ln1171_728, i13 7904"   --->   Operation 735 'add' 'add_ln712_2341' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln712_745 = sext i13 %add_ln712_2341"   --->   Operation 736 'sext' 'sext_ln712_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (1.32ns)   --->   "%add_ln712_2342 = add i14 %sext_ln712_745, i14 %sext_ln717_508"   --->   Operation 737 'add' 'add_ln712_2342' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 738 [1/1] (1.34ns)   --->   "%add_ln712_2345 = add i11 %sext_ln1171_720, i11 256"   --->   Operation 738 'add' 'add_ln712_2345' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln712_747 = sext i11 %add_ln712_2345"   --->   Operation 739 'sext' 'sext_ln712_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (1.32ns)   --->   "%add_ln712_2346 = add i15 %sext_ln712_747, i15 %sext_ln717_512"   --->   Operation 740 'add' 'add_ln712_2346' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 741 [1/1] (1.32ns)   --->   "%add_ln712_2348 = add i15 %sext_ln1171_722, i15 %sext_ln717_509"   --->   Operation 741 'add' 'add_ln712_2348' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln712_749 = sext i15 %add_ln712_2348"   --->   Operation 742 'sext' 'sext_ln712_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (1.33ns)   --->   "%add_ln712_2349 = add i13 %sext_ln712_742, i13 32"   --->   Operation 743 'add' 'add_ln712_2349' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln712_750 = sext i13 %add_ln712_2349"   --->   Operation 744 'sext' 'sext_ln712_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (1.32ns)   --->   "%add_ln712_2350 = add i14 %sext_ln712_750, i14 %sext_ln717_505"   --->   Operation 745 'add' 'add_ln712_2350' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln712_751 = sext i14 %add_ln712_2350"   --->   Operation 746 'sext' 'sext_ln712_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (1.31ns)   --->   "%add_ln712_2351 = add i16 %sext_ln712_751, i16 %sext_ln712_749"   --->   Operation 747 'add' 'add_ln712_2351' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%sext_ln717_513 = sext i16 %p_read3270"   --->   Operation 748 'sext' 'sext_ln717_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (3.72ns)   --->   "%mul_ln1171_207 = mul i22 %sext_ln717_513, i22 4194278"   --->   Operation 749 'mul' 'mul_ln1171_207' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln717_428 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_207, i32 6, i32 21"   --->   Operation 750 'partselect' 'trunc_ln717_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (3.72ns)   --->   "%mul_ln717_66 = mul i22 %sext_ln717_513, i22 4194269"   --->   Operation 751 'mul' 'mul_ln717_66' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln717_429 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_66, i32 6, i32 21"   --->   Operation 752 'partselect' 'trunc_ln717_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (3.72ns)   --->   "%mul_ln1171_208 = mul i22 %sext_ln717_513, i22 4194277"   --->   Operation 753 'mul' 'mul_ln1171_208' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%trunc_ln717_430 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_208, i32 6, i32 21"   --->   Operation 754 'partselect' 'trunc_ln717_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (0.00ns)   --->   "%shl_ln1171_353 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read3270, i1 0"   --->   Operation 755 'bitconcatenate' 'shl_ln1171_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln1171_729 = sext i17 %shl_ln1171_353"   --->   Operation 756 'sext' 'sext_ln1171_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (1.32ns)   --->   "%sub_ln1171_602 = sub i18 0, i18 %sext_ln1171_729"   --->   Operation 757 'sub' 'sub_ln1171_602' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln717_431 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_602, i32 6, i32 17"   --->   Operation 758 'partselect' 'trunc_ln717_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln717_514 = sext i12 %trunc_ln717_431"   --->   Operation 759 'sext' 'sext_ln717_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln717_515 = sext i16 %p_read3371"   --->   Operation 760 'sext' 'sext_ln717_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln1171_730 = sext i16 %p_read3371"   --->   Operation 761 'sext' 'sext_ln1171_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln1171_731 = sext i16 %p_read3371"   --->   Operation 762 'sext' 'sext_ln1171_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%shl_ln1171_354 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read3371, i3 0"   --->   Operation 763 'bitconcatenate' 'shl_ln1171_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln1171_732 = sext i19 %shl_ln1171_354"   --->   Operation 764 'sext' 'sext_ln1171_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (1.34ns)   --->   "%sub_ln1171_603 = sub i20 %sext_ln1171_732, i20 %sext_ln1171_730"   --->   Operation 765 'sub' 'sub_ln1171_603' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%trunc_ln717_432 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_603, i32 6, i32 19"   --->   Operation 766 'partselect' 'trunc_ln717_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_158 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read3371, i2 0"   --->   Operation 767 'bitconcatenate' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln1171_733 = sext i18 %tmp_158"   --->   Operation 768 'sext' 'sext_ln1171_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (1.33ns)   --->   "%sub_ln1171_604 = sub i19 %sext_ln1171_731, i19 %sext_ln1171_733"   --->   Operation 769 'sub' 'sub_ln1171_604' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%trunc_ln717_433 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_604, i32 6, i32 18"   --->   Operation 770 'partselect' 'trunc_ln717_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln717_517 = sext i13 %trunc_ln717_433"   --->   Operation 771 'sext' 'sext_ln717_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (3.72ns)   --->   "%mul_ln717_67 = mul i22 %sext_ln717_515, i22 4194267"   --->   Operation 772 'mul' 'mul_ln717_67' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%trunc_ln717_434 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_67, i32 6, i32 21"   --->   Operation 773 'partselect' 'trunc_ln717_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln717_435 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read3371, i32 3, i32 15"   --->   Operation 774 'partselect' 'trunc_ln717_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln717_518 = sext i13 %trunc_ln717_435"   --->   Operation 775 'sext' 'sext_ln717_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln717_519 = sext i16 %p_read_375"   --->   Operation 776 'sext' 'sext_ln717_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%trunc_ln717_436 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_375, i32 3, i32 15"   --->   Operation 777 'partselect' 'trunc_ln717_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln1171_734 = sext i13 %trunc_ln717_436"   --->   Operation 778 'sext' 'sext_ln1171_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%shl_ln1171_355 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_375, i3 0"   --->   Operation 779 'bitconcatenate' 'shl_ln1171_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln1171_735 = sext i19 %shl_ln1171_355"   --->   Operation 780 'sext' 'sext_ln1171_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (1.34ns)   --->   "%add_ln1171_105 = add i20 %sext_ln1171_735, i20 %sext_ln717_519"   --->   Operation 781 'add' 'add_ln1171_105' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%trunc_ln717_437 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_105, i32 6, i32 19"   --->   Operation 782 'partselect' 'trunc_ln717_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln717_438 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_375, i32 6, i32 15"   --->   Operation 783 'partselect' 'trunc_ln717_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln1171_736 = sext i10 %trunc_ln717_438"   --->   Operation 784 'sext' 'sext_ln1171_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%shl_ln1171_356 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_375, i1 0"   --->   Operation 785 'bitconcatenate' 'shl_ln1171_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln1171_737 = sext i17 %shl_ln1171_356"   --->   Operation 786 'sext' 'sext_ln1171_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (1.34ns)   --->   "%sub_ln1171_605 = sub i20 %sext_ln1171_735, i20 %sext_ln1171_737"   --->   Operation 787 'sub' 'sub_ln1171_605' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%trunc_ln717_439 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_605, i32 6, i32 19"   --->   Operation 788 'partselect' 'trunc_ln717_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln1171_738 = sext i14 %trunc_ln717_439"   --->   Operation 789 'sext' 'sext_ln1171_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln1171_739 = sext i16 %p_read_374"   --->   Operation 790 'sext' 'sext_ln1171_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (0.00ns)   --->   "%shl_ln1171_357 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_374, i3 0"   --->   Operation 791 'bitconcatenate' 'shl_ln1171_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln1171_740 = sext i19 %shl_ln1171_357"   --->   Operation 792 'sext' 'sext_ln1171_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.00ns)   --->   "%shl_ln1171_358 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_374, i1 0"   --->   Operation 793 'bitconcatenate' 'shl_ln1171_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln1171_741 = sext i17 %shl_ln1171_358"   --->   Operation 794 'sext' 'sext_ln1171_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln1171_742 = sext i17 %shl_ln1171_358"   --->   Operation 795 'sext' 'sext_ln1171_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (1.34ns)   --->   "%sub_ln1171_606 = sub i20 %sext_ln1171_742, i20 %sext_ln1171_740"   --->   Operation 796 'sub' 'sub_ln1171_606' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln717_440 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_606, i32 6, i32 19"   --->   Operation 797 'partselect' 'trunc_ln717_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln1171_743 = sext i14 %trunc_ln717_440"   --->   Operation 798 'sext' 'sext_ln1171_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (1.32ns)   --->   "%sub_ln1171_607 = sub i18 0, i18 %sext_ln1171_741"   --->   Operation 799 'sub' 'sub_ln1171_607' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 800 [1/1] (0.00ns)   --->   "%trunc_ln717_441 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_607, i32 6, i32 17"   --->   Operation 800 'partselect' 'trunc_ln717_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln1171_744 = sext i12 %trunc_ln717_441"   --->   Operation 801 'sext' 'sext_ln1171_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 802 [1/1] (1.34ns)   --->   "%sub_ln1171_608 = sub i20 %sext_ln1171_740, i20 %sext_ln1171_739"   --->   Operation 802 'sub' 'sub_ln1171_608' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln717_442 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_608, i32 6, i32 19"   --->   Operation 803 'partselect' 'trunc_ln717_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln717_521 = sext i14 %trunc_ln717_442"   --->   Operation 804 'sext' 'sext_ln717_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (0.00ns)   --->   "%trunc_ln717_443 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_374, i32 4, i32 15"   --->   Operation 805 'partselect' 'trunc_ln717_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln712_752 = sext i12 %trunc_ln717_443"   --->   Operation 806 'sext' 'sext_ln712_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (1.32ns)   --->   "%add_ln712_2353 = add i14 %sext_ln1171_734, i14 16128"   --->   Operation 807 'add' 'add_ln712_2353' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln712_753 = sext i14 %add_ln712_2353"   --->   Operation 808 'sext' 'sext_ln712_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (1.32ns)   --->   "%add_ln712_2354 = add i15 %sext_ln712_753, i15 %sext_ln1171_743"   --->   Operation 809 'add' 'add_ln712_2354' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 810 [1/1] (1.33ns)   --->   "%add_ln712_2357 = add i13 %sext_ln1171_744, i13 7904"   --->   Operation 810 'add' 'add_ln712_2357' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln712_755 = sext i13 %add_ln712_2357"   --->   Operation 811 'sext' 'sext_ln712_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (1.32ns)   --->   "%add_ln712_2358 = add i14 %sext_ln712_755, i14 %sext_ln717_517"   --->   Operation 812 'add' 'add_ln712_2358' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 813 [1/1] (1.34ns)   --->   "%add_ln712_2361 = add i11 %sext_ln1171_736, i11 256"   --->   Operation 813 'add' 'add_ln712_2361' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln712_757 = sext i11 %add_ln712_2361"   --->   Operation 814 'sext' 'sext_ln712_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (1.32ns)   --->   "%add_ln712_2362 = add i15 %sext_ln712_757, i15 %sext_ln717_521"   --->   Operation 815 'add' 'add_ln712_2362' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 816 [1/1] (1.32ns)   --->   "%add_ln712_2364 = add i15 %sext_ln1171_738, i15 %sext_ln717_518"   --->   Operation 816 'add' 'add_ln712_2364' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln712_759 = sext i15 %add_ln712_2364"   --->   Operation 817 'sext' 'sext_ln712_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (1.33ns)   --->   "%add_ln712_2365 = add i13 %sext_ln712_752, i13 32"   --->   Operation 818 'add' 'add_ln712_2365' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln712_760 = sext i13 %add_ln712_2365"   --->   Operation 819 'sext' 'sext_ln712_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (1.32ns)   --->   "%add_ln712_2366 = add i14 %sext_ln712_760, i14 %sext_ln717_514"   --->   Operation 820 'add' 'add_ln712_2366' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln712_761 = sext i14 %add_ln712_2366"   --->   Operation 821 'sext' 'sext_ln712_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (1.31ns)   --->   "%add_ln712_2367 = add i16 %sext_ln712_761, i16 %sext_ln712_759"   --->   Operation 822 'add' 'add_ln712_2367' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 823 [1/1] (0.00ns)   --->   "%sext_ln717_522 = sext i16 %p_read_381"   --->   Operation 823 'sext' 'sext_ln717_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 824 [1/1] (3.72ns)   --->   "%mul_ln1171_209 = mul i22 %sext_ln717_522, i22 4194278"   --->   Operation 824 'mul' 'mul_ln1171_209' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 825 [1/1] (0.00ns)   --->   "%trunc_ln717_444 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_209, i32 6, i32 21"   --->   Operation 825 'partselect' 'trunc_ln717_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 826 [1/1] (3.72ns)   --->   "%mul_ln717_68 = mul i22 %sext_ln717_522, i22 4194269"   --->   Operation 826 'mul' 'mul_ln717_68' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 827 [1/1] (0.00ns)   --->   "%trunc_ln717_445 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_68, i32 6, i32 21"   --->   Operation 827 'partselect' 'trunc_ln717_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (3.72ns)   --->   "%mul_ln1171_210 = mul i22 %sext_ln717_522, i22 4194277"   --->   Operation 828 'mul' 'mul_ln1171_210' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%trunc_ln717_446 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_210, i32 6, i32 21"   --->   Operation 829 'partselect' 'trunc_ln717_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (0.00ns)   --->   "%shl_ln1171_359 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_381, i1 0"   --->   Operation 830 'bitconcatenate' 'shl_ln1171_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln1171_745 = sext i17 %shl_ln1171_359"   --->   Operation 831 'sext' 'sext_ln1171_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 832 [1/1] (1.32ns)   --->   "%sub_ln1171_609 = sub i18 0, i18 %sext_ln1171_745"   --->   Operation 832 'sub' 'sub_ln1171_609' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 833 [1/1] (0.00ns)   --->   "%trunc_ln717_447 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_609, i32 6, i32 17"   --->   Operation 833 'partselect' 'trunc_ln717_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln717_523 = sext i12 %trunc_ln717_447"   --->   Operation 834 'sext' 'sext_ln717_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln717_524 = sext i16 %p_read_380"   --->   Operation 835 'sext' 'sext_ln717_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln1171_746 = sext i16 %p_read_380"   --->   Operation 836 'sext' 'sext_ln1171_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln1171_747 = sext i16 %p_read_380"   --->   Operation 837 'sext' 'sext_ln1171_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (0.00ns)   --->   "%shl_ln1171_360 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_380, i3 0"   --->   Operation 838 'bitconcatenate' 'shl_ln1171_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln1171_748 = sext i19 %shl_ln1171_360"   --->   Operation 839 'sext' 'sext_ln1171_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 840 [1/1] (1.34ns)   --->   "%sub_ln1171_610 = sub i20 %sext_ln1171_748, i20 %sext_ln1171_746"   --->   Operation 840 'sub' 'sub_ln1171_610' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 841 [1/1] (0.00ns)   --->   "%trunc_ln717_448 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_610, i32 6, i32 19"   --->   Operation 841 'partselect' 'trunc_ln717_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 842 [1/1] (0.00ns)   --->   "%tmp_159 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_380, i2 0"   --->   Operation 842 'bitconcatenate' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln1171_749 = sext i18 %tmp_159"   --->   Operation 843 'sext' 'sext_ln1171_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (1.33ns)   --->   "%sub_ln1171_611 = sub i19 %sext_ln1171_747, i19 %sext_ln1171_749"   --->   Operation 844 'sub' 'sub_ln1171_611' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln717_449 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_611, i32 6, i32 18"   --->   Operation 845 'partselect' 'trunc_ln717_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln717_526 = sext i13 %trunc_ln717_449"   --->   Operation 846 'sext' 'sext_ln717_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (3.72ns)   --->   "%mul_ln717_69 = mul i22 %sext_ln717_524, i22 4194267"   --->   Operation 847 'mul' 'mul_ln717_69' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 848 [1/1] (0.00ns)   --->   "%trunc_ln717_450 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_69, i32 6, i32 21"   --->   Operation 848 'partselect' 'trunc_ln717_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 849 [1/1] (0.00ns)   --->   "%trunc_ln717_451 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_380, i32 3, i32 15"   --->   Operation 849 'partselect' 'trunc_ln717_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln717_527 = sext i13 %trunc_ln717_451"   --->   Operation 850 'sext' 'sext_ln717_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln717_528 = sext i16 %p_read_373"   --->   Operation 851 'sext' 'sext_ln717_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (0.00ns)   --->   "%trunc_ln717_452 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_373, i32 3, i32 15"   --->   Operation 852 'partselect' 'trunc_ln717_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln1171_750 = sext i13 %trunc_ln717_452"   --->   Operation 853 'sext' 'sext_ln1171_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (0.00ns)   --->   "%shl_ln1171_361 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_373, i3 0"   --->   Operation 854 'bitconcatenate' 'shl_ln1171_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln1171_751 = sext i19 %shl_ln1171_361"   --->   Operation 855 'sext' 'sext_ln1171_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (1.34ns)   --->   "%add_ln1171_106 = add i20 %sext_ln1171_751, i20 %sext_ln717_528"   --->   Operation 856 'add' 'add_ln1171_106' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 857 [1/1] (0.00ns)   --->   "%trunc_ln717_453 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_106, i32 6, i32 19"   --->   Operation 857 'partselect' 'trunc_ln717_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 858 [1/1] (0.00ns)   --->   "%trunc_ln717_454 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_373, i32 6, i32 15"   --->   Operation 858 'partselect' 'trunc_ln717_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln1171_752 = sext i10 %trunc_ln717_454"   --->   Operation 859 'sext' 'sext_ln1171_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%shl_ln1171_362 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_373, i1 0"   --->   Operation 860 'bitconcatenate' 'shl_ln1171_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln1171_753 = sext i17 %shl_ln1171_362"   --->   Operation 861 'sext' 'sext_ln1171_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (1.34ns)   --->   "%sub_ln1171_612 = sub i20 %sext_ln1171_751, i20 %sext_ln1171_753"   --->   Operation 862 'sub' 'sub_ln1171_612' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 863 [1/1] (0.00ns)   --->   "%trunc_ln717_455 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_612, i32 6, i32 19"   --->   Operation 863 'partselect' 'trunc_ln717_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%sext_ln1171_754 = sext i14 %trunc_ln717_455"   --->   Operation 864 'sext' 'sext_ln1171_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln1171_755 = sext i16 %p_read_372"   --->   Operation 865 'sext' 'sext_ln1171_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 866 [1/1] (0.00ns)   --->   "%shl_ln1171_363 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_372, i3 0"   --->   Operation 866 'bitconcatenate' 'shl_ln1171_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln1171_756 = sext i19 %shl_ln1171_363"   --->   Operation 867 'sext' 'sext_ln1171_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (0.00ns)   --->   "%shl_ln1171_364 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_372, i1 0"   --->   Operation 868 'bitconcatenate' 'shl_ln1171_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln1171_757 = sext i17 %shl_ln1171_364"   --->   Operation 869 'sext' 'sext_ln1171_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln1171_758 = sext i17 %shl_ln1171_364"   --->   Operation 870 'sext' 'sext_ln1171_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 871 [1/1] (1.34ns)   --->   "%sub_ln1171_613 = sub i20 %sext_ln1171_758, i20 %sext_ln1171_756"   --->   Operation 871 'sub' 'sub_ln1171_613' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln717_456 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_613, i32 6, i32 19"   --->   Operation 872 'partselect' 'trunc_ln717_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln1171_759 = sext i14 %trunc_ln717_456"   --->   Operation 873 'sext' 'sext_ln1171_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 874 [1/1] (1.32ns)   --->   "%sub_ln1171_614 = sub i18 0, i18 %sext_ln1171_757"   --->   Operation 874 'sub' 'sub_ln1171_614' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln717_457 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_614, i32 6, i32 17"   --->   Operation 875 'partselect' 'trunc_ln717_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln1171_760 = sext i12 %trunc_ln717_457"   --->   Operation 876 'sext' 'sext_ln1171_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 877 [1/1] (1.34ns)   --->   "%sub_ln1171_615 = sub i20 %sext_ln1171_756, i20 %sext_ln1171_755"   --->   Operation 877 'sub' 'sub_ln1171_615' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%trunc_ln717_458 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_615, i32 6, i32 19"   --->   Operation 878 'partselect' 'trunc_ln717_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (0.00ns)   --->   "%sext_ln717_530 = sext i14 %trunc_ln717_458"   --->   Operation 879 'sext' 'sext_ln717_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 880 [1/1] (0.00ns)   --->   "%trunc_ln717_459 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_372, i32 4, i32 15"   --->   Operation 880 'partselect' 'trunc_ln717_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln712_762 = sext i12 %trunc_ln717_459"   --->   Operation 881 'sext' 'sext_ln712_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 882 [1/1] (1.32ns)   --->   "%add_ln712_2369 = add i14 %sext_ln1171_750, i14 16128"   --->   Operation 882 'add' 'add_ln712_2369' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln712_763 = sext i14 %add_ln712_2369"   --->   Operation 883 'sext' 'sext_ln712_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 884 [1/1] (1.32ns)   --->   "%add_ln712_2370 = add i15 %sext_ln712_763, i15 %sext_ln1171_759"   --->   Operation 884 'add' 'add_ln712_2370' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 885 [1/1] (1.33ns)   --->   "%add_ln712_2373 = add i13 %sext_ln1171_760, i13 7904"   --->   Operation 885 'add' 'add_ln712_2373' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln712_765 = sext i13 %add_ln712_2373"   --->   Operation 886 'sext' 'sext_ln712_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (1.32ns)   --->   "%add_ln712_2374 = add i14 %sext_ln712_765, i14 %sext_ln717_526"   --->   Operation 887 'add' 'add_ln712_2374' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 888 [1/1] (1.34ns)   --->   "%add_ln712_2377 = add i11 %sext_ln1171_752, i11 256"   --->   Operation 888 'add' 'add_ln712_2377' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln712_767 = sext i11 %add_ln712_2377"   --->   Operation 889 'sext' 'sext_ln712_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (1.32ns)   --->   "%add_ln712_2378 = add i15 %sext_ln712_767, i15 %sext_ln717_530"   --->   Operation 890 'add' 'add_ln712_2378' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 891 [1/1] (1.32ns)   --->   "%add_ln712_2380 = add i15 %sext_ln1171_754, i15 %sext_ln717_527"   --->   Operation 891 'add' 'add_ln712_2380' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln712_769 = sext i15 %add_ln712_2380"   --->   Operation 892 'sext' 'sext_ln712_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (1.33ns)   --->   "%add_ln712_2381 = add i13 %sext_ln712_762, i13 32"   --->   Operation 893 'add' 'add_ln712_2381' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln712_770 = sext i13 %add_ln712_2381"   --->   Operation 894 'sext' 'sext_ln712_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 895 [1/1] (1.32ns)   --->   "%add_ln712_2382 = add i14 %sext_ln712_770, i14 %sext_ln717_523"   --->   Operation 895 'add' 'add_ln712_2382' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln712_771 = sext i14 %add_ln712_2382"   --->   Operation 896 'sext' 'sext_ln712_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 897 [1/1] (1.31ns)   --->   "%add_ln712_2383 = add i16 %sext_ln712_771, i16 %sext_ln712_769"   --->   Operation 897 'add' 'add_ln712_2383' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln717_531 = sext i16 %p_read_379"   --->   Operation 898 'sext' 'sext_ln717_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (3.72ns)   --->   "%mul_ln1171_211 = mul i22 %sext_ln717_531, i22 4194278"   --->   Operation 899 'mul' 'mul_ln1171_211' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%trunc_ln717_460 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_211, i32 6, i32 21"   --->   Operation 900 'partselect' 'trunc_ln717_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (3.72ns)   --->   "%mul_ln717_70 = mul i22 %sext_ln717_531, i22 4194269"   --->   Operation 901 'mul' 'mul_ln717_70' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 902 [1/1] (0.00ns)   --->   "%trunc_ln717_461 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_70, i32 6, i32 21"   --->   Operation 902 'partselect' 'trunc_ln717_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 903 [1/1] (3.72ns)   --->   "%mul_ln1171_212 = mul i22 %sext_ln717_531, i22 4194277"   --->   Operation 903 'mul' 'mul_ln1171_212' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%trunc_ln717_462 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_212, i32 6, i32 21"   --->   Operation 904 'partselect' 'trunc_ln717_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (0.00ns)   --->   "%shl_ln1171_365 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_379, i1 0"   --->   Operation 905 'bitconcatenate' 'shl_ln1171_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln1171_761 = sext i17 %shl_ln1171_365"   --->   Operation 906 'sext' 'sext_ln1171_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (1.32ns)   --->   "%sub_ln1171_616 = sub i18 0, i18 %sext_ln1171_761"   --->   Operation 907 'sub' 'sub_ln1171_616' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 908 [1/1] (0.00ns)   --->   "%trunc_ln717_463 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_616, i32 6, i32 17"   --->   Operation 908 'partselect' 'trunc_ln717_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln717_532 = sext i12 %trunc_ln717_463"   --->   Operation 909 'sext' 'sext_ln717_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln717_533 = sext i16 %p_read_378"   --->   Operation 910 'sext' 'sext_ln717_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln1171_762 = sext i16 %p_read_378"   --->   Operation 911 'sext' 'sext_ln1171_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln1171_763 = sext i16 %p_read_378"   --->   Operation 912 'sext' 'sext_ln1171_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 913 [1/1] (0.00ns)   --->   "%shl_ln1171_366 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_378, i3 0"   --->   Operation 913 'bitconcatenate' 'shl_ln1171_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 914 [1/1] (0.00ns)   --->   "%sext_ln1171_764 = sext i19 %shl_ln1171_366"   --->   Operation 914 'sext' 'sext_ln1171_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 915 [1/1] (1.34ns)   --->   "%sub_ln1171_617 = sub i20 %sext_ln1171_764, i20 %sext_ln1171_762"   --->   Operation 915 'sub' 'sub_ln1171_617' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln717_464 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_617, i32 6, i32 19"   --->   Operation 916 'partselect' 'trunc_ln717_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_160 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_378, i2 0"   --->   Operation 917 'bitconcatenate' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln1171_765 = sext i18 %tmp_160"   --->   Operation 918 'sext' 'sext_ln1171_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (1.33ns)   --->   "%sub_ln1171_618 = sub i19 %sext_ln1171_763, i19 %sext_ln1171_765"   --->   Operation 919 'sub' 'sub_ln1171_618' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 920 [1/1] (0.00ns)   --->   "%trunc_ln717_465 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_618, i32 6, i32 18"   --->   Operation 920 'partselect' 'trunc_ln717_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (0.00ns)   --->   "%sext_ln717_535 = sext i13 %trunc_ln717_465"   --->   Operation 921 'sext' 'sext_ln717_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 922 [1/1] (3.72ns)   --->   "%mul_ln717_71 = mul i22 %sext_ln717_533, i22 4194267"   --->   Operation 922 'mul' 'mul_ln717_71' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 923 [1/1] (0.00ns)   --->   "%trunc_ln717_466 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_71, i32 6, i32 21"   --->   Operation 923 'partselect' 'trunc_ln717_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 924 [1/1] (0.00ns)   --->   "%trunc_ln717_467 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_378, i32 3, i32 15"   --->   Operation 924 'partselect' 'trunc_ln717_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln717_536 = sext i13 %trunc_ln717_467"   --->   Operation 925 'sext' 'sext_ln717_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln717_537 = sext i16 %p_read5084"   --->   Operation 926 'sext' 'sext_ln717_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.00ns)   --->   "%trunc_ln717_468 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read5084, i32 3, i32 15"   --->   Operation 927 'partselect' 'trunc_ln717_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln1171_766 = sext i13 %trunc_ln717_468"   --->   Operation 928 'sext' 'sext_ln1171_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.00ns)   --->   "%shl_ln1171_367 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read5084, i3 0"   --->   Operation 929 'bitconcatenate' 'shl_ln1171_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln1171_767 = sext i19 %shl_ln1171_367"   --->   Operation 930 'sext' 'sext_ln1171_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 931 [1/1] (1.34ns)   --->   "%add_ln1171_107 = add i20 %sext_ln1171_767, i20 %sext_ln717_537"   --->   Operation 931 'add' 'add_ln1171_107' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 932 [1/1] (0.00ns)   --->   "%trunc_ln717_469 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_107, i32 6, i32 19"   --->   Operation 932 'partselect' 'trunc_ln717_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 933 [1/1] (0.00ns)   --->   "%trunc_ln717_470 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read5084, i32 6, i32 15"   --->   Operation 933 'partselect' 'trunc_ln717_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln1171_768 = sext i10 %trunc_ln717_470"   --->   Operation 934 'sext' 'sext_ln1171_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (0.00ns)   --->   "%shl_ln1171_368 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read5084, i1 0"   --->   Operation 935 'bitconcatenate' 'shl_ln1171_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln1171_769 = sext i17 %shl_ln1171_368"   --->   Operation 936 'sext' 'sext_ln1171_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (1.34ns)   --->   "%sub_ln1171_619 = sub i20 %sext_ln1171_767, i20 %sext_ln1171_769"   --->   Operation 937 'sub' 'sub_ln1171_619' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%trunc_ln717_471 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_619, i32 6, i32 19"   --->   Operation 938 'partselect' 'trunc_ln717_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln1171_770 = sext i14 %trunc_ln717_471"   --->   Operation 939 'sext' 'sext_ln1171_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln1171_771 = sext i16 %p_read5185"   --->   Operation 940 'sext' 'sext_ln1171_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (0.00ns)   --->   "%shl_ln1171_369 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read5185, i3 0"   --->   Operation 941 'bitconcatenate' 'shl_ln1171_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln1171_772 = sext i19 %shl_ln1171_369"   --->   Operation 942 'sext' 'sext_ln1171_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (0.00ns)   --->   "%shl_ln1171_370 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read5185, i1 0"   --->   Operation 943 'bitconcatenate' 'shl_ln1171_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln1171_773 = sext i17 %shl_ln1171_370"   --->   Operation 944 'sext' 'sext_ln1171_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln1171_774 = sext i17 %shl_ln1171_370"   --->   Operation 945 'sext' 'sext_ln1171_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (1.34ns)   --->   "%sub_ln1171_620 = sub i20 %sext_ln1171_774, i20 %sext_ln1171_772"   --->   Operation 946 'sub' 'sub_ln1171_620' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln717_472 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_620, i32 6, i32 19"   --->   Operation 947 'partselect' 'trunc_ln717_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 948 [1/1] (0.00ns)   --->   "%sext_ln1171_775 = sext i14 %trunc_ln717_472"   --->   Operation 948 'sext' 'sext_ln1171_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 949 [1/1] (1.32ns)   --->   "%sub_ln1171_621 = sub i18 0, i18 %sext_ln1171_773"   --->   Operation 949 'sub' 'sub_ln1171_621' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 950 [1/1] (0.00ns)   --->   "%trunc_ln717_473 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_621, i32 6, i32 17"   --->   Operation 950 'partselect' 'trunc_ln717_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln1171_776 = sext i12 %trunc_ln717_473"   --->   Operation 951 'sext' 'sext_ln1171_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 952 [1/1] (1.34ns)   --->   "%sub_ln1171_622 = sub i20 %sext_ln1171_772, i20 %sext_ln1171_771"   --->   Operation 952 'sub' 'sub_ln1171_622' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 953 [1/1] (0.00ns)   --->   "%trunc_ln717_474 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_622, i32 6, i32 19"   --->   Operation 953 'partselect' 'trunc_ln717_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln717_539 = sext i14 %trunc_ln717_474"   --->   Operation 954 'sext' 'sext_ln717_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln717_475 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read5185, i32 4, i32 15"   --->   Operation 955 'partselect' 'trunc_ln717_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln712_772 = sext i12 %trunc_ln717_475"   --->   Operation 956 'sext' 'sext_ln712_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 957 [1/1] (1.32ns)   --->   "%add_ln712_2385 = add i14 %sext_ln1171_766, i14 16128"   --->   Operation 957 'add' 'add_ln712_2385' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln712_773 = sext i14 %add_ln712_2385"   --->   Operation 958 'sext' 'sext_ln712_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 959 [1/1] (1.32ns)   --->   "%add_ln712_2386 = add i15 %sext_ln712_773, i15 %sext_ln1171_775"   --->   Operation 959 'add' 'add_ln712_2386' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 960 [1/1] (1.33ns)   --->   "%add_ln712_2389 = add i13 %sext_ln1171_776, i13 7904"   --->   Operation 960 'add' 'add_ln712_2389' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 961 [1/1] (0.00ns)   --->   "%sext_ln712_775 = sext i13 %add_ln712_2389"   --->   Operation 961 'sext' 'sext_ln712_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 962 [1/1] (1.32ns)   --->   "%add_ln712_2390 = add i14 %sext_ln712_775, i14 %sext_ln717_535"   --->   Operation 962 'add' 'add_ln712_2390' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 963 [1/1] (1.34ns)   --->   "%add_ln712_2393 = add i11 %sext_ln1171_768, i11 256"   --->   Operation 963 'add' 'add_ln712_2393' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 964 [1/1] (0.00ns)   --->   "%sext_ln712_777 = sext i11 %add_ln712_2393"   --->   Operation 964 'sext' 'sext_ln712_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 965 [1/1] (1.32ns)   --->   "%add_ln712_2394 = add i15 %sext_ln712_777, i15 %sext_ln717_539"   --->   Operation 965 'add' 'add_ln712_2394' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 966 [1/1] (1.32ns)   --->   "%add_ln712_2396 = add i15 %sext_ln1171_770, i15 %sext_ln717_536"   --->   Operation 966 'add' 'add_ln712_2396' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln712_779 = sext i15 %add_ln712_2396"   --->   Operation 967 'sext' 'sext_ln712_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 968 [1/1] (1.33ns)   --->   "%add_ln712_2397 = add i13 %sext_ln712_772, i13 32"   --->   Operation 968 'add' 'add_ln712_2397' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln712_780 = sext i13 %add_ln712_2397"   --->   Operation 969 'sext' 'sext_ln712_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 970 [1/1] (1.32ns)   --->   "%add_ln712_2398 = add i14 %sext_ln712_780, i14 %sext_ln717_532"   --->   Operation 970 'add' 'add_ln712_2398' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln712_781 = sext i14 %add_ln712_2398"   --->   Operation 971 'sext' 'sext_ln712_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 972 [1/1] (1.31ns)   --->   "%add_ln712_2399 = add i16 %sext_ln712_781, i16 %sext_ln712_779"   --->   Operation 972 'add' 'add_ln712_2399' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln717_540 = sext i16 %p_read_371"   --->   Operation 973 'sext' 'sext_ln717_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 974 [1/1] (3.72ns)   --->   "%mul_ln1171_213 = mul i22 %sext_ln717_540, i22 4194278"   --->   Operation 974 'mul' 'mul_ln1171_213' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 975 [1/1] (0.00ns)   --->   "%trunc_ln717_476 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_213, i32 6, i32 21"   --->   Operation 975 'partselect' 'trunc_ln717_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 976 [1/1] (3.72ns)   --->   "%mul_ln717_72 = mul i22 %sext_ln717_540, i22 4194269"   --->   Operation 976 'mul' 'mul_ln717_72' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 977 [1/1] (0.00ns)   --->   "%trunc_ln717_477 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_72, i32 6, i32 21"   --->   Operation 977 'partselect' 'trunc_ln717_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 978 [1/1] (3.72ns)   --->   "%mul_ln1171_214 = mul i22 %sext_ln717_540, i22 4194277"   --->   Operation 978 'mul' 'mul_ln1171_214' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 979 [1/1] (0.00ns)   --->   "%trunc_ln717_478 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_214, i32 6, i32 21"   --->   Operation 979 'partselect' 'trunc_ln717_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 980 [1/1] (0.00ns)   --->   "%shl_ln1171_371 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_371, i1 0"   --->   Operation 980 'bitconcatenate' 'shl_ln1171_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln1171_777 = sext i17 %shl_ln1171_371"   --->   Operation 981 'sext' 'sext_ln1171_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 982 [1/1] (1.32ns)   --->   "%sub_ln1171_623 = sub i18 0, i18 %sext_ln1171_777"   --->   Operation 982 'sub' 'sub_ln1171_623' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln717_479 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_623, i32 6, i32 17"   --->   Operation 983 'partselect' 'trunc_ln717_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln717_541 = sext i12 %trunc_ln717_479"   --->   Operation 984 'sext' 'sext_ln717_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 985 [1/1] (0.00ns)   --->   "%sext_ln717_542 = sext i16 %p_read_370"   --->   Operation 985 'sext' 'sext_ln717_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln1171_778 = sext i16 %p_read_370"   --->   Operation 986 'sext' 'sext_ln1171_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln1171_779 = sext i16 %p_read_370"   --->   Operation 987 'sext' 'sext_ln1171_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (0.00ns)   --->   "%shl_ln1171_372 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_370, i3 0"   --->   Operation 988 'bitconcatenate' 'shl_ln1171_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 989 [1/1] (0.00ns)   --->   "%sext_ln1171_780 = sext i19 %shl_ln1171_372"   --->   Operation 989 'sext' 'sext_ln1171_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 990 [1/1] (1.34ns)   --->   "%sub_ln1171_624 = sub i20 %sext_ln1171_780, i20 %sext_ln1171_778"   --->   Operation 990 'sub' 'sub_ln1171_624' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 991 [1/1] (0.00ns)   --->   "%trunc_ln717_480 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_624, i32 6, i32 19"   --->   Operation 991 'partselect' 'trunc_ln717_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_161 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_370, i2 0"   --->   Operation 992 'bitconcatenate' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln1171_781 = sext i18 %tmp_161"   --->   Operation 993 'sext' 'sext_ln1171_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 994 [1/1] (1.33ns)   --->   "%sub_ln1171_625 = sub i19 %sext_ln1171_779, i19 %sext_ln1171_781"   --->   Operation 994 'sub' 'sub_ln1171_625' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 995 [1/1] (0.00ns)   --->   "%trunc_ln717_481 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_625, i32 6, i32 18"   --->   Operation 995 'partselect' 'trunc_ln717_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln717_544 = sext i13 %trunc_ln717_481"   --->   Operation 996 'sext' 'sext_ln717_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 997 [1/1] (3.72ns)   --->   "%mul_ln717_73 = mul i22 %sext_ln717_542, i22 4194267"   --->   Operation 997 'mul' 'mul_ln717_73' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 998 [1/1] (0.00ns)   --->   "%trunc_ln717_482 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_73, i32 6, i32 21"   --->   Operation 998 'partselect' 'trunc_ln717_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln717_483 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_370, i32 3, i32 15"   --->   Operation 999 'partselect' 'trunc_ln717_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln717_545 = sext i13 %trunc_ln717_483"   --->   Operation 1000 'sext' 'sext_ln717_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln717_546 = sext i16 %p_read70100"   --->   Operation 1001 'sext' 'sext_ln717_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1002 [1/1] (0.00ns)   --->   "%trunc_ln717_484 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read70100, i32 3, i32 15"   --->   Operation 1002 'partselect' 'trunc_ln717_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln1171_782 = sext i13 %trunc_ln717_484"   --->   Operation 1003 'sext' 'sext_ln1171_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1004 [1/1] (0.00ns)   --->   "%shl_ln1171_373 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read70100, i3 0"   --->   Operation 1004 'bitconcatenate' 'shl_ln1171_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln1171_783 = sext i19 %shl_ln1171_373"   --->   Operation 1005 'sext' 'sext_ln1171_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1006 [1/1] (1.34ns)   --->   "%add_ln1171_108 = add i20 %sext_ln1171_783, i20 %sext_ln717_546"   --->   Operation 1006 'add' 'add_ln1171_108' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln717_485 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_108, i32 6, i32 19"   --->   Operation 1007 'partselect' 'trunc_ln717_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1008 [1/1] (0.00ns)   --->   "%trunc_ln717_486 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read70100, i32 6, i32 15"   --->   Operation 1008 'partselect' 'trunc_ln717_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln1171_784 = sext i10 %trunc_ln717_486"   --->   Operation 1009 'sext' 'sext_ln1171_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1010 [1/1] (0.00ns)   --->   "%shl_ln1171_374 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read70100, i1 0"   --->   Operation 1010 'bitconcatenate' 'shl_ln1171_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1011 [1/1] (0.00ns)   --->   "%sext_ln1171_785 = sext i17 %shl_ln1171_374"   --->   Operation 1011 'sext' 'sext_ln1171_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1012 [1/1] (1.34ns)   --->   "%sub_ln1171_626 = sub i20 %sext_ln1171_783, i20 %sext_ln1171_785"   --->   Operation 1012 'sub' 'sub_ln1171_626' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1013 [1/1] (0.00ns)   --->   "%trunc_ln717_487 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_626, i32 6, i32 19"   --->   Operation 1013 'partselect' 'trunc_ln717_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1014 [1/1] (0.00ns)   --->   "%sext_ln1171_786 = sext i14 %trunc_ln717_487"   --->   Operation 1014 'sext' 'sext_ln1171_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln1171_787 = sext i16 %p_read_360"   --->   Operation 1015 'sext' 'sext_ln1171_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1016 [1/1] (0.00ns)   --->   "%shl_ln1171_375 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_360, i3 0"   --->   Operation 1016 'bitconcatenate' 'shl_ln1171_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln1171_788 = sext i19 %shl_ln1171_375"   --->   Operation 1017 'sext' 'sext_ln1171_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1018 [1/1] (0.00ns)   --->   "%shl_ln1171_376 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_360, i1 0"   --->   Operation 1018 'bitconcatenate' 'shl_ln1171_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln1171_789 = sext i17 %shl_ln1171_376"   --->   Operation 1019 'sext' 'sext_ln1171_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln1171_790 = sext i17 %shl_ln1171_376"   --->   Operation 1020 'sext' 'sext_ln1171_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1021 [1/1] (1.34ns)   --->   "%sub_ln1171_627 = sub i20 %sext_ln1171_790, i20 %sext_ln1171_788"   --->   Operation 1021 'sub' 'sub_ln1171_627' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1022 [1/1] (0.00ns)   --->   "%trunc_ln717_488 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_627, i32 6, i32 19"   --->   Operation 1022 'partselect' 'trunc_ln717_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (0.00ns)   --->   "%sext_ln1171_791 = sext i14 %trunc_ln717_488"   --->   Operation 1023 'sext' 'sext_ln1171_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1024 [1/1] (1.32ns)   --->   "%sub_ln1171_628 = sub i18 0, i18 %sext_ln1171_789"   --->   Operation 1024 'sub' 'sub_ln1171_628' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1025 [1/1] (0.00ns)   --->   "%trunc_ln717_489 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_628, i32 6, i32 17"   --->   Operation 1025 'partselect' 'trunc_ln717_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln1171_792 = sext i12 %trunc_ln717_489"   --->   Operation 1026 'sext' 'sext_ln1171_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1027 [1/1] (1.34ns)   --->   "%sub_ln1171_629 = sub i20 %sext_ln1171_788, i20 %sext_ln1171_787"   --->   Operation 1027 'sub' 'sub_ln1171_629' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1028 [1/1] (0.00ns)   --->   "%trunc_ln717_490 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_629, i32 6, i32 19"   --->   Operation 1028 'partselect' 'trunc_ln717_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln717_548 = sext i14 %trunc_ln717_490"   --->   Operation 1029 'sext' 'sext_ln717_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1030 [1/1] (0.00ns)   --->   "%trunc_ln717_491 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_360, i32 4, i32 15"   --->   Operation 1030 'partselect' 'trunc_ln717_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (0.00ns)   --->   "%sext_ln712_782 = sext i12 %trunc_ln717_491"   --->   Operation 1031 'sext' 'sext_ln712_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1032 [1/1] (1.32ns)   --->   "%add_ln712_2401 = add i14 %sext_ln1171_782, i14 16128"   --->   Operation 1032 'add' 'add_ln712_2401' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1033 [1/1] (0.00ns)   --->   "%sext_ln712_783 = sext i14 %add_ln712_2401"   --->   Operation 1033 'sext' 'sext_ln712_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1034 [1/1] (1.32ns)   --->   "%add_ln712_2402 = add i15 %sext_ln712_783, i15 %sext_ln1171_791"   --->   Operation 1034 'add' 'add_ln712_2402' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1035 [1/1] (1.33ns)   --->   "%add_ln712_2405 = add i13 %sext_ln1171_792, i13 7904"   --->   Operation 1035 'add' 'add_ln712_2405' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln712_785 = sext i13 %add_ln712_2405"   --->   Operation 1036 'sext' 'sext_ln712_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1037 [1/1] (1.32ns)   --->   "%add_ln712_2406 = add i14 %sext_ln712_785, i14 %sext_ln717_544"   --->   Operation 1037 'add' 'add_ln712_2406' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1038 [1/1] (1.34ns)   --->   "%add_ln712_2409 = add i11 %sext_ln1171_784, i11 256"   --->   Operation 1038 'add' 'add_ln712_2409' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln712_787 = sext i11 %add_ln712_2409"   --->   Operation 1039 'sext' 'sext_ln712_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1040 [1/1] (1.32ns)   --->   "%add_ln712_2410 = add i15 %sext_ln712_787, i15 %sext_ln717_548"   --->   Operation 1040 'add' 'add_ln712_2410' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1041 [1/1] (1.32ns)   --->   "%add_ln712_2412 = add i15 %sext_ln1171_786, i15 %sext_ln717_545"   --->   Operation 1041 'add' 'add_ln712_2412' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln712_789 = sext i15 %add_ln712_2412"   --->   Operation 1042 'sext' 'sext_ln712_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1043 [1/1] (1.33ns)   --->   "%add_ln712_2413 = add i13 %sext_ln712_782, i13 32"   --->   Operation 1043 'add' 'add_ln712_2413' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1044 [1/1] (0.00ns)   --->   "%sext_ln712_790 = sext i13 %add_ln712_2413"   --->   Operation 1044 'sext' 'sext_ln712_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1045 [1/1] (1.32ns)   --->   "%add_ln712_2414 = add i14 %sext_ln712_790, i14 %sext_ln717_541"   --->   Operation 1045 'add' 'add_ln712_2414' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1046 [1/1] (0.00ns)   --->   "%sext_ln712_791 = sext i14 %add_ln712_2414"   --->   Operation 1046 'sext' 'sext_ln712_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1047 [1/1] (1.31ns)   --->   "%add_ln712_2415 = add i16 %sext_ln712_791, i16 %sext_ln712_789"   --->   Operation 1047 'add' 'add_ln712_2415' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln717_549 = sext i16 %p_read_369"   --->   Operation 1048 'sext' 'sext_ln717_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1049 [1/1] (3.72ns)   --->   "%mul_ln1171_215 = mul i22 %sext_ln717_549, i22 4194278"   --->   Operation 1049 'mul' 'mul_ln1171_215' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1050 [1/1] (0.00ns)   --->   "%trunc_ln717_492 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_215, i32 6, i32 21"   --->   Operation 1050 'partselect' 'trunc_ln717_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1051 [1/1] (3.72ns)   --->   "%mul_ln717_74 = mul i22 %sext_ln717_549, i22 4194269"   --->   Operation 1051 'mul' 'mul_ln717_74' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1052 [1/1] (0.00ns)   --->   "%trunc_ln717_493 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_74, i32 6, i32 21"   --->   Operation 1052 'partselect' 'trunc_ln717_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1053 [1/1] (3.72ns)   --->   "%mul_ln1171_216 = mul i22 %sext_ln717_549, i22 4194277"   --->   Operation 1053 'mul' 'mul_ln1171_216' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1054 [1/1] (0.00ns)   --->   "%trunc_ln717_494 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_216, i32 6, i32 21"   --->   Operation 1054 'partselect' 'trunc_ln717_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (0.00ns)   --->   "%shl_ln1171_377 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_369, i1 0"   --->   Operation 1055 'bitconcatenate' 'shl_ln1171_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln1171_793 = sext i17 %shl_ln1171_377"   --->   Operation 1056 'sext' 'sext_ln1171_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1057 [1/1] (1.32ns)   --->   "%sub_ln1171_630 = sub i18 0, i18 %sext_ln1171_793"   --->   Operation 1057 'sub' 'sub_ln1171_630' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1058 [1/1] (0.00ns)   --->   "%trunc_ln717_495 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_630, i32 6, i32 17"   --->   Operation 1058 'partselect' 'trunc_ln717_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1059 [1/1] (0.00ns)   --->   "%sext_ln717_550 = sext i12 %trunc_ln717_495"   --->   Operation 1059 'sext' 'sext_ln717_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln717_551 = sext i16 %p_read_368"   --->   Operation 1060 'sext' 'sext_ln717_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln1171_794 = sext i16 %p_read_368"   --->   Operation 1061 'sext' 'sext_ln1171_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln1171_795 = sext i16 %p_read_368"   --->   Operation 1062 'sext' 'sext_ln1171_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1063 [1/1] (0.00ns)   --->   "%shl_ln1171_378 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_368, i3 0"   --->   Operation 1063 'bitconcatenate' 'shl_ln1171_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln1171_796 = sext i19 %shl_ln1171_378"   --->   Operation 1064 'sext' 'sext_ln1171_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1065 [1/1] (1.34ns)   --->   "%sub_ln1171_631 = sub i20 %sext_ln1171_796, i20 %sext_ln1171_794"   --->   Operation 1065 'sub' 'sub_ln1171_631' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1066 [1/1] (0.00ns)   --->   "%trunc_ln717_496 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_631, i32 6, i32 19"   --->   Operation 1066 'partselect' 'trunc_ln717_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1067 [1/1] (0.00ns)   --->   "%tmp_162 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_368, i2 0"   --->   Operation 1067 'bitconcatenate' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln1171_797 = sext i18 %tmp_162"   --->   Operation 1068 'sext' 'sext_ln1171_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1069 [1/1] (1.33ns)   --->   "%sub_ln1171_632 = sub i19 %sext_ln1171_795, i19 %sext_ln1171_797"   --->   Operation 1069 'sub' 'sub_ln1171_632' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1070 [1/1] (0.00ns)   --->   "%trunc_ln717_497 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_632, i32 6, i32 18"   --->   Operation 1070 'partselect' 'trunc_ln717_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln717_553 = sext i13 %trunc_ln717_497"   --->   Operation 1071 'sext' 'sext_ln717_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1072 [1/1] (3.72ns)   --->   "%mul_ln717_75 = mul i22 %sext_ln717_551, i22 4194267"   --->   Operation 1072 'mul' 'mul_ln717_75' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1073 [1/1] (0.00ns)   --->   "%trunc_ln717_498 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_75, i32 6, i32 21"   --->   Operation 1073 'partselect' 'trunc_ln717_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1074 [1/1] (0.00ns)   --->   "%trunc_ln717_499 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_368, i32 3, i32 15"   --->   Operation 1074 'partselect' 'trunc_ln717_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1075 [1/1] (0.00ns)   --->   "%sext_ln717_554 = sext i13 %trunc_ln717_499"   --->   Operation 1075 'sext' 'sext_ln717_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1076 [1/1] (0.00ns)   --->   "%sext_ln717_555 = sext i16 %p_read_359"   --->   Operation 1076 'sext' 'sext_ln717_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1077 [1/1] (0.00ns)   --->   "%trunc_ln717_500 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_359, i32 3, i32 15"   --->   Operation 1077 'partselect' 'trunc_ln717_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln1171_798 = sext i13 %trunc_ln717_500"   --->   Operation 1078 'sext' 'sext_ln1171_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1079 [1/1] (0.00ns)   --->   "%shl_ln1171_379 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_359, i3 0"   --->   Operation 1079 'bitconcatenate' 'shl_ln1171_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln1171_799 = sext i19 %shl_ln1171_379"   --->   Operation 1080 'sext' 'sext_ln1171_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1081 [1/1] (1.34ns)   --->   "%add_ln1171_109 = add i20 %sext_ln1171_799, i20 %sext_ln717_555"   --->   Operation 1081 'add' 'add_ln1171_109' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1082 [1/1] (0.00ns)   --->   "%trunc_ln717_501 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_109, i32 6, i32 19"   --->   Operation 1082 'partselect' 'trunc_ln717_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1083 [1/1] (0.00ns)   --->   "%trunc_ln717_502 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_359, i32 6, i32 15"   --->   Operation 1083 'partselect' 'trunc_ln717_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1084 [1/1] (0.00ns)   --->   "%sext_ln1171_800 = sext i10 %trunc_ln717_502"   --->   Operation 1084 'sext' 'sext_ln1171_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1085 [1/1] (0.00ns)   --->   "%shl_ln1171_380 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_359, i1 0"   --->   Operation 1085 'bitconcatenate' 'shl_ln1171_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln1171_801 = sext i17 %shl_ln1171_380"   --->   Operation 1086 'sext' 'sext_ln1171_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1087 [1/1] (1.34ns)   --->   "%sub_ln1171_633 = sub i20 %sext_ln1171_799, i20 %sext_ln1171_801"   --->   Operation 1087 'sub' 'sub_ln1171_633' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1088 [1/1] (0.00ns)   --->   "%trunc_ln717_503 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_633, i32 6, i32 19"   --->   Operation 1088 'partselect' 'trunc_ln717_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln1171_802 = sext i14 %trunc_ln717_503"   --->   Operation 1089 'sext' 'sext_ln1171_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1090 [1/1] (0.00ns)   --->   "%sext_ln1171_803 = sext i16 %p_read_358"   --->   Operation 1090 'sext' 'sext_ln1171_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1091 [1/1] (0.00ns)   --->   "%shl_ln1171_381 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_358, i3 0"   --->   Operation 1091 'bitconcatenate' 'shl_ln1171_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln1171_804 = sext i19 %shl_ln1171_381"   --->   Operation 1092 'sext' 'sext_ln1171_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1093 [1/1] (0.00ns)   --->   "%shl_ln1171_382 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_358, i1 0"   --->   Operation 1093 'bitconcatenate' 'shl_ln1171_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln1171_805 = sext i17 %shl_ln1171_382"   --->   Operation 1094 'sext' 'sext_ln1171_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1095 [1/1] (0.00ns)   --->   "%sext_ln1171_806 = sext i17 %shl_ln1171_382"   --->   Operation 1095 'sext' 'sext_ln1171_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1096 [1/1] (1.34ns)   --->   "%sub_ln1171_634 = sub i20 %sext_ln1171_806, i20 %sext_ln1171_804"   --->   Operation 1096 'sub' 'sub_ln1171_634' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1097 [1/1] (0.00ns)   --->   "%trunc_ln717_504 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_634, i32 6, i32 19"   --->   Operation 1097 'partselect' 'trunc_ln717_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1098 [1/1] (0.00ns)   --->   "%sext_ln1171_807 = sext i14 %trunc_ln717_504"   --->   Operation 1098 'sext' 'sext_ln1171_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1099 [1/1] (1.32ns)   --->   "%sub_ln1171_635 = sub i18 0, i18 %sext_ln1171_805"   --->   Operation 1099 'sub' 'sub_ln1171_635' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1100 [1/1] (0.00ns)   --->   "%trunc_ln717_505 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_635, i32 6, i32 17"   --->   Operation 1100 'partselect' 'trunc_ln717_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln1171_808 = sext i12 %trunc_ln717_505"   --->   Operation 1101 'sext' 'sext_ln1171_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1102 [1/1] (1.34ns)   --->   "%sub_ln1171_636 = sub i20 %sext_ln1171_804, i20 %sext_ln1171_803"   --->   Operation 1102 'sub' 'sub_ln1171_636' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1103 [1/1] (0.00ns)   --->   "%trunc_ln717_506 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_636, i32 6, i32 19"   --->   Operation 1103 'partselect' 'trunc_ln717_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1104 [1/1] (0.00ns)   --->   "%sext_ln717_557 = sext i14 %trunc_ln717_506"   --->   Operation 1104 'sext' 'sext_ln717_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1105 [1/1] (0.00ns)   --->   "%trunc_ln717_507 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_358, i32 4, i32 15"   --->   Operation 1105 'partselect' 'trunc_ln717_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (0.00ns)   --->   "%sext_ln712_792 = sext i12 %trunc_ln717_507"   --->   Operation 1106 'sext' 'sext_ln712_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1107 [1/1] (1.32ns)   --->   "%add_ln712_2417 = add i14 %sext_ln1171_798, i14 16128"   --->   Operation 1107 'add' 'add_ln712_2417' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln712_793 = sext i14 %add_ln712_2417"   --->   Operation 1108 'sext' 'sext_ln712_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1109 [1/1] (1.32ns)   --->   "%add_ln712_2418 = add i15 %sext_ln712_793, i15 %sext_ln1171_807"   --->   Operation 1109 'add' 'add_ln712_2418' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1110 [1/1] (1.33ns)   --->   "%add_ln712_2421 = add i13 %sext_ln1171_808, i13 7904"   --->   Operation 1110 'add' 'add_ln712_2421' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1111 [1/1] (0.00ns)   --->   "%sext_ln712_795 = sext i13 %add_ln712_2421"   --->   Operation 1111 'sext' 'sext_ln712_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1112 [1/1] (1.32ns)   --->   "%add_ln712_2422 = add i14 %sext_ln712_795, i14 %sext_ln717_553"   --->   Operation 1112 'add' 'add_ln712_2422' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1113 [1/1] (1.34ns)   --->   "%add_ln712_2425 = add i11 %sext_ln1171_800, i11 256"   --->   Operation 1113 'add' 'add_ln712_2425' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln712_797 = sext i11 %add_ln712_2425"   --->   Operation 1114 'sext' 'sext_ln712_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1115 [1/1] (1.32ns)   --->   "%add_ln712_2426 = add i15 %sext_ln712_797, i15 %sext_ln717_557"   --->   Operation 1115 'add' 'add_ln712_2426' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1116 [1/1] (1.32ns)   --->   "%add_ln712_2428 = add i15 %sext_ln1171_802, i15 %sext_ln717_554"   --->   Operation 1116 'add' 'add_ln712_2428' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln712_799 = sext i15 %add_ln712_2428"   --->   Operation 1117 'sext' 'sext_ln712_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1118 [1/1] (1.33ns)   --->   "%add_ln712_2429 = add i13 %sext_ln712_792, i13 32"   --->   Operation 1118 'add' 'add_ln712_2429' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1119 [1/1] (0.00ns)   --->   "%sext_ln712_800 = sext i13 %add_ln712_2429"   --->   Operation 1119 'sext' 'sext_ln712_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1120 [1/1] (1.32ns)   --->   "%add_ln712_2430 = add i14 %sext_ln712_800, i14 %sext_ln717_550"   --->   Operation 1120 'add' 'add_ln712_2430' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1121 [1/1] (0.00ns)   --->   "%sext_ln712_801 = sext i14 %add_ln712_2430"   --->   Operation 1121 'sext' 'sext_ln712_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1122 [1/1] (1.31ns)   --->   "%add_ln712_2431 = add i16 %sext_ln712_801, i16 %sext_ln712_799"   --->   Operation 1122 'add' 'add_ln712_2431' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1123 [1/1] (0.00ns)   --->   "%sext_ln717_558 = sext i16 %p_read6090"   --->   Operation 1123 'sext' 'sext_ln717_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1124 [1/1] (3.72ns)   --->   "%mul_ln1171_217 = mul i22 %sext_ln717_558, i22 4194278"   --->   Operation 1124 'mul' 'mul_ln1171_217' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1125 [1/1] (0.00ns)   --->   "%trunc_ln717_508 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_217, i32 6, i32 21"   --->   Operation 1125 'partselect' 'trunc_ln717_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1126 [1/1] (3.72ns)   --->   "%mul_ln717_76 = mul i22 %sext_ln717_558, i22 4194269"   --->   Operation 1126 'mul' 'mul_ln717_76' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1127 [1/1] (0.00ns)   --->   "%trunc_ln717_509 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_76, i32 6, i32 21"   --->   Operation 1127 'partselect' 'trunc_ln717_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1128 [1/1] (3.72ns)   --->   "%mul_ln1171_218 = mul i22 %sext_ln717_558, i22 4194277"   --->   Operation 1128 'mul' 'mul_ln1171_218' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1129 [1/1] (0.00ns)   --->   "%trunc_ln717_510 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_218, i32 6, i32 21"   --->   Operation 1129 'partselect' 'trunc_ln717_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1130 [1/1] (0.00ns)   --->   "%shl_ln1171_383 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read6090, i1 0"   --->   Operation 1130 'bitconcatenate' 'shl_ln1171_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln1171_809 = sext i17 %shl_ln1171_383"   --->   Operation 1131 'sext' 'sext_ln1171_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1132 [1/1] (1.32ns)   --->   "%sub_ln1171_637 = sub i18 0, i18 %sext_ln1171_809"   --->   Operation 1132 'sub' 'sub_ln1171_637' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%trunc_ln717_511 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_637, i32 6, i32 17"   --->   Operation 1133 'partselect' 'trunc_ln717_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln717_559 = sext i12 %trunc_ln717_511"   --->   Operation 1134 'sext' 'sext_ln717_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1135 [1/1] (0.00ns)   --->   "%sext_ln717_560 = sext i16 %p_read6191"   --->   Operation 1135 'sext' 'sext_ln717_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln1171_810 = sext i16 %p_read6191"   --->   Operation 1136 'sext' 'sext_ln1171_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln1171_811 = sext i16 %p_read6191"   --->   Operation 1137 'sext' 'sext_ln1171_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1138 [1/1] (0.00ns)   --->   "%shl_ln1171_384 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read6191, i3 0"   --->   Operation 1138 'bitconcatenate' 'shl_ln1171_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1139 [1/1] (0.00ns)   --->   "%sext_ln1171_812 = sext i19 %shl_ln1171_384"   --->   Operation 1139 'sext' 'sext_ln1171_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (1.34ns)   --->   "%sub_ln1171_638 = sub i20 %sext_ln1171_812, i20 %sext_ln1171_810"   --->   Operation 1140 'sub' 'sub_ln1171_638' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1141 [1/1] (0.00ns)   --->   "%trunc_ln717_512 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_638, i32 6, i32 19"   --->   Operation 1141 'partselect' 'trunc_ln717_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_163 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read6191, i2 0"   --->   Operation 1142 'bitconcatenate' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (0.00ns)   --->   "%sext_ln1171_813 = sext i18 %tmp_163"   --->   Operation 1143 'sext' 'sext_ln1171_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1144 [1/1] (1.33ns)   --->   "%sub_ln1171_639 = sub i19 %sext_ln1171_811, i19 %sext_ln1171_813"   --->   Operation 1144 'sub' 'sub_ln1171_639' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1145 [1/1] (0.00ns)   --->   "%trunc_ln717_513 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_639, i32 6, i32 18"   --->   Operation 1145 'partselect' 'trunc_ln717_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1146 [1/1] (0.00ns)   --->   "%sext_ln717_562 = sext i13 %trunc_ln717_513"   --->   Operation 1146 'sext' 'sext_ln717_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1147 [1/1] (3.72ns)   --->   "%mul_ln717_77 = mul i22 %sext_ln717_560, i22 4194267"   --->   Operation 1147 'mul' 'mul_ln717_77' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1148 [1/1] (0.00ns)   --->   "%trunc_ln717_514 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_77, i32 6, i32 21"   --->   Operation 1148 'partselect' 'trunc_ln717_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1149 [1/1] (0.00ns)   --->   "%trunc_ln717_515 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read6191, i32 3, i32 15"   --->   Operation 1149 'partselect' 'trunc_ln717_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln717_563 = sext i13 %trunc_ln717_515"   --->   Operation 1150 'sext' 'sext_ln717_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln717_564 = sext i16 %p_read_357"   --->   Operation 1151 'sext' 'sext_ln717_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1152 [1/1] (0.00ns)   --->   "%trunc_ln717_516 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_357, i32 3, i32 15"   --->   Operation 1152 'partselect' 'trunc_ln717_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (0.00ns)   --->   "%sext_ln1171_814 = sext i13 %trunc_ln717_516"   --->   Operation 1153 'sext' 'sext_ln1171_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1154 [1/1] (0.00ns)   --->   "%shl_ln1171_385 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_357, i3 0"   --->   Operation 1154 'bitconcatenate' 'shl_ln1171_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1155 [1/1] (0.00ns)   --->   "%sext_ln1171_815 = sext i19 %shl_ln1171_385"   --->   Operation 1155 'sext' 'sext_ln1171_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1156 [1/1] (1.34ns)   --->   "%add_ln1171_110 = add i20 %sext_ln1171_815, i20 %sext_ln717_564"   --->   Operation 1156 'add' 'add_ln1171_110' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1157 [1/1] (0.00ns)   --->   "%trunc_ln717_517 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_110, i32 6, i32 19"   --->   Operation 1157 'partselect' 'trunc_ln717_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1158 [1/1] (0.00ns)   --->   "%trunc_ln717_518 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_357, i32 6, i32 15"   --->   Operation 1158 'partselect' 'trunc_ln717_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1159 [1/1] (0.00ns)   --->   "%sext_ln1171_816 = sext i10 %trunc_ln717_518"   --->   Operation 1159 'sext' 'sext_ln1171_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1160 [1/1] (0.00ns)   --->   "%shl_ln1171_386 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_357, i1 0"   --->   Operation 1160 'bitconcatenate' 'shl_ln1171_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1161 [1/1] (0.00ns)   --->   "%sext_ln1171_817 = sext i17 %shl_ln1171_386"   --->   Operation 1161 'sext' 'sext_ln1171_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1162 [1/1] (1.34ns)   --->   "%sub_ln1171_640 = sub i20 %sext_ln1171_815, i20 %sext_ln1171_817"   --->   Operation 1162 'sub' 'sub_ln1171_640' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1163 [1/1] (0.00ns)   --->   "%trunc_ln717_519 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_640, i32 6, i32 19"   --->   Operation 1163 'partselect' 'trunc_ln717_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln1171_818 = sext i14 %trunc_ln717_519"   --->   Operation 1164 'sext' 'sext_ln1171_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln1171_819 = sext i16 %p_read_356"   --->   Operation 1165 'sext' 'sext_ln1171_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1166 [1/1] (0.00ns)   --->   "%shl_ln1171_387 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_356, i3 0"   --->   Operation 1166 'bitconcatenate' 'shl_ln1171_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1167 [1/1] (0.00ns)   --->   "%sext_ln1171_820 = sext i19 %shl_ln1171_387"   --->   Operation 1167 'sext' 'sext_ln1171_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1168 [1/1] (0.00ns)   --->   "%shl_ln1171_388 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_356, i1 0"   --->   Operation 1168 'bitconcatenate' 'shl_ln1171_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln1171_821 = sext i17 %shl_ln1171_388"   --->   Operation 1169 'sext' 'sext_ln1171_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln1171_822 = sext i17 %shl_ln1171_388"   --->   Operation 1170 'sext' 'sext_ln1171_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1171 [1/1] (1.34ns)   --->   "%sub_ln1171_641 = sub i20 %sext_ln1171_822, i20 %sext_ln1171_820"   --->   Operation 1171 'sub' 'sub_ln1171_641' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1172 [1/1] (0.00ns)   --->   "%trunc_ln717_520 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_641, i32 6, i32 19"   --->   Operation 1172 'partselect' 'trunc_ln717_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln1171_823 = sext i14 %trunc_ln717_520"   --->   Operation 1173 'sext' 'sext_ln1171_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1174 [1/1] (1.32ns)   --->   "%sub_ln1171_642 = sub i18 0, i18 %sext_ln1171_821"   --->   Operation 1174 'sub' 'sub_ln1171_642' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1175 [1/1] (0.00ns)   --->   "%trunc_ln717_521 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_642, i32 6, i32 17"   --->   Operation 1175 'partselect' 'trunc_ln717_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1176 [1/1] (0.00ns)   --->   "%sext_ln1171_824 = sext i12 %trunc_ln717_521"   --->   Operation 1176 'sext' 'sext_ln1171_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1177 [1/1] (1.34ns)   --->   "%sub_ln1171_643 = sub i20 %sext_ln1171_820, i20 %sext_ln1171_819"   --->   Operation 1177 'sub' 'sub_ln1171_643' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1178 [1/1] (0.00ns)   --->   "%trunc_ln717_522 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_643, i32 6, i32 19"   --->   Operation 1178 'partselect' 'trunc_ln717_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1179 [1/1] (0.00ns)   --->   "%sext_ln717_566 = sext i14 %trunc_ln717_522"   --->   Operation 1179 'sext' 'sext_ln717_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1180 [1/1] (0.00ns)   --->   "%trunc_ln717_523 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_356, i32 4, i32 15"   --->   Operation 1180 'partselect' 'trunc_ln717_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln712_802 = sext i12 %trunc_ln717_523"   --->   Operation 1181 'sext' 'sext_ln712_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1182 [1/1] (1.32ns)   --->   "%add_ln712_2433 = add i14 %sext_ln1171_814, i14 16128"   --->   Operation 1182 'add' 'add_ln712_2433' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln712_803 = sext i14 %add_ln712_2433"   --->   Operation 1183 'sext' 'sext_ln712_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1184 [1/1] (1.32ns)   --->   "%add_ln712_2434 = add i15 %sext_ln712_803, i15 %sext_ln1171_823"   --->   Operation 1184 'add' 'add_ln712_2434' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1185 [1/1] (1.33ns)   --->   "%add_ln712_2437 = add i13 %sext_ln1171_824, i13 7904"   --->   Operation 1185 'add' 'add_ln712_2437' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1186 [1/1] (0.00ns)   --->   "%sext_ln712_805 = sext i13 %add_ln712_2437"   --->   Operation 1186 'sext' 'sext_ln712_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1187 [1/1] (1.32ns)   --->   "%add_ln712_2438 = add i14 %sext_ln712_805, i14 %sext_ln717_562"   --->   Operation 1187 'add' 'add_ln712_2438' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1188 [1/1] (1.34ns)   --->   "%add_ln712_2441 = add i11 %sext_ln1171_816, i11 256"   --->   Operation 1188 'add' 'add_ln712_2441' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1189 [1/1] (0.00ns)   --->   "%sext_ln712_807 = sext i11 %add_ln712_2441"   --->   Operation 1189 'sext' 'sext_ln712_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1190 [1/1] (1.32ns)   --->   "%add_ln712_2442 = add i15 %sext_ln712_807, i15 %sext_ln717_566"   --->   Operation 1190 'add' 'add_ln712_2442' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1191 [1/1] (1.32ns)   --->   "%add_ln712_2444 = add i15 %sext_ln1171_818, i15 %sext_ln717_563"   --->   Operation 1191 'add' 'add_ln712_2444' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1192 [1/1] (0.00ns)   --->   "%sext_ln712_809 = sext i15 %add_ln712_2444"   --->   Operation 1192 'sext' 'sext_ln712_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1193 [1/1] (1.33ns)   --->   "%add_ln712_2445 = add i13 %sext_ln712_802, i13 32"   --->   Operation 1193 'add' 'add_ln712_2445' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln712_810 = sext i13 %add_ln712_2445"   --->   Operation 1194 'sext' 'sext_ln712_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1195 [1/1] (1.32ns)   --->   "%add_ln712_2446 = add i14 %sext_ln712_810, i14 %sext_ln717_559"   --->   Operation 1195 'add' 'add_ln712_2446' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1196 [1/1] (0.00ns)   --->   "%sext_ln712_811 = sext i14 %add_ln712_2446"   --->   Operation 1196 'sext' 'sext_ln712_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1197 [1/1] (1.31ns)   --->   "%add_ln712_2447 = add i16 %sext_ln712_811, i16 %sext_ln712_809"   --->   Operation 1197 'add' 'add_ln712_2447' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln717_567 = sext i16 %p_read6292"   --->   Operation 1198 'sext' 'sext_ln717_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1199 [1/1] (3.72ns)   --->   "%mul_ln1171_219 = mul i22 %sext_ln717_567, i22 4194278"   --->   Operation 1199 'mul' 'mul_ln1171_219' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1200 [1/1] (0.00ns)   --->   "%trunc_ln717_524 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_219, i32 6, i32 21"   --->   Operation 1200 'partselect' 'trunc_ln717_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1201 [1/1] (3.72ns)   --->   "%mul_ln717_78 = mul i22 %sext_ln717_567, i22 4194269"   --->   Operation 1201 'mul' 'mul_ln717_78' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1202 [1/1] (0.00ns)   --->   "%trunc_ln717_525 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_78, i32 6, i32 21"   --->   Operation 1202 'partselect' 'trunc_ln717_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1203 [1/1] (3.72ns)   --->   "%mul_ln1171_220 = mul i22 %sext_ln717_567, i22 4194277"   --->   Operation 1203 'mul' 'mul_ln1171_220' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1204 [1/1] (0.00ns)   --->   "%trunc_ln717_526 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_220, i32 6, i32 21"   --->   Operation 1204 'partselect' 'trunc_ln717_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1205 [1/1] (0.00ns)   --->   "%shl_ln1171_389 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read6292, i1 0"   --->   Operation 1205 'bitconcatenate' 'shl_ln1171_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln1171_825 = sext i17 %shl_ln1171_389"   --->   Operation 1206 'sext' 'sext_ln1171_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1207 [1/1] (1.32ns)   --->   "%sub_ln1171_644 = sub i18 0, i18 %sext_ln1171_825"   --->   Operation 1207 'sub' 'sub_ln1171_644' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1208 [1/1] (0.00ns)   --->   "%trunc_ln717_527 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_644, i32 6, i32 17"   --->   Operation 1208 'partselect' 'trunc_ln717_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1209 [1/1] (0.00ns)   --->   "%sext_ln717_568 = sext i12 %trunc_ln717_527"   --->   Operation 1209 'sext' 'sext_ln717_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln717_569 = sext i16 %p_read_367"   --->   Operation 1210 'sext' 'sext_ln717_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1211 [1/1] (0.00ns)   --->   "%sext_ln1171_826 = sext i16 %p_read_367"   --->   Operation 1211 'sext' 'sext_ln1171_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln1171_827 = sext i16 %p_read_367"   --->   Operation 1212 'sext' 'sext_ln1171_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1213 [1/1] (0.00ns)   --->   "%shl_ln1171_390 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_367, i3 0"   --->   Operation 1213 'bitconcatenate' 'shl_ln1171_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln1171_828 = sext i19 %shl_ln1171_390"   --->   Operation 1214 'sext' 'sext_ln1171_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1215 [1/1] (1.34ns)   --->   "%sub_ln1171_645 = sub i20 %sext_ln1171_828, i20 %sext_ln1171_826"   --->   Operation 1215 'sub' 'sub_ln1171_645' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1216 [1/1] (0.00ns)   --->   "%trunc_ln717_528 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_645, i32 6, i32 19"   --->   Operation 1216 'partselect' 'trunc_ln717_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_164 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_367, i2 0"   --->   Operation 1217 'bitconcatenate' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln1171_829 = sext i18 %tmp_164"   --->   Operation 1218 'sext' 'sext_ln1171_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1219 [1/1] (1.33ns)   --->   "%sub_ln1171_646 = sub i19 %sext_ln1171_827, i19 %sext_ln1171_829"   --->   Operation 1219 'sub' 'sub_ln1171_646' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1220 [1/1] (0.00ns)   --->   "%trunc_ln717_529 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_646, i32 6, i32 18"   --->   Operation 1220 'partselect' 'trunc_ln717_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1221 [1/1] (0.00ns)   --->   "%sext_ln717_571 = sext i13 %trunc_ln717_529"   --->   Operation 1221 'sext' 'sext_ln717_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1222 [1/1] (3.72ns)   --->   "%mul_ln717_79 = mul i22 %sext_ln717_569, i22 4194267"   --->   Operation 1222 'mul' 'mul_ln717_79' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1223 [1/1] (0.00ns)   --->   "%trunc_ln717_530 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_79, i32 6, i32 21"   --->   Operation 1223 'partselect' 'trunc_ln717_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1224 [1/1] (0.00ns)   --->   "%trunc_ln717_531 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_367, i32 3, i32 15"   --->   Operation 1224 'partselect' 'trunc_ln717_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln717_572 = sext i13 %trunc_ln717_531"   --->   Operation 1225 'sext' 'sext_ln717_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln717_573 = sext i16 %p_read_355"   --->   Operation 1226 'sext' 'sext_ln717_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1227 [1/1] (0.00ns)   --->   "%trunc_ln717_532 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_355, i32 3, i32 15"   --->   Operation 1227 'partselect' 'trunc_ln717_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1228 [1/1] (0.00ns)   --->   "%sext_ln1171_830 = sext i13 %trunc_ln717_532"   --->   Operation 1228 'sext' 'sext_ln1171_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1229 [1/1] (0.00ns)   --->   "%shl_ln1171_391 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_355, i3 0"   --->   Operation 1229 'bitconcatenate' 'shl_ln1171_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1230 [1/1] (0.00ns)   --->   "%sext_ln1171_831 = sext i19 %shl_ln1171_391"   --->   Operation 1230 'sext' 'sext_ln1171_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1231 [1/1] (1.34ns)   --->   "%add_ln1171_111 = add i20 %sext_ln1171_831, i20 %sext_ln717_573"   --->   Operation 1231 'add' 'add_ln1171_111' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1232 [1/1] (0.00ns)   --->   "%trunc_ln717_533 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_111, i32 6, i32 19"   --->   Operation 1232 'partselect' 'trunc_ln717_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1233 [1/1] (0.00ns)   --->   "%trunc_ln717_534 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_355, i32 6, i32 15"   --->   Operation 1233 'partselect' 'trunc_ln717_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln1171_832 = sext i10 %trunc_ln717_534"   --->   Operation 1234 'sext' 'sext_ln1171_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1235 [1/1] (0.00ns)   --->   "%shl_ln1171_392 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_355, i1 0"   --->   Operation 1235 'bitconcatenate' 'shl_ln1171_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln1171_833 = sext i17 %shl_ln1171_392"   --->   Operation 1236 'sext' 'sext_ln1171_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1237 [1/1] (1.34ns)   --->   "%sub_ln1171_647 = sub i20 %sext_ln1171_831, i20 %sext_ln1171_833"   --->   Operation 1237 'sub' 'sub_ln1171_647' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1238 [1/1] (0.00ns)   --->   "%trunc_ln717_535 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_647, i32 6, i32 19"   --->   Operation 1238 'partselect' 'trunc_ln717_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln1171_834 = sext i14 %trunc_ln717_535"   --->   Operation 1239 'sext' 'sext_ln1171_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1240 [1/1] (0.00ns)   --->   "%sext_ln1171_835 = sext i16 %p_read_354"   --->   Operation 1240 'sext' 'sext_ln1171_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1241 [1/1] (0.00ns)   --->   "%shl_ln1171_393 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_354, i3 0"   --->   Operation 1241 'bitconcatenate' 'shl_ln1171_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln1171_836 = sext i19 %shl_ln1171_393"   --->   Operation 1242 'sext' 'sext_ln1171_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1243 [1/1] (0.00ns)   --->   "%shl_ln1171_394 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_354, i1 0"   --->   Operation 1243 'bitconcatenate' 'shl_ln1171_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1244 [1/1] (0.00ns)   --->   "%sext_ln1171_837 = sext i17 %shl_ln1171_394"   --->   Operation 1244 'sext' 'sext_ln1171_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln1171_838 = sext i17 %shl_ln1171_394"   --->   Operation 1245 'sext' 'sext_ln1171_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1246 [1/1] (1.34ns)   --->   "%sub_ln1171_648 = sub i20 %sext_ln1171_838, i20 %sext_ln1171_836"   --->   Operation 1246 'sub' 'sub_ln1171_648' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1247 [1/1] (0.00ns)   --->   "%trunc_ln717_536 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_648, i32 6, i32 19"   --->   Operation 1247 'partselect' 'trunc_ln717_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln1171_839 = sext i14 %trunc_ln717_536"   --->   Operation 1248 'sext' 'sext_ln1171_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1249 [1/1] (1.32ns)   --->   "%sub_ln1171_649 = sub i18 0, i18 %sext_ln1171_837"   --->   Operation 1249 'sub' 'sub_ln1171_649' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1250 [1/1] (0.00ns)   --->   "%trunc_ln717_537 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_649, i32 6, i32 17"   --->   Operation 1250 'partselect' 'trunc_ln717_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1251 [1/1] (0.00ns)   --->   "%sext_ln1171_840 = sext i12 %trunc_ln717_537"   --->   Operation 1251 'sext' 'sext_ln1171_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1252 [1/1] (1.34ns)   --->   "%sub_ln1171_650 = sub i20 %sext_ln1171_836, i20 %sext_ln1171_835"   --->   Operation 1252 'sub' 'sub_ln1171_650' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1253 [1/1] (0.00ns)   --->   "%trunc_ln717_538 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_650, i32 6, i32 19"   --->   Operation 1253 'partselect' 'trunc_ln717_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1254 [1/1] (0.00ns)   --->   "%sext_ln717_575 = sext i14 %trunc_ln717_538"   --->   Operation 1254 'sext' 'sext_ln717_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1255 [1/1] (0.00ns)   --->   "%trunc_ln717_539 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_354, i32 4, i32 15"   --->   Operation 1255 'partselect' 'trunc_ln717_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln712_812 = sext i12 %trunc_ln717_539"   --->   Operation 1256 'sext' 'sext_ln712_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1257 [1/1] (1.32ns)   --->   "%add_ln712_2449 = add i14 %sext_ln1171_830, i14 16128"   --->   Operation 1257 'add' 'add_ln712_2449' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1258 [1/1] (0.00ns)   --->   "%sext_ln712_813 = sext i14 %add_ln712_2449"   --->   Operation 1258 'sext' 'sext_ln712_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1259 [1/1] (1.32ns)   --->   "%add_ln712_2450 = add i15 %sext_ln712_813, i15 %sext_ln1171_839"   --->   Operation 1259 'add' 'add_ln712_2450' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1260 [1/1] (1.33ns)   --->   "%add_ln712_2453 = add i13 %sext_ln1171_840, i13 7904"   --->   Operation 1260 'add' 'add_ln712_2453' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1261 [1/1] (0.00ns)   --->   "%sext_ln712_815 = sext i13 %add_ln712_2453"   --->   Operation 1261 'sext' 'sext_ln712_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1262 [1/1] (1.32ns)   --->   "%add_ln712_2454 = add i14 %sext_ln712_815, i14 %sext_ln717_571"   --->   Operation 1262 'add' 'add_ln712_2454' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1263 [1/1] (1.34ns)   --->   "%add_ln712_2457 = add i11 %sext_ln1171_832, i11 256"   --->   Operation 1263 'add' 'add_ln712_2457' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1264 [1/1] (0.00ns)   --->   "%sext_ln712_817 = sext i11 %add_ln712_2457"   --->   Operation 1264 'sext' 'sext_ln712_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1265 [1/1] (1.32ns)   --->   "%add_ln712_2458 = add i15 %sext_ln712_817, i15 %sext_ln717_575"   --->   Operation 1265 'add' 'add_ln712_2458' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1266 [1/1] (1.32ns)   --->   "%add_ln712_2460 = add i15 %sext_ln1171_834, i15 %sext_ln717_572"   --->   Operation 1266 'add' 'add_ln712_2460' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln712_819 = sext i15 %add_ln712_2460"   --->   Operation 1267 'sext' 'sext_ln712_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1268 [1/1] (1.33ns)   --->   "%add_ln712_2461 = add i13 %sext_ln712_812, i13 32"   --->   Operation 1268 'add' 'add_ln712_2461' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1269 [1/1] (0.00ns)   --->   "%sext_ln712_820 = sext i13 %add_ln712_2461"   --->   Operation 1269 'sext' 'sext_ln712_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1270 [1/1] (1.32ns)   --->   "%add_ln712_2462 = add i14 %sext_ln712_820, i14 %sext_ln717_568"   --->   Operation 1270 'add' 'add_ln712_2462' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1271 [1/1] (0.00ns)   --->   "%sext_ln712_821 = sext i14 %add_ln712_2462"   --->   Operation 1271 'sext' 'sext_ln712_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1272 [1/1] (1.31ns)   --->   "%add_ln712_2463 = add i16 %sext_ln712_821, i16 %sext_ln712_819"   --->   Operation 1272 'add' 'add_ln712_2463' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1273 [1/1] (0.00ns)   --->   "%sext_ln717_576 = sext i16 %p_read_366"   --->   Operation 1273 'sext' 'sext_ln717_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1274 [1/1] (3.72ns)   --->   "%mul_ln1171_221 = mul i22 %sext_ln717_576, i22 4194278"   --->   Operation 1274 'mul' 'mul_ln1171_221' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1275 [1/1] (0.00ns)   --->   "%trunc_ln717_540 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_221, i32 6, i32 21"   --->   Operation 1275 'partselect' 'trunc_ln717_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1276 [1/1] (3.72ns)   --->   "%mul_ln717_80 = mul i22 %sext_ln717_576, i22 4194269"   --->   Operation 1276 'mul' 'mul_ln717_80' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1277 [1/1] (0.00ns)   --->   "%trunc_ln717_541 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_80, i32 6, i32 21"   --->   Operation 1277 'partselect' 'trunc_ln717_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1278 [1/1] (3.72ns)   --->   "%mul_ln1171_222 = mul i22 %sext_ln717_576, i22 4194277"   --->   Operation 1278 'mul' 'mul_ln1171_222' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1279 [1/1] (0.00ns)   --->   "%trunc_ln717_542 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_222, i32 6, i32 21"   --->   Operation 1279 'partselect' 'trunc_ln717_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1280 [1/1] (0.00ns)   --->   "%shl_ln1171_395 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_366, i1 0"   --->   Operation 1280 'bitconcatenate' 'shl_ln1171_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln1171_841 = sext i17 %shl_ln1171_395"   --->   Operation 1281 'sext' 'sext_ln1171_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1282 [1/1] (1.32ns)   --->   "%sub_ln1171_651 = sub i18 0, i18 %sext_ln1171_841"   --->   Operation 1282 'sub' 'sub_ln1171_651' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1283 [1/1] (0.00ns)   --->   "%trunc_ln717_543 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_651, i32 6, i32 17"   --->   Operation 1283 'partselect' 'trunc_ln717_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln717_577 = sext i12 %trunc_ln717_543"   --->   Operation 1284 'sext' 'sext_ln717_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1285 [1/1] (0.00ns)   --->   "%sext_ln717_578 = sext i16 %p_read_365"   --->   Operation 1285 'sext' 'sext_ln717_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln1171_842 = sext i16 %p_read_365"   --->   Operation 1286 'sext' 'sext_ln1171_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1287 [1/1] (0.00ns)   --->   "%sext_ln1171_843 = sext i16 %p_read_365"   --->   Operation 1287 'sext' 'sext_ln1171_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1288 [1/1] (0.00ns)   --->   "%shl_ln1171_396 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_365, i3 0"   --->   Operation 1288 'bitconcatenate' 'shl_ln1171_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1289 [1/1] (0.00ns)   --->   "%sext_ln1171_844 = sext i19 %shl_ln1171_396"   --->   Operation 1289 'sext' 'sext_ln1171_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1290 [1/1] (1.34ns)   --->   "%sub_ln1171_652 = sub i20 %sext_ln1171_844, i20 %sext_ln1171_842"   --->   Operation 1290 'sub' 'sub_ln1171_652' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1291 [1/1] (0.00ns)   --->   "%trunc_ln717_544 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_652, i32 6, i32 19"   --->   Operation 1291 'partselect' 'trunc_ln717_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp_165 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_365, i2 0"   --->   Operation 1292 'bitconcatenate' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1293 [1/1] (0.00ns)   --->   "%sext_ln1171_845 = sext i18 %tmp_165"   --->   Operation 1293 'sext' 'sext_ln1171_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1294 [1/1] (1.33ns)   --->   "%sub_ln1171_653 = sub i19 %sext_ln1171_843, i19 %sext_ln1171_845"   --->   Operation 1294 'sub' 'sub_ln1171_653' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1295 [1/1] (0.00ns)   --->   "%trunc_ln717_545 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_653, i32 6, i32 18"   --->   Operation 1295 'partselect' 'trunc_ln717_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln717_580 = sext i13 %trunc_ln717_545"   --->   Operation 1296 'sext' 'sext_ln717_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1297 [1/1] (3.72ns)   --->   "%mul_ln717_81 = mul i22 %sext_ln717_578, i22 4194267"   --->   Operation 1297 'mul' 'mul_ln717_81' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1298 [1/1] (0.00ns)   --->   "%trunc_ln717_546 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_81, i32 6, i32 21"   --->   Operation 1298 'partselect' 'trunc_ln717_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1299 [1/1] (0.00ns)   --->   "%trunc_ln717_547 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_365, i32 3, i32 15"   --->   Operation 1299 'partselect' 'trunc_ln717_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln717_581 = sext i13 %trunc_ln717_547"   --->   Operation 1300 'sext' 'sext_ln717_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1301 [1/1] (0.00ns)   --->   "%sext_ln717_582 = sext i16 %p_read_353"   --->   Operation 1301 'sext' 'sext_ln717_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1302 [1/1] (0.00ns)   --->   "%trunc_ln717_548 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_353, i32 3, i32 15"   --->   Operation 1302 'partselect' 'trunc_ln717_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln1171_846 = sext i13 %trunc_ln717_548"   --->   Operation 1303 'sext' 'sext_ln1171_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1304 [1/1] (0.00ns)   --->   "%shl_ln1171_397 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_353, i3 0"   --->   Operation 1304 'bitconcatenate' 'shl_ln1171_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1305 [1/1] (0.00ns)   --->   "%sext_ln1171_847 = sext i19 %shl_ln1171_397"   --->   Operation 1305 'sext' 'sext_ln1171_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1306 [1/1] (1.34ns)   --->   "%add_ln1171_112 = add i20 %sext_ln1171_847, i20 %sext_ln717_582"   --->   Operation 1306 'add' 'add_ln1171_112' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1307 [1/1] (0.00ns)   --->   "%trunc_ln717_549 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_112, i32 6, i32 19"   --->   Operation 1307 'partselect' 'trunc_ln717_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1308 [1/1] (0.00ns)   --->   "%trunc_ln717_550 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_353, i32 6, i32 15"   --->   Operation 1308 'partselect' 'trunc_ln717_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1309 [1/1] (0.00ns)   --->   "%sext_ln1171_848 = sext i10 %trunc_ln717_550"   --->   Operation 1309 'sext' 'sext_ln1171_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1310 [1/1] (0.00ns)   --->   "%shl_ln1171_398 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_353, i1 0"   --->   Operation 1310 'bitconcatenate' 'shl_ln1171_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln1171_849 = sext i17 %shl_ln1171_398"   --->   Operation 1311 'sext' 'sext_ln1171_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1312 [1/1] (1.34ns)   --->   "%sub_ln1171_654 = sub i20 %sext_ln1171_847, i20 %sext_ln1171_849"   --->   Operation 1312 'sub' 'sub_ln1171_654' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1313 [1/1] (0.00ns)   --->   "%trunc_ln717_551 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_654, i32 6, i32 19"   --->   Operation 1313 'partselect' 'trunc_ln717_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1314 [1/1] (0.00ns)   --->   "%sext_ln1171_850 = sext i14 %trunc_ln717_551"   --->   Operation 1314 'sext' 'sext_ln1171_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1315 [1/1] (0.00ns)   --->   "%sext_ln1171_851 = sext i16 %p_read_352"   --->   Operation 1315 'sext' 'sext_ln1171_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1316 [1/1] (0.00ns)   --->   "%shl_ln1171_399 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_352, i3 0"   --->   Operation 1316 'bitconcatenate' 'shl_ln1171_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1317 [1/1] (0.00ns)   --->   "%sext_ln1171_852 = sext i19 %shl_ln1171_399"   --->   Operation 1317 'sext' 'sext_ln1171_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1318 [1/1] (0.00ns)   --->   "%shl_ln1171_400 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_352, i1 0"   --->   Operation 1318 'bitconcatenate' 'shl_ln1171_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1319 [1/1] (0.00ns)   --->   "%sext_ln1171_853 = sext i17 %shl_ln1171_400"   --->   Operation 1319 'sext' 'sext_ln1171_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln1171_854 = sext i17 %shl_ln1171_400"   --->   Operation 1320 'sext' 'sext_ln1171_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1321 [1/1] (1.34ns)   --->   "%sub_ln1171_655 = sub i20 %sext_ln1171_854, i20 %sext_ln1171_852"   --->   Operation 1321 'sub' 'sub_ln1171_655' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1322 [1/1] (0.00ns)   --->   "%trunc_ln717_552 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_655, i32 6, i32 19"   --->   Operation 1322 'partselect' 'trunc_ln717_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1323 [1/1] (0.00ns)   --->   "%sext_ln1171_855 = sext i14 %trunc_ln717_552"   --->   Operation 1323 'sext' 'sext_ln1171_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1324 [1/1] (1.32ns)   --->   "%sub_ln1171_656 = sub i18 0, i18 %sext_ln1171_853"   --->   Operation 1324 'sub' 'sub_ln1171_656' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1325 [1/1] (0.00ns)   --->   "%trunc_ln717_553 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_656, i32 6, i32 17"   --->   Operation 1325 'partselect' 'trunc_ln717_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1326 [1/1] (0.00ns)   --->   "%sext_ln1171_856 = sext i12 %trunc_ln717_553"   --->   Operation 1326 'sext' 'sext_ln1171_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1327 [1/1] (1.34ns)   --->   "%sub_ln1171_657 = sub i20 %sext_ln1171_852, i20 %sext_ln1171_851"   --->   Operation 1327 'sub' 'sub_ln1171_657' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1328 [1/1] (0.00ns)   --->   "%trunc_ln717_554 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_657, i32 6, i32 19"   --->   Operation 1328 'partselect' 'trunc_ln717_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1329 [1/1] (0.00ns)   --->   "%sext_ln717_584 = sext i14 %trunc_ln717_554"   --->   Operation 1329 'sext' 'sext_ln717_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1330 [1/1] (0.00ns)   --->   "%trunc_ln717_555 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_352, i32 4, i32 15"   --->   Operation 1330 'partselect' 'trunc_ln717_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1331 [1/1] (0.00ns)   --->   "%sext_ln712_822 = sext i12 %trunc_ln717_555"   --->   Operation 1331 'sext' 'sext_ln712_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1332 [1/1] (1.32ns)   --->   "%add_ln712_2465 = add i14 %sext_ln1171_846, i14 16128"   --->   Operation 1332 'add' 'add_ln712_2465' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1333 [1/1] (0.00ns)   --->   "%sext_ln712_823 = sext i14 %add_ln712_2465"   --->   Operation 1333 'sext' 'sext_ln712_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1334 [1/1] (1.32ns)   --->   "%add_ln712_2466 = add i15 %sext_ln712_823, i15 %sext_ln1171_855"   --->   Operation 1334 'add' 'add_ln712_2466' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1335 [1/1] (1.33ns)   --->   "%add_ln712_2469 = add i13 %sext_ln1171_856, i13 7904"   --->   Operation 1335 'add' 'add_ln712_2469' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln712_825 = sext i13 %add_ln712_2469"   --->   Operation 1336 'sext' 'sext_ln712_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1337 [1/1] (1.32ns)   --->   "%add_ln712_2470 = add i14 %sext_ln712_825, i14 %sext_ln717_580"   --->   Operation 1337 'add' 'add_ln712_2470' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1338 [1/1] (1.34ns)   --->   "%add_ln712_2473 = add i11 %sext_ln1171_848, i11 256"   --->   Operation 1338 'add' 'add_ln712_2473' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1339 [1/1] (0.00ns)   --->   "%sext_ln712_827 = sext i11 %add_ln712_2473"   --->   Operation 1339 'sext' 'sext_ln712_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1340 [1/1] (1.32ns)   --->   "%add_ln712_2474 = add i15 %sext_ln712_827, i15 %sext_ln717_584"   --->   Operation 1340 'add' 'add_ln712_2474' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1341 [1/1] (1.32ns)   --->   "%add_ln712_2476 = add i15 %sext_ln1171_850, i15 %sext_ln717_581"   --->   Operation 1341 'add' 'add_ln712_2476' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1342 [1/1] (0.00ns)   --->   "%sext_ln712_829 = sext i15 %add_ln712_2476"   --->   Operation 1342 'sext' 'sext_ln712_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1343 [1/1] (1.33ns)   --->   "%add_ln712_2477 = add i13 %sext_ln712_822, i13 32"   --->   Operation 1343 'add' 'add_ln712_2477' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1344 [1/1] (0.00ns)   --->   "%sext_ln712_830 = sext i13 %add_ln712_2477"   --->   Operation 1344 'sext' 'sext_ln712_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1345 [1/1] (1.32ns)   --->   "%add_ln712_2478 = add i14 %sext_ln712_830, i14 %sext_ln717_577"   --->   Operation 1345 'add' 'add_ln712_2478' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln712_831 = sext i14 %add_ln712_2478"   --->   Operation 1346 'sext' 'sext_ln712_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1347 [1/1] (1.31ns)   --->   "%add_ln712_2479 = add i16 %sext_ln712_831, i16 %sext_ln712_829"   --->   Operation 1347 'add' 'add_ln712_2479' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln717_585 = sext i16 %p_read_364"   --->   Operation 1348 'sext' 'sext_ln717_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1349 [1/1] (3.72ns)   --->   "%mul_ln1171_223 = mul i22 %sext_ln717_585, i22 4194278"   --->   Operation 1349 'mul' 'mul_ln1171_223' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1350 [1/1] (0.00ns)   --->   "%trunc_ln717_556 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_223, i32 6, i32 21"   --->   Operation 1350 'partselect' 'trunc_ln717_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1351 [1/1] (3.72ns)   --->   "%mul_ln717_82 = mul i22 %sext_ln717_585, i22 4194269"   --->   Operation 1351 'mul' 'mul_ln717_82' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1352 [1/1] (0.00ns)   --->   "%trunc_ln717_557 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_82, i32 6, i32 21"   --->   Operation 1352 'partselect' 'trunc_ln717_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1353 [1/1] (0.00ns)   --->   "%shl_ln1171_401 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_364, i1 0"   --->   Operation 1353 'bitconcatenate' 'shl_ln1171_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1354 [1/1] (0.00ns)   --->   "%sext_ln1171_857 = sext i17 %shl_ln1171_401"   --->   Operation 1354 'sext' 'sext_ln1171_857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1355 [1/1] (1.32ns)   --->   "%sub_ln1171_658 = sub i18 0, i18 %sext_ln1171_857"   --->   Operation 1355 'sub' 'sub_ln1171_658' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1356 [1/1] (0.00ns)   --->   "%trunc_ln717_559 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_658, i32 6, i32 17"   --->   Operation 1356 'partselect' 'trunc_ln717_559' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.98>
ST_2 : Operation 1357 [1/1] (0.00ns)   --->   "%p_read_349 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read83" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 1357 'read' 'p_read_349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1358 [1/1] (0.00ns)   --->   "%p_read_350 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read82" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 1358 'read' 'p_read_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1359 [1/1] (0.00ns)   --->   "%p_read_351 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read81" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 1359 'read' 'p_read_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1360 [1/1] (0.00ns)   --->   "%p_read80110 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read80" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 1360 'read' 'p_read80110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1361 [1/1] (0.00ns)   --->   "%p_read_361 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read69" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 1361 'read' 'p_read_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1362 [1/1] (0.00ns)   --->   "%p_read_362 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read68" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 1362 'read' 'p_read_362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1363 [1/1] (0.00ns)   --->   "%p_read_363 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read67" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 1363 'read' 'p_read_363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln717_435 = sext i14 %trunc_ln717_288"   --->   Operation 1364 'sext' 'sext_ln717_435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1365 [1/1] (0.00ns)   --->   "%sext_ln717_439 = sext i14 %trunc_ln717_293"   --->   Operation 1365 'sext' 'sext_ln717_439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1366 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712 = add i16 %trunc_ln, i16 %sext_ln717_435"   --->   Operation 1366 'add' 'add_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1367 [1/1] (0.00ns)   --->   "%sext_ln712_664 = sext i15 %add_ln712_2210"   --->   Operation 1367 'sext' 'sext_ln712_664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1368 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2211 = add i16 %sext_ln712_664, i16 %add_ln712"   --->   Operation 1368 'add' 'add_ln712_2211' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2212 = add i16 %trunc_ln717_s, i16 %sext_ln717_439"   --->   Operation 1369 'add' 'add_ln712_2212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln712_666 = sext i14 %add_ln712_2214"   --->   Operation 1370 'sext' 'sext_ln712_666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1371 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2215 = add i16 %sext_ln712_666, i16 %add_ln712_2212"   --->   Operation 1371 'add' 'add_ln712_2215' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2216 = add i16 %trunc_ln717_286, i16 %trunc_ln717_290"   --->   Operation 1372 'add' 'add_ln712_2216' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1373 [1/1] (0.00ns)   --->   "%sext_ln712_668 = sext i15 %add_ln712_2218"   --->   Operation 1373 'sext' 'sext_ln712_668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1374 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2219 = add i16 %sext_ln712_668, i16 %add_ln712_2216"   --->   Operation 1374 'add' 'add_ln712_2219' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1375 [1/1] (0.00ns)   --->   "%sext_ln717_444 = sext i14 %trunc_ln717_304"   --->   Operation 1375 'sext' 'sext_ln717_444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1376 [1/1] (0.00ns)   --->   "%sext_ln717_448 = sext i14 %trunc_ln717_309"   --->   Operation 1376 'sext' 'sext_ln717_448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2224 = add i16 %trunc_ln717_300, i16 %sext_ln717_444"   --->   Operation 1377 'add' 'add_ln712_2224' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1378 [1/1] (0.00ns)   --->   "%sext_ln712_674 = sext i15 %add_ln712_2226"   --->   Operation 1378 'sext' 'sext_ln712_674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1379 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2227 = add i16 %sext_ln712_674, i16 %add_ln712_2224"   --->   Operation 1379 'add' 'add_ln712_2227' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2228 = add i16 %trunc_ln717_301, i16 %sext_ln717_448"   --->   Operation 1380 'add' 'add_ln712_2228' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1381 [1/1] (0.00ns)   --->   "%sext_ln712_676 = sext i14 %add_ln712_2230"   --->   Operation 1381 'sext' 'sext_ln712_676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1382 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2231 = add i16 %sext_ln712_676, i16 %add_ln712_2228"   --->   Operation 1382 'add' 'add_ln712_2231' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2232 = add i16 %trunc_ln717_302, i16 %trunc_ln717_306"   --->   Operation 1383 'add' 'add_ln712_2232' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1384 [1/1] (0.00ns)   --->   "%sext_ln712_678 = sext i15 %add_ln712_2234"   --->   Operation 1384 'sext' 'sext_ln712_678' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1385 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2235 = add i16 %sext_ln712_678, i16 %add_ln712_2232"   --->   Operation 1385 'add' 'add_ln712_2235' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1386 [1/1] (0.00ns)   --->   "%sext_ln717_453 = sext i14 %trunc_ln717_320"   --->   Operation 1386 'sext' 'sext_ln717_453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1387 [1/1] (0.00ns)   --->   "%sext_ln717_457 = sext i14 %trunc_ln717_325"   --->   Operation 1387 'sext' 'sext_ln717_457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2240 = add i16 %trunc_ln717_316, i16 %sext_ln717_453"   --->   Operation 1388 'add' 'add_ln712_2240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1389 [1/1] (0.00ns)   --->   "%sext_ln712_684 = sext i15 %add_ln712_2242"   --->   Operation 1389 'sext' 'sext_ln712_684' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1390 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2243 = add i16 %sext_ln712_684, i16 %add_ln712_2240"   --->   Operation 1390 'add' 'add_ln712_2243' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2244 = add i16 %trunc_ln717_317, i16 %sext_ln717_457"   --->   Operation 1391 'add' 'add_ln712_2244' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1392 [1/1] (0.00ns)   --->   "%sext_ln712_686 = sext i14 %add_ln712_2246"   --->   Operation 1392 'sext' 'sext_ln712_686' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1393 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2247 = add i16 %sext_ln712_686, i16 %add_ln712_2244"   --->   Operation 1393 'add' 'add_ln712_2247' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2248 = add i16 %trunc_ln717_318, i16 %trunc_ln717_322"   --->   Operation 1394 'add' 'add_ln712_2248' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1395 [1/1] (0.00ns)   --->   "%sext_ln712_688 = sext i15 %add_ln712_2250"   --->   Operation 1395 'sext' 'sext_ln712_688' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1396 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2251 = add i16 %sext_ln712_688, i16 %add_ln712_2248"   --->   Operation 1396 'add' 'add_ln712_2251' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1397 [1/1] (0.00ns)   --->   "%sext_ln717_462 = sext i14 %trunc_ln717_336"   --->   Operation 1397 'sext' 'sext_ln717_462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1398 [1/1] (0.00ns)   --->   "%sext_ln717_466 = sext i14 %trunc_ln717_341"   --->   Operation 1398 'sext' 'sext_ln717_466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2256 = add i16 %trunc_ln717_332, i16 %sext_ln717_462"   --->   Operation 1399 'add' 'add_ln712_2256' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1400 [1/1] (0.00ns)   --->   "%sext_ln712_694 = sext i15 %add_ln712_2258"   --->   Operation 1400 'sext' 'sext_ln712_694' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1401 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2259 = add i16 %sext_ln712_694, i16 %add_ln712_2256"   --->   Operation 1401 'add' 'add_ln712_2259' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2260 = add i16 %trunc_ln717_333, i16 %sext_ln717_466"   --->   Operation 1402 'add' 'add_ln712_2260' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1403 [1/1] (0.00ns)   --->   "%sext_ln712_696 = sext i14 %add_ln712_2262"   --->   Operation 1403 'sext' 'sext_ln712_696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1404 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2263 = add i16 %sext_ln712_696, i16 %add_ln712_2260"   --->   Operation 1404 'add' 'add_ln712_2263' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2264 = add i16 %trunc_ln717_334, i16 %trunc_ln717_338"   --->   Operation 1405 'add' 'add_ln712_2264' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1406 [1/1] (0.00ns)   --->   "%sext_ln712_698 = sext i15 %add_ln712_2266"   --->   Operation 1406 'sext' 'sext_ln712_698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1407 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2267 = add i16 %sext_ln712_698, i16 %add_ln712_2264"   --->   Operation 1407 'add' 'add_ln712_2267' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1408 [1/1] (0.00ns)   --->   "%sext_ln717_471 = sext i14 %trunc_ln717_352"   --->   Operation 1408 'sext' 'sext_ln717_471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1409 [1/1] (0.00ns)   --->   "%sext_ln717_475 = sext i14 %trunc_ln717_357"   --->   Operation 1409 'sext' 'sext_ln717_475' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2272 = add i16 %trunc_ln717_348, i16 %sext_ln717_471"   --->   Operation 1410 'add' 'add_ln712_2272' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1411 [1/1] (0.00ns)   --->   "%sext_ln712_704 = sext i15 %add_ln712_2274"   --->   Operation 1411 'sext' 'sext_ln712_704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1412 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2275 = add i16 %sext_ln712_704, i16 %add_ln712_2272"   --->   Operation 1412 'add' 'add_ln712_2275' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2276 = add i16 %trunc_ln717_349, i16 %sext_ln717_475"   --->   Operation 1413 'add' 'add_ln712_2276' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1414 [1/1] (0.00ns)   --->   "%sext_ln712_706 = sext i14 %add_ln712_2278"   --->   Operation 1414 'sext' 'sext_ln712_706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1415 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2279 = add i16 %sext_ln712_706, i16 %add_ln712_2276"   --->   Operation 1415 'add' 'add_ln712_2279' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2280 = add i16 %trunc_ln717_350, i16 %trunc_ln717_354"   --->   Operation 1416 'add' 'add_ln712_2280' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1417 [1/1] (0.00ns)   --->   "%sext_ln712_708 = sext i15 %add_ln712_2282"   --->   Operation 1417 'sext' 'sext_ln712_708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1418 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2283 = add i16 %sext_ln712_708, i16 %add_ln712_2280"   --->   Operation 1418 'add' 'add_ln712_2283' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1419 [1/1] (0.00ns)   --->   "%sext_ln717_480 = sext i14 %trunc_ln717_368"   --->   Operation 1419 'sext' 'sext_ln717_480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1420 [1/1] (0.00ns)   --->   "%sext_ln717_484 = sext i14 %trunc_ln717_373"   --->   Operation 1420 'sext' 'sext_ln717_484' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2288 = add i16 %trunc_ln717_364, i16 %sext_ln717_480"   --->   Operation 1421 'add' 'add_ln712_2288' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1422 [1/1] (0.00ns)   --->   "%sext_ln712_714 = sext i15 %add_ln712_2290"   --->   Operation 1422 'sext' 'sext_ln712_714' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1423 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2291 = add i16 %sext_ln712_714, i16 %add_ln712_2288"   --->   Operation 1423 'add' 'add_ln712_2291' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2292 = add i16 %trunc_ln717_365, i16 %sext_ln717_484"   --->   Operation 1424 'add' 'add_ln712_2292' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1425 [1/1] (0.00ns)   --->   "%sext_ln712_716 = sext i14 %add_ln712_2294"   --->   Operation 1425 'sext' 'sext_ln712_716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1426 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2295 = add i16 %sext_ln712_716, i16 %add_ln712_2292"   --->   Operation 1426 'add' 'add_ln712_2295' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2296 = add i16 %trunc_ln717_366, i16 %trunc_ln717_370"   --->   Operation 1427 'add' 'add_ln712_2296' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1428 [1/1] (0.00ns)   --->   "%sext_ln712_718 = sext i15 %add_ln712_2298"   --->   Operation 1428 'sext' 'sext_ln712_718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1429 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2299 = add i16 %sext_ln712_718, i16 %add_ln712_2296"   --->   Operation 1429 'add' 'add_ln712_2299' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1430 [1/1] (0.00ns)   --->   "%sext_ln717_489 = sext i14 %trunc_ln717_384"   --->   Operation 1430 'sext' 'sext_ln717_489' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1431 [1/1] (0.00ns)   --->   "%sext_ln717_493 = sext i14 %trunc_ln717_389"   --->   Operation 1431 'sext' 'sext_ln717_493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1432 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2304 = add i16 %trunc_ln717_380, i16 %sext_ln717_489"   --->   Operation 1432 'add' 'add_ln712_2304' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1433 [1/1] (0.00ns)   --->   "%sext_ln712_724 = sext i15 %add_ln712_2306"   --->   Operation 1433 'sext' 'sext_ln712_724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1434 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2307 = add i16 %sext_ln712_724, i16 %add_ln712_2304"   --->   Operation 1434 'add' 'add_ln712_2307' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1435 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2308 = add i16 %trunc_ln717_381, i16 %sext_ln717_493"   --->   Operation 1435 'add' 'add_ln712_2308' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln712_726 = sext i14 %add_ln712_2310"   --->   Operation 1436 'sext' 'sext_ln712_726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1437 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2311 = add i16 %sext_ln712_726, i16 %add_ln712_2308"   --->   Operation 1437 'add' 'add_ln712_2311' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2312 = add i16 %trunc_ln717_382, i16 %trunc_ln717_386"   --->   Operation 1438 'add' 'add_ln712_2312' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln712_728 = sext i15 %add_ln712_2314"   --->   Operation 1439 'sext' 'sext_ln712_728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1440 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2315 = add i16 %sext_ln712_728, i16 %add_ln712_2312"   --->   Operation 1440 'add' 'add_ln712_2315' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1441 [1/1] (0.00ns)   --->   "%sext_ln717_498 = sext i14 %trunc_ln717_400"   --->   Operation 1441 'sext' 'sext_ln717_498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1442 [1/1] (0.00ns)   --->   "%sext_ln717_502 = sext i14 %trunc_ln717_405"   --->   Operation 1442 'sext' 'sext_ln717_502' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1443 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2320 = add i16 %trunc_ln717_396, i16 %sext_ln717_498"   --->   Operation 1443 'add' 'add_ln712_2320' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1444 [1/1] (0.00ns)   --->   "%sext_ln712_734 = sext i15 %add_ln712_2322"   --->   Operation 1444 'sext' 'sext_ln712_734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1445 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2323 = add i16 %sext_ln712_734, i16 %add_ln712_2320"   --->   Operation 1445 'add' 'add_ln712_2323' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2324 = add i16 %trunc_ln717_397, i16 %sext_ln717_502"   --->   Operation 1446 'add' 'add_ln712_2324' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1447 [1/1] (0.00ns)   --->   "%sext_ln712_736 = sext i14 %add_ln712_2326"   --->   Operation 1447 'sext' 'sext_ln712_736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1448 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2327 = add i16 %sext_ln712_736, i16 %add_ln712_2324"   --->   Operation 1448 'add' 'add_ln712_2327' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2328 = add i16 %trunc_ln717_398, i16 %trunc_ln717_402"   --->   Operation 1449 'add' 'add_ln712_2328' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln712_738 = sext i15 %add_ln712_2330"   --->   Operation 1450 'sext' 'sext_ln712_738' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1451 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2331 = add i16 %sext_ln712_738, i16 %add_ln712_2328"   --->   Operation 1451 'add' 'add_ln712_2331' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1452 [1/1] (0.00ns)   --->   "%sext_ln717_507 = sext i14 %trunc_ln717_416"   --->   Operation 1452 'sext' 'sext_ln717_507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln717_511 = sext i14 %trunc_ln717_421"   --->   Operation 1453 'sext' 'sext_ln717_511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1454 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2336 = add i16 %trunc_ln717_412, i16 %sext_ln717_507"   --->   Operation 1454 'add' 'add_ln712_2336' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1455 [1/1] (0.00ns)   --->   "%sext_ln712_744 = sext i15 %add_ln712_2338"   --->   Operation 1455 'sext' 'sext_ln712_744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1456 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2339 = add i16 %sext_ln712_744, i16 %add_ln712_2336"   --->   Operation 1456 'add' 'add_ln712_2339' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2340 = add i16 %trunc_ln717_413, i16 %sext_ln717_511"   --->   Operation 1457 'add' 'add_ln712_2340' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1458 [1/1] (0.00ns)   --->   "%sext_ln712_746 = sext i14 %add_ln712_2342"   --->   Operation 1458 'sext' 'sext_ln712_746' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1459 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2343 = add i16 %sext_ln712_746, i16 %add_ln712_2340"   --->   Operation 1459 'add' 'add_ln712_2343' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1460 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2344 = add i16 %trunc_ln717_414, i16 %trunc_ln717_418"   --->   Operation 1460 'add' 'add_ln712_2344' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1461 [1/1] (0.00ns)   --->   "%sext_ln712_748 = sext i15 %add_ln712_2346"   --->   Operation 1461 'sext' 'sext_ln712_748' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1462 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2347 = add i16 %sext_ln712_748, i16 %add_ln712_2344"   --->   Operation 1462 'add' 'add_ln712_2347' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1463 [1/1] (0.00ns)   --->   "%sext_ln717_516 = sext i14 %trunc_ln717_432"   --->   Operation 1463 'sext' 'sext_ln717_516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1464 [1/1] (0.00ns)   --->   "%sext_ln717_520 = sext i14 %trunc_ln717_437"   --->   Operation 1464 'sext' 'sext_ln717_520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2352 = add i16 %trunc_ln717_428, i16 %sext_ln717_516"   --->   Operation 1465 'add' 'add_ln712_2352' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1466 [1/1] (0.00ns)   --->   "%sext_ln712_754 = sext i15 %add_ln712_2354"   --->   Operation 1466 'sext' 'sext_ln712_754' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1467 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2355 = add i16 %sext_ln712_754, i16 %add_ln712_2352"   --->   Operation 1467 'add' 'add_ln712_2355' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1468 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2356 = add i16 %trunc_ln717_429, i16 %sext_ln717_520"   --->   Operation 1468 'add' 'add_ln712_2356' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1469 [1/1] (0.00ns)   --->   "%sext_ln712_756 = sext i14 %add_ln712_2358"   --->   Operation 1469 'sext' 'sext_ln712_756' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1470 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2359 = add i16 %sext_ln712_756, i16 %add_ln712_2356"   --->   Operation 1470 'add' 'add_ln712_2359' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2360 = add i16 %trunc_ln717_430, i16 %trunc_ln717_434"   --->   Operation 1471 'add' 'add_ln712_2360' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1472 [1/1] (0.00ns)   --->   "%sext_ln712_758 = sext i15 %add_ln712_2362"   --->   Operation 1472 'sext' 'sext_ln712_758' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1473 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2363 = add i16 %sext_ln712_758, i16 %add_ln712_2360"   --->   Operation 1473 'add' 'add_ln712_2363' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1474 [1/1] (0.00ns)   --->   "%sext_ln717_525 = sext i14 %trunc_ln717_448"   --->   Operation 1474 'sext' 'sext_ln717_525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1475 [1/1] (0.00ns)   --->   "%sext_ln717_529 = sext i14 %trunc_ln717_453"   --->   Operation 1475 'sext' 'sext_ln717_529' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2368 = add i16 %trunc_ln717_444, i16 %sext_ln717_525"   --->   Operation 1476 'add' 'add_ln712_2368' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1477 [1/1] (0.00ns)   --->   "%sext_ln712_764 = sext i15 %add_ln712_2370"   --->   Operation 1477 'sext' 'sext_ln712_764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1478 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2371 = add i16 %sext_ln712_764, i16 %add_ln712_2368"   --->   Operation 1478 'add' 'add_ln712_2371' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1479 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2372 = add i16 %trunc_ln717_445, i16 %sext_ln717_529"   --->   Operation 1479 'add' 'add_ln712_2372' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1480 [1/1] (0.00ns)   --->   "%sext_ln712_766 = sext i14 %add_ln712_2374"   --->   Operation 1480 'sext' 'sext_ln712_766' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1481 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2375 = add i16 %sext_ln712_766, i16 %add_ln712_2372"   --->   Operation 1481 'add' 'add_ln712_2375' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2376 = add i16 %trunc_ln717_446, i16 %trunc_ln717_450"   --->   Operation 1482 'add' 'add_ln712_2376' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1483 [1/1] (0.00ns)   --->   "%sext_ln712_768 = sext i15 %add_ln712_2378"   --->   Operation 1483 'sext' 'sext_ln712_768' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1484 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2379 = add i16 %sext_ln712_768, i16 %add_ln712_2376"   --->   Operation 1484 'add' 'add_ln712_2379' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln717_534 = sext i14 %trunc_ln717_464"   --->   Operation 1485 'sext' 'sext_ln717_534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1486 [1/1] (0.00ns)   --->   "%sext_ln717_538 = sext i14 %trunc_ln717_469"   --->   Operation 1486 'sext' 'sext_ln717_538' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2384 = add i16 %trunc_ln717_460, i16 %sext_ln717_534"   --->   Operation 1487 'add' 'add_ln712_2384' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1488 [1/1] (0.00ns)   --->   "%sext_ln712_774 = sext i15 %add_ln712_2386"   --->   Operation 1488 'sext' 'sext_ln712_774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1489 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2387 = add i16 %sext_ln712_774, i16 %add_ln712_2384"   --->   Operation 1489 'add' 'add_ln712_2387' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2388 = add i16 %trunc_ln717_461, i16 %sext_ln717_538"   --->   Operation 1490 'add' 'add_ln712_2388' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1491 [1/1] (0.00ns)   --->   "%sext_ln712_776 = sext i14 %add_ln712_2390"   --->   Operation 1491 'sext' 'sext_ln712_776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1492 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2391 = add i16 %sext_ln712_776, i16 %add_ln712_2388"   --->   Operation 1492 'add' 'add_ln712_2391' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1493 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2392 = add i16 %trunc_ln717_462, i16 %trunc_ln717_466"   --->   Operation 1493 'add' 'add_ln712_2392' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1494 [1/1] (0.00ns)   --->   "%sext_ln712_778 = sext i15 %add_ln712_2394"   --->   Operation 1494 'sext' 'sext_ln712_778' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1495 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2395 = add i16 %sext_ln712_778, i16 %add_ln712_2392"   --->   Operation 1495 'add' 'add_ln712_2395' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1496 [1/1] (0.00ns)   --->   "%sext_ln717_543 = sext i14 %trunc_ln717_480"   --->   Operation 1496 'sext' 'sext_ln717_543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln717_547 = sext i14 %trunc_ln717_485"   --->   Operation 1497 'sext' 'sext_ln717_547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2400 = add i16 %trunc_ln717_476, i16 %sext_ln717_543"   --->   Operation 1498 'add' 'add_ln712_2400' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1499 [1/1] (0.00ns)   --->   "%sext_ln712_784 = sext i15 %add_ln712_2402"   --->   Operation 1499 'sext' 'sext_ln712_784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1500 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2403 = add i16 %sext_ln712_784, i16 %add_ln712_2400"   --->   Operation 1500 'add' 'add_ln712_2403' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2404 = add i16 %trunc_ln717_477, i16 %sext_ln717_547"   --->   Operation 1501 'add' 'add_ln712_2404' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1502 [1/1] (0.00ns)   --->   "%sext_ln712_786 = sext i14 %add_ln712_2406"   --->   Operation 1502 'sext' 'sext_ln712_786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1503 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2407 = add i16 %sext_ln712_786, i16 %add_ln712_2404"   --->   Operation 1503 'add' 'add_ln712_2407' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2408 = add i16 %trunc_ln717_478, i16 %trunc_ln717_482"   --->   Operation 1504 'add' 'add_ln712_2408' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1505 [1/1] (0.00ns)   --->   "%sext_ln712_788 = sext i15 %add_ln712_2410"   --->   Operation 1505 'sext' 'sext_ln712_788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1506 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2411 = add i16 %sext_ln712_788, i16 %add_ln712_2408"   --->   Operation 1506 'add' 'add_ln712_2411' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1507 [1/1] (0.00ns)   --->   "%sext_ln717_552 = sext i14 %trunc_ln717_496"   --->   Operation 1507 'sext' 'sext_ln717_552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln717_556 = sext i14 %trunc_ln717_501"   --->   Operation 1508 'sext' 'sext_ln717_556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2416 = add i16 %trunc_ln717_492, i16 %sext_ln717_552"   --->   Operation 1509 'add' 'add_ln712_2416' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1510 [1/1] (0.00ns)   --->   "%sext_ln712_794 = sext i15 %add_ln712_2418"   --->   Operation 1510 'sext' 'sext_ln712_794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1511 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2419 = add i16 %sext_ln712_794, i16 %add_ln712_2416"   --->   Operation 1511 'add' 'add_ln712_2419' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2420 = add i16 %trunc_ln717_493, i16 %sext_ln717_556"   --->   Operation 1512 'add' 'add_ln712_2420' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1513 [1/1] (0.00ns)   --->   "%sext_ln712_796 = sext i14 %add_ln712_2422"   --->   Operation 1513 'sext' 'sext_ln712_796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1514 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2423 = add i16 %sext_ln712_796, i16 %add_ln712_2420"   --->   Operation 1514 'add' 'add_ln712_2423' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2424 = add i16 %trunc_ln717_494, i16 %trunc_ln717_498"   --->   Operation 1515 'add' 'add_ln712_2424' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1516 [1/1] (0.00ns)   --->   "%sext_ln712_798 = sext i15 %add_ln712_2426"   --->   Operation 1516 'sext' 'sext_ln712_798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1517 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2427 = add i16 %sext_ln712_798, i16 %add_ln712_2424"   --->   Operation 1517 'add' 'add_ln712_2427' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1518 [1/1] (0.00ns)   --->   "%sext_ln717_561 = sext i14 %trunc_ln717_512"   --->   Operation 1518 'sext' 'sext_ln717_561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1519 [1/1] (0.00ns)   --->   "%sext_ln717_565 = sext i14 %trunc_ln717_517"   --->   Operation 1519 'sext' 'sext_ln717_565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1520 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2432 = add i16 %trunc_ln717_508, i16 %sext_ln717_561"   --->   Operation 1520 'add' 'add_ln712_2432' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1521 [1/1] (0.00ns)   --->   "%sext_ln712_804 = sext i15 %add_ln712_2434"   --->   Operation 1521 'sext' 'sext_ln712_804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1522 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2435 = add i16 %sext_ln712_804, i16 %add_ln712_2432"   --->   Operation 1522 'add' 'add_ln712_2435' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1523 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2436 = add i16 %trunc_ln717_509, i16 %sext_ln717_565"   --->   Operation 1523 'add' 'add_ln712_2436' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1524 [1/1] (0.00ns)   --->   "%sext_ln712_806 = sext i14 %add_ln712_2438"   --->   Operation 1524 'sext' 'sext_ln712_806' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1525 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2439 = add i16 %sext_ln712_806, i16 %add_ln712_2436"   --->   Operation 1525 'add' 'add_ln712_2439' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2440 = add i16 %trunc_ln717_510, i16 %trunc_ln717_514"   --->   Operation 1526 'add' 'add_ln712_2440' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1527 [1/1] (0.00ns)   --->   "%sext_ln712_808 = sext i15 %add_ln712_2442"   --->   Operation 1527 'sext' 'sext_ln712_808' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1528 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2443 = add i16 %sext_ln712_808, i16 %add_ln712_2440"   --->   Operation 1528 'add' 'add_ln712_2443' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1529 [1/1] (0.00ns)   --->   "%sext_ln717_570 = sext i14 %trunc_ln717_528"   --->   Operation 1529 'sext' 'sext_ln717_570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1530 [1/1] (0.00ns)   --->   "%sext_ln717_574 = sext i14 %trunc_ln717_533"   --->   Operation 1530 'sext' 'sext_ln717_574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2448 = add i16 %trunc_ln717_524, i16 %sext_ln717_570"   --->   Operation 1531 'add' 'add_ln712_2448' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1532 [1/1] (0.00ns)   --->   "%sext_ln712_814 = sext i15 %add_ln712_2450"   --->   Operation 1532 'sext' 'sext_ln712_814' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1533 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2451 = add i16 %sext_ln712_814, i16 %add_ln712_2448"   --->   Operation 1533 'add' 'add_ln712_2451' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2452 = add i16 %trunc_ln717_525, i16 %sext_ln717_574"   --->   Operation 1534 'add' 'add_ln712_2452' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1535 [1/1] (0.00ns)   --->   "%sext_ln712_816 = sext i14 %add_ln712_2454"   --->   Operation 1535 'sext' 'sext_ln712_816' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1536 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2455 = add i16 %sext_ln712_816, i16 %add_ln712_2452"   --->   Operation 1536 'add' 'add_ln712_2455' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2456 = add i16 %trunc_ln717_526, i16 %trunc_ln717_530"   --->   Operation 1537 'add' 'add_ln712_2456' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1538 [1/1] (0.00ns)   --->   "%sext_ln712_818 = sext i15 %add_ln712_2458"   --->   Operation 1538 'sext' 'sext_ln712_818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1539 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2459 = add i16 %sext_ln712_818, i16 %add_ln712_2456"   --->   Operation 1539 'add' 'add_ln712_2459' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1540 [1/1] (0.00ns)   --->   "%sext_ln717_579 = sext i14 %trunc_ln717_544"   --->   Operation 1540 'sext' 'sext_ln717_579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1541 [1/1] (0.00ns)   --->   "%sext_ln717_583 = sext i14 %trunc_ln717_549"   --->   Operation 1541 'sext' 'sext_ln717_583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2464 = add i16 %trunc_ln717_540, i16 %sext_ln717_579"   --->   Operation 1542 'add' 'add_ln712_2464' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1543 [1/1] (0.00ns)   --->   "%sext_ln712_824 = sext i15 %add_ln712_2466"   --->   Operation 1543 'sext' 'sext_ln712_824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1544 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2467 = add i16 %sext_ln712_824, i16 %add_ln712_2464"   --->   Operation 1544 'add' 'add_ln712_2467' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2468 = add i16 %trunc_ln717_541, i16 %sext_ln717_583"   --->   Operation 1545 'add' 'add_ln712_2468' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1546 [1/1] (0.00ns)   --->   "%sext_ln712_826 = sext i14 %add_ln712_2470"   --->   Operation 1546 'sext' 'sext_ln712_826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1547 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2471 = add i16 %sext_ln712_826, i16 %add_ln712_2468"   --->   Operation 1547 'add' 'add_ln712_2471' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1548 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2472 = add i16 %trunc_ln717_542, i16 %trunc_ln717_546"   --->   Operation 1548 'add' 'add_ln712_2472' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1549 [1/1] (0.00ns)   --->   "%sext_ln712_828 = sext i15 %add_ln712_2474"   --->   Operation 1549 'sext' 'sext_ln712_828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1550 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2475 = add i16 %sext_ln712_828, i16 %add_ln712_2472"   --->   Operation 1550 'add' 'add_ln712_2475' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1551 [1/1] (3.72ns)   --->   "%mul_ln1171_224 = mul i22 %sext_ln717_585, i22 4194277"   --->   Operation 1551 'mul' 'mul_ln1171_224' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1552 [1/1] (0.00ns)   --->   "%trunc_ln717_558 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_224, i32 6, i32 21"   --->   Operation 1552 'partselect' 'trunc_ln717_558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1553 [1/1] (0.00ns)   --->   "%sext_ln717_586 = sext i12 %trunc_ln717_559"   --->   Operation 1553 'sext' 'sext_ln717_586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln717_587 = sext i16 %p_read_363"   --->   Operation 1554 'sext' 'sext_ln717_587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1555 [1/1] (0.00ns)   --->   "%sext_ln1171_858 = sext i16 %p_read_363"   --->   Operation 1555 'sext' 'sext_ln1171_858' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1556 [1/1] (0.00ns)   --->   "%sext_ln1171_859 = sext i16 %p_read_363"   --->   Operation 1556 'sext' 'sext_ln1171_859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1557 [1/1] (0.00ns)   --->   "%shl_ln1171_402 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_363, i3 0"   --->   Operation 1557 'bitconcatenate' 'shl_ln1171_402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1558 [1/1] (0.00ns)   --->   "%sext_ln1171_860 = sext i19 %shl_ln1171_402"   --->   Operation 1558 'sext' 'sext_ln1171_860' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1559 [1/1] (1.34ns)   --->   "%sub_ln1171_659 = sub i20 %sext_ln1171_860, i20 %sext_ln1171_858"   --->   Operation 1559 'sub' 'sub_ln1171_659' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1560 [1/1] (0.00ns)   --->   "%trunc_ln717_560 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_659, i32 6, i32 19"   --->   Operation 1560 'partselect' 'trunc_ln717_560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1561 [1/1] (0.00ns)   --->   "%tmp_166 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_363, i2 0"   --->   Operation 1561 'bitconcatenate' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1562 [1/1] (0.00ns)   --->   "%sext_ln1171_861 = sext i18 %tmp_166"   --->   Operation 1562 'sext' 'sext_ln1171_861' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1563 [1/1] (1.33ns)   --->   "%sub_ln1171_660 = sub i19 %sext_ln1171_859, i19 %sext_ln1171_861"   --->   Operation 1563 'sub' 'sub_ln1171_660' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1564 [1/1] (0.00ns)   --->   "%trunc_ln717_561 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_660, i32 6, i32 18"   --->   Operation 1564 'partselect' 'trunc_ln717_561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1565 [1/1] (0.00ns)   --->   "%sext_ln717_589 = sext i13 %trunc_ln717_561"   --->   Operation 1565 'sext' 'sext_ln717_589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1566 [1/1] (3.72ns)   --->   "%mul_ln717_83 = mul i22 %sext_ln717_587, i22 4194267"   --->   Operation 1566 'mul' 'mul_ln717_83' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1567 [1/1] (0.00ns)   --->   "%trunc_ln717_562 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_83, i32 6, i32 21"   --->   Operation 1567 'partselect' 'trunc_ln717_562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1568 [1/1] (0.00ns)   --->   "%trunc_ln717_563 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_363, i32 3, i32 15"   --->   Operation 1568 'partselect' 'trunc_ln717_563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1569 [1/1] (0.00ns)   --->   "%sext_ln717_590 = sext i13 %trunc_ln717_563"   --->   Operation 1569 'sext' 'sext_ln717_590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1570 [1/1] (0.00ns)   --->   "%sext_ln717_591 = sext i16 %p_read80110"   --->   Operation 1570 'sext' 'sext_ln717_591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1571 [1/1] (0.00ns)   --->   "%trunc_ln717_564 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read80110, i32 3, i32 15"   --->   Operation 1571 'partselect' 'trunc_ln717_564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1572 [1/1] (0.00ns)   --->   "%sext_ln1171_862 = sext i13 %trunc_ln717_564"   --->   Operation 1572 'sext' 'sext_ln1171_862' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1573 [1/1] (0.00ns)   --->   "%shl_ln1171_403 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read80110, i3 0"   --->   Operation 1573 'bitconcatenate' 'shl_ln1171_403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln1171_863 = sext i19 %shl_ln1171_403"   --->   Operation 1574 'sext' 'sext_ln1171_863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1575 [1/1] (1.34ns)   --->   "%add_ln1171_113 = add i20 %sext_ln1171_863, i20 %sext_ln717_591"   --->   Operation 1575 'add' 'add_ln1171_113' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1576 [1/1] (0.00ns)   --->   "%trunc_ln717_565 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_113, i32 6, i32 19"   --->   Operation 1576 'partselect' 'trunc_ln717_565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1577 [1/1] (0.00ns)   --->   "%trunc_ln717_566 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read80110, i32 6, i32 15"   --->   Operation 1577 'partselect' 'trunc_ln717_566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln1171_864 = sext i10 %trunc_ln717_566"   --->   Operation 1578 'sext' 'sext_ln1171_864' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1579 [1/1] (0.00ns)   --->   "%shl_ln1171_404 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read80110, i1 0"   --->   Operation 1579 'bitconcatenate' 'shl_ln1171_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1580 [1/1] (0.00ns)   --->   "%sext_ln1171_865 = sext i17 %shl_ln1171_404"   --->   Operation 1580 'sext' 'sext_ln1171_865' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1581 [1/1] (1.34ns)   --->   "%sub_ln1171_661 = sub i20 %sext_ln1171_863, i20 %sext_ln1171_865"   --->   Operation 1581 'sub' 'sub_ln1171_661' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1582 [1/1] (0.00ns)   --->   "%trunc_ln717_567 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_661, i32 6, i32 19"   --->   Operation 1582 'partselect' 'trunc_ln717_567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1583 [1/1] (0.00ns)   --->   "%sext_ln1171_866 = sext i14 %trunc_ln717_567"   --->   Operation 1583 'sext' 'sext_ln1171_866' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1584 [1/1] (0.00ns)   --->   "%sext_ln1171_867 = sext i16 %p_read_351"   --->   Operation 1584 'sext' 'sext_ln1171_867' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1585 [1/1] (0.00ns)   --->   "%shl_ln1171_405 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_351, i3 0"   --->   Operation 1585 'bitconcatenate' 'shl_ln1171_405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1586 [1/1] (0.00ns)   --->   "%sext_ln1171_868 = sext i19 %shl_ln1171_405"   --->   Operation 1586 'sext' 'sext_ln1171_868' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1587 [1/1] (0.00ns)   --->   "%shl_ln1171_406 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_351, i1 0"   --->   Operation 1587 'bitconcatenate' 'shl_ln1171_406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1588 [1/1] (0.00ns)   --->   "%sext_ln1171_869 = sext i17 %shl_ln1171_406"   --->   Operation 1588 'sext' 'sext_ln1171_869' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1589 [1/1] (0.00ns)   --->   "%sext_ln1171_870 = sext i17 %shl_ln1171_406"   --->   Operation 1589 'sext' 'sext_ln1171_870' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1590 [1/1] (1.34ns)   --->   "%sub_ln1171_662 = sub i20 %sext_ln1171_870, i20 %sext_ln1171_868"   --->   Operation 1590 'sub' 'sub_ln1171_662' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1591 [1/1] (0.00ns)   --->   "%trunc_ln717_568 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_662, i32 6, i32 19"   --->   Operation 1591 'partselect' 'trunc_ln717_568' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1592 [1/1] (0.00ns)   --->   "%sext_ln1171_871 = sext i14 %trunc_ln717_568"   --->   Operation 1592 'sext' 'sext_ln1171_871' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1593 [1/1] (1.32ns)   --->   "%sub_ln1171_663 = sub i18 0, i18 %sext_ln1171_869"   --->   Operation 1593 'sub' 'sub_ln1171_663' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1594 [1/1] (0.00ns)   --->   "%trunc_ln717_569 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_663, i32 6, i32 17"   --->   Operation 1594 'partselect' 'trunc_ln717_569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1595 [1/1] (0.00ns)   --->   "%sext_ln1171_872 = sext i12 %trunc_ln717_569"   --->   Operation 1595 'sext' 'sext_ln1171_872' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1596 [1/1] (1.34ns)   --->   "%sub_ln1171_664 = sub i20 %sext_ln1171_868, i20 %sext_ln1171_867"   --->   Operation 1596 'sub' 'sub_ln1171_664' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1597 [1/1] (0.00ns)   --->   "%trunc_ln717_570 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_664, i32 6, i32 19"   --->   Operation 1597 'partselect' 'trunc_ln717_570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1598 [1/1] (0.00ns)   --->   "%sext_ln717_593 = sext i14 %trunc_ln717_570"   --->   Operation 1598 'sext' 'sext_ln717_593' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1599 [1/1] (0.00ns)   --->   "%trunc_ln717_571 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_351, i32 4, i32 15"   --->   Operation 1599 'partselect' 'trunc_ln717_571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1600 [1/1] (0.00ns)   --->   "%sext_ln712_832 = sext i12 %trunc_ln717_571"   --->   Operation 1600 'sext' 'sext_ln712_832' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1601 [1/1] (1.32ns)   --->   "%add_ln712_2481 = add i14 %sext_ln1171_862, i14 16128"   --->   Operation 1601 'add' 'add_ln712_2481' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1602 [1/1] (0.00ns)   --->   "%sext_ln712_833 = sext i14 %add_ln712_2481"   --->   Operation 1602 'sext' 'sext_ln712_833' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1603 [1/1] (1.32ns)   --->   "%add_ln712_2482 = add i15 %sext_ln712_833, i15 %sext_ln1171_871"   --->   Operation 1603 'add' 'add_ln712_2482' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1604 [1/1] (1.33ns)   --->   "%add_ln712_2485 = add i13 %sext_ln1171_872, i13 7904"   --->   Operation 1604 'add' 'add_ln712_2485' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1605 [1/1] (0.00ns)   --->   "%sext_ln712_835 = sext i13 %add_ln712_2485"   --->   Operation 1605 'sext' 'sext_ln712_835' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1606 [1/1] (1.32ns)   --->   "%add_ln712_2486 = add i14 %sext_ln712_835, i14 %sext_ln717_589"   --->   Operation 1606 'add' 'add_ln712_2486' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1607 [1/1] (1.34ns)   --->   "%add_ln712_2489 = add i11 %sext_ln1171_864, i11 256"   --->   Operation 1607 'add' 'add_ln712_2489' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1608 [1/1] (0.00ns)   --->   "%sext_ln712_837 = sext i11 %add_ln712_2489"   --->   Operation 1608 'sext' 'sext_ln712_837' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1609 [1/1] (1.32ns)   --->   "%add_ln712_2490 = add i15 %sext_ln712_837, i15 %sext_ln717_593"   --->   Operation 1609 'add' 'add_ln712_2490' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1610 [1/1] (1.32ns)   --->   "%add_ln712_2492 = add i15 %sext_ln1171_866, i15 %sext_ln717_590"   --->   Operation 1610 'add' 'add_ln712_2492' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1611 [1/1] (0.00ns)   --->   "%sext_ln712_839 = sext i15 %add_ln712_2492"   --->   Operation 1611 'sext' 'sext_ln712_839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1612 [1/1] (1.33ns)   --->   "%add_ln712_2493 = add i13 %sext_ln712_832, i13 32"   --->   Operation 1612 'add' 'add_ln712_2493' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1613 [1/1] (0.00ns)   --->   "%sext_ln712_840 = sext i13 %add_ln712_2493"   --->   Operation 1613 'sext' 'sext_ln712_840' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1614 [1/1] (1.32ns)   --->   "%add_ln712_2494 = add i14 %sext_ln712_840, i14 %sext_ln717_586"   --->   Operation 1614 'add' 'add_ln712_2494' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1615 [1/1] (0.00ns)   --->   "%sext_ln712_841 = sext i14 %add_ln712_2494"   --->   Operation 1615 'sext' 'sext_ln712_841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1616 [1/1] (1.31ns)   --->   "%add_ln712_2495 = add i16 %sext_ln712_841, i16 %sext_ln712_839"   --->   Operation 1616 'add' 'add_ln712_2495' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln717_594 = sext i16 %p_read_362"   --->   Operation 1617 'sext' 'sext_ln717_594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1618 [1/1] (3.72ns)   --->   "%mul_ln1171_225 = mul i22 %sext_ln717_594, i22 4194278"   --->   Operation 1618 'mul' 'mul_ln1171_225' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1619 [1/1] (0.00ns)   --->   "%trunc_ln717_572 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_225, i32 6, i32 21"   --->   Operation 1619 'partselect' 'trunc_ln717_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1620 [1/1] (3.72ns)   --->   "%mul_ln717_84 = mul i22 %sext_ln717_594, i22 4194269"   --->   Operation 1620 'mul' 'mul_ln717_84' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1621 [1/1] (0.00ns)   --->   "%trunc_ln717_573 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_84, i32 6, i32 21"   --->   Operation 1621 'partselect' 'trunc_ln717_573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1622 [1/1] (3.72ns)   --->   "%mul_ln1171_226 = mul i22 %sext_ln717_594, i22 4194277"   --->   Operation 1622 'mul' 'mul_ln1171_226' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1623 [1/1] (0.00ns)   --->   "%trunc_ln717_574 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_226, i32 6, i32 21"   --->   Operation 1623 'partselect' 'trunc_ln717_574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1624 [1/1] (0.00ns)   --->   "%shl_ln1171_407 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_362, i1 0"   --->   Operation 1624 'bitconcatenate' 'shl_ln1171_407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1625 [1/1] (0.00ns)   --->   "%sext_ln1171_873 = sext i17 %shl_ln1171_407"   --->   Operation 1625 'sext' 'sext_ln1171_873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1626 [1/1] (1.32ns)   --->   "%sub_ln1171_665 = sub i18 0, i18 %sext_ln1171_873"   --->   Operation 1626 'sub' 'sub_ln1171_665' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1627 [1/1] (0.00ns)   --->   "%trunc_ln717_575 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_665, i32 6, i32 17"   --->   Operation 1627 'partselect' 'trunc_ln717_575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1628 [1/1] (0.00ns)   --->   "%sext_ln717_595 = sext i12 %trunc_ln717_575"   --->   Operation 1628 'sext' 'sext_ln717_595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1629 [1/1] (0.00ns)   --->   "%sext_ln717_596 = sext i16 %p_read_361"   --->   Operation 1629 'sext' 'sext_ln717_596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1630 [1/1] (0.00ns)   --->   "%sext_ln1171_874 = sext i16 %p_read_361"   --->   Operation 1630 'sext' 'sext_ln1171_874' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1631 [1/1] (0.00ns)   --->   "%sext_ln1171_875 = sext i16 %p_read_361"   --->   Operation 1631 'sext' 'sext_ln1171_875' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1632 [1/1] (0.00ns)   --->   "%shl_ln1171_408 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_361, i3 0"   --->   Operation 1632 'bitconcatenate' 'shl_ln1171_408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1633 [1/1] (0.00ns)   --->   "%sext_ln1171_876 = sext i19 %shl_ln1171_408"   --->   Operation 1633 'sext' 'sext_ln1171_876' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1634 [1/1] (1.34ns)   --->   "%sub_ln1171_666 = sub i20 %sext_ln1171_876, i20 %sext_ln1171_874"   --->   Operation 1634 'sub' 'sub_ln1171_666' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1635 [1/1] (0.00ns)   --->   "%trunc_ln717_576 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_666, i32 6, i32 19"   --->   Operation 1635 'partselect' 'trunc_ln717_576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1636 [1/1] (0.00ns)   --->   "%tmp_167 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_361, i2 0"   --->   Operation 1636 'bitconcatenate' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1637 [1/1] (0.00ns)   --->   "%sext_ln1171_877 = sext i18 %tmp_167"   --->   Operation 1637 'sext' 'sext_ln1171_877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1638 [1/1] (1.33ns)   --->   "%sub_ln1171_667 = sub i19 %sext_ln1171_875, i19 %sext_ln1171_877"   --->   Operation 1638 'sub' 'sub_ln1171_667' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1639 [1/1] (0.00ns)   --->   "%trunc_ln717_577 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_667, i32 6, i32 18"   --->   Operation 1639 'partselect' 'trunc_ln717_577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1640 [1/1] (0.00ns)   --->   "%sext_ln717_598 = sext i13 %trunc_ln717_577"   --->   Operation 1640 'sext' 'sext_ln717_598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1641 [1/1] (3.72ns)   --->   "%mul_ln717_85 = mul i22 %sext_ln717_596, i22 4194267"   --->   Operation 1641 'mul' 'mul_ln717_85' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1642 [1/1] (0.00ns)   --->   "%trunc_ln717_578 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_85, i32 6, i32 21"   --->   Operation 1642 'partselect' 'trunc_ln717_578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1643 [1/1] (0.00ns)   --->   "%trunc_ln717_579 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_361, i32 3, i32 15"   --->   Operation 1643 'partselect' 'trunc_ln717_579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1644 [1/1] (0.00ns)   --->   "%sext_ln717_599 = sext i13 %trunc_ln717_579"   --->   Operation 1644 'sext' 'sext_ln717_599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1645 [1/1] (0.00ns)   --->   "%sext_ln717_600 = sext i16 %p_read_350"   --->   Operation 1645 'sext' 'sext_ln717_600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1646 [1/1] (0.00ns)   --->   "%trunc_ln717_580 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_350, i32 3, i32 15"   --->   Operation 1646 'partselect' 'trunc_ln717_580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1647 [1/1] (0.00ns)   --->   "%sext_ln1171_878 = sext i13 %trunc_ln717_580"   --->   Operation 1647 'sext' 'sext_ln1171_878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1648 [1/1] (0.00ns)   --->   "%shl_ln1171_409 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_350, i3 0"   --->   Operation 1648 'bitconcatenate' 'shl_ln1171_409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1649 [1/1] (0.00ns)   --->   "%sext_ln1171_879 = sext i19 %shl_ln1171_409"   --->   Operation 1649 'sext' 'sext_ln1171_879' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1650 [1/1] (1.34ns)   --->   "%add_ln1171_114 = add i20 %sext_ln1171_879, i20 %sext_ln717_600"   --->   Operation 1650 'add' 'add_ln1171_114' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1651 [1/1] (0.00ns)   --->   "%trunc_ln717_581 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_114, i32 6, i32 19"   --->   Operation 1651 'partselect' 'trunc_ln717_581' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1652 [1/1] (0.00ns)   --->   "%trunc_ln717_582 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_350, i32 6, i32 15"   --->   Operation 1652 'partselect' 'trunc_ln717_582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1653 [1/1] (0.00ns)   --->   "%sext_ln1171_880 = sext i10 %trunc_ln717_582"   --->   Operation 1653 'sext' 'sext_ln1171_880' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1654 [1/1] (0.00ns)   --->   "%shl_ln1171_410 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_350, i1 0"   --->   Operation 1654 'bitconcatenate' 'shl_ln1171_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1655 [1/1] (0.00ns)   --->   "%sext_ln1171_881 = sext i17 %shl_ln1171_410"   --->   Operation 1655 'sext' 'sext_ln1171_881' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1656 [1/1] (1.34ns)   --->   "%sub_ln1171_668 = sub i20 %sext_ln1171_879, i20 %sext_ln1171_881"   --->   Operation 1656 'sub' 'sub_ln1171_668' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1657 [1/1] (0.00ns)   --->   "%trunc_ln717_583 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_668, i32 6, i32 19"   --->   Operation 1657 'partselect' 'trunc_ln717_583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1658 [1/1] (0.00ns)   --->   "%sext_ln1171_882 = sext i14 %trunc_ln717_583"   --->   Operation 1658 'sext' 'sext_ln1171_882' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1659 [1/1] (0.00ns)   --->   "%sext_ln1171_883 = sext i16 %p_read_349"   --->   Operation 1659 'sext' 'sext_ln1171_883' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1660 [1/1] (0.00ns)   --->   "%shl_ln1171_411 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_349, i3 0"   --->   Operation 1660 'bitconcatenate' 'shl_ln1171_411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1661 [1/1] (0.00ns)   --->   "%sext_ln1171_884 = sext i19 %shl_ln1171_411"   --->   Operation 1661 'sext' 'sext_ln1171_884' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1662 [1/1] (0.00ns)   --->   "%shl_ln1171_412 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_349, i1 0"   --->   Operation 1662 'bitconcatenate' 'shl_ln1171_412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln1171_885 = sext i17 %shl_ln1171_412"   --->   Operation 1663 'sext' 'sext_ln1171_885' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1664 [1/1] (0.00ns)   --->   "%sext_ln1171_886 = sext i17 %shl_ln1171_412"   --->   Operation 1664 'sext' 'sext_ln1171_886' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1665 [1/1] (1.34ns)   --->   "%sub_ln1171_669 = sub i20 %sext_ln1171_886, i20 %sext_ln1171_884"   --->   Operation 1665 'sub' 'sub_ln1171_669' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1666 [1/1] (0.00ns)   --->   "%trunc_ln717_584 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_669, i32 6, i32 19"   --->   Operation 1666 'partselect' 'trunc_ln717_584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1667 [1/1] (0.00ns)   --->   "%sext_ln1171_887 = sext i14 %trunc_ln717_584"   --->   Operation 1667 'sext' 'sext_ln1171_887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1668 [1/1] (1.32ns)   --->   "%sub_ln1171_670 = sub i18 0, i18 %sext_ln1171_885"   --->   Operation 1668 'sub' 'sub_ln1171_670' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1669 [1/1] (0.00ns)   --->   "%trunc_ln717_585 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_670, i32 6, i32 17"   --->   Operation 1669 'partselect' 'trunc_ln717_585' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1670 [1/1] (0.00ns)   --->   "%sext_ln1171_888 = sext i12 %trunc_ln717_585"   --->   Operation 1670 'sext' 'sext_ln1171_888' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1671 [1/1] (1.34ns)   --->   "%sub_ln1171_671 = sub i20 %sext_ln1171_884, i20 %sext_ln1171_883"   --->   Operation 1671 'sub' 'sub_ln1171_671' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1672 [1/1] (0.00ns)   --->   "%trunc_ln717_586 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_671, i32 6, i32 19"   --->   Operation 1672 'partselect' 'trunc_ln717_586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1673 [1/1] (0.00ns)   --->   "%sext_ln717_602 = sext i14 %trunc_ln717_586"   --->   Operation 1673 'sext' 'sext_ln717_602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1674 [1/1] (0.00ns)   --->   "%trunc_ln717_587 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_349, i32 4, i32 15"   --->   Operation 1674 'partselect' 'trunc_ln717_587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1675 [1/1] (0.00ns)   --->   "%sext_ln712_842 = sext i12 %trunc_ln717_587"   --->   Operation 1675 'sext' 'sext_ln712_842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1676 [1/1] (1.32ns)   --->   "%add_ln712_2497 = add i14 %sext_ln1171_878, i14 16128"   --->   Operation 1676 'add' 'add_ln712_2497' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1677 [1/1] (0.00ns)   --->   "%sext_ln712_843 = sext i14 %add_ln712_2497"   --->   Operation 1677 'sext' 'sext_ln712_843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1678 [1/1] (1.32ns)   --->   "%add_ln712_2498 = add i15 %sext_ln712_843, i15 %sext_ln1171_887"   --->   Operation 1678 'add' 'add_ln712_2498' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1679 [1/1] (1.33ns)   --->   "%add_ln712_2501 = add i13 %sext_ln1171_888, i13 7904"   --->   Operation 1679 'add' 'add_ln712_2501' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1680 [1/1] (0.00ns)   --->   "%sext_ln712_845 = sext i13 %add_ln712_2501"   --->   Operation 1680 'sext' 'sext_ln712_845' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1681 [1/1] (1.32ns)   --->   "%add_ln712_2502 = add i14 %sext_ln712_845, i14 %sext_ln717_598"   --->   Operation 1681 'add' 'add_ln712_2502' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1682 [1/1] (1.34ns)   --->   "%add_ln712_2505 = add i11 %sext_ln1171_880, i11 256"   --->   Operation 1682 'add' 'add_ln712_2505' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1683 [1/1] (0.00ns)   --->   "%sext_ln712_847 = sext i11 %add_ln712_2505"   --->   Operation 1683 'sext' 'sext_ln712_847' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1684 [1/1] (1.32ns)   --->   "%add_ln712_2506 = add i15 %sext_ln712_847, i15 %sext_ln717_602"   --->   Operation 1684 'add' 'add_ln712_2506' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1685 [1/1] (1.32ns)   --->   "%add_ln712_2508 = add i15 %sext_ln1171_882, i15 %sext_ln717_599"   --->   Operation 1685 'add' 'add_ln712_2508' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1686 [1/1] (0.00ns)   --->   "%sext_ln712_849 = sext i15 %add_ln712_2508"   --->   Operation 1686 'sext' 'sext_ln712_849' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1687 [1/1] (1.33ns)   --->   "%add_ln712_2509 = add i13 %sext_ln712_842, i13 32"   --->   Operation 1687 'add' 'add_ln712_2509' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1688 [1/1] (0.00ns)   --->   "%sext_ln712_850 = sext i13 %add_ln712_2509"   --->   Operation 1688 'sext' 'sext_ln712_850' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1689 [1/1] (1.32ns)   --->   "%add_ln712_2510 = add i14 %sext_ln712_850, i14 %sext_ln717_595"   --->   Operation 1689 'add' 'add_ln712_2510' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln712_851 = sext i14 %add_ln712_2510"   --->   Operation 1690 'sext' 'sext_ln712_851' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1691 [1/1] (1.31ns)   --->   "%add_ln712_2511 = add i16 %sext_ln712_851, i16 %sext_ln712_849"   --->   Operation 1691 'add' 'add_ln712_2511' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.04>
ST_3 : Operation 1692 [1/1] (0.00ns)   --->   "%specresourcelimit_ln29 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 70, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [src/nnet_utils/nnet_conv2d_latency.h:29->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 1692 'specresourcelimit' 'specresourcelimit_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1693 [1/1] (0.00ns)   --->   "%sext_ln717_588 = sext i14 %trunc_ln717_560"   --->   Operation 1693 'sext' 'sext_ln717_588' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1694 [1/1] (0.00ns)   --->   "%sext_ln717_592 = sext i14 %trunc_ln717_565"   --->   Operation 1694 'sext' 'sext_ln717_592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1695 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2480 = add i16 %trunc_ln717_556, i16 %sext_ln717_588"   --->   Operation 1695 'add' 'add_ln712_2480' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1696 [1/1] (0.00ns)   --->   "%sext_ln712_834 = sext i15 %add_ln712_2482"   --->   Operation 1696 'sext' 'sext_ln712_834' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1697 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2483 = add i16 %sext_ln712_834, i16 %add_ln712_2480"   --->   Operation 1697 'add' 'add_ln712_2483' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1698 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2484 = add i16 %trunc_ln717_557, i16 %sext_ln717_592"   --->   Operation 1698 'add' 'add_ln712_2484' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1699 [1/1] (0.00ns)   --->   "%sext_ln712_836 = sext i14 %add_ln712_2486"   --->   Operation 1699 'sext' 'sext_ln712_836' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1700 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2487 = add i16 %sext_ln712_836, i16 %add_ln712_2484"   --->   Operation 1700 'add' 'add_ln712_2487' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1701 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2488 = add i16 %trunc_ln717_558, i16 %trunc_ln717_562"   --->   Operation 1701 'add' 'add_ln712_2488' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1702 [1/1] (0.00ns)   --->   "%sext_ln712_838 = sext i15 %add_ln712_2490"   --->   Operation 1702 'sext' 'sext_ln712_838' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1703 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2491 = add i16 %sext_ln712_838, i16 %add_ln712_2488"   --->   Operation 1703 'add' 'add_ln712_2491' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1704 [1/1] (0.00ns)   --->   "%sext_ln717_597 = sext i14 %trunc_ln717_576"   --->   Operation 1704 'sext' 'sext_ln717_597' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1705 [1/1] (0.00ns)   --->   "%sext_ln717_601 = sext i14 %trunc_ln717_581"   --->   Operation 1705 'sext' 'sext_ln717_601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2496 = add i16 %trunc_ln717_572, i16 %sext_ln717_597"   --->   Operation 1706 'add' 'add_ln712_2496' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1707 [1/1] (0.00ns)   --->   "%sext_ln712_844 = sext i15 %add_ln712_2498"   --->   Operation 1707 'sext' 'sext_ln712_844' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1708 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2499 = add i16 %sext_ln712_844, i16 %add_ln712_2496"   --->   Operation 1708 'add' 'add_ln712_2499' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1709 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2500 = add i16 %trunc_ln717_573, i16 %sext_ln717_601"   --->   Operation 1709 'add' 'add_ln712_2500' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1710 [1/1] (0.00ns)   --->   "%sext_ln712_846 = sext i14 %add_ln712_2502"   --->   Operation 1710 'sext' 'sext_ln712_846' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1711 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2503 = add i16 %sext_ln712_846, i16 %add_ln712_2500"   --->   Operation 1711 'add' 'add_ln712_2503' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2504 = add i16 %trunc_ln717_574, i16 %trunc_ln717_578"   --->   Operation 1712 'add' 'add_ln712_2504' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1713 [1/1] (0.00ns)   --->   "%sext_ln712_848 = sext i15 %add_ln712_2506"   --->   Operation 1713 'sext' 'sext_ln712_848' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1714 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2507 = add i16 %sext_ln712_848, i16 %add_ln712_2504"   --->   Operation 1714 'add' 'add_ln712_2507' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1715 [1/1] (0.00ns)   --->   "%newret1 = insertvalue i1216 <undef>, i16 %add_ln712_2211"   --->   Operation 1715 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1716 [1/1] (0.00ns)   --->   "%newret3 = insertvalue i1216 %newret1, i16 %add_ln712_2215"   --->   Operation 1716 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1717 [1/1] (0.00ns)   --->   "%newret5 = insertvalue i1216 %newret3, i16 %add_ln712_2219"   --->   Operation 1717 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1718 [1/1] (0.00ns)   --->   "%newret7 = insertvalue i1216 %newret5, i16 %add_ln712_2223"   --->   Operation 1718 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1719 [1/1] (0.00ns)   --->   "%newret9 = insertvalue i1216 %newret7, i16 %add_ln712_2227"   --->   Operation 1719 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1720 [1/1] (0.00ns)   --->   "%newret11 = insertvalue i1216 %newret9, i16 %add_ln712_2231"   --->   Operation 1720 'insertvalue' 'newret11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1721 [1/1] (0.00ns)   --->   "%newret13 = insertvalue i1216 %newret11, i16 %add_ln712_2235"   --->   Operation 1721 'insertvalue' 'newret13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1722 [1/1] (0.00ns)   --->   "%newret15 = insertvalue i1216 %newret13, i16 %add_ln712_2239"   --->   Operation 1722 'insertvalue' 'newret15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1723 [1/1] (0.00ns)   --->   "%newret17 = insertvalue i1216 %newret15, i16 %add_ln712_2243"   --->   Operation 1723 'insertvalue' 'newret17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1724 [1/1] (0.00ns)   --->   "%newret19 = insertvalue i1216 %newret17, i16 %add_ln712_2247"   --->   Operation 1724 'insertvalue' 'newret19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1725 [1/1] (0.00ns)   --->   "%newret21 = insertvalue i1216 %newret19, i16 %add_ln712_2251"   --->   Operation 1725 'insertvalue' 'newret21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1726 [1/1] (0.00ns)   --->   "%newret23 = insertvalue i1216 %newret21, i16 %add_ln712_2255"   --->   Operation 1726 'insertvalue' 'newret23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1727 [1/1] (0.00ns)   --->   "%newret25 = insertvalue i1216 %newret23, i16 %add_ln712_2259"   --->   Operation 1727 'insertvalue' 'newret25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1728 [1/1] (0.00ns)   --->   "%newret27 = insertvalue i1216 %newret25, i16 %add_ln712_2263"   --->   Operation 1728 'insertvalue' 'newret27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1729 [1/1] (0.00ns)   --->   "%newret29 = insertvalue i1216 %newret27, i16 %add_ln712_2267"   --->   Operation 1729 'insertvalue' 'newret29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1730 [1/1] (0.00ns)   --->   "%newret31 = insertvalue i1216 %newret29, i16 %add_ln712_2271"   --->   Operation 1730 'insertvalue' 'newret31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1731 [1/1] (0.00ns)   --->   "%newret33 = insertvalue i1216 %newret31, i16 %add_ln712_2275"   --->   Operation 1731 'insertvalue' 'newret33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1732 [1/1] (0.00ns)   --->   "%newret35 = insertvalue i1216 %newret33, i16 %add_ln712_2279"   --->   Operation 1732 'insertvalue' 'newret35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1733 [1/1] (0.00ns)   --->   "%newret37 = insertvalue i1216 %newret35, i16 %add_ln712_2283"   --->   Operation 1733 'insertvalue' 'newret37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1734 [1/1] (0.00ns)   --->   "%newret39 = insertvalue i1216 %newret37, i16 %add_ln712_2287"   --->   Operation 1734 'insertvalue' 'newret39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1735 [1/1] (0.00ns)   --->   "%newret41 = insertvalue i1216 %newret39, i16 %add_ln712_2291"   --->   Operation 1735 'insertvalue' 'newret41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1736 [1/1] (0.00ns)   --->   "%newret43 = insertvalue i1216 %newret41, i16 %add_ln712_2295"   --->   Operation 1736 'insertvalue' 'newret43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1737 [1/1] (0.00ns)   --->   "%newret45 = insertvalue i1216 %newret43, i16 %add_ln712_2299"   --->   Operation 1737 'insertvalue' 'newret45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1738 [1/1] (0.00ns)   --->   "%newret47 = insertvalue i1216 %newret45, i16 %add_ln712_2303"   --->   Operation 1738 'insertvalue' 'newret47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1739 [1/1] (0.00ns)   --->   "%newret49 = insertvalue i1216 %newret47, i16 %add_ln712_2307"   --->   Operation 1739 'insertvalue' 'newret49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1740 [1/1] (0.00ns)   --->   "%newret51 = insertvalue i1216 %newret49, i16 %add_ln712_2311"   --->   Operation 1740 'insertvalue' 'newret51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1741 [1/1] (0.00ns)   --->   "%newret53 = insertvalue i1216 %newret51, i16 %add_ln712_2315"   --->   Operation 1741 'insertvalue' 'newret53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1742 [1/1] (0.00ns)   --->   "%newret55 = insertvalue i1216 %newret53, i16 %add_ln712_2319"   --->   Operation 1742 'insertvalue' 'newret55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1743 [1/1] (0.00ns)   --->   "%newret57 = insertvalue i1216 %newret55, i16 %add_ln712_2323"   --->   Operation 1743 'insertvalue' 'newret57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1744 [1/1] (0.00ns)   --->   "%newret59 = insertvalue i1216 %newret57, i16 %add_ln712_2327"   --->   Operation 1744 'insertvalue' 'newret59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1745 [1/1] (0.00ns)   --->   "%newret61 = insertvalue i1216 %newret59, i16 %add_ln712_2331"   --->   Operation 1745 'insertvalue' 'newret61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1746 [1/1] (0.00ns)   --->   "%newret63 = insertvalue i1216 %newret61, i16 %add_ln712_2335"   --->   Operation 1746 'insertvalue' 'newret63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1747 [1/1] (0.00ns)   --->   "%newret65 = insertvalue i1216 %newret63, i16 %add_ln712_2339"   --->   Operation 1747 'insertvalue' 'newret65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1748 [1/1] (0.00ns)   --->   "%newret67 = insertvalue i1216 %newret65, i16 %add_ln712_2343"   --->   Operation 1748 'insertvalue' 'newret67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1749 [1/1] (0.00ns)   --->   "%newret69 = insertvalue i1216 %newret67, i16 %add_ln712_2347"   --->   Operation 1749 'insertvalue' 'newret69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1750 [1/1] (0.00ns)   --->   "%newret71 = insertvalue i1216 %newret69, i16 %add_ln712_2351"   --->   Operation 1750 'insertvalue' 'newret71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1751 [1/1] (0.00ns)   --->   "%newret73 = insertvalue i1216 %newret71, i16 %add_ln712_2355"   --->   Operation 1751 'insertvalue' 'newret73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1752 [1/1] (0.00ns)   --->   "%newret75 = insertvalue i1216 %newret73, i16 %add_ln712_2359"   --->   Operation 1752 'insertvalue' 'newret75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1753 [1/1] (0.00ns)   --->   "%newret77 = insertvalue i1216 %newret75, i16 %add_ln712_2363"   --->   Operation 1753 'insertvalue' 'newret77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1754 [1/1] (0.00ns)   --->   "%newret79 = insertvalue i1216 %newret77, i16 %add_ln712_2367"   --->   Operation 1754 'insertvalue' 'newret79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1755 [1/1] (0.00ns)   --->   "%newret81 = insertvalue i1216 %newret79, i16 %add_ln712_2371"   --->   Operation 1755 'insertvalue' 'newret81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1756 [1/1] (0.00ns)   --->   "%newret83 = insertvalue i1216 %newret81, i16 %add_ln712_2375"   --->   Operation 1756 'insertvalue' 'newret83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1757 [1/1] (0.00ns)   --->   "%newret85 = insertvalue i1216 %newret83, i16 %add_ln712_2379"   --->   Operation 1757 'insertvalue' 'newret85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1758 [1/1] (0.00ns)   --->   "%newret87 = insertvalue i1216 %newret85, i16 %add_ln712_2383"   --->   Operation 1758 'insertvalue' 'newret87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1759 [1/1] (0.00ns)   --->   "%newret89 = insertvalue i1216 %newret87, i16 %add_ln712_2387"   --->   Operation 1759 'insertvalue' 'newret89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1760 [1/1] (0.00ns)   --->   "%newret91 = insertvalue i1216 %newret89, i16 %add_ln712_2391"   --->   Operation 1760 'insertvalue' 'newret91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1761 [1/1] (0.00ns)   --->   "%newret93 = insertvalue i1216 %newret91, i16 %add_ln712_2395"   --->   Operation 1761 'insertvalue' 'newret93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1762 [1/1] (0.00ns)   --->   "%newret95 = insertvalue i1216 %newret93, i16 %add_ln712_2399"   --->   Operation 1762 'insertvalue' 'newret95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1763 [1/1] (0.00ns)   --->   "%newret97 = insertvalue i1216 %newret95, i16 %add_ln712_2403"   --->   Operation 1763 'insertvalue' 'newret97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1764 [1/1] (0.00ns)   --->   "%newret99 = insertvalue i1216 %newret97, i16 %add_ln712_2407"   --->   Operation 1764 'insertvalue' 'newret99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1765 [1/1] (0.00ns)   --->   "%newret101 = insertvalue i1216 %newret99, i16 %add_ln712_2411"   --->   Operation 1765 'insertvalue' 'newret101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1766 [1/1] (0.00ns)   --->   "%newret103 = insertvalue i1216 %newret101, i16 %add_ln712_2415"   --->   Operation 1766 'insertvalue' 'newret103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1767 [1/1] (0.00ns)   --->   "%newret105 = insertvalue i1216 %newret103, i16 %add_ln712_2419"   --->   Operation 1767 'insertvalue' 'newret105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1768 [1/1] (0.00ns)   --->   "%newret107 = insertvalue i1216 %newret105, i16 %add_ln712_2423"   --->   Operation 1768 'insertvalue' 'newret107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1769 [1/1] (0.00ns)   --->   "%newret109 = insertvalue i1216 %newret107, i16 %add_ln712_2427"   --->   Operation 1769 'insertvalue' 'newret109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1770 [1/1] (0.00ns)   --->   "%newret111 = insertvalue i1216 %newret109, i16 %add_ln712_2431"   --->   Operation 1770 'insertvalue' 'newret111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1771 [1/1] (0.00ns)   --->   "%newret113 = insertvalue i1216 %newret111, i16 %add_ln712_2435"   --->   Operation 1771 'insertvalue' 'newret113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1772 [1/1] (0.00ns)   --->   "%newret115 = insertvalue i1216 %newret113, i16 %add_ln712_2439"   --->   Operation 1772 'insertvalue' 'newret115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1773 [1/1] (0.00ns)   --->   "%newret117 = insertvalue i1216 %newret115, i16 %add_ln712_2443"   --->   Operation 1773 'insertvalue' 'newret117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1774 [1/1] (0.00ns)   --->   "%newret119 = insertvalue i1216 %newret117, i16 %add_ln712_2447"   --->   Operation 1774 'insertvalue' 'newret119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1775 [1/1] (0.00ns)   --->   "%newret121 = insertvalue i1216 %newret119, i16 %add_ln712_2451"   --->   Operation 1775 'insertvalue' 'newret121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1776 [1/1] (0.00ns)   --->   "%newret123 = insertvalue i1216 %newret121, i16 %add_ln712_2455"   --->   Operation 1776 'insertvalue' 'newret123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1777 [1/1] (0.00ns)   --->   "%newret125 = insertvalue i1216 %newret123, i16 %add_ln712_2459"   --->   Operation 1777 'insertvalue' 'newret125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1778 [1/1] (0.00ns)   --->   "%newret127 = insertvalue i1216 %newret125, i16 %add_ln712_2463"   --->   Operation 1778 'insertvalue' 'newret127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1779 [1/1] (0.00ns)   --->   "%newret129 = insertvalue i1216 %newret127, i16 %add_ln712_2467"   --->   Operation 1779 'insertvalue' 'newret129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1780 [1/1] (0.00ns)   --->   "%newret131 = insertvalue i1216 %newret129, i16 %add_ln712_2471"   --->   Operation 1780 'insertvalue' 'newret131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1781 [1/1] (0.00ns)   --->   "%newret133 = insertvalue i1216 %newret131, i16 %add_ln712_2475"   --->   Operation 1781 'insertvalue' 'newret133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1782 [1/1] (0.00ns)   --->   "%newret135 = insertvalue i1216 %newret133, i16 %add_ln712_2479"   --->   Operation 1782 'insertvalue' 'newret135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1783 [1/1] (0.00ns)   --->   "%newret137 = insertvalue i1216 %newret135, i16 %add_ln712_2483"   --->   Operation 1783 'insertvalue' 'newret137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1784 [1/1] (0.00ns)   --->   "%newret139 = insertvalue i1216 %newret137, i16 %add_ln712_2487"   --->   Operation 1784 'insertvalue' 'newret139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1785 [1/1] (0.00ns)   --->   "%newret141 = insertvalue i1216 %newret139, i16 %add_ln712_2491"   --->   Operation 1785 'insertvalue' 'newret141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1786 [1/1] (0.00ns)   --->   "%newret143 = insertvalue i1216 %newret141, i16 %add_ln712_2495"   --->   Operation 1786 'insertvalue' 'newret143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1787 [1/1] (0.00ns)   --->   "%newret145 = insertvalue i1216 %newret143, i16 %add_ln712_2499"   --->   Operation 1787 'insertvalue' 'newret145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1788 [1/1] (0.00ns)   --->   "%newret = insertvalue i1216 %newret145, i16 %add_ln712_2503"   --->   Operation 1788 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1789 [1/1] (0.00ns)   --->   "%newret146 = insertvalue i1216 %newret, i16 %add_ln712_2507"   --->   Operation 1789 'insertvalue' 'newret146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1790 [1/1] (0.00ns)   --->   "%newret147 = insertvalue i1216 %newret146, i16 %add_ln712_2511"   --->   Operation 1790 'insertvalue' 'newret147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1791 [1/1] (0.00ns)   --->   "%ret_ln712 = ret i1216 %newret147"   --->   Operation 1791 'ret' 'ret_ln712' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.25ns, clock uncertainty: 1.69ns.

 <State 1>: 3.98ns
The critical path consists of the following:
	wire read operation ('data.V[14]', src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50) on port 'p_read14' (src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50) [139]  (0 ns)
	'sub' operation ('sub_ln1171_542') [195]  (1.35 ns)
	'add' operation ('add_ln712_2220') [233]  (1.32 ns)
	'add' operation ('add_ln712_2223') [239]  (1.32 ns)

 <State 2>: 3.98ns
The critical path consists of the following:
	wire read operation ('data.V[80]', src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50) on port 'p_read80' (src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50) [81]  (0 ns)
	'sub' operation ('sub_ln1171_661') [1657]  (1.35 ns)
	'add' operation ('add_ln712_2492') [1695]  (1.32 ns)
	'add' operation ('add_ln712_2495') [1701]  (1.32 ns)

 <State 3>: 2.04ns
The critical path consists of the following:
	'add' operation ('add_ln712_2480') [1677]  (0 ns)
	'add' operation ('add_ln712_2483') [1682]  (2.04 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
