// Seed: 3796635418
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  assign module_1.id_2 = 0;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_5 = (id_1), id_6 = id_6;
endprogram
module module_1 (
    id_1
);
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  logic id_2;
  ;
  assign id_2 = -1 == -1;
  assign id_1 = 'b0;
  logic id_3;
  ;
endmodule
module module_2 #(
    parameter id_5 = 32'd15
) (
    id_1
);
  output logic [7:0] id_1;
  parameter id_2 = 1;
  logic id_3 [1 : -1];
  logic id_4;
  ;
  logic _id_5 = -1;
  assign id_3 = id_2;
  assign id_1[(1)] = id_5;
  id_6(
      1, id_2
  );
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6,
      id_4
  );
  assign id_6#(
      .id_3(id_2),
      .id_4(1),
      .id_5(1),
      .id_2(-1),
      .id_6(-1),
      .id_5(""),
      .id_5(id_2),
      .id_6(id_2#(
          .id_2(id_2[1 : id_5] == 1),
          .id_2(id_2),
          .id_2(id_2),
          .id_2(id_2[id_5] - 1'b0),
          .id_2(id_2),
          .id_2(-1'h0),
          .id_2(id_2 | 1)
      )),
      .id_6(1),
      .id_6(-1'b0 - -1),
      .id_3(id_2)
  ) = 1;
  wire id_7;
  assign id_7 = 1;
endmodule
