-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
-- Date        : Mon Aug 29 12:27:34 2022
-- Host        : benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation running 64-bit Ubuntu 20.04.2 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_3a92_hsc_0_sim_netlist.vhdl
-- Design      : bd_3a92_hsc_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_Block_entry12_proc is
  port (
    ap_return_preg : out STD_LOGIC;
    ap_done_reg : out STD_LOGIC;
    ap_sync_Block_entry12_proc_U0_ap_ready : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry12_proc_U0_ap_ready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_Block_entry12_proc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_Block_entry12_proc is
  signal \^ap_done_reg\ : STD_LOGIC;
begin
  ap_done_reg <= \^ap_done_reg\;
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => \^ap_done_reg\,
      R => '0'
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => if_din(0),
      Q => ap_return_preg,
      R => SS(0)
    );
ap_sync_reg_Block_entry12_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry12_proc_U0_ap_ready,
      O => ap_sync_Block_entry12_proc_U0_ap_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_Block_entry1_proc is
  port (
    ap_return_preg : out STD_LOGIC;
    ap_done_reg : out STD_LOGIC;
    ap_sync_ready : out STD_LOGIC;
    ap_sync_Block_entry1_proc_U0_ap_ready : out STD_LOGIC;
    int_ap_start_reg : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry1_proc_U0_ap_return : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_sync_reg_Block_entry1_proc_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_Block_entry1_proc_U0_ap_ready_reg : in STD_LOGIC;
    ap_done_reg_0 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry12_proc_U0_ap_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_Block_entry1_proc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_Block_entry1_proc is
  signal \^ap_done_reg\ : STD_LOGIC;
  signal \^ap_sync_ready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_sync_reg_Block_entry1_proc_U0_ap_ready_i_1 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of ap_sync_reg_Block_entry1_proc_U0_ap_ready_i_2 : label is "soft_lutpair19";
begin
  ap_done_reg <= \^ap_done_reg\;
  ap_sync_ready <= \^ap_sync_ready\;
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => \^ap_done_reg\,
      R => '0'
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Block_entry1_proc_U0_ap_return,
      Q => ap_return_preg,
      R => SS(0)
    );
ap_sync_reg_Block_entry1_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^ap_sync_ready\,
      I1 => ap_start,
      I2 => ap_rst_n,
      O => int_ap_start_reg
    );
ap_sync_reg_Block_entry1_proc_U0_ap_ready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      O => ap_sync_Block_entry1_proc_U0_ap_ready
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0A0A000B00000"
    )
        port map (
      I0 => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      I1 => \^ap_done_reg\,
      I2 => ap_sync_reg_Block_entry1_proc_U0_ap_ready_reg,
      I3 => ap_done_reg_0,
      I4 => ap_start,
      I5 => ap_sync_reg_Block_entry12_proc_U0_ap_ready,
      O => \^ap_sync_ready\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_CTRL_s_axi_ram is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    hscale_core_polyphase_U0_hfltCoeff_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[0]\ : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    ar_hs : in STD_LOGIC;
    int_hfltCoeff_read : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[1]\ : in STD_LOGIC;
    \rdata_reg[2]\ : in STD_LOGIC;
    \rdata_reg[3]\ : in STD_LOGIC;
    \rdata_reg[4]\ : in STD_LOGIC;
    \rdata_reg[5]\ : in STD_LOGIC;
    \rdata_reg[6]\ : in STD_LOGIC;
    \rdata_reg[7]\ : in STD_LOGIC;
    \rdata_reg[8]\ : in STD_LOGIC;
    \rdata_reg[9]\ : in STD_LOGIC;
    \rdata_reg[10]\ : in STD_LOGIC;
    \rdata_reg[11]\ : in STD_LOGIC;
    \rdata_reg[12]\ : in STD_LOGIC;
    \rdata_reg[13]\ : in STD_LOGIC;
    \rdata_reg[14]\ : in STD_LOGIC;
    \rdata_reg[15]\ : in STD_LOGIC;
    \rdata_reg[16]\ : in STD_LOGIC;
    \rdata_reg[17]\ : in STD_LOGIC;
    \rdata_reg[18]\ : in STD_LOGIC;
    \rdata_reg[19]\ : in STD_LOGIC;
    \rdata_reg[20]\ : in STD_LOGIC;
    \rdata_reg[21]\ : in STD_LOGIC;
    \rdata_reg[22]\ : in STD_LOGIC;
    \rdata_reg[23]\ : in STD_LOGIC;
    \rdata_reg[24]\ : in STD_LOGIC;
    \rdata_reg[25]\ : in STD_LOGIC;
    \rdata_reg[26]\ : in STD_LOGIC;
    \rdata_reg[27]\ : in STD_LOGIC;
    \rdata_reg[28]\ : in STD_LOGIC;
    \rdata_reg[29]\ : in STD_LOGIC;
    \rdata_reg[30]\ : in STD_LOGIC;
    \rdata_reg[31]\ : in STD_LOGIC;
    rstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    wstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_CTRL_s_axi_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_CTRL_s_axi_ram is
  signal int_hfltCoeff_be1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal int_hfltCoeff_ce1 : STD_LOGIC;
  signal mem_reg_n_10 : STD_LOGIC;
  signal mem_reg_n_11 : STD_LOGIC;
  signal mem_reg_n_12 : STD_LOGIC;
  signal mem_reg_n_13 : STD_LOGIC;
  signal mem_reg_n_14 : STD_LOGIC;
  signal mem_reg_n_15 : STD_LOGIC;
  signal mem_reg_n_16 : STD_LOGIC;
  signal mem_reg_n_17 : STD_LOGIC;
  signal mem_reg_n_18 : STD_LOGIC;
  signal mem_reg_n_19 : STD_LOGIC;
  signal mem_reg_n_20 : STD_LOGIC;
  signal mem_reg_n_21 : STD_LOGIC;
  signal mem_reg_n_22 : STD_LOGIC;
  signal mem_reg_n_23 : STD_LOGIC;
  signal mem_reg_n_24 : STD_LOGIC;
  signal mem_reg_n_25 : STD_LOGIC;
  signal mem_reg_n_26 : STD_LOGIC;
  signal mem_reg_n_27 : STD_LOGIC;
  signal mem_reg_n_28 : STD_LOGIC;
  signal mem_reg_n_29 : STD_LOGIC;
  signal mem_reg_n_30 : STD_LOGIC;
  signal mem_reg_n_31 : STD_LOGIC;
  signal mem_reg_n_32 : STD_LOGIC;
  signal mem_reg_n_33 : STD_LOGIC;
  signal mem_reg_n_34 : STD_LOGIC;
  signal mem_reg_n_35 : STD_LOGIC;
  signal mem_reg_n_36 : STD_LOGIC;
  signal mem_reg_n_37 : STD_LOGIC;
  signal mem_reg_n_38 : STD_LOGIC;
  signal mem_reg_n_39 : STD_LOGIC;
  signal mem_reg_n_40 : STD_LOGIC;
  signal mem_reg_n_9 : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 6144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/CTRL_s_axi_U/int_hfltCoeff/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 191;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 31;
begin
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 13) => B"111",
      ADDRARDADDR(12 downto 5) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 13) => B"111",
      ADDRBWRADDR(12 downto 5) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => mem_reg_n_9,
      DOADO(30) => mem_reg_n_10,
      DOADO(29) => mem_reg_n_11,
      DOADO(28) => mem_reg_n_12,
      DOADO(27) => mem_reg_n_13,
      DOADO(26) => mem_reg_n_14,
      DOADO(25) => mem_reg_n_15,
      DOADO(24) => mem_reg_n_16,
      DOADO(23) => mem_reg_n_17,
      DOADO(22) => mem_reg_n_18,
      DOADO(21) => mem_reg_n_19,
      DOADO(20) => mem_reg_n_20,
      DOADO(19) => mem_reg_n_21,
      DOADO(18) => mem_reg_n_22,
      DOADO(17) => mem_reg_n_23,
      DOADO(16) => mem_reg_n_24,
      DOADO(15) => mem_reg_n_25,
      DOADO(14) => mem_reg_n_26,
      DOADO(13) => mem_reg_n_27,
      DOADO(12) => mem_reg_n_28,
      DOADO(11) => mem_reg_n_29,
      DOADO(10) => mem_reg_n_30,
      DOADO(9) => mem_reg_n_31,
      DOADO(8) => mem_reg_n_32,
      DOADO(7) => mem_reg_n_33,
      DOADO(6) => mem_reg_n_34,
      DOADO(5) => mem_reg_n_35,
      DOADO(4) => mem_reg_n_36,
      DOADO(3) => mem_reg_n_37,
      DOADO(2) => mem_reg_n_38,
      DOADO(1) => mem_reg_n_39,
      DOADO(0) => mem_reg_n_40,
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => int_hfltCoeff_ce1,
      ENBWREN => hscale_core_polyphase_U0_hfltCoeff_ce0,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => int_hfltCoeff_be1(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF101010"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      I2 => s_axi_CTRL_ARVALID,
      I3 => s_axi_CTRL_WVALID,
      I4 => mem_reg_0,
      O => int_hfltCoeff_ce1
    );
mem_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => mem_reg_0,
      I1 => ar_hs,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_CTRL_WVALID,
      I5 => s_axi_CTRL_WSTRB(3),
      O => int_hfltCoeff_be1(3)
    );
mem_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => mem_reg_0,
      I1 => ar_hs,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_CTRL_WVALID,
      I5 => s_axi_CTRL_WSTRB(2),
      O => int_hfltCoeff_be1(2)
    );
mem_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => mem_reg_0,
      I1 => ar_hs,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_CTRL_WVALID,
      I5 => s_axi_CTRL_WSTRB(1),
      O => int_hfltCoeff_be1(1)
    );
mem_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => mem_reg_0,
      I1 => ar_hs,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_CTRL_WVALID,
      I5 => s_axi_CTRL_WSTRB(0),
      O => int_hfltCoeff_be1(0)
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[0]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_40,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(0),
      O => D(0)
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[10]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_30,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(10),
      O => D(10)
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[11]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_29,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(11),
      O => D(11)
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[12]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_28,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(12),
      O => D(12)
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[13]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_27,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(13),
      O => D(13)
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[14]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_26,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(14),
      O => D(14)
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[15]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_25,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(15),
      O => D(15)
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[16]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_24,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(16),
      O => D(16)
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[17]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_23,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(17),
      O => D(17)
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[18]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_22,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(18),
      O => D(18)
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[19]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_21,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(19),
      O => D(19)
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[1]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_39,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(1),
      O => D(1)
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[20]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_20,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(20),
      O => D(20)
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[21]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_19,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(21),
      O => D(21)
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[22]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_18,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(22),
      O => D(22)
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[23]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_17,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(23),
      O => D(23)
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[24]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_16,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(24),
      O => D(24)
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[25]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_15,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(25),
      O => D(25)
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[26]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_14,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(26),
      O => D(26)
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[27]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_13,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(27),
      O => D(27)
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[28]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_12,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(28),
      O => D(28)
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[29]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_11,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(29),
      O => D(29)
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[2]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_38,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(2),
      O => D(2)
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[30]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_10,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(30),
      O => D(30)
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[31]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_9,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(31),
      O => D(31)
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[3]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_37,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(3),
      O => D(3)
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[4]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_36,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(4),
      O => D(4)
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[5]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_35,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(5),
      O => D(5)
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[6]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_34,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(6),
      O => D(6)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_33,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(7),
      O => D(7)
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[8]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_32,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(8),
      O => D(8)
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[9]\,
      I1 => p_2_in,
      I2 => ar_hs,
      I3 => mem_reg_n_31,
      I4 => int_hfltCoeff_read,
      I5 => DOADO(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_CTRL_s_axi_ram__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ar_hs : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    hscale_core_polyphase_U0_phasesH_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    rstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    wstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_CTRL_s_axi_ram__parameterized0\ : entity is "bd_3a92_hsc_0_CTRL_s_axi_ram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_CTRL_s_axi_ram__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_CTRL_s_axi_ram__parameterized0\ is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ar_hs\ : STD_LOGIC;
  signal int_phasesH_address1 : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal int_phasesH_be1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal int_phasesH_ce1 : STD_LOGIC;
  signal mem_reg_n_41 : STD_LOGIC;
  signal mem_reg_n_42 : STD_LOGIC;
  signal mem_reg_n_43 : STD_LOGIC;
  signal mem_reg_n_44 : STD_LOGIC;
  signal mem_reg_n_45 : STD_LOGIC;
  signal mem_reg_n_46 : STD_LOGIC;
  signal mem_reg_n_47 : STD_LOGIC;
  signal mem_reg_n_57 : STD_LOGIC;
  signal mem_reg_n_58 : STD_LOGIC;
  signal mem_reg_n_59 : STD_LOGIC;
  signal mem_reg_n_60 : STD_LOGIC;
  signal mem_reg_n_61 : STD_LOGIC;
  signal mem_reg_n_62 : STD_LOGIC;
  signal mem_reg_n_63 : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/CTRL_s_axi_U/int_phasesH/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 959;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 31;
begin
  ADDRARDADDR(7 downto 0) <= \^addrardaddr\(7 downto 0);
  ar_hs <= \^ar_hs\;
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 13) => int_phasesH_address1(9 downto 8),
      ADDRARDADDR(12 downto 5) => \^addrardaddr\(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => Q(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => mem_reg_n_41,
      DOBDO(30) => mem_reg_n_42,
      DOBDO(29) => mem_reg_n_43,
      DOBDO(28) => mem_reg_n_44,
      DOBDO(27) => mem_reg_n_45,
      DOBDO(26) => mem_reg_n_46,
      DOBDO(25) => mem_reg_n_47,
      DOBDO(24 downto 16) => DOBDO(17 downto 9),
      DOBDO(15) => mem_reg_n_57,
      DOBDO(14) => mem_reg_n_58,
      DOBDO(13) => mem_reg_n_59,
      DOBDO(12) => mem_reg_n_60,
      DOBDO(11) => mem_reg_n_61,
      DOBDO(10) => mem_reg_n_62,
      DOBDO(9) => mem_reg_n_63,
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => int_phasesH_ce1,
      ENBWREN => hscale_core_polyphase_U0_phasesH_ce0,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => int_phasesH_be1(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF101010"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      I2 => s_axi_CTRL_ARVALID,
      I3 => s_axi_CTRL_WVALID,
      I4 => mem_reg_1,
      O => int_phasesH_ce1
    );
mem_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => mem_reg_0(7),
      O => \^addrardaddr\(7)
    );
mem_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => mem_reg_0(6),
      O => \^addrardaddr\(6)
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(9),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => mem_reg_0(9),
      O => int_phasesH_address1(9)
    );
mem_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => mem_reg_0(5),
      O => \^addrardaddr\(5)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(8),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => mem_reg_0(8),
      O => int_phasesH_address1(8)
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => mem_reg_0(4),
      O => \^addrardaddr\(4)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^ar_hs\,
      I1 => wstate(0),
      I2 => wstate(1),
      I3 => s_axi_CTRL_WVALID,
      I4 => mem_reg_1,
      I5 => s_axi_CTRL_WSTRB(3),
      O => int_phasesH_be1(3)
    );
mem_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => mem_reg_0(3),
      O => \^addrardaddr\(3)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^ar_hs\,
      I1 => wstate(0),
      I2 => wstate(1),
      I3 => s_axi_CTRL_WVALID,
      I4 => mem_reg_1,
      I5 => s_axi_CTRL_WSTRB(2),
      O => int_phasesH_be1(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => mem_reg_0(2),
      O => \^addrardaddr\(2)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^ar_hs\,
      I1 => wstate(0),
      I2 => wstate(1),
      I3 => s_axi_CTRL_WVALID,
      I4 => mem_reg_1,
      I5 => s_axi_CTRL_WSTRB(1),
      O => int_phasesH_be1(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => mem_reg_0(1),
      O => \^addrardaddr\(1)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^ar_hs\,
      I1 => wstate(0),
      I2 => wstate(1),
      I3 => s_axi_CTRL_WVALID,
      I4 => mem_reg_1,
      I5 => s_axi_CTRL_WSTRB(0),
      O => int_phasesH_be1(0)
    );
mem_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => mem_reg_0(0),
      O => \^addrardaddr\(0)
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      O => \^ar_hs\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_mapComp_ROM_AUTO_1R is
  port (
    q0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sig_allocacmp_i_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mapComp_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_mapComp_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_mapComp_ROM_AUTO_1R is
  signal \^q0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \q0[0]_i_1_n_5\ : STD_LOGIC;
  signal \q0[1]_i_1_n_5\ : STD_LOGIC;
begin
  q0(1 downto 0) <= \^q0\(1 downto 0);
\q0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[0]_0\,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg,
      I2 => \^q0\(0),
      O => \q0[0]_i_1_n_5\
    );
\q0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6096FFFF60960000"
    )
        port map (
      I0 => \q0_reg[1]_0\(0),
      I1 => ap_sig_allocacmp_i_1(0),
      I2 => \q0_reg[1]_1\(0),
      I3 => mapComp_address0(0),
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg,
      I5 => \^q0\(1),
      O => \q0[1]_i_1_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \q0[0]_i_1_n_5\,
      Q => \^q0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \q0[1]_i_1_n_5\,
      Q => \^q0\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d2_S_shiftReg is
  port (
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg_786_pp0_iter3_reg_reg[0]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    bPassThruHcr1_channel_dout : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \pixbuf_y_val_V_21_out_load_reg_838_reg[0]\ : in STD_LOGIC;
    \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0\ : in STD_LOGIC;
    tmp_reg_786_pp0_iter2_reg : in STD_LOGIC;
    ap_block_pp0_stage0_01001 : in STD_LOGIC;
    tmp_reg_786_pp0_iter3_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    select_ln1632_reg_401 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry1_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \trunc_ln1597_reg_391_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d2_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d2_S_shiftReg is
  signal \SRL_SIG[1][0]_i_1_n_5\ : STD_LOGIC;
  signal \^srl_sig_reg[0][0]_0\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][0]\ : STD_LOGIC;
begin
  \SRL_SIG_reg[0][0]_0\ <= \^srl_sig_reg[0][0]_0\;
\SRL_SIG[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => \^srl_sig_reg[0][0]_0\,
      I1 => \SRL_SIG_reg[1][0]_1\,
      I2 => ap_start,
      I3 => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      I4 => ap_done_reg,
      I5 => \SRL_SIG_reg_n_5_[1][0]\,
      O => \SRL_SIG[1][0]_i_1_n_5\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG_reg[0][0]_1\,
      Q => \^srl_sig_reg[0][0]_0\,
      R => '0'
    );
\SRL_SIG_reg[15][0]_srl16_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^srl_sig_reg[0][0]_0\,
      I1 => \pixbuf_y_val_V_21_out_load_reg_838_reg[0]\,
      I2 => \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_5_[1][0]\,
      O => bPassThruHcr1_channel_dout
    );
\SRL_SIG_reg[15][0]_srl16_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040044440444"
    )
        port map (
      I0 => tmp_reg_786_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \SRL_SIG_reg_n_5_[1][0]\,
      I3 => \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0\,
      I4 => \pixbuf_y_val_V_21_out_load_reg_838_reg[0]\,
      I5 => \^srl_sig_reg[0][0]_0\,
      O => \tmp_reg_786_pp0_iter3_reg_reg[0]\
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][0]_i_1_n_5\,
      Q => \SRL_SIG_reg_n_5_[1][0]\,
      R => '0'
    );
\pixbuf_y_val_V_21_out_load_reg_838[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004575"
    )
        port map (
      I0 => \^srl_sig_reg[0][0]_0\,
      I1 => \pixbuf_y_val_V_21_out_load_reg_838_reg[0]\,
      I2 => \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_5_[1][0]\,
      I4 => tmp_reg_786_pp0_iter2_reg,
      I5 => ap_block_pp0_stage0_01001,
      O => E(0)
    );
\select_ln1632_reg_401[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F7FFFF04F70000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][0]\,
      I1 => \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0\,
      I2 => \pixbuf_y_val_V_21_out_load_reg_838_reg[0]\,
      I3 => \^srl_sig_reg[0][0]_0\,
      I4 => Q(0),
      I5 => select_ln1632_reg_401(0),
      O => \SRL_SIG_reg[1][0]_0\
    );
\trunc_ln1597_reg_391[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => \trunc_ln1597_reg_391_reg[3]\(1),
      I1 => \SRL_SIG_reg_n_5_[1][0]\,
      I2 => \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0\,
      I3 => \pixbuf_y_val_V_21_out_load_reg_838_reg[0]\,
      I4 => \^srl_sig_reg[0][0]_0\,
      O => S(1)
    );
\trunc_ln1597_reg_391[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => \trunc_ln1597_reg_391_reg[3]\(0),
      I1 => \SRL_SIG_reg_n_5_[1][0]\,
      I2 => \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0\,
      I3 => \pixbuf_y_val_V_21_out_load_reg_838_reg[0]\,
      I4 => \^srl_sig_reg[0][0]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d4_S_shiftReg is
  port (
    bPassThruHcr2_dout : out STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[3][0]_srl4_0\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_Block_entry12_proc_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d4_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d4_S_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\bPassThruHcr2_U/U_bd_3a92_hsc_0_fifo_w1_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\bPassThruHcr2_U/U_bd_3a92_hsc_0_fifo_w1_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => if_din(0),
      Q => bPassThruHcr2_dout
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \SRL_SIG_reg[3][0]_srl4_0\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_Block_entry12_proc_U0_ap_ready,
      I3 => ap_start,
      O => shiftReg_ce
    );
\SRL_SIG_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg is
  signal \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_3__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_4__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_5__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_6__1\ : label is "soft_lutpair294";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_upsampled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg_4 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg_4 : entity is "bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg_4 is
  signal \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_3__1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_4__1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_5__1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_6__2\ : label is "soft_lutpair289";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_scaled_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    map_V_2_fu_52_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    map_V_1_fu_48_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    map_V_fu_44_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg_5 : entity is "bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg_5 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal stream_out_422_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_3__2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_4__2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_5__2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_6\ : label is "soft_lutpair283";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_out_422_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => stream_out_422_dout(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => shiftReg_addr(3)
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => stream_out_422_dout(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => stream_out_422_dout(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => stream_out_422_dout(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => stream_out_422_dout(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => stream_out_422_dout(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => stream_out_422_dout(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => stream_out_422_dout(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => stream_out_422_dout(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => stream_out_422_dout(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => stream_out_422_dout(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => stream_out_422_dout(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => stream_out_422_dout(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => stream_out_422_dout(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => stream_out_422_dout(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => stream_out_422_dout(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => stream_out_422_dout(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => stream_out_422_dout(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => stream_out_422_dout(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => stream_out_422_dout(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => stream_out_422_dout(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => stream_out_422_dout(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => stream_out_422_dout(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => stream_out_422_dout(9)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U254/B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(16),
      I1 => map_V_2_fu_52_reg(1),
      I2 => stream_out_422_dout(8),
      I3 => map_V_2_fu_52_reg(0),
      I4 => stream_out_422_dout(0),
      O => D(0)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U254/B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(17),
      I1 => map_V_2_fu_52_reg(1),
      I2 => stream_out_422_dout(9),
      I3 => map_V_2_fu_52_reg(0),
      I4 => stream_out_422_dout(1),
      O => D(1)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U254/B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(18),
      I1 => map_V_2_fu_52_reg(1),
      I2 => stream_out_422_dout(10),
      I3 => map_V_2_fu_52_reg(0),
      I4 => stream_out_422_dout(2),
      O => D(2)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U254/B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(19),
      I1 => map_V_2_fu_52_reg(1),
      I2 => stream_out_422_dout(11),
      I3 => map_V_2_fu_52_reg(0),
      I4 => stream_out_422_dout(3),
      O => D(3)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U254/B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(20),
      I1 => map_V_2_fu_52_reg(1),
      I2 => stream_out_422_dout(12),
      I3 => map_V_2_fu_52_reg(0),
      I4 => stream_out_422_dout(4),
      O => D(4)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U254/B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(21),
      I1 => map_V_2_fu_52_reg(1),
      I2 => stream_out_422_dout(13),
      I3 => map_V_2_fu_52_reg(0),
      I4 => stream_out_422_dout(5),
      O => D(5)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U254/B_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(22),
      I1 => map_V_2_fu_52_reg(1),
      I2 => stream_out_422_dout(14),
      I3 => map_V_2_fu_52_reg(0),
      I4 => stream_out_422_dout(6),
      O => D(6)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U254/B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(23),
      I1 => map_V_2_fu_52_reg(1),
      I2 => stream_out_422_dout(15),
      I3 => map_V_2_fu_52_reg(0),
      I4 => stream_out_422_dout(7),
      O => D(7)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U255/B_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(18),
      I1 => map_V_1_fu_48_reg(1),
      I2 => stream_out_422_dout(10),
      I3 => map_V_1_fu_48_reg(0),
      I4 => stream_out_422_dout(2),
      O => D(10)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U255/B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(19),
      I1 => map_V_1_fu_48_reg(1),
      I2 => stream_out_422_dout(11),
      I3 => map_V_1_fu_48_reg(0),
      I4 => stream_out_422_dout(3),
      O => D(11)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U255/B_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(20),
      I1 => map_V_1_fu_48_reg(1),
      I2 => stream_out_422_dout(12),
      I3 => map_V_1_fu_48_reg(0),
      I4 => stream_out_422_dout(4),
      O => D(12)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U255/B_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(21),
      I1 => map_V_1_fu_48_reg(1),
      I2 => stream_out_422_dout(13),
      I3 => map_V_1_fu_48_reg(0),
      I4 => stream_out_422_dout(5),
      O => D(13)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U255/B_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(22),
      I1 => map_V_1_fu_48_reg(1),
      I2 => stream_out_422_dout(14),
      I3 => map_V_1_fu_48_reg(0),
      I4 => stream_out_422_dout(6),
      O => D(14)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U255/B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(23),
      I1 => map_V_1_fu_48_reg(1),
      I2 => stream_out_422_dout(15),
      I3 => map_V_1_fu_48_reg(0),
      I4 => stream_out_422_dout(7),
      O => D(15)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U255/B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(16),
      I1 => map_V_1_fu_48_reg(1),
      I2 => stream_out_422_dout(8),
      I3 => map_V_1_fu_48_reg(0),
      I4 => stream_out_422_dout(0),
      O => D(8)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U255/B_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(17),
      I1 => map_V_1_fu_48_reg(1),
      I2 => stream_out_422_dout(9),
      I3 => map_V_1_fu_48_reg(0),
      I4 => stream_out_422_dout(1),
      O => D(9)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U256/B_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(16),
      I1 => map_V_fu_44_reg(1),
      I2 => stream_out_422_dout(8),
      I3 => map_V_fu_44_reg(0),
      I4 => stream_out_422_dout(0),
      O => D(16)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U256/B_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(17),
      I1 => map_V_fu_44_reg(1),
      I2 => stream_out_422_dout(9),
      I3 => map_V_fu_44_reg(0),
      I4 => stream_out_422_dout(1),
      O => D(17)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U256/B_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(18),
      I1 => map_V_fu_44_reg(1),
      I2 => stream_out_422_dout(10),
      I3 => map_V_fu_44_reg(0),
      I4 => stream_out_422_dout(2),
      O => D(18)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U256/B_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(19),
      I1 => map_V_fu_44_reg(1),
      I2 => stream_out_422_dout(11),
      I3 => map_V_fu_44_reg(0),
      I4 => stream_out_422_dout(3),
      O => D(19)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U256/B_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(20),
      I1 => map_V_fu_44_reg(1),
      I2 => stream_out_422_dout(12),
      I3 => map_V_fu_44_reg(0),
      I4 => stream_out_422_dout(4),
      O => D(20)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U256/B_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(21),
      I1 => map_V_fu_44_reg(1),
      I2 => stream_out_422_dout(13),
      I3 => map_V_fu_44_reg(0),
      I4 => stream_out_422_dout(5),
      O => D(21)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U256/B_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(22),
      I1 => map_V_fu_44_reg(1),
      I2 => stream_out_422_dout(14),
      I3 => map_V_fu_44_reg(0),
      I4 => stream_out_422_dout(6),
      O => D(22)
    );
\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140/mux_35_8_1_1_U256/B_V_data_1_payload_A[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => stream_out_422_dout(23),
      I1 => map_V_fu_44_reg(1),
      I2 => stream_out_422_dout(15),
      I3 => map_V_fu_44_reg(0),
      I4 => stream_out_422_dout(7),
      O => D(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg_6 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg_6 : entity is "bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg_6 is
  signal \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_3\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_4\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_5\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_6__0\ : label is "soft_lutpair279";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_hsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1636_reg_762_reg[0]\ : out STD_LOGIC;
    \cmp150_reg_776_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmp150_reg_7760 : out STD_LOGIC;
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \pixbuf_y_val_V_16_load_reg_418_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_17_load_reg_423_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_18_load_reg_428_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_118_reg[14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln1597_reg_391_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_WidthIn_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_WidthIn_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_118_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_sig_allocacmp_x_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_fu_118_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_118_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_118_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_118_reg[14]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg_0 : out STD_LOGIC;
    \icmp_ln1643_reg_772_reg[0]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg : in STD_LOGIC;
    \cmp150_reg_776_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter3_reg : in STD_LOGIC;
    icmp_ln1643_reg_772 : in STD_LOGIC;
    \pixbuf_y_val_V_2_fu_126_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    icmp_ln1636_reg_762_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cmp361000_reg_406 : in STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_empty_n : in STD_LOGIC;
    stream_upsampled_full_n : in STD_LOGIC;
    tmp_reg_786_pp0_iter1_reg : in STD_LOGIC;
    bPassThruHcr1_channel_dout : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    tmp_reg_786_pp0_iter3_reg : in STD_LOGIC;
    \pixbuf_y_val_V_3_fu_130_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_4_fu_134_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_4_fu_134_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_5_fu_138_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_5_fu_138_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_2_fu_126_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_1_fu_122_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln1597_reg_391 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \tmp_reg_786_reg[0]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \icmp_ln1643_fu_283_p2_carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln1643_reg_772_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    select_ln1632_reg_401 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init is
  signal \ap_CS_fsm[6]_i_3_n_5\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_5\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_5\ : STD_LOGIC;
  signal \^ap_sig_allocacmp_x_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_sig_allocacmp_x_1__0\ : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \cmp150_reg_776[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp150_reg_776[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp150_reg_776[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp150_reg_776[0]_i_6_n_5\ : STD_LOGIC;
  signal \^icmp_ln1636_reg_762_reg[0]\ : STD_LOGIC;
  signal \x_fu_118[12]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_118[12]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_118[12]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_118[12]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_118[14]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_118[14]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_118[4]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_118[4]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_118[4]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_118[4]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_118[8]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_118[8]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_118[8]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_118[8]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_118_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_118_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_118_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_118_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \^x_fu_118_reg[14]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \x_fu_118_reg[14]_i_3_n_8\ : STD_LOGIC;
  signal \x_fu_118_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_118_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_118_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_118_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \x_fu_118_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_118_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_118_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_118_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \NLW_x_fu_118_reg[14]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_x_fu_118_reg[14]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_3\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \cmp150_reg_776[0]_i_5\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_i_1 : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \icmp_ln1636_fu_261_p2_carry__0_i_2\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \icmp_ln1636_fu_261_p2_carry__0_i_3\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \icmp_ln1636_fu_261_p2_carry__0_i_4\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_261_p2_carry_i_10 : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_261_p2_carry_i_11 : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_261_p2_carry_i_12 : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_261_p2_carry_i_13 : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_261_p2_carry_i_14 : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_261_p2_carry_i_15 : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_261_p2_carry_i_5 : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_261_p2_carry_i_6 : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_261_p2_carry_i_7 : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_261_p2_carry_i_8 : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_261_p2_carry_i_9 : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_1_fu_122[0]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_1_fu_122[1]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_1_fu_122[2]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_1_fu_122[3]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_1_fu_122[4]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_1_fu_122[5]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_1_fu_122[6]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_1_fu_122[7]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_1_fu_122[7]_i_2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_2_fu_126[0]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_2_fu_126[1]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_2_fu_126[2]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_2_fu_126[3]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_2_fu_126[4]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_2_fu_126[5]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_2_fu_126[6]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_2_fu_126[7]_i_2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_3_fu_130[0]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_3_fu_130[1]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_3_fu_130[2]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_3_fu_130[3]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_3_fu_130[4]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_3_fu_130[5]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_3_fu_130[6]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_3_fu_130[7]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_4_fu_134[0]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_4_fu_134[1]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_4_fu_134[2]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_4_fu_134[3]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_4_fu_134[4]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_4_fu_134[5]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_4_fu_134[6]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \tmp_reg_786[0]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \x_fu_118[0]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \x_fu_118[14]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \x_fu_118[14]_i_2\ : label is "soft_lutpair395";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \x_fu_118_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_118_reg[14]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_118_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_118_reg[8]_i_1\ : label is 35;
begin
  ap_enable_reg_pp0_iter2_reg <= \^ap_enable_reg_pp0_iter2_reg\;
  ap_sig_allocacmp_x_1(0) <= \^ap_sig_allocacmp_x_1\(0);
  \icmp_ln1636_reg_762_reg[0]\ <= \^icmp_ln1636_reg_762_reg[0]\;
  \x_fu_118_reg[14]_0\(14 downto 0) <= \^x_fu_118_reg[14]_0\(14 downto 0);
\CRpix_reg_750[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      O => \^ap_sig_allocacmp_x_1\(0)
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDD0D0000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => \^icmp_ln1636_reg_762_reg[0]\,
      I4 => \ap_CS_fsm_reg[6]\(2),
      I5 => \ap_CS_fsm_reg[6]\(1),
      O => D(0)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400040"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_126_reg[0]\,
      I1 => icmp_ln1643_reg_772,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => stream_in_empty_n,
      I4 => stream_upsampled_full_n,
      I5 => \^ap_enable_reg_pp0_iter2_reg\,
      O => \^icmp_ln1636_reg_762_reg[0]\
    );
\ap_CS_fsm[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020002FF0200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => icmp_ln1636_reg_762_pp0_iter1_reg,
      I2 => tmp_reg_786_pp0_iter1_reg,
      I3 => bPassThruHcr1_channel_dout,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => tmp_reg_786_pp0_iter3_reg,
      O => \^ap_enable_reg_pp0_iter2_reg\
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => cmp361000_reg_406,
      I1 => \ap_CS_fsm_reg[6]_0\(0),
      I2 => \ap_CS_fsm_reg[6]\(0),
      I3 => \ap_CS_fsm_reg[6]\(2),
      I4 => \ap_CS_fsm[6]_i_3_n_5\,
      O => D(1)
    );
\ap_CS_fsm[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F2"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => \^icmp_ln1636_reg_762_reg[0]\,
      O => \ap_CS_fsm[6]_i_3_n_5\
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D0C"
    )
        port map (
      I0 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter3_reg,
      I2 => \^icmp_ln1636_reg_762_reg[0]\,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_5\,
      Q => ap_done_cache,
      R => SS(0)
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDFF5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter3_reg,
      I4 => \^icmp_ln1636_reg_762_reg[0]\,
      O => \ap_loop_init_int_i_1__1_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\cmp150_reg_776[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8000800080"
    )
        port map (
      I0 => \cmp150_reg_776[0]_i_2_n_5\,
      I1 => \cmp150_reg_776[0]_i_3_n_5\,
      I2 => \cmp150_reg_776[0]_i_4_n_5\,
      I3 => \^icmp_ln1636_reg_762_reg[0]\,
      I4 => CO(0),
      I5 => \cmp150_reg_776_reg[0]_0\,
      O => \cmp150_reg_776_reg[0]\
    );
\cmp150_reg_776[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF010101"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(7),
      I1 => \tmp_reg_786_reg[0]\(8),
      I2 => \tmp_reg_786_reg[0]\(9),
      I3 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \tmp_reg_786_reg[0]\(10),
      O => \cmp150_reg_776[0]_i_2_n_5\
    );
\cmp150_reg_776[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF010101"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(13),
      I1 => \tmp_reg_786_reg[0]\(14),
      I2 => \tmp_reg_786_reg[0]\(11),
      I3 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \tmp_reg_786_reg[0]\(12),
      O => \cmp150_reg_776[0]_i_3_n_5\
    );
\cmp150_reg_776[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(2),
      I1 => ap_loop_init,
      I2 => \tmp_reg_786_reg[0]\(1),
      I3 => \tmp_reg_786_reg[0]\(0),
      I4 => CO(0),
      I5 => \cmp150_reg_776[0]_i_6_n_5\,
      O => \cmp150_reg_776[0]_i_4_n_5\
    );
\cmp150_reg_776[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      O => ap_loop_init
    );
\cmp150_reg_776[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF010101"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(3),
      I1 => \tmp_reg_786_reg[0]\(4),
      I2 => \tmp_reg_786_reg[0]\(5),
      I3 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \tmp_reg_786_reg[0]\(6),
      O => \cmp150_reg_776[0]_i_6_n_5\
    );
grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB0"
    )
        port map (
      I0 => \^icmp_ln1636_reg_762_reg[0]\,
      I1 => CO(0),
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \ap_CS_fsm_reg[6]\(1),
      O => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg_0
    );
\icmp_ln1636_fu_261_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_sig_allocacmp_x_1__0\(12),
      I1 => trunc_ln1597_reg_391(12),
      I2 => trunc_ln1597_reg_391(13),
      I3 => \ap_sig_allocacmp_x_1__0\(13),
      I4 => \ap_sig_allocacmp_x_1__0\(14),
      I5 => trunc_ln1597_reg_391(14),
      O => S(0)
    );
\icmp_ln1636_fu_261_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(12),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(12)
    );
\icmp_ln1636_fu_261_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(13),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(13)
    );
\icmp_ln1636_fu_261_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(14),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(14)
    );
icmp_ln1636_fu_261_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_sig_allocacmp_x_1__0\(9),
      I1 => trunc_ln1597_reg_391(9),
      I2 => trunc_ln1597_reg_391(10),
      I3 => \ap_sig_allocacmp_x_1__0\(10),
      I4 => \ap_sig_allocacmp_x_1__0\(11),
      I5 => trunc_ln1597_reg_391(11),
      O => \trunc_ln1597_reg_391_reg[9]\(3)
    );
icmp_ln1636_fu_261_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(8),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(8)
    );
icmp_ln1636_fu_261_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(3)
    );
icmp_ln1636_fu_261_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(4)
    );
icmp_ln1636_fu_261_p2_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(5)
    );
icmp_ln1636_fu_261_p2_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(1)
    );
icmp_ln1636_fu_261_p2_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(2)
    );
icmp_ln1636_fu_261_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_sig_allocacmp_x_1__0\(6),
      I1 => trunc_ln1597_reg_391(6),
      I2 => trunc_ln1597_reg_391(7),
      I3 => \ap_sig_allocacmp_x_1__0\(7),
      I4 => \ap_sig_allocacmp_x_1__0\(8),
      I5 => trunc_ln1597_reg_391(8),
      O => \trunc_ln1597_reg_391_reg[9]\(2)
    );
icmp_ln1636_fu_261_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_sig_allocacmp_x_1__0\(3),
      I1 => trunc_ln1597_reg_391(3),
      I2 => trunc_ln1597_reg_391(4),
      I3 => \ap_sig_allocacmp_x_1__0\(4),
      I4 => \ap_sig_allocacmp_x_1__0\(5),
      I5 => trunc_ln1597_reg_391(5),
      O => \trunc_ln1597_reg_391_reg[9]\(1)
    );
icmp_ln1636_fu_261_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => \^x_fu_118_reg[14]_0\(0),
      I1 => trunc_ln1597_reg_391(0),
      I2 => trunc_ln1597_reg_391(1),
      I3 => \ap_sig_allocacmp_x_1__0\(1),
      I4 => \ap_sig_allocacmp_x_1__0\(2),
      I5 => trunc_ln1597_reg_391(2),
      O => \trunc_ln1597_reg_391_reg[9]\(0)
    );
icmp_ln1636_fu_261_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(9),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(9)
    );
icmp_ln1636_fu_261_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(10),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(10)
    );
icmp_ln1636_fu_261_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(11),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(11)
    );
icmp_ln1636_fu_261_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(6)
    );
icmp_ln1636_fu_261_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(7)
    );
\icmp_ln1643_fu_283_p2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD500"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(14),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln1643_fu_283_p2_carry__0\(14),
      I4 => \icmp_ln1643_fu_283_p2_carry__0\(15),
      O => DI(3)
    );
\icmp_ln1643_fu_283_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln1643_fu_283_p2_carry__0\(13),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \tmp_reg_786_reg[0]\(13),
      I4 => \icmp_ln1643_fu_283_p2_carry__0\(12),
      I5 => \tmp_reg_786_reg[0]\(12),
      O => DI(2)
    );
\icmp_ln1643_fu_283_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln1643_fu_283_p2_carry__0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \tmp_reg_786_reg[0]\(11),
      I4 => \icmp_ln1643_fu_283_p2_carry__0\(10),
      I5 => \tmp_reg_786_reg[0]\(10),
      O => DI(1)
    );
\icmp_ln1643_fu_283_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln1643_fu_283_p2_carry__0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \tmp_reg_786_reg[0]\(9),
      I4 => \icmp_ln1643_fu_283_p2_carry__0\(8),
      I5 => \tmp_reg_786_reg[0]\(8),
      O => DI(0)
    );
\icmp_ln1643_fu_283_p2_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AD5"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(14),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln1643_fu_283_p2_carry__0\(14),
      I4 => \icmp_ln1643_fu_283_p2_carry__0\(15),
      O => \x_fu_118_reg[14]\(3)
    );
\icmp_ln1643_fu_283_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln1643_fu_283_p2_carry__0\(12),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \tmp_reg_786_reg[0]\(12),
      I4 => \tmp_reg_786_reg[0]\(13),
      I5 => \icmp_ln1643_fu_283_p2_carry__0\(13),
      O => \x_fu_118_reg[14]\(2)
    );
\icmp_ln1643_fu_283_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln1643_fu_283_p2_carry__0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \tmp_reg_786_reg[0]\(10),
      I4 => \tmp_reg_786_reg[0]\(11),
      I5 => \icmp_ln1643_fu_283_p2_carry__0\(11),
      O => \x_fu_118_reg[14]\(1)
    );
\icmp_ln1643_fu_283_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln1643_fu_283_p2_carry__0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \tmp_reg_786_reg[0]\(8),
      I4 => \tmp_reg_786_reg[0]\(9),
      I5 => \icmp_ln1643_fu_283_p2_carry__0\(9),
      O => \x_fu_118_reg[14]\(0)
    );
icmp_ln1643_fu_283_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln1643_fu_283_p2_carry__0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \tmp_reg_786_reg[0]\(7),
      I4 => \icmp_ln1643_fu_283_p2_carry__0\(6),
      I5 => \tmp_reg_786_reg[0]\(6),
      O => \int_WidthIn_reg[7]\(3)
    );
icmp_ln1643_fu_283_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln1643_fu_283_p2_carry__0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \tmp_reg_786_reg[0]\(5),
      I4 => \icmp_ln1643_fu_283_p2_carry__0\(4),
      I5 => \tmp_reg_786_reg[0]\(4),
      O => \int_WidthIn_reg[7]\(2)
    );
icmp_ln1643_fu_283_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln1643_fu_283_p2_carry__0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \tmp_reg_786_reg[0]\(3),
      I4 => \icmp_ln1643_fu_283_p2_carry__0\(2),
      I5 => \tmp_reg_786_reg[0]\(2),
      O => \int_WidthIn_reg[7]\(1)
    );
icmp_ln1643_fu_283_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4F4FCC040404"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(0),
      I1 => \icmp_ln1643_fu_283_p2_carry__0\(0),
      I2 => \tmp_reg_786_reg[0]\(1),
      I3 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln1643_fu_283_p2_carry__0\(1),
      O => \int_WidthIn_reg[7]\(0)
    );
icmp_ln1643_fu_283_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln1643_fu_283_p2_carry__0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \tmp_reg_786_reg[0]\(6),
      I4 => \tmp_reg_786_reg[0]\(7),
      I5 => \icmp_ln1643_fu_283_p2_carry__0\(7),
      O => \int_WidthIn_reg[6]\(3)
    );
icmp_ln1643_fu_283_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln1643_fu_283_p2_carry__0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \tmp_reg_786_reg[0]\(4),
      I4 => \tmp_reg_786_reg[0]\(5),
      I5 => \icmp_ln1643_fu_283_p2_carry__0\(5),
      O => \int_WidthIn_reg[6]\(2)
    );
icmp_ln1643_fu_283_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln1643_fu_283_p2_carry__0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \tmp_reg_786_reg[0]\(2),
      I4 => \tmp_reg_786_reg[0]\(3),
      I5 => \icmp_ln1643_fu_283_p2_carry__0\(3),
      O => \int_WidthIn_reg[6]\(1)
    );
icmp_ln1643_fu_283_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => \tmp_reg_786_reg[0]\(1),
      I3 => \icmp_ln1643_fu_283_p2_carry__0\(1),
      I4 => \tmp_reg_786_reg[0]\(0),
      I5 => \icmp_ln1643_fu_283_p2_carry__0\(0),
      O => \int_WidthIn_reg[6]\(0)
    );
\icmp_ln1643_reg_772[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \icmp_ln1643_reg_772_reg[0]_0\(0),
      I1 => \^icmp_ln1636_reg_762_reg[0]\,
      I2 => CO(0),
      I3 => icmp_ln1643_reg_772,
      O => \icmp_ln1643_reg_772_reg[0]\
    );
\out_x_fu_273_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118_reg[7]\(3)
    );
\out_x_fu_273_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118_reg[7]\(2)
    );
\out_x_fu_273_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118_reg[7]\(1)
    );
\out_x_fu_273_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118_reg[7]\(0)
    );
\out_x_fu_273_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => \tmp_reg_786_reg[0]\(7),
      O => ap_loop_init_int_reg_3(3)
    );
\out_x_fu_273_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => \tmp_reg_786_reg[0]\(6),
      O => ap_loop_init_int_reg_3(2)
    );
\out_x_fu_273_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => \tmp_reg_786_reg[0]\(5),
      O => ap_loop_init_int_reg_3(1)
    );
\out_x_fu_273_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => \tmp_reg_786_reg[0]\(4),
      O => ap_loop_init_int_reg_3(0)
    );
\out_x_fu_273_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(11),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118_reg[11]\(3)
    );
\out_x_fu_273_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(10),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118_reg[11]\(2)
    );
\out_x_fu_273_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(9),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118_reg[11]\(1)
    );
\out_x_fu_273_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(8),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118_reg[11]\(0)
    );
\out_x_fu_273_p2_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => \tmp_reg_786_reg[0]\(11),
      O => ap_loop_init_int_reg_2(3)
    );
\out_x_fu_273_p2_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => \tmp_reg_786_reg[0]\(10),
      O => ap_loop_init_int_reg_2(2)
    );
\out_x_fu_273_p2_carry__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => \tmp_reg_786_reg[0]\(9),
      O => ap_loop_init_int_reg_2(1)
    );
\out_x_fu_273_p2_carry__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => \tmp_reg_786_reg[0]\(8),
      O => ap_loop_init_int_reg_2(0)
    );
\out_x_fu_273_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(14),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118_reg[14]_1\(2)
    );
\out_x_fu_273_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(13),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118_reg[14]_1\(1)
    );
\out_x_fu_273_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(12),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118_reg[14]_1\(0)
    );
\out_x_fu_273_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => \tmp_reg_786_reg[0]\(14),
      O => ap_loop_init_int_reg_1(2)
    );
\out_x_fu_273_p2_carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => \tmp_reg_786_reg[0]\(13),
      O => ap_loop_init_int_reg_1(1)
    );
\out_x_fu_273_p2_carry__2_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => \tmp_reg_786_reg[0]\(12),
      O => ap_loop_init_int_reg_1(0)
    );
out_x_fu_273_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118_reg[3]\(3)
    );
out_x_fu_273_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118_reg[3]\(2)
    );
out_x_fu_273_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118_reg[3]\(1)
    );
out_x_fu_273_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      O => \x_fu_118_reg[3]\(0)
    );
out_x_fu_273_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => \tmp_reg_786_reg[0]\(3),
      O => ap_loop_init_int_reg_4(3)
    );
out_x_fu_273_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"708F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => \tmp_reg_786_reg[0]\(2),
      I3 => select_ln1632_reg_401(0),
      O => ap_loop_init_int_reg_4(2)
    );
out_x_fu_273_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => \tmp_reg_786_reg[0]\(1),
      O => ap_loop_init_int_reg_4(1)
    );
out_x_fu_273_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AD5"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => select_ln1632_reg_401(0),
      O => ap_loop_init_int_reg_4(0)
    );
\pixbuf_y_val_V_1_fu_122[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_126_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_1_fu_122_reg[7]\(0),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]\(0)
    );
\pixbuf_y_val_V_1_fu_122[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_126_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_1_fu_122_reg[7]\(1),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]\(1)
    );
\pixbuf_y_val_V_1_fu_122[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_126_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_1_fu_122_reg[7]\(2),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]\(2)
    );
\pixbuf_y_val_V_1_fu_122[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_126_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_1_fu_122_reg[7]\(3),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]\(3)
    );
\pixbuf_y_val_V_1_fu_122[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_126_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_1_fu_122_reg[7]\(4),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]\(4)
    );
\pixbuf_y_val_V_1_fu_122[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_126_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_1_fu_122_reg[7]\(5),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]\(5)
    );
\pixbuf_y_val_V_1_fu_122[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_126_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_1_fu_122_reg[7]\(6),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]\(6)
    );
\pixbuf_y_val_V_1_fu_122[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080F08"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => \^icmp_ln1636_reg_762_reg[0]\,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln1636_reg_762_pp0_iter1_reg,
      O => ap_loop_init_int_reg_0(0)
    );
\pixbuf_y_val_V_1_fu_122[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_126_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_1_fu_122_reg[7]\(7),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]\(7)
    );
\pixbuf_y_val_V_2_fu_126[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_126_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \out\(0),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0\(0)
    );
\pixbuf_y_val_V_2_fu_126[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_126_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \out\(1),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0\(1)
    );
\pixbuf_y_val_V_2_fu_126[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_126_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \out\(2),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0\(2)
    );
\pixbuf_y_val_V_2_fu_126[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_126_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \out\(3),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0\(3)
    );
\pixbuf_y_val_V_2_fu_126[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_126_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \out\(4),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0\(4)
    );
\pixbuf_y_val_V_2_fu_126[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_126_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \out\(5),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0\(5)
    );
\pixbuf_y_val_V_2_fu_126[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_126_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \out\(6),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0\(6)
    );
\pixbuf_y_val_V_2_fu_126[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088F88888"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => icmp_ln1643_reg_772,
      I3 => \pixbuf_y_val_V_2_fu_126_reg[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \^icmp_ln1636_reg_762_reg[0]\,
      O => E(0)
    );
\pixbuf_y_val_V_2_fu_126[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_126_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \out\(7),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0\(7)
    );
\pixbuf_y_val_V_3_fu_130[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_3_fu_130_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => Q(0),
      O => \pixbuf_y_val_V_16_load_reg_418_reg[7]\(0)
    );
\pixbuf_y_val_V_3_fu_130[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_3_fu_130_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => Q(1),
      O => \pixbuf_y_val_V_16_load_reg_418_reg[7]\(1)
    );
\pixbuf_y_val_V_3_fu_130[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_3_fu_130_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => Q(2),
      O => \pixbuf_y_val_V_16_load_reg_418_reg[7]\(2)
    );
\pixbuf_y_val_V_3_fu_130[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_3_fu_130_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => Q(3),
      O => \pixbuf_y_val_V_16_load_reg_418_reg[7]\(3)
    );
\pixbuf_y_val_V_3_fu_130[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_3_fu_130_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => Q(4),
      O => \pixbuf_y_val_V_16_load_reg_418_reg[7]\(4)
    );
\pixbuf_y_val_V_3_fu_130[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_3_fu_130_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => Q(5),
      O => \pixbuf_y_val_V_16_load_reg_418_reg[7]\(5)
    );
\pixbuf_y_val_V_3_fu_130[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_3_fu_130_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => Q(6),
      O => \pixbuf_y_val_V_16_load_reg_418_reg[7]\(6)
    );
\pixbuf_y_val_V_3_fu_130[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_3_fu_130_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => Q(7),
      O => \pixbuf_y_val_V_16_load_reg_418_reg[7]\(7)
    );
\pixbuf_y_val_V_4_fu_134[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_4_fu_134_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_4_fu_134_reg[7]_0\(0),
      O => \pixbuf_y_val_V_17_load_reg_423_reg[7]\(0)
    );
\pixbuf_y_val_V_4_fu_134[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_4_fu_134_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_4_fu_134_reg[7]_0\(1),
      O => \pixbuf_y_val_V_17_load_reg_423_reg[7]\(1)
    );
\pixbuf_y_val_V_4_fu_134[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_4_fu_134_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_4_fu_134_reg[7]_0\(2),
      O => \pixbuf_y_val_V_17_load_reg_423_reg[7]\(2)
    );
\pixbuf_y_val_V_4_fu_134[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_4_fu_134_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_4_fu_134_reg[7]_0\(3),
      O => \pixbuf_y_val_V_17_load_reg_423_reg[7]\(3)
    );
\pixbuf_y_val_V_4_fu_134[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_4_fu_134_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_4_fu_134_reg[7]_0\(4),
      O => \pixbuf_y_val_V_17_load_reg_423_reg[7]\(4)
    );
\pixbuf_y_val_V_4_fu_134[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_4_fu_134_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_4_fu_134_reg[7]_0\(5),
      O => \pixbuf_y_val_V_17_load_reg_423_reg[7]\(5)
    );
\pixbuf_y_val_V_4_fu_134[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_4_fu_134_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_4_fu_134_reg[7]_0\(6),
      O => \pixbuf_y_val_V_17_load_reg_423_reg[7]\(6)
    );
\pixbuf_y_val_V_4_fu_134[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_4_fu_134_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_4_fu_134_reg[7]_0\(7),
      O => \pixbuf_y_val_V_17_load_reg_423_reg[7]\(7)
    );
\pixbuf_y_val_V_5_fu_138[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_5_fu_138_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_138_reg[7]_0\(0),
      O => \pixbuf_y_val_V_18_load_reg_428_reg[7]\(0)
    );
\pixbuf_y_val_V_5_fu_138[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_5_fu_138_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_138_reg[7]_0\(1),
      O => \pixbuf_y_val_V_18_load_reg_428_reg[7]\(1)
    );
\pixbuf_y_val_V_5_fu_138[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_5_fu_138_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_138_reg[7]_0\(2),
      O => \pixbuf_y_val_V_18_load_reg_428_reg[7]\(2)
    );
\pixbuf_y_val_V_5_fu_138[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_5_fu_138_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_138_reg[7]_0\(3),
      O => \pixbuf_y_val_V_18_load_reg_428_reg[7]\(3)
    );
\pixbuf_y_val_V_5_fu_138[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_5_fu_138_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_138_reg[7]_0\(4),
      O => \pixbuf_y_val_V_18_load_reg_428_reg[7]\(4)
    );
\pixbuf_y_val_V_5_fu_138[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_5_fu_138_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_138_reg[7]_0\(5),
      O => \pixbuf_y_val_V_18_load_reg_428_reg[7]\(5)
    );
\pixbuf_y_val_V_5_fu_138[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_5_fu_138_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_138_reg[7]_0\(6),
      O => \pixbuf_y_val_V_18_load_reg_428_reg[7]\(6)
    );
\pixbuf_y_val_V_5_fu_138[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_5_fu_138_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_138_reg[7]_0\(7),
      O => \pixbuf_y_val_V_18_load_reg_428_reg[7]\(7)
    );
\tmp_reg_786[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^icmp_ln1636_reg_762_reg[0]\,
      I1 => CO(0),
      O => cmp150_reg_7760
    );
\x_fu_118[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \tmp_reg_786_reg[0]\(0),
      O => \^x_fu_118_reg[14]_0\(0)
    );
\x_fu_118[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(12),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118[12]_i_2_n_5\
    );
\x_fu_118[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(11),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118[12]_i_3_n_5\
    );
\x_fu_118[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(10),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118[12]_i_4_n_5\
    );
\x_fu_118[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(9),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118[12]_i_5_n_5\
    );
\x_fu_118[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^icmp_ln1636_reg_762_reg[0]\,
      O => SR(0)
    );
\x_fu_118[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I1 => CO(0),
      I2 => \^icmp_ln1636_reg_762_reg[0]\,
      O => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg(0)
    );
\x_fu_118[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(14),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118[14]_i_4_n_5\
    );
\x_fu_118[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(13),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118[14]_i_5_n_5\
    );
\x_fu_118[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118[4]_i_2_n_5\
    );
\x_fu_118[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118[4]_i_3_n_5\
    );
\x_fu_118[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118[4]_i_4_n_5\
    );
\x_fu_118[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118[4]_i_5_n_5\
    );
\x_fu_118[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(8),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118[8]_i_2_n_5\
    );
\x_fu_118[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118[8]_i_3_n_5\
    );
\x_fu_118[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118[8]_i_4_n_5\
    );
\x_fu_118[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_786_reg[0]\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_118[8]_i_5_n_5\
    );
\x_fu_118_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_118_reg[8]_i_1_n_5\,
      CO(3) => \x_fu_118_reg[12]_i_1_n_5\,
      CO(2) => \x_fu_118_reg[12]_i_1_n_6\,
      CO(1) => \x_fu_118_reg[12]_i_1_n_7\,
      CO(0) => \x_fu_118_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^x_fu_118_reg[14]_0\(12 downto 9),
      S(3) => \x_fu_118[12]_i_2_n_5\,
      S(2) => \x_fu_118[12]_i_3_n_5\,
      S(1) => \x_fu_118[12]_i_4_n_5\,
      S(0) => \x_fu_118[12]_i_5_n_5\
    );
\x_fu_118_reg[14]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_118_reg[12]_i_1_n_5\,
      CO(3 downto 1) => \NLW_x_fu_118_reg[14]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \x_fu_118_reg[14]_i_3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_x_fu_118_reg[14]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^x_fu_118_reg[14]_0\(14 downto 13),
      S(3 downto 2) => B"00",
      S(1) => \x_fu_118[14]_i_4_n_5\,
      S(0) => \x_fu_118[14]_i_5_n_5\
    );
\x_fu_118_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_fu_118_reg[4]_i_1_n_5\,
      CO(2) => \x_fu_118_reg[4]_i_1_n_6\,
      CO(1) => \x_fu_118_reg[4]_i_1_n_7\,
      CO(0) => \x_fu_118_reg[4]_i_1_n_8\,
      CYINIT => \^ap_sig_allocacmp_x_1\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^x_fu_118_reg[14]_0\(4 downto 1),
      S(3) => \x_fu_118[4]_i_2_n_5\,
      S(2) => \x_fu_118[4]_i_3_n_5\,
      S(1) => \x_fu_118[4]_i_4_n_5\,
      S(0) => \x_fu_118[4]_i_5_n_5\
    );
\x_fu_118_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_118_reg[4]_i_1_n_5\,
      CO(3) => \x_fu_118_reg[8]_i_1_n_5\,
      CO(2) => \x_fu_118_reg[8]_i_1_n_6\,
      CO(1) => \x_fu_118_reg[8]_i_1_n_7\,
      CO(0) => \x_fu_118_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^x_fu_118_reg[14]_0\(8 downto 5),
      S(3) => \x_fu_118[8]_i_2_n_5\,
      S(2) => \x_fu_118[8]_i_3_n_5\,
      S(1) => \x_fu_118[8]_i_4_n_5\,
      S(0) => \x_fu_118[8]_i_5_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_12 is
  port (
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \ReadEn_fu_172_reg[0]\ : out STD_LOGIC;
    ReadEn_fu_1724_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_fu_164_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    \x_fu_164_reg[10]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_fu_164_reg[9]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_17_fu_293_p4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln715_reg_937_reg[0]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ReadEn_fu_172_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    icmp_ln715_reg_937_pp0_iter2_reg : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter20_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    \xbySamples_reg_941_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    icmp_ln653_fu_281_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln653_fu_281_p2_carry_0 : in STD_LOGIC;
    icmp_ln715_reg_937 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_12 : entity is "bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_12 is
  signal \^readen_fu_1724_out\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__4_n_5\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_5\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_1\ : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_16_n_5 : STD_LOGIC;
  signal \^tmp_17_fu_293_p4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \x_fu_164[10]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_164[6]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_164[8]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_164[9]_i_2_n_5\ : STD_LOGIC;
  signal \^x_fu_164_reg[9]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \xbySamples_reg_941[10]_i_3_n_5\ : STD_LOGIC;
  signal \xbySamples_reg_941[10]_i_4_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__4\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of icmp_ln653_fu_281_p2_carry_i_16 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \icmp_ln715_reg_937[0]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \xReadPos_fu_168[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \x_5_reg_927_pp0_iter1_reg_reg[10]_srl2_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \x_5_reg_927_pp0_iter1_reg_reg[2]_srl2_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \x_5_reg_927_pp0_iter1_reg_reg[3]_srl2_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \x_5_reg_927_pp0_iter1_reg_reg[4]_srl2_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \x_5_reg_927_pp0_iter1_reg_reg[5]_srl2_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \x_5_reg_927_pp0_iter1_reg_reg[6]_srl2_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \x_5_reg_927_pp0_iter1_reg_reg[7]_srl2_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \x_5_reg_927_pp0_iter1_reg_reg[8]_srl2_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \x_5_reg_927_pp0_iter1_reg_reg[9]_srl2_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \x_fu_164[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \x_fu_164[10]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \x_fu_164[1]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \x_fu_164[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \x_fu_164[3]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \x_fu_164[5]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \x_fu_164[6]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \x_fu_164[8]_i_3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \xbySamples_reg_941[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \xbySamples_reg_941[10]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \xbySamples_reg_941[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \xbySamples_reg_941[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \xbySamples_reg_941[3]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \xbySamples_reg_941[4]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \xbySamples_reg_941[7]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \xbySamples_reg_941[8]_i_1\ : label is "soft_lutpair158";
begin
  ReadEn_fu_1724_out <= \^readen_fu_1724_out\;
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  ap_loop_init_int_reg_1 <= \^ap_loop_init_int_reg_1\;
  tmp_17_fu_293_p4(2 downto 0) <= \^tmp_17_fu_293_p4\(2 downto 0);
  \x_fu_164_reg[9]\(10 downto 0) <= \^x_fu_164_reg[9]\(10 downto 0);
\ReadEn_fu_172[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEEEEEEEAEE"
    )
        port map (
      I0 => \^readen_fu_1724_out\,
      I1 => ReadEn_fu_172_reg,
      I2 => \ap_CS_fsm_reg[2]\,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => icmp_ln715_reg_937_pp0_iter2_reg,
      I5 => p_1_in,
      O => \ReadEn_fu_172_reg[0]\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAAAAFFAEAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_0\,
      I1 => ap_done_cache,
      I2 => ap_done_cache_reg_0,
      I3 => ap_loop_exit_ready_pp0_iter20_reg,
      I4 => Q(1),
      I5 => \ap_CS_fsm_reg[2]\,
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBB0B0000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\,
      I1 => ap_loop_exit_ready_pp0_iter20_reg,
      I2 => ap_done_cache,
      I3 => ap_done_cache_reg_0,
      I4 => Q(1),
      I5 => Q(0),
      O => D(1)
    );
\ap_done_cache_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D0C"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => ap_loop_exit_ready_pp0_iter20_reg,
      I2 => \ap_CS_fsm_reg[2]\,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__4_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__4_n_5\,
      Q => ap_done_cache,
      R => SS(0)
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F5FF75"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => ap_loop_exit_ready_pp0_iter20_reg,
      I4 => \ap_CS_fsm_reg[2]\,
      O => \ap_loop_init_int_i_1__2_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_5\,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
icmp_ln653_fu_281_p2_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \xbySamples_reg_941_reg[10]\(1),
      O => icmp_ln653_fu_281_p2_carry_i_16_n_5
    );
icmp_ln653_fu_281_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0810402080010402"
    )
        port map (
      I0 => icmp_ln653_fu_281_p2_carry_i_16_n_5,
      I1 => \^x_fu_164_reg[9]\(0),
      I2 => \^tmp_17_fu_293_p4\(0),
      I3 => icmp_ln653_fu_281_p2_carry(0),
      I4 => icmp_ln653_fu_281_p2_carry(1),
      I5 => icmp_ln653_fu_281_p2_carry_0,
      O => S(0)
    );
\icmp_ln715_reg_937[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD01"
    )
        port map (
      I0 => \xbySamples_reg_941[10]_i_3_n_5\,
      I1 => \ap_CS_fsm_reg[2]\,
      I2 => CO(0),
      I3 => icmp_ln715_reg_937,
      O => \icmp_ln715_reg_937_reg[0]\
    );
\xReadPos_fu_168[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \ap_CS_fsm_reg[2]\,
      O => \^readen_fu_1724_out\
    );
\x_5_reg_927_pp0_iter1_reg_reg[10]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(10),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_164_reg[10]_0\(5)
    );
\x_5_reg_927_pp0_iter1_reg_reg[2]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(2),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \^tmp_17_fu_293_p4\(0)
    );
\x_5_reg_927_pp0_iter1_reg_reg[3]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(3),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_164_reg[10]_0\(0)
    );
\x_5_reg_927_pp0_iter1_reg_reg[4]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(4),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_164_reg[10]_0\(1)
    );
\x_5_reg_927_pp0_iter1_reg_reg[5]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(5),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \^tmp_17_fu_293_p4\(1)
    );
\x_5_reg_927_pp0_iter1_reg_reg[6]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(6),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \^tmp_17_fu_293_p4\(2)
    );
\x_5_reg_927_pp0_iter1_reg_reg[7]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(7),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_164_reg[10]_0\(2)
    );
\x_5_reg_927_pp0_iter1_reg_reg[8]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(8),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_164_reg[10]_0\(3)
    );
\x_5_reg_927_pp0_iter1_reg_reg[9]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(9),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_164_reg[10]_0\(4)
    );
\x_fu_164[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \xbySamples_reg_941_reg[10]\(0),
      O => \^x_fu_164_reg[9]\(0)
    );
\x_fu_164[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => CO(0),
      I2 => \^readen_fu_1724_out\,
      O => SR(0)
    );
\x_fu_164[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DF0020"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(9),
      I1 => \x_fu_164[10]_i_4_n_5\,
      I2 => \xbySamples_reg_941_reg[10]\(8),
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \xbySamples_reg_941_reg[10]\(10),
      O => \^x_fu_164_reg[9]\(10)
    );
\x_fu_164[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFFFFFFFF"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(6),
      I1 => \x_fu_164[8]_i_2_n_5\,
      I2 => \xbySamples_reg_941_reg[10]\(5),
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => ap_done_cache_reg_0,
      I5 => \xbySamples_reg_941_reg[10]\(7),
      O => \x_fu_164[10]_i_4_n_5\
    );
\x_fu_164[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(0),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \xbySamples_reg_941_reg[10]\(1),
      O => \^x_fu_164_reg[9]\(1)
    );
\x_fu_164[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(1),
      I1 => \xbySamples_reg_941_reg[10]\(0),
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \xbySamples_reg_941_reg[10]\(2),
      O => \^x_fu_164_reg[9]\(2)
    );
\x_fu_164[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(2),
      I1 => \xbySamples_reg_941_reg[10]\(0),
      I2 => \xbySamples_reg_941_reg[10]\(1),
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \xbySamples_reg_941_reg[10]\(3),
      O => \^x_fu_164_reg[9]\(3)
    );
\x_fu_164[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(3),
      I1 => \xbySamples_reg_941_reg[10]\(1),
      I2 => \xbySamples_reg_941_reg[10]\(0),
      I3 => \xbySamples_reg_941_reg[10]\(2),
      I4 => \^ap_loop_init_int_reg_1\,
      I5 => \xbySamples_reg_941_reg[10]\(4),
      O => \^x_fu_164_reg[9]\(4)
    );
\x_fu_164[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \x_fu_164[6]_i_2_n_5\,
      I1 => \xbySamples_reg_941_reg[10]\(4),
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \xbySamples_reg_941_reg[10]\(5),
      O => \^x_fu_164_reg[9]\(5)
    );
\x_fu_164[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F70008"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(5),
      I1 => \xbySamples_reg_941_reg[10]\(4),
      I2 => \x_fu_164[6]_i_2_n_5\,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \xbySamples_reg_941_reg[10]\(6),
      O => \^x_fu_164_reg[9]\(6)
    );
\x_fu_164[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFFFFFFFF"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(2),
      I1 => \xbySamples_reg_941_reg[10]\(0),
      I2 => \xbySamples_reg_941_reg[10]\(1),
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => ap_done_cache_reg_0,
      I5 => \xbySamples_reg_941_reg[10]\(3),
      O => \x_fu_164[6]_i_2_n_5\
    );
\x_fu_164[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(6),
      I1 => \x_fu_164[8]_i_2_n_5\,
      I2 => \xbySamples_reg_941_reg[10]\(5),
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \xbySamples_reg_941_reg[10]\(7),
      O => \^x_fu_164_reg[9]\(7)
    );
\x_fu_164[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(7),
      I1 => \xbySamples_reg_941_reg[10]\(5),
      I2 => \x_fu_164[8]_i_2_n_5\,
      I3 => \xbySamples_reg_941_reg[10]\(6),
      I4 => \^ap_loop_init_int_reg_1\,
      I5 => \xbySamples_reg_941_reg[10]\(8),
      O => \^x_fu_164_reg[9]\(8)
    );
\x_fu_164[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(4),
      I1 => \xbySamples_reg_941_reg[10]\(3),
      I2 => \^ap_loop_init_int_reg_1\,
      I3 => \xbySamples_reg_941_reg[10]\(1),
      I4 => \xbySamples_reg_941_reg[10]\(0),
      I5 => \xbySamples_reg_941_reg[10]\(2),
      O => \x_fu_164[8]_i_2_n_5\
    );
\x_fu_164[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      O => \^ap_loop_init_int_reg_1\
    );
\x_fu_164[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DF0020"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(8),
      I1 => \x_fu_164[9]_i_2_n_5\,
      I2 => \xbySamples_reg_941_reg[10]\(7),
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \xbySamples_reg_941_reg[10]\(9),
      O => \^x_fu_164_reg[9]\(9)
    );
\x_fu_164[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7F7F7FFFFFFFF"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(5),
      I1 => \xbySamples_reg_941_reg[10]\(4),
      I2 => \x_fu_164[6]_i_2_n_5\,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => ap_done_cache_reg_0,
      I5 => \xbySamples_reg_941_reg[10]\(6),
      O => \x_fu_164[9]_i_2_n_5\
    );
\xbySamples_reg_941[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(0),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => \x_fu_164_reg[10]\(0)
    );
\xbySamples_reg_941[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => CO(0),
      I1 => \ap_CS_fsm_reg[2]\,
      I2 => \xbySamples_reg_941[10]_i_3_n_5\,
      O => E(0)
    );
\xbySamples_reg_941[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222EEEEEEED"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(10),
      I1 => \^ap_loop_init_int_reg_1\,
      I2 => \xbySamples_reg_941_reg[10]\(7),
      I3 => \xbySamples_reg_941_reg[10]\(8),
      I4 => \xbySamples_reg_941_reg[10]\(9),
      I5 => \xbySamples_reg_941[10]_i_4_n_5\,
      O => \x_fu_164_reg[10]\(10)
    );
\xbySamples_reg_941[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(10),
      I1 => \^ap_loop_init_int_reg_1\,
      I2 => \xbySamples_reg_941_reg[10]\(7),
      I3 => \xbySamples_reg_941_reg[10]\(8),
      I4 => \xbySamples_reg_941_reg[10]\(9),
      I5 => \xbySamples_reg_941[10]_i_4_n_5\,
      O => \xbySamples_reg_941[10]_i_3_n_5\
    );
\xbySamples_reg_941[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000FFFE"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(5),
      I1 => \xbySamples_reg_941_reg[10]\(2),
      I2 => \xbySamples_reg_941_reg[10]\(3),
      I3 => \xbySamples_reg_941_reg[10]\(4),
      I4 => \^ap_loop_init_int_reg_1\,
      I5 => \xbySamples_reg_941_reg[10]\(6),
      O => \xbySamples_reg_941[10]_i_4_n_5\
    );
\xbySamples_reg_941[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(1),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      O => \x_fu_164_reg[10]\(1)
    );
\xbySamples_reg_941[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => \xbySamples_reg_941_reg[10]\(2),
      O => \x_fu_164_reg[10]\(2)
    );
\xbySamples_reg_941[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(2),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \xbySamples_reg_941_reg[10]\(3),
      O => \x_fu_164_reg[10]\(3)
    );
\xbySamples_reg_941[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEAD5"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(4),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \xbySamples_reg_941_reg[10]\(3),
      I4 => \xbySamples_reg_941_reg[10]\(2),
      O => \x_fu_164_reg[10]\(4)
    );
\xbySamples_reg_941[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAEAEAEAD5"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(5),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \xbySamples_reg_941_reg[10]\(2),
      I4 => \xbySamples_reg_941_reg[10]\(3),
      I5 => \xbySamples_reg_941_reg[10]\(4),
      O => \x_fu_164_reg[10]\(5)
    );
\xbySamples_reg_941[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEED"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(6),
      I1 => \^ap_loop_init_int_reg_1\,
      I2 => \xbySamples_reg_941_reg[10]\(4),
      I3 => \xbySamples_reg_941_reg[10]\(3),
      I4 => \xbySamples_reg_941_reg[10]\(2),
      I5 => \xbySamples_reg_941_reg[10]\(5),
      O => \x_fu_164_reg[10]\(6)
    );
\xbySamples_reg_941[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AD5"
    )
        port map (
      I0 => \xbySamples_reg_941_reg[10]\(7),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \xbySamples_reg_941[10]_i_4_n_5\,
      O => \x_fu_164_reg[10]\(7)
    );
\xbySamples_reg_941[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5CCC5999"
    )
        port map (
      I0 => \xbySamples_reg_941[10]_i_4_n_5\,
      I1 => \xbySamples_reg_941_reg[10]\(8),
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => ap_done_cache_reg_0,
      I4 => \xbySamples_reg_941_reg[10]\(7),
      O => \x_fu_164_reg[10]\(8)
    );
\xbySamples_reg_941[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FEFEFE55010101"
    )
        port map (
      I0 => \xbySamples_reg_941[10]_i_4_n_5\,
      I1 => \xbySamples_reg_941_reg[10]\(7),
      I2 => \xbySamples_reg_941_reg[10]\(8),
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => ap_done_cache_reg_0,
      I5 => \xbySamples_reg_941_reg[10]\(9),
      O => \x_fu_164_reg[10]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_3 is
  port (
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmp148_reg_915_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmp148_reg_9150 : out STD_LOGIC;
    \pixbuf_y_val_V_2_load_reg_510_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_3_load_reg_515_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_4_load_reg_520_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_WidthOut_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln1597_reg_478_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_WidthOut_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_140_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_140_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \x_fu_140_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_140_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_140_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_140_reg[14]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \icmp_ln1643_reg_911_reg[0]\ : out STD_LOGIC;
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter3_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmp361000_reg_498 : in STD_LOGIC;
    \cmp148_reg_915_reg[0]_0\ : in STD_LOGIC;
    icmp_ln1643_reg_911 : in STD_LOGIC;
    \p_0_1_0_0_01020_fu_160_reg[7]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    stream_scaled_empty_n : in STD_LOGIC;
    stream_out_422_full_n : in STD_LOGIC;
    icmp_ln1636_reg_901_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    tmp_reg_925_pp0_iter1_reg : in STD_LOGIC;
    bPassThruHcr2_dout : in STD_LOGIC;
    tmp_reg_925_pp0_iter3_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    \pixbuf_y_val_V_7_fu_168_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_8_fu_172_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_8_fu_172_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_9_fu_176_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_9_fu_176_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_10_fu_156_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_5_fu_152_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \p_0_1_0_0_01024_fu_164_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0_21063_fu_148_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_01020_fu_160_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0511_21060_fu_144_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln1597_reg_478 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \tmp_reg_925_reg[0]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \icmp_ln1643_fu_389_p2_carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln1643_reg_911_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odd_col_reg_905_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_3 : entity is "bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_3 is
  signal \ap_CS_fsm[6]_i_3__0_n_5\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__5_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__4_n_5\ : STD_LOGIC;
  signal ap_sig_allocacmp_x_3 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \cmp148_reg_915[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp148_reg_915[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp148_reg_915[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp148_reg_915[0]_i_5_n_5\ : STD_LOGIC;
  signal \tmp_reg_925_pp0_iter1_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_140[12]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_140[12]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_140[12]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_140[12]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_140[14]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_140[14]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_140[4]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_140[4]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_140[4]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_140[4]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_140[8]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_140[8]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_140[8]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_140[8]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_140_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_140_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_140_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_140_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \x_fu_140_reg[14]_i_3_n_8\ : STD_LOGIC;
  signal \x_fu_140_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_140_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_140_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_140_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \x_fu_140_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_140_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_140_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_140_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \NLW_x_fu_140_reg[14]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_x_fu_140_reg[14]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_3__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__5\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \icmp_ln1636_fu_367_p2_carry__0_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \icmp_ln1636_fu_367_p2_carry__0_i_3\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \icmp_ln1636_fu_367_p2_carry__0_i_4\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_367_p2_carry_i_10 : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_367_p2_carry_i_11 : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_367_p2_carry_i_12 : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_367_p2_carry_i_13 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_367_p2_carry_i_14 : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_367_p2_carry_i_15 : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_367_p2_carry_i_5 : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_367_p2_carry_i_6 : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_367_p2_carry_i_7 : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_367_p2_carry_i_8 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of icmp_ln1636_fu_367_p2_carry_i_9 : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0511_21060_fu_144[0]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0511_21060_fu_144[1]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0511_21060_fu_144[2]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0511_21060_fu_144[3]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0511_21060_fu_144[4]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0511_21060_fu_144[5]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0511_21060_fu_144[6]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0511_21060_fu_144[7]_i_2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21063_fu_148[0]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21063_fu_148[1]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21063_fu_148[2]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21063_fu_148[3]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21063_fu_148[4]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21063_fu_148[5]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21063_fu_148[6]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21063_fu_148[7]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01020_fu_160[0]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01020_fu_160[1]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01020_fu_160[2]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01020_fu_160[3]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01020_fu_160[4]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01020_fu_160[5]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01020_fu_160[6]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01020_fu_160[7]_i_2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01024_fu_164[0]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01024_fu_164[1]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01024_fu_164[2]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01024_fu_164[3]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01024_fu_164[4]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01024_fu_164[5]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01024_fu_164[6]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01024_fu_164[7]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_10_fu_156[0]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_10_fu_156[1]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_10_fu_156[2]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_10_fu_156[3]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_10_fu_156[4]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_10_fu_156[5]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_10_fu_156[6]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_10_fu_156[7]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_5_fu_152[0]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_5_fu_152[1]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_5_fu_152[2]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_5_fu_152[3]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_5_fu_152[4]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_5_fu_152[5]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_5_fu_152[6]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_5_fu_152[7]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_7_fu_168[0]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_7_fu_168[1]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_7_fu_168[2]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_7_fu_168[3]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_7_fu_168[4]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_7_fu_168[5]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_7_fu_168[6]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_7_fu_168[7]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_8_fu_172[0]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_8_fu_172[1]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_8_fu_172[2]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_8_fu_172[3]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_8_fu_172[4]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_8_fu_172[5]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_8_fu_172[6]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \x_fu_140[0]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \x_fu_140[14]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \x_fu_140[14]_i_2\ : label is "soft_lutpair298";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \x_fu_140_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_140_reg[14]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_140_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_140_reg[8]_i_1\ : label is 35;
begin
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
\ap_CS_fsm[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAABFBFAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\(1),
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[6]\(2),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]_0\(0),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => cmp361000_reg_498,
      I3 => \ap_CS_fsm[6]_i_3__0_n_5\,
      I4 => \ap_CS_fsm_reg[6]\(2),
      O => D(1)
    );
\ap_CS_fsm[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_loop_exit_ready_pp0_iter3_reg,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_CS_fsm[6]_i_3__0_n_5\
    );
\ap_done_cache_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__5_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__5_n_5\,
      Q => ap_done_cache,
      R => SS(0)
    );
\ap_loop_init_int_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBF3FBF3"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter3_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \ap_loop_init_int_i_1__4_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__4_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\cmp148_reg_915[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0003AAAA"
    )
        port map (
      I0 => \cmp148_reg_915_reg[0]_0\,
      I1 => \cmp148_reg_915[0]_i_2_n_5\,
      I2 => \cmp148_reg_915[0]_i_3_n_5\,
      I3 => \cmp148_reg_915[0]_i_4_n_5\,
      I4 => \^ap_block_pp0_stage0_subdone\,
      I5 => CO(0),
      O => \cmp148_reg_915_reg[0]\
    );
\cmp148_reg_915[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(11),
      I1 => \tmp_reg_925_reg[0]\(7),
      I2 => \tmp_reg_925_reg[0]\(13),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I5 => \tmp_reg_925_reg[0]\(5),
      O => \cmp148_reg_915[0]_i_2_n_5\
    );
\cmp148_reg_915[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(14),
      I1 => \tmp_reg_925_reg[0]\(12),
      I2 => \tmp_reg_925_reg[0]\(3),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I5 => \tmp_reg_925_reg[0]\(0),
      O => \cmp148_reg_915[0]_i_3_n_5\
    );
\cmp148_reg_915[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3F3F3F2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(4),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_reg_925_reg[0]\(8),
      I4 => \tmp_reg_925_reg[0]\(2),
      I5 => \cmp148_reg_915[0]_i_5_n_5\,
      O => \cmp148_reg_915[0]_i_4_n_5\
    );
\cmp148_reg_915[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(6),
      I1 => \tmp_reg_925_reg[0]\(1),
      I2 => \tmp_reg_925_reg[0]\(10),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I5 => \tmp_reg_925_reg[0]\(9),
      O => \cmp148_reg_915[0]_i_5_n_5\
    );
grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\(1),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => \^ap_block_pp0_stage0_subdone\,
      I3 => CO(0),
      O => \ap_CS_fsm_reg[4]\
    );
\icmp_ln1636_fu_367_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_3(14),
      I1 => trunc_ln1597_reg_478(14),
      I2 => trunc_ln1597_reg_478(13),
      I3 => ap_sig_allocacmp_x_3(13),
      I4 => trunc_ln1597_reg_478(12),
      I5 => ap_sig_allocacmp_x_3(12),
      O => S(0)
    );
\icmp_ln1636_fu_367_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(14),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => ap_sig_allocacmp_x_3(14)
    );
\icmp_ln1636_fu_367_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(13),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => ap_sig_allocacmp_x_3(13)
    );
\icmp_ln1636_fu_367_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(12),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => ap_sig_allocacmp_x_3(12)
    );
icmp_ln1636_fu_367_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_3(10),
      I1 => trunc_ln1597_reg_478(10),
      I2 => trunc_ln1597_reg_478(9),
      I3 => ap_sig_allocacmp_x_3(9),
      I4 => trunc_ln1597_reg_478(11),
      I5 => ap_sig_allocacmp_x_3(11),
      O => \trunc_ln1597_reg_478_reg[10]\(3)
    );
icmp_ln1636_fu_367_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(8),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => ap_sig_allocacmp_x_3(8)
    );
icmp_ln1636_fu_367_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => ap_sig_allocacmp_x_3(4)
    );
icmp_ln1636_fu_367_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => ap_sig_allocacmp_x_3(3)
    );
icmp_ln1636_fu_367_p2_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => ap_sig_allocacmp_x_3(5)
    );
icmp_ln1636_fu_367_p2_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => ap_sig_allocacmp_x_3(1)
    );
icmp_ln1636_fu_367_p2_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => ap_sig_allocacmp_x_3(2)
    );
icmp_ln1636_fu_367_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_3(7),
      I1 => trunc_ln1597_reg_478(7),
      I2 => trunc_ln1597_reg_478(6),
      I3 => ap_sig_allocacmp_x_3(6),
      I4 => trunc_ln1597_reg_478(8),
      I5 => ap_sig_allocacmp_x_3(8),
      O => \trunc_ln1597_reg_478_reg[10]\(2)
    );
icmp_ln1636_fu_367_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_3(4),
      I1 => trunc_ln1597_reg_478(4),
      I2 => trunc_ln1597_reg_478(3),
      I3 => ap_sig_allocacmp_x_3(3),
      I4 => trunc_ln1597_reg_478(5),
      I5 => ap_sig_allocacmp_x_3(5),
      O => \trunc_ln1597_reg_478_reg[10]\(1)
    );
icmp_ln1636_fu_367_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_3(0),
      I1 => trunc_ln1597_reg_478(0),
      I2 => trunc_ln1597_reg_478(1),
      I3 => ap_sig_allocacmp_x_3(1),
      I4 => trunc_ln1597_reg_478(2),
      I5 => ap_sig_allocacmp_x_3(2),
      O => \trunc_ln1597_reg_478_reg[10]\(0)
    );
icmp_ln1636_fu_367_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => ap_sig_allocacmp_x_3(10)
    );
icmp_ln1636_fu_367_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => ap_sig_allocacmp_x_3(9)
    );
icmp_ln1636_fu_367_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(11),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => ap_sig_allocacmp_x_3(11)
    );
icmp_ln1636_fu_367_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => ap_sig_allocacmp_x_3(7)
    );
icmp_ln1636_fu_367_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => ap_sig_allocacmp_x_3(6)
    );
\icmp_ln1643_fu_389_p2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBAAAA"
    )
        port map (
      I0 => \icmp_ln1643_fu_389_p2_carry__0\(15),
      I1 => \tmp_reg_925_reg[0]\(14),
      I2 => ap_loop_init_int,
      I3 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I4 => \icmp_ln1643_fu_389_p2_carry__0\(14),
      O => DI(3)
    );
\icmp_ln1643_fu_389_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln1643_fu_389_p2_carry__0\(13),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_reg_925_reg[0]\(13),
      I4 => \icmp_ln1643_fu_389_p2_carry__0\(12),
      I5 => \tmp_reg_925_reg[0]\(12),
      O => DI(2)
    );
\icmp_ln1643_fu_389_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln1643_fu_389_p2_carry__0\(11),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_reg_925_reg[0]\(11),
      I4 => \icmp_ln1643_fu_389_p2_carry__0\(10),
      I5 => \tmp_reg_925_reg[0]\(10),
      O => DI(1)
    );
\icmp_ln1643_fu_389_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln1643_fu_389_p2_carry__0\(9),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_reg_925_reg[0]\(9),
      I4 => \icmp_ln1643_fu_389_p2_carry__0\(8),
      I5 => \tmp_reg_925_reg[0]\(8),
      O => DI(0)
    );
\icmp_ln1643_fu_389_p2_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04445111"
    )
        port map (
      I0 => \icmp_ln1643_fu_389_p2_carry__0\(15),
      I1 => \tmp_reg_925_reg[0]\(14),
      I2 => ap_loop_init_int,
      I3 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I4 => \icmp_ln1643_fu_389_p2_carry__0\(14),
      O => \int_WidthOut_reg[15]\(3)
    );
\icmp_ln1643_fu_389_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(13),
      I1 => \icmp_ln1643_fu_389_p2_carry__0\(13),
      I2 => \tmp_reg_925_reg[0]\(12),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I5 => \icmp_ln1643_fu_389_p2_carry__0\(12),
      O => \int_WidthOut_reg[15]\(2)
    );
\icmp_ln1643_fu_389_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(11),
      I1 => \icmp_ln1643_fu_389_p2_carry__0\(11),
      I2 => \tmp_reg_925_reg[0]\(10),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I5 => \icmp_ln1643_fu_389_p2_carry__0\(10),
      O => \int_WidthOut_reg[15]\(1)
    );
\icmp_ln1643_fu_389_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(9),
      I1 => \icmp_ln1643_fu_389_p2_carry__0\(9),
      I2 => \tmp_reg_925_reg[0]\(8),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I5 => \icmp_ln1643_fu_389_p2_carry__0\(8),
      O => \int_WidthOut_reg[15]\(0)
    );
icmp_ln1643_fu_389_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln1643_fu_389_p2_carry__0\(7),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_reg_925_reg[0]\(7),
      I4 => \icmp_ln1643_fu_389_p2_carry__0\(6),
      I5 => \tmp_reg_925_reg[0]\(6),
      O => \int_WidthOut_reg[7]\(3)
    );
icmp_ln1643_fu_389_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln1643_fu_389_p2_carry__0\(5),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_reg_925_reg[0]\(5),
      I4 => \icmp_ln1643_fu_389_p2_carry__0\(4),
      I5 => \tmp_reg_925_reg[0]\(4),
      O => \int_WidthOut_reg[7]\(2)
    );
icmp_ln1643_fu_389_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln1643_fu_389_p2_carry__0\(3),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_reg_925_reg[0]\(3),
      I4 => \icmp_ln1643_fu_389_p2_carry__0\(2),
      I5 => \tmp_reg_925_reg[0]\(2),
      O => \int_WidthOut_reg[7]\(1)
    );
icmp_ln1643_fu_389_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln1643_fu_389_p2_carry__0\(1),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \tmp_reg_925_reg[0]\(1),
      I4 => \icmp_ln1643_fu_389_p2_carry__0\(0),
      I5 => \tmp_reg_925_reg[0]\(0),
      O => \int_WidthOut_reg[7]\(0)
    );
icmp_ln1643_fu_389_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(7),
      I1 => \icmp_ln1643_fu_389_p2_carry__0\(7),
      I2 => \tmp_reg_925_reg[0]\(6),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I5 => \icmp_ln1643_fu_389_p2_carry__0\(6),
      O => \x_fu_140_reg[7]\(3)
    );
icmp_ln1643_fu_389_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(5),
      I1 => \icmp_ln1643_fu_389_p2_carry__0\(5),
      I2 => \tmp_reg_925_reg[0]\(4),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I5 => \icmp_ln1643_fu_389_p2_carry__0\(4),
      O => \x_fu_140_reg[7]\(2)
    );
icmp_ln1643_fu_389_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(3),
      I1 => \icmp_ln1643_fu_389_p2_carry__0\(3),
      I2 => \tmp_reg_925_reg[0]\(2),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I5 => \icmp_ln1643_fu_389_p2_carry__0\(2),
      O => \x_fu_140_reg[7]\(1)
    );
icmp_ln1643_fu_389_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(1),
      I1 => \icmp_ln1643_fu_389_p2_carry__0\(1),
      I2 => \tmp_reg_925_reg[0]\(0),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I5 => \icmp_ln1643_fu_389_p2_carry__0\(0),
      O => \x_fu_140_reg[7]\(0)
    );
\icmp_ln1643_reg_911[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \icmp_ln1643_reg_911_reg[0]_0\(0),
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => CO(0),
      I3 => icmp_ln1643_reg_911,
      O => \icmp_ln1643_reg_911_reg[0]\
    );
\out_x_fu_379_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140_reg[7]_0\(3)
    );
\out_x_fu_379_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140_reg[7]_0\(2)
    );
\out_x_fu_379_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140_reg[7]_0\(1)
    );
\out_x_fu_379_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140_reg[7]_0\(0)
    );
\out_x_fu_379_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \tmp_reg_925_reg[0]\(7),
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_1(3)
    );
\out_x_fu_379_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \tmp_reg_925_reg[0]\(6),
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_1(2)
    );
\out_x_fu_379_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \tmp_reg_925_reg[0]\(5),
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_1(1)
    );
\out_x_fu_379_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \tmp_reg_925_reg[0]\(4),
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_1(0)
    );
\out_x_fu_379_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(11),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140_reg[11]\(3)
    );
\out_x_fu_379_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140_reg[11]\(2)
    );
\out_x_fu_379_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140_reg[11]\(1)
    );
\out_x_fu_379_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(8),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140_reg[11]\(0)
    );
\out_x_fu_379_p2_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \tmp_reg_925_reg[0]\(11),
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_0(3)
    );
\out_x_fu_379_p2_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \tmp_reg_925_reg[0]\(10),
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_0(2)
    );
\out_x_fu_379_p2_carry__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \tmp_reg_925_reg[0]\(9),
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_0(1)
    );
\out_x_fu_379_p2_carry__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \tmp_reg_925_reg[0]\(8),
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_0(0)
    );
\out_x_fu_379_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(14),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140_reg[14]_0\(2)
    );
\out_x_fu_379_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(13),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140_reg[14]_0\(1)
    );
\out_x_fu_379_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(12),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140_reg[14]_0\(0)
    );
\out_x_fu_379_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \tmp_reg_925_reg[0]\(14),
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg(2)
    );
\out_x_fu_379_p2_carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \tmp_reg_925_reg[0]\(13),
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg(1)
    );
\out_x_fu_379_p2_carry__2_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \tmp_reg_925_reg[0]\(12),
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg(0)
    );
out_x_fu_379_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140_reg[3]\(3)
    );
out_x_fu_379_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140_reg[3]\(2)
    );
out_x_fu_379_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140_reg[3]\(1)
    );
out_x_fu_379_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140_reg[3]\(0)
    );
out_x_fu_379_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \tmp_reg_925_reg[0]\(3),
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_2(3)
    );
out_x_fu_379_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \tmp_reg_925_reg[0]\(2),
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_2(2)
    );
out_x_fu_379_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"708F"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \tmp_reg_925_reg[0]\(1),
      I3 => \odd_col_reg_905_reg[0]\,
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_2(1)
    );
out_x_fu_379_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \tmp_reg_925_reg[0]\(0),
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_2(0)
    );
\p_0_0_0_0_0511_21060_fu_144[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01020_fu_160_reg[7]_0\(0),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0511_21060_fu_144_reg[7]\(0),
      O => \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]\(0)
    );
\p_0_0_0_0_0511_21060_fu_144[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01020_fu_160_reg[7]_0\(1),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0511_21060_fu_144_reg[7]\(1),
      O => \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]\(1)
    );
\p_0_0_0_0_0511_21060_fu_144[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01020_fu_160_reg[7]_0\(2),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0511_21060_fu_144_reg[7]\(2),
      O => \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]\(2)
    );
\p_0_0_0_0_0511_21060_fu_144[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01020_fu_160_reg[7]_0\(3),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0511_21060_fu_144_reg[7]\(3),
      O => \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]\(3)
    );
\p_0_0_0_0_0511_21060_fu_144[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01020_fu_160_reg[7]_0\(4),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0511_21060_fu_144_reg[7]\(4),
      O => \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]\(4)
    );
\p_0_0_0_0_0511_21060_fu_144[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01020_fu_160_reg[7]_0\(5),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0511_21060_fu_144_reg[7]\(5),
      O => \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]\(5)
    );
\p_0_0_0_0_0511_21060_fu_144[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01020_fu_160_reg[7]_0\(6),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0511_21060_fu_144_reg[7]\(6),
      O => \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]\(6)
    );
\p_0_0_0_0_0511_21060_fu_144[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA8080"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln1636_reg_901_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_3(0)
    );
\p_0_0_0_0_0511_21060_fu_144[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01020_fu_160_reg[7]_0\(7),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0511_21060_fu_144_reg[7]\(7),
      O => \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]\(7)
    );
\p_0_0_0_0_0_21063_fu_148[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01024_fu_164_reg[7]\(0),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0_21063_fu_148_reg[7]\(0),
      O => \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]\(0)
    );
\p_0_0_0_0_0_21063_fu_148[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01024_fu_164_reg[7]\(1),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0_21063_fu_148_reg[7]\(1),
      O => \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]\(1)
    );
\p_0_0_0_0_0_21063_fu_148[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01024_fu_164_reg[7]\(2),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0_21063_fu_148_reg[7]\(2),
      O => \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]\(2)
    );
\p_0_0_0_0_0_21063_fu_148[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01024_fu_164_reg[7]\(3),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0_21063_fu_148_reg[7]\(3),
      O => \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]\(3)
    );
\p_0_0_0_0_0_21063_fu_148[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01024_fu_164_reg[7]\(4),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0_21063_fu_148_reg[7]\(4),
      O => \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]\(4)
    );
\p_0_0_0_0_0_21063_fu_148[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01024_fu_164_reg[7]\(5),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0_21063_fu_148_reg[7]\(5),
      O => \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]\(5)
    );
\p_0_0_0_0_0_21063_fu_148[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01024_fu_164_reg[7]\(6),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0_21063_fu_148_reg[7]\(6),
      O => \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]\(6)
    );
\p_0_0_0_0_0_21063_fu_148[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01024_fu_164_reg[7]\(7),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0_21063_fu_148_reg[7]\(7),
      O => \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]\(7)
    );
\p_0_1_0_0_01020_fu_160[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01020_fu_160_reg[7]_0\(0),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(8),
      O => \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0\(0)
    );
\p_0_1_0_0_01020_fu_160[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01020_fu_160_reg[7]_0\(1),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(9),
      O => \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0\(1)
    );
\p_0_1_0_0_01020_fu_160[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01020_fu_160_reg[7]_0\(2),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(10),
      O => \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0\(2)
    );
\p_0_1_0_0_01020_fu_160[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01020_fu_160_reg[7]_0\(3),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(11),
      O => \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0\(3)
    );
\p_0_1_0_0_01020_fu_160[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01020_fu_160_reg[7]_0\(4),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(12),
      O => \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0\(4)
    );
\p_0_1_0_0_01020_fu_160[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01020_fu_160_reg[7]_0\(5),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(13),
      O => \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0\(5)
    );
\p_0_1_0_0_01020_fu_160[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01020_fu_160_reg[7]_0\(6),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(14),
      O => \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0\(6)
    );
\p_0_1_0_0_01020_fu_160[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA8080808080"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln1643_reg_911,
      I4 => \p_0_1_0_0_01020_fu_160_reg[7]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_4(0)
    );
\p_0_1_0_0_01020_fu_160[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01020_fu_160_reg[7]_0\(7),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(15),
      O => \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0\(7)
    );
\p_0_1_0_0_01024_fu_164[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01024_fu_164_reg[7]\(0),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(16),
      O => \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0\(0)
    );
\p_0_1_0_0_01024_fu_164[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01024_fu_164_reg[7]\(1),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(17),
      O => \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0\(1)
    );
\p_0_1_0_0_01024_fu_164[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01024_fu_164_reg[7]\(2),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(18),
      O => \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0\(2)
    );
\p_0_1_0_0_01024_fu_164[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01024_fu_164_reg[7]\(3),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(19),
      O => \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0\(3)
    );
\p_0_1_0_0_01024_fu_164[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01024_fu_164_reg[7]\(4),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(20),
      O => \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0\(4)
    );
\p_0_1_0_0_01024_fu_164[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01024_fu_164_reg[7]\(5),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(21),
      O => \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0\(5)
    );
\p_0_1_0_0_01024_fu_164[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01024_fu_164_reg[7]\(6),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(22),
      O => \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0\(6)
    );
\p_0_1_0_0_01024_fu_164[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_1_0_0_01024_fu_164_reg[7]\(7),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(23),
      O => \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0\(7)
    );
\pixbuf_y_val_V_10_fu_156[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_156_reg[7]\(0),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(0),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0\(0)
    );
\pixbuf_y_val_V_10_fu_156[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_156_reg[7]\(1),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(1),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0\(1)
    );
\pixbuf_y_val_V_10_fu_156[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_156_reg[7]\(2),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(2),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0\(2)
    );
\pixbuf_y_val_V_10_fu_156[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_156_reg[7]\(3),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(3),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0\(3)
    );
\pixbuf_y_val_V_10_fu_156[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_156_reg[7]\(4),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(4),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0\(4)
    );
\pixbuf_y_val_V_10_fu_156[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_156_reg[7]\(5),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(5),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0\(5)
    );
\pixbuf_y_val_V_10_fu_156[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_156_reg[7]\(6),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(6),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0\(6)
    );
\pixbuf_y_val_V_10_fu_156[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_156_reg[7]\(7),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(7),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0\(7)
    );
\pixbuf_y_val_V_5_fu_152[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_156_reg[7]\(0),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_5_fu_152_reg[7]\(0),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]\(0)
    );
\pixbuf_y_val_V_5_fu_152[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_156_reg[7]\(1),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_5_fu_152_reg[7]\(1),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]\(1)
    );
\pixbuf_y_val_V_5_fu_152[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_156_reg[7]\(2),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_5_fu_152_reg[7]\(2),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]\(2)
    );
\pixbuf_y_val_V_5_fu_152[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_156_reg[7]\(3),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_5_fu_152_reg[7]\(3),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]\(3)
    );
\pixbuf_y_val_V_5_fu_152[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_156_reg[7]\(4),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_5_fu_152_reg[7]\(4),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]\(4)
    );
\pixbuf_y_val_V_5_fu_152[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_156_reg[7]\(5),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_5_fu_152_reg[7]\(5),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]\(5)
    );
\pixbuf_y_val_V_5_fu_152[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_156_reg[7]\(6),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_5_fu_152_reg[7]\(6),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]\(6)
    );
\pixbuf_y_val_V_5_fu_152[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_156_reg[7]\(7),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_5_fu_152_reg[7]\(7),
      O => \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]\(7)
    );
\pixbuf_y_val_V_7_fu_168[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_7_fu_168_reg[7]\(0),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(0),
      O => \pixbuf_y_val_V_2_load_reg_510_reg[7]\(0)
    );
\pixbuf_y_val_V_7_fu_168[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_7_fu_168_reg[7]\(1),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(1),
      O => \pixbuf_y_val_V_2_load_reg_510_reg[7]\(1)
    );
\pixbuf_y_val_V_7_fu_168[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_7_fu_168_reg[7]\(2),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(2),
      O => \pixbuf_y_val_V_2_load_reg_510_reg[7]\(2)
    );
\pixbuf_y_val_V_7_fu_168[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_7_fu_168_reg[7]\(3),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(3),
      O => \pixbuf_y_val_V_2_load_reg_510_reg[7]\(3)
    );
\pixbuf_y_val_V_7_fu_168[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_7_fu_168_reg[7]\(4),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(4),
      O => \pixbuf_y_val_V_2_load_reg_510_reg[7]\(4)
    );
\pixbuf_y_val_V_7_fu_168[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_7_fu_168_reg[7]\(5),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(5),
      O => \pixbuf_y_val_V_2_load_reg_510_reg[7]\(5)
    );
\pixbuf_y_val_V_7_fu_168[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_7_fu_168_reg[7]\(6),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(6),
      O => \pixbuf_y_val_V_2_load_reg_510_reg[7]\(6)
    );
\pixbuf_y_val_V_7_fu_168[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_7_fu_168_reg[7]\(7),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(7),
      O => \pixbuf_y_val_V_2_load_reg_510_reg[7]\(7)
    );
\pixbuf_y_val_V_8_fu_172[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_8_fu_172_reg[7]\(0),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_8_fu_172_reg[7]_0\(0),
      O => \pixbuf_y_val_V_3_load_reg_515_reg[7]\(0)
    );
\pixbuf_y_val_V_8_fu_172[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_8_fu_172_reg[7]\(1),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_8_fu_172_reg[7]_0\(1),
      O => \pixbuf_y_val_V_3_load_reg_515_reg[7]\(1)
    );
\pixbuf_y_val_V_8_fu_172[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_8_fu_172_reg[7]\(2),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_8_fu_172_reg[7]_0\(2),
      O => \pixbuf_y_val_V_3_load_reg_515_reg[7]\(2)
    );
\pixbuf_y_val_V_8_fu_172[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_8_fu_172_reg[7]\(3),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_8_fu_172_reg[7]_0\(3),
      O => \pixbuf_y_val_V_3_load_reg_515_reg[7]\(3)
    );
\pixbuf_y_val_V_8_fu_172[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_8_fu_172_reg[7]\(4),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_8_fu_172_reg[7]_0\(4),
      O => \pixbuf_y_val_V_3_load_reg_515_reg[7]\(4)
    );
\pixbuf_y_val_V_8_fu_172[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_8_fu_172_reg[7]\(5),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_8_fu_172_reg[7]_0\(5),
      O => \pixbuf_y_val_V_3_load_reg_515_reg[7]\(5)
    );
\pixbuf_y_val_V_8_fu_172[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_8_fu_172_reg[7]\(6),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_8_fu_172_reg[7]_0\(6),
      O => \pixbuf_y_val_V_3_load_reg_515_reg[7]\(6)
    );
\pixbuf_y_val_V_8_fu_172[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_8_fu_172_reg[7]\(7),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_8_fu_172_reg[7]_0\(7),
      O => \pixbuf_y_val_V_3_load_reg_515_reg[7]\(7)
    );
\pixbuf_y_val_V_9_fu_176[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_9_fu_176_reg[7]\(0),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_9_fu_176_reg[7]_0\(0),
      O => \pixbuf_y_val_V_4_load_reg_520_reg[7]\(0)
    );
\pixbuf_y_val_V_9_fu_176[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_9_fu_176_reg[7]\(1),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_9_fu_176_reg[7]_0\(1),
      O => \pixbuf_y_val_V_4_load_reg_520_reg[7]\(1)
    );
\pixbuf_y_val_V_9_fu_176[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_9_fu_176_reg[7]\(2),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_9_fu_176_reg[7]_0\(2),
      O => \pixbuf_y_val_V_4_load_reg_520_reg[7]\(2)
    );
\pixbuf_y_val_V_9_fu_176[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_9_fu_176_reg[7]\(3),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_9_fu_176_reg[7]_0\(3),
      O => \pixbuf_y_val_V_4_load_reg_520_reg[7]\(3)
    );
\pixbuf_y_val_V_9_fu_176[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_9_fu_176_reg[7]\(4),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_9_fu_176_reg[7]_0\(4),
      O => \pixbuf_y_val_V_4_load_reg_520_reg[7]\(4)
    );
\pixbuf_y_val_V_9_fu_176[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_9_fu_176_reg[7]\(5),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_9_fu_176_reg[7]_0\(5),
      O => \pixbuf_y_val_V_4_load_reg_520_reg[7]\(5)
    );
\pixbuf_y_val_V_9_fu_176[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_9_fu_176_reg[7]\(6),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_9_fu_176_reg[7]_0\(6),
      O => \pixbuf_y_val_V_4_load_reg_520_reg[7]\(6)
    );
\pixbuf_y_val_V_9_fu_176[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_9_fu_176_reg[7]\(7),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_val_V_9_fu_176_reg[7]_0\(7),
      O => \pixbuf_y_val_V_4_load_reg_520_reg[7]\(7)
    );
\tmp_reg_925[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => CO(0),
      O => cmp148_reg_9150
    );
\tmp_reg_925_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDF0000"
    )
        port map (
      I0 => icmp_ln1643_reg_911,
      I1 => \p_0_1_0_0_01020_fu_160_reg[7]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => stream_scaled_empty_n,
      I4 => \tmp_reg_925_pp0_iter1_reg[0]_i_2_n_5\,
      I5 => stream_out_422_full_n,
      O => \^ap_block_pp0_stage0_subdone\
    );
\tmp_reg_925_pp0_iter1_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFB00FBFFFBFF"
    )
        port map (
      I0 => icmp_ln1636_reg_901_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => tmp_reg_925_pp0_iter1_reg,
      I3 => bPassThruHcr2_dout,
      I4 => tmp_reg_925_pp0_iter3_reg,
      I5 => ap_enable_reg_pp0_iter4,
      O => \tmp_reg_925_pp0_iter1_reg[0]_i_2_n_5\
    );
\x_fu_140[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \tmp_reg_925_reg[0]\(0),
      O => \x_fu_140_reg[14]\(0)
    );
\x_fu_140[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(12),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140[12]_i_2_n_5\
    );
\x_fu_140[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(11),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140[12]_i_3_n_5\
    );
\x_fu_140[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140[12]_i_4_n_5\
    );
\x_fu_140[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140[12]_i_5_n_5\
    );
\x_fu_140[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I2 => \^ap_block_pp0_stage0_subdone\,
      I3 => CO(0),
      O => SR(0)
    );
\x_fu_140[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I1 => CO(0),
      I2 => \^ap_block_pp0_stage0_subdone\,
      O => E(0)
    );
\x_fu_140[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(14),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140[14]_i_4_n_5\
    );
\x_fu_140[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(13),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140[14]_i_5_n_5\
    );
\x_fu_140[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => ap_sig_allocacmp_x_3(0)
    );
\x_fu_140[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140[4]_i_3_n_5\
    );
\x_fu_140[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140[4]_i_4_n_5\
    );
\x_fu_140[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140[4]_i_5_n_5\
    );
\x_fu_140[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140[4]_i_6_n_5\
    );
\x_fu_140[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(8),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140[8]_i_2_n_5\
    );
\x_fu_140[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140[8]_i_3_n_5\
    );
\x_fu_140[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140[8]_i_4_n_5\
    );
\x_fu_140[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_reg_925_reg[0]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => \x_fu_140[8]_i_5_n_5\
    );
\x_fu_140_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_140_reg[8]_i_1_n_5\,
      CO(3) => \x_fu_140_reg[12]_i_1_n_5\,
      CO(2) => \x_fu_140_reg[12]_i_1_n_6\,
      CO(1) => \x_fu_140_reg[12]_i_1_n_7\,
      CO(0) => \x_fu_140_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_140_reg[14]\(12 downto 9),
      S(3) => \x_fu_140[12]_i_2_n_5\,
      S(2) => \x_fu_140[12]_i_3_n_5\,
      S(1) => \x_fu_140[12]_i_4_n_5\,
      S(0) => \x_fu_140[12]_i_5_n_5\
    );
\x_fu_140_reg[14]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_140_reg[12]_i_1_n_5\,
      CO(3 downto 1) => \NLW_x_fu_140_reg[14]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \x_fu_140_reg[14]_i_3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_x_fu_140_reg[14]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \x_fu_140_reg[14]\(14 downto 13),
      S(3 downto 2) => B"00",
      S(1) => \x_fu_140[14]_i_4_n_5\,
      S(0) => \x_fu_140[14]_i_5_n_5\
    );
\x_fu_140_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_fu_140_reg[4]_i_1_n_5\,
      CO(2) => \x_fu_140_reg[4]_i_1_n_6\,
      CO(1) => \x_fu_140_reg[4]_i_1_n_7\,
      CO(0) => \x_fu_140_reg[4]_i_1_n_8\,
      CYINIT => ap_sig_allocacmp_x_3(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_140_reg[14]\(4 downto 1),
      S(3) => \x_fu_140[4]_i_3_n_5\,
      S(2) => \x_fu_140[4]_i_4_n_5\,
      S(1) => \x_fu_140[4]_i_5_n_5\,
      S(0) => \x_fu_140[4]_i_6_n_5\
    );
\x_fu_140_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_140_reg[4]_i_1_n_5\,
      CO(3) => \x_fu_140_reg[8]_i_1_n_5\,
      CO(2) => \x_fu_140_reg[8]_i_1_n_6\,
      CO(1) => \x_fu_140_reg[8]_i_1_n_7\,
      CO(0) => \x_fu_140_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_140_reg[14]\(8 downto 5),
      S(3) => \x_fu_140[8]_i_2_n_5\,
      S(2) => \x_fu_140[8]_i_3_n_5\,
      S(1) => \x_fu_140[8]_i_4_n_5\,
      S(0) => \x_fu_140[8]_i_5_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_37 is
  port (
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \trunc_ln624_reg_355_reg[0]\ : out STD_LOGIC;
    \select_ln624_1_reg_348_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    ap_loop_init_int_reg_2 : out STD_LOGIC;
    ap_loop_init_int_reg_3 : out STD_LOGIC;
    \trunc_ln624_reg_355_reg[4]\ : out STD_LOGIC;
    \select_ln624_1_reg_348_reg[5]\ : out STD_LOGIC;
    \add_ln627_reg_360_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sig_allocacmp_j_load : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_init_int_reg_4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_loop_exit_ready_pp0_iter3_reg_reg__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_1 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \indvar_flatten_fu_90_reg[7]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \i_fu_86_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tmp_fu_264_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \add_ln627_reg_360_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln627_reg_360_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    select_ln624_1_reg_348 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter3_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_37 : entity is "bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_37 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_5\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_5\ : STD_LOGIC;
  signal \^ap_sig_allocacmp_j_load\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \icmp_ln624_fu_203_p2__8\ : STD_LOGIC;
  signal \indvar_flatten_fu_90[8]_i_5_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_90[8]_i_7_n_5\ : STD_LOGIC;
  signal p_0_in_5 : STD_LOGIC;
  signal \select_ln624_1_reg_348[6]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln624_1_reg_348[6]_i_3_n_5\ : STD_LOGIC;
  signal \^select_ln624_1_reg_348_reg[6]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \trunc_ln624_reg_355[2]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln624_reg_355[3]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__3\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_i_1 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \i_fu_86[6]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_90[0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_90[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_90[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_90[3]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_90[5]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_90[6]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_90[7]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_90[8]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_90[8]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_90[8]_i_3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_90[8]_i_7\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \j_fu_82[0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \select_ln624_1_reg_348[6]_i_3\ : label is "soft_lutpair148";
begin
  ap_sig_allocacmp_j_load(2 downto 0) <= \^ap_sig_allocacmp_j_load\(2 downto 0);
  \select_ln624_1_reg_348_reg[6]\(6 downto 0) <= \^select_ln624_1_reg_348_reg[6]\(6 downto 0);
\add_ln627_reg_360[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAFFFFEAFFFF"
    )
        port map (
      I0 => p_0_in_5,
      I1 => ap_loop_init_int,
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \add_ln627_reg_360_reg[2]_0\(0),
      I5 => \add_ln627_reg_360_reg[2]_1\(0),
      O => \add_ln627_reg_360_reg[2]\(0)
    );
\add_ln627_reg_360[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4141414444414444"
    )
        port map (
      I0 => p_0_in_5,
      I1 => \^ap_sig_allocacmp_j_load\(1),
      I2 => ap_loop_init,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \add_ln627_reg_360_reg[2]_0\(0),
      I5 => \add_ln627_reg_360_reg[2]_1\(0),
      O => \add_ln627_reg_360_reg[2]\(1)
    );
\add_ln627_reg_360[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000AC0000"
    )
        port map (
      I0 => \add_ln627_reg_360_reg[2]_1\(2),
      I1 => \add_ln627_reg_360_reg[2]_0\(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_loop_init,
      I4 => \^ap_sig_allocacmp_j_load\(1),
      I5 => \^ap_sig_allocacmp_j_load\(0),
      O => p_0_in_5
    );
\add_ln627_reg_360[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln624_fu_203_p2__8\,
      O => E(0)
    );
\add_ln627_reg_360[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5300AC000000AC"
    )
        port map (
      I0 => \add_ln627_reg_360_reg[2]_1\(2),
      I1 => \add_ln627_reg_360_reg[2]_0\(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_loop_init,
      I4 => \^ap_sig_allocacmp_j_load\(1),
      I5 => \^ap_sig_allocacmp_j_load\(0),
      O => \add_ln627_reg_360_reg[2]\(2)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5100"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter3_reg,
      I1 => ap_done_cache,
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I3 => \ap_CS_fsm_reg[1]\(1),
      I4 => \ap_CS_fsm_reg[1]_0\(0),
      O => \ap_loop_exit_ready_pp0_iter3_reg_reg__0\(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => \ap_CS_fsm_reg[1]\(1),
      O => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter3_reg,
      I1 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__3_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_5\,
      Q => ap_done_cache,
      R => SS(0)
    );
\ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I1 => \icmp_ln624_fu_203_p2__8\,
      O => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_ready
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter3_reg,
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__3_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => \icmp_ln624_fu_203_p2__8\,
      I1 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I2 => ap_start,
      I3 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_2,
      I4 => \ap_CS_fsm_reg[1]\(0),
      O => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_1
    );
\i_fu_86[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00ACACAC"
    )
        port map (
      I0 => tmp_fu_264_p3(0),
      I1 => \i_fu_86_reg[6]\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \^select_ln624_1_reg_348_reg[6]\(0)
    );
\i_fu_86[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00ACACAC"
    )
        port map (
      I0 => tmp_fu_264_p3(1),
      I1 => \i_fu_86_reg[6]\(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \^select_ln624_1_reg_348_reg[6]\(1)
    );
\i_fu_86[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00ACACAC"
    )
        port map (
      I0 => tmp_fu_264_p3(2),
      I1 => \i_fu_86_reg[6]\(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \^select_ln624_1_reg_348_reg[6]\(2)
    );
\i_fu_86[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00ACACAC"
    )
        port map (
      I0 => tmp_fu_264_p3(3),
      I1 => \i_fu_86_reg[6]\(3),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \^select_ln624_1_reg_348_reg[6]\(3)
    );
\i_fu_86[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00ACACAC"
    )
        port map (
      I0 => tmp_fu_264_p3(4),
      I1 => \i_fu_86_reg[6]\(4),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \^select_ln624_1_reg_348_reg[6]\(4)
    );
\i_fu_86[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00ACACAC"
    )
        port map (
      I0 => select_ln624_1_reg_348(0),
      I1 => \i_fu_86_reg[6]\(5),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \^select_ln624_1_reg_348_reg[6]\(5)
    );
\i_fu_86[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B8B8B8"
    )
        port map (
      I0 => select_ln624_1_reg_348(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \i_fu_86_reg[6]\(6),
      I3 => ap_loop_init_int,
      I4 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      O => \^select_ln624_1_reg_348_reg[6]\(6)
    );
\indvar_flatten_fu_90[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => D(0)
    );
\indvar_flatten_fu_90[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(1),
      I2 => Q(0),
      O => D(1)
    );
\indvar_flatten_fu_90[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => ap_loop_init_int,
      I3 => Q(2),
      O => D(2)
    );
\indvar_flatten_fu_90[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => ap_loop_init_int,
      I4 => Q(3),
      O => D(3)
    );
\indvar_flatten_fu_90[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => ap_loop_init,
      I5 => Q(4),
      O => D(4)
    );
\indvar_flatten_fu_90[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009A"
    )
        port map (
      I0 => Q(5),
      I1 => \indvar_flatten_fu_90_reg[7]\,
      I2 => Q(4),
      I3 => ap_loop_init_int,
      O => D(5)
    );
\indvar_flatten_fu_90[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0400"
    )
        port map (
      I0 => \indvar_flatten_fu_90_reg[7]\,
      I1 => Q(4),
      I2 => ap_loop_init_int,
      I3 => Q(5),
      I4 => Q(6),
      O => D(6)
    );
\indvar_flatten_fu_90[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3313333300200000"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init,
      I2 => Q(4),
      I3 => \indvar_flatten_fu_90_reg[7]\,
      I4 => Q(6),
      I5 => Q(7),
      O => D(7)
    );
\indvar_flatten_fu_90[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      O => ap_loop_init
    );
\indvar_flatten_fu_90[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \icmp_ln624_fu_203_p2__8\,
      I1 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I2 => ap_loop_init_int,
      O => SR(0)
    );
\indvar_flatten_fu_90[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I1 => \icmp_ln624_fu_203_p2__8\,
      O => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg(0)
    );
\indvar_flatten_fu_90[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \indvar_flatten_fu_90[8]_i_5_n_5\,
      I1 => Q(7),
      I2 => ap_loop_init_int,
      I3 => Q(8),
      O => D(8)
    );
\indvar_flatten_fu_90[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => \indvar_flatten_fu_90[8]_i_7_n_5\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      O => \icmp_ln624_fu_203_p2__8\
    );
\indvar_flatten_fu_90[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFFFFFF"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I3 => Q(4),
      I4 => \indvar_flatten_fu_90_reg[7]\,
      I5 => Q(6),
      O => \indvar_flatten_fu_90[8]_i_5_n_5\
    );
\indvar_flatten_fu_90[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => Q(8),
      I1 => Q(7),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \indvar_flatten_fu_90[8]_i_7_n_5\
    );
\j_fu_82[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00ACACAC"
    )
        port map (
      I0 => \add_ln627_reg_360_reg[2]_1\(0),
      I1 => \add_ln627_reg_360_reg[2]_0\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \^ap_sig_allocacmp_j_load\(0)
    );
\j_fu_82[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00ACACAC"
    )
        port map (
      I0 => \add_ln627_reg_360_reg[2]_1\(1),
      I1 => \add_ln627_reg_360_reg[2]_0\(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \^ap_sig_allocacmp_j_load\(1)
    );
\j_fu_82[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00ACACAC"
    )
        port map (
      I0 => \add_ln627_reg_360_reg[2]_1\(2),
      I1 => \add_ln627_reg_360_reg[2]_0\(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \^ap_sig_allocacmp_j_load\(2)
    );
\select_ln624_1_reg_348[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53FFFF00AC0000"
    )
        port map (
      I0 => tmp_fu_264_p3(4),
      I1 => \i_fu_86_reg[6]\(4),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_loop_init,
      I4 => \select_ln624_1_reg_348[6]_i_2_n_5\,
      I5 => \^select_ln624_1_reg_348_reg[6]\(5),
      O => \trunc_ln624_reg_355_reg[4]\
    );
\select_ln624_1_reg_348[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"807F"
    )
        port map (
      I0 => \^select_ln624_1_reg_348_reg[6]\(5),
      I1 => \select_ln624_1_reg_348[6]_i_2_n_5\,
      I2 => \^select_ln624_1_reg_348_reg[6]\(4),
      I3 => \select_ln624_1_reg_348[6]_i_3_n_5\,
      O => \select_ln624_1_reg_348_reg[5]\
    );
\select_ln624_1_reg_348[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077700700"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \i_fu_86_reg[6]\(3),
      I4 => tmp_fu_264_p3(3),
      I5 => \trunc_ln624_reg_355[3]_i_2_n_5\,
      O => \select_ln624_1_reg_348[6]_i_2_n_5\
    );
\select_ln624_1_reg_348[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888FFF8F"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_86_reg[6]\(6),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => select_ln624_1_reg_348(1),
      O => \select_ln624_1_reg_348[6]_i_3_n_5\
    );
\select_ln624_reg_343[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000ACACAC"
    )
        port map (
      I0 => \add_ln627_reg_360_reg[2]_1\(0),
      I1 => \add_ln627_reg_360_reg[2]_0\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => p_0_in_5,
      O => ap_loop_init_int_reg_4(0)
    );
\select_ln624_reg_343[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077700700"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \add_ln627_reg_360_reg[2]_0\(1),
      I4 => \add_ln627_reg_360_reg[2]_1\(1),
      I5 => p_0_in_5,
      O => ap_loop_init_int_reg_4(1)
    );
\select_ln624_reg_343[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077700700"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \add_ln627_reg_360_reg[2]_0\(2),
      I4 => \add_ln627_reg_360_reg[2]_1\(2),
      I5 => p_0_in_5,
      O => ap_loop_init_int_reg_4(2)
    );
\trunc_ln624_reg_355[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888FF8FF77700700"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \i_fu_86_reg[6]\(0),
      I4 => tmp_fu_264_p3(0),
      I5 => p_0_in_5,
      O => ap_loop_init_int_reg_0
    );
\trunc_ln624_reg_355[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53FFFF00AC0000"
    )
        port map (
      I0 => tmp_fu_264_p3(0),
      I1 => \i_fu_86_reg[6]\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_loop_init,
      I4 => p_0_in_5,
      I5 => \^select_ln624_1_reg_348_reg[6]\(1),
      O => \trunc_ln624_reg_355_reg[0]\
    );
\trunc_ln624_reg_355[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A55556A5555"
    )
        port map (
      I0 => \trunc_ln624_reg_355[2]_i_2_n_5\,
      I1 => ap_loop_init_int,
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \i_fu_86_reg[6]\(2),
      I5 => tmp_fu_264_p3(2),
      O => ap_loop_init_int_reg_1
    );
\trunc_ln624_reg_355[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53FFFFFFFFFFFF"
    )
        port map (
      I0 => tmp_fu_264_p3(0),
      I1 => \i_fu_86_reg[6]\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_loop_init,
      I4 => p_0_in_5,
      I5 => \^select_ln624_1_reg_348_reg[6]\(1),
      O => \trunc_ln624_reg_355[2]_i_2_n_5\
    );
\trunc_ln624_reg_355[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A55556A5555"
    )
        port map (
      I0 => \trunc_ln624_reg_355[3]_i_2_n_5\,
      I1 => ap_loop_init_int,
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \i_fu_86_reg[6]\(3),
      I5 => tmp_fu_264_p3(3),
      O => ap_loop_init_int_reg_2
    );
\trunc_ln624_reg_355[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAFFFFEAFFFF"
    )
        port map (
      I0 => \trunc_ln624_reg_355[2]_i_2_n_5\,
      I1 => ap_loop_init_int,
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \i_fu_86_reg[6]\(2),
      I5 => tmp_fu_264_p3(2),
      O => \trunc_ln624_reg_355[3]_i_2_n_5\
    );
\trunc_ln624_reg_355[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"959595AAAA95AAAA"
    )
        port map (
      I0 => \select_ln624_1_reg_348[6]_i_2_n_5\,
      I1 => ap_loop_init_int,
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \i_fu_86_reg[6]\(4),
      I5 => tmp_fu_264_p3(4),
      O => ap_loop_init_int_reg_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_39 is
  port (
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sof_reg_116_reg[0]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_fu_94_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg : out STD_LOGIC;
    \int_WidthOut_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \sof_reg_116_reg[0]_0\ : out STD_LOGIC;
    \axi_last_V_reg_311_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sof_reg_116 : in STD_LOGIC;
    ap_done_reg1 : in STD_LOGIC;
    \icmp_ln1544_reg_307_reg[0]\ : in STD_LOGIC;
    \icmp_ln1544_reg_307_reg[0]_0\ : in STD_LOGIC;
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    stream_out_422_empty_n : in STD_LOGIC;
    \j_fu_94_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    icmp_ln1544_fu_189_p2_carry : in STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_last_V_fu_201_p2_carry : in STD_LOGIC;
    axi_last_V_fu_201_p2_carry_0 : in STD_LOGIC;
    \sof_2_reg_169_reg[0]\ : in STD_LOGIC;
    \sof_2_reg_169_reg[0]_0\ : in STD_LOGIC;
    \axi_last_V_reg_311_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_last_V_reg_311 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_39 : entity is "bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_39 is
  signal \ap_CS_fsm[6]_i_2_n_5\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__7_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__6_n_5\ : STD_LOGIC;
  signal axi_last_V_fu_201_p2_carry_i_10_n_5 : STD_LOGIC;
  signal axi_last_V_fu_201_p2_carry_i_12_n_5 : STD_LOGIC;
  signal axi_last_V_fu_201_p2_carry_i_13_n_5 : STD_LOGIC;
  signal axi_last_V_fu_201_p2_carry_i_6_n_5 : STD_LOGIC;
  signal axi_last_V_fu_201_p2_carry_i_7_n_5 : STD_LOGIC;
  signal axi_last_V_fu_201_p2_carry_i_9_n_5 : STD_LOGIC;
  signal \^grp_multipixstream2axivideo_pipeline_vitis_loop_1544_3_fu_140_ap_start_reg_reg\ : STD_LOGIC;
  signal icmp_ln1544_fu_189_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln1544_fu_189_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln1544_fu_189_p2_carry_i_7_n_5 : STD_LOGIC;
  signal \j_fu_94[10]_i_4__0_n_5\ : STD_LOGIC;
  signal \j_fu_94[6]_i_2__0_n_5\ : STD_LOGIC;
  signal \j_fu_94[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \j_fu_94[9]_i_2__0_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__7\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__6\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of axi_last_V_fu_201_p2_carry_i_10 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of axi_last_V_fu_201_p2_carry_i_12 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of axi_last_V_fu_201_p2_carry_i_6 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of axi_last_V_fu_201_p2_carry_i_7 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of icmp_ln1544_fu_189_p2_carry_i_5 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of icmp_ln1544_fu_189_p2_carry_i_6 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of icmp_ln1544_fu_189_p2_carry_i_7 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \j_fu_94[0]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \j_fu_94[10]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \j_fu_94[10]_i_2__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \j_fu_94[2]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \j_fu_94[3]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \j_fu_94[5]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \j_fu_94[6]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \j_fu_94[8]_i_3__0\ : label is "soft_lutpair116";
begin
  grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg <= \^grp_multipixstream2axivideo_pipeline_vitis_loop_1544_3_fu_140_ap_start_reg_reg\;
\ap_CS_fsm[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBABAAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm[6]_i_2_n_5\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm[6]_i_2_n_5\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(2),
      O => D(1)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444444"
    )
        port map (
      I0 => \icmp_ln1544_reg_307_reg[0]\,
      I1 => \icmp_ln1544_reg_307_reg[0]_0\,
      I2 => m_axis_video_TREADY_int_regslice,
      I3 => stream_out_422_empty_n,
      I4 => Q(2),
      O => \ap_CS_fsm[6]_i_2_n_5\
    );
\ap_done_cache_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I1 => \ap_CS_fsm[6]_i_2_n_5\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__7_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__7_n_5\,
      Q => ap_done_cache,
      R => SS(0)
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => \ap_CS_fsm[6]_i_2_n_5\,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I3 => CO(0),
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
\ap_loop_init_int_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3BBF3FB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \ap_CS_fsm[6]_i_2_n_5\,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      O => \ap_loop_init_int_i_1__6_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__6_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
axi_last_V_fu_201_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I2 => \j_fu_94_reg[10]_0\(3),
      O => axi_last_V_fu_201_p2_carry_i_10_n_5
    );
axi_last_V_fu_201_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5999"
    )
        port map (
      I0 => icmp_ln1544_fu_189_p2_carry(5),
      I1 => \j_fu_94_reg[10]_0\(5),
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I3 => ap_loop_init_int,
      O => axi_last_V_fu_201_p2_carry_i_12_n_5
    );
axi_last_V_fu_201_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5999"
    )
        port map (
      I0 => icmp_ln1544_fu_189_p2_carry(2),
      I1 => \j_fu_94_reg[10]_0\(2),
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I3 => ap_loop_init_int,
      O => axi_last_V_fu_201_p2_carry_i_13_n_5
    );
axi_last_V_fu_201_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000884422110"
    )
        port map (
      I0 => axi_last_V_fu_201_p2_carry_i_6_n_5,
      I1 => axi_last_V_fu_201_p2_carry_i_7_n_5,
      I2 => icmp_ln1544_fu_189_p2_carry(6),
      I3 => axi_last_V_fu_201_p2_carry,
      I4 => icmp_ln1544_fu_189_p2_carry(7),
      I5 => icmp_ln1544_fu_189_p2_carry_i_5_n_5,
      O => \int_WidthOut_reg[6]\(2)
    );
axi_last_V_fu_201_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1144442000000002"
    )
        port map (
      I0 => axi_last_V_fu_201_p2_carry_i_9_n_5,
      I1 => axi_last_V_fu_201_p2_carry_i_10_n_5,
      I2 => icmp_ln1544_fu_189_p2_carry(4),
      I3 => axi_last_V_fu_201_p2_carry_0,
      I4 => icmp_ln1544_fu_189_p2_carry(3),
      I5 => axi_last_V_fu_201_p2_carry_i_12_n_5,
      O => \int_WidthOut_reg[6]\(1)
    );
axi_last_V_fu_201_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04AB100000000040"
    )
        port map (
      I0 => \^grp_multipixstream2axivideo_pipeline_vitis_loop_1544_3_fu_140_ap_start_reg_reg\,
      I1 => \j_fu_94_reg[10]_0\(1),
      I2 => \j_fu_94_reg[10]_0\(0),
      I3 => icmp_ln1544_fu_189_p2_carry(1),
      I4 => icmp_ln1544_fu_189_p2_carry(0),
      I5 => axi_last_V_fu_201_p2_carry_i_13_n_5,
      O => \int_WidthOut_reg[6]\(0)
    );
axi_last_V_fu_201_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      O => axi_last_V_fu_201_p2_carry_i_6_n_5
    );
axi_last_V_fu_201_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      O => axi_last_V_fu_201_p2_carry_i_7_n_5
    );
axi_last_V_fu_201_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95AA"
    )
        port map (
      I0 => icmp_ln1544_fu_189_p2_carry(4),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_fu_94_reg[10]_0\(4),
      O => axi_last_V_fu_201_p2_carry_i_9_n_5
    );
\axi_last_V_reg_311[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \axi_last_V_reg_311_reg[0]_0\(0),
      I1 => CO(0),
      I2 => \ap_CS_fsm[6]_i_2_n_5\,
      I3 => axi_last_V_reg_311,
      O => \axi_last_V_reg_311_reg[0]\
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FABA"
    )
        port map (
      I0 => Q(1),
      I1 => CO(0),
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I3 => \ap_CS_fsm[6]_i_2_n_5\,
      O => \ap_CS_fsm_reg[5]\
    );
icmp_ln1544_fu_189_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(10),
      I1 => icmp_ln1544_fu_189_p2_carry(10),
      I2 => \j_fu_94_reg[10]_0\(9),
      I3 => ap_loop_init_int,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I5 => icmp_ln1544_fu_189_p2_carry(9),
      O => S(3)
    );
icmp_ln1544_fu_189_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000021440065"
    )
        port map (
      I0 => icmp_ln1544_fu_189_p2_carry(6),
      I1 => \^grp_multipixstream2axivideo_pipeline_vitis_loop_1544_3_fu_140_ap_start_reg_reg\,
      I2 => \j_fu_94_reg[10]_0\(6),
      I3 => icmp_ln1544_fu_189_p2_carry(7),
      I4 => \j_fu_94_reg[10]_0\(7),
      I5 => icmp_ln1544_fu_189_p2_carry_i_5_n_5,
      O => S(2)
    );
icmp_ln1544_fu_189_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003090000030009"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(5),
      I1 => icmp_ln1544_fu_189_p2_carry(5),
      I2 => icmp_ln1544_fu_189_p2_carry_i_6_n_5,
      I3 => icmp_ln1544_fu_189_p2_carry(4),
      I4 => \^grp_multipixstream2axivideo_pipeline_vitis_loop_1544_3_fu_140_ap_start_reg_reg\,
      I5 => \j_fu_94_reg[10]_0\(4),
      O => S(1)
    );
icmp_ln1544_fu_189_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030003090000090"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(2),
      I1 => icmp_ln1544_fu_189_p2_carry(2),
      I2 => icmp_ln1544_fu_189_p2_carry_i_7_n_5,
      I3 => icmp_ln1544_fu_189_p2_carry(1),
      I4 => \j_fu_94_reg[10]_0\(1),
      I5 => \^grp_multipixstream2axivideo_pipeline_vitis_loop_1544_3_fu_140_ap_start_reg_reg\,
      O => S(0)
    );
icmp_ln1544_fu_189_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95AA"
    )
        port map (
      I0 => icmp_ln1544_fu_189_p2_carry(8),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_fu_94_reg[10]_0\(8),
      O => icmp_ln1544_fu_189_p2_carry_i_5_n_5
    );
icmp_ln1544_fu_189_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A666"
    )
        port map (
      I0 => icmp_ln1544_fu_189_p2_carry(3),
      I1 => \j_fu_94_reg[10]_0\(3),
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I3 => ap_loop_init_int,
      O => icmp_ln1544_fu_189_p2_carry_i_6_n_5
    );
icmp_ln1544_fu_189_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => icmp_ln1544_fu_189_p2_carry(0),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_fu_94_reg[10]_0\(0),
      O => icmp_ln1544_fu_189_p2_carry_i_7_n_5
    );
\icmp_ln1544_reg_307[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8000AAAA"
    )
        port map (
      I0 => CO(0),
      I1 => Q(2),
      I2 => stream_out_422_empty_n,
      I3 => m_axis_video_TREADY_int_regslice,
      I4 => \icmp_ln1544_reg_307_reg[0]_0\,
      I5 => \icmp_ln1544_reg_307_reg[0]\,
      O => \ap_CS_fsm_reg[6]\
    );
\j_fu_94[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_94_reg[10]_0\(0),
      O => \j_fu_94_reg[10]\(0)
    );
\j_fu_94[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => CO(0),
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I3 => \ap_CS_fsm[6]_i_2_n_5\,
      O => SR(0)
    );
\j_fu_94[10]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_2_n_5\,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I2 => CO(0),
      O => E(0)
    );
\j_fu_94[10]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(10),
      I1 => ap_loop_init_int,
      I2 => \j_fu_94_reg[10]_0\(8),
      I3 => \j_fu_94[10]_i_4__0_n_5\,
      I4 => \j_fu_94_reg[10]_0\(9),
      O => \j_fu_94_reg[10]\(10)
    );
\j_fu_94[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088800000000"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(7),
      I1 => \j_fu_94_reg[10]_0\(5),
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \j_fu_94[8]_i_2__0_n_5\,
      I5 => \j_fu_94_reg[10]_0\(6),
      O => \j_fu_94[10]_i_4__0_n_5\
    );
\j_fu_94[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(0),
      I1 => \j_fu_94_reg[10]_0\(1),
      I2 => ap_loop_init_int,
      O => \j_fu_94_reg[10]\(1)
    );
\j_fu_94[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(2),
      I1 => \j_fu_94_reg[10]_0\(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_94_reg[10]_0\(1),
      O => \j_fu_94_reg[10]\(2)
    );
\j_fu_94[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(3),
      I1 => \j_fu_94_reg[10]_0\(2),
      I2 => \j_fu_94_reg[10]_0\(1),
      I3 => ap_loop_init_int,
      I4 => \j_fu_94_reg[10]_0\(0),
      O => \j_fu_94_reg[10]\(3)
    );
\j_fu_94[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(4),
      I1 => \j_fu_94_reg[10]_0\(0),
      I2 => \^grp_multipixstream2axivideo_pipeline_vitis_loop_1544_3_fu_140_ap_start_reg_reg\,
      I3 => \j_fu_94_reg[10]_0\(1),
      I4 => \j_fu_94_reg[10]_0\(2),
      I5 => \j_fu_94_reg[10]_0\(3),
      O => \j_fu_94_reg[10]\(4)
    );
\j_fu_94[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22D2"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(5),
      I1 => ap_loop_init_int,
      I2 => \j_fu_94_reg[10]_0\(4),
      I3 => \j_fu_94[6]_i_2__0_n_5\,
      O => \j_fu_94_reg[10]\(5)
    );
\j_fu_94[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"009A00AA"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(6),
      I1 => \j_fu_94[6]_i_2__0_n_5\,
      I2 => \j_fu_94_reg[10]_0\(4),
      I3 => ap_loop_init_int,
      I4 => \j_fu_94_reg[10]_0\(5),
      O => \j_fu_94_reg[10]\(6)
    );
\j_fu_94[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFFFFFFFF"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(3),
      I1 => \j_fu_94_reg[10]_0\(2),
      I2 => \j_fu_94_reg[10]_0\(1),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \j_fu_94_reg[10]_0\(0),
      O => \j_fu_94[6]_i_2__0_n_5\
    );
\j_fu_94[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A060A0A"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(7),
      I1 => \j_fu_94_reg[10]_0\(5),
      I2 => ap_loop_init_int,
      I3 => \j_fu_94[8]_i_2__0_n_5\,
      I4 => \j_fu_94_reg[10]_0\(6),
      O => \j_fu_94_reg[10]\(7)
    );
\j_fu_94[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A600AA00AA00AA"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(8),
      I1 => \j_fu_94_reg[10]_0\(6),
      I2 => \j_fu_94[8]_i_2__0_n_5\,
      I3 => \^grp_multipixstream2axivideo_pipeline_vitis_loop_1544_3_fu_140_ap_start_reg_reg\,
      I4 => \j_fu_94_reg[10]_0\(5),
      I5 => \j_fu_94_reg[10]_0\(7),
      O => \j_fu_94_reg[10]\(8)
    );
\j_fu_94[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(0),
      I1 => \^grp_multipixstream2axivideo_pipeline_vitis_loop_1544_3_fu_140_ap_start_reg_reg\,
      I2 => \j_fu_94_reg[10]_0\(1),
      I3 => \j_fu_94_reg[10]_0\(2),
      I4 => \j_fu_94_reg[10]_0\(3),
      I5 => \j_fu_94_reg[10]_0\(4),
      O => \j_fu_94[8]_i_2__0_n_5\
    );
\j_fu_94[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \^grp_multipixstream2axivideo_pipeline_vitis_loop_1544_3_fu_140_ap_start_reg_reg\
    );
\j_fu_94[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22122222"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(9),
      I1 => ap_loop_init_int,
      I2 => \j_fu_94_reg[10]_0\(7),
      I3 => \j_fu_94[9]_i_2__0_n_5\,
      I4 => \j_fu_94_reg[10]_0\(8),
      O => \j_fu_94_reg[10]\(9)
    );
\j_fu_94[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDFDFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_94_reg[10]_0\(6),
      I1 => \j_fu_94[6]_i_2__0_n_5\,
      I2 => \j_fu_94_reg[10]_0\(4),
      I3 => ap_loop_init_int,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I5 => \j_fu_94_reg[10]_0\(5),
      O => \j_fu_94[9]_i_2__0_n_5\
    );
\sof_2_reg_169[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A3333330A000000"
    )
        port map (
      I0 => sof_reg_116,
      I1 => \sof_2_reg_169_reg[0]\,
      I2 => \ap_CS_fsm[6]_i_2_n_5\,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \sof_2_reg_169_reg[0]_0\,
      O => \sof_reg_116_reg[0]_0\
    );
\sof_reg_116[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000E0EEEEEEEEE"
    )
        port map (
      I0 => sof_reg_116,
      I1 => Q(0),
      I2 => ap_done_reg1,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(2),
      O => \sof_reg_116_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_40 is
  port (
    ap_loop_init_int : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sig_allocacmp_i_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    i_fu_400 : out STD_LOGIC;
    mapComp_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_done_cache_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_40 : entity is "bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_40 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__6_n_5\ : STD_LOGIC;
  signal \^ap_loop_init_int\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__5_n_5\ : STD_LOGIC;
  signal \^ap_sig_allocacmp_i_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__6\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__5\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg_i_1 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \i_1_reg_192[0]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \i_1_reg_192[1]_i_1\ : label is "soft_lutpair113";
begin
  ap_loop_init_int <= \^ap_loop_init_int\;
  ap_sig_allocacmp_i_1(1 downto 0) <= \^ap_sig_allocacmp_i_1\(1 downto 0);
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAABFFFAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_sig_allocacmp_i_1\(1),
      I2 => \^ap_sig_allocacmp_i_1\(0),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808A80808080808"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg,
      I3 => ap_done_cache_reg_1,
      I4 => \^ap_loop_init_int\,
      I5 => ap_done_cache_reg_0,
      O => D(1)
    );
\ap_done_cache_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \^ap_loop_init_int\,
      I2 => ap_done_cache_reg_0,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_done_cache_i_1__6_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__6_n_5\,
      Q => ap_done_cache,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \^ap_loop_init_int\,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg,
      I3 => ap_done_cache_reg_0,
      O => i_fu_400
    );
\ap_loop_init_int_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F8FFF0F"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => ap_done_cache_reg_1,
      I2 => ap_rst_n,
      I3 => \^ap_loop_init_int\,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg,
      O => \ap_loop_init_int_i_1__5_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__5_n_5\,
      Q => \^ap_loop_init_int\,
      R => '0'
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEEEEE"
    )
        port map (
      I0 => Q(0),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg,
      I2 => ap_done_cache_reg_0,
      I3 => \^ap_loop_init_int\,
      I4 => ap_done_cache_reg_1,
      O => \ap_CS_fsm_reg[1]\
    );
\i_1_reg_192[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \^ap_loop_init_int\,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg,
      O => \^ap_sig_allocacmp_i_1\(0)
    );
\i_1_reg_192[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => \^ap_loop_init_int\,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg,
      O => \^ap_sig_allocacmp_i_1\(1)
    );
\q0[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C4BB44BB44BB4"
    )
        port map (
      I0 => ap_done_cache_reg_1,
      I1 => \q0_reg[1]\(0),
      I2 => \q0_reg[1]\(1),
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int\,
      I5 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg,
      O => mapComp_address0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_44 is
  port (
    \eol_reg_181_reg[0]\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    s_axis_video_TREADY_int_regslice : out STD_LOGIC;
    \axi_last_V_fu_102_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_fu_94_reg[8]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \icmp_ln1409_reg_385_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    \icmp_ln1409_reg_385_reg[0]_0\ : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \eol_reg_181_reg[0]_0\ : in STD_LOGIC;
    \eol_reg_181_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg : in STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    stream_in_full_n : in STD_LOGIC;
    \ap_condition_277__0\ : in STD_LOGIC;
    sof_reg_118 : in STD_LOGIC;
    \j_fu_94_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    icmp_ln1409_fu_221_p2_carry : in STD_LOGIC_VECTOR ( 10 downto 0 );
    v_hcresampler_core_U0_stream_in_read : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_44 : entity is "bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_44 is
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_5\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_5 : STD_LOGIC;
  signal \^axi_last_v_fu_102_reg[0]\ : STD_LOGIC;
  signal icmp_ln1409_fu_221_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln1409_fu_221_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln1409_fu_221_p2_carry_i_7_n_5 : STD_LOGIC;
  signal \j_fu_94[10]_i_5_n_5\ : STD_LOGIC;
  signal \j_fu_94[6]_i_2_n_5\ : STD_LOGIC;
  signal \j_fu_94[8]_i_2_n_5\ : STD_LOGIC;
  signal \j_fu_94[9]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \j_fu_94[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \j_fu_94[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \j_fu_94[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \j_fu_94[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \j_fu_94[5]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \j_fu_94[6]_i_1\ : label is "soft_lutpair3";
begin
  \axi_last_V_fu_102_reg[0]\ <= \^axi_last_v_fu_102_reg[0]\;
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \B_V_data_1_state_reg[0]\,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I5 => \^axi_last_v_fu_102_reg[0]\,
      O => s_axis_video_TREADY_int_regslice
    );
\SRL_SIG_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => stream_in_full_n,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \eol_reg_181_reg[0]_0\,
      I4 => \ap_block_pp0_stage0_11001__0\,
      O => shiftReg_ce
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCC440C44"
    )
        port map (
      I0 => ap_done_cache,
      I1 => Q(1),
      I2 => CO(0),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I4 => \ap_block_pp0_stage0_11001__0\,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"73004000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I2 => CO(0),
      I3 => Q(1),
      I4 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => CO(0),
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_5\,
      Q => ap_done_cache,
      R => SS(0)
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808A8080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => CO(0),
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      O => ap_rst_n_0
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF55D5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => CO(0),
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => ap_loop_init_int,
      O => ap_loop_init_int_i_1_n_5
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_5,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_V_fu_98[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => \^axi_last_v_fu_102_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \ap_block_pp0_stage0_11001__0\,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(0)
    );
\axi_data_V_fu_98[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000440000FF47"
    )
        port map (
      I0 => \eol_reg_181_reg[0]_1\,
      I1 => \ap_condition_277__0\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out,
      I3 => ap_loop_init,
      I4 => CO(0),
      I5 => sof_reg_118,
      O => \^axi_last_v_fu_102_reg[0]\
    );
\eol_reg_181[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4C4C5C4C4C4C0C4"
    )
        port map (
      I0 => ap_loop_init,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \eol_reg_181_reg[0]_0\,
      I5 => \eol_reg_181_reg[0]_1\,
      O => \eol_reg_181_reg[0]\
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => CO(0),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      O => \ap_CS_fsm_reg[5]\
    );
icmp_ln1409_fu_221_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I2 => \j_fu_94_reg[10]\(9),
      I3 => icmp_ln1409_fu_221_p2_carry(9),
      I4 => \j_fu_94_reg[10]\(10),
      I5 => icmp_ln1409_fu_221_p2_carry(10),
      O => S(3)
    );
icmp_ln1409_fu_221_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A0080AA"
    )
        port map (
      I0 => icmp_ln1409_fu_221_p2_carry_i_5_n_5,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I3 => \j_fu_94_reg[10]\(8),
      I4 => icmp_ln1409_fu_221_p2_carry(8),
      O => S(2)
    );
icmp_ln1409_fu_221_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A0080AA"
    )
        port map (
      I0 => icmp_ln1409_fu_221_p2_carry_i_6_n_5,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I3 => \j_fu_94_reg[10]\(5),
      I4 => icmp_ln1409_fu_221_p2_carry(5),
      O => S(1)
    );
icmp_ln1409_fu_221_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A0080AA"
    )
        port map (
      I0 => icmp_ln1409_fu_221_p2_carry_i_7_n_5,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I3 => \j_fu_94_reg[10]\(2),
      I4 => icmp_ln1409_fu_221_p2_carry(2),
      O => S(0)
    );
icmp_ln1409_fu_221_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I2 => \j_fu_94_reg[10]\(6),
      I3 => icmp_ln1409_fu_221_p2_carry(6),
      I4 => \j_fu_94_reg[10]\(7),
      I5 => icmp_ln1409_fu_221_p2_carry(7),
      O => icmp_ln1409_fu_221_p2_carry_i_5_n_5
    );
icmp_ln1409_fu_221_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I2 => \j_fu_94_reg[10]\(3),
      I3 => icmp_ln1409_fu_221_p2_carry(3),
      I4 => \j_fu_94_reg[10]\(4),
      I5 => icmp_ln1409_fu_221_p2_carry(4),
      O => icmp_ln1409_fu_221_p2_carry_i_6_n_5
    );
icmp_ln1409_fu_221_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I2 => \j_fu_94_reg[10]\(0),
      I3 => icmp_ln1409_fu_221_p2_carry(0),
      I4 => \j_fu_94_reg[10]\(1),
      I5 => icmp_ln1409_fu_221_p2_carry(1),
      O => icmp_ln1409_fu_221_p2_carry_i_7_n_5
    );
\icmp_ln1409_reg_385[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => CO(0),
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => \eol_reg_181_reg[0]_0\,
      O => \icmp_ln1409_reg_385_reg[0]\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => \eol_reg_181_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => Q(1),
      I4 => stream_in_full_n,
      O => \icmp_ln1409_reg_385_reg[0]_0\
    );
\j_fu_94[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_94_reg[10]\(0),
      O => \j_fu_94_reg[8]\(0)
    );
\j_fu_94[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => CO(0),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      O => SR(0)
    );
\j_fu_94[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => CO(0),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I2 => \ap_block_pp0_stage0_11001__0\,
      O => E(0)
    );
\j_fu_94[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \j_fu_94_reg[10]\(8),
      I1 => \j_fu_94[10]_i_5_n_5\,
      I2 => \j_fu_94_reg[10]\(9),
      I3 => ap_loop_init_int,
      I4 => \j_fu_94_reg[10]\(10),
      O => \j_fu_94_reg[8]\(10)
    );
\j_fu_94[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808FF0808"
    )
        port map (
      I0 => \^axi_last_v_fu_102_reg[0]\,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I2 => s_axis_video_TVALID_int_regslice,
      I3 => stream_in_full_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \eol_reg_181_reg[0]_0\,
      O => \ap_block_pp0_stage0_11001__0\
    );
\j_fu_94[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => \j_fu_94_reg[10]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I3 => \j_fu_94_reg[10]\(5),
      I4 => \j_fu_94[8]_i_2_n_5\,
      I5 => \j_fu_94_reg[10]\(6),
      O => \j_fu_94[10]_i_5_n_5\
    );
\j_fu_94[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \j_fu_94_reg[10]\(0),
      I1 => ap_loop_init_int,
      I2 => \j_fu_94_reg[10]\(1),
      O => \j_fu_94_reg[8]\(1)
    );
\j_fu_94[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \j_fu_94_reg[10]\(0),
      I1 => \j_fu_94_reg[10]\(1),
      I2 => ap_loop_init_int,
      I3 => \j_fu_94_reg[10]\(2),
      O => \j_fu_94_reg[8]\(2)
    );
\j_fu_94[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \j_fu_94_reg[10]\(1),
      I1 => \j_fu_94_reg[10]\(0),
      I2 => \j_fu_94_reg[10]\(2),
      I3 => ap_loop_init_int,
      I4 => \j_fu_94_reg[10]\(3),
      O => \j_fu_94_reg[8]\(3)
    );
\j_fu_94[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \j_fu_94_reg[10]\(2),
      I1 => \j_fu_94_reg[10]\(0),
      I2 => \j_fu_94_reg[10]\(1),
      I3 => \j_fu_94_reg[10]\(3),
      I4 => ap_loop_init,
      I5 => \j_fu_94_reg[10]\(4),
      O => \j_fu_94_reg[8]\(4)
    );
\j_fu_94[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \j_fu_94[6]_i_2_n_5\,
      I1 => \j_fu_94_reg[10]\(4),
      I2 => ap_loop_init_int,
      I3 => \j_fu_94_reg[10]\(5),
      O => \j_fu_94_reg[8]\(5)
    );
\j_fu_94[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \j_fu_94_reg[10]\(4),
      I1 => \j_fu_94[6]_i_2_n_5\,
      I2 => \j_fu_94_reg[10]\(5),
      I3 => ap_loop_init_int,
      I4 => \j_fu_94_reg[10]\(6),
      O => \j_fu_94_reg[8]\(6)
    );
\j_fu_94[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000000000000"
    )
        port map (
      I0 => \j_fu_94_reg[10]\(3),
      I1 => \j_fu_94_reg[10]\(1),
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I4 => \j_fu_94_reg[10]\(0),
      I5 => \j_fu_94_reg[10]\(2),
      O => \j_fu_94[6]_i_2_n_5\
    );
\j_fu_94[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \j_fu_94_reg[10]\(5),
      I1 => \j_fu_94[8]_i_2_n_5\,
      I2 => \j_fu_94_reg[10]\(6),
      I3 => ap_loop_init_int,
      I4 => \j_fu_94_reg[10]\(7),
      O => \j_fu_94_reg[8]\(7)
    );
\j_fu_94[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \j_fu_94_reg[10]\(6),
      I1 => \j_fu_94[8]_i_2_n_5\,
      I2 => \j_fu_94_reg[10]\(5),
      I3 => \j_fu_94_reg[10]\(7),
      I4 => ap_loop_init,
      I5 => \j_fu_94_reg[10]\(8),
      O => \j_fu_94_reg[8]\(8)
    );
\j_fu_94[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \j_fu_94_reg[10]\(4),
      I1 => \j_fu_94_reg[10]\(2),
      I2 => \j_fu_94_reg[10]\(0),
      I3 => ap_loop_init,
      I4 => \j_fu_94_reg[10]\(1),
      I5 => \j_fu_94_reg[10]\(3),
      O => \j_fu_94[8]_i_2_n_5\
    );
\j_fu_94[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      O => ap_loop_init
    );
\j_fu_94[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \j_fu_94_reg[10]\(7),
      I1 => \j_fu_94[9]_i_2_n_5\,
      I2 => \j_fu_94_reg[10]\(8),
      I3 => ap_loop_init_int,
      I4 => \j_fu_94_reg[10]\(9),
      O => \j_fu_94_reg[8]\(9)
    );
\j_fu_94[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => \j_fu_94_reg[10]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I3 => \j_fu_94_reg[10]\(4),
      I4 => \j_fu_94[6]_i_2_n_5\,
      I5 => \j_fu_94_reg[10]\(5),
      O => \j_fu_94[9]_i_2_n_5\
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF400040004000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => \ap_condition_277__0\,
      I2 => Q(1),
      I3 => stream_in_full_n,
      I4 => v_hcresampler_core_U0_stream_in_read,
      I5 => stream_in_empty_n,
      O => \ap_CS_fsm_reg[6]\(0)
    );
\mOutPtr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888888888888"
    )
        port map (
      I0 => v_hcresampler_core_U0_stream_in_read,
      I1 => stream_in_empty_n,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => \ap_condition_277__0\,
      I4 => Q(1),
      I5 => stream_in_full_n,
      O => mOutPtr110_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_45 is
  port (
    ap_done_cache : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_reg1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_45 : entity is "bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_45 is
  signal \^ap_done_cache\ : STD_LOGIC;
begin
  ap_done_cache <= \^ap_done_cache\;
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00D0"
    )
        port map (
      I0 => \^ap_done_cache\,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg,
      I2 => Q(1),
      I3 => ap_done_reg1,
      I4 => Q(0),
      O => D(0)
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_reg_0,
      Q => \^ap_done_cache\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_46 is
  port (
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg_reg : out STD_LOGIC;
    axi_data_V_2_fu_801 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    \sof_reg_118_reg[0]\ : out STD_LOGIC;
    \eol_reg_181_reg[0]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_last_V_reg_80 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    sof_reg_118 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_46 : entity is "bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_46 is
  signal \B_V_data_1_state[1]_i_4_n_5\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_5\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_last_V_2_reg_132[0]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg_i_1 : label is "soft_lutpair1";
begin
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAEAAAAA"
    )
        port map (
      I0 => \B_V_data_1_state[1]_i_4_n_5\,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg,
      I2 => s_axis_video_TVALID_int_regslice,
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(4),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg_reg
    );
\B_V_data_1_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4070000000000000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg,
      I3 => axi_last_V_reg_80,
      I4 => s_axis_video_TVALID_int_regslice,
      I5 => Q(4),
      O => \B_V_data_1_state[1]_i_4_n_5\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF020"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg,
      I2 => Q(4),
      I3 => ap_done_reg1,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00D0"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg,
      I2 => Q(4),
      I3 => ap_done_reg1,
      I4 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => axi_last_V_reg_80,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out,
      O => ap_done_reg1
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out,
      I1 => ap_loop_init_int,
      I2 => axi_last_V_reg_80,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_5\,
      Q => ap_done_cache,
      R => SS(0)
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5F5F5FFF5F5F5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out,
      I2 => ap_loop_init_int,
      I3 => axi_last_V_reg_80,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg,
      I5 => s_axis_video_TVALID_int_regslice,
      O => \ap_loop_init_int_i_1__0_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_V_2_fu_80[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00080088000800"
    )
        port map (
      I0 => Q(4),
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => axi_last_V_reg_80,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out,
      O => axi_data_V_2_fu_801
    );
\axi_data_V_2_fu_80[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(4),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out,
      O => \ap_CS_fsm_reg[9]\
    );
\axi_last_V_2_reg_132[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F020"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg,
      I2 => Q(4),
      I3 => ap_done_reg1,
      O => ap_NS_fsm1
    );
\axi_last_V_reg_80[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F8F0B8F0F8F0"
    )
        port map (
      I0 => s_axis_video_TLAST_int_regslice,
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => axi_last_V_reg_80,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out,
      O => \B_V_data_1_state_reg[0]\
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4070"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg,
      I3 => axi_last_V_reg_80,
      I4 => Q(3),
      O => \eol_reg_181_reg[0]\
    );
\sof_reg_118[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEE00EE0EEE0EEE"
    )
        port map (
      I0 => sof_reg_118,
      I1 => Q(1),
      I2 => ap_done_reg1,
      I3 => Q(4),
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg,
      I5 => ap_done_cache,
      O => \sof_reg_118_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    FiltCoeff_1_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W is
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "FiltCoeff_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => Q(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => Q(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => Q(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => Q(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => Q(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => Q(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => Q(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => Q(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => Q(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => Q(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => Q(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => Q(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => Q(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => Q(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => Q(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => Q(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_10 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    FiltCoeff_5_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_10 : entity is "bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_10 is
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "FiltCoeff_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => Q(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_11 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    FiltCoeff_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_11 : entity is "bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_11 is
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "FiltCoeff_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_address0(0),
      A1 => FiltCoeff_address0(1),
      A2 => FiltCoeff_address0(2),
      A3 => FiltCoeff_address0(3),
      A4 => FiltCoeff_address0(4),
      A5 => FiltCoeff_address0(5),
      D => Q(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_address0(0),
      A1 => FiltCoeff_address0(1),
      A2 => FiltCoeff_address0(2),
      A3 => FiltCoeff_address0(3),
      A4 => FiltCoeff_address0(4),
      A5 => FiltCoeff_address0(5),
      D => Q(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_address0(0),
      A1 => FiltCoeff_address0(1),
      A2 => FiltCoeff_address0(2),
      A3 => FiltCoeff_address0(3),
      A4 => FiltCoeff_address0(4),
      A5 => FiltCoeff_address0(5),
      D => Q(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_address0(0),
      A1 => FiltCoeff_address0(1),
      A2 => FiltCoeff_address0(2),
      A3 => FiltCoeff_address0(3),
      A4 => FiltCoeff_address0(4),
      A5 => FiltCoeff_address0(5),
      D => Q(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_address0(0),
      A1 => FiltCoeff_address0(1),
      A2 => FiltCoeff_address0(2),
      A3 => FiltCoeff_address0(3),
      A4 => FiltCoeff_address0(4),
      A5 => FiltCoeff_address0(5),
      D => Q(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_address0(0),
      A1 => FiltCoeff_address0(1),
      A2 => FiltCoeff_address0(2),
      A3 => FiltCoeff_address0(3),
      A4 => FiltCoeff_address0(4),
      A5 => FiltCoeff_address0(5),
      D => Q(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_address0(0),
      A1 => FiltCoeff_address0(1),
      A2 => FiltCoeff_address0(2),
      A3 => FiltCoeff_address0(3),
      A4 => FiltCoeff_address0(4),
      A5 => FiltCoeff_address0(5),
      D => Q(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_address0(0),
      A1 => FiltCoeff_address0(1),
      A2 => FiltCoeff_address0(2),
      A3 => FiltCoeff_address0(3),
      A4 => FiltCoeff_address0(4),
      A5 => FiltCoeff_address0(5),
      D => Q(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_address0(0),
      A1 => FiltCoeff_address0(1),
      A2 => FiltCoeff_address0(2),
      A3 => FiltCoeff_address0(3),
      A4 => FiltCoeff_address0(4),
      A5 => FiltCoeff_address0(5),
      D => Q(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_address0(0),
      A1 => FiltCoeff_address0(1),
      A2 => FiltCoeff_address0(2),
      A3 => FiltCoeff_address0(3),
      A4 => FiltCoeff_address0(4),
      A5 => FiltCoeff_address0(5),
      D => Q(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_address0(0),
      A1 => FiltCoeff_address0(1),
      A2 => FiltCoeff_address0(2),
      A3 => FiltCoeff_address0(3),
      A4 => FiltCoeff_address0(4),
      A5 => FiltCoeff_address0(5),
      D => Q(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_address0(0),
      A1 => FiltCoeff_address0(1),
      A2 => FiltCoeff_address0(2),
      A3 => FiltCoeff_address0(3),
      A4 => FiltCoeff_address0(4),
      A5 => FiltCoeff_address0(5),
      D => Q(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_address0(0),
      A1 => FiltCoeff_address0(1),
      A2 => FiltCoeff_address0(2),
      A3 => FiltCoeff_address0(3),
      A4 => FiltCoeff_address0(4),
      A5 => FiltCoeff_address0(5),
      D => Q(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_address0(0),
      A1 => FiltCoeff_address0(1),
      A2 => FiltCoeff_address0(2),
      A3 => FiltCoeff_address0(3),
      A4 => FiltCoeff_address0(4),
      A5 => FiltCoeff_address0(5),
      D => Q(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_address0(0),
      A1 => FiltCoeff_address0(1),
      A2 => FiltCoeff_address0(2),
      A3 => FiltCoeff_address0(3),
      A4 => FiltCoeff_address0(4),
      A5 => FiltCoeff_address0(5),
      D => Q(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_address0(0),
      A1 => FiltCoeff_address0(1),
      A2 => FiltCoeff_address0(2),
      A3 => FiltCoeff_address0(3),
      A4 => FiltCoeff_address0(4),
      A5 => FiltCoeff_address0(5),
      D => Q(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_7 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    FiltCoeff_2_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_7 : entity is "bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_7 is
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "FiltCoeff_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => Q(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => Q(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => Q(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => Q(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => Q(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => Q(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => Q(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => Q(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => Q(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => Q(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => Q(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => Q(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => Q(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => Q(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => Q(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => Q(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_8 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    FiltCoeff_3_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_8 : entity is "bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_8 is
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "FiltCoeff_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => Q(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => Q(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => Q(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => Q(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => Q(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => Q(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => Q(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => Q(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => Q(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => Q(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => Q(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => Q(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => Q(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => Q(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => Q(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => Q(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_9 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    FiltCoeff_4_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_9 : entity is "bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_9 is
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "FiltCoeff_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => Q(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => Q(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => Q(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => Q(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => Q(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => Q(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => Q(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => Q(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => Q(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => Q(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => Q(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => Q(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => Q(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => Q(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => Q(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => Q(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    FiltCoeff_ce0 : out STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 : in STD_LOGIC;
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_reg_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_7 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0 is
  signal \^filtcoeff_ce0\ : STD_LOGIC;
  signal tmp_2_fu_521_p7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  FiltCoeff_ce0 <= \^filtcoeff_ce0\;
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => tmp_2_fu_521_p7(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => p_reg_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^filtcoeff_ce0\,
      CEB2 => p_reg_reg_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_0,
      CEP => p_reg_reg_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F202020"
    )
        port map (
      I0 => p_reg_reg_1,
      I1 => p_reg_reg_2,
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
      O => \^filtcoeff_ce0\
    );
\p_reg_reg_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_3(7),
      I1 => p_reg_reg_4(7),
      I2 => p_reg_reg_5(1),
      I3 => p_reg_reg_5(0),
      I4 => p_reg_reg_6(7),
      I5 => p_reg_reg_7(7),
      O => tmp_2_fu_521_p7(7)
    );
\p_reg_reg_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_3(6),
      I1 => p_reg_reg_4(6),
      I2 => p_reg_reg_5(1),
      I3 => p_reg_reg_5(0),
      I4 => p_reg_reg_6(6),
      I5 => p_reg_reg_7(6),
      O => tmp_2_fu_521_p7(6)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_3(5),
      I1 => p_reg_reg_4(5),
      I2 => p_reg_reg_5(1),
      I3 => p_reg_reg_5(0),
      I4 => p_reg_reg_6(5),
      I5 => p_reg_reg_7(5),
      O => tmp_2_fu_521_p7(5)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_3(4),
      I1 => p_reg_reg_4(4),
      I2 => p_reg_reg_5(1),
      I3 => p_reg_reg_5(0),
      I4 => p_reg_reg_6(4),
      I5 => p_reg_reg_7(4),
      O => tmp_2_fu_521_p7(4)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_3(3),
      I1 => p_reg_reg_4(3),
      I2 => p_reg_reg_5(1),
      I3 => p_reg_reg_5(0),
      I4 => p_reg_reg_6(3),
      I5 => p_reg_reg_7(3),
      O => tmp_2_fu_521_p7(3)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_3(2),
      I1 => p_reg_reg_4(2),
      I2 => p_reg_reg_5(1),
      I3 => p_reg_reg_5(0),
      I4 => p_reg_reg_6(2),
      I5 => p_reg_reg_7(2),
      O => tmp_2_fu_521_p7(2)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_3(1),
      I1 => p_reg_reg_4(1),
      I2 => p_reg_reg_5(1),
      I3 => p_reg_reg_5(0),
      I4 => p_reg_reg_6(1),
      I5 => p_reg_reg_7(1),
      O => tmp_2_fu_521_p7(1)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_3(0),
      I1 => p_reg_reg_4(0),
      I2 => p_reg_reg_5(1),
      I3 => p_reg_reg_5(0),
      I4 => p_reg_reg_6(0),
      I5 => p_reg_reg_7(0),
      O => tmp_2_fu_521_p7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_35 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    FiltCoeff_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_reg_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_35 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_35 is
  signal tmp_6_fu_431_p7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => tmp_6_fu_431_p7(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => p_reg_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_ce0,
      CEB2 => p_reg_reg_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_0,
      CEP => p_reg_reg_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_1(7),
      I1 => p_reg_reg_2(7),
      I2 => p_reg_reg_3(1),
      I3 => p_reg_reg_3(0),
      I4 => p_reg_reg_4(7),
      I5 => p_reg_reg_5(7),
      O => tmp_6_fu_431_p7(7)
    );
\p_reg_reg_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_1(6),
      I1 => p_reg_reg_2(6),
      I2 => p_reg_reg_3(1),
      I3 => p_reg_reg_3(0),
      I4 => p_reg_reg_4(6),
      I5 => p_reg_reg_5(6),
      O => tmp_6_fu_431_p7(6)
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_1(5),
      I1 => p_reg_reg_2(5),
      I2 => p_reg_reg_3(1),
      I3 => p_reg_reg_3(0),
      I4 => p_reg_reg_4(5),
      I5 => p_reg_reg_5(5),
      O => tmp_6_fu_431_p7(5)
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_1(4),
      I1 => p_reg_reg_2(4),
      I2 => p_reg_reg_3(1),
      I3 => p_reg_reg_3(0),
      I4 => p_reg_reg_4(4),
      I5 => p_reg_reg_5(4),
      O => tmp_6_fu_431_p7(4)
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_1(3),
      I1 => p_reg_reg_2(3),
      I2 => p_reg_reg_3(1),
      I3 => p_reg_reg_3(0),
      I4 => p_reg_reg_4(3),
      I5 => p_reg_reg_5(3),
      O => tmp_6_fu_431_p7(3)
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_1(2),
      I1 => p_reg_reg_2(2),
      I2 => p_reg_reg_3(1),
      I3 => p_reg_reg_3(0),
      I4 => p_reg_reg_4(2),
      I5 => p_reg_reg_5(2),
      O => tmp_6_fu_431_p7(2)
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_1(1),
      I1 => p_reg_reg_2(1),
      I2 => p_reg_reg_3(1),
      I3 => p_reg_reg_3(0),
      I4 => p_reg_reg_4(1),
      I5 => p_reg_reg_5(1),
      O => tmp_6_fu_431_p7(1)
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_1(0),
      I1 => p_reg_reg_2(0),
      I2 => p_reg_reg_3(1),
      I3 => p_reg_reg_3(0),
      I4 => p_reg_reg_4(0),
      I5 => p_reg_reg_5(0),
      O => tmp_6_fu_431_p7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_36 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    FiltCoeff_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_reg_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_36 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_36 is
  signal lhs_fu_341_p7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => lhs_fu_341_p7(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => p_reg_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_ce0,
      CEB2 => p_reg_reg_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_0,
      CEP => p_reg_reg_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_1(7),
      I1 => p_reg_reg_2(7),
      I2 => p_reg_reg_3(1),
      I3 => p_reg_reg_3(0),
      I4 => p_reg_reg_4(7),
      I5 => p_reg_reg_5(7),
      O => lhs_fu_341_p7(7)
    );
\p_reg_reg_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_1(6),
      I1 => p_reg_reg_2(6),
      I2 => p_reg_reg_3(1),
      I3 => p_reg_reg_3(0),
      I4 => p_reg_reg_4(6),
      I5 => p_reg_reg_5(6),
      O => lhs_fu_341_p7(6)
    );
\p_reg_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_1(5),
      I1 => p_reg_reg_2(5),
      I2 => p_reg_reg_3(1),
      I3 => p_reg_reg_3(0),
      I4 => p_reg_reg_4(5),
      I5 => p_reg_reg_5(5),
      O => lhs_fu_341_p7(5)
    );
\p_reg_reg_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_1(4),
      I1 => p_reg_reg_2(4),
      I2 => p_reg_reg_3(1),
      I3 => p_reg_reg_3(0),
      I4 => p_reg_reg_4(4),
      I5 => p_reg_reg_5(4),
      O => lhs_fu_341_p7(4)
    );
\p_reg_reg_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_1(3),
      I1 => p_reg_reg_2(3),
      I2 => p_reg_reg_3(1),
      I3 => p_reg_reg_3(0),
      I4 => p_reg_reg_4(3),
      I5 => p_reg_reg_5(3),
      O => lhs_fu_341_p7(3)
    );
\p_reg_reg_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_1(2),
      I1 => p_reg_reg_2(2),
      I2 => p_reg_reg_3(1),
      I3 => p_reg_reg_3(0),
      I4 => p_reg_reg_4(2),
      I5 => p_reg_reg_5(2),
      O => lhs_fu_341_p7(2)
    );
\p_reg_reg_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_1(1),
      I1 => p_reg_reg_2(1),
      I2 => p_reg_reg_3(1),
      I3 => p_reg_reg_3(0),
      I4 => p_reg_reg_4(1),
      I5 => p_reg_reg_5(1),
      O => lhs_fu_341_p7(1)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_1(0),
      I1 => p_reg_reg_2(0),
      I2 => p_reg_reg_3(1),
      I3 => p_reg_reg_3(0),
      I4 => p_reg_reg_4(0),
      I5 => p_reg_reg_5(0),
      O => lhs_fu_341_p7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    FiltCoeff_1_ce0 : out STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0 : out STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    p_reg_reg_3 : in STD_LOGIC;
    p_reg_reg_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 : in STD_LOGIC;
    p_reg_reg_5 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1 is
  signal \^filtcoeff_1_ce0\ : STD_LOGIC;
  signal \^grp_hscale_core_polyphase_pipeline_loop_width_fu_220_filtcoeff_2_ce0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  FiltCoeff_1_ce0 <= \^filtcoeff_1_ce0\;
  grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0 <= \^grp_hscale_core_polyphase_pipeline_loop_width_fu_220_filtcoeff_2_ce0\;
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_1(15),
      B(16) => p_reg_reg_1(15),
      B(15 downto 0) => p_reg_reg_1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(23),
      C(46) => p_reg_reg_2(23),
      C(45) => p_reg_reg_2(23),
      C(44) => p_reg_reg_2(23),
      C(43) => p_reg_reg_2(23),
      C(42) => p_reg_reg_2(23),
      C(41) => p_reg_reg_2(23),
      C(40) => p_reg_reg_2(23),
      C(39) => p_reg_reg_2(23),
      C(38) => p_reg_reg_2(23),
      C(37) => p_reg_reg_2(23),
      C(36) => p_reg_reg_2(23),
      C(35) => p_reg_reg_2(23),
      C(34) => p_reg_reg_2(23),
      C(33) => p_reg_reg_2(23),
      C(32) => p_reg_reg_2(23),
      C(31) => p_reg_reg_2(23),
      C(30) => p_reg_reg_2(23),
      C(29) => p_reg_reg_2(23),
      C(28) => p_reg_reg_2(23),
      C(27) => p_reg_reg_2(23),
      C(26) => p_reg_reg_2(23),
      C(25) => p_reg_reg_2(23),
      C(24) => p_reg_reg_2(23),
      C(23 downto 0) => p_reg_reg_2(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => p_reg_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^filtcoeff_1_ce0\,
      CEB2 => p_reg_reg_0,
      CEC => \^grp_hscale_core_polyphase_pipeline_loop_width_fu_220_filtcoeff_2_ce0\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_0,
      CEP => p_reg_reg_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F202020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => p_reg_reg_3,
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
      O => \^filtcoeff_1_ce0\
    );
\p_reg_reg_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_reg_reg_5,
      I1 => p_reg_reg_3,
      O => \^grp_hscale_core_polyphase_pipeline_loop_width_fu_220_filtcoeff_2_ce0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_33 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    FiltCoeff_1_ce0 : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_33 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_33 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_1(15),
      B(16) => p_reg_reg_1(15),
      B(15 downto 0) => p_reg_reg_1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(23),
      C(46) => p_reg_reg_2(23),
      C(45) => p_reg_reg_2(23),
      C(44) => p_reg_reg_2(23),
      C(43) => p_reg_reg_2(23),
      C(42) => p_reg_reg_2(23),
      C(41) => p_reg_reg_2(23),
      C(40) => p_reg_reg_2(23),
      C(39) => p_reg_reg_2(23),
      C(38) => p_reg_reg_2(23),
      C(37) => p_reg_reg_2(23),
      C(36) => p_reg_reg_2(23),
      C(35) => p_reg_reg_2(23),
      C(34) => p_reg_reg_2(23),
      C(33) => p_reg_reg_2(23),
      C(32) => p_reg_reg_2(23),
      C(31) => p_reg_reg_2(23),
      C(30) => p_reg_reg_2(23),
      C(29) => p_reg_reg_2(23),
      C(28) => p_reg_reg_2(23),
      C(27) => p_reg_reg_2(23),
      C(26) => p_reg_reg_2(23),
      C(25) => p_reg_reg_2(23),
      C(24) => p_reg_reg_2(23),
      C(23 downto 0) => p_reg_reg_2(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => p_reg_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_1_ce0,
      CEB2 => p_reg_reg_0,
      CEC => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_0,
      CEP => p_reg_reg_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_34 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    FiltCoeff_1_ce0 : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_34 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_34 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_1(15),
      B(16) => p_reg_reg_1(15),
      B(15 downto 0) => p_reg_reg_1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(23),
      C(46) => p_reg_reg_2(23),
      C(45) => p_reg_reg_2(23),
      C(44) => p_reg_reg_2(23),
      C(43) => p_reg_reg_2(23),
      C(42) => p_reg_reg_2(23),
      C(41) => p_reg_reg_2(23),
      C(40) => p_reg_reg_2(23),
      C(39) => p_reg_reg_2(23),
      C(38) => p_reg_reg_2(23),
      C(37) => p_reg_reg_2(23),
      C(36) => p_reg_reg_2(23),
      C(35) => p_reg_reg_2(23),
      C(34) => p_reg_reg_2(23),
      C(33) => p_reg_reg_2(23),
      C(32) => p_reg_reg_2(23),
      C(31) => p_reg_reg_2(23),
      C(30) => p_reg_reg_2(23),
      C(29) => p_reg_reg_2(23),
      C(28) => p_reg_reg_2(23),
      C(27) => p_reg_reg_2(23),
      C(26) => p_reg_reg_2(23),
      C(25) => p_reg_reg_2(23),
      C(24) => p_reg_reg_2(23),
      C(23 downto 0) => p_reg_reg_2(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => p_reg_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_1_ce0,
      CEB2 => p_reg_reg_0,
      CEC => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_0,
      CEP => p_reg_reg_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    FiltCoeff_2_ce0 : out STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0 : out STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    p_reg_reg_3 : in STD_LOGIC;
    p_reg_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 : in STD_LOGIC;
    p_reg_reg_5 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2 is
  signal \^filtcoeff_2_ce0\ : STD_LOGIC;
  signal \^grp_hscale_core_polyphase_pipeline_loop_width_fu_220_filtcoeff_3_ce0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  FiltCoeff_2_ce0 <= \^filtcoeff_2_ce0\;
  grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0 <= \^grp_hscale_core_polyphase_pipeline_loop_width_fu_220_filtcoeff_3_ce0\;
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_1(15),
      B(16) => p_reg_reg_1(15),
      B(15 downto 0) => p_reg_reg_1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(24),
      C(46) => p_reg_reg_2(24),
      C(45) => p_reg_reg_2(24),
      C(44) => p_reg_reg_2(24),
      C(43) => p_reg_reg_2(24),
      C(42) => p_reg_reg_2(24),
      C(41) => p_reg_reg_2(24),
      C(40) => p_reg_reg_2(24),
      C(39) => p_reg_reg_2(24),
      C(38) => p_reg_reg_2(24),
      C(37) => p_reg_reg_2(24),
      C(36) => p_reg_reg_2(24),
      C(35) => p_reg_reg_2(24),
      C(34) => p_reg_reg_2(24),
      C(33) => p_reg_reg_2(24),
      C(32) => p_reg_reg_2(24),
      C(31) => p_reg_reg_2(24),
      C(30) => p_reg_reg_2(24),
      C(29) => p_reg_reg_2(24),
      C(28) => p_reg_reg_2(24),
      C(27) => p_reg_reg_2(24),
      C(26) => p_reg_reg_2(24),
      C(25) => p_reg_reg_2(24),
      C(24 downto 0) => p_reg_reg_2(24 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => p_reg_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^filtcoeff_2_ce0\,
      CEB2 => p_reg_reg_0,
      CEC => \^grp_hscale_core_polyphase_pipeline_loop_width_fu_220_filtcoeff_3_ce0\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_0,
      CEP => p_reg_reg_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F202020"
    )
        port map (
      I0 => p_reg_reg_3,
      I1 => p_reg_reg_4,
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
      O => \^filtcoeff_2_ce0\
    );
\p_reg_reg_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_reg_reg_5,
      I1 => p_reg_reg_4,
      O => \^grp_hscale_core_polyphase_pipeline_loop_width_fu_220_filtcoeff_3_ce0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_31 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    FiltCoeff_2_ce0 : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_31 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_31 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_1(15),
      B(16) => p_reg_reg_1(15),
      B(15 downto 0) => p_reg_reg_1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(24),
      C(46) => p_reg_reg_2(24),
      C(45) => p_reg_reg_2(24),
      C(44) => p_reg_reg_2(24),
      C(43) => p_reg_reg_2(24),
      C(42) => p_reg_reg_2(24),
      C(41) => p_reg_reg_2(24),
      C(40) => p_reg_reg_2(24),
      C(39) => p_reg_reg_2(24),
      C(38) => p_reg_reg_2(24),
      C(37) => p_reg_reg_2(24),
      C(36) => p_reg_reg_2(24),
      C(35) => p_reg_reg_2(24),
      C(34) => p_reg_reg_2(24),
      C(33) => p_reg_reg_2(24),
      C(32) => p_reg_reg_2(24),
      C(31) => p_reg_reg_2(24),
      C(30) => p_reg_reg_2(24),
      C(29) => p_reg_reg_2(24),
      C(28) => p_reg_reg_2(24),
      C(27) => p_reg_reg_2(24),
      C(26) => p_reg_reg_2(24),
      C(25) => p_reg_reg_2(24),
      C(24 downto 0) => p_reg_reg_2(24 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => p_reg_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_2_ce0,
      CEB2 => p_reg_reg_0,
      CEC => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_0,
      CEP => p_reg_reg_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_32 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    FiltCoeff_2_ce0 : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_32 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_32 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_1(15),
      B(16) => p_reg_reg_1(15),
      B(15 downto 0) => p_reg_reg_1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(24),
      C(46) => p_reg_reg_2(24),
      C(45) => p_reg_reg_2(24),
      C(44) => p_reg_reg_2(24),
      C(43) => p_reg_reg_2(24),
      C(42) => p_reg_reg_2(24),
      C(41) => p_reg_reg_2(24),
      C(40) => p_reg_reg_2(24),
      C(39) => p_reg_reg_2(24),
      C(38) => p_reg_reg_2(24),
      C(37) => p_reg_reg_2(24),
      C(36) => p_reg_reg_2(24),
      C(35) => p_reg_reg_2(24),
      C(34) => p_reg_reg_2(24),
      C(33) => p_reg_reg_2(24),
      C(32) => p_reg_reg_2(24),
      C(31) => p_reg_reg_2(24),
      C(30) => p_reg_reg_2(24),
      C(29) => p_reg_reg_2(24),
      C(28) => p_reg_reg_2(24),
      C(27) => p_reg_reg_2(24),
      C(26) => p_reg_reg_2(24),
      C(25) => p_reg_reg_2(24),
      C(24 downto 0) => p_reg_reg_2(24 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => p_reg_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_2_ce0,
      CEB2 => p_reg_reg_0,
      CEC => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_0,
      CEP => p_reg_reg_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    FiltCoeff_3_ce0 : out STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0 : out STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_reg_reg_3 : in STD_LOGIC;
    p_reg_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 : in STD_LOGIC;
    p_reg_reg_5 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3 is
  signal \^filtcoeff_3_ce0\ : STD_LOGIC;
  signal \^grp_hscale_core_polyphase_pipeline_loop_width_fu_220_filtcoeff_4_ce0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  FiltCoeff_3_ce0 <= \^filtcoeff_3_ce0\;
  grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0 <= \^grp_hscale_core_polyphase_pipeline_loop_width_fu_220_filtcoeff_4_ce0\;
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_1(15),
      B(16) => p_reg_reg_1(15),
      B(15 downto 0) => p_reg_reg_1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(25),
      C(46) => p_reg_reg_2(25),
      C(45) => p_reg_reg_2(25),
      C(44) => p_reg_reg_2(25),
      C(43) => p_reg_reg_2(25),
      C(42) => p_reg_reg_2(25),
      C(41) => p_reg_reg_2(25),
      C(40) => p_reg_reg_2(25),
      C(39) => p_reg_reg_2(25),
      C(38) => p_reg_reg_2(25),
      C(37) => p_reg_reg_2(25),
      C(36) => p_reg_reg_2(25),
      C(35) => p_reg_reg_2(25),
      C(34) => p_reg_reg_2(25),
      C(33) => p_reg_reg_2(25),
      C(32) => p_reg_reg_2(25),
      C(31) => p_reg_reg_2(25),
      C(30) => p_reg_reg_2(25),
      C(29) => p_reg_reg_2(25),
      C(28) => p_reg_reg_2(25),
      C(27) => p_reg_reg_2(25),
      C(26) => p_reg_reg_2(25),
      C(25 downto 0) => p_reg_reg_2(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => p_reg_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^filtcoeff_3_ce0\,
      CEB2 => p_reg_reg_0,
      CEC => \^grp_hscale_core_polyphase_pipeline_loop_width_fu_220_filtcoeff_4_ce0\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_0,
      CEP => p_reg_reg_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F202020"
    )
        port map (
      I0 => p_reg_reg_3,
      I1 => p_reg_reg_4,
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
      O => \^filtcoeff_3_ce0\
    );
\p_reg_reg_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_reg_reg_5,
      I1 => p_reg_reg_4,
      O => \^grp_hscale_core_polyphase_pipeline_loop_width_fu_220_filtcoeff_4_ce0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_29 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    FiltCoeff_3_ce0 : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_29 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_29 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_1(15),
      B(16) => p_reg_reg_1(15),
      B(15 downto 0) => p_reg_reg_1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(25),
      C(46) => p_reg_reg_2(25),
      C(45) => p_reg_reg_2(25),
      C(44) => p_reg_reg_2(25),
      C(43) => p_reg_reg_2(25),
      C(42) => p_reg_reg_2(25),
      C(41) => p_reg_reg_2(25),
      C(40) => p_reg_reg_2(25),
      C(39) => p_reg_reg_2(25),
      C(38) => p_reg_reg_2(25),
      C(37) => p_reg_reg_2(25),
      C(36) => p_reg_reg_2(25),
      C(35) => p_reg_reg_2(25),
      C(34) => p_reg_reg_2(25),
      C(33) => p_reg_reg_2(25),
      C(32) => p_reg_reg_2(25),
      C(31) => p_reg_reg_2(25),
      C(30) => p_reg_reg_2(25),
      C(29) => p_reg_reg_2(25),
      C(28) => p_reg_reg_2(25),
      C(27) => p_reg_reg_2(25),
      C(26) => p_reg_reg_2(25),
      C(25 downto 0) => p_reg_reg_2(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => p_reg_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_3_ce0,
      CEB2 => p_reg_reg_0,
      CEC => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_0,
      CEP => p_reg_reg_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_30 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    FiltCoeff_3_ce0 : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_30 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_30 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_1(15),
      B(16) => p_reg_reg_1(15),
      B(15 downto 0) => p_reg_reg_1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(25),
      C(46) => p_reg_reg_2(25),
      C(45) => p_reg_reg_2(25),
      C(44) => p_reg_reg_2(25),
      C(43) => p_reg_reg_2(25),
      C(42) => p_reg_reg_2(25),
      C(41) => p_reg_reg_2(25),
      C(40) => p_reg_reg_2(25),
      C(39) => p_reg_reg_2(25),
      C(38) => p_reg_reg_2(25),
      C(37) => p_reg_reg_2(25),
      C(36) => p_reg_reg_2(25),
      C(35) => p_reg_reg_2(25),
      C(34) => p_reg_reg_2(25),
      C(33) => p_reg_reg_2(25),
      C(32) => p_reg_reg_2(25),
      C(31) => p_reg_reg_2(25),
      C(30) => p_reg_reg_2(25),
      C(29) => p_reg_reg_2(25),
      C(28) => p_reg_reg_2(25),
      C(27) => p_reg_reg_2(25),
      C(26) => p_reg_reg_2(25),
      C(25 downto 0) => p_reg_reg_2(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => p_reg_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_3_ce0,
      CEB2 => p_reg_reg_0,
      CEC => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_0,
      CEP => p_reg_reg_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    FiltCoeff_4_ce0 : out STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0 : out STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_reg_reg_3 : in STD_LOGIC;
    p_reg_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 : in STD_LOGIC;
    p_reg_reg_5 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4 is
  signal \^filtcoeff_4_ce0\ : STD_LOGIC;
  signal \^grp_hscale_core_polyphase_pipeline_loop_width_fu_220_filtcoeff_5_ce0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  FiltCoeff_4_ce0 <= \^filtcoeff_4_ce0\;
  grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0 <= \^grp_hscale_core_polyphase_pipeline_loop_width_fu_220_filtcoeff_5_ce0\;
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_1(15),
      B(16) => p_reg_reg_1(15),
      B(15 downto 0) => p_reg_reg_1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(25),
      C(46) => p_reg_reg_2(25),
      C(45) => p_reg_reg_2(25),
      C(44) => p_reg_reg_2(25),
      C(43) => p_reg_reg_2(25),
      C(42) => p_reg_reg_2(25),
      C(41) => p_reg_reg_2(25),
      C(40) => p_reg_reg_2(25),
      C(39) => p_reg_reg_2(25),
      C(38) => p_reg_reg_2(25),
      C(37) => p_reg_reg_2(25),
      C(36) => p_reg_reg_2(25),
      C(35) => p_reg_reg_2(25),
      C(34) => p_reg_reg_2(25),
      C(33) => p_reg_reg_2(25),
      C(32) => p_reg_reg_2(25),
      C(31) => p_reg_reg_2(25),
      C(30) => p_reg_reg_2(25),
      C(29) => p_reg_reg_2(25),
      C(28) => p_reg_reg_2(25),
      C(27) => p_reg_reg_2(25),
      C(26) => p_reg_reg_2(25),
      C(25 downto 0) => p_reg_reg_2(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => p_reg_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^filtcoeff_4_ce0\,
      CEB2 => p_reg_reg_0,
      CEC => \^grp_hscale_core_polyphase_pipeline_loop_width_fu_220_filtcoeff_5_ce0\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_0,
      CEP => p_reg_reg_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26 downto 0) => P(26 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F202020"
    )
        port map (
      I0 => p_reg_reg_3,
      I1 => p_reg_reg_4,
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
      O => \^filtcoeff_4_ce0\
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_reg_reg_5,
      I1 => p_reg_reg_4,
      O => \^grp_hscale_core_polyphase_pipeline_loop_width_fu_220_filtcoeff_5_ce0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_27 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    FiltCoeff_4_ce0 : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_27 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_27 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_1(15),
      B(16) => p_reg_reg_1(15),
      B(15 downto 0) => p_reg_reg_1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(25),
      C(46) => p_reg_reg_2(25),
      C(45) => p_reg_reg_2(25),
      C(44) => p_reg_reg_2(25),
      C(43) => p_reg_reg_2(25),
      C(42) => p_reg_reg_2(25),
      C(41) => p_reg_reg_2(25),
      C(40) => p_reg_reg_2(25),
      C(39) => p_reg_reg_2(25),
      C(38) => p_reg_reg_2(25),
      C(37) => p_reg_reg_2(25),
      C(36) => p_reg_reg_2(25),
      C(35) => p_reg_reg_2(25),
      C(34) => p_reg_reg_2(25),
      C(33) => p_reg_reg_2(25),
      C(32) => p_reg_reg_2(25),
      C(31) => p_reg_reg_2(25),
      C(30) => p_reg_reg_2(25),
      C(29) => p_reg_reg_2(25),
      C(28) => p_reg_reg_2(25),
      C(27) => p_reg_reg_2(25),
      C(26) => p_reg_reg_2(25),
      C(25 downto 0) => p_reg_reg_2(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => p_reg_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_4_ce0,
      CEB2 => p_reg_reg_0,
      CEC => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_0,
      CEP => p_reg_reg_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26 downto 0) => P(26 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_28 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    FiltCoeff_4_ce0 : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_28 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_28 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_1(15),
      B(16) => p_reg_reg_1(15),
      B(15 downto 0) => p_reg_reg_1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(25),
      C(46) => p_reg_reg_2(25),
      C(45) => p_reg_reg_2(25),
      C(44) => p_reg_reg_2(25),
      C(43) => p_reg_reg_2(25),
      C(42) => p_reg_reg_2(25),
      C(41) => p_reg_reg_2(25),
      C(40) => p_reg_reg_2(25),
      C(39) => p_reg_reg_2(25),
      C(38) => p_reg_reg_2(25),
      C(37) => p_reg_reg_2(25),
      C(36) => p_reg_reg_2(25),
      C(35) => p_reg_reg_2(25),
      C(34) => p_reg_reg_2(25),
      C(33) => p_reg_reg_2(25),
      C(32) => p_reg_reg_2(25),
      C(31) => p_reg_reg_2(25),
      C(30) => p_reg_reg_2(25),
      C(29) => p_reg_reg_2(25),
      C(28) => p_reg_reg_2(25),
      C(27) => p_reg_reg_2(25),
      C(26) => p_reg_reg_2(25),
      C(25 downto 0) => p_reg_reg_2(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0,
      CEA2 => p_reg_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_4_ce0,
      CEB2 => p_reg_reg_0,
      CEC => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_0,
      CEP => p_reg_reg_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26 downto 0) => P(26 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_enable_reg_pp0_iter5_reg : out STD_LOGIC;
    FiltCoeff_5_ce0 : out STD_LOGIC;
    sum_22_reg_14120 : out STD_LOGIC;
    ap_enable_reg_pp0_iter5_reg_0 : out STD_LOGIC;
    p_reg_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    p_reg_reg_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter12 : in STD_LOGIC;
    and_ln757_reg_984_pp0_iter20_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter21 : in STD_LOGIC;
    stream_scaled_full_n : in STD_LOGIC;
    icmp_ln715_reg_937_pp0_iter20_reg : in STD_LOGIC;
    \icmp_ln968_2_reg_1470_reg[0]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_4 : in STD_LOGIC;
    icmp_ln676_reg_988 : in STD_LOGIC;
    stream_upsampled_empty_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5 is
  signal \^filtcoeff_5_ce0\ : STD_LOGIC;
  signal \^p\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^ap_enable_reg_pp0_iter5_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter5_reg_0\ : STD_LOGIC;
  signal \mem_reg_i_10__0_n_5\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \^sum_22_reg_14120\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  FiltCoeff_5_ce0 <= \^filtcoeff_5_ce0\;
  P(14 downto 0) <= \^p\(14 downto 0);
  ap_enable_reg_pp0_iter5_reg <= \^ap_enable_reg_pp0_iter5_reg\;
  ap_enable_reg_pp0_iter5_reg_0 <= \^ap_enable_reg_pp0_iter5_reg_0\;
  sum_22_reg_14120 <= \^sum_22_reg_14120\;
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter5_reg_0\,
      O => \^ap_enable_reg_pp0_iter5_reg\
    );
\icmp_ln968_2_reg_1470[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \icmp_ln968_2_reg_1470_reg[0]\,
      I1 => \^p\(14),
      O => p_reg_reg_0
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => and_ln757_reg_984_pp0_iter20_reg,
      I1 => ap_enable_reg_pp0_iter21,
      I2 => stream_scaled_full_n,
      I3 => icmp_ln715_reg_937_pp0_iter20_reg,
      O => \mem_reg_i_10__0_n_5\
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_reg_reg_4,
      I2 => icmp_ln676_reg_988,
      I3 => stream_upsampled_empty_n,
      I4 => \mem_reg_i_10__0_n_5\,
      O => \^ap_enable_reg_pp0_iter5_reg_0\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_1(15),
      B(16) => p_reg_reg_1(15),
      B(15 downto 0) => p_reg_reg_1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(26),
      C(46) => p_reg_reg_2(26),
      C(45) => p_reg_reg_2(26),
      C(44) => p_reg_reg_2(26),
      C(43) => p_reg_reg_2(26),
      C(42) => p_reg_reg_2(26),
      C(41) => p_reg_reg_2(26),
      C(40) => p_reg_reg_2(26),
      C(39) => p_reg_reg_2(26),
      C(38) => p_reg_reg_2(26),
      C(37) => p_reg_reg_2(26),
      C(36) => p_reg_reg_2(26),
      C(35) => p_reg_reg_2(26),
      C(34) => p_reg_reg_2(26),
      C(33) => p_reg_reg_2(26),
      C(32) => p_reg_reg_2(26),
      C(31) => p_reg_reg_2(26),
      C(30) => p_reg_reg_2(26),
      C(29) => p_reg_reg_2(26),
      C(28) => p_reg_reg_2(26),
      C(27) => p_reg_reg_2(26),
      C(26 downto 0) => p_reg_reg_2(26 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^ap_enable_reg_pp0_iter5_reg\,
      CEA2 => \^ap_enable_reg_pp0_iter5_reg\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^filtcoeff_5_ce0\,
      CEB2 => \^ap_enable_reg_pp0_iter5_reg\,
      CEC => \^sum_22_reg_14120\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_enable_reg_pp0_iter5_reg\,
      CEP => \^ap_enable_reg_pp0_iter5_reg\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26 downto 12) => \^p\(14 downto 0),
      P(11) => p_reg_reg_n_99,
      P(10) => p_reg_reg_n_100,
      P(9) => p_reg_reg_n_101,
      P(8) => p_reg_reg_n_102,
      P(7) => p_reg_reg_n_103,
      P(6) => p_reg_reg_n_104,
      P(5) => p_reg_reg_n_105,
      P(4) => p_reg_reg_n_106,
      P(3) => p_reg_reg_n_107,
      P(2) => p_reg_reg_n_108,
      P(1) => p_reg_reg_n_109,
      P(0) => p_reg_reg_n_110,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F202020"
    )
        port map (
      I0 => p_reg_reg_3,
      I1 => \^ap_enable_reg_pp0_iter5_reg_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
      O => \^filtcoeff_5_ce0\
    );
p_reg_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter12,
      I1 => \^ap_enable_reg_pp0_iter5_reg_0\,
      O => \^sum_22_reg_14120\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_25 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    p_reg_reg_0 : out STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    FiltCoeff_5_ce0 : in STD_LOGIC;
    sum_22_reg_14120 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \icmp_ln968_1_reg_1454_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_25 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_25 is
  signal \^p\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(14 downto 0) <= \^p\(14 downto 0);
\icmp_ln968_1_reg_1454[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \icmp_ln968_1_reg_1454_reg[0]\,
      I1 => \^p\(14),
      O => p_reg_reg_0
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_2(15),
      B(16) => p_reg_reg_2(15),
      B(15 downto 0) => p_reg_reg_2(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_3(26),
      C(46) => p_reg_reg_3(26),
      C(45) => p_reg_reg_3(26),
      C(44) => p_reg_reg_3(26),
      C(43) => p_reg_reg_3(26),
      C(42) => p_reg_reg_3(26),
      C(41) => p_reg_reg_3(26),
      C(40) => p_reg_reg_3(26),
      C(39) => p_reg_reg_3(26),
      C(38) => p_reg_reg_3(26),
      C(37) => p_reg_reg_3(26),
      C(36) => p_reg_reg_3(26),
      C(35) => p_reg_reg_3(26),
      C(34) => p_reg_reg_3(26),
      C(33) => p_reg_reg_3(26),
      C(32) => p_reg_reg_3(26),
      C(31) => p_reg_reg_3(26),
      C(30) => p_reg_reg_3(26),
      C(29) => p_reg_reg_3(26),
      C(28) => p_reg_reg_3(26),
      C(27) => p_reg_reg_3(26),
      C(26 downto 0) => p_reg_reg_3(26 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_1,
      CEA2 => p_reg_reg_1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_5_ce0,
      CEB2 => p_reg_reg_1,
      CEC => sum_22_reg_14120,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_1,
      CEP => p_reg_reg_1,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26 downto 12) => \^p\(14 downto 0),
      P(11) => p_reg_reg_n_99,
      P(10) => p_reg_reg_n_100,
      P(9) => p_reg_reg_n_101,
      P(8) => p_reg_reg_n_102,
      P(7) => p_reg_reg_n_103,
      P(6) => p_reg_reg_n_104,
      P(5) => p_reg_reg_n_105,
      P(4) => p_reg_reg_n_106,
      P(3) => p_reg_reg_n_107,
      P(2) => p_reg_reg_n_108,
      P(1) => p_reg_reg_n_109,
      P(0) => p_reg_reg_n_110,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_26 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    p_reg_reg_0 : out STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    FiltCoeff_5_ce0 : in STD_LOGIC;
    sum_22_reg_14120 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \icmp_ln968_reg_1438_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_26 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_26 is
  signal \^p\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(14 downto 0) <= \^p\(14 downto 0);
\icmp_ln968_reg_1438[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \icmp_ln968_reg_1438_reg[0]\,
      I1 => \^p\(14),
      O => p_reg_reg_0
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_2(15),
      B(16) => p_reg_reg_2(15),
      B(15 downto 0) => p_reg_reg_2(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_3(26),
      C(46) => p_reg_reg_3(26),
      C(45) => p_reg_reg_3(26),
      C(44) => p_reg_reg_3(26),
      C(43) => p_reg_reg_3(26),
      C(42) => p_reg_reg_3(26),
      C(41) => p_reg_reg_3(26),
      C(40) => p_reg_reg_3(26),
      C(39) => p_reg_reg_3(26),
      C(38) => p_reg_reg_3(26),
      C(37) => p_reg_reg_3(26),
      C(36) => p_reg_reg_3(26),
      C(35) => p_reg_reg_3(26),
      C(34) => p_reg_reg_3(26),
      C(33) => p_reg_reg_3(26),
      C(32) => p_reg_reg_3(26),
      C(31) => p_reg_reg_3(26),
      C(30) => p_reg_reg_3(26),
      C(29) => p_reg_reg_3(26),
      C(28) => p_reg_reg_3(26),
      C(27) => p_reg_reg_3(26),
      C(26 downto 0) => p_reg_reg_3(26 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_1,
      CEA2 => p_reg_reg_1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_5_ce0,
      CEB2 => p_reg_reg_1,
      CEC => sum_22_reg_14120,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_1,
      CEP => p_reg_reg_1,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26 downto 12) => \^p\(14 downto 0),
      P(11) => p_reg_reg_n_99,
      P(10) => p_reg_reg_n_100,
      P(9) => p_reg_reg_n_101,
      P(8) => p_reg_reg_n_102,
      P(7) => p_reg_reg_n_103,
      P(6) => p_reg_reg_n_104,
      P(5) => p_reg_reg_n_105,
      P(4) => p_reg_reg_n_106,
      P(3) => p_reg_reg_n_107,
      P(2) => p_reg_reg_n_108,
      P(1) => p_reg_reg_n_109,
      P(0) => p_reg_reg_n_110,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_reg_ap_uint_9_s is
  port (
    xReadPos_fu_168 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    and_ln757_fu_407_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_read_reg_22_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    icmp_ln715_reg_937_pp0_iter2_reg : in STD_LOGIC;
    \xReadPos_fu_168_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_22_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_reg_ap_uint_9_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_reg_ap_uint_9_s is
  signal ap_ce_reg : STD_LOGIC;
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^p_1_in\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ArrayLoc_reg_979[0]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ArrayLoc_reg_979[1]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \PhaseH_0_reg_974[1]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \PhaseH_0_reg_974[2]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \PhaseH_0_reg_974[3]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \PhaseH_0_reg_974[4]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \PhaseH_0_reg_974[5]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \xReadPos_fu_168[0]_i_4\ : label is "soft_lutpair208";
begin
  p_1_in <= \^p_1_in\;
\ArrayLoc_reg_979[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_read_reg_22(6),
      I1 => ap_ce_reg,
      I2 => ap_return_int_reg(6),
      O => D(0)
    );
\ArrayLoc_reg_979[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_read_reg_22(7),
      I1 => ap_ce_reg,
      I2 => ap_return_int_reg(7),
      O => D(1)
    );
\PhaseH_0_reg_974[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_read_reg_22(0),
      I1 => ap_ce_reg,
      I2 => ap_return_int_reg(0),
      O => \d_read_reg_22_reg[5]_0\(0)
    );
\PhaseH_0_reg_974[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_read_reg_22(1),
      I1 => ap_ce_reg,
      I2 => ap_return_int_reg(1),
      O => \d_read_reg_22_reg[5]_0\(1)
    );
\PhaseH_0_reg_974[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_read_reg_22(2),
      I1 => ap_ce_reg,
      I2 => ap_return_int_reg(2),
      O => \d_read_reg_22_reg[5]_0\(2)
    );
\PhaseH_0_reg_974[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_read_reg_22(3),
      I1 => ap_ce_reg,
      I2 => ap_return_int_reg(3),
      O => \d_read_reg_22_reg[5]_0\(3)
    );
\PhaseH_0_reg_974[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_read_reg_22(4),
      I1 => ap_ce_reg,
      I2 => ap_return_int_reg(4),
      O => \d_read_reg_22_reg[5]_0\(4)
    );
\PhaseH_0_reg_974[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_read_reg_22(5),
      I1 => ap_ce_reg,
      I2 => ap_return_int_reg(5),
      O => \d_read_reg_22_reg[5]_0\(5)
    );
\and_ln757_reg_984[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => d_read_reg_22(8),
      I1 => ap_ce_reg,
      I2 => CO(0),
      I3 => ap_return_int_reg(8),
      O => and_ln757_fu_407_p2
    );
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_block_pp0_stage0_subdone,
      Q => ap_ce_reg,
      R => '0'
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => d_read_reg_22(0),
      Q => ap_return_int_reg(0),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => d_read_reg_22(1),
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => d_read_reg_22(2),
      Q => ap_return_int_reg(2),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => d_read_reg_22(3),
      Q => ap_return_int_reg(3),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => d_read_reg_22(4),
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => d_read_reg_22(5),
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => d_read_reg_22(6),
      Q => ap_return_int_reg(6),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => d_read_reg_22(7),
      Q => ap_return_int_reg(7),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => d_read_reg_22(8),
      Q => ap_return_int_reg(8),
      R => '0'
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[8]_0\(0),
      Q => d_read_reg_22(0),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[8]_0\(1),
      Q => d_read_reg_22(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[8]_0\(2),
      Q => d_read_reg_22(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[8]_0\(3),
      Q => d_read_reg_22(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[8]_0\(4),
      Q => d_read_reg_22(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[8]_0\(5),
      Q => d_read_reg_22(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[8]_0\(6),
      Q => d_read_reg_22(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[8]_0\(7),
      Q => d_read_reg_22(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[8]_0\(8),
      Q => d_read_reg_22(8),
      R => '0'
    );
\xReadPos_fu_168[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln715_reg_937_pp0_iter2_reg,
      I3 => \xReadPos_fu_168_reg[0]\,
      O => xReadPos_fu_168
    );
\xReadPos_fu_168[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => ap_return_int_reg(6),
      I1 => d_read_reg_22(6),
      I2 => ap_return_int_reg(7),
      I3 => ap_ce_reg,
      I4 => d_read_reg_22(7),
      O => \^p_1_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both is
  port (
    m_axis_video_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_done : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    stream_out_422_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^m_axis_video_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_isr[0]_i_3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[0]_INST_0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[10]_INST_0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[11]_INST_0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[12]_INST_0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[13]_INST_0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[14]_INST_0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[15]_INST_0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[16]_INST_0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[17]_INST_0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[18]_INST_0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[19]_INST_0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[1]_INST_0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[20]_INST_0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[21]_INST_0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[22]_INST_0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[23]_INST_0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[2]_INST_0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[3]_INST_0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[4]_INST_0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[5]_INST_0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[6]_INST_0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[7]_INST_0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[8]_INST_0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[9]_INST_0\ : label is "soft_lutpair131";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  m_axis_video_TREADY_int_regslice <= \^m_axis_video_tready_int_regslice\;
\B_V_data_1_payload_A[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => m_axis_video_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__2_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_5\,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => Q(2),
      I1 => stream_out_422_empty_n,
      I2 => \^m_axis_video_tready_int_regslice\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => B_V_data_1_sel_wr_reg_0,
      I5 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_5\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg[1]_0\,
      I2 => \^m_axis_video_tready_int_regslice\,
      I3 => m_axis_video_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__4_n_5\
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^m_axis_video_tready_int_regslice\,
      I3 => \B_V_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_5\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^m_axis_video_tready_int_regslice\,
      R => SS(0)
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFF44444444"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_start,
      I1 => Q(0),
      I2 => \^m_axis_video_tready_int_regslice\,
      I3 => m_axis_video_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      I5 => Q(3),
      O => D(0)
    );
\ap_CS_fsm[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF888888888888"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg[7]\(0),
      I2 => \^m_axis_video_tready_int_regslice\,
      I3 => m_axis_video_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      I5 => Q(3),
      O => D(1)
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(3),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => m_axis_video_TREADY,
      I3 => \^m_axis_video_tready_int_regslice\,
      O => MultiPixStream2AXIvideo_U0_ap_done
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA0000"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_start,
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => m_axis_video_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => Q(3),
      O => internal_empty_n_reg
    );
\m_axis_video_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(0)
    );
\m_axis_video_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(10)
    );
\m_axis_video_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(11)
    );
\m_axis_video_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(12)
    );
\m_axis_video_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(13)
    );
\m_axis_video_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(14)
    );
\m_axis_video_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(15)
    );
\m_axis_video_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(16)
    );
\m_axis_video_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(17)
    );
\m_axis_video_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(18)
    );
\m_axis_video_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(19)
    );
\m_axis_video_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(1)
    );
\m_axis_video_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(20)
    );
\m_axis_video_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(21)
    );
\m_axis_video_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(22)
    );
\m_axis_video_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(23)
    );
\m_axis_video_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(2)
    );
\m_axis_video_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(3)
    );
\m_axis_video_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(4)
    );
\m_axis_video_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(5)
    );
\m_axis_video_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(6)
    );
\m_axis_video_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(7)
    );
\m_axis_video_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(8)
    );
\m_axis_video_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both_41 is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    s_axis_video_TVALID_int_regslice : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TREADY_int_regslice : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg : in STD_LOGIC;
    axi_data_V_2_fu_801 : in STD_LOGIC;
    \axi_data_V_2_fu_80_reg[0]\ : in STD_LOGIC;
    \axi_data_V_2_fu_80_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    \axi_data_V_fu_98_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both_41 : entity is "bd_3a92_hsc_0_regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both_41 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^s_axis_video_tvalid_int_regslice\ : STD_LOGIC;
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  s_axis_video_TVALID_int_regslice <= \^s_axis_video_tvalid_int_regslice\;
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^s_axis_video_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^s_axis_video_tvalid_int_regslice\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_video_TREADY_int_regslice,
      I1 => \^s_axis_video_tvalid_int_regslice\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_5\,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_5
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_5,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => s_axis_video_TREADY_int_regslice,
      I2 => s_axis_video_TVALID,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => \^s_axis_video_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1__1_n_5\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => s_axis_video_TREADY_int_regslice,
      I1 => s_axis_video_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^s_axis_video_tvalid_int_regslice\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_5\,
      Q => \^s_axis_video_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => SS(0)
    );
\axi_data_V_2_fu_80[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(0),
      O => D(0)
    );
\axi_data_V_2_fu_80[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(10),
      O => D(10)
    );
\axi_data_V_2_fu_80[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(11),
      O => D(11)
    );
\axi_data_V_2_fu_80[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(12),
      O => D(12)
    );
\axi_data_V_2_fu_80[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(13),
      O => D(13)
    );
\axi_data_V_2_fu_80[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(14),
      O => D(14)
    );
\axi_data_V_2_fu_80[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(15),
      O => D(15)
    );
\axi_data_V_2_fu_80[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(16),
      O => D(16)
    );
\axi_data_V_2_fu_80[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(17),
      O => D(17)
    );
\axi_data_V_2_fu_80[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(18),
      O => D(18)
    );
\axi_data_V_2_fu_80[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(19),
      O => D(19)
    );
\axi_data_V_2_fu_80[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(1),
      O => D(1)
    );
\axi_data_V_2_fu_80[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(20),
      O => D(20)
    );
\axi_data_V_2_fu_80[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(21),
      O => D(21)
    );
\axi_data_V_2_fu_80[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(22),
      O => D(22)
    );
\axi_data_V_2_fu_80[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => Q(0),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg,
      I2 => \^s_axis_video_tvalid_int_regslice\,
      I3 => axi_data_V_2_fu_801,
      O => E(0)
    );
\axi_data_V_2_fu_80[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(23),
      O => D(23)
    );
\axi_data_V_2_fu_80[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(2),
      O => D(2)
    );
\axi_data_V_2_fu_80[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(3),
      O => D(3)
    );
\axi_data_V_2_fu_80[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(4),
      O => D(4)
    );
\axi_data_V_2_fu_80[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(5),
      O => D(5)
    );
\axi_data_V_2_fu_80[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(6),
      O => D(6)
    );
\axi_data_V_2_fu_80[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(7),
      O => D(7)
    );
\axi_data_V_2_fu_80[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(8),
      O => D(8)
    );
\axi_data_V_2_fu_80[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      I3 => \axi_data_V_2_fu_80_reg[0]\,
      I4 => \axi_data_V_2_fu_80_reg[23]\(9),
      O => D(9)
    );
\axi_data_V_fu_98[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      I5 => \axi_data_V_fu_98_reg[23]\(0),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(0)
    );
\axi_data_V_fu_98[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      I5 => \axi_data_V_fu_98_reg[23]\(10),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(10)
    );
\axi_data_V_fu_98[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      I5 => \axi_data_V_fu_98_reg[23]\(11),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(11)
    );
\axi_data_V_fu_98[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      I5 => \axi_data_V_fu_98_reg[23]\(12),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(12)
    );
\axi_data_V_fu_98[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      I5 => \axi_data_V_fu_98_reg[23]\(13),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(13)
    );
\axi_data_V_fu_98[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      I5 => \axi_data_V_fu_98_reg[23]\(14),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(14)
    );
\axi_data_V_fu_98[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      I5 => \axi_data_V_fu_98_reg[23]\(15),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(15)
    );
\axi_data_V_fu_98[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      I5 => \axi_data_V_fu_98_reg[23]\(16),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(16)
    );
\axi_data_V_fu_98[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      I5 => \axi_data_V_fu_98_reg[23]\(17),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(17)
    );
\axi_data_V_fu_98[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      I5 => \axi_data_V_fu_98_reg[23]\(18),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(18)
    );
\axi_data_V_fu_98[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      I5 => \axi_data_V_fu_98_reg[23]\(19),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(19)
    );
\axi_data_V_fu_98[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      I5 => \axi_data_V_fu_98_reg[23]\(1),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(1)
    );
\axi_data_V_fu_98[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      I5 => \axi_data_V_fu_98_reg[23]\(20),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(20)
    );
\axi_data_V_fu_98[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      I5 => \axi_data_V_fu_98_reg[23]\(21),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(21)
    );
\axi_data_V_fu_98[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      I5 => \axi_data_V_fu_98_reg[23]\(22),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(22)
    );
\axi_data_V_fu_98[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      I5 => \axi_data_V_fu_98_reg[23]\(23),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(23)
    );
\axi_data_V_fu_98[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      I5 => \axi_data_V_fu_98_reg[23]\(2),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(2)
    );
\axi_data_V_fu_98[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      I5 => \axi_data_V_fu_98_reg[23]\(3),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(3)
    );
\axi_data_V_fu_98[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      I5 => \axi_data_V_fu_98_reg[23]\(4),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(4)
    );
\axi_data_V_fu_98[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      I5 => \axi_data_V_fu_98_reg[23]\(5),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(5)
    );
\axi_data_V_fu_98[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      I5 => \axi_data_V_fu_98_reg[23]\(6),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(6)
    );
\axi_data_V_fu_98[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      I5 => \axi_data_V_fu_98_reg[23]\(7),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(7)
    );
\axi_data_V_fu_98[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      I5 => \axi_data_V_fu_98_reg[23]\(8),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(8)
    );
\axi_data_V_fu_98[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      I5 => \axi_data_V_fu_98_reg[23]\(9),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1\ is
  port (
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    axi_last_V_reg_311 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1\ : entity is "bd_3a92_hsc_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__4_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__4\ : label is "soft_lutpair139";
begin
\B_V_data_1_payload_A[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => axi_last_V_reg_311,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__2_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__2_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => axi_last_V_reg_311,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__2_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__2_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => m_axis_video_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_5\,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_0\,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__4_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__4_n_5\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA8080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => m_axis_video_TREADY,
      I4 => \B_V_data_1_state_reg_n_5_[0]\,
      O => \B_V_data_1_state[0]_i_1__3_n_5\
    );
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => SS(0)
    );
\m_axis_video_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1_38\ is
  port (
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1_38\ : entity is "bd_3a92_hsc_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1_38\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1_38\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__3_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__3\ : label is "soft_lutpair140";
begin
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__1_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__1_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__1_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => m_axis_video_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_5\,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_0\,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__3_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__3_n_5\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA8080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => m_axis_video_TREADY,
      I4 => \B_V_data_1_state_reg_n_5_[0]\,
      O => \B_V_data_1_state[0]_i_1__2_n_5\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => SS(0)
    );
\m_axis_video_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1_42\ is
  port (
    s_axis_video_TLAST_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]_0\ : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TREADY_int_regslice : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    axi_last_V_fu_48 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    axi_last_V_2_reg_132 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1_42\ : entity is "bd_3a92_hsc_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1_42\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1_42\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
begin
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[0]\,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__0_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_video_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_5
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_5,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_5\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => s_axis_video_TREADY_int_regslice,
      I2 => s_axis_video_TVALID,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      I4 => \B_V_data_1_state_reg_n_5_[0]\,
      O => \B_V_data_1_state[0]_i_1_n_5\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => s_axis_video_TREADY_int_regslice,
      I1 => s_axis_video_TVALID,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => SS(0)
    );
\axi_last_V_fu_102[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      I1 => p_14_in,
      I2 => B_V_data_1_payload_B,
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A,
      I5 => axi_last_V_2_reg_132,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg
    );
\axi_last_V_fu_48[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg,
      I4 => s_axis_video_TVALID_int_regslice,
      I5 => axi_last_V_fu_48,
      O => \B_V_data_1_payload_B_reg[0]_0\
    );
\axi_last_V_reg_80[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => s_axis_video_TLAST_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1_43\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg1 : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TREADY_int_regslice : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1_43\ : entity is "bd_3a92_hsc_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1_43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1_43\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  signal \^ap_done_reg1\ : STD_LOGIC;
begin
  ap_done_reg1 <= \^ap_done_reg1\;
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[0]\,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_video_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_5\,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_5\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => s_axis_video_TREADY_int_regslice,
      I2 => s_axis_video_TVALID,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      I4 => \B_V_data_1_state_reg_n_5_[0]\,
      O => \B_V_data_1_state[0]_i_1__0_n_5\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => s_axis_video_TREADY_int_regslice,
      I1 => s_axis_video_TVALID,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => SS(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C88"
    )
        port map (
      I0 => \^ap_done_reg1\,
      I1 => Q(1),
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg,
      I3 => ap_done_cache,
      O => D(0)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0004000"
    )
        port map (
      I0 => B_V_data_1_sel,
      I1 => B_V_data_1_payload_A,
      I2 => s_axis_video_TVALID_int_regslice,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg,
      I4 => B_V_data_1_payload_B,
      O => \^ap_done_reg1\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88C0FFFF88C00000"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => B_V_data_1_payload_A,
      I3 => B_V_data_1_sel,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg,
      I5 => ap_done_cache,
      O => \B_V_data_1_payload_B_reg[0]_0\
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFAAAAEFFFAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      I3 => s_axis_video_TVALID_int_regslice,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg,
      I5 => B_V_data_1_payload_B,
      O => \ap_CS_fsm_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_start_for_MultiPixStream2AXIvideo_U0 is
  port (
    start_for_MultiPixStream2AXIvideo_U0_full_n : out STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_done : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    v_hcresampler_core_1_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_start_for_MultiPixStream2AXIvideo_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_start_for_MultiPixStream2AXIvideo_U0 is
  signal \^multipixstream2axivideo_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \^start_for_multipixstream2axivideo_u0_full_n\ : STD_LOGIC;
begin
  MultiPixStream2AXIvideo_U0_ap_start <= \^multipixstream2axivideo_u0_ap_start\;
  start_for_MultiPixStream2AXIvideo_U0_full_n <= \^start_for_multipixstream2axivideo_u0_full_n\;
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => MultiPixStream2AXIvideo_U0_ap_done,
      I3 => internal_empty_n_reg_0,
      I4 => \^multipixstream2axivideo_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__5_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_5\,
      Q => \^multipixstream2axivideo_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => internal_empty_n_reg_0,
      I5 => \mOutPtr_reg[1]_0\,
      O => \internal_full_n_i_1__5_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_5\,
      Q => \^start_for_multipixstream2axivideo_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^multipixstream2axivideo_u0_ap_start\,
      I1 => MultiPixStream2AXIvideo_U0_ap_done,
      I2 => start_once_reg,
      I3 => v_hcresampler_core_1_U0_ap_start,
      I4 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFF7F55150080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I2 => v_hcresampler_core_1_U0_ap_start,
      I3 => start_once_reg,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is
  port (
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg_reg : out STD_LOGIC;
    axi_data_V_2_fu_801 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \sof_reg_118_reg[0]\ : out STD_LOGIC;
    \eol_reg_181_reg[0]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    sof_reg_118 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is
  signal axi_last_V_reg_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
begin
\axi_last_V_reg_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => axi_last_V_reg_80,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_46
     port map (
      \B_V_data_1_state_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_11,
      D(1 downto 0) => D(1 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      SS(0) => SS(0),
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      axi_data_V_2_fu_801 => axi_data_V_2_fu_801,
      axi_last_V_reg_80 => axi_last_V_reg_80,
      \eol_reg_181_reg[0]\ => \eol_reg_181_reg[0]\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      sof_reg_118 => sof_reg_118,
      \sof_reg_118_reg[0]\ => \sof_reg_118_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start is
  port (
    ap_done_cache : out STD_LOGIC;
    axi_last_V_fu_48 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_last_V_2_reg_132_reg[0]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \axi_last_V_fu_48_reg[0]_0\ : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_done_reg1 : in STD_LOGIC;
    axi_last_V_2_reg_132 : in STD_LOGIC;
    ap_NS_fsm1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start is
  signal \^axi_last_v_fu_48\ : STD_LOGIC;
begin
  axi_last_V_fu_48 <= \^axi_last_v_fu_48\;
\axi_last_V_2_reg_132[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => axi_last_V_2_reg_132,
      I1 => Q(2),
      I2 => \^axi_last_v_fu_48\,
      I3 => ap_NS_fsm1,
      O => \axi_last_V_2_reg_132_reg[0]\
    );
\axi_last_V_fu_48_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_V_fu_48_reg[0]_0\,
      Q => \^axi_last_v_fu_48\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_45
     port map (
      D(0) => D(0),
      Q(1 downto 0) => Q(1 downto 0),
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_done_reg1 => ap_done_reg1,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_width is
  port (
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out : out STD_LOGIC;
    s_axis_video_TREADY_int_regslice : out STD_LOGIC;
    p_14_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_V_fu_98_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    \icmp_ln1409_reg_385_reg[0]_0\ : out STD_LOGIC;
    \axi_last_V_fu_102_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg : in STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    stream_in_full_n : in STD_LOGIC;
    sof_reg_118 : in STD_LOGIC;
    icmp_ln1409_fu_221_p2_carry_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\ : in STD_LOGIC;
    \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\ : in STD_LOGIC;
    v_hcresampler_core_U0_stream_in_read : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    \axi_data_V_fu_98_reg[23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_width is
  signal \ap_condition_277__0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \^axi_data_v_fu_98_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_last_V_fu_102_reg_n_5_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal \^grp_axivideo2multipixstream_pipeline_loop_width_fu_164_eol_out\ : STD_LOGIC;
  signal icmp_ln1409_fu_221_p2 : STD_LOGIC;
  signal icmp_ln1409_fu_221_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1409_fu_221_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln1409_fu_221_p2_carry_n_8 : STD_LOGIC;
  signal \icmp_ln1409_reg_385_reg_n_5_[0]\ : STD_LOGIC;
  signal j_4_fu_227_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_fu_94 : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[0]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[10]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[1]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[2]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[3]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[4]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[8]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln1409_fu_221_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][11]_srl16_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][12]_srl16_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][13]_srl16_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][14]_srl16_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][15]_srl16_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][1]_srl16_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][2]_srl16_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][3]_srl16_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][4]_srl16_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][5]_srl16_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][6]_srl16_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][7]_srl16_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][9]_srl16_i_1\ : label is "soft_lutpair7";
begin
  \axi_data_V_fu_98_reg[23]_0\(23 downto 0) <= \^axi_data_v_fu_98_reg[23]_0\(23 downto 0);
  grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out <= \^grp_axivideo2multipixstream_pipeline_loop_width_fu_164_eol_out\;
\SRL_SIG_reg[15][0]_srl16_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(0),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(16),
      O => \in\(0)
    );
\SRL_SIG_reg[15][10]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(10),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(2),
      O => \in\(10)
    );
\SRL_SIG_reg[15][11]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(11),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(3),
      O => \in\(11)
    );
\SRL_SIG_reg[15][12]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(12),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(4),
      O => \in\(12)
    );
\SRL_SIG_reg[15][13]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(13),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(5),
      O => \in\(13)
    );
\SRL_SIG_reg[15][14]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(14),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(6),
      O => \in\(14)
    );
\SRL_SIG_reg[15][15]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(15),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(7),
      O => \in\(15)
    );
\SRL_SIG_reg[15][16]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(16),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(8),
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(17),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(9),
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(18),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(10),
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(19),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(11),
      O => \in\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(1),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(17),
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(20),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(12),
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(21),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(13),
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(22),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(14),
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(23),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(15),
      O => \in\(23)
    );
\SRL_SIG_reg[15][2]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(2),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(18),
      O => \in\(2)
    );
\SRL_SIG_reg[15][3]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(3),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(19),
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(4),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(20),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(5),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(21),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(6),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(22),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(7),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(23),
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(8),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(0),
      O => \in\(8)
    );
\SRL_SIG_reg[15][9]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^axi_data_v_fu_98_reg[23]_0\(9),
      I1 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\,
      I2 => \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\,
      I3 => \^axi_data_v_fu_98_reg[23]_0\(1),
      O => \in\(9)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\axi_data_V_fu_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(0),
      Q => \^axi_data_v_fu_98_reg[23]_0\(0),
      R => '0'
    );
\axi_data_V_fu_98_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(10),
      Q => \^axi_data_v_fu_98_reg[23]_0\(10),
      R => '0'
    );
\axi_data_V_fu_98_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(11),
      Q => \^axi_data_v_fu_98_reg[23]_0\(11),
      R => '0'
    );
\axi_data_V_fu_98_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(12),
      Q => \^axi_data_v_fu_98_reg[23]_0\(12),
      R => '0'
    );
\axi_data_V_fu_98_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(13),
      Q => \^axi_data_v_fu_98_reg[23]_0\(13),
      R => '0'
    );
\axi_data_V_fu_98_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(14),
      Q => \^axi_data_v_fu_98_reg[23]_0\(14),
      R => '0'
    );
\axi_data_V_fu_98_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(15),
      Q => \^axi_data_v_fu_98_reg[23]_0\(15),
      R => '0'
    );
\axi_data_V_fu_98_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(16),
      Q => \^axi_data_v_fu_98_reg[23]_0\(16),
      R => '0'
    );
\axi_data_V_fu_98_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(17),
      Q => \^axi_data_v_fu_98_reg[23]_0\(17),
      R => '0'
    );
\axi_data_V_fu_98_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(18),
      Q => \^axi_data_v_fu_98_reg[23]_0\(18),
      R => '0'
    );
\axi_data_V_fu_98_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(19),
      Q => \^axi_data_v_fu_98_reg[23]_0\(19),
      R => '0'
    );
\axi_data_V_fu_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(1),
      Q => \^axi_data_v_fu_98_reg[23]_0\(1),
      R => '0'
    );
\axi_data_V_fu_98_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(20),
      Q => \^axi_data_v_fu_98_reg[23]_0\(20),
      R => '0'
    );
\axi_data_V_fu_98_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(21),
      Q => \^axi_data_v_fu_98_reg[23]_0\(21),
      R => '0'
    );
\axi_data_V_fu_98_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(22),
      Q => \^axi_data_v_fu_98_reg[23]_0\(22),
      R => '0'
    );
\axi_data_V_fu_98_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(23),
      Q => \^axi_data_v_fu_98_reg[23]_0\(23),
      R => '0'
    );
\axi_data_V_fu_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(2),
      Q => \^axi_data_v_fu_98_reg[23]_0\(2),
      R => '0'
    );
\axi_data_V_fu_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(3),
      Q => \^axi_data_v_fu_98_reg[23]_0\(3),
      R => '0'
    );
\axi_data_V_fu_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(4),
      Q => \^axi_data_v_fu_98_reg[23]_0\(4),
      R => '0'
    );
\axi_data_V_fu_98_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(5),
      Q => \^axi_data_v_fu_98_reg[23]_0\(5),
      R => '0'
    );
\axi_data_V_fu_98_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(6),
      Q => \^axi_data_v_fu_98_reg[23]_0\(6),
      R => '0'
    );
\axi_data_V_fu_98_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(7),
      Q => \^axi_data_v_fu_98_reg[23]_0\(7),
      R => '0'
    );
\axi_data_V_fu_98_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(8),
      Q => \^axi_data_v_fu_98_reg[23]_0\(8),
      R => '0'
    );
\axi_data_V_fu_98_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_98_reg[23]_1\(9),
      Q => \^axi_data_v_fu_98_reg[23]_0\(9),
      R => '0'
    );
\axi_last_V_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_last_V_fu_102_reg[0]_0\,
      Q => \axi_last_V_fu_102_reg_n_5_[0]\,
      R => '0'
    );
\eol_reg_181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_164_eol_out\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_44
     port map (
      \B_V_data_1_state_reg[0]\ => \B_V_data_1_state_reg[0]\,
      CO(0) => icmp_ln1409_fu_221_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => j_fu_94,
      Q(2 downto 0) => Q(2 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_24,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_27,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      \ap_CS_fsm_reg[6]\(0) => E(0),
      ap_clk => ap_clk,
      \ap_condition_277__0\ => \ap_condition_277__0\,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_6,
      \axi_last_V_fu_102_reg[0]\ => p_14_in,
      \eol_reg_181_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \eol_reg_181_reg[0]_0\ => \icmp_ln1409_reg_385_reg_n_5_[0]\,
      \eol_reg_181_reg[0]_1\ => \axi_last_V_fu_102_reg_n_5_[0]\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_34,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_164_eol_out\,
      icmp_ln1409_fu_221_p2_carry(10 downto 0) => icmp_ln1409_fu_221_p2_carry_0(10 downto 0),
      \icmp_ln1409_reg_385_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_29,
      \icmp_ln1409_reg_385_reg[0]_0\ => \icmp_ln1409_reg_385_reg[0]_0\,
      \j_fu_94_reg[10]\(10) => \j_fu_94_reg_n_5_[10]\,
      \j_fu_94_reg[10]\(9) => \j_fu_94_reg_n_5_[9]\,
      \j_fu_94_reg[10]\(8) => \j_fu_94_reg_n_5_[8]\,
      \j_fu_94_reg[10]\(7) => \j_fu_94_reg_n_5_[7]\,
      \j_fu_94_reg[10]\(6) => \j_fu_94_reg_n_5_[6]\,
      \j_fu_94_reg[10]\(5) => \j_fu_94_reg_n_5_[5]\,
      \j_fu_94_reg[10]\(4) => \j_fu_94_reg_n_5_[4]\,
      \j_fu_94_reg[10]\(3) => \j_fu_94_reg_n_5_[3]\,
      \j_fu_94_reg[10]\(2) => \j_fu_94_reg_n_5_[2]\,
      \j_fu_94_reg[10]\(1) => \j_fu_94_reg_n_5_[1]\,
      \j_fu_94_reg[10]\(0) => \j_fu_94_reg_n_5_[0]\,
      \j_fu_94_reg[8]\(10 downto 0) => j_4_fu_227_p2(10 downto 0),
      mOutPtr110_out => mOutPtr110_out,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      shiftReg_ce => shiftReg_ce,
      sof_reg_118 => sof_reg_118,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_full_n => stream_in_full_n,
      v_hcresampler_core_U0_stream_in_read => v_hcresampler_core_U0_stream_in_read
    );
icmp_ln1409_fu_221_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1409_fu_221_p2,
      CO(2) => icmp_ln1409_fu_221_p2_carry_n_6,
      CO(1) => icmp_ln1409_fu_221_p2_carry_n_7,
      CO(0) => icmp_ln1409_fu_221_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln1409_fu_221_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_24,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_27
    );
\icmp_ln1409_reg_385_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => \icmp_ln1409_reg_385_reg_n_5_[0]\,
      R => '0'
    );
\j_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_4_fu_227_p2(0),
      Q => \j_fu_94_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\j_fu_94_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_4_fu_227_p2(10),
      Q => \j_fu_94_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\j_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_4_fu_227_p2(1),
      Q => \j_fu_94_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\j_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_4_fu_227_p2(2),
      Q => \j_fu_94_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\j_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_4_fu_227_p2(3),
      Q => \j_fu_94_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\j_fu_94_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_4_fu_227_p2(4),
      Q => \j_fu_94_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\j_fu_94_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_4_fu_227_p2(5),
      Q => \j_fu_94_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\j_fu_94_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_4_fu_227_p2(6),
      Q => \j_fu_94_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\j_fu_94_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_4_fu_227_p2(7),
      Q => \j_fu_94_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\j_fu_94_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_4_fu_227_p2(8),
      Q => \j_fu_94_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\j_fu_94_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_4_fu_227_p2(9),
      Q => \j_fu_94_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln1409_reg_385_reg_n_5_[0]\,
      O => \ap_condition_277__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_CTRL_s_axi is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    interrupt : out STD_LOGIC;
    \int_hfltCoeff_shift0_reg[0]_0\ : out STD_LOGIC;
    \int_phasesH_shift0_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : out STD_LOGIC;
    \int_ColorMode_reg[0]_0\ : out STD_LOGIC;
    \int_ColorMode_reg[0]_1\ : out STD_LOGIC;
    \int_Height_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_WidthIn_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_WidthIn_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_WidthIn_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_WidthIn_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_WidthOut_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_WidthOut_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_WidthOut_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_WidthOut_reg[2]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_WidthIn_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_WidthIn_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_5_reg_927_pp0_iter2_reg_reg[7]__0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_5_reg_927_pp0_iter2_reg_reg[6]__0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_5_reg_927_pp0_iter2_reg_reg[10]__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready : out STD_LOGIC;
    \int_Height_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_WidthOut_reg[1]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_WidthOut_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_WidthOut_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_WidthOut_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_Height_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_ColorModeOut_reg[0]_0\ : out STD_LOGIC;
    \int_ColorModeOut_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mapComp_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_WidthOut_reg[10]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_WidthOut_reg[5]_0\ : out STD_LOGIC;
    \int_WidthOut_reg[2]_1\ : out STD_LOGIC;
    \int_Height_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_start_reg_0 : out STD_LOGIC;
    ap_sync_hscale_core_polyphase_U0_ap_ready : out STD_LOGIC;
    int_ap_start_reg_1 : out STD_LOGIC;
    Block_entry1_proc_U0_ap_return : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_start_reg_2 : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mem_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    hscale_core_polyphase_U0_hfltCoeff_ce0 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    hscale_core_polyphase_U0_phasesH_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_idle : in STD_LOGIC;
    \int_hfltCoeff_shift0_reg[0]_1\ : in STD_LOGIC;
    \int_phasesH_shift0_reg[0]_1\ : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    \icmp_ln1435_1_reg_324_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln1435_1_reg_324_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln1435_reg_319_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[6]_i_2_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[6]_i_2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_17_fu_293_p4 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init : in STD_LOGIC;
    icmp_ln653_fu_281_p2_carry_i_2_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln676_fu_423_p2_carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    icmp_ln757_fu_403_p2_carry : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_loop_exit_ready_pp0_iter20_reg_reg__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[6]_i_2__0_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_CS_fsm_reg[6]_i_2__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[6]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sig_allocacmp_i_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_last_V_fu_201_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_last_V_fu_201_p2_carry_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_sync_reg_Block_entry12_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry12_proc_U0_ap_continue : in STD_LOGIC;
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_Block_entry1_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg_0 : in STD_LOGIC;
    Block_entry1_proc_U0_ap_continue : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC;
    ap_return_preg_1 : in STD_LOGIC;
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC;
    bPassThruHcr2_dout : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_done : in STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_CTRL_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_CTRL_s_axi is
  signal \^block_entry1_proc_u0_ap_return\ : STD_LOGIC;
  signal ColorMode : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ColorModeOut : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal Height : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal \SRL_SIG_reg[3][0]_srl4_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[3][0]_srl4_i_6_n_5\ : STD_LOGIC;
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[3]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_13__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_13_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_14__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_14_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_15__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_15_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_16__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_16_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_20_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_5__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_6__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_7__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_8__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_8_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_9__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_9_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_2__0_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_2__0_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_2__0_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_2_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_4__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_4__0_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_4__0_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_4__0_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_4_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_4_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_4_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \ap_return_preg[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_return_preg[0]_i_3_n_5\ : STD_LOGIC;
  signal \ap_return_preg[0]_i_4_n_5\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_5 : STD_LOGIC;
  signal auto_restart_status_reg_n_5 : STD_LOGIC;
  signal aw_hs : STD_LOGIC;
  signal axi_last_V_fu_201_p2_carry_i_5_n_5 : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \hscale_core_polyphase_U0/TotalPixels_fu_283_p3\ : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize\ : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \hscale_core_polyphase_U0/p_v1_fu_303_p3\ : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal \icmp_ln1435_reg_319[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln1435_reg_319[0]_i_3_n_5\ : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_15_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_20_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_20_n_6 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_20_n_7 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_20_n_8 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_21_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_22_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_24_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_24_n_6 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_24_n_7 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_24_n_8 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_25_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_26_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_27_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_28_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_29_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_30_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_31_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_32_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_33_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_34_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_35_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_36_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_37_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_38_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_39_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_40_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_41_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_i_9_n_5 : STD_LOGIC;
  signal \icmp_ln757_fu_403_p2_carry__0_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln757_fu_403_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln757_fu_403_p2_carry__0_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln757_fu_403_p2_carry__0_i_8_n_5\ : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_13_n_6 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_13_n_7 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_13_n_8 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_15_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_16_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_17_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_18_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_19_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_20_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_21_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_21_n_6 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_21_n_7 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_21_n_8 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_22_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_23_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_24_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_25_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_26_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_27_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_28_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_29_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_30_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_31_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_32_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_33_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_34_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_35_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_36_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_i_37_n_5 : STD_LOGIC;
  signal int_ColorMode0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal int_ColorModeOut0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_ColorModeOut[7]_i_1_n_5\ : STD_LOGIC;
  signal \^int_colormodeout_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \int_ColorMode[7]_i_1_n_5\ : STD_LOGIC;
  signal int_Height0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_Height[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_Height[15]_i_3_n_5\ : STD_LOGIC;
  signal \^int_height_reg[13]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^int_height_reg[9]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \int_PixelRate[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[10]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[11]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[12]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[13]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[14]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[16]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[17]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[18]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[19]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[20]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[21]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[22]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[23]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[24]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[25]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[26]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[27]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[28]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[29]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[2]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[30]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[31]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[31]_i_2_n_5\ : STD_LOGIC;
  signal \int_PixelRate[3]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[4]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[5]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[6]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[7]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[8]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate[9]_i_1_n_5\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[0]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[10]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[11]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[12]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[13]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[14]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[15]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[16]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[17]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[18]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[19]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[1]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[20]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[21]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[22]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[23]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[24]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[25]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[26]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[27]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[28]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[29]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[2]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[30]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[31]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[3]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[4]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[5]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[6]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[7]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[8]\ : STD_LOGIC;
  signal \int_PixelRate_reg_n_5_[9]\ : STD_LOGIC;
  signal int_WidthIn0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_WidthIn[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_widthin_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal int_WidthOut0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_WidthOut[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_widthout_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^int_widthout_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^int_widthout_reg[5]_0\ : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_ready_i_1_n_5 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_5 : STD_LOGIC;
  signal int_auto_restart_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_2_n_5 : STD_LOGIC;
  signal int_gie_i_3_n_5 : STD_LOGIC;
  signal int_gie_i_4_n_5 : STD_LOGIC;
  signal int_gie_i_5_n_5 : STD_LOGIC;
  signal int_gie_reg_n_5 : STD_LOGIC;
  signal int_hfltCoeff_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_hfltCoeff_read : STD_LOGIC;
  signal int_hfltCoeff_read0 : STD_LOGIC;
  signal \^int_hfltcoeff_shift0_reg[0]_0\ : STD_LOGIC;
  signal int_hfltCoeff_write0 : STD_LOGIC;
  signal int_hfltCoeff_write_i_1_n_5 : STD_LOGIC;
  signal int_hfltCoeff_write_reg_n_5 : STD_LOGIC;
  signal int_ier : STD_LOGIC;
  signal \int_ier[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[0]\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[1]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal \int_isr[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr[0]_i_2_n_5\ : STD_LOGIC;
  signal \int_isr[0]_i_4_n_5\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_5\ : STD_LOGIC;
  signal int_phasesH_address1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal int_phasesH_n_10 : STD_LOGIC;
  signal int_phasesH_n_11 : STD_LOGIC;
  signal int_phasesH_n_12 : STD_LOGIC;
  signal int_phasesH_n_13 : STD_LOGIC;
  signal int_phasesH_n_14 : STD_LOGIC;
  signal int_phasesH_n_15 : STD_LOGIC;
  signal int_phasesH_n_16 : STD_LOGIC;
  signal int_phasesH_n_17 : STD_LOGIC;
  signal int_phasesH_n_18 : STD_LOGIC;
  signal int_phasesH_n_19 : STD_LOGIC;
  signal int_phasesH_n_20 : STD_LOGIC;
  signal int_phasesH_n_21 : STD_LOGIC;
  signal int_phasesH_n_22 : STD_LOGIC;
  signal int_phasesH_n_23 : STD_LOGIC;
  signal int_phasesH_n_24 : STD_LOGIC;
  signal int_phasesH_n_25 : STD_LOGIC;
  signal int_phasesH_n_26 : STD_LOGIC;
  signal int_phasesH_n_27 : STD_LOGIC;
  signal int_phasesH_n_28 : STD_LOGIC;
  signal int_phasesH_n_29 : STD_LOGIC;
  signal int_phasesH_n_30 : STD_LOGIC;
  signal int_phasesH_n_31 : STD_LOGIC;
  signal int_phasesH_n_32 : STD_LOGIC;
  signal int_phasesH_n_33 : STD_LOGIC;
  signal int_phasesH_n_34 : STD_LOGIC;
  signal int_phasesH_n_35 : STD_LOGIC;
  signal int_phasesH_n_36 : STD_LOGIC;
  signal int_phasesH_n_5 : STD_LOGIC;
  signal int_phasesH_n_6 : STD_LOGIC;
  signal int_phasesH_n_7 : STD_LOGIC;
  signal int_phasesH_n_8 : STD_LOGIC;
  signal int_phasesH_n_9 : STD_LOGIC;
  signal int_phasesH_q0 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal int_phasesH_read : STD_LOGIC;
  signal int_phasesH_read0 : STD_LOGIC;
  signal \^int_phasesh_shift0_reg[0]_0\ : STD_LOGIC;
  signal int_phasesH_write_i_1_n_5 : STD_LOGIC;
  signal int_phasesH_write_reg_n_5 : STD_LOGIC;
  signal int_task_ap_done : STD_LOGIC;
  signal int_task_ap_done_i_1_n_5 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal \loopWidth_reg_386_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \loopWidth_reg_386_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_386_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \loopWidth_reg_473_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \loopWidth_reg_473_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_473_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_24_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \rdata[0]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[31]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[31]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_3_n_5\ : STD_LOGIC;
  signal rstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rstate[0]_i_1_n_5\ : STD_LOGIC;
  signal task_ap_done : STD_LOGIC;
  signal \trunc_ln1597_reg_391_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1597_reg_391_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln1597_reg_391_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln1597_reg_391_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln1597_reg_391_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1597_reg_391_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln1597_reg_391_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln1597_reg_391_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln1597_reg_391_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1597_reg_391_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln1597_reg_391_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln1597_reg_391_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln1597_reg_478[0]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln1597_reg_478_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1597_reg_478_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln1597_reg_478_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln1597_reg_478_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln1597_reg_478_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1597_reg_478_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln1597_reg_478_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln1597_reg_478_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln1597_reg_478_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1597_reg_478_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln1597_reg_478_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln1597_reg_478_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \waddr_reg_n_5_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[10]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[11]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[12]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[13]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[14]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[7]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[8]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[9]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_5\ : STD_LOGIC;
  signal \wstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[6]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[6]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[6]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln653_fu_281_p2_carry_i_20_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln653_fu_281_p2_carry_i_24_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln757_fu_403_p2_carry_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln757_fu_403_p2_carry_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_loopWidth_reg_386_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_loopWidth_reg_473_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_6\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair56";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[6]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[6]_i_2__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[6]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[6]_i_4__0\ : label is 11;
  attribute SOFT_HLUTNM of ap_done_reg_i_1 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ap_done_reg_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_return_preg[0]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_return_preg[0]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_return_preg[0]_i_4\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of auto_restart_status_i_1 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of axi_last_V_fu_201_p2_carry_i_11 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \d_read_reg_22[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \d_read_reg_22[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \d_read_reg_22[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \d_read_reg_22[3]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \d_read_reg_22[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \d_read_reg_22[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \d_read_reg_22[6]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \d_read_reg_22[7]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \hfltCoeff_load_reg_375[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \hfltCoeff_load_reg_375[10]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \hfltCoeff_load_reg_375[11]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \hfltCoeff_load_reg_375[12]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \hfltCoeff_load_reg_375[13]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \hfltCoeff_load_reg_375[14]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \hfltCoeff_load_reg_375[15]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \hfltCoeff_load_reg_375[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \hfltCoeff_load_reg_375[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \hfltCoeff_load_reg_375[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \hfltCoeff_load_reg_375[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \hfltCoeff_load_reg_375[5]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \hfltCoeff_load_reg_375[6]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \hfltCoeff_load_reg_375[7]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \hfltCoeff_load_reg_375[8]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \hfltCoeff_load_reg_375[9]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \icmp_ln1435_reg_319[0]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \icmp_ln1435_reg_319[0]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of icmp_ln653_fu_281_p2_carry_i_11 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of icmp_ln653_fu_281_p2_carry_i_12 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of icmp_ln653_fu_281_p2_carry_i_14 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of icmp_ln653_fu_281_p2_carry_i_17 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of icmp_ln653_fu_281_p2_carry_i_18 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of icmp_ln653_fu_281_p2_carry_i_19 : label is "soft_lutpair57";
  attribute COMPARATOR_THRESHOLD of icmp_ln653_fu_281_p2_carry_i_20 : label is 11;
  attribute SOFT_HLUTNM of icmp_ln653_fu_281_p2_carry_i_21 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of icmp_ln653_fu_281_p2_carry_i_23 : label is "soft_lutpair61";
  attribute COMPARATOR_THRESHOLD of icmp_ln653_fu_281_p2_carry_i_24 : label is 11;
  attribute SOFT_HLUTNM of icmp_ln653_fu_281_p2_carry_i_33 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of icmp_ln653_fu_281_p2_carry_i_5 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of icmp_ln653_fu_281_p2_carry_i_6 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of icmp_ln653_fu_281_p2_carry_i_7 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \icmp_ln757_fu_403_p2_carry__0_i_10\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \icmp_ln757_fu_403_p2_carry__0_i_6\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \icmp_ln757_fu_403_p2_carry__0_i_8\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \icmp_ln757_fu_403_p2_carry__0_i_9\ : label is "soft_lutpair64";
  attribute COMPARATOR_THRESHOLD of icmp_ln757_fu_403_p2_carry_i_13 : label is 11;
  attribute SOFT_HLUTNM of icmp_ln757_fu_403_p2_carry_i_14 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of icmp_ln757_fu_403_p2_carry_i_15 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of icmp_ln757_fu_403_p2_carry_i_20 : label is "soft_lutpair28";
  attribute COMPARATOR_THRESHOLD of icmp_ln757_fu_403_p2_carry_i_21 : label is 11;
  attribute SOFT_HLUTNM of \int_ColorModeOut[0]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_ColorModeOut[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_ColorModeOut[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_ColorModeOut[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_ColorModeOut[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_ColorModeOut[5]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_ColorModeOut[6]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_ColorModeOut[7]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_ColorMode[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_ColorMode[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_ColorMode[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_ColorMode[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_ColorMode[4]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_ColorMode[5]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_ColorMode[6]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_ColorMode[7]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_Height[0]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_Height[10]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_Height[11]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_Height[12]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_Height[13]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_Height[14]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_Height[15]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_Height[15]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_Height[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_Height[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_Height[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_Height[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_Height[5]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_Height[6]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_Height[7]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_Height[8]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_Height[9]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_PixelRate[0]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_PixelRate[10]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_PixelRate[11]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_PixelRate[12]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_PixelRate[13]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_PixelRate[14]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_PixelRate[15]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_PixelRate[16]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_PixelRate[17]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_PixelRate[18]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_PixelRate[19]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_PixelRate[1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_PixelRate[20]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_PixelRate[21]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_PixelRate[22]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_PixelRate[23]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_PixelRate[24]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_PixelRate[25]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_PixelRate[26]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_PixelRate[27]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_PixelRate[28]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_PixelRate[29]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_PixelRate[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_PixelRate[30]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_PixelRate[31]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_PixelRate[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_PixelRate[4]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_PixelRate[5]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_PixelRate[6]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_PixelRate[7]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_PixelRate[8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_PixelRate[9]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_WidthIn[0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_WidthIn[10]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_WidthIn[11]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_WidthIn[12]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_WidthIn[13]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_WidthIn[14]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_WidthIn[15]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_WidthIn[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_WidthIn[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_WidthIn[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_WidthIn[4]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_WidthIn[5]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_WidthIn[6]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_WidthIn[7]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_WidthIn[8]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_WidthIn[9]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_WidthOut[10]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_WidthOut[11]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_WidthOut[12]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_WidthOut[13]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_WidthOut[14]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_WidthOut[15]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_WidthOut[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_WidthOut[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_WidthOut[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_WidthOut[4]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_WidthOut[5]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_WidthOut[6]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_WidthOut[7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_WidthOut[9]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of int_task_ap_done_i_2 : label is "soft_lutpair30";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \loopWidth_reg_386_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \loopWidth_reg_473_reg[15]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rdata[0]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rdata[0]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rdata[15]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rdata[16]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rdata[17]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rdata[18]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rdata[19]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rdata[1]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rdata[1]_i_5\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rdata[20]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rdata[21]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rdata[22]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \rdata[23]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \rdata[24]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rdata[25]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rdata[26]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rdata[27]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rdata[28]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rdata[29]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rdata[30]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rdata[31]_i_3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rdata[31]_i_6\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of s_axi_CTRL_ARREADY_INST_0 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of s_axi_CTRL_AWREADY_INST_0 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of s_axi_CTRL_BVALID_INST_0 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of s_axi_CTRL_WREADY_INST_0 : label is "soft_lutpair29";
  attribute ADDER_THRESHOLD of \trunc_ln1597_reg_391_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1597_reg_391_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1597_reg_391_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1597_reg_478_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1597_reg_478_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1597_reg_478_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \wstate[1]_i_1\ : label is "soft_lutpair23";
begin
  Block_entry1_proc_U0_ap_return <= \^block_entry1_proc_u0_ap_return\;
  SS(0) <= \^ss\(0);
  ap_start <= \^ap_start\;
  \int_ColorModeOut_reg[1]_0\(1 downto 0) <= \^int_colormodeout_reg[1]_0\(1 downto 0);
  \int_Height_reg[13]_0\(13 downto 0) <= \^int_height_reg[13]_0\(13 downto 0);
  \int_Height_reg[9]_0\(0) <= \^int_height_reg[9]_0\(0);
  \int_WidthIn_reg[15]_0\(15 downto 0) <= \^int_widthin_reg[15]_0\(15 downto 0);
  \int_WidthOut_reg[15]_0\(15 downto 0) <= \^int_widthout_reg[15]_0\(15 downto 0);
  \int_WidthOut_reg[1]_0\(1 downto 0) <= \^int_widthout_reg[1]_0\(1 downto 0);
  \int_WidthOut_reg[5]_0\ <= \^int_widthout_reg[5]_0\;
  \int_hfltCoeff_shift0_reg[0]_0\ <= \^int_hfltcoeff_shift0_reg[0]_0\;
  \int_phasesH_shift0_reg[0]_0\ <= \^int_phasesh_shift0_reg[0]_0\;
  interrupt <= \^interrupt\;
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => \^block_entry1_proc_u0_ap_return\,
      I1 => Block_entry1_proc_U0_ap_continue,
      I2 => \^ap_start\,
      I3 => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      I4 => ap_done_reg_0,
      I5 => \SRL_SIG_reg[0][0]\,
      O => internal_full_n_reg
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => ColorModeOut(2),
      I1 => ColorModeOut(4),
      I2 => ColorModeOut(5),
      I3 => \SRL_SIG_reg[3][0]_srl4_i_5_n_5\,
      I4 => \SRL_SIG_reg[3][0]_srl4_i_6_n_5\,
      I5 => ap_return_preg_1,
      O => if_din(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^int_colormodeout_reg[1]_0\(1),
      I1 => ColorModeOut(7),
      I2 => ColorModeOut(6),
      I3 => ColorModeOut(3),
      O => \SRL_SIG_reg[3][0]_srl4_i_5_n_5\
    );
\SRL_SIG_reg[3][0]_srl4_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_sync_reg_Block_entry12_proc_U0_ap_ready,
      I1 => \^ap_start\,
      I2 => ap_done_reg,
      O => \SRL_SIG_reg[3][0]_srl4_i_6_n_5\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      I2 => \icmp_ln1435_1_reg_324_reg[0]\(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(9),
      I1 => \ap_CS_fsm_reg[3]_i_2_0\(9),
      I2 => \^int_height_reg[13]_0\(10),
      I3 => \ap_CS_fsm_reg[3]_i_2_0\(10),
      O => \ap_CS_fsm[3]_i_3_n_5\
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(6),
      I1 => \ap_CS_fsm_reg[3]_i_2_0\(6),
      I2 => \^int_height_reg[13]_0\(7),
      I3 => \ap_CS_fsm_reg[3]_i_2_0\(7),
      I4 => \ap_CS_fsm_reg[3]_i_2_0\(8),
      I5 => \^int_height_reg[13]_0\(8),
      O => \ap_CS_fsm[3]_i_4_n_5\
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(3),
      I1 => \ap_CS_fsm_reg[3]_i_2_0\(3),
      I2 => \^int_height_reg[13]_0\(4),
      I3 => \ap_CS_fsm_reg[3]_i_2_0\(4),
      I4 => \ap_CS_fsm_reg[3]_i_2_0\(5),
      I5 => \^int_height_reg[13]_0\(5),
      O => \ap_CS_fsm[3]_i_5_n_5\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(0),
      I1 => \ap_CS_fsm_reg[3]_i_2_0\(0),
      I2 => \^int_height_reg[13]_0\(1),
      I3 => \ap_CS_fsm_reg[3]_i_2_0\(1),
      I4 => \ap_CS_fsm_reg[3]_i_2_0\(2),
      I5 => \^int_height_reg[13]_0\(2),
      O => \ap_CS_fsm[3]_i_6_n_5\
    );
\ap_CS_fsm[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(7),
      I1 => \ap_CS_fsm_reg[6]_i_2_0\(7),
      I2 => \^int_height_reg[13]_0\(6),
      I3 => \ap_CS_fsm_reg[6]_i_2_0\(6),
      O => \ap_CS_fsm[6]_i_13_n_5\
    );
\ap_CS_fsm[6]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(7),
      I1 => \ap_CS_fsm_reg[6]_i_2__0_0\(7),
      I2 => \^int_height_reg[13]_0\(6),
      I3 => \ap_CS_fsm_reg[6]_i_2__0_0\(6),
      O => \ap_CS_fsm[6]_i_13__0_n_5\
    );
\ap_CS_fsm[6]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(5),
      I1 => \ap_CS_fsm_reg[6]_i_2_0\(5),
      I2 => \^int_height_reg[13]_0\(4),
      I3 => \ap_CS_fsm_reg[6]_i_2_0\(4),
      O => \ap_CS_fsm[6]_i_14_n_5\
    );
\ap_CS_fsm[6]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(5),
      I1 => \ap_CS_fsm_reg[6]_i_2__0_0\(5),
      I2 => \^int_height_reg[13]_0\(4),
      I3 => \ap_CS_fsm_reg[6]_i_2__0_0\(4),
      O => \ap_CS_fsm[6]_i_14__0_n_5\
    );
\ap_CS_fsm[6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(3),
      I1 => \ap_CS_fsm_reg[6]_i_2_0\(3),
      I2 => \^int_height_reg[13]_0\(2),
      I3 => \ap_CS_fsm_reg[6]_i_2_0\(2),
      O => \ap_CS_fsm[6]_i_15_n_5\
    );
\ap_CS_fsm[6]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(3),
      I1 => \ap_CS_fsm_reg[6]_i_2__0_0\(3),
      I2 => \^int_height_reg[13]_0\(2),
      I3 => \ap_CS_fsm_reg[6]_i_2__0_0\(2),
      O => \ap_CS_fsm[6]_i_15__0_n_5\
    );
\ap_CS_fsm[6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(1),
      I1 => \ap_CS_fsm_reg[6]_i_2_0\(1),
      I2 => \^int_height_reg[13]_0\(0),
      I3 => \ap_CS_fsm_reg[6]_i_2_0\(0),
      O => \ap_CS_fsm[6]_i_16_n_5\
    );
\ap_CS_fsm[6]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(1),
      I1 => \ap_CS_fsm_reg[6]_i_2__0_0\(1),
      I2 => \^int_height_reg[13]_0\(0),
      I3 => \ap_CS_fsm_reg[6]_i_2__0_0\(0),
      O => \ap_CS_fsm[6]_i_16__0_n_5\
    );
\ap_CS_fsm[6]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(0),
      I1 => \ap_CS_fsm_reg[6]_i_2_0\(0),
      I2 => \ap_CS_fsm_reg[6]_i_2_0\(1),
      I3 => \^int_height_reg[13]_0\(1),
      O => \ap_CS_fsm[6]_i_20_n_5\
    );
\ap_CS_fsm[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Height(15),
      I1 => Height(14),
      I2 => \ap_CS_fsm_reg[6]_i_2_0\(14),
      O => \ap_CS_fsm[6]_i_5_n_5\
    );
\ap_CS_fsm[6]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Height(15),
      I1 => Height(14),
      I2 => \ap_CS_fsm_reg[6]_i_2__0_0\(14),
      O => \ap_CS_fsm[6]_i_5__0_n_5\
    );
\ap_CS_fsm[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(13),
      I1 => \ap_CS_fsm_reg[6]_i_2_0\(13),
      I2 => \^int_height_reg[13]_0\(12),
      I3 => \ap_CS_fsm_reg[6]_i_2_0\(12),
      O => \ap_CS_fsm[6]_i_6_n_5\
    );
\ap_CS_fsm[6]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(13),
      I1 => \ap_CS_fsm_reg[6]_i_2__0_0\(13),
      I2 => \^int_height_reg[13]_0\(12),
      I3 => \ap_CS_fsm_reg[6]_i_2__0_0\(12),
      O => \ap_CS_fsm[6]_i_6__0_n_5\
    );
\ap_CS_fsm[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(11),
      I1 => \ap_CS_fsm_reg[6]_i_2_0\(11),
      I2 => \^int_height_reg[13]_0\(10),
      I3 => \ap_CS_fsm_reg[6]_i_2_0\(10),
      O => \ap_CS_fsm[6]_i_7_n_5\
    );
\ap_CS_fsm[6]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(11),
      I1 => \ap_CS_fsm_reg[6]_i_2__0_0\(11),
      I2 => \^int_height_reg[13]_0\(10),
      I3 => \ap_CS_fsm_reg[6]_i_2__0_0\(10),
      O => \ap_CS_fsm[6]_i_7__0_n_5\
    );
\ap_CS_fsm[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(9),
      I1 => \ap_CS_fsm_reg[6]_i_2_0\(9),
      I2 => \^int_height_reg[13]_0\(8),
      I3 => \ap_CS_fsm_reg[6]_i_2_0\(8),
      O => \ap_CS_fsm[6]_i_8_n_5\
    );
\ap_CS_fsm[6]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(9),
      I1 => \ap_CS_fsm_reg[6]_i_2__0_0\(9),
      I2 => \^int_height_reg[13]_0\(8),
      I3 => \ap_CS_fsm_reg[6]_i_2__0_0\(8),
      O => \ap_CS_fsm[6]_i_8__0_n_5\
    );
\ap_CS_fsm[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]_i_2_0\(14),
      I1 => Height(14),
      I2 => Height(15),
      O => \ap_CS_fsm[6]_i_9_n_5\
    );
\ap_CS_fsm[6]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => Height(15),
      I1 => \ap_CS_fsm_reg[6]_i_2__0_0\(14),
      I2 => Height(14),
      O => \ap_CS_fsm[6]_i_9__0_n_5\
    );
\ap_CS_fsm[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(10),
      I1 => \ap_CS_fsm_reg[7]_i_2_0\(10),
      I2 => \^int_height_reg[13]_0\(9),
      I3 => \ap_CS_fsm_reg[7]_i_2_0\(9),
      O => \ap_CS_fsm[7]_i_3_n_5\
    );
\ap_CS_fsm[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(8),
      I1 => \ap_CS_fsm_reg[7]_i_2_0\(8),
      I2 => \ap_CS_fsm_reg[7]_i_2_0\(6),
      I3 => \^int_height_reg[13]_0\(6),
      I4 => \ap_CS_fsm_reg[7]_i_2_0\(7),
      I5 => \^int_height_reg[13]_0\(7),
      O => \ap_CS_fsm[7]_i_4_n_5\
    );
\ap_CS_fsm[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(4),
      I1 => \ap_CS_fsm_reg[7]_i_2_0\(4),
      I2 => \ap_CS_fsm_reg[7]_i_2_0\(5),
      I3 => \^int_height_reg[13]_0\(5),
      I4 => \ap_CS_fsm_reg[7]_i_2_0\(3),
      I5 => \^int_height_reg[13]_0\(3),
      O => \ap_CS_fsm[7]_i_5_n_5\
    );
\ap_CS_fsm[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^int_height_reg[13]_0\(2),
      I1 => \ap_CS_fsm_reg[7]_i_2_0\(2),
      I2 => \ap_CS_fsm_reg[7]_i_2_0\(0),
      I3 => \^int_height_reg[13]_0\(0),
      I4 => \ap_CS_fsm_reg[7]_i_2_0\(1),
      I5 => \^int_height_reg[13]_0\(1),
      O => \ap_CS_fsm[7]_i_6_n_5\
    );
\ap_CS_fsm_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^int_height_reg[9]_0\(0),
      CO(2) => \ap_CS_fsm_reg[3]_i_2_n_6\,
      CO(1) => \ap_CS_fsm_reg[3]_i_2_n_7\,
      CO(0) => \ap_CS_fsm_reg[3]_i_2_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_3_n_5\,
      S(2) => \ap_CS_fsm[3]_i_4_n_5\,
      S(1) => \ap_CS_fsm[3]_i_5_n_5\,
      S(0) => \ap_CS_fsm[3]_i_6_n_5\
    );
\ap_CS_fsm_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[6]_i_4_n_5\,
      CO(3) => CO(0),
      CO(2) => \ap_CS_fsm_reg[6]_i_2_n_6\,
      CO(1) => \ap_CS_fsm_reg[6]_i_2_n_7\,
      CO(0) => \ap_CS_fsm_reg[6]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[6]_i_5_n_5\,
      DI(2) => \ap_CS_fsm[6]_i_6_n_5\,
      DI(1) => \ap_CS_fsm[6]_i_7_n_5\,
      DI(0) => \ap_CS_fsm[6]_i_8_n_5\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[6]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[6]_i_9_n_5\,
      S(2 downto 0) => \ap_CS_fsm_reg[6]\(2 downto 0)
    );
\ap_CS_fsm_reg[6]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[6]_i_4__0_n_5\,
      CO(3) => \int_Height_reg[15]_0\(0),
      CO(2) => \ap_CS_fsm_reg[6]_i_2__0_n_6\,
      CO(1) => \ap_CS_fsm_reg[6]_i_2__0_n_7\,
      CO(0) => \ap_CS_fsm_reg[6]_i_2__0_n_8\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[6]_i_5__0_n_5\,
      DI(2) => \ap_CS_fsm[6]_i_6__0_n_5\,
      DI(1) => \ap_CS_fsm[6]_i_7__0_n_5\,
      DI(0) => \ap_CS_fsm[6]_i_8__0_n_5\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[6]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[6]_i_9__0_n_5\,
      S(2 downto 0) => \ap_CS_fsm_reg[6]_0\(2 downto 0)
    );
\ap_CS_fsm_reg[6]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[6]_i_4_n_5\,
      CO(2) => \ap_CS_fsm_reg[6]_i_4_n_6\,
      CO(1) => \ap_CS_fsm_reg[6]_i_4_n_7\,
      CO(0) => \ap_CS_fsm_reg[6]_i_4_n_8\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[6]_i_13_n_5\,
      DI(2) => \ap_CS_fsm[6]_i_14_n_5\,
      DI(1) => \ap_CS_fsm[6]_i_15_n_5\,
      DI(0) => \ap_CS_fsm[6]_i_16_n_5\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[6]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \ap_CS_fsm_reg[6]_i_2_1\(2 downto 0),
      S(0) => \ap_CS_fsm[6]_i_20_n_5\
    );
\ap_CS_fsm_reg[6]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[6]_i_4__0_n_5\,
      CO(2) => \ap_CS_fsm_reg[6]_i_4__0_n_6\,
      CO(1) => \ap_CS_fsm_reg[6]_i_4__0_n_7\,
      CO(0) => \ap_CS_fsm_reg[6]_i_4__0_n_8\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[6]_i_13__0_n_5\,
      DI(2) => \ap_CS_fsm[6]_i_14__0_n_5\,
      DI(1) => \ap_CS_fsm[6]_i_15__0_n_5\,
      DI(0) => \ap_CS_fsm[6]_i_16__0_n_5\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[6]_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ap_CS_fsm_reg[6]_i_2__0_1\(3 downto 0)
    );
\ap_CS_fsm_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \int_Height_reg[10]_0\(0),
      CO(2) => \ap_CS_fsm_reg[7]_i_2_n_6\,
      CO(1) => \ap_CS_fsm_reg[7]_i_2_n_7\,
      CO(0) => \ap_CS_fsm_reg[7]_i_2_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[7]_i_3_n_5\,
      S(2) => \ap_CS_fsm[7]_i_4_n_5\,
      S(1) => \ap_CS_fsm[7]_i_5_n_5\,
      S(0) => \ap_CS_fsm[7]_i_6_n_5\
    );
ap_done_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F200"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      I2 => ap_done_reg_0,
      I3 => ap_rst_n,
      I4 => Block_entry1_proc_U0_ap_continue,
      O => int_ap_start_reg_1
    );
\ap_done_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F200"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_sync_reg_Block_entry12_proc_U0_ap_ready,
      I2 => ap_done_reg,
      I3 => ap_rst_n,
      I4 => Block_entry12_proc_U0_ap_continue,
      O => int_ap_start_reg_2
    );
ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_loop_exit_ready_pp0_iter20_reg_reg__0\(0),
      I1 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg,
      O => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready
    );
\ap_return_preg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFB0000"
    )
        port map (
      I0 => ColorMode(7),
      I1 => ColorMode(1),
      I2 => \ap_return_preg[0]_i_2_n_5\,
      I3 => \ap_return_preg[0]_i_3_n_5\,
      I4 => \ap_return_preg[0]_i_4_n_5\,
      I5 => ap_return_preg,
      O => \^block_entry1_proc_u0_ap_return\
    );
\ap_return_preg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ColorMode(5),
      I1 => ColorMode(4),
      O => \ap_return_preg[0]_i_2_n_5\
    );
\ap_return_preg[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ColorMode(2),
      I1 => ColorMode(3),
      I2 => ColorMode(0),
      I3 => ColorMode(6),
      O => \ap_return_preg[0]_i_3_n_5\
    );
\ap_return_preg[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      I1 => \^ap_start\,
      I2 => ap_done_reg_0,
      O => \ap_return_preg[0]_i_4_n_5\
    );
ap_sync_reg_hscale_core_polyphase_U0_ap_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^int_height_reg[9]_0\(0),
      I1 => ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg(0),
      I2 => ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0,
      O => ap_sync_hscale_core_polyphase_U0_ap_ready
    );
auto_restart_status_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_6_in(7),
      I1 => ap_idle,
      I2 => auto_restart_status_reg_n_5,
      O => auto_restart_status_i_1_n_5
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_5,
      Q => auto_restart_status_reg_n_5,
      R => \^ss\(0)
    );
axi_last_V_fu_201_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5005500506909009"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(10),
      I1 => axi_last_V_fu_201_p2_carry(1),
      I2 => \^int_widthout_reg[15]_0\(9),
      I3 => axi_last_V_fu_201_p2_carry_i_5_n_5,
      I4 => axi_last_V_fu_201_p2_carry(0),
      I5 => axi_last_V_fu_201_p2_carry_0,
      O => \int_WidthOut_reg[10]_1\(0)
    );
axi_last_V_fu_201_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(2),
      I1 => \^int_widthout_reg[15]_0\(0),
      I2 => \^int_widthout_reg[15]_0\(1),
      O => \int_WidthOut_reg[2]_1\
    );
axi_last_V_fu_201_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(8),
      I1 => \^int_widthout_reg[15]_0\(6),
      I2 => \^int_widthout_reg[5]_0\,
      I3 => \^int_widthout_reg[15]_0\(7),
      O => axi_last_V_fu_201_p2_carry_i_5_n_5
    );
axi_last_V_fu_201_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(5),
      I1 => \^int_widthout_reg[15]_0\(3),
      I2 => \^int_widthout_reg[15]_0\(1),
      I3 => \^int_widthout_reg[15]_0\(0),
      I4 => \^int_widthout_reg[15]_0\(2),
      I5 => \^int_widthout_reg[15]_0\(4),
      O => \^int_widthout_reg[5]_0\
    );
\d_read_reg_22[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_phasesH_q0(16),
      I1 => \^int_phasesh_shift0_reg[0]_0\,
      I2 => int_phasesH_q0(0),
      O => mem_reg_0(0)
    );
\d_read_reg_22[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_phasesH_q0(17),
      I1 => \^int_phasesh_shift0_reg[0]_0\,
      I2 => int_phasesH_q0(1),
      O => mem_reg_0(1)
    );
\d_read_reg_22[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_phasesH_q0(18),
      I1 => \^int_phasesh_shift0_reg[0]_0\,
      I2 => int_phasesH_q0(2),
      O => mem_reg_0(2)
    );
\d_read_reg_22[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_phasesH_q0(19),
      I1 => \^int_phasesh_shift0_reg[0]_0\,
      I2 => int_phasesH_q0(3),
      O => mem_reg_0(3)
    );
\d_read_reg_22[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_phasesH_q0(20),
      I1 => \^int_phasesh_shift0_reg[0]_0\,
      I2 => int_phasesH_q0(4),
      O => mem_reg_0(4)
    );
\d_read_reg_22[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_phasesH_q0(21),
      I1 => \^int_phasesh_shift0_reg[0]_0\,
      I2 => int_phasesH_q0(5),
      O => mem_reg_0(5)
    );
\d_read_reg_22[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_phasesH_q0(22),
      I1 => \^int_phasesh_shift0_reg[0]_0\,
      I2 => int_phasesH_q0(6),
      O => mem_reg_0(6)
    );
\d_read_reg_22[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_phasesH_q0(23),
      I1 => \^int_phasesh_shift0_reg[0]_0\,
      I2 => int_phasesH_q0(7),
      O => mem_reg_0(7)
    );
\d_read_reg_22[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_phasesH_q0(24),
      I1 => \^int_phasesh_shift0_reg[0]_0\,
      I2 => int_phasesH_q0(8),
      O => mem_reg_0(8)
    );
\hfltCoeff_load_reg_375[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_hfltCoeff_q0(16),
      I1 => \^int_hfltcoeff_shift0_reg[0]_0\,
      I2 => int_hfltCoeff_q0(0),
      O => mem_reg(0)
    );
\hfltCoeff_load_reg_375[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_hfltCoeff_q0(26),
      I1 => \^int_hfltcoeff_shift0_reg[0]_0\,
      I2 => int_hfltCoeff_q0(10),
      O => mem_reg(10)
    );
\hfltCoeff_load_reg_375[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_hfltCoeff_q0(27),
      I1 => \^int_hfltcoeff_shift0_reg[0]_0\,
      I2 => int_hfltCoeff_q0(11),
      O => mem_reg(11)
    );
\hfltCoeff_load_reg_375[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_hfltCoeff_q0(28),
      I1 => \^int_hfltcoeff_shift0_reg[0]_0\,
      I2 => int_hfltCoeff_q0(12),
      O => mem_reg(12)
    );
\hfltCoeff_load_reg_375[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_hfltCoeff_q0(29),
      I1 => \^int_hfltcoeff_shift0_reg[0]_0\,
      I2 => int_hfltCoeff_q0(13),
      O => mem_reg(13)
    );
\hfltCoeff_load_reg_375[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_hfltCoeff_q0(30),
      I1 => \^int_hfltcoeff_shift0_reg[0]_0\,
      I2 => int_hfltCoeff_q0(14),
      O => mem_reg(14)
    );
\hfltCoeff_load_reg_375[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_hfltCoeff_q0(31),
      I1 => \^int_hfltcoeff_shift0_reg[0]_0\,
      I2 => int_hfltCoeff_q0(15),
      O => mem_reg(15)
    );
\hfltCoeff_load_reg_375[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_hfltCoeff_q0(17),
      I1 => \^int_hfltcoeff_shift0_reg[0]_0\,
      I2 => int_hfltCoeff_q0(1),
      O => mem_reg(1)
    );
\hfltCoeff_load_reg_375[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_hfltCoeff_q0(18),
      I1 => \^int_hfltcoeff_shift0_reg[0]_0\,
      I2 => int_hfltCoeff_q0(2),
      O => mem_reg(2)
    );
\hfltCoeff_load_reg_375[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_hfltCoeff_q0(19),
      I1 => \^int_hfltcoeff_shift0_reg[0]_0\,
      I2 => int_hfltCoeff_q0(3),
      O => mem_reg(3)
    );
\hfltCoeff_load_reg_375[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_hfltCoeff_q0(20),
      I1 => \^int_hfltcoeff_shift0_reg[0]_0\,
      I2 => int_hfltCoeff_q0(4),
      O => mem_reg(4)
    );
\hfltCoeff_load_reg_375[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_hfltCoeff_q0(21),
      I1 => \^int_hfltcoeff_shift0_reg[0]_0\,
      I2 => int_hfltCoeff_q0(5),
      O => mem_reg(5)
    );
\hfltCoeff_load_reg_375[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_hfltCoeff_q0(22),
      I1 => \^int_hfltcoeff_shift0_reg[0]_0\,
      I2 => int_hfltCoeff_q0(6),
      O => mem_reg(6)
    );
\hfltCoeff_load_reg_375[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_hfltCoeff_q0(23),
      I1 => \^int_hfltcoeff_shift0_reg[0]_0\,
      I2 => int_hfltCoeff_q0(7),
      O => mem_reg(7)
    );
\hfltCoeff_load_reg_375[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_hfltCoeff_q0(24),
      I1 => \^int_hfltcoeff_shift0_reg[0]_0\,
      I2 => int_hfltCoeff_q0(8),
      O => mem_reg(8)
    );
\hfltCoeff_load_reg_375[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_hfltCoeff_q0(25),
      I1 => \^int_hfltcoeff_shift0_reg[0]_0\,
      I2 => int_hfltCoeff_q0(9),
      O => mem_reg(9)
    );
\icmp_ln1435_1_reg_324[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400000"
    )
        port map (
      I0 => \icmp_ln1435_reg_319[0]_i_2_n_5\,
      I1 => ColorMode(0),
      I2 => \icmp_ln1435_reg_319[0]_i_3_n_5\,
      I3 => ColorMode(3),
      I4 => \icmp_ln1435_1_reg_324_reg[0]\(1),
      I5 => \icmp_ln1435_1_reg_324_reg[0]_0\,
      O => \int_ColorMode_reg[0]_0\
    );
\icmp_ln1435_reg_319[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100000"
    )
        port map (
      I0 => \icmp_ln1435_reg_319[0]_i_2_n_5\,
      I1 => ColorMode(0),
      I2 => \icmp_ln1435_reg_319[0]_i_3_n_5\,
      I3 => ColorMode(3),
      I4 => \icmp_ln1435_1_reg_324_reg[0]\(1),
      I5 => \icmp_ln1435_reg_319_reg[0]\,
      O => \int_ColorMode_reg[0]_1\
    );
\icmp_ln1435_reg_319[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ColorMode(7),
      I1 => ColorMode(6),
      I2 => ColorMode(4),
      I3 => ColorMode(5),
      O => \icmp_ln1435_reg_319[0]_i_2_n_5\
    );
\icmp_ln1435_reg_319[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ColorMode(1),
      I1 => ColorMode(2),
      O => \icmp_ln1435_reg_319[0]_i_3_n_5\
    );
icmp_ln653_fu_281_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4441888211182224"
    )
        port map (
      I0 => icmp_ln653_fu_281_p2_carry_i_5_n_5,
      I1 => \hscale_core_polyphase_U0/p_v1_fu_303_p3\(9),
      I2 => icmp_ln653_fu_281_p2_carry_i_7_n_5,
      I3 => icmp_ln653_fu_281_p2_carry_i_8_n_5,
      I4 => tmp_17_fu_293_p4(5),
      I5 => tmp_17_fu_293_p4(4),
      O => \int_WidthOut_reg[10]_0\(2)
    );
icmp_ln653_fu_281_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A808"
    )
        port map (
      I0 => \hscale_core_polyphase_U0/p_v1_fu_303_p3\(5),
      I1 => \^int_widthin_reg[15]_0\(4),
      I2 => icmp_ln653_fu_281_p2_carry_i_20_n_5,
      I3 => \^int_widthout_reg[15]_0\(4),
      I4 => icmp_ln653_fu_281_p2_carry_i_22_n_5,
      I5 => icmp_ln653_fu_281_p2_carry_i_21_n_5,
      O => icmp_ln653_fu_281_p2_carry_i_10_n_5
    );
icmp_ln653_fu_281_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(7),
      I1 => icmp_ln653_fu_281_p2_carry_i_20_n_5,
      I2 => \^int_widthin_reg[15]_0\(7),
      O => \hscale_core_polyphase_U0/p_v1_fu_303_p3\(7)
    );
icmp_ln653_fu_281_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(4),
      I1 => icmp_ln653_fu_281_p2_carry_i_20_n_5,
      I2 => \^int_widthin_reg[15]_0\(4),
      O => \hscale_core_polyphase_U0/p_v1_fu_303_p3\(4)
    );
icmp_ln653_fu_281_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFA08888FFA0"
    )
        port map (
      I0 => \^int_widthout_reg[1]_0\(0),
      I1 => \^int_widthout_reg[15]_0\(1),
      I2 => \^int_widthin_reg[15]_0\(1),
      I3 => \^int_widthin_reg[15]_0\(2),
      I4 => icmp_ln653_fu_281_p2_carry_i_20_n_5,
      I5 => \^int_widthout_reg[15]_0\(2),
      O => icmp_ln653_fu_281_p2_carry_i_13_n_5
    );
icmp_ln653_fu_281_p2_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(3),
      I1 => icmp_ln653_fu_281_p2_carry_i_20_n_5,
      I2 => \^int_widthin_reg[15]_0\(3),
      O => \hscale_core_polyphase_U0/p_v1_fu_303_p3\(3)
    );
icmp_ln653_fu_281_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E2E21D1D1D1D"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(5),
      I1 => icmp_ln653_fu_281_p2_carry_i_20_n_5,
      I2 => \^int_widthout_reg[15]_0\(5),
      I3 => ap_loop_init_int,
      I4 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg,
      I5 => icmp_ln653_fu_281_p2_carry_i_2_0(0),
      O => icmp_ln653_fu_281_p2_carry_i_15_n_5
    );
icmp_ln653_fu_281_p2_carry_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(0),
      I1 => icmp_ln653_fu_281_p2_carry_i_20_n_5,
      I2 => \^int_widthin_reg[15]_0\(0),
      O => \^int_widthout_reg[1]_0\(0)
    );
icmp_ln653_fu_281_p2_carry_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(1),
      I1 => icmp_ln653_fu_281_p2_carry_i_20_n_5,
      I2 => \^int_widthin_reg[15]_0\(1),
      O => \^int_widthout_reg[1]_0\(1)
    );
icmp_ln653_fu_281_p2_carry_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(2),
      I1 => icmp_ln653_fu_281_p2_carry_i_20_n_5,
      I2 => \^int_widthin_reg[15]_0\(2),
      O => \int_WidthOut_reg[2]_0\
    );
icmp_ln653_fu_281_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2008080202808020"
    )
        port map (
      I0 => icmp_ln653_fu_281_p2_carry_i_9_n_5,
      I1 => tmp_17_fu_293_p4(2),
      I2 => tmp_17_fu_293_p4(3),
      I3 => icmp_ln653_fu_281_p2_carry_i_10_n_5,
      I4 => \hscale_core_polyphase_U0/p_v1_fu_303_p3\(7),
      I5 => icmp_ln653_fu_281_p2_carry_i_7_n_5,
      O => \int_WidthOut_reg[10]_0\(1)
    );
icmp_ln653_fu_281_p2_carry_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln653_fu_281_p2_carry_i_24_n_5,
      CO(3) => icmp_ln653_fu_281_p2_carry_i_20_n_5,
      CO(2) => icmp_ln653_fu_281_p2_carry_i_20_n_6,
      CO(1) => icmp_ln653_fu_281_p2_carry_i_20_n_7,
      CO(0) => icmp_ln653_fu_281_p2_carry_i_20_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln653_fu_281_p2_carry_i_25_n_5,
      DI(2) => icmp_ln653_fu_281_p2_carry_i_26_n_5,
      DI(1) => icmp_ln653_fu_281_p2_carry_i_27_n_5,
      DI(0) => icmp_ln653_fu_281_p2_carry_i_28_n_5,
      O(3 downto 0) => NLW_icmp_ln653_fu_281_p2_carry_i_20_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln653_fu_281_p2_carry_i_29_n_5,
      S(2) => icmp_ln653_fu_281_p2_carry_i_30_n_5,
      S(1) => icmp_ln653_fu_281_p2_carry_i_31_n_5,
      S(0) => icmp_ln653_fu_281_p2_carry_i_32_n_5
    );
icmp_ln653_fu_281_p2_carry_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(6),
      I1 => icmp_ln653_fu_281_p2_carry_i_20_n_5,
      I2 => \^int_widthin_reg[15]_0\(6),
      O => icmp_ln653_fu_281_p2_carry_i_21_n_5
    );
icmp_ln653_fu_281_p2_carry_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F553FFF33553355"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(3),
      I1 => \^int_widthout_reg[15]_0\(3),
      I2 => \^int_widthout_reg[15]_0\(2),
      I3 => icmp_ln653_fu_281_p2_carry_i_20_n_5,
      I4 => \^int_widthin_reg[15]_0\(2),
      I5 => icmp_ln653_fu_281_p2_carry_i_33_n_5,
      O => icmp_ln653_fu_281_p2_carry_i_22_n_5
    );
icmp_ln653_fu_281_p2_carry_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(5),
      I1 => icmp_ln653_fu_281_p2_carry_i_20_n_5,
      I2 => \^int_widthin_reg[15]_0\(5),
      O => \hscale_core_polyphase_U0/p_v1_fu_303_p3\(5)
    );
icmp_ln653_fu_281_p2_carry_i_24: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln653_fu_281_p2_carry_i_24_n_5,
      CO(2) => icmp_ln653_fu_281_p2_carry_i_24_n_6,
      CO(1) => icmp_ln653_fu_281_p2_carry_i_24_n_7,
      CO(0) => icmp_ln653_fu_281_p2_carry_i_24_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln653_fu_281_p2_carry_i_34_n_5,
      DI(2) => icmp_ln653_fu_281_p2_carry_i_35_n_5,
      DI(1) => icmp_ln653_fu_281_p2_carry_i_36_n_5,
      DI(0) => icmp_ln653_fu_281_p2_carry_i_37_n_5,
      O(3 downto 0) => NLW_icmp_ln653_fu_281_p2_carry_i_24_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln653_fu_281_p2_carry_i_38_n_5,
      S(2) => icmp_ln653_fu_281_p2_carry_i_39_n_5,
      S(1) => icmp_ln653_fu_281_p2_carry_i_40_n_5,
      S(0) => icmp_ln653_fu_281_p2_carry_i_41_n_5
    );
icmp_ln653_fu_281_p2_carry_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(14),
      I1 => \^int_widthin_reg[15]_0\(14),
      I2 => \^int_widthout_reg[15]_0\(15),
      I3 => \^int_widthin_reg[15]_0\(15),
      O => icmp_ln653_fu_281_p2_carry_i_25_n_5
    );
icmp_ln653_fu_281_p2_carry_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(12),
      I1 => \^int_widthin_reg[15]_0\(12),
      I2 => \^int_widthout_reg[15]_0\(13),
      I3 => \^int_widthin_reg[15]_0\(13),
      O => icmp_ln653_fu_281_p2_carry_i_26_n_5
    );
icmp_ln653_fu_281_p2_carry_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(10),
      I1 => \^int_widthin_reg[15]_0\(10),
      I2 => \^int_widthout_reg[15]_0\(11),
      I3 => \^int_widthin_reg[15]_0\(11),
      O => icmp_ln653_fu_281_p2_carry_i_27_n_5
    );
icmp_ln653_fu_281_p2_carry_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(8),
      I1 => \^int_widthin_reg[15]_0\(8),
      I2 => \^int_widthout_reg[15]_0\(9),
      I3 => \^int_widthin_reg[15]_0\(9),
      O => icmp_ln653_fu_281_p2_carry_i_28_n_5
    );
icmp_ln653_fu_281_p2_carry_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(14),
      I1 => \^int_widthout_reg[15]_0\(14),
      I2 => \^int_widthout_reg[15]_0\(15),
      I3 => \^int_widthin_reg[15]_0\(15),
      O => icmp_ln653_fu_281_p2_carry_i_29_n_5
    );
icmp_ln653_fu_281_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0284842110000000"
    )
        port map (
      I0 => tmp_17_fu_293_p4(1),
      I1 => tmp_17_fu_293_p4(0),
      I2 => \hscale_core_polyphase_U0/p_v1_fu_303_p3\(4),
      I3 => icmp_ln653_fu_281_p2_carry_i_13_n_5,
      I4 => \hscale_core_polyphase_U0/p_v1_fu_303_p3\(3),
      I5 => icmp_ln653_fu_281_p2_carry_i_15_n_5,
      O => \int_WidthOut_reg[10]_0\(0)
    );
icmp_ln653_fu_281_p2_carry_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(12),
      I1 => \^int_widthout_reg[15]_0\(12),
      I2 => \^int_widthout_reg[15]_0\(13),
      I3 => \^int_widthin_reg[15]_0\(13),
      O => icmp_ln653_fu_281_p2_carry_i_30_n_5
    );
icmp_ln653_fu_281_p2_carry_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(10),
      I1 => \^int_widthout_reg[15]_0\(10),
      I2 => \^int_widthout_reg[15]_0\(11),
      I3 => \^int_widthin_reg[15]_0\(11),
      O => icmp_ln653_fu_281_p2_carry_i_31_n_5
    );
icmp_ln653_fu_281_p2_carry_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(8),
      I1 => \^int_widthout_reg[15]_0\(8),
      I2 => \^int_widthout_reg[15]_0\(9),
      I3 => \^int_widthin_reg[15]_0\(9),
      O => icmp_ln653_fu_281_p2_carry_i_32_n_5
    );
icmp_ln653_fu_281_p2_carry_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(1),
      I1 => \^int_widthout_reg[15]_0\(1),
      I2 => \^int_widthin_reg[15]_0\(0),
      I3 => icmp_ln653_fu_281_p2_carry_i_20_n_5,
      I4 => \^int_widthout_reg[15]_0\(0),
      O => icmp_ln653_fu_281_p2_carry_i_33_n_5
    );
icmp_ln653_fu_281_p2_carry_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(6),
      I1 => \^int_widthin_reg[15]_0\(6),
      I2 => \^int_widthout_reg[15]_0\(7),
      I3 => \^int_widthin_reg[15]_0\(7),
      O => icmp_ln653_fu_281_p2_carry_i_34_n_5
    );
icmp_ln653_fu_281_p2_carry_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(4),
      I1 => \^int_widthin_reg[15]_0\(4),
      I2 => \^int_widthout_reg[15]_0\(5),
      I3 => \^int_widthin_reg[15]_0\(5),
      O => icmp_ln653_fu_281_p2_carry_i_35_n_5
    );
icmp_ln653_fu_281_p2_carry_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(2),
      I1 => \^int_widthin_reg[15]_0\(2),
      I2 => \^int_widthout_reg[15]_0\(3),
      I3 => \^int_widthin_reg[15]_0\(3),
      O => icmp_ln653_fu_281_p2_carry_i_36_n_5
    );
icmp_ln653_fu_281_p2_carry_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(0),
      I1 => \^int_widthin_reg[15]_0\(0),
      I2 => \^int_widthout_reg[15]_0\(1),
      I3 => \^int_widthin_reg[15]_0\(1),
      O => icmp_ln653_fu_281_p2_carry_i_37_n_5
    );
icmp_ln653_fu_281_p2_carry_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(6),
      I1 => \^int_widthout_reg[15]_0\(6),
      I2 => \^int_widthout_reg[15]_0\(7),
      I3 => \^int_widthin_reg[15]_0\(7),
      O => icmp_ln653_fu_281_p2_carry_i_38_n_5
    );
icmp_ln653_fu_281_p2_carry_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(4),
      I1 => \^int_widthout_reg[15]_0\(4),
      I2 => \^int_widthout_reg[15]_0\(5),
      I3 => \^int_widthin_reg[15]_0\(5),
      O => icmp_ln653_fu_281_p2_carry_i_39_n_5
    );
icmp_ln653_fu_281_p2_carry_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(2),
      I1 => \^int_widthout_reg[15]_0\(2),
      I2 => \^int_widthout_reg[15]_0\(3),
      I3 => \^int_widthin_reg[15]_0\(3),
      O => icmp_ln653_fu_281_p2_carry_i_40_n_5
    );
icmp_ln653_fu_281_p2_carry_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(0),
      I1 => \^int_widthout_reg[15]_0\(0),
      I2 => \^int_widthout_reg[15]_0\(1),
      I3 => \^int_widthin_reg[15]_0\(1),
      O => icmp_ln653_fu_281_p2_carry_i_41_n_5
    );
icmp_ln653_fu_281_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(10),
      I1 => icmp_ln653_fu_281_p2_carry_i_20_n_5,
      I2 => \^int_widthin_reg[15]_0\(10),
      O => icmp_ln653_fu_281_p2_carry_i_5_n_5
    );
icmp_ln653_fu_281_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(9),
      I1 => icmp_ln653_fu_281_p2_carry_i_20_n_5,
      I2 => \^int_widthin_reg[15]_0\(9),
      O => \hscale_core_polyphase_U0/p_v1_fu_303_p3\(9)
    );
icmp_ln653_fu_281_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(8),
      I1 => icmp_ln653_fu_281_p2_carry_i_20_n_5,
      I2 => \^int_widthin_reg[15]_0\(8),
      O => icmp_ln653_fu_281_p2_carry_i_7_n_5
    );
icmp_ln653_fu_281_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => \hscale_core_polyphase_U0/p_v1_fu_303_p3\(7),
      I1 => icmp_ln653_fu_281_p2_carry_i_21_n_5,
      I2 => icmp_ln653_fu_281_p2_carry_i_22_n_5,
      I3 => \hscale_core_polyphase_U0/p_v1_fu_303_p3\(4),
      I4 => \hscale_core_polyphase_U0/p_v1_fu_303_p3\(5),
      O => icmp_ln653_fu_281_p2_carry_i_8_n_5
    );
icmp_ln653_fu_281_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAA65559AAA9AAA"
    )
        port map (
      I0 => icmp_ln653_fu_281_p2_carry_i_21_n_5,
      I1 => icmp_ln653_fu_281_p2_carry_i_22_n_5,
      I2 => \hscale_core_polyphase_U0/p_v1_fu_303_p3\(4),
      I3 => \hscale_core_polyphase_U0/p_v1_fu_303_p3\(5),
      I4 => ap_loop_init,
      I5 => icmp_ln653_fu_281_p2_carry_i_2_0(1),
      O => icmp_ln653_fu_281_p2_carry_i_9_n_5
    );
\icmp_ln676_fu_423_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(15),
      I1 => \icmp_ln676_fu_423_p2_carry__0\(15),
      I2 => \^int_widthin_reg[15]_0\(14),
      I3 => \icmp_ln676_fu_423_p2_carry__0\(14),
      O => \int_WidthIn_reg[15]_2\(3)
    );
\icmp_ln676_fu_423_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(13),
      I1 => \icmp_ln676_fu_423_p2_carry__0\(13),
      I2 => \^int_widthin_reg[15]_0\(12),
      I3 => \icmp_ln676_fu_423_p2_carry__0\(12),
      O => \int_WidthIn_reg[15]_2\(2)
    );
\icmp_ln676_fu_423_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(11),
      I1 => \icmp_ln676_fu_423_p2_carry__0\(11),
      I2 => \^int_widthin_reg[15]_0\(10),
      I3 => \icmp_ln676_fu_423_p2_carry__0\(10),
      O => \int_WidthIn_reg[15]_2\(1)
    );
\icmp_ln676_fu_423_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(9),
      I1 => \icmp_ln676_fu_423_p2_carry__0\(9),
      I2 => \^int_widthin_reg[15]_0\(8),
      I3 => \icmp_ln676_fu_423_p2_carry__0\(8),
      O => \int_WidthIn_reg[15]_2\(0)
    );
icmp_ln676_fu_423_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(7),
      I1 => \icmp_ln676_fu_423_p2_carry__0\(7),
      I2 => \^int_widthin_reg[15]_0\(6),
      I3 => \icmp_ln676_fu_423_p2_carry__0\(6),
      O => \int_WidthIn_reg[7]_1\(3)
    );
icmp_ln676_fu_423_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(5),
      I1 => \icmp_ln676_fu_423_p2_carry__0\(5),
      I2 => \^int_widthin_reg[15]_0\(4),
      I3 => \icmp_ln676_fu_423_p2_carry__0\(4),
      O => \int_WidthIn_reg[7]_1\(2)
    );
icmp_ln676_fu_423_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(3),
      I1 => \icmp_ln676_fu_423_p2_carry__0\(3),
      I2 => \^int_widthin_reg[15]_0\(2),
      I3 => \icmp_ln676_fu_423_p2_carry__0\(2),
      O => \int_WidthIn_reg[7]_1\(1)
    );
icmp_ln676_fu_423_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(1),
      I1 => \icmp_ln676_fu_423_p2_carry__0\(1),
      I2 => \^int_widthin_reg[15]_0\(0),
      I3 => \icmp_ln676_fu_423_p2_carry__0\(0),
      O => \int_WidthIn_reg[7]_1\(0)
    );
\icmp_ln757_fu_403_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000047B8B8B8"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(10),
      I1 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I2 => \^int_widthout_reg[15]_0\(10),
      I3 => \icmp_ln757_fu_403_p2_carry__0_i_5_n_5\,
      I4 => \hscale_core_polyphase_U0/TotalPixels_fu_283_p3\(9),
      I5 => sel0(9),
      O => DI(1)
    );
\icmp_ln757_fu_403_p2_carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(6),
      I1 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I2 => \^int_widthout_reg[15]_0\(6),
      O => \icmp_ln757_fu_403_p2_carry__0_i_10_n_5\
    );
\icmp_ln757_fu_403_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70371301"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(8),
      I2 => \icmp_ln757_fu_403_p2_carry__0_i_7_n_5\,
      I3 => \icmp_ln757_fu_403_p2_carry__0_i_8_n_5\,
      I4 => \hscale_core_polyphase_U0/TotalPixels_fu_283_p3\(9),
      O => DI(0)
    );
\icmp_ln757_fu_403_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A9A959A959A95"
    )
        port map (
      I0 => sel0(9),
      I1 => \^int_widthin_reg[15]_0\(10),
      I2 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I3 => \^int_widthout_reg[15]_0\(10),
      I4 => \icmp_ln757_fu_403_p2_carry__0_i_5_n_5\,
      I5 => \hscale_core_polyphase_U0/TotalPixels_fu_283_p3\(9),
      O => \x_5_reg_927_pp0_iter2_reg_reg[10]__0\(1)
    );
\icmp_ln757_fu_403_p2_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82412418"
    )
        port map (
      I0 => \hscale_core_polyphase_U0/TotalPixels_fu_283_p3\(9),
      I1 => \icmp_ln757_fu_403_p2_carry__0_i_8_n_5\,
      I2 => \icmp_ln757_fu_403_p2_carry__0_i_7_n_5\,
      I3 => sel0(8),
      I4 => sel0(7),
      O => \x_5_reg_927_pp0_iter2_reg_reg[10]__0\(0)
    );
\icmp_ln757_fu_403_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(8),
      I1 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I2 => \^int_widthin_reg[15]_0\(8),
      I3 => \hscale_core_polyphase_U0/TotalPixels_fu_283_p3\(7),
      I4 => \icmp_ln757_fu_403_p2_carry__0_i_10_n_5\,
      I5 => icmp_ln757_fu_403_p2_carry_i_19_n_5,
      O => \icmp_ln757_fu_403_p2_carry__0_i_5_n_5\
    );
\icmp_ln757_fu_403_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(9),
      I1 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I2 => \^int_widthout_reg[15]_0\(9),
      O => \hscale_core_polyphase_U0/TotalPixels_fu_283_p3\(9)
    );
\icmp_ln757_fu_403_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAFFFFFFFAFFF"
    )
        port map (
      I0 => icmp_ln757_fu_403_p2_carry_i_19_n_5,
      I1 => \^int_widthin_reg[15]_0\(6),
      I2 => \^int_widthout_reg[15]_0\(6),
      I3 => \^int_widthout_reg[15]_0\(7),
      I4 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I5 => \^int_widthin_reg[15]_0\(7),
      O => \icmp_ln757_fu_403_p2_carry__0_i_7_n_5\
    );
\icmp_ln757_fu_403_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(8),
      I1 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I2 => \^int_widthout_reg[15]_0\(8),
      O => \icmp_ln757_fu_403_p2_carry__0_i_8_n_5\
    );
\icmp_ln757_fu_403_p2_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(7),
      I1 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I2 => \^int_widthout_reg[15]_0\(7),
      O => \hscale_core_polyphase_U0/TotalPixels_fu_283_p3\(7)
    );
icmp_ln757_fu_403_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => \hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize\(6),
      I1 => sel0(5),
      I2 => sel0(6),
      I3 => icmp_ln757_fu_403_p2_carry_i_10_n_5,
      O => \x_5_reg_927_pp0_iter2_reg_reg[6]__0\(3)
    );
icmp_ln757_fu_403_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444450AFBBBB50AF"
    )
        port map (
      I0 => icmp_ln757_fu_403_p2_carry_i_19_n_5,
      I1 => \^int_widthin_reg[15]_0\(6),
      I2 => \^int_widthout_reg[15]_0\(6),
      I3 => \^int_widthout_reg[15]_0\(7),
      I4 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I5 => \^int_widthin_reg[15]_0\(7),
      O => icmp_ln757_fu_403_p2_carry_i_10_n_5
    );
icmp_ln757_fu_403_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(3),
      I1 => \^int_widthout_reg[15]_0\(3),
      I2 => \hscale_core_polyphase_U0/TotalPixels_fu_283_p3\(2),
      I3 => \^int_widthout_reg[15]_0\(4),
      I4 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I5 => \^int_widthin_reg[15]_0\(4),
      O => \hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize\(4)
    );
icmp_ln757_fu_403_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444450AFBBBB50AF"
    )
        port map (
      I0 => icmp_ln757_fu_403_p2_carry_i_20_n_5,
      I1 => \^int_widthin_reg[15]_0\(4),
      I2 => \^int_widthout_reg[15]_0\(4),
      I3 => \^int_widthout_reg[15]_0\(5),
      I4 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I5 => \^int_widthin_reg[15]_0\(5),
      O => icmp_ln757_fu_403_p2_carry_i_12_n_5
    );
icmp_ln757_fu_403_p2_carry_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln757_fu_403_p2_carry_i_21_n_5,
      CO(3) => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      CO(2) => icmp_ln757_fu_403_p2_carry_i_13_n_6,
      CO(1) => icmp_ln757_fu_403_p2_carry_i_13_n_7,
      CO(0) => icmp_ln757_fu_403_p2_carry_i_13_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln757_fu_403_p2_carry_i_22_n_5,
      DI(2) => icmp_ln757_fu_403_p2_carry_i_23_n_5,
      DI(1) => icmp_ln757_fu_403_p2_carry_i_24_n_5,
      DI(0) => icmp_ln757_fu_403_p2_carry_i_25_n_5,
      O(3 downto 0) => NLW_icmp_ln757_fu_403_p2_carry_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln757_fu_403_p2_carry_i_26_n_5,
      S(2) => icmp_ln757_fu_403_p2_carry_i_27_n_5,
      S(1) => icmp_ln757_fu_403_p2_carry_i_28_n_5,
      S(0) => icmp_ln757_fu_403_p2_carry_i_29_n_5
    );
icmp_ln757_fu_403_p2_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(2),
      I1 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I2 => \^int_widthout_reg[15]_0\(2),
      O => \hscale_core_polyphase_U0/TotalPixels_fu_283_p3\(2)
    );
icmp_ln757_fu_403_p2_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(0),
      I1 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I2 => \^int_widthout_reg[15]_0\(0),
      O => icmp_ln757_fu_403_p2_carry_i_15_n_5
    );
icmp_ln757_fu_403_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47B8B847"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(5),
      I1 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I2 => \^int_widthout_reg[15]_0\(5),
      I3 => icmp_ln757_fu_403_p2_carry_i_18_n_5,
      I4 => sel0(4),
      O => icmp_ln757_fu_403_p2_carry_i_16_n_5
    );
icmp_ln757_fu_403_p2_carry_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(1),
      I1 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I2 => \^int_widthin_reg[15]_0\(1),
      I3 => sel0(0),
      O => icmp_ln757_fu_403_p2_carry_i_17_n_5
    );
icmp_ln757_fu_403_p2_carry_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC00000000000"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(4),
      I1 => \^int_widthin_reg[15]_0\(4),
      I2 => \^int_widthin_reg[15]_0\(3),
      I3 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I4 => \^int_widthout_reg[15]_0\(3),
      I5 => \hscale_core_polyphase_U0/TotalPixels_fu_283_p3\(2),
      O => icmp_ln757_fu_403_p2_carry_i_18_n_5
    );
icmp_ln757_fu_403_p2_carry_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAFFFFFFFAFFF"
    )
        port map (
      I0 => icmp_ln757_fu_403_p2_carry_i_20_n_5,
      I1 => \^int_widthin_reg[15]_0\(4),
      I2 => \^int_widthout_reg[15]_0\(4),
      I3 => \^int_widthout_reg[15]_0\(5),
      I4 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I5 => \^int_widthin_reg[15]_0\(5),
      O => icmp_ln757_fu_403_p2_carry_i_19_n_5
    );
icmp_ln757_fu_403_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => \hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize\(4),
      I1 => sel0(3),
      I2 => sel0(4),
      I3 => icmp_ln757_fu_403_p2_carry_i_12_n_5,
      O => \x_5_reg_927_pp0_iter2_reg_reg[6]__0\(2)
    );
icmp_ln757_fu_403_p2_carry_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(2),
      I1 => \^int_widthin_reg[15]_0\(2),
      I2 => \^int_widthout_reg[15]_0\(3),
      I3 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I4 => \^int_widthin_reg[15]_0\(3),
      O => icmp_ln757_fu_403_p2_carry_i_20_n_5
    );
icmp_ln757_fu_403_p2_carry_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln757_fu_403_p2_carry_i_21_n_5,
      CO(2) => icmp_ln757_fu_403_p2_carry_i_21_n_6,
      CO(1) => icmp_ln757_fu_403_p2_carry_i_21_n_7,
      CO(0) => icmp_ln757_fu_403_p2_carry_i_21_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln757_fu_403_p2_carry_i_30_n_5,
      DI(2) => icmp_ln757_fu_403_p2_carry_i_31_n_5,
      DI(1) => icmp_ln757_fu_403_p2_carry_i_32_n_5,
      DI(0) => icmp_ln757_fu_403_p2_carry_i_33_n_5,
      O(3 downto 0) => NLW_icmp_ln757_fu_403_p2_carry_i_21_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln757_fu_403_p2_carry_i_34_n_5,
      S(2) => icmp_ln757_fu_403_p2_carry_i_35_n_5,
      S(1) => icmp_ln757_fu_403_p2_carry_i_36_n_5,
      S(0) => icmp_ln757_fu_403_p2_carry_i_37_n_5
    );
icmp_ln757_fu_403_p2_carry_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(14),
      I1 => \^int_widthout_reg[15]_0\(14),
      I2 => \^int_widthin_reg[15]_0\(15),
      I3 => \^int_widthout_reg[15]_0\(15),
      O => icmp_ln757_fu_403_p2_carry_i_22_n_5
    );
icmp_ln757_fu_403_p2_carry_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(12),
      I1 => \^int_widthout_reg[15]_0\(12),
      I2 => \^int_widthin_reg[15]_0\(13),
      I3 => \^int_widthout_reg[15]_0\(13),
      O => icmp_ln757_fu_403_p2_carry_i_23_n_5
    );
icmp_ln757_fu_403_p2_carry_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(10),
      I1 => \^int_widthout_reg[15]_0\(10),
      I2 => \^int_widthin_reg[15]_0\(11),
      I3 => \^int_widthout_reg[15]_0\(11),
      O => icmp_ln757_fu_403_p2_carry_i_24_n_5
    );
icmp_ln757_fu_403_p2_carry_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(8),
      I1 => \^int_widthout_reg[15]_0\(8),
      I2 => \^int_widthin_reg[15]_0\(9),
      I3 => \^int_widthout_reg[15]_0\(9),
      O => icmp_ln757_fu_403_p2_carry_i_25_n_5
    );
icmp_ln757_fu_403_p2_carry_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(14),
      I1 => \^int_widthout_reg[15]_0\(14),
      I2 => \^int_widthout_reg[15]_0\(15),
      I3 => \^int_widthin_reg[15]_0\(15),
      O => icmp_ln757_fu_403_p2_carry_i_26_n_5
    );
icmp_ln757_fu_403_p2_carry_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(12),
      I1 => \^int_widthout_reg[15]_0\(12),
      I2 => \^int_widthout_reg[15]_0\(13),
      I3 => \^int_widthin_reg[15]_0\(13),
      O => icmp_ln757_fu_403_p2_carry_i_27_n_5
    );
icmp_ln757_fu_403_p2_carry_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(10),
      I1 => \^int_widthout_reg[15]_0\(10),
      I2 => \^int_widthout_reg[15]_0\(11),
      I3 => \^int_widthin_reg[15]_0\(11),
      O => icmp_ln757_fu_403_p2_carry_i_28_n_5
    );
icmp_ln757_fu_403_p2_carry_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(8),
      I1 => \^int_widthout_reg[15]_0\(8),
      I2 => \^int_widthout_reg[15]_0\(9),
      I3 => \^int_widthin_reg[15]_0\(9),
      O => icmp_ln757_fu_403_p2_carry_i_29_n_5
    );
icmp_ln757_fu_403_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000047B800B847FF"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(3),
      I1 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I2 => \^int_widthout_reg[15]_0\(3),
      I3 => \hscale_core_polyphase_U0/TotalPixels_fu_283_p3\(2),
      I4 => sel0(2),
      I5 => sel0(1),
      O => \x_5_reg_927_pp0_iter2_reg_reg[6]__0\(1)
    );
icmp_ln757_fu_403_p2_carry_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(6),
      I1 => \^int_widthout_reg[15]_0\(6),
      I2 => \^int_widthin_reg[15]_0\(7),
      I3 => \^int_widthout_reg[15]_0\(7),
      O => icmp_ln757_fu_403_p2_carry_i_30_n_5
    );
icmp_ln757_fu_403_p2_carry_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(4),
      I1 => \^int_widthout_reg[15]_0\(4),
      I2 => \^int_widthin_reg[15]_0\(5),
      I3 => \^int_widthout_reg[15]_0\(5),
      O => icmp_ln757_fu_403_p2_carry_i_31_n_5
    );
icmp_ln757_fu_403_p2_carry_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(2),
      I1 => \^int_widthout_reg[15]_0\(2),
      I2 => \^int_widthin_reg[15]_0\(3),
      I3 => \^int_widthout_reg[15]_0\(3),
      O => icmp_ln757_fu_403_p2_carry_i_32_n_5
    );
icmp_ln757_fu_403_p2_carry_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(0),
      I1 => \^int_widthout_reg[15]_0\(0),
      I2 => \^int_widthin_reg[15]_0\(1),
      I3 => \^int_widthout_reg[15]_0\(1),
      O => icmp_ln757_fu_403_p2_carry_i_33_n_5
    );
icmp_ln757_fu_403_p2_carry_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(6),
      I1 => \^int_widthout_reg[15]_0\(6),
      I2 => \^int_widthout_reg[15]_0\(7),
      I3 => \^int_widthin_reg[15]_0\(7),
      O => icmp_ln757_fu_403_p2_carry_i_34_n_5
    );
icmp_ln757_fu_403_p2_carry_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(4),
      I1 => \^int_widthout_reg[15]_0\(4),
      I2 => \^int_widthout_reg[15]_0\(5),
      I3 => \^int_widthin_reg[15]_0\(5),
      O => icmp_ln757_fu_403_p2_carry_i_35_n_5
    );
icmp_ln757_fu_403_p2_carry_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(2),
      I1 => \^int_widthout_reg[15]_0\(2),
      I2 => \^int_widthout_reg[15]_0\(3),
      I3 => \^int_widthin_reg[15]_0\(3),
      O => icmp_ln757_fu_403_p2_carry_i_36_n_5
    );
icmp_ln757_fu_403_p2_carry_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(0),
      I1 => \^int_widthout_reg[15]_0\(0),
      I2 => \^int_widthout_reg[15]_0\(1),
      I3 => \^int_widthin_reg[15]_0\(1),
      O => icmp_ln757_fu_403_p2_carry_i_37_n_5
    );
icmp_ln757_fu_403_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => icmp_ln757_fu_403_p2_carry_i_15_n_5,
      I1 => icmp_ln757_fu_403_p2_carry,
      I2 => sel0(0),
      I3 => \^int_widthin_reg[15]_0\(1),
      I4 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I5 => \^int_widthout_reg[15]_0\(1),
      O => \x_5_reg_927_pp0_iter2_reg_reg[6]__0\(0)
    );
icmp_ln757_fu_403_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => icmp_ln757_fu_403_p2_carry_i_10_n_5,
      I1 => sel0(6),
      I2 => \hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize\(6),
      I3 => sel0(5),
      O => \x_5_reg_927_pp0_iter2_reg_reg[7]__0\(3)
    );
icmp_ln757_fu_403_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => icmp_ln757_fu_403_p2_carry_i_16_n_5,
      I1 => \hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize\(4),
      I2 => sel0(3),
      O => \x_5_reg_927_pp0_iter2_reg_reg[7]__0\(2)
    );
icmp_ln757_fu_403_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B800474700B800"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(3),
      I1 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I2 => \^int_widthout_reg[15]_0\(3),
      I3 => \hscale_core_polyphase_U0/TotalPixels_fu_283_p3\(2),
      I4 => sel0(2),
      I5 => sel0(1),
      O => \x_5_reg_927_pp0_iter2_reg_reg[7]__0\(1)
    );
icmp_ln757_fu_403_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => icmp_ln757_fu_403_p2_carry_i_17_n_5,
      I1 => \^int_widthout_reg[15]_0\(0),
      I2 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I3 => \^int_widthin_reg[15]_0\(0),
      I4 => icmp_ln757_fu_403_p2_carry,
      O => \x_5_reg_927_pp0_iter2_reg_reg[7]__0\(0)
    );
icmp_ln757_fu_403_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => \^int_widthin_reg[15]_0\(5),
      I1 => \^int_widthout_reg[15]_0\(5),
      I2 => icmp_ln757_fu_403_p2_carry_i_18_n_5,
      I3 => \^int_widthout_reg[15]_0\(6),
      I4 => icmp_ln757_fu_403_p2_carry_i_13_n_5,
      I5 => \^int_widthin_reg[15]_0\(6),
      O => \hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize\(6)
    );
\int_ColorModeOut[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_colormodeout_reg[1]_0\(0),
      O => int_ColorModeOut0(0)
    );
\int_ColorModeOut[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_colormodeout_reg[1]_0\(1),
      O => int_ColorModeOut0(1)
    );
\int_ColorModeOut[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ColorModeOut(2),
      O => int_ColorModeOut0(2)
    );
\int_ColorModeOut[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ColorModeOut(3),
      O => int_ColorModeOut0(3)
    );
\int_ColorModeOut[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ColorModeOut(4),
      O => int_ColorModeOut0(4)
    );
\int_ColorModeOut[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ColorModeOut(5),
      O => int_ColorModeOut0(5)
    );
\int_ColorModeOut[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ColorModeOut(6),
      O => int_ColorModeOut0(6)
    );
\int_ColorModeOut[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \int_Height[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_ColorModeOut[7]_i_1_n_5\
    );
\int_ColorModeOut[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ColorModeOut(7),
      O => int_ColorModeOut0(7)
    );
\int_ColorModeOut_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorModeOut[7]_i_1_n_5\,
      D => int_ColorModeOut0(0),
      Q => \^int_colormodeout_reg[1]_0\(0),
      R => \^ss\(0)
    );
\int_ColorModeOut_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorModeOut[7]_i_1_n_5\,
      D => int_ColorModeOut0(1),
      Q => \^int_colormodeout_reg[1]_0\(1),
      R => \^ss\(0)
    );
\int_ColorModeOut_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorModeOut[7]_i_1_n_5\,
      D => int_ColorModeOut0(2),
      Q => ColorModeOut(2),
      R => \^ss\(0)
    );
\int_ColorModeOut_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorModeOut[7]_i_1_n_5\,
      D => int_ColorModeOut0(3),
      Q => ColorModeOut(3),
      R => \^ss\(0)
    );
\int_ColorModeOut_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorModeOut[7]_i_1_n_5\,
      D => int_ColorModeOut0(4),
      Q => ColorModeOut(4),
      R => \^ss\(0)
    );
\int_ColorModeOut_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorModeOut[7]_i_1_n_5\,
      D => int_ColorModeOut0(5),
      Q => ColorModeOut(5),
      R => \^ss\(0)
    );
\int_ColorModeOut_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorModeOut[7]_i_1_n_5\,
      D => int_ColorModeOut0(6),
      Q => ColorModeOut(6),
      R => \^ss\(0)
    );
\int_ColorModeOut_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorModeOut[7]_i_1_n_5\,
      D => int_ColorModeOut0(7),
      Q => ColorModeOut(7),
      R => \^ss\(0)
    );
\int_ColorMode[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ColorMode(0),
      O => int_ColorMode0(0)
    );
\int_ColorMode[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ColorMode(1),
      O => int_ColorMode0(1)
    );
\int_ColorMode[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ColorMode(2),
      O => int_ColorMode0(2)
    );
\int_ColorMode[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ColorMode(3),
      O => int_ColorMode0(3)
    );
\int_ColorMode[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ColorMode(4),
      O => int_ColorMode0(4)
    );
\int_ColorMode[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ColorMode(5),
      O => int_ColorMode0(5)
    );
\int_ColorMode[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ColorMode(6),
      O => int_ColorMode0(6)
    );
\int_ColorMode[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \int_Height[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_ColorMode[7]_i_1_n_5\
    );
\int_ColorMode[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ColorMode(7),
      O => int_ColorMode0(7)
    );
\int_ColorMode_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_5\,
      D => int_ColorMode0(0),
      Q => ColorMode(0),
      R => \^ss\(0)
    );
\int_ColorMode_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_5\,
      D => int_ColorMode0(1),
      Q => ColorMode(1),
      R => \^ss\(0)
    );
\int_ColorMode_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_5\,
      D => int_ColorMode0(2),
      Q => ColorMode(2),
      R => \^ss\(0)
    );
\int_ColorMode_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_5\,
      D => int_ColorMode0(3),
      Q => ColorMode(3),
      R => \^ss\(0)
    );
\int_ColorMode_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_5\,
      D => int_ColorMode0(4),
      Q => ColorMode(4),
      R => \^ss\(0)
    );
\int_ColorMode_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_5\,
      D => int_ColorMode0(5),
      Q => ColorMode(5),
      R => \^ss\(0)
    );
\int_ColorMode_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_5\,
      D => int_ColorMode0(6),
      Q => ColorMode(6),
      R => \^ss\(0)
    );
\int_ColorMode_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_5\,
      D => int_ColorMode0(7),
      Q => ColorMode(7),
      R => \^ss\(0)
    );
\int_Height[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[13]_0\(0),
      O => int_Height0(0)
    );
\int_Height[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[13]_0\(10),
      O => int_Height0(10)
    );
\int_Height[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[13]_0\(11),
      O => int_Height0(11)
    );
\int_Height[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[13]_0\(12),
      O => int_Height0(12)
    );
\int_Height[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[13]_0\(13),
      O => int_Height0(13)
    );
\int_Height[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => Height(14),
      O => int_Height0(14)
    );
\int_Height[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \int_Height[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \waddr_reg_n_5_[3]\,
      O => \int_Height[15]_i_1_n_5\
    );
\int_Height[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => Height(15),
      O => int_Height0(15)
    );
\int_Height[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => int_gie_i_3_n_5,
      I1 => \waddr_reg_n_5_[2]\,
      O => \int_Height[15]_i_3_n_5\
    );
\int_Height[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[13]_0\(1),
      O => int_Height0(1)
    );
\int_Height[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[13]_0\(2),
      O => int_Height0(2)
    );
\int_Height[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[13]_0\(3),
      O => int_Height0(3)
    );
\int_Height[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[13]_0\(4),
      O => int_Height0(4)
    );
\int_Height[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[13]_0\(5),
      O => int_Height0(5)
    );
\int_Height[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[13]_0\(6),
      O => int_Height0(6)
    );
\int_Height[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[13]_0\(7),
      O => int_Height0(7)
    );
\int_Height[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[13]_0\(8),
      O => int_Height0(8)
    );
\int_Height[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[13]_0\(9),
      O => int_Height0(9)
    );
\int_Height_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Height[15]_i_1_n_5\,
      D => int_Height0(0),
      Q => \^int_height_reg[13]_0\(0),
      R => \^ss\(0)
    );
\int_Height_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Height[15]_i_1_n_5\,
      D => int_Height0(10),
      Q => \^int_height_reg[13]_0\(10),
      R => \^ss\(0)
    );
\int_Height_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Height[15]_i_1_n_5\,
      D => int_Height0(11),
      Q => \^int_height_reg[13]_0\(11),
      R => \^ss\(0)
    );
\int_Height_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Height[15]_i_1_n_5\,
      D => int_Height0(12),
      Q => \^int_height_reg[13]_0\(12),
      R => \^ss\(0)
    );
\int_Height_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Height[15]_i_1_n_5\,
      D => int_Height0(13),
      Q => \^int_height_reg[13]_0\(13),
      R => \^ss\(0)
    );
\int_Height_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Height[15]_i_1_n_5\,
      D => int_Height0(14),
      Q => Height(14),
      R => \^ss\(0)
    );
\int_Height_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Height[15]_i_1_n_5\,
      D => int_Height0(15),
      Q => Height(15),
      R => \^ss\(0)
    );
\int_Height_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Height[15]_i_1_n_5\,
      D => int_Height0(1),
      Q => \^int_height_reg[13]_0\(1),
      R => \^ss\(0)
    );
\int_Height_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Height[15]_i_1_n_5\,
      D => int_Height0(2),
      Q => \^int_height_reg[13]_0\(2),
      R => \^ss\(0)
    );
\int_Height_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Height[15]_i_1_n_5\,
      D => int_Height0(3),
      Q => \^int_height_reg[13]_0\(3),
      R => \^ss\(0)
    );
\int_Height_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Height[15]_i_1_n_5\,
      D => int_Height0(4),
      Q => \^int_height_reg[13]_0\(4),
      R => \^ss\(0)
    );
\int_Height_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Height[15]_i_1_n_5\,
      D => int_Height0(5),
      Q => \^int_height_reg[13]_0\(5),
      R => \^ss\(0)
    );
\int_Height_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Height[15]_i_1_n_5\,
      D => int_Height0(6),
      Q => \^int_height_reg[13]_0\(6),
      R => \^ss\(0)
    );
\int_Height_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Height[15]_i_1_n_5\,
      D => int_Height0(7),
      Q => \^int_height_reg[13]_0\(7),
      R => \^ss\(0)
    );
\int_Height_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Height[15]_i_1_n_5\,
      D => int_Height0(8),
      Q => \^int_height_reg[13]_0\(8),
      R => \^ss\(0)
    );
\int_Height_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Height[15]_i_1_n_5\,
      D => int_Height0(9),
      Q => \^int_height_reg[13]_0\(9),
      R => \^ss\(0)
    );
\int_PixelRate[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_PixelRate_reg_n_5_[0]\,
      O => \int_PixelRate[0]_i_1_n_5\
    );
\int_PixelRate[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_PixelRate_reg_n_5_[10]\,
      O => \int_PixelRate[10]_i_1_n_5\
    );
\int_PixelRate[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_PixelRate_reg_n_5_[11]\,
      O => \int_PixelRate[11]_i_1_n_5\
    );
\int_PixelRate[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_PixelRate_reg_n_5_[12]\,
      O => \int_PixelRate[12]_i_1_n_5\
    );
\int_PixelRate[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_PixelRate_reg_n_5_[13]\,
      O => \int_PixelRate[13]_i_1_n_5\
    );
\int_PixelRate[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_PixelRate_reg_n_5_[14]\,
      O => \int_PixelRate[14]_i_1_n_5\
    );
\int_PixelRate[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_PixelRate_reg_n_5_[15]\,
      O => \int_PixelRate[15]_i_1_n_5\
    );
\int_PixelRate[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_PixelRate_reg_n_5_[16]\,
      O => \int_PixelRate[16]_i_1_n_5\
    );
\int_PixelRate[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_PixelRate_reg_n_5_[17]\,
      O => \int_PixelRate[17]_i_1_n_5\
    );
\int_PixelRate[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_PixelRate_reg_n_5_[18]\,
      O => \int_PixelRate[18]_i_1_n_5\
    );
\int_PixelRate[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_PixelRate_reg_n_5_[19]\,
      O => \int_PixelRate[19]_i_1_n_5\
    );
\int_PixelRate[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_PixelRate_reg_n_5_[1]\,
      O => \int_PixelRate[1]_i_1_n_5\
    );
\int_PixelRate[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_PixelRate_reg_n_5_[20]\,
      O => \int_PixelRate[20]_i_1_n_5\
    );
\int_PixelRate[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_PixelRate_reg_n_5_[21]\,
      O => \int_PixelRate[21]_i_1_n_5\
    );
\int_PixelRate[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_PixelRate_reg_n_5_[22]\,
      O => \int_PixelRate[22]_i_1_n_5\
    );
\int_PixelRate[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_PixelRate_reg_n_5_[23]\,
      O => \int_PixelRate[23]_i_1_n_5\
    );
\int_PixelRate[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_PixelRate_reg_n_5_[24]\,
      O => \int_PixelRate[24]_i_1_n_5\
    );
\int_PixelRate[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_PixelRate_reg_n_5_[25]\,
      O => \int_PixelRate[25]_i_1_n_5\
    );
\int_PixelRate[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_PixelRate_reg_n_5_[26]\,
      O => \int_PixelRate[26]_i_1_n_5\
    );
\int_PixelRate[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_PixelRate_reg_n_5_[27]\,
      O => \int_PixelRate[27]_i_1_n_5\
    );
\int_PixelRate[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_PixelRate_reg_n_5_[28]\,
      O => \int_PixelRate[28]_i_1_n_5\
    );
\int_PixelRate[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_PixelRate_reg_n_5_[29]\,
      O => \int_PixelRate[29]_i_1_n_5\
    );
\int_PixelRate[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_PixelRate_reg_n_5_[2]\,
      O => \int_PixelRate[2]_i_1_n_5\
    );
\int_PixelRate[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_PixelRate_reg_n_5_[30]\,
      O => \int_PixelRate[30]_i_1_n_5\
    );
\int_PixelRate[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \int_Height[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \waddr_reg_n_5_[3]\,
      O => \int_PixelRate[31]_i_1_n_5\
    );
\int_PixelRate[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_PixelRate_reg_n_5_[31]\,
      O => \int_PixelRate[31]_i_2_n_5\
    );
\int_PixelRate[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_PixelRate_reg_n_5_[3]\,
      O => \int_PixelRate[3]_i_1_n_5\
    );
\int_PixelRate[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_PixelRate_reg_n_5_[4]\,
      O => \int_PixelRate[4]_i_1_n_5\
    );
\int_PixelRate[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_PixelRate_reg_n_5_[5]\,
      O => \int_PixelRate[5]_i_1_n_5\
    );
\int_PixelRate[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_PixelRate_reg_n_5_[6]\,
      O => \int_PixelRate[6]_i_1_n_5\
    );
\int_PixelRate[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_PixelRate_reg_n_5_[7]\,
      O => \int_PixelRate[7]_i_1_n_5\
    );
\int_PixelRate[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_PixelRate_reg_n_5_[8]\,
      O => \int_PixelRate[8]_i_1_n_5\
    );
\int_PixelRate[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_PixelRate_reg_n_5_[9]\,
      O => \int_PixelRate[9]_i_1_n_5\
    );
\int_PixelRate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[0]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[0]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[10]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[10]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[11]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[11]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[12]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[12]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[13]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[13]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[14]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[14]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[15]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[15]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[16]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[16]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[17]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[17]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[18]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[18]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[19]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[19]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[1]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[1]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[20]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[20]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[21]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[21]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[22]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[22]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[23]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[23]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[24]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[24]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[25]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[25]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[26]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[26]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[27]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[27]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[28]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[28]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[29]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[29]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[2]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[2]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[30]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[30]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[31]_i_2_n_5\,
      Q => \int_PixelRate_reg_n_5_[31]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[3]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[3]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[4]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[4]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[5]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[5]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[6]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[6]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[7]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[7]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[8]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[8]\,
      R => \^ss\(0)
    );
\int_PixelRate_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_PixelRate[31]_i_1_n_5\,
      D => \int_PixelRate[9]_i_1_n_5\,
      Q => \int_PixelRate_reg_n_5_[9]\,
      R => \^ss\(0)
    );
\int_WidthIn[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_widthin_reg[15]_0\(0),
      O => int_WidthIn0(0)
    );
\int_WidthIn[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_widthin_reg[15]_0\(10),
      O => int_WidthIn0(10)
    );
\int_WidthIn[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_widthin_reg[15]_0\(11),
      O => int_WidthIn0(11)
    );
\int_WidthIn[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_widthin_reg[15]_0\(12),
      O => int_WidthIn0(12)
    );
\int_WidthIn[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_widthin_reg[15]_0\(13),
      O => int_WidthIn0(13)
    );
\int_WidthIn[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_widthin_reg[15]_0\(14),
      O => int_WidthIn0(14)
    );
\int_WidthIn[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \int_Height[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_WidthIn[15]_i_1_n_5\
    );
\int_WidthIn[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_widthin_reg[15]_0\(15),
      O => int_WidthIn0(15)
    );
\int_WidthIn[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_widthin_reg[15]_0\(1),
      O => int_WidthIn0(1)
    );
\int_WidthIn[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_widthin_reg[15]_0\(2),
      O => int_WidthIn0(2)
    );
\int_WidthIn[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_widthin_reg[15]_0\(3),
      O => int_WidthIn0(3)
    );
\int_WidthIn[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_widthin_reg[15]_0\(4),
      O => int_WidthIn0(4)
    );
\int_WidthIn[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_widthin_reg[15]_0\(5),
      O => int_WidthIn0(5)
    );
\int_WidthIn[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_widthin_reg[15]_0\(6),
      O => int_WidthIn0(6)
    );
\int_WidthIn[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_widthin_reg[15]_0\(7),
      O => int_WidthIn0(7)
    );
\int_WidthIn[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_widthin_reg[15]_0\(8),
      O => int_WidthIn0(8)
    );
\int_WidthIn[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_widthin_reg[15]_0\(9),
      O => int_WidthIn0(9)
    );
\int_WidthIn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthIn[15]_i_1_n_5\,
      D => int_WidthIn0(0),
      Q => \^int_widthin_reg[15]_0\(0),
      R => \^ss\(0)
    );
\int_WidthIn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthIn[15]_i_1_n_5\,
      D => int_WidthIn0(10),
      Q => \^int_widthin_reg[15]_0\(10),
      R => \^ss\(0)
    );
\int_WidthIn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthIn[15]_i_1_n_5\,
      D => int_WidthIn0(11),
      Q => \^int_widthin_reg[15]_0\(11),
      R => \^ss\(0)
    );
\int_WidthIn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthIn[15]_i_1_n_5\,
      D => int_WidthIn0(12),
      Q => \^int_widthin_reg[15]_0\(12),
      R => \^ss\(0)
    );
\int_WidthIn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthIn[15]_i_1_n_5\,
      D => int_WidthIn0(13),
      Q => \^int_widthin_reg[15]_0\(13),
      R => \^ss\(0)
    );
\int_WidthIn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthIn[15]_i_1_n_5\,
      D => int_WidthIn0(14),
      Q => \^int_widthin_reg[15]_0\(14),
      R => \^ss\(0)
    );
\int_WidthIn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthIn[15]_i_1_n_5\,
      D => int_WidthIn0(15),
      Q => \^int_widthin_reg[15]_0\(15),
      R => \^ss\(0)
    );
\int_WidthIn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthIn[15]_i_1_n_5\,
      D => int_WidthIn0(1),
      Q => \^int_widthin_reg[15]_0\(1),
      R => \^ss\(0)
    );
\int_WidthIn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthIn[15]_i_1_n_5\,
      D => int_WidthIn0(2),
      Q => \^int_widthin_reg[15]_0\(2),
      R => \^ss\(0)
    );
\int_WidthIn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthIn[15]_i_1_n_5\,
      D => int_WidthIn0(3),
      Q => \^int_widthin_reg[15]_0\(3),
      R => \^ss\(0)
    );
\int_WidthIn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthIn[15]_i_1_n_5\,
      D => int_WidthIn0(4),
      Q => \^int_widthin_reg[15]_0\(4),
      R => \^ss\(0)
    );
\int_WidthIn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthIn[15]_i_1_n_5\,
      D => int_WidthIn0(5),
      Q => \^int_widthin_reg[15]_0\(5),
      R => \^ss\(0)
    );
\int_WidthIn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthIn[15]_i_1_n_5\,
      D => int_WidthIn0(6),
      Q => \^int_widthin_reg[15]_0\(6),
      R => \^ss\(0)
    );
\int_WidthIn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthIn[15]_i_1_n_5\,
      D => int_WidthIn0(7),
      Q => \^int_widthin_reg[15]_0\(7),
      R => \^ss\(0)
    );
\int_WidthIn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthIn[15]_i_1_n_5\,
      D => int_WidthIn0(8),
      Q => \^int_widthin_reg[15]_0\(8),
      R => \^ss\(0)
    );
\int_WidthIn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthIn[15]_i_1_n_5\,
      D => int_WidthIn0(9),
      Q => \^int_widthin_reg[15]_0\(9),
      R => \^ss\(0)
    );
\int_WidthOut[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_widthout_reg[15]_0\(0),
      O => int_WidthOut0(0)
    );
\int_WidthOut[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_widthout_reg[15]_0\(10),
      O => int_WidthOut0(10)
    );
\int_WidthOut[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_widthout_reg[15]_0\(11),
      O => int_WidthOut0(11)
    );
\int_WidthOut[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_widthout_reg[15]_0\(12),
      O => int_WidthOut0(12)
    );
\int_WidthOut[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_widthout_reg[15]_0\(13),
      O => int_WidthOut0(13)
    );
\int_WidthOut[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_widthout_reg[15]_0\(14),
      O => int_WidthOut0(14)
    );
\int_WidthOut[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \int_Height[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \waddr_reg_n_5_[3]\,
      O => \int_WidthOut[15]_i_1_n_5\
    );
\int_WidthOut[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_widthout_reg[15]_0\(15),
      O => int_WidthOut0(15)
    );
\int_WidthOut[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_widthout_reg[15]_0\(1),
      O => int_WidthOut0(1)
    );
\int_WidthOut[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_widthout_reg[15]_0\(2),
      O => int_WidthOut0(2)
    );
\int_WidthOut[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_widthout_reg[15]_0\(3),
      O => int_WidthOut0(3)
    );
\int_WidthOut[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_widthout_reg[15]_0\(4),
      O => int_WidthOut0(4)
    );
\int_WidthOut[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_widthout_reg[15]_0\(5),
      O => int_WidthOut0(5)
    );
\int_WidthOut[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_widthout_reg[15]_0\(6),
      O => int_WidthOut0(6)
    );
\int_WidthOut[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_widthout_reg[15]_0\(7),
      O => int_WidthOut0(7)
    );
\int_WidthOut[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_widthout_reg[15]_0\(8),
      O => int_WidthOut0(8)
    );
\int_WidthOut[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_widthout_reg[15]_0\(9),
      O => int_WidthOut0(9)
    );
\int_WidthOut_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthOut[15]_i_1_n_5\,
      D => int_WidthOut0(0),
      Q => \^int_widthout_reg[15]_0\(0),
      R => \^ss\(0)
    );
\int_WidthOut_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthOut[15]_i_1_n_5\,
      D => int_WidthOut0(10),
      Q => \^int_widthout_reg[15]_0\(10),
      R => \^ss\(0)
    );
\int_WidthOut_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthOut[15]_i_1_n_5\,
      D => int_WidthOut0(11),
      Q => \^int_widthout_reg[15]_0\(11),
      R => \^ss\(0)
    );
\int_WidthOut_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthOut[15]_i_1_n_5\,
      D => int_WidthOut0(12),
      Q => \^int_widthout_reg[15]_0\(12),
      R => \^ss\(0)
    );
\int_WidthOut_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthOut[15]_i_1_n_5\,
      D => int_WidthOut0(13),
      Q => \^int_widthout_reg[15]_0\(13),
      R => \^ss\(0)
    );
\int_WidthOut_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthOut[15]_i_1_n_5\,
      D => int_WidthOut0(14),
      Q => \^int_widthout_reg[15]_0\(14),
      R => \^ss\(0)
    );
\int_WidthOut_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthOut[15]_i_1_n_5\,
      D => int_WidthOut0(15),
      Q => \^int_widthout_reg[15]_0\(15),
      R => \^ss\(0)
    );
\int_WidthOut_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthOut[15]_i_1_n_5\,
      D => int_WidthOut0(1),
      Q => \^int_widthout_reg[15]_0\(1),
      R => \^ss\(0)
    );
\int_WidthOut_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthOut[15]_i_1_n_5\,
      D => int_WidthOut0(2),
      Q => \^int_widthout_reg[15]_0\(2),
      R => \^ss\(0)
    );
\int_WidthOut_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthOut[15]_i_1_n_5\,
      D => int_WidthOut0(3),
      Q => \^int_widthout_reg[15]_0\(3),
      R => \^ss\(0)
    );
\int_WidthOut_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthOut[15]_i_1_n_5\,
      D => int_WidthOut0(4),
      Q => \^int_widthout_reg[15]_0\(4),
      R => \^ss\(0)
    );
\int_WidthOut_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthOut[15]_i_1_n_5\,
      D => int_WidthOut0(5),
      Q => \^int_widthout_reg[15]_0\(5),
      R => \^ss\(0)
    );
\int_WidthOut_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthOut[15]_i_1_n_5\,
      D => int_WidthOut0(6),
      Q => \^int_widthout_reg[15]_0\(6),
      R => \^ss\(0)
    );
\int_WidthOut_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthOut[15]_i_1_n_5\,
      D => int_WidthOut0(7),
      Q => \^int_widthout_reg[15]_0\(7),
      R => \^ss\(0)
    );
\int_WidthOut_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthOut[15]_i_1_n_5\,
      D => int_WidthOut0(8),
      Q => \^int_widthout_reg[15]_0\(8),
      R => \^ss\(0)
    );
\int_WidthOut_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_WidthOut[15]_i_1_n_5\,
      D => int_WidthOut0(9),
      Q => \^int_widthout_reg[15]_0\(9),
      R => \^ss\(0)
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_6_in(2),
      R => \^ss\(0)
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFEF00FF0000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \int_isr[0]_i_2_n_5\,
      I3 => p_6_in(7),
      I4 => ap_sync_ready,
      I5 => int_ap_ready,
      O => int_ap_ready_i_1_n_5
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_5,
      Q => int_ap_ready,
      R => \^ss\(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_6_in(7),
      I1 => ap_sync_ready,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_5
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \int_Height[15]_i_3_n_5\,
      I4 => \waddr_reg_n_5_[3]\,
      I5 => s_axi_CTRL_WSTRB(0),
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_5,
      Q => \^ap_start\,
      R => \^ss\(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => int_ap_start1,
      I2 => p_6_in(7),
      O => int_auto_restart_i_1_n_5
    );
int_auto_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(0),
      I1 => \waddr_reg_n_5_[3]\,
      I2 => \int_Height[15]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => \waddr_reg_n_5_[4]\,
      O => int_ap_start1
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_5,
      Q => p_6_in(7),
      R => \^ss\(0)
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => int_gie_i_2_n_5,
      I3 => int_gie_i_3_n_5,
      I4 => int_gie_reg_n_5,
      O => int_gie_i_1_n_5
    );
int_gie_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[2]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => int_gie_i_2_n_5
    );
int_gie_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => int_gie_i_4_n_5,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[8]\,
      I4 => int_gie_i_5_n_5,
      O => int_gie_i_3_n_5
    );
int_gie_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \waddr_reg_n_5_[14]\,
      I1 => \waddr_reg_n_5_[12]\,
      I2 => \waddr_reg_n_5_[13]\,
      I3 => \waddr_reg_n_5_[9]\,
      I4 => \waddr_reg_n_5_[10]\,
      I5 => \waddr_reg_n_5_[11]\,
      O => int_gie_i_4_n_5
    );
int_gie_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \waddr_reg_n_5_[0]\,
      I1 => ar_hs,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_CTRL_WVALID,
      I5 => \waddr_reg_n_5_[1]\,
      O => int_gie_i_5_n_5
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_5,
      Q => int_gie_reg_n_5,
      R => \^ss\(0)
    );
int_hfltCoeff: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_CTRL_s_axi_ram
     port map (
      ADDRARDADDR(7 downto 0) => int_phasesH_address1(7 downto 0),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      D(31 downto 0) => p_0_in(31 downto 0),
      DOADO(31) => int_phasesH_n_5,
      DOADO(30) => int_phasesH_n_6,
      DOADO(29) => int_phasesH_n_7,
      DOADO(28) => int_phasesH_n_8,
      DOADO(27) => int_phasesH_n_9,
      DOADO(26) => int_phasesH_n_10,
      DOADO(25) => int_phasesH_n_11,
      DOADO(24) => int_phasesH_n_12,
      DOADO(23) => int_phasesH_n_13,
      DOADO(22) => int_phasesH_n_14,
      DOADO(21) => int_phasesH_n_15,
      DOADO(20) => int_phasesH_n_16,
      DOADO(19) => int_phasesH_n_17,
      DOADO(18) => int_phasesH_n_18,
      DOADO(17) => int_phasesH_n_19,
      DOADO(16) => int_phasesH_n_20,
      DOADO(15) => int_phasesH_n_21,
      DOADO(14) => int_phasesH_n_22,
      DOADO(13) => int_phasesH_n_23,
      DOADO(12) => int_phasesH_n_24,
      DOADO(11) => int_phasesH_n_25,
      DOADO(10) => int_phasesH_n_26,
      DOADO(9) => int_phasesH_n_27,
      DOADO(8) => int_phasesH_n_28,
      DOADO(7) => int_phasesH_n_29,
      DOADO(6) => int_phasesH_n_30,
      DOADO(5) => int_phasesH_n_31,
      DOADO(4) => int_phasesH_n_32,
      DOADO(3) => int_phasesH_n_33,
      DOADO(2) => int_phasesH_n_34,
      DOADO(1) => int_phasesH_n_35,
      DOADO(0) => int_phasesH_n_36,
      DOBDO(31 downto 0) => int_hfltCoeff_q0(31 downto 0),
      ap_clk => ap_clk,
      ar_hs => ar_hs,
      hscale_core_polyphase_U0_hfltCoeff_ce0 => hscale_core_polyphase_U0_hfltCoeff_ce0,
      int_hfltCoeff_read => int_hfltCoeff_read,
      mem_reg_0 => int_hfltCoeff_write_reg_n_5,
      p_2_in => p_2_in,
      \rdata_reg[0]\ => \rdata[0]_i_2_n_5\,
      \rdata_reg[10]\ => \rdata[10]_i_2_n_5\,
      \rdata_reg[11]\ => \rdata[11]_i_2_n_5\,
      \rdata_reg[12]\ => \rdata[12]_i_2_n_5\,
      \rdata_reg[13]\ => \rdata[13]_i_2_n_5\,
      \rdata_reg[14]\ => \rdata[14]_i_2_n_5\,
      \rdata_reg[15]\ => \rdata[15]_i_2_n_5\,
      \rdata_reg[16]\ => \rdata[16]_i_2_n_5\,
      \rdata_reg[17]\ => \rdata[17]_i_2_n_5\,
      \rdata_reg[18]\ => \rdata[18]_i_2_n_5\,
      \rdata_reg[19]\ => \rdata[19]_i_2_n_5\,
      \rdata_reg[1]\ => \rdata[1]_i_2_n_5\,
      \rdata_reg[20]\ => \rdata[20]_i_2_n_5\,
      \rdata_reg[21]\ => \rdata[21]_i_2_n_5\,
      \rdata_reg[22]\ => \rdata[22]_i_2_n_5\,
      \rdata_reg[23]\ => \rdata[23]_i_2_n_5\,
      \rdata_reg[24]\ => \rdata[24]_i_2_n_5\,
      \rdata_reg[25]\ => \rdata[25]_i_2_n_5\,
      \rdata_reg[26]\ => \rdata[26]_i_2_n_5\,
      \rdata_reg[27]\ => \rdata[27]_i_2_n_5\,
      \rdata_reg[28]\ => \rdata[28]_i_2_n_5\,
      \rdata_reg[29]\ => \rdata[29]_i_2_n_5\,
      \rdata_reg[2]\ => \rdata[2]_i_2_n_5\,
      \rdata_reg[30]\ => \rdata[30]_i_2_n_5\,
      \rdata_reg[31]\ => \rdata[31]_i_3_n_5\,
      \rdata_reg[3]\ => \rdata[3]_i_2_n_5\,
      \rdata_reg[4]\ => \rdata[4]_i_2_n_5\,
      \rdata_reg[5]\ => \rdata[5]_i_2_n_5\,
      \rdata_reg[6]\ => \rdata[6]_i_2_n_5\,
      \rdata_reg[7]\ => \rdata[7]_i_2_n_5\,
      \rdata_reg[8]\ => \rdata[8]_i_2_n_5\,
      \rdata_reg[9]\ => \rdata[9]_i_2_n_5\,
      rstate(1 downto 0) => rstate(1 downto 0),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      wstate(1 downto 0) => wstate(1 downto 0)
    );
int_hfltCoeff_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_CTRL_ARADDR(10),
      I2 => s_axi_CTRL_ARADDR(11),
      I3 => s_axi_CTRL_ARADDR(13),
      I4 => s_axi_CTRL_ARADDR(14),
      I5 => s_axi_CTRL_ARADDR(12),
      O => int_hfltCoeff_read0
    );
int_hfltCoeff_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_hfltCoeff_read0,
      Q => int_hfltCoeff_read,
      R => \^ss\(0)
    );
\int_hfltCoeff_shift0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_hfltCoeff_shift0_reg[0]_1\,
      Q => \^int_hfltcoeff_shift0_reg[0]_0\,
      R => \^ss\(0)
    );
int_hfltCoeff_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFAAAAAAAA"
    )
        port map (
      I0 => int_hfltCoeff_write0,
      I1 => s_axi_CTRL_WVALID,
      I2 => wstate(1),
      I3 => wstate(0),
      I4 => ar_hs,
      I5 => int_hfltCoeff_write_reg_n_5,
      O => int_hfltCoeff_write_i_1_n_5
    );
int_hfltCoeff_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => s_axi_CTRL_AWADDR(10),
      I1 => aw_hs,
      I2 => s_axi_CTRL_AWADDR(13),
      I3 => s_axi_CTRL_AWADDR(12),
      I4 => s_axi_CTRL_AWADDR(11),
      I5 => s_axi_CTRL_AWADDR(14),
      O => int_hfltCoeff_write0
    );
int_hfltCoeff_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_hfltCoeff_write_i_1_n_5,
      Q => int_hfltCoeff_write_reg_n_5,
      R => \^ss\(0)
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_ier,
      I2 => \int_ier_reg_n_5_[0]\,
      O => \int_ier[0]_i_1_n_5\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_ier,
      I2 => \int_ier_reg_n_5_[1]\,
      O => \int_ier[1]_i_1_n_5\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(0),
      I1 => \int_Height[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      I4 => \waddr_reg_n_5_[3]\,
      O => int_ier
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_5\,
      Q => \int_ier_reg_n_5_[0]\,
      R => \^ss\(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_5\,
      Q => \int_ier_reg_n_5_[1]\,
      R => \^ss\(0)
    );
int_interrupt_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ss\(0)
    );
int_interrupt_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => data3(1),
      I1 => data3(0),
      I2 => int_gie_reg_n_5,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => \^ss\(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \int_isr[0]_i_2_n_5\,
      I3 => MultiPixStream2AXIvideo_U0_ap_done,
      I4 => \int_ier_reg_n_5_[0]\,
      I5 => data3(0),
      O => \int_isr[0]_i_1_n_5\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \int_isr[0]_i_4_n_5\,
      I1 => ar_hs,
      I2 => s_axi_CTRL_ARADDR(1),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[31]_i_7_n_5\,
      O => \int_isr[0]_i_2_n_5\
    );
\int_isr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => s_axi_CTRL_ARADDR(14),
      I2 => s_axi_CTRL_ARADDR(11),
      I3 => s_axi_CTRL_ARADDR(10),
      I4 => s_axi_CTRL_ARADDR(13),
      I5 => s_axi_CTRL_ARADDR(12),
      O => \int_isr[0]_i_4_n_5\
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \int_isr[0]_i_2_n_5\,
      I3 => ap_sync_ready,
      I4 => \int_ier_reg_n_5_[1]\,
      I5 => data3(1),
      O => \int_isr[1]_i_1_n_5\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_5\,
      Q => data3(0),
      R => \^ss\(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_5\,
      Q => data3(1),
      R => \^ss\(0)
    );
int_phasesH: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_CTRL_s_axi_ram__parameterized0\
     port map (
      ADDRARDADDR(7 downto 0) => int_phasesH_address1(7 downto 0),
      DOADO(31) => int_phasesH_n_5,
      DOADO(30) => int_phasesH_n_6,
      DOADO(29) => int_phasesH_n_7,
      DOADO(28) => int_phasesH_n_8,
      DOADO(27) => int_phasesH_n_9,
      DOADO(26) => int_phasesH_n_10,
      DOADO(25) => int_phasesH_n_11,
      DOADO(24) => int_phasesH_n_12,
      DOADO(23) => int_phasesH_n_13,
      DOADO(22) => int_phasesH_n_14,
      DOADO(21) => int_phasesH_n_15,
      DOADO(20) => int_phasesH_n_16,
      DOADO(19) => int_phasesH_n_17,
      DOADO(18) => int_phasesH_n_18,
      DOADO(17) => int_phasesH_n_19,
      DOADO(16) => int_phasesH_n_20,
      DOADO(15) => int_phasesH_n_21,
      DOADO(14) => int_phasesH_n_22,
      DOADO(13) => int_phasesH_n_23,
      DOADO(12) => int_phasesH_n_24,
      DOADO(11) => int_phasesH_n_25,
      DOADO(10) => int_phasesH_n_26,
      DOADO(9) => int_phasesH_n_27,
      DOADO(8) => int_phasesH_n_28,
      DOADO(7) => int_phasesH_n_29,
      DOADO(6) => int_phasesH_n_30,
      DOADO(5) => int_phasesH_n_31,
      DOADO(4) => int_phasesH_n_32,
      DOADO(3) => int_phasesH_n_33,
      DOADO(2) => int_phasesH_n_34,
      DOADO(1) => int_phasesH_n_35,
      DOADO(0) => int_phasesH_n_36,
      DOBDO(17 downto 9) => int_phasesH_q0(24 downto 16),
      DOBDO(8 downto 0) => int_phasesH_q0(8 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      ap_clk => ap_clk,
      ar_hs => ar_hs,
      hscale_core_polyphase_U0_phasesH_ce0 => hscale_core_polyphase_U0_phasesH_ce0,
      mem_reg_0(9) => \waddr_reg_n_5_[11]\,
      mem_reg_0(8) => \waddr_reg_n_5_[10]\,
      mem_reg_0(7) => \waddr_reg_n_5_[9]\,
      mem_reg_0(6) => \waddr_reg_n_5_[8]\,
      mem_reg_0(5) => \waddr_reg_n_5_[7]\,
      mem_reg_0(4) => \waddr_reg_n_5_[6]\,
      mem_reg_0(3) => \waddr_reg_n_5_[5]\,
      mem_reg_0(2) => \waddr_reg_n_5_[4]\,
      mem_reg_0(1) => \waddr_reg_n_5_[3]\,
      mem_reg_0(0) => \waddr_reg_n_5_[2]\,
      mem_reg_1 => int_phasesH_write_reg_n_5,
      rstate(1 downto 0) => rstate(1 downto 0),
      s_axi_CTRL_ARADDR(9 downto 0) => s_axi_CTRL_ARADDR(11 downto 2),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      wstate(1 downto 0) => wstate(1 downto 0)
    );
int_phasesH_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(12),
      I1 => s_axi_CTRL_ARADDR(13),
      I2 => s_axi_CTRL_ARADDR(14),
      I3 => s_axi_CTRL_ARVALID,
      I4 => rstate(0),
      I5 => rstate(1),
      O => int_phasesH_read0
    );
int_phasesH_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_phasesH_read0,
      Q => int_phasesH_read,
      R => \^ss\(0)
    );
\int_phasesH_shift0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_phasesH_shift0_reg[0]_1\,
      Q => \^int_phasesh_shift0_reg[0]_0\,
      R => \^ss\(0)
    );
int_phasesH_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080008"
    )
        port map (
      I0 => aw_hs,
      I1 => s_axi_CTRL_AWADDR(14),
      I2 => s_axi_CTRL_AWADDR(13),
      I3 => s_axi_CTRL_AWADDR(12),
      I4 => p_24_in,
      I5 => int_phasesH_write_reg_n_5,
      O => int_phasesH_write_i_1_n_5
    );
int_phasesH_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FD0000000000"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => wstate(0),
      I4 => wstate(1),
      I5 => s_axi_CTRL_WVALID,
      O => p_24_in
    );
int_phasesH_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_phasesH_write_i_1_n_5,
      Q => int_phasesH_write_reg_n_5,
      R => \^ss\(0)
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFF00"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \int_isr[0]_i_2_n_5\,
      I3 => task_ap_done,
      I4 => int_task_ap_done,
      O => int_task_ap_done_i_1_n_5
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30AA"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_done,
      I1 => p_6_in(2),
      I2 => ap_idle,
      I3 => auto_restart_status_reg_n_5,
      O => task_ap_done
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_5,
      Q => int_task_ap_done,
      R => \^ss\(0)
    );
\loopWidth_reg_386_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1597_reg_391_reg[8]_i_1_n_5\,
      CO(3) => \NLW_loopWidth_reg_386_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \loopWidth_reg_386_reg[15]_i_1_n_6\,
      CO(1) => \loopWidth_reg_386_reg[15]_i_1_n_7\,
      CO(0) => \loopWidth_reg_386_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \int_WidthIn_reg[15]_1\(3 downto 0),
      S(3 downto 0) => \^int_widthin_reg[15]_0\(15 downto 12)
    );
\loopWidth_reg_473_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1597_reg_478_reg[8]_i_1_n_5\,
      CO(3) => \NLW_loopWidth_reg_473_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \loopWidth_reg_473_reg[15]_i_1_n_6\,
      CO(1) => \loopWidth_reg_473_reg[15]_i_1_n_7\,
      CO(0) => \loopWidth_reg_473_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \int_WidthOut_reg[15]_1\(3 downto 0),
      S(3 downto 0) => \^int_widthout_reg[15]_0\(15 downto 12)
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_sync_reg_Block_entry12_proc_U0_ap_ready,
      I2 => ap_done_reg,
      I3 => Block_entry12_proc_U0_ap_continue,
      O => int_ap_start_reg_0
    );
\q0[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3C59090903A5C09"
    )
        port map (
      I0 => \^int_colormodeout_reg[1]_0\(0),
      I1 => ap_sig_allocacmp_i_1(0),
      I2 => ColorModeOut(3),
      I3 => \^int_colormodeout_reg[1]_0\(1),
      I4 => ColorModeOut(2),
      I5 => ap_sig_allocacmp_i_1(1),
      O => \int_ColorModeOut_reg[0]_0\
    );
\q0[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F5EF0F8F0A10F0"
    )
        port map (
      I0 => ap_sig_allocacmp_i_1(1),
      I1 => ap_sig_allocacmp_i_1(0),
      I2 => ColorModeOut(2),
      I3 => \^int_colormodeout_reg[1]_0\(0),
      I4 => \^int_colormodeout_reg[1]_0\(1),
      I5 => ColorModeOut(3),
      O => mapComp_address0(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \rdata_reg[0]_i_3_n_5\,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => \rdata[0]_i_4_n_5\,
      I3 => s_axi_CTRL_ARADDR(0),
      I4 => s_axi_CTRL_ARADDR(1),
      O => \rdata[0]_i_2_n_5\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => int_gie_reg_n_5,
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => data3(0),
      O => \rdata[0]_i_4_n_5\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_PixelRate_reg_n_5_[0]\,
      I1 => \^int_height_reg[13]_0\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_widthout_reg[15]_0\(0),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \^ap_start\,
      O => \rdata[0]_i_5_n_5\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_colormodeout_reg[1]_0\(0),
      I1 => \^int_widthin_reg[15]_0\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ColorMode(0),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \int_ier_reg_n_5_[0]\,
      O => \rdata[0]_i_6_n_5\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808A8080808"
    )
        port map (
      I0 => \rdata[15]_i_3_n_5\,
      I1 => \rdata[10]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \^int_widthin_reg[15]_0\(10),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[10]_i_2_n_5\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_PixelRate_reg_n_5_[10]\,
      I1 => \^int_height_reg[13]_0\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^int_widthout_reg[15]_0\(10),
      O => \rdata[10]_i_3_n_5\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808A8080808"
    )
        port map (
      I0 => \rdata[15]_i_3_n_5\,
      I1 => \rdata[11]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \^int_widthin_reg[15]_0\(11),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[11]_i_2_n_5\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_PixelRate_reg_n_5_[11]\,
      I1 => \^int_height_reg[13]_0\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^int_widthout_reg[15]_0\(11),
      O => \rdata[11]_i_3_n_5\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808A8080808"
    )
        port map (
      I0 => \rdata[15]_i_3_n_5\,
      I1 => \rdata[12]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \^int_widthin_reg[15]_0\(12),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[12]_i_2_n_5\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_PixelRate_reg_n_5_[12]\,
      I1 => \^int_height_reg[13]_0\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^int_widthout_reg[15]_0\(12),
      O => \rdata[12]_i_3_n_5\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808A8080808"
    )
        port map (
      I0 => \rdata[15]_i_3_n_5\,
      I1 => \rdata[13]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \^int_widthin_reg[15]_0\(13),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[13]_i_2_n_5\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_PixelRate_reg_n_5_[13]\,
      I1 => \^int_height_reg[13]_0\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^int_widthout_reg[15]_0\(13),
      O => \rdata[13]_i_3_n_5\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808A8080808"
    )
        port map (
      I0 => \rdata[15]_i_3_n_5\,
      I1 => \rdata[14]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \^int_widthin_reg[15]_0\(14),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[14]_i_2_n_5\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_PixelRate_reg_n_5_[14]\,
      I1 => Height(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^int_widthout_reg[15]_0\(14),
      O => \rdata[14]_i_3_n_5\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808A8080808"
    )
        port map (
      I0 => \rdata[15]_i_3_n_5\,
      I1 => \rdata[15]_i_4_n_5\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \^int_widthin_reg[15]_0\(15),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[15]_i_2_n_5\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(1),
      O => \rdata[15]_i_3_n_5\
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_PixelRate_reg_n_5_[15]\,
      I1 => Height(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^int_widthout_reg[15]_0\(15),
      O => \rdata[15]_i_4_n_5\
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => \int_PixelRate_reg_n_5_[16]\,
      I3 => \rdata[31]_i_6_n_5\,
      O => \rdata[16]_i_2_n_5\
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => \int_PixelRate_reg_n_5_[17]\,
      I3 => \rdata[31]_i_6_n_5\,
      O => \rdata[17]_i_2_n_5\
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => \int_PixelRate_reg_n_5_[18]\,
      I3 => \rdata[31]_i_6_n_5\,
      O => \rdata[18]_i_2_n_5\
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => \int_PixelRate_reg_n_5_[19]\,
      I3 => \rdata[31]_i_6_n_5\,
      O => \rdata[19]_i_2_n_5\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222E222"
    )
        port map (
      I0 => \rdata_reg[1]_i_3_n_5\,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => data3(1),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \rdata[1]_i_4_n_5\,
      I5 => \rdata[1]_i_5_n_5\,
      O => \rdata[1]_i_2_n_5\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(4),
      O => \rdata[1]_i_4_n_5\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      O => \rdata[1]_i_5_n_5\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_PixelRate_reg_n_5_[1]\,
      I1 => \^int_height_reg[13]_0\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_widthout_reg[15]_0\(1),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => int_task_ap_done,
      O => \rdata[1]_i_6_n_5\
    );
\rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_colormodeout_reg[1]_0\(1),
      I1 => \^int_widthin_reg[15]_0\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ColorMode(1),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \int_ier_reg_n_5_[1]\,
      O => \rdata[1]_i_7_n_5\
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => \int_PixelRate_reg_n_5_[20]\,
      I3 => \rdata[31]_i_6_n_5\,
      O => \rdata[20]_i_2_n_5\
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => \int_PixelRate_reg_n_5_[21]\,
      I3 => \rdata[31]_i_6_n_5\,
      O => \rdata[21]_i_2_n_5\
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => \int_PixelRate_reg_n_5_[22]\,
      I3 => \rdata[31]_i_6_n_5\,
      O => \rdata[22]_i_2_n_5\
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => \int_PixelRate_reg_n_5_[23]\,
      I3 => \rdata[31]_i_6_n_5\,
      O => \rdata[23]_i_2_n_5\
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => \int_PixelRate_reg_n_5_[24]\,
      I3 => \rdata[31]_i_6_n_5\,
      O => \rdata[24]_i_2_n_5\
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => \int_PixelRate_reg_n_5_[25]\,
      I3 => \rdata[31]_i_6_n_5\,
      O => \rdata[25]_i_2_n_5\
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => \int_PixelRate_reg_n_5_[26]\,
      I3 => \rdata[31]_i_6_n_5\,
      O => \rdata[26]_i_2_n_5\
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => \int_PixelRate_reg_n_5_[27]\,
      I3 => \rdata[31]_i_6_n_5\,
      O => \rdata[27]_i_2_n_5\
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => \int_PixelRate_reg_n_5_[28]\,
      I3 => \rdata[31]_i_6_n_5\,
      O => \rdata[28]_i_2_n_5\
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => \int_PixelRate_reg_n_5_[29]\,
      I3 => \rdata[31]_i_6_n_5\,
      O => \rdata[29]_i_2_n_5\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => \rdata[2]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \rdata[2]_i_4_n_5\,
      O => \rdata[2]_i_2_n_5\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_PixelRate_reg_n_5_[2]\,
      I1 => \^int_height_reg[13]_0\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_widthout_reg[15]_0\(2),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => p_6_in(2),
      O => \rdata[2]_i_3_n_5\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => ColorModeOut(2),
      I1 => \^int_widthin_reg[15]_0\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => ColorMode(2),
      O => \rdata[2]_i_4_n_5\
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => \int_PixelRate_reg_n_5_[30]\,
      I3 => \rdata[31]_i_6_n_5\,
      O => \rdata[30]_i_2_n_5\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF10"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      I2 => s_axi_CTRL_ARVALID,
      I3 => int_phasesH_read,
      I4 => int_hfltCoeff_read,
      O => \rdata[31]_i_1_n_5\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => \int_PixelRate_reg_n_5_[31]\,
      I3 => \rdata[31]_i_6_n_5\,
      O => \rdata[31]_i_3_n_5\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(14),
      I1 => \rdata[31]_i_7_n_5\,
      I2 => s_axi_CTRL_ARADDR(12),
      I3 => s_axi_CTRL_ARADDR(13),
      I4 => s_axi_CTRL_ARADDR(10),
      I5 => s_axi_CTRL_ARADDR(11),
      O => p_2_in
    );
\rdata[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      O => \rdata[31]_i_6_n_5\
    );
\rdata[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(8),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(7),
      O => \rdata[31]_i_7_n_5\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => \rdata[3]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \rdata[3]_i_4_n_5\,
      O => \rdata[3]_i_2_n_5\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_PixelRate_reg_n_5_[3]\,
      I1 => \^int_height_reg[13]_0\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_widthout_reg[15]_0\(3),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => int_ap_ready,
      O => \rdata[3]_i_3_n_5\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => ColorModeOut(3),
      I1 => \^int_widthin_reg[15]_0\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => ColorMode(3),
      O => \rdata[3]_i_4_n_5\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => \rdata[4]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \rdata[4]_i_4_n_5\,
      O => \rdata[4]_i_2_n_5\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_PixelRate_reg_n_5_[4]\,
      I1 => \^int_height_reg[13]_0\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^int_widthout_reg[15]_0\(4),
      O => \rdata[4]_i_3_n_5\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => ColorModeOut(4),
      I1 => \^int_widthin_reg[15]_0\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => ColorMode(4),
      O => \rdata[4]_i_4_n_5\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => \rdata[5]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \rdata[5]_i_4_n_5\,
      O => \rdata[5]_i_2_n_5\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_PixelRate_reg_n_5_[5]\,
      I1 => \^int_height_reg[13]_0\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^int_widthout_reg[15]_0\(5),
      O => \rdata[5]_i_3_n_5\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => ColorModeOut(5),
      I1 => \^int_widthin_reg[15]_0\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => ColorMode(5),
      O => \rdata[5]_i_4_n_5\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => \rdata[6]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \rdata[6]_i_4_n_5\,
      O => \rdata[6]_i_2_n_5\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_PixelRate_reg_n_5_[6]\,
      I1 => \^int_height_reg[13]_0\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^int_widthout_reg[15]_0\(6),
      O => \rdata[6]_i_3_n_5\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => ColorModeOut(6),
      I1 => \^int_widthin_reg[15]_0\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => ColorMode(6),
      O => \rdata[6]_i_4_n_5\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => \rdata[7]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \rdata[7]_i_4_n_5\,
      O => \rdata[7]_i_2_n_5\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_PixelRate_reg_n_5_[7]\,
      I1 => \^int_height_reg[13]_0\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_widthout_reg[15]_0\(7),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => p_6_in(7),
      O => \rdata[7]_i_3_n_5\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => ColorModeOut(7),
      I1 => \^int_widthin_reg[15]_0\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => ColorMode(7),
      O => \rdata[7]_i_4_n_5\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808A8080808"
    )
        port map (
      I0 => \rdata[15]_i_3_n_5\,
      I1 => \rdata[8]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \^int_widthin_reg[15]_0\(8),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[8]_i_2_n_5\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_PixelRate_reg_n_5_[8]\,
      I1 => \^int_height_reg[13]_0\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^int_widthout_reg[15]_0\(8),
      O => \rdata[8]_i_3_n_5\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808A8080808"
    )
        port map (
      I0 => \rdata[15]_i_3_n_5\,
      I1 => \rdata[9]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \^int_widthin_reg[15]_0\(9),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[9]_i_2_n_5\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_PixelRate_reg_n_5_[9]\,
      I1 => \^int_height_reg[13]_0\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^int_widthout_reg[15]_0\(9),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \^interrupt\,
      O => \rdata[9]_i_3_n_5\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(0),
      Q => s_axi_CTRL_RDATA(0),
      R => '0'
    );
\rdata_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_5_n_5\,
      I1 => \rdata[0]_i_6_n_5\,
      O => \rdata_reg[0]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(3)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(10),
      Q => s_axi_CTRL_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(11),
      Q => s_axi_CTRL_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(12),
      Q => s_axi_CTRL_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(13),
      Q => s_axi_CTRL_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(14),
      Q => s_axi_CTRL_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(15),
      Q => s_axi_CTRL_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(16),
      Q => s_axi_CTRL_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(17),
      Q => s_axi_CTRL_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(18),
      Q => s_axi_CTRL_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(19),
      Q => s_axi_CTRL_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(1),
      Q => s_axi_CTRL_RDATA(1),
      R => '0'
    );
\rdata_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_6_n_5\,
      I1 => \rdata[1]_i_7_n_5\,
      O => \rdata_reg[1]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(3)
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(20),
      Q => s_axi_CTRL_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(21),
      Q => s_axi_CTRL_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(22),
      Q => s_axi_CTRL_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(23),
      Q => s_axi_CTRL_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(24),
      Q => s_axi_CTRL_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(25),
      Q => s_axi_CTRL_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(26),
      Q => s_axi_CTRL_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(27),
      Q => s_axi_CTRL_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(28),
      Q => s_axi_CTRL_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(29),
      Q => s_axi_CTRL_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(2),
      Q => s_axi_CTRL_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(30),
      Q => s_axi_CTRL_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(31),
      Q => s_axi_CTRL_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(3),
      Q => s_axi_CTRL_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(4),
      Q => s_axi_CTRL_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(5),
      Q => s_axi_CTRL_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(6),
      Q => s_axi_CTRL_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(7),
      Q => s_axi_CTRL_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(8),
      Q => s_axi_CTRL_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_5\,
      D => p_0_in(9),
      Q => s_axi_CTRL_RDATA(9),
      R => '0'
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEE2E"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate(0),
      I2 => s_axi_CTRL_RREADY,
      I3 => int_phasesH_read,
      I4 => int_hfltCoeff_read,
      I5 => rstate(1),
      O => \rstate[0]_i_1_n_5\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_5\,
      Q => rstate(0),
      R => \^ss\(0)
    );
\rstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => rstate(1),
      S => \^ss\(0)
    );
s_axi_CTRL_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      O => s_axi_CTRL_ARREADY
    );
s_axi_CTRL_AWREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_CTRL_AWREADY
    );
s_axi_CTRL_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_CTRL_BVALID
    );
s_axi_CTRL_RVALID_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      I2 => int_phasesH_read,
      I3 => int_hfltCoeff_read,
      O => s_axi_CTRL_RVALID
    );
s_axi_CTRL_WREADY_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404444"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      I2 => rstate(1),
      I3 => rstate(0),
      I4 => s_axi_CTRL_ARVALID,
      O => s_axi_CTRL_WREADY
    );
\trunc_ln1597_reg_391_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln1597_reg_391_reg[0]_i_1_n_5\,
      CO(2) => \trunc_ln1597_reg_391_reg[0]_i_1_n_6\,
      CO(1) => \trunc_ln1597_reg_391_reg[0]_i_1_n_7\,
      CO(0) => \trunc_ln1597_reg_391_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^int_widthin_reg[15]_0\(2),
      DI(1) => '0',
      DI(0) => \^int_widthin_reg[15]_0\(0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \^int_widthin_reg[15]_0\(3),
      S(2) => S(1),
      S(1) => \^int_widthin_reg[15]_0\(1),
      S(0) => S(0)
    );
\trunc_ln1597_reg_391_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1597_reg_391_reg[0]_i_1_n_5\,
      CO(3) => \trunc_ln1597_reg_391_reg[4]_i_1_n_5\,
      CO(2) => \trunc_ln1597_reg_391_reg[4]_i_1_n_6\,
      CO(1) => \trunc_ln1597_reg_391_reg[4]_i_1_n_7\,
      CO(0) => \trunc_ln1597_reg_391_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \int_WidthIn_reg[7]_0\(3 downto 0),
      S(3 downto 0) => \^int_widthin_reg[15]_0\(7 downto 4)
    );
\trunc_ln1597_reg_391_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1597_reg_391_reg[4]_i_1_n_5\,
      CO(3) => \trunc_ln1597_reg_391_reg[8]_i_1_n_5\,
      CO(2) => \trunc_ln1597_reg_391_reg[8]_i_1_n_6\,
      CO(1) => \trunc_ln1597_reg_391_reg[8]_i_1_n_7\,
      CO(0) => \trunc_ln1597_reg_391_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \int_WidthIn_reg[11]_0\(3 downto 0),
      S(3 downto 0) => \^int_widthin_reg[15]_0\(11 downto 8)
    );
\trunc_ln1597_reg_478[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_widthout_reg[15]_0\(1),
      I1 => bPassThruHcr2_dout,
      O => \trunc_ln1597_reg_478[0]_i_2_n_5\
    );
\trunc_ln1597_reg_478_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln1597_reg_478_reg[0]_i_1_n_5\,
      CO(2) => \trunc_ln1597_reg_478_reg[0]_i_1_n_6\,
      CO(1) => \trunc_ln1597_reg_478_reg[0]_i_1_n_7\,
      CO(0) => \trunc_ln1597_reg_478_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^int_widthout_reg[15]_0\(1),
      DI(0) => '0',
      O(3 downto 0) => \int_WidthOut_reg[1]_1\(3 downto 0),
      S(3 downto 2) => \^int_widthout_reg[15]_0\(3 downto 2),
      S(1) => \trunc_ln1597_reg_478[0]_i_2_n_5\,
      S(0) => \^int_widthout_reg[15]_0\(0)
    );
\trunc_ln1597_reg_478_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1597_reg_478_reg[0]_i_1_n_5\,
      CO(3) => \trunc_ln1597_reg_478_reg[4]_i_1_n_5\,
      CO(2) => \trunc_ln1597_reg_478_reg[4]_i_1_n_6\,
      CO(1) => \trunc_ln1597_reg_478_reg[4]_i_1_n_7\,
      CO(0) => \trunc_ln1597_reg_478_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \int_WidthOut_reg[7]_0\(3 downto 0),
      S(3 downto 0) => \^int_widthout_reg[15]_0\(7 downto 4)
    );
\trunc_ln1597_reg_478_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1597_reg_478_reg[4]_i_1_n_5\,
      CO(3) => \trunc_ln1597_reg_478_reg[8]_i_1_n_5\,
      CO(2) => \trunc_ln1597_reg_478_reg[8]_i_1_n_6\,
      CO(1) => \trunc_ln1597_reg_478_reg[8]_i_1_n_7\,
      CO(0) => \trunc_ln1597_reg_478_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \int_WidthOut_reg[11]_0\(3 downto 0),
      S(3 downto 0) => \^int_widthout_reg[15]_0\(11 downto 8)
    );
\waddr[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      I2 => s_axi_CTRL_AWVALID,
      O => aw_hs
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_5_[0]\,
      R => '0'
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(10),
      Q => \waddr_reg_n_5_[10]\,
      R => '0'
    );
\waddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(11),
      Q => \waddr_reg_n_5_[11]\,
      R => '0'
    );
\waddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(12),
      Q => \waddr_reg_n_5_[12]\,
      R => '0'
    );
\waddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(13),
      Q => \waddr_reg_n_5_[13]\,
      R => '0'
    );
\waddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(14),
      Q => \waddr_reg_n_5_[14]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_5_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_5_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_5_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(4),
      Q => \waddr_reg_n_5_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(5),
      Q => \waddr_reg_n_5_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(6),
      Q => \waddr_reg_n_5_[6]\,
      R => '0'
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(7),
      Q => \waddr_reg_n_5_[7]\,
      R => '0'
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(8),
      Q => \waddr_reg_n_5_[8]\,
      R => '0'
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(9),
      Q => \waddr_reg_n_5_[9]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EE002E"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => wstate(0),
      I2 => s_axi_CTRL_WVALID,
      I3 => wstate(1),
      I4 => ar_hs,
      O => \wstate[0]_i_1_n_5\
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200F20"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => ar_hs,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_CTRL_BREADY,
      O => \wstate[1]_i_1_n_5\
    );
\wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_5\,
      Q => wstate(0),
      S => \^ss\(0)
    );
\wstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1_n_5\,
      Q => wstate(1),
      S => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sig_allocacmp_i_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    map_V_2_fu_52_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    map_V_1_fu_48_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    map_V_fu_44_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1 is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \^ap_sig_allocacmp_i_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i_1_reg_192 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i_fu_400 : STD_LOGIC;
  signal \i_fu_40[0]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_40[1]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_40_reg_n_5_[0]\ : STD_LOGIC;
  signal \i_fu_40_reg_n_5_[1]\ : STD_LOGIC;
  signal mapComp_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \map_V_1_fu_48[0]_i_1_n_5\ : STD_LOGIC;
  signal \map_V_1_fu_48[1]_i_1_n_5\ : STD_LOGIC;
  signal \^map_v_1_fu_48_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \map_V_2_fu_52[0]_i_1_n_5\ : STD_LOGIC;
  signal \map_V_2_fu_52[1]_i_1_n_5\ : STD_LOGIC;
  signal \^map_v_2_fu_52_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \map_V_fu_44[0]_i_1_n_5\ : STD_LOGIC;
  signal \map_V_fu_44[1]_i_1_n_5\ : STD_LOGIC;
  signal \^map_v_fu_44_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal q0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_fu_40[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \i_fu_40[1]_i_1\ : label is "soft_lutpair115";
begin
  ap_sig_allocacmp_i_1(1 downto 0) <= \^ap_sig_allocacmp_i_1\(1 downto 0);
  map_V_1_fu_48_reg(1 downto 0) <= \^map_v_1_fu_48_reg\(1 downto 0);
  map_V_2_fu_52_reg(1 downto 0) <= \^map_v_2_fu_52_reg\(1 downto 0);
  map_V_fu_44_reg(1 downto 0) <= \^map_v_fu_44_reg\(1 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_400,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_40
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SS(0) => SS(0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => \i_fu_40_reg_n_5_[1]\,
      ap_done_cache_reg_1 => \i_fu_40_reg_n_5_[0]\,
      ap_loop_init_int => ap_loop_init_int,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_i_1(1 downto 0) => \^ap_sig_allocacmp_i_1\(1 downto 0),
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg,
      i_fu_400 => i_fu_400,
      mapComp_address0(0) => mapComp_address0(1),
      \q0_reg[1]\(1 downto 0) => \q0_reg[1]\(1 downto 0)
    );
\i_1_reg_192_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_sig_allocacmp_i_1\(0),
      Q => i_1_reg_192(0),
      R => '0'
    );
\i_1_reg_192_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_sig_allocacmp_i_1\(1),
      Q => i_1_reg_192(1),
      R => '0'
    );
\i_fu_40[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FADA"
    )
        port map (
      I0 => \i_fu_40_reg_n_5_[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg,
      I3 => \i_fu_40_reg_n_5_[1]\,
      O => \i_fu_40[0]_i_1_n_5\
    );
\i_fu_40[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F20"
    )
        port map (
      I0 => \i_fu_40_reg_n_5_[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg,
      I3 => \i_fu_40_reg_n_5_[1]\,
      O => \i_fu_40[1]_i_1_n_5\
    );
\i_fu_40_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_40[0]_i_1_n_5\,
      Q => \i_fu_40_reg_n_5_[0]\,
      R => '0'
    );
\i_fu_40_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_40[1]_i_1_n_5\,
      Q => \i_fu_40_reg_n_5_[1]\,
      R => '0'
    );
mapComp_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_mapComp_ROM_AUTO_1R
     port map (
      ap_clk => ap_clk,
      ap_sig_allocacmp_i_1(0) => \^ap_sig_allocacmp_i_1\(0),
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg,
      mapComp_address0(0) => mapComp_address0(1),
      q0(1 downto 0) => q0(1 downto 0),
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[1]_0\(0) => \q0_reg[1]\(0),
      \q0_reg[1]_1\(0) => \q0_reg[1]_0\(0)
    );
\map_V_1_fu_48[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => q0(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => i_1_reg_192(1),
      I3 => i_1_reg_192(0),
      I4 => \^map_v_1_fu_48_reg\(0),
      O => \map_V_1_fu_48[0]_i_1_n_5\
    );
\map_V_1_fu_48[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => q0(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => i_1_reg_192(1),
      I3 => i_1_reg_192(0),
      I4 => \^map_v_1_fu_48_reg\(1),
      O => \map_V_1_fu_48[1]_i_1_n_5\
    );
\map_V_1_fu_48_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \map_V_1_fu_48[0]_i_1_n_5\,
      Q => \^map_v_1_fu_48_reg\(0),
      R => '0'
    );
\map_V_1_fu_48_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \map_V_1_fu_48[1]_i_1_n_5\,
      Q => \^map_v_1_fu_48_reg\(1),
      R => '0'
    );
\map_V_2_fu_52[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => q0(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => i_1_reg_192(1),
      I3 => i_1_reg_192(0),
      I4 => \^map_v_2_fu_52_reg\(0),
      O => \map_V_2_fu_52[0]_i_1_n_5\
    );
\map_V_2_fu_52[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => q0(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => i_1_reg_192(1),
      I3 => i_1_reg_192(0),
      I4 => \^map_v_2_fu_52_reg\(1),
      O => \map_V_2_fu_52[1]_i_1_n_5\
    );
\map_V_2_fu_52_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \map_V_2_fu_52[0]_i_1_n_5\,
      Q => \^map_v_2_fu_52_reg\(0),
      R => '0'
    );
\map_V_2_fu_52_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \map_V_2_fu_52[1]_i_1_n_5\,
      Q => \^map_v_2_fu_52_reg\(1),
      R => '0'
    );
\map_V_fu_44[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => i_1_reg_192(1),
      I3 => \^map_v_fu_44_reg\(0),
      O => \map_V_fu_44[0]_i_1_n_5\
    );
\map_V_fu_44[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => i_1_reg_192(1),
      I3 => \^map_v_fu_44_reg\(1),
      O => \map_V_fu_44[1]_i_1_n_5\
    );
\map_V_fu_44_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \map_V_fu_44[0]_i_1_n_5\,
      Q => \^map_v_fu_44_reg\(0),
      R => '0'
    );
\map_V_fu_44_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \map_V_fu_44[1]_i_1_n_5\,
      Q => \^map_v_fu_44_reg\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3 is
  port (
    \icmp_ln1544_reg_307_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    \sof_2_reg_169_reg[0]_0\ : out STD_LOGIC;
    axi_last_V_reg_311 : out STD_LOGIC;
    \icmp_ln1544_reg_307_reg[0]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sof_reg_116_reg[0]\ : out STD_LOGIC;
    \j_fu_94_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out : out STD_LOGIC;
    \axi_last_V_reg_311_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg : in STD_LOGIC;
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    stream_out_422_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    sof_reg_116 : in STD_LOGIC;
    icmp_ln1544_fu_189_p2_carry_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_last_V_fu_201_p2_carry_0 : in STD_LOGIC;
    axi_last_V_fu_201_p2_carry_1 : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3 is
  signal ap_done_reg1 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__4_n_5\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal axi_last_V_fu_201_p2 : STD_LOGIC;
  signal axi_last_V_fu_201_p2_carry_n_6 : STD_LOGIC;
  signal axi_last_V_fu_201_p2_carry_n_7 : STD_LOGIC;
  signal axi_last_V_fu_201_p2_carry_n_8 : STD_LOGIC;
  signal \^axi_last_v_reg_311\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal icmp_ln1544_fu_189_p2 : STD_LOGIC;
  signal icmp_ln1544_fu_189_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1544_fu_189_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln1544_fu_189_p2_carry_n_8 : STD_LOGIC;
  signal \^icmp_ln1544_reg_307_reg[0]_0\ : STD_LOGIC;
  signal \^icmp_ln1544_reg_307_reg[0]_1\ : STD_LOGIC;
  signal j_2_fu_195_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_fu_94 : STD_LOGIC;
  signal \^j_fu_94_reg[10]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \j_fu_94_reg_n_5_[0]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[1]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[2]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[3]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[4]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_fu_94_reg_n_5_[8]\ : STD_LOGIC;
  signal \^sof_2_reg_169_reg[0]_0\ : STD_LOGIC;
  signal NLW_axi_last_V_fu_201_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1544_fu_189_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  axi_last_V_reg_311 <= \^axi_last_v_reg_311\;
  \icmp_ln1544_reg_307_reg[0]_0\ <= \^icmp_ln1544_reg_307_reg[0]_0\;
  \icmp_ln1544_reg_307_reg[0]_1\ <= \^icmp_ln1544_reg_307_reg[0]_1\;
  \j_fu_94_reg[10]_0\(1 downto 0) <= \^j_fu_94_reg[10]_0\(1 downto 0);
  \sof_2_reg_169_reg[0]_0\ <= \^sof_2_reg_169_reg[0]_0\;
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^icmp_ln1544_reg_307_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => m_axis_video_TREADY_int_regslice,
      I3 => stream_out_422_empty_n,
      I4 => Q(2),
      O => \^icmp_ln1544_reg_307_reg[0]_1\
    );
\ap_enable_reg_pp0_iter1_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABFFFAAAA"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      I1 => Q(2),
      I2 => stream_out_422_empty_n,
      I3 => m_axis_video_TREADY_int_regslice,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => \^icmp_ln1544_reg_307_reg[0]_0\,
      O => \ap_enable_reg_pp0_iter1_i_1__4_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__4_n_5\,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => SS(0)
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
axi_last_V_fu_201_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_last_V_fu_201_p2,
      CO(2) => axi_last_V_fu_201_p2_carry_n_6,
      CO(1) => axi_last_V_fu_201_p2_carry_n_7,
      CO(0) => axi_last_V_fu_201_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_axi_last_V_fu_201_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \axi_last_V_reg_311_reg[0]_0\(0),
      S(2) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_29
    );
\axi_last_V_reg_311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => \^axi_last_v_reg_311\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_39
     port map (
      CO(0) => icmp_ln1544_fu_189_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => j_fu_94,
      Q(2 downto 0) => Q(2 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_14,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_6,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      \ap_CS_fsm_reg[6]\ => flow_control_loop_pipe_sequential_init_U_n_33,
      ap_clk => ap_clk,
      ap_done_reg1 => ap_done_reg1,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => flow_control_loop_pipe_sequential_init_U_n_5,
      ap_rst_n => ap_rst_n,
      axi_last_V_fu_201_p2_carry => axi_last_V_fu_201_p2_carry_0,
      axi_last_V_fu_201_p2_carry_0 => axi_last_V_fu_201_p2_carry_1,
      axi_last_V_reg_311 => \^axi_last_v_reg_311\,
      \axi_last_V_reg_311_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_32,
      \axi_last_V_reg_311_reg[0]_0\(0) => axi_last_V_fu_201_p2,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg,
      icmp_ln1544_fu_189_p2_carry(10 downto 0) => icmp_ln1544_fu_189_p2_carry_0(10 downto 0),
      \icmp_ln1544_reg_307_reg[0]\ => \^icmp_ln1544_reg_307_reg[0]_0\,
      \icmp_ln1544_reg_307_reg[0]_0\ => \^ap_enable_reg_pp0_iter1\,
      \int_WidthOut_reg[6]\(2) => flow_control_loop_pipe_sequential_init_U_n_27,
      \int_WidthOut_reg[6]\(1) => flow_control_loop_pipe_sequential_init_U_n_28,
      \int_WidthOut_reg[6]\(0) => flow_control_loop_pipe_sequential_init_U_n_29,
      \j_fu_94_reg[10]\(10 downto 8) => j_2_fu_195_p2(10 downto 8),
      \j_fu_94_reg[10]\(7) => flow_control_loop_pipe_sequential_init_U_n_18,
      \j_fu_94_reg[10]\(6 downto 5) => j_2_fu_195_p2(6 downto 5),
      \j_fu_94_reg[10]\(4) => flow_control_loop_pipe_sequential_init_U_n_21,
      \j_fu_94_reg[10]\(3 downto 2) => j_2_fu_195_p2(3 downto 2),
      \j_fu_94_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_24,
      \j_fu_94_reg[10]\(0) => j_2_fu_195_p2(0),
      \j_fu_94_reg[10]_0\(10 downto 9) => \^j_fu_94_reg[10]_0\(1 downto 0),
      \j_fu_94_reg[10]_0\(8) => \j_fu_94_reg_n_5_[8]\,
      \j_fu_94_reg[10]_0\(7) => \j_fu_94_reg_n_5_[7]\,
      \j_fu_94_reg[10]_0\(6) => \j_fu_94_reg_n_5_[6]\,
      \j_fu_94_reg[10]_0\(5) => \j_fu_94_reg_n_5_[5]\,
      \j_fu_94_reg[10]_0\(4) => \j_fu_94_reg_n_5_[4]\,
      \j_fu_94_reg[10]_0\(3) => \j_fu_94_reg_n_5_[3]\,
      \j_fu_94_reg[10]_0\(2) => \j_fu_94_reg_n_5_[2]\,
      \j_fu_94_reg[10]_0\(1) => \j_fu_94_reg_n_5_[1]\,
      \j_fu_94_reg[10]_0\(0) => \j_fu_94_reg_n_5_[0]\,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      \sof_2_reg_169_reg[0]\ => \^icmp_ln1544_reg_307_reg[0]_1\,
      \sof_2_reg_169_reg[0]_0\ => \^sof_2_reg_169_reg[0]_0\,
      sof_reg_116 => sof_reg_116,
      \sof_reg_116_reg[0]\ => \sof_reg_116_reg[0]\,
      \sof_reg_116_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_31,
      stream_out_422_empty_n => stream_out_422_empty_n
    );
icmp_ln1544_fu_189_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1544_fu_189_p2,
      CO(2) => icmp_ln1544_fu_189_p2_carry_n_6,
      CO(1) => icmp_ln1544_fu_189_p2_carry_n_7,
      CO(0) => icmp_ln1544_fu_189_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln1544_fu_189_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_14
    );
\icmp_ln1544_reg_307_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => \^icmp_ln1544_reg_307_reg[0]_0\,
      R => '0'
    );
\j_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_2_fu_195_p2(0),
      Q => \j_fu_94_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\j_fu_94_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_2_fu_195_p2(10),
      Q => \^j_fu_94_reg[10]_0\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\j_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \j_fu_94_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\j_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_2_fu_195_p2(2),
      Q => \j_fu_94_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\j_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_2_fu_195_p2(3),
      Q => \j_fu_94_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\j_fu_94_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \j_fu_94_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\j_fu_94_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_2_fu_195_p2(5),
      Q => \j_fu_94_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\j_fu_94_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_2_fu_195_p2(6),
      Q => \j_fu_94_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\j_fu_94_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => \j_fu_94_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\j_fu_94_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_2_fu_195_p2(8),
      Q => \j_fu_94_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\j_fu_94_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_94,
      D => j_2_fu_195_p2(9),
      Q => \^j_fu_94_reg[10]_0\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\mOutPtr[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555955555555555"
    )
        port map (
      I0 => \mOutPtr_reg[4]\,
      I1 => Q(2),
      I2 => m_axis_video_TREADY_int_regslice,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => \^icmp_ln1544_reg_307_reg[0]_0\,
      I5 => stream_out_422_empty_n,
      O => E(0)
    );
\mOutPtr[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => m_axis_video_TREADY_int_regslice,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => \^icmp_ln1544_reg_307_reg[0]_0\,
      I4 => stream_out_422_empty_n,
      I5 => \mOutPtr_reg[4]\,
      O => mOutPtr110_out
    );
\sof_2_reg_169_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => \^sof_2_reg_169_reg[0]_0\,
      R => '0'
    );
\sof_reg_116[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8000AAAA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => Q(2),
      I2 => stream_out_422_empty_n,
      I3 => m_axis_video_TREADY_int_regslice,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => \^icmp_ln1544_reg_307_reg[0]_0\,
      O => ap_done_reg1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d2_S is
  port (
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    v_hcresampler_core_U0_ap_start : out STD_LOGIC;
    Block_entry1_proc_U0_ap_continue : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg_786_pp0_iter3_reg_reg[0]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    bPassThruHcr1_channel_dout : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    tmp_reg_786_pp0_iter2_reg : in STD_LOGIC;
    ap_block_pp0_stage0_01001 : in STD_LOGIC;
    tmp_reg_786_pp0_iter3_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    select_ln1632_reg_401 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_Block_entry1_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \trunc_ln1597_reg_391_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d2_S is
  signal \^block_entry1_proc_u0_ap_continue\ : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__4_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal \^v_hcresampler_core_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__4\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair145";
begin
  Block_entry1_proc_U0_ap_continue <= \^block_entry1_proc_u0_ap_continue\;
  v_hcresampler_core_U0_ap_start <= \^v_hcresampler_core_u0_ap_start\;
U_bd_3a92_hsc_0_fifo_w1_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d2_S_shiftReg
     port map (
      E(0) => E(0),
      Q(0) => Q(1),
      S(1 downto 0) => S(1 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_1\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][0]_1\ => \^block_entry1_proc_u0_ap_continue\,
      ap_block_pp0_stage0_01001 => ap_block_pp0_stage0_01001,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_start => ap_start,
      ap_sync_reg_Block_entry1_proc_U0_ap_ready => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      bPassThruHcr1_channel_dout => bPassThruHcr1_channel_dout,
      \pixbuf_y_val_V_21_out_load_reg_838_reg[0]\ => \mOutPtr_reg_n_5_[1]\,
      \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0\ => \mOutPtr_reg_n_5_[0]\,
      select_ln1632_reg_401(0) => select_ln1632_reg_401(0),
      tmp_reg_786_pp0_iter2_reg => tmp_reg_786_pp0_iter2_reg,
      tmp_reg_786_pp0_iter3_reg => tmp_reg_786_pp0_iter3_reg,
      \tmp_reg_786_pp0_iter3_reg_reg[0]\ => \tmp_reg_786_pp0_iter3_reg_reg[0]\,
      \trunc_ln1597_reg_391_reg[3]\(1 downto 0) => \trunc_ln1597_reg_391_reg[3]\(1 downto 0)
    );
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051000000"
    )
        port map (
      I0 => \^v_hcresampler_core_u0_ap_start\,
      I1 => ap_start,
      I2 => int_ap_idle_reg,
      I3 => int_ap_idle_reg_0(0),
      I4 => Q(0),
      I5 => int_ap_idle_reg_1,
      O => ap_idle
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \internal_empty_n_i_2__4_n_5\,
      I3 => shiftReg_ce,
      I4 => \^v_hcresampler_core_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__4_n_5\
    );
\internal_empty_n_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^v_hcresampler_core_u0_ap_start\,
      I1 => CO(0),
      I2 => Q(2),
      O => \internal_empty_n_i_2__4_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_5\,
      Q => \^v_hcresampler_core_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^block_entry1_proc_u0_ap_continue\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[0]\,
      I3 => shiftReg_ce,
      I4 => \internal_empty_n_i_2__4_n_5\,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__4_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_5\,
      Q => \^block_entry1_proc_u0_ap_continue\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => \^v_hcresampler_core_u0_ap_start\,
      I1 => CO(0),
      I2 => Q(2),
      I3 => shiftReg_ce,
      I4 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7777788188888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => shiftReg_ce,
      I2 => Q(2),
      I3 => CO(0),
      I4 => \^v_hcresampler_core_u0_ap_start\,
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \^block_entry1_proc_u0_ap_continue\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      I3 => ap_done_reg,
      O => shiftReg_ce
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d4_S is
  port (
    bPassThruHcr2_dout : out STD_LOGIC;
    v_hcresampler_core_1_U0_ap_start : out STD_LOGIC;
    Block_entry12_proc_U0_ap_continue : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    v_hcresampler_core_1_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry12_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_idle : in STD_LOGIC;
    ap_sync_reg_Block_entry1_proc_U0_ap_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    int_ap_idle_i_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d4_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d4_S is
  signal \^block_entry12_proc_u0_ap_continue\ : STD_LOGIC;
  signal int_ap_idle_i_4_n_5 : STD_LOGIC;
  signal int_ap_idle_i_5_n_5 : STD_LOGIC;
  signal internal_empty_n_i_1_n_5 : STD_LOGIC;
  signal internal_empty_n_i_2_n_5 : STD_LOGIC;
  signal internal_full_n_i_1_n_5 : STD_LOGIC;
  signal \internal_full_n_i_2__4_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \^v_hcresampler_core_1_u0_ap_start\ : STD_LOGIC;
begin
  Block_entry12_proc_U0_ap_continue <= \^block_entry12_proc_u0_ap_continue\;
  v_hcresampler_core_1_U0_ap_start <= \^v_hcresampler_core_1_u0_ap_start\;
U_bd_3a92_hsc_0_fifo_w1_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d4_S_shiftReg
     port map (
      \SRL_SIG_reg[3][0]_srl4_0\ => \^block_entry12_proc_u0_ap_continue\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_start => ap_start,
      ap_sync_reg_Block_entry12_proc_U0_ap_ready => ap_sync_reg_Block_entry12_proc_U0_ap_ready,
      bPassThruHcr2_dout => bPassThruHcr2_dout,
      if_din(0) => if_din(0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0)
    );
int_ap_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFBFFFBFFFB"
    )
        port map (
      I0 => \^v_hcresampler_core_1_u0_ap_start\,
      I1 => MultiPixStream2AXIvideo_U0_ap_idle,
      I2 => int_ap_idle_i_4_n_5,
      I3 => ap_start,
      I4 => ap_sync_reg_Block_entry12_proc_U0_ap_ready,
      I5 => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      O => internal_empty_n_reg_0
    );
int_ap_idle_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFBFFFF"
    )
        port map (
      I0 => int_ap_idle_i_5_n_5,
      I1 => Q(0),
      I2 => ap_start,
      I3 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      I4 => int_ap_idle_i_2_0(0),
      O => int_ap_idle_i_4_n_5
    );
int_ap_idle_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^v_hcresampler_core_1_u0_ap_start\,
      I1 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I2 => start_once_reg,
      O => int_ap_idle_i_5_n_5
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \^v_hcresampler_core_1_u0_ap_start\,
      I3 => v_hcresampler_core_1_U0_ap_ready,
      I4 => internal_empty_n_i_2_n_5,
      I5 => mOutPtr(1),
      O => internal_empty_n_i_1_n_5
    );
internal_empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => internal_empty_n_i_2_n_5
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_5,
      Q => \^v_hcresampler_core_1_u0_ap_start\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__4_n_5\,
      I1 => internal_empty_n_i_2_n_5,
      I2 => mOutPtr(1),
      I3 => \^block_entry12_proc_u0_ap_continue\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => internal_full_n_i_1_n_5
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000707070007000"
    )
        port map (
      I0 => \^v_hcresampler_core_1_u0_ap_start\,
      I1 => v_hcresampler_core_1_U0_ap_ready,
      I2 => \^block_entry12_proc_u0_ap_continue\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_Block_entry12_proc_U0_ap_ready,
      I5 => ap_start,
      O => \internal_full_n_i_2__4_n_5\
    );
internal_full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000880888888888"
    )
        port map (
      I0 => v_hcresampler_core_1_U0_ap_ready,
      I1 => \^v_hcresampler_core_1_u0_ap_start\,
      I2 => ap_start,
      I3 => ap_sync_reg_Block_entry12_proc_U0_ap_ready,
      I4 => ap_done_reg,
      I5 => \^block_entry12_proc_u0_ap_continue\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_5,
      Q => \^block_entry12_proc_u0_ap_continue\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F70808F7"
    )
        port map (
      I0 => \^v_hcresampler_core_1_u0_ap_start\,
      I1 => Q(1),
      I2 => \mOutPtr_reg[1]_0\(0),
      I3 => \mOutPtr_reg[2]_0\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBDDDDDD24222222"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \mOutPtr_reg[1]_0\(0),
      I3 => Q(1),
      I4 => \^v_hcresampler_core_1_u0_ap_start\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => v_hcresampler_core_1_U0_ap_ready,
      I4 => \^v_hcresampler_core_1_u0_ap_start\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S is
  port (
    stream_in_empty_n : out STD_LOGIC;
    stream_in_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    v_hcresampler_core_U0_stream_in_read : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S is
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_5\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_in_empty_n\ : STD_LOGIC;
  signal \^stream_in_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_empty_n_i_3 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1\ : label is "soft_lutpair280";
begin
  stream_in_empty_n <= \^stream_in_empty_n\;
  stream_in_full_n <= \^stream_in_full_n\;
U_bd_3a92_hsc_0_fifo_w24_d16_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg_6
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(23 downto 0) => \in\(23 downto 0),
      \out\(23 downto 0) => \out\(23 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^stream_in_empty_n\,
      I3 => v_hcresampler_core_U0_stream_in_read,
      I4 => internal_empty_n,
      O => \internal_empty_n_i_1__0_n_5\
    );
internal_empty_n_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_5\,
      Q => \^stream_in_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^stream_in_full_n\,
      I2 => ap_rst_n,
      I3 => v_hcresampler_core_U0_stream_in_read,
      I4 => \^stream_in_empty_n\,
      I5 => internal_empty_n_reg_0,
      O => \internal_full_n_i_1__0_n_5\
    );
internal_full_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_5\,
      Q => \^stream_in_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__0_n_5\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => p_1_out(2)
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => p_1_out(3)
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr110_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => p_1_out(4)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__0_n_5\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(2),
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(3),
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(4),
      Q => mOutPtr_reg(4),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_0 is
  port (
    stream_out_422_empty_n : out STD_LOGIC;
    stream_out_422_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_stream_out_422_read : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    map_V_2_fu_52_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    map_V_1_fu_48_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    map_V_fu_44_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_0 : entity is "bd_3a92_hsc_0_fifo_w24_d16_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_0 is
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_5\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_out_422_empty_n\ : STD_LOGIC;
  signal \^stream_out_422_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__3\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__3\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__2\ : label is "soft_lutpair285";
begin
  stream_out_422_empty_n <= \^stream_out_422_empty_n\;
  stream_out_422_full_n <= \^stream_out_422_full_n\;
U_bd_3a92_hsc_0_fifo_w24_d16_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg_5
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(23 downto 0) => \in\(23 downto 0),
      map_V_1_fu_48_reg(1 downto 0) => map_V_1_fu_48_reg(1 downto 0),
      map_V_2_fu_52_reg(1 downto 0) => map_V_2_fu_52_reg(1 downto 0),
      map_V_fu_44_reg(1 downto 0) => map_V_fu_44_reg(1 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^stream_out_422_empty_n\,
      I3 => MultiPixStream2AXIvideo_U0_stream_out_422_read,
      I4 => internal_empty_n,
      O => \internal_empty_n_i_1__3_n_5\
    );
\internal_empty_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_5\,
      Q => \^stream_out_422_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^stream_out_422_full_n\,
      I2 => ap_rst_n,
      I3 => MultiPixStream2AXIvideo_U0_stream_out_422_read,
      I4 => \^stream_out_422_empty_n\,
      I5 => internal_empty_n_reg_0,
      O => \internal_full_n_i_1__3_n_5\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_5\,
      Q => \^stream_out_422_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__3_n_5\
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => p_1_out(2)
    );
\mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => p_1_out(3)
    );
\mOutPtr[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr110_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => p_1_out(4)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__3_n_5\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(2),
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(3),
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(4),
      Q => mOutPtr_reg(4),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_1 is
  port (
    stream_scaled_empty_n : out STD_LOGIC;
    stream_scaled_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    v_hcresampler_core_1_U0_stream_scaled_read : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_1 : entity is "bd_3a92_hsc_0_fifo_w24_d16_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_1 is
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_5\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_scaled_empty_n\ : STD_LOGIC;
  signal \^stream_scaled_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__1\ : label is "soft_lutpair290";
begin
  stream_scaled_empty_n <= \^stream_scaled_empty_n\;
  stream_scaled_full_n <= \^stream_scaled_full_n\;
U_bd_3a92_hsc_0_fifo_w24_d16_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg_4
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(23 downto 0) => \in\(23 downto 0),
      \out\(23 downto 0) => \out\(23 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^stream_scaled_empty_n\,
      I3 => v_hcresampler_core_1_U0_stream_scaled_read,
      I4 => internal_empty_n,
      O => \internal_empty_n_i_1__2_n_5\
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_5\,
      Q => \^stream_scaled_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^stream_scaled_full_n\,
      I2 => ap_rst_n,
      I3 => v_hcresampler_core_1_U0_stream_scaled_read,
      I4 => \^stream_scaled_empty_n\,
      I5 => internal_empty_n_reg_0,
      O => \internal_full_n_i_1__2_n_5\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_5\,
      Q => \^stream_scaled_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__2_n_5\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => p_1_out(2)
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => p_1_out(3)
    );
\mOutPtr[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr110_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => p_1_out(4)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__2_n_5\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(2),
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(3),
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(4),
      Q => mOutPtr_reg(4),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_2 is
  port (
    stream_upsampled_empty_n : out STD_LOGIC;
    stream_upsampled_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    hscale_core_polyphase_U0_stream_upsampled_read : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_2 : entity is "bd_3a92_hsc_0_fifo_w24_d16_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_2 is
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_5\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_upsampled_empty_n\ : STD_LOGIC;
  signal \^stream_upsampled_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__0\ : label is "soft_lutpair295";
begin
  stream_upsampled_empty_n <= \^stream_upsampled_empty_n\;
  stream_upsampled_full_n <= \^stream_upsampled_full_n\;
U_bd_3a92_hsc_0_fifo_w24_d16_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(23 downto 0) => \in\(23 downto 0),
      \out\(23 downto 0) => \out\(23 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^stream_upsampled_empty_n\,
      I3 => hscale_core_polyphase_U0_stream_upsampled_read,
      I4 => internal_empty_n,
      O => \internal_empty_n_i_1__1_n_5\
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_5\,
      Q => \^stream_upsampled_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^stream_upsampled_full_n\,
      I2 => ap_rst_n,
      I3 => hscale_core_polyphase_U0_stream_upsampled_read,
      I4 => \^stream_upsampled_empty_n\,
      I5 => internal_empty_n_reg_0,
      O => \internal_full_n_i_1__1_n_5\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_5\,
      Q => \^stream_upsampled_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__1_n_5\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => p_1_out(2)
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => p_1_out(3)
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr110_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => p_1_out(4)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__1_n_5\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(2),
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(3),
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(4),
      Q => mOutPtr_reg(4),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap is
  port (
    hscale_core_polyphase_U0_hfltCoeff_ce0 : out STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 : out STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \empty_45_reg_365_reg[0]_0\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    p_0_in_0 : out STD_LOGIC;
    p_0_in_1 : out STD_LOGIC;
    p_0_in_2 : out STD_LOGIC;
    p_0_in_3 : out STD_LOGIC;
    p_0_in_4 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg : out STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \hfltCoeff_load_reg_375_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \int_hfltCoeff_shift0_reg[0]\ : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    grp_hscale_polyphase_fu_220_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_block_pp0_stage0_11001__0\ : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_1 : in STD_LOGIC;
    \hfltCoeff_load_reg_375_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap is
  signal add_ln624_1_fu_209_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln627_fu_253_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln627_reg_360 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal empty_45_fu_291_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \empty_45_fu_291_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \empty_45_fu_291_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \empty_45_fu_291_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \empty_45_fu_291_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \empty_45_fu_291_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \empty_45_fu_291_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \empty_45_fu_291_p2_carry__0_i_7_n_5\ : STD_LOGIC;
  signal \empty_45_fu_291_p2_carry__0_n_6\ : STD_LOGIC;
  signal \empty_45_fu_291_p2_carry__0_n_7\ : STD_LOGIC;
  signal \empty_45_fu_291_p2_carry__0_n_8\ : STD_LOGIC;
  signal empty_45_fu_291_p2_carry_i_1_n_5 : STD_LOGIC;
  signal empty_45_fu_291_p2_carry_i_2_n_5 : STD_LOGIC;
  signal empty_45_fu_291_p2_carry_i_3_n_5 : STD_LOGIC;
  signal empty_45_fu_291_p2_carry_i_4_n_5 : STD_LOGIC;
  signal empty_45_fu_291_p2_carry_i_5_n_5 : STD_LOGIC;
  signal empty_45_fu_291_p2_carry_i_6_n_5 : STD_LOGIC;
  signal empty_45_fu_291_p2_carry_i_7_n_5 : STD_LOGIC;
  signal empty_45_fu_291_p2_carry_n_5 : STD_LOGIC;
  signal empty_45_fu_291_p2_carry_n_6 : STD_LOGIC;
  signal empty_45_fu_291_p2_carry_n_7 : STD_LOGIC;
  signal empty_45_fu_291_p2_carry_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal \^grp_hscale_core_polyphase_pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_filtcoeff_5_ce0\ : STD_LOGIC;
  signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_ready : STD_LOGIC;
  signal hscale_core_polyphase_U0_hfltCoeff_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^hscale_core_polyphase_u0_hfltcoeff_ce0\ : STD_LOGIC;
  signal i_fu_86 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal indvar_flatten_fu_900 : STD_LOGIC;
  signal indvar_flatten_fu_901 : STD_LOGIC;
  signal \indvar_flatten_fu_90[7]_i_3_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_90[8]_i_6_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_90_reg_n_5_[0]\ : STD_LOGIC;
  signal \indvar_flatten_fu_90_reg_n_5_[1]\ : STD_LOGIC;
  signal \indvar_flatten_fu_90_reg_n_5_[2]\ : STD_LOGIC;
  signal \indvar_flatten_fu_90_reg_n_5_[3]\ : STD_LOGIC;
  signal \indvar_flatten_fu_90_reg_n_5_[4]\ : STD_LOGIC;
  signal \indvar_flatten_fu_90_reg_n_5_[5]\ : STD_LOGIC;
  signal \indvar_flatten_fu_90_reg_n_5_[6]\ : STD_LOGIC;
  signal \indvar_flatten_fu_90_reg_n_5_[7]\ : STD_LOGIC;
  signal \indvar_flatten_fu_90_reg_n_5_[8]\ : STD_LOGIC;
  signal j_fu_82 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ram_reg_0_63_0_0_i_8_n_5 : STD_LOGIC;
  signal ram_reg_0_63_0_0_i_9_n_5 : STD_LOGIC;
  signal select_ln624_1_reg_348 : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \select_ln624_1_reg_348_pp0_iter2_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \select_ln624_1_reg_348_pp0_iter2_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal \select_ln624_1_reg_348_pp0_iter2_reg_reg[2]_srl2_n_5\ : STD_LOGIC;
  signal \select_ln624_1_reg_348_pp0_iter2_reg_reg[3]_srl2_n_5\ : STD_LOGIC;
  signal \select_ln624_1_reg_348_pp0_iter2_reg_reg[4]_srl2_n_5\ : STD_LOGIC;
  signal \select_ln624_1_reg_348_pp0_iter2_reg_reg[5]_srl2_n_5\ : STD_LOGIC;
  signal select_ln624_fu_233_p3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal select_ln624_reg_343 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal select_ln624_reg_343_pp0_iter2_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \select_ln624_reg_343_pp0_iter2_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal \select_ln624_reg_343_pp0_iter2_reg_reg[2]_srl2_n_5\ : STD_LOGIC;
  signal select_ln624_reg_343_pp0_iter3_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp_fu_264_p3 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_empty_45_fu_291_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of empty_45_fu_291_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \empty_45_fu_291_p2_carry__0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_0_63_0_0_i_8 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of ram_reg_0_63_0_0_i_9 : label is "soft_lutpair156";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \select_ln624_1_reg_348_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg ";
  attribute srl_name of \select_ln624_1_reg_348_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \select_ln624_1_reg_348_pp0_iter2_reg_reg[1]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg ";
  attribute srl_name of \select_ln624_1_reg_348_pp0_iter2_reg_reg[1]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \select_ln624_1_reg_348_pp0_iter2_reg_reg[2]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg ";
  attribute srl_name of \select_ln624_1_reg_348_pp0_iter2_reg_reg[2]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \select_ln624_1_reg_348_pp0_iter2_reg_reg[3]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg ";
  attribute srl_name of \select_ln624_1_reg_348_pp0_iter2_reg_reg[3]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \select_ln624_1_reg_348_pp0_iter2_reg_reg[4]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg ";
  attribute srl_name of \select_ln624_1_reg_348_pp0_iter2_reg_reg[4]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \select_ln624_1_reg_348_pp0_iter2_reg_reg[5]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg ";
  attribute srl_name of \select_ln624_1_reg_348_pp0_iter2_reg_reg[5]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter2_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \select_ln624_reg_343_pp0_iter2_reg_reg[1]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_reg_343_pp0_iter2_reg_reg ";
  attribute srl_name of \select_ln624_reg_343_pp0_iter2_reg_reg[1]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_reg_343_pp0_iter2_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \select_ln624_reg_343_pp0_iter2_reg_reg[2]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_reg_343_pp0_iter2_reg_reg ";
  attribute srl_name of \select_ln624_reg_343_pp0_iter2_reg_reg[2]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_reg_343_pp0_iter2_reg_reg[2]_srl2 ";
begin
  grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 <= \^grp_hscale_core_polyphase_pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_filtcoeff_5_ce0\;
  hscale_core_polyphase_U0_hfltCoeff_ce0 <= \^hscale_core_polyphase_u0_hfltcoeff_ce0\;
\add_ln627_reg_360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => add_ln627_fu_253_p2(0),
      Q => add_ln627_reg_360(0),
      R => '0'
    );
\add_ln627_reg_360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => add_ln627_fu_253_p2(1),
      Q => add_ln627_reg_360(1),
      R => '0'
    );
\add_ln627_reg_360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => add_ln627_fu_253_p2(2),
      Q => add_ln627_reg_360(2),
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => indvar_flatten_fu_900,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => \^hscale_core_polyphase_u0_hfltcoeff_ce0\,
      R => SS(0)
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^hscale_core_polyphase_u0_hfltcoeff_ce0\,
      Q => ap_enable_reg_pp0_iter3,
      R => SS(0)
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3,
      Q => \^grp_hscale_core_polyphase_pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_filtcoeff_5_ce0\,
      R => SS(0)
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5
    );
\ap_loop_exit_ready_pp0_iter3_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
empty_45_fu_291_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => empty_45_fu_291_p2_carry_n_5,
      CO(2) => empty_45_fu_291_p2_carry_n_6,
      CO(1) => empty_45_fu_291_p2_carry_n_7,
      CO(0) => empty_45_fu_291_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => empty_45_fu_291_p2_carry_i_1_n_5,
      DI(2) => empty_45_fu_291_p2_carry_i_2_n_5,
      DI(1) => empty_45_fu_291_p2_carry_i_3_n_5,
      DI(0) => '0',
      O(3 downto 0) => empty_45_fu_291_p2(4 downto 1),
      S(3) => empty_45_fu_291_p2_carry_i_4_n_5,
      S(2) => empty_45_fu_291_p2_carry_i_5_n_5,
      S(1) => empty_45_fu_291_p2_carry_i_6_n_5,
      S(0) => empty_45_fu_291_p2_carry_i_7_n_5
    );
\empty_45_fu_291_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => empty_45_fu_291_p2_carry_n_5,
      CO(3) => \NLW_empty_45_fu_291_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \empty_45_fu_291_p2_carry__0_n_6\,
      CO(1) => \empty_45_fu_291_p2_carry__0_n_7\,
      CO(0) => \empty_45_fu_291_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \empty_45_fu_291_p2_carry__0_i_1_n_5\,
      DI(1) => \empty_45_fu_291_p2_carry__0_i_2_n_5\,
      DI(0) => \empty_45_fu_291_p2_carry__0_i_3_n_5\,
      O(3 downto 0) => empty_45_fu_291_p2(8 downto 5),
      S(3) => \empty_45_fu_291_p2_carry__0_i_4_n_5\,
      S(2) => \empty_45_fu_291_p2_carry__0_i_5_n_5\,
      S(1) => \empty_45_fu_291_p2_carry__0_i_6_n_5\,
      S(0) => \empty_45_fu_291_p2_carry__0_i_7_n_5\
    );
\empty_45_fu_291_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_fu_264_p3(6),
      I1 => select_ln624_1_reg_348(5),
      O => \empty_45_fu_291_p2_carry__0_i_1_n_5\
    );
\empty_45_fu_291_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_fu_264_p3(5),
      I1 => tmp_fu_264_p3(7),
      O => \empty_45_fu_291_p2_carry__0_i_2_n_5\
    );
\empty_45_fu_291_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_fu_264_p3(4),
      I1 => tmp_fu_264_p3(6),
      O => \empty_45_fu_291_p2_carry__0_i_3_n_5\
    );
\empty_45_fu_291_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => tmp_fu_264_p3(7),
      I1 => select_ln624_1_reg_348(6),
      I2 => select_ln624_1_reg_348(5),
      O => \empty_45_fu_291_p2_carry__0_i_4_n_5\
    );
\empty_45_fu_291_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => select_ln624_1_reg_348(5),
      I1 => tmp_fu_264_p3(6),
      I2 => select_ln624_1_reg_348(6),
      I3 => tmp_fu_264_p3(7),
      O => \empty_45_fu_291_p2_carry__0_i_5_n_5\
    );
\empty_45_fu_291_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => tmp_fu_264_p3(7),
      I1 => tmp_fu_264_p3(5),
      I2 => select_ln624_1_reg_348(5),
      I3 => tmp_fu_264_p3(6),
      O => \empty_45_fu_291_p2_carry__0_i_6_n_5\
    );
\empty_45_fu_291_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => tmp_fu_264_p3(6),
      I1 => tmp_fu_264_p3(4),
      I2 => tmp_fu_264_p3(7),
      I3 => tmp_fu_264_p3(5),
      O => \empty_45_fu_291_p2_carry__0_i_7_n_5\
    );
empty_45_fu_291_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_fu_264_p3(3),
      I1 => tmp_fu_264_p3(5),
      O => empty_45_fu_291_p2_carry_i_1_n_5
    );
empty_45_fu_291_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => select_ln624_reg_343(2),
      I1 => tmp_fu_264_p3(4),
      O => empty_45_fu_291_p2_carry_i_2_n_5
    );
empty_45_fu_291_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => select_ln624_reg_343(1),
      I1 => tmp_fu_264_p3(3),
      O => empty_45_fu_291_p2_carry_i_3_n_5
    );
empty_45_fu_291_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => tmp_fu_264_p3(5),
      I1 => tmp_fu_264_p3(3),
      I2 => tmp_fu_264_p3(6),
      I3 => tmp_fu_264_p3(4),
      O => empty_45_fu_291_p2_carry_i_4_n_5
    );
empty_45_fu_291_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => tmp_fu_264_p3(4),
      I1 => select_ln624_reg_343(2),
      I2 => tmp_fu_264_p3(5),
      I3 => tmp_fu_264_p3(3),
      O => empty_45_fu_291_p2_carry_i_5_n_5
    );
empty_45_fu_291_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => tmp_fu_264_p3(3),
      I1 => select_ln624_reg_343(1),
      I2 => tmp_fu_264_p3(4),
      I3 => select_ln624_reg_343(2),
      O => empty_45_fu_291_p2_carry_i_6_n_5
    );
empty_45_fu_291_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln624_reg_343(1),
      I1 => tmp_fu_264_p3(3),
      O => empty_45_fu_291_p2_carry_i_7_n_5
    );
\empty_45_reg_365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln624_reg_343(0),
      Q => hscale_core_polyphase_U0_hfltCoeff_address0(0),
      R => '0'
    );
\empty_45_reg_365_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_45_fu_291_p2(1),
      Q => ADDRBWRADDR(0),
      R => '0'
    );
\empty_45_reg_365_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_45_fu_291_p2(2),
      Q => ADDRBWRADDR(1),
      R => '0'
    );
\empty_45_reg_365_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_45_fu_291_p2(3),
      Q => ADDRBWRADDR(2),
      R => '0'
    );
\empty_45_reg_365_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_45_fu_291_p2(4),
      Q => ADDRBWRADDR(3),
      R => '0'
    );
\empty_45_reg_365_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_45_fu_291_p2(5),
      Q => ADDRBWRADDR(4),
      R => '0'
    );
\empty_45_reg_365_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_45_fu_291_p2(6),
      Q => ADDRBWRADDR(5),
      R => '0'
    );
\empty_45_reg_365_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_45_fu_291_p2(7),
      Q => ADDRBWRADDR(6),
      R => '0'
    );
\empty_45_reg_365_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_45_fu_291_p2(8),
      Q => ADDRBWRADDR(7),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_37
     port map (
      D(8 downto 0) => add_ln624_1_fu_209_p2(8 downto 0),
      E(0) => indvar_flatten_fu_901,
      Q(8) => \indvar_flatten_fu_90_reg_n_5_[8]\,
      Q(7) => \indvar_flatten_fu_90_reg_n_5_[7]\,
      Q(6) => \indvar_flatten_fu_90_reg_n_5_[6]\,
      Q(5) => \indvar_flatten_fu_90_reg_n_5_[5]\,
      Q(4) => \indvar_flatten_fu_90_reg_n_5_[4]\,
      Q(3) => \indvar_flatten_fu_90_reg_n_5_[3]\,
      Q(2) => \indvar_flatten_fu_90_reg_n_5_[2]\,
      Q(1) => \indvar_flatten_fu_90_reg_n_5_[1]\,
      Q(0) => \indvar_flatten_fu_90_reg_n_5_[0]\,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_7,
      SS(0) => SS(0),
      \add_ln627_reg_360_reg[2]\(2 downto 0) => add_ln627_fu_253_p2(2 downto 0),
      \add_ln627_reg_360_reg[2]_0\(2 downto 0) => j_fu_82(2 downto 0),
      \add_ln627_reg_360_reg[2]_1\(2 downto 0) => add_ln627_reg_360(2 downto 0),
      \ap_CS_fsm_reg[1]\(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[1]_0\(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => \indvar_flatten_fu_90[8]_i_6_n_5\,
      ap_loop_exit_ready_pp0_iter3_reg => ap_loop_exit_ready_pp0_iter3_reg,
      \ap_loop_exit_ready_pp0_iter3_reg_reg__0\(0) => D(0),
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_18,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_27,
      ap_loop_init_int_reg_2 => flow_control_loop_pipe_sequential_init_U_n_28,
      ap_loop_init_int_reg_3 => flow_control_loop_pipe_sequential_init_U_n_29,
      ap_loop_init_int_reg_4(2 downto 0) => select_ln624_fu_233_p3(2 downto 0),
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_j_load(2 downto 0) => ap_sig_allocacmp_j_load(2 downto 0),
      ap_start => ap_start,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_ready => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_ready,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg(0) => indvar_flatten_fu_900,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_1 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_1,
      \i_fu_86_reg[6]\(6 downto 0) => i_fu_86(6 downto 0),
      \indvar_flatten_fu_90_reg[7]\ => \indvar_flatten_fu_90[7]_i_3_n_5\,
      select_ln624_1_reg_348(1 downto 0) => select_ln624_1_reg_348(6 downto 5),
      \select_ln624_1_reg_348_reg[5]\ => flow_control_loop_pipe_sequential_init_U_n_31,
      \select_ln624_1_reg_348_reg[6]\(6 downto 0) => ap_sig_allocacmp_i_load(6 downto 0),
      tmp_fu_264_p3(4 downto 0) => tmp_fu_264_p3(7 downto 3),
      \trunc_ln624_reg_355_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_19,
      \trunc_ln624_reg_355_reg[4]\ => flow_control_loop_pipe_sequential_init_U_n_30
    );
\hfltCoeff_load_reg_375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hfltCoeff_load_reg_375_reg[15]_1\(0),
      Q => \hfltCoeff_load_reg_375_reg[15]_0\(0),
      R => '0'
    );
\hfltCoeff_load_reg_375_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hfltCoeff_load_reg_375_reg[15]_1\(10),
      Q => \hfltCoeff_load_reg_375_reg[15]_0\(10),
      R => '0'
    );
\hfltCoeff_load_reg_375_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hfltCoeff_load_reg_375_reg[15]_1\(11),
      Q => \hfltCoeff_load_reg_375_reg[15]_0\(11),
      R => '0'
    );
\hfltCoeff_load_reg_375_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hfltCoeff_load_reg_375_reg[15]_1\(12),
      Q => \hfltCoeff_load_reg_375_reg[15]_0\(12),
      R => '0'
    );
\hfltCoeff_load_reg_375_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hfltCoeff_load_reg_375_reg[15]_1\(13),
      Q => \hfltCoeff_load_reg_375_reg[15]_0\(13),
      R => '0'
    );
\hfltCoeff_load_reg_375_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hfltCoeff_load_reg_375_reg[15]_1\(14),
      Q => \hfltCoeff_load_reg_375_reg[15]_0\(14),
      R => '0'
    );
\hfltCoeff_load_reg_375_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hfltCoeff_load_reg_375_reg[15]_1\(15),
      Q => \hfltCoeff_load_reg_375_reg[15]_0\(15),
      R => '0'
    );
\hfltCoeff_load_reg_375_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hfltCoeff_load_reg_375_reg[15]_1\(1),
      Q => \hfltCoeff_load_reg_375_reg[15]_0\(1),
      R => '0'
    );
\hfltCoeff_load_reg_375_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hfltCoeff_load_reg_375_reg[15]_1\(2),
      Q => \hfltCoeff_load_reg_375_reg[15]_0\(2),
      R => '0'
    );
\hfltCoeff_load_reg_375_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hfltCoeff_load_reg_375_reg[15]_1\(3),
      Q => \hfltCoeff_load_reg_375_reg[15]_0\(3),
      R => '0'
    );
\hfltCoeff_load_reg_375_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hfltCoeff_load_reg_375_reg[15]_1\(4),
      Q => \hfltCoeff_load_reg_375_reg[15]_0\(4),
      R => '0'
    );
\hfltCoeff_load_reg_375_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hfltCoeff_load_reg_375_reg[15]_1\(5),
      Q => \hfltCoeff_load_reg_375_reg[15]_0\(5),
      R => '0'
    );
\hfltCoeff_load_reg_375_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hfltCoeff_load_reg_375_reg[15]_1\(6),
      Q => \hfltCoeff_load_reg_375_reg[15]_0\(6),
      R => '0'
    );
\hfltCoeff_load_reg_375_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hfltCoeff_load_reg_375_reg[15]_1\(7),
      Q => \hfltCoeff_load_reg_375_reg[15]_0\(7),
      R => '0'
    );
\hfltCoeff_load_reg_375_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hfltCoeff_load_reg_375_reg[15]_1\(8),
      Q => \hfltCoeff_load_reg_375_reg[15]_0\(8),
      R => '0'
    );
\hfltCoeff_load_reg_375_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hfltCoeff_load_reg_375_reg[15]_1\(9),
      Q => \hfltCoeff_load_reg_375_reg[15]_0\(9),
      R => '0'
    );
\i_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_load(0),
      Q => i_fu_86(0),
      R => '0'
    );
\i_fu_86_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_load(1),
      Q => i_fu_86(1),
      R => '0'
    );
\i_fu_86_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_load(2),
      Q => i_fu_86(2),
      R => '0'
    );
\i_fu_86_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_load(3),
      Q => i_fu_86(3),
      R => '0'
    );
\i_fu_86_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_load(4),
      Q => i_fu_86(4),
      R => '0'
    );
\i_fu_86_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_load(5),
      Q => i_fu_86(5),
      R => '0'
    );
\i_fu_86_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_load(6),
      Q => i_fu_86(6),
      R => '0'
    );
\indvar_flatten_fu_90[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \indvar_flatten_fu_90_reg_n_5_[2]\,
      I1 => \indvar_flatten_fu_90_reg_n_5_[1]\,
      I2 => \indvar_flatten_fu_90_reg_n_5_[0]\,
      I3 => \indvar_flatten_fu_90_reg_n_5_[3]\,
      O => \indvar_flatten_fu_90[7]_i_3_n_5\
    );
\indvar_flatten_fu_90[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \indvar_flatten_fu_90_reg_n_5_[6]\,
      I1 => \indvar_flatten_fu_90_reg_n_5_[5]\,
      I2 => \indvar_flatten_fu_90_reg_n_5_[4]\,
      I3 => \indvar_flatten_fu_90_reg_n_5_[3]\,
      O => \indvar_flatten_fu_90[8]_i_6_n_5\
    );
\indvar_flatten_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_900,
      D => add_ln624_1_fu_209_p2(0),
      Q => \indvar_flatten_fu_90_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\indvar_flatten_fu_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_900,
      D => add_ln624_1_fu_209_p2(1),
      Q => \indvar_flatten_fu_90_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\indvar_flatten_fu_90_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_900,
      D => add_ln624_1_fu_209_p2(2),
      Q => \indvar_flatten_fu_90_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\indvar_flatten_fu_90_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_900,
      D => add_ln624_1_fu_209_p2(3),
      Q => \indvar_flatten_fu_90_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\indvar_flatten_fu_90_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_900,
      D => add_ln624_1_fu_209_p2(4),
      Q => \indvar_flatten_fu_90_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\indvar_flatten_fu_90_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_900,
      D => add_ln624_1_fu_209_p2(5),
      Q => \indvar_flatten_fu_90_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\indvar_flatten_fu_90_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_900,
      D => add_ln624_1_fu_209_p2(6),
      Q => \indvar_flatten_fu_90_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\indvar_flatten_fu_90_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_900,
      D => add_ln624_1_fu_209_p2(7),
      Q => \indvar_flatten_fu_90_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\indvar_flatten_fu_90_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_900,
      D => add_ln624_1_fu_209_p2(8),
      Q => \indvar_flatten_fu_90_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\int_hfltCoeff_shift0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hscale_core_polyphase_U0_hfltCoeff_address0(0),
      I1 => \^hscale_core_polyphase_u0_hfltcoeff_ce0\,
      I2 => \int_hfltCoeff_shift0_reg[0]\,
      O => \empty_45_reg_365_reg[0]_0\
    );
\j_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_j_load(0),
      Q => j_fu_82(0),
      R => '0'
    );
\j_fu_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_j_load(1),
      Q => j_fu_82(1),
      R => '0'
    );
\j_fu_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_j_load(2),
      Q => j_fu_82(2),
      R => '0'
    );
ram_reg_0_63_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A800A800A800"
    )
        port map (
      I0 => select_ln624_reg_343_pp0_iter3_reg(2),
      I1 => select_ln624_reg_343_pp0_iter3_reg(0),
      I2 => select_ln624_reg_343_pp0_iter3_reg(1),
      I3 => ram_reg_0_63_0_0_i_8_n_5,
      I4 => ram_reg_0_63_0_0_i_9_n_5,
      I5 => p_reg_reg,
      O => p_0_in
    );
\ram_reg_0_63_0_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100010001000"
    )
        port map (
      I0 => select_ln624_reg_343_pp0_iter3_reg(0),
      I1 => select_ln624_reg_343_pp0_iter3_reg(1),
      I2 => select_ln624_reg_343_pp0_iter3_reg(2),
      I3 => ram_reg_0_63_0_0_i_8_n_5,
      I4 => ram_reg_0_63_0_0_i_9_n_5,
      I5 => ap_enable_reg_pp0_iter8,
      O => p_0_in_0
    );
\ram_reg_0_63_0_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080008000800"
    )
        port map (
      I0 => select_ln624_reg_343_pp0_iter3_reg(0),
      I1 => select_ln624_reg_343_pp0_iter3_reg(1),
      I2 => select_ln624_reg_343_pp0_iter3_reg(2),
      I3 => ram_reg_0_63_0_0_i_8_n_5,
      I4 => ram_reg_0_63_0_0_i_9_n_5,
      I5 => ap_enable_reg_pp0_iter6,
      O => p_0_in_1
    );
\ram_reg_0_63_0_0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040004000400"
    )
        port map (
      I0 => select_ln624_reg_343_pp0_iter3_reg(0),
      I1 => select_ln624_reg_343_pp0_iter3_reg(1),
      I2 => select_ln624_reg_343_pp0_iter3_reg(2),
      I3 => ram_reg_0_63_0_0_i_8_n_5,
      I4 => ram_reg_0_63_0_0_i_9_n_5,
      I5 => ap_enable_reg_pp0_iter4,
      O => p_0_in_2
    );
\ram_reg_0_63_0_0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020002000200"
    )
        port map (
      I0 => select_ln624_reg_343_pp0_iter3_reg(0),
      I1 => select_ln624_reg_343_pp0_iter3_reg(1),
      I2 => select_ln624_reg_343_pp0_iter3_reg(2),
      I3 => ram_reg_0_63_0_0_i_8_n_5,
      I4 => ram_reg_0_63_0_0_i_9_n_5,
      I5 => ap_enable_reg_pp0_iter2,
      O => p_0_in_3
    );
\ram_reg_0_63_0_0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001000100"
    )
        port map (
      I0 => select_ln624_reg_343_pp0_iter3_reg(2),
      I1 => select_ln624_reg_343_pp0_iter3_reg(0),
      I2 => select_ln624_reg_343_pp0_iter3_reg(1),
      I3 => ram_reg_0_63_0_0_i_8_n_5,
      I4 => ram_reg_0_63_0_0_i_9_n_5,
      I5 => grp_hscale_polyphase_fu_220_ap_start_reg,
      O => p_0_in_4
    );
ram_reg_0_63_0_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^grp_hscale_core_polyphase_pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_filtcoeff_5_ce0\,
      I1 => Q(1),
      I2 => Q(2),
      O => ram_reg_0_63_0_0_i_8_n_5
    );
ram_reg_0_63_0_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^grp_hscale_core_polyphase_pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_filtcoeff_5_ce0\,
      I1 => Q(1),
      I2 => \ap_block_pp0_stage0_11001__0\,
      O => ram_reg_0_63_0_0_i_9_n_5
    );
\select_ln624_1_reg_348_pp0_iter2_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_fu_264_p3(3),
      Q => \select_ln624_1_reg_348_pp0_iter2_reg_reg[0]_srl2_n_5\
    );
\select_ln624_1_reg_348_pp0_iter2_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_fu_264_p3(4),
      Q => \select_ln624_1_reg_348_pp0_iter2_reg_reg[1]_srl2_n_5\
    );
\select_ln624_1_reg_348_pp0_iter2_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_fu_264_p3(5),
      Q => \select_ln624_1_reg_348_pp0_iter2_reg_reg[2]_srl2_n_5\
    );
\select_ln624_1_reg_348_pp0_iter2_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_fu_264_p3(6),
      Q => \select_ln624_1_reg_348_pp0_iter2_reg_reg[3]_srl2_n_5\
    );
\select_ln624_1_reg_348_pp0_iter2_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_fu_264_p3(7),
      Q => \select_ln624_1_reg_348_pp0_iter2_reg_reg[4]_srl2_n_5\
    );
\select_ln624_1_reg_348_pp0_iter2_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln624_1_reg_348(5),
      Q => \select_ln624_1_reg_348_pp0_iter2_reg_reg[5]_srl2_n_5\
    );
\select_ln624_1_reg_348_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln624_1_reg_348_pp0_iter2_reg_reg[0]_srl2_n_5\,
      Q => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(0),
      R => '0'
    );
\select_ln624_1_reg_348_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln624_1_reg_348_pp0_iter2_reg_reg[1]_srl2_n_5\,
      Q => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(1),
      R => '0'
    );
\select_ln624_1_reg_348_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln624_1_reg_348_pp0_iter2_reg_reg[2]_srl2_n_5\,
      Q => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(2),
      R => '0'
    );
\select_ln624_1_reg_348_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln624_1_reg_348_pp0_iter2_reg_reg[3]_srl2_n_5\,
      Q => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(3),
      R => '0'
    );
\select_ln624_1_reg_348_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln624_1_reg_348_pp0_iter2_reg_reg[4]_srl2_n_5\,
      Q => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(4),
      R => '0'
    );
\select_ln624_1_reg_348_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln624_1_reg_348_pp0_iter2_reg_reg[5]_srl2_n_5\,
      Q => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(5),
      R => '0'
    );
\select_ln624_1_reg_348_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => select_ln624_1_reg_348(5),
      R => '0'
    );
\select_ln624_1_reg_348_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => select_ln624_1_reg_348(6),
      R => '0'
    );
\select_ln624_reg_343_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => hscale_core_polyphase_U0_hfltCoeff_address0(0),
      Q => select_ln624_reg_343_pp0_iter2_reg(0),
      R => '0'
    );
\select_ln624_reg_343_pp0_iter2_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln624_reg_343(1),
      Q => \select_ln624_reg_343_pp0_iter2_reg_reg[1]_srl2_n_5\
    );
\select_ln624_reg_343_pp0_iter2_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln624_reg_343(2),
      Q => \select_ln624_reg_343_pp0_iter2_reg_reg[2]_srl2_n_5\
    );
\select_ln624_reg_343_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln624_reg_343_pp0_iter2_reg(0),
      Q => select_ln624_reg_343_pp0_iter3_reg(0),
      R => '0'
    );
\select_ln624_reg_343_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln624_reg_343_pp0_iter2_reg_reg[1]_srl2_n_5\,
      Q => select_ln624_reg_343_pp0_iter3_reg(1),
      R => '0'
    );
\select_ln624_reg_343_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln624_reg_343_pp0_iter2_reg_reg[2]_srl2_n_5\,
      Q => select_ln624_reg_343_pp0_iter3_reg(2),
      R => '0'
    );
\select_ln624_reg_343_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => select_ln624_fu_233_p3(0),
      Q => select_ln624_reg_343(0),
      R => '0'
    );
\select_ln624_reg_343_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => select_ln624_fu_233_p3(1),
      Q => select_ln624_reg_343(1),
      R => '0'
    );
\select_ln624_reg_343_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => select_ln624_fu_233_p3(2),
      Q => select_ln624_reg_343(2),
      R => '0'
    );
\trunc_ln624_reg_355_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => tmp_fu_264_p3(3),
      R => '0'
    );
\trunc_ln624_reg_355_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => tmp_fu_264_p3(4),
      R => '0'
    );
\trunc_ln624_reg_355_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => tmp_fu_264_p3(5),
      R => '0'
    );
\trunc_ln624_reg_355_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => tmp_fu_264_p3(6),
      R => '0'
    );
\trunc_ln624_reg_355_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_901,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => tmp_fu_264_p3(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg : in STD_LOGIC;
    FiltCoeff_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1 is
begin
bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_36
     port map (
      FiltCoeff_ce0 => FiltCoeff_ce0,
      P(23 downto 0) => P(23 downto 0),
      ap_clk => ap_clk,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(7 downto 0) => p_reg_reg_0(7 downto 0),
      p_reg_reg_2(7 downto 0) => p_reg_reg_1(7 downto 0),
      p_reg_reg_3(1 downto 0) => p_reg_reg_2(1 downto 0),
      p_reg_reg_4(7 downto 0) => p_reg_reg_3(7 downto 0),
      p_reg_reg_5(7 downto 0) => p_reg_reg_4(7 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_13 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg : in STD_LOGIC;
    FiltCoeff_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_13 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_13 is
begin
bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_35
     port map (
      FiltCoeff_ce0 => FiltCoeff_ce0,
      P(23 downto 0) => P(23 downto 0),
      ap_clk => ap_clk,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(7 downto 0) => p_reg_reg_0(7 downto 0),
      p_reg_reg_2(7 downto 0) => p_reg_reg_1(7 downto 0),
      p_reg_reg_3(1 downto 0) => p_reg_reg_2(1 downto 0),
      p_reg_reg_4(7 downto 0) => p_reg_reg_3(7 downto 0),
      p_reg_reg_5(7 downto 0) => p_reg_reg_4(7 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_14 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    FiltCoeff_ce0 : out STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_reg_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_14 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_14 is
begin
bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0
     port map (
      FiltCoeff_ce0 => FiltCoeff_ce0,
      P(23 downto 0) => P(23 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1 => p_reg_reg_0,
      p_reg_reg_2 => p_reg_reg_1,
      p_reg_reg_3(7 downto 0) => p_reg_reg_2(7 downto 0),
      p_reg_reg_4(7 downto 0) => p_reg_reg_3(7 downto 0),
      p_reg_reg_5(1 downto 0) => p_reg_reg_4(1 downto 0),
      p_reg_reg_6(7 downto 0) => p_reg_reg_5(7 downto 0),
      p_reg_reg_7(7 downto 0) => p_reg_reg_6(7 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    p_reg_reg : in STD_LOGIC;
    FiltCoeff_1_ce0 : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1 is
begin
bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_34
     port map (
      FiltCoeff_1_ce0 => FiltCoeff_1_ce0,
      P(24 downto 0) => P(24 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(23 downto 0) => p_reg_reg_1(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_15 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    p_reg_reg : in STD_LOGIC;
    FiltCoeff_1_ce0 : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_15 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_15 is
begin
bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_33
     port map (
      FiltCoeff_1_ce0 => FiltCoeff_1_ce0,
      P(24 downto 0) => P(24 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(23 downto 0) => p_reg_reg_1(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_16 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    FiltCoeff_1_ce0 : out STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0 : out STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC;
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 : in STD_LOGIC;
    p_reg_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_16 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_16 is
begin
bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1
     port map (
      FiltCoeff_1_ce0 => FiltCoeff_1_ce0,
      P(24 downto 0) => P(24 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(23 downto 0) => p_reg_reg_1(23 downto 0),
      p_reg_reg_3 => p_reg_reg_2,
      p_reg_reg_4(1 downto 0) => p_reg_reg_3(1 downto 0),
      p_reg_reg_5 => p_reg_reg_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    p_reg_reg : in STD_LOGIC;
    FiltCoeff_2_ce0 : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1 is
begin
bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_32
     port map (
      A(7 downto 0) => A(7 downto 0),
      FiltCoeff_2_ce0 => FiltCoeff_2_ce0,
      P(25 downto 0) => P(25 downto 0),
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(24 downto 0) => p_reg_reg_1(24 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_17 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    p_reg_reg : in STD_LOGIC;
    FiltCoeff_2_ce0 : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_17 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_17 is
begin
bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_31
     port map (
      A(7 downto 0) => A(7 downto 0),
      FiltCoeff_2_ce0 => FiltCoeff_2_ce0,
      P(25 downto 0) => P(25 downto 0),
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(24 downto 0) => p_reg_reg_1(24 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_18 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    FiltCoeff_2_ce0 : out STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0 : out STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    p_reg_reg_2 : in STD_LOGIC;
    p_reg_reg_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 : in STD_LOGIC;
    p_reg_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_18 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_18 is
begin
bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2
     port map (
      A(7 downto 0) => A(7 downto 0),
      FiltCoeff_2_ce0 => FiltCoeff_2_ce0,
      P(25 downto 0) => P(25 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(24 downto 0) => p_reg_reg_1(24 downto 0),
      p_reg_reg_3 => p_reg_reg_2,
      p_reg_reg_4 => p_reg_reg_3,
      p_reg_reg_5 => p_reg_reg_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    p_reg_reg : in STD_LOGIC;
    FiltCoeff_3_ce0 : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1 is
begin
bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_30
     port map (
      A(7 downto 0) => A(7 downto 0),
      FiltCoeff_3_ce0 => FiltCoeff_3_ce0,
      P(25 downto 0) => P(25 downto 0),
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(25 downto 0) => p_reg_reg_1(25 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_19 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    p_reg_reg : in STD_LOGIC;
    FiltCoeff_3_ce0 : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_19 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_19 is
begin
bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_29
     port map (
      A(7 downto 0) => A(7 downto 0),
      FiltCoeff_3_ce0 => FiltCoeff_3_ce0,
      P(25 downto 0) => P(25 downto 0),
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(25 downto 0) => p_reg_reg_1(25 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_20 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    FiltCoeff_3_ce0 : out STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0 : out STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_reg_reg_2 : in STD_LOGIC;
    p_reg_reg_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 : in STD_LOGIC;
    p_reg_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_20 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_20 is
begin
bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3
     port map (
      A(7 downto 0) => A(7 downto 0),
      FiltCoeff_3_ce0 => FiltCoeff_3_ce0,
      P(25 downto 0) => P(25 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(25 downto 0) => p_reg_reg_1(25 downto 0),
      p_reg_reg_3 => p_reg_reg_2,
      p_reg_reg_4 => p_reg_reg_3,
      p_reg_reg_5 => p_reg_reg_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    p_reg_reg : in STD_LOGIC;
    FiltCoeff_4_ce0 : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1 is
begin
bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_28
     port map (
      A(7 downto 0) => A(7 downto 0),
      FiltCoeff_4_ce0 => FiltCoeff_4_ce0,
      P(26 downto 0) => P(26 downto 0),
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(25 downto 0) => p_reg_reg_1(25 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_21 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    p_reg_reg : in STD_LOGIC;
    FiltCoeff_4_ce0 : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_21 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_21 is
begin
bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_27
     port map (
      A(7 downto 0) => A(7 downto 0),
      FiltCoeff_4_ce0 => FiltCoeff_4_ce0,
      P(26 downto 0) => P(26 downto 0),
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(25 downto 0) => p_reg_reg_1(25 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_22 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    FiltCoeff_4_ce0 : out STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0 : out STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_reg_reg_2 : in STD_LOGIC;
    p_reg_reg_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 : in STD_LOGIC;
    p_reg_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_22 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_22 is
begin
bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4
     port map (
      A(7 downto 0) => A(7 downto 0),
      FiltCoeff_4_ce0 => FiltCoeff_4_ce0,
      P(26 downto 0) => P(26 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(25 downto 0) => p_reg_reg_1(25 downto 0),
      p_reg_reg_3 => p_reg_reg_2,
      p_reg_reg_4 => p_reg_reg_3,
      p_reg_reg_5 => p_reg_reg_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    p_reg_reg : out STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    FiltCoeff_5_ce0 : in STD_LOGIC;
    sum_22_reg_14120 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \icmp_ln968_reg_1438_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1 is
begin
bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_26
     port map (
      A(7 downto 0) => A(7 downto 0),
      FiltCoeff_5_ce0 => FiltCoeff_5_ce0,
      P(14 downto 0) => P(14 downto 0),
      ap_clk => ap_clk,
      \icmp_ln968_reg_1438_reg[0]\ => \icmp_ln968_reg_1438_reg[0]\,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1 => p_reg_reg_0,
      p_reg_reg_2(15 downto 0) => p_reg_reg_1(15 downto 0),
      p_reg_reg_3(26 downto 0) => p_reg_reg_2(26 downto 0),
      sum_22_reg_14120 => sum_22_reg_14120
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_23 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    p_reg_reg : out STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    FiltCoeff_5_ce0 : in STD_LOGIC;
    sum_22_reg_14120 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \icmp_ln968_1_reg_1454_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_23 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_23 is
begin
bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_25
     port map (
      A(7 downto 0) => A(7 downto 0),
      FiltCoeff_5_ce0 => FiltCoeff_5_ce0,
      P(14 downto 0) => P(14 downto 0),
      ap_clk => ap_clk,
      \icmp_ln968_1_reg_1454_reg[0]\ => \icmp_ln968_1_reg_1454_reg[0]\,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1 => p_reg_reg_0,
      p_reg_reg_2(15 downto 0) => p_reg_reg_1(15 downto 0),
      p_reg_reg_3(26 downto 0) => p_reg_reg_2(26 downto 0),
      sum_22_reg_14120 => sum_22_reg_14120
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_24 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_enable_reg_pp0_iter5_reg : out STD_LOGIC;
    FiltCoeff_5_ce0 : out STD_LOGIC;
    sum_22_reg_14120 : out STD_LOGIC;
    ap_enable_reg_pp0_iter5_reg_0 : out STD_LOGIC;
    p_reg_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    p_reg_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter12 : in STD_LOGIC;
    and_ln757_reg_984_pp0_iter20_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter21 : in STD_LOGIC;
    stream_scaled_full_n : in STD_LOGIC;
    icmp_ln715_reg_937_pp0_iter20_reg : in STD_LOGIC;
    \icmp_ln968_2_reg_1470_reg[0]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_3 : in STD_LOGIC;
    icmp_ln676_reg_988 : in STD_LOGIC;
    stream_upsampled_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_24 : entity is "bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_24 is
begin
bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5
     port map (
      A(7 downto 0) => A(7 downto 0),
      FiltCoeff_5_ce0 => FiltCoeff_5_ce0,
      P(14 downto 0) => P(14 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      and_ln757_reg_984_pp0_iter20_reg => and_ln757_reg_984_pp0_iter20_reg,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter12 => ap_enable_reg_pp0_iter12,
      ap_enable_reg_pp0_iter21 => ap_enable_reg_pp0_iter21,
      ap_enable_reg_pp0_iter5_reg => ap_enable_reg_pp0_iter5_reg,
      ap_enable_reg_pp0_iter5_reg_0 => ap_enable_reg_pp0_iter5_reg_0,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
      icmp_ln676_reg_988 => icmp_ln676_reg_988,
      icmp_ln715_reg_937_pp0_iter20_reg => icmp_ln715_reg_937_pp0_iter20_reg,
      \icmp_ln968_2_reg_1470_reg[0]\ => \icmp_ln968_2_reg_1470_reg[0]\,
      p_0_in(0) => p_0_in(0),
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(26 downto 0) => p_reg_reg_1(26 downto 0),
      p_reg_reg_3 => p_reg_reg_2,
      p_reg_reg_4 => p_reg_reg_3,
      stream_scaled_full_n => stream_scaled_full_n,
      stream_upsampled_empty_n => stream_upsampled_empty_n,
      sum_22_reg_14120 => sum_22_reg_14120
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1636_reg_901_pp0_iter2_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pixbuf_y_val_V_5_fu_152_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0511_21060_fu_144_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0_21063_fu_148_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_13_reg_942_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_01020_fu_160_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_01020_fu_160_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_01024_fu_164_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_01024_fu_164_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \filt_res1_4_reg_988_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \tmp_reg_925_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    \pixbuf_y_val_V_12_reg_936_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_11_reg_929_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    bPassThruHcr2_dout : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \filt_res1_fu_64_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[15][15]_srl16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[15][23]_srl16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    not_read16_reg_493 : in STD_LOGIC;
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmp361000_reg_498 : in STD_LOGIC;
    stream_scaled_empty_n : in STD_LOGIC;
    stream_out_422_full_n : in STD_LOGIC;
    \pixbuf_y_val_V_7_fu_168_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_8_fu_172_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_9_fu_176_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_10_fu_156_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \p_0_1_0_0_01024_fu_164_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_01020_fu_160_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln1597_reg_478 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \icmp_ln1643_fu_389_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rhs_reg_963_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lhs_reg_958_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rhs_V_reg_953_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lhs_V_reg_948_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_2_reg_978_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[4]\ : in STD_LOGIC;
    \odd_col_reg_905_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is
  signal \SRL_SIG_reg[15][0]_srl16_i_7_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][0]_srl16_i_8__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][0]_srl16_i_9__0_n_5\ : STD_LOGIC;
  signal add_ln1541_1_fu_690_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal add_ln1541_4_fu_729_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_5\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_i_1__0_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_i_1_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal cmp148_reg_9150 : STD_LOGIC;
  signal cmp148_reg_915_pp0_iter1_reg : STD_LOGIC;
  signal \cmp148_reg_915_reg_n_5_[0]\ : STD_LOGIC;
  signal \conv263_cast_cast_cast_cast_cast_cast_reg_896[1]_i_1_n_5\ : STD_LOGIC;
  signal conv263_cast_cast_cast_cast_cast_cast_reg_896_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal filt_res1_4_reg_988 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal filt_res1_4_reg_9880 : STD_LOGIC;
  signal \filt_res1_4_reg_988[1]_i_2_n_5\ : STD_LOGIC;
  signal \filt_res1_4_reg_988[1]_i_3_n_5\ : STD_LOGIC;
  signal \filt_res1_4_reg_988[1]_i_4_n_5\ : STD_LOGIC;
  signal \filt_res1_4_reg_988[1]_i_5_n_5\ : STD_LOGIC;
  signal \filt_res1_4_reg_988[1]_i_6_n_5\ : STD_LOGIC;
  signal \filt_res1_4_reg_988[1]_i_7_n_5\ : STD_LOGIC;
  signal \filt_res1_4_reg_988[5]_i_2_n_5\ : STD_LOGIC;
  signal \filt_res1_4_reg_988[5]_i_3_n_5\ : STD_LOGIC;
  signal \filt_res1_4_reg_988[5]_i_4_n_5\ : STD_LOGIC;
  signal \filt_res1_4_reg_988[5]_i_5_n_5\ : STD_LOGIC;
  signal \filt_res1_4_reg_988[5]_i_6_n_5\ : STD_LOGIC;
  signal \filt_res1_4_reg_988[5]_i_7_n_5\ : STD_LOGIC;
  signal \filt_res1_4_reg_988[5]_i_8_n_5\ : STD_LOGIC;
  signal \filt_res1_4_reg_988[5]_i_9_n_5\ : STD_LOGIC;
  signal \filt_res1_4_reg_988[7]_i_2_n_5\ : STD_LOGIC;
  signal \filt_res1_4_reg_988[7]_i_3_n_5\ : STD_LOGIC;
  signal \filt_res1_4_reg_988[7]_i_4_n_5\ : STD_LOGIC;
  signal \filt_res1_4_reg_988_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \filt_res1_4_reg_988_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \filt_res1_4_reg_988_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \filt_res1_4_reg_988_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \filt_res1_4_reg_988_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \filt_res1_4_reg_988_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \filt_res1_4_reg_988_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \filt_res1_4_reg_988_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \filt_res1_4_reg_988_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_100 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_101 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_102 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_103 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_104 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_105 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_106 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_107 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_108 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_109 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_110 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_111 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_112 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_113 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_114 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_115 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_116 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_117 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_118 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_119 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_135 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_136 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_137 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_138 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_139 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_140 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_141 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_142 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_143 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_144 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_145 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_146 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_147 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_148 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_149 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_151 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_152 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_153 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_71 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_82 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_83 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_84 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_85 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_86 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_87 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_88 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_89 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_90 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_91 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_92 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_93 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_94 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_95 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_96 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_97 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_98 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_99 : STD_LOGIC;
  signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_ready : STD_LOGIC;
  signal icmp_ln1636_fu_367_p2 : STD_LOGIC;
  signal icmp_ln1636_fu_367_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1636_fu_367_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1636_fu_367_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln1636_fu_367_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln1636_reg_901_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln1636_reg_901_pp0_iter2_reg : STD_LOGIC;
  signal \icmp_ln1636_reg_901_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln1643_fu_389_p2 : STD_LOGIC;
  signal \icmp_ln1643_fu_389_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln1643_fu_389_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln1643_fu_389_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln1643_fu_389_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1643_fu_389_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1643_fu_389_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln1643_fu_389_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln1643_reg_911 : STD_LOGIC;
  signal lhs_V_fu_525_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_V_reg_948 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_V_reg_9480 : STD_LOGIC;
  signal lhs_fu_539_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_reg_958 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal odd_col_reg_905 : STD_LOGIC;
  signal odd_col_reg_905_pp0_iter1_reg : STD_LOGIC;
  signal odd_col_reg_905_pp0_iter2_reg : STD_LOGIC;
  signal odd_col_reg_905_pp0_iter3_reg : STD_LOGIC;
  signal \out_x_fu_379_p2_carry__0_n_5\ : STD_LOGIC;
  signal \out_x_fu_379_p2_carry__0_n_6\ : STD_LOGIC;
  signal \out_x_fu_379_p2_carry__0_n_7\ : STD_LOGIC;
  signal \out_x_fu_379_p2_carry__0_n_8\ : STD_LOGIC;
  signal \out_x_fu_379_p2_carry__1_n_5\ : STD_LOGIC;
  signal \out_x_fu_379_p2_carry__1_n_6\ : STD_LOGIC;
  signal \out_x_fu_379_p2_carry__1_n_7\ : STD_LOGIC;
  signal \out_x_fu_379_p2_carry__1_n_8\ : STD_LOGIC;
  signal \out_x_fu_379_p2_carry__2_n_6\ : STD_LOGIC;
  signal \out_x_fu_379_p2_carry__2_n_7\ : STD_LOGIC;
  signal \out_x_fu_379_p2_carry__2_n_8\ : STD_LOGIC;
  signal out_x_fu_379_p2_carry_n_12 : STD_LOGIC;
  signal out_x_fu_379_p2_carry_n_5 : STD_LOGIC;
  signal out_x_fu_379_p2_carry_n_6 : STD_LOGIC;
  signal out_x_fu_379_p2_carry_n_7 : STD_LOGIC;
  signal out_x_fu_379_p2_carry_n_8 : STD_LOGIC;
  signal \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_01020_fu_160 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_01024_fu_164 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal pixbuf_y_val_V_10_fu_156 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\ : STD_LOGIC;
  signal \^pixbuf_y_val_v_13_reg_942_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^pixbuf_y_val_v_5_fu_152_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_7_fu_168 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_8_fu_172 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_9_fu_176 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ret_V_2_fu_557_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal ret_V_2_reg_968 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ret_V_2_reg_968[3]_i_2_n_5\ : STD_LOGIC;
  signal \ret_V_2_reg_968[4]_i_2_n_5\ : STD_LOGIC;
  signal \ret_V_2_reg_968[5]_i_2_n_5\ : STD_LOGIC;
  signal \ret_V_2_reg_968[6]_i_2_n_5\ : STD_LOGIC;
  signal \ret_V_2_reg_968[8]_i_2_n_5\ : STD_LOGIC;
  signal ret_V_4_fu_567_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal ret_V_4_reg_973 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ret_V_4_reg_973[3]_i_2_n_5\ : STD_LOGIC;
  signal \ret_V_4_reg_973[4]_i_2_n_5\ : STD_LOGIC;
  signal \ret_V_4_reg_973[5]_i_2_n_5\ : STD_LOGIC;
  signal \ret_V_4_reg_973[6]_i_2_n_5\ : STD_LOGIC;
  signal \ret_V_4_reg_973[8]_i_2_n_5\ : STD_LOGIC;
  signal rhs_V_fu_532_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rhs_fu_546_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_2_fu_657_p6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_2_reg_978 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_reg_925 : STD_LOGIC;
  signal tmp_reg_925_pp0_iter1_reg : STD_LOGIC;
  signal tmp_reg_925_pp0_iter2_reg : STD_LOGIC;
  signal tmp_reg_925_pp0_iter3_reg : STD_LOGIC;
  signal trunc_ln2_reg_983 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln2_reg_983[1]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_983[1]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_983[1]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_983[1]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_983[1]_i_6_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_983[1]_i_7_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_983[5]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_983[5]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_983[5]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_983[5]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_983[5]_i_6_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_983[5]_i_7_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_983[5]_i_8_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_983[5]_i_9_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_983[7]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_983[7]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_983[7]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_983_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_983_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln2_reg_983_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln2_reg_983_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln2_reg_983_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_983_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln2_reg_983_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln2_reg_983_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln2_reg_983_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal x_4_fu_373_p2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal x_fu_140 : STD_LOGIC;
  signal \x_fu_140_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_140_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_140_reg_n_5_[11]\ : STD_LOGIC;
  signal \x_fu_140_reg_n_5_[12]\ : STD_LOGIC;
  signal \x_fu_140_reg_n_5_[13]\ : STD_LOGIC;
  signal \x_fu_140_reg_n_5_[14]\ : STD_LOGIC;
  signal \x_fu_140_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_140_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_140_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_140_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_140_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_140_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_140_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_140_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_140_reg_n_5_[9]\ : STD_LOGIC;
  signal zext_ln1541_1_fu_677_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln1541_2_fu_553_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal zext_ln1541_5_fu_716_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln1541_6_fu_563_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_filt_res1_4_reg_988_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_filt_res1_4_reg_988_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_filt_res1_4_reg_988_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_icmp_ln1636_fu_367_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1636_fu_367_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln1636_fu_367_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1643_fu_389_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1643_fu_389_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_out_x_fu_379_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_x_fu_379_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_x_fu_379_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_x_fu_379_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_x_fu_379_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_trunc_ln2_reg_983_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_trunc_ln2_reg_983_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln2_reg_983_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_8__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1__2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1__2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1__2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1__2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1__2\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1__2\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1__2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_1__2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter3_i_1__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter4_i_1 : label is "soft_lutpair346";
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 : label is "inst/\v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 ";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__1\ : label is "soft_lutpair347";
  attribute HLUTNM : string;
  attribute HLUTNM of \filt_res1_4_reg_988[1]_i_2\ : label is "lutpair5";
  attribute HLUTNM of \filt_res1_4_reg_988[1]_i_4\ : label is "lutpair6";
  attribute HLUTNM of \filt_res1_4_reg_988[1]_i_5\ : label is "lutpair5";
  attribute HLUTNM of \filt_res1_4_reg_988[5]_i_2\ : label is "lutpair9";
  attribute HLUTNM of \filt_res1_4_reg_988[5]_i_3\ : label is "lutpair8";
  attribute HLUTNM of \filt_res1_4_reg_988[5]_i_4\ : label is "lutpair7";
  attribute HLUTNM of \filt_res1_4_reg_988[5]_i_5\ : label is "lutpair6";
  attribute HLUTNM of \filt_res1_4_reg_988[5]_i_7\ : label is "lutpair9";
  attribute HLUTNM of \filt_res1_4_reg_988[5]_i_8\ : label is "lutpair8";
  attribute HLUTNM of \filt_res1_4_reg_988[5]_i_9\ : label is "lutpair7";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \filt_res1_4_reg_988_reg[1]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \filt_res1_4_reg_988_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \filt_res1_4_reg_988_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \filt_res1_fu_64[0]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \filt_res1_fu_64[1]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \filt_res1_fu_64[2]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \filt_res1_fu_64[3]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \filt_res1_fu_64[4]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \filt_res1_fu_64[5]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \filt_res1_fu_64[6]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \filt_res1_fu_64[7]_i_2\ : label is "soft_lutpair387";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln1643_fu_389_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1643_fu_389_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \lhs_V_reg_948[0]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \lhs_V_reg_948[1]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \lhs_V_reg_948[2]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \lhs_V_reg_948[3]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \lhs_V_reg_948[4]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \lhs_V_reg_948[5]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \lhs_V_reg_948[6]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \lhs_V_reg_948[7]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \lhs_reg_958[0]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \lhs_reg_958[1]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \lhs_reg_958[2]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \lhs_reg_958[3]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \lhs_reg_958[4]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \lhs_reg_958[5]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \lhs_reg_958[6]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \lhs_reg_958[7]_i_2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \p_lcssa10541072_fu_96[0]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \p_lcssa10541072_fu_96[1]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \p_lcssa10541072_fu_96[2]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \p_lcssa10541072_fu_96[3]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \p_lcssa10541072_fu_96[4]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \p_lcssa10541072_fu_96[5]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \p_lcssa10541072_fu_96[6]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \p_lcssa10541072_fu_96[7]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \p_lcssa10561078_fu_100[0]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \p_lcssa10561078_fu_100[1]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \p_lcssa10561078_fu_100[2]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \p_lcssa10561078_fu_100[3]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \p_lcssa10561078_fu_100[4]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \p_lcssa10561078_fu_100[5]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \p_lcssa10561078_fu_100[6]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \p_lcssa10561078_fu_100[7]_i_2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \p_lcssa10571081_fu_104[0]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \p_lcssa10571081_fu_104[1]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \p_lcssa10571081_fu_104[2]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \p_lcssa10571081_fu_104[3]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \p_lcssa10571081_fu_104[4]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \p_lcssa10571081_fu_104[5]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \p_lcssa10571081_fu_104[6]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \p_lcssa10571081_fu_104[7]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \p_lcssa1066_fu_92[0]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \p_lcssa1066_fu_92[1]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \p_lcssa1066_fu_92[2]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \p_lcssa1066_fu_92[3]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \p_lcssa1066_fu_92[4]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \p_lcssa1066_fu_92[5]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \p_lcssa1066_fu_92[6]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \p_lcssa1066_fu_92[7]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \ret_V_2_reg_968[0]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \ret_V_2_reg_968[1]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \ret_V_2_reg_968[2]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \ret_V_2_reg_968[3]_i_2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \ret_V_2_reg_968[4]_i_2\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \ret_V_4_reg_973[0]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \ret_V_4_reg_973[1]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \ret_V_4_reg_973[2]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \ret_V_4_reg_973[3]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \ret_V_4_reg_973[4]_i_2\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \rhs_V_reg_953[0]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \rhs_V_reg_953[1]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \rhs_V_reg_953[2]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \rhs_V_reg_953[3]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \rhs_V_reg_953[4]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \rhs_V_reg_953[5]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \rhs_V_reg_953[6]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \rhs_V_reg_953[7]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \rhs_reg_963[0]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \rhs_reg_963[1]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \rhs_reg_963[2]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \rhs_reg_963[3]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \rhs_reg_963[4]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \rhs_reg_963[5]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \rhs_reg_963[6]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \rhs_reg_963[7]_i_2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \tmp_2_reg_978[0]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \tmp_2_reg_978[1]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \tmp_2_reg_978[2]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \tmp_2_reg_978[3]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \tmp_2_reg_978[4]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \tmp_2_reg_978[5]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \tmp_2_reg_978[6]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \tmp_2_reg_978[7]_i_1\ : label is "soft_lutpair383";
  attribute HLUTNM of \trunc_ln2_reg_983[1]_i_2\ : label is "lutpair0";
  attribute HLUTNM of \trunc_ln2_reg_983[1]_i_4\ : label is "lutpair1";
  attribute HLUTNM of \trunc_ln2_reg_983[1]_i_5\ : label is "lutpair0";
  attribute HLUTNM of \trunc_ln2_reg_983[5]_i_2\ : label is "lutpair4";
  attribute HLUTNM of \trunc_ln2_reg_983[5]_i_3\ : label is "lutpair3";
  attribute HLUTNM of \trunc_ln2_reg_983[5]_i_4\ : label is "lutpair2";
  attribute HLUTNM of \trunc_ln2_reg_983[5]_i_5\ : label is "lutpair1";
  attribute HLUTNM of \trunc_ln2_reg_983[5]_i_7\ : label is "lutpair4";
  attribute HLUTNM of \trunc_ln2_reg_983[5]_i_8\ : label is "lutpair3";
  attribute HLUTNM of \trunc_ln2_reg_983[5]_i_9\ : label is "lutpair2";
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_983_reg[1]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_983_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_983_reg[7]_i_2\ : label is 35;
begin
  ap_enable_reg_pp0_iter1_reg_0(0) <= \^ap_enable_reg_pp0_iter1_reg_0\(0);
  \p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(7 downto 0) <= \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(7 downto 0);
  \p_0_0_0_0_0_21063_fu_148_reg[7]_0\(7 downto 0) <= \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(7 downto 0);
  \pixbuf_y_val_V_13_reg_942_reg[7]_0\(7 downto 0) <= \^pixbuf_y_val_v_13_reg_942_reg[7]_0\(7 downto 0);
  \pixbuf_y_val_V_5_fu_152_reg[7]_0\(7 downto 0) <= \^pixbuf_y_val_v_5_fu_152_reg[7]_0\(7 downto 0);
\SRL_SIG_reg[15][0]_srl16_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000888888A8"
    )
        port map (
      I0 => stream_out_422_full_n,
      I1 => \SRL_SIG_reg[15][0]_srl16_i_7_n_5\,
      I2 => bPassThruHcr2_dout,
      I3 => tmp_reg_925_pp0_iter1_reg,
      I4 => \SRL_SIG_reg[15][0]_srl16_i_8__0_n_5\,
      I5 => \SRL_SIG_reg[15][0]_srl16_i_9__0_n_5\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[15][0]_srl16_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => tmp_2_reg_978(0),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => tmp_reg_925_pp0_iter3_reg,
      I3 => bPassThruHcr2_dout,
      I4 => Q(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => tmp_reg_925_pp0_iter3_reg,
      I2 => bPassThruHcr2_dout,
      O => \SRL_SIG_reg[15][0]_srl16_i_7_n_5\
    );
\SRL_SIG_reg[15][0]_srl16_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln1636_reg_901_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter2,
      O => \SRL_SIG_reg[15][0]_srl16_i_8__0_n_5\
    );
\SRL_SIG_reg[15][0]_srl16_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\(2),
      I1 => ap_block_pp0_stage0_subdone,
      O => \SRL_SIG_reg[15][0]_srl16_i_9__0_n_5\
    );
\SRL_SIG_reg[15][10]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \filt_res1_fu_64_reg[7]\(2),
      I1 => odd_col_reg_905_pp0_iter3_reg,
      I2 => trunc_ln2_reg_983(2),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_7_n_5\,
      I4 => \SRL_SIG_reg[15][15]_srl16\(2),
      O => \in\(10)
    );
\SRL_SIG_reg[15][11]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \filt_res1_fu_64_reg[7]\(3),
      I1 => odd_col_reg_905_pp0_iter3_reg,
      I2 => trunc_ln2_reg_983(3),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_7_n_5\,
      I4 => \SRL_SIG_reg[15][15]_srl16\(3),
      O => \in\(11)
    );
\SRL_SIG_reg[15][12]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \filt_res1_fu_64_reg[7]\(4),
      I1 => odd_col_reg_905_pp0_iter3_reg,
      I2 => trunc_ln2_reg_983(4),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_7_n_5\,
      I4 => \SRL_SIG_reg[15][15]_srl16\(4),
      O => \in\(12)
    );
\SRL_SIG_reg[15][13]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \filt_res1_fu_64_reg[7]\(5),
      I1 => odd_col_reg_905_pp0_iter3_reg,
      I2 => trunc_ln2_reg_983(5),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_7_n_5\,
      I4 => \SRL_SIG_reg[15][15]_srl16\(5),
      O => \in\(13)
    );
\SRL_SIG_reg[15][14]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \filt_res1_fu_64_reg[7]\(6),
      I1 => odd_col_reg_905_pp0_iter3_reg,
      I2 => trunc_ln2_reg_983(6),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_7_n_5\,
      I4 => \SRL_SIG_reg[15][15]_srl16\(6),
      O => \in\(14)
    );
\SRL_SIG_reg[15][15]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \filt_res1_fu_64_reg[7]\(7),
      I1 => odd_col_reg_905_pp0_iter3_reg,
      I2 => trunc_ln2_reg_983(7),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_7_n_5\,
      I4 => \SRL_SIG_reg[15][15]_srl16\(7),
      O => \in\(15)
    );
\SRL_SIG_reg[15][16]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(0),
      I1 => bPassThruHcr2_dout,
      I2 => tmp_reg_925_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(1),
      I1 => bPassThruHcr2_dout,
      I2 => tmp_reg_925_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(2),
      I1 => bPassThruHcr2_dout,
      I2 => tmp_reg_925_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(3),
      I1 => bPassThruHcr2_dout,
      I2 => tmp_reg_925_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \in\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => tmp_2_reg_978(1),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => tmp_reg_925_pp0_iter3_reg,
      I3 => bPassThruHcr2_dout,
      I4 => Q(1),
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(4),
      I1 => bPassThruHcr2_dout,
      I2 => tmp_reg_925_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(5),
      I1 => bPassThruHcr2_dout,
      I2 => tmp_reg_925_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(6),
      I1 => bPassThruHcr2_dout,
      I2 => tmp_reg_925_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(7),
      I1 => bPassThruHcr2_dout,
      I2 => tmp_reg_925_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \in\(23)
    );
\SRL_SIG_reg[15][2]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => tmp_2_reg_978(2),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => tmp_reg_925_pp0_iter3_reg,
      I3 => bPassThruHcr2_dout,
      I4 => Q(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][3]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => tmp_2_reg_978(3),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => tmp_reg_925_pp0_iter3_reg,
      I3 => bPassThruHcr2_dout,
      I4 => Q(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => tmp_2_reg_978(4),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => tmp_reg_925_pp0_iter3_reg,
      I3 => bPassThruHcr2_dout,
      I4 => Q(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => tmp_2_reg_978(5),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => tmp_reg_925_pp0_iter3_reg,
      I3 => bPassThruHcr2_dout,
      I4 => Q(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => tmp_2_reg_978(6),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => tmp_reg_925_pp0_iter3_reg,
      I3 => bPassThruHcr2_dout,
      I4 => Q(6),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => tmp_2_reg_978(7),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => tmp_reg_925_pp0_iter3_reg,
      I3 => bPassThruHcr2_dout,
      I4 => Q(7),
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \filt_res1_fu_64_reg[7]\(0),
      I1 => odd_col_reg_905_pp0_iter3_reg,
      I2 => trunc_ln2_reg_983(0),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_7_n_5\,
      I4 => \SRL_SIG_reg[15][15]_srl16\(0),
      O => \in\(8)
    );
\SRL_SIG_reg[15][9]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \filt_res1_fu_64_reg[7]\(1),
      I1 => odd_col_reg_905_pp0_iter3_reg,
      I2 => trunc_ln2_reg_983(1),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_7_n_5\,
      I4 => \SRL_SIG_reg[15][15]_srl16\(1),
      O => \in\(9)
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_5\,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter2_i_1_n_5
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_5,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => icmp_ln1636_reg_901_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter3_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter3_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter3,
      R => '0'
    );
ap_enable_reg_pp0_iter4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter4,
      O => ap_enable_reg_pp0_iter4_i_1_n_5
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4_i_1_n_5,
      Q => ap_enable_reg_pp0_iter4,
      R => SS(0)
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5
    );
\ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln1636_fu_367_p2,
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_ready
    );
\ap_loop_exit_ready_pp0_iter3_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
\cmp148_reg_915_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \cmp148_reg_915_reg_n_5_[0]\,
      Q => cmp148_reg_915_pp0_iter1_reg,
      R => '0'
    );
\cmp148_reg_915_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \cmp148_reg_915_reg_n_5_[0]\,
      R => '0'
    );
\conv263_cast_cast_cast_cast_cast_cast_reg_896[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => conv263_cast_cast_cast_cast_cast_cast_reg_896_reg(1),
      I1 => ap_block_pp0_stage0_subdone,
      I2 => not_read16_reg_493,
      O => \conv263_cast_cast_cast_cast_cast_cast_reg_896[1]_i_1_n_5\
    );
\conv263_cast_cast_cast_cast_cast_cast_reg_896_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \conv263_cast_cast_cast_cast_cast_cast_reg_896[1]_i_1_n_5\,
      Q => conv263_cast_cast_cast_cast_cast_cast_reg_896_reg(1),
      R => '0'
    );
\filt_res1_4_reg_988[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_V_reg_948(2),
      I1 => zext_ln1541_5_fu_716_p1(2),
      I2 => ret_V_4_reg_973(2),
      O => \filt_res1_4_reg_988[1]_i_2_n_5\
    );
\filt_res1_4_reg_988[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => ret_V_4_reg_973(2),
      I1 => lhs_V_reg_948(2),
      I2 => zext_ln1541_5_fu_716_p1(2),
      O => \filt_res1_4_reg_988[1]_i_3_n_5\
    );
\filt_res1_4_reg_988[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => lhs_V_reg_948(3),
      I1 => zext_ln1541_5_fu_716_p1(3),
      I2 => ret_V_4_reg_973(3),
      I3 => \filt_res1_4_reg_988[1]_i_2_n_5\,
      O => \filt_res1_4_reg_988[1]_i_4_n_5\
    );
\filt_res1_4_reg_988[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => lhs_V_reg_948(2),
      I1 => zext_ln1541_5_fu_716_p1(2),
      I2 => ret_V_4_reg_973(2),
      I3 => zext_ln1541_5_fu_716_p1(1),
      I4 => lhs_V_reg_948(1),
      O => \filt_res1_4_reg_988[1]_i_5_n_5\
    );
\filt_res1_4_reg_988[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => lhs_V_reg_948(1),
      I1 => zext_ln1541_5_fu_716_p1(1),
      I2 => ret_V_4_reg_973(1),
      O => \filt_res1_4_reg_988[1]_i_6_n_5\
    );
\filt_res1_4_reg_988[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_4_reg_973(0),
      I1 => lhs_V_reg_948(0),
      O => \filt_res1_4_reg_988[1]_i_7_n_5\
    );
\filt_res1_4_reg_988[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_V_reg_948(6),
      I1 => zext_ln1541_5_fu_716_p1(6),
      I2 => ret_V_4_reg_973(6),
      O => \filt_res1_4_reg_988[5]_i_2_n_5\
    );
\filt_res1_4_reg_988[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_V_reg_948(5),
      I1 => zext_ln1541_5_fu_716_p1(5),
      I2 => ret_V_4_reg_973(5),
      O => \filt_res1_4_reg_988[5]_i_3_n_5\
    );
\filt_res1_4_reg_988[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_V_reg_948(4),
      I1 => zext_ln1541_5_fu_716_p1(4),
      I2 => ret_V_4_reg_973(4),
      O => \filt_res1_4_reg_988[5]_i_4_n_5\
    );
\filt_res1_4_reg_988[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_V_reg_948(3),
      I1 => zext_ln1541_5_fu_716_p1(3),
      I2 => ret_V_4_reg_973(3),
      O => \filt_res1_4_reg_988[5]_i_5_n_5\
    );
\filt_res1_4_reg_988[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \filt_res1_4_reg_988[5]_i_2_n_5\,
      I1 => zext_ln1541_5_fu_716_p1(7),
      I2 => lhs_V_reg_948(7),
      I3 => ret_V_4_reg_973(7),
      O => \filt_res1_4_reg_988[5]_i_6_n_5\
    );
\filt_res1_4_reg_988[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => lhs_V_reg_948(6),
      I1 => zext_ln1541_5_fu_716_p1(6),
      I2 => ret_V_4_reg_973(6),
      I3 => \filt_res1_4_reg_988[5]_i_3_n_5\,
      O => \filt_res1_4_reg_988[5]_i_7_n_5\
    );
\filt_res1_4_reg_988[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => lhs_V_reg_948(5),
      I1 => zext_ln1541_5_fu_716_p1(5),
      I2 => ret_V_4_reg_973(5),
      I3 => \filt_res1_4_reg_988[5]_i_4_n_5\,
      O => \filt_res1_4_reg_988[5]_i_8_n_5\
    );
\filt_res1_4_reg_988[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => lhs_V_reg_948(4),
      I1 => zext_ln1541_5_fu_716_p1(4),
      I2 => ret_V_4_reg_973(4),
      I3 => \filt_res1_4_reg_988[5]_i_5_n_5\,
      O => \filt_res1_4_reg_988[5]_i_9_n_5\
    );
\filt_res1_4_reg_988[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_V_reg_948(7),
      I1 => zext_ln1541_5_fu_716_p1(7),
      I2 => ret_V_4_reg_973(7),
      O => \filt_res1_4_reg_988[7]_i_2_n_5\
    );
\filt_res1_4_reg_988[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln1541_5_fu_716_p1(8),
      I1 => ret_V_4_reg_973(8),
      O => \filt_res1_4_reg_988[7]_i_3_n_5\
    );
\filt_res1_4_reg_988[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => ret_V_4_reg_973(7),
      I1 => zext_ln1541_5_fu_716_p1(7),
      I2 => lhs_V_reg_948(7),
      I3 => zext_ln1541_5_fu_716_p1(8),
      I4 => ret_V_4_reg_973(8),
      O => \filt_res1_4_reg_988[7]_i_4_n_5\
    );
\filt_res1_4_reg_988_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_4_reg_9880,
      D => add_ln1541_4_fu_729_p2(2),
      Q => filt_res1_4_reg_988(0),
      R => '0'
    );
\filt_res1_4_reg_988_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_4_reg_9880,
      D => add_ln1541_4_fu_729_p2(3),
      Q => filt_res1_4_reg_988(1),
      R => '0'
    );
\filt_res1_4_reg_988_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \filt_res1_4_reg_988_reg[1]_i_1_n_5\,
      CO(2) => \filt_res1_4_reg_988_reg[1]_i_1_n_6\,
      CO(1) => \filt_res1_4_reg_988_reg[1]_i_1_n_7\,
      CO(0) => \filt_res1_4_reg_988_reg[1]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \filt_res1_4_reg_988[1]_i_2_n_5\,
      DI(2) => \filt_res1_4_reg_988[1]_i_3_n_5\,
      DI(1 downto 0) => ret_V_4_reg_973(1 downto 0),
      O(3 downto 2) => add_ln1541_4_fu_729_p2(3 downto 2),
      O(1 downto 0) => \NLW_filt_res1_4_reg_988_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \filt_res1_4_reg_988[1]_i_4_n_5\,
      S(2) => \filt_res1_4_reg_988[1]_i_5_n_5\,
      S(1) => \filt_res1_4_reg_988[1]_i_6_n_5\,
      S(0) => \filt_res1_4_reg_988[1]_i_7_n_5\
    );
\filt_res1_4_reg_988_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_4_reg_9880,
      D => add_ln1541_4_fu_729_p2(4),
      Q => filt_res1_4_reg_988(2),
      R => '0'
    );
\filt_res1_4_reg_988_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_4_reg_9880,
      D => add_ln1541_4_fu_729_p2(5),
      Q => filt_res1_4_reg_988(3),
      R => '0'
    );
\filt_res1_4_reg_988_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_4_reg_9880,
      D => add_ln1541_4_fu_729_p2(6),
      Q => filt_res1_4_reg_988(4),
      R => '0'
    );
\filt_res1_4_reg_988_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_4_reg_9880,
      D => add_ln1541_4_fu_729_p2(7),
      Q => filt_res1_4_reg_988(5),
      R => '0'
    );
\filt_res1_4_reg_988_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \filt_res1_4_reg_988_reg[1]_i_1_n_5\,
      CO(3) => \filt_res1_4_reg_988_reg[5]_i_1_n_5\,
      CO(2) => \filt_res1_4_reg_988_reg[5]_i_1_n_6\,
      CO(1) => \filt_res1_4_reg_988_reg[5]_i_1_n_7\,
      CO(0) => \filt_res1_4_reg_988_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \filt_res1_4_reg_988[5]_i_2_n_5\,
      DI(2) => \filt_res1_4_reg_988[5]_i_3_n_5\,
      DI(1) => \filt_res1_4_reg_988[5]_i_4_n_5\,
      DI(0) => \filt_res1_4_reg_988[5]_i_5_n_5\,
      O(3 downto 0) => add_ln1541_4_fu_729_p2(7 downto 4),
      S(3) => \filt_res1_4_reg_988[5]_i_6_n_5\,
      S(2) => \filt_res1_4_reg_988[5]_i_7_n_5\,
      S(1) => \filt_res1_4_reg_988[5]_i_8_n_5\,
      S(0) => \filt_res1_4_reg_988[5]_i_9_n_5\
    );
\filt_res1_4_reg_988_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_4_reg_9880,
      D => add_ln1541_4_fu_729_p2(8),
      Q => filt_res1_4_reg_988(6),
      R => '0'
    );
\filt_res1_4_reg_988_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_4_reg_9880,
      D => add_ln1541_4_fu_729_p2(9),
      Q => filt_res1_4_reg_988(7),
      R => '0'
    );
\filt_res1_4_reg_988_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \filt_res1_4_reg_988_reg[5]_i_1_n_5\,
      CO(3 downto 1) => \NLW_filt_res1_4_reg_988_reg[7]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \filt_res1_4_reg_988_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \filt_res1_4_reg_988[7]_i_2_n_5\,
      O(3 downto 2) => \NLW_filt_res1_4_reg_988_reg[7]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln1541_4_fu_729_p2(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \filt_res1_4_reg_988[7]_i_3_n_5\,
      S(0) => \filt_res1_4_reg_988[7]_i_4_n_5\
    );
\filt_res1_fu_64[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => filt_res1_4_reg_988(0),
      I1 => odd_col_reg_905_pp0_iter3_reg,
      I2 => \filt_res1_fu_64_reg[7]\(0),
      O => \filt_res1_4_reg_988_reg[7]_0\(0)
    );
\filt_res1_fu_64[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => filt_res1_4_reg_988(1),
      I1 => odd_col_reg_905_pp0_iter3_reg,
      I2 => \filt_res1_fu_64_reg[7]\(1),
      O => \filt_res1_4_reg_988_reg[7]_0\(1)
    );
\filt_res1_fu_64[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => filt_res1_4_reg_988(2),
      I1 => odd_col_reg_905_pp0_iter3_reg,
      I2 => \filt_res1_fu_64_reg[7]\(2),
      O => \filt_res1_4_reg_988_reg[7]_0\(2)
    );
\filt_res1_fu_64[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => filt_res1_4_reg_988(3),
      I1 => odd_col_reg_905_pp0_iter3_reg,
      I2 => \filt_res1_fu_64_reg[7]\(3),
      O => \filt_res1_4_reg_988_reg[7]_0\(3)
    );
\filt_res1_fu_64[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => filt_res1_4_reg_988(4),
      I1 => odd_col_reg_905_pp0_iter3_reg,
      I2 => \filt_res1_fu_64_reg[7]\(4),
      O => \filt_res1_4_reg_988_reg[7]_0\(4)
    );
\filt_res1_fu_64[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => filt_res1_4_reg_988(5),
      I1 => odd_col_reg_905_pp0_iter3_reg,
      I2 => \filt_res1_fu_64_reg[7]\(5),
      O => \filt_res1_4_reg_988_reg[7]_0\(5)
    );
\filt_res1_fu_64[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => filt_res1_4_reg_988(6),
      I1 => odd_col_reg_905_pp0_iter3_reg,
      I2 => \filt_res1_fu_64_reg[7]\(6),
      O => \filt_res1_4_reg_988_reg[7]_0\(6)
    );
\filt_res1_fu_64[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \ap_CS_fsm_reg[6]\(2),
      O => E(0)
    );
\filt_res1_fu_64[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => filt_res1_4_reg_988(7),
      I1 => odd_col_reg_905_pp0_iter3_reg,
      I2 => \filt_res1_fu_64_reg[7]\(7),
      O => \filt_res1_4_reg_988_reg[7]_0\(7)
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_3
     port map (
      CO(0) => icmp_ln1636_fu_367_p2,
      D(1 downto 0) => D(1 downto 0),
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_88,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_89,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_90,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_91,
      E(0) => x_fu_140,
      Q(7 downto 0) => pixbuf_y_val_V_8_fu_172(7 downto 0),
      S(0) => flow_control_loop_pipe_sequential_init_U_n_84,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_6,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      \ap_CS_fsm_reg[6]\(2 downto 0) => \ap_CS_fsm_reg[6]\(2 downto 0),
      \ap_CS_fsm_reg[6]_0\(0) => \ap_CS_fsm_reg[6]_0\(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_loop_exit_ready_pp0_iter3_reg => ap_loop_exit_ready_pp0_iter3_reg,
      ap_rst_n => ap_rst_n,
      bPassThruHcr2_dout => bPassThruHcr2_dout,
      cmp148_reg_9150 => cmp148_reg_9150,
      \cmp148_reg_915_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_9,
      \cmp148_reg_915_reg[0]_0\ => \cmp148_reg_915_reg_n_5_[0]\,
      cmp361000_reg_498 => cmp361000_reg_498,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg(2) => flow_control_loop_pipe_sequential_init_U_n_85,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg(1) => flow_control_loop_pipe_sequential_init_U_n_86,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_87,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_0(3) => flow_control_loop_pipe_sequential_init_U_n_100,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_101,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_102,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_103,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_1(3) => flow_control_loop_pipe_sequential_init_U_n_112,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_1(2) => flow_control_loop_pipe_sequential_init_U_n_113,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_1(1) => flow_control_loop_pipe_sequential_init_U_n_114,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_1(0) => flow_control_loop_pipe_sequential_init_U_n_115,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_2(3) => flow_control_loop_pipe_sequential_init_U_n_116,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_2(2) => flow_control_loop_pipe_sequential_init_U_n_117,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_2(1) => flow_control_loop_pipe_sequential_init_U_n_118,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_2(0) => flow_control_loop_pipe_sequential_init_U_n_119,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_3(0) => flow_control_loop_pipe_sequential_init_U_n_152,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg_4(0) => flow_control_loop_pipe_sequential_init_U_n_153,
      icmp_ln1636_reg_901_pp0_iter1_reg => icmp_ln1636_reg_901_pp0_iter1_reg,
      \icmp_ln1643_fu_389_p2_carry__0\(15 downto 0) => \icmp_ln1643_fu_389_p2_carry__0_0\(15 downto 0),
      icmp_ln1643_reg_911 => icmp_ln1643_reg_911,
      \icmp_ln1643_reg_911_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_151,
      \icmp_ln1643_reg_911_reg[0]_0\(0) => icmp_ln1643_fu_389_p2,
      \int_WidthOut_reg[15]\(3) => flow_control_loop_pipe_sequential_init_U_n_92,
      \int_WidthOut_reg[15]\(2) => flow_control_loop_pipe_sequential_init_U_n_93,
      \int_WidthOut_reg[15]\(1) => flow_control_loop_pipe_sequential_init_U_n_94,
      \int_WidthOut_reg[15]\(0) => flow_control_loop_pipe_sequential_init_U_n_95,
      \int_WidthOut_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_104,
      \int_WidthOut_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_105,
      \int_WidthOut_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_106,
      \int_WidthOut_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_107,
      \odd_col_reg_905_reg[0]\ => \odd_col_reg_905_reg[0]_0\,
      \out\(23 downto 0) => \out\(23 downto 0),
      \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_68,
      \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_69,
      \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_70,
      \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_71,
      \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_72,
      \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_73,
      \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_74,
      \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_75,
      \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0\(7) => flow_control_loop_pipe_sequential_init_U_n_76,
      \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0\(6) => flow_control_loop_pipe_sequential_init_U_n_77,
      \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0\(5) => flow_control_loop_pipe_sequential_init_U_n_78,
      \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0\(4) => flow_control_loop_pipe_sequential_init_U_n_79,
      \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_80,
      \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_81,
      \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_82,
      \p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_83,
      \p_0_0_0_0_0511_21060_fu_144_reg[7]\(7 downto 0) => p_0_1_0_0_01020_fu_160(7 downto 0),
      \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_36,
      \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_37,
      \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_38,
      \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_39,
      \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_40,
      \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_41,
      \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_42,
      \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_43,
      \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0\(7) => flow_control_loop_pipe_sequential_init_U_n_44,
      \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0\(6) => flow_control_loop_pipe_sequential_init_U_n_45,
      \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0\(5) => flow_control_loop_pipe_sequential_init_U_n_46,
      \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0\(4) => flow_control_loop_pipe_sequential_init_U_n_47,
      \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_48,
      \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_49,
      \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_50,
      \p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_51,
      \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_52,
      \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_53,
      \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_54,
      \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_55,
      \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_56,
      \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_57,
      \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_58,
      \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_59,
      \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0\(7) => flow_control_loop_pipe_sequential_init_U_n_60,
      \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0\(6) => flow_control_loop_pipe_sequential_init_U_n_61,
      \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0\(5) => flow_control_loop_pipe_sequential_init_U_n_62,
      \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0\(4) => flow_control_loop_pipe_sequential_init_U_n_63,
      \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_64,
      \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_65,
      \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_66,
      \p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_67,
      \p_0_0_0_0_0_21063_fu_148_reg[7]\(7 downto 0) => p_0_1_0_0_01024_fu_164(7 downto 0),
      \p_0_1_0_0_01020_fu_160_reg[7]\ => \icmp_ln1636_reg_901_reg_n_5_[0]\,
      \p_0_1_0_0_01020_fu_160_reg[7]_0\(7 downto 0) => \p_0_1_0_0_01020_fu_160_reg[7]_2\(7 downto 0),
      \p_0_1_0_0_01024_fu_164_reg[7]\(7 downto 0) => \p_0_1_0_0_01024_fu_164_reg[7]_2\(7 downto 0),
      \pixbuf_y_val_V_10_fu_156_reg[7]\(7 downto 0) => \pixbuf_y_val_V_10_fu_156_reg[7]_0\(7 downto 0),
      \pixbuf_y_val_V_2_load_reg_510_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_12,
      \pixbuf_y_val_V_2_load_reg_510_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_13,
      \pixbuf_y_val_V_2_load_reg_510_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_14,
      \pixbuf_y_val_V_2_load_reg_510_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_15,
      \pixbuf_y_val_V_2_load_reg_510_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_16,
      \pixbuf_y_val_V_2_load_reg_510_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_17,
      \pixbuf_y_val_V_2_load_reg_510_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_18,
      \pixbuf_y_val_V_2_load_reg_510_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_19,
      \pixbuf_y_val_V_3_load_reg_515_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_20,
      \pixbuf_y_val_V_3_load_reg_515_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_21,
      \pixbuf_y_val_V_3_load_reg_515_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_22,
      \pixbuf_y_val_V_3_load_reg_515_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_23,
      \pixbuf_y_val_V_3_load_reg_515_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_24,
      \pixbuf_y_val_V_3_load_reg_515_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      \pixbuf_y_val_V_3_load_reg_515_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      \pixbuf_y_val_V_3_load_reg_515_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_27,
      \pixbuf_y_val_V_4_load_reg_520_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_28,
      \pixbuf_y_val_V_4_load_reg_520_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_29,
      \pixbuf_y_val_V_4_load_reg_520_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_30,
      \pixbuf_y_val_V_4_load_reg_520_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_31,
      \pixbuf_y_val_V_4_load_reg_520_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_32,
      \pixbuf_y_val_V_4_load_reg_520_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_33,
      \pixbuf_y_val_V_4_load_reg_520_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_34,
      \pixbuf_y_val_V_4_load_reg_520_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_35,
      \pixbuf_y_val_V_5_fu_152_reg[7]\(7 downto 0) => pixbuf_y_val_V_10_fu_156(7 downto 0),
      \pixbuf_y_val_V_7_fu_168_reg[7]\(7 downto 0) => \pixbuf_y_val_V_7_fu_168_reg[7]_0\(7 downto 0),
      \pixbuf_y_val_V_8_fu_172_reg[7]\(7 downto 0) => \pixbuf_y_val_V_8_fu_172_reg[7]_0\(7 downto 0),
      \pixbuf_y_val_V_8_fu_172_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_9_fu_176(7 downto 0),
      \pixbuf_y_val_V_9_fu_176_reg[7]\(7 downto 0) => \pixbuf_y_val_V_9_fu_176_reg[7]_0\(7 downto 0),
      \pixbuf_y_val_V_9_fu_176_reg[7]_0\(7 downto 0) => \^pixbuf_y_val_v_5_fu_152_reg[7]_0\(7 downto 0),
      stream_out_422_full_n => stream_out_422_full_n,
      stream_scaled_empty_n => stream_scaled_empty_n,
      tmp_reg_925_pp0_iter1_reg => tmp_reg_925_pp0_iter1_reg,
      tmp_reg_925_pp0_iter3_reg => tmp_reg_925_pp0_iter3_reg,
      \tmp_reg_925_reg[0]\(14) => \x_fu_140_reg_n_5_[14]\,
      \tmp_reg_925_reg[0]\(13) => \x_fu_140_reg_n_5_[13]\,
      \tmp_reg_925_reg[0]\(12) => \x_fu_140_reg_n_5_[12]\,
      \tmp_reg_925_reg[0]\(11) => \x_fu_140_reg_n_5_[11]\,
      \tmp_reg_925_reg[0]\(10) => \x_fu_140_reg_n_5_[10]\,
      \tmp_reg_925_reg[0]\(9) => \x_fu_140_reg_n_5_[9]\,
      \tmp_reg_925_reg[0]\(8) => \x_fu_140_reg_n_5_[8]\,
      \tmp_reg_925_reg[0]\(7) => \x_fu_140_reg_n_5_[7]\,
      \tmp_reg_925_reg[0]\(6) => \x_fu_140_reg_n_5_[6]\,
      \tmp_reg_925_reg[0]\(5) => \x_fu_140_reg_n_5_[5]\,
      \tmp_reg_925_reg[0]\(4) => \x_fu_140_reg_n_5_[4]\,
      \tmp_reg_925_reg[0]\(3) => \x_fu_140_reg_n_5_[3]\,
      \tmp_reg_925_reg[0]\(2) => \x_fu_140_reg_n_5_[2]\,
      \tmp_reg_925_reg[0]\(1) => \x_fu_140_reg_n_5_[1]\,
      \tmp_reg_925_reg[0]\(0) => \x_fu_140_reg_n_5_[0]\,
      trunc_ln1597_reg_478(14 downto 0) => trunc_ln1597_reg_478(14 downto 0),
      \trunc_ln1597_reg_478_reg[10]\(3) => flow_control_loop_pipe_sequential_init_U_n_96,
      \trunc_ln1597_reg_478_reg[10]\(2) => flow_control_loop_pipe_sequential_init_U_n_97,
      \trunc_ln1597_reg_478_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_98,
      \trunc_ln1597_reg_478_reg[10]\(0) => flow_control_loop_pipe_sequential_init_U_n_99,
      \x_fu_140_reg[11]\(3) => flow_control_loop_pipe_sequential_init_U_n_143,
      \x_fu_140_reg[11]\(2) => flow_control_loop_pipe_sequential_init_U_n_144,
      \x_fu_140_reg[11]\(1) => flow_control_loop_pipe_sequential_init_U_n_145,
      \x_fu_140_reg[11]\(0) => flow_control_loop_pipe_sequential_init_U_n_146,
      \x_fu_140_reg[14]\(14 downto 0) => x_4_fu_373_p2(14 downto 0),
      \x_fu_140_reg[14]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_147,
      \x_fu_140_reg[14]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_148,
      \x_fu_140_reg[14]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_149,
      \x_fu_140_reg[3]\(3) => flow_control_loop_pipe_sequential_init_U_n_135,
      \x_fu_140_reg[3]\(2) => flow_control_loop_pipe_sequential_init_U_n_136,
      \x_fu_140_reg[3]\(1) => flow_control_loop_pipe_sequential_init_U_n_137,
      \x_fu_140_reg[3]\(0) => flow_control_loop_pipe_sequential_init_U_n_138,
      \x_fu_140_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_108,
      \x_fu_140_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_109,
      \x_fu_140_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_110,
      \x_fu_140_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_111,
      \x_fu_140_reg[7]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_139,
      \x_fu_140_reg[7]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_140,
      \x_fu_140_reg[7]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_141,
      \x_fu_140_reg[7]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_142
    );
icmp_ln1636_fu_367_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1636_fu_367_p2_carry_n_5,
      CO(2) => icmp_ln1636_fu_367_p2_carry_n_6,
      CO(1) => icmp_ln1636_fu_367_p2_carry_n_7,
      CO(0) => icmp_ln1636_fu_367_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln1636_fu_367_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_96,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_97,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_98,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_99
    );
\icmp_ln1636_fu_367_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1636_fu_367_p2_carry_n_5,
      CO(3 downto 1) => \NLW_icmp_ln1636_fu_367_p2_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln1636_fu_367_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1636_fu_367_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => flow_control_loop_pipe_sequential_init_U_n_84
    );
\icmp_ln1636_reg_901_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1636_reg_901_reg_n_5_[0]\,
      Q => icmp_ln1636_reg_901_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1636_reg_901_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1636_reg_901_pp0_iter1_reg,
      Q => icmp_ln1636_reg_901_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln1636_reg_901_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1636_fu_367_p2,
      Q => \icmp_ln1636_reg_901_reg_n_5_[0]\,
      R => '0'
    );
icmp_ln1643_fu_389_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1643_fu_389_p2_carry_n_5,
      CO(2) => icmp_ln1643_fu_389_p2_carry_n_6,
      CO(1) => icmp_ln1643_fu_389_p2_carry_n_7,
      CO(0) => icmp_ln1643_fu_389_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_104,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_105,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_106,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_107,
      O(3 downto 0) => NLW_icmp_ln1643_fu_389_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_108,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_109,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_110,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_111
    );
\icmp_ln1643_fu_389_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1643_fu_389_p2_carry_n_5,
      CO(3) => icmp_ln1643_fu_389_p2,
      CO(2) => \icmp_ln1643_fu_389_p2_carry__0_n_6\,
      CO(1) => \icmp_ln1643_fu_389_p2_carry__0_n_7\,
      CO(0) => \icmp_ln1643_fu_389_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_88,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_89,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_90,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_91,
      O(3 downto 0) => \NLW_icmp_ln1643_fu_389_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_92,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_93,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_94,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_95
    );
\icmp_ln1643_reg_911_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_151,
      Q => icmp_ln1643_reg_911,
      R => '0'
    );
\lhs_V_reg_948[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(0),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \lhs_V_reg_948_reg[7]_0\(0),
      O => lhs_V_fu_525_p3(0)
    );
\lhs_V_reg_948[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(1),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \lhs_V_reg_948_reg[7]_0\(1),
      O => lhs_V_fu_525_p3(1)
    );
\lhs_V_reg_948[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(2),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \lhs_V_reg_948_reg[7]_0\(2),
      O => lhs_V_fu_525_p3(2)
    );
\lhs_V_reg_948[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(3),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \lhs_V_reg_948_reg[7]_0\(3),
      O => lhs_V_fu_525_p3(3)
    );
\lhs_V_reg_948[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(4),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \lhs_V_reg_948_reg[7]_0\(4),
      O => lhs_V_fu_525_p3(4)
    );
\lhs_V_reg_948[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(5),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \lhs_V_reg_948_reg[7]_0\(5),
      O => lhs_V_fu_525_p3(5)
    );
\lhs_V_reg_948[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(6),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \lhs_V_reg_948_reg[7]_0\(6),
      O => lhs_V_fu_525_p3(6)
    );
\lhs_V_reg_948[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(7),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \lhs_V_reg_948_reg[7]_0\(7),
      O => lhs_V_fu_525_p3(7)
    );
\lhs_V_reg_948_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => lhs_V_fu_525_p3(0),
      Q => lhs_V_reg_948(0),
      R => '0'
    );
\lhs_V_reg_948_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => lhs_V_fu_525_p3(1),
      Q => lhs_V_reg_948(1),
      R => '0'
    );
\lhs_V_reg_948_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => lhs_V_fu_525_p3(2),
      Q => lhs_V_reg_948(2),
      R => '0'
    );
\lhs_V_reg_948_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => lhs_V_fu_525_p3(3),
      Q => lhs_V_reg_948(3),
      R => '0'
    );
\lhs_V_reg_948_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => lhs_V_fu_525_p3(4),
      Q => lhs_V_reg_948(4),
      R => '0'
    );
\lhs_V_reg_948_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => lhs_V_fu_525_p3(5),
      Q => lhs_V_reg_948(5),
      R => '0'
    );
\lhs_V_reg_948_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => lhs_V_fu_525_p3(6),
      Q => lhs_V_reg_948(6),
      R => '0'
    );
\lhs_V_reg_948_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => lhs_V_fu_525_p3(7),
      Q => lhs_V_reg_948(7),
      R => '0'
    );
\lhs_reg_958[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(0),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \lhs_reg_958_reg[7]_0\(0),
      O => lhs_fu_539_p3(0)
    );
\lhs_reg_958[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(1),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \lhs_reg_958_reg[7]_0\(1),
      O => lhs_fu_539_p3(1)
    );
\lhs_reg_958[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(2),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \lhs_reg_958_reg[7]_0\(2),
      O => lhs_fu_539_p3(2)
    );
\lhs_reg_958[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(3),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \lhs_reg_958_reg[7]_0\(3),
      O => lhs_fu_539_p3(3)
    );
\lhs_reg_958[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(4),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \lhs_reg_958_reg[7]_0\(4),
      O => lhs_fu_539_p3(4)
    );
\lhs_reg_958[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(5),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \lhs_reg_958_reg[7]_0\(5),
      O => lhs_fu_539_p3(5)
    );
\lhs_reg_958[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(6),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \lhs_reg_958_reg[7]_0\(6),
      O => lhs_fu_539_p3(6)
    );
\lhs_reg_958[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln1636_reg_901_pp0_iter1_reg,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => odd_col_reg_905_pp0_iter1_reg,
      O => lhs_V_reg_9480
    );
\lhs_reg_958[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(7),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \lhs_reg_958_reg[7]_0\(7),
      O => lhs_fu_539_p3(7)
    );
\lhs_reg_958_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => lhs_fu_539_p3(0),
      Q => lhs_reg_958(0),
      R => '0'
    );
\lhs_reg_958_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => lhs_fu_539_p3(1),
      Q => lhs_reg_958(1),
      R => '0'
    );
\lhs_reg_958_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => lhs_fu_539_p3(2),
      Q => lhs_reg_958(2),
      R => '0'
    );
\lhs_reg_958_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => lhs_fu_539_p3(3),
      Q => lhs_reg_958(3),
      R => '0'
    );
\lhs_reg_958_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => lhs_fu_539_p3(4),
      Q => lhs_reg_958(4),
      R => '0'
    );
\lhs_reg_958_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => lhs_fu_539_p3(5),
      Q => lhs_reg_958(5),
      R => '0'
    );
\lhs_reg_958_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => lhs_fu_539_p3(6),
      Q => lhs_reg_958(6),
      R => '0'
    );
\lhs_reg_958_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => lhs_fu_539_p3(7),
      Q => lhs_reg_958(7),
      R => '0'
    );
\mOutPtr[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFEFFFFFFFFFF"
    )
        port map (
      I0 => \SRL_SIG_reg[15][0]_srl16_i_9__0_n_5\,
      I1 => \SRL_SIG_reg[15][0]_srl16_i_8__0_n_5\,
      I2 => tmp_reg_925_pp0_iter1_reg,
      I3 => bPassThruHcr2_dout,
      I4 => \SRL_SIG_reg[15][0]_srl16_i_7_n_5\,
      I5 => stream_out_422_full_n,
      O => \tmp_reg_925_pp0_iter1_reg_reg[0]_0\
    );
\mOutPtr[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\(0),
      I1 => stream_scaled_empty_n,
      I2 => \mOutPtr_reg[4]\,
      O => mOutPtr110_out
    );
\odd_col_reg_905_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => odd_col_reg_905,
      Q => odd_col_reg_905_pp0_iter1_reg,
      R => '0'
    );
\odd_col_reg_905_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => odd_col_reg_905_pp0_iter1_reg,
      Q => odd_col_reg_905_pp0_iter2_reg,
      R => '0'
    );
\odd_col_reg_905_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => odd_col_reg_905_pp0_iter2_reg,
      Q => odd_col_reg_905_pp0_iter3_reg,
      R => '0'
    );
\odd_col_reg_905_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp148_reg_9150,
      D => out_x_fu_379_p2_carry_n_12,
      Q => odd_col_reg_905,
      R => '0'
    );
out_x_fu_379_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_x_fu_379_p2_carry_n_5,
      CO(2) => out_x_fu_379_p2_carry_n_6,
      CO(1) => out_x_fu_379_p2_carry_n_7,
      CO(0) => out_x_fu_379_p2_carry_n_8,
      CYINIT => '1',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_135,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_136,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_137,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_138,
      O(3 downto 1) => NLW_out_x_fu_379_p2_carry_O_UNCONNECTED(3 downto 1),
      O(0) => out_x_fu_379_p2_carry_n_12,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_116,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_117,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_118,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_119
    );
\out_x_fu_379_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_x_fu_379_p2_carry_n_5,
      CO(3) => \out_x_fu_379_p2_carry__0_n_5\,
      CO(2) => \out_x_fu_379_p2_carry__0_n_6\,
      CO(1) => \out_x_fu_379_p2_carry__0_n_7\,
      CO(0) => \out_x_fu_379_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_139,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_140,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_141,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_142,
      O(3 downto 0) => \NLW_out_x_fu_379_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_112,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_113,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_114,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_115
    );
\out_x_fu_379_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_x_fu_379_p2_carry__0_n_5\,
      CO(3) => \out_x_fu_379_p2_carry__1_n_5\,
      CO(2) => \out_x_fu_379_p2_carry__1_n_6\,
      CO(1) => \out_x_fu_379_p2_carry__1_n_7\,
      CO(0) => \out_x_fu_379_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_143,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_144,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_145,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_146,
      O(3 downto 0) => \NLW_out_x_fu_379_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_100,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_101,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_102,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_103
    );
\out_x_fu_379_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_x_fu_379_p2_carry__1_n_5\,
      CO(3) => \NLW_out_x_fu_379_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \out_x_fu_379_p2_carry__2_n_6\,
      CO(1) => \out_x_fu_379_p2_carry__2_n_7\,
      CO(0) => \out_x_fu_379_p2_carry__2_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_147,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_148,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_149,
      O(3) => p_0_in,
      O(2 downto 0) => \NLW_out_x_fu_379_p2_carry__2_O_UNCONNECTED\(2 downto 0),
      S(3) => '1',
      S(2) => flow_control_loop_pipe_sequential_init_U_n_85,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_86,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_87
    );
\p_0_0_0_0_0511_21060_fu_144_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_75,
      Q => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0_0_0511_21060_fu_144_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_74,
      Q => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0_0_0511_21060_fu_144_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_73,
      Q => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0_0_0511_21060_fu_144_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_72,
      Q => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0_0_0511_21060_fu_144_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_71,
      Q => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0_0_0511_21060_fu_144_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_70,
      Q => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0_0_0511_21060_fu_144_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_69,
      Q => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0_0_0511_21060_fu_144_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_68,
      Q => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0_0_05191009_lcssa1031_fu_68[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln1636_reg_901_reg_n_5_[0]\,
      I2 => icmp_ln1643_reg_911,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \ap_CS_fsm_reg[6]\(2),
      O => \^ap_enable_reg_pp0_iter1_reg_0\(0)
    );
\p_0_0_0_0_0_21063_fu_148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0_0_0_21063_fu_148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0_0_0_21063_fu_148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0_0_0_21063_fu_148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0_0_0_21063_fu_148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0_0_0_21063_fu_148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0_0_0_21063_fu_148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0_0_0_21063_fu_148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(7),
      R => '0'
    );
\p_0_1_0_0_01020_fu_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_83,
      Q => p_0_1_0_0_01020_fu_160(0),
      R => '0'
    );
\p_0_1_0_0_01020_fu_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_82,
      Q => p_0_1_0_0_01020_fu_160(1),
      R => '0'
    );
\p_0_1_0_0_01020_fu_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_81,
      Q => p_0_1_0_0_01020_fu_160(2),
      R => '0'
    );
\p_0_1_0_0_01020_fu_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_80,
      Q => p_0_1_0_0_01020_fu_160(3),
      R => '0'
    );
\p_0_1_0_0_01020_fu_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_79,
      Q => p_0_1_0_0_01020_fu_160(4),
      R => '0'
    );
\p_0_1_0_0_01020_fu_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_78,
      Q => p_0_1_0_0_01020_fu_160(5),
      R => '0'
    );
\p_0_1_0_0_01020_fu_160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_77,
      Q => p_0_1_0_0_01020_fu_160(6),
      R => '0'
    );
\p_0_1_0_0_01020_fu_160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_76,
      Q => p_0_1_0_0_01020_fu_160(7),
      R => '0'
    );
\p_0_1_0_0_01024_fu_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_67,
      Q => p_0_1_0_0_01024_fu_164(0),
      R => '0'
    );
\p_0_1_0_0_01024_fu_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_66,
      Q => p_0_1_0_0_01024_fu_164(1),
      R => '0'
    );
\p_0_1_0_0_01024_fu_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_65,
      Q => p_0_1_0_0_01024_fu_164(2),
      R => '0'
    );
\p_0_1_0_0_01024_fu_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => p_0_1_0_0_01024_fu_164(3),
      R => '0'
    );
\p_0_1_0_0_01024_fu_164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_63,
      Q => p_0_1_0_0_01024_fu_164(4),
      R => '0'
    );
\p_0_1_0_0_01024_fu_164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_62,
      Q => p_0_1_0_0_01024_fu_164(5),
      R => '0'
    );
\p_0_1_0_0_01024_fu_164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_61,
      Q => p_0_1_0_0_01024_fu_164(6),
      R => '0'
    );
\p_0_1_0_0_01024_fu_164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => p_0_1_0_0_01024_fu_164(7),
      R => '0'
    );
\p_lcssa10541072_fu_96[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(0),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_V_reg_953_reg[7]_0\(0),
      O => \p_0_1_0_0_01024_fu_164_reg[7]_1\(0)
    );
\p_lcssa10541072_fu_96[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(1),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_V_reg_953_reg[7]_0\(1),
      O => \p_0_1_0_0_01024_fu_164_reg[7]_1\(1)
    );
\p_lcssa10541072_fu_96[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(2),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_V_reg_953_reg[7]_0\(2),
      O => \p_0_1_0_0_01024_fu_164_reg[7]_1\(2)
    );
\p_lcssa10541072_fu_96[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(3),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_V_reg_953_reg[7]_0\(3),
      O => \p_0_1_0_0_01024_fu_164_reg[7]_1\(3)
    );
\p_lcssa10541072_fu_96[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(4),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_V_reg_953_reg[7]_0\(4),
      O => \p_0_1_0_0_01024_fu_164_reg[7]_1\(4)
    );
\p_lcssa10541072_fu_96[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(5),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_V_reg_953_reg[7]_0\(5),
      O => \p_0_1_0_0_01024_fu_164_reg[7]_1\(5)
    );
\p_lcssa10541072_fu_96[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(6),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_V_reg_953_reg[7]_0\(6),
      O => \p_0_1_0_0_01024_fu_164_reg[7]_1\(6)
    );
\p_lcssa10541072_fu_96[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(7),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_V_reg_953_reg[7]_0\(7),
      O => \p_0_1_0_0_01024_fu_164_reg[7]_1\(7)
    );
\p_lcssa10561078_fu_100[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(0),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(0),
      O => \p_0_1_0_0_01020_fu_160_reg[7]_0\(0)
    );
\p_lcssa10561078_fu_100[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(1),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(1),
      O => \p_0_1_0_0_01020_fu_160_reg[7]_0\(1)
    );
\p_lcssa10561078_fu_100[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(2),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(2),
      O => \p_0_1_0_0_01020_fu_160_reg[7]_0\(2)
    );
\p_lcssa10561078_fu_100[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(3),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(3),
      O => \p_0_1_0_0_01020_fu_160_reg[7]_0\(3)
    );
\p_lcssa10561078_fu_100[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(4),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(4),
      O => \p_0_1_0_0_01020_fu_160_reg[7]_0\(4)
    );
\p_lcssa10561078_fu_100[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(5),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(5),
      O => \p_0_1_0_0_01020_fu_160_reg[7]_0\(5)
    );
\p_lcssa10561078_fu_100[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(6),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(6),
      O => \p_0_1_0_0_01020_fu_160_reg[7]_0\(6)
    );
\p_lcssa10561078_fu_100[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => icmp_ln1636_reg_901_pp0_iter1_reg,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \ap_CS_fsm_reg[6]\(2),
      O => ap_enable_reg_pp0_iter2_reg_0(0)
    );
\p_lcssa10561078_fu_100[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(7),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(7),
      O => \p_0_1_0_0_01020_fu_160_reg[7]_0\(7)
    );
\p_lcssa10571081_fu_104[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(0),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(0),
      O => \p_0_1_0_0_01024_fu_164_reg[7]_0\(0)
    );
\p_lcssa10571081_fu_104[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(1),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(1),
      O => \p_0_1_0_0_01024_fu_164_reg[7]_0\(1)
    );
\p_lcssa10571081_fu_104[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(2),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(2),
      O => \p_0_1_0_0_01024_fu_164_reg[7]_0\(2)
    );
\p_lcssa10571081_fu_104[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(3),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(3),
      O => \p_0_1_0_0_01024_fu_164_reg[7]_0\(3)
    );
\p_lcssa10571081_fu_104[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(4),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(4),
      O => \p_0_1_0_0_01024_fu_164_reg[7]_0\(4)
    );
\p_lcssa10571081_fu_104[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(5),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(5),
      O => \p_0_1_0_0_01024_fu_164_reg[7]_0\(5)
    );
\p_lcssa10571081_fu_104[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(6),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(6),
      O => \p_0_1_0_0_01024_fu_164_reg[7]_0\(6)
    );
\p_lcssa10571081_fu_104[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(7),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(7),
      O => \p_0_1_0_0_01024_fu_164_reg[7]_0\(7)
    );
\p_lcssa1066_fu_92[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(0),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_reg_963_reg[7]_0\(0),
      O => \p_0_1_0_0_01020_fu_160_reg[7]_1\(0)
    );
\p_lcssa1066_fu_92[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(1),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_reg_963_reg[7]_0\(1),
      O => \p_0_1_0_0_01020_fu_160_reg[7]_1\(1)
    );
\p_lcssa1066_fu_92[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(2),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_reg_963_reg[7]_0\(2),
      O => \p_0_1_0_0_01020_fu_160_reg[7]_1\(2)
    );
\p_lcssa1066_fu_92[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(3),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_reg_963_reg[7]_0\(3),
      O => \p_0_1_0_0_01020_fu_160_reg[7]_1\(3)
    );
\p_lcssa1066_fu_92[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(4),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_reg_963_reg[7]_0\(4),
      O => \p_0_1_0_0_01020_fu_160_reg[7]_1\(4)
    );
\p_lcssa1066_fu_92[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(5),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_reg_963_reg[7]_0\(5),
      O => \p_0_1_0_0_01020_fu_160_reg[7]_1\(5)
    );
\p_lcssa1066_fu_92[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(6),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_reg_963_reg[7]_0\(6),
      O => \p_0_1_0_0_01020_fu_160_reg[7]_1\(6)
    );
\p_lcssa1066_fu_92[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(7),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_reg_963_reg[7]_0\(7),
      O => \p_0_1_0_0_01020_fu_160_reg[7]_1\(7)
    );
\pixbuf_y_val_V_10_fu_156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => pixbuf_y_val_V_10_fu_156(0),
      R => '0'
    );
\pixbuf_y_val_V_10_fu_156_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => pixbuf_y_val_V_10_fu_156(1),
      R => '0'
    );
\pixbuf_y_val_V_10_fu_156_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => pixbuf_y_val_V_10_fu_156(2),
      R => '0'
    );
\pixbuf_y_val_V_10_fu_156_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => pixbuf_y_val_V_10_fu_156(3),
      R => '0'
    );
\pixbuf_y_val_V_10_fu_156_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => pixbuf_y_val_V_10_fu_156(4),
      R => '0'
    );
\pixbuf_y_val_V_10_fu_156_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => pixbuf_y_val_V_10_fu_156(5),
      R => '0'
    );
\pixbuf_y_val_V_10_fu_156_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => pixbuf_y_val_V_10_fu_156(6),
      R => '0'
    );
\pixbuf_y_val_V_10_fu_156_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_153,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => pixbuf_y_val_V_10_fu_156(7),
      R => '0'
    );
\pixbuf_y_val_V_11_reg_929_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_7_fu_168(0),
      Q => \pixbuf_y_val_V_11_reg_929_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_val_V_11_reg_929_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_7_fu_168(1),
      Q => \pixbuf_y_val_V_11_reg_929_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_val_V_11_reg_929_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_7_fu_168(2),
      Q => \pixbuf_y_val_V_11_reg_929_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_val_V_11_reg_929_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_7_fu_168(3),
      Q => \pixbuf_y_val_V_11_reg_929_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_val_V_11_reg_929_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_7_fu_168(4),
      Q => \pixbuf_y_val_V_11_reg_929_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_val_V_11_reg_929_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_7_fu_168(5),
      Q => \pixbuf_y_val_V_11_reg_929_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_val_V_11_reg_929_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_7_fu_168(6),
      Q => \pixbuf_y_val_V_11_reg_929_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_val_V_11_reg_929_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_7_fu_168(7),
      Q => \pixbuf_y_val_V_11_reg_929_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_val_V_12_reg_936_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_8_fu_172(0),
      Q => \pixbuf_y_val_V_12_reg_936_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_val_V_12_reg_936_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_8_fu_172(1),
      Q => \pixbuf_y_val_V_12_reg_936_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_val_V_12_reg_936_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_8_fu_172(2),
      Q => \pixbuf_y_val_V_12_reg_936_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_val_V_12_reg_936_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_8_fu_172(3),
      Q => \pixbuf_y_val_V_12_reg_936_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_val_V_12_reg_936_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_8_fu_172(4),
      Q => \pixbuf_y_val_V_12_reg_936_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_val_V_12_reg_936_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_8_fu_172(5),
      Q => \pixbuf_y_val_V_12_reg_936_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_val_V_12_reg_936_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_8_fu_172(6),
      Q => \pixbuf_y_val_V_12_reg_936_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_val_V_12_reg_936_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_8_fu_172(7),
      Q => \pixbuf_y_val_V_12_reg_936_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_val_V_13_reg_942[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_subdone,
      O => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\
    );
\pixbuf_y_val_V_13_reg_942_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_9_fu_176(0),
      Q => \^pixbuf_y_val_v_13_reg_942_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_val_V_13_reg_942_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_9_fu_176(1),
      Q => \^pixbuf_y_val_v_13_reg_942_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_val_V_13_reg_942_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_9_fu_176(2),
      Q => \^pixbuf_y_val_v_13_reg_942_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_val_V_13_reg_942_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_9_fu_176(3),
      Q => \^pixbuf_y_val_v_13_reg_942_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_val_V_13_reg_942_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_9_fu_176(4),
      Q => \^pixbuf_y_val_v_13_reg_942_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_val_V_13_reg_942_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_9_fu_176(5),
      Q => \^pixbuf_y_val_v_13_reg_942_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_val_V_13_reg_942_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_9_fu_176(6),
      Q => \^pixbuf_y_val_v_13_reg_942_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_val_V_13_reg_942_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_13_reg_942[7]_i_1_n_5\,
      D => pixbuf_y_val_V_9_fu_176(7),
      Q => \^pixbuf_y_val_v_13_reg_942_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_120[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \ap_CS_fsm_reg[6]\(2),
      O => ap_enable_reg_pp0_iter3_reg_0(0)
    );
\pixbuf_y_val_V_4_fu_132[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln1636_reg_901_pp0_iter2_reg,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \ap_CS_fsm_reg[6]\(2),
      O => \icmp_ln1636_reg_901_pp0_iter2_reg_reg[0]_0\(0)
    );
\pixbuf_y_val_V_5_fu_152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => \^pixbuf_y_val_v_5_fu_152_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_152_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \^pixbuf_y_val_v_5_fu_152_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_152_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \^pixbuf_y_val_v_5_fu_152_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_152_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => \^pixbuf_y_val_v_5_fu_152_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_152_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => \^pixbuf_y_val_v_5_fu_152_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_152_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => \^pixbuf_y_val_v_5_fu_152_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_152_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => \^pixbuf_y_val_v_5_fu_152_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_152_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => \^pixbuf_y_val_v_5_fu_152_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_val_V_7_fu_168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => pixbuf_y_val_V_7_fu_168(0),
      R => '0'
    );
\pixbuf_y_val_V_7_fu_168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => pixbuf_y_val_V_7_fu_168(1),
      R => '0'
    );
\pixbuf_y_val_V_7_fu_168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => pixbuf_y_val_V_7_fu_168(2),
      R => '0'
    );
\pixbuf_y_val_V_7_fu_168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => pixbuf_y_val_V_7_fu_168(3),
      R => '0'
    );
\pixbuf_y_val_V_7_fu_168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => pixbuf_y_val_V_7_fu_168(4),
      R => '0'
    );
\pixbuf_y_val_V_7_fu_168_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => pixbuf_y_val_V_7_fu_168(5),
      R => '0'
    );
\pixbuf_y_val_V_7_fu_168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => pixbuf_y_val_V_7_fu_168(6),
      R => '0'
    );
\pixbuf_y_val_V_7_fu_168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => pixbuf_y_val_V_7_fu_168(7),
      R => '0'
    );
\pixbuf_y_val_V_8_fu_172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => pixbuf_y_val_V_8_fu_172(0),
      R => '0'
    );
\pixbuf_y_val_V_8_fu_172_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => pixbuf_y_val_V_8_fu_172(1),
      R => '0'
    );
\pixbuf_y_val_V_8_fu_172_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => pixbuf_y_val_V_8_fu_172(2),
      R => '0'
    );
\pixbuf_y_val_V_8_fu_172_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => pixbuf_y_val_V_8_fu_172(3),
      R => '0'
    );
\pixbuf_y_val_V_8_fu_172_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => pixbuf_y_val_V_8_fu_172(4),
      R => '0'
    );
\pixbuf_y_val_V_8_fu_172_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => pixbuf_y_val_V_8_fu_172(5),
      R => '0'
    );
\pixbuf_y_val_V_8_fu_172_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => pixbuf_y_val_V_8_fu_172(6),
      R => '0'
    );
\pixbuf_y_val_V_8_fu_172_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => pixbuf_y_val_V_8_fu_172(7),
      R => '0'
    );
\pixbuf_y_val_V_9_fu_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => pixbuf_y_val_V_9_fu_176(0),
      R => '0'
    );
\pixbuf_y_val_V_9_fu_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => pixbuf_y_val_V_9_fu_176(1),
      R => '0'
    );
\pixbuf_y_val_V_9_fu_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => pixbuf_y_val_V_9_fu_176(2),
      R => '0'
    );
\pixbuf_y_val_V_9_fu_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => pixbuf_y_val_V_9_fu_176(3),
      R => '0'
    );
\pixbuf_y_val_V_9_fu_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => pixbuf_y_val_V_9_fu_176(4),
      R => '0'
    );
\pixbuf_y_val_V_9_fu_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => pixbuf_y_val_V_9_fu_176(5),
      R => '0'
    );
\pixbuf_y_val_V_9_fu_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => pixbuf_y_val_V_9_fu_176(6),
      R => '0'
    );
\pixbuf_y_val_V_9_fu_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_152,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => pixbuf_y_val_V_9_fu_176(7),
      R => '0'
    );
\ret_V_2_reg_968[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(0),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(0),
      O => zext_ln1541_2_fu_553_p1(0)
    );
\ret_V_2_reg_968[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(1),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => p_0_1_0_0_01020_fu_160(1),
      O => ret_V_2_fu_557_p2(1)
    );
\ret_V_2_reg_968[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(1),
      I1 => p_0_1_0_0_01020_fu_160(1),
      I2 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(2),
      I3 => cmp148_reg_915_pp0_iter1_reg,
      I4 => p_0_1_0_0_01020_fu_160(2),
      O => ret_V_2_fu_557_p2(2)
    );
\ret_V_2_reg_968[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(2),
      I1 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(2),
      I2 => \ret_V_2_reg_968[3]_i_2_n_5\,
      I3 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(3),
      I4 => cmp148_reg_915_pp0_iter1_reg,
      I5 => p_0_1_0_0_01020_fu_160(3),
      O => ret_V_2_fu_557_p2(3)
    );
\ret_V_2_reg_968[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(1),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(1),
      O => \ret_V_2_reg_968[3]_i_2_n_5\
    );
\ret_V_2_reg_968[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(3),
      I1 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(3),
      I2 => \ret_V_2_reg_968[4]_i_2_n_5\,
      I3 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(4),
      I4 => cmp148_reg_915_pp0_iter1_reg,
      I5 => p_0_1_0_0_01020_fu_160(4),
      O => ret_V_2_fu_557_p2(4)
    );
\ret_V_2_reg_968[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(1),
      I1 => p_0_1_0_0_01020_fu_160(1),
      I2 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(2),
      I3 => cmp148_reg_915_pp0_iter1_reg,
      I4 => p_0_1_0_0_01020_fu_160(2),
      O => \ret_V_2_reg_968[4]_i_2_n_5\
    );
\ret_V_2_reg_968[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(4),
      I1 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(4),
      I2 => \ret_V_2_reg_968[5]_i_2_n_5\,
      I3 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(5),
      I4 => cmp148_reg_915_pp0_iter1_reg,
      I5 => p_0_1_0_0_01020_fu_160(5),
      O => ret_V_2_fu_557_p2(5)
    );
\ret_V_2_reg_968[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(2),
      I1 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(2),
      I2 => \ret_V_2_reg_968[3]_i_2_n_5\,
      I3 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(3),
      I4 => cmp148_reg_915_pp0_iter1_reg,
      I5 => p_0_1_0_0_01020_fu_160(3),
      O => \ret_V_2_reg_968[5]_i_2_n_5\
    );
\ret_V_2_reg_968[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(5),
      I1 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(5),
      I2 => \ret_V_2_reg_968[6]_i_2_n_5\,
      I3 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(6),
      I4 => cmp148_reg_915_pp0_iter1_reg,
      I5 => p_0_1_0_0_01020_fu_160(6),
      O => ret_V_2_fu_557_p2(6)
    );
\ret_V_2_reg_968[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(3),
      I1 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(3),
      I2 => \ret_V_2_reg_968[4]_i_2_n_5\,
      I3 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(4),
      I4 => cmp148_reg_915_pp0_iter1_reg,
      I5 => p_0_1_0_0_01020_fu_160(4),
      O => \ret_V_2_reg_968[6]_i_2_n_5\
    );
\ret_V_2_reg_968[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(6),
      I1 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(6),
      I2 => \ret_V_2_reg_968[8]_i_2_n_5\,
      I3 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(7),
      I4 => cmp148_reg_915_pp0_iter1_reg,
      I5 => p_0_1_0_0_01020_fu_160(7),
      O => ret_V_2_fu_557_p2(7)
    );
\ret_V_2_reg_968[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(6),
      I1 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(6),
      I2 => \ret_V_2_reg_968[8]_i_2_n_5\,
      I3 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(7),
      I4 => cmp148_reg_915_pp0_iter1_reg,
      I5 => p_0_1_0_0_01020_fu_160(7),
      O => ret_V_2_fu_557_p2(8)
    );
\ret_V_2_reg_968[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(4),
      I1 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(4),
      I2 => \ret_V_2_reg_968[5]_i_2_n_5\,
      I3 => \^p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(5),
      I4 => cmp148_reg_915_pp0_iter1_reg,
      I5 => p_0_1_0_0_01020_fu_160(5),
      O => \ret_V_2_reg_968[8]_i_2_n_5\
    );
\ret_V_2_reg_968_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => zext_ln1541_2_fu_553_p1(0),
      Q => ret_V_2_reg_968(0),
      R => '0'
    );
\ret_V_2_reg_968_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => ret_V_2_fu_557_p2(1),
      Q => ret_V_2_reg_968(1),
      R => '0'
    );
\ret_V_2_reg_968_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => ret_V_2_fu_557_p2(2),
      Q => ret_V_2_reg_968(2),
      R => '0'
    );
\ret_V_2_reg_968_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => ret_V_2_fu_557_p2(3),
      Q => ret_V_2_reg_968(3),
      R => '0'
    );
\ret_V_2_reg_968_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => ret_V_2_fu_557_p2(4),
      Q => ret_V_2_reg_968(4),
      R => '0'
    );
\ret_V_2_reg_968_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => ret_V_2_fu_557_p2(5),
      Q => ret_V_2_reg_968(5),
      R => '0'
    );
\ret_V_2_reg_968_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => ret_V_2_fu_557_p2(6),
      Q => ret_V_2_reg_968(6),
      R => '0'
    );
\ret_V_2_reg_968_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => ret_V_2_fu_557_p2(7),
      Q => ret_V_2_reg_968(7),
      R => '0'
    );
\ret_V_2_reg_968_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => ret_V_2_fu_557_p2(8),
      Q => ret_V_2_reg_968(8),
      R => '0'
    );
\ret_V_4_reg_973[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(0),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(0),
      O => zext_ln1541_6_fu_563_p1(0)
    );
\ret_V_4_reg_973[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(1),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => p_0_1_0_0_01024_fu_164(1),
      O => ret_V_4_fu_567_p2(1)
    );
\ret_V_4_reg_973[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(1),
      I1 => p_0_1_0_0_01024_fu_164(1),
      I2 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(2),
      I3 => cmp148_reg_915_pp0_iter1_reg,
      I4 => p_0_1_0_0_01024_fu_164(2),
      O => ret_V_4_fu_567_p2(2)
    );
\ret_V_4_reg_973[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(2),
      I1 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(2),
      I2 => \ret_V_4_reg_973[3]_i_2_n_5\,
      I3 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(3),
      I4 => cmp148_reg_915_pp0_iter1_reg,
      I5 => p_0_1_0_0_01024_fu_164(3),
      O => ret_V_4_fu_567_p2(3)
    );
\ret_V_4_reg_973[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(1),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(1),
      O => \ret_V_4_reg_973[3]_i_2_n_5\
    );
\ret_V_4_reg_973[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(3),
      I1 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(3),
      I2 => \ret_V_4_reg_973[4]_i_2_n_5\,
      I3 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(4),
      I4 => cmp148_reg_915_pp0_iter1_reg,
      I5 => p_0_1_0_0_01024_fu_164(4),
      O => ret_V_4_fu_567_p2(4)
    );
\ret_V_4_reg_973[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(1),
      I1 => p_0_1_0_0_01024_fu_164(1),
      I2 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(2),
      I3 => cmp148_reg_915_pp0_iter1_reg,
      I4 => p_0_1_0_0_01024_fu_164(2),
      O => \ret_V_4_reg_973[4]_i_2_n_5\
    );
\ret_V_4_reg_973[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(4),
      I1 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(4),
      I2 => \ret_V_4_reg_973[5]_i_2_n_5\,
      I3 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(5),
      I4 => cmp148_reg_915_pp0_iter1_reg,
      I5 => p_0_1_0_0_01024_fu_164(5),
      O => ret_V_4_fu_567_p2(5)
    );
\ret_V_4_reg_973[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(2),
      I1 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(2),
      I2 => \ret_V_4_reg_973[3]_i_2_n_5\,
      I3 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(3),
      I4 => cmp148_reg_915_pp0_iter1_reg,
      I5 => p_0_1_0_0_01024_fu_164(3),
      O => \ret_V_4_reg_973[5]_i_2_n_5\
    );
\ret_V_4_reg_973[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(5),
      I1 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(5),
      I2 => \ret_V_4_reg_973[6]_i_2_n_5\,
      I3 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(6),
      I4 => cmp148_reg_915_pp0_iter1_reg,
      I5 => p_0_1_0_0_01024_fu_164(6),
      O => ret_V_4_fu_567_p2(6)
    );
\ret_V_4_reg_973[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(3),
      I1 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(3),
      I2 => \ret_V_4_reg_973[4]_i_2_n_5\,
      I3 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(4),
      I4 => cmp148_reg_915_pp0_iter1_reg,
      I5 => p_0_1_0_0_01024_fu_164(4),
      O => \ret_V_4_reg_973[6]_i_2_n_5\
    );
\ret_V_4_reg_973[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(6),
      I1 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(6),
      I2 => \ret_V_4_reg_973[8]_i_2_n_5\,
      I3 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(7),
      I4 => cmp148_reg_915_pp0_iter1_reg,
      I5 => p_0_1_0_0_01024_fu_164(7),
      O => ret_V_4_fu_567_p2(7)
    );
\ret_V_4_reg_973[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(6),
      I1 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(6),
      I2 => \ret_V_4_reg_973[8]_i_2_n_5\,
      I3 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(7),
      I4 => cmp148_reg_915_pp0_iter1_reg,
      I5 => p_0_1_0_0_01024_fu_164(7),
      O => ret_V_4_fu_567_p2(8)
    );
\ret_V_4_reg_973[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(4),
      I1 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(4),
      I2 => \ret_V_4_reg_973[5]_i_2_n_5\,
      I3 => \^p_0_0_0_0_0_21063_fu_148_reg[7]_0\(5),
      I4 => cmp148_reg_915_pp0_iter1_reg,
      I5 => p_0_1_0_0_01024_fu_164(5),
      O => \ret_V_4_reg_973[8]_i_2_n_5\
    );
\ret_V_4_reg_973_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => zext_ln1541_6_fu_563_p1(0),
      Q => ret_V_4_reg_973(0),
      R => '0'
    );
\ret_V_4_reg_973_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => ret_V_4_fu_567_p2(1),
      Q => ret_V_4_reg_973(1),
      R => '0'
    );
\ret_V_4_reg_973_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => ret_V_4_fu_567_p2(2),
      Q => ret_V_4_reg_973(2),
      R => '0'
    );
\ret_V_4_reg_973_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => ret_V_4_fu_567_p2(3),
      Q => ret_V_4_reg_973(3),
      R => '0'
    );
\ret_V_4_reg_973_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => ret_V_4_fu_567_p2(4),
      Q => ret_V_4_reg_973(4),
      R => '0'
    );
\ret_V_4_reg_973_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => ret_V_4_fu_567_p2(5),
      Q => ret_V_4_reg_973(5),
      R => '0'
    );
\ret_V_4_reg_973_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => ret_V_4_fu_567_p2(6),
      Q => ret_V_4_reg_973(6),
      R => '0'
    );
\ret_V_4_reg_973_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => ret_V_4_fu_567_p2(7),
      Q => ret_V_4_reg_973(7),
      R => '0'
    );
\ret_V_4_reg_973_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lhs_V_reg_9480,
      D => ret_V_4_fu_567_p2(8),
      Q => ret_V_4_reg_973(8),
      R => '0'
    );
\rhs_V_reg_953[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(0),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_V_reg_953_reg[7]_0\(0),
      O => rhs_V_fu_532_p3(0)
    );
\rhs_V_reg_953[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(1),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_V_reg_953_reg[7]_0\(1),
      O => rhs_V_fu_532_p3(1)
    );
\rhs_V_reg_953[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(2),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_V_reg_953_reg[7]_0\(2),
      O => rhs_V_fu_532_p3(2)
    );
\rhs_V_reg_953[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(3),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_V_reg_953_reg[7]_0\(3),
      O => rhs_V_fu_532_p3(3)
    );
\rhs_V_reg_953[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(4),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_V_reg_953_reg[7]_0\(4),
      O => rhs_V_fu_532_p3(4)
    );
\rhs_V_reg_953[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(5),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_V_reg_953_reg[7]_0\(5),
      O => rhs_V_fu_532_p3(5)
    );
\rhs_V_reg_953[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(6),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_V_reg_953_reg[7]_0\(6),
      O => rhs_V_fu_532_p3(6)
    );
\rhs_V_reg_953[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01024_fu_164(7),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_V_reg_953_reg[7]_0\(7),
      O => rhs_V_fu_532_p3(7)
    );
\rhs_V_reg_953_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_V_fu_532_p3(0),
      Q => zext_ln1541_5_fu_716_p1(1),
      R => '0'
    );
\rhs_V_reg_953_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_V_fu_532_p3(1),
      Q => zext_ln1541_5_fu_716_p1(2),
      R => '0'
    );
\rhs_V_reg_953_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_V_fu_532_p3(2),
      Q => zext_ln1541_5_fu_716_p1(3),
      R => '0'
    );
\rhs_V_reg_953_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_V_fu_532_p3(3),
      Q => zext_ln1541_5_fu_716_p1(4),
      R => '0'
    );
\rhs_V_reg_953_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_V_fu_532_p3(4),
      Q => zext_ln1541_5_fu_716_p1(5),
      R => '0'
    );
\rhs_V_reg_953_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_V_fu_532_p3(5),
      Q => zext_ln1541_5_fu_716_p1(6),
      R => '0'
    );
\rhs_V_reg_953_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_V_fu_532_p3(6),
      Q => zext_ln1541_5_fu_716_p1(7),
      R => '0'
    );
\rhs_V_reg_953_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_V_fu_532_p3(7),
      Q => zext_ln1541_5_fu_716_p1(8),
      R => '0'
    );
\rhs_reg_963[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(0),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_reg_963_reg[7]_0\(0),
      O => rhs_fu_546_p3(0)
    );
\rhs_reg_963[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(1),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_reg_963_reg[7]_0\(1),
      O => rhs_fu_546_p3(1)
    );
\rhs_reg_963[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(2),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_reg_963_reg[7]_0\(2),
      O => rhs_fu_546_p3(2)
    );
\rhs_reg_963[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(3),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_reg_963_reg[7]_0\(3),
      O => rhs_fu_546_p3(3)
    );
\rhs_reg_963[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(4),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_reg_963_reg[7]_0\(4),
      O => rhs_fu_546_p3(4)
    );
\rhs_reg_963[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(5),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_reg_963_reg[7]_0\(5),
      O => rhs_fu_546_p3(5)
    );
\rhs_reg_963[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(6),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_reg_963_reg[7]_0\(6),
      O => rhs_fu_546_p3(6)
    );
\rhs_reg_963[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => icmp_ln1636_reg_901_pp0_iter1_reg,
      O => p_7_in
    );
\rhs_reg_963[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01020_fu_160(7),
      I1 => cmp148_reg_915_pp0_iter1_reg,
      I2 => \rhs_reg_963_reg[7]_0\(7),
      O => rhs_fu_546_p3(7)
    );
\rhs_reg_963_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_fu_546_p3(0),
      Q => zext_ln1541_1_fu_677_p1(1),
      R => '0'
    );
\rhs_reg_963_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_fu_546_p3(1),
      Q => zext_ln1541_1_fu_677_p1(2),
      R => '0'
    );
\rhs_reg_963_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_fu_546_p3(2),
      Q => zext_ln1541_1_fu_677_p1(3),
      R => '0'
    );
\rhs_reg_963_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_fu_546_p3(3),
      Q => zext_ln1541_1_fu_677_p1(4),
      R => '0'
    );
\rhs_reg_963_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_fu_546_p3(4),
      Q => zext_ln1541_1_fu_677_p1(5),
      R => '0'
    );
\rhs_reg_963_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_fu_546_p3(5),
      Q => zext_ln1541_1_fu_677_p1(6),
      R => '0'
    );
\rhs_reg_963_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_fu_546_p3(6),
      Q => zext_ln1541_1_fu_677_p1(7),
      R => '0'
    );
\rhs_reg_963_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_fu_546_p3(7),
      Q => zext_ln1541_1_fu_677_p1(8),
      R => '0'
    );
\tmp_2_reg_978[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pixbuf_y_val_v_13_reg_942_reg[7]_0\(0),
      I1 => conv263_cast_cast_cast_cast_cast_cast_reg_896_reg(1),
      I2 => \tmp_2_reg_978_reg[7]_0\(0),
      O => tmp_2_fu_657_p6(0)
    );
\tmp_2_reg_978[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pixbuf_y_val_v_13_reg_942_reg[7]_0\(1),
      I1 => conv263_cast_cast_cast_cast_cast_cast_reg_896_reg(1),
      I2 => \tmp_2_reg_978_reg[7]_0\(1),
      O => tmp_2_fu_657_p6(1)
    );
\tmp_2_reg_978[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pixbuf_y_val_v_13_reg_942_reg[7]_0\(2),
      I1 => conv263_cast_cast_cast_cast_cast_cast_reg_896_reg(1),
      I2 => \tmp_2_reg_978_reg[7]_0\(2),
      O => tmp_2_fu_657_p6(2)
    );
\tmp_2_reg_978[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pixbuf_y_val_v_13_reg_942_reg[7]_0\(3),
      I1 => conv263_cast_cast_cast_cast_cast_cast_reg_896_reg(1),
      I2 => \tmp_2_reg_978_reg[7]_0\(3),
      O => tmp_2_fu_657_p6(3)
    );
\tmp_2_reg_978[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pixbuf_y_val_v_13_reg_942_reg[7]_0\(4),
      I1 => conv263_cast_cast_cast_cast_cast_cast_reg_896_reg(1),
      I2 => \tmp_2_reg_978_reg[7]_0\(4),
      O => tmp_2_fu_657_p6(4)
    );
\tmp_2_reg_978[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pixbuf_y_val_v_13_reg_942_reg[7]_0\(5),
      I1 => conv263_cast_cast_cast_cast_cast_cast_reg_896_reg(1),
      I2 => \tmp_2_reg_978_reg[7]_0\(5),
      O => tmp_2_fu_657_p6(5)
    );
\tmp_2_reg_978[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pixbuf_y_val_v_13_reg_942_reg[7]_0\(6),
      I1 => conv263_cast_cast_cast_cast_cast_cast_reg_896_reg(1),
      I2 => \tmp_2_reg_978_reg[7]_0\(6),
      O => tmp_2_fu_657_p6(6)
    );
\tmp_2_reg_978[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pixbuf_y_val_v_13_reg_942_reg[7]_0\(7),
      I1 => conv263_cast_cast_cast_cast_cast_cast_reg_896_reg(1),
      I2 => \tmp_2_reg_978_reg[7]_0\(7),
      O => tmp_2_fu_657_p6(7)
    );
\tmp_2_reg_978_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_2_fu_657_p6(0),
      Q => tmp_2_reg_978(0),
      R => '0'
    );
\tmp_2_reg_978_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_2_fu_657_p6(1),
      Q => tmp_2_reg_978(1),
      R => '0'
    );
\tmp_2_reg_978_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_2_fu_657_p6(2),
      Q => tmp_2_reg_978(2),
      R => '0'
    );
\tmp_2_reg_978_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_2_fu_657_p6(3),
      Q => tmp_2_reg_978(3),
      R => '0'
    );
\tmp_2_reg_978_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_2_fu_657_p6(4),
      Q => tmp_2_reg_978(4),
      R => '0'
    );
\tmp_2_reg_978_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_2_fu_657_p6(5),
      Q => tmp_2_reg_978(5),
      R => '0'
    );
\tmp_2_reg_978_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_2_fu_657_p6(6),
      Q => tmp_2_reg_978(6),
      R => '0'
    );
\tmp_2_reg_978_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_2_fu_657_p6(7),
      Q => tmp_2_reg_978(7),
      R => '0'
    );
\tmp_reg_925_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_reg_925,
      Q => tmp_reg_925_pp0_iter1_reg,
      R => '0'
    );
\tmp_reg_925_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_reg_925_pp0_iter1_reg,
      Q => tmp_reg_925_pp0_iter2_reg,
      R => '0'
    );
\tmp_reg_925_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_reg_925_pp0_iter2_reg,
      Q => tmp_reg_925_pp0_iter3_reg,
      R => '0'
    );
\tmp_reg_925_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp148_reg_9150,
      D => p_0_in,
      Q => tmp_reg_925,
      R => '0'
    );
\trunc_ln2_reg_983[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_reg_958(2),
      I1 => zext_ln1541_1_fu_677_p1(2),
      I2 => ret_V_2_reg_968(2),
      O => \trunc_ln2_reg_983[1]_i_2_n_5\
    );
\trunc_ln2_reg_983[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => ret_V_2_reg_968(2),
      I1 => lhs_reg_958(2),
      I2 => zext_ln1541_1_fu_677_p1(2),
      O => \trunc_ln2_reg_983[1]_i_3_n_5\
    );
\trunc_ln2_reg_983[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => lhs_reg_958(3),
      I1 => zext_ln1541_1_fu_677_p1(3),
      I2 => ret_V_2_reg_968(3),
      I3 => \trunc_ln2_reg_983[1]_i_2_n_5\,
      O => \trunc_ln2_reg_983[1]_i_4_n_5\
    );
\trunc_ln2_reg_983[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => lhs_reg_958(2),
      I1 => zext_ln1541_1_fu_677_p1(2),
      I2 => ret_V_2_reg_968(2),
      I3 => zext_ln1541_1_fu_677_p1(1),
      I4 => lhs_reg_958(1),
      O => \trunc_ln2_reg_983[1]_i_5_n_5\
    );
\trunc_ln2_reg_983[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => lhs_reg_958(1),
      I1 => zext_ln1541_1_fu_677_p1(1),
      I2 => ret_V_2_reg_968(1),
      O => \trunc_ln2_reg_983[1]_i_6_n_5\
    );
\trunc_ln2_reg_983[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_2_reg_968(0),
      I1 => lhs_reg_958(0),
      O => \trunc_ln2_reg_983[1]_i_7_n_5\
    );
\trunc_ln2_reg_983[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_reg_958(6),
      I1 => zext_ln1541_1_fu_677_p1(6),
      I2 => ret_V_2_reg_968(6),
      O => \trunc_ln2_reg_983[5]_i_2_n_5\
    );
\trunc_ln2_reg_983[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_reg_958(5),
      I1 => zext_ln1541_1_fu_677_p1(5),
      I2 => ret_V_2_reg_968(5),
      O => \trunc_ln2_reg_983[5]_i_3_n_5\
    );
\trunc_ln2_reg_983[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_reg_958(4),
      I1 => zext_ln1541_1_fu_677_p1(4),
      I2 => ret_V_2_reg_968(4),
      O => \trunc_ln2_reg_983[5]_i_4_n_5\
    );
\trunc_ln2_reg_983[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_reg_958(3),
      I1 => zext_ln1541_1_fu_677_p1(3),
      I2 => ret_V_2_reg_968(3),
      O => \trunc_ln2_reg_983[5]_i_5_n_5\
    );
\trunc_ln2_reg_983[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \trunc_ln2_reg_983[5]_i_2_n_5\,
      I1 => zext_ln1541_1_fu_677_p1(7),
      I2 => lhs_reg_958(7),
      I3 => ret_V_2_reg_968(7),
      O => \trunc_ln2_reg_983[5]_i_6_n_5\
    );
\trunc_ln2_reg_983[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => lhs_reg_958(6),
      I1 => zext_ln1541_1_fu_677_p1(6),
      I2 => ret_V_2_reg_968(6),
      I3 => \trunc_ln2_reg_983[5]_i_3_n_5\,
      O => \trunc_ln2_reg_983[5]_i_7_n_5\
    );
\trunc_ln2_reg_983[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => lhs_reg_958(5),
      I1 => zext_ln1541_1_fu_677_p1(5),
      I2 => ret_V_2_reg_968(5),
      I3 => \trunc_ln2_reg_983[5]_i_4_n_5\,
      O => \trunc_ln2_reg_983[5]_i_8_n_5\
    );
\trunc_ln2_reg_983[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => lhs_reg_958(4),
      I1 => zext_ln1541_1_fu_677_p1(4),
      I2 => ret_V_2_reg_968(4),
      I3 => \trunc_ln2_reg_983[5]_i_5_n_5\,
      O => \trunc_ln2_reg_983[5]_i_9_n_5\
    );
\trunc_ln2_reg_983[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => odd_col_reg_905_pp0_iter2_reg,
      O => filt_res1_4_reg_9880
    );
\trunc_ln2_reg_983[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_reg_958(7),
      I1 => zext_ln1541_1_fu_677_p1(7),
      I2 => ret_V_2_reg_968(7),
      O => \trunc_ln2_reg_983[7]_i_3_n_5\
    );
\trunc_ln2_reg_983[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln1541_1_fu_677_p1(8),
      I1 => ret_V_2_reg_968(8),
      O => \trunc_ln2_reg_983[7]_i_4_n_5\
    );
\trunc_ln2_reg_983[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => ret_V_2_reg_968(7),
      I1 => zext_ln1541_1_fu_677_p1(7),
      I2 => lhs_reg_958(7),
      I3 => zext_ln1541_1_fu_677_p1(8),
      I4 => ret_V_2_reg_968(8),
      O => \trunc_ln2_reg_983[7]_i_5_n_5\
    );
\trunc_ln2_reg_983_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_4_reg_9880,
      D => add_ln1541_1_fu_690_p2(2),
      Q => trunc_ln2_reg_983(0),
      R => '0'
    );
\trunc_ln2_reg_983_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_4_reg_9880,
      D => add_ln1541_1_fu_690_p2(3),
      Q => trunc_ln2_reg_983(1),
      R => '0'
    );
\trunc_ln2_reg_983_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln2_reg_983_reg[1]_i_1_n_5\,
      CO(2) => \trunc_ln2_reg_983_reg[1]_i_1_n_6\,
      CO(1) => \trunc_ln2_reg_983_reg[1]_i_1_n_7\,
      CO(0) => \trunc_ln2_reg_983_reg[1]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \trunc_ln2_reg_983[1]_i_2_n_5\,
      DI(2) => \trunc_ln2_reg_983[1]_i_3_n_5\,
      DI(1 downto 0) => ret_V_2_reg_968(1 downto 0),
      O(3 downto 2) => add_ln1541_1_fu_690_p2(3 downto 2),
      O(1 downto 0) => \NLW_trunc_ln2_reg_983_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \trunc_ln2_reg_983[1]_i_4_n_5\,
      S(2) => \trunc_ln2_reg_983[1]_i_5_n_5\,
      S(1) => \trunc_ln2_reg_983[1]_i_6_n_5\,
      S(0) => \trunc_ln2_reg_983[1]_i_7_n_5\
    );
\trunc_ln2_reg_983_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_4_reg_9880,
      D => add_ln1541_1_fu_690_p2(4),
      Q => trunc_ln2_reg_983(2),
      R => '0'
    );
\trunc_ln2_reg_983_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_4_reg_9880,
      D => add_ln1541_1_fu_690_p2(5),
      Q => trunc_ln2_reg_983(3),
      R => '0'
    );
\trunc_ln2_reg_983_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_4_reg_9880,
      D => add_ln1541_1_fu_690_p2(6),
      Q => trunc_ln2_reg_983(4),
      R => '0'
    );
\trunc_ln2_reg_983_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_4_reg_9880,
      D => add_ln1541_1_fu_690_p2(7),
      Q => trunc_ln2_reg_983(5),
      R => '0'
    );
\trunc_ln2_reg_983_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln2_reg_983_reg[1]_i_1_n_5\,
      CO(3) => \trunc_ln2_reg_983_reg[5]_i_1_n_5\,
      CO(2) => \trunc_ln2_reg_983_reg[5]_i_1_n_6\,
      CO(1) => \trunc_ln2_reg_983_reg[5]_i_1_n_7\,
      CO(0) => \trunc_ln2_reg_983_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \trunc_ln2_reg_983[5]_i_2_n_5\,
      DI(2) => \trunc_ln2_reg_983[5]_i_3_n_5\,
      DI(1) => \trunc_ln2_reg_983[5]_i_4_n_5\,
      DI(0) => \trunc_ln2_reg_983[5]_i_5_n_5\,
      O(3 downto 0) => add_ln1541_1_fu_690_p2(7 downto 4),
      S(3) => \trunc_ln2_reg_983[5]_i_6_n_5\,
      S(2) => \trunc_ln2_reg_983[5]_i_7_n_5\,
      S(1) => \trunc_ln2_reg_983[5]_i_8_n_5\,
      S(0) => \trunc_ln2_reg_983[5]_i_9_n_5\
    );
\trunc_ln2_reg_983_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_4_reg_9880,
      D => add_ln1541_1_fu_690_p2(8),
      Q => trunc_ln2_reg_983(6),
      R => '0'
    );
\trunc_ln2_reg_983_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_4_reg_9880,
      D => add_ln1541_1_fu_690_p2(9),
      Q => trunc_ln2_reg_983(7),
      R => '0'
    );
\trunc_ln2_reg_983_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln2_reg_983_reg[5]_i_1_n_5\,
      CO(3 downto 1) => \NLW_trunc_ln2_reg_983_reg[7]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \trunc_ln2_reg_983_reg[7]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \trunc_ln2_reg_983[7]_i_3_n_5\,
      O(3 downto 2) => \NLW_trunc_ln2_reg_983_reg[7]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln1541_1_fu_690_p2(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \trunc_ln2_reg_983[7]_i_4_n_5\,
      S(0) => \trunc_ln2_reg_983[7]_i_5_n_5\
    );
\x_fu_140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_140,
      D => x_4_fu_373_p2(0),
      Q => \x_fu_140_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\x_fu_140_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_140,
      D => x_4_fu_373_p2(10),
      Q => \x_fu_140_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\x_fu_140_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_140,
      D => x_4_fu_373_p2(11),
      Q => \x_fu_140_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\x_fu_140_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_140,
      D => x_4_fu_373_p2(12),
      Q => \x_fu_140_reg_n_5_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\x_fu_140_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_140,
      D => x_4_fu_373_p2(13),
      Q => \x_fu_140_reg_n_5_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\x_fu_140_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_140,
      D => x_4_fu_373_p2(14),
      Q => \x_fu_140_reg_n_5_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\x_fu_140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_140,
      D => x_4_fu_373_p2(1),
      Q => \x_fu_140_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\x_fu_140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_140,
      D => x_4_fu_373_p2(2),
      Q => \x_fu_140_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\x_fu_140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_140,
      D => x_4_fu_373_p2(3),
      Q => \x_fu_140_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\x_fu_140_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_140,
      D => x_4_fu_373_p2(4),
      Q => \x_fu_140_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\x_fu_140_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_140,
      D => x_4_fu_373_p2(5),
      Q => \x_fu_140_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\x_fu_140_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_140,
      D => x_4_fu_373_p2(6),
      Q => \x_fu_140_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\x_fu_140_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_140,
      D => x_4_fu_373_p2(7),
      Q => \x_fu_140_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\x_fu_140_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_140,
      D => x_4_fu_373_p2(8),
      Q => \x_fu_140_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\x_fu_140_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_140,
      D => x_4_fu_373_p2(9),
      Q => \x_fu_140_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2 is
  port (
    tmp_reg_786_pp0_iter2_reg : out STD_LOGIC;
    tmp_reg_786_pp0_iter3_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter4 : out STD_LOGIC;
    \icmp_ln1636_reg_762_reg[0]_0\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_lcssa1066_fu_86_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa10561078_fu_94_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa10541072_fu_90_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa10571081_fu_98_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_1_fu_122_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg_786_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    \pixbuf_y_val_V_8_reg_801_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_7_reg_796_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_6_reg_790_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[4]\ : in STD_LOGIC;
    \PixArray_val_V_23_055_fu_156_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \PixArray_val_V_21_053_fu_148_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cmp361000_reg_406 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_empty_n : in STD_LOGIC;
    stream_upsampled_full_n : in STD_LOGIC;
    bPassThruHcr1_channel_dout : in STD_LOGIC;
    \p_lcssa1066_fu_86_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa1066_fu_86_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa1066_fu_86_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa10561078_fu_94_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa10541072_fu_90_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa10541072_fu_90_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa10541072_fu_90_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa10571081_fu_98_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_3_fu_130_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_4_fu_134_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_5_fu_138_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_2_fu_126_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    trunc_ln1597_reg_391 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \icmp_ln1643_fu_283_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    hscale_core_polyphase_U0_stream_upsampled_read : in STD_LOGIC;
    stream_upsampled_empty_n : in STD_LOGIC;
    select_ln1632_reg_401 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2 is
  signal CRpix_reg_750 : STD_LOGIC;
  signal CRpix_reg_750_pp0_iter1_reg : STD_LOGIC;
  signal \SRL_SIG_reg[15][0]_srl16_i_11_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][0]_srl16_i_9_n_5\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__5_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_5 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter4\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter4_i_1__0_n_5\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal ap_sig_allocacmp_x_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cmp150_reg_7760 : STD_LOGIC;
  signal cmp150_reg_776_pp0_iter1_reg : STD_LOGIC;
  signal \cmp150_reg_776_reg_n_5_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_107 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_108 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_109 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_110 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_111 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_112 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_113 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_114 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_115 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_116 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_117 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_118 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_119 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_120 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_121 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_123 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_71 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_82 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_83 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_84 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_85 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_86 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_87 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_88 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_89 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_90 : STD_LOGIC;
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_ready : STD_LOGIC;
  signal icmp_ln1636_fu_261_p2 : STD_LOGIC;
  signal icmp_ln1636_fu_261_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1636_fu_261_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1636_fu_261_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln1636_fu_261_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln1636_reg_762_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln1636_reg_762_pp0_iter2_reg : STD_LOGIC;
  signal \^icmp_ln1636_reg_762_reg[0]_0\ : STD_LOGIC;
  signal \icmp_ln1636_reg_762_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln1643_fu_283_p2 : STD_LOGIC;
  signal \icmp_ln1643_fu_283_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln1643_fu_283_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln1643_fu_283_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln1643_fu_283_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1643_fu_283_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1643_fu_283_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln1643_fu_283_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln1643_reg_772 : STD_LOGIC;
  signal lhs_1_fu_489_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_1_reg_806 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_fu_496_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_reg_811 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal odd_col_reg_766 : STD_LOGIC;
  signal odd_col_reg_766_pp0_iter1_reg : STD_LOGIC;
  signal odd_col_reg_766_pp0_iter2_reg : STD_LOGIC;
  signal odd_col_reg_766_pp0_iter3_reg : STD_LOGIC;
  signal \out_x_fu_273_p2_carry__0_n_5\ : STD_LOGIC;
  signal \out_x_fu_273_p2_carry__0_n_6\ : STD_LOGIC;
  signal \out_x_fu_273_p2_carry__0_n_7\ : STD_LOGIC;
  signal \out_x_fu_273_p2_carry__0_n_8\ : STD_LOGIC;
  signal \out_x_fu_273_p2_carry__1_n_5\ : STD_LOGIC;
  signal \out_x_fu_273_p2_carry__1_n_6\ : STD_LOGIC;
  signal \out_x_fu_273_p2_carry__1_n_7\ : STD_LOGIC;
  signal \out_x_fu_273_p2_carry__1_n_8\ : STD_LOGIC;
  signal \out_x_fu_273_p2_carry__2_n_6\ : STD_LOGIC;
  signal \out_x_fu_273_p2_carry__2_n_7\ : STD_LOGIC;
  signal \out_x_fu_273_p2_carry__2_n_8\ : STD_LOGIC;
  signal out_x_fu_273_p2_carry_n_12 : STD_LOGIC;
  signal out_x_fu_273_p2_carry_n_5 : STD_LOGIC;
  signal out_x_fu_273_p2_carry_n_6 : STD_LOGIC;
  signal out_x_fu_273_p2_carry_n_7 : STD_LOGIC;
  signal out_x_fu_273_p2_carry_n_8 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal \p_lcssa1066_fu_86[7]_i_3_n_5\ : STD_LOGIC;
  signal \p_lcssa1066_fu_86[7]_i_4_n_5\ : STD_LOGIC;
  signal \p_lcssa1066_fu_86[7]_i_5_n_5\ : STD_LOGIC;
  signal pixbuf_y_val_V_1_fu_122 : STD_LOGIC;
  signal \^pixbuf_y_val_v_1_fu_122_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_21_out_load_reg_838 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_2_fu_126 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_2_fu_126_0 : STD_LOGIC;
  signal pixbuf_y_val_V_3_fu_130 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_4_fu_134 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_5_fu_138 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_6_reg_7900 : STD_LOGIC;
  signal ret_V_1_fu_639_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal ret_V_fu_611_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal rhs_1_fu_503_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rhs_1_reg_816 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rhs_1_reg_816_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rhs_fu_510_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rhs_reg_822 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rhs_reg_822_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_reg_786 : STD_LOGIC;
  signal tmp_reg_786_pp0_iter1_reg : STD_LOGIC;
  signal \^tmp_reg_786_pp0_iter1_reg_reg[0]_0\ : STD_LOGIC;
  signal \^tmp_reg_786_pp0_iter2_reg\ : STD_LOGIC;
  signal \^tmp_reg_786_pp0_iter3_reg\ : STD_LOGIC;
  signal trunc_ln232_1_reg_833 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln232_1_reg_8330 : STD_LOGIC;
  signal \trunc_ln232_1_reg_833[2]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_833[2]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_833[2]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_833[2]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_833[6]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_833[6]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_833[6]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_833[6]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_833_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_833_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_833_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_833_reg[2]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_833_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_833_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_833_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_833_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal trunc_ln3_reg_828 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln3_reg_828[2]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln3_reg_828[2]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln3_reg_828[2]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln3_reg_828[2]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln3_reg_828[6]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln3_reg_828[6]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln3_reg_828[6]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln3_reg_828[6]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln3_reg_828_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln3_reg_828_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln3_reg_828_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln3_reg_828_reg[2]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln3_reg_828_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln3_reg_828_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln3_reg_828_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln3_reg_828_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal x_2_fu_267_p2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal x_fu_118 : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[11]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[12]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[13]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[14]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln1636_fu_261_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1636_fu_261_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln1636_fu_261_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1643_fu_283_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1643_fu_283_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_out_x_fu_273_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_x_fu_273_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_x_fu_273_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_x_fu_273_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_x_fu_273_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_trunc_ln232_1_reg_833_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_trunc_ln232_1_reg_833_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln232_1_reg_833_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trunc_ln3_reg_828_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_trunc_ln3_reg_828_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln3_reg_828_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_11\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_1__0\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_2__0\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_9\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][1]_srl16_i_1__0\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][2]_srl16_i_1__0\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][3]_srl16_i_1__0\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][4]_srl16_i_1__0\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][5]_srl16_i_1__0\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][6]_srl16_i_1__0\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][7]_srl16_i_1__0\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__5\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter3_i_1 : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter4_i_1__0\ : label is "soft_lutpair454";
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 : label is "inst/\v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln1643_fu_283_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1643_fu_283_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \lhs_1_reg_806[0]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \lhs_1_reg_806[1]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \lhs_1_reg_806[2]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \lhs_1_reg_806[3]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \lhs_1_reg_806[4]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \lhs_1_reg_806[5]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \lhs_1_reg_806[6]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \lhs_1_reg_806[7]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \lhs_reg_811[0]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \lhs_reg_811[1]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \lhs_reg_811[2]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \lhs_reg_811[3]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \lhs_reg_811[4]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \lhs_reg_811[5]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \lhs_reg_811[6]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \lhs_reg_811[7]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1__0\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0511_21058_lcssa1084_fu_102[0]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0511_21058_lcssa1084_fu_102[1]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0511_21058_lcssa1084_fu_102[2]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0511_21058_lcssa1084_fu_102[3]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0511_21058_lcssa1084_fu_102[4]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0511_21058_lcssa1084_fu_102[5]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0511_21058_lcssa1084_fu_102[6]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0511_21058_lcssa1084_fu_102[7]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21061_lcssa1087_fu_106[0]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21061_lcssa1087_fu_106[1]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21061_lcssa1087_fu_106[2]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21061_lcssa1087_fu_106[3]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21061_lcssa1087_fu_106[4]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21061_lcssa1087_fu_106[5]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21061_lcssa1087_fu_106[6]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21061_lcssa1087_fu_106[7]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01017_lcssa1043_fu_78[0]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01017_lcssa1043_fu_78[1]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01017_lcssa1043_fu_78[2]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01017_lcssa1043_fu_78[3]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01017_lcssa1043_fu_78[4]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01017_lcssa1043_fu_78[5]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01017_lcssa1043_fu_78[6]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01017_lcssa1043_fu_78[7]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01017_lcssa1043_fu_78[7]_i_2\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01021_lcssa1046_fu_82[0]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01021_lcssa1046_fu_82[1]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01021_lcssa1046_fu_82[2]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01021_lcssa1046_fu_82[3]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01021_lcssa1046_fu_82[4]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01021_lcssa1046_fu_82[5]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01021_lcssa1046_fu_82[6]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01021_lcssa1046_fu_82[7]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \p_lcssa1066_fu_86[7]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_15_fu_114[7]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_18_fu_126[7]_i_1\ : label is "soft_lutpair441";
begin
  ap_enable_reg_pp0_iter4 <= \^ap_enable_reg_pp0_iter4\;
  \icmp_ln1636_reg_762_reg[0]_0\ <= \^icmp_ln1636_reg_762_reg[0]_0\;
  \pixbuf_y_val_V_1_fu_122_reg[7]_0\(7 downto 0) <= \^pixbuf_y_val_v_1_fu_122_reg[7]_0\(7 downto 0);
  \tmp_reg_786_pp0_iter1_reg_reg[0]_0\ <= \^tmp_reg_786_pp0_iter1_reg_reg[0]_0\;
  tmp_reg_786_pp0_iter2_reg <= \^tmp_reg_786_pp0_iter2_reg\;
  tmp_reg_786_pp0_iter3_reg <= \^tmp_reg_786_pp0_iter3_reg\;
\CRpix_reg_750_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => CRpix_reg_750,
      Q => CRpix_reg_750_pp0_iter1_reg,
      R => '0'
    );
\CRpix_reg_750_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_1(0),
      Q => CRpix_reg_750,
      R => '0'
    );
\SRL_SIG_reg[15][0]_srl16_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\(2),
      I1 => \^icmp_ln1636_reg_762_reg[0]_0\,
      O => \SRL_SIG_reg[15][0]_srl16_i_11_n_5\
    );
\SRL_SIG_reg[15][0]_srl16_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_reg_786_pp0_iter1_reg_reg[0]_0\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[15][0]_srl16_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pixbuf_y_val_V_21_out_load_reg_838(0),
      I1 => \mOutPtr_reg[4]\,
      I2 => \PixArray_val_V_21_053_fu_148_reg[7]\(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7FFFFFFFFFFFF"
    )
        port map (
      I0 => \SRL_SIG_reg[15][0]_srl16_i_9_n_5\,
      I1 => bPassThruHcr1_channel_dout,
      I2 => tmp_reg_786_pp0_iter1_reg,
      I3 => \mOutPtr_reg[4]\,
      I4 => \SRL_SIG_reg[15][0]_srl16_i_11_n_5\,
      I5 => stream_upsampled_full_n,
      O => \^tmp_reg_786_pp0_iter1_reg_reg[0]_0\
    );
\SRL_SIG_reg[15][0]_srl16_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => icmp_ln1636_reg_762_pp0_iter1_reg,
      O => \SRL_SIG_reg[15][0]_srl16_i_9_n_5\
    );
\SRL_SIG_reg[15][10]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => Q(2),
      I1 => rhs_reg_822_pp0_iter3_reg(2),
      I2 => trunc_ln3_reg_828(2),
      I3 => \mOutPtr_reg[4]\,
      I4 => odd_col_reg_766_pp0_iter3_reg,
      O => \in\(10)
    );
\SRL_SIG_reg[15][11]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => Q(3),
      I1 => rhs_reg_822_pp0_iter3_reg(3),
      I2 => trunc_ln3_reg_828(3),
      I3 => \mOutPtr_reg[4]\,
      I4 => odd_col_reg_766_pp0_iter3_reg,
      O => \in\(11)
    );
\SRL_SIG_reg[15][12]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => Q(4),
      I1 => rhs_reg_822_pp0_iter3_reg(4),
      I2 => trunc_ln3_reg_828(4),
      I3 => \mOutPtr_reg[4]\,
      I4 => odd_col_reg_766_pp0_iter3_reg,
      O => \in\(12)
    );
\SRL_SIG_reg[15][13]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => Q(5),
      I1 => rhs_reg_822_pp0_iter3_reg(5),
      I2 => trunc_ln3_reg_828(5),
      I3 => \mOutPtr_reg[4]\,
      I4 => odd_col_reg_766_pp0_iter3_reg,
      O => \in\(13)
    );
\SRL_SIG_reg[15][14]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => Q(6),
      I1 => rhs_reg_822_pp0_iter3_reg(6),
      I2 => trunc_ln3_reg_828(6),
      I3 => \mOutPtr_reg[4]\,
      I4 => odd_col_reg_766_pp0_iter3_reg,
      O => \in\(14)
    );
\SRL_SIG_reg[15][15]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => Q(7),
      I1 => rhs_reg_822_pp0_iter3_reg(7),
      I2 => trunc_ln3_reg_828(7),
      I3 => \mOutPtr_reg[4]\,
      I4 => odd_col_reg_766_pp0_iter3_reg,
      O => \in\(15)
    );
\SRL_SIG_reg[15][16]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \PixArray_val_V_23_055_fu_156_reg[7]\(0),
      I1 => rhs_1_reg_816_pp0_iter3_reg(0),
      I2 => trunc_ln232_1_reg_833(0),
      I3 => \mOutPtr_reg[4]\,
      I4 => odd_col_reg_766_pp0_iter3_reg,
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \PixArray_val_V_23_055_fu_156_reg[7]\(1),
      I1 => rhs_1_reg_816_pp0_iter3_reg(1),
      I2 => trunc_ln232_1_reg_833(1),
      I3 => \mOutPtr_reg[4]\,
      I4 => odd_col_reg_766_pp0_iter3_reg,
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \PixArray_val_V_23_055_fu_156_reg[7]\(2),
      I1 => rhs_1_reg_816_pp0_iter3_reg(2),
      I2 => trunc_ln232_1_reg_833(2),
      I3 => \mOutPtr_reg[4]\,
      I4 => odd_col_reg_766_pp0_iter3_reg,
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \PixArray_val_V_23_055_fu_156_reg[7]\(3),
      I1 => rhs_1_reg_816_pp0_iter3_reg(3),
      I2 => trunc_ln232_1_reg_833(3),
      I3 => \mOutPtr_reg[4]\,
      I4 => odd_col_reg_766_pp0_iter3_reg,
      O => \in\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pixbuf_y_val_V_21_out_load_reg_838(1),
      I1 => \mOutPtr_reg[4]\,
      I2 => \PixArray_val_V_21_053_fu_148_reg[7]\(1),
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \PixArray_val_V_23_055_fu_156_reg[7]\(4),
      I1 => rhs_1_reg_816_pp0_iter3_reg(4),
      I2 => trunc_ln232_1_reg_833(4),
      I3 => \mOutPtr_reg[4]\,
      I4 => odd_col_reg_766_pp0_iter3_reg,
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \PixArray_val_V_23_055_fu_156_reg[7]\(5),
      I1 => rhs_1_reg_816_pp0_iter3_reg(5),
      I2 => trunc_ln232_1_reg_833(5),
      I3 => \mOutPtr_reg[4]\,
      I4 => odd_col_reg_766_pp0_iter3_reg,
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \PixArray_val_V_23_055_fu_156_reg[7]\(6),
      I1 => rhs_1_reg_816_pp0_iter3_reg(6),
      I2 => trunc_ln232_1_reg_833(6),
      I3 => \mOutPtr_reg[4]\,
      I4 => odd_col_reg_766_pp0_iter3_reg,
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \PixArray_val_V_23_055_fu_156_reg[7]\(7),
      I1 => rhs_1_reg_816_pp0_iter3_reg(7),
      I2 => trunc_ln232_1_reg_833(7),
      I3 => \mOutPtr_reg[4]\,
      I4 => odd_col_reg_766_pp0_iter3_reg,
      O => \in\(23)
    );
\SRL_SIG_reg[15][2]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pixbuf_y_val_V_21_out_load_reg_838(2),
      I1 => \mOutPtr_reg[4]\,
      I2 => \PixArray_val_V_21_053_fu_148_reg[7]\(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][3]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pixbuf_y_val_V_21_out_load_reg_838(3),
      I1 => \mOutPtr_reg[4]\,
      I2 => \PixArray_val_V_21_053_fu_148_reg[7]\(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pixbuf_y_val_V_21_out_load_reg_838(4),
      I1 => \mOutPtr_reg[4]\,
      I2 => \PixArray_val_V_21_053_fu_148_reg[7]\(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pixbuf_y_val_V_21_out_load_reg_838(5),
      I1 => \mOutPtr_reg[4]\,
      I2 => \PixArray_val_V_21_053_fu_148_reg[7]\(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pixbuf_y_val_V_21_out_load_reg_838(6),
      I1 => \mOutPtr_reg[4]\,
      I2 => \PixArray_val_V_21_053_fu_148_reg[7]\(6),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pixbuf_y_val_V_21_out_load_reg_838(7),
      I1 => \mOutPtr_reg[4]\,
      I2 => \PixArray_val_V_21_053_fu_148_reg[7]\(7),
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => Q(0),
      I1 => rhs_reg_822_pp0_iter3_reg(0),
      I2 => trunc_ln3_reg_828(0),
      I3 => \mOutPtr_reg[4]\,
      I4 => odd_col_reg_766_pp0_iter3_reg,
      O => \in\(8)
    );
\SRL_SIG_reg[15][9]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => Q(1),
      I1 => rhs_reg_822_pp0_iter3_reg(1),
      I2 => trunc_ln3_reg_828(1),
      I3 => \mOutPtr_reg[4]\,
      I4 => odd_col_reg_766_pp0_iter3_reg,
      O => \in\(9)
    );
\ap_enable_reg_pp0_iter1_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^icmp_ln1636_reg_762_reg[0]_0\,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__5_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__5_n_5\,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^icmp_ln1636_reg_762_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880A8800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln1636_reg_762_pp0_iter1_reg,
      I3 => \^icmp_ln1636_reg_762_reg[0]_0\,
      I4 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter3_i_1_n_5
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_5,
      Q => ap_enable_reg_pp0_iter3,
      R => '0'
    );
\ap_enable_reg_pp0_iter4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^icmp_ln1636_reg_762_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^ap_enable_reg_pp0_iter4\,
      O => \ap_enable_reg_pp0_iter4_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter4_i_1__0_n_5\,
      Q => \^ap_enable_reg_pp0_iter4\,
      R => SS(0)
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      I1 => icmp_ln1636_fu_261_p2,
      O => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_ready
    );
\ap_loop_exit_ready_pp0_iter3_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
\cmp150_reg_776_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \cmp150_reg_776_reg_n_5_[0]\,
      Q => cmp150_reg_776_pp0_iter1_reg,
      R => '0'
    );
\cmp150_reg_776_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \cmp150_reg_776_reg_n_5_[0]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init
     port map (
      CO(0) => icmp_ln1636_fu_261_p2,
      D(1 downto 0) => D(1 downto 0),
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_59,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_60,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_61,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_62,
      E(0) => pixbuf_y_val_V_2_fu_126_0,
      Q(7 downto 0) => pixbuf_y_val_V_4_fu_134(7 downto 0),
      S(0) => flow_control_loop_pipe_sequential_init_U_n_55,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_5,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[6]\(2 downto 0) => \ap_CS_fsm_reg[6]\(2 downto 0),
      \ap_CS_fsm_reg[6]_0\(0) => CO(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => flow_control_loop_pipe_sequential_init_U_n_14,
      ap_enable_reg_pp0_iter4 => \^ap_enable_reg_pp0_iter4\,
      ap_loop_exit_ready_pp0_iter3_reg => ap_loop_exit_ready_pp0_iter3_reg,
      ap_loop_init_int_reg_0(0) => pixbuf_y_val_V_1_fu_122,
      ap_loop_init_int_reg_1(2) => flow_control_loop_pipe_sequential_init_U_n_56,
      ap_loop_init_int_reg_1(1) => flow_control_loop_pipe_sequential_init_U_n_57,
      ap_loop_init_int_reg_1(0) => flow_control_loop_pipe_sequential_init_U_n_58,
      ap_loop_init_int_reg_2(3) => flow_control_loop_pipe_sequential_init_U_n_71,
      ap_loop_init_int_reg_2(2) => flow_control_loop_pipe_sequential_init_U_n_72,
      ap_loop_init_int_reg_2(1) => flow_control_loop_pipe_sequential_init_U_n_73,
      ap_loop_init_int_reg_2(0) => flow_control_loop_pipe_sequential_init_U_n_74,
      ap_loop_init_int_reg_3(3) => flow_control_loop_pipe_sequential_init_U_n_75,
      ap_loop_init_int_reg_3(2) => flow_control_loop_pipe_sequential_init_U_n_76,
      ap_loop_init_int_reg_3(1) => flow_control_loop_pipe_sequential_init_U_n_77,
      ap_loop_init_int_reg_3(0) => flow_control_loop_pipe_sequential_init_U_n_78,
      ap_loop_init_int_reg_4(3) => flow_control_loop_pipe_sequential_init_U_n_87,
      ap_loop_init_int_reg_4(2) => flow_control_loop_pipe_sequential_init_U_n_88,
      ap_loop_init_int_reg_4(1) => flow_control_loop_pipe_sequential_init_U_n_89,
      ap_loop_init_int_reg_4(0) => flow_control_loop_pipe_sequential_init_U_n_90,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_x_1(0) => ap_sig_allocacmp_x_1(0),
      bPassThruHcr1_channel_dout => bPassThruHcr1_channel_dout,
      cmp150_reg_7760 => cmp150_reg_7760,
      \cmp150_reg_776_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_7,
      \cmp150_reg_776_reg[0]_0\ => \cmp150_reg_776_reg_n_5_[0]\,
      cmp361000_reg_406 => cmp361000_reg_406,
      grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg(0) => x_fu_118,
      grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg_0 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg,
      icmp_ln1636_reg_762_pp0_iter1_reg => icmp_ln1636_reg_762_pp0_iter1_reg,
      \icmp_ln1636_reg_762_reg[0]\ => \^icmp_ln1636_reg_762_reg[0]_0\,
      \icmp_ln1643_fu_283_p2_carry__0\(15 downto 0) => \icmp_ln1643_fu_283_p2_carry__0_0\(15 downto 0),
      icmp_ln1643_reg_772 => icmp_ln1643_reg_772,
      \icmp_ln1643_reg_772_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_123,
      \icmp_ln1643_reg_772_reg[0]_0\(0) => icmp_ln1643_fu_283_p2,
      \int_WidthIn_reg[6]\(3) => flow_control_loop_pipe_sequential_init_U_n_83,
      \int_WidthIn_reg[6]\(2) => flow_control_loop_pipe_sequential_init_U_n_84,
      \int_WidthIn_reg[6]\(1) => flow_control_loop_pipe_sequential_init_U_n_85,
      \int_WidthIn_reg[6]\(0) => flow_control_loop_pipe_sequential_init_U_n_86,
      \int_WidthIn_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_79,
      \int_WidthIn_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_80,
      \int_WidthIn_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_81,
      \int_WidthIn_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_82,
      \out\(7 downto 0) => \out\(7 downto 0),
      \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_39,
      \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_40,
      \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_41,
      \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_42,
      \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_43,
      \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_44,
      \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_45,
      \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_46,
      \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0\(7) => flow_control_loop_pipe_sequential_init_U_n_47,
      \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0\(6) => flow_control_loop_pipe_sequential_init_U_n_48,
      \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0\(5) => flow_control_loop_pipe_sequential_init_U_n_49,
      \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0\(4) => flow_control_loop_pipe_sequential_init_U_n_50,
      \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_51,
      \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_52,
      \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_53,
      \p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_54,
      \pixbuf_y_val_V_16_load_reg_418_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_15,
      \pixbuf_y_val_V_16_load_reg_418_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_16,
      \pixbuf_y_val_V_16_load_reg_418_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_17,
      \pixbuf_y_val_V_16_load_reg_418_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_18,
      \pixbuf_y_val_V_16_load_reg_418_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_19,
      \pixbuf_y_val_V_16_load_reg_418_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_20,
      \pixbuf_y_val_V_16_load_reg_418_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_21,
      \pixbuf_y_val_V_16_load_reg_418_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_22,
      \pixbuf_y_val_V_17_load_reg_423_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_23,
      \pixbuf_y_val_V_17_load_reg_423_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_24,
      \pixbuf_y_val_V_17_load_reg_423_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_25,
      \pixbuf_y_val_V_17_load_reg_423_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_26,
      \pixbuf_y_val_V_17_load_reg_423_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_27,
      \pixbuf_y_val_V_17_load_reg_423_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_28,
      \pixbuf_y_val_V_17_load_reg_423_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_29,
      \pixbuf_y_val_V_17_load_reg_423_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_30,
      \pixbuf_y_val_V_18_load_reg_428_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_31,
      \pixbuf_y_val_V_18_load_reg_428_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_32,
      \pixbuf_y_val_V_18_load_reg_428_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_33,
      \pixbuf_y_val_V_18_load_reg_428_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_34,
      \pixbuf_y_val_V_18_load_reg_428_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_35,
      \pixbuf_y_val_V_18_load_reg_428_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_36,
      \pixbuf_y_val_V_18_load_reg_428_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_37,
      \pixbuf_y_val_V_18_load_reg_428_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_38,
      \pixbuf_y_val_V_1_fu_122_reg[7]\(7 downto 0) => pixbuf_y_val_V_2_fu_126(7 downto 0),
      \pixbuf_y_val_V_2_fu_126_reg[0]\ => \icmp_ln1636_reg_762_reg_n_5_[0]\,
      \pixbuf_y_val_V_2_fu_126_reg[7]\(7 downto 0) => \pixbuf_y_val_V_2_fu_126_reg[7]_0\(7 downto 0),
      \pixbuf_y_val_V_3_fu_130_reg[7]\(7 downto 0) => \pixbuf_y_val_V_3_fu_130_reg[7]_0\(7 downto 0),
      \pixbuf_y_val_V_4_fu_134_reg[7]\(7 downto 0) => \pixbuf_y_val_V_4_fu_134_reg[7]_0\(7 downto 0),
      \pixbuf_y_val_V_4_fu_134_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_5_fu_138(7 downto 0),
      \pixbuf_y_val_V_5_fu_138_reg[7]\(7 downto 0) => \pixbuf_y_val_V_5_fu_138_reg[7]_0\(7 downto 0),
      \pixbuf_y_val_V_5_fu_138_reg[7]_0\(7 downto 0) => \^pixbuf_y_val_v_1_fu_122_reg[7]_0\(7 downto 0),
      select_ln1632_reg_401(0) => select_ln1632_reg_401(0),
      stream_in_empty_n => stream_in_empty_n,
      stream_upsampled_full_n => stream_upsampled_full_n,
      tmp_reg_786_pp0_iter1_reg => tmp_reg_786_pp0_iter1_reg,
      tmp_reg_786_pp0_iter3_reg => \^tmp_reg_786_pp0_iter3_reg\,
      \tmp_reg_786_reg[0]\(14) => \x_fu_118_reg_n_5_[14]\,
      \tmp_reg_786_reg[0]\(13) => \x_fu_118_reg_n_5_[13]\,
      \tmp_reg_786_reg[0]\(12) => \x_fu_118_reg_n_5_[12]\,
      \tmp_reg_786_reg[0]\(11) => \x_fu_118_reg_n_5_[11]\,
      \tmp_reg_786_reg[0]\(10) => \x_fu_118_reg_n_5_[10]\,
      \tmp_reg_786_reg[0]\(9) => \x_fu_118_reg_n_5_[9]\,
      \tmp_reg_786_reg[0]\(8) => \x_fu_118_reg_n_5_[8]\,
      \tmp_reg_786_reg[0]\(7) => \x_fu_118_reg_n_5_[7]\,
      \tmp_reg_786_reg[0]\(6) => \x_fu_118_reg_n_5_[6]\,
      \tmp_reg_786_reg[0]\(5) => \x_fu_118_reg_n_5_[5]\,
      \tmp_reg_786_reg[0]\(4) => \x_fu_118_reg_n_5_[4]\,
      \tmp_reg_786_reg[0]\(3) => \x_fu_118_reg_n_5_[3]\,
      \tmp_reg_786_reg[0]\(2) => \x_fu_118_reg_n_5_[2]\,
      \tmp_reg_786_reg[0]\(1) => \x_fu_118_reg_n_5_[1]\,
      \tmp_reg_786_reg[0]\(0) => \x_fu_118_reg_n_5_[0]\,
      trunc_ln1597_reg_391(14 downto 0) => trunc_ln1597_reg_391(14 downto 0),
      \trunc_ln1597_reg_391_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_67,
      \trunc_ln1597_reg_391_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_68,
      \trunc_ln1597_reg_391_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_69,
      \trunc_ln1597_reg_391_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_70,
      \x_fu_118_reg[11]\(3) => flow_control_loop_pipe_sequential_init_U_n_115,
      \x_fu_118_reg[11]\(2) => flow_control_loop_pipe_sequential_init_U_n_116,
      \x_fu_118_reg[11]\(1) => flow_control_loop_pipe_sequential_init_U_n_117,
      \x_fu_118_reg[11]\(0) => flow_control_loop_pipe_sequential_init_U_n_118,
      \x_fu_118_reg[14]\(3) => flow_control_loop_pipe_sequential_init_U_n_63,
      \x_fu_118_reg[14]\(2) => flow_control_loop_pipe_sequential_init_U_n_64,
      \x_fu_118_reg[14]\(1) => flow_control_loop_pipe_sequential_init_U_n_65,
      \x_fu_118_reg[14]\(0) => flow_control_loop_pipe_sequential_init_U_n_66,
      \x_fu_118_reg[14]_0\(14 downto 0) => x_2_fu_267_p2(14 downto 0),
      \x_fu_118_reg[14]_1\(2) => flow_control_loop_pipe_sequential_init_U_n_119,
      \x_fu_118_reg[14]_1\(1) => flow_control_loop_pipe_sequential_init_U_n_120,
      \x_fu_118_reg[14]_1\(0) => flow_control_loop_pipe_sequential_init_U_n_121,
      \x_fu_118_reg[3]\(3) => flow_control_loop_pipe_sequential_init_U_n_107,
      \x_fu_118_reg[3]\(2) => flow_control_loop_pipe_sequential_init_U_n_108,
      \x_fu_118_reg[3]\(1) => flow_control_loop_pipe_sequential_init_U_n_109,
      \x_fu_118_reg[3]\(0) => flow_control_loop_pipe_sequential_init_U_n_110,
      \x_fu_118_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_111,
      \x_fu_118_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_112,
      \x_fu_118_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_113,
      \x_fu_118_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_114
    );
icmp_ln1636_fu_261_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1636_fu_261_p2_carry_n_5,
      CO(2) => icmp_ln1636_fu_261_p2_carry_n_6,
      CO(1) => icmp_ln1636_fu_261_p2_carry_n_7,
      CO(0) => icmp_ln1636_fu_261_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln1636_fu_261_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_67,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_68,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_69,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_70
    );
\icmp_ln1636_fu_261_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1636_fu_261_p2_carry_n_5,
      CO(3 downto 1) => \NLW_icmp_ln1636_fu_261_p2_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln1636_fu_261_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1636_fu_261_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => flow_control_loop_pipe_sequential_init_U_n_55
    );
\icmp_ln1636_reg_762_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1636_reg_762_reg_n_5_[0]\,
      Q => icmp_ln1636_reg_762_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1636_reg_762_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1636_reg_762_pp0_iter1_reg,
      Q => icmp_ln1636_reg_762_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln1636_reg_762_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1636_fu_261_p2,
      Q => \icmp_ln1636_reg_762_reg_n_5_[0]\,
      R => '0'
    );
icmp_ln1643_fu_283_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1643_fu_283_p2_carry_n_5,
      CO(2) => icmp_ln1643_fu_283_p2_carry_n_6,
      CO(1) => icmp_ln1643_fu_283_p2_carry_n_7,
      CO(0) => icmp_ln1643_fu_283_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_79,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_80,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_81,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_82,
      O(3 downto 0) => NLW_icmp_ln1643_fu_283_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_83,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_84,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_85,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_86
    );
\icmp_ln1643_fu_283_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1643_fu_283_p2_carry_n_5,
      CO(3) => icmp_ln1643_fu_283_p2,
      CO(2) => \icmp_ln1643_fu_283_p2_carry__0_n_6\,
      CO(1) => \icmp_ln1643_fu_283_p2_carry__0_n_7\,
      CO(0) => \icmp_ln1643_fu_283_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_59,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_60,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_61,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_62,
      O(3 downto 0) => \NLW_icmp_ln1643_fu_283_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_63,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_64,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_65,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_66
    );
\icmp_ln1643_reg_772_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_123,
      Q => icmp_ln1643_reg_772,
      R => '0'
    );
\lhs_1_reg_806[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_1\(0),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10571081_fu_98_reg[7]_0\(0),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(0),
      O => lhs_1_fu_489_p3(0)
    );
\lhs_1_reg_806[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_1\(1),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10571081_fu_98_reg[7]_0\(1),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(1),
      O => lhs_1_fu_489_p3(1)
    );
\lhs_1_reg_806[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_1\(2),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10571081_fu_98_reg[7]_0\(2),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(2),
      O => lhs_1_fu_489_p3(2)
    );
\lhs_1_reg_806[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_1\(3),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10571081_fu_98_reg[7]_0\(3),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(3),
      O => lhs_1_fu_489_p3(3)
    );
\lhs_1_reg_806[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_1\(4),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10571081_fu_98_reg[7]_0\(4),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(4),
      O => lhs_1_fu_489_p3(4)
    );
\lhs_1_reg_806[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_1\(5),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10571081_fu_98_reg[7]_0\(5),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(5),
      O => lhs_1_fu_489_p3(5)
    );
\lhs_1_reg_806[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_1\(6),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10571081_fu_98_reg[7]_0\(6),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(6),
      O => lhs_1_fu_489_p3(6)
    );
\lhs_1_reg_806[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_1\(7),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10571081_fu_98_reg[7]_0\(7),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(7),
      O => lhs_1_fu_489_p3(7)
    );
\lhs_1_reg_806_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_1_fu_489_p3(0),
      Q => lhs_1_reg_806(0),
      R => '0'
    );
\lhs_1_reg_806_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_1_fu_489_p3(1),
      Q => lhs_1_reg_806(1),
      R => '0'
    );
\lhs_1_reg_806_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_1_fu_489_p3(2),
      Q => lhs_1_reg_806(2),
      R => '0'
    );
\lhs_1_reg_806_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_1_fu_489_p3(3),
      Q => lhs_1_reg_806(3),
      R => '0'
    );
\lhs_1_reg_806_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_1_fu_489_p3(4),
      Q => lhs_1_reg_806(4),
      R => '0'
    );
\lhs_1_reg_806_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_1_fu_489_p3(5),
      Q => lhs_1_reg_806(5),
      R => '0'
    );
\lhs_1_reg_806_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_1_fu_489_p3(6),
      Q => lhs_1_reg_806(6),
      R => '0'
    );
\lhs_1_reg_806_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_1_fu_489_p3(7),
      Q => lhs_1_reg_806(7),
      R => '0'
    );
\lhs_reg_811[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_1\(0),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10561078_fu_94_reg[7]_0\(0),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(0),
      O => lhs_fu_496_p3(0)
    );
\lhs_reg_811[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_1\(1),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10561078_fu_94_reg[7]_0\(1),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(1),
      O => lhs_fu_496_p3(1)
    );
\lhs_reg_811[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_1\(2),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10561078_fu_94_reg[7]_0\(2),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(2),
      O => lhs_fu_496_p3(2)
    );
\lhs_reg_811[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_1\(3),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10561078_fu_94_reg[7]_0\(3),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(3),
      O => lhs_fu_496_p3(3)
    );
\lhs_reg_811[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_1\(4),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10561078_fu_94_reg[7]_0\(4),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(4),
      O => lhs_fu_496_p3(4)
    );
\lhs_reg_811[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_1\(5),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10561078_fu_94_reg[7]_0\(5),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(5),
      O => lhs_fu_496_p3(5)
    );
\lhs_reg_811[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_1\(6),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10561078_fu_94_reg[7]_0\(6),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(6),
      O => lhs_fu_496_p3(6)
    );
\lhs_reg_811[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_1\(7),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10561078_fu_94_reg[7]_0\(7),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(7),
      O => lhs_fu_496_p3(7)
    );
\lhs_reg_811_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_fu_496_p3(0),
      Q => lhs_reg_811(0),
      R => '0'
    );
\lhs_reg_811_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_fu_496_p3(1),
      Q => lhs_reg_811(1),
      R => '0'
    );
\lhs_reg_811_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_fu_496_p3(2),
      Q => lhs_reg_811(2),
      R => '0'
    );
\lhs_reg_811_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_fu_496_p3(3),
      Q => lhs_reg_811(3),
      R => '0'
    );
\lhs_reg_811_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_fu_496_p3(4),
      Q => lhs_reg_811(4),
      R => '0'
    );
\lhs_reg_811_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_fu_496_p3(5),
      Q => lhs_reg_811(5),
      R => '0'
    );
\lhs_reg_811_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_fu_496_p3(6),
      Q => lhs_reg_811(6),
      R => '0'
    );
\lhs_reg_811_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_fu_496_p3(7),
      Q => lhs_reg_811(7),
      R => '0'
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^tmp_reg_786_pp0_iter1_reg_reg[0]_0\,
      I1 => hscale_core_polyphase_U0_stream_upsampled_read,
      I2 => stream_upsampled_empty_n,
      O => internal_empty_n_reg(0)
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888088888888888"
    )
        port map (
      I0 => hscale_core_polyphase_U0_stream_upsampled_read,
      I1 => stream_upsampled_empty_n,
      I2 => flow_control_loop_pipe_sequential_init_U_n_14,
      I3 => \ap_CS_fsm_reg[6]\(2),
      I4 => \^icmp_ln1636_reg_762_reg[0]_0\,
      I5 => stream_upsampled_full_n,
      O => mOutPtr110_out
    );
\odd_col_reg_766_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => odd_col_reg_766,
      Q => odd_col_reg_766_pp0_iter1_reg,
      R => '0'
    );
\odd_col_reg_766_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => odd_col_reg_766_pp0_iter1_reg,
      Q => odd_col_reg_766_pp0_iter2_reg,
      R => '0'
    );
\odd_col_reg_766_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => odd_col_reg_766_pp0_iter2_reg,
      Q => odd_col_reg_766_pp0_iter3_reg,
      R => '0'
    );
\odd_col_reg_766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp150_reg_7760,
      D => out_x_fu_273_p2_carry_n_12,
      Q => odd_col_reg_766,
      R => '0'
    );
out_x_fu_273_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_x_fu_273_p2_carry_n_5,
      CO(2) => out_x_fu_273_p2_carry_n_6,
      CO(1) => out_x_fu_273_p2_carry_n_7,
      CO(0) => out_x_fu_273_p2_carry_n_8,
      CYINIT => '1',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_107,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_108,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_109,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_110,
      O(3 downto 1) => NLW_out_x_fu_273_p2_carry_O_UNCONNECTED(3 downto 1),
      O(0) => out_x_fu_273_p2_carry_n_12,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_87,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_88,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_89,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_90
    );
\out_x_fu_273_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_x_fu_273_p2_carry_n_5,
      CO(3) => \out_x_fu_273_p2_carry__0_n_5\,
      CO(2) => \out_x_fu_273_p2_carry__0_n_6\,
      CO(1) => \out_x_fu_273_p2_carry__0_n_7\,
      CO(0) => \out_x_fu_273_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_111,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_112,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_113,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_114,
      O(3 downto 0) => \NLW_out_x_fu_273_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_75,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_76,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_77,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_78
    );
\out_x_fu_273_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_x_fu_273_p2_carry__0_n_5\,
      CO(3) => \out_x_fu_273_p2_carry__1_n_5\,
      CO(2) => \out_x_fu_273_p2_carry__1_n_6\,
      CO(1) => \out_x_fu_273_p2_carry__1_n_7\,
      CO(0) => \out_x_fu_273_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_115,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_116,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_117,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_118,
      O(3 downto 0) => \NLW_out_x_fu_273_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_71,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_72,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_73,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_74
    );
\out_x_fu_273_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_x_fu_273_p2_carry__1_n_5\,
      CO(3) => \NLW_out_x_fu_273_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \out_x_fu_273_p2_carry__2_n_6\,
      CO(1) => \out_x_fu_273_p2_carry__2_n_7\,
      CO(0) => \out_x_fu_273_p2_carry__2_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_119,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_120,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_121,
      O(3) => p_0_in,
      O(2 downto 0) => \NLW_out_x_fu_273_p2_carry__2_O_UNCONNECTED\(2 downto 0),
      S(3) => '1',
      S(2) => flow_control_loop_pipe_sequential_init_U_n_56,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_57,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_58
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_102[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_2\(0),
      I1 => \p_lcssa10561078_fu_94_reg[7]_0\(0),
      I2 => CRpix_reg_750_pp0_iter1_reg,
      I3 => cmp150_reg_776_pp0_iter1_reg,
      O => \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]\(0)
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_102[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_2\(1),
      I1 => \p_lcssa10561078_fu_94_reg[7]_0\(1),
      I2 => CRpix_reg_750_pp0_iter1_reg,
      I3 => cmp150_reg_776_pp0_iter1_reg,
      O => \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]\(1)
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_102[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_2\(2),
      I1 => \p_lcssa10561078_fu_94_reg[7]_0\(2),
      I2 => CRpix_reg_750_pp0_iter1_reg,
      I3 => cmp150_reg_776_pp0_iter1_reg,
      O => \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]\(2)
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_102[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_2\(3),
      I1 => \p_lcssa10561078_fu_94_reg[7]_0\(3),
      I2 => CRpix_reg_750_pp0_iter1_reg,
      I3 => cmp150_reg_776_pp0_iter1_reg,
      O => \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]\(3)
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_102[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_2\(4),
      I1 => \p_lcssa10561078_fu_94_reg[7]_0\(4),
      I2 => CRpix_reg_750_pp0_iter1_reg,
      I3 => cmp150_reg_776_pp0_iter1_reg,
      O => \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]\(4)
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_102[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_2\(5),
      I1 => \p_lcssa10561078_fu_94_reg[7]_0\(5),
      I2 => CRpix_reg_750_pp0_iter1_reg,
      I3 => cmp150_reg_776_pp0_iter1_reg,
      O => \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]\(5)
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_102[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_2\(6),
      I1 => \p_lcssa10561078_fu_94_reg[7]_0\(6),
      I2 => CRpix_reg_750_pp0_iter1_reg,
      I3 => cmp150_reg_776_pp0_iter1_reg,
      O => \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]\(6)
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_102[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_2\(7),
      I1 => \p_lcssa10561078_fu_94_reg[7]_0\(7),
      I2 => CRpix_reg_750_pp0_iter1_reg,
      I3 => cmp150_reg_776_pp0_iter1_reg,
      O => \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]\(7)
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_106[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_2\(0),
      I1 => \p_lcssa10571081_fu_98_reg[7]_0\(0),
      I2 => CRpix_reg_750_pp0_iter1_reg,
      I3 => cmp150_reg_776_pp0_iter1_reg,
      O => \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]\(0)
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_106[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_2\(1),
      I1 => \p_lcssa10571081_fu_98_reg[7]_0\(1),
      I2 => CRpix_reg_750_pp0_iter1_reg,
      I3 => cmp150_reg_776_pp0_iter1_reg,
      O => \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]\(1)
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_106[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_2\(2),
      I1 => \p_lcssa10571081_fu_98_reg[7]_0\(2),
      I2 => CRpix_reg_750_pp0_iter1_reg,
      I3 => cmp150_reg_776_pp0_iter1_reg,
      O => \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]\(2)
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_106[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_2\(3),
      I1 => \p_lcssa10571081_fu_98_reg[7]_0\(3),
      I2 => CRpix_reg_750_pp0_iter1_reg,
      I3 => cmp150_reg_776_pp0_iter1_reg,
      O => \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]\(3)
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_106[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_2\(4),
      I1 => \p_lcssa10571081_fu_98_reg[7]_0\(4),
      I2 => CRpix_reg_750_pp0_iter1_reg,
      I3 => cmp150_reg_776_pp0_iter1_reg,
      O => \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]\(4)
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_106[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_2\(5),
      I1 => \p_lcssa10571081_fu_98_reg[7]_0\(5),
      I2 => CRpix_reg_750_pp0_iter1_reg,
      I3 => cmp150_reg_776_pp0_iter1_reg,
      O => \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]\(5)
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_106[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_2\(6),
      I1 => \p_lcssa10571081_fu_98_reg[7]_0\(6),
      I2 => CRpix_reg_750_pp0_iter1_reg,
      I3 => cmp150_reg_776_pp0_iter1_reg,
      O => \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]\(6)
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_106[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_2\(7),
      I1 => \p_lcssa10571081_fu_98_reg[7]_0\(7),
      I2 => CRpix_reg_750_pp0_iter1_reg,
      I3 => cmp150_reg_776_pp0_iter1_reg,
      O => \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]\(7)
    );
\p_0_1_0_0_01017_lcssa1043_fu_78[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_2\(0),
      I1 => CRpix_reg_750,
      I2 => \out\(8),
      O => \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0\(0)
    );
\p_0_1_0_0_01017_lcssa1043_fu_78[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_2\(1),
      I1 => CRpix_reg_750,
      I2 => \out\(9),
      O => \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0\(1)
    );
\p_0_1_0_0_01017_lcssa1043_fu_78[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_2\(2),
      I1 => CRpix_reg_750,
      I2 => \out\(10),
      O => \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0\(2)
    );
\p_0_1_0_0_01017_lcssa1043_fu_78[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_2\(3),
      I1 => CRpix_reg_750,
      I2 => \out\(11),
      O => \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0\(3)
    );
\p_0_1_0_0_01017_lcssa1043_fu_78[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_2\(4),
      I1 => CRpix_reg_750,
      I2 => \out\(12),
      O => \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0\(4)
    );
\p_0_1_0_0_01017_lcssa1043_fu_78[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_2\(5),
      I1 => CRpix_reg_750,
      I2 => \out\(13),
      O => \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0\(5)
    );
\p_0_1_0_0_01017_lcssa1043_fu_78[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_2\(6),
      I1 => CRpix_reg_750,
      I2 => \out\(14),
      O => \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0\(6)
    );
\p_0_1_0_0_01017_lcssa1043_fu_78[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^icmp_ln1636_reg_762_reg[0]_0\,
      I1 => \ap_CS_fsm_reg[6]\(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1636_reg_762_reg_n_5_[0]\,
      I4 => icmp_ln1643_reg_772,
      O => \ap_CS_fsm_reg[5]_1\(0)
    );
\p_0_1_0_0_01017_lcssa1043_fu_78[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_2\(7),
      I1 => CRpix_reg_750,
      I2 => \out\(15),
      O => \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0\(7)
    );
\p_0_1_0_0_01021_lcssa1046_fu_82[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_2\(0),
      I1 => CRpix_reg_750,
      I2 => \out\(8),
      O => \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0\(0)
    );
\p_0_1_0_0_01021_lcssa1046_fu_82[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_2\(1),
      I1 => CRpix_reg_750,
      I2 => \out\(9),
      O => \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0\(1)
    );
\p_0_1_0_0_01021_lcssa1046_fu_82[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_2\(2),
      I1 => CRpix_reg_750,
      I2 => \out\(10),
      O => \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0\(2)
    );
\p_0_1_0_0_01021_lcssa1046_fu_82[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_2\(3),
      I1 => CRpix_reg_750,
      I2 => \out\(11),
      O => \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0\(3)
    );
\p_0_1_0_0_01021_lcssa1046_fu_82[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_2\(4),
      I1 => CRpix_reg_750,
      I2 => \out\(12),
      O => \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0\(4)
    );
\p_0_1_0_0_01021_lcssa1046_fu_82[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_2\(5),
      I1 => CRpix_reg_750,
      I2 => \out\(13),
      O => \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0\(5)
    );
\p_0_1_0_0_01021_lcssa1046_fu_82[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_2\(6),
      I1 => CRpix_reg_750,
      I2 => \out\(14),
      O => \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0\(6)
    );
\p_0_1_0_0_01021_lcssa1046_fu_82[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_2\(7),
      I1 => CRpix_reg_750,
      I2 => \out\(15),
      O => \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0\(7)
    );
\p_lcssa10541072_fu_90[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa10541072_fu_90_reg[7]_0\(0),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10541072_fu_90_reg[7]_1\(0),
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(0),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10541072_fu_90_reg[7]\(0)
    );
\p_lcssa10541072_fu_90[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa10541072_fu_90_reg[7]_0\(1),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10541072_fu_90_reg[7]_1\(1),
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(1),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10541072_fu_90_reg[7]\(1)
    );
\p_lcssa10541072_fu_90[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa10541072_fu_90_reg[7]_0\(2),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10541072_fu_90_reg[7]_1\(2),
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(2),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10541072_fu_90_reg[7]\(2)
    );
\p_lcssa10541072_fu_90[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa10541072_fu_90_reg[7]_0\(3),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10541072_fu_90_reg[7]_1\(3),
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(3),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10541072_fu_90_reg[7]\(3)
    );
\p_lcssa10541072_fu_90[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa10541072_fu_90_reg[7]_0\(4),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10541072_fu_90_reg[7]_1\(4),
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(4),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10541072_fu_90_reg[7]\(4)
    );
\p_lcssa10541072_fu_90[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa10541072_fu_90_reg[7]_0\(5),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10541072_fu_90_reg[7]_1\(5),
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(5),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10541072_fu_90_reg[7]\(5)
    );
\p_lcssa10541072_fu_90[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa10541072_fu_90_reg[7]_0\(6),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10541072_fu_90_reg[7]_1\(6),
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(6),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10541072_fu_90_reg[7]\(6)
    );
\p_lcssa10541072_fu_90[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa10541072_fu_90_reg[7]_0\(7),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10541072_fu_90_reg[7]_1\(7),
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(7),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10541072_fu_90_reg[7]\(7)
    );
\p_lcssa10561078_fu_94[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa1066_fu_86_reg[7]_1\(0),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10561078_fu_94_reg[7]_0\(0),
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(0),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10561078_fu_94_reg[7]\(0)
    );
\p_lcssa10561078_fu_94[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa1066_fu_86_reg[7]_1\(1),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10561078_fu_94_reg[7]_0\(1),
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(1),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10561078_fu_94_reg[7]\(1)
    );
\p_lcssa10561078_fu_94[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa1066_fu_86_reg[7]_1\(2),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10561078_fu_94_reg[7]_0\(2),
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(2),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10561078_fu_94_reg[7]\(2)
    );
\p_lcssa10561078_fu_94[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa1066_fu_86_reg[7]_1\(3),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10561078_fu_94_reg[7]_0\(3),
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(3),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10561078_fu_94_reg[7]\(3)
    );
\p_lcssa10561078_fu_94[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa1066_fu_86_reg[7]_1\(4),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10561078_fu_94_reg[7]_0\(4),
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(4),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10561078_fu_94_reg[7]\(4)
    );
\p_lcssa10561078_fu_94[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa1066_fu_86_reg[7]_1\(5),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10561078_fu_94_reg[7]_0\(5),
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(5),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10561078_fu_94_reg[7]\(5)
    );
\p_lcssa10561078_fu_94[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa1066_fu_86_reg[7]_1\(6),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10561078_fu_94_reg[7]_0\(6),
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(6),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10561078_fu_94_reg[7]\(6)
    );
\p_lcssa10561078_fu_94[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa1066_fu_86_reg[7]_1\(7),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10561078_fu_94_reg[7]_0\(7),
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(7),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10561078_fu_94_reg[7]\(7)
    );
\p_lcssa10571081_fu_98[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa10541072_fu_90_reg[7]_1\(0),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10571081_fu_98_reg[7]_0\(0),
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(0),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10571081_fu_98_reg[7]\(0)
    );
\p_lcssa10571081_fu_98[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa10541072_fu_90_reg[7]_1\(1),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10571081_fu_98_reg[7]_0\(1),
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(1),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10571081_fu_98_reg[7]\(1)
    );
\p_lcssa10571081_fu_98[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa10541072_fu_90_reg[7]_1\(2),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10571081_fu_98_reg[7]_0\(2),
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(2),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10571081_fu_98_reg[7]\(2)
    );
\p_lcssa10571081_fu_98[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa10541072_fu_90_reg[7]_1\(3),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10571081_fu_98_reg[7]_0\(3),
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(3),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10571081_fu_98_reg[7]\(3)
    );
\p_lcssa10571081_fu_98[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa10541072_fu_90_reg[7]_1\(4),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10571081_fu_98_reg[7]_0\(4),
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(4),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10571081_fu_98_reg[7]\(4)
    );
\p_lcssa10571081_fu_98[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa10541072_fu_90_reg[7]_1\(5),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10571081_fu_98_reg[7]_0\(5),
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(5),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10571081_fu_98_reg[7]\(5)
    );
\p_lcssa10571081_fu_98[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa10541072_fu_90_reg[7]_1\(6),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10571081_fu_98_reg[7]_0\(6),
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(6),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10571081_fu_98_reg[7]\(6)
    );
\p_lcssa10571081_fu_98[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa10541072_fu_90_reg[7]_1\(7),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa10571081_fu_98_reg[7]_0\(7),
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(7),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa10571081_fu_98_reg[7]\(7)
    );
\p_lcssa1066_fu_86[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa1066_fu_86_reg[7]_0\(0),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa1066_fu_86_reg[7]_1\(0),
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(0),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa1066_fu_86_reg[7]\(0)
    );
\p_lcssa1066_fu_86[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa1066_fu_86_reg[7]_0\(1),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa1066_fu_86_reg[7]_1\(1),
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(1),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa1066_fu_86_reg[7]\(1)
    );
\p_lcssa1066_fu_86[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa1066_fu_86_reg[7]_0\(2),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa1066_fu_86_reg[7]_1\(2),
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(2),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa1066_fu_86_reg[7]\(2)
    );
\p_lcssa1066_fu_86[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa1066_fu_86_reg[7]_0\(3),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa1066_fu_86_reg[7]_1\(3),
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(3),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa1066_fu_86_reg[7]\(3)
    );
\p_lcssa1066_fu_86[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa1066_fu_86_reg[7]_0\(4),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa1066_fu_86_reg[7]_1\(4),
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(4),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa1066_fu_86_reg[7]\(4)
    );
\p_lcssa1066_fu_86[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa1066_fu_86_reg[7]_0\(5),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa1066_fu_86_reg[7]_1\(5),
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(5),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa1066_fu_86_reg[7]\(5)
    );
\p_lcssa1066_fu_86[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa1066_fu_86_reg[7]_0\(6),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa1066_fu_86_reg[7]_1\(6),
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(6),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa1066_fu_86_reg[7]\(6)
    );
\p_lcssa1066_fu_86[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => icmp_ln1636_reg_762_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \^icmp_ln1636_reg_762_reg[0]_0\,
      I3 => \ap_CS_fsm_reg[6]\(2),
      O => E(0)
    );
\p_lcssa1066_fu_86[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1066_fu_86[7]_i_3_n_5\,
      I1 => \p_lcssa1066_fu_86_reg[7]_0\(7),
      I2 => \p_lcssa1066_fu_86[7]_i_4_n_5\,
      I3 => \p_lcssa1066_fu_86_reg[7]_1\(7),
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(7),
      I5 => \p_lcssa1066_fu_86[7]_i_5_n_5\,
      O => \p_lcssa1066_fu_86_reg[7]\(7)
    );
\p_lcssa1066_fu_86[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1FF"
    )
        port map (
      I0 => CRpix_reg_750_pp0_iter1_reg,
      I1 => cmp150_reg_776_pp0_iter1_reg,
      I2 => icmp_ln1636_reg_762_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      O => \p_lcssa1066_fu_86[7]_i_3_n_5\
    );
\p_lcssa1066_fu_86[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => cmp150_reg_776_pp0_iter1_reg,
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => icmp_ln1636_reg_762_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      O => \p_lcssa1066_fu_86[7]_i_4_n_5\
    );
\p_lcssa1066_fu_86[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => cmp150_reg_776_pp0_iter1_reg,
      I1 => icmp_ln1636_reg_762_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      O => \p_lcssa1066_fu_86[7]_i_5_n_5\
    );
\pixbuf_y_val_V_15_fu_114[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^icmp_ln1636_reg_762_reg[0]_0\,
      I1 => \ap_CS_fsm_reg[6]\(2),
      I2 => ap_enable_reg_pp0_iter3,
      O => \ap_CS_fsm_reg[5]\(0)
    );
\pixbuf_y_val_V_18_fu_126[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^icmp_ln1636_reg_762_reg[0]_0\,
      I1 => \ap_CS_fsm_reg[6]\(2),
      I2 => icmp_ln1636_reg_762_pp0_iter2_reg,
      O => \ap_CS_fsm_reg[5]_0\(0)
    );
\pixbuf_y_val_V_1_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => \^pixbuf_y_val_v_1_fu_122_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => \^pixbuf_y_val_v_1_fu_122_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \^pixbuf_y_val_v_1_fu_122_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => \^pixbuf_y_val_v_1_fu_122_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \^pixbuf_y_val_v_1_fu_122_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \^pixbuf_y_val_v_1_fu_122_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => \^pixbuf_y_val_v_1_fu_122_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => \^pixbuf_y_val_v_1_fu_122_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_val_V_21_out_load_reg_838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0\(0),
      D => \pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0\(0),
      Q => pixbuf_y_val_V_21_out_load_reg_838(0),
      R => '0'
    );
\pixbuf_y_val_V_21_out_load_reg_838_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0\(0),
      D => \pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0\(1),
      Q => pixbuf_y_val_V_21_out_load_reg_838(1),
      R => '0'
    );
\pixbuf_y_val_V_21_out_load_reg_838_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0\(0),
      D => \pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0\(2),
      Q => pixbuf_y_val_V_21_out_load_reg_838(2),
      R => '0'
    );
\pixbuf_y_val_V_21_out_load_reg_838_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0\(0),
      D => \pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0\(3),
      Q => pixbuf_y_val_V_21_out_load_reg_838(3),
      R => '0'
    );
\pixbuf_y_val_V_21_out_load_reg_838_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0\(0),
      D => \pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0\(4),
      Q => pixbuf_y_val_V_21_out_load_reg_838(4),
      R => '0'
    );
\pixbuf_y_val_V_21_out_load_reg_838_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0\(0),
      D => \pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0\(5),
      Q => pixbuf_y_val_V_21_out_load_reg_838(5),
      R => '0'
    );
\pixbuf_y_val_V_21_out_load_reg_838_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0\(0),
      D => \pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0\(6),
      Q => pixbuf_y_val_V_21_out_load_reg_838(6),
      R => '0'
    );
\pixbuf_y_val_V_21_out_load_reg_838_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0\(0),
      D => \pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0\(7),
      Q => pixbuf_y_val_V_21_out_load_reg_838(7),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_126_0,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => pixbuf_y_val_V_2_fu_126(0),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_126_0,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => pixbuf_y_val_V_2_fu_126(1),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_126_0,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => pixbuf_y_val_V_2_fu_126(2),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_126_0,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => pixbuf_y_val_V_2_fu_126(3),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_126_0,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => pixbuf_y_val_V_2_fu_126(4),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_126_0,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => pixbuf_y_val_V_2_fu_126(5),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_126_0,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => pixbuf_y_val_V_2_fu_126(6),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_126_0,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => pixbuf_y_val_V_2_fu_126(7),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => pixbuf_y_val_V_3_fu_130(0),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => pixbuf_y_val_V_3_fu_130(1),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => pixbuf_y_val_V_3_fu_130(2),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => pixbuf_y_val_V_3_fu_130(3),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => pixbuf_y_val_V_3_fu_130(4),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => pixbuf_y_val_V_3_fu_130(5),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => pixbuf_y_val_V_3_fu_130(6),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => pixbuf_y_val_V_3_fu_130(7),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => pixbuf_y_val_V_4_fu_134(0),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => pixbuf_y_val_V_4_fu_134(1),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => pixbuf_y_val_V_4_fu_134(2),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => pixbuf_y_val_V_4_fu_134(3),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => pixbuf_y_val_V_4_fu_134(4),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => pixbuf_y_val_V_4_fu_134(5),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => pixbuf_y_val_V_4_fu_134(6),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => pixbuf_y_val_V_4_fu_134(7),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => pixbuf_y_val_V_5_fu_138(0),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => pixbuf_y_val_V_5_fu_138(1),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => pixbuf_y_val_V_5_fu_138(2),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => pixbuf_y_val_V_5_fu_138(3),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => pixbuf_y_val_V_5_fu_138(4),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => pixbuf_y_val_V_5_fu_138(5),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => pixbuf_y_val_V_5_fu_138(6),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => pixbuf_y_val_V_5_fu_138(7),
      R => '0'
    );
\pixbuf_y_val_V_6_reg_790_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_3_fu_130(0),
      Q => \pixbuf_y_val_V_6_reg_790_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_val_V_6_reg_790_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_3_fu_130(1),
      Q => \pixbuf_y_val_V_6_reg_790_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_val_V_6_reg_790_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_3_fu_130(2),
      Q => \pixbuf_y_val_V_6_reg_790_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_val_V_6_reg_790_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_3_fu_130(3),
      Q => \pixbuf_y_val_V_6_reg_790_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_val_V_6_reg_790_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_3_fu_130(4),
      Q => \pixbuf_y_val_V_6_reg_790_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_val_V_6_reg_790_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_3_fu_130(5),
      Q => \pixbuf_y_val_V_6_reg_790_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_val_V_6_reg_790_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_3_fu_130(6),
      Q => \pixbuf_y_val_V_6_reg_790_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_val_V_6_reg_790_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_3_fu_130(7),
      Q => \pixbuf_y_val_V_6_reg_790_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_val_V_7_reg_796_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_4_fu_134(0),
      Q => \pixbuf_y_val_V_7_reg_796_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_val_V_7_reg_796_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_4_fu_134(1),
      Q => \pixbuf_y_val_V_7_reg_796_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_val_V_7_reg_796_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_4_fu_134(2),
      Q => \pixbuf_y_val_V_7_reg_796_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_val_V_7_reg_796_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_4_fu_134(3),
      Q => \pixbuf_y_val_V_7_reg_796_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_val_V_7_reg_796_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_4_fu_134(4),
      Q => \pixbuf_y_val_V_7_reg_796_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_val_V_7_reg_796_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_4_fu_134(5),
      Q => \pixbuf_y_val_V_7_reg_796_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_val_V_7_reg_796_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_4_fu_134(6),
      Q => \pixbuf_y_val_V_7_reg_796_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_val_V_7_reg_796_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_4_fu_134(7),
      Q => \pixbuf_y_val_V_7_reg_796_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_val_V_8_reg_801[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^icmp_ln1636_reg_762_reg[0]_0\,
      O => pixbuf_y_val_V_6_reg_7900
    );
\pixbuf_y_val_V_8_reg_801_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_5_fu_138(0),
      Q => \pixbuf_y_val_V_8_reg_801_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_val_V_8_reg_801_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_5_fu_138(1),
      Q => \pixbuf_y_val_V_8_reg_801_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_val_V_8_reg_801_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_5_fu_138(2),
      Q => \pixbuf_y_val_V_8_reg_801_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_val_V_8_reg_801_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_5_fu_138(3),
      Q => \pixbuf_y_val_V_8_reg_801_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_val_V_8_reg_801_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_5_fu_138(4),
      Q => \pixbuf_y_val_V_8_reg_801_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_val_V_8_reg_801_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_5_fu_138(5),
      Q => \pixbuf_y_val_V_8_reg_801_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_val_V_8_reg_801_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_5_fu_138(6),
      Q => \pixbuf_y_val_V_8_reg_801_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_val_V_8_reg_801_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7900,
      D => pixbuf_y_val_V_5_fu_138(7),
      Q => \pixbuf_y_val_V_8_reg_801_reg[7]_0\(7),
      R => '0'
    );
\rhs_1_reg_816[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_0\(0),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10541072_fu_90_reg[7]_1\(0),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(0),
      O => rhs_1_fu_503_p3(0)
    );
\rhs_1_reg_816[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_0\(1),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10541072_fu_90_reg[7]_1\(1),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(1),
      O => rhs_1_fu_503_p3(1)
    );
\rhs_1_reg_816[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_0\(2),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10541072_fu_90_reg[7]_1\(2),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(2),
      O => rhs_1_fu_503_p3(2)
    );
\rhs_1_reg_816[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_0\(3),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10541072_fu_90_reg[7]_1\(3),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(3),
      O => rhs_1_fu_503_p3(3)
    );
\rhs_1_reg_816[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_0\(4),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10541072_fu_90_reg[7]_1\(4),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(4),
      O => rhs_1_fu_503_p3(4)
    );
\rhs_1_reg_816[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_0\(5),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10541072_fu_90_reg[7]_1\(5),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(5),
      O => rhs_1_fu_503_p3(5)
    );
\rhs_1_reg_816[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_0\(6),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10541072_fu_90_reg[7]_1\(6),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(6),
      O => rhs_1_fu_503_p3(6)
    );
\rhs_1_reg_816[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10541072_fu_90_reg[7]_0\(7),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa10541072_fu_90_reg[7]_1\(7),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa10541072_fu_90_reg[7]_2\(7),
      O => rhs_1_fu_503_p3(7)
    );
\rhs_1_reg_816_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_1_reg_816(0),
      Q => rhs_1_reg_816_pp0_iter3_reg(0),
      R => '0'
    );
\rhs_1_reg_816_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_1_reg_816(1),
      Q => rhs_1_reg_816_pp0_iter3_reg(1),
      R => '0'
    );
\rhs_1_reg_816_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_1_reg_816(2),
      Q => rhs_1_reg_816_pp0_iter3_reg(2),
      R => '0'
    );
\rhs_1_reg_816_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_1_reg_816(3),
      Q => rhs_1_reg_816_pp0_iter3_reg(3),
      R => '0'
    );
\rhs_1_reg_816_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_1_reg_816(4),
      Q => rhs_1_reg_816_pp0_iter3_reg(4),
      R => '0'
    );
\rhs_1_reg_816_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_1_reg_816(5),
      Q => rhs_1_reg_816_pp0_iter3_reg(5),
      R => '0'
    );
\rhs_1_reg_816_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_1_reg_816(6),
      Q => rhs_1_reg_816_pp0_iter3_reg(6),
      R => '0'
    );
\rhs_1_reg_816_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_1_reg_816(7),
      Q => rhs_1_reg_816_pp0_iter3_reg(7),
      R => '0'
    );
\rhs_1_reg_816_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_1_fu_503_p3(0),
      Q => rhs_1_reg_816(0),
      R => '0'
    );
\rhs_1_reg_816_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_1_fu_503_p3(1),
      Q => rhs_1_reg_816(1),
      R => '0'
    );
\rhs_1_reg_816_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_1_fu_503_p3(2),
      Q => rhs_1_reg_816(2),
      R => '0'
    );
\rhs_1_reg_816_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_1_fu_503_p3(3),
      Q => rhs_1_reg_816(3),
      R => '0'
    );
\rhs_1_reg_816_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_1_fu_503_p3(4),
      Q => rhs_1_reg_816(4),
      R => '0'
    );
\rhs_1_reg_816_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_1_fu_503_p3(5),
      Q => rhs_1_reg_816(5),
      R => '0'
    );
\rhs_1_reg_816_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_1_fu_503_p3(6),
      Q => rhs_1_reg_816(6),
      R => '0'
    );
\rhs_1_reg_816_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_1_fu_503_p3(7),
      Q => rhs_1_reg_816(7),
      R => '0'
    );
\rhs_reg_822[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_0\(0),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa1066_fu_86_reg[7]_1\(0),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(0),
      O => rhs_fu_510_p3(0)
    );
\rhs_reg_822[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_0\(1),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa1066_fu_86_reg[7]_1\(1),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(1),
      O => rhs_fu_510_p3(1)
    );
\rhs_reg_822[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_0\(2),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa1066_fu_86_reg[7]_1\(2),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(2),
      O => rhs_fu_510_p3(2)
    );
\rhs_reg_822[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_0\(3),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa1066_fu_86_reg[7]_1\(3),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(3),
      O => rhs_fu_510_p3(3)
    );
\rhs_reg_822[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_0\(4),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa1066_fu_86_reg[7]_1\(4),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(4),
      O => rhs_fu_510_p3(4)
    );
\rhs_reg_822[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_0\(5),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa1066_fu_86_reg[7]_1\(5),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(5),
      O => rhs_fu_510_p3(5)
    );
\rhs_reg_822[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_0\(6),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa1066_fu_86_reg[7]_1\(6),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(6),
      O => rhs_fu_510_p3(6)
    );
\rhs_reg_822[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln1636_reg_762_pp0_iter1_reg,
      I1 => \^icmp_ln1636_reg_762_reg[0]_0\,
      O => p_5_in
    );
\rhs_reg_822[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1066_fu_86_reg[7]_0\(7),
      I1 => CRpix_reg_750_pp0_iter1_reg,
      I2 => \p_lcssa1066_fu_86_reg[7]_1\(7),
      I3 => cmp150_reg_776_pp0_iter1_reg,
      I4 => \p_lcssa1066_fu_86_reg[7]_2\(7),
      O => rhs_fu_510_p3(7)
    );
\rhs_reg_822_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_reg_822(0),
      Q => rhs_reg_822_pp0_iter3_reg(0),
      R => '0'
    );
\rhs_reg_822_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_reg_822(1),
      Q => rhs_reg_822_pp0_iter3_reg(1),
      R => '0'
    );
\rhs_reg_822_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_reg_822(2),
      Q => rhs_reg_822_pp0_iter3_reg(2),
      R => '0'
    );
\rhs_reg_822_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_reg_822(3),
      Q => rhs_reg_822_pp0_iter3_reg(3),
      R => '0'
    );
\rhs_reg_822_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_reg_822(4),
      Q => rhs_reg_822_pp0_iter3_reg(4),
      R => '0'
    );
\rhs_reg_822_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_reg_822(5),
      Q => rhs_reg_822_pp0_iter3_reg(5),
      R => '0'
    );
\rhs_reg_822_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_reg_822(6),
      Q => rhs_reg_822_pp0_iter3_reg(6),
      R => '0'
    );
\rhs_reg_822_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_reg_822(7),
      Q => rhs_reg_822_pp0_iter3_reg(7),
      R => '0'
    );
\rhs_reg_822_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_fu_510_p3(0),
      Q => rhs_reg_822(0),
      R => '0'
    );
\rhs_reg_822_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_fu_510_p3(1),
      Q => rhs_reg_822(1),
      R => '0'
    );
\rhs_reg_822_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_fu_510_p3(2),
      Q => rhs_reg_822(2),
      R => '0'
    );
\rhs_reg_822_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_fu_510_p3(3),
      Q => rhs_reg_822(3),
      R => '0'
    );
\rhs_reg_822_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_fu_510_p3(4),
      Q => rhs_reg_822(4),
      R => '0'
    );
\rhs_reg_822_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_fu_510_p3(5),
      Q => rhs_reg_822(5),
      R => '0'
    );
\rhs_reg_822_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_fu_510_p3(6),
      Q => rhs_reg_822(6),
      R => '0'
    );
\rhs_reg_822_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_fu_510_p3(7),
      Q => rhs_reg_822(7),
      R => '0'
    );
\tmp_reg_786_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^icmp_ln1636_reg_762_reg[0]_0\,
      O => ap_block_pp0_stage0_subdone
    );
\tmp_reg_786_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_reg_786,
      Q => tmp_reg_786_pp0_iter1_reg,
      R => '0'
    );
\tmp_reg_786_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_reg_786_pp0_iter1_reg,
      Q => \^tmp_reg_786_pp0_iter2_reg\,
      R => '0'
    );
\tmp_reg_786_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^tmp_reg_786_pp0_iter2_reg\,
      Q => \^tmp_reg_786_pp0_iter3_reg\,
      R => '0'
    );
\tmp_reg_786_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp150_reg_7760,
      D => p_0_in,
      Q => tmp_reg_786,
      R => '0'
    );
\trunc_ln232_1_reg_833[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_1_reg_816(3),
      I1 => lhs_1_reg_806(3),
      O => \trunc_ln232_1_reg_833[2]_i_2_n_5\
    );
\trunc_ln232_1_reg_833[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_1_reg_816(2),
      I1 => lhs_1_reg_806(2),
      O => \trunc_ln232_1_reg_833[2]_i_3_n_5\
    );
\trunc_ln232_1_reg_833[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_1_reg_816(1),
      I1 => lhs_1_reg_806(1),
      O => \trunc_ln232_1_reg_833[2]_i_4_n_5\
    );
\trunc_ln232_1_reg_833[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_1_reg_816(0),
      I1 => lhs_1_reg_806(0),
      O => \trunc_ln232_1_reg_833[2]_i_5_n_5\
    );
\trunc_ln232_1_reg_833[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_1_reg_816(7),
      I1 => lhs_1_reg_806(7),
      O => \trunc_ln232_1_reg_833[6]_i_2_n_5\
    );
\trunc_ln232_1_reg_833[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_1_reg_816(6),
      I1 => lhs_1_reg_806(6),
      O => \trunc_ln232_1_reg_833[6]_i_3_n_5\
    );
\trunc_ln232_1_reg_833[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_1_reg_816(5),
      I1 => lhs_1_reg_806(5),
      O => \trunc_ln232_1_reg_833[6]_i_4_n_5\
    );
\trunc_ln232_1_reg_833[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_1_reg_816(4),
      I1 => lhs_1_reg_806(4),
      O => \trunc_ln232_1_reg_833[6]_i_5_n_5\
    );
\trunc_ln232_1_reg_833_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8330,
      D => ret_V_1_fu_639_p2(1),
      Q => trunc_ln232_1_reg_833(0),
      R => '0'
    );
\trunc_ln232_1_reg_833_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8330,
      D => ret_V_1_fu_639_p2(2),
      Q => trunc_ln232_1_reg_833(1),
      R => '0'
    );
\trunc_ln232_1_reg_833_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8330,
      D => ret_V_1_fu_639_p2(3),
      Q => trunc_ln232_1_reg_833(2),
      R => '0'
    );
\trunc_ln232_1_reg_833_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln232_1_reg_833_reg[2]_i_1_n_5\,
      CO(2) => \trunc_ln232_1_reg_833_reg[2]_i_1_n_6\,
      CO(1) => \trunc_ln232_1_reg_833_reg[2]_i_1_n_7\,
      CO(0) => \trunc_ln232_1_reg_833_reg[2]_i_1_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => rhs_1_reg_816(3 downto 0),
      O(3 downto 1) => ret_V_1_fu_639_p2(3 downto 1),
      O(0) => \NLW_trunc_ln232_1_reg_833_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \trunc_ln232_1_reg_833[2]_i_2_n_5\,
      S(2) => \trunc_ln232_1_reg_833[2]_i_3_n_5\,
      S(1) => \trunc_ln232_1_reg_833[2]_i_4_n_5\,
      S(0) => \trunc_ln232_1_reg_833[2]_i_5_n_5\
    );
\trunc_ln232_1_reg_833_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8330,
      D => ret_V_1_fu_639_p2(4),
      Q => trunc_ln232_1_reg_833(3),
      R => '0'
    );
\trunc_ln232_1_reg_833_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8330,
      D => ret_V_1_fu_639_p2(5),
      Q => trunc_ln232_1_reg_833(4),
      R => '0'
    );
\trunc_ln232_1_reg_833_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8330,
      D => ret_V_1_fu_639_p2(6),
      Q => trunc_ln232_1_reg_833(5),
      R => '0'
    );
\trunc_ln232_1_reg_833_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8330,
      D => ret_V_1_fu_639_p2(7),
      Q => trunc_ln232_1_reg_833(6),
      R => '0'
    );
\trunc_ln232_1_reg_833_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln232_1_reg_833_reg[2]_i_1_n_5\,
      CO(3) => \trunc_ln232_1_reg_833_reg[6]_i_1_n_5\,
      CO(2) => \trunc_ln232_1_reg_833_reg[6]_i_1_n_6\,
      CO(1) => \trunc_ln232_1_reg_833_reg[6]_i_1_n_7\,
      CO(0) => \trunc_ln232_1_reg_833_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => rhs_1_reg_816(7 downto 4),
      O(3 downto 0) => ret_V_1_fu_639_p2(7 downto 4),
      S(3) => \trunc_ln232_1_reg_833[6]_i_2_n_5\,
      S(2) => \trunc_ln232_1_reg_833[6]_i_3_n_5\,
      S(1) => \trunc_ln232_1_reg_833[6]_i_4_n_5\,
      S(0) => \trunc_ln232_1_reg_833[6]_i_5_n_5\
    );
\trunc_ln232_1_reg_833_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8330,
      D => ret_V_1_fu_639_p2(8),
      Q => trunc_ln232_1_reg_833(7),
      R => '0'
    );
\trunc_ln232_1_reg_833_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln232_1_reg_833_reg[6]_i_1_n_5\,
      CO(3 downto 1) => \NLW_trunc_ln232_1_reg_833_reg[7]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ret_V_1_fu_639_p2(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_trunc_ln232_1_reg_833_reg[7]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\trunc_ln3_reg_828[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_reg_822(3),
      I1 => lhs_reg_811(3),
      O => \trunc_ln3_reg_828[2]_i_2_n_5\
    );
\trunc_ln3_reg_828[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_reg_822(2),
      I1 => lhs_reg_811(2),
      O => \trunc_ln3_reg_828[2]_i_3_n_5\
    );
\trunc_ln3_reg_828[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_reg_822(1),
      I1 => lhs_reg_811(1),
      O => \trunc_ln3_reg_828[2]_i_4_n_5\
    );
\trunc_ln3_reg_828[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_reg_822(0),
      I1 => lhs_reg_811(0),
      O => \trunc_ln3_reg_828[2]_i_5_n_5\
    );
\trunc_ln3_reg_828[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_reg_822(7),
      I1 => lhs_reg_811(7),
      O => \trunc_ln3_reg_828[6]_i_2_n_5\
    );
\trunc_ln3_reg_828[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_reg_822(6),
      I1 => lhs_reg_811(6),
      O => \trunc_ln3_reg_828[6]_i_3_n_5\
    );
\trunc_ln3_reg_828[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_reg_822(5),
      I1 => lhs_reg_811(5),
      O => \trunc_ln3_reg_828[6]_i_4_n_5\
    );
\trunc_ln3_reg_828[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_reg_822(4),
      I1 => lhs_reg_811(4),
      O => \trunc_ln3_reg_828[6]_i_5_n_5\
    );
\trunc_ln3_reg_828[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => odd_col_reg_766_pp0_iter2_reg,
      I1 => \^icmp_ln1636_reg_762_reg[0]_0\,
      O => trunc_ln232_1_reg_8330
    );
\trunc_ln3_reg_828_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8330,
      D => ret_V_fu_611_p2(1),
      Q => trunc_ln3_reg_828(0),
      R => '0'
    );
\trunc_ln3_reg_828_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8330,
      D => ret_V_fu_611_p2(2),
      Q => trunc_ln3_reg_828(1),
      R => '0'
    );
\trunc_ln3_reg_828_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8330,
      D => ret_V_fu_611_p2(3),
      Q => trunc_ln3_reg_828(2),
      R => '0'
    );
\trunc_ln3_reg_828_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln3_reg_828_reg[2]_i_1_n_5\,
      CO(2) => \trunc_ln3_reg_828_reg[2]_i_1_n_6\,
      CO(1) => \trunc_ln3_reg_828_reg[2]_i_1_n_7\,
      CO(0) => \trunc_ln3_reg_828_reg[2]_i_1_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => rhs_reg_822(3 downto 0),
      O(3 downto 1) => ret_V_fu_611_p2(3 downto 1),
      O(0) => \NLW_trunc_ln3_reg_828_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \trunc_ln3_reg_828[2]_i_2_n_5\,
      S(2) => \trunc_ln3_reg_828[2]_i_3_n_5\,
      S(1) => \trunc_ln3_reg_828[2]_i_4_n_5\,
      S(0) => \trunc_ln3_reg_828[2]_i_5_n_5\
    );
\trunc_ln3_reg_828_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8330,
      D => ret_V_fu_611_p2(4),
      Q => trunc_ln3_reg_828(3),
      R => '0'
    );
\trunc_ln3_reg_828_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8330,
      D => ret_V_fu_611_p2(5),
      Q => trunc_ln3_reg_828(4),
      R => '0'
    );
\trunc_ln3_reg_828_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8330,
      D => ret_V_fu_611_p2(6),
      Q => trunc_ln3_reg_828(5),
      R => '0'
    );
\trunc_ln3_reg_828_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8330,
      D => ret_V_fu_611_p2(7),
      Q => trunc_ln3_reg_828(6),
      R => '0'
    );
\trunc_ln3_reg_828_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln3_reg_828_reg[2]_i_1_n_5\,
      CO(3) => \trunc_ln3_reg_828_reg[6]_i_1_n_5\,
      CO(2) => \trunc_ln3_reg_828_reg[6]_i_1_n_6\,
      CO(1) => \trunc_ln3_reg_828_reg[6]_i_1_n_7\,
      CO(0) => \trunc_ln3_reg_828_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => rhs_reg_822(7 downto 4),
      O(3 downto 0) => ret_V_fu_611_p2(7 downto 4),
      S(3) => \trunc_ln3_reg_828[6]_i_2_n_5\,
      S(2) => \trunc_ln3_reg_828[6]_i_3_n_5\,
      S(1) => \trunc_ln3_reg_828[6]_i_4_n_5\,
      S(0) => \trunc_ln3_reg_828[6]_i_5_n_5\
    );
\trunc_ln3_reg_828_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8330,
      D => ret_V_fu_611_p2(8),
      Q => trunc_ln3_reg_828(7),
      R => '0'
    );
\trunc_ln3_reg_828_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln3_reg_828_reg[6]_i_1_n_5\,
      CO(3 downto 1) => \NLW_trunc_ln3_reg_828_reg[7]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ret_V_fu_611_p2(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_trunc_ln3_reg_828_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\x_fu_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => x_2_fu_267_p2(0),
      Q => \x_fu_118_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => x_2_fu_267_p2(10),
      Q => \x_fu_118_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => x_2_fu_267_p2(11),
      Q => \x_fu_118_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => x_2_fu_267_p2(12),
      Q => \x_fu_118_reg_n_5_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => x_2_fu_267_p2(13),
      Q => \x_fu_118_reg_n_5_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => x_2_fu_267_p2(14),
      Q => \x_fu_118_reg_n_5_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => x_2_fu_267_p2(1),
      Q => \x_fu_118_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => x_2_fu_267_p2(2),
      Q => \x_fu_118_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => x_2_fu_267_p2(3),
      Q => \x_fu_118_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => x_2_fu_267_p2(4),
      Q => \x_fu_118_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => x_2_fu_267_p2(5),
      Q => \x_fu_118_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => x_2_fu_267_p2(6),
      Q => \x_fu_118_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => x_2_fu_267_p2(7),
      Q => \x_fu_118_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => x_2_fu_267_p2(8),
      Q => \x_fu_118_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => x_2_fu_267_p2(9),
      Q => \x_fu_118_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream is
  port (
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    \icmp_ln1435_reg_319_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln1435_1_reg_324_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    \icmp_ln1409_reg_385_reg[0]\ : out STD_LOGIC;
    ap_sync_AXIvideo2MultiPixStream_U0_ap_ready : out STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \icmp_ln1435_reg_319_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln1435_1_reg_324_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TVALID : in STD_LOGIC;
    stream_in_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[5]_i_2_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_hcresampler_core_U0_stream_in_read : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_start_i_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_start_i_2_0 : in STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream is
  signal \ap_CS_fsm[5]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_6_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[7]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal axi_data_V_2_fu_80 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_data_V_2_fu_801 : STD_LOGIC;
  signal axi_last_V_2_reg_132 : STD_LOGIC;
  signal axi_last_V_fu_48 : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_11 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_12 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_5 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_n_8 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_50 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_51 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_52 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_53 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_54 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_55 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_56 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_57 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_58 : STD_LOGIC;
  signal i_4_fu_251_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_fu_84[10]_i_3_n_5\ : STD_LOGIC;
  signal i_fu_84_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal icmp_ln1404_fu_246_p2 : STD_LOGIC;
  signal \^icmp_ln1435_1_reg_324_reg[0]_0\ : STD_LOGIC;
  signal \^icmp_ln1435_reg_319_reg[0]_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal regslice_both_s_axis_video_V_data_V_U_n_7 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_last_V_U_n_6 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_last_V_U_n_7 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_user_V_U_n_7 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_user_V_U_n_8 : STD_LOGIC;
  signal s_axis_video_TLAST_int_regslice : STD_LOGIC;
  signal s_axis_video_TREADY_int_regslice : STD_LOGIC;
  signal s_axis_video_TVALID_int_regslice : STD_LOGIC;
  signal sof_reg_118 : STD_LOGIC;
  signal tmp_13_fu_296_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_s_fu_272_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair14";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_1 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \i_fu_84[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \i_fu_84[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \i_fu_84[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \i_fu_84[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \i_fu_84[6]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \i_fu_84[7]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \i_fu_84[8]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \i_fu_84[9]_i_1\ : label is "soft_lutpair15";
begin
  \ap_CS_fsm_reg[3]_0\(1 downto 0) <= \^ap_cs_fsm_reg[3]_0\(1 downto 0);
  \icmp_ln1435_1_reg_324_reg[0]_0\ <= \^icmp_ln1435_1_reg_324_reg[0]_0\;
  \icmp_ln1435_reg_319_reg[0]_0\ <= \^icmp_ln1435_reg_319_reg[0]_0\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(0),
      I1 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      I2 => ap_start,
      I3 => icmp_ln1404_fu_246_p2,
      I4 => ap_CS_fsm_state5,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => icmp_ln1404_fu_246_p2,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_84_reg(9),
      I1 => \ap_CS_fsm_reg[5]_i_2_0\(9),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(10),
      I3 => i_fu_84_reg(10),
      O => \ap_CS_fsm[5]_i_3_n_5\
    );
\ap_CS_fsm[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_84_reg(6),
      I1 => \ap_CS_fsm_reg[5]_i_2_0\(6),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(7),
      I3 => i_fu_84_reg(7),
      I4 => \ap_CS_fsm_reg[5]_i_2_0\(8),
      I5 => i_fu_84_reg(8),
      O => \ap_CS_fsm[5]_i_4_n_5\
    );
\ap_CS_fsm[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_84_reg(3),
      I1 => \ap_CS_fsm_reg[5]_i_2_0\(3),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(4),
      I3 => i_fu_84_reg(4),
      I4 => \ap_CS_fsm_reg[5]_i_2_0\(5),
      I5 => i_fu_84_reg(5),
      O => \ap_CS_fsm[5]_i_5_n_5\
    );
\ap_CS_fsm[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_84_reg(0),
      I1 => \ap_CS_fsm_reg[5]_i_2_0\(0),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(1),
      I3 => i_fu_84_reg(1),
      I4 => \ap_CS_fsm_reg[5]_i_2_0\(2),
      I5 => i_fu_84_reg(2),
      O => \ap_CS_fsm[5]_i_6_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[3]_0\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^ap_cs_fsm_reg[3]_0\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1404_fu_246_p2,
      CO(2) => \ap_CS_fsm_reg[5]_i_2_n_6\,
      CO(1) => \ap_CS_fsm_reg[5]_i_2_n_7\,
      CO(0) => \ap_CS_fsm_reg[5]_i_2_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[5]_i_3_n_5\,
      S(2) => \ap_CS_fsm[5]_i_4_n_5\,
      S(1) => \ap_CS_fsm[5]_i_5_n_5\,
      S(0) => \ap_CS_fsm[5]_i_6_n_5\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => SS(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => \ap_CS_fsm_reg_n_5_[7]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_5_[7]\,
      Q => ap_CS_fsm_state9,
      R => SS(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => SS(0)
    );
ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      I1 => icmp_ln1404_fu_246_p2,
      I2 => ap_CS_fsm_state5,
      O => ap_sync_AXIvideo2MultiPixStream_U0_ap_ready
    );
\axi_data_V_2_fu_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(0),
      Q => axi_data_V_2_fu_80(0),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(10),
      Q => axi_data_V_2_fu_80(10),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(11),
      Q => axi_data_V_2_fu_80(11),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(12),
      Q => axi_data_V_2_fu_80(12),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(13),
      Q => axi_data_V_2_fu_80(13),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(14),
      Q => axi_data_V_2_fu_80(14),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(15),
      Q => axi_data_V_2_fu_80(15),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(16),
      Q => axi_data_V_2_fu_80(16),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(17),
      Q => axi_data_V_2_fu_80(17),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(18),
      Q => axi_data_V_2_fu_80(18),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(19),
      Q => axi_data_V_2_fu_80(19),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(1),
      Q => axi_data_V_2_fu_80(1),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(20),
      Q => axi_data_V_2_fu_80(20),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(21),
      Q => axi_data_V_2_fu_80(21),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(22),
      Q => axi_data_V_2_fu_80(22),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(23),
      Q => axi_data_V_2_fu_80(23),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(2),
      Q => axi_data_V_2_fu_80(2),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(3),
      Q => axi_data_V_2_fu_80(3),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(4),
      Q => axi_data_V_2_fu_80(4),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(5),
      Q => axi_data_V_2_fu_80(5),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(6),
      Q => axi_data_V_2_fu_80(6),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(7),
      Q => axi_data_V_2_fu_80(7),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(8),
      Q => axi_data_V_2_fu_80(8),
      R => '0'
    );
\axi_data_V_2_fu_80_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(9),
      Q => axi_data_V_2_fu_80(9),
      R => '0'
    );
\axi_last_V_2_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_n_8,
      Q => axi_last_V_2_reg_132,
      R => '0'
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
     port map (
      D(1) => ap_NS_fsm(9),
      D(0) => ap_NS_fsm(4),
      Q(4) => ap_CS_fsm_state10,
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => \^ap_cs_fsm_reg[3]_0\(1),
      Q(0) => ap_CS_fsm_state3,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[9]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_10,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      axi_data_V_2_fu_801 => axi_data_V_2_fu_801,
      \eol_reg_181_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_12,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_5,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      sof_reg_118 => sof_reg_118,
      \sof_reg_118_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_11
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_12,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_ap_start_reg,
      R => SS(0)
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
     port map (
      D(0) => ap_NS_fsm(2),
      Q(2) => \^ap_cs_fsm_reg[3]_0\(1),
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => SS(0),
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_reg => regslice_both_s_axis_video_V_user_V_U_n_7,
      ap_done_reg1 => ap_done_reg1,
      axi_last_V_2_reg_132 => axi_last_V_2_reg_132,
      \axi_last_V_2_reg_132_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_n_8,
      axi_last_V_fu_48 => axi_last_V_fu_48,
      \axi_last_V_fu_48_reg[0]_0\ => regslice_both_s_axis_video_V_last_V_U_n_6,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_s_axis_video_V_user_V_U_n_8,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg,
      R => SS(0)
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_width
     port map (
      \B_V_data_1_state_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_5,
      D(1 downto 0) => ap_NS_fsm(7 downto 6),
      E(0) => E(0),
      Q(2) => ap_CS_fsm_state10,
      Q(1) => ap_CS_fsm_state7,
      Q(0) => ap_CS_fsm_state6,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[5]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_58,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \axi_data_V_fu_98_reg[23]_0\(23 downto 16) => tmp_s_fu_272_p4(7 downto 0),
      \axi_data_V_fu_98_reg[23]_0\(15 downto 8) => tmp_13_fu_296_p4(7 downto 0),
      \axi_data_V_fu_98_reg[23]_0\(7) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_50,
      \axi_data_V_fu_98_reg[23]_0\(6) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_51,
      \axi_data_V_fu_98_reg[23]_0\(5) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_52,
      \axi_data_V_fu_98_reg[23]_0\(4) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_53,
      \axi_data_V_fu_98_reg[23]_0\(3) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_54,
      \axi_data_V_fu_98_reg[23]_0\(2) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_55,
      \axi_data_V_fu_98_reg[23]_0\(1) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_56,
      \axi_data_V_fu_98_reg[23]_0\(0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_57,
      \axi_data_V_fu_98_reg[23]_1\(23 downto 0) => p_0_in(23 downto 0),
      \axi_last_V_fu_102_reg[0]_0\ => regslice_both_s_axis_video_V_last_V_U_n_7,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_eol_out,
      icmp_ln1409_fu_221_p2_carry_0(10 downto 0) => Q(10 downto 0),
      \icmp_ln1409_reg_385_reg[0]_0\ => \icmp_ln1409_reg_385_reg[0]\,
      \in\(23 downto 0) => \in\(23 downto 0),
      mOutPtr110_out => mOutPtr110_out,
      \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\ => \^icmp_ln1435_1_reg_324_reg[0]_0\,
      \p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]_0\ => \^icmp_ln1435_reg_319_reg[0]_0\,
      p_14_in => p_14_in,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      shiftReg_ce => shiftReg_ce,
      sof_reg_118 => sof_reg_118,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_full_n => stream_in_full_n,
      v_hcresampler_core_U0_stream_in_read => v_hcresampler_core_U0_stream_in_read
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_58,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      R => SS(0)
    );
\i_fu_84[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_84_reg(0),
      O => i_4_fu_251_p2(0)
    );
\i_fu_84[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(0),
      I1 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      I2 => ap_start,
      O => ap_NS_fsm12_out
    );
\i_fu_84[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_fu_84_reg(8),
      I1 => i_fu_84_reg(6),
      I2 => \i_fu_84[10]_i_3_n_5\,
      I3 => i_fu_84_reg(7),
      I4 => i_fu_84_reg(9),
      I5 => i_fu_84_reg(10),
      O => i_4_fu_251_p2(10)
    );
\i_fu_84[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_fu_84_reg(5),
      I1 => i_fu_84_reg(3),
      I2 => i_fu_84_reg(1),
      I3 => i_fu_84_reg(0),
      I4 => i_fu_84_reg(2),
      I5 => i_fu_84_reg(4),
      O => \i_fu_84[10]_i_3_n_5\
    );
\i_fu_84[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_84_reg(0),
      I1 => i_fu_84_reg(1),
      O => i_4_fu_251_p2(1)
    );
\i_fu_84[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_fu_84_reg(0),
      I1 => i_fu_84_reg(1),
      I2 => i_fu_84_reg(2),
      O => i_4_fu_251_p2(2)
    );
\i_fu_84[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_fu_84_reg(1),
      I1 => i_fu_84_reg(0),
      I2 => i_fu_84_reg(2),
      I3 => i_fu_84_reg(3),
      O => i_4_fu_251_p2(3)
    );
\i_fu_84[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_fu_84_reg(2),
      I1 => i_fu_84_reg(0),
      I2 => i_fu_84_reg(1),
      I3 => i_fu_84_reg(3),
      I4 => i_fu_84_reg(4),
      O => i_4_fu_251_p2(4)
    );
\i_fu_84[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_fu_84_reg(3),
      I1 => i_fu_84_reg(1),
      I2 => i_fu_84_reg(0),
      I3 => i_fu_84_reg(2),
      I4 => i_fu_84_reg(4),
      I5 => i_fu_84_reg(5),
      O => i_4_fu_251_p2(5)
    );
\i_fu_84[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_fu_84[10]_i_3_n_5\,
      I1 => i_fu_84_reg(6),
      O => i_4_fu_251_p2(6)
    );
\i_fu_84[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_fu_84[10]_i_3_n_5\,
      I1 => i_fu_84_reg(6),
      I2 => i_fu_84_reg(7),
      O => i_4_fu_251_p2(7)
    );
\i_fu_84[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_fu_84_reg(6),
      I1 => \i_fu_84[10]_i_3_n_5\,
      I2 => i_fu_84_reg(7),
      I3 => i_fu_84_reg(8),
      O => i_4_fu_251_p2(8)
    );
\i_fu_84[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_fu_84_reg(7),
      I1 => \i_fu_84[10]_i_3_n_5\,
      I2 => i_fu_84_reg(6),
      I3 => i_fu_84_reg(8),
      I4 => i_fu_84_reg(9),
      O => i_4_fu_251_p2(9)
    );
\i_fu_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_251_p2(0),
      Q => i_fu_84_reg(0),
      R => ap_NS_fsm12_out
    );
\i_fu_84_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_251_p2(10),
      Q => i_fu_84_reg(10),
      R => ap_NS_fsm12_out
    );
\i_fu_84_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_251_p2(1),
      Q => i_fu_84_reg(1),
      R => ap_NS_fsm12_out
    );
\i_fu_84_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_251_p2(2),
      Q => i_fu_84_reg(2),
      R => ap_NS_fsm12_out
    );
\i_fu_84_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_251_p2(3),
      Q => i_fu_84_reg(3),
      R => ap_NS_fsm12_out
    );
\i_fu_84_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_251_p2(4),
      Q => i_fu_84_reg(4),
      R => ap_NS_fsm12_out
    );
\i_fu_84_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_251_p2(5),
      Q => i_fu_84_reg(5),
      R => ap_NS_fsm12_out
    );
\i_fu_84_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_251_p2(6),
      Q => i_fu_84_reg(6),
      R => ap_NS_fsm12_out
    );
\i_fu_84_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_251_p2(7),
      Q => i_fu_84_reg(7),
      R => ap_NS_fsm12_out
    );
\i_fu_84_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_251_p2(8),
      Q => i_fu_84_reg(8),
      R => ap_NS_fsm12_out
    );
\i_fu_84_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_251_p2(9),
      Q => i_fu_84_reg(9),
      R => ap_NS_fsm12_out
    );
\icmp_ln1435_1_reg_324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1435_1_reg_324_reg[0]_1\,
      Q => \^icmp_ln1435_1_reg_324_reg[0]_0\,
      R => '0'
    );
\icmp_ln1435_reg_319_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1435_reg_319_reg[0]_1\,
      Q => \^icmp_ln1435_reg_319_reg[0]_0\,
      R => '0'
    );
int_ap_start_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAEA000000"
    )
        port map (
      I0 => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      I1 => icmp_ln1404_fu_246_p2,
      I2 => ap_CS_fsm_state5,
      I3 => CO(0),
      I4 => int_ap_start_i_2(0),
      I5 => int_ap_start_i_2_0,
      O => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg
    );
regslice_both_s_axis_video_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both_41
     port map (
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      D(23 downto 0) => p_1_in(23 downto 0),
      E(0) => regslice_both_s_axis_video_V_data_V_U_n_7,
      Q(0) => ap_CS_fsm_state3,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      axi_data_V_2_fu_801 => axi_data_V_2_fu_801,
      \axi_data_V_2_fu_80_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_10,
      \axi_data_V_2_fu_80_reg[23]\(23 downto 16) => tmp_s_fu_272_p4(7 downto 0),
      \axi_data_V_2_fu_80_reg[23]\(15 downto 8) => tmp_13_fu_296_p4(7 downto 0),
      \axi_data_V_2_fu_80_reg[23]\(7) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_50,
      \axi_data_V_2_fu_80_reg[23]\(6) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_51,
      \axi_data_V_2_fu_80_reg[23]\(5) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_52,
      \axi_data_V_2_fu_80_reg[23]\(4) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_53,
      \axi_data_V_2_fu_80_reg[23]\(3) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_54,
      \axi_data_V_2_fu_80_reg[23]\(2) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_55,
      \axi_data_V_2_fu_80_reg[23]\(1) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_56,
      \axi_data_V_2_fu_80_reg[23]\(0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_n_57,
      \axi_data_V_fu_98_reg[23]\(23 downto 0) => axi_data_V_2_fu_80(23 downto 0),
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg(23 downto 0) => p_0_in(23 downto 0),
      p_14_in => p_14_in,
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TVALID => s_axis_video_TVALID,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
regslice_both_s_axis_video_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1_42\
     port map (
      \B_V_data_1_payload_B_reg[0]_0\ => regslice_both_s_axis_video_V_last_V_U_n_6,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      axi_last_V_2_reg_132 => axi_last_V_2_reg_132,
      axi_last_V_fu_48 => axi_last_V_fu_48,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_164_ap_start_reg_reg => regslice_both_s_axis_video_V_last_V_U_n_7,
      p_14_in => p_14_in,
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TVALID => s_axis_video_TVALID,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
regslice_both_s_axis_video_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1_43\
     port map (
      \B_V_data_1_payload_B_reg[0]_0\ => regslice_both_s_axis_video_V_user_V_U_n_7,
      D(0) => ap_NS_fsm(3),
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[1]\ => regslice_both_s_axis_video_V_user_V_U_n_8,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_reg1 => ap_done_reg1,
      ap_rst_n => ap_rst_n,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_144_ap_start_reg,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
\sof_reg_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_194_n_11,
      Q => sof_reg_118,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo is
  port (
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    ap_sig_allocacmp_i_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    MultiPixStream2AXIvideo_U0_stream_out_422_read : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg_0 : out STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_done : out STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_idle : out STD_LOGIC;
    \i_1_fu_82_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    map_V_2_fu_52_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    map_V_1_fu_48_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    map_V_fu_44_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \axi_last_V_reg_311_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \q0_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    stream_out_422_empty_n : in STD_LOGIC;
    icmp_ln1544_fu_189_p2_carry : in STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_last_V_fu_201_p2_carry : in STD_LOGIC;
    axi_last_V_fu_201_p2_carry_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo is
  signal \^multipixstream2axivideo_u0_stream_out_422_read\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal axi_last_V_reg_311 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_n_9 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_12 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_16 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_5 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_7 : STD_LOGIC;
  signal \i_1_fu_82[10]_i_2_n_5\ : STD_LOGIC;
  signal \i_1_fu_82[2]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_fu_82[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_fu_82[8]_i_1_n_5\ : STD_LOGIC;
  signal \^i_1_fu_82_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_2_fu_225_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal m_axis_video_TREADY_int_regslice : STD_LOGIC;
  signal sof_reg_116 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_1_fu_82[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \i_1_fu_82[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \i_1_fu_82[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \i_1_fu_82[4]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \i_1_fu_82[6]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \i_1_fu_82[7]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \i_1_fu_82[8]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \i_1_fu_82[9]_i_1\ : label is "soft_lutpair141";
begin
  MultiPixStream2AXIvideo_U0_stream_out_422_read <= \^multipixstream2axivideo_u0_stream_out_422_read\;
  \i_1_fu_82_reg[10]_0\(10 downto 0) <= \^i_1_fu_82_reg[10]_0\(10 downto 0);
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => MultiPixStream2AXIvideo_U0_ap_start,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \ap_CS_fsm_reg[7]_0\(0),
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => SS(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => SS(0)
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[1]\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_n_9,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_i_1(1 downto 0) => ap_sig_allocacmp_i_1(1 downto 0),
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg,
      map_V_1_fu_48_reg(1 downto 0) => map_V_1_fu_48_reg(1 downto 0),
      map_V_2_fu_52_reg(1 downto 0) => map_V_2_fu_52_reg(1 downto 0),
      map_V_fu_44_reg(1 downto 0) => map_V_fu_44_reg(1 downto 0),
      \q0_reg[0]\ => \q0_reg[0]\,
      \q0_reg[1]\(1 downto 0) => \q0_reg[1]_0\(1 downto 0),
      \q0_reg[1]_0\(0) => \q0_reg[1]\(0)
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_n_9,
      Q => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130_ap_start_reg,
      R => SS(0)
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3
     port map (
      D(1) => ap_NS_fsm(6),
      D(0) => ap_NS_fsm(4),
      E(0) => E(0),
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state4,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[5]\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_16,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      axi_last_V_fu_201_p2_carry_0 => axi_last_V_fu_201_p2_carry,
      axi_last_V_fu_201_p2_carry_1 => axi_last_V_fu_201_p2_carry_0,
      axi_last_V_reg_311 => axi_last_V_reg_311,
      \axi_last_V_reg_311_reg[0]_0\(0) => \axi_last_V_reg_311_reg[0]\(0),
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg_0,
      icmp_ln1544_fu_189_p2_carry_0(10 downto 0) => icmp_ln1544_fu_189_p2_carry(10 downto 0),
      \icmp_ln1544_reg_307_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_5,
      \icmp_ln1544_reg_307_reg[0]_1\ => \^multipixstream2axivideo_u0_stream_out_422_read\,
      \j_fu_94_reg[10]_0\(1 downto 0) => Q(1 downto 0),
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[4]\ => \mOutPtr_reg[4]\,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      \sof_2_reg_169_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_7,
      sof_reg_116 => sof_reg_116,
      \sof_reg_116_reg[0]\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_12,
      stream_out_422_empty_n => stream_out_422_empty_n
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_16,
      Q => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg,
      R => SS(0)
    );
\i_1_fu_82[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_1_fu_82_reg[10]_0\(0),
      O => i_2_fu_225_p2(0)
    );
\i_1_fu_82[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^i_1_fu_82_reg[10]_0\(10),
      I1 => \^i_1_fu_82_reg[10]_0\(8),
      I2 => \^i_1_fu_82_reg[10]_0\(7),
      I3 => \i_1_fu_82[10]_i_2_n_5\,
      I4 => \^i_1_fu_82_reg[10]_0\(6),
      I5 => \^i_1_fu_82_reg[10]_0\(9),
      O => i_2_fu_225_p2(10)
    );
\i_1_fu_82[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^i_1_fu_82_reg[10]_0\(4),
      I1 => \^i_1_fu_82_reg[10]_0\(2),
      I2 => \^i_1_fu_82_reg[10]_0\(0),
      I3 => \^i_1_fu_82_reg[10]_0\(1),
      I4 => \^i_1_fu_82_reg[10]_0\(3),
      I5 => \^i_1_fu_82_reg[10]_0\(5),
      O => \i_1_fu_82[10]_i_2_n_5\
    );
\i_1_fu_82[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i_1_fu_82_reg[10]_0\(0),
      I1 => \^i_1_fu_82_reg[10]_0\(1),
      O => i_2_fu_225_p2(1)
    );
\i_1_fu_82[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^i_1_fu_82_reg[10]_0\(2),
      I1 => \^i_1_fu_82_reg[10]_0\(1),
      I2 => \^i_1_fu_82_reg[10]_0\(0),
      O => \i_1_fu_82[2]_i_1_n_5\
    );
\i_1_fu_82[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^i_1_fu_82_reg[10]_0\(3),
      I1 => \^i_1_fu_82_reg[10]_0\(1),
      I2 => \^i_1_fu_82_reg[10]_0\(0),
      I3 => \^i_1_fu_82_reg[10]_0\(2),
      O => i_2_fu_225_p2(3)
    );
\i_1_fu_82[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^i_1_fu_82_reg[10]_0\(4),
      I1 => \^i_1_fu_82_reg[10]_0\(3),
      I2 => \^i_1_fu_82_reg[10]_0\(1),
      I3 => \^i_1_fu_82_reg[10]_0\(0),
      I4 => \^i_1_fu_82_reg[10]_0\(2),
      O => \i_1_fu_82[4]_i_1_n_5\
    );
\i_1_fu_82[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^i_1_fu_82_reg[10]_0\(5),
      I1 => \^i_1_fu_82_reg[10]_0\(3),
      I2 => \^i_1_fu_82_reg[10]_0\(1),
      I3 => \^i_1_fu_82_reg[10]_0\(0),
      I4 => \^i_1_fu_82_reg[10]_0\(2),
      I5 => \^i_1_fu_82_reg[10]_0\(4),
      O => i_2_fu_225_p2(5)
    );
\i_1_fu_82[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^i_1_fu_82_reg[10]_0\(6),
      I1 => \i_1_fu_82[10]_i_2_n_5\,
      O => i_2_fu_225_p2(6)
    );
\i_1_fu_82[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^i_1_fu_82_reg[10]_0\(7),
      I1 => \i_1_fu_82[10]_i_2_n_5\,
      I2 => \^i_1_fu_82_reg[10]_0\(6),
      O => i_2_fu_225_p2(7)
    );
\i_1_fu_82[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^i_1_fu_82_reg[10]_0\(8),
      I1 => \^i_1_fu_82_reg[10]_0\(7),
      I2 => \i_1_fu_82[10]_i_2_n_5\,
      I3 => \^i_1_fu_82_reg[10]_0\(6),
      O => \i_1_fu_82[8]_i_1_n_5\
    );
\i_1_fu_82[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^i_1_fu_82_reg[10]_0\(9),
      I1 => \^i_1_fu_82_reg[10]_0\(6),
      I2 => \i_1_fu_82[10]_i_2_n_5\,
      I3 => \^i_1_fu_82_reg[10]_0\(7),
      I4 => \^i_1_fu_82_reg[10]_0\(8),
      O => i_2_fu_225_p2(9)
    );
\i_1_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_2_fu_225_p2(0),
      Q => \^i_1_fu_82_reg[10]_0\(0),
      R => ap_NS_fsm(1)
    );
\i_1_fu_82_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_2_fu_225_p2(10),
      Q => \^i_1_fu_82_reg[10]_0\(10),
      R => ap_NS_fsm(1)
    );
\i_1_fu_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_2_fu_225_p2(1),
      Q => \^i_1_fu_82_reg[10]_0\(1),
      R => ap_NS_fsm(1)
    );
\i_1_fu_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_1_fu_82[2]_i_1_n_5\,
      Q => \^i_1_fu_82_reg[10]_0\(2),
      R => ap_NS_fsm(1)
    );
\i_1_fu_82_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_2_fu_225_p2(3),
      Q => \^i_1_fu_82_reg[10]_0\(3),
      R => ap_NS_fsm(1)
    );
\i_1_fu_82_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_1_fu_82[4]_i_1_n_5\,
      Q => \^i_1_fu_82_reg[10]_0\(4),
      R => ap_NS_fsm(1)
    );
\i_1_fu_82_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_2_fu_225_p2(5),
      Q => \^i_1_fu_82_reg[10]_0\(5),
      R => ap_NS_fsm(1)
    );
\i_1_fu_82_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_2_fu_225_p2(6),
      Q => \^i_1_fu_82_reg[10]_0\(6),
      R => ap_NS_fsm(1)
    );
\i_1_fu_82_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_2_fu_225_p2(7),
      Q => \^i_1_fu_82_reg[10]_0\(7),
      R => ap_NS_fsm(1)
    );
\i_1_fu_82_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_1_fu_82[8]_i_1_n_5\,
      Q => \^i_1_fu_82_reg[10]_0\(8),
      R => ap_NS_fsm(1)
    );
\i_1_fu_82_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_2_fu_225_p2(9),
      Q => \^i_1_fu_82_reg[10]_0\(9),
      R => ap_NS_fsm(1)
    );
int_ap_idle_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => MultiPixStream2AXIvideo_U0_ap_start,
      O => MultiPixStream2AXIvideo_U0_ap_idle
    );
regslice_both_m_axis_video_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) => D(23 downto 0),
      B_V_data_1_sel_wr_reg_0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_5,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[1]_0\ => \^multipixstream2axivideo_u0_stream_out_422_read\,
      D(1) => ap_NS_fsm(7),
      D(0) => ap_NS_fsm(0),
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(3) => ap_CS_fsm_state8,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => \ap_CS_fsm_reg_n_5_[0]\,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]_0\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg => internal_empty_n_reg,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      stream_out_422_empty_n => stream_out_422_empty_n
    );
regslice_both_m_axis_video_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1\
     port map (
      \B_V_data_1_state_reg[1]_0\ => \^multipixstream2axivideo_u0_stream_out_422_read\,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      axi_last_V_reg_311 => axi_last_V_reg_311,
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY
    );
regslice_both_m_axis_video_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_regslice_both__parameterized1_38\
     port map (
      \B_V_data_1_payload_A_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_7,
      \B_V_data_1_state_reg[1]_0\ => \^multipixstream2axivideo_u0_stream_out_422_read\,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0)
    );
\sof_reg_116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_n_12,
      Q => sof_reg_116,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_polyphase is
  port (
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    ap_enable_reg_pp0_iter2 : out STD_LOGIC;
    ap_enable_reg_pp0_iter4_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter6_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter8_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter10_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter5_reg_0 : out STD_LOGIC;
    FiltCoeff_5_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    FiltCoeff_4_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    FiltCoeff_3_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    FiltCoeff_2_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    FiltCoeff_1_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 : in STD_LOGIC;
    and_ln757_reg_984_pp0_iter20_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter21 : in STD_LOGIC;
    stream_scaled_full_n : in STD_LOGIC;
    icmp_ln715_reg_937_pp0_iter20_reg : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_3_reg_1125_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_reg_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_7_reg_1095_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lhs_2_reg_1065_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_13 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_14 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_15 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_16 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_17 : in STD_LOGIC;
    icmp_ln676_reg_988 : in STD_LOGIC;
    stream_upsampled_empty_n : in STD_LOGIC;
    \idxprom8_reg_1046_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_polyphase;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_polyphase is
  signal FiltCoeff_1_ce0 : STD_LOGIC;
  signal FiltCoeff_2_ce0 : STD_LOGIC;
  signal FiltCoeff_3_ce0 : STD_LOGIC;
  signal FiltCoeff_4_ce0 : STD_LOGIC;
  signal FiltCoeff_5_ce0 : STD_LOGIC;
  signal FiltCoeff_ce0 : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter10_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11_reg_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter13 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter14 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter4_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter5_reg_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter6_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter8_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0 : STD_LOGIC;
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0 : STD_LOGIC;
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0 : STD_LOGIC;
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0 : STD_LOGIC;
  signal \icmp_ln968_1_fu_754_p2/i__n_5\ : STD_LOGIC;
  signal icmp_ln968_1_reg_1454 : STD_LOGIC;
  signal \icmp_ln968_2_fu_776_p2/i__n_5\ : STD_LOGIC;
  signal icmp_ln968_2_reg_1470 : STD_LOGIC;
  signal \icmp_ln968_fu_732_p2/i__n_5\ : STD_LOGIC;
  signal icmp_ln968_reg_1438 : STD_LOGIC;
  signal idxprom8_reg_1046_pp0_iter2_reg_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal idxprom8_reg_1046_pp0_iter4_reg_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal idxprom8_reg_1046_pp0_iter6_reg_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal idxprom8_reg_1046_pp0_iter8_reg_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal idxprom8_reg_1046_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal lhs_2_fu_357_p7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_2_reg_1065 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_2_reg_1065_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_3_fu_373_p7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \lhs_3_reg_1070_pp0_iter2_reg_reg[0]_srl3_n_5\ : STD_LOGIC;
  signal \lhs_3_reg_1070_pp0_iter2_reg_reg[1]_srl3_n_5\ : STD_LOGIC;
  signal \lhs_3_reg_1070_pp0_iter2_reg_reg[2]_srl3_n_5\ : STD_LOGIC;
  signal \lhs_3_reg_1070_pp0_iter2_reg_reg[3]_srl3_n_5\ : STD_LOGIC;
  signal \lhs_3_reg_1070_pp0_iter2_reg_reg[4]_srl3_n_5\ : STD_LOGIC;
  signal \lhs_3_reg_1070_pp0_iter2_reg_reg[5]_srl3_n_5\ : STD_LOGIC;
  signal \lhs_3_reg_1070_pp0_iter2_reg_reg[6]_srl3_n_5\ : STD_LOGIC;
  signal \lhs_3_reg_1070_pp0_iter2_reg_reg[7]_srl3_n_5\ : STD_LOGIC;
  signal lhs_3_reg_1070_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_4_fu_389_p7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \lhs_4_reg_1075_pp0_iter4_reg_reg[0]_srl5_n_5\ : STD_LOGIC;
  signal \lhs_4_reg_1075_pp0_iter4_reg_reg[1]_srl5_n_5\ : STD_LOGIC;
  signal \lhs_4_reg_1075_pp0_iter4_reg_reg[2]_srl5_n_5\ : STD_LOGIC;
  signal \lhs_4_reg_1075_pp0_iter4_reg_reg[3]_srl5_n_5\ : STD_LOGIC;
  signal \lhs_4_reg_1075_pp0_iter4_reg_reg[4]_srl5_n_5\ : STD_LOGIC;
  signal \lhs_4_reg_1075_pp0_iter4_reg_reg[5]_srl5_n_5\ : STD_LOGIC;
  signal \lhs_4_reg_1075_pp0_iter4_reg_reg[6]_srl5_n_5\ : STD_LOGIC;
  signal \lhs_4_reg_1075_pp0_iter4_reg_reg[7]_srl5_n_5\ : STD_LOGIC;
  signal lhs_4_reg_1075_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_5_fu_405_p6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \lhs_5_reg_1080_pp0_iter6_reg_reg[0]_srl7_n_5\ : STD_LOGIC;
  signal \lhs_5_reg_1080_pp0_iter6_reg_reg[1]_srl7_n_5\ : STD_LOGIC;
  signal \lhs_5_reg_1080_pp0_iter6_reg_reg[2]_srl7_n_5\ : STD_LOGIC;
  signal \lhs_5_reg_1080_pp0_iter6_reg_reg[3]_srl7_n_5\ : STD_LOGIC;
  signal \lhs_5_reg_1080_pp0_iter6_reg_reg[4]_srl7_n_5\ : STD_LOGIC;
  signal \lhs_5_reg_1080_pp0_iter6_reg_reg[5]_srl7_n_5\ : STD_LOGIC;
  signal \lhs_5_reg_1080_pp0_iter6_reg_reg[6]_srl7_n_5\ : STD_LOGIC;
  signal \lhs_5_reg_1080_pp0_iter6_reg_reg[7]_srl7_n_5\ : STD_LOGIC;
  signal lhs_5_reg_1080_pp0_iter7_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_6_fu_419_p5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \lhs_6_reg_1085_pp0_iter8_reg_reg[0]_srl9_n_5\ : STD_LOGIC;
  signal \lhs_6_reg_1085_pp0_iter8_reg_reg[1]_srl9_n_5\ : STD_LOGIC;
  signal \lhs_6_reg_1085_pp0_iter8_reg_reg[2]_srl9_n_5\ : STD_LOGIC;
  signal \lhs_6_reg_1085_pp0_iter8_reg_reg[3]_srl9_n_5\ : STD_LOGIC;
  signal \lhs_6_reg_1085_pp0_iter8_reg_reg[4]_srl9_n_5\ : STD_LOGIC;
  signal \lhs_6_reg_1085_pp0_iter8_reg_reg[5]_srl9_n_5\ : STD_LOGIC;
  signal \lhs_6_reg_1085_pp0_iter8_reg_reg[6]_srl9_n_5\ : STD_LOGIC;
  signal \lhs_6_reg_1085_pp0_iter8_reg_reg[7]_srl9_n_5\ : STD_LOGIC;
  signal lhs_6_reg_1085_pp0_iter9_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U114_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U115_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_12ns_24_4_1_U116_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U117_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U118_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U119_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U120_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U121_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U122_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U123_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U124_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U125_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U126_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U127_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U128_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U129_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U129_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U129_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U129_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U129_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U129_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U129_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U129_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U129_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U130_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U130_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U130_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U130_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U130_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U130_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U130_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U130_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U130_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U131_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U131_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U131_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U131_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U131_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U131_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U131_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U131_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_27s_27_4_1_U131_n_24 : STD_LOGIC;
  signal sum_11_reg_1443 : STD_LOGIC_VECTOR ( 19 downto 12 );
  signal sum_11_reg_14430 : STD_LOGIC;
  signal sum_17_reg_1459 : STD_LOGIC_VECTOR ( 19 downto 12 );
  signal sum_22_reg_14120 : STD_LOGIC;
  signal sum_reg_1427 : STD_LOGIC_VECTOR ( 19 downto 12 );
  signal tmp_10_fu_585_p6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_10_reg_1140_pp0_iter6_reg_reg[0]_srl7_n_5\ : STD_LOGIC;
  signal \tmp_10_reg_1140_pp0_iter6_reg_reg[1]_srl7_n_5\ : STD_LOGIC;
  signal \tmp_10_reg_1140_pp0_iter6_reg_reg[2]_srl7_n_5\ : STD_LOGIC;
  signal \tmp_10_reg_1140_pp0_iter6_reg_reg[3]_srl7_n_5\ : STD_LOGIC;
  signal \tmp_10_reg_1140_pp0_iter6_reg_reg[4]_srl7_n_5\ : STD_LOGIC;
  signal \tmp_10_reg_1140_pp0_iter6_reg_reg[5]_srl7_n_5\ : STD_LOGIC;
  signal \tmp_10_reg_1140_pp0_iter6_reg_reg[6]_srl7_n_5\ : STD_LOGIC;
  signal \tmp_10_reg_1140_pp0_iter6_reg_reg[7]_srl7_n_5\ : STD_LOGIC;
  signal tmp_10_reg_1140_pp0_iter7_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_11_fu_599_p5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_11_reg_1145_pp0_iter8_reg_reg[0]_srl9_n_5\ : STD_LOGIC;
  signal \tmp_11_reg_1145_pp0_iter8_reg_reg[1]_srl9_n_5\ : STD_LOGIC;
  signal \tmp_11_reg_1145_pp0_iter8_reg_reg[2]_srl9_n_5\ : STD_LOGIC;
  signal \tmp_11_reg_1145_pp0_iter8_reg_reg[3]_srl9_n_5\ : STD_LOGIC;
  signal \tmp_11_reg_1145_pp0_iter8_reg_reg[4]_srl9_n_5\ : STD_LOGIC;
  signal \tmp_11_reg_1145_pp0_iter8_reg_reg[5]_srl9_n_5\ : STD_LOGIC;
  signal \tmp_11_reg_1145_pp0_iter8_reg_reg[6]_srl9_n_5\ : STD_LOGIC;
  signal \tmp_11_reg_1145_pp0_iter8_reg_reg[7]_srl9_n_5\ : STD_LOGIC;
  signal tmp_11_reg_1145_pp0_iter9_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_12_fu_723_p4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_13_reg_1448 : STD_LOGIC;
  signal tmp_14_fu_745_p4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_15_reg_1464 : STD_LOGIC;
  signal tmp_16_fu_767_p4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_1_fu_495_p6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_1_reg_1110_pp0_iter6_reg_reg[0]_srl7_n_5\ : STD_LOGIC;
  signal \tmp_1_reg_1110_pp0_iter6_reg_reg[1]_srl7_n_5\ : STD_LOGIC;
  signal \tmp_1_reg_1110_pp0_iter6_reg_reg[2]_srl7_n_5\ : STD_LOGIC;
  signal \tmp_1_reg_1110_pp0_iter6_reg_reg[3]_srl7_n_5\ : STD_LOGIC;
  signal \tmp_1_reg_1110_pp0_iter6_reg_reg[4]_srl7_n_5\ : STD_LOGIC;
  signal \tmp_1_reg_1110_pp0_iter6_reg_reg[5]_srl7_n_5\ : STD_LOGIC;
  signal \tmp_1_reg_1110_pp0_iter6_reg_reg[6]_srl7_n_5\ : STD_LOGIC;
  signal \tmp_1_reg_1110_pp0_iter6_reg_reg[7]_srl7_n_5\ : STD_LOGIC;
  signal tmp_1_reg_1110_pp0_iter7_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_3_fu_537_p7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_3_reg_1125 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_3_reg_1125_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_4_fu_553_p7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_4_reg_1130_pp0_iter2_reg_reg[0]_srl3_n_5\ : STD_LOGIC;
  signal \tmp_4_reg_1130_pp0_iter2_reg_reg[1]_srl3_n_5\ : STD_LOGIC;
  signal \tmp_4_reg_1130_pp0_iter2_reg_reg[2]_srl3_n_5\ : STD_LOGIC;
  signal \tmp_4_reg_1130_pp0_iter2_reg_reg[3]_srl3_n_5\ : STD_LOGIC;
  signal \tmp_4_reg_1130_pp0_iter2_reg_reg[4]_srl3_n_5\ : STD_LOGIC;
  signal \tmp_4_reg_1130_pp0_iter2_reg_reg[5]_srl3_n_5\ : STD_LOGIC;
  signal \tmp_4_reg_1130_pp0_iter2_reg_reg[6]_srl3_n_5\ : STD_LOGIC;
  signal \tmp_4_reg_1130_pp0_iter2_reg_reg[7]_srl3_n_5\ : STD_LOGIC;
  signal tmp_4_reg_1130_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_5_fu_569_p7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_5_reg_1135_pp0_iter4_reg_reg[0]_srl5_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_1135_pp0_iter4_reg_reg[1]_srl5_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_1135_pp0_iter4_reg_reg[2]_srl5_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_1135_pp0_iter4_reg_reg[3]_srl5_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_1135_pp0_iter4_reg_reg[4]_srl5_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_1135_pp0_iter4_reg_reg[5]_srl5_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_1135_pp0_iter4_reg_reg[6]_srl5_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_1135_pp0_iter4_reg_reg[7]_srl5_n_5\ : STD_LOGIC;
  signal tmp_5_reg_1135_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_7_fu_447_p7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_7_reg_1095 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_7_reg_1095_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_8_fu_463_p7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_8_reg_1100_pp0_iter2_reg_reg[0]_srl3_n_5\ : STD_LOGIC;
  signal \tmp_8_reg_1100_pp0_iter2_reg_reg[1]_srl3_n_5\ : STD_LOGIC;
  signal \tmp_8_reg_1100_pp0_iter2_reg_reg[2]_srl3_n_5\ : STD_LOGIC;
  signal \tmp_8_reg_1100_pp0_iter2_reg_reg[3]_srl3_n_5\ : STD_LOGIC;
  signal \tmp_8_reg_1100_pp0_iter2_reg_reg[4]_srl3_n_5\ : STD_LOGIC;
  signal \tmp_8_reg_1100_pp0_iter2_reg_reg[5]_srl3_n_5\ : STD_LOGIC;
  signal \tmp_8_reg_1100_pp0_iter2_reg_reg[6]_srl3_n_5\ : STD_LOGIC;
  signal \tmp_8_reg_1100_pp0_iter2_reg_reg[7]_srl3_n_5\ : STD_LOGIC;
  signal tmp_8_reg_1100_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_9_fu_479_p7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_9_reg_1105_pp0_iter4_reg_reg[0]_srl5_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_1105_pp0_iter4_reg_reg[1]_srl5_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_1105_pp0_iter4_reg_reg[2]_srl5_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_1105_pp0_iter4_reg_reg[3]_srl5_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_1105_pp0_iter4_reg_reg[4]_srl5_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_1105_pp0_iter4_reg_reg[5]_srl5_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_1105_pp0_iter4_reg_reg[6]_srl5_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_1105_pp0_iter4_reg_reg[7]_srl5_n_5\ : STD_LOGIC;
  signal tmp_9_reg_1105_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_reg_1432 : STD_LOGIC;
  signal tmp_s_fu_509_p5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_s_reg_1115_pp0_iter8_reg_reg[0]_srl9_n_5\ : STD_LOGIC;
  signal \tmp_s_reg_1115_pp0_iter8_reg_reg[1]_srl9_n_5\ : STD_LOGIC;
  signal \tmp_s_reg_1115_pp0_iter8_reg_reg[2]_srl9_n_5\ : STD_LOGIC;
  signal \tmp_s_reg_1115_pp0_iter8_reg_reg[3]_srl9_n_5\ : STD_LOGIC;
  signal \tmp_s_reg_1115_pp0_iter8_reg_reg[4]_srl9_n_5\ : STD_LOGIC;
  signal \tmp_s_reg_1115_pp0_iter8_reg_reg[5]_srl9_n_5\ : STD_LOGIC;
  signal \tmp_s_reg_1115_pp0_iter8_reg_reg[6]_srl9_n_5\ : STD_LOGIC;
  signal \tmp_s_reg_1115_pp0_iter8_reg_reg[7]_srl9_n_5\ : STD_LOGIC;
  signal tmp_s_reg_1115_pp0_iter9_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_2__1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_1__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][11]_srl16_i_1__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][12]_srl16_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][13]_srl16_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][14]_srl16_i_1__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][15]_srl16_i_1__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][1]_srl16_i_1__1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_1__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][2]_srl16_i_1__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][3]_srl16_i_1__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][4]_srl16_i_1__1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][5]_srl16_i_1__1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][6]_srl16_i_1__1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][7]_srl16_i_1__1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_1__1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][9]_srl16_i_1__1\ : label is "soft_lutpair200";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \lhs_3_reg_1070_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \lhs_3_reg_1070_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \lhs_3_reg_1070_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg ";
  attribute srl_name of \lhs_3_reg_1070_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \lhs_3_reg_1070_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg ";
  attribute srl_name of \lhs_3_reg_1070_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \lhs_3_reg_1070_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg ";
  attribute srl_name of \lhs_3_reg_1070_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \lhs_3_reg_1070_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg ";
  attribute srl_name of \lhs_3_reg_1070_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \lhs_3_reg_1070_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg ";
  attribute srl_name of \lhs_3_reg_1070_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \lhs_3_reg_1070_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg ";
  attribute srl_name of \lhs_3_reg_1070_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \lhs_3_reg_1070_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg ";
  attribute srl_name of \lhs_3_reg_1070_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter2_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \lhs_4_reg_1075_pp0_iter4_reg_reg[0]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg ";
  attribute srl_name of \lhs_4_reg_1075_pp0_iter4_reg_reg[0]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg[0]_srl5 ";
  attribute srl_bus_name of \lhs_4_reg_1075_pp0_iter4_reg_reg[1]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg ";
  attribute srl_name of \lhs_4_reg_1075_pp0_iter4_reg_reg[1]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg[1]_srl5 ";
  attribute srl_bus_name of \lhs_4_reg_1075_pp0_iter4_reg_reg[2]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg ";
  attribute srl_name of \lhs_4_reg_1075_pp0_iter4_reg_reg[2]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg[2]_srl5 ";
  attribute srl_bus_name of \lhs_4_reg_1075_pp0_iter4_reg_reg[3]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg ";
  attribute srl_name of \lhs_4_reg_1075_pp0_iter4_reg_reg[3]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg[3]_srl5 ";
  attribute srl_bus_name of \lhs_4_reg_1075_pp0_iter4_reg_reg[4]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg ";
  attribute srl_name of \lhs_4_reg_1075_pp0_iter4_reg_reg[4]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg[4]_srl5 ";
  attribute srl_bus_name of \lhs_4_reg_1075_pp0_iter4_reg_reg[5]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg ";
  attribute srl_name of \lhs_4_reg_1075_pp0_iter4_reg_reg[5]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg[5]_srl5 ";
  attribute srl_bus_name of \lhs_4_reg_1075_pp0_iter4_reg_reg[6]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg ";
  attribute srl_name of \lhs_4_reg_1075_pp0_iter4_reg_reg[6]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg[6]_srl5 ";
  attribute srl_bus_name of \lhs_4_reg_1075_pp0_iter4_reg_reg[7]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg ";
  attribute srl_name of \lhs_4_reg_1075_pp0_iter4_reg_reg[7]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter4_reg_reg[7]_srl5 ";
  attribute srl_bus_name of \lhs_5_reg_1080_pp0_iter6_reg_reg[0]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg ";
  attribute srl_name of \lhs_5_reg_1080_pp0_iter6_reg_reg[0]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg[0]_srl7 ";
  attribute SOFT_HLUTNM of \lhs_5_reg_1080_pp0_iter6_reg_reg[0]_srl7_i_1\ : label is "soft_lutpair188";
  attribute srl_bus_name of \lhs_5_reg_1080_pp0_iter6_reg_reg[1]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg ";
  attribute srl_name of \lhs_5_reg_1080_pp0_iter6_reg_reg[1]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg[1]_srl7 ";
  attribute SOFT_HLUTNM of \lhs_5_reg_1080_pp0_iter6_reg_reg[1]_srl7_i_1\ : label is "soft_lutpair189";
  attribute srl_bus_name of \lhs_5_reg_1080_pp0_iter6_reg_reg[2]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg ";
  attribute srl_name of \lhs_5_reg_1080_pp0_iter6_reg_reg[2]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg[2]_srl7 ";
  attribute SOFT_HLUTNM of \lhs_5_reg_1080_pp0_iter6_reg_reg[2]_srl7_i_1\ : label is "soft_lutpair190";
  attribute srl_bus_name of \lhs_5_reg_1080_pp0_iter6_reg_reg[3]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg ";
  attribute srl_name of \lhs_5_reg_1080_pp0_iter6_reg_reg[3]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg[3]_srl7 ";
  attribute SOFT_HLUTNM of \lhs_5_reg_1080_pp0_iter6_reg_reg[3]_srl7_i_1\ : label is "soft_lutpair191";
  attribute srl_bus_name of \lhs_5_reg_1080_pp0_iter6_reg_reg[4]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg ";
  attribute srl_name of \lhs_5_reg_1080_pp0_iter6_reg_reg[4]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg[4]_srl7 ";
  attribute SOFT_HLUTNM of \lhs_5_reg_1080_pp0_iter6_reg_reg[4]_srl7_i_1\ : label is "soft_lutpair192";
  attribute srl_bus_name of \lhs_5_reg_1080_pp0_iter6_reg_reg[5]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg ";
  attribute srl_name of \lhs_5_reg_1080_pp0_iter6_reg_reg[5]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg[5]_srl7 ";
  attribute SOFT_HLUTNM of \lhs_5_reg_1080_pp0_iter6_reg_reg[5]_srl7_i_1\ : label is "soft_lutpair193";
  attribute srl_bus_name of \lhs_5_reg_1080_pp0_iter6_reg_reg[6]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg ";
  attribute srl_name of \lhs_5_reg_1080_pp0_iter6_reg_reg[6]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg[6]_srl7 ";
  attribute SOFT_HLUTNM of \lhs_5_reg_1080_pp0_iter6_reg_reg[6]_srl7_i_1\ : label is "soft_lutpair194";
  attribute srl_bus_name of \lhs_5_reg_1080_pp0_iter6_reg_reg[7]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg ";
  attribute srl_name of \lhs_5_reg_1080_pp0_iter6_reg_reg[7]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter6_reg_reg[7]_srl7 ";
  attribute SOFT_HLUTNM of \lhs_5_reg_1080_pp0_iter6_reg_reg[7]_srl7_i_1\ : label is "soft_lutpair195";
  attribute srl_bus_name of \lhs_6_reg_1085_pp0_iter8_reg_reg[0]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg ";
  attribute srl_name of \lhs_6_reg_1085_pp0_iter8_reg_reg[0]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg[0]_srl9 ";
  attribute SOFT_HLUTNM of \lhs_6_reg_1085_pp0_iter8_reg_reg[0]_srl9_i_1\ : label is "soft_lutpair188";
  attribute srl_bus_name of \lhs_6_reg_1085_pp0_iter8_reg_reg[1]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg ";
  attribute srl_name of \lhs_6_reg_1085_pp0_iter8_reg_reg[1]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg[1]_srl9 ";
  attribute SOFT_HLUTNM of \lhs_6_reg_1085_pp0_iter8_reg_reg[1]_srl9_i_1\ : label is "soft_lutpair189";
  attribute srl_bus_name of \lhs_6_reg_1085_pp0_iter8_reg_reg[2]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg ";
  attribute srl_name of \lhs_6_reg_1085_pp0_iter8_reg_reg[2]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg[2]_srl9 ";
  attribute SOFT_HLUTNM of \lhs_6_reg_1085_pp0_iter8_reg_reg[2]_srl9_i_1\ : label is "soft_lutpair190";
  attribute srl_bus_name of \lhs_6_reg_1085_pp0_iter8_reg_reg[3]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg ";
  attribute srl_name of \lhs_6_reg_1085_pp0_iter8_reg_reg[3]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg[3]_srl9 ";
  attribute SOFT_HLUTNM of \lhs_6_reg_1085_pp0_iter8_reg_reg[3]_srl9_i_1\ : label is "soft_lutpair191";
  attribute srl_bus_name of \lhs_6_reg_1085_pp0_iter8_reg_reg[4]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg ";
  attribute srl_name of \lhs_6_reg_1085_pp0_iter8_reg_reg[4]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg[4]_srl9 ";
  attribute SOFT_HLUTNM of \lhs_6_reg_1085_pp0_iter8_reg_reg[4]_srl9_i_1\ : label is "soft_lutpair192";
  attribute srl_bus_name of \lhs_6_reg_1085_pp0_iter8_reg_reg[5]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg ";
  attribute srl_name of \lhs_6_reg_1085_pp0_iter8_reg_reg[5]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg[5]_srl9 ";
  attribute SOFT_HLUTNM of \lhs_6_reg_1085_pp0_iter8_reg_reg[5]_srl9_i_1\ : label is "soft_lutpair193";
  attribute srl_bus_name of \lhs_6_reg_1085_pp0_iter8_reg_reg[6]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg ";
  attribute srl_name of \lhs_6_reg_1085_pp0_iter8_reg_reg[6]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg[6]_srl9 ";
  attribute SOFT_HLUTNM of \lhs_6_reg_1085_pp0_iter8_reg_reg[6]_srl9_i_1\ : label is "soft_lutpair194";
  attribute srl_bus_name of \lhs_6_reg_1085_pp0_iter8_reg_reg[7]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg ";
  attribute srl_name of \lhs_6_reg_1085_pp0_iter8_reg_reg[7]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter8_reg_reg[7]_srl9 ";
  attribute SOFT_HLUTNM of \lhs_6_reg_1085_pp0_iter8_reg_reg[7]_srl9_i_1\ : label is "soft_lutpair195";
  attribute srl_bus_name of \tmp_10_reg_1140_pp0_iter6_reg_reg[0]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg ";
  attribute srl_name of \tmp_10_reg_1140_pp0_iter6_reg_reg[0]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg[0]_srl7 ";
  attribute SOFT_HLUTNM of \tmp_10_reg_1140_pp0_iter6_reg_reg[0]_srl7_i_1\ : label is "soft_lutpair172";
  attribute srl_bus_name of \tmp_10_reg_1140_pp0_iter6_reg_reg[1]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg ";
  attribute srl_name of \tmp_10_reg_1140_pp0_iter6_reg_reg[1]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg[1]_srl7 ";
  attribute SOFT_HLUTNM of \tmp_10_reg_1140_pp0_iter6_reg_reg[1]_srl7_i_1\ : label is "soft_lutpair173";
  attribute srl_bus_name of \tmp_10_reg_1140_pp0_iter6_reg_reg[2]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg ";
  attribute srl_name of \tmp_10_reg_1140_pp0_iter6_reg_reg[2]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg[2]_srl7 ";
  attribute SOFT_HLUTNM of \tmp_10_reg_1140_pp0_iter6_reg_reg[2]_srl7_i_1\ : label is "soft_lutpair174";
  attribute srl_bus_name of \tmp_10_reg_1140_pp0_iter6_reg_reg[3]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg ";
  attribute srl_name of \tmp_10_reg_1140_pp0_iter6_reg_reg[3]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg[3]_srl7 ";
  attribute SOFT_HLUTNM of \tmp_10_reg_1140_pp0_iter6_reg_reg[3]_srl7_i_1\ : label is "soft_lutpair175";
  attribute srl_bus_name of \tmp_10_reg_1140_pp0_iter6_reg_reg[4]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg ";
  attribute srl_name of \tmp_10_reg_1140_pp0_iter6_reg_reg[4]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg[4]_srl7 ";
  attribute SOFT_HLUTNM of \tmp_10_reg_1140_pp0_iter6_reg_reg[4]_srl7_i_1\ : label is "soft_lutpair176";
  attribute srl_bus_name of \tmp_10_reg_1140_pp0_iter6_reg_reg[5]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg ";
  attribute srl_name of \tmp_10_reg_1140_pp0_iter6_reg_reg[5]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg[5]_srl7 ";
  attribute SOFT_HLUTNM of \tmp_10_reg_1140_pp0_iter6_reg_reg[5]_srl7_i_1\ : label is "soft_lutpair177";
  attribute srl_bus_name of \tmp_10_reg_1140_pp0_iter6_reg_reg[6]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg ";
  attribute srl_name of \tmp_10_reg_1140_pp0_iter6_reg_reg[6]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg[6]_srl7 ";
  attribute SOFT_HLUTNM of \tmp_10_reg_1140_pp0_iter6_reg_reg[6]_srl7_i_1\ : label is "soft_lutpair178";
  attribute srl_bus_name of \tmp_10_reg_1140_pp0_iter6_reg_reg[7]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg ";
  attribute srl_name of \tmp_10_reg_1140_pp0_iter6_reg_reg[7]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter6_reg_reg[7]_srl7 ";
  attribute SOFT_HLUTNM of \tmp_10_reg_1140_pp0_iter6_reg_reg[7]_srl7_i_1\ : label is "soft_lutpair179";
  attribute srl_bus_name of \tmp_11_reg_1145_pp0_iter8_reg_reg[0]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_11_reg_1145_pp0_iter8_reg_reg[0]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg[0]_srl9 ";
  attribute SOFT_HLUTNM of \tmp_11_reg_1145_pp0_iter8_reg_reg[0]_srl9_i_1\ : label is "soft_lutpair172";
  attribute srl_bus_name of \tmp_11_reg_1145_pp0_iter8_reg_reg[1]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_11_reg_1145_pp0_iter8_reg_reg[1]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg[1]_srl9 ";
  attribute SOFT_HLUTNM of \tmp_11_reg_1145_pp0_iter8_reg_reg[1]_srl9_i_1\ : label is "soft_lutpair173";
  attribute srl_bus_name of \tmp_11_reg_1145_pp0_iter8_reg_reg[2]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_11_reg_1145_pp0_iter8_reg_reg[2]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg[2]_srl9 ";
  attribute SOFT_HLUTNM of \tmp_11_reg_1145_pp0_iter8_reg_reg[2]_srl9_i_1\ : label is "soft_lutpair174";
  attribute srl_bus_name of \tmp_11_reg_1145_pp0_iter8_reg_reg[3]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_11_reg_1145_pp0_iter8_reg_reg[3]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg[3]_srl9 ";
  attribute SOFT_HLUTNM of \tmp_11_reg_1145_pp0_iter8_reg_reg[3]_srl9_i_1\ : label is "soft_lutpair175";
  attribute srl_bus_name of \tmp_11_reg_1145_pp0_iter8_reg_reg[4]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_11_reg_1145_pp0_iter8_reg_reg[4]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg[4]_srl9 ";
  attribute SOFT_HLUTNM of \tmp_11_reg_1145_pp0_iter8_reg_reg[4]_srl9_i_1\ : label is "soft_lutpair176";
  attribute srl_bus_name of \tmp_11_reg_1145_pp0_iter8_reg_reg[5]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_11_reg_1145_pp0_iter8_reg_reg[5]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg[5]_srl9 ";
  attribute SOFT_HLUTNM of \tmp_11_reg_1145_pp0_iter8_reg_reg[5]_srl9_i_1\ : label is "soft_lutpair177";
  attribute srl_bus_name of \tmp_11_reg_1145_pp0_iter8_reg_reg[6]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_11_reg_1145_pp0_iter8_reg_reg[6]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg[6]_srl9 ";
  attribute SOFT_HLUTNM of \tmp_11_reg_1145_pp0_iter8_reg_reg[6]_srl9_i_1\ : label is "soft_lutpair178";
  attribute srl_bus_name of \tmp_11_reg_1145_pp0_iter8_reg_reg[7]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_11_reg_1145_pp0_iter8_reg_reg[7]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter8_reg_reg[7]_srl9 ";
  attribute SOFT_HLUTNM of \tmp_11_reg_1145_pp0_iter8_reg_reg[7]_srl9_i_1\ : label is "soft_lutpair179";
  attribute srl_bus_name of \tmp_1_reg_1110_pp0_iter6_reg_reg[0]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg ";
  attribute srl_name of \tmp_1_reg_1110_pp0_iter6_reg_reg[0]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg[0]_srl7 ";
  attribute SOFT_HLUTNM of \tmp_1_reg_1110_pp0_iter6_reg_reg[0]_srl7_i_1\ : label is "soft_lutpair180";
  attribute srl_bus_name of \tmp_1_reg_1110_pp0_iter6_reg_reg[1]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg ";
  attribute srl_name of \tmp_1_reg_1110_pp0_iter6_reg_reg[1]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg[1]_srl7 ";
  attribute SOFT_HLUTNM of \tmp_1_reg_1110_pp0_iter6_reg_reg[1]_srl7_i_1\ : label is "soft_lutpair181";
  attribute srl_bus_name of \tmp_1_reg_1110_pp0_iter6_reg_reg[2]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg ";
  attribute srl_name of \tmp_1_reg_1110_pp0_iter6_reg_reg[2]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg[2]_srl7 ";
  attribute SOFT_HLUTNM of \tmp_1_reg_1110_pp0_iter6_reg_reg[2]_srl7_i_1\ : label is "soft_lutpair182";
  attribute srl_bus_name of \tmp_1_reg_1110_pp0_iter6_reg_reg[3]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg ";
  attribute srl_name of \tmp_1_reg_1110_pp0_iter6_reg_reg[3]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg[3]_srl7 ";
  attribute SOFT_HLUTNM of \tmp_1_reg_1110_pp0_iter6_reg_reg[3]_srl7_i_1\ : label is "soft_lutpair183";
  attribute srl_bus_name of \tmp_1_reg_1110_pp0_iter6_reg_reg[4]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg ";
  attribute srl_name of \tmp_1_reg_1110_pp0_iter6_reg_reg[4]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg[4]_srl7 ";
  attribute SOFT_HLUTNM of \tmp_1_reg_1110_pp0_iter6_reg_reg[4]_srl7_i_1\ : label is "soft_lutpair184";
  attribute srl_bus_name of \tmp_1_reg_1110_pp0_iter6_reg_reg[5]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg ";
  attribute srl_name of \tmp_1_reg_1110_pp0_iter6_reg_reg[5]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg[5]_srl7 ";
  attribute SOFT_HLUTNM of \tmp_1_reg_1110_pp0_iter6_reg_reg[5]_srl7_i_1\ : label is "soft_lutpair185";
  attribute srl_bus_name of \tmp_1_reg_1110_pp0_iter6_reg_reg[6]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg ";
  attribute srl_name of \tmp_1_reg_1110_pp0_iter6_reg_reg[6]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg[6]_srl7 ";
  attribute SOFT_HLUTNM of \tmp_1_reg_1110_pp0_iter6_reg_reg[6]_srl7_i_1\ : label is "soft_lutpair186";
  attribute srl_bus_name of \tmp_1_reg_1110_pp0_iter6_reg_reg[7]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg ";
  attribute srl_name of \tmp_1_reg_1110_pp0_iter6_reg_reg[7]_srl7\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter6_reg_reg[7]_srl7 ";
  attribute SOFT_HLUTNM of \tmp_1_reg_1110_pp0_iter6_reg_reg[7]_srl7_i_1\ : label is "soft_lutpair187";
  attribute srl_bus_name of \tmp_4_reg_1130_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_4_reg_1130_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \tmp_4_reg_1130_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_4_reg_1130_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \tmp_4_reg_1130_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_4_reg_1130_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \tmp_4_reg_1130_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_4_reg_1130_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \tmp_4_reg_1130_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_4_reg_1130_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \tmp_4_reg_1130_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_4_reg_1130_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \tmp_4_reg_1130_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_4_reg_1130_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \tmp_4_reg_1130_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_4_reg_1130_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter2_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \tmp_5_reg_1135_pp0_iter4_reg_reg[0]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_5_reg_1135_pp0_iter4_reg_reg[0]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg[0]_srl5 ";
  attribute srl_bus_name of \tmp_5_reg_1135_pp0_iter4_reg_reg[1]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_5_reg_1135_pp0_iter4_reg_reg[1]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg[1]_srl5 ";
  attribute srl_bus_name of \tmp_5_reg_1135_pp0_iter4_reg_reg[2]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_5_reg_1135_pp0_iter4_reg_reg[2]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg[2]_srl5 ";
  attribute srl_bus_name of \tmp_5_reg_1135_pp0_iter4_reg_reg[3]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_5_reg_1135_pp0_iter4_reg_reg[3]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg[3]_srl5 ";
  attribute srl_bus_name of \tmp_5_reg_1135_pp0_iter4_reg_reg[4]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_5_reg_1135_pp0_iter4_reg_reg[4]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg[4]_srl5 ";
  attribute srl_bus_name of \tmp_5_reg_1135_pp0_iter4_reg_reg[5]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_5_reg_1135_pp0_iter4_reg_reg[5]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg[5]_srl5 ";
  attribute srl_bus_name of \tmp_5_reg_1135_pp0_iter4_reg_reg[6]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_5_reg_1135_pp0_iter4_reg_reg[6]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg[6]_srl5 ";
  attribute srl_bus_name of \tmp_5_reg_1135_pp0_iter4_reg_reg[7]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_5_reg_1135_pp0_iter4_reg_reg[7]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter4_reg_reg[7]_srl5 ";
  attribute srl_bus_name of \tmp_8_reg_1100_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_8_reg_1100_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \tmp_8_reg_1100_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_8_reg_1100_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \tmp_8_reg_1100_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_8_reg_1100_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \tmp_8_reg_1100_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_8_reg_1100_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \tmp_8_reg_1100_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_8_reg_1100_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \tmp_8_reg_1100_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_8_reg_1100_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \tmp_8_reg_1100_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_8_reg_1100_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \tmp_8_reg_1100_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_8_reg_1100_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter2_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \tmp_9_reg_1105_pp0_iter4_reg_reg[0]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_9_reg_1105_pp0_iter4_reg_reg[0]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg[0]_srl5 ";
  attribute srl_bus_name of \tmp_9_reg_1105_pp0_iter4_reg_reg[1]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_9_reg_1105_pp0_iter4_reg_reg[1]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg[1]_srl5 ";
  attribute srl_bus_name of \tmp_9_reg_1105_pp0_iter4_reg_reg[2]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_9_reg_1105_pp0_iter4_reg_reg[2]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg[2]_srl5 ";
  attribute srl_bus_name of \tmp_9_reg_1105_pp0_iter4_reg_reg[3]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_9_reg_1105_pp0_iter4_reg_reg[3]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg[3]_srl5 ";
  attribute srl_bus_name of \tmp_9_reg_1105_pp0_iter4_reg_reg[4]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_9_reg_1105_pp0_iter4_reg_reg[4]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg[4]_srl5 ";
  attribute srl_bus_name of \tmp_9_reg_1105_pp0_iter4_reg_reg[5]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_9_reg_1105_pp0_iter4_reg_reg[5]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg[5]_srl5 ";
  attribute srl_bus_name of \tmp_9_reg_1105_pp0_iter4_reg_reg[6]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_9_reg_1105_pp0_iter4_reg_reg[6]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg[6]_srl5 ";
  attribute srl_bus_name of \tmp_9_reg_1105_pp0_iter4_reg_reg[7]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_9_reg_1105_pp0_iter4_reg_reg[7]_srl5\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter4_reg_reg[7]_srl5 ";
  attribute srl_bus_name of \tmp_s_reg_1115_pp0_iter8_reg_reg[0]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_s_reg_1115_pp0_iter8_reg_reg[0]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg[0]_srl9 ";
  attribute SOFT_HLUTNM of \tmp_s_reg_1115_pp0_iter8_reg_reg[0]_srl9_i_1\ : label is "soft_lutpair180";
  attribute srl_bus_name of \tmp_s_reg_1115_pp0_iter8_reg_reg[1]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_s_reg_1115_pp0_iter8_reg_reg[1]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg[1]_srl9 ";
  attribute SOFT_HLUTNM of \tmp_s_reg_1115_pp0_iter8_reg_reg[1]_srl9_i_1\ : label is "soft_lutpair181";
  attribute srl_bus_name of \tmp_s_reg_1115_pp0_iter8_reg_reg[2]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_s_reg_1115_pp0_iter8_reg_reg[2]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg[2]_srl9 ";
  attribute SOFT_HLUTNM of \tmp_s_reg_1115_pp0_iter8_reg_reg[2]_srl9_i_1\ : label is "soft_lutpair182";
  attribute srl_bus_name of \tmp_s_reg_1115_pp0_iter8_reg_reg[3]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_s_reg_1115_pp0_iter8_reg_reg[3]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg[3]_srl9 ";
  attribute SOFT_HLUTNM of \tmp_s_reg_1115_pp0_iter8_reg_reg[3]_srl9_i_1\ : label is "soft_lutpair183";
  attribute srl_bus_name of \tmp_s_reg_1115_pp0_iter8_reg_reg[4]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_s_reg_1115_pp0_iter8_reg_reg[4]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg[4]_srl9 ";
  attribute SOFT_HLUTNM of \tmp_s_reg_1115_pp0_iter8_reg_reg[4]_srl9_i_1\ : label is "soft_lutpair184";
  attribute srl_bus_name of \tmp_s_reg_1115_pp0_iter8_reg_reg[5]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_s_reg_1115_pp0_iter8_reg_reg[5]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg[5]_srl9 ";
  attribute SOFT_HLUTNM of \tmp_s_reg_1115_pp0_iter8_reg_reg[5]_srl9_i_1\ : label is "soft_lutpair185";
  attribute srl_bus_name of \tmp_s_reg_1115_pp0_iter8_reg_reg[6]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_s_reg_1115_pp0_iter8_reg_reg[6]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg[6]_srl9 ";
  attribute SOFT_HLUTNM of \tmp_s_reg_1115_pp0_iter8_reg_reg[6]_srl9_i_1\ : label is "soft_lutpair186";
  attribute srl_bus_name of \tmp_s_reg_1115_pp0_iter8_reg_reg[7]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_s_reg_1115_pp0_iter8_reg_reg[7]_srl9\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter8_reg_reg[7]_srl9 ";
  attribute SOFT_HLUTNM of \tmp_s_reg_1115_pp0_iter8_reg_reg[7]_srl9_i_1\ : label is "soft_lutpair187";
begin
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  ap_enable_reg_pp0_iter10_reg_0 <= \^ap_enable_reg_pp0_iter10_reg_0\;
  ap_enable_reg_pp0_iter2 <= \^ap_enable_reg_pp0_iter2\;
  ap_enable_reg_pp0_iter4_reg_0 <= \^ap_enable_reg_pp0_iter4_reg_0\;
  ap_enable_reg_pp0_iter5_reg_0 <= \^ap_enable_reg_pp0_iter5_reg_0\;
  ap_enable_reg_pp0_iter6_reg_0 <= \^ap_enable_reg_pp0_iter6_reg_0\;
  ap_enable_reg_pp0_iter8_reg_0 <= \^ap_enable_reg_pp0_iter8_reg_0\;
\SRL_SIG_reg[15][0]_srl16_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_reg_1432,
      I1 => icmp_ln968_reg_1438,
      I2 => sum_reg_1427(12),
      O => \in\(0)
    );
\SRL_SIG_reg[15][10]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_13_reg_1448,
      I1 => icmp_ln968_1_reg_1454,
      I2 => sum_11_reg_1443(14),
      O => \in\(10)
    );
\SRL_SIG_reg[15][11]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_13_reg_1448,
      I1 => icmp_ln968_1_reg_1454,
      I2 => sum_11_reg_1443(15),
      O => \in\(11)
    );
\SRL_SIG_reg[15][12]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_13_reg_1448,
      I1 => icmp_ln968_1_reg_1454,
      I2 => sum_11_reg_1443(16),
      O => \in\(12)
    );
\SRL_SIG_reg[15][13]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_13_reg_1448,
      I1 => icmp_ln968_1_reg_1454,
      I2 => sum_11_reg_1443(17),
      O => \in\(13)
    );
\SRL_SIG_reg[15][14]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_13_reg_1448,
      I1 => icmp_ln968_1_reg_1454,
      I2 => sum_11_reg_1443(18),
      O => \in\(14)
    );
\SRL_SIG_reg[15][15]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_13_reg_1448,
      I1 => icmp_ln968_1_reg_1454,
      I2 => sum_11_reg_1443(19),
      O => \in\(15)
    );
\SRL_SIG_reg[15][16]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_15_reg_1464,
      I1 => icmp_ln968_2_reg_1470,
      I2 => sum_17_reg_1459(12),
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_15_reg_1464,
      I1 => icmp_ln968_2_reg_1470,
      I2 => sum_17_reg_1459(13),
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_15_reg_1464,
      I1 => icmp_ln968_2_reg_1470,
      I2 => sum_17_reg_1459(14),
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_15_reg_1464,
      I1 => icmp_ln968_2_reg_1470,
      I2 => sum_17_reg_1459(15),
      O => \in\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_reg_1432,
      I1 => icmp_ln968_reg_1438,
      I2 => sum_reg_1427(13),
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_15_reg_1464,
      I1 => icmp_ln968_2_reg_1470,
      I2 => sum_17_reg_1459(16),
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_15_reg_1464,
      I1 => icmp_ln968_2_reg_1470,
      I2 => sum_17_reg_1459(17),
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_15_reg_1464,
      I1 => icmp_ln968_2_reg_1470,
      I2 => sum_17_reg_1459(18),
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_15_reg_1464,
      I1 => icmp_ln968_2_reg_1470,
      I2 => sum_17_reg_1459(19),
      O => \in\(23)
    );
\SRL_SIG_reg[15][2]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_reg_1432,
      I1 => icmp_ln968_reg_1438,
      I2 => sum_reg_1427(14),
      O => \in\(2)
    );
\SRL_SIG_reg[15][3]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_reg_1432,
      I1 => icmp_ln968_reg_1438,
      I2 => sum_reg_1427(15),
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_reg_1432,
      I1 => icmp_ln968_reg_1438,
      I2 => sum_reg_1427(16),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_reg_1432,
      I1 => icmp_ln968_reg_1438,
      I2 => sum_reg_1427(17),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_reg_1432,
      I1 => icmp_ln968_reg_1438,
      I2 => sum_reg_1427(18),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_reg_1432,
      I1 => icmp_ln968_reg_1438,
      I2 => sum_reg_1427(19),
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_13_reg_1448,
      I1 => icmp_ln968_1_reg_1454,
      I2 => sum_11_reg_1443(12),
      O => \in\(8)
    );
\SRL_SIG_reg[15][9]_srl16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_13_reg_1448,
      I1 => icmp_ln968_1_reg_1454,
      I2 => sum_11_reg_1443(13),
      O => \in\(9)
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter9,
      Q => \^ap_enable_reg_pp0_iter10_reg_0\,
      R => SS(0)
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \^ap_enable_reg_pp0_iter10_reg_0\,
      Q => ap_enable_reg_pp0_iter11_reg_n_5,
      R => SS(0)
    );
ap_enable_reg_pp0_iter12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter11_reg_n_5,
      Q => ap_enable_reg_pp0_iter12,
      R => SS(0)
    );
ap_enable_reg_pp0_iter13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter12,
      Q => ap_enable_reg_pp0_iter13,
      R => SS(0)
    );
ap_enable_reg_pp0_iter14_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter13,
      Q => ap_enable_reg_pp0_iter14,
      R => SS(0)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter1_reg_0,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter1,
      Q => \^ap_enable_reg_pp0_iter2\,
      R => SS(0)
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \^ap_enable_reg_pp0_iter2\,
      Q => ap_enable_reg_pp0_iter3,
      R => SS(0)
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter3,
      Q => \^ap_enable_reg_pp0_iter4_reg_0\,
      R => SS(0)
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \^ap_enable_reg_pp0_iter4_reg_0\,
      Q => ap_enable_reg_pp0_iter5,
      R => SS(0)
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter5,
      Q => \^ap_enable_reg_pp0_iter6_reg_0\,
      R => SS(0)
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \^ap_enable_reg_pp0_iter6_reg_0\,
      Q => ap_enable_reg_pp0_iter7,
      R => SS(0)
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter7,
      Q => \^ap_enable_reg_pp0_iter8_reg_0\,
      R => SS(0)
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \^ap_enable_reg_pp0_iter8_reg_0\,
      Q => ap_enable_reg_pp0_iter9,
      R => SS(0)
    );
\icmp_ln968_1_fu_754_p2/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_14_fu_745_p4(0),
      I1 => tmp_14_fu_745_p4(1),
      I2 => tmp_14_fu_745_p4(2),
      I3 => tmp_14_fu_745_p4(3),
      I4 => tmp_14_fu_745_p4(4),
      I5 => tmp_14_fu_745_p4(5),
      O => \icmp_ln968_1_fu_754_p2/i__n_5\
    );
\icmp_ln968_1_reg_1454_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => mac_muladd_8ns_16s_27s_27_4_1_U130_n_20,
      Q => icmp_ln968_1_reg_1454,
      R => '0'
    );
\icmp_ln968_2_fu_776_p2/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_16_fu_767_p4(0),
      I1 => tmp_16_fu_767_p4(1),
      I2 => tmp_16_fu_767_p4(2),
      I3 => tmp_16_fu_767_p4(3),
      I4 => tmp_16_fu_767_p4(4),
      I5 => tmp_16_fu_767_p4(5),
      O => \icmp_ln968_2_fu_776_p2/i__n_5\
    );
\icmp_ln968_2_reg_1470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => mac_muladd_8ns_16s_27s_27_4_1_U131_n_24,
      Q => icmp_ln968_2_reg_1470,
      R => '0'
    );
\icmp_ln968_fu_732_p2/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_12_fu_723_p4(0),
      I1 => tmp_12_fu_723_p4(1),
      I2 => tmp_12_fu_723_p4(2),
      I3 => tmp_12_fu_723_p4(3),
      I4 => tmp_12_fu_723_p4(4),
      I5 => tmp_12_fu_723_p4(5),
      O => \icmp_ln968_fu_732_p2/i__n_5\
    );
\icmp_ln968_reg_1438_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => mac_muladd_8ns_16s_27s_27_4_1_U129_n_20,
      Q => icmp_ln968_reg_1438,
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_reg(0),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0(0),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_reg(1),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0(1),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_reg(2),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0(2),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_reg(3),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0(3),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_reg(4),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0(4),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_reg(5),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0(5),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0(0),
      Q => idxprom8_reg_1046_pp0_iter2_reg_reg(0),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0(1),
      Q => idxprom8_reg_1046_pp0_iter2_reg_reg(1),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0(2),
      Q => idxprom8_reg_1046_pp0_iter2_reg_reg(2),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0(3),
      Q => idxprom8_reg_1046_pp0_iter2_reg_reg(3),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0(4),
      Q => idxprom8_reg_1046_pp0_iter2_reg_reg(4),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0(5),
      Q => idxprom8_reg_1046_pp0_iter2_reg_reg(5),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter2_reg_reg(0),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0(0),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter2_reg_reg(1),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0(1),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter2_reg_reg(2),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0(2),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter2_reg_reg(3),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0(3),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter2_reg_reg(4),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0(4),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter2_reg_reg(5),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0(5),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0(0),
      Q => idxprom8_reg_1046_pp0_iter4_reg_reg(0),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0(1),
      Q => idxprom8_reg_1046_pp0_iter4_reg_reg(1),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0(2),
      Q => idxprom8_reg_1046_pp0_iter4_reg_reg(2),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0(3),
      Q => idxprom8_reg_1046_pp0_iter4_reg_reg(3),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0(4),
      Q => idxprom8_reg_1046_pp0_iter4_reg_reg(4),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0(5),
      Q => idxprom8_reg_1046_pp0_iter4_reg_reg(5),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter4_reg_reg(0),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0(0),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter4_reg_reg(1),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0(1),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter4_reg_reg(2),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0(2),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter4_reg_reg(3),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0(3),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter4_reg_reg(4),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0(4),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter4_reg_reg(5),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0(5),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0(0),
      Q => idxprom8_reg_1046_pp0_iter6_reg_reg(0),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0(1),
      Q => idxprom8_reg_1046_pp0_iter6_reg_reg(1),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter6_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0(2),
      Q => idxprom8_reg_1046_pp0_iter6_reg_reg(2),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter6_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0(3),
      Q => idxprom8_reg_1046_pp0_iter6_reg_reg(3),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter6_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0(4),
      Q => idxprom8_reg_1046_pp0_iter6_reg_reg(4),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter6_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0(5),
      Q => idxprom8_reg_1046_pp0_iter6_reg_reg(5),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter6_reg_reg(0),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0(0),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter7_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter6_reg_reg(1),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0(1),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter7_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter6_reg_reg(2),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0(2),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter7_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter6_reg_reg(3),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0(3),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter7_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter6_reg_reg(4),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0(4),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter7_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter6_reg_reg(5),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0(5),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0(0),
      Q => idxprom8_reg_1046_pp0_iter8_reg_reg(0),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter8_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0(1),
      Q => idxprom8_reg_1046_pp0_iter8_reg_reg(1),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter8_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0(2),
      Q => idxprom8_reg_1046_pp0_iter8_reg_reg(2),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter8_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0(3),
      Q => idxprom8_reg_1046_pp0_iter8_reg_reg(3),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter8_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0(4),
      Q => idxprom8_reg_1046_pp0_iter8_reg_reg(4),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter8_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0(5),
      Q => idxprom8_reg_1046_pp0_iter8_reg_reg(5),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter8_reg_reg(0),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0(0),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter9_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter8_reg_reg(1),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0(1),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter9_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter8_reg_reg(2),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0(2),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter9_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter8_reg_reg(3),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0(3),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter9_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter8_reg_reg(4),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0(4),
      R => '0'
    );
\idxprom8_reg_1046_pp0_iter9_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => idxprom8_reg_1046_pp0_iter8_reg_reg(5),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0(5),
      R => '0'
    );
\idxprom8_reg_1046_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \idxprom8_reg_1046_reg[5]_0\(0),
      Q => idxprom8_reg_1046_reg(0),
      R => '0'
    );
\idxprom8_reg_1046_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \idxprom8_reg_1046_reg[5]_0\(1),
      Q => idxprom8_reg_1046_reg(1),
      R => '0'
    );
\idxprom8_reg_1046_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \idxprom8_reg_1046_reg[5]_0\(2),
      Q => idxprom8_reg_1046_reg(2),
      R => '0'
    );
\idxprom8_reg_1046_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \idxprom8_reg_1046_reg[5]_0\(3),
      Q => idxprom8_reg_1046_reg(3),
      R => '0'
    );
\idxprom8_reg_1046_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \idxprom8_reg_1046_reg[5]_0\(4),
      Q => idxprom8_reg_1046_reg(4),
      R => '0'
    );
\idxprom8_reg_1046_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \idxprom8_reg_1046_reg[5]_0\(5),
      Q => idxprom8_reg_1046_reg(5),
      R => '0'
    );
\lhs_2_reg_1065[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_14(0),
      I1 => \lhs_2_reg_1065_reg[7]_0\(0),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_15(0),
      I5 => p_reg_reg_13(0),
      O => lhs_2_fu_357_p7(0)
    );
\lhs_2_reg_1065[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_14(1),
      I1 => \lhs_2_reg_1065_reg[7]_0\(1),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_15(1),
      I5 => p_reg_reg_13(1),
      O => lhs_2_fu_357_p7(1)
    );
\lhs_2_reg_1065[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_14(2),
      I1 => \lhs_2_reg_1065_reg[7]_0\(2),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_15(2),
      I5 => p_reg_reg_13(2),
      O => lhs_2_fu_357_p7(2)
    );
\lhs_2_reg_1065[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_14(3),
      I1 => \lhs_2_reg_1065_reg[7]_0\(3),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_15(3),
      I5 => p_reg_reg_13(3),
      O => lhs_2_fu_357_p7(3)
    );
\lhs_2_reg_1065[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_14(4),
      I1 => \lhs_2_reg_1065_reg[7]_0\(4),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_15(4),
      I5 => p_reg_reg_13(4),
      O => lhs_2_fu_357_p7(4)
    );
\lhs_2_reg_1065[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_14(5),
      I1 => \lhs_2_reg_1065_reg[7]_0\(5),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_15(5),
      I5 => p_reg_reg_13(5),
      O => lhs_2_fu_357_p7(5)
    );
\lhs_2_reg_1065[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_14(6),
      I1 => \lhs_2_reg_1065_reg[7]_0\(6),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_15(6),
      I5 => p_reg_reg_13(6),
      O => lhs_2_fu_357_p7(6)
    );
\lhs_2_reg_1065[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_14(7),
      I1 => \lhs_2_reg_1065_reg[7]_0\(7),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_15(7),
      I5 => p_reg_reg_13(7),
      O => lhs_2_fu_357_p7(7)
    );
\lhs_2_reg_1065_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lhs_2_reg_1065(0),
      Q => lhs_2_reg_1065_pp0_iter1_reg(0),
      R => '0'
    );
\lhs_2_reg_1065_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lhs_2_reg_1065(1),
      Q => lhs_2_reg_1065_pp0_iter1_reg(1),
      R => '0'
    );
\lhs_2_reg_1065_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lhs_2_reg_1065(2),
      Q => lhs_2_reg_1065_pp0_iter1_reg(2),
      R => '0'
    );
\lhs_2_reg_1065_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lhs_2_reg_1065(3),
      Q => lhs_2_reg_1065_pp0_iter1_reg(3),
      R => '0'
    );
\lhs_2_reg_1065_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lhs_2_reg_1065(4),
      Q => lhs_2_reg_1065_pp0_iter1_reg(4),
      R => '0'
    );
\lhs_2_reg_1065_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lhs_2_reg_1065(5),
      Q => lhs_2_reg_1065_pp0_iter1_reg(5),
      R => '0'
    );
\lhs_2_reg_1065_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lhs_2_reg_1065(6),
      Q => lhs_2_reg_1065_pp0_iter1_reg(6),
      R => '0'
    );
\lhs_2_reg_1065_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lhs_2_reg_1065(7),
      Q => lhs_2_reg_1065_pp0_iter1_reg(7),
      R => '0'
    );
\lhs_2_reg_1065_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lhs_2_fu_357_p7(0),
      Q => lhs_2_reg_1065(0),
      R => '0'
    );
\lhs_2_reg_1065_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lhs_2_fu_357_p7(1),
      Q => lhs_2_reg_1065(1),
      R => '0'
    );
\lhs_2_reg_1065_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lhs_2_fu_357_p7(2),
      Q => lhs_2_reg_1065(2),
      R => '0'
    );
\lhs_2_reg_1065_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lhs_2_fu_357_p7(3),
      Q => lhs_2_reg_1065(3),
      R => '0'
    );
\lhs_2_reg_1065_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lhs_2_fu_357_p7(4),
      Q => lhs_2_reg_1065(4),
      R => '0'
    );
\lhs_2_reg_1065_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lhs_2_fu_357_p7(5),
      Q => lhs_2_reg_1065(5),
      R => '0'
    );
\lhs_2_reg_1065_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lhs_2_fu_357_p7(6),
      Q => lhs_2_reg_1065(6),
      R => '0'
    );
\lhs_2_reg_1065_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lhs_2_fu_357_p7(7),
      Q => lhs_2_reg_1065(7),
      R => '0'
    );
\lhs_3_reg_1070_pp0_iter2_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_3_fu_373_p7(0),
      Q => \lhs_3_reg_1070_pp0_iter2_reg_reg[0]_srl3_n_5\
    );
\lhs_3_reg_1070_pp0_iter2_reg_reg[0]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_13(0),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(0),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_14(0),
      I5 => \lhs_2_reg_1065_reg[7]_0\(0),
      O => lhs_3_fu_373_p7(0)
    );
\lhs_3_reg_1070_pp0_iter2_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_3_fu_373_p7(1),
      Q => \lhs_3_reg_1070_pp0_iter2_reg_reg[1]_srl3_n_5\
    );
\lhs_3_reg_1070_pp0_iter2_reg_reg[1]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_13(1),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(1),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_14(1),
      I5 => \lhs_2_reg_1065_reg[7]_0\(1),
      O => lhs_3_fu_373_p7(1)
    );
\lhs_3_reg_1070_pp0_iter2_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_3_fu_373_p7(2),
      Q => \lhs_3_reg_1070_pp0_iter2_reg_reg[2]_srl3_n_5\
    );
\lhs_3_reg_1070_pp0_iter2_reg_reg[2]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_13(2),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(2),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_14(2),
      I5 => \lhs_2_reg_1065_reg[7]_0\(2),
      O => lhs_3_fu_373_p7(2)
    );
\lhs_3_reg_1070_pp0_iter2_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_3_fu_373_p7(3),
      Q => \lhs_3_reg_1070_pp0_iter2_reg_reg[3]_srl3_n_5\
    );
\lhs_3_reg_1070_pp0_iter2_reg_reg[3]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_13(3),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(3),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_14(3),
      I5 => \lhs_2_reg_1065_reg[7]_0\(3),
      O => lhs_3_fu_373_p7(3)
    );
\lhs_3_reg_1070_pp0_iter2_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_3_fu_373_p7(4),
      Q => \lhs_3_reg_1070_pp0_iter2_reg_reg[4]_srl3_n_5\
    );
\lhs_3_reg_1070_pp0_iter2_reg_reg[4]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_13(4),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(4),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_14(4),
      I5 => \lhs_2_reg_1065_reg[7]_0\(4),
      O => lhs_3_fu_373_p7(4)
    );
\lhs_3_reg_1070_pp0_iter2_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_3_fu_373_p7(5),
      Q => \lhs_3_reg_1070_pp0_iter2_reg_reg[5]_srl3_n_5\
    );
\lhs_3_reg_1070_pp0_iter2_reg_reg[5]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_13(5),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(5),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_14(5),
      I5 => \lhs_2_reg_1065_reg[7]_0\(5),
      O => lhs_3_fu_373_p7(5)
    );
\lhs_3_reg_1070_pp0_iter2_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_3_fu_373_p7(6),
      Q => \lhs_3_reg_1070_pp0_iter2_reg_reg[6]_srl3_n_5\
    );
\lhs_3_reg_1070_pp0_iter2_reg_reg[6]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_13(6),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(6),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_14(6),
      I5 => \lhs_2_reg_1065_reg[7]_0\(6),
      O => lhs_3_fu_373_p7(6)
    );
\lhs_3_reg_1070_pp0_iter2_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_3_fu_373_p7(7),
      Q => \lhs_3_reg_1070_pp0_iter2_reg_reg[7]_srl3_n_5\
    );
\lhs_3_reg_1070_pp0_iter2_reg_reg[7]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_13(7),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(7),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_14(7),
      I5 => \lhs_2_reg_1065_reg[7]_0\(7),
      O => lhs_3_fu_373_p7(7)
    );
\lhs_3_reg_1070_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_3_reg_1070_pp0_iter2_reg_reg[0]_srl3_n_5\,
      Q => lhs_3_reg_1070_pp0_iter3_reg(0),
      R => '0'
    );
\lhs_3_reg_1070_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_3_reg_1070_pp0_iter2_reg_reg[1]_srl3_n_5\,
      Q => lhs_3_reg_1070_pp0_iter3_reg(1),
      R => '0'
    );
\lhs_3_reg_1070_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_3_reg_1070_pp0_iter2_reg_reg[2]_srl3_n_5\,
      Q => lhs_3_reg_1070_pp0_iter3_reg(2),
      R => '0'
    );
\lhs_3_reg_1070_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_3_reg_1070_pp0_iter2_reg_reg[3]_srl3_n_5\,
      Q => lhs_3_reg_1070_pp0_iter3_reg(3),
      R => '0'
    );
\lhs_3_reg_1070_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_3_reg_1070_pp0_iter2_reg_reg[4]_srl3_n_5\,
      Q => lhs_3_reg_1070_pp0_iter3_reg(4),
      R => '0'
    );
\lhs_3_reg_1070_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_3_reg_1070_pp0_iter2_reg_reg[5]_srl3_n_5\,
      Q => lhs_3_reg_1070_pp0_iter3_reg(5),
      R => '0'
    );
\lhs_3_reg_1070_pp0_iter3_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_3_reg_1070_pp0_iter2_reg_reg[6]_srl3_n_5\,
      Q => lhs_3_reg_1070_pp0_iter3_reg(6),
      R => '0'
    );
\lhs_3_reg_1070_pp0_iter3_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_3_reg_1070_pp0_iter2_reg_reg[7]_srl3_n_5\,
      Q => lhs_3_reg_1070_pp0_iter3_reg(7),
      R => '0'
    );
\lhs_4_reg_1075_pp0_iter4_reg_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_4_fu_389_p7(0),
      Q => \lhs_4_reg_1075_pp0_iter4_reg_reg[0]_srl5_n_5\
    );
\lhs_4_reg_1075_pp0_iter4_reg_reg[0]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \lhs_2_reg_1065_reg[7]_0\(0),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(0),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_13(0),
      I5 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(0),
      O => lhs_4_fu_389_p7(0)
    );
\lhs_4_reg_1075_pp0_iter4_reg_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_4_fu_389_p7(1),
      Q => \lhs_4_reg_1075_pp0_iter4_reg_reg[1]_srl5_n_5\
    );
\lhs_4_reg_1075_pp0_iter4_reg_reg[1]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \lhs_2_reg_1065_reg[7]_0\(1),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(1),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_13(1),
      I5 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(1),
      O => lhs_4_fu_389_p7(1)
    );
\lhs_4_reg_1075_pp0_iter4_reg_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_4_fu_389_p7(2),
      Q => \lhs_4_reg_1075_pp0_iter4_reg_reg[2]_srl5_n_5\
    );
\lhs_4_reg_1075_pp0_iter4_reg_reg[2]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \lhs_2_reg_1065_reg[7]_0\(2),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(2),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_13(2),
      I5 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(2),
      O => lhs_4_fu_389_p7(2)
    );
\lhs_4_reg_1075_pp0_iter4_reg_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_4_fu_389_p7(3),
      Q => \lhs_4_reg_1075_pp0_iter4_reg_reg[3]_srl5_n_5\
    );
\lhs_4_reg_1075_pp0_iter4_reg_reg[3]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \lhs_2_reg_1065_reg[7]_0\(3),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(3),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_13(3),
      I5 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(3),
      O => lhs_4_fu_389_p7(3)
    );
\lhs_4_reg_1075_pp0_iter4_reg_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_4_fu_389_p7(4),
      Q => \lhs_4_reg_1075_pp0_iter4_reg_reg[4]_srl5_n_5\
    );
\lhs_4_reg_1075_pp0_iter4_reg_reg[4]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \lhs_2_reg_1065_reg[7]_0\(4),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(4),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_13(4),
      I5 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(4),
      O => lhs_4_fu_389_p7(4)
    );
\lhs_4_reg_1075_pp0_iter4_reg_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_4_fu_389_p7(5),
      Q => \lhs_4_reg_1075_pp0_iter4_reg_reg[5]_srl5_n_5\
    );
\lhs_4_reg_1075_pp0_iter4_reg_reg[5]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \lhs_2_reg_1065_reg[7]_0\(5),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(5),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_13(5),
      I5 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(5),
      O => lhs_4_fu_389_p7(5)
    );
\lhs_4_reg_1075_pp0_iter4_reg_reg[6]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_4_fu_389_p7(6),
      Q => \lhs_4_reg_1075_pp0_iter4_reg_reg[6]_srl5_n_5\
    );
\lhs_4_reg_1075_pp0_iter4_reg_reg[6]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \lhs_2_reg_1065_reg[7]_0\(6),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(6),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_13(6),
      I5 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(6),
      O => lhs_4_fu_389_p7(6)
    );
\lhs_4_reg_1075_pp0_iter4_reg_reg[7]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_4_fu_389_p7(7),
      Q => \lhs_4_reg_1075_pp0_iter4_reg_reg[7]_srl5_n_5\
    );
\lhs_4_reg_1075_pp0_iter4_reg_reg[7]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \lhs_2_reg_1065_reg[7]_0\(7),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(7),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_13(7),
      I5 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(7),
      O => lhs_4_fu_389_p7(7)
    );
\lhs_4_reg_1075_pp0_iter5_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_4_reg_1075_pp0_iter4_reg_reg[0]_srl5_n_5\,
      Q => lhs_4_reg_1075_pp0_iter5_reg(0),
      R => '0'
    );
\lhs_4_reg_1075_pp0_iter5_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_4_reg_1075_pp0_iter4_reg_reg[1]_srl5_n_5\,
      Q => lhs_4_reg_1075_pp0_iter5_reg(1),
      R => '0'
    );
\lhs_4_reg_1075_pp0_iter5_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_4_reg_1075_pp0_iter4_reg_reg[2]_srl5_n_5\,
      Q => lhs_4_reg_1075_pp0_iter5_reg(2),
      R => '0'
    );
\lhs_4_reg_1075_pp0_iter5_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_4_reg_1075_pp0_iter4_reg_reg[3]_srl5_n_5\,
      Q => lhs_4_reg_1075_pp0_iter5_reg(3),
      R => '0'
    );
\lhs_4_reg_1075_pp0_iter5_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_4_reg_1075_pp0_iter4_reg_reg[4]_srl5_n_5\,
      Q => lhs_4_reg_1075_pp0_iter5_reg(4),
      R => '0'
    );
\lhs_4_reg_1075_pp0_iter5_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_4_reg_1075_pp0_iter4_reg_reg[5]_srl5_n_5\,
      Q => lhs_4_reg_1075_pp0_iter5_reg(5),
      R => '0'
    );
\lhs_4_reg_1075_pp0_iter5_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_4_reg_1075_pp0_iter4_reg_reg[6]_srl5_n_5\,
      Q => lhs_4_reg_1075_pp0_iter5_reg(6),
      R => '0'
    );
\lhs_4_reg_1075_pp0_iter5_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_4_reg_1075_pp0_iter4_reg_reg[7]_srl5_n_5\,
      Q => lhs_4_reg_1075_pp0_iter5_reg(7),
      R => '0'
    );
\lhs_5_reg_1080_pp0_iter6_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_5_fu_405_p6(0),
      Q => \lhs_5_reg_1080_pp0_iter6_reg_reg[0]_srl7_n_5\
    );
\lhs_5_reg_1080_pp0_iter6_reg_reg[0]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \lhs_2_reg_1065_reg[7]_0\(0),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(0),
      I2 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(0),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => lhs_5_fu_405_p6(0)
    );
\lhs_5_reg_1080_pp0_iter6_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_5_fu_405_p6(1),
      Q => \lhs_5_reg_1080_pp0_iter6_reg_reg[1]_srl7_n_5\
    );
\lhs_5_reg_1080_pp0_iter6_reg_reg[1]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \lhs_2_reg_1065_reg[7]_0\(1),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(1),
      I2 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(1),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => lhs_5_fu_405_p6(1)
    );
\lhs_5_reg_1080_pp0_iter6_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_5_fu_405_p6(2),
      Q => \lhs_5_reg_1080_pp0_iter6_reg_reg[2]_srl7_n_5\
    );
\lhs_5_reg_1080_pp0_iter6_reg_reg[2]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \lhs_2_reg_1065_reg[7]_0\(2),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(2),
      I2 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(2),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => lhs_5_fu_405_p6(2)
    );
\lhs_5_reg_1080_pp0_iter6_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_5_fu_405_p6(3),
      Q => \lhs_5_reg_1080_pp0_iter6_reg_reg[3]_srl7_n_5\
    );
\lhs_5_reg_1080_pp0_iter6_reg_reg[3]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \lhs_2_reg_1065_reg[7]_0\(3),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(3),
      I2 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(3),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => lhs_5_fu_405_p6(3)
    );
\lhs_5_reg_1080_pp0_iter6_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_5_fu_405_p6(4),
      Q => \lhs_5_reg_1080_pp0_iter6_reg_reg[4]_srl7_n_5\
    );
\lhs_5_reg_1080_pp0_iter6_reg_reg[4]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \lhs_2_reg_1065_reg[7]_0\(4),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(4),
      I2 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(4),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => lhs_5_fu_405_p6(4)
    );
\lhs_5_reg_1080_pp0_iter6_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_5_fu_405_p6(5),
      Q => \lhs_5_reg_1080_pp0_iter6_reg_reg[5]_srl7_n_5\
    );
\lhs_5_reg_1080_pp0_iter6_reg_reg[5]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \lhs_2_reg_1065_reg[7]_0\(5),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(5),
      I2 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(5),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => lhs_5_fu_405_p6(5)
    );
\lhs_5_reg_1080_pp0_iter6_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_5_fu_405_p6(6),
      Q => \lhs_5_reg_1080_pp0_iter6_reg_reg[6]_srl7_n_5\
    );
\lhs_5_reg_1080_pp0_iter6_reg_reg[6]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \lhs_2_reg_1065_reg[7]_0\(6),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(6),
      I2 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(6),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => lhs_5_fu_405_p6(6)
    );
\lhs_5_reg_1080_pp0_iter6_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_5_fu_405_p6(7),
      Q => \lhs_5_reg_1080_pp0_iter6_reg_reg[7]_srl7_n_5\
    );
\lhs_5_reg_1080_pp0_iter6_reg_reg[7]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \lhs_2_reg_1065_reg[7]_0\(7),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(7),
      I2 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(7),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => lhs_5_fu_405_p6(7)
    );
\lhs_5_reg_1080_pp0_iter7_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_5_reg_1080_pp0_iter6_reg_reg[0]_srl7_n_5\,
      Q => lhs_5_reg_1080_pp0_iter7_reg(0),
      R => '0'
    );
\lhs_5_reg_1080_pp0_iter7_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_5_reg_1080_pp0_iter6_reg_reg[1]_srl7_n_5\,
      Q => lhs_5_reg_1080_pp0_iter7_reg(1),
      R => '0'
    );
\lhs_5_reg_1080_pp0_iter7_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_5_reg_1080_pp0_iter6_reg_reg[2]_srl7_n_5\,
      Q => lhs_5_reg_1080_pp0_iter7_reg(2),
      R => '0'
    );
\lhs_5_reg_1080_pp0_iter7_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_5_reg_1080_pp0_iter6_reg_reg[3]_srl7_n_5\,
      Q => lhs_5_reg_1080_pp0_iter7_reg(3),
      R => '0'
    );
\lhs_5_reg_1080_pp0_iter7_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_5_reg_1080_pp0_iter6_reg_reg[4]_srl7_n_5\,
      Q => lhs_5_reg_1080_pp0_iter7_reg(4),
      R => '0'
    );
\lhs_5_reg_1080_pp0_iter7_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_5_reg_1080_pp0_iter6_reg_reg[5]_srl7_n_5\,
      Q => lhs_5_reg_1080_pp0_iter7_reg(5),
      R => '0'
    );
\lhs_5_reg_1080_pp0_iter7_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_5_reg_1080_pp0_iter6_reg_reg[6]_srl7_n_5\,
      Q => lhs_5_reg_1080_pp0_iter7_reg(6),
      R => '0'
    );
\lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_5_reg_1080_pp0_iter6_reg_reg[7]_srl7_n_5\,
      Q => lhs_5_reg_1080_pp0_iter7_reg(7),
      R => '0'
    );
\lhs_6_reg_1085_pp0_iter8_reg_reg[0]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_6_fu_419_p5(0),
      Q => \lhs_6_reg_1085_pp0_iter8_reg_reg[0]_srl9_n_5\
    );
\lhs_6_reg_1085_pp0_iter8_reg_reg[0]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(0),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(0),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => lhs_6_fu_419_p5(0)
    );
\lhs_6_reg_1085_pp0_iter8_reg_reg[1]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_6_fu_419_p5(1),
      Q => \lhs_6_reg_1085_pp0_iter8_reg_reg[1]_srl9_n_5\
    );
\lhs_6_reg_1085_pp0_iter8_reg_reg[1]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(1),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(1),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => lhs_6_fu_419_p5(1)
    );
\lhs_6_reg_1085_pp0_iter8_reg_reg[2]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_6_fu_419_p5(2),
      Q => \lhs_6_reg_1085_pp0_iter8_reg_reg[2]_srl9_n_5\
    );
\lhs_6_reg_1085_pp0_iter8_reg_reg[2]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(2),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(2),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => lhs_6_fu_419_p5(2)
    );
\lhs_6_reg_1085_pp0_iter8_reg_reg[3]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_6_fu_419_p5(3),
      Q => \lhs_6_reg_1085_pp0_iter8_reg_reg[3]_srl9_n_5\
    );
\lhs_6_reg_1085_pp0_iter8_reg_reg[3]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(3),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(3),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => lhs_6_fu_419_p5(3)
    );
\lhs_6_reg_1085_pp0_iter8_reg_reg[4]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_6_fu_419_p5(4),
      Q => \lhs_6_reg_1085_pp0_iter8_reg_reg[4]_srl9_n_5\
    );
\lhs_6_reg_1085_pp0_iter8_reg_reg[4]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(4),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(4),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => lhs_6_fu_419_p5(4)
    );
\lhs_6_reg_1085_pp0_iter8_reg_reg[5]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_6_fu_419_p5(5),
      Q => \lhs_6_reg_1085_pp0_iter8_reg_reg[5]_srl9_n_5\
    );
\lhs_6_reg_1085_pp0_iter8_reg_reg[5]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(5),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(5),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => lhs_6_fu_419_p5(5)
    );
\lhs_6_reg_1085_pp0_iter8_reg_reg[6]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_6_fu_419_p5(6),
      Q => \lhs_6_reg_1085_pp0_iter8_reg_reg[6]_srl9_n_5\
    );
\lhs_6_reg_1085_pp0_iter8_reg_reg[6]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(6),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(6),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => lhs_6_fu_419_p5(6)
    );
\lhs_6_reg_1085_pp0_iter8_reg_reg[7]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => lhs_6_fu_419_p5(7),
      Q => \lhs_6_reg_1085_pp0_iter8_reg_reg[7]_srl9_n_5\
    );
\lhs_6_reg_1085_pp0_iter8_reg_reg[7]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(7),
      I1 => \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(7),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => lhs_6_fu_419_p5(7)
    );
\lhs_6_reg_1085_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_6_reg_1085_pp0_iter8_reg_reg[0]_srl9_n_5\,
      Q => lhs_6_reg_1085_pp0_iter9_reg(0),
      R => '0'
    );
\lhs_6_reg_1085_pp0_iter9_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_6_reg_1085_pp0_iter8_reg_reg[1]_srl9_n_5\,
      Q => lhs_6_reg_1085_pp0_iter9_reg(1),
      R => '0'
    );
\lhs_6_reg_1085_pp0_iter9_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_6_reg_1085_pp0_iter8_reg_reg[2]_srl9_n_5\,
      Q => lhs_6_reg_1085_pp0_iter9_reg(2),
      R => '0'
    );
\lhs_6_reg_1085_pp0_iter9_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_6_reg_1085_pp0_iter8_reg_reg[3]_srl9_n_5\,
      Q => lhs_6_reg_1085_pp0_iter9_reg(3),
      R => '0'
    );
\lhs_6_reg_1085_pp0_iter9_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_6_reg_1085_pp0_iter8_reg_reg[4]_srl9_n_5\,
      Q => lhs_6_reg_1085_pp0_iter9_reg(4),
      R => '0'
    );
\lhs_6_reg_1085_pp0_iter9_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_6_reg_1085_pp0_iter8_reg_reg[5]_srl9_n_5\,
      Q => lhs_6_reg_1085_pp0_iter9_reg(5),
      R => '0'
    );
\lhs_6_reg_1085_pp0_iter9_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_6_reg_1085_pp0_iter8_reg_reg[6]_srl9_n_5\,
      Q => lhs_6_reg_1085_pp0_iter9_reg(6),
      R => '0'
    );
\lhs_6_reg_1085_pp0_iter9_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \lhs_6_reg_1085_pp0_iter8_reg_reg[7]_srl9_n_5\,
      Q => lhs_6_reg_1085_pp0_iter9_reg(7),
      R => '0'
    );
mac_muladd_8ns_16s_12ns_24_4_1_U114: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1
     port map (
      FiltCoeff_ce0 => FiltCoeff_ce0,
      P(23) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_5,
      P(22) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_6,
      P(21) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_7,
      P(20) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_8,
      P(19) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_9,
      P(18) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_10,
      P(17) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_11,
      P(16) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_12,
      P(15) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_13,
      P(14) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_14,
      P(13) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_15,
      P(12) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_16,
      P(11) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_17,
      P(10) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_18,
      P(9) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_19,
      P(8) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_20,
      P(7) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_21,
      P(6) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_22,
      P(5) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_23,
      P(4) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_24,
      P(3) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_25,
      P(2) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_26,
      P(1) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_27,
      P(0) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_28,
      ap_clk => ap_clk,
      p_reg_reg => \^ap_block_pp0_stage0_subdone\,
      p_reg_reg_0(7 downto 0) => p_reg_reg_15(7 downto 0),
      p_reg_reg_1(7 downto 0) => p_reg_reg_13(7 downto 0),
      p_reg_reg_2(1 downto 0) => p_reg_reg_4(1 downto 0),
      p_reg_reg_3(7 downto 0) => p_reg_reg_16(7 downto 0),
      p_reg_reg_4(7 downto 0) => p_reg_reg_14(7 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
mac_muladd_8ns_16s_12ns_24_4_1_U115: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_13
     port map (
      FiltCoeff_ce0 => FiltCoeff_ce0,
      P(23) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_5,
      P(22) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_6,
      P(21) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_7,
      P(20) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_8,
      P(19) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_9,
      P(18) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_10,
      P(17) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_11,
      P(16) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_12,
      P(15) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_13,
      P(14) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_14,
      P(13) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_15,
      P(12) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_16,
      P(11) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_17,
      P(10) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_18,
      P(9) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_19,
      P(8) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_20,
      P(7) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_21,
      P(6) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_22,
      P(5) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_23,
      P(4) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_24,
      P(3) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_25,
      P(2) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_26,
      P(1) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_27,
      P(0) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_28,
      ap_clk => ap_clk,
      p_reg_reg => \^ap_block_pp0_stage0_subdone\,
      p_reg_reg_0(7 downto 0) => p_reg_reg_11(7 downto 0),
      p_reg_reg_1(7 downto 0) => p_reg_reg_9(7 downto 0),
      p_reg_reg_2(1 downto 0) => p_reg_reg_4(1 downto 0),
      p_reg_reg_3(7 downto 0) => p_reg_reg_12(7 downto 0),
      p_reg_reg_4(7 downto 0) => p_reg_reg_10(7 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
mac_muladd_8ns_16s_12ns_24_4_1_U116: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_14
     port map (
      FiltCoeff_ce0 => FiltCoeff_ce0,
      P(23) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_5,
      P(22) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_6,
      P(21) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_7,
      P(20) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_8,
      P(19) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_9,
      P(18) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_10,
      P(17) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_11,
      P(16) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_12,
      P(15) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_13,
      P(14) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_14,
      P(13) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_15,
      P(12) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_16,
      P(11) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_17,
      P(10) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_18,
      P(9) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_19,
      P(8) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_20,
      P(7) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_21,
      P(6) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_22,
      P(5) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_23,
      P(4) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_24,
      P(3) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_25,
      P(2) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_26,
      P(1) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_27,
      P(0) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_28,
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
      p_reg_reg => \^ap_block_pp0_stage0_subdone\,
      p_reg_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      p_reg_reg_1 => \^ap_enable_reg_pp0_iter5_reg_0\,
      p_reg_reg_2(7 downto 0) => p_reg_reg_7(7 downto 0),
      p_reg_reg_3(7 downto 0) => p_reg_reg_5(7 downto 0),
      p_reg_reg_4(1 downto 0) => p_reg_reg_4(1 downto 0),
      p_reg_reg_5(7 downto 0) => p_reg_reg_8(7 downto 0),
      p_reg_reg_6(7 downto 0) => p_reg_reg_6(7 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
mac_muladd_8ns_16s_24s_25_4_1_U117: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1
     port map (
      FiltCoeff_1_ce0 => FiltCoeff_1_ce0,
      P(24) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_5,
      P(23) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_6,
      P(22) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_7,
      P(21) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_8,
      P(20) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_9,
      P(19) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_10,
      P(18) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_11,
      P(17) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_12,
      P(16) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_13,
      P(15) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_14,
      P(14) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_15,
      P(13) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_16,
      P(12) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_17,
      P(11) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_18,
      P(10) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_19,
      P(9) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_20,
      P(8) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_21,
      P(7) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_22,
      P(6) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_23,
      P(5) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_24,
      P(4) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_25,
      P(3) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_26,
      P(2) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_27,
      P(1) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_28,
      P(0) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_29,
      Q(7 downto 0) => lhs_2_reg_1065_pp0_iter1_reg(7 downto 0),
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0,
      p_reg_reg => \^ap_block_pp0_stage0_subdone\,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1(23) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_5,
      p_reg_reg_1(22) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_6,
      p_reg_reg_1(21) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_7,
      p_reg_reg_1(20) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_8,
      p_reg_reg_1(19) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_9,
      p_reg_reg_1(18) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_10,
      p_reg_reg_1(17) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_11,
      p_reg_reg_1(16) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_12,
      p_reg_reg_1(15) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_13,
      p_reg_reg_1(14) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_14,
      p_reg_reg_1(13) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_15,
      p_reg_reg_1(12) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_16,
      p_reg_reg_1(11) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_17,
      p_reg_reg_1(10) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_18,
      p_reg_reg_1(9) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_19,
      p_reg_reg_1(8) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_20,
      p_reg_reg_1(7) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_21,
      p_reg_reg_1(6) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_22,
      p_reg_reg_1(5) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_23,
      p_reg_reg_1(4) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_24,
      p_reg_reg_1(3) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_25,
      p_reg_reg_1(2) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_26,
      p_reg_reg_1(1) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_27,
      p_reg_reg_1(0) => mac_muladd_8ns_16s_12ns_24_4_1_U114_n_28
    );
mac_muladd_8ns_16s_24s_25_4_1_U118: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_15
     port map (
      FiltCoeff_1_ce0 => FiltCoeff_1_ce0,
      P(24) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_5,
      P(23) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_6,
      P(22) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_7,
      P(21) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_8,
      P(20) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_9,
      P(19) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_10,
      P(18) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_11,
      P(17) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_12,
      P(16) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_13,
      P(15) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_14,
      P(14) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_15,
      P(13) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_16,
      P(12) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_17,
      P(11) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_18,
      P(10) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_19,
      P(9) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_20,
      P(8) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_21,
      P(7) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_22,
      P(6) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_23,
      P(5) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_24,
      P(4) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_25,
      P(3) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_26,
      P(2) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_27,
      P(1) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_28,
      P(0) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_29,
      Q(7 downto 0) => tmp_7_reg_1095_pp0_iter1_reg(7 downto 0),
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0,
      p_reg_reg => \^ap_block_pp0_stage0_subdone\,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1(23) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_5,
      p_reg_reg_1(22) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_6,
      p_reg_reg_1(21) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_7,
      p_reg_reg_1(20) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_8,
      p_reg_reg_1(19) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_9,
      p_reg_reg_1(18) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_10,
      p_reg_reg_1(17) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_11,
      p_reg_reg_1(16) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_12,
      p_reg_reg_1(15) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_13,
      p_reg_reg_1(14) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_14,
      p_reg_reg_1(13) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_15,
      p_reg_reg_1(12) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_16,
      p_reg_reg_1(11) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_17,
      p_reg_reg_1(10) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_18,
      p_reg_reg_1(9) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_19,
      p_reg_reg_1(8) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_20,
      p_reg_reg_1(7) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_21,
      p_reg_reg_1(6) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_22,
      p_reg_reg_1(5) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_23,
      p_reg_reg_1(4) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_24,
      p_reg_reg_1(3) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_25,
      p_reg_reg_1(2) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_26,
      p_reg_reg_1(1) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_27,
      p_reg_reg_1(0) => mac_muladd_8ns_16s_12ns_24_4_1_U115_n_28
    );
mac_muladd_8ns_16s_24s_25_4_1_U119: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_16
     port map (
      FiltCoeff_1_ce0 => FiltCoeff_1_ce0,
      P(24) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_5,
      P(23) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_6,
      P(22) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_7,
      P(21) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_8,
      P(20) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_9,
      P(19) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_10,
      P(18) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_11,
      P(17) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_12,
      P(16) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_13,
      P(15) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_14,
      P(14) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_15,
      P(13) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_16,
      P(12) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_17,
      P(11) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_18,
      P(10) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_19,
      P(9) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_20,
      P(8) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_21,
      P(7) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_22,
      P(6) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_23,
      P(5) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_24,
      P(4) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_25,
      P(3) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_26,
      P(2) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_27,
      P(1) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_28,
      P(0) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_29,
      Q(7 downto 0) => tmp_3_reg_1125_pp0_iter1_reg(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => \^ap_enable_reg_pp0_iter2\,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0,
      p_reg_reg => \^ap_block_pp0_stage0_subdone\,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1(23) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_5,
      p_reg_reg_1(22) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_6,
      p_reg_reg_1(21) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_7,
      p_reg_reg_1(20) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_8,
      p_reg_reg_1(19) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_9,
      p_reg_reg_1(18) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_10,
      p_reg_reg_1(17) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_11,
      p_reg_reg_1(16) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_12,
      p_reg_reg_1(15) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_13,
      p_reg_reg_1(14) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_14,
      p_reg_reg_1(13) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_15,
      p_reg_reg_1(12) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_16,
      p_reg_reg_1(11) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_17,
      p_reg_reg_1(10) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_18,
      p_reg_reg_1(9) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_19,
      p_reg_reg_1(8) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_20,
      p_reg_reg_1(7) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_21,
      p_reg_reg_1(6) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_22,
      p_reg_reg_1(5) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_23,
      p_reg_reg_1(4) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_24,
      p_reg_reg_1(3) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_25,
      p_reg_reg_1(2) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_26,
      p_reg_reg_1(1) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_27,
      p_reg_reg_1(0) => mac_muladd_8ns_16s_12ns_24_4_1_U116_n_28,
      p_reg_reg_2 => \^ap_enable_reg_pp0_iter5_reg_0\,
      p_reg_reg_3(1 downto 0) => Q(1 downto 0),
      p_reg_reg_4 => \^ap_enable_reg_pp0_iter4_reg_0\
    );
mac_muladd_8ns_16s_25s_26_4_1_U120: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1
     port map (
      A(7 downto 0) => lhs_3_reg_1070_pp0_iter3_reg(7 downto 0),
      FiltCoeff_2_ce0 => FiltCoeff_2_ce0,
      P(25) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_5,
      P(24) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_6,
      P(23) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_7,
      P(22) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_8,
      P(21) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_9,
      P(20) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_10,
      P(19) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_11,
      P(18) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_12,
      P(17) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_13,
      P(16) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_14,
      P(15) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_15,
      P(14) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_16,
      P(13) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_17,
      P(12) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_18,
      P(11) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_19,
      P(10) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_20,
      P(9) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_21,
      P(8) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_22,
      P(7) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_23,
      P(6) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_24,
      P(5) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_25,
      P(4) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_26,
      P(3) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_27,
      P(2) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_28,
      P(1) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_29,
      P(0) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_30,
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0,
      p_reg_reg => \^ap_block_pp0_stage0_subdone\,
      p_reg_reg_0(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_1(24) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_5,
      p_reg_reg_1(23) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_6,
      p_reg_reg_1(22) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_7,
      p_reg_reg_1(21) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_8,
      p_reg_reg_1(20) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_9,
      p_reg_reg_1(19) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_10,
      p_reg_reg_1(18) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_11,
      p_reg_reg_1(17) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_12,
      p_reg_reg_1(16) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_13,
      p_reg_reg_1(15) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_14,
      p_reg_reg_1(14) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_15,
      p_reg_reg_1(13) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_16,
      p_reg_reg_1(12) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_17,
      p_reg_reg_1(11) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_18,
      p_reg_reg_1(10) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_19,
      p_reg_reg_1(9) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_20,
      p_reg_reg_1(8) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_21,
      p_reg_reg_1(7) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_22,
      p_reg_reg_1(6) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_23,
      p_reg_reg_1(5) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_24,
      p_reg_reg_1(4) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_25,
      p_reg_reg_1(3) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_26,
      p_reg_reg_1(2) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_27,
      p_reg_reg_1(1) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_28,
      p_reg_reg_1(0) => mac_muladd_8ns_16s_24s_25_4_1_U117_n_29
    );
mac_muladd_8ns_16s_25s_26_4_1_U121: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_17
     port map (
      A(7 downto 0) => tmp_8_reg_1100_pp0_iter3_reg(7 downto 0),
      FiltCoeff_2_ce0 => FiltCoeff_2_ce0,
      P(25) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_5,
      P(24) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_6,
      P(23) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_7,
      P(22) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_8,
      P(21) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_9,
      P(20) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_10,
      P(19) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_11,
      P(18) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_12,
      P(17) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_13,
      P(16) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_14,
      P(15) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_15,
      P(14) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_16,
      P(13) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_17,
      P(12) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_18,
      P(11) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_19,
      P(10) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_20,
      P(9) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_21,
      P(8) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_22,
      P(7) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_23,
      P(6) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_24,
      P(5) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_25,
      P(4) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_26,
      P(3) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_27,
      P(2) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_28,
      P(1) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_29,
      P(0) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_30,
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0,
      p_reg_reg => \^ap_block_pp0_stage0_subdone\,
      p_reg_reg_0(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_1(24) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_5,
      p_reg_reg_1(23) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_6,
      p_reg_reg_1(22) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_7,
      p_reg_reg_1(21) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_8,
      p_reg_reg_1(20) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_9,
      p_reg_reg_1(19) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_10,
      p_reg_reg_1(18) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_11,
      p_reg_reg_1(17) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_12,
      p_reg_reg_1(16) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_13,
      p_reg_reg_1(15) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_14,
      p_reg_reg_1(14) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_15,
      p_reg_reg_1(13) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_16,
      p_reg_reg_1(12) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_17,
      p_reg_reg_1(11) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_18,
      p_reg_reg_1(10) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_19,
      p_reg_reg_1(9) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_20,
      p_reg_reg_1(8) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_21,
      p_reg_reg_1(7) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_22,
      p_reg_reg_1(6) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_23,
      p_reg_reg_1(5) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_24,
      p_reg_reg_1(4) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_25,
      p_reg_reg_1(3) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_26,
      p_reg_reg_1(2) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_27,
      p_reg_reg_1(1) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_28,
      p_reg_reg_1(0) => mac_muladd_8ns_16s_24s_25_4_1_U118_n_29
    );
mac_muladd_8ns_16s_25s_26_4_1_U122: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_18
     port map (
      A(7 downto 0) => tmp_4_reg_1130_pp0_iter3_reg(7 downto 0),
      FiltCoeff_2_ce0 => FiltCoeff_2_ce0,
      P(25) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_5,
      P(24) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_6,
      P(23) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_7,
      P(22) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_8,
      P(21) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_9,
      P(20) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_10,
      P(19) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_11,
      P(18) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_12,
      P(17) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_13,
      P(16) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_14,
      P(15) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_15,
      P(14) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_16,
      P(13) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_17,
      P(12) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_18,
      P(11) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_19,
      P(10) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_20,
      P(9) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_21,
      P(8) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_22,
      P(7) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_23,
      P(6) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_24,
      P(5) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_25,
      P(4) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_26,
      P(3) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_27,
      P(2) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_28,
      P(1) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_29,
      P(0) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_30,
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0,
      p_reg_reg => \^ap_block_pp0_stage0_subdone\,
      p_reg_reg_0(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_1(24) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_5,
      p_reg_reg_1(23) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_6,
      p_reg_reg_1(22) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_7,
      p_reg_reg_1(21) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_8,
      p_reg_reg_1(20) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_9,
      p_reg_reg_1(19) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_10,
      p_reg_reg_1(18) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_11,
      p_reg_reg_1(17) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_12,
      p_reg_reg_1(16) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_13,
      p_reg_reg_1(15) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_14,
      p_reg_reg_1(14) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_15,
      p_reg_reg_1(13) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_16,
      p_reg_reg_1(12) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_17,
      p_reg_reg_1(11) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_18,
      p_reg_reg_1(10) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_19,
      p_reg_reg_1(9) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_20,
      p_reg_reg_1(8) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_21,
      p_reg_reg_1(7) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_22,
      p_reg_reg_1(6) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_23,
      p_reg_reg_1(5) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_24,
      p_reg_reg_1(4) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_25,
      p_reg_reg_1(3) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_26,
      p_reg_reg_1(2) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_27,
      p_reg_reg_1(1) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_28,
      p_reg_reg_1(0) => mac_muladd_8ns_16s_24s_25_4_1_U119_n_29,
      p_reg_reg_2 => \^ap_enable_reg_pp0_iter4_reg_0\,
      p_reg_reg_3 => \^ap_enable_reg_pp0_iter5_reg_0\,
      p_reg_reg_4 => \^ap_enable_reg_pp0_iter6_reg_0\
    );
mac_muladd_8ns_16s_26s_26_4_1_U123: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1
     port map (
      A(7 downto 0) => lhs_4_reg_1075_pp0_iter5_reg(7 downto 0),
      FiltCoeff_3_ce0 => FiltCoeff_3_ce0,
      P(25) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_5,
      P(24) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_6,
      P(23) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_7,
      P(22) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_8,
      P(21) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_9,
      P(20) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_10,
      P(19) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_11,
      P(18) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_12,
      P(17) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_13,
      P(16) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_14,
      P(15) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_15,
      P(14) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_16,
      P(13) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_17,
      P(12) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_18,
      P(11) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_19,
      P(10) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_20,
      P(9) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_21,
      P(8) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_22,
      P(7) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_23,
      P(6) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_24,
      P(5) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_25,
      P(4) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_26,
      P(3) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_27,
      P(2) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_28,
      P(1) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_29,
      P(0) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_30,
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0,
      p_reg_reg => \^ap_block_pp0_stage0_subdone\,
      p_reg_reg_0(15 downto 0) => p_reg_reg_1(15 downto 0),
      p_reg_reg_1(25) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_5,
      p_reg_reg_1(24) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_6,
      p_reg_reg_1(23) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_7,
      p_reg_reg_1(22) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_8,
      p_reg_reg_1(21) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_9,
      p_reg_reg_1(20) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_10,
      p_reg_reg_1(19) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_11,
      p_reg_reg_1(18) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_12,
      p_reg_reg_1(17) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_13,
      p_reg_reg_1(16) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_14,
      p_reg_reg_1(15) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_15,
      p_reg_reg_1(14) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_16,
      p_reg_reg_1(13) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_17,
      p_reg_reg_1(12) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_18,
      p_reg_reg_1(11) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_19,
      p_reg_reg_1(10) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_20,
      p_reg_reg_1(9) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_21,
      p_reg_reg_1(8) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_22,
      p_reg_reg_1(7) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_23,
      p_reg_reg_1(6) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_24,
      p_reg_reg_1(5) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_25,
      p_reg_reg_1(4) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_26,
      p_reg_reg_1(3) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_27,
      p_reg_reg_1(2) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_28,
      p_reg_reg_1(1) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_29,
      p_reg_reg_1(0) => mac_muladd_8ns_16s_25s_26_4_1_U120_n_30
    );
mac_muladd_8ns_16s_26s_26_4_1_U124: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_19
     port map (
      A(7 downto 0) => tmp_9_reg_1105_pp0_iter5_reg(7 downto 0),
      FiltCoeff_3_ce0 => FiltCoeff_3_ce0,
      P(25) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_5,
      P(24) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_6,
      P(23) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_7,
      P(22) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_8,
      P(21) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_9,
      P(20) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_10,
      P(19) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_11,
      P(18) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_12,
      P(17) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_13,
      P(16) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_14,
      P(15) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_15,
      P(14) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_16,
      P(13) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_17,
      P(12) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_18,
      P(11) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_19,
      P(10) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_20,
      P(9) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_21,
      P(8) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_22,
      P(7) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_23,
      P(6) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_24,
      P(5) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_25,
      P(4) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_26,
      P(3) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_27,
      P(2) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_28,
      P(1) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_29,
      P(0) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_30,
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0,
      p_reg_reg => \^ap_block_pp0_stage0_subdone\,
      p_reg_reg_0(15 downto 0) => p_reg_reg_1(15 downto 0),
      p_reg_reg_1(25) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_5,
      p_reg_reg_1(24) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_6,
      p_reg_reg_1(23) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_7,
      p_reg_reg_1(22) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_8,
      p_reg_reg_1(21) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_9,
      p_reg_reg_1(20) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_10,
      p_reg_reg_1(19) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_11,
      p_reg_reg_1(18) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_12,
      p_reg_reg_1(17) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_13,
      p_reg_reg_1(16) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_14,
      p_reg_reg_1(15) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_15,
      p_reg_reg_1(14) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_16,
      p_reg_reg_1(13) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_17,
      p_reg_reg_1(12) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_18,
      p_reg_reg_1(11) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_19,
      p_reg_reg_1(10) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_20,
      p_reg_reg_1(9) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_21,
      p_reg_reg_1(8) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_22,
      p_reg_reg_1(7) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_23,
      p_reg_reg_1(6) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_24,
      p_reg_reg_1(5) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_25,
      p_reg_reg_1(4) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_26,
      p_reg_reg_1(3) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_27,
      p_reg_reg_1(2) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_28,
      p_reg_reg_1(1) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_29,
      p_reg_reg_1(0) => mac_muladd_8ns_16s_25s_26_4_1_U121_n_30
    );
mac_muladd_8ns_16s_26s_26_4_1_U125: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_20
     port map (
      A(7 downto 0) => tmp_5_reg_1135_pp0_iter5_reg(7 downto 0),
      FiltCoeff_3_ce0 => FiltCoeff_3_ce0,
      P(25) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_5,
      P(24) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_6,
      P(23) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_7,
      P(22) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_8,
      P(21) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_9,
      P(20) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_10,
      P(19) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_11,
      P(18) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_12,
      P(17) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_13,
      P(16) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_14,
      P(15) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_15,
      P(14) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_16,
      P(13) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_17,
      P(12) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_18,
      P(11) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_19,
      P(10) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_20,
      P(9) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_21,
      P(8) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_22,
      P(7) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_23,
      P(6) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_24,
      P(5) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_25,
      P(4) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_26,
      P(3) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_27,
      P(2) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_28,
      P(1) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_29,
      P(0) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_30,
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0,
      p_reg_reg => \^ap_block_pp0_stage0_subdone\,
      p_reg_reg_0(15 downto 0) => p_reg_reg_1(15 downto 0),
      p_reg_reg_1(25) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_5,
      p_reg_reg_1(24) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_6,
      p_reg_reg_1(23) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_7,
      p_reg_reg_1(22) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_8,
      p_reg_reg_1(21) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_9,
      p_reg_reg_1(20) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_10,
      p_reg_reg_1(19) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_11,
      p_reg_reg_1(18) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_12,
      p_reg_reg_1(17) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_13,
      p_reg_reg_1(16) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_14,
      p_reg_reg_1(15) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_15,
      p_reg_reg_1(14) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_16,
      p_reg_reg_1(13) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_17,
      p_reg_reg_1(12) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_18,
      p_reg_reg_1(11) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_19,
      p_reg_reg_1(10) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_20,
      p_reg_reg_1(9) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_21,
      p_reg_reg_1(8) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_22,
      p_reg_reg_1(7) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_23,
      p_reg_reg_1(6) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_24,
      p_reg_reg_1(5) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_25,
      p_reg_reg_1(4) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_26,
      p_reg_reg_1(3) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_27,
      p_reg_reg_1(2) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_28,
      p_reg_reg_1(1) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_29,
      p_reg_reg_1(0) => mac_muladd_8ns_16s_25s_26_4_1_U122_n_30,
      p_reg_reg_2 => \^ap_enable_reg_pp0_iter6_reg_0\,
      p_reg_reg_3 => \^ap_enable_reg_pp0_iter5_reg_0\,
      p_reg_reg_4 => \^ap_enable_reg_pp0_iter8_reg_0\
    );
mac_muladd_8ns_16s_26s_27_4_1_U126: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1
     port map (
      A(7 downto 0) => lhs_5_reg_1080_pp0_iter7_reg(7 downto 0),
      FiltCoeff_4_ce0 => FiltCoeff_4_ce0,
      P(26) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_5,
      P(25) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_6,
      P(24) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_7,
      P(23) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_8,
      P(22) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_9,
      P(21) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_10,
      P(20) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_11,
      P(19) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_12,
      P(18) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_13,
      P(17) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_14,
      P(16) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_15,
      P(15) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_16,
      P(14) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_17,
      P(13) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_18,
      P(12) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_19,
      P(11) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_20,
      P(10) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_21,
      P(9) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_22,
      P(8) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_23,
      P(7) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_24,
      P(6) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_25,
      P(5) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_26,
      P(4) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_27,
      P(3) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_28,
      P(2) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_29,
      P(1) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_30,
      P(0) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_31,
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0,
      p_reg_reg => \^ap_block_pp0_stage0_subdone\,
      p_reg_reg_0(15 downto 0) => p_reg_reg_2(15 downto 0),
      p_reg_reg_1(25) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_5,
      p_reg_reg_1(24) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_6,
      p_reg_reg_1(23) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_7,
      p_reg_reg_1(22) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_8,
      p_reg_reg_1(21) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_9,
      p_reg_reg_1(20) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_10,
      p_reg_reg_1(19) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_11,
      p_reg_reg_1(18) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_12,
      p_reg_reg_1(17) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_13,
      p_reg_reg_1(16) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_14,
      p_reg_reg_1(15) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_15,
      p_reg_reg_1(14) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_16,
      p_reg_reg_1(13) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_17,
      p_reg_reg_1(12) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_18,
      p_reg_reg_1(11) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_19,
      p_reg_reg_1(10) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_20,
      p_reg_reg_1(9) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_21,
      p_reg_reg_1(8) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_22,
      p_reg_reg_1(7) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_23,
      p_reg_reg_1(6) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_24,
      p_reg_reg_1(5) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_25,
      p_reg_reg_1(4) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_26,
      p_reg_reg_1(3) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_27,
      p_reg_reg_1(2) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_28,
      p_reg_reg_1(1) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_29,
      p_reg_reg_1(0) => mac_muladd_8ns_16s_26s_26_4_1_U123_n_30
    );
mac_muladd_8ns_16s_26s_27_4_1_U127: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_21
     port map (
      A(7 downto 0) => tmp_1_reg_1110_pp0_iter7_reg(7 downto 0),
      FiltCoeff_4_ce0 => FiltCoeff_4_ce0,
      P(26) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_5,
      P(25) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_6,
      P(24) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_7,
      P(23) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_8,
      P(22) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_9,
      P(21) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_10,
      P(20) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_11,
      P(19) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_12,
      P(18) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_13,
      P(17) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_14,
      P(16) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_15,
      P(15) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_16,
      P(14) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_17,
      P(13) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_18,
      P(12) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_19,
      P(11) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_20,
      P(10) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_21,
      P(9) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_22,
      P(8) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_23,
      P(7) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_24,
      P(6) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_25,
      P(5) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_26,
      P(4) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_27,
      P(3) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_28,
      P(2) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_29,
      P(1) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_30,
      P(0) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_31,
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0,
      p_reg_reg => \^ap_block_pp0_stage0_subdone\,
      p_reg_reg_0(15 downto 0) => p_reg_reg_2(15 downto 0),
      p_reg_reg_1(25) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_5,
      p_reg_reg_1(24) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_6,
      p_reg_reg_1(23) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_7,
      p_reg_reg_1(22) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_8,
      p_reg_reg_1(21) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_9,
      p_reg_reg_1(20) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_10,
      p_reg_reg_1(19) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_11,
      p_reg_reg_1(18) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_12,
      p_reg_reg_1(17) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_13,
      p_reg_reg_1(16) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_14,
      p_reg_reg_1(15) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_15,
      p_reg_reg_1(14) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_16,
      p_reg_reg_1(13) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_17,
      p_reg_reg_1(12) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_18,
      p_reg_reg_1(11) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_19,
      p_reg_reg_1(10) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_20,
      p_reg_reg_1(9) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_21,
      p_reg_reg_1(8) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_22,
      p_reg_reg_1(7) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_23,
      p_reg_reg_1(6) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_24,
      p_reg_reg_1(5) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_25,
      p_reg_reg_1(4) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_26,
      p_reg_reg_1(3) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_27,
      p_reg_reg_1(2) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_28,
      p_reg_reg_1(1) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_29,
      p_reg_reg_1(0) => mac_muladd_8ns_16s_26s_26_4_1_U124_n_30
    );
mac_muladd_8ns_16s_26s_27_4_1_U128: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_22
     port map (
      A(7 downto 0) => tmp_10_reg_1140_pp0_iter7_reg(7 downto 0),
      FiltCoeff_4_ce0 => FiltCoeff_4_ce0,
      P(26) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_5,
      P(25) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_6,
      P(24) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_7,
      P(23) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_8,
      P(22) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_9,
      P(21) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_10,
      P(20) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_11,
      P(19) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_12,
      P(18) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_13,
      P(17) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_14,
      P(16) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_15,
      P(15) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_16,
      P(14) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_17,
      P(13) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_18,
      P(12) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_19,
      P(11) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_20,
      P(10) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_21,
      P(9) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_22,
      P(8) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_23,
      P(7) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_24,
      P(6) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_25,
      P(5) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_26,
      P(4) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_27,
      P(3) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_28,
      P(2) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_29,
      P(1) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_30,
      P(0) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_31,
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0,
      p_reg_reg => \^ap_block_pp0_stage0_subdone\,
      p_reg_reg_0(15 downto 0) => p_reg_reg_2(15 downto 0),
      p_reg_reg_1(25) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_5,
      p_reg_reg_1(24) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_6,
      p_reg_reg_1(23) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_7,
      p_reg_reg_1(22) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_8,
      p_reg_reg_1(21) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_9,
      p_reg_reg_1(20) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_10,
      p_reg_reg_1(19) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_11,
      p_reg_reg_1(18) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_12,
      p_reg_reg_1(17) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_13,
      p_reg_reg_1(16) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_14,
      p_reg_reg_1(15) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_15,
      p_reg_reg_1(14) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_16,
      p_reg_reg_1(13) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_17,
      p_reg_reg_1(12) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_18,
      p_reg_reg_1(11) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_19,
      p_reg_reg_1(10) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_20,
      p_reg_reg_1(9) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_21,
      p_reg_reg_1(8) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_22,
      p_reg_reg_1(7) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_23,
      p_reg_reg_1(6) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_24,
      p_reg_reg_1(5) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_25,
      p_reg_reg_1(4) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_26,
      p_reg_reg_1(3) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_27,
      p_reg_reg_1(2) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_28,
      p_reg_reg_1(1) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_29,
      p_reg_reg_1(0) => mac_muladd_8ns_16s_26s_26_4_1_U125_n_30,
      p_reg_reg_2 => \^ap_enable_reg_pp0_iter8_reg_0\,
      p_reg_reg_3 => \^ap_enable_reg_pp0_iter5_reg_0\,
      p_reg_reg_4 => \^ap_enable_reg_pp0_iter10_reg_0\
    );
mac_muladd_8ns_16s_27s_27_4_1_U129: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1
     port map (
      A(7 downto 0) => lhs_6_reg_1085_pp0_iter9_reg(7 downto 0),
      FiltCoeff_5_ce0 => FiltCoeff_5_ce0,
      P(14 downto 8) => tmp_12_fu_723_p4(6 downto 0),
      P(7) => mac_muladd_8ns_16s_27s_27_4_1_U129_n_12,
      P(6) => mac_muladd_8ns_16s_27s_27_4_1_U129_n_13,
      P(5) => mac_muladd_8ns_16s_27s_27_4_1_U129_n_14,
      P(4) => mac_muladd_8ns_16s_27s_27_4_1_U129_n_15,
      P(3) => mac_muladd_8ns_16s_27s_27_4_1_U129_n_16,
      P(2) => mac_muladd_8ns_16s_27s_27_4_1_U129_n_17,
      P(1) => mac_muladd_8ns_16s_27s_27_4_1_U129_n_18,
      P(0) => mac_muladd_8ns_16s_27s_27_4_1_U129_n_19,
      ap_clk => ap_clk,
      \icmp_ln968_reg_1438_reg[0]\ => \icmp_ln968_fu_732_p2/i__n_5\,
      p_reg_reg => mac_muladd_8ns_16s_27s_27_4_1_U129_n_20,
      p_reg_reg_0 => \^ap_block_pp0_stage0_subdone\,
      p_reg_reg_1(15 downto 0) => p_reg_reg_3(15 downto 0),
      p_reg_reg_2(26) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_5,
      p_reg_reg_2(25) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_6,
      p_reg_reg_2(24) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_7,
      p_reg_reg_2(23) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_8,
      p_reg_reg_2(22) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_9,
      p_reg_reg_2(21) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_10,
      p_reg_reg_2(20) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_11,
      p_reg_reg_2(19) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_12,
      p_reg_reg_2(18) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_13,
      p_reg_reg_2(17) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_14,
      p_reg_reg_2(16) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_15,
      p_reg_reg_2(15) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_16,
      p_reg_reg_2(14) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_17,
      p_reg_reg_2(13) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_18,
      p_reg_reg_2(12) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_19,
      p_reg_reg_2(11) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_20,
      p_reg_reg_2(10) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_21,
      p_reg_reg_2(9) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_22,
      p_reg_reg_2(8) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_23,
      p_reg_reg_2(7) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_24,
      p_reg_reg_2(6) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_25,
      p_reg_reg_2(5) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_26,
      p_reg_reg_2(4) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_27,
      p_reg_reg_2(3) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_28,
      p_reg_reg_2(2) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_29,
      p_reg_reg_2(1) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_30,
      p_reg_reg_2(0) => mac_muladd_8ns_16s_26s_27_4_1_U126_n_31,
      sum_22_reg_14120 => sum_22_reg_14120
    );
mac_muladd_8ns_16s_27s_27_4_1_U130: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_23
     port map (
      A(7 downto 0) => tmp_s_reg_1115_pp0_iter9_reg(7 downto 0),
      FiltCoeff_5_ce0 => FiltCoeff_5_ce0,
      P(14 downto 8) => tmp_14_fu_745_p4(6 downto 0),
      P(7) => mac_muladd_8ns_16s_27s_27_4_1_U130_n_12,
      P(6) => mac_muladd_8ns_16s_27s_27_4_1_U130_n_13,
      P(5) => mac_muladd_8ns_16s_27s_27_4_1_U130_n_14,
      P(4) => mac_muladd_8ns_16s_27s_27_4_1_U130_n_15,
      P(3) => mac_muladd_8ns_16s_27s_27_4_1_U130_n_16,
      P(2) => mac_muladd_8ns_16s_27s_27_4_1_U130_n_17,
      P(1) => mac_muladd_8ns_16s_27s_27_4_1_U130_n_18,
      P(0) => mac_muladd_8ns_16s_27s_27_4_1_U130_n_19,
      ap_clk => ap_clk,
      \icmp_ln968_1_reg_1454_reg[0]\ => \icmp_ln968_1_fu_754_p2/i__n_5\,
      p_reg_reg => mac_muladd_8ns_16s_27s_27_4_1_U130_n_20,
      p_reg_reg_0 => \^ap_block_pp0_stage0_subdone\,
      p_reg_reg_1(15 downto 0) => p_reg_reg_3(15 downto 0),
      p_reg_reg_2(26) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_5,
      p_reg_reg_2(25) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_6,
      p_reg_reg_2(24) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_7,
      p_reg_reg_2(23) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_8,
      p_reg_reg_2(22) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_9,
      p_reg_reg_2(21) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_10,
      p_reg_reg_2(20) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_11,
      p_reg_reg_2(19) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_12,
      p_reg_reg_2(18) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_13,
      p_reg_reg_2(17) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_14,
      p_reg_reg_2(16) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_15,
      p_reg_reg_2(15) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_16,
      p_reg_reg_2(14) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_17,
      p_reg_reg_2(13) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_18,
      p_reg_reg_2(12) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_19,
      p_reg_reg_2(11) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_20,
      p_reg_reg_2(10) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_21,
      p_reg_reg_2(9) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_22,
      p_reg_reg_2(8) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_23,
      p_reg_reg_2(7) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_24,
      p_reg_reg_2(6) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_25,
      p_reg_reg_2(5) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_26,
      p_reg_reg_2(4) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_27,
      p_reg_reg_2(3) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_28,
      p_reg_reg_2(2) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_29,
      p_reg_reg_2(1) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_30,
      p_reg_reg_2(0) => mac_muladd_8ns_16s_26s_27_4_1_U127_n_31,
      sum_22_reg_14120 => sum_22_reg_14120
    );
mac_muladd_8ns_16s_27s_27_4_1_U131: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_24
     port map (
      A(7 downto 0) => tmp_11_reg_1145_pp0_iter9_reg(7 downto 0),
      FiltCoeff_5_ce0 => FiltCoeff_5_ce0,
      P(14 downto 8) => tmp_16_fu_767_p4(6 downto 0),
      P(7) => mac_muladd_8ns_16s_27s_27_4_1_U131_n_12,
      P(6) => mac_muladd_8ns_16s_27s_27_4_1_U131_n_13,
      P(5) => mac_muladd_8ns_16s_27s_27_4_1_U131_n_14,
      P(4) => mac_muladd_8ns_16s_27s_27_4_1_U131_n_15,
      P(3) => mac_muladd_8ns_16s_27s_27_4_1_U131_n_16,
      P(2) => mac_muladd_8ns_16s_27s_27_4_1_U131_n_17,
      P(1) => mac_muladd_8ns_16s_27s_27_4_1_U131_n_18,
      P(0) => mac_muladd_8ns_16s_27s_27_4_1_U131_n_19,
      Q(1 downto 0) => Q(1 downto 0),
      and_ln757_reg_984_pp0_iter20_reg => and_ln757_reg_984_pp0_iter20_reg,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter12 => ap_enable_reg_pp0_iter12,
      ap_enable_reg_pp0_iter21 => ap_enable_reg_pp0_iter21,
      ap_enable_reg_pp0_iter5_reg => \^ap_block_pp0_stage0_subdone\,
      ap_enable_reg_pp0_iter5_reg_0 => \^ap_enable_reg_pp0_iter5_reg_0\,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
      icmp_ln676_reg_988 => icmp_ln676_reg_988,
      icmp_ln715_reg_937_pp0_iter20_reg => icmp_ln715_reg_937_pp0_iter20_reg,
      \icmp_ln968_2_reg_1470_reg[0]\ => \icmp_ln968_2_fu_776_p2/i__n_5\,
      p_0_in(0) => p_0_in(0),
      p_reg_reg => mac_muladd_8ns_16s_27s_27_4_1_U131_n_24,
      p_reg_reg_0(15 downto 0) => p_reg_reg_3(15 downto 0),
      p_reg_reg_1(26) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_5,
      p_reg_reg_1(25) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_6,
      p_reg_reg_1(24) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_7,
      p_reg_reg_1(23) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_8,
      p_reg_reg_1(22) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_9,
      p_reg_reg_1(21) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_10,
      p_reg_reg_1(20) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_11,
      p_reg_reg_1(19) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_12,
      p_reg_reg_1(18) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_13,
      p_reg_reg_1(17) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_14,
      p_reg_reg_1(16) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_15,
      p_reg_reg_1(15) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_16,
      p_reg_reg_1(14) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_17,
      p_reg_reg_1(13) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_18,
      p_reg_reg_1(12) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_19,
      p_reg_reg_1(11) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_20,
      p_reg_reg_1(10) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_21,
      p_reg_reg_1(9) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_22,
      p_reg_reg_1(8) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_23,
      p_reg_reg_1(7) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_24,
      p_reg_reg_1(6) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_25,
      p_reg_reg_1(5) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_26,
      p_reg_reg_1(4) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_27,
      p_reg_reg_1(3) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_28,
      p_reg_reg_1(2) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_29,
      p_reg_reg_1(1) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_30,
      p_reg_reg_1(0) => mac_muladd_8ns_16s_26s_27_4_1_U128_n_31,
      p_reg_reg_2 => \^ap_enable_reg_pp0_iter10_reg_0\,
      p_reg_reg_3 => p_reg_reg_17,
      stream_scaled_full_n => stream_scaled_full_n,
      stream_upsampled_empty_n => stream_upsampled_empty_n,
      sum_22_reg_14120 => sum_22_reg_14120
    );
ram_reg_0_63_0_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0(0),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(0),
      O => FiltCoeff_5_address0(0)
    );
\ram_reg_0_63_0_0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0(0),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(0),
      O => FiltCoeff_4_address0(0)
    );
\ram_reg_0_63_0_0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0(0),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(0),
      O => FiltCoeff_3_address0(0)
    );
\ram_reg_0_63_0_0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0(0),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(0),
      O => FiltCoeff_2_address0(0)
    );
\ram_reg_0_63_0_0_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0(0),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(0),
      O => FiltCoeff_1_address0(0)
    );
ram_reg_0_63_0_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0(1),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(1),
      O => FiltCoeff_5_address0(1)
    );
\ram_reg_0_63_0_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0(1),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(1),
      O => FiltCoeff_4_address0(1)
    );
\ram_reg_0_63_0_0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0(1),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(1),
      O => FiltCoeff_3_address0(1)
    );
\ram_reg_0_63_0_0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0(1),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(1),
      O => FiltCoeff_2_address0(1)
    );
\ram_reg_0_63_0_0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0(1),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(1),
      O => FiltCoeff_1_address0(1)
    );
ram_reg_0_63_0_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0(2),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(2),
      O => FiltCoeff_5_address0(2)
    );
\ram_reg_0_63_0_0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0(2),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(2),
      O => FiltCoeff_4_address0(2)
    );
\ram_reg_0_63_0_0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0(2),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(2),
      O => FiltCoeff_3_address0(2)
    );
\ram_reg_0_63_0_0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0(2),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(2),
      O => FiltCoeff_2_address0(2)
    );
\ram_reg_0_63_0_0_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0(2),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(2),
      O => FiltCoeff_1_address0(2)
    );
ram_reg_0_63_0_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0(3),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(3),
      O => FiltCoeff_5_address0(3)
    );
\ram_reg_0_63_0_0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0(3),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(3),
      O => FiltCoeff_4_address0(3)
    );
\ram_reg_0_63_0_0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0(3),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(3),
      O => FiltCoeff_3_address0(3)
    );
\ram_reg_0_63_0_0_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0(3),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(3),
      O => FiltCoeff_2_address0(3)
    );
\ram_reg_0_63_0_0_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0(3),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(3),
      O => FiltCoeff_1_address0(3)
    );
ram_reg_0_63_0_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0(4),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(4),
      O => FiltCoeff_5_address0(4)
    );
\ram_reg_0_63_0_0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0(4),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(4),
      O => FiltCoeff_4_address0(4)
    );
\ram_reg_0_63_0_0_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0(4),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(4),
      O => FiltCoeff_3_address0(4)
    );
\ram_reg_0_63_0_0_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0(4),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(4),
      O => FiltCoeff_2_address0(4)
    );
\ram_reg_0_63_0_0_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0(4),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(4),
      O => FiltCoeff_1_address0(4)
    );
ram_reg_0_63_0_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0(5),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(5),
      O => FiltCoeff_5_address0(5)
    );
\ram_reg_0_63_0_0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0(5),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(5),
      O => FiltCoeff_4_address0(5)
    );
\ram_reg_0_63_0_0_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0(5),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(5),
      O => FiltCoeff_3_address0(5)
    );
\ram_reg_0_63_0_0_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0(5),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(5),
      O => FiltCoeff_2_address0(5)
    );
\ram_reg_0_63_0_0_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0(5),
      I1 => Q(1),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(5),
      O => FiltCoeff_1_address0(5)
    );
\sum_11_reg_1443_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U130_n_19,
      Q => sum_11_reg_1443(12),
      R => '0'
    );
\sum_11_reg_1443_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U130_n_18,
      Q => sum_11_reg_1443(13),
      R => '0'
    );
\sum_11_reg_1443_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U130_n_17,
      Q => sum_11_reg_1443(14),
      R => '0'
    );
\sum_11_reg_1443_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U130_n_16,
      Q => sum_11_reg_1443(15),
      R => '0'
    );
\sum_11_reg_1443_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U130_n_15,
      Q => sum_11_reg_1443(16),
      R => '0'
    );
\sum_11_reg_1443_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U130_n_14,
      Q => sum_11_reg_1443(17),
      R => '0'
    );
\sum_11_reg_1443_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U130_n_13,
      Q => sum_11_reg_1443(18),
      R => '0'
    );
\sum_11_reg_1443_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U130_n_12,
      Q => sum_11_reg_1443(19),
      R => '0'
    );
\sum_17_reg_1459_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U131_n_19,
      Q => sum_17_reg_1459(12),
      R => '0'
    );
\sum_17_reg_1459_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U131_n_18,
      Q => sum_17_reg_1459(13),
      R => '0'
    );
\sum_17_reg_1459_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U131_n_17,
      Q => sum_17_reg_1459(14),
      R => '0'
    );
\sum_17_reg_1459_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U131_n_16,
      Q => sum_17_reg_1459(15),
      R => '0'
    );
\sum_17_reg_1459_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U131_n_15,
      Q => sum_17_reg_1459(16),
      R => '0'
    );
\sum_17_reg_1459_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U131_n_14,
      Q => sum_17_reg_1459(17),
      R => '0'
    );
\sum_17_reg_1459_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U131_n_13,
      Q => sum_17_reg_1459(18),
      R => '0'
    );
\sum_17_reg_1459_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U131_n_12,
      Q => sum_17_reg_1459(19),
      R => '0'
    );
\sum_reg_1427[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter14,
      I1 => \^ap_enable_reg_pp0_iter5_reg_0\,
      O => sum_11_reg_14430
    );
\sum_reg_1427_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U129_n_19,
      Q => sum_reg_1427(12),
      R => '0'
    );
\sum_reg_1427_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U129_n_18,
      Q => sum_reg_1427(13),
      R => '0'
    );
\sum_reg_1427_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U129_n_17,
      Q => sum_reg_1427(14),
      R => '0'
    );
\sum_reg_1427_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U129_n_16,
      Q => sum_reg_1427(15),
      R => '0'
    );
\sum_reg_1427_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U129_n_15,
      Q => sum_reg_1427(16),
      R => '0'
    );
\sum_reg_1427_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U129_n_14,
      Q => sum_reg_1427(17),
      R => '0'
    );
\sum_reg_1427_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U129_n_13,
      Q => sum_reg_1427(18),
      R => '0'
    );
\sum_reg_1427_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_11_reg_14430,
      D => mac_muladd_8ns_16s_27s_27_4_1_U129_n_12,
      Q => sum_reg_1427(19),
      R => '0'
    );
\tmp_10_reg_1140_pp0_iter6_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_10_fu_585_p6(0),
      Q => \tmp_10_reg_1140_pp0_iter6_reg_reg[0]_srl7_n_5\
    );
\tmp_10_reg_1140_pp0_iter6_reg_reg[0]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \tmp_3_reg_1125_reg[7]_0\(0),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(0),
      I2 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(0),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => tmp_10_fu_585_p6(0)
    );
\tmp_10_reg_1140_pp0_iter6_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_10_fu_585_p6(1),
      Q => \tmp_10_reg_1140_pp0_iter6_reg_reg[1]_srl7_n_5\
    );
\tmp_10_reg_1140_pp0_iter6_reg_reg[1]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \tmp_3_reg_1125_reg[7]_0\(1),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(1),
      I2 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(1),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => tmp_10_fu_585_p6(1)
    );
\tmp_10_reg_1140_pp0_iter6_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_10_fu_585_p6(2),
      Q => \tmp_10_reg_1140_pp0_iter6_reg_reg[2]_srl7_n_5\
    );
\tmp_10_reg_1140_pp0_iter6_reg_reg[2]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \tmp_3_reg_1125_reg[7]_0\(2),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(2),
      I2 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(2),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => tmp_10_fu_585_p6(2)
    );
\tmp_10_reg_1140_pp0_iter6_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_10_fu_585_p6(3),
      Q => \tmp_10_reg_1140_pp0_iter6_reg_reg[3]_srl7_n_5\
    );
\tmp_10_reg_1140_pp0_iter6_reg_reg[3]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \tmp_3_reg_1125_reg[7]_0\(3),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(3),
      I2 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(3),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => tmp_10_fu_585_p6(3)
    );
\tmp_10_reg_1140_pp0_iter6_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_10_fu_585_p6(4),
      Q => \tmp_10_reg_1140_pp0_iter6_reg_reg[4]_srl7_n_5\
    );
\tmp_10_reg_1140_pp0_iter6_reg_reg[4]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \tmp_3_reg_1125_reg[7]_0\(4),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(4),
      I2 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(4),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => tmp_10_fu_585_p6(4)
    );
\tmp_10_reg_1140_pp0_iter6_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_10_fu_585_p6(5),
      Q => \tmp_10_reg_1140_pp0_iter6_reg_reg[5]_srl7_n_5\
    );
\tmp_10_reg_1140_pp0_iter6_reg_reg[5]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \tmp_3_reg_1125_reg[7]_0\(5),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(5),
      I2 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(5),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => tmp_10_fu_585_p6(5)
    );
\tmp_10_reg_1140_pp0_iter6_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_10_fu_585_p6(6),
      Q => \tmp_10_reg_1140_pp0_iter6_reg_reg[6]_srl7_n_5\
    );
\tmp_10_reg_1140_pp0_iter6_reg_reg[6]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \tmp_3_reg_1125_reg[7]_0\(6),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(6),
      I2 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(6),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => tmp_10_fu_585_p6(6)
    );
\tmp_10_reg_1140_pp0_iter6_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_10_fu_585_p6(7),
      Q => \tmp_10_reg_1140_pp0_iter6_reg_reg[7]_srl7_n_5\
    );
\tmp_10_reg_1140_pp0_iter6_reg_reg[7]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \tmp_3_reg_1125_reg[7]_0\(7),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(7),
      I2 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(7),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => tmp_10_fu_585_p6(7)
    );
\tmp_10_reg_1140_pp0_iter7_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_10_reg_1140_pp0_iter6_reg_reg[0]_srl7_n_5\,
      Q => tmp_10_reg_1140_pp0_iter7_reg(0),
      R => '0'
    );
\tmp_10_reg_1140_pp0_iter7_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_10_reg_1140_pp0_iter6_reg_reg[1]_srl7_n_5\,
      Q => tmp_10_reg_1140_pp0_iter7_reg(1),
      R => '0'
    );
\tmp_10_reg_1140_pp0_iter7_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_10_reg_1140_pp0_iter6_reg_reg[2]_srl7_n_5\,
      Q => tmp_10_reg_1140_pp0_iter7_reg(2),
      R => '0'
    );
\tmp_10_reg_1140_pp0_iter7_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_10_reg_1140_pp0_iter6_reg_reg[3]_srl7_n_5\,
      Q => tmp_10_reg_1140_pp0_iter7_reg(3),
      R => '0'
    );
\tmp_10_reg_1140_pp0_iter7_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_10_reg_1140_pp0_iter6_reg_reg[4]_srl7_n_5\,
      Q => tmp_10_reg_1140_pp0_iter7_reg(4),
      R => '0'
    );
\tmp_10_reg_1140_pp0_iter7_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_10_reg_1140_pp0_iter6_reg_reg[5]_srl7_n_5\,
      Q => tmp_10_reg_1140_pp0_iter7_reg(5),
      R => '0'
    );
\tmp_10_reg_1140_pp0_iter7_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_10_reg_1140_pp0_iter6_reg_reg[6]_srl7_n_5\,
      Q => tmp_10_reg_1140_pp0_iter7_reg(6),
      R => '0'
    );
\tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_10_reg_1140_pp0_iter6_reg_reg[7]_srl7_n_5\,
      Q => tmp_10_reg_1140_pp0_iter7_reg(7),
      R => '0'
    );
\tmp_11_reg_1145_pp0_iter8_reg_reg[0]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_11_fu_599_p5(0),
      Q => \tmp_11_reg_1145_pp0_iter8_reg_reg[0]_srl9_n_5\
    );
\tmp_11_reg_1145_pp0_iter8_reg_reg[0]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(0),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(0),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => tmp_11_fu_599_p5(0)
    );
\tmp_11_reg_1145_pp0_iter8_reg_reg[1]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_11_fu_599_p5(1),
      Q => \tmp_11_reg_1145_pp0_iter8_reg_reg[1]_srl9_n_5\
    );
\tmp_11_reg_1145_pp0_iter8_reg_reg[1]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(1),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(1),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => tmp_11_fu_599_p5(1)
    );
\tmp_11_reg_1145_pp0_iter8_reg_reg[2]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_11_fu_599_p5(2),
      Q => \tmp_11_reg_1145_pp0_iter8_reg_reg[2]_srl9_n_5\
    );
\tmp_11_reg_1145_pp0_iter8_reg_reg[2]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(2),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(2),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => tmp_11_fu_599_p5(2)
    );
\tmp_11_reg_1145_pp0_iter8_reg_reg[3]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_11_fu_599_p5(3),
      Q => \tmp_11_reg_1145_pp0_iter8_reg_reg[3]_srl9_n_5\
    );
\tmp_11_reg_1145_pp0_iter8_reg_reg[3]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(3),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(3),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => tmp_11_fu_599_p5(3)
    );
\tmp_11_reg_1145_pp0_iter8_reg_reg[4]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_11_fu_599_p5(4),
      Q => \tmp_11_reg_1145_pp0_iter8_reg_reg[4]_srl9_n_5\
    );
\tmp_11_reg_1145_pp0_iter8_reg_reg[4]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(4),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(4),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => tmp_11_fu_599_p5(4)
    );
\tmp_11_reg_1145_pp0_iter8_reg_reg[5]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_11_fu_599_p5(5),
      Q => \tmp_11_reg_1145_pp0_iter8_reg_reg[5]_srl9_n_5\
    );
\tmp_11_reg_1145_pp0_iter8_reg_reg[5]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(5),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(5),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => tmp_11_fu_599_p5(5)
    );
\tmp_11_reg_1145_pp0_iter8_reg_reg[6]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_11_fu_599_p5(6),
      Q => \tmp_11_reg_1145_pp0_iter8_reg_reg[6]_srl9_n_5\
    );
\tmp_11_reg_1145_pp0_iter8_reg_reg[6]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(6),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(6),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => tmp_11_fu_599_p5(6)
    );
\tmp_11_reg_1145_pp0_iter8_reg_reg[7]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_11_fu_599_p5(7),
      Q => \tmp_11_reg_1145_pp0_iter8_reg_reg[7]_srl9_n_5\
    );
\tmp_11_reg_1145_pp0_iter8_reg_reg[7]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(7),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(7),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => tmp_11_fu_599_p5(7)
    );
\tmp_11_reg_1145_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_11_reg_1145_pp0_iter8_reg_reg[0]_srl9_n_5\,
      Q => tmp_11_reg_1145_pp0_iter9_reg(0),
      R => '0'
    );
\tmp_11_reg_1145_pp0_iter9_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_11_reg_1145_pp0_iter8_reg_reg[1]_srl9_n_5\,
      Q => tmp_11_reg_1145_pp0_iter9_reg(1),
      R => '0'
    );
\tmp_11_reg_1145_pp0_iter9_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_11_reg_1145_pp0_iter8_reg_reg[2]_srl9_n_5\,
      Q => tmp_11_reg_1145_pp0_iter9_reg(2),
      R => '0'
    );
\tmp_11_reg_1145_pp0_iter9_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_11_reg_1145_pp0_iter8_reg_reg[3]_srl9_n_5\,
      Q => tmp_11_reg_1145_pp0_iter9_reg(3),
      R => '0'
    );
\tmp_11_reg_1145_pp0_iter9_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_11_reg_1145_pp0_iter8_reg_reg[4]_srl9_n_5\,
      Q => tmp_11_reg_1145_pp0_iter9_reg(4),
      R => '0'
    );
\tmp_11_reg_1145_pp0_iter9_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_11_reg_1145_pp0_iter8_reg_reg[5]_srl9_n_5\,
      Q => tmp_11_reg_1145_pp0_iter9_reg(5),
      R => '0'
    );
\tmp_11_reg_1145_pp0_iter9_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_11_reg_1145_pp0_iter8_reg_reg[6]_srl9_n_5\,
      Q => tmp_11_reg_1145_pp0_iter9_reg(6),
      R => '0'
    );
\tmp_11_reg_1145_pp0_iter9_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_11_reg_1145_pp0_iter8_reg_reg[7]_srl9_n_5\,
      Q => tmp_11_reg_1145_pp0_iter9_reg(7),
      R => '0'
    );
\tmp_13_reg_1448_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_14_fu_745_p4(6),
      Q => tmp_13_reg_1448,
      R => '0'
    );
\tmp_15_reg_1464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_16_fu_767_p4(6),
      Q => tmp_15_reg_1464,
      R => '0'
    );
\tmp_1_reg_1110_pp0_iter6_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_1_fu_495_p6(0),
      Q => \tmp_1_reg_1110_pp0_iter6_reg_reg[0]_srl7_n_5\
    );
\tmp_1_reg_1110_pp0_iter6_reg_reg[0]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \tmp_7_reg_1095_reg[7]_0\(0),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(0),
      I2 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(0),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => tmp_1_fu_495_p6(0)
    );
\tmp_1_reg_1110_pp0_iter6_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_1_fu_495_p6(1),
      Q => \tmp_1_reg_1110_pp0_iter6_reg_reg[1]_srl7_n_5\
    );
\tmp_1_reg_1110_pp0_iter6_reg_reg[1]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \tmp_7_reg_1095_reg[7]_0\(1),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(1),
      I2 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(1),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => tmp_1_fu_495_p6(1)
    );
\tmp_1_reg_1110_pp0_iter6_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_1_fu_495_p6(2),
      Q => \tmp_1_reg_1110_pp0_iter6_reg_reg[2]_srl7_n_5\
    );
\tmp_1_reg_1110_pp0_iter6_reg_reg[2]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \tmp_7_reg_1095_reg[7]_0\(2),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(2),
      I2 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(2),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => tmp_1_fu_495_p6(2)
    );
\tmp_1_reg_1110_pp0_iter6_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_1_fu_495_p6(3),
      Q => \tmp_1_reg_1110_pp0_iter6_reg_reg[3]_srl7_n_5\
    );
\tmp_1_reg_1110_pp0_iter6_reg_reg[3]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \tmp_7_reg_1095_reg[7]_0\(3),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(3),
      I2 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(3),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => tmp_1_fu_495_p6(3)
    );
\tmp_1_reg_1110_pp0_iter6_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_1_fu_495_p6(4),
      Q => \tmp_1_reg_1110_pp0_iter6_reg_reg[4]_srl7_n_5\
    );
\tmp_1_reg_1110_pp0_iter6_reg_reg[4]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \tmp_7_reg_1095_reg[7]_0\(4),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(4),
      I2 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(4),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => tmp_1_fu_495_p6(4)
    );
\tmp_1_reg_1110_pp0_iter6_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_1_fu_495_p6(5),
      Q => \tmp_1_reg_1110_pp0_iter6_reg_reg[5]_srl7_n_5\
    );
\tmp_1_reg_1110_pp0_iter6_reg_reg[5]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \tmp_7_reg_1095_reg[7]_0\(5),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(5),
      I2 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(5),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => tmp_1_fu_495_p6(5)
    );
\tmp_1_reg_1110_pp0_iter6_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_1_fu_495_p6(6),
      Q => \tmp_1_reg_1110_pp0_iter6_reg_reg[6]_srl7_n_5\
    );
\tmp_1_reg_1110_pp0_iter6_reg_reg[6]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \tmp_7_reg_1095_reg[7]_0\(6),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(6),
      I2 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(6),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => tmp_1_fu_495_p6(6)
    );
\tmp_1_reg_1110_pp0_iter6_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_1_fu_495_p6(7),
      Q => \tmp_1_reg_1110_pp0_iter6_reg_reg[7]_srl7_n_5\
    );
\tmp_1_reg_1110_pp0_iter6_reg_reg[7]_srl7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0CCAA"
    )
        port map (
      I0 => \tmp_7_reg_1095_reg[7]_0\(7),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(7),
      I2 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(7),
      I3 => p_reg_reg_4(1),
      I4 => p_reg_reg_4(0),
      O => tmp_1_fu_495_p6(7)
    );
\tmp_1_reg_1110_pp0_iter7_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_1_reg_1110_pp0_iter6_reg_reg[0]_srl7_n_5\,
      Q => tmp_1_reg_1110_pp0_iter7_reg(0),
      R => '0'
    );
\tmp_1_reg_1110_pp0_iter7_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_1_reg_1110_pp0_iter6_reg_reg[1]_srl7_n_5\,
      Q => tmp_1_reg_1110_pp0_iter7_reg(1),
      R => '0'
    );
\tmp_1_reg_1110_pp0_iter7_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_1_reg_1110_pp0_iter6_reg_reg[2]_srl7_n_5\,
      Q => tmp_1_reg_1110_pp0_iter7_reg(2),
      R => '0'
    );
\tmp_1_reg_1110_pp0_iter7_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_1_reg_1110_pp0_iter6_reg_reg[3]_srl7_n_5\,
      Q => tmp_1_reg_1110_pp0_iter7_reg(3),
      R => '0'
    );
\tmp_1_reg_1110_pp0_iter7_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_1_reg_1110_pp0_iter6_reg_reg[4]_srl7_n_5\,
      Q => tmp_1_reg_1110_pp0_iter7_reg(4),
      R => '0'
    );
\tmp_1_reg_1110_pp0_iter7_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_1_reg_1110_pp0_iter6_reg_reg[5]_srl7_n_5\,
      Q => tmp_1_reg_1110_pp0_iter7_reg(5),
      R => '0'
    );
\tmp_1_reg_1110_pp0_iter7_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_1_reg_1110_pp0_iter6_reg_reg[6]_srl7_n_5\,
      Q => tmp_1_reg_1110_pp0_iter7_reg(6),
      R => '0'
    );
\tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_1_reg_1110_pp0_iter6_reg_reg[7]_srl7_n_5\,
      Q => tmp_1_reg_1110_pp0_iter7_reg(7),
      R => '0'
    );
\tmp_3_reg_1125[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_6(0),
      I1 => \tmp_3_reg_1125_reg[7]_0\(0),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_7(0),
      I5 => p_reg_reg_5(0),
      O => tmp_3_fu_537_p7(0)
    );
\tmp_3_reg_1125[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_6(1),
      I1 => \tmp_3_reg_1125_reg[7]_0\(1),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_7(1),
      I5 => p_reg_reg_5(1),
      O => tmp_3_fu_537_p7(1)
    );
\tmp_3_reg_1125[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_6(2),
      I1 => \tmp_3_reg_1125_reg[7]_0\(2),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_7(2),
      I5 => p_reg_reg_5(2),
      O => tmp_3_fu_537_p7(2)
    );
\tmp_3_reg_1125[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_6(3),
      I1 => \tmp_3_reg_1125_reg[7]_0\(3),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_7(3),
      I5 => p_reg_reg_5(3),
      O => tmp_3_fu_537_p7(3)
    );
\tmp_3_reg_1125[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_6(4),
      I1 => \tmp_3_reg_1125_reg[7]_0\(4),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_7(4),
      I5 => p_reg_reg_5(4),
      O => tmp_3_fu_537_p7(4)
    );
\tmp_3_reg_1125[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_6(5),
      I1 => \tmp_3_reg_1125_reg[7]_0\(5),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_7(5),
      I5 => p_reg_reg_5(5),
      O => tmp_3_fu_537_p7(5)
    );
\tmp_3_reg_1125[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_6(6),
      I1 => \tmp_3_reg_1125_reg[7]_0\(6),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_7(6),
      I5 => p_reg_reg_5(6),
      O => tmp_3_fu_537_p7(6)
    );
\tmp_3_reg_1125[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_6(7),
      I1 => \tmp_3_reg_1125_reg[7]_0\(7),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_7(7),
      I5 => p_reg_reg_5(7),
      O => tmp_3_fu_537_p7(7)
    );
\tmp_3_reg_1125_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_3_reg_1125(0),
      Q => tmp_3_reg_1125_pp0_iter1_reg(0),
      R => '0'
    );
\tmp_3_reg_1125_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_3_reg_1125(1),
      Q => tmp_3_reg_1125_pp0_iter1_reg(1),
      R => '0'
    );
\tmp_3_reg_1125_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_3_reg_1125(2),
      Q => tmp_3_reg_1125_pp0_iter1_reg(2),
      R => '0'
    );
\tmp_3_reg_1125_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_3_reg_1125(3),
      Q => tmp_3_reg_1125_pp0_iter1_reg(3),
      R => '0'
    );
\tmp_3_reg_1125_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_3_reg_1125(4),
      Q => tmp_3_reg_1125_pp0_iter1_reg(4),
      R => '0'
    );
\tmp_3_reg_1125_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_3_reg_1125(5),
      Q => tmp_3_reg_1125_pp0_iter1_reg(5),
      R => '0'
    );
\tmp_3_reg_1125_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_3_reg_1125(6),
      Q => tmp_3_reg_1125_pp0_iter1_reg(6),
      R => '0'
    );
\tmp_3_reg_1125_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_3_reg_1125(7),
      Q => tmp_3_reg_1125_pp0_iter1_reg(7),
      R => '0'
    );
\tmp_3_reg_1125_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_3_fu_537_p7(0),
      Q => tmp_3_reg_1125(0),
      R => '0'
    );
\tmp_3_reg_1125_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_3_fu_537_p7(1),
      Q => tmp_3_reg_1125(1),
      R => '0'
    );
\tmp_3_reg_1125_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_3_fu_537_p7(2),
      Q => tmp_3_reg_1125(2),
      R => '0'
    );
\tmp_3_reg_1125_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_3_fu_537_p7(3),
      Q => tmp_3_reg_1125(3),
      R => '0'
    );
\tmp_3_reg_1125_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_3_fu_537_p7(4),
      Q => tmp_3_reg_1125(4),
      R => '0'
    );
\tmp_3_reg_1125_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_3_fu_537_p7(5),
      Q => tmp_3_reg_1125(5),
      R => '0'
    );
\tmp_3_reg_1125_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_3_fu_537_p7(6),
      Q => tmp_3_reg_1125(6),
      R => '0'
    );
\tmp_3_reg_1125_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_3_fu_537_p7(7),
      Q => tmp_3_reg_1125(7),
      R => '0'
    );
\tmp_4_reg_1130_pp0_iter2_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_4_fu_553_p7(0),
      Q => \tmp_4_reg_1130_pp0_iter2_reg_reg[0]_srl3_n_5\
    );
\tmp_4_reg_1130_pp0_iter2_reg_reg[0]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_5(0),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(0),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_6(0),
      I5 => \tmp_3_reg_1125_reg[7]_0\(0),
      O => tmp_4_fu_553_p7(0)
    );
\tmp_4_reg_1130_pp0_iter2_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_4_fu_553_p7(1),
      Q => \tmp_4_reg_1130_pp0_iter2_reg_reg[1]_srl3_n_5\
    );
\tmp_4_reg_1130_pp0_iter2_reg_reg[1]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_5(1),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(1),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_6(1),
      I5 => \tmp_3_reg_1125_reg[7]_0\(1),
      O => tmp_4_fu_553_p7(1)
    );
\tmp_4_reg_1130_pp0_iter2_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_4_fu_553_p7(2),
      Q => \tmp_4_reg_1130_pp0_iter2_reg_reg[2]_srl3_n_5\
    );
\tmp_4_reg_1130_pp0_iter2_reg_reg[2]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_5(2),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(2),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_6(2),
      I5 => \tmp_3_reg_1125_reg[7]_0\(2),
      O => tmp_4_fu_553_p7(2)
    );
\tmp_4_reg_1130_pp0_iter2_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_4_fu_553_p7(3),
      Q => \tmp_4_reg_1130_pp0_iter2_reg_reg[3]_srl3_n_5\
    );
\tmp_4_reg_1130_pp0_iter2_reg_reg[3]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_5(3),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(3),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_6(3),
      I5 => \tmp_3_reg_1125_reg[7]_0\(3),
      O => tmp_4_fu_553_p7(3)
    );
\tmp_4_reg_1130_pp0_iter2_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_4_fu_553_p7(4),
      Q => \tmp_4_reg_1130_pp0_iter2_reg_reg[4]_srl3_n_5\
    );
\tmp_4_reg_1130_pp0_iter2_reg_reg[4]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_5(4),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(4),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_6(4),
      I5 => \tmp_3_reg_1125_reg[7]_0\(4),
      O => tmp_4_fu_553_p7(4)
    );
\tmp_4_reg_1130_pp0_iter2_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_4_fu_553_p7(5),
      Q => \tmp_4_reg_1130_pp0_iter2_reg_reg[5]_srl3_n_5\
    );
\tmp_4_reg_1130_pp0_iter2_reg_reg[5]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_5(5),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(5),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_6(5),
      I5 => \tmp_3_reg_1125_reg[7]_0\(5),
      O => tmp_4_fu_553_p7(5)
    );
\tmp_4_reg_1130_pp0_iter2_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_4_fu_553_p7(6),
      Q => \tmp_4_reg_1130_pp0_iter2_reg_reg[6]_srl3_n_5\
    );
\tmp_4_reg_1130_pp0_iter2_reg_reg[6]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_5(6),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(6),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_6(6),
      I5 => \tmp_3_reg_1125_reg[7]_0\(6),
      O => tmp_4_fu_553_p7(6)
    );
\tmp_4_reg_1130_pp0_iter2_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_4_fu_553_p7(7),
      Q => \tmp_4_reg_1130_pp0_iter2_reg_reg[7]_srl3_n_5\
    );
\tmp_4_reg_1130_pp0_iter2_reg_reg[7]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_5(7),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(7),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_6(7),
      I5 => \tmp_3_reg_1125_reg[7]_0\(7),
      O => tmp_4_fu_553_p7(7)
    );
\tmp_4_reg_1130_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_4_reg_1130_pp0_iter2_reg_reg[0]_srl3_n_5\,
      Q => tmp_4_reg_1130_pp0_iter3_reg(0),
      R => '0'
    );
\tmp_4_reg_1130_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_4_reg_1130_pp0_iter2_reg_reg[1]_srl3_n_5\,
      Q => tmp_4_reg_1130_pp0_iter3_reg(1),
      R => '0'
    );
\tmp_4_reg_1130_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_4_reg_1130_pp0_iter2_reg_reg[2]_srl3_n_5\,
      Q => tmp_4_reg_1130_pp0_iter3_reg(2),
      R => '0'
    );
\tmp_4_reg_1130_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_4_reg_1130_pp0_iter2_reg_reg[3]_srl3_n_5\,
      Q => tmp_4_reg_1130_pp0_iter3_reg(3),
      R => '0'
    );
\tmp_4_reg_1130_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_4_reg_1130_pp0_iter2_reg_reg[4]_srl3_n_5\,
      Q => tmp_4_reg_1130_pp0_iter3_reg(4),
      R => '0'
    );
\tmp_4_reg_1130_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_4_reg_1130_pp0_iter2_reg_reg[5]_srl3_n_5\,
      Q => tmp_4_reg_1130_pp0_iter3_reg(5),
      R => '0'
    );
\tmp_4_reg_1130_pp0_iter3_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_4_reg_1130_pp0_iter2_reg_reg[6]_srl3_n_5\,
      Q => tmp_4_reg_1130_pp0_iter3_reg(6),
      R => '0'
    );
\tmp_4_reg_1130_pp0_iter3_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_4_reg_1130_pp0_iter2_reg_reg[7]_srl3_n_5\,
      Q => tmp_4_reg_1130_pp0_iter3_reg(7),
      R => '0'
    );
\tmp_5_reg_1135_pp0_iter4_reg_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_5_fu_569_p7(0),
      Q => \tmp_5_reg_1135_pp0_iter4_reg_reg[0]_srl5_n_5\
    );
\tmp_5_reg_1135_pp0_iter4_reg_reg[0]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \tmp_3_reg_1125_reg[7]_0\(0),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(0),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_5(0),
      I5 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(0),
      O => tmp_5_fu_569_p7(0)
    );
\tmp_5_reg_1135_pp0_iter4_reg_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_5_fu_569_p7(1),
      Q => \tmp_5_reg_1135_pp0_iter4_reg_reg[1]_srl5_n_5\
    );
\tmp_5_reg_1135_pp0_iter4_reg_reg[1]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \tmp_3_reg_1125_reg[7]_0\(1),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(1),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_5(1),
      I5 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(1),
      O => tmp_5_fu_569_p7(1)
    );
\tmp_5_reg_1135_pp0_iter4_reg_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_5_fu_569_p7(2),
      Q => \tmp_5_reg_1135_pp0_iter4_reg_reg[2]_srl5_n_5\
    );
\tmp_5_reg_1135_pp0_iter4_reg_reg[2]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \tmp_3_reg_1125_reg[7]_0\(2),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(2),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_5(2),
      I5 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(2),
      O => tmp_5_fu_569_p7(2)
    );
\tmp_5_reg_1135_pp0_iter4_reg_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_5_fu_569_p7(3),
      Q => \tmp_5_reg_1135_pp0_iter4_reg_reg[3]_srl5_n_5\
    );
\tmp_5_reg_1135_pp0_iter4_reg_reg[3]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \tmp_3_reg_1125_reg[7]_0\(3),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(3),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_5(3),
      I5 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(3),
      O => tmp_5_fu_569_p7(3)
    );
\tmp_5_reg_1135_pp0_iter4_reg_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_5_fu_569_p7(4),
      Q => \tmp_5_reg_1135_pp0_iter4_reg_reg[4]_srl5_n_5\
    );
\tmp_5_reg_1135_pp0_iter4_reg_reg[4]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \tmp_3_reg_1125_reg[7]_0\(4),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(4),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_5(4),
      I5 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(4),
      O => tmp_5_fu_569_p7(4)
    );
\tmp_5_reg_1135_pp0_iter4_reg_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_5_fu_569_p7(5),
      Q => \tmp_5_reg_1135_pp0_iter4_reg_reg[5]_srl5_n_5\
    );
\tmp_5_reg_1135_pp0_iter4_reg_reg[5]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \tmp_3_reg_1125_reg[7]_0\(5),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(5),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_5(5),
      I5 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(5),
      O => tmp_5_fu_569_p7(5)
    );
\tmp_5_reg_1135_pp0_iter4_reg_reg[6]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_5_fu_569_p7(6),
      Q => \tmp_5_reg_1135_pp0_iter4_reg_reg[6]_srl5_n_5\
    );
\tmp_5_reg_1135_pp0_iter4_reg_reg[6]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \tmp_3_reg_1125_reg[7]_0\(6),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(6),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_5(6),
      I5 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(6),
      O => tmp_5_fu_569_p7(6)
    );
\tmp_5_reg_1135_pp0_iter4_reg_reg[7]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_5_fu_569_p7(7),
      Q => \tmp_5_reg_1135_pp0_iter4_reg_reg[7]_srl5_n_5\
    );
\tmp_5_reg_1135_pp0_iter4_reg_reg[7]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \tmp_3_reg_1125_reg[7]_0\(7),
      I1 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(7),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_5(7),
      I5 => \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(7),
      O => tmp_5_fu_569_p7(7)
    );
\tmp_5_reg_1135_pp0_iter5_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_5_reg_1135_pp0_iter4_reg_reg[0]_srl5_n_5\,
      Q => tmp_5_reg_1135_pp0_iter5_reg(0),
      R => '0'
    );
\tmp_5_reg_1135_pp0_iter5_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_5_reg_1135_pp0_iter4_reg_reg[1]_srl5_n_5\,
      Q => tmp_5_reg_1135_pp0_iter5_reg(1),
      R => '0'
    );
\tmp_5_reg_1135_pp0_iter5_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_5_reg_1135_pp0_iter4_reg_reg[2]_srl5_n_5\,
      Q => tmp_5_reg_1135_pp0_iter5_reg(2),
      R => '0'
    );
\tmp_5_reg_1135_pp0_iter5_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_5_reg_1135_pp0_iter4_reg_reg[3]_srl5_n_5\,
      Q => tmp_5_reg_1135_pp0_iter5_reg(3),
      R => '0'
    );
\tmp_5_reg_1135_pp0_iter5_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_5_reg_1135_pp0_iter4_reg_reg[4]_srl5_n_5\,
      Q => tmp_5_reg_1135_pp0_iter5_reg(4),
      R => '0'
    );
\tmp_5_reg_1135_pp0_iter5_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_5_reg_1135_pp0_iter4_reg_reg[5]_srl5_n_5\,
      Q => tmp_5_reg_1135_pp0_iter5_reg(5),
      R => '0'
    );
\tmp_5_reg_1135_pp0_iter5_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_5_reg_1135_pp0_iter4_reg_reg[6]_srl5_n_5\,
      Q => tmp_5_reg_1135_pp0_iter5_reg(6),
      R => '0'
    );
\tmp_5_reg_1135_pp0_iter5_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_5_reg_1135_pp0_iter4_reg_reg[7]_srl5_n_5\,
      Q => tmp_5_reg_1135_pp0_iter5_reg(7),
      R => '0'
    );
\tmp_7_reg_1095[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_10(0),
      I1 => \tmp_7_reg_1095_reg[7]_0\(0),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_11(0),
      I5 => p_reg_reg_9(0),
      O => tmp_7_fu_447_p7(0)
    );
\tmp_7_reg_1095[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_10(1),
      I1 => \tmp_7_reg_1095_reg[7]_0\(1),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_11(1),
      I5 => p_reg_reg_9(1),
      O => tmp_7_fu_447_p7(1)
    );
\tmp_7_reg_1095[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_10(2),
      I1 => \tmp_7_reg_1095_reg[7]_0\(2),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_11(2),
      I5 => p_reg_reg_9(2),
      O => tmp_7_fu_447_p7(2)
    );
\tmp_7_reg_1095[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_10(3),
      I1 => \tmp_7_reg_1095_reg[7]_0\(3),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_11(3),
      I5 => p_reg_reg_9(3),
      O => tmp_7_fu_447_p7(3)
    );
\tmp_7_reg_1095[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_10(4),
      I1 => \tmp_7_reg_1095_reg[7]_0\(4),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_11(4),
      I5 => p_reg_reg_9(4),
      O => tmp_7_fu_447_p7(4)
    );
\tmp_7_reg_1095[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_10(5),
      I1 => \tmp_7_reg_1095_reg[7]_0\(5),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_11(5),
      I5 => p_reg_reg_9(5),
      O => tmp_7_fu_447_p7(5)
    );
\tmp_7_reg_1095[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_10(6),
      I1 => \tmp_7_reg_1095_reg[7]_0\(6),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_11(6),
      I5 => p_reg_reg_9(6),
      O => tmp_7_fu_447_p7(6)
    );
\tmp_7_reg_1095[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_10(7),
      I1 => \tmp_7_reg_1095_reg[7]_0\(7),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_11(7),
      I5 => p_reg_reg_9(7),
      O => tmp_7_fu_447_p7(7)
    );
\tmp_7_reg_1095_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_7_reg_1095(0),
      Q => tmp_7_reg_1095_pp0_iter1_reg(0),
      R => '0'
    );
\tmp_7_reg_1095_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_7_reg_1095(1),
      Q => tmp_7_reg_1095_pp0_iter1_reg(1),
      R => '0'
    );
\tmp_7_reg_1095_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_7_reg_1095(2),
      Q => tmp_7_reg_1095_pp0_iter1_reg(2),
      R => '0'
    );
\tmp_7_reg_1095_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_7_reg_1095(3),
      Q => tmp_7_reg_1095_pp0_iter1_reg(3),
      R => '0'
    );
\tmp_7_reg_1095_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_7_reg_1095(4),
      Q => tmp_7_reg_1095_pp0_iter1_reg(4),
      R => '0'
    );
\tmp_7_reg_1095_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_7_reg_1095(5),
      Q => tmp_7_reg_1095_pp0_iter1_reg(5),
      R => '0'
    );
\tmp_7_reg_1095_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_7_reg_1095(6),
      Q => tmp_7_reg_1095_pp0_iter1_reg(6),
      R => '0'
    );
\tmp_7_reg_1095_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_7_reg_1095(7),
      Q => tmp_7_reg_1095_pp0_iter1_reg(7),
      R => '0'
    );
\tmp_7_reg_1095_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_7_fu_447_p7(0),
      Q => tmp_7_reg_1095(0),
      R => '0'
    );
\tmp_7_reg_1095_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_7_fu_447_p7(1),
      Q => tmp_7_reg_1095(1),
      R => '0'
    );
\tmp_7_reg_1095_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_7_fu_447_p7(2),
      Q => tmp_7_reg_1095(2),
      R => '0'
    );
\tmp_7_reg_1095_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_7_fu_447_p7(3),
      Q => tmp_7_reg_1095(3),
      R => '0'
    );
\tmp_7_reg_1095_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_7_fu_447_p7(4),
      Q => tmp_7_reg_1095(4),
      R => '0'
    );
\tmp_7_reg_1095_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_7_fu_447_p7(5),
      Q => tmp_7_reg_1095(5),
      R => '0'
    );
\tmp_7_reg_1095_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_7_fu_447_p7(6),
      Q => tmp_7_reg_1095(6),
      R => '0'
    );
\tmp_7_reg_1095_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_7_fu_447_p7(7),
      Q => tmp_7_reg_1095(7),
      R => '0'
    );
\tmp_8_reg_1100_pp0_iter2_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_8_fu_463_p7(0),
      Q => \tmp_8_reg_1100_pp0_iter2_reg_reg[0]_srl3_n_5\
    );
\tmp_8_reg_1100_pp0_iter2_reg_reg[0]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_9(0),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(0),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_10(0),
      I5 => \tmp_7_reg_1095_reg[7]_0\(0),
      O => tmp_8_fu_463_p7(0)
    );
\tmp_8_reg_1100_pp0_iter2_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_8_fu_463_p7(1),
      Q => \tmp_8_reg_1100_pp0_iter2_reg_reg[1]_srl3_n_5\
    );
\tmp_8_reg_1100_pp0_iter2_reg_reg[1]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_9(1),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(1),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_10(1),
      I5 => \tmp_7_reg_1095_reg[7]_0\(1),
      O => tmp_8_fu_463_p7(1)
    );
\tmp_8_reg_1100_pp0_iter2_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_8_fu_463_p7(2),
      Q => \tmp_8_reg_1100_pp0_iter2_reg_reg[2]_srl3_n_5\
    );
\tmp_8_reg_1100_pp0_iter2_reg_reg[2]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_9(2),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(2),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_10(2),
      I5 => \tmp_7_reg_1095_reg[7]_0\(2),
      O => tmp_8_fu_463_p7(2)
    );
\tmp_8_reg_1100_pp0_iter2_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_8_fu_463_p7(3),
      Q => \tmp_8_reg_1100_pp0_iter2_reg_reg[3]_srl3_n_5\
    );
\tmp_8_reg_1100_pp0_iter2_reg_reg[3]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_9(3),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(3),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_10(3),
      I5 => \tmp_7_reg_1095_reg[7]_0\(3),
      O => tmp_8_fu_463_p7(3)
    );
\tmp_8_reg_1100_pp0_iter2_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_8_fu_463_p7(4),
      Q => \tmp_8_reg_1100_pp0_iter2_reg_reg[4]_srl3_n_5\
    );
\tmp_8_reg_1100_pp0_iter2_reg_reg[4]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_9(4),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(4),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_10(4),
      I5 => \tmp_7_reg_1095_reg[7]_0\(4),
      O => tmp_8_fu_463_p7(4)
    );
\tmp_8_reg_1100_pp0_iter2_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_8_fu_463_p7(5),
      Q => \tmp_8_reg_1100_pp0_iter2_reg_reg[5]_srl3_n_5\
    );
\tmp_8_reg_1100_pp0_iter2_reg_reg[5]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_9(5),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(5),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_10(5),
      I5 => \tmp_7_reg_1095_reg[7]_0\(5),
      O => tmp_8_fu_463_p7(5)
    );
\tmp_8_reg_1100_pp0_iter2_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_8_fu_463_p7(6),
      Q => \tmp_8_reg_1100_pp0_iter2_reg_reg[6]_srl3_n_5\
    );
\tmp_8_reg_1100_pp0_iter2_reg_reg[6]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_9(6),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(6),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_10(6),
      I5 => \tmp_7_reg_1095_reg[7]_0\(6),
      O => tmp_8_fu_463_p7(6)
    );
\tmp_8_reg_1100_pp0_iter2_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_8_fu_463_p7(7),
      Q => \tmp_8_reg_1100_pp0_iter2_reg_reg[7]_srl3_n_5\
    );
\tmp_8_reg_1100_pp0_iter2_reg_reg[7]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_reg_reg_9(7),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(7),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_10(7),
      I5 => \tmp_7_reg_1095_reg[7]_0\(7),
      O => tmp_8_fu_463_p7(7)
    );
\tmp_8_reg_1100_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_8_reg_1100_pp0_iter2_reg_reg[0]_srl3_n_5\,
      Q => tmp_8_reg_1100_pp0_iter3_reg(0),
      R => '0'
    );
\tmp_8_reg_1100_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_8_reg_1100_pp0_iter2_reg_reg[1]_srl3_n_5\,
      Q => tmp_8_reg_1100_pp0_iter3_reg(1),
      R => '0'
    );
\tmp_8_reg_1100_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_8_reg_1100_pp0_iter2_reg_reg[2]_srl3_n_5\,
      Q => tmp_8_reg_1100_pp0_iter3_reg(2),
      R => '0'
    );
\tmp_8_reg_1100_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_8_reg_1100_pp0_iter2_reg_reg[3]_srl3_n_5\,
      Q => tmp_8_reg_1100_pp0_iter3_reg(3),
      R => '0'
    );
\tmp_8_reg_1100_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_8_reg_1100_pp0_iter2_reg_reg[4]_srl3_n_5\,
      Q => tmp_8_reg_1100_pp0_iter3_reg(4),
      R => '0'
    );
\tmp_8_reg_1100_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_8_reg_1100_pp0_iter2_reg_reg[5]_srl3_n_5\,
      Q => tmp_8_reg_1100_pp0_iter3_reg(5),
      R => '0'
    );
\tmp_8_reg_1100_pp0_iter3_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_8_reg_1100_pp0_iter2_reg_reg[6]_srl3_n_5\,
      Q => tmp_8_reg_1100_pp0_iter3_reg(6),
      R => '0'
    );
\tmp_8_reg_1100_pp0_iter3_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_8_reg_1100_pp0_iter2_reg_reg[7]_srl3_n_5\,
      Q => tmp_8_reg_1100_pp0_iter3_reg(7),
      R => '0'
    );
\tmp_9_reg_1105_pp0_iter4_reg_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_9_fu_479_p7(0),
      Q => \tmp_9_reg_1105_pp0_iter4_reg_reg[0]_srl5_n_5\
    );
\tmp_9_reg_1105_pp0_iter4_reg_reg[0]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \tmp_7_reg_1095_reg[7]_0\(0),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(0),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_9(0),
      I5 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(0),
      O => tmp_9_fu_479_p7(0)
    );
\tmp_9_reg_1105_pp0_iter4_reg_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_9_fu_479_p7(1),
      Q => \tmp_9_reg_1105_pp0_iter4_reg_reg[1]_srl5_n_5\
    );
\tmp_9_reg_1105_pp0_iter4_reg_reg[1]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \tmp_7_reg_1095_reg[7]_0\(1),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(1),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_9(1),
      I5 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(1),
      O => tmp_9_fu_479_p7(1)
    );
\tmp_9_reg_1105_pp0_iter4_reg_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_9_fu_479_p7(2),
      Q => \tmp_9_reg_1105_pp0_iter4_reg_reg[2]_srl5_n_5\
    );
\tmp_9_reg_1105_pp0_iter4_reg_reg[2]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \tmp_7_reg_1095_reg[7]_0\(2),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(2),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_9(2),
      I5 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(2),
      O => tmp_9_fu_479_p7(2)
    );
\tmp_9_reg_1105_pp0_iter4_reg_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_9_fu_479_p7(3),
      Q => \tmp_9_reg_1105_pp0_iter4_reg_reg[3]_srl5_n_5\
    );
\tmp_9_reg_1105_pp0_iter4_reg_reg[3]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \tmp_7_reg_1095_reg[7]_0\(3),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(3),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_9(3),
      I5 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(3),
      O => tmp_9_fu_479_p7(3)
    );
\tmp_9_reg_1105_pp0_iter4_reg_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_9_fu_479_p7(4),
      Q => \tmp_9_reg_1105_pp0_iter4_reg_reg[4]_srl5_n_5\
    );
\tmp_9_reg_1105_pp0_iter4_reg_reg[4]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \tmp_7_reg_1095_reg[7]_0\(4),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(4),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_9(4),
      I5 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(4),
      O => tmp_9_fu_479_p7(4)
    );
\tmp_9_reg_1105_pp0_iter4_reg_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_9_fu_479_p7(5),
      Q => \tmp_9_reg_1105_pp0_iter4_reg_reg[5]_srl5_n_5\
    );
\tmp_9_reg_1105_pp0_iter4_reg_reg[5]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \tmp_7_reg_1095_reg[7]_0\(5),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(5),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_9(5),
      I5 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(5),
      O => tmp_9_fu_479_p7(5)
    );
\tmp_9_reg_1105_pp0_iter4_reg_reg[6]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_9_fu_479_p7(6),
      Q => \tmp_9_reg_1105_pp0_iter4_reg_reg[6]_srl5_n_5\
    );
\tmp_9_reg_1105_pp0_iter4_reg_reg[6]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \tmp_7_reg_1095_reg[7]_0\(6),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(6),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_9(6),
      I5 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(6),
      O => tmp_9_fu_479_p7(6)
    );
\tmp_9_reg_1105_pp0_iter4_reg_reg[7]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_9_fu_479_p7(7),
      Q => \tmp_9_reg_1105_pp0_iter4_reg_reg[7]_srl5_n_5\
    );
\tmp_9_reg_1105_pp0_iter4_reg_reg[7]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \tmp_7_reg_1095_reg[7]_0\(7),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(7),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      I4 => p_reg_reg_9(7),
      I5 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(7),
      O => tmp_9_fu_479_p7(7)
    );
\tmp_9_reg_1105_pp0_iter5_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_9_reg_1105_pp0_iter4_reg_reg[0]_srl5_n_5\,
      Q => tmp_9_reg_1105_pp0_iter5_reg(0),
      R => '0'
    );
\tmp_9_reg_1105_pp0_iter5_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_9_reg_1105_pp0_iter4_reg_reg[1]_srl5_n_5\,
      Q => tmp_9_reg_1105_pp0_iter5_reg(1),
      R => '0'
    );
\tmp_9_reg_1105_pp0_iter5_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_9_reg_1105_pp0_iter4_reg_reg[2]_srl5_n_5\,
      Q => tmp_9_reg_1105_pp0_iter5_reg(2),
      R => '0'
    );
\tmp_9_reg_1105_pp0_iter5_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_9_reg_1105_pp0_iter4_reg_reg[3]_srl5_n_5\,
      Q => tmp_9_reg_1105_pp0_iter5_reg(3),
      R => '0'
    );
\tmp_9_reg_1105_pp0_iter5_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_9_reg_1105_pp0_iter4_reg_reg[4]_srl5_n_5\,
      Q => tmp_9_reg_1105_pp0_iter5_reg(4),
      R => '0'
    );
\tmp_9_reg_1105_pp0_iter5_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_9_reg_1105_pp0_iter4_reg_reg[5]_srl5_n_5\,
      Q => tmp_9_reg_1105_pp0_iter5_reg(5),
      R => '0'
    );
\tmp_9_reg_1105_pp0_iter5_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_9_reg_1105_pp0_iter4_reg_reg[6]_srl5_n_5\,
      Q => tmp_9_reg_1105_pp0_iter5_reg(6),
      R => '0'
    );
\tmp_9_reg_1105_pp0_iter5_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_9_reg_1105_pp0_iter4_reg_reg[7]_srl5_n_5\,
      Q => tmp_9_reg_1105_pp0_iter5_reg(7),
      R => '0'
    );
\tmp_reg_1432_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => tmp_12_fu_723_p4(6),
      Q => tmp_reg_1432,
      R => '0'
    );
\tmp_s_reg_1115_pp0_iter8_reg_reg[0]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_s_fu_509_p5(0),
      Q => \tmp_s_reg_1115_pp0_iter8_reg_reg[0]_srl9_n_5\
    );
\tmp_s_reg_1115_pp0_iter8_reg_reg[0]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(0),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(0),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => tmp_s_fu_509_p5(0)
    );
\tmp_s_reg_1115_pp0_iter8_reg_reg[1]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_s_fu_509_p5(1),
      Q => \tmp_s_reg_1115_pp0_iter8_reg_reg[1]_srl9_n_5\
    );
\tmp_s_reg_1115_pp0_iter8_reg_reg[1]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(1),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(1),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => tmp_s_fu_509_p5(1)
    );
\tmp_s_reg_1115_pp0_iter8_reg_reg[2]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_s_fu_509_p5(2),
      Q => \tmp_s_reg_1115_pp0_iter8_reg_reg[2]_srl9_n_5\
    );
\tmp_s_reg_1115_pp0_iter8_reg_reg[2]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(2),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(2),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => tmp_s_fu_509_p5(2)
    );
\tmp_s_reg_1115_pp0_iter8_reg_reg[3]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_s_fu_509_p5(3),
      Q => \tmp_s_reg_1115_pp0_iter8_reg_reg[3]_srl9_n_5\
    );
\tmp_s_reg_1115_pp0_iter8_reg_reg[3]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(3),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(3),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => tmp_s_fu_509_p5(3)
    );
\tmp_s_reg_1115_pp0_iter8_reg_reg[4]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_s_fu_509_p5(4),
      Q => \tmp_s_reg_1115_pp0_iter8_reg_reg[4]_srl9_n_5\
    );
\tmp_s_reg_1115_pp0_iter8_reg_reg[4]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(4),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(4),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => tmp_s_fu_509_p5(4)
    );
\tmp_s_reg_1115_pp0_iter8_reg_reg[5]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_s_fu_509_p5(5),
      Q => \tmp_s_reg_1115_pp0_iter8_reg_reg[5]_srl9_n_5\
    );
\tmp_s_reg_1115_pp0_iter8_reg_reg[5]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(5),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(5),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => tmp_s_fu_509_p5(5)
    );
\tmp_s_reg_1115_pp0_iter8_reg_reg[6]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_s_fu_509_p5(6),
      Q => \tmp_s_reg_1115_pp0_iter8_reg_reg[6]_srl9_n_5\
    );
\tmp_s_reg_1115_pp0_iter8_reg_reg[6]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(6),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(6),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => tmp_s_fu_509_p5(6)
    );
\tmp_s_reg_1115_pp0_iter8_reg_reg[7]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => tmp_s_fu_509_p5(7),
      Q => \tmp_s_reg_1115_pp0_iter8_reg_reg[7]_srl9_n_5\
    );
\tmp_s_reg_1115_pp0_iter8_reg_reg[7]_srl9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(7),
      I1 => \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(7),
      I2 => p_reg_reg_4(1),
      I3 => p_reg_reg_4(0),
      O => tmp_s_fu_509_p5(7)
    );
\tmp_s_reg_1115_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_s_reg_1115_pp0_iter8_reg_reg[0]_srl9_n_5\,
      Q => tmp_s_reg_1115_pp0_iter9_reg(0),
      R => '0'
    );
\tmp_s_reg_1115_pp0_iter9_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_s_reg_1115_pp0_iter8_reg_reg[1]_srl9_n_5\,
      Q => tmp_s_reg_1115_pp0_iter9_reg(1),
      R => '0'
    );
\tmp_s_reg_1115_pp0_iter9_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_s_reg_1115_pp0_iter8_reg_reg[2]_srl9_n_5\,
      Q => tmp_s_reg_1115_pp0_iter9_reg(2),
      R => '0'
    );
\tmp_s_reg_1115_pp0_iter9_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_s_reg_1115_pp0_iter8_reg_reg[3]_srl9_n_5\,
      Q => tmp_s_reg_1115_pp0_iter9_reg(3),
      R => '0'
    );
\tmp_s_reg_1115_pp0_iter9_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_s_reg_1115_pp0_iter8_reg_reg[4]_srl9_n_5\,
      Q => tmp_s_reg_1115_pp0_iter9_reg(4),
      R => '0'
    );
\tmp_s_reg_1115_pp0_iter9_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_s_reg_1115_pp0_iter8_reg_reg[5]_srl9_n_5\,
      Q => tmp_s_reg_1115_pp0_iter9_reg(5),
      R => '0'
    );
\tmp_s_reg_1115_pp0_iter9_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_s_reg_1115_pp0_iter8_reg_reg[6]_srl9_n_5\,
      Q => tmp_s_reg_1115_pp0_iter9_reg(6),
      R => '0'
    );
\tmp_s_reg_1115_pp0_iter9_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_s_reg_1115_pp0_iter8_reg_reg[7]_srl9_n_5\,
      Q => tmp_s_reg_1115_pp0_iter9_reg(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core is
  port (
    tmp_reg_786_pp0_iter2_reg : out STD_LOGIC;
    tmp_reg_786_pp0_iter3_reg : out STD_LOGIC;
    select_ln1632_reg_401 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter4 : out STD_LOGIC;
    ap_block_pp0_stage0_01001 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y_fu_58_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \y_fu_58_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y_fu_58_reg[13]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    internal_empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg_786_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \loopWidth_reg_386_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln1597_reg_391_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln1597_reg_391_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln1632_reg_401_reg[2]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_empty_n : in STD_LOGIC;
    stream_upsampled_full_n : in STD_LOGIC;
    bPassThruHcr1_channel_dout : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln1643_fu_283_p2_carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    v_hcresampler_core_U0_ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[6]_i_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    hscale_core_polyphase_U0_stream_upsampled_read : in STD_LOGIC;
    stream_upsampled_empty_n : in STD_LOGIC;
    \pixbuf_y_val_V_21_out_load_reg_838_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm[1]_i_2_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal cmp361000_fu_214_p2 : STD_LOGIC;
  signal cmp361000_reg_406 : STD_LOGIC;
  signal \cmp361000_reg_406[0]_i_10_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_406[0]_i_11_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_406[0]_i_12_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_406[0]_i_13_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_406[0]_i_14_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_406[0]_i_15_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_406[0]_i_16_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_406[0]_i_17_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_406[0]_i_18_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_406[0]_i_1_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_406[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_406[0]_i_5_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_406[0]_i_6_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_406[0]_i_7_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_406[0]_i_8_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_406[0]_i_9_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_406_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \cmp361000_reg_406_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \cmp361000_reg_406_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_406_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \cmp361000_reg_406_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \cmp361000_reg_406_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg : STD_LOGIC;
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_n_111 : STD_LOGIC;
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0511_21060_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0_21063_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01020_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01024_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out1_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out2_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out3_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal loopWidth_reg_386 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal p_0_0_0_0_0511_21058_lcssa1084_fu_102 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_05191009_lcssa1031_fu_62 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_05191015_lcssa1040_fu_740 : STD_LOGIC;
  signal p_0_0_0_0_0_21061_lcssa1087_fu_106 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_01011_lcssa1034_fu_66 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_01017_lcssa1043_fu_78 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_01021_lcssa1046_fu_82 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_01013_lcssa1037_fu_70 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa10541072_fu_90 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa10561078_fu_94 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa10571081_fu_98 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa1066_fu_86 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa1066_fu_860 : STD_LOGIC;
  signal pixbuf_y_val_V_15_fu_114 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_15_fu_1140 : STD_LOGIC;
  signal pixbuf_y_val_V_16_fu_118 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_16_fu_1180 : STD_LOGIC;
  signal pixbuf_y_val_V_16_load_reg_418 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_17_fu_122 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_17_load_reg_423 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_18_fu_126 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_18_load_reg_428 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_1_fu_122 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_6_reg_790 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_7_reg_796 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_8_reg_801 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_fu_110 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^select_ln1632_reg_401\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal trunc_ln1597_reg_391 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal y_4_fu_231_p2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal y_4_reg_413 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \y_4_reg_413_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \y_4_reg_413_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \y_4_reg_413_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \y_4_reg_413_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \y_4_reg_413_reg[14]_i_1_n_8\ : STD_LOGIC;
  signal \y_4_reg_413_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \y_4_reg_413_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \y_4_reg_413_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \y_4_reg_413_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \y_4_reg_413_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_4_reg_413_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_4_reg_413_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_4_reg_413_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \^y_fu_58_reg[14]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \NLW_cmp361000_reg_406_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cmp361000_reg_406_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp361000_reg_406_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_4_reg_413_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y_4_reg_413_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair455";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp361000_reg_406_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp361000_reg_406_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_4_reg_413_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_4_reg_413_reg[14]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_4_reg_413_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_4_reg_413_reg[8]_i_1\ : label is 35;
begin
  E(0) <= \^e\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  select_ln1632_reg_401(0) <= \^select_ln1632_reg_401\(0);
  \y_fu_58_reg[14]_0\(14 downto 0) <= \^y_fu_58_reg[14]_0\(14 downto 0);
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4474"
    )
        port map (
      I0 => v_hcresampler_core_U0_ap_start,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => CO(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state7,
      I3 => \^q\(2),
      I4 => \ap_CS_fsm[1]_i_2_n_5\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^q\(0),
      I1 => v_hcresampler_core_U0_ap_start,
      I2 => \^q\(1),
      I3 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[1]_i_2_n_5\
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_CS_fsm_state7,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => CO(0),
      I2 => cmp361000_reg_406,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_58_reg[14]_0\(13),
      I1 => \ap_CS_fsm_reg[6]_i_2\(11),
      I2 => \^y_fu_58_reg[14]_0\(12),
      I3 => \ap_CS_fsm_reg[6]_i_2\(10),
      O => \y_fu_58_reg[13]_0\(2)
    );
\ap_CS_fsm[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_58_reg[14]_0\(11),
      I1 => \ap_CS_fsm_reg[6]_i_2\(9),
      I2 => \^y_fu_58_reg[14]_0\(10),
      I3 => \ap_CS_fsm_reg[6]_i_2\(8),
      O => \y_fu_58_reg[13]_0\(1)
    );
\ap_CS_fsm[6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_58_reg[14]_0\(9),
      I1 => \ap_CS_fsm_reg[6]_i_2\(7),
      I2 => \^y_fu_58_reg[14]_0\(8),
      I3 => \ap_CS_fsm_reg[6]_i_2\(6),
      O => \y_fu_58_reg[13]_0\(0)
    );
\ap_CS_fsm[6]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_58_reg[14]_0\(7),
      I1 => \ap_CS_fsm_reg[6]_i_2\(5),
      I2 => \^y_fu_58_reg[14]_0\(6),
      I3 => \ap_CS_fsm_reg[6]_i_2\(4),
      O => \y_fu_58_reg[7]_0\(2)
    );
\ap_CS_fsm[6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_58_reg[14]_0\(5),
      I1 => \ap_CS_fsm_reg[6]_i_2\(3),
      I2 => \^y_fu_58_reg[14]_0\(4),
      I3 => \ap_CS_fsm_reg[6]_i_2\(2),
      O => \y_fu_58_reg[7]_0\(1)
    );
\ap_CS_fsm[6]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_58_reg[14]_0\(3),
      I1 => \ap_CS_fsm_reg[6]_i_2\(1),
      I2 => \^y_fu_58_reg[14]_0\(2),
      I3 => \ap_CS_fsm_reg[6]_i_2\(0),
      O => \y_fu_58_reg[7]_0\(0)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(2),
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => SS(0)
    );
\cmp361000_reg_406[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cmp361000_fu_214_p2,
      I1 => \^q\(1),
      I2 => cmp361000_reg_406,
      O => \cmp361000_reg_406[0]_i_1_n_5\
    );
\cmp361000_reg_406[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => trunc_ln1597_reg_391(1),
      I1 => trunc_ln1597_reg_391(0),
      O => \cmp361000_reg_406[0]_i_10_n_5\
    );
\cmp361000_reg_406[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => trunc_ln1597_reg_391(9),
      I1 => trunc_ln1597_reg_391(8),
      O => \cmp361000_reg_406[0]_i_11_n_5\
    );
\cmp361000_reg_406[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => trunc_ln1597_reg_391(6),
      I1 => trunc_ln1597_reg_391(7),
      O => \cmp361000_reg_406[0]_i_12_n_5\
    );
\cmp361000_reg_406[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => trunc_ln1597_reg_391(4),
      I1 => trunc_ln1597_reg_391(5),
      O => \cmp361000_reg_406[0]_i_13_n_5\
    );
\cmp361000_reg_406[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => trunc_ln1597_reg_391(3),
      I1 => trunc_ln1597_reg_391(2),
      O => \cmp361000_reg_406[0]_i_14_n_5\
    );
\cmp361000_reg_406[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1597_reg_391(8),
      I1 => trunc_ln1597_reg_391(9),
      O => \cmp361000_reg_406[0]_i_15_n_5\
    );
\cmp361000_reg_406[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1597_reg_391(7),
      I1 => trunc_ln1597_reg_391(6),
      O => \cmp361000_reg_406[0]_i_16_n_5\
    );
\cmp361000_reg_406[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1597_reg_391(5),
      I1 => trunc_ln1597_reg_391(4),
      O => \cmp361000_reg_406[0]_i_17_n_5\
    );
\cmp361000_reg_406[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1597_reg_391(2),
      I1 => trunc_ln1597_reg_391(3),
      O => \cmp361000_reg_406[0]_i_18_n_5\
    );
\cmp361000_reg_406[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln1597_reg_391(14),
      I1 => loopWidth_reg_386(15),
      O => \cmp361000_reg_406[0]_i_4_n_5\
    );
\cmp361000_reg_406[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => trunc_ln1597_reg_391(12),
      I1 => trunc_ln1597_reg_391(13),
      O => \cmp361000_reg_406[0]_i_5_n_5\
    );
\cmp361000_reg_406[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => trunc_ln1597_reg_391(10),
      I1 => trunc_ln1597_reg_391(11),
      O => \cmp361000_reg_406[0]_i_6_n_5\
    );
\cmp361000_reg_406[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1597_reg_391(14),
      I1 => loopWidth_reg_386(15),
      O => \cmp361000_reg_406[0]_i_7_n_5\
    );
\cmp361000_reg_406[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1597_reg_391(13),
      I1 => trunc_ln1597_reg_391(12),
      O => \cmp361000_reg_406[0]_i_8_n_5\
    );
\cmp361000_reg_406[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1597_reg_391(11),
      I1 => trunc_ln1597_reg_391(10),
      O => \cmp361000_reg_406[0]_i_9_n_5\
    );
\cmp361000_reg_406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp361000_reg_406[0]_i_1_n_5\,
      Q => cmp361000_reg_406,
      R => '0'
    );
\cmp361000_reg_406_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp361000_reg_406_reg[0]_i_3_n_5\,
      CO(3) => \NLW_cmp361000_reg_406_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => cmp361000_fu_214_p2,
      CO(1) => \cmp361000_reg_406_reg[0]_i_2_n_7\,
      CO(0) => \cmp361000_reg_406_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \cmp361000_reg_406[0]_i_4_n_5\,
      DI(1) => \cmp361000_reg_406[0]_i_5_n_5\,
      DI(0) => \cmp361000_reg_406[0]_i_6_n_5\,
      O(3 downto 0) => \NLW_cmp361000_reg_406_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \cmp361000_reg_406[0]_i_7_n_5\,
      S(1) => \cmp361000_reg_406[0]_i_8_n_5\,
      S(0) => \cmp361000_reg_406[0]_i_9_n_5\
    );
\cmp361000_reg_406_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmp361000_reg_406_reg[0]_i_3_n_5\,
      CO(2) => \cmp361000_reg_406_reg[0]_i_3_n_6\,
      CO(1) => \cmp361000_reg_406_reg[0]_i_3_n_7\,
      CO(0) => \cmp361000_reg_406_reg[0]_i_3_n_8\,
      CYINIT => \cmp361000_reg_406[0]_i_10_n_5\,
      DI(3) => \cmp361000_reg_406[0]_i_11_n_5\,
      DI(2) => \cmp361000_reg_406[0]_i_12_n_5\,
      DI(1) => \cmp361000_reg_406[0]_i_13_n_5\,
      DI(0) => \cmp361000_reg_406[0]_i_14_n_5\,
      O(3 downto 0) => \NLW_cmp361000_reg_406_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp361000_reg_406[0]_i_15_n_5\,
      S(2) => \cmp361000_reg_406[0]_i_16_n_5\,
      S(1) => \cmp361000_reg_406[0]_i_17_n_5\,
      S(0) => \cmp361000_reg_406[0]_i_18_n_5\
    );
grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2
     port map (
      CO(0) => CO(0),
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      E(0) => p_lcssa1066_fu_860,
      \PixArray_val_V_21_053_fu_148_reg[7]\(7 downto 0) => p_0_0_0_0_05191009_lcssa1031_fu_62(7 downto 0),
      \PixArray_val_V_23_055_fu_156_reg[7]\(7 downto 0) => p_0_2_0_0_01013_lcssa1037_fu_70(7 downto 0),
      Q(7 downto 0) => p_0_1_0_0_01011_lcssa1034_fu_66(7 downto 0),
      SS(0) => SS(0),
      \ap_CS_fsm_reg[5]\(0) => pixbuf_y_val_V_15_fu_1140,
      \ap_CS_fsm_reg[5]_0\(0) => pixbuf_y_val_V_16_fu_1180,
      \ap_CS_fsm_reg[5]_1\(0) => \^e\(0),
      \ap_CS_fsm_reg[6]\(2) => ap_CS_fsm_state6,
      \ap_CS_fsm_reg[6]\(1) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[6]\(0) => \^q\(2),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_rst_n => ap_rst_n,
      bPassThruHcr1_channel_dout => bPassThruHcr1_channel_dout,
      cmp361000_reg_406 => cmp361000_reg_406,
      grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_n_111,
      hscale_core_polyphase_U0_stream_upsampled_read => hscale_core_polyphase_U0_stream_upsampled_read,
      \icmp_ln1636_reg_762_reg[0]_0\ => ap_block_pp0_stage0_01001,
      \icmp_ln1643_fu_283_p2_carry__0_0\(15 downto 0) => \icmp_ln1643_fu_283_p2_carry__0\(15 downto 0),
      \in\(23 downto 0) => \in\(23 downto 0),
      internal_empty_n_reg(0) => internal_empty_n_reg(0),
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[4]\ => \mOutPtr_reg[4]\,
      \out\(15 downto 0) => \out\(15 downto 0),
      \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0511_21060_out_o(7 downto 0),
      \p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]_0\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01020_out_o(7 downto 0),
      \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0_21063_out_o(7 downto 0),
      \p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]_0\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01024_out_o(7 downto 0),
      \p_lcssa10541072_fu_90_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out2_o(7 downto 0),
      \p_lcssa10541072_fu_90_reg[7]_0\(7 downto 0) => p_lcssa10541072_fu_90(7 downto 0),
      \p_lcssa10541072_fu_90_reg[7]_1\(7 downto 0) => p_lcssa10571081_fu_98(7 downto 0),
      \p_lcssa10541072_fu_90_reg[7]_2\(7 downto 0) => p_0_1_0_0_01021_lcssa1046_fu_82(7 downto 0),
      \p_lcssa10561078_fu_94_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out1_o(7 downto 0),
      \p_lcssa10561078_fu_94_reg[7]_0\(7 downto 0) => p_0_0_0_0_0511_21058_lcssa1084_fu_102(7 downto 0),
      \p_lcssa10571081_fu_98_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out_o(7 downto 0),
      \p_lcssa10571081_fu_98_reg[7]_0\(7 downto 0) => p_0_0_0_0_0_21061_lcssa1087_fu_106(7 downto 0),
      \p_lcssa1066_fu_86_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out3_o(7 downto 0),
      \p_lcssa1066_fu_86_reg[7]_0\(7 downto 0) => p_lcssa1066_fu_86(7 downto 0),
      \p_lcssa1066_fu_86_reg[7]_1\(7 downto 0) => p_lcssa10561078_fu_94(7 downto 0),
      \p_lcssa1066_fu_86_reg[7]_2\(7 downto 0) => p_0_1_0_0_01017_lcssa1043_fu_78(7 downto 0),
      \pixbuf_y_val_V_1_fu_122_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_1_fu_122(7 downto 0),
      \pixbuf_y_val_V_21_out_load_reg_838_reg[0]_0\(0) => \pixbuf_y_val_V_21_out_load_reg_838_reg[0]\(0),
      \pixbuf_y_val_V_21_out_load_reg_838_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_15_fu_114(7 downto 0),
      \pixbuf_y_val_V_2_fu_126_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_fu_110(7 downto 0),
      \pixbuf_y_val_V_3_fu_130_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_16_load_reg_418(7 downto 0),
      \pixbuf_y_val_V_4_fu_134_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_17_load_reg_423(7 downto 0),
      \pixbuf_y_val_V_5_fu_138_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_18_load_reg_428(7 downto 0),
      \pixbuf_y_val_V_6_reg_790_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_6_reg_790(7 downto 0),
      \pixbuf_y_val_V_7_reg_796_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_7_reg_796(7 downto 0),
      \pixbuf_y_val_V_8_reg_801_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_8_reg_801(7 downto 0),
      select_ln1632_reg_401(0) => \^select_ln1632_reg_401\(0),
      shiftReg_ce => shiftReg_ce,
      stream_in_empty_n => stream_in_empty_n,
      stream_upsampled_empty_n => stream_upsampled_empty_n,
      stream_upsampled_full_n => stream_upsampled_full_n,
      \tmp_reg_786_pp0_iter1_reg_reg[0]_0\ => \tmp_reg_786_pp0_iter1_reg_reg[0]\,
      tmp_reg_786_pp0_iter2_reg => tmp_reg_786_pp0_iter2_reg,
      tmp_reg_786_pp0_iter3_reg => tmp_reg_786_pp0_iter3_reg,
      trunc_ln1597_reg_391(14 downto 0) => trunc_ln1597_reg_391(14 downto 0)
    );
grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_n_111,
      Q => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg,
      R => SS(0)
    );
\loopWidth_reg_386_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \loopWidth_reg_386_reg[15]_0\(3),
      Q => loopWidth_reg_386(15),
      R => '0'
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0511_21060_out_o(0),
      Q => p_0_0_0_0_0511_21058_lcssa1084_fu_102(0),
      R => '0'
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0511_21060_out_o(1),
      Q => p_0_0_0_0_0511_21058_lcssa1084_fu_102(1),
      R => '0'
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0511_21060_out_o(2),
      Q => p_0_0_0_0_0511_21058_lcssa1084_fu_102(2),
      R => '0'
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0511_21060_out_o(3),
      Q => p_0_0_0_0_0511_21058_lcssa1084_fu_102(3),
      R => '0'
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0511_21060_out_o(4),
      Q => p_0_0_0_0_0511_21058_lcssa1084_fu_102(4),
      R => '0'
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0511_21060_out_o(5),
      Q => p_0_0_0_0_0511_21058_lcssa1084_fu_102(5),
      R => '0'
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0511_21060_out_o(6),
      Q => p_0_0_0_0_0511_21058_lcssa1084_fu_102(6),
      R => '0'
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0511_21060_out_o(7),
      Q => p_0_0_0_0_0511_21058_lcssa1084_fu_102(7),
      R => '0'
    );
\p_0_0_0_0_05191009_lcssa1031_fu_62_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(0),
      Q => p_0_0_0_0_05191009_lcssa1031_fu_62(0),
      R => '0'
    );
\p_0_0_0_0_05191009_lcssa1031_fu_62_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(1),
      Q => p_0_0_0_0_05191009_lcssa1031_fu_62(1),
      R => '0'
    );
\p_0_0_0_0_05191009_lcssa1031_fu_62_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(2),
      Q => p_0_0_0_0_05191009_lcssa1031_fu_62(2),
      R => '0'
    );
\p_0_0_0_0_05191009_lcssa1031_fu_62_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(3),
      Q => p_0_0_0_0_05191009_lcssa1031_fu_62(3),
      R => '0'
    );
\p_0_0_0_0_05191009_lcssa1031_fu_62_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(4),
      Q => p_0_0_0_0_05191009_lcssa1031_fu_62(4),
      R => '0'
    );
\p_0_0_0_0_05191009_lcssa1031_fu_62_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(5),
      Q => p_0_0_0_0_05191009_lcssa1031_fu_62(5),
      R => '0'
    );
\p_0_0_0_0_05191009_lcssa1031_fu_62_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(6),
      Q => p_0_0_0_0_05191009_lcssa1031_fu_62(6),
      R => '0'
    );
\p_0_0_0_0_05191009_lcssa1031_fu_62_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(7),
      Q => p_0_0_0_0_05191009_lcssa1031_fu_62(7),
      R => '0'
    );
\p_0_0_0_0_05191015_lcssa1040_fu_74[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => cmp361000_reg_406,
      O => p_0_0_0_0_05191015_lcssa1040_fu_740
    );
\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05191015_lcssa1040_fu_740,
      D => pixbuf_y_val_V_1_fu_122(0),
      Q => pixbuf_y_val_V_fu_110(0),
      R => '0'
    );
\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05191015_lcssa1040_fu_740,
      D => pixbuf_y_val_V_1_fu_122(1),
      Q => pixbuf_y_val_V_fu_110(1),
      R => '0'
    );
\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05191015_lcssa1040_fu_740,
      D => pixbuf_y_val_V_1_fu_122(2),
      Q => pixbuf_y_val_V_fu_110(2),
      R => '0'
    );
\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05191015_lcssa1040_fu_740,
      D => pixbuf_y_val_V_1_fu_122(3),
      Q => pixbuf_y_val_V_fu_110(3),
      R => '0'
    );
\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05191015_lcssa1040_fu_740,
      D => pixbuf_y_val_V_1_fu_122(4),
      Q => pixbuf_y_val_V_fu_110(4),
      R => '0'
    );
\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05191015_lcssa1040_fu_740,
      D => pixbuf_y_val_V_1_fu_122(5),
      Q => pixbuf_y_val_V_fu_110(5),
      R => '0'
    );
\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05191015_lcssa1040_fu_740,
      D => pixbuf_y_val_V_1_fu_122(6),
      Q => pixbuf_y_val_V_fu_110(6),
      R => '0'
    );
\p_0_0_0_0_05191015_lcssa1040_fu_74_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05191015_lcssa1040_fu_740,
      D => pixbuf_y_val_V_1_fu_122(7),
      Q => pixbuf_y_val_V_fu_110(7),
      R => '0'
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0_21063_out_o(0),
      Q => p_0_0_0_0_0_21061_lcssa1087_fu_106(0),
      R => '0'
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0_21063_out_o(1),
      Q => p_0_0_0_0_0_21061_lcssa1087_fu_106(1),
      R => '0'
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0_21063_out_o(2),
      Q => p_0_0_0_0_0_21061_lcssa1087_fu_106(2),
      R => '0'
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0_21063_out_o(3),
      Q => p_0_0_0_0_0_21061_lcssa1087_fu_106(3),
      R => '0'
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0_21063_out_o(4),
      Q => p_0_0_0_0_0_21061_lcssa1087_fu_106(4),
      R => '0'
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0_21063_out_o(5),
      Q => p_0_0_0_0_0_21061_lcssa1087_fu_106(5),
      R => '0'
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0_21063_out_o(6),
      Q => p_0_0_0_0_0_21061_lcssa1087_fu_106(6),
      R => '0'
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_0_0_0_0_21063_out_o(7),
      Q => p_0_0_0_0_0_21061_lcssa1087_fu_106(7),
      R => '0'
    );
\p_0_1_0_0_01011_lcssa1034_fu_66_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(8),
      Q => p_0_1_0_0_01011_lcssa1034_fu_66(0),
      R => '0'
    );
\p_0_1_0_0_01011_lcssa1034_fu_66_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(9),
      Q => p_0_1_0_0_01011_lcssa1034_fu_66(1),
      R => '0'
    );
\p_0_1_0_0_01011_lcssa1034_fu_66_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(10),
      Q => p_0_1_0_0_01011_lcssa1034_fu_66(2),
      R => '0'
    );
\p_0_1_0_0_01011_lcssa1034_fu_66_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(11),
      Q => p_0_1_0_0_01011_lcssa1034_fu_66(3),
      R => '0'
    );
\p_0_1_0_0_01011_lcssa1034_fu_66_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(12),
      Q => p_0_1_0_0_01011_lcssa1034_fu_66(4),
      R => '0'
    );
\p_0_1_0_0_01011_lcssa1034_fu_66_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(13),
      Q => p_0_1_0_0_01011_lcssa1034_fu_66(5),
      R => '0'
    );
\p_0_1_0_0_01011_lcssa1034_fu_66_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(14),
      Q => p_0_1_0_0_01011_lcssa1034_fu_66(6),
      R => '0'
    );
\p_0_1_0_0_01011_lcssa1034_fu_66_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(15),
      Q => p_0_1_0_0_01011_lcssa1034_fu_66(7),
      R => '0'
    );
\p_0_1_0_0_01017_lcssa1043_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01020_out_o(0),
      Q => p_0_1_0_0_01017_lcssa1043_fu_78(0),
      R => '0'
    );
\p_0_1_0_0_01017_lcssa1043_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01020_out_o(1),
      Q => p_0_1_0_0_01017_lcssa1043_fu_78(1),
      R => '0'
    );
\p_0_1_0_0_01017_lcssa1043_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01020_out_o(2),
      Q => p_0_1_0_0_01017_lcssa1043_fu_78(2),
      R => '0'
    );
\p_0_1_0_0_01017_lcssa1043_fu_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01020_out_o(3),
      Q => p_0_1_0_0_01017_lcssa1043_fu_78(3),
      R => '0'
    );
\p_0_1_0_0_01017_lcssa1043_fu_78_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01020_out_o(4),
      Q => p_0_1_0_0_01017_lcssa1043_fu_78(4),
      R => '0'
    );
\p_0_1_0_0_01017_lcssa1043_fu_78_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01020_out_o(5),
      Q => p_0_1_0_0_01017_lcssa1043_fu_78(5),
      R => '0'
    );
\p_0_1_0_0_01017_lcssa1043_fu_78_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01020_out_o(6),
      Q => p_0_1_0_0_01017_lcssa1043_fu_78(6),
      R => '0'
    );
\p_0_1_0_0_01017_lcssa1043_fu_78_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01020_out_o(7),
      Q => p_0_1_0_0_01017_lcssa1043_fu_78(7),
      R => '0'
    );
\p_0_1_0_0_01021_lcssa1046_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01024_out_o(0),
      Q => p_0_1_0_0_01021_lcssa1046_fu_82(0),
      R => '0'
    );
\p_0_1_0_0_01021_lcssa1046_fu_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01024_out_o(1),
      Q => p_0_1_0_0_01021_lcssa1046_fu_82(1),
      R => '0'
    );
\p_0_1_0_0_01021_lcssa1046_fu_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01024_out_o(2),
      Q => p_0_1_0_0_01021_lcssa1046_fu_82(2),
      R => '0'
    );
\p_0_1_0_0_01021_lcssa1046_fu_82_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01024_out_o(3),
      Q => p_0_1_0_0_01021_lcssa1046_fu_82(3),
      R => '0'
    );
\p_0_1_0_0_01021_lcssa1046_fu_82_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01024_out_o(4),
      Q => p_0_1_0_0_01021_lcssa1046_fu_82(4),
      R => '0'
    );
\p_0_1_0_0_01021_lcssa1046_fu_82_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01024_out_o(5),
      Q => p_0_1_0_0_01021_lcssa1046_fu_82(5),
      R => '0'
    );
\p_0_1_0_0_01021_lcssa1046_fu_82_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01024_out_o(6),
      Q => p_0_1_0_0_01021_lcssa1046_fu_82(6),
      R => '0'
    );
\p_0_1_0_0_01021_lcssa1046_fu_82_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_0_1_0_0_01024_out_o(7),
      Q => p_0_1_0_0_01021_lcssa1046_fu_82(7),
      R => '0'
    );
\p_0_2_0_0_01013_lcssa1037_fu_70_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(16),
      Q => p_0_2_0_0_01013_lcssa1037_fu_70(0),
      R => '0'
    );
\p_0_2_0_0_01013_lcssa1037_fu_70_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(17),
      Q => p_0_2_0_0_01013_lcssa1037_fu_70(1),
      R => '0'
    );
\p_0_2_0_0_01013_lcssa1037_fu_70_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(18),
      Q => p_0_2_0_0_01013_lcssa1037_fu_70(2),
      R => '0'
    );
\p_0_2_0_0_01013_lcssa1037_fu_70_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(19),
      Q => p_0_2_0_0_01013_lcssa1037_fu_70(3),
      R => '0'
    );
\p_0_2_0_0_01013_lcssa1037_fu_70_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(20),
      Q => p_0_2_0_0_01013_lcssa1037_fu_70(4),
      R => '0'
    );
\p_0_2_0_0_01013_lcssa1037_fu_70_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(21),
      Q => p_0_2_0_0_01013_lcssa1037_fu_70(5),
      R => '0'
    );
\p_0_2_0_0_01013_lcssa1037_fu_70_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(22),
      Q => p_0_2_0_0_01013_lcssa1037_fu_70(6),
      R => '0'
    );
\p_0_2_0_0_01013_lcssa1037_fu_70_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(23),
      Q => p_0_2_0_0_01013_lcssa1037_fu_70(7),
      R => '0'
    );
\p_lcssa10541072_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out2_o(0),
      Q => p_lcssa10541072_fu_90(0),
      R => '0'
    );
\p_lcssa10541072_fu_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out2_o(1),
      Q => p_lcssa10541072_fu_90(1),
      R => '0'
    );
\p_lcssa10541072_fu_90_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out2_o(2),
      Q => p_lcssa10541072_fu_90(2),
      R => '0'
    );
\p_lcssa10541072_fu_90_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out2_o(3),
      Q => p_lcssa10541072_fu_90(3),
      R => '0'
    );
\p_lcssa10541072_fu_90_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out2_o(4),
      Q => p_lcssa10541072_fu_90(4),
      R => '0'
    );
\p_lcssa10541072_fu_90_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out2_o(5),
      Q => p_lcssa10541072_fu_90(5),
      R => '0'
    );
\p_lcssa10541072_fu_90_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out2_o(6),
      Q => p_lcssa10541072_fu_90(6),
      R => '0'
    );
\p_lcssa10541072_fu_90_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out2_o(7),
      Q => p_lcssa10541072_fu_90(7),
      R => '0'
    );
\p_lcssa10561078_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out1_o(0),
      Q => p_lcssa10561078_fu_94(0),
      R => '0'
    );
\p_lcssa10561078_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out1_o(1),
      Q => p_lcssa10561078_fu_94(1),
      R => '0'
    );
\p_lcssa10561078_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out1_o(2),
      Q => p_lcssa10561078_fu_94(2),
      R => '0'
    );
\p_lcssa10561078_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out1_o(3),
      Q => p_lcssa10561078_fu_94(3),
      R => '0'
    );
\p_lcssa10561078_fu_94_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out1_o(4),
      Q => p_lcssa10561078_fu_94(4),
      R => '0'
    );
\p_lcssa10561078_fu_94_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out1_o(5),
      Q => p_lcssa10561078_fu_94(5),
      R => '0'
    );
\p_lcssa10561078_fu_94_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out1_o(6),
      Q => p_lcssa10561078_fu_94(6),
      R => '0'
    );
\p_lcssa10561078_fu_94_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out1_o(7),
      Q => p_lcssa10561078_fu_94(7),
      R => '0'
    );
\p_lcssa10571081_fu_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out_o(0),
      Q => p_lcssa10571081_fu_98(0),
      R => '0'
    );
\p_lcssa10571081_fu_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out_o(1),
      Q => p_lcssa10571081_fu_98(1),
      R => '0'
    );
\p_lcssa10571081_fu_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out_o(2),
      Q => p_lcssa10571081_fu_98(2),
      R => '0'
    );
\p_lcssa10571081_fu_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out_o(3),
      Q => p_lcssa10571081_fu_98(3),
      R => '0'
    );
\p_lcssa10571081_fu_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out_o(4),
      Q => p_lcssa10571081_fu_98(4),
      R => '0'
    );
\p_lcssa10571081_fu_98_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out_o(5),
      Q => p_lcssa10571081_fu_98(5),
      R => '0'
    );
\p_lcssa10571081_fu_98_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out_o(6),
      Q => p_lcssa10571081_fu_98(6),
      R => '0'
    );
\p_lcssa10571081_fu_98_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out_o(7),
      Q => p_lcssa10571081_fu_98(7),
      R => '0'
    );
\p_lcssa1066_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out3_o(0),
      Q => p_lcssa1066_fu_86(0),
      R => '0'
    );
\p_lcssa1066_fu_86_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out3_o(1),
      Q => p_lcssa1066_fu_86(1),
      R => '0'
    );
\p_lcssa1066_fu_86_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out3_o(2),
      Q => p_lcssa1066_fu_86(2),
      R => '0'
    );
\p_lcssa1066_fu_86_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out3_o(3),
      Q => p_lcssa1066_fu_86(3),
      R => '0'
    );
\p_lcssa1066_fu_86_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out3_o(4),
      Q => p_lcssa1066_fu_86(4),
      R => '0'
    );
\p_lcssa1066_fu_86_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out3_o(5),
      Q => p_lcssa1066_fu_86(5),
      R => '0'
    );
\p_lcssa1066_fu_86_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out3_o(6),
      Q => p_lcssa1066_fu_86(6),
      R => '0'
    );
\p_lcssa1066_fu_86_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1066_fu_860,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_p_out3_o(7),
      Q => p_lcssa1066_fu_86(7),
      R => '0'
    );
\pixbuf_y_val_V_15_fu_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_15_fu_1140,
      D => pixbuf_y_val_V_6_reg_790(0),
      Q => pixbuf_y_val_V_15_fu_114(0),
      R => '0'
    );
\pixbuf_y_val_V_15_fu_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_15_fu_1140,
      D => pixbuf_y_val_V_6_reg_790(1),
      Q => pixbuf_y_val_V_15_fu_114(1),
      R => '0'
    );
\pixbuf_y_val_V_15_fu_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_15_fu_1140,
      D => pixbuf_y_val_V_6_reg_790(2),
      Q => pixbuf_y_val_V_15_fu_114(2),
      R => '0'
    );
\pixbuf_y_val_V_15_fu_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_15_fu_1140,
      D => pixbuf_y_val_V_6_reg_790(3),
      Q => pixbuf_y_val_V_15_fu_114(3),
      R => '0'
    );
\pixbuf_y_val_V_15_fu_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_15_fu_1140,
      D => pixbuf_y_val_V_6_reg_790(4),
      Q => pixbuf_y_val_V_15_fu_114(4),
      R => '0'
    );
\pixbuf_y_val_V_15_fu_114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_15_fu_1140,
      D => pixbuf_y_val_V_6_reg_790(5),
      Q => pixbuf_y_val_V_15_fu_114(5),
      R => '0'
    );
\pixbuf_y_val_V_15_fu_114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_15_fu_1140,
      D => pixbuf_y_val_V_6_reg_790(6),
      Q => pixbuf_y_val_V_15_fu_114(6),
      R => '0'
    );
\pixbuf_y_val_V_15_fu_114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_15_fu_1140,
      D => pixbuf_y_val_V_6_reg_790(7),
      Q => pixbuf_y_val_V_15_fu_114(7),
      R => '0'
    );
\pixbuf_y_val_V_16_fu_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_6_reg_790(0),
      Q => pixbuf_y_val_V_16_fu_118(0),
      R => '0'
    );
\pixbuf_y_val_V_16_fu_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_6_reg_790(1),
      Q => pixbuf_y_val_V_16_fu_118(1),
      R => '0'
    );
\pixbuf_y_val_V_16_fu_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_6_reg_790(2),
      Q => pixbuf_y_val_V_16_fu_118(2),
      R => '0'
    );
\pixbuf_y_val_V_16_fu_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_6_reg_790(3),
      Q => pixbuf_y_val_V_16_fu_118(3),
      R => '0'
    );
\pixbuf_y_val_V_16_fu_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_6_reg_790(4),
      Q => pixbuf_y_val_V_16_fu_118(4),
      R => '0'
    );
\pixbuf_y_val_V_16_fu_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_6_reg_790(5),
      Q => pixbuf_y_val_V_16_fu_118(5),
      R => '0'
    );
\pixbuf_y_val_V_16_fu_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_6_reg_790(6),
      Q => pixbuf_y_val_V_16_fu_118(6),
      R => '0'
    );
\pixbuf_y_val_V_16_fu_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_6_reg_790(7),
      Q => pixbuf_y_val_V_16_fu_118(7),
      R => '0'
    );
\pixbuf_y_val_V_16_load_reg_418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_16_fu_118(0),
      Q => pixbuf_y_val_V_16_load_reg_418(0),
      R => '0'
    );
\pixbuf_y_val_V_16_load_reg_418_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_16_fu_118(1),
      Q => pixbuf_y_val_V_16_load_reg_418(1),
      R => '0'
    );
\pixbuf_y_val_V_16_load_reg_418_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_16_fu_118(2),
      Q => pixbuf_y_val_V_16_load_reg_418(2),
      R => '0'
    );
\pixbuf_y_val_V_16_load_reg_418_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_16_fu_118(3),
      Q => pixbuf_y_val_V_16_load_reg_418(3),
      R => '0'
    );
\pixbuf_y_val_V_16_load_reg_418_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_16_fu_118(4),
      Q => pixbuf_y_val_V_16_load_reg_418(4),
      R => '0'
    );
\pixbuf_y_val_V_16_load_reg_418_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_16_fu_118(5),
      Q => pixbuf_y_val_V_16_load_reg_418(5),
      R => '0'
    );
\pixbuf_y_val_V_16_load_reg_418_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_16_fu_118(6),
      Q => pixbuf_y_val_V_16_load_reg_418(6),
      R => '0'
    );
\pixbuf_y_val_V_16_load_reg_418_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_16_fu_118(7),
      Q => pixbuf_y_val_V_16_load_reg_418(7),
      R => '0'
    );
\pixbuf_y_val_V_17_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_7_reg_796(0),
      Q => pixbuf_y_val_V_17_fu_122(0),
      R => '0'
    );
\pixbuf_y_val_V_17_fu_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_7_reg_796(1),
      Q => pixbuf_y_val_V_17_fu_122(1),
      R => '0'
    );
\pixbuf_y_val_V_17_fu_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_7_reg_796(2),
      Q => pixbuf_y_val_V_17_fu_122(2),
      R => '0'
    );
\pixbuf_y_val_V_17_fu_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_7_reg_796(3),
      Q => pixbuf_y_val_V_17_fu_122(3),
      R => '0'
    );
\pixbuf_y_val_V_17_fu_122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_7_reg_796(4),
      Q => pixbuf_y_val_V_17_fu_122(4),
      R => '0'
    );
\pixbuf_y_val_V_17_fu_122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_7_reg_796(5),
      Q => pixbuf_y_val_V_17_fu_122(5),
      R => '0'
    );
\pixbuf_y_val_V_17_fu_122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_7_reg_796(6),
      Q => pixbuf_y_val_V_17_fu_122(6),
      R => '0'
    );
\pixbuf_y_val_V_17_fu_122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_7_reg_796(7),
      Q => pixbuf_y_val_V_17_fu_122(7),
      R => '0'
    );
\pixbuf_y_val_V_17_load_reg_423_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_17_fu_122(0),
      Q => pixbuf_y_val_V_17_load_reg_423(0),
      R => '0'
    );
\pixbuf_y_val_V_17_load_reg_423_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_17_fu_122(1),
      Q => pixbuf_y_val_V_17_load_reg_423(1),
      R => '0'
    );
\pixbuf_y_val_V_17_load_reg_423_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_17_fu_122(2),
      Q => pixbuf_y_val_V_17_load_reg_423(2),
      R => '0'
    );
\pixbuf_y_val_V_17_load_reg_423_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_17_fu_122(3),
      Q => pixbuf_y_val_V_17_load_reg_423(3),
      R => '0'
    );
\pixbuf_y_val_V_17_load_reg_423_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_17_fu_122(4),
      Q => pixbuf_y_val_V_17_load_reg_423(4),
      R => '0'
    );
\pixbuf_y_val_V_17_load_reg_423_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_17_fu_122(5),
      Q => pixbuf_y_val_V_17_load_reg_423(5),
      R => '0'
    );
\pixbuf_y_val_V_17_load_reg_423_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_17_fu_122(6),
      Q => pixbuf_y_val_V_17_load_reg_423(6),
      R => '0'
    );
\pixbuf_y_val_V_17_load_reg_423_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_17_fu_122(7),
      Q => pixbuf_y_val_V_17_load_reg_423(7),
      R => '0'
    );
\pixbuf_y_val_V_18_fu_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_8_reg_801(0),
      Q => pixbuf_y_val_V_18_fu_126(0),
      R => '0'
    );
\pixbuf_y_val_V_18_fu_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_8_reg_801(1),
      Q => pixbuf_y_val_V_18_fu_126(1),
      R => '0'
    );
\pixbuf_y_val_V_18_fu_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_8_reg_801(2),
      Q => pixbuf_y_val_V_18_fu_126(2),
      R => '0'
    );
\pixbuf_y_val_V_18_fu_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_8_reg_801(3),
      Q => pixbuf_y_val_V_18_fu_126(3),
      R => '0'
    );
\pixbuf_y_val_V_18_fu_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_8_reg_801(4),
      Q => pixbuf_y_val_V_18_fu_126(4),
      R => '0'
    );
\pixbuf_y_val_V_18_fu_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_8_reg_801(5),
      Q => pixbuf_y_val_V_18_fu_126(5),
      R => '0'
    );
\pixbuf_y_val_V_18_fu_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_8_reg_801(6),
      Q => pixbuf_y_val_V_18_fu_126(6),
      R => '0'
    );
\pixbuf_y_val_V_18_fu_126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1180,
      D => pixbuf_y_val_V_8_reg_801(7),
      Q => pixbuf_y_val_V_18_fu_126(7),
      R => '0'
    );
\pixbuf_y_val_V_18_load_reg_428_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_18_fu_126(0),
      Q => pixbuf_y_val_V_18_load_reg_428(0),
      R => '0'
    );
\pixbuf_y_val_V_18_load_reg_428_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_18_fu_126(1),
      Q => pixbuf_y_val_V_18_load_reg_428(1),
      R => '0'
    );
\pixbuf_y_val_V_18_load_reg_428_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_18_fu_126(2),
      Q => pixbuf_y_val_V_18_load_reg_428(2),
      R => '0'
    );
\pixbuf_y_val_V_18_load_reg_428_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_18_fu_126(3),
      Q => pixbuf_y_val_V_18_load_reg_428(3),
      R => '0'
    );
\pixbuf_y_val_V_18_load_reg_428_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_18_fu_126(4),
      Q => pixbuf_y_val_V_18_load_reg_428(4),
      R => '0'
    );
\pixbuf_y_val_V_18_load_reg_428_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_18_fu_126(5),
      Q => pixbuf_y_val_V_18_load_reg_428(5),
      R => '0'
    );
\pixbuf_y_val_V_18_load_reg_428_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_18_fu_126(6),
      Q => pixbuf_y_val_V_18_load_reg_428(6),
      R => '0'
    );
\pixbuf_y_val_V_18_load_reg_428_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_18_fu_126(7),
      Q => pixbuf_y_val_V_18_load_reg_428(7),
      R => '0'
    );
\select_ln1632_reg_401_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln1632_reg_401_reg[2]_0\,
      Q => \^select_ln1632_reg_401\(0),
      R => '0'
    );
\trunc_ln1597_reg_391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => O(0),
      Q => trunc_ln1597_reg_391(0),
      R => '0'
    );
\trunc_ln1597_reg_391_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln1597_reg_391_reg[11]_0\(2),
      Q => trunc_ln1597_reg_391(10),
      R => '0'
    );
\trunc_ln1597_reg_391_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln1597_reg_391_reg[11]_0\(3),
      Q => trunc_ln1597_reg_391(11),
      R => '0'
    );
\trunc_ln1597_reg_391_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \loopWidth_reg_386_reg[15]_0\(0),
      Q => trunc_ln1597_reg_391(12),
      R => '0'
    );
\trunc_ln1597_reg_391_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \loopWidth_reg_386_reg[15]_0\(1),
      Q => trunc_ln1597_reg_391(13),
      R => '0'
    );
\trunc_ln1597_reg_391_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \loopWidth_reg_386_reg[15]_0\(2),
      Q => trunc_ln1597_reg_391(14),
      R => '0'
    );
\trunc_ln1597_reg_391_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => O(1),
      Q => trunc_ln1597_reg_391(1),
      R => '0'
    );
\trunc_ln1597_reg_391_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => O(2),
      Q => trunc_ln1597_reg_391(2),
      R => '0'
    );
\trunc_ln1597_reg_391_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => O(3),
      Q => trunc_ln1597_reg_391(3),
      R => '0'
    );
\trunc_ln1597_reg_391_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln1597_reg_391_reg[7]_0\(0),
      Q => trunc_ln1597_reg_391(4),
      R => '0'
    );
\trunc_ln1597_reg_391_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln1597_reg_391_reg[7]_0\(1),
      Q => trunc_ln1597_reg_391(5),
      R => '0'
    );
\trunc_ln1597_reg_391_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln1597_reg_391_reg[7]_0\(2),
      Q => trunc_ln1597_reg_391(6),
      R => '0'
    );
\trunc_ln1597_reg_391_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln1597_reg_391_reg[7]_0\(3),
      Q => trunc_ln1597_reg_391(7),
      R => '0'
    );
\trunc_ln1597_reg_391_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln1597_reg_391_reg[11]_0\(0),
      Q => trunc_ln1597_reg_391(8),
      R => '0'
    );
\trunc_ln1597_reg_391_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln1597_reg_391_reg[11]_0\(1),
      Q => trunc_ln1597_reg_391(9),
      R => '0'
    );
\y_4_reg_413[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_fu_58_reg[14]_0\(0),
      O => y_4_fu_231_p2(0)
    );
\y_4_reg_413_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => y_4_fu_231_p2(0),
      Q => y_4_reg_413(0),
      R => '0'
    );
\y_4_reg_413_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => y_4_fu_231_p2(10),
      Q => y_4_reg_413(10),
      R => '0'
    );
\y_4_reg_413_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => y_4_fu_231_p2(11),
      Q => y_4_reg_413(11),
      R => '0'
    );
\y_4_reg_413_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => y_4_fu_231_p2(12),
      Q => y_4_reg_413(12),
      R => '0'
    );
\y_4_reg_413_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_4_reg_413_reg[8]_i_1_n_5\,
      CO(3) => \y_4_reg_413_reg[12]_i_1_n_5\,
      CO(2) => \y_4_reg_413_reg[12]_i_1_n_6\,
      CO(1) => \y_4_reg_413_reg[12]_i_1_n_7\,
      CO(0) => \y_4_reg_413_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_4_fu_231_p2(12 downto 9),
      S(3 downto 0) => \^y_fu_58_reg[14]_0\(12 downto 9)
    );
\y_4_reg_413_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => y_4_fu_231_p2(13),
      Q => y_4_reg_413(13),
      R => '0'
    );
\y_4_reg_413_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => y_4_fu_231_p2(14),
      Q => y_4_reg_413(14),
      R => '0'
    );
\y_4_reg_413_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_4_reg_413_reg[12]_i_1_n_5\,
      CO(3 downto 1) => \NLW_y_4_reg_413_reg[14]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \y_4_reg_413_reg[14]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_y_4_reg_413_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => y_4_fu_231_p2(14 downto 13),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^y_fu_58_reg[14]_0\(14 downto 13)
    );
\y_4_reg_413_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => y_4_fu_231_p2(1),
      Q => y_4_reg_413(1),
      R => '0'
    );
\y_4_reg_413_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => y_4_fu_231_p2(2),
      Q => y_4_reg_413(2),
      R => '0'
    );
\y_4_reg_413_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => y_4_fu_231_p2(3),
      Q => y_4_reg_413(3),
      R => '0'
    );
\y_4_reg_413_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => y_4_fu_231_p2(4),
      Q => y_4_reg_413(4),
      R => '0'
    );
\y_4_reg_413_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_4_reg_413_reg[4]_i_1_n_5\,
      CO(2) => \y_4_reg_413_reg[4]_i_1_n_6\,
      CO(1) => \y_4_reg_413_reg[4]_i_1_n_7\,
      CO(0) => \y_4_reg_413_reg[4]_i_1_n_8\,
      CYINIT => \^y_fu_58_reg[14]_0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_4_fu_231_p2(4 downto 1),
      S(3 downto 0) => \^y_fu_58_reg[14]_0\(4 downto 1)
    );
\y_4_reg_413_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => y_4_fu_231_p2(5),
      Q => y_4_reg_413(5),
      R => '0'
    );
\y_4_reg_413_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => y_4_fu_231_p2(6),
      Q => y_4_reg_413(6),
      R => '0'
    );
\y_4_reg_413_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => y_4_fu_231_p2(7),
      Q => y_4_reg_413(7),
      R => '0'
    );
\y_4_reg_413_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => y_4_fu_231_p2(8),
      Q => y_4_reg_413(8),
      R => '0'
    );
\y_4_reg_413_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_4_reg_413_reg[4]_i_1_n_5\,
      CO(3) => \y_4_reg_413_reg[8]_i_1_n_5\,
      CO(2) => \y_4_reg_413_reg[8]_i_1_n_6\,
      CO(1) => \y_4_reg_413_reg[8]_i_1_n_7\,
      CO(0) => \y_4_reg_413_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_4_fu_231_p2(8 downto 5),
      S(3 downto 0) => \^y_fu_58_reg[14]_0\(8 downto 5)
    );
\y_4_reg_413_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => y_4_fu_231_p2(9),
      Q => y_4_reg_413(9),
      R => '0'
    );
\y_fu_58[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => v_hcresampler_core_U0_ap_start,
      O => ap_NS_fsm11_out
    );
\y_fu_58_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_4_reg_413(0),
      Q => \^y_fu_58_reg[14]_0\(0),
      R => ap_NS_fsm11_out
    );
\y_fu_58_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_4_reg_413(10),
      Q => \^y_fu_58_reg[14]_0\(10),
      R => ap_NS_fsm11_out
    );
\y_fu_58_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_4_reg_413(11),
      Q => \^y_fu_58_reg[14]_0\(11),
      R => ap_NS_fsm11_out
    );
\y_fu_58_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_4_reg_413(12),
      Q => \^y_fu_58_reg[14]_0\(12),
      R => ap_NS_fsm11_out
    );
\y_fu_58_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_4_reg_413(13),
      Q => \^y_fu_58_reg[14]_0\(13),
      R => ap_NS_fsm11_out
    );
\y_fu_58_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_4_reg_413(14),
      Q => \^y_fu_58_reg[14]_0\(14),
      R => ap_NS_fsm11_out
    );
\y_fu_58_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_4_reg_413(1),
      Q => \^y_fu_58_reg[14]_0\(1),
      R => ap_NS_fsm11_out
    );
\y_fu_58_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_4_reg_413(2),
      Q => \^y_fu_58_reg[14]_0\(2),
      R => ap_NS_fsm11_out
    );
\y_fu_58_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_4_reg_413(3),
      Q => \^y_fu_58_reg[14]_0\(3),
      R => ap_NS_fsm11_out
    );
\y_fu_58_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_4_reg_413(4),
      Q => \^y_fu_58_reg[14]_0\(4),
      R => ap_NS_fsm11_out
    );
\y_fu_58_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_4_reg_413(5),
      Q => \^y_fu_58_reg[14]_0\(5),
      R => ap_NS_fsm11_out
    );
\y_fu_58_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_4_reg_413(6),
      Q => \^y_fu_58_reg[14]_0\(6),
      R => ap_NS_fsm11_out
    );
\y_fu_58_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_4_reg_413(7),
      Q => \^y_fu_58_reg[14]_0\(7),
      R => ap_NS_fsm11_out
    );
\y_fu_58_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_4_reg_413(8),
      Q => \^y_fu_58_reg[14]_0\(8),
      R => ap_NS_fsm11_out
    );
\y_fu_58_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_4_reg_413(9),
      Q => \^y_fu_58_reg[14]_0\(9),
      R => ap_NS_fsm11_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core_1 is
  port (
    start_once_reg : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    v_hcresampler_core_1_U0_stream_scaled_read : out STD_LOGIC;
    v_hcresampler_core_1_U0_ap_ready : out STD_LOGIC;
    \y_fu_60_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \y_fu_60_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_fu_60_reg[13]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mOutPtr110_out : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \tmp_reg_925_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \loopWidth_reg_473_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln1597_reg_478_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln1597_reg_478_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln1597_reg_478_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    bPassThruHcr2_dout : in STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_scaled_empty_n : in STD_LOGIC;
    stream_out_422_full_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln1643_fu_389_p2_carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    v_hcresampler_core_1_U0_ap_start : in STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[6]_i_2__0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \mOutPtr_reg[4]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ap_NS_fsm16_out : STD_LOGIC;
  signal cmp361000_fu_237_p2 : STD_LOGIC;
  signal cmp361000_reg_498 : STD_LOGIC;
  signal \cmp361000_reg_498[0]_i_10_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_498[0]_i_11_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_498[0]_i_12_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_498[0]_i_13_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_498[0]_i_14_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_498[0]_i_15_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_498[0]_i_16_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_498[0]_i_17_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_498[0]_i_18_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_498[0]_i_19_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_498[0]_i_1_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_498[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_498[0]_i_5_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_498[0]_i_6_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_498[0]_i_7_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_498[0]_i_8_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_498[0]_i_9_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_498_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \cmp361000_reg_498_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \cmp361000_reg_498_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \cmp361000_reg_498_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp361000_reg_498_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \cmp361000_reg_498_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \cmp361000_reg_498_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal filt_res1_fu_64 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal filt_res1_fu_640 : STD_LOGIC;
  signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg : STD_LOGIC;
  signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_n_108 : STD_LOGIC;
  signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal loopWidth_reg_473 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal not_read16_reg_493 : STD_LOGIC;
  signal \not_read16_reg_493[0]_i_1_n_5\ : STD_LOGIC;
  signal p_0_0_0_0_0511_21058_lcssa1084_fu_1080 : STD_LOGIC;
  signal p_0_0_0_0_0511_21060_fu_144 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_05191009_lcssa1031_fu_68 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0_21063_fu_148 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_01011_lcssa1034_fu_72 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_01017_lcssa1043_fu_84 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_01021_lcssa1046_fu_88 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_01013_lcssa1037_fu_76 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa10541072_fu_96 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa10561078_fu_100 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa10561078_fu_1000 : STD_LOGIC;
  signal p_lcssa10571081_fu_104 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa1066_fu_92 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_11_reg_929 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_12_reg_936 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_13_reg_942 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_1_fu_120 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_1_fu_1200 : STD_LOGIC;
  signal pixbuf_y_val_V_2_fu_124 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_2_load_reg_510 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_3_fu_128 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_3_load_reg_515 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_4_fu_132 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_4_fu_1320 : STD_LOGIC;
  signal pixbuf_y_val_V_4_load_reg_520 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_5_fu_152 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_fu_116 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \select_ln1632_reg_488[1]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln1632_reg_488_reg_n_5_[1]\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_5 : STD_LOGIC;
  signal trunc_ln1597_reg_478 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^v_hcresampler_core_1_u0_stream_scaled_read\ : STD_LOGIC;
  signal y_2_fu_254_p2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal y_2_reg_505 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \y_2_reg_505_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \y_2_reg_505_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \y_2_reg_505_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \y_2_reg_505_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \y_2_reg_505_reg[14]_i_1_n_8\ : STD_LOGIC;
  signal \y_2_reg_505_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \y_2_reg_505_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \y_2_reg_505_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \y_2_reg_505_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \y_2_reg_505_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_2_reg_505_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_2_reg_505_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_2_reg_505_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \^y_fu_60_reg[14]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \NLW_cmp361000_reg_498_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp361000_reg_498_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_2_reg_505_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y_2_reg_505_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__2\ : label is "soft_lutpair393";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute SOFT_HLUTNM of \cmp361000_reg_498[0]_i_1\ : label is "soft_lutpair392";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp361000_reg_498_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp361000_reg_498_reg[0]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__3\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \not_read16_reg_493[0]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \select_ln1632_reg_488[1]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of start_once_reg_i_1 : label is "soft_lutpair391";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_2_reg_505_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_2_reg_505_reg[14]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_2_reg_505_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_2_reg_505_reg[8]_i_1\ : label is 35;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  start_once_reg <= \^start_once_reg\;
  v_hcresampler_core_1_U0_stream_scaled_read <= \^v_hcresampler_core_1_u0_stream_scaled_read\;
  \y_fu_60_reg[14]_0\(14 downto 0) <= \^y_fu_60_reg[14]_0\(14 downto 0);
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0FFF22222222"
    )
        port map (
      I0 => \^q\(1),
      I1 => \ap_CS_fsm_reg[6]_0\(0),
      I2 => v_hcresampler_core_1_U0_ap_start,
      I3 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I4 => \^start_once_reg\,
      I5 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => ap_NS_fsm16_out,
      I1 => ap_CS_fsm_state5,
      I2 => ap_CS_fsm_state6,
      I3 => ap_CS_fsm_state2,
      I4 => \^q\(1),
      I5 => ap_NS_fsm(3),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state3,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cmp361000_reg_498,
      I1 => \^q\(1),
      I2 => \ap_CS_fsm_reg[6]_0\(0),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[6]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_60_reg[14]_0\(13),
      I1 => \ap_CS_fsm_reg[6]_i_2__0\(13),
      I2 => \^y_fu_60_reg[14]_0\(12),
      I3 => \ap_CS_fsm_reg[6]_i_2__0\(12),
      O => \y_fu_60_reg[13]_0\(2)
    );
\ap_CS_fsm[6]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_60_reg[14]_0\(11),
      I1 => \ap_CS_fsm_reg[6]_i_2__0\(11),
      I2 => \^y_fu_60_reg[14]_0\(10),
      I3 => \ap_CS_fsm_reg[6]_i_2__0\(10),
      O => \y_fu_60_reg[13]_0\(1)
    );
\ap_CS_fsm[6]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_60_reg[14]_0\(9),
      I1 => \ap_CS_fsm_reg[6]_i_2__0\(9),
      I2 => \^y_fu_60_reg[14]_0\(8),
      I3 => \ap_CS_fsm_reg[6]_i_2__0\(8),
      O => \y_fu_60_reg[13]_0\(0)
    );
\ap_CS_fsm[6]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_60_reg[14]_0\(7),
      I1 => \ap_CS_fsm_reg[6]_i_2__0\(7),
      I2 => \^y_fu_60_reg[14]_0\(6),
      I3 => \ap_CS_fsm_reg[6]_i_2__0\(6),
      O => \y_fu_60_reg[7]_0\(3)
    );
\ap_CS_fsm[6]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_60_reg[14]_0\(5),
      I1 => \ap_CS_fsm_reg[6]_i_2__0\(5),
      I2 => \^y_fu_60_reg[14]_0\(4),
      I3 => \ap_CS_fsm_reg[6]_i_2__0\(4),
      O => \y_fu_60_reg[7]_0\(2)
    );
\ap_CS_fsm[6]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_60_reg[14]_0\(3),
      I1 => \ap_CS_fsm_reg[6]_i_2__0\(3),
      I2 => \^y_fu_60_reg[14]_0\(2),
      I3 => \ap_CS_fsm_reg[6]_i_2__0\(2),
      O => \y_fu_60_reg[7]_0\(1)
    );
\ap_CS_fsm[6]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_60_reg[14]_0\(1),
      I1 => \ap_CS_fsm_reg[6]_i_2__0\(1),
      I2 => \^y_fu_60_reg[14]_0\(0),
      I3 => \ap_CS_fsm_reg[6]_i_2__0\(0),
      O => \y_fu_60_reg[7]_0\(0)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => SS(0)
    );
\cmp361000_reg_498[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cmp361000_fu_237_p2,
      I1 => ap_CS_fsm_state3,
      I2 => cmp361000_reg_498,
      O => \cmp361000_reg_498[0]_i_1_n_5\
    );
\cmp361000_reg_498[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1597_reg_478(10),
      I1 => trunc_ln1597_reg_478(11),
      O => \cmp361000_reg_498[0]_i_10_n_5\
    );
\cmp361000_reg_498[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1597_reg_478(8),
      I1 => trunc_ln1597_reg_478(9),
      O => \cmp361000_reg_498[0]_i_11_n_5\
    );
\cmp361000_reg_498[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => trunc_ln1597_reg_478(7),
      I1 => trunc_ln1597_reg_478(6),
      O => \cmp361000_reg_498[0]_i_12_n_5\
    );
\cmp361000_reg_498[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => trunc_ln1597_reg_478(5),
      I1 => trunc_ln1597_reg_478(4),
      O => \cmp361000_reg_498[0]_i_13_n_5\
    );
\cmp361000_reg_498[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => trunc_ln1597_reg_478(3),
      I1 => trunc_ln1597_reg_478(2),
      O => \cmp361000_reg_498[0]_i_14_n_5\
    );
\cmp361000_reg_498[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => trunc_ln1597_reg_478(1),
      I1 => trunc_ln1597_reg_478(0),
      O => \cmp361000_reg_498[0]_i_15_n_5\
    );
\cmp361000_reg_498[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1597_reg_478(6),
      I1 => trunc_ln1597_reg_478(7),
      O => \cmp361000_reg_498[0]_i_16_n_5\
    );
\cmp361000_reg_498[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1597_reg_478(4),
      I1 => trunc_ln1597_reg_478(5),
      O => \cmp361000_reg_498[0]_i_17_n_5\
    );
\cmp361000_reg_498[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1597_reg_478(2),
      I1 => trunc_ln1597_reg_478(3),
      O => \cmp361000_reg_498[0]_i_18_n_5\
    );
\cmp361000_reg_498[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1597_reg_478(0),
      I1 => trunc_ln1597_reg_478(1),
      O => \cmp361000_reg_498[0]_i_19_n_5\
    );
\cmp361000_reg_498[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln1597_reg_478(14),
      I1 => loopWidth_reg_473(15),
      O => \cmp361000_reg_498[0]_i_4_n_5\
    );
\cmp361000_reg_498[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => trunc_ln1597_reg_478(13),
      I1 => trunc_ln1597_reg_478(12),
      O => \cmp361000_reg_498[0]_i_5_n_5\
    );
\cmp361000_reg_498[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => trunc_ln1597_reg_478(11),
      I1 => trunc_ln1597_reg_478(10),
      O => \cmp361000_reg_498[0]_i_6_n_5\
    );
\cmp361000_reg_498[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => trunc_ln1597_reg_478(9),
      I1 => trunc_ln1597_reg_478(8),
      O => \cmp361000_reg_498[0]_i_7_n_5\
    );
\cmp361000_reg_498[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1597_reg_478(14),
      I1 => loopWidth_reg_473(15),
      O => \cmp361000_reg_498[0]_i_8_n_5\
    );
\cmp361000_reg_498[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1597_reg_478(12),
      I1 => trunc_ln1597_reg_478(13),
      O => \cmp361000_reg_498[0]_i_9_n_5\
    );
\cmp361000_reg_498_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp361000_reg_498[0]_i_1_n_5\,
      Q => cmp361000_reg_498,
      R => '0'
    );
\cmp361000_reg_498_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp361000_reg_498_reg[0]_i_3_n_5\,
      CO(3) => cmp361000_fu_237_p2,
      CO(2) => \cmp361000_reg_498_reg[0]_i_2_n_6\,
      CO(1) => \cmp361000_reg_498_reg[0]_i_2_n_7\,
      CO(0) => \cmp361000_reg_498_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => \cmp361000_reg_498[0]_i_4_n_5\,
      DI(2) => \cmp361000_reg_498[0]_i_5_n_5\,
      DI(1) => \cmp361000_reg_498[0]_i_6_n_5\,
      DI(0) => \cmp361000_reg_498[0]_i_7_n_5\,
      O(3 downto 0) => \NLW_cmp361000_reg_498_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp361000_reg_498[0]_i_8_n_5\,
      S(2) => \cmp361000_reg_498[0]_i_9_n_5\,
      S(1) => \cmp361000_reg_498[0]_i_10_n_5\,
      S(0) => \cmp361000_reg_498[0]_i_11_n_5\
    );
\cmp361000_reg_498_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmp361000_reg_498_reg[0]_i_3_n_5\,
      CO(2) => \cmp361000_reg_498_reg[0]_i_3_n_6\,
      CO(1) => \cmp361000_reg_498_reg[0]_i_3_n_7\,
      CO(0) => \cmp361000_reg_498_reg[0]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => \cmp361000_reg_498[0]_i_12_n_5\,
      DI(2) => \cmp361000_reg_498[0]_i_13_n_5\,
      DI(1) => \cmp361000_reg_498[0]_i_14_n_5\,
      DI(0) => \cmp361000_reg_498[0]_i_15_n_5\,
      O(3 downto 0) => \NLW_cmp361000_reg_498_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp361000_reg_498[0]_i_16_n_5\,
      S(2) => \cmp361000_reg_498[0]_i_17_n_5\,
      S(1) => \cmp361000_reg_498[0]_i_18_n_5\,
      S(0) => \cmp361000_reg_498[0]_i_19_n_5\
    );
\filt_res1_fu_64_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_fu_640,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o(0),
      Q => filt_res1_fu_64(0),
      R => '0'
    );
\filt_res1_fu_64_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_fu_640,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o(1),
      Q => filt_res1_fu_64(1),
      R => '0'
    );
\filt_res1_fu_64_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_fu_640,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o(2),
      Q => filt_res1_fu_64(2),
      R => '0'
    );
\filt_res1_fu_64_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_fu_640,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o(3),
      Q => filt_res1_fu_64(3),
      R => '0'
    );
\filt_res1_fu_64_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_fu_640,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o(4),
      Q => filt_res1_fu_64(4),
      R => '0'
    );
\filt_res1_fu_64_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_fu_640,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o(5),
      Q => filt_res1_fu_64(5),
      R => '0'
    );
\filt_res1_fu_64_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_fu_640,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o(6),
      Q => filt_res1_fu_64(6),
      R => '0'
    );
\filt_res1_fu_64_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_fu_640,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o(7),
      Q => filt_res1_fu_64(7),
      R => '0'
    );
grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2
     port map (
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      E(0) => filt_res1_fu_640,
      Q(7 downto 0) => p_0_0_0_0_05191009_lcssa1031_fu_68(7 downto 0),
      \SRL_SIG_reg[15][15]_srl16\(7 downto 0) => p_0_1_0_0_01011_lcssa1034_fu_72(7 downto 0),
      \SRL_SIG_reg[15][23]_srl16\(7 downto 0) => p_0_2_0_0_01013_lcssa1037_fu_76(7 downto 0),
      SS(0) => SS(0),
      \ap_CS_fsm_reg[4]\ => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_n_108,
      \ap_CS_fsm_reg[6]\(2) => ap_CS_fsm_state6,
      \ap_CS_fsm_reg[6]\(1) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[6]\(0) => \^q\(1),
      \ap_CS_fsm_reg[6]_0\(0) => \ap_CS_fsm_reg[6]_0\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0(0) => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      ap_enable_reg_pp0_iter2_reg_0(0) => p_lcssa10561078_fu_1000,
      ap_enable_reg_pp0_iter3_reg_0(0) => pixbuf_y_val_V_1_fu_1200,
      ap_rst_n => ap_rst_n,
      bPassThruHcr2_dout => bPassThruHcr2_dout,
      cmp361000_reg_498 => cmp361000_reg_498,
      \filt_res1_4_reg_988_reg[7]_0\(7 downto 0) => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o(7 downto 0),
      \filt_res1_fu_64_reg[7]\(7 downto 0) => filt_res1_fu_64(7 downto 0),
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      \icmp_ln1636_reg_901_pp0_iter2_reg_reg[0]_0\(0) => pixbuf_y_val_V_4_fu_1320,
      \icmp_ln1643_fu_389_p2_carry__0_0\(15 downto 0) => \icmp_ln1643_fu_389_p2_carry__0\(15 downto 0),
      \in\(23 downto 0) => \in\(23 downto 0),
      \lhs_V_reg_948_reg[7]_0\(7 downto 0) => p_lcssa10541072_fu_96(7 downto 0),
      \lhs_reg_958_reg[7]_0\(7 downto 0) => p_lcssa1066_fu_92(7 downto 0),
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[4]\ => \mOutPtr_reg[4]\,
      not_read16_reg_493 => not_read16_reg_493,
      \odd_col_reg_905_reg[0]_0\ => \select_ln1632_reg_488_reg_n_5_[1]\,
      \out\(23 downto 0) => \out\(23 downto 0),
      \p_0_0_0_0_0511_21060_fu_144_reg[7]_0\(7 downto 0) => p_0_0_0_0_0511_21060_fu_144(7 downto 0),
      \p_0_0_0_0_0_21063_fu_148_reg[7]_0\(7 downto 0) => p_0_0_0_0_0_21063_fu_148(7 downto 0),
      \p_0_1_0_0_01020_fu_160_reg[7]_0\(7 downto 0) => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o(7 downto 0),
      \p_0_1_0_0_01020_fu_160_reg[7]_1\(7 downto 0) => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o(7 downto 0),
      \p_0_1_0_0_01020_fu_160_reg[7]_2\(7 downto 0) => p_0_1_0_0_01017_lcssa1043_fu_84(7 downto 0),
      \p_0_1_0_0_01024_fu_164_reg[7]_0\(7 downto 0) => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o(7 downto 0),
      \p_0_1_0_0_01024_fu_164_reg[7]_1\(7 downto 0) => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o(7 downto 0),
      \p_0_1_0_0_01024_fu_164_reg[7]_2\(7 downto 0) => p_0_1_0_0_01021_lcssa1046_fu_88(7 downto 0),
      \pixbuf_y_val_V_10_fu_156_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_fu_116(7 downto 0),
      \pixbuf_y_val_V_11_reg_929_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_11_reg_929(7 downto 0),
      \pixbuf_y_val_V_12_reg_936_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_12_reg_936(7 downto 0),
      \pixbuf_y_val_V_13_reg_942_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_13_reg_942(7 downto 0),
      \pixbuf_y_val_V_5_fu_152_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_5_fu_152(7 downto 0),
      \pixbuf_y_val_V_7_fu_168_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_2_load_reg_510(7 downto 0),
      \pixbuf_y_val_V_8_fu_172_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_3_load_reg_515(7 downto 0),
      \pixbuf_y_val_V_9_fu_176_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_4_load_reg_520(7 downto 0),
      \rhs_V_reg_953_reg[7]_0\(7 downto 0) => p_lcssa10571081_fu_104(7 downto 0),
      \rhs_reg_963_reg[7]_0\(7 downto 0) => p_lcssa10561078_fu_100(7 downto 0),
      shiftReg_ce => shiftReg_ce,
      stream_out_422_full_n => stream_out_422_full_n,
      stream_scaled_empty_n => stream_scaled_empty_n,
      \tmp_2_reg_978_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_1_fu_120(7 downto 0),
      \tmp_reg_925_pp0_iter1_reg_reg[0]_0\ => \tmp_reg_925_pp0_iter1_reg_reg[0]\,
      trunc_ln1597_reg_478(14 downto 0) => trunc_ln1597_reg_478(14 downto 0)
    );
grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_n_108,
      Q => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg,
      R => SS(0)
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => v_hcresampler_core_1_U0_ap_start,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      O => start_once_reg_reg_0
    );
\loopWidth_reg_473_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \loopWidth_reg_473_reg[15]_0\(3),
      Q => loopWidth_reg_473(15),
      R => '0'
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \ap_CS_fsm_reg[6]_0\(0),
      O => v_hcresampler_core_1_U0_ap_ready
    );
\not_read16_reg_493[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => bPassThruHcr2_dout,
      I1 => ap_CS_fsm_state3,
      I2 => not_read16_reg_493,
      O => \not_read16_reg_493[0]_i_1_n_5\
    );
\not_read16_reg_493_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \not_read16_reg_493[0]_i_1_n_5\,
      Q => not_read16_reg_493,
      R => '0'
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_108[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cmp361000_reg_498,
      I1 => ap_CS_fsm_state7,
      O => p_0_0_0_0_0511_21058_lcssa1084_fu_1080
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => p_0_0_0_0_0511_21060_fu_144(0),
      Q => p_0_1_0_0_01017_lcssa1043_fu_84(0),
      R => '0'
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => p_0_0_0_0_0511_21060_fu_144(1),
      Q => p_0_1_0_0_01017_lcssa1043_fu_84(1),
      R => '0'
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => p_0_0_0_0_0511_21060_fu_144(2),
      Q => p_0_1_0_0_01017_lcssa1043_fu_84(2),
      R => '0'
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => p_0_0_0_0_0511_21060_fu_144(3),
      Q => p_0_1_0_0_01017_lcssa1043_fu_84(3),
      R => '0'
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => p_0_0_0_0_0511_21060_fu_144(4),
      Q => p_0_1_0_0_01017_lcssa1043_fu_84(4),
      R => '0'
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => p_0_0_0_0_0511_21060_fu_144(5),
      Q => p_0_1_0_0_01017_lcssa1043_fu_84(5),
      R => '0'
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => p_0_0_0_0_0511_21060_fu_144(6),
      Q => p_0_1_0_0_01017_lcssa1043_fu_84(6),
      R => '0'
    );
\p_0_0_0_0_0511_21058_lcssa1084_fu_108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => p_0_0_0_0_0511_21060_fu_144(7),
      Q => p_0_1_0_0_01017_lcssa1043_fu_84(7),
      R => '0'
    );
\p_0_0_0_0_05191009_lcssa1031_fu_68_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(0),
      Q => p_0_0_0_0_05191009_lcssa1031_fu_68(0),
      R => '0'
    );
\p_0_0_0_0_05191009_lcssa1031_fu_68_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(1),
      Q => p_0_0_0_0_05191009_lcssa1031_fu_68(1),
      R => '0'
    );
\p_0_0_0_0_05191009_lcssa1031_fu_68_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(2),
      Q => p_0_0_0_0_05191009_lcssa1031_fu_68(2),
      R => '0'
    );
\p_0_0_0_0_05191009_lcssa1031_fu_68_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(3),
      Q => p_0_0_0_0_05191009_lcssa1031_fu_68(3),
      R => '0'
    );
\p_0_0_0_0_05191009_lcssa1031_fu_68_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(4),
      Q => p_0_0_0_0_05191009_lcssa1031_fu_68(4),
      R => '0'
    );
\p_0_0_0_0_05191009_lcssa1031_fu_68_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(5),
      Q => p_0_0_0_0_05191009_lcssa1031_fu_68(5),
      R => '0'
    );
\p_0_0_0_0_05191009_lcssa1031_fu_68_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(6),
      Q => p_0_0_0_0_05191009_lcssa1031_fu_68(6),
      R => '0'
    );
\p_0_0_0_0_05191009_lcssa1031_fu_68_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(7),
      Q => p_0_0_0_0_05191009_lcssa1031_fu_68(7),
      R => '0'
    );
\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => pixbuf_y_val_V_5_fu_152(0),
      Q => pixbuf_y_val_V_fu_116(0),
      R => '0'
    );
\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => pixbuf_y_val_V_5_fu_152(1),
      Q => pixbuf_y_val_V_fu_116(1),
      R => '0'
    );
\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => pixbuf_y_val_V_5_fu_152(2),
      Q => pixbuf_y_val_V_fu_116(2),
      R => '0'
    );
\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => pixbuf_y_val_V_5_fu_152(3),
      Q => pixbuf_y_val_V_fu_116(3),
      R => '0'
    );
\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => pixbuf_y_val_V_5_fu_152(4),
      Q => pixbuf_y_val_V_fu_116(4),
      R => '0'
    );
\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => pixbuf_y_val_V_5_fu_152(5),
      Q => pixbuf_y_val_V_fu_116(5),
      R => '0'
    );
\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => pixbuf_y_val_V_5_fu_152(6),
      Q => pixbuf_y_val_V_fu_116(6),
      R => '0'
    );
\p_0_0_0_0_05191015_lcssa1040_fu_80_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => pixbuf_y_val_V_5_fu_152(7),
      Q => pixbuf_y_val_V_fu_116(7),
      R => '0'
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => p_0_0_0_0_0_21063_fu_148(0),
      Q => p_0_1_0_0_01021_lcssa1046_fu_88(0),
      R => '0'
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => p_0_0_0_0_0_21063_fu_148(1),
      Q => p_0_1_0_0_01021_lcssa1046_fu_88(1),
      R => '0'
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => p_0_0_0_0_0_21063_fu_148(2),
      Q => p_0_1_0_0_01021_lcssa1046_fu_88(2),
      R => '0'
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => p_0_0_0_0_0_21063_fu_148(3),
      Q => p_0_1_0_0_01021_lcssa1046_fu_88(3),
      R => '0'
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => p_0_0_0_0_0_21063_fu_148(4),
      Q => p_0_1_0_0_01021_lcssa1046_fu_88(4),
      R => '0'
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => p_0_0_0_0_0_21063_fu_148(5),
      Q => p_0_1_0_0_01021_lcssa1046_fu_88(5),
      R => '0'
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => p_0_0_0_0_0_21063_fu_148(6),
      Q => p_0_1_0_0_01021_lcssa1046_fu_88(6),
      R => '0'
    );
\p_0_0_0_0_0_21061_lcssa1087_fu_112_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0511_21058_lcssa1084_fu_1080,
      D => p_0_0_0_0_0_21063_fu_148(7),
      Q => p_0_1_0_0_01021_lcssa1046_fu_88(7),
      R => '0'
    );
\p_0_1_0_0_01011_lcssa1034_fu_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(8),
      Q => p_0_1_0_0_01011_lcssa1034_fu_72(0),
      R => '0'
    );
\p_0_1_0_0_01011_lcssa1034_fu_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(9),
      Q => p_0_1_0_0_01011_lcssa1034_fu_72(1),
      R => '0'
    );
\p_0_1_0_0_01011_lcssa1034_fu_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(10),
      Q => p_0_1_0_0_01011_lcssa1034_fu_72(2),
      R => '0'
    );
\p_0_1_0_0_01011_lcssa1034_fu_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(11),
      Q => p_0_1_0_0_01011_lcssa1034_fu_72(3),
      R => '0'
    );
\p_0_1_0_0_01011_lcssa1034_fu_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(12),
      Q => p_0_1_0_0_01011_lcssa1034_fu_72(4),
      R => '0'
    );
\p_0_1_0_0_01011_lcssa1034_fu_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(13),
      Q => p_0_1_0_0_01011_lcssa1034_fu_72(5),
      R => '0'
    );
\p_0_1_0_0_01011_lcssa1034_fu_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(14),
      Q => p_0_1_0_0_01011_lcssa1034_fu_72(6),
      R => '0'
    );
\p_0_1_0_0_01011_lcssa1034_fu_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(15),
      Q => p_0_1_0_0_01011_lcssa1034_fu_72(7),
      R => '0'
    );
\p_0_2_0_0_01013_lcssa1037_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(16),
      Q => p_0_2_0_0_01013_lcssa1037_fu_76(0),
      R => '0'
    );
\p_0_2_0_0_01013_lcssa1037_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(17),
      Q => p_0_2_0_0_01013_lcssa1037_fu_76(1),
      R => '0'
    );
\p_0_2_0_0_01013_lcssa1037_fu_76_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(18),
      Q => p_0_2_0_0_01013_lcssa1037_fu_76(2),
      R => '0'
    );
\p_0_2_0_0_01013_lcssa1037_fu_76_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(19),
      Q => p_0_2_0_0_01013_lcssa1037_fu_76(3),
      R => '0'
    );
\p_0_2_0_0_01013_lcssa1037_fu_76_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(20),
      Q => p_0_2_0_0_01013_lcssa1037_fu_76(4),
      R => '0'
    );
\p_0_2_0_0_01013_lcssa1037_fu_76_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(21),
      Q => p_0_2_0_0_01013_lcssa1037_fu_76(5),
      R => '0'
    );
\p_0_2_0_0_01013_lcssa1037_fu_76_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(22),
      Q => p_0_2_0_0_01013_lcssa1037_fu_76(6),
      R => '0'
    );
\p_0_2_0_0_01013_lcssa1037_fu_76_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_1_u0_stream_scaled_read\,
      D => \out\(23),
      Q => p_0_2_0_0_01013_lcssa1037_fu_76(7),
      R => '0'
    );
\p_lcssa10541072_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o(0),
      Q => p_lcssa10541072_fu_96(0),
      R => '0'
    );
\p_lcssa10541072_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o(1),
      Q => p_lcssa10541072_fu_96(1),
      R => '0'
    );
\p_lcssa10541072_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o(2),
      Q => p_lcssa10541072_fu_96(2),
      R => '0'
    );
\p_lcssa10541072_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o(3),
      Q => p_lcssa10541072_fu_96(3),
      R => '0'
    );
\p_lcssa10541072_fu_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o(4),
      Q => p_lcssa10541072_fu_96(4),
      R => '0'
    );
\p_lcssa10541072_fu_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o(5),
      Q => p_lcssa10541072_fu_96(5),
      R => '0'
    );
\p_lcssa10541072_fu_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o(6),
      Q => p_lcssa10541072_fu_96(6),
      R => '0'
    );
\p_lcssa10541072_fu_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o(7),
      Q => p_lcssa10541072_fu_96(7),
      R => '0'
    );
\p_lcssa10561078_fu_100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o(0),
      Q => p_lcssa10561078_fu_100(0),
      R => '0'
    );
\p_lcssa10561078_fu_100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o(1),
      Q => p_lcssa10561078_fu_100(1),
      R => '0'
    );
\p_lcssa10561078_fu_100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o(2),
      Q => p_lcssa10561078_fu_100(2),
      R => '0'
    );
\p_lcssa10561078_fu_100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o(3),
      Q => p_lcssa10561078_fu_100(3),
      R => '0'
    );
\p_lcssa10561078_fu_100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o(4),
      Q => p_lcssa10561078_fu_100(4),
      R => '0'
    );
\p_lcssa10561078_fu_100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o(5),
      Q => p_lcssa10561078_fu_100(5),
      R => '0'
    );
\p_lcssa10561078_fu_100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o(6),
      Q => p_lcssa10561078_fu_100(6),
      R => '0'
    );
\p_lcssa10561078_fu_100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o(7),
      Q => p_lcssa10561078_fu_100(7),
      R => '0'
    );
\p_lcssa10571081_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o(0),
      Q => p_lcssa10571081_fu_104(0),
      R => '0'
    );
\p_lcssa10571081_fu_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o(1),
      Q => p_lcssa10571081_fu_104(1),
      R => '0'
    );
\p_lcssa10571081_fu_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o(2),
      Q => p_lcssa10571081_fu_104(2),
      R => '0'
    );
\p_lcssa10571081_fu_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o(3),
      Q => p_lcssa10571081_fu_104(3),
      R => '0'
    );
\p_lcssa10571081_fu_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o(4),
      Q => p_lcssa10571081_fu_104(4),
      R => '0'
    );
\p_lcssa10571081_fu_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o(5),
      Q => p_lcssa10571081_fu_104(5),
      R => '0'
    );
\p_lcssa10571081_fu_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o(6),
      Q => p_lcssa10571081_fu_104(6),
      R => '0'
    );
\p_lcssa10571081_fu_104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o(7),
      Q => p_lcssa10571081_fu_104(7),
      R => '0'
    );
\p_lcssa1066_fu_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o(0),
      Q => p_lcssa1066_fu_92(0),
      R => '0'
    );
\p_lcssa1066_fu_92_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o(1),
      Q => p_lcssa1066_fu_92(1),
      R => '0'
    );
\p_lcssa1066_fu_92_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o(2),
      Q => p_lcssa1066_fu_92(2),
      R => '0'
    );
\p_lcssa1066_fu_92_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o(3),
      Q => p_lcssa1066_fu_92(3),
      R => '0'
    );
\p_lcssa1066_fu_92_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o(4),
      Q => p_lcssa1066_fu_92(4),
      R => '0'
    );
\p_lcssa1066_fu_92_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o(5),
      Q => p_lcssa1066_fu_92(5),
      R => '0'
    );
\p_lcssa1066_fu_92_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o(6),
      Q => p_lcssa1066_fu_92(6),
      R => '0'
    );
\p_lcssa1066_fu_92_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10561078_fu_1000,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o(7),
      Q => p_lcssa1066_fu_92(7),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_1200,
      D => pixbuf_y_val_V_11_reg_929(0),
      Q => pixbuf_y_val_V_1_fu_120(0),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_1200,
      D => pixbuf_y_val_V_11_reg_929(1),
      Q => pixbuf_y_val_V_1_fu_120(1),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_1200,
      D => pixbuf_y_val_V_11_reg_929(2),
      Q => pixbuf_y_val_V_1_fu_120(2),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_1200,
      D => pixbuf_y_val_V_11_reg_929(3),
      Q => pixbuf_y_val_V_1_fu_120(3),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_1200,
      D => pixbuf_y_val_V_11_reg_929(4),
      Q => pixbuf_y_val_V_1_fu_120(4),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_1200,
      D => pixbuf_y_val_V_11_reg_929(5),
      Q => pixbuf_y_val_V_1_fu_120(5),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_1200,
      D => pixbuf_y_val_V_11_reg_929(6),
      Q => pixbuf_y_val_V_1_fu_120(6),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_1200,
      D => pixbuf_y_val_V_11_reg_929(7),
      Q => pixbuf_y_val_V_1_fu_120(7),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_124_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_11_reg_929(0),
      Q => pixbuf_y_val_V_2_fu_124(0),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_124_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_11_reg_929(1),
      Q => pixbuf_y_val_V_2_fu_124(1),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_11_reg_929(2),
      Q => pixbuf_y_val_V_2_fu_124(2),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_124_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_11_reg_929(3),
      Q => pixbuf_y_val_V_2_fu_124(3),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_124_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_11_reg_929(4),
      Q => pixbuf_y_val_V_2_fu_124(4),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_124_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_11_reg_929(5),
      Q => pixbuf_y_val_V_2_fu_124(5),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_124_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_11_reg_929(6),
      Q => pixbuf_y_val_V_2_fu_124(6),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_124_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_11_reg_929(7),
      Q => pixbuf_y_val_V_2_fu_124(7),
      R => '0'
    );
\pixbuf_y_val_V_2_load_reg_510_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_2_fu_124(0),
      Q => pixbuf_y_val_V_2_load_reg_510(0),
      R => '0'
    );
\pixbuf_y_val_V_2_load_reg_510_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_2_fu_124(1),
      Q => pixbuf_y_val_V_2_load_reg_510(1),
      R => '0'
    );
\pixbuf_y_val_V_2_load_reg_510_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_2_fu_124(2),
      Q => pixbuf_y_val_V_2_load_reg_510(2),
      R => '0'
    );
\pixbuf_y_val_V_2_load_reg_510_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_2_fu_124(3),
      Q => pixbuf_y_val_V_2_load_reg_510(3),
      R => '0'
    );
\pixbuf_y_val_V_2_load_reg_510_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_2_fu_124(4),
      Q => pixbuf_y_val_V_2_load_reg_510(4),
      R => '0'
    );
\pixbuf_y_val_V_2_load_reg_510_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_2_fu_124(5),
      Q => pixbuf_y_val_V_2_load_reg_510(5),
      R => '0'
    );
\pixbuf_y_val_V_2_load_reg_510_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_2_fu_124(6),
      Q => pixbuf_y_val_V_2_load_reg_510(6),
      R => '0'
    );
\pixbuf_y_val_V_2_load_reg_510_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_2_fu_124(7),
      Q => pixbuf_y_val_V_2_load_reg_510(7),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_12_reg_936(0),
      Q => pixbuf_y_val_V_3_fu_128(0),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_128_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_12_reg_936(1),
      Q => pixbuf_y_val_V_3_fu_128(1),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_128_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_12_reg_936(2),
      Q => pixbuf_y_val_V_3_fu_128(2),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_128_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_12_reg_936(3),
      Q => pixbuf_y_val_V_3_fu_128(3),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_128_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_12_reg_936(4),
      Q => pixbuf_y_val_V_3_fu_128(4),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_128_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_12_reg_936(5),
      Q => pixbuf_y_val_V_3_fu_128(5),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_128_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_12_reg_936(6),
      Q => pixbuf_y_val_V_3_fu_128(6),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_128_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_12_reg_936(7),
      Q => pixbuf_y_val_V_3_fu_128(7),
      R => '0'
    );
\pixbuf_y_val_V_3_load_reg_515_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_3_fu_128(0),
      Q => pixbuf_y_val_V_3_load_reg_515(0),
      R => '0'
    );
\pixbuf_y_val_V_3_load_reg_515_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_3_fu_128(1),
      Q => pixbuf_y_val_V_3_load_reg_515(1),
      R => '0'
    );
\pixbuf_y_val_V_3_load_reg_515_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_3_fu_128(2),
      Q => pixbuf_y_val_V_3_load_reg_515(2),
      R => '0'
    );
\pixbuf_y_val_V_3_load_reg_515_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_3_fu_128(3),
      Q => pixbuf_y_val_V_3_load_reg_515(3),
      R => '0'
    );
\pixbuf_y_val_V_3_load_reg_515_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_3_fu_128(4),
      Q => pixbuf_y_val_V_3_load_reg_515(4),
      R => '0'
    );
\pixbuf_y_val_V_3_load_reg_515_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_3_fu_128(5),
      Q => pixbuf_y_val_V_3_load_reg_515(5),
      R => '0'
    );
\pixbuf_y_val_V_3_load_reg_515_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_3_fu_128(6),
      Q => pixbuf_y_val_V_3_load_reg_515(6),
      R => '0'
    );
\pixbuf_y_val_V_3_load_reg_515_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_3_fu_128(7),
      Q => pixbuf_y_val_V_3_load_reg_515(7),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_13_reg_942(0),
      Q => pixbuf_y_val_V_4_fu_132(0),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_13_reg_942(1),
      Q => pixbuf_y_val_V_4_fu_132(1),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_13_reg_942(2),
      Q => pixbuf_y_val_V_4_fu_132(2),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_13_reg_942(3),
      Q => pixbuf_y_val_V_4_fu_132(3),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_13_reg_942(4),
      Q => pixbuf_y_val_V_4_fu_132(4),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_13_reg_942(5),
      Q => pixbuf_y_val_V_4_fu_132(5),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_13_reg_942(6),
      Q => pixbuf_y_val_V_4_fu_132(6),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_4_fu_1320,
      D => pixbuf_y_val_V_13_reg_942(7),
      Q => pixbuf_y_val_V_4_fu_132(7),
      R => '0'
    );
\pixbuf_y_val_V_4_load_reg_520_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_4_fu_132(0),
      Q => pixbuf_y_val_V_4_load_reg_520(0),
      R => '0'
    );
\pixbuf_y_val_V_4_load_reg_520_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_4_fu_132(1),
      Q => pixbuf_y_val_V_4_load_reg_520(1),
      R => '0'
    );
\pixbuf_y_val_V_4_load_reg_520_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_4_fu_132(2),
      Q => pixbuf_y_val_V_4_load_reg_520(2),
      R => '0'
    );
\pixbuf_y_val_V_4_load_reg_520_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_4_fu_132(3),
      Q => pixbuf_y_val_V_4_load_reg_520(3),
      R => '0'
    );
\pixbuf_y_val_V_4_load_reg_520_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_4_fu_132(4),
      Q => pixbuf_y_val_V_4_load_reg_520(4),
      R => '0'
    );
\pixbuf_y_val_V_4_load_reg_520_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_4_fu_132(5),
      Q => pixbuf_y_val_V_4_load_reg_520(5),
      R => '0'
    );
\pixbuf_y_val_V_4_load_reg_520_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_4_fu_132(6),
      Q => pixbuf_y_val_V_4_load_reg_520(6),
      R => '0'
    );
\pixbuf_y_val_V_4_load_reg_520_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => pixbuf_y_val_V_4_fu_132(7),
      Q => pixbuf_y_val_V_4_load_reg_520(7),
      R => '0'
    );
\select_ln1632_reg_488[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2E"
    )
        port map (
      I0 => \select_ln1632_reg_488_reg_n_5_[1]\,
      I1 => ap_CS_fsm_state3,
      I2 => bPassThruHcr2_dout,
      O => \select_ln1632_reg_488[1]_i_1_n_5\
    );
\select_ln1632_reg_488_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln1632_reg_488[1]_i_1_n_5\,
      Q => \select_ln1632_reg_488_reg_n_5_[1]\,
      R => '0'
    );
start_once_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB0B0B0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]_0\(0),
      I1 => \^q\(1),
      I2 => \^start_once_reg\,
      I3 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I4 => v_hcresampler_core_1_U0_ap_start,
      O => start_once_reg_i_1_n_5
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_5,
      Q => \^start_once_reg\,
      R => SS(0)
    );
\trunc_ln1597_reg_478_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln1597_reg_478_reg[3]_0\(0),
      Q => trunc_ln1597_reg_478(0),
      R => '0'
    );
\trunc_ln1597_reg_478_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln1597_reg_478_reg[11]_0\(2),
      Q => trunc_ln1597_reg_478(10),
      R => '0'
    );
\trunc_ln1597_reg_478_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln1597_reg_478_reg[11]_0\(3),
      Q => trunc_ln1597_reg_478(11),
      R => '0'
    );
\trunc_ln1597_reg_478_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \loopWidth_reg_473_reg[15]_0\(0),
      Q => trunc_ln1597_reg_478(12),
      R => '0'
    );
\trunc_ln1597_reg_478_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \loopWidth_reg_473_reg[15]_0\(1),
      Q => trunc_ln1597_reg_478(13),
      R => '0'
    );
\trunc_ln1597_reg_478_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \loopWidth_reg_473_reg[15]_0\(2),
      Q => trunc_ln1597_reg_478(14),
      R => '0'
    );
\trunc_ln1597_reg_478_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln1597_reg_478_reg[3]_0\(1),
      Q => trunc_ln1597_reg_478(1),
      R => '0'
    );
\trunc_ln1597_reg_478_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln1597_reg_478_reg[3]_0\(2),
      Q => trunc_ln1597_reg_478(2),
      R => '0'
    );
\trunc_ln1597_reg_478_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln1597_reg_478_reg[3]_0\(3),
      Q => trunc_ln1597_reg_478(3),
      R => '0'
    );
\trunc_ln1597_reg_478_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln1597_reg_478_reg[7]_0\(0),
      Q => trunc_ln1597_reg_478(4),
      R => '0'
    );
\trunc_ln1597_reg_478_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln1597_reg_478_reg[7]_0\(1),
      Q => trunc_ln1597_reg_478(5),
      R => '0'
    );
\trunc_ln1597_reg_478_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln1597_reg_478_reg[7]_0\(2),
      Q => trunc_ln1597_reg_478(6),
      R => '0'
    );
\trunc_ln1597_reg_478_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln1597_reg_478_reg[7]_0\(3),
      Q => trunc_ln1597_reg_478(7),
      R => '0'
    );
\trunc_ln1597_reg_478_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln1597_reg_478_reg[11]_0\(0),
      Q => trunc_ln1597_reg_478(8),
      R => '0'
    );
\trunc_ln1597_reg_478_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln1597_reg_478_reg[11]_0\(1),
      Q => trunc_ln1597_reg_478(9),
      R => '0'
    );
\y_2_reg_505[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_fu_60_reg[14]_0\(0),
      O => y_2_fu_254_p2(0)
    );
\y_2_reg_505_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_254_p2(0),
      Q => y_2_reg_505(0),
      R => '0'
    );
\y_2_reg_505_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_254_p2(10),
      Q => y_2_reg_505(10),
      R => '0'
    );
\y_2_reg_505_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_254_p2(11),
      Q => y_2_reg_505(11),
      R => '0'
    );
\y_2_reg_505_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_254_p2(12),
      Q => y_2_reg_505(12),
      R => '0'
    );
\y_2_reg_505_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_2_reg_505_reg[8]_i_1_n_5\,
      CO(3) => \y_2_reg_505_reg[12]_i_1_n_5\,
      CO(2) => \y_2_reg_505_reg[12]_i_1_n_6\,
      CO(1) => \y_2_reg_505_reg[12]_i_1_n_7\,
      CO(0) => \y_2_reg_505_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_2_fu_254_p2(12 downto 9),
      S(3 downto 0) => \^y_fu_60_reg[14]_0\(12 downto 9)
    );
\y_2_reg_505_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_254_p2(13),
      Q => y_2_reg_505(13),
      R => '0'
    );
\y_2_reg_505_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_254_p2(14),
      Q => y_2_reg_505(14),
      R => '0'
    );
\y_2_reg_505_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_2_reg_505_reg[12]_i_1_n_5\,
      CO(3 downto 1) => \NLW_y_2_reg_505_reg[14]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \y_2_reg_505_reg[14]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_y_2_reg_505_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => y_2_fu_254_p2(14 downto 13),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^y_fu_60_reg[14]_0\(14 downto 13)
    );
\y_2_reg_505_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_254_p2(1),
      Q => y_2_reg_505(1),
      R => '0'
    );
\y_2_reg_505_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_254_p2(2),
      Q => y_2_reg_505(2),
      R => '0'
    );
\y_2_reg_505_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_254_p2(3),
      Q => y_2_reg_505(3),
      R => '0'
    );
\y_2_reg_505_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_254_p2(4),
      Q => y_2_reg_505(4),
      R => '0'
    );
\y_2_reg_505_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_2_reg_505_reg[4]_i_1_n_5\,
      CO(2) => \y_2_reg_505_reg[4]_i_1_n_6\,
      CO(1) => \y_2_reg_505_reg[4]_i_1_n_7\,
      CO(0) => \y_2_reg_505_reg[4]_i_1_n_8\,
      CYINIT => \^y_fu_60_reg[14]_0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_2_fu_254_p2(4 downto 1),
      S(3 downto 0) => \^y_fu_60_reg[14]_0\(4 downto 1)
    );
\y_2_reg_505_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_254_p2(5),
      Q => y_2_reg_505(5),
      R => '0'
    );
\y_2_reg_505_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_254_p2(6),
      Q => y_2_reg_505(6),
      R => '0'
    );
\y_2_reg_505_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_254_p2(7),
      Q => y_2_reg_505(7),
      R => '0'
    );
\y_2_reg_505_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_254_p2(8),
      Q => y_2_reg_505(8),
      R => '0'
    );
\y_2_reg_505_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_2_reg_505_reg[4]_i_1_n_5\,
      CO(3) => \y_2_reg_505_reg[8]_i_1_n_5\,
      CO(2) => \y_2_reg_505_reg[8]_i_1_n_6\,
      CO(1) => \y_2_reg_505_reg[8]_i_1_n_7\,
      CO(0) => \y_2_reg_505_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_2_fu_254_p2(8 downto 5),
      S(3 downto 0) => \^y_fu_60_reg[14]_0\(8 downto 5)
    );
\y_2_reg_505_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_254_p2(9),
      Q => y_2_reg_505(9),
      R => '0'
    );
\y_fu_60[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^start_once_reg\,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => v_hcresampler_core_1_U0_ap_start,
      O => ap_NS_fsm16_out
    );
\y_fu_60_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_2_reg_505(0),
      Q => \^y_fu_60_reg[14]_0\(0),
      R => ap_NS_fsm16_out
    );
\y_fu_60_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_2_reg_505(10),
      Q => \^y_fu_60_reg[14]_0\(10),
      R => ap_NS_fsm16_out
    );
\y_fu_60_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_2_reg_505(11),
      Q => \^y_fu_60_reg[14]_0\(11),
      R => ap_NS_fsm16_out
    );
\y_fu_60_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_2_reg_505(12),
      Q => \^y_fu_60_reg[14]_0\(12),
      R => ap_NS_fsm16_out
    );
\y_fu_60_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_2_reg_505(13),
      Q => \^y_fu_60_reg[14]_0\(13),
      R => ap_NS_fsm16_out
    );
\y_fu_60_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_2_reg_505(14),
      Q => \^y_fu_60_reg[14]_0\(14),
      R => ap_NS_fsm16_out
    );
\y_fu_60_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_2_reg_505(1),
      Q => \^y_fu_60_reg[14]_0\(1),
      R => ap_NS_fsm16_out
    );
\y_fu_60_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_2_reg_505(2),
      Q => \^y_fu_60_reg[14]_0\(2),
      R => ap_NS_fsm16_out
    );
\y_fu_60_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_2_reg_505(3),
      Q => \^y_fu_60_reg[14]_0\(3),
      R => ap_NS_fsm16_out
    );
\y_fu_60_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_2_reg_505(4),
      Q => \^y_fu_60_reg[14]_0\(4),
      R => ap_NS_fsm16_out
    );
\y_fu_60_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_2_reg_505(5),
      Q => \^y_fu_60_reg[14]_0\(5),
      R => ap_NS_fsm16_out
    );
\y_fu_60_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_2_reg_505(6),
      Q => \^y_fu_60_reg[14]_0\(6),
      R => ap_NS_fsm16_out
    );
\y_fu_60_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_2_reg_505(7),
      Q => \^y_fu_60_reg[14]_0\(7),
      R => ap_NS_fsm16_out
    );
\y_fu_60_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_2_reg_505(8),
      Q => \^y_fu_60_reg[14]_0\(8),
      R => ap_NS_fsm16_out
    );
\y_fu_60_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_2_reg_505(9),
      Q => \^y_fu_60_reg[14]_0\(9),
      R => ap_NS_fsm16_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_width is
  port (
    grp_hscale_polyphase_fu_220_ap_start_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter2 : out STD_LOGIC;
    ap_enable_reg_pp0_iter4 : out STD_LOGIC;
    ap_enable_reg_pp0_iter6 : out STD_LOGIC;
    ap_enable_reg_pp0_iter8 : out STD_LOGIC;
    ap_enable_reg_pp0_iter10_reg_0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg : out STD_LOGIC;
    \x_fu_164_reg[10]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sel0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \x_5_reg_927_pp0_iter2_reg_reg[0]__0_0\ : out STD_LOGIC;
    \xbySamples_reg_941_reg[0]_0\ : out STD_LOGIC;
    \ap_block_pp0_stage0_11001__0\ : out STD_LOGIC;
    hscale_core_polyphase_U0_phasesH_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \x_fu_164_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln676_reg_969_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    FiltCoeff_5_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    FiltCoeff_4_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    FiltCoeff_3_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    FiltCoeff_2_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    FiltCoeff_1_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    FiltCoeff_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \PixArray_val_V_21_053_fu_148_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \PixArray_val_V_21_053_fu_148_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \PixArray_val_V_21_053_fu_148_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \PixArray_val_V_21_053_fu_148_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \PixArray_val_V_21_053_fu_148_reg[7]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \PixArray_val_V_22_054_fu_152_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \PixArray_val_V_22_054_fu_152_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \PixArray_val_V_22_054_fu_152_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \PixArray_val_V_22_054_fu_152_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \PixArray_val_V_22_054_fu_152_reg[7]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \PixArray_val_V_23_055_fu_156_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \PixArray_val_V_23_055_fu_156_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \PixArray_val_V_23_055_fu_156_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \PixArray_val_V_23_055_fu_156_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \PixArray_val_V_23_055_fu_156_reg[7]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    ap_enable_reg_pp0_iter5_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter5_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xbySamples_reg_941_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln715_reg_937_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln676_fu_423_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln676_fu_423_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln757_fu_403_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln757_fu_403_p2_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \and_ln757_reg_984_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready : in STD_LOGIC;
    \int_phasesH_shift0_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    stream_scaled_full_n : in STD_LOGIC;
    icmp_ln653_fu_281_p2_carry_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln653_fu_281_p2_carry_1 : in STD_LOGIC;
    \icmp_ln676_fu_423_p2_carry__0_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_3_reg_1125_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \PixArray_val_V_17_049_fu_132_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \PixArray_val_V_17_049_fu_132_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_7_reg_1095_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \PixArray_val_V_16_048_fu_128_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \PixArray_val_V_16_048_fu_128_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lhs_2_reg_1065_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \PixArray_val_V_15_047_fu_124_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \PixArray_val_V_15_047_fu_124_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_13 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_14 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_15 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    v_hcresampler_core_1_U0_stream_scaled_read : in STD_LOGIC;
    stream_scaled_empty_n : in STD_LOGIC;
    stream_upsampled_empty_n : in STD_LOGIC;
    \d_read_reg_22_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_width is
  signal ArrayLoc_fu_363_p4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ArrayLoc_reg_979 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ArrayLoc_reg_9790 : STD_LOGIC;
  signal ArrayLoc_reg_979_pp0_iter4_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ArrayLoc_reg_979_pp0_iter5_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PhaseH_0_reg_974 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal PhaseH_0_reg_974_pp0_iter4_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ReadEn_fu_1724_out : STD_LOGIC;
  signal ReadEn_fu_172_reg : STD_LOGIC;
  signal add_ln676_fu_351_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal \add_ln676_fu_351_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln676_fu_351_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln676_fu_351_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln676_fu_351_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln676_fu_351_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln676_fu_351_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln676_fu_351_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln676_fu_351_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln676_fu_351_p2_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln676_fu_351_p2_carry__2_n_8\ : STD_LOGIC;
  signal add_ln676_fu_351_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln676_fu_351_p2_carry_n_5 : STD_LOGIC;
  signal add_ln676_fu_351_p2_carry_n_6 : STD_LOGIC;
  signal add_ln676_fu_351_p2_carry_n_7 : STD_LOGIC;
  signal add_ln676_fu_351_p2_carry_n_8 : STD_LOGIC;
  signal add_ln676_reg_969 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal add_ln676_reg_9690 : STD_LOGIC;
  signal \^add_ln676_reg_969_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal and_ln757_fu_407_p2 : STD_LOGIC;
  signal and_ln757_reg_984 : STD_LOGIC;
  signal \and_ln757_reg_984_pp0_iter19_reg_reg[0]_srl16_n_5\ : STD_LOGIC;
  signal and_ln757_reg_984_pp0_iter20_reg : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_reg_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter13 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter14 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter15 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter16 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter17 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter18 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter19 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter20 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter21 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^grp_hscale_polyphase_fu_220_ap_start_reg\ : STD_LOGIC;
  signal grp_hscale_polyphase_fu_220_ap_start_reg_i_1_n_5 : STD_LOGIC;
  signal grp_reg_ap_uint_9_s_fu_758_n_10 : STD_LOGIC;
  signal grp_reg_ap_uint_9_s_fu_758_n_11 : STD_LOGIC;
  signal grp_reg_ap_uint_9_s_fu_758_n_12 : STD_LOGIC;
  signal grp_reg_ap_uint_9_s_fu_758_n_13 : STD_LOGIC;
  signal grp_reg_ap_uint_9_s_fu_758_n_14 : STD_LOGIC;
  signal grp_reg_ap_uint_9_s_fu_758_n_15 : STD_LOGIC;
  signal hscale_core_polyphase_U0_phasesH_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \icmp29_reg_950[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp29_reg_950[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp29_reg_950[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp29_reg_950[0]_i_4_n_5\ : STD_LOGIC;
  signal icmp29_reg_950_pp0_iter4_reg : STD_LOGIC;
  signal \icmp29_reg_950_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln653_fu_281_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln663_fu_323_p2 : STD_LOGIC;
  signal icmp_ln663_reg_946 : STD_LOGIC;
  signal \icmp_ln663_reg_946_pp0_iter4_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln676_fu_423_p2 : STD_LOGIC;
  signal \icmp_ln676_fu_423_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln676_fu_423_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln676_fu_423_p2_carry__0_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln676_fu_423_p2_carry__0_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln676_fu_423_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln676_fu_423_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln676_fu_423_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln676_fu_423_p2_carry__0_n_8\ : STD_LOGIC;
  signal \icmp_ln676_fu_423_p2_carry__1_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln676_fu_423_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln676_fu_423_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln676_fu_423_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln676_fu_423_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln676_fu_423_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln676_fu_423_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln676_fu_423_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln676_fu_423_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln676_reg_988 : STD_LOGIC;
  signal \icmp_ln676_reg_988[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln715_reg_937 : STD_LOGIC;
  signal \icmp_ln715_reg_937_pp0_iter19_reg_reg[0]_srl15_n_5\ : STD_LOGIC;
  signal icmp_ln715_reg_937_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln715_reg_937_pp0_iter20_reg : STD_LOGIC;
  signal icmp_ln715_reg_937_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln715_reg_937_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln715_reg_937_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln757_fu_403_p2 : STD_LOGIC;
  signal \icmp_ln757_fu_403_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln757_fu_403_p2_carry_n_8 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_1_in : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmp_17_fu_293_p4 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal xReadPos_fu_168 : STD_LOGIC;
  signal \xReadPos_fu_168[0]_i_5_n_5\ : STD_LOGIC;
  signal xReadPos_fu_168_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \xReadPos_fu_168_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \xReadPos_fu_168_reg__0\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \x_5_reg_927_pp0_iter1_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \x_5_reg_927_pp0_iter1_reg_reg[10]_srl2_n_5\ : STD_LOGIC;
  signal \x_5_reg_927_pp0_iter1_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal \x_5_reg_927_pp0_iter1_reg_reg[2]_srl2_n_5\ : STD_LOGIC;
  signal \x_5_reg_927_pp0_iter1_reg_reg[3]_srl2_n_5\ : STD_LOGIC;
  signal \x_5_reg_927_pp0_iter1_reg_reg[4]_srl2_n_5\ : STD_LOGIC;
  signal \x_5_reg_927_pp0_iter1_reg_reg[5]_srl2_n_5\ : STD_LOGIC;
  signal \x_5_reg_927_pp0_iter1_reg_reg[6]_srl2_n_5\ : STD_LOGIC;
  signal \x_5_reg_927_pp0_iter1_reg_reg[7]_srl2_n_5\ : STD_LOGIC;
  signal \x_5_reg_927_pp0_iter1_reg_reg[8]_srl2_n_5\ : STD_LOGIC;
  signal \x_5_reg_927_pp0_iter1_reg_reg[9]_srl2_n_5\ : STD_LOGIC;
  signal x_6_fu_287_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal x_fu_164 : STD_LOGIC;
  signal \^x_fu_164_reg[10]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^x_fu_164_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \x_fu_164_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_164_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_164_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_164_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_164_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_164_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_164_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_164_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_164_reg_n_5_[9]\ : STD_LOGIC;
  signal xbySamples_fu_309_p2 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal xbySamples_reg_9410 : STD_LOGIC;
  signal \NLW_add_ln676_fu_351_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_add_ln676_fu_351_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_Q31_UNCONNECTED : STD_LOGIC;
  signal NLW_icmp_ln653_fu_281_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln676_fu_423_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln676_fu_423_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln676_fu_423_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln676_fu_423_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln757_fu_403_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln757_fu_403_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln757_fu_403_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xReadPos_fu_168_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \PixArray_val_V_10_0_fu_104[0]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \PixArray_val_V_10_0_fu_104[1]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \PixArray_val_V_10_0_fu_104[2]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \PixArray_val_V_10_0_fu_104[3]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \PixArray_val_V_10_0_fu_104[4]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \PixArray_val_V_10_0_fu_104[5]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \PixArray_val_V_10_0_fu_104[6]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \PixArray_val_V_10_0_fu_104[7]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \PixArray_val_V_11_0_fu_108[0]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \PixArray_val_V_11_0_fu_108[1]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \PixArray_val_V_11_0_fu_108[2]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \PixArray_val_V_11_0_fu_108[3]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \PixArray_val_V_11_0_fu_108[4]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \PixArray_val_V_11_0_fu_108[5]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \PixArray_val_V_11_0_fu_108[6]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \PixArray_val_V_11_0_fu_108[7]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \PixArray_val_V_12_0_fu_112[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \PixArray_val_V_12_0_fu_112[1]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \PixArray_val_V_12_0_fu_112[2]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \PixArray_val_V_12_0_fu_112[3]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \PixArray_val_V_12_0_fu_112[4]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \PixArray_val_V_12_0_fu_112[5]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \PixArray_val_V_12_0_fu_112[6]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \PixArray_val_V_12_0_fu_112[7]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \PixArray_val_V_13_0_fu_116[0]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \PixArray_val_V_13_0_fu_116[1]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \PixArray_val_V_13_0_fu_116[2]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \PixArray_val_V_13_0_fu_116[3]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \PixArray_val_V_13_0_fu_116[4]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \PixArray_val_V_13_0_fu_116[5]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \PixArray_val_V_13_0_fu_116[6]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \PixArray_val_V_13_0_fu_116[7]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \PixArray_val_V_14_0_fu_120[0]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \PixArray_val_V_14_0_fu_120[1]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \PixArray_val_V_14_0_fu_120[2]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \PixArray_val_V_14_0_fu_120[3]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \PixArray_val_V_14_0_fu_120[4]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \PixArray_val_V_14_0_fu_120[5]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \PixArray_val_V_14_0_fu_120[6]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \PixArray_val_V_14_0_fu_120[7]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \PixArray_val_V_15_047_fu_124[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \PixArray_val_V_15_047_fu_124[1]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \PixArray_val_V_15_047_fu_124[2]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \PixArray_val_V_15_047_fu_124[3]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \PixArray_val_V_15_047_fu_124[4]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \PixArray_val_V_15_047_fu_124[5]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \PixArray_val_V_15_047_fu_124[6]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \PixArray_val_V_15_047_fu_124[7]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \PixArray_val_V_16_048_fu_128[0]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \PixArray_val_V_16_048_fu_128[1]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \PixArray_val_V_16_048_fu_128[2]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \PixArray_val_V_16_048_fu_128[3]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \PixArray_val_V_16_048_fu_128[4]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \PixArray_val_V_16_048_fu_128[5]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \PixArray_val_V_16_048_fu_128[6]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \PixArray_val_V_16_048_fu_128[7]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \PixArray_val_V_17_049_fu_132[0]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \PixArray_val_V_17_049_fu_132[1]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \PixArray_val_V_17_049_fu_132[2]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \PixArray_val_V_17_049_fu_132[3]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \PixArray_val_V_17_049_fu_132[4]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \PixArray_val_V_17_049_fu_132[5]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \PixArray_val_V_17_049_fu_132[6]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \PixArray_val_V_17_049_fu_132[7]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \PixArray_val_V_18_050_fu_136[7]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \PixArray_val_V_21_053_fu_148[7]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \PixArray_val_V_3_0_fu_76[0]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \PixArray_val_V_3_0_fu_76[1]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \PixArray_val_V_3_0_fu_76[2]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \PixArray_val_V_3_0_fu_76[3]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \PixArray_val_V_3_0_fu_76[4]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \PixArray_val_V_3_0_fu_76[5]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \PixArray_val_V_3_0_fu_76[6]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \PixArray_val_V_3_0_fu_76[7]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \PixArray_val_V_4_0_fu_80[0]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \PixArray_val_V_4_0_fu_80[1]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \PixArray_val_V_4_0_fu_80[2]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \PixArray_val_V_4_0_fu_80[3]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \PixArray_val_V_4_0_fu_80[4]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \PixArray_val_V_4_0_fu_80[5]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \PixArray_val_V_4_0_fu_80[6]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \PixArray_val_V_4_0_fu_80[7]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \PixArray_val_V_5_0_fu_84[0]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \PixArray_val_V_5_0_fu_84[1]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \PixArray_val_V_5_0_fu_84[2]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \PixArray_val_V_5_0_fu_84[3]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \PixArray_val_V_5_0_fu_84[4]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \PixArray_val_V_5_0_fu_84[5]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \PixArray_val_V_5_0_fu_84[6]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \PixArray_val_V_5_0_fu_84[7]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \PixArray_val_V_6_0_fu_88[0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \PixArray_val_V_6_0_fu_88[1]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \PixArray_val_V_6_0_fu_88[2]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \PixArray_val_V_6_0_fu_88[3]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \PixArray_val_V_6_0_fu_88[4]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \PixArray_val_V_6_0_fu_88[5]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \PixArray_val_V_6_0_fu_88[6]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \PixArray_val_V_6_0_fu_88[7]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \PixArray_val_V_7_0_fu_92[0]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \PixArray_val_V_7_0_fu_92[1]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \PixArray_val_V_7_0_fu_92[2]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \PixArray_val_V_7_0_fu_92[3]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \PixArray_val_V_7_0_fu_92[4]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \PixArray_val_V_7_0_fu_92[5]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \PixArray_val_V_7_0_fu_92[6]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \PixArray_val_V_7_0_fu_92[7]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \PixArray_val_V_8_0_fu_96[0]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \PixArray_val_V_8_0_fu_96[1]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \PixArray_val_V_8_0_fu_96[2]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \PixArray_val_V_8_0_fu_96[3]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \PixArray_val_V_8_0_fu_96[4]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \PixArray_val_V_8_0_fu_96[5]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \PixArray_val_V_8_0_fu_96[6]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \PixArray_val_V_8_0_fu_96[7]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \PixArray_val_V_9_0_fu_100[0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \PixArray_val_V_9_0_fu_100[1]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \PixArray_val_V_9_0_fu_100[2]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \PixArray_val_V_9_0_fu_100[3]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \PixArray_val_V_9_0_fu_100[4]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \PixArray_val_V_9_0_fu_100[5]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \PixArray_val_V_9_0_fu_100[6]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \PixArray_val_V_9_0_fu_100[7]_i_1\ : label is "soft_lutpair222";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \and_ln757_reg_984_pp0_iter19_reg_reg[0]_srl16\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/and_ln757_reg_984_pp0_iter19_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \and_ln757_reg_984_pp0_iter19_reg_reg[0]_srl16\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/and_ln757_reg_984_pp0_iter19_reg_reg[0]_srl16 ";
  attribute srl_name of ap_loop_exit_ready_pp0_iter19_reg_reg_srl19 : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/ap_loop_exit_ready_pp0_iter19_reg_reg_srl19 ";
  attribute SOFT_HLUTNM of \icmp29_reg_950[0]_i_4\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \icmp_ln663_reg_946[0]_i_1\ : label is "soft_lutpair213";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln676_fu_423_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln676_fu_423_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln676_fu_423_p2_carry__1\ : label is 11;
  attribute srl_bus_name of \icmp_ln715_reg_937_pp0_iter19_reg_reg[0]_srl15\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/icmp_ln715_reg_937_pp0_iter19_reg_reg ";
  attribute srl_name of \icmp_ln715_reg_937_pp0_iter19_reg_reg[0]_srl15\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/icmp_ln715_reg_937_pp0_iter19_reg_reg[0]_srl15 ";
  attribute COMPARATOR_THRESHOLD of icmp_ln757_fu_403_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln757_fu_403_p2_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \xReadPos_fu_168_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \xReadPos_fu_168_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \xReadPos_fu_168_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \xReadPos_fu_168_reg[8]_i_1\ : label is 11;
  attribute srl_bus_name of \x_5_reg_927_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg ";
  attribute srl_name of \x_5_reg_927_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \x_5_reg_927_pp0_iter1_reg_reg[10]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg ";
  attribute srl_name of \x_5_reg_927_pp0_iter1_reg_reg[10]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[10]_srl2 ";
  attribute srl_bus_name of \x_5_reg_927_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg ";
  attribute srl_name of \x_5_reg_927_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \x_5_reg_927_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg ";
  attribute srl_name of \x_5_reg_927_pp0_iter1_reg_reg[2]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \x_5_reg_927_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg ";
  attribute srl_name of \x_5_reg_927_pp0_iter1_reg_reg[3]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \x_5_reg_927_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg ";
  attribute srl_name of \x_5_reg_927_pp0_iter1_reg_reg[4]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \x_5_reg_927_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg ";
  attribute srl_name of \x_5_reg_927_pp0_iter1_reg_reg[5]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \x_5_reg_927_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg ";
  attribute srl_name of \x_5_reg_927_pp0_iter1_reg_reg[6]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \x_5_reg_927_pp0_iter1_reg_reg[7]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg ";
  attribute srl_name of \x_5_reg_927_pp0_iter1_reg_reg[7]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \x_5_reg_927_pp0_iter1_reg_reg[8]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg ";
  attribute srl_name of \x_5_reg_927_pp0_iter1_reg_reg[8]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[8]_srl2 ";
  attribute srl_bus_name of \x_5_reg_927_pp0_iter1_reg_reg[9]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg ";
  attribute srl_name of \x_5_reg_927_pp0_iter1_reg_reg[9]_srl2\ : label is "inst/\hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter1_reg_reg[9]_srl2 ";
begin
  CO(0) <= \^co\(0);
  \add_ln676_reg_969_reg[15]_0\(15 downto 0) <= \^add_ln676_reg_969_reg[15]_0\(15 downto 0);
  \ap_CS_fsm_reg[4]\ <= \^ap_cs_fsm_reg[4]\;
  \ap_block_pp0_stage0_11001__0\ <= \^ap_block_pp0_stage0_11001__0\;
  grp_hscale_polyphase_fu_220_ap_start_reg <= \^grp_hscale_polyphase_fu_220_ap_start_reg\;
  sel0(9 downto 0) <= \^sel0\(9 downto 0);
  \x_fu_164_reg[10]_0\(5 downto 0) <= \^x_fu_164_reg[10]_0\(5 downto 0);
  \x_fu_164_reg[6]_0\(1 downto 0) <= \^x_fu_164_reg[6]_0\(1 downto 0);
\ArrayLoc_reg_979_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ArrayLoc_reg_979(0),
      Q => ArrayLoc_reg_979_pp0_iter4_reg(0),
      R => '0'
    );
\ArrayLoc_reg_979_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ArrayLoc_reg_979(1),
      Q => ArrayLoc_reg_979_pp0_iter4_reg(1),
      R => '0'
    );
\ArrayLoc_reg_979_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ArrayLoc_reg_979_pp0_iter4_reg(0),
      Q => ArrayLoc_reg_979_pp0_iter5_reg(0),
      R => '0'
    );
\ArrayLoc_reg_979_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ArrayLoc_reg_979_pp0_iter4_reg(1),
      Q => ArrayLoc_reg_979_pp0_iter5_reg(1),
      R => '0'
    );
\ArrayLoc_reg_979_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ArrayLoc_reg_9790,
      D => ArrayLoc_fu_363_p4(0),
      Q => ArrayLoc_reg_979(0),
      R => '0'
    );
\ArrayLoc_reg_979_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ArrayLoc_reg_9790,
      D => ArrayLoc_fu_363_p4(1),
      Q => ArrayLoc_reg_979(1),
      R => '0'
    );
\PhaseH_0_reg_974[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln715_reg_937_pp0_iter2_reg,
      O => ArrayLoc_reg_9790
    );
\PhaseH_0_reg_974_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PhaseH_0_reg_974(0),
      Q => PhaseH_0_reg_974_pp0_iter4_reg(0),
      R => '0'
    );
\PhaseH_0_reg_974_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PhaseH_0_reg_974(1),
      Q => PhaseH_0_reg_974_pp0_iter4_reg(1),
      R => '0'
    );
\PhaseH_0_reg_974_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PhaseH_0_reg_974(2),
      Q => PhaseH_0_reg_974_pp0_iter4_reg(2),
      R => '0'
    );
\PhaseH_0_reg_974_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PhaseH_0_reg_974(3),
      Q => PhaseH_0_reg_974_pp0_iter4_reg(3),
      R => '0'
    );
\PhaseH_0_reg_974_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PhaseH_0_reg_974(4),
      Q => PhaseH_0_reg_974_pp0_iter4_reg(4),
      R => '0'
    );
\PhaseH_0_reg_974_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PhaseH_0_reg_974(5),
      Q => PhaseH_0_reg_974_pp0_iter4_reg(5),
      R => '0'
    );
\PhaseH_0_reg_974_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PhaseH_0_reg_974_pp0_iter4_reg(0),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0(0),
      R => '0'
    );
\PhaseH_0_reg_974_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PhaseH_0_reg_974_pp0_iter4_reg(1),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0(1),
      R => '0'
    );
\PhaseH_0_reg_974_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PhaseH_0_reg_974_pp0_iter4_reg(2),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0(2),
      R => '0'
    );
\PhaseH_0_reg_974_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PhaseH_0_reg_974_pp0_iter4_reg(3),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0(3),
      R => '0'
    );
\PhaseH_0_reg_974_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PhaseH_0_reg_974_pp0_iter4_reg(4),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0(4),
      R => '0'
    );
\PhaseH_0_reg_974_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => PhaseH_0_reg_974_pp0_iter4_reg(5),
      Q => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0(5),
      R => '0'
    );
\PhaseH_0_reg_974_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ArrayLoc_reg_9790,
      D => grp_reg_ap_uint_9_s_fu_758_n_15,
      Q => PhaseH_0_reg_974(0),
      R => '0'
    );
\PhaseH_0_reg_974_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ArrayLoc_reg_9790,
      D => grp_reg_ap_uint_9_s_fu_758_n_14,
      Q => PhaseH_0_reg_974(1),
      R => '0'
    );
\PhaseH_0_reg_974_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ArrayLoc_reg_9790,
      D => grp_reg_ap_uint_9_s_fu_758_n_13,
      Q => PhaseH_0_reg_974(2),
      R => '0'
    );
\PhaseH_0_reg_974_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ArrayLoc_reg_9790,
      D => grp_reg_ap_uint_9_s_fu_758_n_12,
      Q => PhaseH_0_reg_974(3),
      R => '0'
    );
\PhaseH_0_reg_974_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ArrayLoc_reg_9790,
      D => grp_reg_ap_uint_9_s_fu_758_n_11,
      Q => PhaseH_0_reg_974(4),
      R => '0'
    );
\PhaseH_0_reg_974_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ArrayLoc_reg_9790,
      D => grp_reg_ap_uint_9_s_fu_758_n_10,
      Q => PhaseH_0_reg_974(5),
      R => '0'
    );
\PixArray_val_V_10_0_fu_104[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(0),
      I1 => p_reg_reg_8(0),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_1\(0)
    );
\PixArray_val_V_10_0_fu_104[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(1),
      I1 => p_reg_reg_8(1),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_1\(1)
    );
\PixArray_val_V_10_0_fu_104[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(2),
      I1 => p_reg_reg_8(2),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_1\(2)
    );
\PixArray_val_V_10_0_fu_104[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(3),
      I1 => p_reg_reg_8(3),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_1\(3)
    );
\PixArray_val_V_10_0_fu_104[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(4),
      I1 => p_reg_reg_8(4),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_1\(4)
    );
\PixArray_val_V_10_0_fu_104[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(5),
      I1 => p_reg_reg_8(5),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_1\(5)
    );
\PixArray_val_V_10_0_fu_104[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(6),
      I1 => p_reg_reg_8(6),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_1\(6)
    );
\PixArray_val_V_10_0_fu_104[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(7),
      I1 => p_reg_reg_8(7),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_1\(7)
    );
\PixArray_val_V_11_0_fu_108[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(0),
      I1 => p_reg_reg_4(0),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_1\(0)
    );
\PixArray_val_V_11_0_fu_108[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(1),
      I1 => p_reg_reg_4(1),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_1\(1)
    );
\PixArray_val_V_11_0_fu_108[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(2),
      I1 => p_reg_reg_4(2),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_1\(2)
    );
\PixArray_val_V_11_0_fu_108[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(3),
      I1 => p_reg_reg_4(3),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_1\(3)
    );
\PixArray_val_V_11_0_fu_108[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(4),
      I1 => p_reg_reg_4(4),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_1\(4)
    );
\PixArray_val_V_11_0_fu_108[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(5),
      I1 => p_reg_reg_4(5),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_1\(5)
    );
\PixArray_val_V_11_0_fu_108[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(6),
      I1 => p_reg_reg_4(6),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_1\(6)
    );
\PixArray_val_V_11_0_fu_108[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(7),
      I1 => p_reg_reg_4(7),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_1\(7)
    );
\PixArray_val_V_12_0_fu_112[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(0),
      I1 => \lhs_2_reg_1065_reg[7]\(0),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_0\(0)
    );
\PixArray_val_V_12_0_fu_112[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(1),
      I1 => \lhs_2_reg_1065_reg[7]\(1),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_0\(1)
    );
\PixArray_val_V_12_0_fu_112[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(2),
      I1 => \lhs_2_reg_1065_reg[7]\(2),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_0\(2)
    );
\PixArray_val_V_12_0_fu_112[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(3),
      I1 => \lhs_2_reg_1065_reg[7]\(3),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_0\(3)
    );
\PixArray_val_V_12_0_fu_112[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(4),
      I1 => \lhs_2_reg_1065_reg[7]\(4),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_0\(4)
    );
\PixArray_val_V_12_0_fu_112[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(5),
      I1 => \lhs_2_reg_1065_reg[7]\(5),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_0\(5)
    );
\PixArray_val_V_12_0_fu_112[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(6),
      I1 => \lhs_2_reg_1065_reg[7]\(6),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_0\(6)
    );
\PixArray_val_V_12_0_fu_112[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(7),
      I1 => \lhs_2_reg_1065_reg[7]\(7),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_0\(7)
    );
\PixArray_val_V_13_0_fu_116[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(0),
      I1 => \tmp_7_reg_1095_reg[7]\(0),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_0\(0)
    );
\PixArray_val_V_13_0_fu_116[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(1),
      I1 => \tmp_7_reg_1095_reg[7]\(1),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_0\(1)
    );
\PixArray_val_V_13_0_fu_116[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(2),
      I1 => \tmp_7_reg_1095_reg[7]\(2),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_0\(2)
    );
\PixArray_val_V_13_0_fu_116[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(3),
      I1 => \tmp_7_reg_1095_reg[7]\(3),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_0\(3)
    );
\PixArray_val_V_13_0_fu_116[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(4),
      I1 => \tmp_7_reg_1095_reg[7]\(4),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_0\(4)
    );
\PixArray_val_V_13_0_fu_116[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(5),
      I1 => \tmp_7_reg_1095_reg[7]\(5),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_0\(5)
    );
\PixArray_val_V_13_0_fu_116[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(6),
      I1 => \tmp_7_reg_1095_reg[7]\(6),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_0\(6)
    );
\PixArray_val_V_13_0_fu_116[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(7),
      I1 => \tmp_7_reg_1095_reg[7]\(7),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_0\(7)
    );
\PixArray_val_V_14_0_fu_120[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(0),
      I1 => \tmp_3_reg_1125_reg[7]\(0),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_0\(0)
    );
\PixArray_val_V_14_0_fu_120[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(1),
      I1 => \tmp_3_reg_1125_reg[7]\(1),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_0\(1)
    );
\PixArray_val_V_14_0_fu_120[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(2),
      I1 => \tmp_3_reg_1125_reg[7]\(2),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_0\(2)
    );
\PixArray_val_V_14_0_fu_120[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(3),
      I1 => \tmp_3_reg_1125_reg[7]\(3),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_0\(3)
    );
\PixArray_val_V_14_0_fu_120[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(4),
      I1 => \tmp_3_reg_1125_reg[7]\(4),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_0\(4)
    );
\PixArray_val_V_14_0_fu_120[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(5),
      I1 => \tmp_3_reg_1125_reg[7]\(5),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_0\(5)
    );
\PixArray_val_V_14_0_fu_120[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(6),
      I1 => \tmp_3_reg_1125_reg[7]\(6),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_0\(6)
    );
\PixArray_val_V_14_0_fu_120[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(7),
      I1 => \tmp_3_reg_1125_reg[7]\(7),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_0\(7)
    );
\PixArray_val_V_15_047_fu_124[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(0),
      I1 => \PixArray_val_V_15_047_fu_124_reg[7]_0\(0),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]\(0)
    );
\PixArray_val_V_15_047_fu_124[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(1),
      I1 => \PixArray_val_V_15_047_fu_124_reg[7]_0\(1),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]\(1)
    );
\PixArray_val_V_15_047_fu_124[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(2),
      I1 => \PixArray_val_V_15_047_fu_124_reg[7]_0\(2),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]\(2)
    );
\PixArray_val_V_15_047_fu_124[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(3),
      I1 => \PixArray_val_V_15_047_fu_124_reg[7]_0\(3),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]\(3)
    );
\PixArray_val_V_15_047_fu_124[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(4),
      I1 => \PixArray_val_V_15_047_fu_124_reg[7]_0\(4),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]\(4)
    );
\PixArray_val_V_15_047_fu_124[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(5),
      I1 => \PixArray_val_V_15_047_fu_124_reg[7]_0\(5),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]\(5)
    );
\PixArray_val_V_15_047_fu_124[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(6),
      I1 => \PixArray_val_V_15_047_fu_124_reg[7]_0\(6),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]\(6)
    );
\PixArray_val_V_15_047_fu_124[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(7),
      I1 => \PixArray_val_V_15_047_fu_124_reg[7]_0\(7),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]\(7)
    );
\PixArray_val_V_16_048_fu_128[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(0),
      I1 => \PixArray_val_V_16_048_fu_128_reg[7]_0\(0),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]\(0)
    );
\PixArray_val_V_16_048_fu_128[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(1),
      I1 => \PixArray_val_V_16_048_fu_128_reg[7]_0\(1),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]\(1)
    );
\PixArray_val_V_16_048_fu_128[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(2),
      I1 => \PixArray_val_V_16_048_fu_128_reg[7]_0\(2),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]\(2)
    );
\PixArray_val_V_16_048_fu_128[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(3),
      I1 => \PixArray_val_V_16_048_fu_128_reg[7]_0\(3),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]\(3)
    );
\PixArray_val_V_16_048_fu_128[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(4),
      I1 => \PixArray_val_V_16_048_fu_128_reg[7]_0\(4),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]\(4)
    );
\PixArray_val_V_16_048_fu_128[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(5),
      I1 => \PixArray_val_V_16_048_fu_128_reg[7]_0\(5),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]\(5)
    );
\PixArray_val_V_16_048_fu_128[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(6),
      I1 => \PixArray_val_V_16_048_fu_128_reg[7]_0\(6),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]\(6)
    );
\PixArray_val_V_16_048_fu_128[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(7),
      I1 => \PixArray_val_V_16_048_fu_128_reg[7]_0\(7),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]\(7)
    );
\PixArray_val_V_17_049_fu_132[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(0),
      I1 => \PixArray_val_V_17_049_fu_132_reg[7]_0\(0),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]\(0)
    );
\PixArray_val_V_17_049_fu_132[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(1),
      I1 => \PixArray_val_V_17_049_fu_132_reg[7]_0\(1),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]\(1)
    );
\PixArray_val_V_17_049_fu_132[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(2),
      I1 => \PixArray_val_V_17_049_fu_132_reg[7]_0\(2),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]\(2)
    );
\PixArray_val_V_17_049_fu_132[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(3),
      I1 => \PixArray_val_V_17_049_fu_132_reg[7]_0\(3),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]\(3)
    );
\PixArray_val_V_17_049_fu_132[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(4),
      I1 => \PixArray_val_V_17_049_fu_132_reg[7]_0\(4),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]\(4)
    );
\PixArray_val_V_17_049_fu_132[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(5),
      I1 => \PixArray_val_V_17_049_fu_132_reg[7]_0\(5),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]\(5)
    );
\PixArray_val_V_17_049_fu_132[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(6),
      I1 => \PixArray_val_V_17_049_fu_132_reg[7]_0\(6),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]\(6)
    );
\PixArray_val_V_17_049_fu_132[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(7),
      I1 => \PixArray_val_V_17_049_fu_132_reg[7]_0\(7),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]\(7)
    );
\PixArray_val_V_18_050_fu_136[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \icmp_ln663_reg_946_pp0_iter4_reg_reg_n_5_[0]\,
      I2 => \^ap_block_pp0_stage0_11001__0\,
      I3 => Q(2),
      O => ap_enable_reg_pp0_iter5_reg_1(0)
    );
\PixArray_val_V_21_053_fu_148[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \icmp_ln663_reg_946_pp0_iter4_reg_reg_n_5_[0]\,
      I2 => icmp_ln676_reg_988,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => Q(2),
      O => ap_enable_reg_pp0_iter5_reg_0(0)
    );
\PixArray_val_V_3_0_fu_76[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(0),
      I1 => p_reg_reg_14(0),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_3\(0)
    );
\PixArray_val_V_3_0_fu_76[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(1),
      I1 => p_reg_reg_14(1),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_3\(1)
    );
\PixArray_val_V_3_0_fu_76[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(2),
      I1 => p_reg_reg_14(2),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_3\(2)
    );
\PixArray_val_V_3_0_fu_76[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(3),
      I1 => p_reg_reg_14(3),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_3\(3)
    );
\PixArray_val_V_3_0_fu_76[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(4),
      I1 => p_reg_reg_14(4),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_3\(4)
    );
\PixArray_val_V_3_0_fu_76[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(5),
      I1 => p_reg_reg_14(5),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_3\(5)
    );
\PixArray_val_V_3_0_fu_76[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(6),
      I1 => p_reg_reg_14(6),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_3\(6)
    );
\PixArray_val_V_3_0_fu_76[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(7),
      I1 => p_reg_reg_14(7),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_3\(7)
    );
\PixArray_val_V_4_0_fu_80[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(0),
      I1 => p_reg_reg_10(0),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_3\(0)
    );
\PixArray_val_V_4_0_fu_80[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(1),
      I1 => p_reg_reg_10(1),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_3\(1)
    );
\PixArray_val_V_4_0_fu_80[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(2),
      I1 => p_reg_reg_10(2),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_3\(2)
    );
\PixArray_val_V_4_0_fu_80[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(3),
      I1 => p_reg_reg_10(3),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_3\(3)
    );
\PixArray_val_V_4_0_fu_80[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(4),
      I1 => p_reg_reg_10(4),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_3\(4)
    );
\PixArray_val_V_4_0_fu_80[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(5),
      I1 => p_reg_reg_10(5),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_3\(5)
    );
\PixArray_val_V_4_0_fu_80[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(6),
      I1 => p_reg_reg_10(6),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_3\(6)
    );
\PixArray_val_V_4_0_fu_80[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(7),
      I1 => p_reg_reg_10(7),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_3\(7)
    );
\PixArray_val_V_5_0_fu_84[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(0),
      I1 => p_reg_reg_6(0),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_3\(0)
    );
\PixArray_val_V_5_0_fu_84[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(1),
      I1 => p_reg_reg_6(1),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_3\(1)
    );
\PixArray_val_V_5_0_fu_84[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(2),
      I1 => p_reg_reg_6(2),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_3\(2)
    );
\PixArray_val_V_5_0_fu_84[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(3),
      I1 => p_reg_reg_6(3),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_3\(3)
    );
\PixArray_val_V_5_0_fu_84[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(4),
      I1 => p_reg_reg_6(4),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_3\(4)
    );
\PixArray_val_V_5_0_fu_84[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(5),
      I1 => p_reg_reg_6(5),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_3\(5)
    );
\PixArray_val_V_5_0_fu_84[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(6),
      I1 => p_reg_reg_6(6),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_3\(6)
    );
\PixArray_val_V_5_0_fu_84[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(7),
      I1 => p_reg_reg_6(7),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_3\(7)
    );
\PixArray_val_V_6_0_fu_88[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(0),
      I1 => p_reg_reg_13(0),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_2\(0)
    );
\PixArray_val_V_6_0_fu_88[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(1),
      I1 => p_reg_reg_13(1),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_2\(1)
    );
\PixArray_val_V_6_0_fu_88[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(2),
      I1 => p_reg_reg_13(2),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_2\(2)
    );
\PixArray_val_V_6_0_fu_88[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(3),
      I1 => p_reg_reg_13(3),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_2\(3)
    );
\PixArray_val_V_6_0_fu_88[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(4),
      I1 => p_reg_reg_13(4),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_2\(4)
    );
\PixArray_val_V_6_0_fu_88[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(5),
      I1 => p_reg_reg_13(5),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_2\(5)
    );
\PixArray_val_V_6_0_fu_88[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(6),
      I1 => p_reg_reg_13(6),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_2\(6)
    );
\PixArray_val_V_6_0_fu_88[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(7),
      I1 => p_reg_reg_13(7),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_2\(7)
    );
\PixArray_val_V_7_0_fu_92[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(0),
      I1 => p_reg_reg_9(0),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_2\(0)
    );
\PixArray_val_V_7_0_fu_92[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(1),
      I1 => p_reg_reg_9(1),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_2\(1)
    );
\PixArray_val_V_7_0_fu_92[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(2),
      I1 => p_reg_reg_9(2),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_2\(2)
    );
\PixArray_val_V_7_0_fu_92[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(3),
      I1 => p_reg_reg_9(3),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_2\(3)
    );
\PixArray_val_V_7_0_fu_92[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(4),
      I1 => p_reg_reg_9(4),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_2\(4)
    );
\PixArray_val_V_7_0_fu_92[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(5),
      I1 => p_reg_reg_9(5),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_2\(5)
    );
\PixArray_val_V_7_0_fu_92[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(6),
      I1 => p_reg_reg_9(6),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_2\(6)
    );
\PixArray_val_V_7_0_fu_92[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_16_048_fu_128_reg[7]\(7),
      I1 => p_reg_reg_9(7),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_22_054_fu_152_reg[7]_2\(7)
    );
\PixArray_val_V_8_0_fu_96[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(0),
      I1 => p_reg_reg_5(0),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_2\(0)
    );
\PixArray_val_V_8_0_fu_96[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(1),
      I1 => p_reg_reg_5(1),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_2\(1)
    );
\PixArray_val_V_8_0_fu_96[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(2),
      I1 => p_reg_reg_5(2),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_2\(2)
    );
\PixArray_val_V_8_0_fu_96[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(3),
      I1 => p_reg_reg_5(3),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_2\(3)
    );
\PixArray_val_V_8_0_fu_96[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(4),
      I1 => p_reg_reg_5(4),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_2\(4)
    );
\PixArray_val_V_8_0_fu_96[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(5),
      I1 => p_reg_reg_5(5),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_2\(5)
    );
\PixArray_val_V_8_0_fu_96[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(6),
      I1 => p_reg_reg_5(6),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_2\(6)
    );
\PixArray_val_V_8_0_fu_96[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_17_049_fu_132_reg[7]\(7),
      I1 => p_reg_reg_5(7),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_23_055_fu_156_reg[7]_2\(7)
    );
\PixArray_val_V_9_0_fu_100[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(0),
      I1 => p_reg_reg_12(0),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_1\(0)
    );
\PixArray_val_V_9_0_fu_100[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(1),
      I1 => p_reg_reg_12(1),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_1\(1)
    );
\PixArray_val_V_9_0_fu_100[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(2),
      I1 => p_reg_reg_12(2),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_1\(2)
    );
\PixArray_val_V_9_0_fu_100[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(3),
      I1 => p_reg_reg_12(3),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_1\(3)
    );
\PixArray_val_V_9_0_fu_100[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(4),
      I1 => p_reg_reg_12(4),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_1\(4)
    );
\PixArray_val_V_9_0_fu_100[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(5),
      I1 => p_reg_reg_12(5),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_1\(5)
    );
\PixArray_val_V_9_0_fu_100[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(6),
      I1 => p_reg_reg_12(6),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_1\(6)
    );
\PixArray_val_V_9_0_fu_100[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \PixArray_val_V_15_047_fu_124_reg[7]\(7),
      I1 => p_reg_reg_12(7),
      I2 => icmp29_reg_950_pp0_iter4_reg,
      O => \PixArray_val_V_21_053_fu_148_reg[7]_1\(7)
    );
\ReadEn_fu_172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => ReadEn_fu_172_reg,
      R => '0'
    );
\SRL_SIG_reg[15][0]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => stream_scaled_full_n,
      I1 => ap_enable_reg_pp0_iter21,
      I2 => and_ln757_reg_984_pp0_iter20_reg,
      I3 => icmp_ln715_reg_937_pp0_iter20_reg,
      I4 => \^ap_block_pp0_stage0_11001__0\,
      I5 => Q(2),
      O => shiftReg_ce
    );
add_ln676_fu_351_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln676_fu_351_p2_carry_n_5,
      CO(2) => add_ln676_fu_351_p2_carry_n_6,
      CO(1) => add_ln676_fu_351_p2_carry_n_7,
      CO(0) => add_ln676_fu_351_p2_carry_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \xReadPos_fu_168_reg__0\(2),
      DI(0) => '0',
      O(3 downto 0) => add_ln676_fu_351_p2(4 downto 1),
      S(3 downto 2) => \xReadPos_fu_168_reg__0\(4 downto 3),
      S(1) => add_ln676_fu_351_p2_carry_i_1_n_5,
      S(0) => \xReadPos_fu_168_reg__0\(1)
    );
\add_ln676_fu_351_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln676_fu_351_p2_carry_n_5,
      CO(3) => \add_ln676_fu_351_p2_carry__0_n_5\,
      CO(2) => \add_ln676_fu_351_p2_carry__0_n_6\,
      CO(1) => \add_ln676_fu_351_p2_carry__0_n_7\,
      CO(0) => \add_ln676_fu_351_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln676_fu_351_p2(8 downto 5),
      S(3 downto 0) => \xReadPos_fu_168_reg__0\(8 downto 5)
    );
\add_ln676_fu_351_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln676_fu_351_p2_carry__0_n_5\,
      CO(3) => \add_ln676_fu_351_p2_carry__1_n_5\,
      CO(2) => \add_ln676_fu_351_p2_carry__1_n_6\,
      CO(1) => \add_ln676_fu_351_p2_carry__1_n_7\,
      CO(0) => \add_ln676_fu_351_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln676_fu_351_p2(12 downto 9),
      S(3 downto 0) => \xReadPos_fu_168_reg__0\(12 downto 9)
    );
\add_ln676_fu_351_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln676_fu_351_p2_carry__1_n_5\,
      CO(3) => add_ln676_fu_351_p2(16),
      CO(2) => \NLW_add_ln676_fu_351_p2_carry__2_CO_UNCONNECTED\(2),
      CO(1) => \add_ln676_fu_351_p2_carry__2_n_7\,
      CO(0) => \add_ln676_fu_351_p2_carry__2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln676_fu_351_p2_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln676_fu_351_p2(15 downto 13),
      S(3) => '1',
      S(2 downto 0) => \xReadPos_fu_168_reg__0\(15 downto 13)
    );
add_ln676_fu_351_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xReadPos_fu_168_reg__0\(2),
      O => add_ln676_fu_351_p2_carry_i_1_n_5
    );
\add_ln676_reg_969[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ReadEn_fu_172_reg,
      I1 => \^ap_block_pp0_stage0_11001__0\,
      O => add_ln676_reg_9690
    );
\add_ln676_reg_969_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln676_reg_9690,
      D => xReadPos_fu_168_reg(0),
      Q => \^add_ln676_reg_969_reg[15]_0\(0),
      R => '0'
    );
\add_ln676_reg_969_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln676_reg_9690,
      D => add_ln676_fu_351_p2(10),
      Q => \^add_ln676_reg_969_reg[15]_0\(10),
      R => '0'
    );
\add_ln676_reg_969_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln676_reg_9690,
      D => add_ln676_fu_351_p2(11),
      Q => \^add_ln676_reg_969_reg[15]_0\(11),
      R => '0'
    );
\add_ln676_reg_969_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln676_reg_9690,
      D => add_ln676_fu_351_p2(12),
      Q => \^add_ln676_reg_969_reg[15]_0\(12),
      R => '0'
    );
\add_ln676_reg_969_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln676_reg_9690,
      D => add_ln676_fu_351_p2(13),
      Q => \^add_ln676_reg_969_reg[15]_0\(13),
      R => '0'
    );
\add_ln676_reg_969_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln676_reg_9690,
      D => add_ln676_fu_351_p2(14),
      Q => \^add_ln676_reg_969_reg[15]_0\(14),
      R => '0'
    );
\add_ln676_reg_969_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln676_reg_9690,
      D => add_ln676_fu_351_p2(15),
      Q => \^add_ln676_reg_969_reg[15]_0\(15),
      R => '0'
    );
\add_ln676_reg_969_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln676_reg_9690,
      D => add_ln676_fu_351_p2(16),
      Q => add_ln676_reg_969(16),
      R => '0'
    );
\add_ln676_reg_969_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln676_reg_9690,
      D => add_ln676_fu_351_p2(1),
      Q => \^add_ln676_reg_969_reg[15]_0\(1),
      R => '0'
    );
\add_ln676_reg_969_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln676_reg_9690,
      D => add_ln676_fu_351_p2(2),
      Q => \^add_ln676_reg_969_reg[15]_0\(2),
      R => '0'
    );
\add_ln676_reg_969_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln676_reg_9690,
      D => add_ln676_fu_351_p2(3),
      Q => \^add_ln676_reg_969_reg[15]_0\(3),
      R => '0'
    );
\add_ln676_reg_969_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln676_reg_9690,
      D => add_ln676_fu_351_p2(4),
      Q => \^add_ln676_reg_969_reg[15]_0\(4),
      R => '0'
    );
\add_ln676_reg_969_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln676_reg_9690,
      D => add_ln676_fu_351_p2(5),
      Q => \^add_ln676_reg_969_reg[15]_0\(5),
      R => '0'
    );
\add_ln676_reg_969_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln676_reg_9690,
      D => add_ln676_fu_351_p2(6),
      Q => \^add_ln676_reg_969_reg[15]_0\(6),
      R => '0'
    );
\add_ln676_reg_969_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln676_reg_9690,
      D => add_ln676_fu_351_p2(7),
      Q => \^add_ln676_reg_969_reg[15]_0\(7),
      R => '0'
    );
\add_ln676_reg_969_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln676_reg_9690,
      D => add_ln676_fu_351_p2(8),
      Q => \^add_ln676_reg_969_reg[15]_0\(8),
      R => '0'
    );
\add_ln676_reg_969_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln676_reg_9690,
      D => add_ln676_fu_351_p2(9),
      Q => \^add_ln676_reg_969_reg[15]_0\(9),
      R => '0'
    );
\and_ln757_reg_984_pp0_iter19_reg_reg[0]_srl16\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => and_ln757_reg_984,
      Q => \and_ln757_reg_984_pp0_iter19_reg_reg[0]_srl16_n_5\
    );
\and_ln757_reg_984_pp0_iter20_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \and_ln757_reg_984_pp0_iter19_reg_reg[0]_srl16_n_5\,
      Q => and_ln757_reg_984_pp0_iter20_reg,
      R => '0'
    );
\and_ln757_reg_984_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ArrayLoc_reg_9790,
      D => and_ln757_fu_407_p2,
      Q => and_ln757_reg_984,
      R => '0'
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10_reg_n_5,
      R => SS(0)
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter10_reg_n_5,
      Q => ap_enable_reg_pp0_iter11,
      R => SS(0)
    );
ap_enable_reg_pp0_iter12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter11,
      Q => ap_enable_reg_pp0_iter12,
      R => SS(0)
    );
ap_enable_reg_pp0_iter13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter12,
      Q => ap_enable_reg_pp0_iter13,
      R => SS(0)
    );
ap_enable_reg_pp0_iter14_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter13,
      Q => ap_enable_reg_pp0_iter14,
      R => SS(0)
    );
ap_enable_reg_pp0_iter15_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter14,
      Q => ap_enable_reg_pp0_iter15,
      R => SS(0)
    );
ap_enable_reg_pp0_iter16_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter15,
      Q => ap_enable_reg_pp0_iter16,
      R => SS(0)
    );
ap_enable_reg_pp0_iter17_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter16,
      Q => ap_enable_reg_pp0_iter17,
      R => SS(0)
    );
ap_enable_reg_pp0_iter18_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter17,
      Q => ap_enable_reg_pp0_iter18,
      R => SS(0)
    );
ap_enable_reg_pp0_iter19_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter18,
      Q => ap_enable_reg_pp0_iter19,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880A8800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^co\(0),
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => ap_done_cache_reg,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter20_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter19,
      Q => ap_enable_reg_pp0_iter20,
      R => SS(0)
    );
ap_enable_reg_pp0_iter21_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter20,
      Q => ap_enable_reg_pp0_iter21,
      R => SS(0)
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2_0,
      R => SS(0)
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2_0,
      Q => ap_enable_reg_pp0_iter3,
      R => SS(0)
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4_1,
      R => SS(0)
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4_1,
      Q => p_0_in(1),
      R => SS(0)
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_in(1),
      Q => ap_enable_reg_pp0_iter6_2,
      R => SS(0)
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6_2,
      Q => ap_enable_reg_pp0_iter7,
      R => SS(0)
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8_3,
      R => SS(0)
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8_3,
      Q => ap_enable_reg_pp0_iter9,
      R => SS(0)
    );
ap_loop_exit_ready_pp0_iter19_reg_reg_srl19: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10010",
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_n_5,
      Q31 => NLW_ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_Q31_UNCONNECTED
    );
\ap_loop_exit_ready_pp0_iter20_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter19_reg_reg_srl19_n_5,
      Q => ap_loop_exit_ready_pp0_iter20_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init_12
     port map (
      CO(0) => \^co\(0),
      D(1 downto 0) => D(1 downto 0),
      E(0) => xbySamples_reg_9410,
      Q(1 downto 0) => Q(2 downto 1),
      ReadEn_fu_1724_out => ReadEn_fu_1724_out,
      ReadEn_fu_172_reg => ReadEn_fu_172_reg,
      \ReadEn_fu_172_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_44,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[2]\ => \^ap_block_pp0_stage0_11001__0\,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_loop_exit_ready_pp0_iter20_reg => ap_loop_exit_ready_pp0_iter20_reg,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_loop_init_int_reg_1 => ap_loop_init_int_reg_0,
      ap_rst_n => ap_rst_n,
      icmp_ln653_fu_281_p2_carry(1 downto 0) => icmp_ln653_fu_281_p2_carry_0(1 downto 0),
      icmp_ln653_fu_281_p2_carry_0 => icmp_ln653_fu_281_p2_carry_1,
      icmp_ln715_reg_937 => icmp_ln715_reg_937,
      icmp_ln715_reg_937_pp0_iter2_reg => icmp_ln715_reg_937_pp0_iter2_reg,
      \icmp_ln715_reg_937_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_45,
      p_1_in => p_1_in,
      tmp_17_fu_293_p4(2 downto 1) => tmp_17_fu_293_p4(4 downto 3),
      tmp_17_fu_293_p4(0) => tmp_17_fu_293_p4(0),
      \x_fu_164_reg[10]\(10 downto 2) => xbySamples_fu_309_p2(10 downto 2),
      \x_fu_164_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_21,
      \x_fu_164_reg[10]\(0) => flow_control_loop_pipe_sequential_init_U_n_22,
      \x_fu_164_reg[10]_0\(5 downto 0) => \^x_fu_164_reg[10]_0\(5 downto 0),
      \x_fu_164_reg[9]\(10 downto 0) => x_6_fu_287_p2(10 downto 0),
      \xbySamples_reg_941_reg[10]\(10) => \x_fu_164_reg_n_5_[10]\,
      \xbySamples_reg_941_reg[10]\(9) => \x_fu_164_reg_n_5_[9]\,
      \xbySamples_reg_941_reg[10]\(8) => \x_fu_164_reg_n_5_[8]\,
      \xbySamples_reg_941_reg[10]\(7) => \x_fu_164_reg_n_5_[7]\,
      \xbySamples_reg_941_reg[10]\(6 downto 5) => \^x_fu_164_reg[6]_0\(1 downto 0),
      \xbySamples_reg_941_reg[10]\(4) => \x_fu_164_reg_n_5_[4]\,
      \xbySamples_reg_941_reg[10]\(3) => \x_fu_164_reg_n_5_[3]\,
      \xbySamples_reg_941_reg[10]\(2) => \x_fu_164_reg_n_5_[2]\,
      \xbySamples_reg_941_reg[10]\(1) => \x_fu_164_reg_n_5_[1]\,
      \xbySamples_reg_941_reg[10]\(0) => \x_fu_164_reg_n_5_[0]\
    );
grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => Q(1),
      I1 => \^co\(0),
      I2 => \^ap_block_pp0_stage0_11001__0\,
      I3 => ap_done_cache_reg,
      O => \ap_CS_fsm_reg[3]\
    );
grp_hscale_polyphase_fu_220: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_polyphase
     port map (
      FiltCoeff_1_address0(5 downto 0) => FiltCoeff_1_address0(5 downto 0),
      FiltCoeff_2_address0(5 downto 0) => FiltCoeff_2_address0(5 downto 0),
      FiltCoeff_3_address0(5 downto 0) => FiltCoeff_3_address0(5 downto 0),
      FiltCoeff_4_address0(5 downto 0) => FiltCoeff_4_address0(5 downto 0),
      FiltCoeff_5_address0(5 downto 0) => FiltCoeff_5_address0(5 downto 0),
      Q(1) => Q(2),
      Q(0) => Q(0),
      SS(0) => SS(0),
      and_ln757_reg_984_pp0_iter20_reg => and_ln757_reg_984_pp0_iter20_reg,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10_reg_0 => ap_enable_reg_pp0_iter10_reg_0,
      ap_enable_reg_pp0_iter1_reg_0 => \^grp_hscale_polyphase_fu_220_ap_start_reg\,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter21 => ap_enable_reg_pp0_iter21,
      ap_enable_reg_pp0_iter4_reg_0 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter5_reg_0 => \^ap_block_pp0_stage0_11001__0\,
      ap_enable_reg_pp0_iter6_reg_0 => ap_enable_reg_pp0_iter6,
      ap_enable_reg_pp0_iter8_reg_0 => ap_enable_reg_pp0_iter8,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(5 downto 0) => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(5 downto 0),
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
      icmp_ln676_reg_988 => icmp_ln676_reg_988,
      icmp_ln715_reg_937_pp0_iter20_reg => icmp_ln715_reg_937_pp0_iter20_reg,
      \idxprom8_reg_1046_reg[5]_0\(5 downto 0) => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0(5 downto 0),
      \in\(23 downto 0) => \in\(23 downto 0),
      \lhs_2_reg_1065_reg[7]_0\(7 downto 0) => \lhs_2_reg_1065_reg[7]\(7 downto 0),
      \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_0\(7 downto 0) => \PixArray_val_V_15_047_fu_124_reg[7]\(7 downto 0),
      \lhs_5_reg_1080_pp0_iter7_reg_reg[7]__0_1\(7 downto 0) => \PixArray_val_V_15_047_fu_124_reg[7]_0\(7 downto 0),
      p_0_in(0) => p_0_in(1),
      p_reg_reg(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_0(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_1(15 downto 0) => p_reg_reg_1(15 downto 0),
      p_reg_reg_10(7 downto 0) => p_reg_reg_9(7 downto 0),
      p_reg_reg_11(7 downto 0) => p_reg_reg_10(7 downto 0),
      p_reg_reg_12(7 downto 0) => p_reg_reg_11(7 downto 0),
      p_reg_reg_13(7 downto 0) => p_reg_reg_12(7 downto 0),
      p_reg_reg_14(7 downto 0) => p_reg_reg_13(7 downto 0),
      p_reg_reg_15(7 downto 0) => p_reg_reg_14(7 downto 0),
      p_reg_reg_16(7 downto 0) => p_reg_reg_15(7 downto 0),
      p_reg_reg_17 => \icmp_ln663_reg_946_pp0_iter4_reg_reg_n_5_[0]\,
      p_reg_reg_2(15 downto 0) => p_reg_reg_2(15 downto 0),
      p_reg_reg_3(15 downto 0) => p_reg_reg_3(15 downto 0),
      p_reg_reg_4(1 downto 0) => ArrayLoc_reg_979_pp0_iter5_reg(1 downto 0),
      p_reg_reg_5(7 downto 0) => p_reg_reg_4(7 downto 0),
      p_reg_reg_6(7 downto 0) => p_reg_reg_5(7 downto 0),
      p_reg_reg_7(7 downto 0) => p_reg_reg_6(7 downto 0),
      p_reg_reg_8(7 downto 0) => p_reg_reg_7(7 downto 0),
      p_reg_reg_9(7 downto 0) => p_reg_reg_8(7 downto 0),
      q00(15 downto 0) => q00(15 downto 0),
      stream_scaled_full_n => stream_scaled_full_n,
      stream_upsampled_empty_n => stream_upsampled_empty_n,
      \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_0\(7 downto 0) => \PixArray_val_V_17_049_fu_132_reg[7]\(7 downto 0),
      \tmp_10_reg_1140_pp0_iter7_reg_reg[7]__0_1\(7 downto 0) => \PixArray_val_V_17_049_fu_132_reg[7]_0\(7 downto 0),
      \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_0\(7 downto 0) => \PixArray_val_V_16_048_fu_128_reg[7]\(7 downto 0),
      \tmp_1_reg_1110_pp0_iter7_reg_reg[7]__0_1\(7 downto 0) => \PixArray_val_V_16_048_fu_128_reg[7]_0\(7 downto 0),
      \tmp_3_reg_1125_reg[7]_0\(7 downto 0) => \tmp_3_reg_1125_reg[7]\(7 downto 0),
      \tmp_7_reg_1095_reg[7]_0\(7 downto 0) => \tmp_7_reg_1095_reg[7]\(7 downto 0)
    );
grp_hscale_polyphase_fu_220_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => p_0_in(1),
      I1 => icmp_ln715_reg_937_pp0_iter4_reg,
      I2 => \^ap_block_pp0_stage0_11001__0\,
      I3 => \^grp_hscale_polyphase_fu_220_ap_start_reg\,
      O => grp_hscale_polyphase_fu_220_ap_start_reg_i_1_n_5
    );
grp_hscale_polyphase_fu_220_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_hscale_polyphase_fu_220_ap_start_reg_i_1_n_5,
      Q => \^grp_hscale_polyphase_fu_220_ap_start_reg\,
      R => SS(0)
    );
grp_reg_ap_uint_9_s_fu_758: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_reg_ap_uint_9_s
     port map (
      CO(0) => icmp_ln757_fu_403_p2,
      D(1 downto 0) => ArrayLoc_fu_363_p4(1 downto 0),
      and_ln757_fu_407_p2 => and_ln757_fu_407_p2,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      \d_read_reg_22_reg[5]_0\(5) => grp_reg_ap_uint_9_s_fu_758_n_10,
      \d_read_reg_22_reg[5]_0\(4) => grp_reg_ap_uint_9_s_fu_758_n_11,
      \d_read_reg_22_reg[5]_0\(3) => grp_reg_ap_uint_9_s_fu_758_n_12,
      \d_read_reg_22_reg[5]_0\(2) => grp_reg_ap_uint_9_s_fu_758_n_13,
      \d_read_reg_22_reg[5]_0\(1) => grp_reg_ap_uint_9_s_fu_758_n_14,
      \d_read_reg_22_reg[5]_0\(0) => grp_reg_ap_uint_9_s_fu_758_n_15,
      \d_read_reg_22_reg[8]_0\(8 downto 0) => \d_read_reg_22_reg[8]\(8 downto 0),
      icmp_ln715_reg_937_pp0_iter2_reg => icmp_ln715_reg_937_pp0_iter2_reg,
      p_1_in => p_1_in,
      xReadPos_fu_168 => xReadPos_fu_168,
      \xReadPos_fu_168_reg[0]\ => \^ap_block_pp0_stage0_11001__0\
    );
\icmp29_reg_950[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB0A"
    )
        port map (
      I0 => \icmp29_reg_950[0]_i_2_n_5\,
      I1 => ReadEn_fu_172_reg,
      I2 => \^ap_block_pp0_stage0_11001__0\,
      I3 => \icmp29_reg_950_reg_n_5_[0]\,
      O => \icmp29_reg_950[0]_i_1_n_5\
    );
\icmp29_reg_950[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \icmp29_reg_950[0]_i_3_n_5\,
      I1 => \icmp29_reg_950[0]_i_4_n_5\,
      I2 => \^sel0\(0),
      I3 => \^sel0\(1),
      I4 => \^sel0\(2),
      O => \icmp29_reg_950[0]_i_2_n_5\
    );
\icmp29_reg_950[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sel0\(6),
      I1 => \^sel0\(5),
      I2 => \^sel0\(4),
      I3 => \^sel0\(3),
      O => \icmp29_reg_950[0]_i_3_n_5\
    );
\icmp29_reg_950[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^sel0\(9),
      I1 => ReadEn_fu_172_reg,
      I2 => \^sel0\(8),
      I3 => \^sel0\(7),
      O => \icmp29_reg_950[0]_i_4_n_5\
    );
\icmp29_reg_950_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp29_reg_950_reg_n_5_[0]\,
      Q => icmp29_reg_950_pp0_iter4_reg,
      R => '0'
    );
\icmp29_reg_950_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp29_reg_950[0]_i_1_n_5\,
      Q => \icmp29_reg_950_reg_n_5_[0]\,
      R => '0'
    );
icmp_ln653_fu_281_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => icmp_ln653_fu_281_p2_carry_n_6,
      CO(1) => icmp_ln653_fu_281_p2_carry_n_7,
      CO(0) => icmp_ln653_fu_281_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln653_fu_281_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => \icmp_ln715_reg_937_reg[0]_0\(2 downto 0),
      S(0) => flow_control_loop_pipe_sequential_init_U_n_44
    );
\icmp_ln663_reg_946[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ReadEn_fu_172_reg,
      O => icmp_ln663_fu_323_p2
    );
\icmp_ln663_reg_946_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln663_reg_946,
      Q => \icmp_ln663_reg_946_pp0_iter4_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln663_reg_946_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln663_fu_323_p2,
      Q => icmp_ln663_reg_946,
      R => '0'
    );
icmp_ln676_fu_423_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln676_fu_423_p2_carry_n_5,
      CO(2) => icmp_ln676_fu_423_p2_carry_n_6,
      CO(1) => icmp_ln676_fu_423_p2_carry_n_7,
      CO(0) => icmp_ln676_fu_423_p2_carry_n_8,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln676_fu_423_p2_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln676_fu_423_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln676_fu_423_p2_carry_i_5_n_5,
      S(2) => icmp_ln676_fu_423_p2_carry_i_6_n_5,
      S(1) => icmp_ln676_fu_423_p2_carry_i_7_n_5,
      S(0) => icmp_ln676_fu_423_p2_carry_i_8_n_5
    );
\icmp_ln676_fu_423_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln676_fu_423_p2_carry_n_5,
      CO(3) => \icmp_ln676_fu_423_p2_carry__0_n_5\,
      CO(2) => \icmp_ln676_fu_423_p2_carry__0_n_6\,
      CO(1) => \icmp_ln676_fu_423_p2_carry__0_n_7\,
      CO(0) => \icmp_ln676_fu_423_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln676_fu_423_p2_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln676_fu_423_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln676_fu_423_p2_carry__0_i_5_n_5\,
      S(2) => \icmp_ln676_fu_423_p2_carry__0_i_6_n_5\,
      S(1) => \icmp_ln676_fu_423_p2_carry__0_i_7_n_5\,
      S(0) => \icmp_ln676_fu_423_p2_carry__0_i_8_n_5\
    );
\icmp_ln676_fu_423_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^add_ln676_reg_969_reg[15]_0\(15),
      I1 => \icmp_ln676_fu_423_p2_carry__0_1\(15),
      I2 => \^add_ln676_reg_969_reg[15]_0\(14),
      I3 => \icmp_ln676_fu_423_p2_carry__0_1\(14),
      O => \icmp_ln676_fu_423_p2_carry__0_i_5_n_5\
    );
\icmp_ln676_fu_423_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^add_ln676_reg_969_reg[15]_0\(13),
      I1 => \icmp_ln676_fu_423_p2_carry__0_1\(13),
      I2 => \^add_ln676_reg_969_reg[15]_0\(12),
      I3 => \icmp_ln676_fu_423_p2_carry__0_1\(12),
      O => \icmp_ln676_fu_423_p2_carry__0_i_6_n_5\
    );
\icmp_ln676_fu_423_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^add_ln676_reg_969_reg[15]_0\(11),
      I1 => \icmp_ln676_fu_423_p2_carry__0_1\(11),
      I2 => \^add_ln676_reg_969_reg[15]_0\(10),
      I3 => \icmp_ln676_fu_423_p2_carry__0_1\(10),
      O => \icmp_ln676_fu_423_p2_carry__0_i_7_n_5\
    );
\icmp_ln676_fu_423_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^add_ln676_reg_969_reg[15]_0\(9),
      I1 => \icmp_ln676_fu_423_p2_carry__0_1\(9),
      I2 => \^add_ln676_reg_969_reg[15]_0\(8),
      I3 => \icmp_ln676_fu_423_p2_carry__0_1\(8),
      O => \icmp_ln676_fu_423_p2_carry__0_i_8_n_5\
    );
\icmp_ln676_fu_423_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln676_fu_423_p2_carry__0_n_5\,
      CO(3 downto 1) => \NLW_icmp_ln676_fu_423_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln676_fu_423_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln676_fu_423_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln676_fu_423_p2_carry__1_i_1_n_5\
    );
\icmp_ln676_fu_423_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln676_reg_969(16),
      O => \icmp_ln676_fu_423_p2_carry__1_i_1_n_5\
    );
icmp_ln676_fu_423_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^add_ln676_reg_969_reg[15]_0\(7),
      I1 => \icmp_ln676_fu_423_p2_carry__0_1\(7),
      I2 => \^add_ln676_reg_969_reg[15]_0\(6),
      I3 => \icmp_ln676_fu_423_p2_carry__0_1\(6),
      O => icmp_ln676_fu_423_p2_carry_i_5_n_5
    );
icmp_ln676_fu_423_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^add_ln676_reg_969_reg[15]_0\(5),
      I1 => \icmp_ln676_fu_423_p2_carry__0_1\(5),
      I2 => \^add_ln676_reg_969_reg[15]_0\(4),
      I3 => \icmp_ln676_fu_423_p2_carry__0_1\(4),
      O => icmp_ln676_fu_423_p2_carry_i_6_n_5
    );
icmp_ln676_fu_423_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^add_ln676_reg_969_reg[15]_0\(3),
      I1 => \icmp_ln676_fu_423_p2_carry__0_1\(3),
      I2 => \^add_ln676_reg_969_reg[15]_0\(2),
      I3 => \icmp_ln676_fu_423_p2_carry__0_1\(2),
      O => icmp_ln676_fu_423_p2_carry_i_7_n_5
    );
icmp_ln676_fu_423_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^add_ln676_reg_969_reg[15]_0\(1),
      I1 => \icmp_ln676_fu_423_p2_carry__0_1\(1),
      I2 => \^add_ln676_reg_969_reg[15]_0\(0),
      I3 => \icmp_ln676_fu_423_p2_carry__0_1\(0),
      O => icmp_ln676_fu_423_p2_carry_i_8_n_5
    );
\icmp_ln676_reg_988[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => icmp_ln676_fu_423_p2,
      I1 => icmp_ln663_reg_946,
      I2 => \^ap_block_pp0_stage0_11001__0\,
      I3 => icmp_ln676_reg_988,
      O => \icmp_ln676_reg_988[0]_i_1_n_5\
    );
\icmp_ln676_reg_988_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln676_reg_988[0]_i_1_n_5\,
      Q => icmp_ln676_reg_988,
      R => '0'
    );
\icmp_ln715_reg_937_pp0_iter19_reg_reg[0]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln715_reg_937_pp0_iter4_reg,
      Q => \icmp_ln715_reg_937_pp0_iter19_reg_reg[0]_srl15_n_5\
    );
\icmp_ln715_reg_937_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln715_reg_937,
      Q => icmp_ln715_reg_937_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln715_reg_937_pp0_iter20_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln715_reg_937_pp0_iter19_reg_reg[0]_srl15_n_5\,
      Q => icmp_ln715_reg_937_pp0_iter20_reg,
      R => '0'
    );
\icmp_ln715_reg_937_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln715_reg_937_pp0_iter1_reg,
      Q => icmp_ln715_reg_937_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln715_reg_937_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln715_reg_937_pp0_iter2_reg,
      Q => icmp_ln715_reg_937_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln715_reg_937_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln715_reg_937_pp0_iter3_reg,
      Q => icmp_ln715_reg_937_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln715_reg_937_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => icmp_ln715_reg_937,
      R => '0'
    );
icmp_ln757_fu_403_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln757_fu_403_p2_carry_n_5,
      CO(2) => icmp_ln757_fu_403_p2_carry_n_6,
      CO(1) => icmp_ln757_fu_403_p2_carry_n_7,
      CO(0) => icmp_ln757_fu_403_p2_carry_n_8,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln757_fu_403_p2_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln757_fu_403_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln757_fu_403_p2_carry__0_1\(3 downto 0)
    );
\icmp_ln757_fu_403_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln757_fu_403_p2_carry_n_5,
      CO(3 downto 2) => \NLW_icmp_ln757_fu_403_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln757_fu_403_p2,
      CO(0) => \icmp_ln757_fu_403_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => \NLW_icmp_ln757_fu_403_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \and_ln757_reg_984_reg[0]_0\(1 downto 0)
    );
\int_phasesH_shift0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => hscale_core_polyphase_U0_phasesH_address0(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^ap_block_pp0_stage0_11001__0\,
      I3 => \int_phasesH_shift0_reg[0]\,
      O => \xbySamples_reg_941_reg[0]_0\
    );
\mOutPtr[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]\,
      I1 => v_hcresampler_core_1_U0_stream_scaled_read,
      I2 => stream_scaled_empty_n,
      O => E(0)
    );
\mOutPtr[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \^ap_block_pp0_stage0_11001__0\,
      I2 => icmp_ln715_reg_937_pp0_iter20_reg,
      I3 => and_ln757_reg_984_pp0_iter20_reg,
      I4 => ap_enable_reg_pp0_iter21,
      I5 => stream_scaled_full_n,
      O => \^ap_cs_fsm_reg[4]\
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_block_pp0_stage0_11001__0\,
      O => hscale_core_polyphase_U0_phasesH_ce0
    );
\ram_reg_0_63_0_0_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0(0),
      I1 => Q(2),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(0),
      O => FiltCoeff_address0(0)
    );
\ram_reg_0_63_0_0_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0(1),
      I1 => Q(2),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(1),
      O => FiltCoeff_address0(1)
    );
\ram_reg_0_63_0_0_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0(2),
      I1 => Q(2),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(2),
      O => FiltCoeff_address0(2)
    );
\ram_reg_0_63_0_0_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0(3),
      I1 => Q(2),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(3),
      O => FiltCoeff_address0(3)
    );
\ram_reg_0_63_0_0_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0(4),
      I1 => Q(2),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(4),
      O => FiltCoeff_address0(4)
    );
\ram_reg_0_63_0_0_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0(5),
      I1 => Q(2),
      I2 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(5),
      O => FiltCoeff_address0(5)
    );
\xReadPos_fu_168[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => xReadPos_fu_168_reg(0),
      O => \xReadPos_fu_168[0]_i_5_n_5\
    );
\xReadPos_fu_168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xReadPos_fu_168,
      D => \xReadPos_fu_168_reg[0]_i_3_n_12\,
      Q => xReadPos_fu_168_reg(0),
      R => ReadEn_fu_1724_out
    );
\xReadPos_fu_168_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xReadPos_fu_168_reg[0]_i_3_n_5\,
      CO(2) => \xReadPos_fu_168_reg[0]_i_3_n_6\,
      CO(1) => \xReadPos_fu_168_reg[0]_i_3_n_7\,
      CO(0) => \xReadPos_fu_168_reg[0]_i_3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \xReadPos_fu_168_reg[0]_i_3_n_9\,
      O(2) => \xReadPos_fu_168_reg[0]_i_3_n_10\,
      O(1) => \xReadPos_fu_168_reg[0]_i_3_n_11\,
      O(0) => \xReadPos_fu_168_reg[0]_i_3_n_12\,
      S(3 downto 1) => \xReadPos_fu_168_reg__0\(3 downto 1),
      S(0) => \xReadPos_fu_168[0]_i_5_n_5\
    );
\xReadPos_fu_168_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xReadPos_fu_168,
      D => \xReadPos_fu_168_reg[8]_i_1_n_10\,
      Q => \xReadPos_fu_168_reg__0\(10),
      R => ReadEn_fu_1724_out
    );
\xReadPos_fu_168_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xReadPos_fu_168,
      D => \xReadPos_fu_168_reg[8]_i_1_n_9\,
      Q => \xReadPos_fu_168_reg__0\(11),
      R => ReadEn_fu_1724_out
    );
\xReadPos_fu_168_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xReadPos_fu_168,
      D => \xReadPos_fu_168_reg[12]_i_1_n_12\,
      Q => \xReadPos_fu_168_reg__0\(12),
      R => ReadEn_fu_1724_out
    );
\xReadPos_fu_168_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xReadPos_fu_168_reg[8]_i_1_n_5\,
      CO(3) => \NLW_xReadPos_fu_168_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \xReadPos_fu_168_reg[12]_i_1_n_6\,
      CO(1) => \xReadPos_fu_168_reg[12]_i_1_n_7\,
      CO(0) => \xReadPos_fu_168_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \xReadPos_fu_168_reg[12]_i_1_n_9\,
      O(2) => \xReadPos_fu_168_reg[12]_i_1_n_10\,
      O(1) => \xReadPos_fu_168_reg[12]_i_1_n_11\,
      O(0) => \xReadPos_fu_168_reg[12]_i_1_n_12\,
      S(3 downto 0) => \xReadPos_fu_168_reg__0\(15 downto 12)
    );
\xReadPos_fu_168_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xReadPos_fu_168,
      D => \xReadPos_fu_168_reg[12]_i_1_n_11\,
      Q => \xReadPos_fu_168_reg__0\(13),
      R => ReadEn_fu_1724_out
    );
\xReadPos_fu_168_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xReadPos_fu_168,
      D => \xReadPos_fu_168_reg[12]_i_1_n_10\,
      Q => \xReadPos_fu_168_reg__0\(14),
      R => ReadEn_fu_1724_out
    );
\xReadPos_fu_168_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xReadPos_fu_168,
      D => \xReadPos_fu_168_reg[12]_i_1_n_9\,
      Q => \xReadPos_fu_168_reg__0\(15),
      R => ReadEn_fu_1724_out
    );
\xReadPos_fu_168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xReadPos_fu_168,
      D => \xReadPos_fu_168_reg[0]_i_3_n_11\,
      Q => \xReadPos_fu_168_reg__0\(1),
      R => ReadEn_fu_1724_out
    );
\xReadPos_fu_168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xReadPos_fu_168,
      D => \xReadPos_fu_168_reg[0]_i_3_n_10\,
      Q => \xReadPos_fu_168_reg__0\(2),
      R => ReadEn_fu_1724_out
    );
\xReadPos_fu_168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xReadPos_fu_168,
      D => \xReadPos_fu_168_reg[0]_i_3_n_9\,
      Q => \xReadPos_fu_168_reg__0\(3),
      R => ReadEn_fu_1724_out
    );
\xReadPos_fu_168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xReadPos_fu_168,
      D => \xReadPos_fu_168_reg[4]_i_1_n_12\,
      Q => \xReadPos_fu_168_reg__0\(4),
      R => ReadEn_fu_1724_out
    );
\xReadPos_fu_168_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xReadPos_fu_168_reg[0]_i_3_n_5\,
      CO(3) => \xReadPos_fu_168_reg[4]_i_1_n_5\,
      CO(2) => \xReadPos_fu_168_reg[4]_i_1_n_6\,
      CO(1) => \xReadPos_fu_168_reg[4]_i_1_n_7\,
      CO(0) => \xReadPos_fu_168_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \xReadPos_fu_168_reg[4]_i_1_n_9\,
      O(2) => \xReadPos_fu_168_reg[4]_i_1_n_10\,
      O(1) => \xReadPos_fu_168_reg[4]_i_1_n_11\,
      O(0) => \xReadPos_fu_168_reg[4]_i_1_n_12\,
      S(3 downto 0) => \xReadPos_fu_168_reg__0\(7 downto 4)
    );
\xReadPos_fu_168_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xReadPos_fu_168,
      D => \xReadPos_fu_168_reg[4]_i_1_n_11\,
      Q => \xReadPos_fu_168_reg__0\(5),
      R => ReadEn_fu_1724_out
    );
\xReadPos_fu_168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xReadPos_fu_168,
      D => \xReadPos_fu_168_reg[4]_i_1_n_10\,
      Q => \xReadPos_fu_168_reg__0\(6),
      R => ReadEn_fu_1724_out
    );
\xReadPos_fu_168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xReadPos_fu_168,
      D => \xReadPos_fu_168_reg[4]_i_1_n_9\,
      Q => \xReadPos_fu_168_reg__0\(7),
      R => ReadEn_fu_1724_out
    );
\xReadPos_fu_168_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xReadPos_fu_168,
      D => \xReadPos_fu_168_reg[8]_i_1_n_12\,
      Q => \xReadPos_fu_168_reg__0\(8),
      R => ReadEn_fu_1724_out
    );
\xReadPos_fu_168_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xReadPos_fu_168_reg[4]_i_1_n_5\,
      CO(3) => \xReadPos_fu_168_reg[8]_i_1_n_5\,
      CO(2) => \xReadPos_fu_168_reg[8]_i_1_n_6\,
      CO(1) => \xReadPos_fu_168_reg[8]_i_1_n_7\,
      CO(0) => \xReadPos_fu_168_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \xReadPos_fu_168_reg[8]_i_1_n_9\,
      O(2) => \xReadPos_fu_168_reg[8]_i_1_n_10\,
      O(1) => \xReadPos_fu_168_reg[8]_i_1_n_11\,
      O(0) => \xReadPos_fu_168_reg[8]_i_1_n_12\,
      S(3 downto 0) => \xReadPos_fu_168_reg__0\(11 downto 8)
    );
\xReadPos_fu_168_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xReadPos_fu_168,
      D => \xReadPos_fu_168_reg[8]_i_1_n_11\,
      Q => \xReadPos_fu_168_reg__0\(9),
      R => ReadEn_fu_1724_out
    );
\x_5_reg_927_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \x_5_reg_927_pp0_iter1_reg_reg[0]_srl2_n_5\
    );
\x_5_reg_927_pp0_iter1_reg_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^x_fu_164_reg[10]_0\(5),
      Q => \x_5_reg_927_pp0_iter1_reg_reg[10]_srl2_n_5\
    );
\x_5_reg_927_pp0_iter1_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \x_5_reg_927_pp0_iter1_reg_reg[1]_srl2_n_5\
    );
\x_5_reg_927_pp0_iter1_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_17_fu_293_p4(0),
      Q => \x_5_reg_927_pp0_iter1_reg_reg[2]_srl2_n_5\
    );
\x_5_reg_927_pp0_iter1_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^x_fu_164_reg[10]_0\(0),
      Q => \x_5_reg_927_pp0_iter1_reg_reg[3]_srl2_n_5\
    );
\x_5_reg_927_pp0_iter1_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^x_fu_164_reg[10]_0\(1),
      Q => \x_5_reg_927_pp0_iter1_reg_reg[4]_srl2_n_5\
    );
\x_5_reg_927_pp0_iter1_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_17_fu_293_p4(3),
      Q => \x_5_reg_927_pp0_iter1_reg_reg[5]_srl2_n_5\
    );
\x_5_reg_927_pp0_iter1_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_17_fu_293_p4(4),
      Q => \x_5_reg_927_pp0_iter1_reg_reg[6]_srl2_n_5\
    );
\x_5_reg_927_pp0_iter1_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^x_fu_164_reg[10]_0\(2),
      Q => \x_5_reg_927_pp0_iter1_reg_reg[7]_srl2_n_5\
    );
\x_5_reg_927_pp0_iter1_reg_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^x_fu_164_reg[10]_0\(3),
      Q => \x_5_reg_927_pp0_iter1_reg_reg[8]_srl2_n_5\
    );
\x_5_reg_927_pp0_iter1_reg_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^x_fu_164_reg[10]_0\(4),
      Q => \x_5_reg_927_pp0_iter1_reg_reg[9]_srl2_n_5\
    );
\x_5_reg_927_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_5_reg_927_pp0_iter1_reg_reg[0]_srl2_n_5\,
      Q => \x_5_reg_927_pp0_iter2_reg_reg[0]__0_0\,
      R => '0'
    );
\x_5_reg_927_pp0_iter2_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_5_reg_927_pp0_iter1_reg_reg[10]_srl2_n_5\,
      Q => \^sel0\(9),
      R => '0'
    );
\x_5_reg_927_pp0_iter2_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_5_reg_927_pp0_iter1_reg_reg[1]_srl2_n_5\,
      Q => \^sel0\(0),
      R => '0'
    );
\x_5_reg_927_pp0_iter2_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_5_reg_927_pp0_iter1_reg_reg[2]_srl2_n_5\,
      Q => \^sel0\(1),
      R => '0'
    );
\x_5_reg_927_pp0_iter2_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_5_reg_927_pp0_iter1_reg_reg[3]_srl2_n_5\,
      Q => \^sel0\(2),
      R => '0'
    );
\x_5_reg_927_pp0_iter2_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_5_reg_927_pp0_iter1_reg_reg[4]_srl2_n_5\,
      Q => \^sel0\(3),
      R => '0'
    );
\x_5_reg_927_pp0_iter2_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_5_reg_927_pp0_iter1_reg_reg[5]_srl2_n_5\,
      Q => \^sel0\(4),
      R => '0'
    );
\x_5_reg_927_pp0_iter2_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_5_reg_927_pp0_iter1_reg_reg[6]_srl2_n_5\,
      Q => \^sel0\(5),
      R => '0'
    );
\x_5_reg_927_pp0_iter2_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_5_reg_927_pp0_iter1_reg_reg[7]_srl2_n_5\,
      Q => \^sel0\(6),
      R => '0'
    );
\x_5_reg_927_pp0_iter2_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_5_reg_927_pp0_iter1_reg_reg[8]_srl2_n_5\,
      Q => \^sel0\(7),
      R => '0'
    );
\x_5_reg_927_pp0_iter2_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_5_reg_927_pp0_iter1_reg_reg[9]_srl2_n_5\,
      Q => \^sel0\(8),
      R => '0'
    );
\x_fu_164[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_done_cache_reg,
      I1 => \^ap_block_pp0_stage0_11001__0\,
      I2 => \^co\(0),
      O => x_fu_164
    );
\x_fu_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_164,
      D => x_6_fu_287_p2(0),
      Q => \x_fu_164_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_164_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_164,
      D => x_6_fu_287_p2(10),
      Q => \x_fu_164_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_164,
      D => x_6_fu_287_p2(1),
      Q => \x_fu_164_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_164,
      D => x_6_fu_287_p2(2),
      Q => \x_fu_164_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_164,
      D => x_6_fu_287_p2(3),
      Q => \x_fu_164_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_164,
      D => x_6_fu_287_p2(4),
      Q => \x_fu_164_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_164,
      D => x_6_fu_287_p2(5),
      Q => \^x_fu_164_reg[6]_0\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_164,
      D => x_6_fu_287_p2(6),
      Q => \^x_fu_164_reg[6]_0\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_164,
      D => x_6_fu_287_p2(7),
      Q => \x_fu_164_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_164_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_164,
      D => x_6_fu_287_p2(8),
      Q => \x_fu_164_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_164_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_164,
      D => x_6_fu_287_p2(9),
      Q => \x_fu_164_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\xbySamples_reg_941_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xbySamples_reg_9410,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => hscale_core_polyphase_U0_phasesH_address0(0),
      R => '0'
    );
\xbySamples_reg_941_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xbySamples_reg_9410,
      D => xbySamples_fu_309_p2(10),
      Q => \xbySamples_reg_941_reg[10]_0\(9),
      R => '0'
    );
\xbySamples_reg_941_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xbySamples_reg_9410,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \xbySamples_reg_941_reg[10]_0\(0),
      R => '0'
    );
\xbySamples_reg_941_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xbySamples_reg_9410,
      D => xbySamples_fu_309_p2(2),
      Q => \xbySamples_reg_941_reg[10]_0\(1),
      R => '0'
    );
\xbySamples_reg_941_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xbySamples_reg_9410,
      D => xbySamples_fu_309_p2(3),
      Q => \xbySamples_reg_941_reg[10]_0\(2),
      R => '0'
    );
\xbySamples_reg_941_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xbySamples_reg_9410,
      D => xbySamples_fu_309_p2(4),
      Q => \xbySamples_reg_941_reg[10]_0\(3),
      R => '0'
    );
\xbySamples_reg_941_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xbySamples_reg_9410,
      D => xbySamples_fu_309_p2(5),
      Q => \xbySamples_reg_941_reg[10]_0\(4),
      R => '0'
    );
\xbySamples_reg_941_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xbySamples_reg_9410,
      D => xbySamples_fu_309_p2(6),
      Q => \xbySamples_reg_941_reg[10]_0\(5),
      R => '0'
    );
\xbySamples_reg_941_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xbySamples_reg_9410,
      D => xbySamples_fu_309_p2(7),
      Q => \xbySamples_reg_941_reg[10]_0\(6),
      R => '0'
    );
\xbySamples_reg_941_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xbySamples_reg_9410,
      D => xbySamples_fu_309_p2(8),
      Q => \xbySamples_reg_941_reg[10]_0\(7),
      R => '0'
    );
\xbySamples_reg_941_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => xbySamples_reg_9410,
      D => xbySamples_fu_309_p2(9),
      Q => \xbySamples_reg_941_reg[10]_0\(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase is
  port (
    hscale_core_polyphase_U0_hfltCoeff_ce0 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln653_fu_281_p2_carry_i_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int : out STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg : out STD_LOGIC;
    \x_fu_164_reg[10]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sel0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \x_5_reg_927_pp0_iter2_reg_reg[0]__0\ : out STD_LOGIC;
    \empty_45_reg_365_reg[0]\ : out STD_LOGIC;
    \xbySamples_reg_941_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    hscale_core_polyphase_U0_phasesH_ce0 : out STD_LOGIC;
    ap_loop_init : out STD_LOGIC;
    \x_fu_164_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln676_reg_969_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \y_fu_72_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    hscale_core_polyphase_U0_stream_upsampled_read : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \icmp_ln715_reg_937_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln676_fu_423_p2_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln676_fu_423_p2_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln757_fu_403_p2_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln757_fu_403_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \and_ln757_reg_984_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready : in STD_LOGIC;
    \int_hfltCoeff_shift0_reg[0]\ : in STD_LOGIC;
    \int_phasesH_shift0_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    stream_scaled_full_n : in STD_LOGIC;
    icmp_ln653_fu_281_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln653_fu_281_p2_carry_0 : in STD_LOGIC;
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln676_fu_423_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    v_hcresampler_core_1_U0_stream_scaled_read : in STD_LOGIC;
    stream_scaled_empty_n : in STD_LOGIC;
    stream_upsampled_empty_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    if_dout : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \hfltCoeff_load_reg_375_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase is
  signal FiltCoeff_1_U_n_10 : STD_LOGIC;
  signal FiltCoeff_1_U_n_11 : STD_LOGIC;
  signal FiltCoeff_1_U_n_12 : STD_LOGIC;
  signal FiltCoeff_1_U_n_13 : STD_LOGIC;
  signal FiltCoeff_1_U_n_14 : STD_LOGIC;
  signal FiltCoeff_1_U_n_15 : STD_LOGIC;
  signal FiltCoeff_1_U_n_16 : STD_LOGIC;
  signal FiltCoeff_1_U_n_17 : STD_LOGIC;
  signal FiltCoeff_1_U_n_18 : STD_LOGIC;
  signal FiltCoeff_1_U_n_19 : STD_LOGIC;
  signal FiltCoeff_1_U_n_20 : STD_LOGIC;
  signal FiltCoeff_1_U_n_5 : STD_LOGIC;
  signal FiltCoeff_1_U_n_6 : STD_LOGIC;
  signal FiltCoeff_1_U_n_7 : STD_LOGIC;
  signal FiltCoeff_1_U_n_8 : STD_LOGIC;
  signal FiltCoeff_1_U_n_9 : STD_LOGIC;
  signal FiltCoeff_1_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal FiltCoeff_2_U_n_10 : STD_LOGIC;
  signal FiltCoeff_2_U_n_11 : STD_LOGIC;
  signal FiltCoeff_2_U_n_12 : STD_LOGIC;
  signal FiltCoeff_2_U_n_13 : STD_LOGIC;
  signal FiltCoeff_2_U_n_14 : STD_LOGIC;
  signal FiltCoeff_2_U_n_15 : STD_LOGIC;
  signal FiltCoeff_2_U_n_16 : STD_LOGIC;
  signal FiltCoeff_2_U_n_17 : STD_LOGIC;
  signal FiltCoeff_2_U_n_18 : STD_LOGIC;
  signal FiltCoeff_2_U_n_19 : STD_LOGIC;
  signal FiltCoeff_2_U_n_20 : STD_LOGIC;
  signal FiltCoeff_2_U_n_5 : STD_LOGIC;
  signal FiltCoeff_2_U_n_6 : STD_LOGIC;
  signal FiltCoeff_2_U_n_7 : STD_LOGIC;
  signal FiltCoeff_2_U_n_8 : STD_LOGIC;
  signal FiltCoeff_2_U_n_9 : STD_LOGIC;
  signal FiltCoeff_2_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal FiltCoeff_3_U_n_10 : STD_LOGIC;
  signal FiltCoeff_3_U_n_11 : STD_LOGIC;
  signal FiltCoeff_3_U_n_12 : STD_LOGIC;
  signal FiltCoeff_3_U_n_13 : STD_LOGIC;
  signal FiltCoeff_3_U_n_14 : STD_LOGIC;
  signal FiltCoeff_3_U_n_15 : STD_LOGIC;
  signal FiltCoeff_3_U_n_16 : STD_LOGIC;
  signal FiltCoeff_3_U_n_17 : STD_LOGIC;
  signal FiltCoeff_3_U_n_18 : STD_LOGIC;
  signal FiltCoeff_3_U_n_19 : STD_LOGIC;
  signal FiltCoeff_3_U_n_20 : STD_LOGIC;
  signal FiltCoeff_3_U_n_5 : STD_LOGIC;
  signal FiltCoeff_3_U_n_6 : STD_LOGIC;
  signal FiltCoeff_3_U_n_7 : STD_LOGIC;
  signal FiltCoeff_3_U_n_8 : STD_LOGIC;
  signal FiltCoeff_3_U_n_9 : STD_LOGIC;
  signal FiltCoeff_3_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal FiltCoeff_4_U_n_10 : STD_LOGIC;
  signal FiltCoeff_4_U_n_11 : STD_LOGIC;
  signal FiltCoeff_4_U_n_12 : STD_LOGIC;
  signal FiltCoeff_4_U_n_13 : STD_LOGIC;
  signal FiltCoeff_4_U_n_14 : STD_LOGIC;
  signal FiltCoeff_4_U_n_15 : STD_LOGIC;
  signal FiltCoeff_4_U_n_16 : STD_LOGIC;
  signal FiltCoeff_4_U_n_17 : STD_LOGIC;
  signal FiltCoeff_4_U_n_18 : STD_LOGIC;
  signal FiltCoeff_4_U_n_19 : STD_LOGIC;
  signal FiltCoeff_4_U_n_20 : STD_LOGIC;
  signal FiltCoeff_4_U_n_5 : STD_LOGIC;
  signal FiltCoeff_4_U_n_6 : STD_LOGIC;
  signal FiltCoeff_4_U_n_7 : STD_LOGIC;
  signal FiltCoeff_4_U_n_8 : STD_LOGIC;
  signal FiltCoeff_4_U_n_9 : STD_LOGIC;
  signal FiltCoeff_4_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal FiltCoeff_5_U_n_10 : STD_LOGIC;
  signal FiltCoeff_5_U_n_11 : STD_LOGIC;
  signal FiltCoeff_5_U_n_12 : STD_LOGIC;
  signal FiltCoeff_5_U_n_13 : STD_LOGIC;
  signal FiltCoeff_5_U_n_14 : STD_LOGIC;
  signal FiltCoeff_5_U_n_15 : STD_LOGIC;
  signal FiltCoeff_5_U_n_16 : STD_LOGIC;
  signal FiltCoeff_5_U_n_17 : STD_LOGIC;
  signal FiltCoeff_5_U_n_18 : STD_LOGIC;
  signal FiltCoeff_5_U_n_19 : STD_LOGIC;
  signal FiltCoeff_5_U_n_20 : STD_LOGIC;
  signal FiltCoeff_5_U_n_5 : STD_LOGIC;
  signal FiltCoeff_5_U_n_6 : STD_LOGIC;
  signal FiltCoeff_5_U_n_7 : STD_LOGIC;
  signal FiltCoeff_5_U_n_8 : STD_LOGIC;
  signal FiltCoeff_5_U_n_9 : STD_LOGIC;
  signal FiltCoeff_5_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal FiltCoeff_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal PixArray_val_V_10_0_fu_104 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_11_0_fu_108 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_12_0_fu_112 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_13_0_fu_116 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_14_0_fu_120 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_15_047_fu_124 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_16_048_fu_128 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_17_049_fu_132 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_18_050_fu_136 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_19_051_fu_140 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_20_052_fu_144 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_21_053_fu_148 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_22_054_fu_152 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_23_055_fu_156 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_3_0_fu_76 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_3_0_fu_760 : STD_LOGIC;
  signal PixArray_val_V_4_0_fu_80 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_0_fu_84 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_6_0_fu_88 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_7_0_fu_92 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_8_0_fu_96 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_9_0_fu_100 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 : STD_LOGIC;
  signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg : STD_LOGIC;
  signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_n_21 : STD_LOGIC;
  signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_n_22 : STD_LOGIC;
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^grp_hscale_core_polyphase_pipeline_loop_width_fu_220_ap_start_reg\ : STD_LOGIC;
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_n_10 : STD_LOGIC;
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_n_210 : STD_LOGIC;
  signal \grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter2\ : STD_LOGIC;
  signal \grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter4\ : STD_LOGIC;
  signal \grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter6\ : STD_LOGIC;
  signal \grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter8\ : STD_LOGIC;
  signal grp_hscale_polyphase_fu_220_ap_start_reg : STD_LOGIC;
  signal hfltCoeff_load_reg_375 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^hscale_core_polyphase_u0_stream_upsampled_read\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_0_in_1 : STD_LOGIC;
  signal p_0_in_2 : STD_LOGIC;
  signal p_0_in_3 : STD_LOGIC;
  signal p_0_in_4 : STD_LOGIC;
  signal q00 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal y_6_fu_325_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \y_fu_72[10]_i_3_n_5\ : STD_LOGIC;
  signal \^y_fu_72_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_fu_72[1]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \y_fu_72[2]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \y_fu_72[3]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \y_fu_72[4]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \y_fu_72[6]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \y_fu_72[7]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \y_fu_72[8]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \y_fu_72[9]_i_1\ : label is "soft_lutpair274";
begin
  \ap_CS_fsm_reg[2]_0\(1 downto 0) <= \^ap_cs_fsm_reg[2]_0\(1 downto 0);
  grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg <= \^grp_hscale_core_polyphase_pipeline_loop_width_fu_220_ap_start_reg\;
  hscale_core_polyphase_U0_stream_upsampled_read <= \^hscale_core_polyphase_u0_stream_upsampled_read\;
  \y_fu_72_reg[10]_0\(10 downto 0) <= \^y_fu_72_reg[10]_0\(10 downto 0);
FiltCoeff_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W
     port map (
      FiltCoeff_1_address0(5 downto 0) => FiltCoeff_1_address0(5 downto 0),
      Q(15 downto 0) => hfltCoeff_load_reg_375(15 downto 0),
      ap_clk => ap_clk,
      p_0_in => p_0_in_0,
      q00(15) => FiltCoeff_1_U_n_5,
      q00(14) => FiltCoeff_1_U_n_6,
      q00(13) => FiltCoeff_1_U_n_7,
      q00(12) => FiltCoeff_1_U_n_8,
      q00(11) => FiltCoeff_1_U_n_9,
      q00(10) => FiltCoeff_1_U_n_10,
      q00(9) => FiltCoeff_1_U_n_11,
      q00(8) => FiltCoeff_1_U_n_12,
      q00(7) => FiltCoeff_1_U_n_13,
      q00(6) => FiltCoeff_1_U_n_14,
      q00(5) => FiltCoeff_1_U_n_15,
      q00(4) => FiltCoeff_1_U_n_16,
      q00(3) => FiltCoeff_1_U_n_17,
      q00(2) => FiltCoeff_1_U_n_18,
      q00(1) => FiltCoeff_1_U_n_19,
      q00(0) => FiltCoeff_1_U_n_20
    );
FiltCoeff_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_7
     port map (
      FiltCoeff_2_address0(5 downto 0) => FiltCoeff_2_address0(5 downto 0),
      Q(15 downto 0) => hfltCoeff_load_reg_375(15 downto 0),
      ap_clk => ap_clk,
      p_0_in => p_0_in_1,
      q00(15) => FiltCoeff_2_U_n_5,
      q00(14) => FiltCoeff_2_U_n_6,
      q00(13) => FiltCoeff_2_U_n_7,
      q00(12) => FiltCoeff_2_U_n_8,
      q00(11) => FiltCoeff_2_U_n_9,
      q00(10) => FiltCoeff_2_U_n_10,
      q00(9) => FiltCoeff_2_U_n_11,
      q00(8) => FiltCoeff_2_U_n_12,
      q00(7) => FiltCoeff_2_U_n_13,
      q00(6) => FiltCoeff_2_U_n_14,
      q00(5) => FiltCoeff_2_U_n_15,
      q00(4) => FiltCoeff_2_U_n_16,
      q00(3) => FiltCoeff_2_U_n_17,
      q00(2) => FiltCoeff_2_U_n_18,
      q00(1) => FiltCoeff_2_U_n_19,
      q00(0) => FiltCoeff_2_U_n_20
    );
FiltCoeff_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_8
     port map (
      FiltCoeff_3_address0(5 downto 0) => FiltCoeff_3_address0(5 downto 0),
      Q(15 downto 0) => hfltCoeff_load_reg_375(15 downto 0),
      ap_clk => ap_clk,
      p_0_in => p_0_in_2,
      q00(15) => FiltCoeff_3_U_n_5,
      q00(14) => FiltCoeff_3_U_n_6,
      q00(13) => FiltCoeff_3_U_n_7,
      q00(12) => FiltCoeff_3_U_n_8,
      q00(11) => FiltCoeff_3_U_n_9,
      q00(10) => FiltCoeff_3_U_n_10,
      q00(9) => FiltCoeff_3_U_n_11,
      q00(8) => FiltCoeff_3_U_n_12,
      q00(7) => FiltCoeff_3_U_n_13,
      q00(6) => FiltCoeff_3_U_n_14,
      q00(5) => FiltCoeff_3_U_n_15,
      q00(4) => FiltCoeff_3_U_n_16,
      q00(3) => FiltCoeff_3_U_n_17,
      q00(2) => FiltCoeff_3_U_n_18,
      q00(1) => FiltCoeff_3_U_n_19,
      q00(0) => FiltCoeff_3_U_n_20
    );
FiltCoeff_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_9
     port map (
      FiltCoeff_4_address0(5 downto 0) => FiltCoeff_4_address0(5 downto 0),
      Q(15 downto 0) => hfltCoeff_load_reg_375(15 downto 0),
      ap_clk => ap_clk,
      p_0_in => p_0_in_3,
      q00(15) => FiltCoeff_4_U_n_5,
      q00(14) => FiltCoeff_4_U_n_6,
      q00(13) => FiltCoeff_4_U_n_7,
      q00(12) => FiltCoeff_4_U_n_8,
      q00(11) => FiltCoeff_4_U_n_9,
      q00(10) => FiltCoeff_4_U_n_10,
      q00(9) => FiltCoeff_4_U_n_11,
      q00(8) => FiltCoeff_4_U_n_12,
      q00(7) => FiltCoeff_4_U_n_13,
      q00(6) => FiltCoeff_4_U_n_14,
      q00(5) => FiltCoeff_4_U_n_15,
      q00(4) => FiltCoeff_4_U_n_16,
      q00(3) => FiltCoeff_4_U_n_17,
      q00(2) => FiltCoeff_4_U_n_18,
      q00(1) => FiltCoeff_4_U_n_19,
      q00(0) => FiltCoeff_4_U_n_20
    );
FiltCoeff_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_10
     port map (
      FiltCoeff_5_address0(5 downto 0) => FiltCoeff_5_address0(5 downto 0),
      Q(15 downto 0) => hfltCoeff_load_reg_375(15 downto 0),
      ap_clk => ap_clk,
      p_0_in => p_0_in_4,
      q00(15) => FiltCoeff_5_U_n_5,
      q00(14) => FiltCoeff_5_U_n_6,
      q00(13) => FiltCoeff_5_U_n_7,
      q00(12) => FiltCoeff_5_U_n_8,
      q00(11) => FiltCoeff_5_U_n_9,
      q00(10) => FiltCoeff_5_U_n_10,
      q00(9) => FiltCoeff_5_U_n_11,
      q00(8) => FiltCoeff_5_U_n_12,
      q00(7) => FiltCoeff_5_U_n_13,
      q00(6) => FiltCoeff_5_U_n_14,
      q00(5) => FiltCoeff_5_U_n_15,
      q00(4) => FiltCoeff_5_U_n_16,
      q00(3) => FiltCoeff_5_U_n_17,
      q00(2) => FiltCoeff_5_U_n_18,
      q00(1) => FiltCoeff_5_U_n_19,
      q00(0) => FiltCoeff_5_U_n_20
    );
FiltCoeff_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_11
     port map (
      FiltCoeff_address0(5 downto 0) => FiltCoeff_address0(5 downto 0),
      Q(15 downto 0) => hfltCoeff_load_reg_375(15 downto 0),
      ap_clk => ap_clk,
      p_0_in => p_0_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
\PixArray_val_V_10_0_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o(0),
      Q => PixArray_val_V_10_0_fu_104(0),
      R => '0'
    );
\PixArray_val_V_10_0_fu_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o(1),
      Q => PixArray_val_V_10_0_fu_104(1),
      R => '0'
    );
\PixArray_val_V_10_0_fu_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o(2),
      Q => PixArray_val_V_10_0_fu_104(2),
      R => '0'
    );
\PixArray_val_V_10_0_fu_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o(3),
      Q => PixArray_val_V_10_0_fu_104(3),
      R => '0'
    );
\PixArray_val_V_10_0_fu_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o(4),
      Q => PixArray_val_V_10_0_fu_104(4),
      R => '0'
    );
\PixArray_val_V_10_0_fu_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o(5),
      Q => PixArray_val_V_10_0_fu_104(5),
      R => '0'
    );
\PixArray_val_V_10_0_fu_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o(6),
      Q => PixArray_val_V_10_0_fu_104(6),
      R => '0'
    );
\PixArray_val_V_10_0_fu_104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o(7),
      Q => PixArray_val_V_10_0_fu_104(7),
      R => '0'
    );
\PixArray_val_V_11_0_fu_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o(0),
      Q => PixArray_val_V_11_0_fu_108(0),
      R => '0'
    );
\PixArray_val_V_11_0_fu_108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o(1),
      Q => PixArray_val_V_11_0_fu_108(1),
      R => '0'
    );
\PixArray_val_V_11_0_fu_108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o(2),
      Q => PixArray_val_V_11_0_fu_108(2),
      R => '0'
    );
\PixArray_val_V_11_0_fu_108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o(3),
      Q => PixArray_val_V_11_0_fu_108(3),
      R => '0'
    );
\PixArray_val_V_11_0_fu_108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o(4),
      Q => PixArray_val_V_11_0_fu_108(4),
      R => '0'
    );
\PixArray_val_V_11_0_fu_108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o(5),
      Q => PixArray_val_V_11_0_fu_108(5),
      R => '0'
    );
\PixArray_val_V_11_0_fu_108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o(6),
      Q => PixArray_val_V_11_0_fu_108(6),
      R => '0'
    );
\PixArray_val_V_11_0_fu_108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o(7),
      Q => PixArray_val_V_11_0_fu_108(7),
      R => '0'
    );
\PixArray_val_V_12_0_fu_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o(0),
      Q => PixArray_val_V_12_0_fu_112(0),
      R => '0'
    );
\PixArray_val_V_12_0_fu_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o(1),
      Q => PixArray_val_V_12_0_fu_112(1),
      R => '0'
    );
\PixArray_val_V_12_0_fu_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o(2),
      Q => PixArray_val_V_12_0_fu_112(2),
      R => '0'
    );
\PixArray_val_V_12_0_fu_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o(3),
      Q => PixArray_val_V_12_0_fu_112(3),
      R => '0'
    );
\PixArray_val_V_12_0_fu_112_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o(4),
      Q => PixArray_val_V_12_0_fu_112(4),
      R => '0'
    );
\PixArray_val_V_12_0_fu_112_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o(5),
      Q => PixArray_val_V_12_0_fu_112(5),
      R => '0'
    );
\PixArray_val_V_12_0_fu_112_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o(6),
      Q => PixArray_val_V_12_0_fu_112(6),
      R => '0'
    );
\PixArray_val_V_12_0_fu_112_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o(7),
      Q => PixArray_val_V_12_0_fu_112(7),
      R => '0'
    );
\PixArray_val_V_13_0_fu_116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o(0),
      Q => PixArray_val_V_13_0_fu_116(0),
      R => '0'
    );
\PixArray_val_V_13_0_fu_116_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o(1),
      Q => PixArray_val_V_13_0_fu_116(1),
      R => '0'
    );
\PixArray_val_V_13_0_fu_116_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o(2),
      Q => PixArray_val_V_13_0_fu_116(2),
      R => '0'
    );
\PixArray_val_V_13_0_fu_116_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o(3),
      Q => PixArray_val_V_13_0_fu_116(3),
      R => '0'
    );
\PixArray_val_V_13_0_fu_116_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o(4),
      Q => PixArray_val_V_13_0_fu_116(4),
      R => '0'
    );
\PixArray_val_V_13_0_fu_116_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o(5),
      Q => PixArray_val_V_13_0_fu_116(5),
      R => '0'
    );
\PixArray_val_V_13_0_fu_116_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o(6),
      Q => PixArray_val_V_13_0_fu_116(6),
      R => '0'
    );
\PixArray_val_V_13_0_fu_116_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o(7),
      Q => PixArray_val_V_13_0_fu_116(7),
      R => '0'
    );
\PixArray_val_V_14_0_fu_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o(0),
      Q => PixArray_val_V_14_0_fu_120(0),
      R => '0'
    );
\PixArray_val_V_14_0_fu_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o(1),
      Q => PixArray_val_V_14_0_fu_120(1),
      R => '0'
    );
\PixArray_val_V_14_0_fu_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o(2),
      Q => PixArray_val_V_14_0_fu_120(2),
      R => '0'
    );
\PixArray_val_V_14_0_fu_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o(3),
      Q => PixArray_val_V_14_0_fu_120(3),
      R => '0'
    );
\PixArray_val_V_14_0_fu_120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o(4),
      Q => PixArray_val_V_14_0_fu_120(4),
      R => '0'
    );
\PixArray_val_V_14_0_fu_120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o(5),
      Q => PixArray_val_V_14_0_fu_120(5),
      R => '0'
    );
\PixArray_val_V_14_0_fu_120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o(6),
      Q => PixArray_val_V_14_0_fu_120(6),
      R => '0'
    );
\PixArray_val_V_14_0_fu_120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o(7),
      Q => PixArray_val_V_14_0_fu_120(7),
      R => '0'
    );
\PixArray_val_V_15_047_fu_124_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o(0),
      Q => PixArray_val_V_15_047_fu_124(0),
      R => '0'
    );
\PixArray_val_V_15_047_fu_124_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o(1),
      Q => PixArray_val_V_15_047_fu_124(1),
      R => '0'
    );
\PixArray_val_V_15_047_fu_124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o(2),
      Q => PixArray_val_V_15_047_fu_124(2),
      R => '0'
    );
\PixArray_val_V_15_047_fu_124_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o(3),
      Q => PixArray_val_V_15_047_fu_124(3),
      R => '0'
    );
\PixArray_val_V_15_047_fu_124_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o(4),
      Q => PixArray_val_V_15_047_fu_124(4),
      R => '0'
    );
\PixArray_val_V_15_047_fu_124_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o(5),
      Q => PixArray_val_V_15_047_fu_124(5),
      R => '0'
    );
\PixArray_val_V_15_047_fu_124_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o(6),
      Q => PixArray_val_V_15_047_fu_124(6),
      R => '0'
    );
\PixArray_val_V_15_047_fu_124_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o(7),
      Q => PixArray_val_V_15_047_fu_124(7),
      R => '0'
    );
\PixArray_val_V_16_048_fu_128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o(0),
      Q => PixArray_val_V_16_048_fu_128(0),
      R => '0'
    );
\PixArray_val_V_16_048_fu_128_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o(1),
      Q => PixArray_val_V_16_048_fu_128(1),
      R => '0'
    );
\PixArray_val_V_16_048_fu_128_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o(2),
      Q => PixArray_val_V_16_048_fu_128(2),
      R => '0'
    );
\PixArray_val_V_16_048_fu_128_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o(3),
      Q => PixArray_val_V_16_048_fu_128(3),
      R => '0'
    );
\PixArray_val_V_16_048_fu_128_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o(4),
      Q => PixArray_val_V_16_048_fu_128(4),
      R => '0'
    );
\PixArray_val_V_16_048_fu_128_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o(5),
      Q => PixArray_val_V_16_048_fu_128(5),
      R => '0'
    );
\PixArray_val_V_16_048_fu_128_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o(6),
      Q => PixArray_val_V_16_048_fu_128(6),
      R => '0'
    );
\PixArray_val_V_16_048_fu_128_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o(7),
      Q => PixArray_val_V_16_048_fu_128(7),
      R => '0'
    );
\PixArray_val_V_17_049_fu_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o(0),
      Q => PixArray_val_V_17_049_fu_132(0),
      R => '0'
    );
\PixArray_val_V_17_049_fu_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o(1),
      Q => PixArray_val_V_17_049_fu_132(1),
      R => '0'
    );
\PixArray_val_V_17_049_fu_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o(2),
      Q => PixArray_val_V_17_049_fu_132(2),
      R => '0'
    );
\PixArray_val_V_17_049_fu_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o(3),
      Q => PixArray_val_V_17_049_fu_132(3),
      R => '0'
    );
\PixArray_val_V_17_049_fu_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o(4),
      Q => PixArray_val_V_17_049_fu_132(4),
      R => '0'
    );
\PixArray_val_V_17_049_fu_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o(5),
      Q => PixArray_val_V_17_049_fu_132(5),
      R => '0'
    );
\PixArray_val_V_17_049_fu_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o(6),
      Q => PixArray_val_V_17_049_fu_132(6),
      R => '0'
    );
\PixArray_val_V_17_049_fu_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o(7),
      Q => PixArray_val_V_17_049_fu_132(7),
      R => '0'
    );
\PixArray_val_V_18_050_fu_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_21_053_fu_148(0),
      Q => PixArray_val_V_18_050_fu_136(0),
      R => '0'
    );
\PixArray_val_V_18_050_fu_136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_21_053_fu_148(1),
      Q => PixArray_val_V_18_050_fu_136(1),
      R => '0'
    );
\PixArray_val_V_18_050_fu_136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_21_053_fu_148(2),
      Q => PixArray_val_V_18_050_fu_136(2),
      R => '0'
    );
\PixArray_val_V_18_050_fu_136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_21_053_fu_148(3),
      Q => PixArray_val_V_18_050_fu_136(3),
      R => '0'
    );
\PixArray_val_V_18_050_fu_136_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_21_053_fu_148(4),
      Q => PixArray_val_V_18_050_fu_136(4),
      R => '0'
    );
\PixArray_val_V_18_050_fu_136_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_21_053_fu_148(5),
      Q => PixArray_val_V_18_050_fu_136(5),
      R => '0'
    );
\PixArray_val_V_18_050_fu_136_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_21_053_fu_148(6),
      Q => PixArray_val_V_18_050_fu_136(6),
      R => '0'
    );
\PixArray_val_V_18_050_fu_136_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_21_053_fu_148(7),
      Q => PixArray_val_V_18_050_fu_136(7),
      R => '0'
    );
\PixArray_val_V_19_051_fu_140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_22_054_fu_152(0),
      Q => PixArray_val_V_19_051_fu_140(0),
      R => '0'
    );
\PixArray_val_V_19_051_fu_140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_22_054_fu_152(1),
      Q => PixArray_val_V_19_051_fu_140(1),
      R => '0'
    );
\PixArray_val_V_19_051_fu_140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_22_054_fu_152(2),
      Q => PixArray_val_V_19_051_fu_140(2),
      R => '0'
    );
\PixArray_val_V_19_051_fu_140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_22_054_fu_152(3),
      Q => PixArray_val_V_19_051_fu_140(3),
      R => '0'
    );
\PixArray_val_V_19_051_fu_140_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_22_054_fu_152(4),
      Q => PixArray_val_V_19_051_fu_140(4),
      R => '0'
    );
\PixArray_val_V_19_051_fu_140_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_22_054_fu_152(5),
      Q => PixArray_val_V_19_051_fu_140(5),
      R => '0'
    );
\PixArray_val_V_19_051_fu_140_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_22_054_fu_152(6),
      Q => PixArray_val_V_19_051_fu_140(6),
      R => '0'
    );
\PixArray_val_V_19_051_fu_140_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_22_054_fu_152(7),
      Q => PixArray_val_V_19_051_fu_140(7),
      R => '0'
    );
\PixArray_val_V_20_052_fu_144_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_23_055_fu_156(0),
      Q => PixArray_val_V_20_052_fu_144(0),
      R => '0'
    );
\PixArray_val_V_20_052_fu_144_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_23_055_fu_156(1),
      Q => PixArray_val_V_20_052_fu_144(1),
      R => '0'
    );
\PixArray_val_V_20_052_fu_144_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_23_055_fu_156(2),
      Q => PixArray_val_V_20_052_fu_144(2),
      R => '0'
    );
\PixArray_val_V_20_052_fu_144_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_23_055_fu_156(3),
      Q => PixArray_val_V_20_052_fu_144(3),
      R => '0'
    );
\PixArray_val_V_20_052_fu_144_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_23_055_fu_156(4),
      Q => PixArray_val_V_20_052_fu_144(4),
      R => '0'
    );
\PixArray_val_V_20_052_fu_144_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_23_055_fu_156(5),
      Q => PixArray_val_V_20_052_fu_144(5),
      R => '0'
    );
\PixArray_val_V_20_052_fu_144_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_23_055_fu_156(6),
      Q => PixArray_val_V_20_052_fu_144(6),
      R => '0'
    );
\PixArray_val_V_20_052_fu_144_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => PixArray_val_V_23_055_fu_156(7),
      Q => PixArray_val_V_20_052_fu_144(7),
      R => '0'
    );
\PixArray_val_V_21_053_fu_148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(0),
      Q => PixArray_val_V_21_053_fu_148(0),
      R => '0'
    );
\PixArray_val_V_21_053_fu_148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(1),
      Q => PixArray_val_V_21_053_fu_148(1),
      R => '0'
    );
\PixArray_val_V_21_053_fu_148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(2),
      Q => PixArray_val_V_21_053_fu_148(2),
      R => '0'
    );
\PixArray_val_V_21_053_fu_148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(3),
      Q => PixArray_val_V_21_053_fu_148(3),
      R => '0'
    );
\PixArray_val_V_21_053_fu_148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(4),
      Q => PixArray_val_V_21_053_fu_148(4),
      R => '0'
    );
\PixArray_val_V_21_053_fu_148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(5),
      Q => PixArray_val_V_21_053_fu_148(5),
      R => '0'
    );
\PixArray_val_V_21_053_fu_148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(6),
      Q => PixArray_val_V_21_053_fu_148(6),
      R => '0'
    );
\PixArray_val_V_21_053_fu_148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(7),
      Q => PixArray_val_V_21_053_fu_148(7),
      R => '0'
    );
\PixArray_val_V_22_054_fu_152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(8),
      Q => PixArray_val_V_22_054_fu_152(0),
      R => '0'
    );
\PixArray_val_V_22_054_fu_152_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(9),
      Q => PixArray_val_V_22_054_fu_152(1),
      R => '0'
    );
\PixArray_val_V_22_054_fu_152_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(10),
      Q => PixArray_val_V_22_054_fu_152(2),
      R => '0'
    );
\PixArray_val_V_22_054_fu_152_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(11),
      Q => PixArray_val_V_22_054_fu_152(3),
      R => '0'
    );
\PixArray_val_V_22_054_fu_152_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(12),
      Q => PixArray_val_V_22_054_fu_152(4),
      R => '0'
    );
\PixArray_val_V_22_054_fu_152_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(13),
      Q => PixArray_val_V_22_054_fu_152(5),
      R => '0'
    );
\PixArray_val_V_22_054_fu_152_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(14),
      Q => PixArray_val_V_22_054_fu_152(6),
      R => '0'
    );
\PixArray_val_V_22_054_fu_152_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(15),
      Q => PixArray_val_V_22_054_fu_152(7),
      R => '0'
    );
\PixArray_val_V_23_055_fu_156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(16),
      Q => PixArray_val_V_23_055_fu_156(0),
      R => '0'
    );
\PixArray_val_V_23_055_fu_156_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(17),
      Q => PixArray_val_V_23_055_fu_156(1),
      R => '0'
    );
\PixArray_val_V_23_055_fu_156_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(18),
      Q => PixArray_val_V_23_055_fu_156(2),
      R => '0'
    );
\PixArray_val_V_23_055_fu_156_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(19),
      Q => PixArray_val_V_23_055_fu_156(3),
      R => '0'
    );
\PixArray_val_V_23_055_fu_156_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(20),
      Q => PixArray_val_V_23_055_fu_156(4),
      R => '0'
    );
\PixArray_val_V_23_055_fu_156_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(21),
      Q => PixArray_val_V_23_055_fu_156(5),
      R => '0'
    );
\PixArray_val_V_23_055_fu_156_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(22),
      Q => PixArray_val_V_23_055_fu_156(6),
      R => '0'
    );
\PixArray_val_V_23_055_fu_156_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      D => if_dout(23),
      Q => PixArray_val_V_23_055_fu_156(7),
      R => '0'
    );
\PixArray_val_V_3_0_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o(0),
      Q => PixArray_val_V_3_0_fu_76(0),
      R => '0'
    );
\PixArray_val_V_3_0_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o(1),
      Q => PixArray_val_V_3_0_fu_76(1),
      R => '0'
    );
\PixArray_val_V_3_0_fu_76_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o(2),
      Q => PixArray_val_V_3_0_fu_76(2),
      R => '0'
    );
\PixArray_val_V_3_0_fu_76_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o(3),
      Q => PixArray_val_V_3_0_fu_76(3),
      R => '0'
    );
\PixArray_val_V_3_0_fu_76_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o(4),
      Q => PixArray_val_V_3_0_fu_76(4),
      R => '0'
    );
\PixArray_val_V_3_0_fu_76_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o(5),
      Q => PixArray_val_V_3_0_fu_76(5),
      R => '0'
    );
\PixArray_val_V_3_0_fu_76_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o(6),
      Q => PixArray_val_V_3_0_fu_76(6),
      R => '0'
    );
\PixArray_val_V_3_0_fu_76_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o(7),
      Q => PixArray_val_V_3_0_fu_76(7),
      R => '0'
    );
\PixArray_val_V_4_0_fu_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o(0),
      Q => PixArray_val_V_4_0_fu_80(0),
      R => '0'
    );
\PixArray_val_V_4_0_fu_80_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o(1),
      Q => PixArray_val_V_4_0_fu_80(1),
      R => '0'
    );
\PixArray_val_V_4_0_fu_80_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o(2),
      Q => PixArray_val_V_4_0_fu_80(2),
      R => '0'
    );
\PixArray_val_V_4_0_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o(3),
      Q => PixArray_val_V_4_0_fu_80(3),
      R => '0'
    );
\PixArray_val_V_4_0_fu_80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o(4),
      Q => PixArray_val_V_4_0_fu_80(4),
      R => '0'
    );
\PixArray_val_V_4_0_fu_80_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o(5),
      Q => PixArray_val_V_4_0_fu_80(5),
      R => '0'
    );
\PixArray_val_V_4_0_fu_80_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o(6),
      Q => PixArray_val_V_4_0_fu_80(6),
      R => '0'
    );
\PixArray_val_V_4_0_fu_80_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o(7),
      Q => PixArray_val_V_4_0_fu_80(7),
      R => '0'
    );
\PixArray_val_V_5_0_fu_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o(0),
      Q => PixArray_val_V_5_0_fu_84(0),
      R => '0'
    );
\PixArray_val_V_5_0_fu_84_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o(1),
      Q => PixArray_val_V_5_0_fu_84(1),
      R => '0'
    );
\PixArray_val_V_5_0_fu_84_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o(2),
      Q => PixArray_val_V_5_0_fu_84(2),
      R => '0'
    );
\PixArray_val_V_5_0_fu_84_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o(3),
      Q => PixArray_val_V_5_0_fu_84(3),
      R => '0'
    );
\PixArray_val_V_5_0_fu_84_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o(4),
      Q => PixArray_val_V_5_0_fu_84(4),
      R => '0'
    );
\PixArray_val_V_5_0_fu_84_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o(5),
      Q => PixArray_val_V_5_0_fu_84(5),
      R => '0'
    );
\PixArray_val_V_5_0_fu_84_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o(6),
      Q => PixArray_val_V_5_0_fu_84(6),
      R => '0'
    );
\PixArray_val_V_5_0_fu_84_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o(7),
      Q => PixArray_val_V_5_0_fu_84(7),
      R => '0'
    );
\PixArray_val_V_6_0_fu_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o(0),
      Q => PixArray_val_V_6_0_fu_88(0),
      R => '0'
    );
\PixArray_val_V_6_0_fu_88_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o(1),
      Q => PixArray_val_V_6_0_fu_88(1),
      R => '0'
    );
\PixArray_val_V_6_0_fu_88_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o(2),
      Q => PixArray_val_V_6_0_fu_88(2),
      R => '0'
    );
\PixArray_val_V_6_0_fu_88_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o(3),
      Q => PixArray_val_V_6_0_fu_88(3),
      R => '0'
    );
\PixArray_val_V_6_0_fu_88_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o(4),
      Q => PixArray_val_V_6_0_fu_88(4),
      R => '0'
    );
\PixArray_val_V_6_0_fu_88_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o(5),
      Q => PixArray_val_V_6_0_fu_88(5),
      R => '0'
    );
\PixArray_val_V_6_0_fu_88_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o(6),
      Q => PixArray_val_V_6_0_fu_88(6),
      R => '0'
    );
\PixArray_val_V_6_0_fu_88_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o(7),
      Q => PixArray_val_V_6_0_fu_88(7),
      R => '0'
    );
\PixArray_val_V_7_0_fu_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o(0),
      Q => PixArray_val_V_7_0_fu_92(0),
      R => '0'
    );
\PixArray_val_V_7_0_fu_92_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o(1),
      Q => PixArray_val_V_7_0_fu_92(1),
      R => '0'
    );
\PixArray_val_V_7_0_fu_92_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o(2),
      Q => PixArray_val_V_7_0_fu_92(2),
      R => '0'
    );
\PixArray_val_V_7_0_fu_92_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o(3),
      Q => PixArray_val_V_7_0_fu_92(3),
      R => '0'
    );
\PixArray_val_V_7_0_fu_92_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o(4),
      Q => PixArray_val_V_7_0_fu_92(4),
      R => '0'
    );
\PixArray_val_V_7_0_fu_92_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o(5),
      Q => PixArray_val_V_7_0_fu_92(5),
      R => '0'
    );
\PixArray_val_V_7_0_fu_92_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o(6),
      Q => PixArray_val_V_7_0_fu_92(6),
      R => '0'
    );
\PixArray_val_V_7_0_fu_92_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o(7),
      Q => PixArray_val_V_7_0_fu_92(7),
      R => '0'
    );
\PixArray_val_V_8_0_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o(0),
      Q => PixArray_val_V_8_0_fu_96(0),
      R => '0'
    );
\PixArray_val_V_8_0_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o(1),
      Q => PixArray_val_V_8_0_fu_96(1),
      R => '0'
    );
\PixArray_val_V_8_0_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o(2),
      Q => PixArray_val_V_8_0_fu_96(2),
      R => '0'
    );
\PixArray_val_V_8_0_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o(3),
      Q => PixArray_val_V_8_0_fu_96(3),
      R => '0'
    );
\PixArray_val_V_8_0_fu_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o(4),
      Q => PixArray_val_V_8_0_fu_96(4),
      R => '0'
    );
\PixArray_val_V_8_0_fu_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o(5),
      Q => PixArray_val_V_8_0_fu_96(5),
      R => '0'
    );
\PixArray_val_V_8_0_fu_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o(6),
      Q => PixArray_val_V_8_0_fu_96(6),
      R => '0'
    );
\PixArray_val_V_8_0_fu_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o(7),
      Q => PixArray_val_V_8_0_fu_96(7),
      R => '0'
    );
\PixArray_val_V_9_0_fu_100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o(0),
      Q => PixArray_val_V_9_0_fu_100(0),
      R => '0'
    );
\PixArray_val_V_9_0_fu_100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o(1),
      Q => PixArray_val_V_9_0_fu_100(1),
      R => '0'
    );
\PixArray_val_V_9_0_fu_100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o(2),
      Q => PixArray_val_V_9_0_fu_100(2),
      R => '0'
    );
\PixArray_val_V_9_0_fu_100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o(3),
      Q => PixArray_val_V_9_0_fu_100(3),
      R => '0'
    );
\PixArray_val_V_9_0_fu_100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o(4),
      Q => PixArray_val_V_9_0_fu_100(4),
      R => '0'
    );
\PixArray_val_V_9_0_fu_100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o(5),
      Q => PixArray_val_V_9_0_fu_100(5),
      R => '0'
    );
\PixArray_val_V_9_0_fu_100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o(6),
      Q => PixArray_val_V_9_0_fu_100(6),
      R => '0'
    );
\PixArray_val_V_9_0_fu_100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_3_0_fu_760,
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o(7),
      Q => PixArray_val_V_9_0_fu_100(7),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8888"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(1),
      I1 => \ap_CS_fsm_reg[0]_0\(0),
      I2 => ap_start,
      I3 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0,
      I4 => \^ap_cs_fsm_reg[2]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(1),
      I1 => \ap_CS_fsm_reg[0]_0\(0),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[2]_0\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[2]_0\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap
     port map (
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      D(0) => ap_NS_fsm(1),
      Q(2) => ap_CS_fsm_state5,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^ap_cs_fsm_reg[2]_0\(0),
      SR(0) => ap_NS_fsm11_out,
      SS(0) => SS(0),
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => \grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter2\,
      ap_enable_reg_pp0_iter4 => \grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter4\,
      ap_enable_reg_pp0_iter6 => \grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter6\,
      ap_enable_reg_pp0_iter8 => \grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter8\,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      \empty_45_reg_365_reg[0]_0\ => \empty_45_reg_365_reg[0]\,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(5 downto 0) => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(5 downto 0),
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_n_21,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_n_22,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_1 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0,
      grp_hscale_polyphase_fu_220_ap_start_reg => grp_hscale_polyphase_fu_220_ap_start_reg,
      \hfltCoeff_load_reg_375_reg[15]_0\(15 downto 0) => hfltCoeff_load_reg_375(15 downto 0),
      \hfltCoeff_load_reg_375_reg[15]_1\(15 downto 0) => \hfltCoeff_load_reg_375_reg[15]\(15 downto 0),
      hscale_core_polyphase_U0_hfltCoeff_ce0 => hscale_core_polyphase_U0_hfltCoeff_ce0,
      \int_hfltCoeff_shift0_reg[0]\ => \int_hfltCoeff_shift0_reg[0]\,
      p_0_in => p_0_in_4,
      p_0_in_0 => p_0_in_3,
      p_0_in_1 => p_0_in_2,
      p_0_in_2 => p_0_in_1,
      p_0_in_3 => p_0_in_0,
      p_0_in_4 => p_0_in,
      p_reg_reg => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_n_10
    );
grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_n_22,
      Q => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg,
      R => SS(0)
    );
grp_hscale_core_polyphase_Pipeline_loop_width_fu_220: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_width
     port map (
      CO(0) => icmp_ln653_fu_281_p2_carry_i_4(0),
      D(1) => ap_NS_fsm(4),
      D(0) => ap_NS_fsm(2),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => E(0),
      FiltCoeff_1_address0(5 downto 0) => FiltCoeff_1_address0(5 downto 0),
      FiltCoeff_2_address0(5 downto 0) => FiltCoeff_2_address0(5 downto 0),
      FiltCoeff_3_address0(5 downto 0) => FiltCoeff_3_address0(5 downto 0),
      FiltCoeff_4_address0(5 downto 0) => FiltCoeff_4_address0(5 downto 0),
      FiltCoeff_5_address0(5 downto 0) => FiltCoeff_5_address0(5 downto 0),
      FiltCoeff_address0(5 downto 0) => FiltCoeff_address0(5 downto 0),
      \PixArray_val_V_15_047_fu_124_reg[7]\(7 downto 0) => PixArray_val_V_21_053_fu_148(7 downto 0),
      \PixArray_val_V_15_047_fu_124_reg[7]_0\(7 downto 0) => PixArray_val_V_18_050_fu_136(7 downto 0),
      \PixArray_val_V_16_048_fu_128_reg[7]\(7 downto 0) => PixArray_val_V_22_054_fu_152(7 downto 0),
      \PixArray_val_V_16_048_fu_128_reg[7]_0\(7 downto 0) => PixArray_val_V_19_051_fu_140(7 downto 0),
      \PixArray_val_V_17_049_fu_132_reg[7]\(7 downto 0) => PixArray_val_V_23_055_fu_156(7 downto 0),
      \PixArray_val_V_17_049_fu_132_reg[7]_0\(7 downto 0) => PixArray_val_V_20_052_fu_144(7 downto 0),
      \PixArray_val_V_21_053_fu_148_reg[7]\(7 downto 0) => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o(7 downto 0),
      \PixArray_val_V_21_053_fu_148_reg[7]_0\(7 downto 0) => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o(7 downto 0),
      \PixArray_val_V_21_053_fu_148_reg[7]_1\(7 downto 0) => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o(7 downto 0),
      \PixArray_val_V_21_053_fu_148_reg[7]_2\(7 downto 0) => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o(7 downto 0),
      \PixArray_val_V_21_053_fu_148_reg[7]_3\(7 downto 0) => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o(7 downto 0),
      \PixArray_val_V_22_054_fu_152_reg[7]\(7 downto 0) => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o(7 downto 0),
      \PixArray_val_V_22_054_fu_152_reg[7]_0\(7 downto 0) => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o(7 downto 0),
      \PixArray_val_V_22_054_fu_152_reg[7]_1\(7 downto 0) => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o(7 downto 0),
      \PixArray_val_V_22_054_fu_152_reg[7]_2\(7 downto 0) => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o(7 downto 0),
      \PixArray_val_V_22_054_fu_152_reg[7]_3\(7 downto 0) => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o(7 downto 0),
      \PixArray_val_V_23_055_fu_156_reg[7]\(7 downto 0) => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o(7 downto 0),
      \PixArray_val_V_23_055_fu_156_reg[7]_0\(7 downto 0) => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o(7 downto 0),
      \PixArray_val_V_23_055_fu_156_reg[7]_1\(7 downto 0) => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o(7 downto 0),
      \PixArray_val_V_23_055_fu_156_reg[7]_2\(7 downto 0) => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o(7 downto 0),
      \PixArray_val_V_23_055_fu_156_reg[7]_3\(7 downto 0) => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o(7 downto 0),
      Q(2) => ap_CS_fsm_state5,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => SS(0),
      \add_ln676_reg_969_reg[15]_0\(15 downto 0) => \add_ln676_reg_969_reg[15]\(15 downto 0),
      \and_ln757_reg_984_reg[0]_0\(1 downto 0) => \and_ln757_reg_984_reg[0]\(1 downto 0),
      \ap_CS_fsm_reg[2]\ => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_n_21,
      \ap_CS_fsm_reg[3]\ => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_n_210,
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]_0\,
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^grp_hscale_core_polyphase_pipeline_loop_width_fu_220_ap_start_reg\,
      ap_enable_reg_pp0_iter10_reg_0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_n_10,
      ap_enable_reg_pp0_iter2 => \grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter2\,
      ap_enable_reg_pp0_iter4 => \grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter4\,
      ap_enable_reg_pp0_iter5_reg_0(0) => \^hscale_core_polyphase_u0_stream_upsampled_read\,
      ap_enable_reg_pp0_iter5_reg_1(0) => PixArray_val_V_3_0_fu_760,
      ap_enable_reg_pp0_iter6 => \grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter6\,
      ap_enable_reg_pp0_iter8 => \grp_hscale_polyphase_fu_220/ap_enable_reg_pp0_iter8\,
      ap_loop_init_int_reg => ap_loop_init_int,
      ap_loop_init_int_reg_0 => ap_loop_init,
      ap_rst_n => ap_rst_n,
      \d_read_reg_22_reg[8]\(8 downto 0) => D(8 downto 0),
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(5 downto 0) => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0(5 downto 0),
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready,
      grp_hscale_polyphase_fu_220_ap_start_reg => grp_hscale_polyphase_fu_220_ap_start_reg,
      hscale_core_polyphase_U0_phasesH_ce0 => hscale_core_polyphase_U0_phasesH_ce0,
      icmp_ln653_fu_281_p2_carry_0(1 downto 0) => icmp_ln653_fu_281_p2_carry(1 downto 0),
      icmp_ln653_fu_281_p2_carry_1 => icmp_ln653_fu_281_p2_carry_0,
      \icmp_ln676_fu_423_p2_carry__0_0\(3 downto 0) => \icmp_ln676_fu_423_p2_carry__0\(3 downto 0),
      \icmp_ln676_fu_423_p2_carry__0_1\(15 downto 0) => \icmp_ln676_fu_423_p2_carry__0_0\(15 downto 0),
      \icmp_ln676_fu_423_p2_carry__1_0\(3 downto 0) => \icmp_ln676_fu_423_p2_carry__1\(3 downto 0),
      \icmp_ln715_reg_937_reg[0]_0\(2 downto 0) => \icmp_ln715_reg_937_reg[0]\(2 downto 0),
      \icmp_ln757_fu_403_p2_carry__0_0\(3 downto 0) => \icmp_ln757_fu_403_p2_carry__0\(3 downto 0),
      \icmp_ln757_fu_403_p2_carry__0_1\(3 downto 0) => \icmp_ln757_fu_403_p2_carry__0_0\(3 downto 0),
      \in\(23 downto 0) => \in\(23 downto 0),
      \int_phasesH_shift0_reg[0]\ => \int_phasesH_shift0_reg[0]\,
      \lhs_2_reg_1065_reg[7]\(7 downto 0) => PixArray_val_V_15_047_fu_124(7 downto 0),
      p_reg_reg(15) => FiltCoeff_1_U_n_5,
      p_reg_reg(14) => FiltCoeff_1_U_n_6,
      p_reg_reg(13) => FiltCoeff_1_U_n_7,
      p_reg_reg(12) => FiltCoeff_1_U_n_8,
      p_reg_reg(11) => FiltCoeff_1_U_n_9,
      p_reg_reg(10) => FiltCoeff_1_U_n_10,
      p_reg_reg(9) => FiltCoeff_1_U_n_11,
      p_reg_reg(8) => FiltCoeff_1_U_n_12,
      p_reg_reg(7) => FiltCoeff_1_U_n_13,
      p_reg_reg(6) => FiltCoeff_1_U_n_14,
      p_reg_reg(5) => FiltCoeff_1_U_n_15,
      p_reg_reg(4) => FiltCoeff_1_U_n_16,
      p_reg_reg(3) => FiltCoeff_1_U_n_17,
      p_reg_reg(2) => FiltCoeff_1_U_n_18,
      p_reg_reg(1) => FiltCoeff_1_U_n_19,
      p_reg_reg(0) => FiltCoeff_1_U_n_20,
      p_reg_reg_0(15) => FiltCoeff_2_U_n_5,
      p_reg_reg_0(14) => FiltCoeff_2_U_n_6,
      p_reg_reg_0(13) => FiltCoeff_2_U_n_7,
      p_reg_reg_0(12) => FiltCoeff_2_U_n_8,
      p_reg_reg_0(11) => FiltCoeff_2_U_n_9,
      p_reg_reg_0(10) => FiltCoeff_2_U_n_10,
      p_reg_reg_0(9) => FiltCoeff_2_U_n_11,
      p_reg_reg_0(8) => FiltCoeff_2_U_n_12,
      p_reg_reg_0(7) => FiltCoeff_2_U_n_13,
      p_reg_reg_0(6) => FiltCoeff_2_U_n_14,
      p_reg_reg_0(5) => FiltCoeff_2_U_n_15,
      p_reg_reg_0(4) => FiltCoeff_2_U_n_16,
      p_reg_reg_0(3) => FiltCoeff_2_U_n_17,
      p_reg_reg_0(2) => FiltCoeff_2_U_n_18,
      p_reg_reg_0(1) => FiltCoeff_2_U_n_19,
      p_reg_reg_0(0) => FiltCoeff_2_U_n_20,
      p_reg_reg_1(15) => FiltCoeff_3_U_n_5,
      p_reg_reg_1(14) => FiltCoeff_3_U_n_6,
      p_reg_reg_1(13) => FiltCoeff_3_U_n_7,
      p_reg_reg_1(12) => FiltCoeff_3_U_n_8,
      p_reg_reg_1(11) => FiltCoeff_3_U_n_9,
      p_reg_reg_1(10) => FiltCoeff_3_U_n_10,
      p_reg_reg_1(9) => FiltCoeff_3_U_n_11,
      p_reg_reg_1(8) => FiltCoeff_3_U_n_12,
      p_reg_reg_1(7) => FiltCoeff_3_U_n_13,
      p_reg_reg_1(6) => FiltCoeff_3_U_n_14,
      p_reg_reg_1(5) => FiltCoeff_3_U_n_15,
      p_reg_reg_1(4) => FiltCoeff_3_U_n_16,
      p_reg_reg_1(3) => FiltCoeff_3_U_n_17,
      p_reg_reg_1(2) => FiltCoeff_3_U_n_18,
      p_reg_reg_1(1) => FiltCoeff_3_U_n_19,
      p_reg_reg_1(0) => FiltCoeff_3_U_n_20,
      p_reg_reg_10(7 downto 0) => PixArray_val_V_7_0_fu_92(7 downto 0),
      p_reg_reg_11(7 downto 0) => PixArray_val_V_4_0_fu_80(7 downto 0),
      p_reg_reg_12(7 downto 0) => PixArray_val_V_12_0_fu_112(7 downto 0),
      p_reg_reg_13(7 downto 0) => PixArray_val_V_9_0_fu_100(7 downto 0),
      p_reg_reg_14(7 downto 0) => PixArray_val_V_6_0_fu_88(7 downto 0),
      p_reg_reg_15(7 downto 0) => PixArray_val_V_3_0_fu_76(7 downto 0),
      p_reg_reg_2(15) => FiltCoeff_4_U_n_5,
      p_reg_reg_2(14) => FiltCoeff_4_U_n_6,
      p_reg_reg_2(13) => FiltCoeff_4_U_n_7,
      p_reg_reg_2(12) => FiltCoeff_4_U_n_8,
      p_reg_reg_2(11) => FiltCoeff_4_U_n_9,
      p_reg_reg_2(10) => FiltCoeff_4_U_n_10,
      p_reg_reg_2(9) => FiltCoeff_4_U_n_11,
      p_reg_reg_2(8) => FiltCoeff_4_U_n_12,
      p_reg_reg_2(7) => FiltCoeff_4_U_n_13,
      p_reg_reg_2(6) => FiltCoeff_4_U_n_14,
      p_reg_reg_2(5) => FiltCoeff_4_U_n_15,
      p_reg_reg_2(4) => FiltCoeff_4_U_n_16,
      p_reg_reg_2(3) => FiltCoeff_4_U_n_17,
      p_reg_reg_2(2) => FiltCoeff_4_U_n_18,
      p_reg_reg_2(1) => FiltCoeff_4_U_n_19,
      p_reg_reg_2(0) => FiltCoeff_4_U_n_20,
      p_reg_reg_3(15) => FiltCoeff_5_U_n_5,
      p_reg_reg_3(14) => FiltCoeff_5_U_n_6,
      p_reg_reg_3(13) => FiltCoeff_5_U_n_7,
      p_reg_reg_3(12) => FiltCoeff_5_U_n_8,
      p_reg_reg_3(11) => FiltCoeff_5_U_n_9,
      p_reg_reg_3(10) => FiltCoeff_5_U_n_10,
      p_reg_reg_3(9) => FiltCoeff_5_U_n_11,
      p_reg_reg_3(8) => FiltCoeff_5_U_n_12,
      p_reg_reg_3(7) => FiltCoeff_5_U_n_13,
      p_reg_reg_3(6) => FiltCoeff_5_U_n_14,
      p_reg_reg_3(5) => FiltCoeff_5_U_n_15,
      p_reg_reg_3(4) => FiltCoeff_5_U_n_16,
      p_reg_reg_3(3) => FiltCoeff_5_U_n_17,
      p_reg_reg_3(2) => FiltCoeff_5_U_n_18,
      p_reg_reg_3(1) => FiltCoeff_5_U_n_19,
      p_reg_reg_3(0) => FiltCoeff_5_U_n_20,
      p_reg_reg_4(7 downto 0) => PixArray_val_V_14_0_fu_120(7 downto 0),
      p_reg_reg_5(7 downto 0) => PixArray_val_V_11_0_fu_108(7 downto 0),
      p_reg_reg_6(7 downto 0) => PixArray_val_V_8_0_fu_96(7 downto 0),
      p_reg_reg_7(7 downto 0) => PixArray_val_V_5_0_fu_84(7 downto 0),
      p_reg_reg_8(7 downto 0) => PixArray_val_V_13_0_fu_116(7 downto 0),
      p_reg_reg_9(7 downto 0) => PixArray_val_V_10_0_fu_104(7 downto 0),
      q00(15 downto 0) => q00(15 downto 0),
      sel0(9 downto 0) => sel0(9 downto 0),
      shiftReg_ce => shiftReg_ce,
      stream_scaled_empty_n => stream_scaled_empty_n,
      stream_scaled_full_n => stream_scaled_full_n,
      stream_upsampled_empty_n => stream_upsampled_empty_n,
      \tmp_3_reg_1125_reg[7]\(7 downto 0) => PixArray_val_V_17_049_fu_132(7 downto 0),
      \tmp_7_reg_1095_reg[7]\(7 downto 0) => PixArray_val_V_16_048_fu_128(7 downto 0),
      v_hcresampler_core_1_U0_stream_scaled_read => v_hcresampler_core_1_U0_stream_scaled_read,
      \x_5_reg_927_pp0_iter2_reg_reg[0]__0_0\ => \x_5_reg_927_pp0_iter2_reg_reg[0]__0\,
      \x_fu_164_reg[10]_0\(5 downto 0) => \x_fu_164_reg[10]\(5 downto 0),
      \x_fu_164_reg[6]_0\(1 downto 0) => \x_fu_164_reg[6]\(1 downto 0),
      \xbySamples_reg_941_reg[0]_0\ => \xbySamples_reg_941_reg[0]\,
      \xbySamples_reg_941_reg[10]_0\(9 downto 0) => Q(9 downto 0)
    );
grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_n_210,
      Q => \^grp_hscale_core_polyphase_pipeline_loop_width_fu_220_ap_start_reg\,
      R => SS(0)
    );
\y_fu_72[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_fu_72_reg[10]_0\(0),
      O => y_6_fu_325_p2(0)
    );
\y_fu_72[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0,
      I2 => ap_start,
      O => ap_NS_fsm11_out
    );
\y_fu_72[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^y_fu_72_reg[10]_0\(9),
      I1 => \^y_fu_72_reg[10]_0\(7),
      I2 => \y_fu_72[10]_i_3_n_5\,
      I3 => \^y_fu_72_reg[10]_0\(6),
      I4 => \^y_fu_72_reg[10]_0\(8),
      I5 => \^y_fu_72_reg[10]_0\(10),
      O => y_6_fu_325_p2(10)
    );
\y_fu_72[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^y_fu_72_reg[10]_0\(5),
      I1 => \^y_fu_72_reg[10]_0\(2),
      I2 => \^y_fu_72_reg[10]_0\(1),
      I3 => \^y_fu_72_reg[10]_0\(0),
      I4 => \^y_fu_72_reg[10]_0\(3),
      I5 => \^y_fu_72_reg[10]_0\(4),
      O => \y_fu_72[10]_i_3_n_5\
    );
\y_fu_72[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^y_fu_72_reg[10]_0\(0),
      I1 => \^y_fu_72_reg[10]_0\(1),
      O => y_6_fu_325_p2(1)
    );
\y_fu_72[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^y_fu_72_reg[10]_0\(0),
      I1 => \^y_fu_72_reg[10]_0\(1),
      I2 => \^y_fu_72_reg[10]_0\(2),
      O => y_6_fu_325_p2(2)
    );
\y_fu_72[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^y_fu_72_reg[10]_0\(2),
      I1 => \^y_fu_72_reg[10]_0\(1),
      I2 => \^y_fu_72_reg[10]_0\(0),
      I3 => \^y_fu_72_reg[10]_0\(3),
      O => y_6_fu_325_p2(3)
    );
\y_fu_72[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^y_fu_72_reg[10]_0\(3),
      I1 => \^y_fu_72_reg[10]_0\(0),
      I2 => \^y_fu_72_reg[10]_0\(1),
      I3 => \^y_fu_72_reg[10]_0\(2),
      I4 => \^y_fu_72_reg[10]_0\(4),
      O => y_6_fu_325_p2(4)
    );
\y_fu_72[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^y_fu_72_reg[10]_0\(2),
      I1 => \^y_fu_72_reg[10]_0\(1),
      I2 => \^y_fu_72_reg[10]_0\(0),
      I3 => \^y_fu_72_reg[10]_0\(3),
      I4 => \^y_fu_72_reg[10]_0\(4),
      I5 => \^y_fu_72_reg[10]_0\(5),
      O => y_6_fu_325_p2(5)
    );
\y_fu_72[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y_fu_72[10]_i_3_n_5\,
      I1 => \^y_fu_72_reg[10]_0\(6),
      O => y_6_fu_325_p2(6)
    );
\y_fu_72[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^y_fu_72_reg[10]_0\(6),
      I1 => \y_fu_72[10]_i_3_n_5\,
      I2 => \^y_fu_72_reg[10]_0\(7),
      O => y_6_fu_325_p2(7)
    );
\y_fu_72[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^y_fu_72_reg[10]_0\(7),
      I1 => \y_fu_72[10]_i_3_n_5\,
      I2 => \^y_fu_72_reg[10]_0\(6),
      I3 => \^y_fu_72_reg[10]_0\(8),
      O => y_6_fu_325_p2(8)
    );
\y_fu_72[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \^y_fu_72_reg[10]_0\(8),
      I1 => \^y_fu_72_reg[10]_0\(6),
      I2 => \y_fu_72[10]_i_3_n_5\,
      I3 => \^y_fu_72_reg[10]_0\(7),
      I4 => \^y_fu_72_reg[10]_0\(9),
      O => y_6_fu_325_p2(9)
    );
\y_fu_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_6_fu_325_p2(0),
      Q => \^y_fu_72_reg[10]_0\(0),
      R => ap_NS_fsm11_out
    );
\y_fu_72_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_6_fu_325_p2(10),
      Q => \^y_fu_72_reg[10]_0\(10),
      R => ap_NS_fsm11_out
    );
\y_fu_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_6_fu_325_p2(1),
      Q => \^y_fu_72_reg[10]_0\(1),
      R => ap_NS_fsm11_out
    );
\y_fu_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_6_fu_325_p2(2),
      Q => \^y_fu_72_reg[10]_0\(2),
      R => ap_NS_fsm11_out
    );
\y_fu_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_6_fu_325_p2(3),
      Q => \^y_fu_72_reg[10]_0\(3),
      R => ap_NS_fsm11_out
    );
\y_fu_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_6_fu_325_p2(4),
      Q => \^y_fu_72_reg[10]_0\(4),
      R => ap_NS_fsm11_out
    );
\y_fu_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_6_fu_325_p2(5),
      Q => \^y_fu_72_reg[10]_0\(5),
      R => ap_NS_fsm11_out
    );
\y_fu_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_6_fu_325_p2(6),
      Q => \^y_fu_72_reg[10]_0\(6),
      R => ap_NS_fsm11_out
    );
\y_fu_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_6_fu_325_p2(7),
      Q => \^y_fu_72_reg[10]_0\(7),
      R => ap_NS_fsm11_out
    );
\y_fu_72_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_6_fu_325_p2(8),
      Q => \^y_fu_72_reg[10]_0\(8),
      R => ap_NS_fsm11_out
    );
\y_fu_72_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_6_fu_325_p2(9),
      Q => \^y_fu_72_reg[10]_0\(9),
      R => ap_NS_fsm11_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hscaler is
  port (
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hscaler : entity is 16;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hscaler : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hscaler : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hscaler : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hscaler : entity is 4;
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hscaler : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hscaler;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hscaler is
  signal \<const0>\ : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_34 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_37 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_39 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_6 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_7 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_9 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_stream_in_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal Block_entry12_proc_U0_ap_continue : STD_LOGIC;
  signal Block_entry12_proc_U0_ap_return : STD_LOGIC;
  signal Block_entry1_proc_U0_ap_continue : STD_LOGIC;
  signal Block_entry1_proc_U0_ap_return : STD_LOGIC;
  signal Block_entry1_proc_U0_n_9 : STD_LOGIC;
  signal CTRL_s_axi_U_n_100 : STD_LOGIC;
  signal CTRL_s_axi_U_n_101 : STD_LOGIC;
  signal CTRL_s_axi_U_n_104 : STD_LOGIC;
  signal CTRL_s_axi_U_n_105 : STD_LOGIC;
  signal CTRL_s_axi_U_n_106 : STD_LOGIC;
  signal CTRL_s_axi_U_n_107 : STD_LOGIC;
  signal CTRL_s_axi_U_n_108 : STD_LOGIC;
  signal CTRL_s_axi_U_n_109 : STD_LOGIC;
  signal CTRL_s_axi_U_n_11 : STD_LOGIC;
  signal CTRL_s_axi_U_n_110 : STD_LOGIC;
  signal CTRL_s_axi_U_n_111 : STD_LOGIC;
  signal CTRL_s_axi_U_n_112 : STD_LOGIC;
  signal CTRL_s_axi_U_n_113 : STD_LOGIC;
  signal CTRL_s_axi_U_n_114 : STD_LOGIC;
  signal CTRL_s_axi_U_n_115 : STD_LOGIC;
  signal CTRL_s_axi_U_n_116 : STD_LOGIC;
  signal CTRL_s_axi_U_n_117 : STD_LOGIC;
  signal CTRL_s_axi_U_n_118 : STD_LOGIC;
  signal CTRL_s_axi_U_n_119 : STD_LOGIC;
  signal CTRL_s_axi_U_n_12 : STD_LOGIC;
  signal CTRL_s_axi_U_n_121 : STD_LOGIC;
  signal CTRL_s_axi_U_n_125 : STD_LOGIC;
  signal CTRL_s_axi_U_n_126 : STD_LOGIC;
  signal CTRL_s_axi_U_n_127 : STD_LOGIC;
  signal CTRL_s_axi_U_n_129 : STD_LOGIC;
  signal CTRL_s_axi_U_n_131 : STD_LOGIC;
  signal CTRL_s_axi_U_n_134 : STD_LOGIC;
  signal CTRL_s_axi_U_n_135 : STD_LOGIC;
  signal CTRL_s_axi_U_n_27 : STD_LOGIC;
  signal CTRL_s_axi_U_n_28 : STD_LOGIC;
  signal CTRL_s_axi_U_n_29 : STD_LOGIC;
  signal CTRL_s_axi_U_n_30 : STD_LOGIC;
  signal CTRL_s_axi_U_n_47 : STD_LOGIC;
  signal CTRL_s_axi_U_n_48 : STD_LOGIC;
  signal CTRL_s_axi_U_n_49 : STD_LOGIC;
  signal CTRL_s_axi_U_n_50 : STD_LOGIC;
  signal CTRL_s_axi_U_n_51 : STD_LOGIC;
  signal CTRL_s_axi_U_n_52 : STD_LOGIC;
  signal CTRL_s_axi_U_n_53 : STD_LOGIC;
  signal CTRL_s_axi_U_n_54 : STD_LOGIC;
  signal CTRL_s_axi_U_n_55 : STD_LOGIC;
  signal CTRL_s_axi_U_n_56 : STD_LOGIC;
  signal CTRL_s_axi_U_n_57 : STD_LOGIC;
  signal CTRL_s_axi_U_n_58 : STD_LOGIC;
  signal CTRL_s_axi_U_n_60 : STD_LOGIC;
  signal CTRL_s_axi_U_n_61 : STD_LOGIC;
  signal CTRL_s_axi_U_n_62 : STD_LOGIC;
  signal CTRL_s_axi_U_n_7 : STD_LOGIC;
  signal CTRL_s_axi_U_n_8 : STD_LOGIC;
  signal CTRL_s_axi_U_n_81 : STD_LOGIC;
  signal CTRL_s_axi_U_n_82 : STD_LOGIC;
  signal CTRL_s_axi_U_n_83 : STD_LOGIC;
  signal CTRL_s_axi_U_n_84 : STD_LOGIC;
  signal CTRL_s_axi_U_n_85 : STD_LOGIC;
  signal CTRL_s_axi_U_n_86 : STD_LOGIC;
  signal CTRL_s_axi_U_n_87 : STD_LOGIC;
  signal CTRL_s_axi_U_n_88 : STD_LOGIC;
  signal CTRL_s_axi_U_n_89 : STD_LOGIC;
  signal CTRL_s_axi_U_n_90 : STD_LOGIC;
  signal CTRL_s_axi_U_n_91 : STD_LOGIC;
  signal CTRL_s_axi_U_n_92 : STD_LOGIC;
  signal CTRL_s_axi_U_n_93 : STD_LOGIC;
  signal CTRL_s_axi_U_n_94 : STD_LOGIC;
  signal CTRL_s_axi_U_n_95 : STD_LOGIC;
  signal CTRL_s_axi_U_n_96 : STD_LOGIC;
  signal CTRL_s_axi_U_n_97 : STD_LOGIC;
  signal CTRL_s_axi_U_n_98 : STD_LOGIC;
  signal CTRL_s_axi_U_n_99 : STD_LOGIC;
  signal ColorModeOut : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Height : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal MultiPixStream2AXIvideo_U0_ap_done : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_idle : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_start : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_10 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_11 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_27 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_29 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_9 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_stream_out_422_read : STD_LOGIC;
  signal WidthIn : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal WidthOut : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln676_reg_969 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state3_9 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state4_10 : STD_LOGIC;
  signal ap_CS_fsm_state4_6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_done_reg : STD_LOGIC;
  signal ap_done_reg_0 : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC;
  signal ap_return_preg_1 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC;
  signal ap_sync_Block_entry12_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_Block_entry1_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_hscale_core_polyphase_U0_ap_ready : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_Block_entry12_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_Block_entry1_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_n_5 : STD_LOGIC;
  signal bPassThruHcr1_channel_U_n_10 : STD_LOGIC;
  signal bPassThruHcr1_channel_U_n_13 : STD_LOGIC;
  signal bPassThruHcr1_channel_U_n_14 : STD_LOGIC;
  signal bPassThruHcr1_channel_U_n_5 : STD_LOGIC;
  signal bPassThruHcr1_channel_U_n_9 : STD_LOGIC;
  signal bPassThruHcr1_channel_dout : STD_LOGIC;
  signal bPassThruHcr2_U_n_8 : STD_LOGIC;
  signal bPassThruHcr2_dout : STD_LOGIC;
  signal data_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130/ap_sig_allocacmp_i_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130/mapComp_address0\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/ap_loop_init\ : STD_LOGIC;
  signal \grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal \grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/icmp_ln653_fu_281_p2\ : STD_LOGIC;
  signal \grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/tmp_17_fu_293_p4\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready : STD_LOGIC;
  signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg : STD_LOGIC;
  signal \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/ap_block_pp0_stage0_01001\ : STD_LOGIC;
  signal \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/ap_enable_reg_pp0_iter4\ : STD_LOGIC;
  signal \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/pixbuf_y_val_V_21_out_load_reg_8380\ : STD_LOGIC;
  signal \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/tmp_reg_786_pp0_iter2_reg\ : STD_LOGIC;
  signal \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/tmp_reg_786_pp0_iter3_reg\ : STD_LOGIC;
  signal hfltCoeff_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hscale_core_polyphase_U0_hfltCoeff_address0 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal hscale_core_polyphase_U0_hfltCoeff_ce0 : STD_LOGIC;
  signal hscale_core_polyphase_U0_n_33 : STD_LOGIC;
  signal hscale_core_polyphase_U0_n_34 : STD_LOGIC;
  signal hscale_core_polyphase_U0_n_35 : STD_LOGIC;
  signal hscale_core_polyphase_U0_n_48 : STD_LOGIC;
  signal hscale_core_polyphase_U0_n_49 : STD_LOGIC;
  signal hscale_core_polyphase_U0_n_51 : STD_LOGIC;
  signal hscale_core_polyphase_U0_n_79 : STD_LOGIC;
  signal hscale_core_polyphase_U0_n_80 : STD_LOGIC;
  signal hscale_core_polyphase_U0_phasesH_address0 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal hscale_core_polyphase_U0_phasesH_ce0 : STD_LOGIC;
  signal hscale_core_polyphase_U0_stream_scaled_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal hscale_core_polyphase_U0_stream_upsampled_read : STD_LOGIC;
  signal i_1_fu_82_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal icmp_ln1542_fu_220_p2 : STD_LOGIC;
  signal icmp_ln1634_fu_226_p2 : STD_LOGIC;
  signal icmp_ln1634_fu_249_p2 : STD_LOGIC;
  signal icmp_ln637_fu_320_p2 : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal mOutPtr110_out_2 : STD_LOGIC;
  signal mOutPtr110_out_5 : STD_LOGIC;
  signal mOutPtr110_out_7 : STD_LOGIC;
  signal map_V_1_fu_48_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal map_V_2_fu_52_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal map_V_fu_44_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_v1_fu_303_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal phasesH_q0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal select_ln1632_reg_401 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_3 : STD_LOGIC;
  signal shiftReg_ce_4 : STD_LOGIC;
  signal shiftReg_ce_8 : STD_LOGIC;
  signal start_for_MultiPixStream2AXIvideo_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal stream_in_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal stream_in_empty_n : STD_LOGIC;
  signal stream_in_full_n : STD_LOGIC;
  signal stream_out_422_empty_n : STD_LOGIC;
  signal stream_out_422_full_n : STD_LOGIC;
  signal stream_scaled_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal stream_scaled_empty_n : STD_LOGIC;
  signal stream_scaled_full_n : STD_LOGIC;
  signal stream_upsampled_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal stream_upsampled_empty_n : STD_LOGIC;
  signal stream_upsampled_full_n : STD_LOGIC;
  signal v_hcresampler_core_1_U0_ap_ready : STD_LOGIC;
  signal v_hcresampler_core_1_U0_ap_start : STD_LOGIC;
  signal v_hcresampler_core_1_U0_n_31 : STD_LOGIC;
  signal v_hcresampler_core_1_U0_n_49 : STD_LOGIC;
  signal v_hcresampler_core_1_U0_n_50 : STD_LOGIC;
  signal v_hcresampler_core_1_U0_n_51 : STD_LOGIC;
  signal v_hcresampler_core_1_U0_n_52 : STD_LOGIC;
  signal v_hcresampler_core_1_U0_n_53 : STD_LOGIC;
  signal v_hcresampler_core_1_U0_n_54 : STD_LOGIC;
  signal v_hcresampler_core_1_U0_n_55 : STD_LOGIC;
  signal v_hcresampler_core_1_U0_n_58 : STD_LOGIC;
  signal v_hcresampler_core_1_U0_n_59 : STD_LOGIC;
  signal v_hcresampler_core_1_U0_stream_out_422_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal v_hcresampler_core_1_U0_stream_scaled_read : STD_LOGIC;
  signal v_hcresampler_core_U0_ap_start : STD_LOGIC;
  signal v_hcresampler_core_U0_n_37 : STD_LOGIC;
  signal v_hcresampler_core_U0_n_53 : STD_LOGIC;
  signal v_hcresampler_core_U0_n_54 : STD_LOGIC;
  signal v_hcresampler_core_U0_n_55 : STD_LOGIC;
  signal v_hcresampler_core_U0_n_56 : STD_LOGIC;
  signal v_hcresampler_core_U0_n_57 : STD_LOGIC;
  signal v_hcresampler_core_U0_n_58 : STD_LOGIC;
  signal v_hcresampler_core_U0_n_59 : STD_LOGIC;
  signal v_hcresampler_core_U0_n_60 : STD_LOGIC;
  signal v_hcresampler_core_U0_stream_in_read : STD_LOGIC;
  signal v_hcresampler_core_U0_stream_upsampled_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal y_fu_58 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal y_fu_60 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal y_fu_72_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const0>\;
  m_axis_video_TKEEP(1) <= \<const0>\;
  m_axis_video_TKEEP(0) <= \<const0>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
AXIvideo2MultiPixStream_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_AXIvideo2MultiPixStream
     port map (
      \B_V_data_1_state_reg[1]\ => s_axis_video_TREADY,
      CO(0) => icmp_ln637_fu_320_p2,
      D(0) => ap_NS_fsm(1),
      E(0) => AXIvideo2MultiPixStream_U0_n_34,
      Q(10 downto 0) => WidthIn(10 downto 0),
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[3]_0\(1) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[3]_0\(0) => AXIvideo2MultiPixStream_U0_n_9,
      \ap_CS_fsm_reg[5]_i_2_0\(10 downto 0) => Height(10 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_sync_AXIvideo2MultiPixStream_U0_ap_ready => ap_sync_AXIvideo2MultiPixStream_U0_ap_ready,
      ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg => AXIvideo2MultiPixStream_U0_n_39,
      \icmp_ln1409_reg_385_reg[0]\ => AXIvideo2MultiPixStream_U0_n_37,
      \icmp_ln1435_1_reg_324_reg[0]_0\ => AXIvideo2MultiPixStream_U0_n_7,
      \icmp_ln1435_1_reg_324_reg[0]_1\ => CTRL_s_axi_U_n_11,
      \icmp_ln1435_reg_319_reg[0]_0\ => AXIvideo2MultiPixStream_U0_n_6,
      \icmp_ln1435_reg_319_reg[0]_1\ => CTRL_s_axi_U_n_12,
      \in\(23 downto 0) => AXIvideo2MultiPixStream_U0_stream_in_din(23 downto 0),
      int_ap_start_i_2(0) => ap_CS_fsm_state3,
      int_ap_start_i_2_0 => ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_n_5,
      mOutPtr110_out => mOutPtr110_out,
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      shiftReg_ce => shiftReg_ce,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_full_n => stream_in_full_n,
      v_hcresampler_core_U0_stream_in_read => v_hcresampler_core_U0_stream_in_read
    );
Block_entry12_proc_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_Block_entry12_proc
     port map (
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => CTRL_s_axi_U_n_134,
      ap_return_preg => ap_return_preg,
      ap_start => ap_start,
      ap_sync_Block_entry12_proc_U0_ap_ready => ap_sync_Block_entry12_proc_U0_ap_ready,
      ap_sync_reg_Block_entry12_proc_U0_ap_ready => ap_sync_reg_Block_entry12_proc_U0_ap_ready,
      if_din(0) => Block_entry12_proc_U0_ap_return
    );
Block_entry1_proc_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_Block_entry1_proc
     port map (
      Block_entry1_proc_U0_ap_return => Block_entry1_proc_U0_ap_return,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_done_reg_0 => ap_done_reg,
      ap_done_reg_reg_0 => CTRL_s_axi_U_n_131,
      ap_return_preg => ap_return_preg_1,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_sync_Block_entry1_proc_U0_ap_ready => ap_sync_Block_entry1_proc_U0_ap_ready,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_entry12_proc_U0_ap_ready => ap_sync_reg_Block_entry12_proc_U0_ap_ready,
      ap_sync_reg_Block_entry1_proc_U0_ap_ready => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      ap_sync_reg_Block_entry1_proc_U0_ap_ready_reg => AXIvideo2MultiPixStream_U0_n_39,
      int_ap_start_reg => Block_entry1_proc_U0_n_9
    );
CTRL_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_CTRL_s_axi
     port map (
      ADDRBWRADDR(7 downto 0) => hscale_core_polyphase_U0_hfltCoeff_address0(8 downto 1),
      Block_entry12_proc_U0_ap_continue => Block_entry12_proc_U0_ap_continue,
      Block_entry1_proc_U0_ap_continue => Block_entry1_proc_U0_ap_continue,
      Block_entry1_proc_U0_ap_return => Block_entry1_proc_U0_ap_return,
      CO(0) => icmp_ln1634_fu_226_p2,
      D(0) => ap_NS_fsm(1),
      DI(1) => CTRL_s_axi_U_n_82,
      DI(0) => CTRL_s_axi_U_n_83,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      O(3) => CTRL_s_axi_U_n_27,
      O(2) => CTRL_s_axi_U_n_28,
      O(1) => CTRL_s_axi_U_n_29,
      O(0) => CTRL_s_axi_U_n_30,
      Q(9 downto 0) => hscale_core_polyphase_U0_phasesH_address0(10 downto 1),
      S(1) => bPassThruHcr1_channel_U_n_13,
      S(0) => bPassThruHcr1_channel_U_n_14,
      \SRL_SIG_reg[0][0]\ => bPassThruHcr1_channel_U_n_5,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[3]_i_2_0\(10 downto 0) => y_fu_72_reg(10 downto 0),
      \ap_CS_fsm_reg[6]\(2) => v_hcresampler_core_U0_n_56,
      \ap_CS_fsm_reg[6]\(1) => v_hcresampler_core_U0_n_57,
      \ap_CS_fsm_reg[6]\(0) => v_hcresampler_core_U0_n_58,
      \ap_CS_fsm_reg[6]_0\(2) => v_hcresampler_core_1_U0_n_53,
      \ap_CS_fsm_reg[6]_0\(1) => v_hcresampler_core_1_U0_n_54,
      \ap_CS_fsm_reg[6]_0\(0) => v_hcresampler_core_1_U0_n_55,
      \ap_CS_fsm_reg[6]_i_2_0\(14 downto 0) => y_fu_58(14 downto 0),
      \ap_CS_fsm_reg[6]_i_2_1\(2) => v_hcresampler_core_U0_n_53,
      \ap_CS_fsm_reg[6]_i_2_1\(1) => v_hcresampler_core_U0_n_54,
      \ap_CS_fsm_reg[6]_i_2_1\(0) => v_hcresampler_core_U0_n_55,
      \ap_CS_fsm_reg[6]_i_2__0_0\(14 downto 0) => y_fu_60(14 downto 0),
      \ap_CS_fsm_reg[6]_i_2__0_1\(3) => v_hcresampler_core_1_U0_n_49,
      \ap_CS_fsm_reg[6]_i_2__0_1\(2) => v_hcresampler_core_1_U0_n_50,
      \ap_CS_fsm_reg[6]_i_2__0_1\(1) => v_hcresampler_core_1_U0_n_51,
      \ap_CS_fsm_reg[6]_i_2__0_1\(0) => v_hcresampler_core_1_U0_n_52,
      \ap_CS_fsm_reg[7]_i_2_0\(10 downto 0) => i_1_fu_82_reg(10 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_0 => ap_done_reg_0,
      ap_idle => ap_idle,
      \ap_loop_exit_ready_pp0_iter20_reg_reg__0\(0) => \grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/icmp_ln653_fu_281_p2\,
      ap_loop_init => \grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/ap_loop_init\,
      ap_loop_init_int => \grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_return_preg => ap_return_preg_1,
      ap_return_preg_1 => ap_return_preg,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_i_1(1 downto 0) => \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130/ap_sig_allocacmp_i_1\(1 downto 0),
      ap_start => ap_start,
      ap_sync_hscale_core_polyphase_U0_ap_ready => ap_sync_hscale_core_polyphase_U0_ap_ready,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      ap_sync_reg_Block_entry12_proc_U0_ap_ready => ap_sync_reg_Block_entry12_proc_U0_ap_ready,
      ap_sync_reg_Block_entry1_proc_U0_ap_ready => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg(0) => ap_CS_fsm_state3,
      ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0 => ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_n_5,
      axi_last_V_fu_201_p2_carry(1) => MultiPixStream2AXIvideo_U0_n_9,
      axi_last_V_fu_201_p2_carry(0) => MultiPixStream2AXIvideo_U0_n_10,
      axi_last_V_fu_201_p2_carry_0 => MultiPixStream2AXIvideo_U0_n_11,
      bPassThruHcr2_dout => bPassThruHcr2_dout,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg,
      hscale_core_polyphase_U0_hfltCoeff_ce0 => hscale_core_polyphase_U0_hfltCoeff_ce0,
      hscale_core_polyphase_U0_phasesH_ce0 => hscale_core_polyphase_U0_phasesH_ce0,
      \icmp_ln1435_1_reg_324_reg[0]\(1) => ap_CS_fsm_state4,
      \icmp_ln1435_1_reg_324_reg[0]\(0) => AXIvideo2MultiPixStream_U0_n_9,
      \icmp_ln1435_1_reg_324_reg[0]_0\ => AXIvideo2MultiPixStream_U0_n_7,
      \icmp_ln1435_reg_319_reg[0]\ => AXIvideo2MultiPixStream_U0_n_6,
      icmp_ln653_fu_281_p2_carry_i_2_0(1) => hscale_core_polyphase_U0_n_48,
      icmp_ln653_fu_281_p2_carry_i_2_0(0) => hscale_core_polyphase_U0_n_49,
      \icmp_ln676_fu_423_p2_carry__0\(15 downto 0) => add_ln676_reg_969(15 downto 0),
      icmp_ln757_fu_403_p2_carry => hscale_core_polyphase_U0_n_33,
      if_din(0) => Block_entry12_proc_U0_ap_return,
      \int_ColorModeOut_reg[0]_0\ => CTRL_s_axi_U_n_121,
      \int_ColorModeOut_reg[1]_0\(1 downto 0) => ColorModeOut(1 downto 0),
      \int_ColorMode_reg[0]_0\ => CTRL_s_axi_U_n_11,
      \int_ColorMode_reg[0]_1\ => CTRL_s_axi_U_n_12,
      \int_Height_reg[10]_0\(0) => icmp_ln1542_fu_220_p2,
      \int_Height_reg[13]_0\(13 downto 0) => Height(13 downto 0),
      \int_Height_reg[15]_0\(0) => icmp_ln1634_fu_249_p2,
      \int_Height_reg[9]_0\(0) => icmp_ln637_fu_320_p2,
      \int_WidthIn_reg[11]_0\(3) => CTRL_s_axi_U_n_51,
      \int_WidthIn_reg[11]_0\(2) => CTRL_s_axi_U_n_52,
      \int_WidthIn_reg[11]_0\(1) => CTRL_s_axi_U_n_53,
      \int_WidthIn_reg[11]_0\(0) => CTRL_s_axi_U_n_54,
      \int_WidthIn_reg[15]_0\(15 downto 0) => WidthIn(15 downto 0),
      \int_WidthIn_reg[15]_1\(3) => CTRL_s_axi_U_n_55,
      \int_WidthIn_reg[15]_1\(2) => CTRL_s_axi_U_n_56,
      \int_WidthIn_reg[15]_1\(1) => CTRL_s_axi_U_n_57,
      \int_WidthIn_reg[15]_1\(0) => CTRL_s_axi_U_n_58,
      \int_WidthIn_reg[15]_2\(3) => CTRL_s_axi_U_n_88,
      \int_WidthIn_reg[15]_2\(2) => CTRL_s_axi_U_n_89,
      \int_WidthIn_reg[15]_2\(1) => CTRL_s_axi_U_n_90,
      \int_WidthIn_reg[15]_2\(0) => CTRL_s_axi_U_n_91,
      \int_WidthIn_reg[7]_0\(3) => CTRL_s_axi_U_n_47,
      \int_WidthIn_reg[7]_0\(2) => CTRL_s_axi_U_n_48,
      \int_WidthIn_reg[7]_0\(1) => CTRL_s_axi_U_n_49,
      \int_WidthIn_reg[7]_0\(0) => CTRL_s_axi_U_n_50,
      \int_WidthIn_reg[7]_1\(3) => CTRL_s_axi_U_n_84,
      \int_WidthIn_reg[7]_1\(2) => CTRL_s_axi_U_n_85,
      \int_WidthIn_reg[7]_1\(1) => CTRL_s_axi_U_n_86,
      \int_WidthIn_reg[7]_1\(0) => CTRL_s_axi_U_n_87,
      \int_WidthOut_reg[10]_0\(2) => CTRL_s_axi_U_n_60,
      \int_WidthOut_reg[10]_0\(1) => CTRL_s_axi_U_n_61,
      \int_WidthOut_reg[10]_0\(0) => CTRL_s_axi_U_n_62,
      \int_WidthOut_reg[10]_1\(0) => CTRL_s_axi_U_n_125,
      \int_WidthOut_reg[11]_0\(3) => CTRL_s_axi_U_n_112,
      \int_WidthOut_reg[11]_0\(2) => CTRL_s_axi_U_n_113,
      \int_WidthOut_reg[11]_0\(1) => CTRL_s_axi_U_n_114,
      \int_WidthOut_reg[11]_0\(0) => CTRL_s_axi_U_n_115,
      \int_WidthOut_reg[15]_0\(15 downto 0) => WidthOut(15 downto 0),
      \int_WidthOut_reg[15]_1\(3) => CTRL_s_axi_U_n_116,
      \int_WidthOut_reg[15]_1\(2) => CTRL_s_axi_U_n_117,
      \int_WidthOut_reg[15]_1\(1) => CTRL_s_axi_U_n_118,
      \int_WidthOut_reg[15]_1\(0) => CTRL_s_axi_U_n_119,
      \int_WidthOut_reg[1]_0\(1 downto 0) => p_v1_fu_303_p3(1 downto 0),
      \int_WidthOut_reg[1]_1\(3) => CTRL_s_axi_U_n_104,
      \int_WidthOut_reg[1]_1\(2) => CTRL_s_axi_U_n_105,
      \int_WidthOut_reg[1]_1\(1) => CTRL_s_axi_U_n_106,
      \int_WidthOut_reg[1]_1\(0) => CTRL_s_axi_U_n_107,
      \int_WidthOut_reg[2]_0\ => CTRL_s_axi_U_n_81,
      \int_WidthOut_reg[2]_1\ => CTRL_s_axi_U_n_127,
      \int_WidthOut_reg[5]_0\ => CTRL_s_axi_U_n_126,
      \int_WidthOut_reg[7]_0\(3) => CTRL_s_axi_U_n_108,
      \int_WidthOut_reg[7]_0\(2) => CTRL_s_axi_U_n_109,
      \int_WidthOut_reg[7]_0\(1) => CTRL_s_axi_U_n_110,
      \int_WidthOut_reg[7]_0\(0) => CTRL_s_axi_U_n_111,
      int_ap_start_reg_0 => CTRL_s_axi_U_n_129,
      int_ap_start_reg_1 => CTRL_s_axi_U_n_131,
      int_ap_start_reg_2 => CTRL_s_axi_U_n_134,
      \int_hfltCoeff_shift0_reg[0]_0\ => CTRL_s_axi_U_n_7,
      \int_hfltCoeff_shift0_reg[0]_1\ => hscale_core_polyphase_U0_n_34,
      \int_phasesH_shift0_reg[0]_0\ => CTRL_s_axi_U_n_8,
      \int_phasesH_shift0_reg[0]_1\ => hscale_core_polyphase_U0_n_35,
      internal_full_n_reg => CTRL_s_axi_U_n_135,
      interrupt => interrupt,
      mapComp_address0(0) => \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130/mapComp_address0\(3),
      mem_reg(15 downto 0) => hfltCoeff_q0(15 downto 0),
      mem_reg_0(8 downto 0) => phasesH_q0(8 downto 0),
      s_axi_CTRL_ARADDR(14 downto 0) => s_axi_CTRL_ARADDR(14 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(14 downto 0) => s_axi_CTRL_AWADDR(14 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      sel0(9 downto 0) => sel0(9 downto 0),
      tmp_17_fu_293_p4(5 downto 2) => \grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/tmp_17_fu_293_p4\(8 downto 5),
      tmp_17_fu_293_p4(1 downto 0) => \grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/tmp_17_fu_293_p4\(2 downto 1),
      \x_5_reg_927_pp0_iter2_reg_reg[10]__0\(1) => CTRL_s_axi_U_n_100,
      \x_5_reg_927_pp0_iter2_reg_reg[10]__0\(0) => CTRL_s_axi_U_n_101,
      \x_5_reg_927_pp0_iter2_reg_reg[6]__0\(3) => CTRL_s_axi_U_n_96,
      \x_5_reg_927_pp0_iter2_reg_reg[6]__0\(2) => CTRL_s_axi_U_n_97,
      \x_5_reg_927_pp0_iter2_reg_reg[6]__0\(1) => CTRL_s_axi_U_n_98,
      \x_5_reg_927_pp0_iter2_reg_reg[6]__0\(0) => CTRL_s_axi_U_n_99,
      \x_5_reg_927_pp0_iter2_reg_reg[7]__0\(3) => CTRL_s_axi_U_n_92,
      \x_5_reg_927_pp0_iter2_reg_reg[7]__0\(2) => CTRL_s_axi_U_n_93,
      \x_5_reg_927_pp0_iter2_reg_reg[7]__0\(1) => CTRL_s_axi_U_n_94,
      \x_5_reg_927_pp0_iter2_reg_reg[7]__0\(0) => CTRL_s_axi_U_n_95
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
MultiPixStream2AXIvideo_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_MultiPixStream2AXIvideo
     port map (
      \B_V_data_1_state_reg[0]\ => m_axis_video_TVALID,
      D(23 downto 0) => data_in(23 downto 0),
      E(0) => MultiPixStream2AXIvideo_U0_n_27,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_idle => MultiPixStream2AXIvideo_U0_ap_idle,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      MultiPixStream2AXIvideo_U0_stream_out_422_read => MultiPixStream2AXIvideo_U0_stream_out_422_read,
      Q(1) => MultiPixStream2AXIvideo_U0_n_9,
      Q(0) => MultiPixStream2AXIvideo_U0_n_10,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[7]_0\(0) => icmp_ln1542_fu_220_p2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_i_1(1 downto 0) => \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130/ap_sig_allocacmp_i_1\(1 downto 0),
      axi_last_V_fu_201_p2_carry => CTRL_s_axi_U_n_126,
      axi_last_V_fu_201_p2_carry_0 => CTRL_s_axi_U_n_127,
      \axi_last_V_reg_311_reg[0]\(0) => CTRL_s_axi_U_n_125,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3_fu_140_ap_start_reg_reg_0 => MultiPixStream2AXIvideo_U0_n_11,
      \i_1_fu_82_reg[10]_0\(10 downto 0) => i_1_fu_82_reg(10 downto 0),
      icmp_ln1544_fu_189_p2_carry(10 downto 0) => WidthOut(10 downto 0),
      internal_empty_n_reg => MultiPixStream2AXIvideo_U0_n_29,
      mOutPtr110_out => mOutPtr110_out_2,
      \mOutPtr_reg[4]\ => v_hcresampler_core_1_U0_n_58,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      map_V_1_fu_48_reg(1 downto 0) => map_V_1_fu_48_reg(1 downto 0),
      map_V_2_fu_52_reg(1 downto 0) => map_V_2_fu_52_reg(1 downto 0),
      map_V_fu_44_reg(1 downto 0) => map_V_fu_44_reg(1 downto 0),
      \q0_reg[0]\ => CTRL_s_axi_U_n_121,
      \q0_reg[1]\(0) => \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_fu_130/mapComp_address0\(3),
      \q0_reg[1]_0\(1 downto 0) => ColorModeOut(1 downto 0),
      stream_out_422_empty_n => stream_out_422_empty_n
    );
ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_AXIvideo2MultiPixStream_U0_ap_ready,
      Q => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      R => Block_entry1_proc_U0_n_9
    );
ap_sync_reg_Block_entry12_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_Block_entry12_proc_U0_ap_ready,
      Q => ap_sync_reg_Block_entry12_proc_U0_ap_ready,
      R => Block_entry1_proc_U0_n_9
    );
ap_sync_reg_Block_entry1_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_Block_entry1_proc_U0_ap_ready,
      Q => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      R => Block_entry1_proc_U0_n_9
    );
ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_hscale_core_polyphase_U0_ap_ready,
      Q => ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_n_5,
      R => Block_entry1_proc_U0_n_9
    );
bPassThruHcr1_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d2_S
     port map (
      Block_entry1_proc_U0_ap_continue => Block_entry1_proc_U0_ap_continue,
      CO(0) => icmp_ln1634_fu_226_p2,
      E(0) => \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/pixbuf_y_val_V_21_out_load_reg_8380\,
      Q(2) => ap_CS_fsm_state4_10,
      Q(1) => ap_CS_fsm_state3_9,
      Q(0) => v_hcresampler_core_U0_n_37,
      S(1) => bPassThruHcr1_channel_U_n_13,
      S(0) => bPassThruHcr1_channel_U_n_14,
      \SRL_SIG_reg[0][0]\ => bPassThruHcr1_channel_U_n_5,
      \SRL_SIG_reg[0][0]_0\ => CTRL_s_axi_U_n_135,
      \SRL_SIG_reg[1][0]\ => bPassThruHcr1_channel_U_n_10,
      SS(0) => ap_rst_n_inv,
      ap_block_pp0_stage0_01001 => \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/ap_block_pp0_stage0_01001\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_enable_reg_pp0_iter4 => \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/ap_enable_reg_pp0_iter4\,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_sync_reg_Block_entry1_proc_U0_ap_ready => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      bPassThruHcr1_channel_dout => bPassThruHcr1_channel_dout,
      int_ap_idle_reg => ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_n_5,
      int_ap_idle_reg_0(0) => hscale_core_polyphase_U0_n_51,
      int_ap_idle_reg_1 => bPassThruHcr2_U_n_8,
      select_ln1632_reg_401(0) => select_ln1632_reg_401(2),
      tmp_reg_786_pp0_iter2_reg => \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/tmp_reg_786_pp0_iter2_reg\,
      tmp_reg_786_pp0_iter3_reg => \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/tmp_reg_786_pp0_iter3_reg\,
      \tmp_reg_786_pp0_iter3_reg_reg[0]\ => bPassThruHcr1_channel_U_n_9,
      \trunc_ln1597_reg_391_reg[3]\(1) => WidthIn(2),
      \trunc_ln1597_reg_391_reg[3]\(0) => WidthIn(0),
      v_hcresampler_core_U0_ap_start => v_hcresampler_core_U0_ap_start
    );
bPassThruHcr2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w1_d4_S
     port map (
      Block_entry12_proc_U0_ap_continue => Block_entry12_proc_U0_ap_continue,
      MultiPixStream2AXIvideo_U0_ap_idle => MultiPixStream2AXIvideo_U0_ap_idle,
      Q(1) => ap_CS_fsm_state4_6,
      Q(0) => v_hcresampler_core_1_U0_n_31,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready => ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
      ap_sync_reg_Block_entry12_proc_U0_ap_ready => ap_sync_reg_Block_entry12_proc_U0_ap_ready,
      ap_sync_reg_Block_entry1_proc_U0_ap_ready => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      bPassThruHcr2_dout => bPassThruHcr2_dout,
      if_din(0) => Block_entry12_proc_U0_ap_return,
      int_ap_idle_i_2_0(0) => AXIvideo2MultiPixStream_U0_n_9,
      internal_empty_n_reg_0 => bPassThruHcr2_U_n_8,
      \mOutPtr_reg[1]_0\(0) => icmp_ln1634_fu_249_p2,
      \mOutPtr_reg[2]_0\ => CTRL_s_axi_U_n_129,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg,
      v_hcresampler_core_1_U0_ap_ready => v_hcresampler_core_1_U0_ap_ready,
      v_hcresampler_core_1_U0_ap_start => v_hcresampler_core_1_U0_ap_start
    );
hscale_core_polyphase_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_hscale_core_polyphase
     port map (
      ADDRBWRADDR(7 downto 0) => hscale_core_polyphase_U0_hfltCoeff_address0(8 downto 1),
      D(8 downto 0) => phasesH_q0(8 downto 0),
      DI(1) => CTRL_s_axi_U_n_82,
      DI(0) => CTRL_s_axi_U_n_83,
      E(0) => hscale_core_polyphase_U0_n_79,
      Q(9 downto 0) => hscale_core_polyphase_U0_phasesH_address0(10 downto 1),
      SS(0) => ap_rst_n_inv,
      \add_ln676_reg_969_reg[15]\(15 downto 0) => add_ln676_reg_969(15 downto 0),
      \and_ln757_reg_984_reg[0]\(1) => CTRL_s_axi_U_n_100,
      \and_ln757_reg_984_reg[0]\(0) => CTRL_s_axi_U_n_101,
      \ap_CS_fsm_reg[0]_0\(0) => icmp_ln637_fu_320_p2,
      \ap_CS_fsm_reg[2]_0\(1) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[2]_0\(0) => hscale_core_polyphase_U0_n_51,
      \ap_CS_fsm_reg[4]_0\ => hscale_core_polyphase_U0_n_80,
      ap_clk => ap_clk,
      ap_loop_init => \grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/ap_loop_init\,
      ap_loop_init_int => \grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      \empty_45_reg_365_reg[0]\ => hscale_core_polyphase_U0_n_34,
      grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_reg_0 => ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_n_5,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready,
      grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg,
      \hfltCoeff_load_reg_375_reg[15]\(15 downto 0) => hfltCoeff_q0(15 downto 0),
      hscale_core_polyphase_U0_hfltCoeff_ce0 => hscale_core_polyphase_U0_hfltCoeff_ce0,
      hscale_core_polyphase_U0_phasesH_ce0 => hscale_core_polyphase_U0_phasesH_ce0,
      hscale_core_polyphase_U0_stream_upsampled_read => hscale_core_polyphase_U0_stream_upsampled_read,
      icmp_ln653_fu_281_p2_carry(1 downto 0) => p_v1_fu_303_p3(1 downto 0),
      icmp_ln653_fu_281_p2_carry_0 => CTRL_s_axi_U_n_81,
      icmp_ln653_fu_281_p2_carry_i_4(0) => \grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/icmp_ln653_fu_281_p2\,
      \icmp_ln676_fu_423_p2_carry__0\(3) => CTRL_s_axi_U_n_84,
      \icmp_ln676_fu_423_p2_carry__0\(2) => CTRL_s_axi_U_n_85,
      \icmp_ln676_fu_423_p2_carry__0\(1) => CTRL_s_axi_U_n_86,
      \icmp_ln676_fu_423_p2_carry__0\(0) => CTRL_s_axi_U_n_87,
      \icmp_ln676_fu_423_p2_carry__0_0\(15 downto 0) => WidthIn(15 downto 0),
      \icmp_ln676_fu_423_p2_carry__1\(3) => CTRL_s_axi_U_n_88,
      \icmp_ln676_fu_423_p2_carry__1\(2) => CTRL_s_axi_U_n_89,
      \icmp_ln676_fu_423_p2_carry__1\(1) => CTRL_s_axi_U_n_90,
      \icmp_ln676_fu_423_p2_carry__1\(0) => CTRL_s_axi_U_n_91,
      \icmp_ln715_reg_937_reg[0]\(2) => CTRL_s_axi_U_n_60,
      \icmp_ln715_reg_937_reg[0]\(1) => CTRL_s_axi_U_n_61,
      \icmp_ln715_reg_937_reg[0]\(0) => CTRL_s_axi_U_n_62,
      \icmp_ln757_fu_403_p2_carry__0\(3) => CTRL_s_axi_U_n_96,
      \icmp_ln757_fu_403_p2_carry__0\(2) => CTRL_s_axi_U_n_97,
      \icmp_ln757_fu_403_p2_carry__0\(1) => CTRL_s_axi_U_n_98,
      \icmp_ln757_fu_403_p2_carry__0\(0) => CTRL_s_axi_U_n_99,
      \icmp_ln757_fu_403_p2_carry__0_0\(3) => CTRL_s_axi_U_n_92,
      \icmp_ln757_fu_403_p2_carry__0_0\(2) => CTRL_s_axi_U_n_93,
      \icmp_ln757_fu_403_p2_carry__0_0\(1) => CTRL_s_axi_U_n_94,
      \icmp_ln757_fu_403_p2_carry__0_0\(0) => CTRL_s_axi_U_n_95,
      if_dout(23 downto 0) => stream_upsampled_dout(23 downto 0),
      \in\(23 downto 0) => hscale_core_polyphase_U0_stream_scaled_din(23 downto 0),
      \int_hfltCoeff_shift0_reg[0]\ => CTRL_s_axi_U_n_7,
      \int_phasesH_shift0_reg[0]\ => CTRL_s_axi_U_n_8,
      sel0(9 downto 0) => sel0(9 downto 0),
      shiftReg_ce => shiftReg_ce_3,
      stream_scaled_empty_n => stream_scaled_empty_n,
      stream_scaled_full_n => stream_scaled_full_n,
      stream_upsampled_empty_n => stream_upsampled_empty_n,
      v_hcresampler_core_1_U0_stream_scaled_read => v_hcresampler_core_1_U0_stream_scaled_read,
      \x_5_reg_927_pp0_iter2_reg_reg[0]__0\ => hscale_core_polyphase_U0_n_33,
      \x_fu_164_reg[10]\(5 downto 2) => \grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/tmp_17_fu_293_p4\(8 downto 5),
      \x_fu_164_reg[10]\(1 downto 0) => \grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/tmp_17_fu_293_p4\(2 downto 1),
      \x_fu_164_reg[6]\(1) => hscale_core_polyphase_U0_n_48,
      \x_fu_164_reg[6]\(0) => hscale_core_polyphase_U0_n_49,
      \xbySamples_reg_941_reg[0]\ => hscale_core_polyphase_U0_n_35,
      \y_fu_72_reg[10]_0\(10 downto 0) => y_fu_72_reg(10 downto 0)
    );
start_for_MultiPixStream2AXIvideo_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_start_for_MultiPixStream2AXIvideo_U0
     port map (
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => v_hcresampler_core_1_U0_n_59,
      \mOutPtr_reg[1]_0\ => MultiPixStream2AXIvideo_U0_n_29,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg,
      v_hcresampler_core_1_U0_ap_start => v_hcresampler_core_1_U0_ap_start
    );
stream_in_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S
     port map (
      E(0) => AXIvideo2MultiPixStream_U0_n_34,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(23 downto 0) => AXIvideo2MultiPixStream_U0_stream_in_din(23 downto 0),
      internal_empty_n_reg_0 => AXIvideo2MultiPixStream_U0_n_37,
      mOutPtr110_out => mOutPtr110_out,
      \out\(23 downto 0) => stream_in_dout(23 downto 0),
      shiftReg_ce => shiftReg_ce,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_full_n => stream_in_full_n,
      v_hcresampler_core_U0_stream_in_read => v_hcresampler_core_U0_stream_in_read
    );
stream_out_422_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_0
     port map (
      D(23 downto 0) => data_in(23 downto 0),
      E(0) => MultiPixStream2AXIvideo_U0_n_27,
      MultiPixStream2AXIvideo_U0_stream_out_422_read => MultiPixStream2AXIvideo_U0_stream_out_422_read,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(23 downto 0) => v_hcresampler_core_1_U0_stream_out_422_din(23 downto 0),
      internal_empty_n_reg_0 => v_hcresampler_core_1_U0_n_58,
      mOutPtr110_out => mOutPtr110_out_2,
      map_V_1_fu_48_reg(1 downto 0) => map_V_1_fu_48_reg(1 downto 0),
      map_V_2_fu_52_reg(1 downto 0) => map_V_2_fu_52_reg(1 downto 0),
      map_V_fu_44_reg(1 downto 0) => map_V_fu_44_reg(1 downto 0),
      shiftReg_ce => shiftReg_ce_4,
      stream_out_422_empty_n => stream_out_422_empty_n,
      stream_out_422_full_n => stream_out_422_full_n
    );
stream_scaled_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_1
     port map (
      E(0) => hscale_core_polyphase_U0_n_79,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(23 downto 0) => hscale_core_polyphase_U0_stream_scaled_din(23 downto 0),
      internal_empty_n_reg_0 => hscale_core_polyphase_U0_n_80,
      mOutPtr110_out => mOutPtr110_out_5,
      \out\(23 downto 0) => stream_scaled_dout(23 downto 0),
      shiftReg_ce => shiftReg_ce_3,
      stream_scaled_empty_n => stream_scaled_empty_n,
      stream_scaled_full_n => stream_scaled_full_n,
      v_hcresampler_core_1_U0_stream_scaled_read => v_hcresampler_core_1_U0_stream_scaled_read
    );
stream_upsampled_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_fifo_w24_d16_S_2
     port map (
      E(0) => v_hcresampler_core_U0_n_59,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      hscale_core_polyphase_U0_stream_upsampled_read => hscale_core_polyphase_U0_stream_upsampled_read,
      \in\(23 downto 0) => v_hcresampler_core_U0_stream_upsampled_din(23 downto 0),
      internal_empty_n_reg_0 => v_hcresampler_core_U0_n_60,
      mOutPtr110_out => mOutPtr110_out_7,
      \out\(23 downto 0) => stream_upsampled_dout(23 downto 0),
      shiftReg_ce => shiftReg_ce_8,
      stream_upsampled_empty_n => stream_upsampled_empty_n,
      stream_upsampled_full_n => stream_upsampled_full_n
    );
v_hcresampler_core_1_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core_1
     port map (
      Q(1) => ap_CS_fsm_state4_6,
      Q(0) => v_hcresampler_core_1_U0_n_31,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[6]_0\(0) => icmp_ln1634_fu_249_p2,
      \ap_CS_fsm_reg[6]_i_2__0\(13 downto 0) => Height(13 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      bPassThruHcr2_dout => bPassThruHcr2_dout,
      \icmp_ln1643_fu_389_p2_carry__0\(15 downto 0) => WidthOut(15 downto 0),
      \in\(23 downto 0) => v_hcresampler_core_1_U0_stream_out_422_din(23 downto 0),
      \loopWidth_reg_473_reg[15]_0\(3) => CTRL_s_axi_U_n_116,
      \loopWidth_reg_473_reg[15]_0\(2) => CTRL_s_axi_U_n_117,
      \loopWidth_reg_473_reg[15]_0\(1) => CTRL_s_axi_U_n_118,
      \loopWidth_reg_473_reg[15]_0\(0) => CTRL_s_axi_U_n_119,
      mOutPtr110_out => mOutPtr110_out_5,
      \mOutPtr_reg[4]\ => hscale_core_polyphase_U0_n_80,
      \out\(23 downto 0) => stream_scaled_dout(23 downto 0),
      shiftReg_ce => shiftReg_ce_4,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => v_hcresampler_core_1_U0_n_59,
      stream_out_422_full_n => stream_out_422_full_n,
      stream_scaled_empty_n => stream_scaled_empty_n,
      \tmp_reg_925_pp0_iter1_reg_reg[0]\ => v_hcresampler_core_1_U0_n_58,
      \trunc_ln1597_reg_478_reg[11]_0\(3) => CTRL_s_axi_U_n_112,
      \trunc_ln1597_reg_478_reg[11]_0\(2) => CTRL_s_axi_U_n_113,
      \trunc_ln1597_reg_478_reg[11]_0\(1) => CTRL_s_axi_U_n_114,
      \trunc_ln1597_reg_478_reg[11]_0\(0) => CTRL_s_axi_U_n_115,
      \trunc_ln1597_reg_478_reg[3]_0\(3) => CTRL_s_axi_U_n_104,
      \trunc_ln1597_reg_478_reg[3]_0\(2) => CTRL_s_axi_U_n_105,
      \trunc_ln1597_reg_478_reg[3]_0\(1) => CTRL_s_axi_U_n_106,
      \trunc_ln1597_reg_478_reg[3]_0\(0) => CTRL_s_axi_U_n_107,
      \trunc_ln1597_reg_478_reg[7]_0\(3) => CTRL_s_axi_U_n_108,
      \trunc_ln1597_reg_478_reg[7]_0\(2) => CTRL_s_axi_U_n_109,
      \trunc_ln1597_reg_478_reg[7]_0\(1) => CTRL_s_axi_U_n_110,
      \trunc_ln1597_reg_478_reg[7]_0\(0) => CTRL_s_axi_U_n_111,
      v_hcresampler_core_1_U0_ap_ready => v_hcresampler_core_1_U0_ap_ready,
      v_hcresampler_core_1_U0_ap_start => v_hcresampler_core_1_U0_ap_start,
      v_hcresampler_core_1_U0_stream_scaled_read => v_hcresampler_core_1_U0_stream_scaled_read,
      \y_fu_60_reg[13]_0\(2) => v_hcresampler_core_1_U0_n_53,
      \y_fu_60_reg[13]_0\(1) => v_hcresampler_core_1_U0_n_54,
      \y_fu_60_reg[13]_0\(0) => v_hcresampler_core_1_U0_n_55,
      \y_fu_60_reg[14]_0\(14 downto 0) => y_fu_60(14 downto 0),
      \y_fu_60_reg[7]_0\(3) => v_hcresampler_core_1_U0_n_49,
      \y_fu_60_reg[7]_0\(2) => v_hcresampler_core_1_U0_n_50,
      \y_fu_60_reg[7]_0\(1) => v_hcresampler_core_1_U0_n_51,
      \y_fu_60_reg[7]_0\(0) => v_hcresampler_core_1_U0_n_52
    );
v_hcresampler_core_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hcresampler_core
     port map (
      CO(0) => icmp_ln1634_fu_226_p2,
      E(0) => v_hcresampler_core_U0_stream_in_read,
      O(3) => CTRL_s_axi_U_n_27,
      O(2) => CTRL_s_axi_U_n_28,
      O(1) => CTRL_s_axi_U_n_29,
      O(0) => CTRL_s_axi_U_n_30,
      Q(2) => ap_CS_fsm_state4_10,
      Q(1) => ap_CS_fsm_state3_9,
      Q(0) => v_hcresampler_core_U0_n_37,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[6]_i_2\(11 downto 0) => Height(13 downto 2),
      ap_block_pp0_stage0_01001 => \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/ap_block_pp0_stage0_01001\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/ap_enable_reg_pp0_iter4\,
      ap_rst_n => ap_rst_n,
      bPassThruHcr1_channel_dout => bPassThruHcr1_channel_dout,
      hscale_core_polyphase_U0_stream_upsampled_read => hscale_core_polyphase_U0_stream_upsampled_read,
      \icmp_ln1643_fu_283_p2_carry__0\(15 downto 0) => WidthIn(15 downto 0),
      \in\(23 downto 0) => v_hcresampler_core_U0_stream_upsampled_din(23 downto 0),
      internal_empty_n_reg(0) => v_hcresampler_core_U0_n_59,
      \loopWidth_reg_386_reg[15]_0\(3) => CTRL_s_axi_U_n_55,
      \loopWidth_reg_386_reg[15]_0\(2) => CTRL_s_axi_U_n_56,
      \loopWidth_reg_386_reg[15]_0\(1) => CTRL_s_axi_U_n_57,
      \loopWidth_reg_386_reg[15]_0\(0) => CTRL_s_axi_U_n_58,
      mOutPtr110_out => mOutPtr110_out_7,
      \mOutPtr_reg[4]\ => bPassThruHcr1_channel_U_n_9,
      \out\(23 downto 0) => stream_in_dout(23 downto 0),
      \pixbuf_y_val_V_21_out_load_reg_838_reg[0]\(0) => \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/pixbuf_y_val_V_21_out_load_reg_8380\,
      select_ln1632_reg_401(0) => select_ln1632_reg_401(2),
      \select_ln1632_reg_401_reg[2]_0\ => bPassThruHcr1_channel_U_n_10,
      shiftReg_ce => shiftReg_ce_8,
      stream_in_empty_n => stream_in_empty_n,
      stream_upsampled_empty_n => stream_upsampled_empty_n,
      stream_upsampled_full_n => stream_upsampled_full_n,
      \tmp_reg_786_pp0_iter1_reg_reg[0]\ => v_hcresampler_core_U0_n_60,
      tmp_reg_786_pp0_iter2_reg => \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/tmp_reg_786_pp0_iter2_reg\,
      tmp_reg_786_pp0_iter3_reg => \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/tmp_reg_786_pp0_iter3_reg\,
      \trunc_ln1597_reg_391_reg[11]_0\(3) => CTRL_s_axi_U_n_51,
      \trunc_ln1597_reg_391_reg[11]_0\(2) => CTRL_s_axi_U_n_52,
      \trunc_ln1597_reg_391_reg[11]_0\(1) => CTRL_s_axi_U_n_53,
      \trunc_ln1597_reg_391_reg[11]_0\(0) => CTRL_s_axi_U_n_54,
      \trunc_ln1597_reg_391_reg[7]_0\(3) => CTRL_s_axi_U_n_47,
      \trunc_ln1597_reg_391_reg[7]_0\(2) => CTRL_s_axi_U_n_48,
      \trunc_ln1597_reg_391_reg[7]_0\(1) => CTRL_s_axi_U_n_49,
      \trunc_ln1597_reg_391_reg[7]_0\(0) => CTRL_s_axi_U_n_50,
      v_hcresampler_core_U0_ap_start => v_hcresampler_core_U0_ap_start,
      \y_fu_58_reg[13]_0\(2) => v_hcresampler_core_U0_n_56,
      \y_fu_58_reg[13]_0\(1) => v_hcresampler_core_U0_n_57,
      \y_fu_58_reg[13]_0\(0) => v_hcresampler_core_U0_n_58,
      \y_fu_58_reg[14]_0\(14 downto 0) => y_fu_58(14 downto 0),
      \y_fu_58_reg[7]_0\(2) => v_hcresampler_core_U0_n_53,
      \y_fu_58_reg[7]_0\(1) => v_hcresampler_core_U0_n_54,
      \y_fu_58_reg[7]_0\(0) => v_hcresampler_core_U0_n_55
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_3a92_hsc_0,bd_3a92_hsc_0_v_hscaler,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_3a92_hsc_0_v_hscaler,Vivado 2022.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal NLW_inst_m_axis_video_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axis_video_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 16;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 177777771, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 m_axis_video TREADY";
  attribute X_INTERFACE_INFO of m_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 16, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 177777771, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID";
  attribute X_INTERFACE_INFO of s_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 s_axis_video TREADY";
  attribute X_INTERFACE_INFO of s_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TVALID";
  attribute X_INTERFACE_INFO of m_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDATA";
  attribute X_INTERFACE_INFO of m_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of m_axis_video_TDEST : signal is "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 177777771, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TID";
  attribute X_INTERFACE_INFO of m_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 m_axis_video TKEEP";
  attribute X_INTERFACE_INFO of m_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TLAST";
  attribute X_INTERFACE_INFO of m_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 m_axis_video TSTRB";
  attribute X_INTERFACE_INFO of m_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 m_axis_video TUSER";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDATA";
  attribute X_INTERFACE_INFO of s_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of s_axis_video_TDEST : signal is "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 177777771, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TID";
  attribute X_INTERFACE_INFO of s_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 s_axis_video TKEEP";
  attribute X_INTERFACE_INFO of s_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TLAST";
  attribute X_INTERFACE_INFO of s_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 s_axis_video TSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 s_axis_video TUSER";
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const1>\;
  m_axis_video_TKEEP(1) <= \<const1>\;
  m_axis_video_TKEEP(0) <= \<const1>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_hsc_0_v_hscaler
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TDEST(0) => NLW_inst_m_axis_video_TDEST_UNCONNECTED(0),
      m_axis_video_TID(0) => NLW_inst_m_axis_video_TID_UNCONNECTED(0),
      m_axis_video_TKEEP(2 downto 0) => NLW_inst_m_axis_video_TKEEP_UNCONNECTED(2 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TSTRB(2 downto 0) => NLW_inst_m_axis_video_TSTRB_UNCONNECTED(2 downto 0),
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      m_axis_video_TVALID => m_axis_video_TVALID,
      s_axi_CTRL_ARADDR(15) => '0',
      s_axi_CTRL_ARADDR(14 downto 0) => s_axi_CTRL_ARADDR(14 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(15) => '0',
      s_axi_CTRL_AWADDR(14 downto 0) => s_axi_CTRL_AWADDR(14 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TDEST(0) => '0',
      s_axis_video_TID(0) => '0',
      s_axis_video_TKEEP(2 downto 0) => B"000",
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TREADY => s_axis_video_TREADY,
      s_axis_video_TSTRB(2 downto 0) => B"000",
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
end STRUCTURE;
