;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-21
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 36
	DJN -1, @-20
	SUB -207, <-120
	SPL 0, <402
	SPL 0, <402
	CMP @127, 106
	SUB @121, 103
	CMP -208, <120
	CMP @121, 103
	SLT 270, 66
	SUB -208, <120
	MOV @121, 106
	SUB #150, 91
	JMP 0, <2
	ADD -1, <-20
	SUB -1, <-21
	SUB @-127, 100
	SUB @127, 106
	SUB @121, 103
	ADD -1, <-20
	JMP <150, 91
	ADD @130, 9
	CMP @121, 103
	SUB @-127, 100
	SUB #132, @9
	SUB @127, 106
	SUB @127, 106
	JMP -1, @-21
	ADD @127, 106
	MOV @0, @2
	SLT 20, @12
	SUB @127, 106
	MOV @0, @2
	SPL 0, <-22
	JMP -7, @-20
	SLT 210, 60
	SUB @121, 103
	SUB @127, 106
	ADD #270, <1
	JMZ 270, 69
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <-22
	SUB 127, 106
	CMP -207, <-120
	CMP -207, <-120
	ADD @127, 106
	ADD 210, 36
