$date
	Sat Sep 23 19:08:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench_logic_gates $end
$var wire 1 ! or_out $end
$var wire 1 " not_out $end
$var wire 1 # and_out $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module uut $end
$var wire 1 $ a $end
$var wire 1 # and_out $end
$var wire 1 % b $end
$var wire 1 " not_out $end
$var wire 1 ! or_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
1$
1#
0"
1!
$end
#10
0#
1"
0$
#30
