#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Nov 27 23:51:55 2018
# Process ID: 6016
# Current directory: H:/ENEL 384/Project/project_new/project_new.runs/synth_1
# Command line: vivado.exe -log project_384.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_384.tcl
# Log file: H:/ENEL 384/Project/project_new/project_new.runs/synth_1/project_384.vds
# Journal file: H:/ENEL 384/Project/project_new/project_new.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source project_384.tcl -notrace
Command: synth_design -top project_384 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6604 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 285.816 ; gain = 74.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_384' [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_384.vhd:41]
INFO: [Synth 8-3491] module 'project_divider' declared at 'H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_divider.vhd:34' bound to instance 'part0' of component 'project_divider' [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_384.vhd:58]
INFO: [Synth 8-638] synthesizing module 'project_divider' [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_divider.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'project_divider' (1#1) [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_divider.vhd:40]
INFO: [Synth 8-3491] module 'project_display' declared at 'H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_display.vhd:35' bound to instance 'part1' of component 'project_display' [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_384.vhd:59]
INFO: [Synth 8-638] synthesizing module 'project_display' [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_display.vhd:43]
WARNING: [Synth 8-614] signal 'displayer' is read in the process but is not in the sensitivity list [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_display.vhd:55]
WARNING: [Synth 8-614] signal 'lap_display' is read in the process but is not in the sensitivity list [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_display.vhd:55]
WARNING: [Synth 8-614] signal 'lap_num1' is read in the process but is not in the sensitivity list [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_display.vhd:55]
WARNING: [Synth 8-614] signal 'lap_num2' is read in the process but is not in the sensitivity list [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_display.vhd:55]
WARNING: [Synth 8-614] signal 'lap_num3' is read in the process but is not in the sensitivity list [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_display.vhd:55]
WARNING: [Synth 8-614] signal 'lap_num4' is read in the process but is not in the sensitivity list [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_display.vhd:55]
WARNING: [Synth 8-614] signal 'lap_num12' is read in the process but is not in the sensitivity list [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_display.vhd:55]
WARNING: [Synth 8-614] signal 'lap_num22' is read in the process but is not in the sensitivity list [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_display.vhd:55]
WARNING: [Synth 8-614] signal 'lap_num32' is read in the process but is not in the sensitivity list [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_display.vhd:55]
WARNING: [Synth 8-614] signal 'lap_num42' is read in the process but is not in the sensitivity list [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_display.vhd:55]
WARNING: [Synth 8-614] signal 'lap_num13' is read in the process but is not in the sensitivity list [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_display.vhd:55]
WARNING: [Synth 8-614] signal 'lap_num23' is read in the process but is not in the sensitivity list [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_display.vhd:55]
WARNING: [Synth 8-614] signal 'lap_num33' is read in the process but is not in the sensitivity list [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_display.vhd:55]
WARNING: [Synth 8-614] signal 'lap_num43' is read in the process but is not in the sensitivity list [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_display.vhd:55]
WARNING: [Synth 8-614] signal 'clock_num1' is read in the process but is not in the sensitivity list [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_display.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'project_display' (2#1) [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_display.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'project_384' (3#1) [H:/ENEL 384/Project/project_new/project_new.srcs/sources_1/new/project_384.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 323.309 ; gain = 111.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 323.309 ; gain = 111.980
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [I:/ENEL 384/Project/Nexys4 DDR - Documentation and Files-20181126/Vivado_Nexys4DDR_Demo/Vivado_Nexys4DDR_Demo/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [I:/ENEL 384/Project/Nexys4 DDR - Documentation and Files-20181126/Vivado_Nexys4DDR_Demo/Vivado_Nexys4DDR_Demo/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [I:/ENEL 384/Project/Nexys4 DDR - Documentation and Files-20181126/Vivado_Nexys4DDR_Demo/Vivado_Nexys4DDR_Demo/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/project_384_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/project_384_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 639.047 ; gain = 0.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 639.047 ; gain = 427.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 639.047 ; gain = 427.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 639.047 ; gain = 427.719
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lap_num1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_num1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_num2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_num2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_num3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_num3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_num4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_num4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cathode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lap_display" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lap_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 639.047 ; gain = 427.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 30    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 53    
	   3 Input     32 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module project_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 28    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 51    
	   3 Input     32 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "lap_display" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lap_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lap_num1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_num4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "part0/count_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "part0/temp_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "part0/count_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "part0/temp_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[1]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[2]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[3]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[4]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[5]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[6]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[7]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[8]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[9]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[10]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[11]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[12]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[13]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[14]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[15]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[16]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[17]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[18]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[19]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[20]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[21]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[22]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[23]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[24]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[25]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[26]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[27]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[28]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[29]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[30]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_save_lap_reg[31]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[1]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[2]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[1]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[2]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[3]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[4]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[5]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[6]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[7]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[8]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[9]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[10]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[11]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[12]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[13]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[14]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[15]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[16]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[17]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[18]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[19]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[20]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[21]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[22]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[23]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[24]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[25]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[26]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[27]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[28]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[29]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[30]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_display_lap_reg[31]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig1_reg[31]' (FD) to 'part1/push_button_sig3_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[3]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[4]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[5]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[6]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[7]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[8]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[9]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[10]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[11]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[12]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[13]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[14]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[15]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[16]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[17]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[18]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[19]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[20]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[21]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[22]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[23]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[24]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[25]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[26]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[27]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[28]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[29]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig_start_reg[30]' (FDRE) to 'part1/push_button_sig_start_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (part1/\push_button_sig_start_reg[31] )
INFO: [Synth 8-3886] merging instance 'part1/anode_reg[4]' (FD) to 'part1/anode_reg[7]'
INFO: [Synth 8-3886] merging instance 'part1/anode_reg[5]' (FD) to 'part1/anode_reg[7]'
INFO: [Synth 8-3886] merging instance 'part1/anode_reg[6]' (FD) to 'part1/anode_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (part1/\anode_reg[7] )
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig2_reg[1]' (FD) to 'part1/push_button_sig2_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig2_reg[2]' (FD) to 'part1/push_button_sig2_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig2_reg[3]' (FD) to 'part1/push_button_sig2_reg[31]'
INFO: [Synth 8-3886] merging instance 'part1/push_button_sig2_reg[4]' (FD) to 'part1/push_button_sig2_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (part1/\push_button_sig3_reg[31] )
WARNING: [Synth 8-3332] Sequential element (anode_reg[7]) is unused and will be removed from module project_display.
WARNING: [Synth 8-3332] Sequential element (push_button_sig_start_reg[31]) is unused and will be removed from module project_display.
WARNING: [Synth 8-3332] Sequential element (push_button_sig3_reg[31]) is unused and will be removed from module project_display.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 639.047 ; gain = 427.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 639.047 ; gain = 427.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 639.047 ; gain = 427.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 639.047 ; gain = 427.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 639.047 ; gain = 427.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 639.047 ; gain = 427.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 639.047 ; gain = 427.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 639.047 ; gain = 427.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 639.047 ; gain = 427.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 639.047 ; gain = 427.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    73|
|3     |LUT1   |   222|
|4     |LUT2   |   110|
|5     |LUT3   |    45|
|6     |LUT4   |    54|
|7     |LUT5   |   154|
|8     |LUT6   |   335|
|9     |FDRE   |   788|
|10    |FDSE   |     4|
|11    |IBUF   |     5|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |  1808|
|2     |  part0  |project_divider |   166|
|3     |  part1  |project_display |  1619|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 639.047 ; gain = 427.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 639.047 ; gain = 111.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 639.047 ; gain = 427.719
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'project_384' is not ideal for floorplanning, since the cellview 'project_display' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
153 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 639.047 ; gain = 427.719
INFO: [Common 17-1381] The checkpoint 'H:/ENEL 384/Project/project_new/project_new.runs/synth_1/project_384.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 639.047 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 27 23:52:33 2018...
