{
	"author": ["Taesik Na", "Jong Hwan Ko", "Saibal Mukhopadhyay"],
	"booktitle": "DATE",
	"crossref": "conf/date/2017",
	"dblpkey": "conf/date/NaKM17",
	"ee": ["https://doi.org/10.23919/DATE.2017.7927229", "http://dl.acm.org/citation.cfm?id=3130731"],
	"pages": "1504-1509",
	"title": "Clock data compensation aware clock tree synthesis in digital circuits with adaptive clock generation",
	"type": "inproceedings",
	"url": "db/conf/date/date2017.html#NaKM17",
	"year": "2017"
}
