@W: CL113 :"C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\WatchDogTimer.vhd":187:2:187:3|Feedback mux created for signal WDTDelay[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\WatchDogTimer.vhd":187:2:187:3|Feedback mux created for signal AccessKeyReg1[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\WatchDogTimer.vhd":187:2:187:3|Feedback mux created for signal FPGA_RstReq. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\WatchDogTimer.vhd":187:2:187:3|Feedback mux created for signal FPGAResetStatus. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL111 :"C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\WatchDogTimer.vhd":187:2:187:3|All reachable assignments to ExternalResetStatus are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL169 :"C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\controlio.vhd":167:2:167:3|Pruning unused register PowerUpLatch_2. Make sure that there are no unused intermediate registers.
@W: CD638 :"C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\SSITop.vhd":90:8:90:17|Signal muxdataout is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL246 :"C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\MDTTopSimp.vhd":52:2:52:8|Input port bits 31 to 7 of intdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\SSITop.vhd":41:2:41:8|Input port bits 31 to 22 of intdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\controlio.vhd":43:2:43:8|Input port bits 26 to 1 of intdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\cpuled.vhd":41:2:41:8|Input port bits 31 to 2 of intdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\CPUConfig.vhd":37:2:37:8|Input port bits 31 to 7 of intdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\CPUConfig.vhd":37:2:37:8|Input port bit 3 of intdata(31 downto 0) is unused 
@W: CL247 :"C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\CPUConfig.vhd":37:2:37:8|Input port bit 1 of intdata(31 downto 0) is unused 
@W: CL246 :"C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\serial_mem.vhd":42:2:42:8|Input port bits 31 to 25 of intdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\serial_mem.vhd":42:2:42:8|Input port bits 13 to 8 of intdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\QuadXface.vhd":36:2:36:8|Input port bits 31 to 16 of intdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\ExpModuleLED.vhd":51:2:51:8|Input port bits 27 to 0 of intdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.

