

================================================================
== Synthesis Summary Report of 'maxpool_accel'
================================================================
+ General Information: 
    * Date:           Wed Dec 10 13:05:49 2025
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        maxpool_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |                       Modules                      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |            |            |     |
    |                       & Loops                      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |+ maxpool_accel                                     |     -|  0.00|    28817|  2.882e+05|         -|    28818|     -|        no|  2 (~0%)|  1 (~0%)|  1296 (~0%)|  1848 (~0%)|    -|
    | o VITIS_LOOP_20_1_VITIS_LOOP_24_2_VITIS_LOOP_27_3  |    II|  7.30|    28815|  2.882e+05|        20|        4|  7200|       yes|        -|        -|           -|           -|    -|
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_r_1  | 0x10   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | input_r_2  | 0x14   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | output_r_1 | 0x1c   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | output_r_2 | 0x20   | 32    | W      | Data signal of output_r          |                                                                      |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| input    | inout     | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| output   | inout     | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+
| Argument | HW Interface  | HW Type   | HW Usage |
+----------+---------------+-----------+----------+
| input    | m_axi_gmem    | interface |          |
| input    | s_axi_control | interface | offset   |
| output   | m_axi_gmem    | interface |          |
| output   | s_axi_control | interface | offset   |
+----------+---------------+-----------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+--------------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location            |
+--------------+-----------+--------+-------+-----------------+--------------------------+
| m_axi_gmem   | write     | 7200   | 16    | VITIS_LOOP_20_1 | maxpool_kernel.cpp:20:22 |
| m_axi_gmem   | read      | 2      | 16    |                 |                          |
+--------------+-----------+--------+-------+-----------------+--------------------------+

* All M_AXI Variable Accesses
+--------------+----------+--------------------------+-----------+--------------+--------+-----------------+--------------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location          | Direction | Burst Status | Length | Loop            | Loop Location            | Resolution | Problem                                                                                               |
+--------------+----------+--------------------------+-----------+--------------+--------+-----------------+--------------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | input    | maxpool_kernel.cpp:40:39 | read      | Widen Fail   |        |                 |                          | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | input    | maxpool_kernel.cpp:40:39 | read      | Inferred     | 2      | VITIS_LOOP_27_3 | maxpool_kernel.cpp:27:19 |            |                                                                                                       |
| m_axi_gmem   | output   | maxpool_kernel.cpp:49:36 | write     | Widen Fail   |        | VITIS_LOOP_27_3 | maxpool_kernel.cpp:27:19 | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | output   | maxpool_kernel.cpp:49:36 | write     | Inferred     | 7200   | VITIS_LOOP_20_1 | maxpool_kernel.cpp:20:22 |            |                                                                                                       |
+--------------+----------+--------------------------+-----------+--------------+--------+-----------------+--------------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+------------+-----+--------+---------+
| Name                     | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+--------------------------+-----+--------+------------+-----+--------+---------+
| + maxpool_accel          | 1   |        |            |     |        |         |
|   add_ln20_fu_247_p2     |     |        | add_ln20   | add | fabric | 0       |
|   add_ln20_1_fu_297_p2   |     |        | add_ln20_1 | add | fabric | 0       |
|   add_ln24_fu_311_p2     |     |        | add_ln24   | add | fabric | 0       |
|   mul_6ns_11ns_16_1_1_U1 | 1   |        | empty_15   | mul | auto   | 0       |
|   empty_17_fu_381_p2     |     |        | empty_17   | sub | fabric | 0       |
|   tmp1_fu_419_p2         |     |        | tmp1       | add | fabric | 0       |
|   empty_20_fu_447_p2     |     |        | empty_20   | add | fabric | 0       |
|   empty_22_fu_470_p2     |     |        | empty_22   | add | fabric | 0       |
|   add_ln27_fu_515_p2     |     |        | add_ln27   | add | fabric | 0       |
|   add_ln24_1_fu_521_p2   |     |        | add_ln24_1 | add | fabric | 0       |
+--------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + maxpool_accel   |           |           | 2    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U    | interface | m_axi     | 2    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+-----------------------------------+------------------------------------------------+
| Type           | Options                           | Location                                       |
+----------------+-----------------------------------+------------------------------------------------+
| interface      | mode=s_axilite port=return        | maxpool_kernel.cpp:10 in maxpool_accel, return |
| interface      | mode=m_axi depth=28800 port=input | maxpool_kernel.cpp:11 in maxpool_accel, input  |
| interface      | mode=m_axi depth=7200 port=output | maxpool_kernel.cpp:12 in maxpool_accel, output |
| loop_tripcount | min=32 max=32                     | maxpool_kernel.cpp:21 in maxpool_accel         |
| loop_tripcount | min=15 max=15                     | maxpool_kernel.cpp:25 in maxpool_accel         |
| pipeline       | II=1                              | maxpool_kernel.cpp:28 in maxpool_accel         |
| loop_tripcount | min=15 max=15                     | maxpool_kernel.cpp:29 in maxpool_accel         |
+----------------+-----------------------------------+------------------------------------------------+


