// Seed: 929065607
module module_0 (
    output id_0,
    output id_1
);
  logic   id_3;
  integer id_4;
  always @(posedge id_4) begin
    if (1) begin
      id_0 <= 1;
    end else begin
      id_1 <= 1'b0;
    end
  end
endmodule
