Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: TopLevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopLevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopLevel"
Output Format                      : NGC
Target Device                      : xc3s50-4-pq208

---- Source Options
Top Module Name                    : TopLevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../reg_file.v" in library work
Compiling verilog file "../InstROM.v" in library work
Module <reg_file> compiled
Compiling verilog file "../IF.v" in library work
Module <InstROM> compiled
Compiling verilog file "../DataRAM.v" in library work
Module <IF> compiled
Compiling verilog file "../Control.v" in library work
Module <DataRAM> compiled
Compiling verilog file "../ALU.v" in library work
Module <Control> compiled
Compiling verilog file "../TopLevel.v" in library work
Module <ALU> compiled
Module <TopLevel> compiled
No errors in compilation
Analysis of file <"TopLevel.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <TopLevel> in library <work>.

Analyzing hierarchy for module <IF> in library <work>.

Analyzing hierarchy for module <InstROM> in library <work>.

Analyzing hierarchy for module <Control> in library <work>.

Analyzing hierarchy for module <reg_file> in library <work>.

Analyzing hierarchy for module <DataRAM> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TopLevel>.
WARNING:Xst:863 - "../TopLevel.v" line 22: Name conflict (<Start> and <start>, renaming Start as start_rnm0).
WARNING:Xst:863 - "../TopLevel.v" line 24: Name conflict (<HALT> and <halt>, renaming HALT as halt_rnm0).
WARNING:Xst:2323 - "../TopLevel.v" line 156: Parameter 2 is not constant in call of system task $display.
"../TopLevel.v" line 156: $display : writeReg : %d
WARNING:Xst:2323 - "../TopLevel.v" line 157: Parameter 2 is not constant in call of system task $display.
"../TopLevel.v" line 157: $display : Instruction : %b
WARNING:Xst:2323 - "../TopLevel.v" line 158: Parameter 2 is not constant in call of system task $display.
"../TopLevel.v" line 158: $display : ReadA : %d
WARNING:Xst:2323 - "../TopLevel.v" line 159: Parameter 2 is not constant in call of system task $display.
"../TopLevel.v" line 159: $display : regSrcAddress : %d
WARNING:Xst:2323 - "../TopLevel.v" line 160: Parameter 2 is not constant in call of system task $display.
"../TopLevel.v" line 160: $display : write_register: %d
WARNING:Xst:2323 - "../TopLevel.v" line 161: Parameter 2 is not constant in call of system task $display.
"../TopLevel.v" line 161: $display : ALUOut : %d

WARNING:Xst:2323 - "../TopLevel.v" line 162: Parameter 2 is not constant in call of system task $display.
"../TopLevel.v" line 162: $display : DataCounter: %d
WARNING:Xst:2323 - "../TopLevel.v" line 163: Parameter 2 is not constant in call of system task $display.
"../TopLevel.v" line 163: $display : MEM_READ %d
WARNING:Xst:2323 - "../TopLevel.v" line 165: Parameter 2 is not constant in call of system task $display.
"../TopLevel.v" line 165: $display : MemOut %d
WARNING:Xst:2323 - "../TopLevel.v" line 166: Parameter 2 is not constant in call of system task $display.
"../TopLevel.v" line 166: $display : SEARCH %d

WARNING:Xst:852 - "../TopLevel.v" line 116: Unconnected input port 'WR_REG' of instance 'control_module' is tied to GND.
Module <TopLevel> is correct for synthesis.
 
Analyzing module <IF> in library <work>.
Module <IF> is correct for synthesis.
 
Analyzing module <InstROM> in library <work>.
Module <InstROM> is correct for synthesis.
 
Analyzing module <Control> in library <work>.
Module <Control> is correct for synthesis.
 
Analyzing module <reg_file> in library <work>.
WARNING:Xst:2323 - "../reg_file.v" line 51: Parameter 2 is not constant in call of system task $display.
"../reg_file.v" line 51: $display : RegWrite %d
WARNING:Xst:2323 - "../reg_file.v" line 53: Parameter 2 is not constant in call of system task $display.
WARNING:Xst:2323 - "../reg_file.v" line 53: Parameter 3 is not constant in call of system task $display.
"../reg_file.v" line 53: $display : Register write %d = %d
WARNING:Xst:905 - "../reg_file.v" line 48: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RegWrite>, <writeReg>, <writeValue>
Module <reg_file> is correct for synthesis.
 
Analyzing module <DataRAM> in library <work>.
INFO:Xst:2546 - "../DataRAM.v" line 36: reading initialization file "dataram_init.list".
INFO:Xst:1433 - Contents of array <my_memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <my_memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:2323 - "../DataRAM.v" line 49: Parameter 2 is not constant in call of system task $display.
WARNING:Xst:2323 - "../DataRAM.v" line 49: Parameter 3 is not constant in call of system task $display.
"../DataRAM.v" line 49: $display : Memory read M[%d] = %d
INFO:Xst:1433 - Contents of array <my_memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:2323 - "../DataRAM.v" line 54: Parameter 2 is not constant in call of system task $display.
WARNING:Xst:2323 - "../DataRAM.v" line 54: Parameter 3 is not constant in call of system task $display.
"../DataRAM.v" line 54: $display : Memory read M[%d] = %d
WARNING:Xst:905 - "../DataRAM.v" line 41: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ReadMem>, <D>, <my_memory>, <DataOut>
INFO:Xst:1433 - Contents of array <my_memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:2323 - "../DataRAM.v" line 64: Parameter 2 is not constant in call of system task $display.
WARNING:Xst:2323 - "../DataRAM.v" line 64: Parameter 3 is not constant in call of system task $display.
"../DataRAM.v" line 64: $display : Memory write M[%d] = %d
WARNING:Xst:905 - "../DataRAM.v" line 62: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <WriteMem>, <DataWrite>, <DataIn>
Module <DataRAM> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
WARNING:Xst:2323 - "../ALU.v" line 49: Parameter 2 is not constant in call of system task $display.
WARNING:Xst:2323 - "../ALU.v" line 49: Parameter 3 is not constant in call of system task $display.
WARNING:Xst:2323 - "../ALU.v" line 49: Parameter 4 is not constant in call of system task $display.
WARNING:Xst:2323 - "../ALU.v" line 49: Parameter 5 is not constant in call of system task $display.
"../ALU.v" line 49: $display : InputA %b, InputB %b, InputC %b, Memin %b
WARNING:Xst:2323 - "../ALU.v" line 59: Parameter 2 is not constant in call of system task $display.
WARNING:Xst:2323 - "../ALU.v" line 59: Parameter 3 is not constant in call of system task $display.
"../ALU.v" line 59: $display : OUT %b, Branch %b
WARNING:Xst:905 - "../ALU.v" line 39: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <temp>, <OUT>
Module <ALU> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <SEARCH> in unit <Control> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <IF>.
    Related source file is "../IF.v".
    Found 8-bit register for signal <PC>.
    Found 8-bit addsub for signal <PC$mux0000>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <IF> synthesized.


Synthesizing Unit <InstROM>.
    Related source file is "../InstROM.v".
Unit <InstROM> synthesized.


Synthesizing Unit <Control>.
    Related source file is "../Control.v".
    Found 16x1-bit ROM for signal <HALT>.
    Found 11x3-bit ROM for signal <SRCA$mux0000>.
WARNING:Xst:737 - Found 1-bit latch for signal <REG_DST>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <ALU_SRC_B>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <ALU_OP>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MEM_TO_REG>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MEM_READ>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MEM_WRITE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <REG_WRITE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 9-bit latch for signal <MEM_TO_READ_FROM>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <IMMEDIATE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <WRITE_REG>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <WRFLAG>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <SRCA>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Summary:
	inferred   2 ROM(s).
Unit <Control> synthesized.


Synthesizing Unit <reg_file>.
    Related source file is "../reg_file.v".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Start> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 16-bit latch for signal <registers_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <registers_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <registers_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <registers_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <registers_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <registers_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <registers_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <registers_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit 8-to-1 multiplexer for signal <$varindex0000> created at line 38.
    Summary:
	inferred  16 Multiplexer(s).
Unit <reg_file> synthesized.


Synthesizing Unit <DataRAM>.
    Related source file is "../DataRAM.v".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DataWrite<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <temp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_32>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_33>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_34>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_35>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_36>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_37>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_38>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_39>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_40>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_41>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_42>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_43>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_44>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_45>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_46>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_47>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_48>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_49>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_50>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_51>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_52>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_53>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_54>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_55>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_56>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_57>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_58>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_59>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_60>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_61>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_62>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_63>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_64>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_65>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_66>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_67>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_68>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_69>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_70>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_71>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_72>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_73>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_74>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_75>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_76>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_77>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_78>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_79>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_80>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_81>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_82>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_83>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_84>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_85>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_86>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_87>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_88>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_89>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_90>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_91>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_92>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_93>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_94>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_95>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_96>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_97>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_98>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_99>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_100>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_101>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_102>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_103>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_104>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_105>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_106>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_107>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_108>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_109>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_110>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_111>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_112>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_113>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_114>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_115>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_116>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_117>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_118>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_119>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_120>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_121>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_122>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_123>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_124>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_125>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_126>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_127>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_128>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_129>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_130>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_131>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_132>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_133>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_134>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_135>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_136>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_137>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_138>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_139>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_140>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_141>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_142>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_143>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_144>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_145>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_146>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_147>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_148>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_149>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_150>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_151>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_152>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_153>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_154>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_155>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_156>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_157>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_158>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_159>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_160>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_161>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_162>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_163>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_164>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_165>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_166>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_167>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_168>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_169>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_170>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_171>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_172>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_173>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_174>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_175>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_176>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_177>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_178>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_179>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_180>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_181>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_182>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_183>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_184>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_185>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_186>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_187>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_188>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_189>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_190>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_191>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_192>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_193>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_194>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_195>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_196>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_197>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_198>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_199>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_200>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_201>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_202>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_203>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_204>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_205>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_206>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_207>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_208>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_209>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_210>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_211>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_212>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_213>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_214>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_215>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_216>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_217>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_218>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_219>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_220>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_221>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_222>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_223>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_224>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_225>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_226>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_227>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_228>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_229>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_230>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_231>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_232>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_233>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_234>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_235>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_236>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_237>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_238>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_239>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_240>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_241>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_242>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_243>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_244>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_245>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_246>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_247>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_248>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_249>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_250>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_251>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_252>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_253>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_254>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <my_memory_255>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit tristate buffer for signal <DataOut>.
    Found 16-bit 256-to-1 multiplexer for signal <$varindex0000> created at line 45.
    Summary:
	inferred  32 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <DataRAM> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "../ALU.v".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <EQUAL> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <temp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit adder for signal <old_OUT_10$addsub0000> created at line 45.
    Found 16-bit adder for signal <old_OUT_10$addsub0001> created at line 68.
    Found 16-bit subtractor for signal <old_OUT_10$addsub0002> created at line 70.
    Found 1-bit xor16 for signal <old_OUT_10$xor0000> created at line 68.
    Found 16-bit adder for signal <old_OUT_8$add0000> created at line 63.
    Found 18-bit comparator equal for signal <old_OUT_8$cmp_eq0000> created at line 63.
    Found 1-bit xor2 for signal <old_temp_5$xor0000> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0001> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0002> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0003> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0004> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0005> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0006> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0007> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0008> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0009> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0010> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0011> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0012> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0013> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0014> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0015> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0016> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0017> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0018> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0019> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0020> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0021> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0022> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0023> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0024> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0025> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0026> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0027> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0028> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0029> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0030> created at line 50.
    Found 1-bit xor2 for signal <old_temp_5$xor0031> created at line 50.
    Found 16-bit adder carry out for signal <OUT$addsub0000> created at line 63.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Xor(s).
Unit <ALU> synthesized.


Synthesizing Unit <TopLevel>.
    Related source file is "../TopLevel.v".
WARNING:Xst:653 - Signal <start_rnm0> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <memReadValue> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <halt_rnm0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ZERO> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MEM_TO_REG> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IntermediateMux> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EQUAL> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EQ> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ALUInputB> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit up counter for signal <InstCounter>.
    Summary:
	inferred   1 Counter(s).
Unit <TopLevel> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 11x3-bit ROM                                          : 1
 16x1-bit ROM                                          : 1
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 3
 16-bit adder carry out                                : 1
 16-bit subtractor                                     : 1
 8-bit addsub                                          : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 1
 8-bit register                                        : 1
# Latches                                              : 276
 1-bit latch                                           : 7
 16-bit latch                                          : 264
 2-bit latch                                           : 1
 3-bit latch                                           : 2
 4-bit latch                                           : 1
 9-bit latch                                           : 1
# Comparators                                          : 1
 18-bit comparator equal                               : 1
# Multiplexers                                         : 3
 16-bit 256-to-1 multiplexer                           : 2
 16-bit 8-to-1 multiplexer                             : 1
# Tristates                                            : 1
 16-bit tristate buffer                                : 1
# Xors                                                 : 33
 1-bit xor16                                           : 1
 1-bit xor2                                            : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <IF>.
The following registers are absorbed into accumulator <PC>: 1 register on signal <PC>.
Unit <IF> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 11x3-bit ROM                                          : 1
 16x1-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 3
 16-bit adder carry out                                : 1
 16-bit subtractor                                     : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Accumulators                                         : 1
 8-bit updown accumulator                              : 1
# Latches                                              : 276
 1-bit latch                                           : 7
 16-bit latch                                          : 264
 2-bit latch                                           : 1
 3-bit latch                                           : 2
 4-bit latch                                           : 1
 9-bit latch                                           : 1
# Comparators                                          : 1
 18-bit comparator equal                               : 1
# Multiplexers                                         : 3
 16-bit 256-to-1 multiplexer                           : 2
 16-bit 8-to-1 multiplexer                             : 1
# Xors                                                 : 33
 1-bit xor16                                           : 1
 1-bit xor2                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <8> in Unit <LPM_LATCH_4> is equivalent to the following 8 FFs/Latches, which will be removed : <7> <6> <5> <4> <3> <2> <1> <0> 
WARNING:Xst:1710 - FF/Latch <8> (without init value) has a constant value of 0 in block <LPM_LATCH_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_SRC_B_0> (without init value) has a constant value of 0 in block <Control>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <SRCA_1> in Unit <Control> is equivalent to the following FF/Latch, which will be removed : <SRCA_2> 
WARNING:Xst:2170 - Unit ALU : the following signal(s) form a combinatorial loop: BRANCH<1>.
WARNING:Xst:2170 - Unit ALU : the following signal(s) form a combinatorial loop: BRANCH<0>.
WARNING:Xst:2042 - Unit TopLevel: 16 internal tristates are replaced by logic (pull-up yes): N10, N11, N12, N13, N14, N15, N16, N17, N18, N19, N4, N5, N6, N7, N8, N9.

Optimizing unit <TopLevel> ...

Optimizing unit <ALU> ...

Optimizing unit <Control> ...

Optimizing unit <reg_file> ...
WARNING:Xst:2677 - Node <control_module/ALU_SRC_B_1> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <control_module/MEM_TO_REG> of sequential type is unconnected in block <TopLevel>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopLevel, actual ratio is 615.
Optimizing block <TopLevel> to meet ratio 100 (+ 5) of 768 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <TopLevel>, final ratio is 611.
INFO:Xst:2260 - The FF/Latch <control_module/WRITE_REG_2> in Unit <TopLevel> is equivalent to the following 2 FFs/Latches : <control_module/WRITE_REG_1> <control_module/WRFLAG> 
INFO:Xst:2260 - The FF/Latch <control_module/ALU_OP_3> in Unit <TopLevel> is equivalent to the following 2 FFs/Latches : <control_module/WRITE_REG_0> <control_module/MEM_READ> 
INFO:Xst:2260 - The FF/Latch <control_module/ALU_OP_2> in Unit <TopLevel> is equivalent to the following FF/Latch : <control_module/IMMEDIATE> 
INFO:Xst:2261 - The FF/Latch <control_module/WRITE_REG_2> in Unit <TopLevel> is equivalent to the following 2 FFs/Latches, which will be removed : <control_module/WRITE_REG_1> <control_module/WRFLAG> 
INFO:Xst:2261 - The FF/Latch <control_module/ALU_OP_3> in Unit <TopLevel> is equivalent to the following 2 FFs/Latches, which will be removed : <control_module/WRITE_REG_0> <control_module/MEM_READ> 
INFO:Xst:2261 - The FF/Latch <control_module/ALU_OP_2> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <control_module/IMMEDIATE> 
FlipFlop if_module/PC_2 has been replicated 1 time(s)
Latch control_module/MEM_WRITE has been replicated 1 time(s) to handle iob=true attribute.
Latch control_module/REG_WRITE has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 25
 Flip-Flops                                            : 25

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TopLevel.ngr
Top Level Output File Name         : TopLevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 93

Cell Usage :
# BELS                             : 9177
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 15
#      LUT2                        : 33
#      LUT2_D                      : 7
#      LUT2_L                      : 4
#      LUT3                        : 134
#      LUT3_D                      : 1
#      LUT3_L                      : 5
#      LUT4                        : 4741
#      LUT4_D                      : 12
#      LUT4_L                      : 19
#      MUXCY                       : 114
#      MUXF5                       : 2158
#      MUXF6                       : 1072
#      MUXF7                       : 512
#      MUXF8                       : 256
#      VCC                         : 1
#      XORCY                       : 88
# FlipFlops/Latches                : 4260
#      FDRE                        : 25
#      LD                          : 11
#      LDE                         : 4192
#      LDE_1                       : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 92
#      IBUF                        : 1
#      OBUF                        : 75
#      OBUFT                       : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-4 

 Number of Slices:                     4708  out of    768   613% (*) 
 Number of Slice Flip Flops:           4258  out of   1536   277% (*) 
 Number of 4 input LUTs:               4975  out of   1536   323% (*) 
 Number of IOs:                          93
 Number of bonded IOBs:                  93  out of    124    75%  
    IOB Flip Flops:                       2
 Number of GCLKs:                         1  out of      8    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------+----------------------------------------+-------+
Clock Signal                                                                     | Clock buffer(FF name)                  | Load  |
---------------------------------------------------------------------------------+----------------------------------------+-------+
CLK                                                                              | BUFGP                                  | 25    |
Data_Module/my_memory_0_not0001(Data_Module/my_memory_0_not000123:O)             | NONE(*)(Data_Module/my_memory_0_15)    | 16    |
Data_Module/my_memory_1_cmp_eq0000(Data_Module/my_memory_1_cmp_eq00001:O)        | NONE(*)(Data_Module/my_memory_1_15)    | 16    |
Data_Module/my_memory_2_cmp_eq0000(Data_Module/my_memory_2_cmp_eq00001:O)        | NONE(*)(Data_Module/my_memory_2_15)    | 16    |
Data_Module/my_memory_3_cmp_eq0000(Data_Module/my_memory_3_cmp_eq00001:O)        | NONE(*)(Data_Module/my_memory_3_15)    | 16    |
Data_Module/my_memory_4_cmp_eq0000(Data_Module/my_memory_4_cmp_eq00001:O)        | NONE(*)(Data_Module/my_memory_4_15)    | 16    |
Data_Module/my_memory_5_cmp_eq0000(Data_Module/my_memory_5_cmp_eq00001:O)        | NONE(*)(Data_Module/my_memory_5_15)    | 16    |
Data_Module/my_memory_6_cmp_eq0000(Data_Module/my_memory_6_cmp_eq00001:O)        | NONE(*)(Data_Module/my_memory_6_15)    | 16    |
Data_Module/my_memory_7_cmp_eq0000(Data_Module/my_memory_7_cmp_eq00001:O)        | NONE(*)(Data_Module/my_memory_7_15)    | 16    |
Data_Module/my_memory_8_cmp_eq0000(Data_Module/my_memory_8_cmp_eq00001:O)        | NONE(*)(Data_Module/my_memory_8_15)    | 16    |
Data_Module/my_memory_9_cmp_eq0000(Data_Module/my_memory_9_cmp_eq00001:O)        | NONE(*)(Data_Module/my_memory_9_15)    | 16    |
Data_Module/my_memory_10_cmp_eq0000(Data_Module/my_memory_10_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_10_15)   | 16    |
Data_Module/my_memory_11_cmp_eq0000(Data_Module/my_memory_11_cmp_eq00002:O)      | NONE(*)(Data_Module/my_memory_11_15)   | 16    |
Data_Module/my_memory_12_cmp_eq0000(Data_Module/my_memory_12_cmp_eq00002:O)      | NONE(*)(Data_Module/my_memory_12_15)   | 16    |
Data_Module/my_memory_13_cmp_eq0000(Data_Module/my_memory_13_cmp_eq00002:O)      | NONE(*)(Data_Module/my_memory_13_15)   | 16    |
Data_Module/my_memory_14_cmp_eq0000(Data_Module/my_memory_14_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_14_15)   | 16    |
Data_Module/my_memory_15_cmp_eq0000(Data_Module/my_memory_15_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_15_15)   | 16    |
Data_Module/my_memory_16_cmp_eq0000(Data_Module/my_memory_16_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_16_15)   | 16    |
Data_Module/my_memory_17_cmp_eq0000(Data_Module/my_memory_17_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_17_15)   | 16    |
Data_Module/my_memory_18_cmp_eq0000(Data_Module/my_memory_18_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_18_15)   | 16    |
Data_Module/my_memory_19_cmp_eq0000(Data_Module/my_memory_19_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_19_15)   | 16    |
Data_Module/my_memory_20_cmp_eq0000(Data_Module/my_memory_20_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_20_15)   | 16    |
Data_Module/my_memory_21_cmp_eq0000(Data_Module/my_memory_21_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_21_15)   | 16    |
Data_Module/my_memory_22_cmp_eq0000(Data_Module/my_memory_22_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_22_15)   | 16    |
Data_Module/my_memory_23_cmp_eq0000(Data_Module/my_memory_23_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_23_15)   | 16    |
Data_Module/my_memory_24_cmp_eq0000(Data_Module/my_memory_24_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_24_15)   | 16    |
Data_Module/my_memory_25_cmp_eq0000(Data_Module/my_memory_25_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_25_15)   | 16    |
Data_Module/my_memory_26_cmp_eq0000(Data_Module/my_memory_26_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_26_15)   | 16    |
Data_Module/my_memory_27_cmp_eq0000(Data_Module/my_memory_27_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_27_15)   | 16    |
Data_Module/my_memory_28_cmp_eq0000(Data_Module/my_memory_28_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_28_15)   | 16    |
Data_Module/my_memory_29_cmp_eq0000(Data_Module/my_memory_29_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_29_15)   | 16    |
Data_Module/my_memory_30_cmp_eq0000(Data_Module/my_memory_30_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_30_15)   | 16    |
Data_Module/my_memory_31_cmp_eq0000(Data_Module/my_memory_31_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_31_15)   | 16    |
Data_Module/my_memory_32_cmp_eq0000(Data_Module/my_memory_32_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_32_15)   | 16    |
Data_Module/my_memory_33_cmp_eq0000(Data_Module/my_memory_33_cmp_eq00002:O)      | NONE(*)(Data_Module/my_memory_33_15)   | 16    |
Data_Module/my_memory_34_cmp_eq0000(Data_Module/my_memory_34_cmp_eq00002:O)      | NONE(*)(Data_Module/my_memory_34_15)   | 16    |
Data_Module/my_memory_35_cmp_eq0000(Data_Module/my_memory_35_cmp_eq00002:O)      | NONE(*)(Data_Module/my_memory_35_15)   | 16    |
Data_Module/my_memory_36_cmp_eq0000(Data_Module/my_memory_36_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_36_15)   | 16    |
Data_Module/my_memory_37_cmp_eq0000(Data_Module/my_memory_37_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_37_15)   | 16    |
Data_Module/my_memory_38_cmp_eq0000(Data_Module/my_memory_38_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_38_15)   | 16    |
Data_Module/my_memory_39_cmp_eq0000(Data_Module/my_memory_39_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_39_15)   | 16    |
Data_Module/my_memory_40_cmp_eq0000(Data_Module/my_memory_40_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_40_15)   | 16    |
Data_Module/my_memory_41_cmp_eq0000(Data_Module/my_memory_41_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_41_15)   | 16    |
Data_Module/my_memory_42_cmp_eq0000(Data_Module/my_memory_42_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_42_15)   | 16    |
Data_Module/my_memory_43_cmp_eq0000(Data_Module/my_memory_43_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_43_15)   | 16    |
Data_Module/my_memory_44_cmp_eq0000(Data_Module/my_memory_44_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_44_15)   | 16    |
Data_Module/my_memory_45_cmp_eq0000(Data_Module/my_memory_45_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_45_15)   | 16    |
Data_Module/my_memory_46_cmp_eq0000(Data_Module/my_memory_46_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_46_15)   | 16    |
Data_Module/my_memory_47_cmp_eq0000(Data_Module/my_memory_47_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_47_15)   | 16    |
Data_Module/my_memory_48_cmp_eq0000(Data_Module/my_memory_48_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_48_15)   | 16    |
Data_Module/my_memory_49_cmp_eq0000(Data_Module/my_memory_49_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_49_15)   | 16    |
Data_Module/my_memory_50_cmp_eq0000(Data_Module/my_memory_50_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_50_15)   | 16    |
Data_Module/my_memory_51_cmp_eq0000(Data_Module/my_memory_51_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_51_15)   | 16    |
Data_Module/my_memory_52_cmp_eq0000(Data_Module/my_memory_52_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_52_15)   | 16    |
Data_Module/my_memory_53_cmp_eq0000(Data_Module/my_memory_53_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_53_15)   | 16    |
Data_Module/my_memory_54_cmp_eq0000(Data_Module/my_memory_54_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_54_15)   | 16    |
Data_Module/my_memory_55_cmp_eq0000(Data_Module/my_memory_55_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_55_15)   | 16    |
Data_Module/my_memory_56_cmp_eq0000(Data_Module/my_memory_56_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_56_15)   | 16    |
Data_Module/my_memory_57_cmp_eq0000(Data_Module/my_memory_57_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_57_15)   | 16    |
Data_Module/my_memory_58_cmp_eq0000(Data_Module/my_memory_58_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_58_15)   | 16    |
Data_Module/my_memory_59_cmp_eq0000(Data_Module/my_memory_59_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_59_15)   | 16    |
Data_Module/my_memory_60_cmp_eq0000(Data_Module/my_memory_60_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_60_15)   | 16    |
Data_Module/my_memory_61_cmp_eq0000(Data_Module/my_memory_61_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_61_15)   | 16    |
Data_Module/my_memory_62_cmp_eq0000(Data_Module/my_memory_62_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_62_15)   | 16    |
Data_Module/my_memory_63_cmp_eq0000(Data_Module/my_memory_63_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_63_15)   | 16    |
Data_Module/my_memory_64_cmp_eq0000(Data_Module/my_memory_64_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_64_15)   | 16    |
Data_Module/my_memory_65_cmp_eq0000(Data_Module/my_memory_65_cmp_eq00002:O)      | NONE(*)(Data_Module/my_memory_65_15)   | 16    |
Data_Module/my_memory_66_cmp_eq0000(Data_Module/my_memory_66_cmp_eq00002:O)      | NONE(*)(Data_Module/my_memory_66_15)   | 16    |
Data_Module/my_memory_67_cmp_eq0000(Data_Module/my_memory_67_cmp_eq00002:O)      | NONE(*)(Data_Module/my_memory_67_15)   | 16    |
Data_Module/my_memory_68_cmp_eq0000(Data_Module/my_memory_68_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_68_15)   | 16    |
Data_Module/my_memory_69_cmp_eq0000(Data_Module/my_memory_69_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_69_15)   | 16    |
Data_Module/my_memory_70_cmp_eq0000(Data_Module/my_memory_70_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_70_15)   | 16    |
Data_Module/my_memory_71_cmp_eq0000(Data_Module/my_memory_71_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_71_15)   | 16    |
Data_Module/my_memory_72_cmp_eq0000(Data_Module/my_memory_72_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_72_15)   | 16    |
Data_Module/my_memory_73_cmp_eq0000(Data_Module/my_memory_73_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_73_15)   | 16    |
Data_Module/my_memory_74_cmp_eq0000(Data_Module/my_memory_74_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_74_15)   | 16    |
Data_Module/my_memory_75_cmp_eq0000(Data_Module/my_memory_75_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_75_15)   | 16    |
Data_Module/my_memory_76_cmp_eq0000(Data_Module/my_memory_76_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_76_15)   | 16    |
Data_Module/my_memory_77_cmp_eq0000(Data_Module/my_memory_77_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_77_15)   | 16    |
Data_Module/my_memory_78_cmp_eq0000(Data_Module/my_memory_78_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_78_15)   | 16    |
Data_Module/my_memory_79_cmp_eq0000(Data_Module/my_memory_79_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_79_15)   | 16    |
Data_Module/my_memory_80_cmp_eq0000(Data_Module/my_memory_80_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_80_15)   | 16    |
Data_Module/my_memory_81_cmp_eq0000(Data_Module/my_memory_81_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_81_15)   | 16    |
Data_Module/my_memory_82_cmp_eq0000(Data_Module/my_memory_82_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_82_15)   | 16    |
Data_Module/my_memory_83_cmp_eq0000(Data_Module/my_memory_83_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_83_15)   | 16    |
Data_Module/my_memory_84_cmp_eq0000(Data_Module/my_memory_84_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_84_15)   | 16    |
Data_Module/my_memory_85_cmp_eq0000(Data_Module/my_memory_85_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_85_15)   | 16    |
Data_Module/my_memory_86_cmp_eq0000(Data_Module/my_memory_86_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_86_15)   | 16    |
Data_Module/my_memory_87_cmp_eq0000(Data_Module/my_memory_87_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_87_15)   | 16    |
Data_Module/my_memory_88_cmp_eq0000(Data_Module/my_memory_88_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_88_15)   | 16    |
Data_Module/my_memory_89_cmp_eq0000(Data_Module/my_memory_89_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_89_15)   | 16    |
Data_Module/my_memory_90_cmp_eq0000(Data_Module/my_memory_90_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_90_15)   | 16    |
Data_Module/my_memory_91_cmp_eq0000(Data_Module/my_memory_91_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_91_15)   | 16    |
Data_Module/my_memory_92_cmp_eq0000(Data_Module/my_memory_92_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_92_15)   | 16    |
Data_Module/my_memory_93_cmp_eq0000(Data_Module/my_memory_93_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_93_15)   | 16    |
Data_Module/my_memory_94_cmp_eq0000(Data_Module/my_memory_94_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_94_15)   | 16    |
Data_Module/my_memory_95_cmp_eq0000(Data_Module/my_memory_95_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_95_15)   | 16    |
Data_Module/my_memory_96_cmp_eq0000(Data_Module/my_memory_96_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_96_15)   | 16    |
Data_Module/my_memory_97_cmp_eq0000(Data_Module/my_memory_97_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_97_15)   | 16    |
Data_Module/my_memory_98_cmp_eq0000(Data_Module/my_memory_98_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_98_15)   | 16    |
Data_Module/my_memory_99_cmp_eq0000(Data_Module/my_memory_99_cmp_eq00001:O)      | NONE(*)(Data_Module/my_memory_99_15)   | 16    |
Data_Module/my_memory_100_cmp_eq0000(Data_Module/my_memory_100_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_100_15)  | 16    |
Data_Module/my_memory_101_cmp_eq0000(Data_Module/my_memory_101_cmp_eq00003:O)    | NONE(*)(Data_Module/my_memory_101_15)  | 16    |
Data_Module/my_memory_102_cmp_eq0000(Data_Module/my_memory_102_cmp_eq00003:O)    | NONE(*)(Data_Module/my_memory_102_15)  | 16    |
Data_Module/my_memory_103_cmp_eq0000(Data_Module/my_memory_103_cmp_eq00003:O)    | NONE(*)(Data_Module/my_memory_103_15)  | 16    |
Data_Module/my_memory_104_cmp_eq0000(Data_Module/my_memory_104_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_104_15)  | 16    |
Data_Module/my_memory_105_cmp_eq0000(Data_Module/my_memory_105_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_105_15)  | 16    |
Data_Module/my_memory_106_cmp_eq0000(Data_Module/my_memory_106_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_106_15)  | 16    |
Data_Module/my_memory_107_cmp_eq0000(Data_Module/my_memory_107_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_107_15)  | 16    |
Data_Module/my_memory_108_cmp_eq0000(Data_Module/my_memory_108_cmp_eq00002:O)    | NONE(*)(Data_Module/my_memory_108_15)  | 16    |
Data_Module/my_memory_109_cmp_eq0000(Data_Module/my_memory_109_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_109_15)  | 16    |
Data_Module/my_memory_110_cmp_eq0000(Data_Module/my_memory_110_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_110_15)  | 16    |
Data_Module/my_memory_111_cmp_eq0000(Data_Module/my_memory_111_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_111_15)  | 16    |
Data_Module/my_memory_112_cmp_eq0000(Data_Module/my_memory_112_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_112_15)  | 16    |
Data_Module/my_memory_113_cmp_eq0000(Data_Module/my_memory_113_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_113_15)  | 16    |
Data_Module/my_memory_114_cmp_eq0000(Data_Module/my_memory_114_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_114_15)  | 16    |
Data_Module/my_memory_115_cmp_eq0000(Data_Module/my_memory_115_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_115_15)  | 16    |
Data_Module/my_memory_116_cmp_eq0000(Data_Module/my_memory_116_cmp_eq00002:O)    | NONE(*)(Data_Module/my_memory_116_15)  | 16    |
Data_Module/my_memory_117_cmp_eq0000(Data_Module/my_memory_117_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_117_15)  | 16    |
Data_Module/my_memory_118_cmp_eq0000(Data_Module/my_memory_118_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_118_15)  | 16    |
Data_Module/my_memory_119_cmp_eq0000(Data_Module/my_memory_119_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_119_15)  | 16    |
Data_Module/my_memory_120_cmp_eq0000(Data_Module/my_memory_120_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_120_15)  | 16    |
Data_Module/my_memory_121_cmp_eq0000(Data_Module/my_memory_121_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_121_15)  | 16    |
Data_Module/my_memory_122_cmp_eq0000(Data_Module/my_memory_122_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_122_15)  | 16    |
Data_Module/my_memory_123_cmp_eq0000(Data_Module/my_memory_123_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_123_15)  | 16    |
Data_Module/my_memory_124_cmp_eq0000(Data_Module/my_memory_124_cmp_eq00002:O)    | NONE(*)(Data_Module/my_memory_124_15)  | 16    |
Data_Module/my_memory_125_cmp_eq0000(Data_Module/my_memory_125_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_125_15)  | 16    |
Data_Module/my_memory_126_cmp_eq0000(Data_Module/my_memory_126_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_126_15)  | 16    |
Data_Module/my_memory_127_cmp_eq0000(Data_Module/my_memory_127_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_127_15)  | 16    |
Data_Module/my_memory_128_cmp_eq0000(Data_Module/my_memory_128_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_128_15)  | 16    |
Data_Module/my_memory_129_cmp_eq0000(Data_Module/my_memory_129_cmp_eq00002:O)    | NONE(*)(Data_Module/my_memory_129_15)  | 16    |
Data_Module/my_memory_130_cmp_eq0000(Data_Module/my_memory_130_cmp_eq00002:O)    | NONE(*)(Data_Module/my_memory_130_15)  | 16    |
Data_Module/my_memory_131_cmp_eq0000(Data_Module/my_memory_131_cmp_eq00002:O)    | NONE(*)(Data_Module/my_memory_131_15)  | 16    |
Data_Module/my_memory_132_cmp_eq0000(Data_Module/my_memory_132_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_132_15)  | 16    |
Data_Module/my_memory_133_cmp_eq0000(Data_Module/my_memory_133_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_133_15)  | 16    |
Data_Module/my_memory_134_cmp_eq0000(Data_Module/my_memory_134_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_134_15)  | 16    |
Data_Module/my_memory_135_cmp_eq0000(Data_Module/my_memory_135_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_135_15)  | 16    |
Data_Module/my_memory_136_cmp_eq0000(Data_Module/my_memory_136_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_136_15)  | 16    |
Data_Module/my_memory_137_cmp_eq0000(Data_Module/my_memory_137_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_137_15)  | 16    |
Data_Module/my_memory_138_cmp_eq0000(Data_Module/my_memory_138_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_138_15)  | 16    |
Data_Module/my_memory_139_cmp_eq0000(Data_Module/my_memory_139_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_139_15)  | 16    |
Data_Module/my_memory_140_cmp_eq0000(Data_Module/my_memory_140_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_140_15)  | 16    |
Data_Module/my_memory_141_cmp_eq0000(Data_Module/my_memory_141_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_141_15)  | 16    |
Data_Module/my_memory_142_cmp_eq0000(Data_Module/my_memory_142_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_142_15)  | 16    |
Data_Module/my_memory_143_cmp_eq0000(Data_Module/my_memory_143_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_143_15)  | 16    |
Data_Module/my_memory_144_cmp_eq0000(Data_Module/my_memory_144_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_144_15)  | 16    |
Data_Module/my_memory_145_cmp_eq0000(Data_Module/my_memory_145_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_145_15)  | 16    |
Data_Module/my_memory_146_cmp_eq0000(Data_Module/my_memory_146_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_146_15)  | 16    |
Data_Module/my_memory_147_cmp_eq0000(Data_Module/my_memory_147_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_147_15)  | 16    |
Data_Module/my_memory_148_cmp_eq0000(Data_Module/my_memory_148_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_148_15)  | 16    |
Data_Module/my_memory_149_cmp_eq0000(Data_Module/my_memory_149_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_149_15)  | 16    |
Data_Module/my_memory_150_cmp_eq0000(Data_Module/my_memory_150_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_150_15)  | 16    |
Data_Module/my_memory_151_cmp_eq0000(Data_Module/my_memory_151_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_151_15)  | 16    |
Data_Module/my_memory_152_cmp_eq0000(Data_Module/my_memory_152_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_152_15)  | 16    |
Data_Module/my_memory_153_cmp_eq0000(Data_Module/my_memory_153_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_153_15)  | 16    |
Data_Module/my_memory_154_cmp_eq0000(Data_Module/my_memory_154_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_154_15)  | 16    |
Data_Module/my_memory_155_cmp_eq0000(Data_Module/my_memory_155_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_155_15)  | 16    |
Data_Module/my_memory_156_cmp_eq0000(Data_Module/my_memory_156_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_156_15)  | 16    |
Data_Module/my_memory_157_cmp_eq0000(Data_Module/my_memory_157_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_157_15)  | 16    |
Data_Module/my_memory_158_cmp_eq0000(Data_Module/my_memory_158_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_158_15)  | 16    |
Data_Module/my_memory_159_cmp_eq0000(Data_Module/my_memory_159_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_159_15)  | 16    |
Data_Module/my_memory_160_cmp_eq0000(Data_Module/my_memory_160_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_160_15)  | 16    |
Data_Module/my_memory_161_cmp_eq0000(Data_Module/my_memory_161_cmp_eq00002:O)    | NONE(*)(Data_Module/my_memory_161_15)  | 16    |
Data_Module/my_memory_162_cmp_eq0000(Data_Module/my_memory_162_cmp_eq00002:O)    | NONE(*)(Data_Module/my_memory_162_15)  | 16    |
Data_Module/my_memory_163_cmp_eq0000(Data_Module/my_memory_163_cmp_eq00002:O)    | NONE(*)(Data_Module/my_memory_163_15)  | 16    |
Data_Module/my_memory_164_cmp_eq0000(Data_Module/my_memory_164_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_164_15)  | 16    |
Data_Module/my_memory_165_cmp_eq0000(Data_Module/my_memory_165_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_165_15)  | 16    |
Data_Module/my_memory_166_cmp_eq0000(Data_Module/my_memory_166_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_166_15)  | 16    |
Data_Module/my_memory_167_cmp_eq0000(Data_Module/my_memory_167_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_167_15)  | 16    |
Data_Module/my_memory_168_cmp_eq0000(Data_Module/my_memory_168_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_168_15)  | 16    |
Data_Module/my_memory_169_cmp_eq0000(Data_Module/my_memory_169_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_169_15)  | 16    |
Data_Module/my_memory_170_cmp_eq0000(Data_Module/my_memory_170_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_170_15)  | 16    |
Data_Module/my_memory_171_cmp_eq0000(Data_Module/my_memory_171_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_171_15)  | 16    |
Data_Module/my_memory_172_cmp_eq0000(Data_Module/my_memory_172_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_172_15)  | 16    |
Data_Module/my_memory_173_cmp_eq0000(Data_Module/my_memory_173_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_173_15)  | 16    |
Data_Module/my_memory_174_cmp_eq0000(Data_Module/my_memory_174_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_174_15)  | 16    |
Data_Module/my_memory_175_cmp_eq0000(Data_Module/my_memory_175_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_175_15)  | 16    |
Data_Module/my_memory_176_cmp_eq0000(Data_Module/my_memory_176_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_176_15)  | 16    |
Data_Module/my_memory_177_cmp_eq0000(Data_Module/my_memory_177_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_177_15)  | 16    |
Data_Module/my_memory_178_cmp_eq0000(Data_Module/my_memory_178_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_178_15)  | 16    |
Data_Module/my_memory_179_cmp_eq0000(Data_Module/my_memory_179_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_179_15)  | 16    |
Data_Module/my_memory_180_cmp_eq0000(Data_Module/my_memory_180_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_180_15)  | 16    |
Data_Module/my_memory_181_cmp_eq0000(Data_Module/my_memory_181_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_181_15)  | 16    |
Data_Module/my_memory_182_cmp_eq0000(Data_Module/my_memory_182_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_182_15)  | 16    |
Data_Module/my_memory_183_cmp_eq0000(Data_Module/my_memory_183_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_183_15)  | 16    |
Data_Module/my_memory_184_cmp_eq0000(Data_Module/my_memory_184_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_184_15)  | 16    |
Data_Module/my_memory_185_cmp_eq0000(Data_Module/my_memory_185_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_185_15)  | 16    |
Data_Module/my_memory_186_cmp_eq0000(Data_Module/my_memory_186_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_186_15)  | 16    |
Data_Module/my_memory_187_cmp_eq0000(Data_Module/my_memory_187_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_187_15)  | 16    |
Data_Module/my_memory_188_cmp_eq0000(Data_Module/my_memory_188_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_188_15)  | 16    |
Data_Module/my_memory_189_cmp_eq0000(Data_Module/my_memory_189_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_189_15)  | 16    |
Data_Module/my_memory_190_cmp_eq0000(Data_Module/my_memory_190_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_190_15)  | 16    |
Data_Module/my_memory_191_cmp_eq0000(Data_Module/my_memory_191_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_191_15)  | 16    |
Data_Module/my_memory_192_cmp_eq0000(Data_Module/my_memory_192_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_192_15)  | 16    |
Data_Module/my_memory_193_cmp_eq0000(Data_Module/my_memory_193_cmp_eq00002:O)    | NONE(*)(Data_Module/my_memory_193_15)  | 16    |
Data_Module/my_memory_194_cmp_eq0000(Data_Module/my_memory_194_cmp_eq00002:O)    | NONE(*)(Data_Module/my_memory_194_15)  | 16    |
Data_Module/my_memory_195_cmp_eq0000(Data_Module/my_memory_195_cmp_eq00002:O)    | NONE(*)(Data_Module/my_memory_195_15)  | 16    |
Data_Module/my_memory_196_cmp_eq0000(Data_Module/my_memory_196_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_196_15)  | 16    |
Data_Module/my_memory_197_cmp_eq0000(Data_Module/my_memory_197_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_197_15)  | 16    |
Data_Module/my_memory_198_cmp_eq0000(Data_Module/my_memory_198_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_198_15)  | 16    |
Data_Module/my_memory_199_cmp_eq0000(Data_Module/my_memory_199_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_199_15)  | 16    |
Data_Module/my_memory_200_cmp_eq0000(Data_Module/my_memory_200_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_200_15)  | 16    |
Data_Module/my_memory_201_cmp_eq0000(Data_Module/my_memory_201_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_201_15)  | 16    |
Data_Module/my_memory_202_cmp_eq0000(Data_Module/my_memory_202_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_202_15)  | 16    |
Data_Module/my_memory_203_cmp_eq0000(Data_Module/my_memory_203_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_203_15)  | 16    |
Data_Module/my_memory_204_cmp_eq0000(Data_Module/my_memory_204_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_204_15)  | 16    |
Data_Module/my_memory_205_cmp_eq0000(Data_Module/my_memory_205_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_205_15)  | 16    |
Data_Module/my_memory_206_cmp_eq0000(Data_Module/my_memory_206_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_206_15)  | 16    |
Data_Module/my_memory_207_cmp_eq0000(Data_Module/my_memory_207_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_207_15)  | 16    |
Data_Module/my_memory_208_cmp_eq0000(Data_Module/my_memory_208_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_208_15)  | 16    |
Data_Module/my_memory_209_cmp_eq0000(Data_Module/my_memory_209_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_209_15)  | 16    |
Data_Module/my_memory_210_cmp_eq0000(Data_Module/my_memory_210_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_210_15)  | 16    |
Data_Module/my_memory_211_cmp_eq0000(Data_Module/my_memory_211_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_211_15)  | 16    |
Data_Module/my_memory_212_cmp_eq0000(Data_Module/my_memory_212_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_212_15)  | 16    |
Data_Module/my_memory_213_cmp_eq0000(Data_Module/my_memory_213_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_213_15)  | 16    |
Data_Module/my_memory_214_cmp_eq0000(Data_Module/my_memory_214_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_214_15)  | 16    |
Data_Module/my_memory_215_cmp_eq0000(Data_Module/my_memory_215_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_215_15)  | 16    |
Data_Module/my_memory_216_cmp_eq0000(Data_Module/my_memory_216_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_216_15)  | 16    |
Data_Module/my_memory_217_cmp_eq0000(Data_Module/my_memory_217_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_217_15)  | 16    |
Data_Module/my_memory_218_cmp_eq0000(Data_Module/my_memory_218_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_218_15)  | 16    |
Data_Module/my_memory_219_cmp_eq0000(Data_Module/my_memory_219_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_219_15)  | 16    |
Data_Module/my_memory_220_cmp_eq0000(Data_Module/my_memory_220_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_220_15)  | 16    |
Data_Module/my_memory_221_cmp_eq0000(Data_Module/my_memory_221_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_221_15)  | 16    |
Data_Module/my_memory_222_cmp_eq0000(Data_Module/my_memory_222_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_222_15)  | 16    |
Data_Module/my_memory_223_cmp_eq0000(Data_Module/my_memory_223_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_223_15)  | 16    |
Data_Module/my_memory_224_cmp_eq0000(Data_Module/my_memory_224_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_224_15)  | 16    |
Data_Module/my_memory_225_cmp_eq0000(Data_Module/my_memory_225_cmp_eq00002:O)    | NONE(*)(Data_Module/my_memory_225_15)  | 16    |
Data_Module/my_memory_226_cmp_eq0000(Data_Module/my_memory_226_cmp_eq00002:O)    | NONE(*)(Data_Module/my_memory_226_15)  | 16    |
Data_Module/my_memory_227_cmp_eq0000(Data_Module/my_memory_227_cmp_eq00002:O)    | NONE(*)(Data_Module/my_memory_227_15)  | 16    |
Data_Module/my_memory_228_cmp_eq0000(Data_Module/my_memory_228_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_228_15)  | 16    |
Data_Module/my_memory_229_cmp_eq0000(Data_Module/my_memory_229_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_229_15)  | 16    |
Data_Module/my_memory_230_cmp_eq0000(Data_Module/my_memory_230_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_230_15)  | 16    |
Data_Module/my_memory_231_cmp_eq0000(Data_Module/my_memory_231_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_231_15)  | 16    |
Data_Module/my_memory_232_cmp_eq0000(Data_Module/my_memory_232_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_232_15)  | 16    |
Data_Module/my_memory_233_cmp_eq0000(Data_Module/my_memory_233_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_233_15)  | 16    |
Data_Module/my_memory_234_cmp_eq0000(Data_Module/my_memory_234_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_234_15)  | 16    |
Data_Module/my_memory_235_cmp_eq0000(Data_Module/my_memory_235_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_235_15)  | 16    |
Data_Module/my_memory_236_cmp_eq0000(Data_Module/my_memory_236_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_236_15)  | 16    |
Data_Module/my_memory_237_cmp_eq0000(Data_Module/my_memory_237_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_237_15)  | 16    |
Data_Module/my_memory_238_cmp_eq0000(Data_Module/my_memory_238_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_238_15)  | 16    |
Data_Module/my_memory_239_cmp_eq0000(Data_Module/my_memory_239_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_239_15)  | 16    |
Data_Module/my_memory_240_cmp_eq0000(Data_Module/my_memory_240_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_240_15)  | 16    |
Data_Module/my_memory_241_cmp_eq0000(Data_Module/my_memory_241_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_241_15)  | 16    |
Data_Module/my_memory_242_cmp_eq0000(Data_Module/my_memory_242_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_242_15)  | 16    |
Data_Module/my_memory_243_cmp_eq0000(Data_Module/my_memory_243_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_243_15)  | 16    |
Data_Module/my_memory_244_cmp_eq0000(Data_Module/my_memory_244_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_244_15)  | 16    |
Data_Module/my_memory_245_cmp_eq0000(Data_Module/my_memory_245_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_245_15)  | 16    |
Data_Module/my_memory_246_cmp_eq0000(Data_Module/my_memory_246_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_246_15)  | 16    |
Data_Module/my_memory_247_cmp_eq0000(Data_Module/my_memory_247_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_247_15)  | 16    |
Data_Module/my_memory_248_cmp_eq0000(Data_Module/my_memory_248_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_248_15)  | 16    |
Data_Module/my_memory_249_cmp_eq0000(Data_Module/my_memory_249_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_249_15)  | 16    |
Data_Module/my_memory_250_cmp_eq0000(Data_Module/my_memory_250_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_250_15)  | 16    |
Data_Module/my_memory_251_cmp_eq0000(Data_Module/my_memory_251_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_251_15)  | 16    |
Data_Module/my_memory_252_cmp_eq0000(Data_Module/my_memory_252_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_252_15)  | 16    |
Data_Module/my_memory_253_cmp_eq0000(Data_Module/my_memory_253_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_253_15)  | 16    |
Data_Module/my_memory_254_cmp_eq0000(Data_Module/my_memory_254_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_254_15)  | 16    |
Data_Module/my_memory_255_cmp_eq0000(Data_Module/my_memory_255_cmp_eq00001:O)    | NONE(*)(Data_Module/my_memory_255_15)  | 16    |
N1                                                                               | NONE(control_module/ALU_OP_3)          | 11    |
register_module/registers_0_not0001(register_module/registers_0_not00011:O)      | NONE(*)(register_module/registers_0_15)| 16    |
register_module/registers_7_cmp_eq0000(register_module/registers_7_cmp_eq00001:O)| NONE(*)(register_module/registers_7_15)| 16    |
register_module/registers_6_cmp_eq0000(register_module/registers_6_cmp_eq00001:O)| NONE(*)(register_module/registers_6_15)| 16    |
register_module/registers_5_cmp_eq0000(register_module/registers_5_cmp_eq00001:O)| NONE(*)(register_module/registers_5_15)| 16    |
register_module/registers_4_cmp_eq0000(register_module/registers_4_cmp_eq00001:O)| NONE(*)(register_module/registers_4_15)| 16    |
register_module/registers_3_cmp_eq0000(register_module/registers_3_cmp_eq00001:O)| NONE(*)(register_module/registers_3_15)| 16    |
register_module/registers_2_cmp_eq0000(register_module/registers_2_cmp_eq00001:O)| NONE(*)(register_module/registers_2_15)| 16    |
register_module/registers_1_cmp_eq0000(register_module/registers_1_cmp_eq00001:O)| NONE(*)(register_module/registers_1_15)| 16    |
---------------------------------------------------------------------------------+----------------------------------------+-------+
(*) These 264 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 25.068ns (Maximum Frequency: 39.891MHz)
   Minimum input arrival time before clock: 3.660ns
   Maximum output required time after clock: 29.472ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 25.068ns (frequency: 39.891MHz)
  Total number of paths / destination ports: 6966555 / 50
-------------------------------------------------------------------------
Delay:               25.068ns (Levels of Logic = 29)
  Source:            if_module/PC_5 (FF)
  Destination:       if_module/PC_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: if_module/PC_5 to if_module/PC_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.720   1.256  if_module/PC_5 (if_module/PC_5)
     LUT2_D:I0->O          5   0.551   0.989  inst_module/InstOut_and0000_SW0 (N251)
     LUT4:I2->O            1   0.551   0.000  control_module/Mrom_SRCA_mux000012 (control_module/Mrom_SRCA_mux0000)
     LD:D->Q               3   0.471   1.102  control_module/SRCA_0 (control_module/SRCA_0)
     LUT3:I1->O          148   0.551   2.586  regSrcAddress<0>1 (regSrcAddress<0>)
     LUT3:I2->O            1   0.551   0.000  register_module/Mmux__varindex0000_415 (register_module/Mmux__varindex0000_415)
     MUXF5:I1->O           1   0.360   0.000  register_module/Mmux__varindex0000_3_f5_14 (register_module/Mmux__varindex0000_3_f515)
     MUXF6:I1->O           6   0.342   1.029  register_module/Mmux__varindex0000_2_f6_14 (register_module/_varindex0000<9>)
     LUT4:I3->O          262   0.551   3.197  register_module/ReadA<9>1 (memWriteValue_9_OBUF)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<3> (ALU_Module/old_temp_5_and0000_wg_lut<3>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<3> (ALU_Module/old_temp_5_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   1.260  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     LUT4:I0->O           11   0.551   1.339  ALU_Module/BRANCH<1> (Branch_1_OBUF)
     LUT2:I1->O            2   0.551   0.903  ALU_Module/BRANCH<0>176_SW4 (N103)
     LUT4:I3->O            1   0.551   0.827  ALU_Module/BRANCH<0>196_SW9 (N85)
     LUT4:I3->O            1   0.551   0.000  if_module/Maccum_PC_lut<5> (if_module/Maccum_PC_lut<5>)
     MUXCY:S->O            1   0.500   0.000  if_module/Maccum_PC_cy<5> (if_module/Maccum_PC_cy<5>)
     MUXCY:CI->O           0   0.064   0.000  if_module/Maccum_PC_cy<6> (if_module/Maccum_PC_cy<6>)
     XORCY:CI->O           1   0.904   0.000  if_module/Maccum_PC_xor<7> (Result<7>)
     FDRE:D                    0.203          if_module/PC_7
    ----------------------------------------
    Total                     25.068ns (10.581ns logic, 14.487ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'register_module/registers_0_not0001'
  Clock period: 15.760ns (frequency: 63.453MHz)
  Total number of paths / destination ports: 6225 / 16
-------------------------------------------------------------------------
Delay:               15.760ns (Levels of Logic = 23)
  Source:            register_module/registers_0_9 (LATCH)
  Destination:       register_module/registers_0_12 (LATCH)
  Source Clock:      register_module/registers_0_not0001 rising
  Destination Clock: register_module/registers_0_not0001 rising

  Data Path: register_module/registers_0_9 to register_module/registers_0_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.633   0.996  register_module/registers_0_9 (register_module/registers_0_9)
     LUT3:I1->O            1   0.551   0.000  register_module/Mmux__varindex0000_615 (register_module/Mmux__varindex0000_615)
     MUXF5:I0->O           1   0.360   0.000  register_module/Mmux__varindex0000_4_f5_14 (register_module/Mmux__varindex0000_4_f515)
     MUXF6:I0->O           6   0.342   1.029  register_module/Mmux__varindex0000_2_f6_14 (register_module/_varindex0000<9>)
     LUT4:I3->O          262   0.551   3.197  register_module/ReadA<9>1 (memWriteValue_9_OBUF)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<3> (ALU_Module/old_temp_5_and0000_wg_lut<3>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<3> (ALU_Module/old_temp_5_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   0.000  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     LDE_1:D                   0.203          register_module/registers_0_12
    ----------------------------------------
    Total                     15.760ns (7.332ns logic, 8.428ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'register_module/registers_7_cmp_eq0000'
  Clock period: 15.904ns (frequency: 62.879MHz)
  Total number of paths / destination ports: 6225 / 16
-------------------------------------------------------------------------
Delay:               15.904ns (Levels of Logic = 23)
  Source:            register_module/registers_7_9 (LATCH)
  Destination:       register_module/registers_7_12 (LATCH)
  Source Clock:      register_module/registers_7_cmp_eq0000 falling
  Destination Clock: register_module/registers_7_cmp_eq0000 falling

  Data Path: register_module/registers_7_9 to register_module/registers_7_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.633   1.140  register_module/registers_7_9 (register_module/registers_7_9)
     LUT3:I0->O            1   0.551   0.000  register_module/Mmux__varindex0000_415 (register_module/Mmux__varindex0000_415)
     MUXF5:I1->O           1   0.360   0.000  register_module/Mmux__varindex0000_3_f5_14 (register_module/Mmux__varindex0000_3_f515)
     MUXF6:I1->O           6   0.342   1.029  register_module/Mmux__varindex0000_2_f6_14 (register_module/_varindex0000<9>)
     LUT4:I3->O          262   0.551   3.197  register_module/ReadA<9>1 (memWriteValue_9_OBUF)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<3> (ALU_Module/old_temp_5_and0000_wg_lut<3>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<3> (ALU_Module/old_temp_5_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   0.000  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     LDE:D                     0.203          register_module/registers_7_12
    ----------------------------------------
    Total                     15.904ns (7.332ns logic, 8.572ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'register_module/registers_6_cmp_eq0000'
  Clock period: 19.760ns (frequency: 50.607MHz)
  Total number of paths / destination ports: 148794 / 16
-------------------------------------------------------------------------
Delay:               19.760ns (Levels of Logic = 27)
  Source:            register_module/registers_6_1 (LATCH)
  Destination:       register_module/registers_6_12 (LATCH)
  Source Clock:      register_module/registers_6_cmp_eq0000 falling
  Destination Clock: register_module/registers_6_cmp_eq0000 falling

  Data Path: register_module/registers_6_1 to register_module/registers_6_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q           3074   0.633   4.560  register_module/registers_6_1 (register_module/registers_6_1)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1281 (Data_Module/Mmux__varindex0000_1281)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_68 (Data_Module/Mmux__varindex0000_11_f569)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_56 (Data_Module/Mmux__varindex0000_10_f657)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_44 (Data_Module/Mmux__varindex0000_9_f745)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   0.000  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     LDE:D                     0.203          register_module/registers_6_12
    ----------------------------------------
    Total                     19.760ns (9.205ns logic, 10.555ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'register_module/registers_5_cmp_eq0000'
  Clock period: 15.904ns (frequency: 62.879MHz)
  Total number of paths / destination ports: 6225 / 16
-------------------------------------------------------------------------
Delay:               15.904ns (Levels of Logic = 23)
  Source:            register_module/registers_5_9 (LATCH)
  Destination:       register_module/registers_5_12 (LATCH)
  Source Clock:      register_module/registers_5_cmp_eq0000 falling
  Destination Clock: register_module/registers_5_cmp_eq0000 falling

  Data Path: register_module/registers_5_9 to register_module/registers_5_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.633   1.140  register_module/registers_5_9 (register_module/registers_5_9)
     LUT3:I0->O            1   0.551   0.000  register_module/Mmux__varindex0000_530 (register_module/Mmux__varindex0000_530)
     MUXF5:I0->O           1   0.360   0.000  register_module/Mmux__varindex0000_3_f5_14 (register_module/Mmux__varindex0000_3_f515)
     MUXF6:I1->O           6   0.342   1.029  register_module/Mmux__varindex0000_2_f6_14 (register_module/_varindex0000<9>)
     LUT4:I3->O          262   0.551   3.197  register_module/ReadA<9>1 (memWriteValue_9_OBUF)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<3> (ALU_Module/old_temp_5_and0000_wg_lut<3>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<3> (ALU_Module/old_temp_5_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   0.000  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     LDE:D                     0.203          register_module/registers_5_12
    ----------------------------------------
    Total                     15.904ns (7.332ns logic, 8.572ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'register_module/registers_4_cmp_eq0000'
  Clock period: 15.760ns (frequency: 63.453MHz)
  Total number of paths / destination ports: 6225 / 16
-------------------------------------------------------------------------
Delay:               15.760ns (Levels of Logic = 23)
  Source:            register_module/registers_4_9 (LATCH)
  Destination:       register_module/registers_4_12 (LATCH)
  Source Clock:      register_module/registers_4_cmp_eq0000 falling
  Destination Clock: register_module/registers_4_cmp_eq0000 falling

  Data Path: register_module/registers_4_9 to register_module/registers_4_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.633   0.996  register_module/registers_4_9 (register_module/registers_4_9)
     LUT3:I1->O            1   0.551   0.000  register_module/Mmux__varindex0000_530 (register_module/Mmux__varindex0000_530)
     MUXF5:I0->O           1   0.360   0.000  register_module/Mmux__varindex0000_3_f5_14 (register_module/Mmux__varindex0000_3_f515)
     MUXF6:I1->O           6   0.342   1.029  register_module/Mmux__varindex0000_2_f6_14 (register_module/_varindex0000<9>)
     LUT4:I3->O          262   0.551   3.197  register_module/ReadA<9>1 (memWriteValue_9_OBUF)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<3> (ALU_Module/old_temp_5_and0000_wg_lut<3>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<3> (ALU_Module/old_temp_5_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   0.000  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     LDE:D                     0.203          register_module/registers_4_12
    ----------------------------------------
    Total                     15.760ns (7.332ns logic, 8.428ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'register_module/registers_3_cmp_eq0000'
  Clock period: 15.980ns (frequency: 62.580MHz)
  Total number of paths / destination ports: 6513 / 16
-------------------------------------------------------------------------
Delay:               15.980ns (Levels of Logic = 23)
  Source:            register_module/registers_3_9 (LATCH)
  Destination:       register_module/registers_3_12 (LATCH)
  Source Clock:      register_module/registers_3_cmp_eq0000 falling
  Destination Clock: register_module/registers_3_cmp_eq0000 falling

  Data Path: register_module/registers_3_9 to register_module/registers_3_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  register_module/registers_3_9 (register_module/registers_3_9)
     LUT3:I0->O            1   0.551   0.000  register_module/Mmux__varindex0000_531 (register_module/Mmux__varindex0000_531)
     MUXF5:I1->O           1   0.360   0.000  register_module/Mmux__varindex0000_4_f5_14 (register_module/Mmux__varindex0000_4_f515)
     MUXF6:I0->O           6   0.342   1.029  register_module/Mmux__varindex0000_2_f6_14 (register_module/_varindex0000<9>)
     LUT4:I3->O          262   0.551   3.197  register_module/ReadA<9>1 (memWriteValue_9_OBUF)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<3> (ALU_Module/old_temp_5_and0000_wg_lut<3>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<3> (ALU_Module/old_temp_5_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   0.000  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     LDE:D                     0.203          register_module/registers_3_12
    ----------------------------------------
    Total                     15.980ns (7.332ns logic, 8.648ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'register_module/registers_2_cmp_eq0000'
  Clock period: 15.836ns (frequency: 63.149MHz)
  Total number of paths / destination ports: 6816 / 16
-------------------------------------------------------------------------
Delay:               15.836ns (Levels of Logic = 23)
  Source:            register_module/registers_2_9 (LATCH)
  Destination:       register_module/registers_2_12 (LATCH)
  Source Clock:      register_module/registers_2_cmp_eq0000 falling
  Destination Clock: register_module/registers_2_cmp_eq0000 falling

  Data Path: register_module/registers_2_9 to register_module/registers_2_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  register_module/registers_2_9 (register_module/registers_2_9)
     LUT3:I1->O            1   0.551   0.000  register_module/Mmux__varindex0000_531 (register_module/Mmux__varindex0000_531)
     MUXF5:I1->O           1   0.360   0.000  register_module/Mmux__varindex0000_4_f5_14 (register_module/Mmux__varindex0000_4_f515)
     MUXF6:I0->O           6   0.342   1.029  register_module/Mmux__varindex0000_2_f6_14 (register_module/_varindex0000<9>)
     LUT4:I3->O          262   0.551   3.197  register_module/ReadA<9>1 (memWriteValue_9_OBUF)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<3> (ALU_Module/old_temp_5_and0000_wg_lut<3>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<3> (ALU_Module/old_temp_5_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   0.000  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     LDE:D                     0.203          register_module/registers_2_12
    ----------------------------------------
    Total                     15.836ns (7.332ns logic, 8.504ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'register_module/registers_1_cmp_eq0000'
  Clock period: 15.904ns (frequency: 62.879MHz)
  Total number of paths / destination ports: 6225 / 16
-------------------------------------------------------------------------
Delay:               15.904ns (Levels of Logic = 23)
  Source:            register_module/registers_1_9 (LATCH)
  Destination:       register_module/registers_1_12 (LATCH)
  Source Clock:      register_module/registers_1_cmp_eq0000 falling
  Destination Clock: register_module/registers_1_cmp_eq0000 falling

  Data Path: register_module/registers_1_9 to register_module/registers_1_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.633   1.140  register_module/registers_1_9 (register_module/registers_1_9)
     LUT3:I0->O            1   0.551   0.000  register_module/Mmux__varindex0000_615 (register_module/Mmux__varindex0000_615)
     MUXF5:I0->O           1   0.360   0.000  register_module/Mmux__varindex0000_4_f5_14 (register_module/Mmux__varindex0000_4_f515)
     MUXF6:I0->O           6   0.342   1.029  register_module/Mmux__varindex0000_2_f6_14 (register_module/_varindex0000<9>)
     LUT4:I3->O          262   0.551   3.197  register_module/ReadA<9>1 (memWriteValue_9_OBUF)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<3> (ALU_Module/old_temp_5_and0000_wg_lut<3>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<3> (ALU_Module/old_temp_5_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   0.000  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     LDE:D                     0.203          register_module/registers_1_12
    ----------------------------------------
    Total                     15.904ns (7.332ns logic, 8.572ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              3.660ns (Levels of Logic = 1)
  Source:            start (PAD)
  Destination:       if_module/PC_0 (FF)
  Destination Clock: CLK rising

  Data Path: start to if_module/PC_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   0.821   1.813  start_IBUF (start_IBUF)
     FDRE:R                    1.026          if_module/PC_0
    ----------------------------------------
    Total                      3.660ns (1.847ns logic, 1.813ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 1652054 / 90
-------------------------------------------------------------------------
Offset:              29.472ns (Levels of Logic = 28)
  Source:            if_module/PC_5 (FF)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      CLK rising

  Data Path: if_module/PC_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.720   1.256  if_module/PC_5 (if_module/PC_5)
     LUT2_D:I0->O          5   0.551   0.989  inst_module/InstOut_and0000_SW0 (N251)
     LUT4:I2->O            1   0.551   0.000  control_module/Mrom_SRCA_mux000012 (control_module/Mrom_SRCA_mux0000)
     LD:D->Q               3   0.471   1.102  control_module/SRCA_0 (control_module/SRCA_0)
     LUT3:I1->O          148   0.551   2.586  regSrcAddress<0>1 (regSrcAddress<0>)
     LUT3:I2->O            1   0.551   0.000  register_module/Mmux__varindex0000_415 (register_module/Mmux__varindex0000_415)
     MUXF5:I1->O           1   0.360   0.000  register_module/Mmux__varindex0000_3_f5_14 (register_module/Mmux__varindex0000_3_f515)
     MUXF6:I1->O           6   0.342   1.029  register_module/Mmux__varindex0000_2_f6_14 (register_module/_varindex0000<9>)
     LUT4:I3->O          262   0.551   3.197  register_module/ReadA<9>1 (memWriteValue_9_OBUF)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<3> (ALU_Module/old_temp_5_and0000_wg_lut<3>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<3> (ALU_Module/old_temp_5_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     29.472ns (14.984ns logic, 14.488ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'register_module/registers_1_cmp_eq0000'
  Total number of paths / destination ports: 6833 / 34
-------------------------------------------------------------------------
Offset:              22.469ns (Levels of Logic = 24)
  Source:            register_module/registers_1_9 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      register_module/registers_1_cmp_eq0000 falling

  Data Path: register_module/registers_1_9 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.633   1.140  register_module/registers_1_9 (register_module/registers_1_9)
     LUT3:I0->O            1   0.551   0.000  register_module/Mmux__varindex0000_615 (register_module/Mmux__varindex0000_615)
     MUXF5:I0->O           1   0.360   0.000  register_module/Mmux__varindex0000_4_f5_14 (register_module/Mmux__varindex0000_4_f515)
     MUXF6:I0->O           6   0.342   1.029  register_module/Mmux__varindex0000_2_f6_14 (register_module/_varindex0000<9>)
     LUT4:I3->O          262   0.551   3.197  register_module/ReadA<9>1 (memWriteValue_9_OBUF)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<3> (ALU_Module/old_temp_5_and0000_wg_lut<3>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<3> (ALU_Module/old_temp_5_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.469ns (12.773ns logic, 9.696ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'register_module/registers_0_not0001'
  Total number of paths / destination ports: 6833 / 34
-------------------------------------------------------------------------
Offset:              22.325ns (Levels of Logic = 24)
  Source:            register_module/registers_0_9 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      register_module/registers_0_not0001 rising

  Data Path: register_module/registers_0_9 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.633   0.996  register_module/registers_0_9 (register_module/registers_0_9)
     LUT3:I1->O            1   0.551   0.000  register_module/Mmux__varindex0000_615 (register_module/Mmux__varindex0000_615)
     MUXF5:I0->O           1   0.360   0.000  register_module/Mmux__varindex0000_4_f5_14 (register_module/Mmux__varindex0000_4_f515)
     MUXF6:I0->O           6   0.342   1.029  register_module/Mmux__varindex0000_2_f6_14 (register_module/_varindex0000<9>)
     LUT4:I3->O          262   0.551   3.197  register_module/ReadA<9>1 (memWriteValue_9_OBUF)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<3> (ALU_Module/old_temp_5_and0000_wg_lut<3>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<3> (ALU_Module/old_temp_5_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.325ns (12.773ns logic, 9.552ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'register_module/registers_3_cmp_eq0000'
  Total number of paths / destination ports: 7137 / 34
-------------------------------------------------------------------------
Offset:              22.545ns (Levels of Logic = 24)
  Source:            register_module/registers_3_9 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      register_module/registers_3_cmp_eq0000 falling

  Data Path: register_module/registers_3_9 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  register_module/registers_3_9 (register_module/registers_3_9)
     LUT3:I0->O            1   0.551   0.000  register_module/Mmux__varindex0000_531 (register_module/Mmux__varindex0000_531)
     MUXF5:I1->O           1   0.360   0.000  register_module/Mmux__varindex0000_4_f5_14 (register_module/Mmux__varindex0000_4_f515)
     MUXF6:I0->O           6   0.342   1.029  register_module/Mmux__varindex0000_2_f6_14 (register_module/_varindex0000<9>)
     LUT4:I3->O          262   0.551   3.197  register_module/ReadA<9>1 (memWriteValue_9_OBUF)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<3> (ALU_Module/old_temp_5_and0000_wg_lut<3>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<3> (ALU_Module/old_temp_5_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.545ns (12.773ns logic, 9.772ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'register_module/registers_2_cmp_eq0000'
  Total number of paths / destination ports: 7456 / 34
-------------------------------------------------------------------------
Offset:              22.401ns (Levels of Logic = 24)
  Source:            register_module/registers_2_9 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      register_module/registers_2_cmp_eq0000 falling

  Data Path: register_module/registers_2_9 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  register_module/registers_2_9 (register_module/registers_2_9)
     LUT3:I1->O            1   0.551   0.000  register_module/Mmux__varindex0000_531 (register_module/Mmux__varindex0000_531)
     MUXF5:I1->O           1   0.360   0.000  register_module/Mmux__varindex0000_4_f5_14 (register_module/Mmux__varindex0000_4_f515)
     MUXF6:I0->O           6   0.342   1.029  register_module/Mmux__varindex0000_2_f6_14 (register_module/_varindex0000<9>)
     LUT4:I3->O          262   0.551   3.197  register_module/ReadA<9>1 (memWriteValue_9_OBUF)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<3> (ALU_Module/old_temp_5_and0000_wg_lut<3>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<3> (ALU_Module/old_temp_5_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.401ns (12.773ns logic, 9.628ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'register_module/registers_5_cmp_eq0000'
  Total number of paths / destination ports: 6833 / 34
-------------------------------------------------------------------------
Offset:              22.469ns (Levels of Logic = 24)
  Source:            register_module/registers_5_9 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      register_module/registers_5_cmp_eq0000 falling

  Data Path: register_module/registers_5_9 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.633   1.140  register_module/registers_5_9 (register_module/registers_5_9)
     LUT3:I0->O            1   0.551   0.000  register_module/Mmux__varindex0000_530 (register_module/Mmux__varindex0000_530)
     MUXF5:I0->O           1   0.360   0.000  register_module/Mmux__varindex0000_3_f5_14 (register_module/Mmux__varindex0000_3_f515)
     MUXF6:I1->O           6   0.342   1.029  register_module/Mmux__varindex0000_2_f6_14 (register_module/_varindex0000<9>)
     LUT4:I3->O          262   0.551   3.197  register_module/ReadA<9>1 (memWriteValue_9_OBUF)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<3> (ALU_Module/old_temp_5_and0000_wg_lut<3>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<3> (ALU_Module/old_temp_5_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.469ns (12.773ns logic, 9.696ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'register_module/registers_4_cmp_eq0000'
  Total number of paths / destination ports: 6833 / 34
-------------------------------------------------------------------------
Offset:              22.325ns (Levels of Logic = 24)
  Source:            register_module/registers_4_9 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      register_module/registers_4_cmp_eq0000 falling

  Data Path: register_module/registers_4_9 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.633   0.996  register_module/registers_4_9 (register_module/registers_4_9)
     LUT3:I1->O            1   0.551   0.000  register_module/Mmux__varindex0000_530 (register_module/Mmux__varindex0000_530)
     MUXF5:I0->O           1   0.360   0.000  register_module/Mmux__varindex0000_3_f5_14 (register_module/Mmux__varindex0000_3_f515)
     MUXF6:I1->O           6   0.342   1.029  register_module/Mmux__varindex0000_2_f6_14 (register_module/_varindex0000<9>)
     LUT4:I3->O          262   0.551   3.197  register_module/ReadA<9>1 (memWriteValue_9_OBUF)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<3> (ALU_Module/old_temp_5_and0000_wg_lut<3>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<3> (ALU_Module/old_temp_5_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.325ns (12.773ns logic, 9.552ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'register_module/registers_7_cmp_eq0000'
  Total number of paths / destination ports: 6833 / 34
-------------------------------------------------------------------------
Offset:              22.469ns (Levels of Logic = 24)
  Source:            register_module/registers_7_9 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      register_module/registers_7_cmp_eq0000 falling

  Data Path: register_module/registers_7_9 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.633   1.140  register_module/registers_7_9 (register_module/registers_7_9)
     LUT3:I0->O            1   0.551   0.000  register_module/Mmux__varindex0000_415 (register_module/Mmux__varindex0000_415)
     MUXF5:I1->O           1   0.360   0.000  register_module/Mmux__varindex0000_3_f5_14 (register_module/Mmux__varindex0000_3_f515)
     MUXF6:I1->O           6   0.342   1.029  register_module/Mmux__varindex0000_2_f6_14 (register_module/_varindex0000<9>)
     LUT4:I3->O          262   0.551   3.197  register_module/ReadA<9>1 (memWriteValue_9_OBUF)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<3> (ALU_Module/old_temp_5_and0000_wg_lut<3>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<3> (ALU_Module/old_temp_5_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.469ns (12.773ns logic, 9.696ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'register_module/registers_6_cmp_eq0000'
  Total number of paths / destination ports: 163698 / 50
-------------------------------------------------------------------------
Offset:              26.325ns (Levels of Logic = 28)
  Source:            register_module/registers_6_1 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      register_module/registers_6_cmp_eq0000 falling

  Data Path: register_module/registers_6_1 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q           3074   0.633   4.560  register_module/registers_6_1 (register_module/registers_6_1)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1281 (Data_Module/Mmux__varindex0000_1281)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_68 (Data_Module/Mmux__varindex0000_11_f569)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_56 (Data_Module/Mmux__varindex0000_10_f657)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_44 (Data_Module/Mmux__varindex0000_9_f745)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     26.325ns (14.646ns logic, 11.679ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_0_not0001'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_0_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_0_not0001 rising

  Data Path: Data_Module/my_memory_0_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            2   0.633   0.945  Data_Module/my_memory_0_5 (Data_Module/my_memory_0_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1779 (Data_Module/Mmux__varindex0000_1779)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_67 (Data_Module/Mmux__varindex0000_15_f568)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_56 (Data_Module/Mmux__varindex0000_13_f657)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_45 (Data_Module/Mmux__varindex0000_11_f746)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_1_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_1_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_1_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_1_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_1_5 (Data_Module/my_memory_1_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1779 (Data_Module/Mmux__varindex0000_1779)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_67 (Data_Module/Mmux__varindex0000_15_f568)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_56 (Data_Module/Mmux__varindex0000_13_f657)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_45 (Data_Module/Mmux__varindex0000_11_f746)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_2_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_2_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_2_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_2_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_2_5 (Data_Module/my_memory_2_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16245 (Data_Module/Mmux__varindex0000_16245)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_67 (Data_Module/Mmux__varindex0000_15_f568)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_56 (Data_Module/Mmux__varindex0000_13_f657)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_45 (Data_Module/Mmux__varindex0000_11_f746)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_3_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_3_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_3_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_3_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_3_5 (Data_Module/my_memory_3_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16245 (Data_Module/Mmux__varindex0000_16245)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_67 (Data_Module/Mmux__varindex0000_15_f568)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_56 (Data_Module/Mmux__varindex0000_13_f657)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_45 (Data_Module/Mmux__varindex0000_11_f746)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_4_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_4_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_4_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_4_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_4_5 (Data_Module/my_memory_4_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16244 (Data_Module/Mmux__varindex0000_16244)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_175 (Data_Module/Mmux__varindex0000_14_f5176)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_56 (Data_Module/Mmux__varindex0000_13_f657)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_45 (Data_Module/Mmux__varindex0000_11_f746)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_5_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_5_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_5_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_5_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_5_5 (Data_Module/my_memory_5_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16244 (Data_Module/Mmux__varindex0000_16244)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_175 (Data_Module/Mmux__varindex0000_14_f5176)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_56 (Data_Module/Mmux__varindex0000_13_f657)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_45 (Data_Module/Mmux__varindex0000_11_f746)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_6_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_6_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_6_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_6_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_6_5 (Data_Module/my_memory_6_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15415 (Data_Module/Mmux__varindex0000_15415)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_175 (Data_Module/Mmux__varindex0000_14_f5176)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_56 (Data_Module/Mmux__varindex0000_13_f657)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_45 (Data_Module/Mmux__varindex0000_11_f746)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_7_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_7_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_7_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_7_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_7_5 (Data_Module/my_memory_7_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15415 (Data_Module/Mmux__varindex0000_15415)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_175 (Data_Module/Mmux__varindex0000_14_f5176)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_56 (Data_Module/Mmux__varindex0000_13_f657)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_45 (Data_Module/Mmux__varindex0000_11_f746)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_8_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_8_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_8_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_8_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_8_5 (Data_Module/my_memory_8_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16243 (Data_Module/Mmux__varindex0000_16243)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_174 (Data_Module/Mmux__varindex0000_14_f5175)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_117 (Data_Module/Mmux__varindex0000_12_f6118)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_45 (Data_Module/Mmux__varindex0000_11_f746)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_9_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_9_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_9_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_9_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_9_5 (Data_Module/my_memory_9_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16243 (Data_Module/Mmux__varindex0000_16243)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_174 (Data_Module/Mmux__varindex0000_14_f5175)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_117 (Data_Module/Mmux__varindex0000_12_f6118)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_45 (Data_Module/Mmux__varindex0000_11_f746)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_10_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_10_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_10_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_10_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_10_5 (Data_Module/my_memory_10_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15414 (Data_Module/Mmux__varindex0000_15414)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_174 (Data_Module/Mmux__varindex0000_14_f5175)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_117 (Data_Module/Mmux__varindex0000_12_f6118)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_45 (Data_Module/Mmux__varindex0000_11_f746)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_11_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_11_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_11_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_11_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_11_5 (Data_Module/my_memory_11_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15414 (Data_Module/Mmux__varindex0000_15414)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_174 (Data_Module/Mmux__varindex0000_14_f5175)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_117 (Data_Module/Mmux__varindex0000_12_f6118)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_45 (Data_Module/Mmux__varindex0000_11_f746)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_12_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_12_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_12_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_12_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_12_5 (Data_Module/my_memory_12_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15413 (Data_Module/Mmux__varindex0000_15413)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_237 (Data_Module/Mmux__varindex0000_13_f5238)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_117 (Data_Module/Mmux__varindex0000_12_f6118)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_45 (Data_Module/Mmux__varindex0000_11_f746)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_13_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_13_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_13_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_13_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_13_5 (Data_Module/my_memory_13_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15413 (Data_Module/Mmux__varindex0000_15413)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_237 (Data_Module/Mmux__varindex0000_13_f5238)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_117 (Data_Module/Mmux__varindex0000_12_f6118)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_45 (Data_Module/Mmux__varindex0000_11_f746)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_14_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_14_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_14_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_14_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_14_5 (Data_Module/my_memory_14_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14418 (Data_Module/Mmux__varindex0000_14418)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_237 (Data_Module/Mmux__varindex0000_13_f5238)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_117 (Data_Module/Mmux__varindex0000_12_f6118)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_45 (Data_Module/Mmux__varindex0000_11_f746)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_15_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_15_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_15_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_15_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_15_5 (Data_Module/my_memory_15_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14418 (Data_Module/Mmux__varindex0000_14418)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_237 (Data_Module/Mmux__varindex0000_13_f5238)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_117 (Data_Module/Mmux__varindex0000_12_f6118)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_45 (Data_Module/Mmux__varindex0000_11_f746)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_16_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_16_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_16_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_16_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_16_5 (Data_Module/my_memory_16_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16242 (Data_Module/Mmux__varindex0000_16242)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_173 (Data_Module/Mmux__varindex0000_14_f5174)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_116 (Data_Module/Mmux__varindex0000_12_f6117)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_70 (Data_Module/Mmux__varindex0000_10_f771)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_17_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_17_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_17_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_17_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_17_5 (Data_Module/my_memory_17_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16242 (Data_Module/Mmux__varindex0000_16242)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_173 (Data_Module/Mmux__varindex0000_14_f5174)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_116 (Data_Module/Mmux__varindex0000_12_f6117)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_70 (Data_Module/Mmux__varindex0000_10_f771)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_18_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_18_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_18_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_18_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_18_5 (Data_Module/my_memory_18_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15412 (Data_Module/Mmux__varindex0000_15412)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_173 (Data_Module/Mmux__varindex0000_14_f5174)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_116 (Data_Module/Mmux__varindex0000_12_f6117)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_70 (Data_Module/Mmux__varindex0000_10_f771)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_19_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_19_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_19_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_19_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_19_5 (Data_Module/my_memory_19_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15412 (Data_Module/Mmux__varindex0000_15412)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_173 (Data_Module/Mmux__varindex0000_14_f5174)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_116 (Data_Module/Mmux__varindex0000_12_f6117)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_70 (Data_Module/Mmux__varindex0000_10_f771)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_20_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_20_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_20_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_20_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_20_5 (Data_Module/my_memory_20_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15411 (Data_Module/Mmux__varindex0000_15411)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_236 (Data_Module/Mmux__varindex0000_13_f5237)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_116 (Data_Module/Mmux__varindex0000_12_f6117)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_70 (Data_Module/Mmux__varindex0000_10_f771)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_21_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_21_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_21_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_21_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_21_5 (Data_Module/my_memory_21_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15411 (Data_Module/Mmux__varindex0000_15411)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_236 (Data_Module/Mmux__varindex0000_13_f5237)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_116 (Data_Module/Mmux__varindex0000_12_f6117)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_70 (Data_Module/Mmux__varindex0000_10_f771)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_22_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_22_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_22_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_22_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_22_5 (Data_Module/my_memory_22_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14417 (Data_Module/Mmux__varindex0000_14417)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_236 (Data_Module/Mmux__varindex0000_13_f5237)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_116 (Data_Module/Mmux__varindex0000_12_f6117)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_70 (Data_Module/Mmux__varindex0000_10_f771)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_23_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_23_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_23_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_23_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_23_5 (Data_Module/my_memory_23_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14417 (Data_Module/Mmux__varindex0000_14417)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_236 (Data_Module/Mmux__varindex0000_13_f5237)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_116 (Data_Module/Mmux__varindex0000_12_f6117)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_70 (Data_Module/Mmux__varindex0000_10_f771)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_24_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_24_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_24_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_24_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_24_5 (Data_Module/my_memory_24_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15410 (Data_Module/Mmux__varindex0000_15410)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_235 (Data_Module/Mmux__varindex0000_13_f5236)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_118 (Data_Module/Mmux__varindex0000_11_f6119)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_70 (Data_Module/Mmux__varindex0000_10_f771)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_25_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_25_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_25_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_25_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_25_5 (Data_Module/my_memory_25_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15410 (Data_Module/Mmux__varindex0000_15410)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_235 (Data_Module/Mmux__varindex0000_13_f5236)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_118 (Data_Module/Mmux__varindex0000_11_f6119)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_70 (Data_Module/Mmux__varindex0000_10_f771)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_26_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_26_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_26_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_26_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_26_5 (Data_Module/my_memory_26_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14416 (Data_Module/Mmux__varindex0000_14416)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_235 (Data_Module/Mmux__varindex0000_13_f5236)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_118 (Data_Module/Mmux__varindex0000_11_f6119)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_70 (Data_Module/Mmux__varindex0000_10_f771)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_27_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_27_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_27_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_27_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_27_5 (Data_Module/my_memory_27_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14416 (Data_Module/Mmux__varindex0000_14416)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_235 (Data_Module/Mmux__varindex0000_13_f5236)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_118 (Data_Module/Mmux__varindex0000_11_f6119)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_70 (Data_Module/Mmux__varindex0000_10_f771)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_28_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_28_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_28_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_28_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_28_5 (Data_Module/my_memory_28_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14415 (Data_Module/Mmux__varindex0000_14415)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_178 (Data_Module/Mmux__varindex0000_12_f5179)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_118 (Data_Module/Mmux__varindex0000_11_f6119)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_70 (Data_Module/Mmux__varindex0000_10_f771)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_29_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_29_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_29_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_29_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_29_5 (Data_Module/my_memory_29_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14415 (Data_Module/Mmux__varindex0000_14415)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_178 (Data_Module/Mmux__varindex0000_12_f5179)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_118 (Data_Module/Mmux__varindex0000_11_f6119)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_70 (Data_Module/Mmux__varindex0000_10_f771)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_30_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_30_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_30_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_30_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_30_5 (Data_Module/my_memory_30_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13251 (Data_Module/Mmux__varindex0000_13251)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_178 (Data_Module/Mmux__varindex0000_12_f5179)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_118 (Data_Module/Mmux__varindex0000_11_f6119)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_70 (Data_Module/Mmux__varindex0000_10_f771)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_31_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_31_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_31_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_31_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_31_5 (Data_Module/my_memory_31_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13251 (Data_Module/Mmux__varindex0000_13251)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_178 (Data_Module/Mmux__varindex0000_12_f5179)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_118 (Data_Module/Mmux__varindex0000_11_f6119)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_70 (Data_Module/Mmux__varindex0000_10_f771)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_9_f8_34 (Data_Module/Mmux__varindex0000_9_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_32_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_32_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_32_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_32_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_32_5 (Data_Module/my_memory_32_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1811 (Data_Module/Mmux__varindex0000_1811)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_16_f5_10 (Data_Module/Mmux__varindex0000_16_f511)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_14_f6_10 (Data_Module/Mmux__varindex0000_14_f611)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f7_10 (Data_Module/Mmux__varindex0000_12_f711)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_33_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_33_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_33_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_33_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_33_5 (Data_Module/my_memory_33_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1811 (Data_Module/Mmux__varindex0000_1811)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_16_f5_10 (Data_Module/Mmux__varindex0000_16_f511)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_14_f6_10 (Data_Module/Mmux__varindex0000_14_f611)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f7_10 (Data_Module/Mmux__varindex0000_12_f711)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_34_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_34_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_34_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_34_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_34_5 (Data_Module/my_memory_34_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1783 (Data_Module/Mmux__varindex0000_1783)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_16_f5_10 (Data_Module/Mmux__varindex0000_16_f511)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_14_f6_10 (Data_Module/Mmux__varindex0000_14_f611)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f7_10 (Data_Module/Mmux__varindex0000_12_f711)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_35_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_35_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_35_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_35_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_35_5 (Data_Module/my_memory_35_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1783 (Data_Module/Mmux__varindex0000_1783)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_16_f5_10 (Data_Module/Mmux__varindex0000_16_f511)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_14_f6_10 (Data_Module/Mmux__varindex0000_14_f611)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f7_10 (Data_Module/Mmux__varindex0000_12_f711)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_36_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_36_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_36_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_36_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_36_5 (Data_Module/my_memory_36_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1782 (Data_Module/Mmux__varindex0000_1782)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_70 (Data_Module/Mmux__varindex0000_15_f571)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_14_f6_10 (Data_Module/Mmux__varindex0000_14_f611)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f7_10 (Data_Module/Mmux__varindex0000_12_f711)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_37_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_37_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_37_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_37_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_37_5 (Data_Module/my_memory_37_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1782 (Data_Module/Mmux__varindex0000_1782)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_70 (Data_Module/Mmux__varindex0000_15_f571)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_14_f6_10 (Data_Module/Mmux__varindex0000_14_f611)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f7_10 (Data_Module/Mmux__varindex0000_12_f711)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_38_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_38_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_38_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_38_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_38_5 (Data_Module/my_memory_38_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16251 (Data_Module/Mmux__varindex0000_16251)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_70 (Data_Module/Mmux__varindex0000_15_f571)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_14_f6_10 (Data_Module/Mmux__varindex0000_14_f611)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f7_10 (Data_Module/Mmux__varindex0000_12_f711)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_39_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_39_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_39_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_39_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_39_5 (Data_Module/my_memory_39_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16251 (Data_Module/Mmux__varindex0000_16251)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_70 (Data_Module/Mmux__varindex0000_15_f571)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_14_f6_10 (Data_Module/Mmux__varindex0000_14_f611)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f7_10 (Data_Module/Mmux__varindex0000_12_f711)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_40_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_40_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_40_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_40_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_40_5 (Data_Module/my_memory_40_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1781 (Data_Module/Mmux__varindex0000_1781)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_69 (Data_Module/Mmux__varindex0000_15_f570)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_58 (Data_Module/Mmux__varindex0000_13_f659)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f7_10 (Data_Module/Mmux__varindex0000_12_f711)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_41_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_41_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_41_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_41_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_41_5 (Data_Module/my_memory_41_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1781 (Data_Module/Mmux__varindex0000_1781)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_69 (Data_Module/Mmux__varindex0000_15_f570)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_58 (Data_Module/Mmux__varindex0000_13_f659)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f7_10 (Data_Module/Mmux__varindex0000_12_f711)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_42_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_42_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_42_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_42_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_42_5 (Data_Module/my_memory_42_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16250 (Data_Module/Mmux__varindex0000_16250)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_69 (Data_Module/Mmux__varindex0000_15_f570)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_58 (Data_Module/Mmux__varindex0000_13_f659)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f7_10 (Data_Module/Mmux__varindex0000_12_f711)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_43_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_43_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_43_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_43_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_43_5 (Data_Module/my_memory_43_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16250 (Data_Module/Mmux__varindex0000_16250)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_69 (Data_Module/Mmux__varindex0000_15_f570)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_58 (Data_Module/Mmux__varindex0000_13_f659)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f7_10 (Data_Module/Mmux__varindex0000_12_f711)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_44_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_44_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_44_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_44_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_44_5 (Data_Module/my_memory_44_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16249 (Data_Module/Mmux__varindex0000_16249)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_178 (Data_Module/Mmux__varindex0000_14_f5179)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_58 (Data_Module/Mmux__varindex0000_13_f659)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f7_10 (Data_Module/Mmux__varindex0000_12_f711)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_45_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_45_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_45_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_45_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_45_5 (Data_Module/my_memory_45_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16249 (Data_Module/Mmux__varindex0000_16249)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_178 (Data_Module/Mmux__varindex0000_14_f5179)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_58 (Data_Module/Mmux__varindex0000_13_f659)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f7_10 (Data_Module/Mmux__varindex0000_12_f711)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_46_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_46_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_46_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_46_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_46_5 (Data_Module/my_memory_46_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15419 (Data_Module/Mmux__varindex0000_15419)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_178 (Data_Module/Mmux__varindex0000_14_f5179)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_58 (Data_Module/Mmux__varindex0000_13_f659)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f7_10 (Data_Module/Mmux__varindex0000_12_f711)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_47_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_47_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_47_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_47_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_47_5 (Data_Module/my_memory_47_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15419 (Data_Module/Mmux__varindex0000_15419)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_178 (Data_Module/Mmux__varindex0000_14_f5179)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_58 (Data_Module/Mmux__varindex0000_13_f659)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f7_10 (Data_Module/Mmux__varindex0000_12_f711)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_48_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_48_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_48_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_48_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_48_5 (Data_Module/my_memory_48_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1780 (Data_Module/Mmux__varindex0000_1780)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_68 (Data_Module/Mmux__varindex0000_15_f569)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_57 (Data_Module/Mmux__varindex0000_13_f658)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_46 (Data_Module/Mmux__varindex0000_11_f747)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_49_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_49_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_49_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_49_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_49_5 (Data_Module/my_memory_49_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1780 (Data_Module/Mmux__varindex0000_1780)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_68 (Data_Module/Mmux__varindex0000_15_f569)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_57 (Data_Module/Mmux__varindex0000_13_f658)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_46 (Data_Module/Mmux__varindex0000_11_f747)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_50_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_50_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_50_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_50_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_50_5 (Data_Module/my_memory_50_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16248 (Data_Module/Mmux__varindex0000_16248)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_68 (Data_Module/Mmux__varindex0000_15_f569)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_57 (Data_Module/Mmux__varindex0000_13_f658)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_46 (Data_Module/Mmux__varindex0000_11_f747)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_51_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_51_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_51_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_51_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_51_5 (Data_Module/my_memory_51_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16248 (Data_Module/Mmux__varindex0000_16248)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_68 (Data_Module/Mmux__varindex0000_15_f569)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_57 (Data_Module/Mmux__varindex0000_13_f658)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_46 (Data_Module/Mmux__varindex0000_11_f747)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_52_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_52_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_52_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_52_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_52_5 (Data_Module/my_memory_52_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16247 (Data_Module/Mmux__varindex0000_16247)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_177 (Data_Module/Mmux__varindex0000_14_f5178)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_57 (Data_Module/Mmux__varindex0000_13_f658)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_46 (Data_Module/Mmux__varindex0000_11_f747)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_53_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_53_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_53_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_53_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_53_5 (Data_Module/my_memory_53_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16247 (Data_Module/Mmux__varindex0000_16247)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_177 (Data_Module/Mmux__varindex0000_14_f5178)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_57 (Data_Module/Mmux__varindex0000_13_f658)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_46 (Data_Module/Mmux__varindex0000_11_f747)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_54_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_54_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_54_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_54_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_54_5 (Data_Module/my_memory_54_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15418 (Data_Module/Mmux__varindex0000_15418)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_177 (Data_Module/Mmux__varindex0000_14_f5178)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_57 (Data_Module/Mmux__varindex0000_13_f658)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_46 (Data_Module/Mmux__varindex0000_11_f747)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_55_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_55_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_55_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_55_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_55_5 (Data_Module/my_memory_55_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15418 (Data_Module/Mmux__varindex0000_15418)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_177 (Data_Module/Mmux__varindex0000_14_f5178)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_57 (Data_Module/Mmux__varindex0000_13_f658)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_46 (Data_Module/Mmux__varindex0000_11_f747)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_56_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_56_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_56_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_56_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_56_5 (Data_Module/my_memory_56_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16246 (Data_Module/Mmux__varindex0000_16246)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_176 (Data_Module/Mmux__varindex0000_14_f5177)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_118 (Data_Module/Mmux__varindex0000_12_f6119)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_46 (Data_Module/Mmux__varindex0000_11_f747)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_57_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_57_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_57_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_57_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_57_5 (Data_Module/my_memory_57_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16246 (Data_Module/Mmux__varindex0000_16246)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_176 (Data_Module/Mmux__varindex0000_14_f5177)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_118 (Data_Module/Mmux__varindex0000_12_f6119)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_46 (Data_Module/Mmux__varindex0000_11_f747)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_58_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_58_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_58_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_58_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_58_5 (Data_Module/my_memory_58_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15417 (Data_Module/Mmux__varindex0000_15417)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_176 (Data_Module/Mmux__varindex0000_14_f5177)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_118 (Data_Module/Mmux__varindex0000_12_f6119)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_46 (Data_Module/Mmux__varindex0000_11_f747)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_59_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_59_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_59_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_59_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_59_5 (Data_Module/my_memory_59_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15417 (Data_Module/Mmux__varindex0000_15417)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_176 (Data_Module/Mmux__varindex0000_14_f5177)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_118 (Data_Module/Mmux__varindex0000_12_f6119)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_46 (Data_Module/Mmux__varindex0000_11_f747)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_60_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_60_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_60_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_60_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_60_5 (Data_Module/my_memory_60_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15416 (Data_Module/Mmux__varindex0000_15416)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_238 (Data_Module/Mmux__varindex0000_13_f5239)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_118 (Data_Module/Mmux__varindex0000_12_f6119)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_46 (Data_Module/Mmux__varindex0000_11_f747)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_61_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_61_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_61_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_61_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_61_5 (Data_Module/my_memory_61_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15416 (Data_Module/Mmux__varindex0000_15416)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_238 (Data_Module/Mmux__varindex0000_13_f5239)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_118 (Data_Module/Mmux__varindex0000_12_f6119)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_46 (Data_Module/Mmux__varindex0000_11_f747)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_62_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_62_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_62_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_62_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_62_5 (Data_Module/my_memory_62_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14419 (Data_Module/Mmux__varindex0000_14419)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_238 (Data_Module/Mmux__varindex0000_13_f5239)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_118 (Data_Module/Mmux__varindex0000_12_f6119)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_46 (Data_Module/Mmux__varindex0000_11_f747)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_63_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_63_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_63_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_63_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_63_5 (Data_Module/my_memory_63_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14419 (Data_Module/Mmux__varindex0000_14419)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_238 (Data_Module/Mmux__varindex0000_13_f5239)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_118 (Data_Module/Mmux__varindex0000_12_f6119)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_46 (Data_Module/Mmux__varindex0000_11_f747)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_10_f8_10 (Data_Module/Mmux__varindex0000_10_f811)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_611 (Data_Module/Mmux__varindex0000_611)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_64_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_64_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_64_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_64_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_64_5 (Data_Module/my_memory_64_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16237 (Data_Module/Mmux__varindex0000_16237)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_169 (Data_Module/Mmux__varindex0000_14_f5170)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_113 (Data_Module/Mmux__varindex0000_12_f6114)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_68 (Data_Module/Mmux__varindex0000_10_f769)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_65_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_65_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_65_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_65_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_65_5 (Data_Module/my_memory_65_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16237 (Data_Module/Mmux__varindex0000_16237)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_169 (Data_Module/Mmux__varindex0000_14_f5170)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_113 (Data_Module/Mmux__varindex0000_12_f6114)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_68 (Data_Module/Mmux__varindex0000_10_f769)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_66_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_66_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_66_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_66_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_66_5 (Data_Module/my_memory_66_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15403 (Data_Module/Mmux__varindex0000_15403)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_169 (Data_Module/Mmux__varindex0000_14_f5170)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_113 (Data_Module/Mmux__varindex0000_12_f6114)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_68 (Data_Module/Mmux__varindex0000_10_f769)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_67_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_67_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_67_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_67_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_67_5 (Data_Module/my_memory_67_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15403 (Data_Module/Mmux__varindex0000_15403)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_169 (Data_Module/Mmux__varindex0000_14_f5170)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_113 (Data_Module/Mmux__varindex0000_12_f6114)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_68 (Data_Module/Mmux__varindex0000_10_f769)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_68_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_68_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_68_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_68_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_68_5 (Data_Module/my_memory_68_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15402 (Data_Module/Mmux__varindex0000_15402)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_231 (Data_Module/Mmux__varindex0000_13_f5232)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_113 (Data_Module/Mmux__varindex0000_12_f6114)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_68 (Data_Module/Mmux__varindex0000_10_f769)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_69_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_69_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_69_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_69_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_69_5 (Data_Module/my_memory_69_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15402 (Data_Module/Mmux__varindex0000_15402)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_231 (Data_Module/Mmux__varindex0000_13_f5232)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_113 (Data_Module/Mmux__varindex0000_12_f6114)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_68 (Data_Module/Mmux__varindex0000_10_f769)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_70_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_70_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_70_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_70_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_70_5 (Data_Module/my_memory_70_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14410 (Data_Module/Mmux__varindex0000_14410)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_231 (Data_Module/Mmux__varindex0000_13_f5232)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_113 (Data_Module/Mmux__varindex0000_12_f6114)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_68 (Data_Module/Mmux__varindex0000_10_f769)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_71_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_71_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_71_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_71_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_71_5 (Data_Module/my_memory_71_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14410 (Data_Module/Mmux__varindex0000_14410)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_231 (Data_Module/Mmux__varindex0000_13_f5232)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_113 (Data_Module/Mmux__varindex0000_12_f6114)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_68 (Data_Module/Mmux__varindex0000_10_f769)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_72_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_72_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_72_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_72_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_72_5 (Data_Module/my_memory_72_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15401 (Data_Module/Mmux__varindex0000_15401)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_230 (Data_Module/Mmux__varindex0000_13_f5231)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_116 (Data_Module/Mmux__varindex0000_11_f6117)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_68 (Data_Module/Mmux__varindex0000_10_f769)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_73_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_73_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_73_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_73_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_73_5 (Data_Module/my_memory_73_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15401 (Data_Module/Mmux__varindex0000_15401)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_230 (Data_Module/Mmux__varindex0000_13_f5231)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_116 (Data_Module/Mmux__varindex0000_11_f6117)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_68 (Data_Module/Mmux__varindex0000_10_f769)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_74_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_74_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_74_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_74_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_74_5 (Data_Module/my_memory_74_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14409 (Data_Module/Mmux__varindex0000_14409)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_230 (Data_Module/Mmux__varindex0000_13_f5231)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_116 (Data_Module/Mmux__varindex0000_11_f6117)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_68 (Data_Module/Mmux__varindex0000_10_f769)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_75_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_75_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_75_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_75_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_75_5 (Data_Module/my_memory_75_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14409 (Data_Module/Mmux__varindex0000_14409)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_230 (Data_Module/Mmux__varindex0000_13_f5231)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_116 (Data_Module/Mmux__varindex0000_11_f6117)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_68 (Data_Module/Mmux__varindex0000_10_f769)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_76_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_76_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_76_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_76_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_76_5 (Data_Module/my_memory_76_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14408 (Data_Module/Mmux__varindex0000_14408)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_176 (Data_Module/Mmux__varindex0000_12_f5177)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_116 (Data_Module/Mmux__varindex0000_11_f6117)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_68 (Data_Module/Mmux__varindex0000_10_f769)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_77_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_77_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_77_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_77_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_77_5 (Data_Module/my_memory_77_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14408 (Data_Module/Mmux__varindex0000_14408)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_176 (Data_Module/Mmux__varindex0000_12_f5177)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_116 (Data_Module/Mmux__varindex0000_11_f6117)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_68 (Data_Module/Mmux__varindex0000_10_f769)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_78_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_78_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_78_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_78_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_78_5 (Data_Module/my_memory_78_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13249 (Data_Module/Mmux__varindex0000_13249)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_176 (Data_Module/Mmux__varindex0000_12_f5177)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_116 (Data_Module/Mmux__varindex0000_11_f6117)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_68 (Data_Module/Mmux__varindex0000_10_f769)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_79_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_79_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_79_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_79_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_79_5 (Data_Module/my_memory_79_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13249 (Data_Module/Mmux__varindex0000_13249)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_176 (Data_Module/Mmux__varindex0000_12_f5177)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_116 (Data_Module/Mmux__varindex0000_11_f6117)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_68 (Data_Module/Mmux__varindex0000_10_f769)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_80_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_80_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_80_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_80_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_80_5 (Data_Module/my_memory_80_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15400 (Data_Module/Mmux__varindex0000_15400)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_229 (Data_Module/Mmux__varindex0000_13_f5230)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_115 (Data_Module/Mmux__varindex0000_11_f6116)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_46 (Data_Module/Mmux__varindex0000_9_f747)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_81_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_81_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_81_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_81_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_81_5 (Data_Module/my_memory_81_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15400 (Data_Module/Mmux__varindex0000_15400)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_229 (Data_Module/Mmux__varindex0000_13_f5230)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_115 (Data_Module/Mmux__varindex0000_11_f6116)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_46 (Data_Module/Mmux__varindex0000_9_f747)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_82_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_82_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_82_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_82_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_82_5 (Data_Module/my_memory_82_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14407 (Data_Module/Mmux__varindex0000_14407)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_229 (Data_Module/Mmux__varindex0000_13_f5230)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_115 (Data_Module/Mmux__varindex0000_11_f6116)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_46 (Data_Module/Mmux__varindex0000_9_f747)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_83_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_83_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_83_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_83_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_83_5 (Data_Module/my_memory_83_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14407 (Data_Module/Mmux__varindex0000_14407)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_229 (Data_Module/Mmux__varindex0000_13_f5230)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_115 (Data_Module/Mmux__varindex0000_11_f6116)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_46 (Data_Module/Mmux__varindex0000_9_f747)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_84_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_84_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_84_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_84_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_84_5 (Data_Module/my_memory_84_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14406 (Data_Module/Mmux__varindex0000_14406)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_175 (Data_Module/Mmux__varindex0000_12_f5176)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_115 (Data_Module/Mmux__varindex0000_11_f6116)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_46 (Data_Module/Mmux__varindex0000_9_f747)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_85_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_85_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_85_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_85_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_85_5 (Data_Module/my_memory_85_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14406 (Data_Module/Mmux__varindex0000_14406)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_175 (Data_Module/Mmux__varindex0000_12_f5176)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_115 (Data_Module/Mmux__varindex0000_11_f6116)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_46 (Data_Module/Mmux__varindex0000_9_f747)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_86_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_86_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_86_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_86_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_86_5 (Data_Module/my_memory_86_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13248 (Data_Module/Mmux__varindex0000_13248)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_175 (Data_Module/Mmux__varindex0000_12_f5176)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_115 (Data_Module/Mmux__varindex0000_11_f6116)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_46 (Data_Module/Mmux__varindex0000_9_f747)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_87_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_87_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_87_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_87_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_87_5 (Data_Module/my_memory_87_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13248 (Data_Module/Mmux__varindex0000_13248)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_175 (Data_Module/Mmux__varindex0000_12_f5176)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_115 (Data_Module/Mmux__varindex0000_11_f6116)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_46 (Data_Module/Mmux__varindex0000_9_f747)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_88_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_88_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_88_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_88_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_88_5 (Data_Module/my_memory_88_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14405 (Data_Module/Mmux__varindex0000_14405)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_174 (Data_Module/Mmux__varindex0000_12_f5175)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_58 (Data_Module/Mmux__varindex0000_10_f659)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_46 (Data_Module/Mmux__varindex0000_9_f747)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_89_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_89_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_89_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_89_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_89_5 (Data_Module/my_memory_89_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14405 (Data_Module/Mmux__varindex0000_14405)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_174 (Data_Module/Mmux__varindex0000_12_f5175)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_58 (Data_Module/Mmux__varindex0000_10_f659)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_46 (Data_Module/Mmux__varindex0000_9_f747)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_90_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_90_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_90_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_90_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_90_5 (Data_Module/my_memory_90_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13247 (Data_Module/Mmux__varindex0000_13247)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_174 (Data_Module/Mmux__varindex0000_12_f5175)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_58 (Data_Module/Mmux__varindex0000_10_f659)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_46 (Data_Module/Mmux__varindex0000_9_f747)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_91_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_91_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_91_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_91_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_91_5 (Data_Module/my_memory_91_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13247 (Data_Module/Mmux__varindex0000_13247)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_174 (Data_Module/Mmux__varindex0000_12_f5175)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_58 (Data_Module/Mmux__varindex0000_10_f659)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_46 (Data_Module/Mmux__varindex0000_9_f747)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_92_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_92_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_92_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_92_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_92_5 (Data_Module/my_memory_92_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13246 (Data_Module/Mmux__varindex0000_13246)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_70 (Data_Module/Mmux__varindex0000_11_f571)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_58 (Data_Module/Mmux__varindex0000_10_f659)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_46 (Data_Module/Mmux__varindex0000_9_f747)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_93_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_93_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_93_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_93_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_93_5 (Data_Module/my_memory_93_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13246 (Data_Module/Mmux__varindex0000_13246)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_70 (Data_Module/Mmux__varindex0000_11_f571)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_58 (Data_Module/Mmux__varindex0000_10_f659)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_46 (Data_Module/Mmux__varindex0000_9_f747)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_94_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_94_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_94_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_94_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_94_5 (Data_Module/my_memory_94_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1283 (Data_Module/Mmux__varindex0000_1283)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_70 (Data_Module/Mmux__varindex0000_11_f571)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_58 (Data_Module/Mmux__varindex0000_10_f659)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_46 (Data_Module/Mmux__varindex0000_9_f747)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_95_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_95_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_95_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_95_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_95_5 (Data_Module/my_memory_95_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1283 (Data_Module/Mmux__varindex0000_1283)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_70 (Data_Module/Mmux__varindex0000_11_f571)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_58 (Data_Module/Mmux__varindex0000_10_f659)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_46 (Data_Module/Mmux__varindex0000_9_f747)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_34 (Data_Module/Mmux__varindex0000_8_f835)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_96_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_96_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_96_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_96_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_96_5 (Data_Module/my_memory_96_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1778 (Data_Module/Mmux__varindex0000_1778)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_66 (Data_Module/Mmux__varindex0000_15_f567)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_55 (Data_Module/Mmux__varindex0000_13_f656)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_44 (Data_Module/Mmux__varindex0000_11_f745)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_97_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_97_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_97_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_97_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_97_5 (Data_Module/my_memory_97_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1778 (Data_Module/Mmux__varindex0000_1778)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_66 (Data_Module/Mmux__varindex0000_15_f567)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_55 (Data_Module/Mmux__varindex0000_13_f656)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_44 (Data_Module/Mmux__varindex0000_11_f745)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_98_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_98_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_98_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_98_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_98_5 (Data_Module/my_memory_98_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16241 (Data_Module/Mmux__varindex0000_16241)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_66 (Data_Module/Mmux__varindex0000_15_f567)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_55 (Data_Module/Mmux__varindex0000_13_f656)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_44 (Data_Module/Mmux__varindex0000_11_f745)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_99_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_99_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_99_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_99_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_99_5 (Data_Module/my_memory_99_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16241 (Data_Module/Mmux__varindex0000_16241)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_66 (Data_Module/Mmux__varindex0000_15_f567)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_55 (Data_Module/Mmux__varindex0000_13_f656)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_44 (Data_Module/Mmux__varindex0000_11_f745)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_100_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_100_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_100_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_100_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_100_5 (Data_Module/my_memory_100_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16240 (Data_Module/Mmux__varindex0000_16240)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_172 (Data_Module/Mmux__varindex0000_14_f5173)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_55 (Data_Module/Mmux__varindex0000_13_f656)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_44 (Data_Module/Mmux__varindex0000_11_f745)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_101_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_101_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_101_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_101_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_101_5 (Data_Module/my_memory_101_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16240 (Data_Module/Mmux__varindex0000_16240)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_172 (Data_Module/Mmux__varindex0000_14_f5173)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_55 (Data_Module/Mmux__varindex0000_13_f656)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_44 (Data_Module/Mmux__varindex0000_11_f745)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_102_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_102_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_102_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_102_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_102_5 (Data_Module/my_memory_102_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15409 (Data_Module/Mmux__varindex0000_15409)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_172 (Data_Module/Mmux__varindex0000_14_f5173)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_55 (Data_Module/Mmux__varindex0000_13_f656)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_44 (Data_Module/Mmux__varindex0000_11_f745)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_103_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_103_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_103_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_103_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_103_5 (Data_Module/my_memory_103_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15409 (Data_Module/Mmux__varindex0000_15409)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_172 (Data_Module/Mmux__varindex0000_14_f5173)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_55 (Data_Module/Mmux__varindex0000_13_f656)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_44 (Data_Module/Mmux__varindex0000_11_f745)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_104_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_104_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_104_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_104_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_104_5 (Data_Module/my_memory_104_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16239 (Data_Module/Mmux__varindex0000_16239)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_171 (Data_Module/Mmux__varindex0000_14_f5172)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_115 (Data_Module/Mmux__varindex0000_12_f6116)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_44 (Data_Module/Mmux__varindex0000_11_f745)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_105_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_105_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_105_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_105_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_105_5 (Data_Module/my_memory_105_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16239 (Data_Module/Mmux__varindex0000_16239)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_171 (Data_Module/Mmux__varindex0000_14_f5172)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_115 (Data_Module/Mmux__varindex0000_12_f6116)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_44 (Data_Module/Mmux__varindex0000_11_f745)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_106_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_106_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_106_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_106_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_106_5 (Data_Module/my_memory_106_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15408 (Data_Module/Mmux__varindex0000_15408)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_171 (Data_Module/Mmux__varindex0000_14_f5172)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_115 (Data_Module/Mmux__varindex0000_12_f6116)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_44 (Data_Module/Mmux__varindex0000_11_f745)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_107_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_107_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_107_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_107_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_107_5 (Data_Module/my_memory_107_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15408 (Data_Module/Mmux__varindex0000_15408)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_171 (Data_Module/Mmux__varindex0000_14_f5172)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_115 (Data_Module/Mmux__varindex0000_12_f6116)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_44 (Data_Module/Mmux__varindex0000_11_f745)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_108_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_108_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_108_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_108_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_108_5 (Data_Module/my_memory_108_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15407 (Data_Module/Mmux__varindex0000_15407)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_234 (Data_Module/Mmux__varindex0000_13_f5235)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_115 (Data_Module/Mmux__varindex0000_12_f6116)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_44 (Data_Module/Mmux__varindex0000_11_f745)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_109_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_109_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_109_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_109_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_109_5 (Data_Module/my_memory_109_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15407 (Data_Module/Mmux__varindex0000_15407)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_234 (Data_Module/Mmux__varindex0000_13_f5235)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_115 (Data_Module/Mmux__varindex0000_12_f6116)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_44 (Data_Module/Mmux__varindex0000_11_f745)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_110_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_110_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_110_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_110_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_110_5 (Data_Module/my_memory_110_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14414 (Data_Module/Mmux__varindex0000_14414)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_234 (Data_Module/Mmux__varindex0000_13_f5235)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_115 (Data_Module/Mmux__varindex0000_12_f6116)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_44 (Data_Module/Mmux__varindex0000_11_f745)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_111_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_111_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_111_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_111_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_111_5 (Data_Module/my_memory_111_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14414 (Data_Module/Mmux__varindex0000_14414)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_234 (Data_Module/Mmux__varindex0000_13_f5235)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_115 (Data_Module/Mmux__varindex0000_12_f6116)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_44 (Data_Module/Mmux__varindex0000_11_f745)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_112_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_112_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_112_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_112_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_112_5 (Data_Module/my_memory_112_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16238 (Data_Module/Mmux__varindex0000_16238)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_170 (Data_Module/Mmux__varindex0000_14_f5171)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_114 (Data_Module/Mmux__varindex0000_12_f6115)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_69 (Data_Module/Mmux__varindex0000_10_f770)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_113_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_113_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_113_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_113_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_113_5 (Data_Module/my_memory_113_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16238 (Data_Module/Mmux__varindex0000_16238)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_170 (Data_Module/Mmux__varindex0000_14_f5171)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_114 (Data_Module/Mmux__varindex0000_12_f6115)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_69 (Data_Module/Mmux__varindex0000_10_f770)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_114_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_114_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_114_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_114_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_114_5 (Data_Module/my_memory_114_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15406 (Data_Module/Mmux__varindex0000_15406)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_170 (Data_Module/Mmux__varindex0000_14_f5171)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_114 (Data_Module/Mmux__varindex0000_12_f6115)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_69 (Data_Module/Mmux__varindex0000_10_f770)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_115_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_115_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_115_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_115_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_115_5 (Data_Module/my_memory_115_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15406 (Data_Module/Mmux__varindex0000_15406)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_170 (Data_Module/Mmux__varindex0000_14_f5171)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_114 (Data_Module/Mmux__varindex0000_12_f6115)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_69 (Data_Module/Mmux__varindex0000_10_f770)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_116_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_116_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_116_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_116_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_116_5 (Data_Module/my_memory_116_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15405 (Data_Module/Mmux__varindex0000_15405)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_233 (Data_Module/Mmux__varindex0000_13_f5234)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_114 (Data_Module/Mmux__varindex0000_12_f6115)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_69 (Data_Module/Mmux__varindex0000_10_f770)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_117_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_117_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_117_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_117_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_117_5 (Data_Module/my_memory_117_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15405 (Data_Module/Mmux__varindex0000_15405)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_233 (Data_Module/Mmux__varindex0000_13_f5234)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_114 (Data_Module/Mmux__varindex0000_12_f6115)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_69 (Data_Module/Mmux__varindex0000_10_f770)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_118_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_118_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_118_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_118_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_118_5 (Data_Module/my_memory_118_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14413 (Data_Module/Mmux__varindex0000_14413)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_233 (Data_Module/Mmux__varindex0000_13_f5234)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_114 (Data_Module/Mmux__varindex0000_12_f6115)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_69 (Data_Module/Mmux__varindex0000_10_f770)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_119_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_119_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_119_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_119_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_119_5 (Data_Module/my_memory_119_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14413 (Data_Module/Mmux__varindex0000_14413)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_233 (Data_Module/Mmux__varindex0000_13_f5234)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_114 (Data_Module/Mmux__varindex0000_12_f6115)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_69 (Data_Module/Mmux__varindex0000_10_f770)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_120_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_120_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_120_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_120_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_120_5 (Data_Module/my_memory_120_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15404 (Data_Module/Mmux__varindex0000_15404)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_232 (Data_Module/Mmux__varindex0000_13_f5233)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_117 (Data_Module/Mmux__varindex0000_11_f6118)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_69 (Data_Module/Mmux__varindex0000_10_f770)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_121_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_121_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_121_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_121_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_121_5 (Data_Module/my_memory_121_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15404 (Data_Module/Mmux__varindex0000_15404)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_232 (Data_Module/Mmux__varindex0000_13_f5233)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_117 (Data_Module/Mmux__varindex0000_11_f6118)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_69 (Data_Module/Mmux__varindex0000_10_f770)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_122_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_122_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_122_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_122_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_122_5 (Data_Module/my_memory_122_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14412 (Data_Module/Mmux__varindex0000_14412)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_232 (Data_Module/Mmux__varindex0000_13_f5233)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_117 (Data_Module/Mmux__varindex0000_11_f6118)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_69 (Data_Module/Mmux__varindex0000_10_f770)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_123_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_123_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_123_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_123_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_123_5 (Data_Module/my_memory_123_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14412 (Data_Module/Mmux__varindex0000_14412)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_232 (Data_Module/Mmux__varindex0000_13_f5233)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_117 (Data_Module/Mmux__varindex0000_11_f6118)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_69 (Data_Module/Mmux__varindex0000_10_f770)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_124_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_124_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_124_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_124_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_124_5 (Data_Module/my_memory_124_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14411 (Data_Module/Mmux__varindex0000_14411)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_177 (Data_Module/Mmux__varindex0000_12_f5178)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_117 (Data_Module/Mmux__varindex0000_11_f6118)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_69 (Data_Module/Mmux__varindex0000_10_f770)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_125_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_125_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_125_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_125_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_125_5 (Data_Module/my_memory_125_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14411 (Data_Module/Mmux__varindex0000_14411)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_177 (Data_Module/Mmux__varindex0000_12_f5178)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_117 (Data_Module/Mmux__varindex0000_11_f6118)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_69 (Data_Module/Mmux__varindex0000_10_f770)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_126_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_126_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_126_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_126_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_126_5 (Data_Module/my_memory_126_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13250 (Data_Module/Mmux__varindex0000_13250)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_177 (Data_Module/Mmux__varindex0000_12_f5178)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_117 (Data_Module/Mmux__varindex0000_11_f6118)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_69 (Data_Module/Mmux__varindex0000_10_f770)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_127_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_127_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_127_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_127_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_127_5 (Data_Module/my_memory_127_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13250 (Data_Module/Mmux__varindex0000_13250)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_177 (Data_Module/Mmux__varindex0000_12_f5178)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_117 (Data_Module/Mmux__varindex0000_11_f6118)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_69 (Data_Module/Mmux__varindex0000_10_f770)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_33 (Data_Module/Mmux__varindex0000_9_f834)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_523 (Data_Module/Mmux__varindex0000_523)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_4_f5_10 (Data_Module/Mmux__varindex0000_4_f511)
     MUXF6:I0->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_128_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_128_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_128_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_128_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_128_5 (Data_Module/my_memory_128_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16232 (Data_Module/Mmux__varindex0000_16232)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_165 (Data_Module/Mmux__varindex0000_14_f5166)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_110 (Data_Module/Mmux__varindex0000_12_f6111)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_66 (Data_Module/Mmux__varindex0000_10_f767)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_129_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_129_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_129_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_129_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_129_5 (Data_Module/my_memory_129_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16232 (Data_Module/Mmux__varindex0000_16232)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_165 (Data_Module/Mmux__varindex0000_14_f5166)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_110 (Data_Module/Mmux__varindex0000_12_f6111)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_66 (Data_Module/Mmux__varindex0000_10_f767)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_130_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_130_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_130_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_130_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_130_5 (Data_Module/my_memory_130_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15393 (Data_Module/Mmux__varindex0000_15393)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_165 (Data_Module/Mmux__varindex0000_14_f5166)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_110 (Data_Module/Mmux__varindex0000_12_f6111)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_66 (Data_Module/Mmux__varindex0000_10_f767)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_131_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_131_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_131_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_131_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_131_5 (Data_Module/my_memory_131_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15393 (Data_Module/Mmux__varindex0000_15393)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_165 (Data_Module/Mmux__varindex0000_14_f5166)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_110 (Data_Module/Mmux__varindex0000_12_f6111)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_66 (Data_Module/Mmux__varindex0000_10_f767)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_132_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_132_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_132_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_132_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_132_5 (Data_Module/my_memory_132_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15392 (Data_Module/Mmux__varindex0000_15392)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_225 (Data_Module/Mmux__varindex0000_13_f5226)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_110 (Data_Module/Mmux__varindex0000_12_f6111)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_66 (Data_Module/Mmux__varindex0000_10_f767)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_133_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_133_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_133_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_133_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_133_5 (Data_Module/my_memory_133_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15392 (Data_Module/Mmux__varindex0000_15392)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_225 (Data_Module/Mmux__varindex0000_13_f5226)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_110 (Data_Module/Mmux__varindex0000_12_f6111)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_66 (Data_Module/Mmux__varindex0000_10_f767)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_134_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_134_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_134_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_134_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_134_5 (Data_Module/my_memory_134_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14400 (Data_Module/Mmux__varindex0000_14400)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_225 (Data_Module/Mmux__varindex0000_13_f5226)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_110 (Data_Module/Mmux__varindex0000_12_f6111)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_66 (Data_Module/Mmux__varindex0000_10_f767)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_135_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_135_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_135_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_135_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_135_5 (Data_Module/my_memory_135_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14400 (Data_Module/Mmux__varindex0000_14400)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_225 (Data_Module/Mmux__varindex0000_13_f5226)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_110 (Data_Module/Mmux__varindex0000_12_f6111)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_66 (Data_Module/Mmux__varindex0000_10_f767)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_136_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_136_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_136_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_136_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_136_5 (Data_Module/my_memory_136_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15391 (Data_Module/Mmux__varindex0000_15391)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_224 (Data_Module/Mmux__varindex0000_13_f5225)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_113 (Data_Module/Mmux__varindex0000_11_f6114)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_66 (Data_Module/Mmux__varindex0000_10_f767)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_137_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_137_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_137_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_137_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_137_5 (Data_Module/my_memory_137_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15391 (Data_Module/Mmux__varindex0000_15391)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_224 (Data_Module/Mmux__varindex0000_13_f5225)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_113 (Data_Module/Mmux__varindex0000_11_f6114)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_66 (Data_Module/Mmux__varindex0000_10_f767)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_138_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_138_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_138_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_138_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_138_5 (Data_Module/my_memory_138_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14399 (Data_Module/Mmux__varindex0000_14399)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_224 (Data_Module/Mmux__varindex0000_13_f5225)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_113 (Data_Module/Mmux__varindex0000_11_f6114)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_66 (Data_Module/Mmux__varindex0000_10_f767)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_139_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_139_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_139_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_139_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_139_5 (Data_Module/my_memory_139_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14399 (Data_Module/Mmux__varindex0000_14399)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_224 (Data_Module/Mmux__varindex0000_13_f5225)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_113 (Data_Module/Mmux__varindex0000_11_f6114)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_66 (Data_Module/Mmux__varindex0000_10_f767)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_140_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_140_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_140_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_140_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_140_5 (Data_Module/my_memory_140_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14398 (Data_Module/Mmux__varindex0000_14398)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_172 (Data_Module/Mmux__varindex0000_12_f5173)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_113 (Data_Module/Mmux__varindex0000_11_f6114)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_66 (Data_Module/Mmux__varindex0000_10_f767)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_141_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_141_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_141_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_141_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_141_5 (Data_Module/my_memory_141_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14398 (Data_Module/Mmux__varindex0000_14398)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_172 (Data_Module/Mmux__varindex0000_12_f5173)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_113 (Data_Module/Mmux__varindex0000_11_f6114)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_66 (Data_Module/Mmux__varindex0000_10_f767)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_142_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_142_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_142_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_142_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_142_5 (Data_Module/my_memory_142_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13244 (Data_Module/Mmux__varindex0000_13244)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_172 (Data_Module/Mmux__varindex0000_12_f5173)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_113 (Data_Module/Mmux__varindex0000_11_f6114)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_66 (Data_Module/Mmux__varindex0000_10_f767)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_143_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_143_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_143_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_143_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_143_5 (Data_Module/my_memory_143_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13244 (Data_Module/Mmux__varindex0000_13244)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_172 (Data_Module/Mmux__varindex0000_12_f5173)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_113 (Data_Module/Mmux__varindex0000_11_f6114)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_66 (Data_Module/Mmux__varindex0000_10_f767)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_144_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_144_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_144_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_144_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_144_5 (Data_Module/my_memory_144_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15390 (Data_Module/Mmux__varindex0000_15390)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_223 (Data_Module/Mmux__varindex0000_13_f5224)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_112 (Data_Module/Mmux__varindex0000_11_f6113)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_45 (Data_Module/Mmux__varindex0000_9_f746)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_145_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_145_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_145_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_145_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_145_5 (Data_Module/my_memory_145_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15390 (Data_Module/Mmux__varindex0000_15390)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_223 (Data_Module/Mmux__varindex0000_13_f5224)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_112 (Data_Module/Mmux__varindex0000_11_f6113)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_45 (Data_Module/Mmux__varindex0000_9_f746)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_146_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_146_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_146_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_146_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_146_5 (Data_Module/my_memory_146_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14397 (Data_Module/Mmux__varindex0000_14397)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_223 (Data_Module/Mmux__varindex0000_13_f5224)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_112 (Data_Module/Mmux__varindex0000_11_f6113)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_45 (Data_Module/Mmux__varindex0000_9_f746)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_147_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_147_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_147_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_147_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_147_5 (Data_Module/my_memory_147_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14397 (Data_Module/Mmux__varindex0000_14397)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_223 (Data_Module/Mmux__varindex0000_13_f5224)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_112 (Data_Module/Mmux__varindex0000_11_f6113)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_45 (Data_Module/Mmux__varindex0000_9_f746)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_148_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_148_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_148_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_148_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_148_5 (Data_Module/my_memory_148_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14396 (Data_Module/Mmux__varindex0000_14396)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_171 (Data_Module/Mmux__varindex0000_12_f5172)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_112 (Data_Module/Mmux__varindex0000_11_f6113)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_45 (Data_Module/Mmux__varindex0000_9_f746)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_149_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_149_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_149_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_149_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_149_5 (Data_Module/my_memory_149_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14396 (Data_Module/Mmux__varindex0000_14396)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_171 (Data_Module/Mmux__varindex0000_12_f5172)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_112 (Data_Module/Mmux__varindex0000_11_f6113)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_45 (Data_Module/Mmux__varindex0000_9_f746)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_150_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_150_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_150_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_150_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_150_5 (Data_Module/my_memory_150_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13243 (Data_Module/Mmux__varindex0000_13243)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_171 (Data_Module/Mmux__varindex0000_12_f5172)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_112 (Data_Module/Mmux__varindex0000_11_f6113)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_45 (Data_Module/Mmux__varindex0000_9_f746)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_151_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_151_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_151_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_151_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_151_5 (Data_Module/my_memory_151_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13243 (Data_Module/Mmux__varindex0000_13243)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_171 (Data_Module/Mmux__varindex0000_12_f5172)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_112 (Data_Module/Mmux__varindex0000_11_f6113)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_45 (Data_Module/Mmux__varindex0000_9_f746)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_152_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_152_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_152_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_152_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_152_5 (Data_Module/my_memory_152_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14395 (Data_Module/Mmux__varindex0000_14395)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_170 (Data_Module/Mmux__varindex0000_12_f5171)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_57 (Data_Module/Mmux__varindex0000_10_f658)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_45 (Data_Module/Mmux__varindex0000_9_f746)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_153_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_153_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_153_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_153_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_153_5 (Data_Module/my_memory_153_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14395 (Data_Module/Mmux__varindex0000_14395)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_170 (Data_Module/Mmux__varindex0000_12_f5171)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_57 (Data_Module/Mmux__varindex0000_10_f658)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_45 (Data_Module/Mmux__varindex0000_9_f746)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_154_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_154_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_154_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_154_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_154_5 (Data_Module/my_memory_154_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13242 (Data_Module/Mmux__varindex0000_13242)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_170 (Data_Module/Mmux__varindex0000_12_f5171)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_57 (Data_Module/Mmux__varindex0000_10_f658)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_45 (Data_Module/Mmux__varindex0000_9_f746)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_155_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_155_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_155_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_155_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_155_5 (Data_Module/my_memory_155_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13242 (Data_Module/Mmux__varindex0000_13242)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_170 (Data_Module/Mmux__varindex0000_12_f5171)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_57 (Data_Module/Mmux__varindex0000_10_f658)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_45 (Data_Module/Mmux__varindex0000_9_f746)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_156_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_156_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_156_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_156_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_156_5 (Data_Module/my_memory_156_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13241 (Data_Module/Mmux__varindex0000_13241)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_69 (Data_Module/Mmux__varindex0000_11_f570)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_57 (Data_Module/Mmux__varindex0000_10_f658)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_45 (Data_Module/Mmux__varindex0000_9_f746)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_157_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_157_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_157_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_157_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_157_5 (Data_Module/my_memory_157_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13241 (Data_Module/Mmux__varindex0000_13241)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_69 (Data_Module/Mmux__varindex0000_11_f570)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_57 (Data_Module/Mmux__varindex0000_10_f658)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_45 (Data_Module/Mmux__varindex0000_9_f746)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_158_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_158_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_158_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_158_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_158_5 (Data_Module/my_memory_158_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1282 (Data_Module/Mmux__varindex0000_1282)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_69 (Data_Module/Mmux__varindex0000_11_f570)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_57 (Data_Module/Mmux__varindex0000_10_f658)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_45 (Data_Module/Mmux__varindex0000_9_f746)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_159_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_159_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_159_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_159_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_159_5 (Data_Module/my_memory_159_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1282 (Data_Module/Mmux__varindex0000_1282)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_69 (Data_Module/Mmux__varindex0000_11_f570)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_57 (Data_Module/Mmux__varindex0000_10_f658)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_45 (Data_Module/Mmux__varindex0000_9_f746)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_8_f8_33 (Data_Module/Mmux__varindex0000_8_f834)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_160_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_160_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_160_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_160_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_160_5 (Data_Module/my_memory_160_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1777 (Data_Module/Mmux__varindex0000_1777)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_65 (Data_Module/Mmux__varindex0000_15_f566)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_54 (Data_Module/Mmux__varindex0000_13_f655)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_43 (Data_Module/Mmux__varindex0000_11_f744)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_161_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_161_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_161_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_161_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_161_5 (Data_Module/my_memory_161_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1777 (Data_Module/Mmux__varindex0000_1777)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_65 (Data_Module/Mmux__varindex0000_15_f566)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_54 (Data_Module/Mmux__varindex0000_13_f655)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_43 (Data_Module/Mmux__varindex0000_11_f744)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_162_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_162_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_162_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_162_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_162_5 (Data_Module/my_memory_162_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16236 (Data_Module/Mmux__varindex0000_16236)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_65 (Data_Module/Mmux__varindex0000_15_f566)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_54 (Data_Module/Mmux__varindex0000_13_f655)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_43 (Data_Module/Mmux__varindex0000_11_f744)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_163_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_163_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_163_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_163_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_163_5 (Data_Module/my_memory_163_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16236 (Data_Module/Mmux__varindex0000_16236)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_15_f5_65 (Data_Module/Mmux__varindex0000_15_f566)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_54 (Data_Module/Mmux__varindex0000_13_f655)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_43 (Data_Module/Mmux__varindex0000_11_f744)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_164_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_164_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_164_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_164_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_164_5 (Data_Module/my_memory_164_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16235 (Data_Module/Mmux__varindex0000_16235)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_168 (Data_Module/Mmux__varindex0000_14_f5169)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_54 (Data_Module/Mmux__varindex0000_13_f655)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_43 (Data_Module/Mmux__varindex0000_11_f744)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_165_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_165_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_165_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_165_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_165_5 (Data_Module/my_memory_165_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16235 (Data_Module/Mmux__varindex0000_16235)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_168 (Data_Module/Mmux__varindex0000_14_f5169)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_54 (Data_Module/Mmux__varindex0000_13_f655)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_43 (Data_Module/Mmux__varindex0000_11_f744)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_166_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_166_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_166_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_166_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_166_5 (Data_Module/my_memory_166_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15399 (Data_Module/Mmux__varindex0000_15399)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_168 (Data_Module/Mmux__varindex0000_14_f5169)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_54 (Data_Module/Mmux__varindex0000_13_f655)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_43 (Data_Module/Mmux__varindex0000_11_f744)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_167_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_167_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_167_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_167_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_167_5 (Data_Module/my_memory_167_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15399 (Data_Module/Mmux__varindex0000_15399)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_168 (Data_Module/Mmux__varindex0000_14_f5169)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_13_f6_54 (Data_Module/Mmux__varindex0000_13_f655)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_43 (Data_Module/Mmux__varindex0000_11_f744)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_168_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_168_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_168_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_168_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_168_5 (Data_Module/my_memory_168_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16234 (Data_Module/Mmux__varindex0000_16234)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_167 (Data_Module/Mmux__varindex0000_14_f5168)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_112 (Data_Module/Mmux__varindex0000_12_f6113)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_43 (Data_Module/Mmux__varindex0000_11_f744)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_169_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_169_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_169_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_169_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_169_5 (Data_Module/my_memory_169_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16234 (Data_Module/Mmux__varindex0000_16234)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_167 (Data_Module/Mmux__varindex0000_14_f5168)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_112 (Data_Module/Mmux__varindex0000_12_f6113)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_43 (Data_Module/Mmux__varindex0000_11_f744)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_170_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_170_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_170_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_170_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_170_5 (Data_Module/my_memory_170_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15398 (Data_Module/Mmux__varindex0000_15398)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_167 (Data_Module/Mmux__varindex0000_14_f5168)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_112 (Data_Module/Mmux__varindex0000_12_f6113)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_43 (Data_Module/Mmux__varindex0000_11_f744)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_171_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_171_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_171_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_171_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_171_5 (Data_Module/my_memory_171_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15398 (Data_Module/Mmux__varindex0000_15398)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_167 (Data_Module/Mmux__varindex0000_14_f5168)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_112 (Data_Module/Mmux__varindex0000_12_f6113)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_43 (Data_Module/Mmux__varindex0000_11_f744)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_172_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_172_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_172_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_172_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_172_5 (Data_Module/my_memory_172_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15397 (Data_Module/Mmux__varindex0000_15397)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_228 (Data_Module/Mmux__varindex0000_13_f5229)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_112 (Data_Module/Mmux__varindex0000_12_f6113)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_43 (Data_Module/Mmux__varindex0000_11_f744)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_173_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_173_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_173_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_173_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_173_5 (Data_Module/my_memory_173_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15397 (Data_Module/Mmux__varindex0000_15397)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_228 (Data_Module/Mmux__varindex0000_13_f5229)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_112 (Data_Module/Mmux__varindex0000_12_f6113)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_43 (Data_Module/Mmux__varindex0000_11_f744)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_174_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_174_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_174_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_174_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_174_5 (Data_Module/my_memory_174_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14404 (Data_Module/Mmux__varindex0000_14404)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_228 (Data_Module/Mmux__varindex0000_13_f5229)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_112 (Data_Module/Mmux__varindex0000_12_f6113)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_43 (Data_Module/Mmux__varindex0000_11_f744)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_175_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_175_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_175_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_175_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_175_5 (Data_Module/my_memory_175_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14404 (Data_Module/Mmux__varindex0000_14404)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_228 (Data_Module/Mmux__varindex0000_13_f5229)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_112 (Data_Module/Mmux__varindex0000_12_f6113)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f7_43 (Data_Module/Mmux__varindex0000_11_f744)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_176_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_176_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_176_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_176_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_176_5 (Data_Module/my_memory_176_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16233 (Data_Module/Mmux__varindex0000_16233)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_166 (Data_Module/Mmux__varindex0000_14_f5167)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_111 (Data_Module/Mmux__varindex0000_12_f6112)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_67 (Data_Module/Mmux__varindex0000_10_f768)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_177_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_177_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_177_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_177_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_177_5 (Data_Module/my_memory_177_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16233 (Data_Module/Mmux__varindex0000_16233)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_166 (Data_Module/Mmux__varindex0000_14_f5167)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_111 (Data_Module/Mmux__varindex0000_12_f6112)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_67 (Data_Module/Mmux__varindex0000_10_f768)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_178_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_178_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_178_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_178_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_178_5 (Data_Module/my_memory_178_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15396 (Data_Module/Mmux__varindex0000_15396)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_166 (Data_Module/Mmux__varindex0000_14_f5167)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_111 (Data_Module/Mmux__varindex0000_12_f6112)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_67 (Data_Module/Mmux__varindex0000_10_f768)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_179_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_179_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_179_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_179_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_179_5 (Data_Module/my_memory_179_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15396 (Data_Module/Mmux__varindex0000_15396)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_166 (Data_Module/Mmux__varindex0000_14_f5167)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_111 (Data_Module/Mmux__varindex0000_12_f6112)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_67 (Data_Module/Mmux__varindex0000_10_f768)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_180_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_180_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_180_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_180_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_180_5 (Data_Module/my_memory_180_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15395 (Data_Module/Mmux__varindex0000_15395)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_227 (Data_Module/Mmux__varindex0000_13_f5228)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_111 (Data_Module/Mmux__varindex0000_12_f6112)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_67 (Data_Module/Mmux__varindex0000_10_f768)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_181_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_181_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_181_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_181_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_181_5 (Data_Module/my_memory_181_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15395 (Data_Module/Mmux__varindex0000_15395)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_227 (Data_Module/Mmux__varindex0000_13_f5228)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_111 (Data_Module/Mmux__varindex0000_12_f6112)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_67 (Data_Module/Mmux__varindex0000_10_f768)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_182_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_182_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_182_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_182_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_182_5 (Data_Module/my_memory_182_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14403 (Data_Module/Mmux__varindex0000_14403)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_227 (Data_Module/Mmux__varindex0000_13_f5228)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_111 (Data_Module/Mmux__varindex0000_12_f6112)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_67 (Data_Module/Mmux__varindex0000_10_f768)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_183_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_183_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_183_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_183_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_183_5 (Data_Module/my_memory_183_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14403 (Data_Module/Mmux__varindex0000_14403)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_227 (Data_Module/Mmux__varindex0000_13_f5228)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_111 (Data_Module/Mmux__varindex0000_12_f6112)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_67 (Data_Module/Mmux__varindex0000_10_f768)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_184_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_184_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_184_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_184_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_184_5 (Data_Module/my_memory_184_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15394 (Data_Module/Mmux__varindex0000_15394)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_226 (Data_Module/Mmux__varindex0000_13_f5227)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_114 (Data_Module/Mmux__varindex0000_11_f6115)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_67 (Data_Module/Mmux__varindex0000_10_f768)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_185_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_185_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_185_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_185_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_185_5 (Data_Module/my_memory_185_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15394 (Data_Module/Mmux__varindex0000_15394)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_226 (Data_Module/Mmux__varindex0000_13_f5227)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_114 (Data_Module/Mmux__varindex0000_11_f6115)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_67 (Data_Module/Mmux__varindex0000_10_f768)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_186_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_186_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_186_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_186_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_186_5 (Data_Module/my_memory_186_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14402 (Data_Module/Mmux__varindex0000_14402)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_226 (Data_Module/Mmux__varindex0000_13_f5227)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_114 (Data_Module/Mmux__varindex0000_11_f6115)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_67 (Data_Module/Mmux__varindex0000_10_f768)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_187_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_187_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_187_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_187_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_187_5 (Data_Module/my_memory_187_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14402 (Data_Module/Mmux__varindex0000_14402)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_226 (Data_Module/Mmux__varindex0000_13_f5227)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_114 (Data_Module/Mmux__varindex0000_11_f6115)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_67 (Data_Module/Mmux__varindex0000_10_f768)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_188_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_188_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_188_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_188_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_188_5 (Data_Module/my_memory_188_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14401 (Data_Module/Mmux__varindex0000_14401)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_173 (Data_Module/Mmux__varindex0000_12_f5174)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_114 (Data_Module/Mmux__varindex0000_11_f6115)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_67 (Data_Module/Mmux__varindex0000_10_f768)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_189_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_189_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_189_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_189_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_189_5 (Data_Module/my_memory_189_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14401 (Data_Module/Mmux__varindex0000_14401)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_173 (Data_Module/Mmux__varindex0000_12_f5174)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_114 (Data_Module/Mmux__varindex0000_11_f6115)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_67 (Data_Module/Mmux__varindex0000_10_f768)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_190_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_190_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_190_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_190_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_190_5 (Data_Module/my_memory_190_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13245 (Data_Module/Mmux__varindex0000_13245)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_173 (Data_Module/Mmux__varindex0000_12_f5174)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_114 (Data_Module/Mmux__varindex0000_11_f6115)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_67 (Data_Module/Mmux__varindex0000_10_f768)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_191_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_191_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_191_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_191_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_191_5 (Data_Module/my_memory_191_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13245 (Data_Module/Mmux__varindex0000_13245)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_173 (Data_Module/Mmux__varindex0000_12_f5174)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_114 (Data_Module/Mmux__varindex0000_11_f6115)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_67 (Data_Module/Mmux__varindex0000_10_f768)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_9_f8_32 (Data_Module/Mmux__varindex0000_9_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_522 (Data_Module/Mmux__varindex0000_522)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_192_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_192_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_192_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_192_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_192_5 (Data_Module/my_memory_192_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15385 (Data_Module/Mmux__varindex0000_15385)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_219 (Data_Module/Mmux__varindex0000_13_f5220)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_109 (Data_Module/Mmux__varindex0000_11_f6110)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_43 (Data_Module/Mmux__varindex0000_9_f744)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_193_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_193_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_193_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_193_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_193_5 (Data_Module/my_memory_193_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15385 (Data_Module/Mmux__varindex0000_15385)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_219 (Data_Module/Mmux__varindex0000_13_f5220)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_109 (Data_Module/Mmux__varindex0000_11_f6110)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_43 (Data_Module/Mmux__varindex0000_9_f744)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_194_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_194_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_194_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_194_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_194_5 (Data_Module/my_memory_194_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14388 (Data_Module/Mmux__varindex0000_14388)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_219 (Data_Module/Mmux__varindex0000_13_f5220)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_109 (Data_Module/Mmux__varindex0000_11_f6110)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_43 (Data_Module/Mmux__varindex0000_9_f744)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_195_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_195_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_195_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_195_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_195_5 (Data_Module/my_memory_195_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14388 (Data_Module/Mmux__varindex0000_14388)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_219 (Data_Module/Mmux__varindex0000_13_f5220)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_109 (Data_Module/Mmux__varindex0000_11_f6110)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_43 (Data_Module/Mmux__varindex0000_9_f744)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_196_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_196_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_196_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_196_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_196_5 (Data_Module/my_memory_196_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14387 (Data_Module/Mmux__varindex0000_14387)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_166 (Data_Module/Mmux__varindex0000_12_f5167)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_109 (Data_Module/Mmux__varindex0000_11_f6110)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_43 (Data_Module/Mmux__varindex0000_9_f744)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_197_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_197_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_197_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_197_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_197_5 (Data_Module/my_memory_197_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14387 (Data_Module/Mmux__varindex0000_14387)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_166 (Data_Module/Mmux__varindex0000_12_f5167)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_109 (Data_Module/Mmux__varindex0000_11_f6110)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_43 (Data_Module/Mmux__varindex0000_9_f744)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_198_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_198_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_198_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_198_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_198_5 (Data_Module/my_memory_198_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13236 (Data_Module/Mmux__varindex0000_13236)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_166 (Data_Module/Mmux__varindex0000_12_f5167)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_109 (Data_Module/Mmux__varindex0000_11_f6110)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_43 (Data_Module/Mmux__varindex0000_9_f744)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_199_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_199_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_199_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_199_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_199_5 (Data_Module/my_memory_199_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13236 (Data_Module/Mmux__varindex0000_13236)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_166 (Data_Module/Mmux__varindex0000_12_f5167)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_109 (Data_Module/Mmux__varindex0000_11_f6110)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_43 (Data_Module/Mmux__varindex0000_9_f744)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_200_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_200_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_200_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_200_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_200_5 (Data_Module/my_memory_200_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14386 (Data_Module/Mmux__varindex0000_14386)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_165 (Data_Module/Mmux__varindex0000_12_f5166)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_55 (Data_Module/Mmux__varindex0000_10_f656)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_43 (Data_Module/Mmux__varindex0000_9_f744)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_201_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_201_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_201_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_201_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_201_5 (Data_Module/my_memory_201_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14386 (Data_Module/Mmux__varindex0000_14386)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_165 (Data_Module/Mmux__varindex0000_12_f5166)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_55 (Data_Module/Mmux__varindex0000_10_f656)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_43 (Data_Module/Mmux__varindex0000_9_f744)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_202_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_202_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_202_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_202_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_202_5 (Data_Module/my_memory_202_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13235 (Data_Module/Mmux__varindex0000_13235)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_165 (Data_Module/Mmux__varindex0000_12_f5166)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_55 (Data_Module/Mmux__varindex0000_10_f656)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_43 (Data_Module/Mmux__varindex0000_9_f744)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_203_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_203_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_203_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_203_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_203_5 (Data_Module/my_memory_203_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13235 (Data_Module/Mmux__varindex0000_13235)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_165 (Data_Module/Mmux__varindex0000_12_f5166)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_55 (Data_Module/Mmux__varindex0000_10_f656)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_43 (Data_Module/Mmux__varindex0000_9_f744)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_204_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_204_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_204_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_204_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_204_5 (Data_Module/my_memory_204_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13234 (Data_Module/Mmux__varindex0000_13234)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_67 (Data_Module/Mmux__varindex0000_11_f568)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_55 (Data_Module/Mmux__varindex0000_10_f656)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_43 (Data_Module/Mmux__varindex0000_9_f744)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_205_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_205_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_205_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_205_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_205_5 (Data_Module/my_memory_205_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13234 (Data_Module/Mmux__varindex0000_13234)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_67 (Data_Module/Mmux__varindex0000_11_f568)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_55 (Data_Module/Mmux__varindex0000_10_f656)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_43 (Data_Module/Mmux__varindex0000_9_f744)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_206_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_206_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_206_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_206_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_206_5 (Data_Module/my_memory_206_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1280 (Data_Module/Mmux__varindex0000_1280)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_67 (Data_Module/Mmux__varindex0000_11_f568)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_55 (Data_Module/Mmux__varindex0000_10_f656)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_43 (Data_Module/Mmux__varindex0000_9_f744)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_207_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_207_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_207_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_207_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_207_5 (Data_Module/my_memory_207_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1280 (Data_Module/Mmux__varindex0000_1280)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_67 (Data_Module/Mmux__varindex0000_11_f568)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_55 (Data_Module/Mmux__varindex0000_10_f656)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_43 (Data_Module/Mmux__varindex0000_9_f744)
     MUXF8:I0->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_208_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_208_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_208_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_208_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_208_5 (Data_Module/my_memory_208_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14385 (Data_Module/Mmux__varindex0000_14385)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_164 (Data_Module/Mmux__varindex0000_12_f5165)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_54 (Data_Module/Mmux__varindex0000_10_f655)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_8_f7_10 (Data_Module/Mmux__varindex0000_8_f711)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_209_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_209_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_209_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_209_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_209_5 (Data_Module/my_memory_209_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14385 (Data_Module/Mmux__varindex0000_14385)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_164 (Data_Module/Mmux__varindex0000_12_f5165)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_54 (Data_Module/Mmux__varindex0000_10_f655)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_8_f7_10 (Data_Module/Mmux__varindex0000_8_f711)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_210_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_210_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_210_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_210_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_210_5 (Data_Module/my_memory_210_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13233 (Data_Module/Mmux__varindex0000_13233)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_164 (Data_Module/Mmux__varindex0000_12_f5165)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_54 (Data_Module/Mmux__varindex0000_10_f655)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_8_f7_10 (Data_Module/Mmux__varindex0000_8_f711)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_211_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_211_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_211_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_211_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_211_5 (Data_Module/my_memory_211_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13233 (Data_Module/Mmux__varindex0000_13233)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_164 (Data_Module/Mmux__varindex0000_12_f5165)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_54 (Data_Module/Mmux__varindex0000_10_f655)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_8_f7_10 (Data_Module/Mmux__varindex0000_8_f711)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_212_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_212_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_212_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_212_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_212_5 (Data_Module/my_memory_212_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13232 (Data_Module/Mmux__varindex0000_13232)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_66 (Data_Module/Mmux__varindex0000_11_f567)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_54 (Data_Module/Mmux__varindex0000_10_f655)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_8_f7_10 (Data_Module/Mmux__varindex0000_8_f711)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_213_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_213_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_213_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_213_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_213_5 (Data_Module/my_memory_213_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13232 (Data_Module/Mmux__varindex0000_13232)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_66 (Data_Module/Mmux__varindex0000_11_f567)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_54 (Data_Module/Mmux__varindex0000_10_f655)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_8_f7_10 (Data_Module/Mmux__varindex0000_8_f711)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_214_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_214_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_214_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_214_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_214_5 (Data_Module/my_memory_214_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1279 (Data_Module/Mmux__varindex0000_1279)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_66 (Data_Module/Mmux__varindex0000_11_f567)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_54 (Data_Module/Mmux__varindex0000_10_f655)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_8_f7_10 (Data_Module/Mmux__varindex0000_8_f711)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_215_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_215_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_215_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_215_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_215_5 (Data_Module/my_memory_215_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1279 (Data_Module/Mmux__varindex0000_1279)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_66 (Data_Module/Mmux__varindex0000_11_f567)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_54 (Data_Module/Mmux__varindex0000_10_f655)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_8_f7_10 (Data_Module/Mmux__varindex0000_8_f711)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_216_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_216_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_216_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_216_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_216_5 (Data_Module/my_memory_216_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13231 (Data_Module/Mmux__varindex0000_13231)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_65 (Data_Module/Mmux__varindex0000_11_f566)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f6_10 (Data_Module/Mmux__varindex0000_9_f611)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_8_f7_10 (Data_Module/Mmux__varindex0000_8_f711)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_217_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_217_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_217_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_217_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_217_5 (Data_Module/my_memory_217_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13231 (Data_Module/Mmux__varindex0000_13231)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_65 (Data_Module/Mmux__varindex0000_11_f566)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f6_10 (Data_Module/Mmux__varindex0000_9_f611)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_8_f7_10 (Data_Module/Mmux__varindex0000_8_f711)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_218_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_218_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_218_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_218_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_218_5 (Data_Module/my_memory_218_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1278 (Data_Module/Mmux__varindex0000_1278)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_65 (Data_Module/Mmux__varindex0000_11_f566)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f6_10 (Data_Module/Mmux__varindex0000_9_f611)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_8_f7_10 (Data_Module/Mmux__varindex0000_8_f711)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_219_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_219_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_219_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_219_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_219_5 (Data_Module/my_memory_219_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1278 (Data_Module/Mmux__varindex0000_1278)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_65 (Data_Module/Mmux__varindex0000_11_f566)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f6_10 (Data_Module/Mmux__varindex0000_9_f611)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_8_f7_10 (Data_Module/Mmux__varindex0000_8_f711)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_220_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_220_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_220_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_220_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_220_5 (Data_Module/my_memory_220_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1277 (Data_Module/Mmux__varindex0000_1277)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_10_f5_10 (Data_Module/Mmux__varindex0000_10_f511)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f6_10 (Data_Module/Mmux__varindex0000_9_f611)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_8_f7_10 (Data_Module/Mmux__varindex0000_8_f711)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_221_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_221_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_221_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_221_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_221_5 (Data_Module/my_memory_221_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1277 (Data_Module/Mmux__varindex0000_1277)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_10_f5_10 (Data_Module/Mmux__varindex0000_10_f511)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f6_10 (Data_Module/Mmux__varindex0000_9_f611)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_8_f7_10 (Data_Module/Mmux__varindex0000_8_f711)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_222_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.668ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_222_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_222_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_222_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_222_5 (Data_Module/my_memory_222_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1111 (Data_Module/Mmux__varindex0000_1111)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_10_f5_10 (Data_Module/Mmux__varindex0000_10_f511)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f6_10 (Data_Module/Mmux__varindex0000_9_f611)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_8_f7_10 (Data_Module/Mmux__varindex0000_8_f711)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.668ns (14.646ns logic, 8.022ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_223_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.939ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_223_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_223_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_223_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_223_5 (Data_Module/my_memory_223_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1111 (Data_Module/Mmux__varindex0000_1111)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_10_f5_10 (Data_Module/Mmux__varindex0000_10_f511)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f6_10 (Data_Module/Mmux__varindex0000_9_f611)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_8_f7_10 (Data_Module/Mmux__varindex0000_8_f711)
     MUXF8:I1->O           1   0.342   0.827  Data_Module/Mmux__varindex0000_7_f8_10 (Data_Module/Mmux__varindex0000_7_f811)
     LUT4:I3->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.939ns (14.646ns logic, 8.293ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_224_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_224_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_224_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_224_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_224_5 (Data_Module/my_memory_224_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16231 (Data_Module/Mmux__varindex0000_16231)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_164 (Data_Module/Mmux__varindex0000_14_f5165)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_109 (Data_Module/Mmux__varindex0000_12_f6110)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_65 (Data_Module/Mmux__varindex0000_10_f766)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_225_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_225_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_225_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_225_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_225_5 (Data_Module/my_memory_225_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_16231 (Data_Module/Mmux__varindex0000_16231)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_164 (Data_Module/Mmux__varindex0000_14_f5165)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_109 (Data_Module/Mmux__varindex0000_12_f6110)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_65 (Data_Module/Mmux__varindex0000_10_f766)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_226_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_226_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_226_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_226_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_226_5 (Data_Module/my_memory_226_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15389 (Data_Module/Mmux__varindex0000_15389)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_164 (Data_Module/Mmux__varindex0000_14_f5165)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_109 (Data_Module/Mmux__varindex0000_12_f6110)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_65 (Data_Module/Mmux__varindex0000_10_f766)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_227_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_227_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_227_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_227_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_227_5 (Data_Module/my_memory_227_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15389 (Data_Module/Mmux__varindex0000_15389)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_14_f5_164 (Data_Module/Mmux__varindex0000_14_f5165)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_109 (Data_Module/Mmux__varindex0000_12_f6110)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_65 (Data_Module/Mmux__varindex0000_10_f766)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_228_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_228_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_228_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_228_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_228_5 (Data_Module/my_memory_228_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15388 (Data_Module/Mmux__varindex0000_15388)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_222 (Data_Module/Mmux__varindex0000_13_f5223)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_109 (Data_Module/Mmux__varindex0000_12_f6110)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_65 (Data_Module/Mmux__varindex0000_10_f766)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_229_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_229_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_229_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_229_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_229_5 (Data_Module/my_memory_229_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15388 (Data_Module/Mmux__varindex0000_15388)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_222 (Data_Module/Mmux__varindex0000_13_f5223)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_109 (Data_Module/Mmux__varindex0000_12_f6110)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_65 (Data_Module/Mmux__varindex0000_10_f766)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_230_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_230_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_230_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_230_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_230_5 (Data_Module/my_memory_230_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14394 (Data_Module/Mmux__varindex0000_14394)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_222 (Data_Module/Mmux__varindex0000_13_f5223)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_109 (Data_Module/Mmux__varindex0000_12_f6110)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_65 (Data_Module/Mmux__varindex0000_10_f766)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_231_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_231_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_231_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_231_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_231_5 (Data_Module/my_memory_231_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14394 (Data_Module/Mmux__varindex0000_14394)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_222 (Data_Module/Mmux__varindex0000_13_f5223)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_12_f6_109 (Data_Module/Mmux__varindex0000_12_f6110)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_65 (Data_Module/Mmux__varindex0000_10_f766)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_232_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_232_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_232_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_232_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_232_5 (Data_Module/my_memory_232_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15387 (Data_Module/Mmux__varindex0000_15387)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_221 (Data_Module/Mmux__varindex0000_13_f5222)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_111 (Data_Module/Mmux__varindex0000_11_f6112)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_65 (Data_Module/Mmux__varindex0000_10_f766)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_233_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_233_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_233_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_233_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_233_5 (Data_Module/my_memory_233_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15387 (Data_Module/Mmux__varindex0000_15387)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_221 (Data_Module/Mmux__varindex0000_13_f5222)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_111 (Data_Module/Mmux__varindex0000_11_f6112)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_65 (Data_Module/Mmux__varindex0000_10_f766)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_234_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_234_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_234_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_234_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_234_5 (Data_Module/my_memory_234_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14393 (Data_Module/Mmux__varindex0000_14393)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_221 (Data_Module/Mmux__varindex0000_13_f5222)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_111 (Data_Module/Mmux__varindex0000_11_f6112)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_65 (Data_Module/Mmux__varindex0000_10_f766)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_235_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_235_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_235_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_235_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_235_5 (Data_Module/my_memory_235_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14393 (Data_Module/Mmux__varindex0000_14393)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_221 (Data_Module/Mmux__varindex0000_13_f5222)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_111 (Data_Module/Mmux__varindex0000_11_f6112)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_65 (Data_Module/Mmux__varindex0000_10_f766)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_236_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_236_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_236_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_236_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_236_5 (Data_Module/my_memory_236_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14392 (Data_Module/Mmux__varindex0000_14392)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_169 (Data_Module/Mmux__varindex0000_12_f5170)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_111 (Data_Module/Mmux__varindex0000_11_f6112)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_65 (Data_Module/Mmux__varindex0000_10_f766)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_237_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_237_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_237_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_237_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_237_5 (Data_Module/my_memory_237_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14392 (Data_Module/Mmux__varindex0000_14392)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_169 (Data_Module/Mmux__varindex0000_12_f5170)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_111 (Data_Module/Mmux__varindex0000_11_f6112)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_65 (Data_Module/Mmux__varindex0000_10_f766)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_238_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_238_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_238_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_238_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_238_5 (Data_Module/my_memory_238_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13240 (Data_Module/Mmux__varindex0000_13240)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_169 (Data_Module/Mmux__varindex0000_12_f5170)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_111 (Data_Module/Mmux__varindex0000_11_f6112)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_65 (Data_Module/Mmux__varindex0000_10_f766)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_239_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_239_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_239_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_239_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_239_5 (Data_Module/my_memory_239_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13240 (Data_Module/Mmux__varindex0000_13240)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_169 (Data_Module/Mmux__varindex0000_12_f5170)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_111 (Data_Module/Mmux__varindex0000_11_f6112)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f7_65 (Data_Module/Mmux__varindex0000_10_f766)
     MUXF8:I0->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_240_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_240_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_240_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_240_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_240_5 (Data_Module/my_memory_240_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15386 (Data_Module/Mmux__varindex0000_15386)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_220 (Data_Module/Mmux__varindex0000_13_f5221)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_110 (Data_Module/Mmux__varindex0000_11_f6111)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_44 (Data_Module/Mmux__varindex0000_9_f745)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_241_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_241_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_241_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_241_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_241_5 (Data_Module/my_memory_241_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_15386 (Data_Module/Mmux__varindex0000_15386)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_220 (Data_Module/Mmux__varindex0000_13_f5221)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_110 (Data_Module/Mmux__varindex0000_11_f6111)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_44 (Data_Module/Mmux__varindex0000_9_f745)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_242_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_242_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_242_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_242_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_242_5 (Data_Module/my_memory_242_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14391 (Data_Module/Mmux__varindex0000_14391)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_220 (Data_Module/Mmux__varindex0000_13_f5221)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_110 (Data_Module/Mmux__varindex0000_11_f6111)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_44 (Data_Module/Mmux__varindex0000_9_f745)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_243_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_243_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_243_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_243_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_243_5 (Data_Module/my_memory_243_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14391 (Data_Module/Mmux__varindex0000_14391)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_13_f5_220 (Data_Module/Mmux__varindex0000_13_f5221)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_110 (Data_Module/Mmux__varindex0000_11_f6111)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_44 (Data_Module/Mmux__varindex0000_9_f745)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_244_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_244_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_244_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_244_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_244_5 (Data_Module/my_memory_244_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14390 (Data_Module/Mmux__varindex0000_14390)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_168 (Data_Module/Mmux__varindex0000_12_f5169)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_110 (Data_Module/Mmux__varindex0000_11_f6111)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_44 (Data_Module/Mmux__varindex0000_9_f745)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_245_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_245_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_245_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_245_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_245_5 (Data_Module/my_memory_245_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14390 (Data_Module/Mmux__varindex0000_14390)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_168 (Data_Module/Mmux__varindex0000_12_f5169)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_110 (Data_Module/Mmux__varindex0000_11_f6111)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_44 (Data_Module/Mmux__varindex0000_9_f745)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_246_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_246_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_246_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_246_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_246_5 (Data_Module/my_memory_246_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13239 (Data_Module/Mmux__varindex0000_13239)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_168 (Data_Module/Mmux__varindex0000_12_f5169)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_110 (Data_Module/Mmux__varindex0000_11_f6111)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_44 (Data_Module/Mmux__varindex0000_9_f745)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_247_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_247_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_247_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_247_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_247_5 (Data_Module/my_memory_247_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13239 (Data_Module/Mmux__varindex0000_13239)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_168 (Data_Module/Mmux__varindex0000_12_f5169)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_11_f6_110 (Data_Module/Mmux__varindex0000_11_f6111)
     MUXF7:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_44 (Data_Module/Mmux__varindex0000_9_f745)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_248_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_248_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_248_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_248_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_248_5 (Data_Module/my_memory_248_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14389 (Data_Module/Mmux__varindex0000_14389)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_167 (Data_Module/Mmux__varindex0000_12_f5168)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_56 (Data_Module/Mmux__varindex0000_10_f657)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_44 (Data_Module/Mmux__varindex0000_9_f745)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_249_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_249_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_249_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_249_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_249_5 (Data_Module/my_memory_249_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_14389 (Data_Module/Mmux__varindex0000_14389)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_167 (Data_Module/Mmux__varindex0000_12_f5168)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_56 (Data_Module/Mmux__varindex0000_10_f657)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_44 (Data_Module/Mmux__varindex0000_9_f745)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_250_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_250_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_250_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_250_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_250_5 (Data_Module/my_memory_250_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13238 (Data_Module/Mmux__varindex0000_13238)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_167 (Data_Module/Mmux__varindex0000_12_f5168)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_56 (Data_Module/Mmux__varindex0000_10_f657)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_44 (Data_Module/Mmux__varindex0000_9_f745)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_251_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_251_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_251_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_251_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_251_5 (Data_Module/my_memory_251_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13238 (Data_Module/Mmux__varindex0000_13238)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_12_f5_167 (Data_Module/Mmux__varindex0000_12_f5168)
     MUXF6:I0->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_56 (Data_Module/Mmux__varindex0000_10_f657)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_44 (Data_Module/Mmux__varindex0000_9_f745)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_252_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_252_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_252_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_252_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_252_5 (Data_Module/my_memory_252_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13237 (Data_Module/Mmux__varindex0000_13237)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_68 (Data_Module/Mmux__varindex0000_11_f569)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_56 (Data_Module/Mmux__varindex0000_10_f657)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_44 (Data_Module/Mmux__varindex0000_9_f745)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_253_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_253_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_253_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_253_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_253_5 (Data_Module/my_memory_253_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_13237 (Data_Module/Mmux__varindex0000_13237)
     MUXF5:I0->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_68 (Data_Module/Mmux__varindex0000_11_f569)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_56 (Data_Module/Mmux__varindex0000_10_f657)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_44 (Data_Module/Mmux__varindex0000_9_f745)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_254_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.710ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_254_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_254_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_254_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   0.945  Data_Module/my_memory_254_5 (Data_Module/my_memory_254_5)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1281 (Data_Module/Mmux__varindex0000_1281)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_68 (Data_Module/Mmux__varindex0000_11_f569)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_56 (Data_Module/Mmux__varindex0000_10_f657)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_44 (Data_Module/Mmux__varindex0000_9_f745)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.710ns (14.646ns logic, 8.064ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Data_Module/my_memory_255_cmp_eq0000'
  Total number of paths / destination ports: 614 / 33
-------------------------------------------------------------------------
Offset:              22.981ns (Levels of Logic = 28)
  Source:            Data_Module/my_memory_255_5 (LATCH)
  Destination:       regWriteValue<12> (PAD)
  Source Clock:      Data_Module/my_memory_255_cmp_eq0000 falling

  Data Path: Data_Module/my_memory_255_5 to regWriteValue<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.216  Data_Module/my_memory_255_5 (Data_Module/my_memory_255_5)
     LUT4:I0->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_1281 (Data_Module/Mmux__varindex0000_1281)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_11_f5_68 (Data_Module/Mmux__varindex0000_11_f569)
     MUXF6:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_10_f6_56 (Data_Module/Mmux__varindex0000_10_f657)
     MUXF7:I1->O           1   0.342   0.000  Data_Module/Mmux__varindex0000_9_f7_44 (Data_Module/Mmux__varindex0000_9_f745)
     MUXF8:I1->O           1   0.342   0.869  Data_Module/Mmux__varindex0000_8_f8_32 (Data_Module/Mmux__varindex0000_8_f833)
     LUT4:I2->O            1   0.551   0.000  Data_Module/Mmux__varindex0000_411 (Data_Module/Mmux__varindex0000_411)
     MUXF5:I1->O           1   0.360   0.000  Data_Module/Mmux__varindex0000_3_f5_10 (Data_Module/Mmux__varindex0000_3_f511)
     MUXF6:I1->O           2   0.342   0.945  Data_Module/Mmux__varindex0000_2_f6_10 (Data_Module/_varindex0000<5>)
     LUT4:I2->O            3   0.551   0.975  N14LogicTrst1 (N14)
     LUT4:I2->O            1   0.551   0.000  ALU_Module/old_temp_5_and0000_wg_lut<4> (ALU_Module/old_temp_5_and0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  ALU_Module/old_temp_5_and0000_wg_cy<4> (ALU_Module/old_temp_5_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<5> (ALU_Module/old_temp_5_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<6> (ALU_Module/old_temp_5_and0000_wg_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<7> (ALU_Module/old_temp_5_and0000_wg_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<8> (ALU_Module/old_temp_5_and0000_wg_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<9> (ALU_Module/old_temp_5_and0000_wg_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<10> (ALU_Module/old_temp_5_and0000_wg_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<11> (ALU_Module/old_temp_5_and0000_wg_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<12> (ALU_Module/old_temp_5_and0000_wg_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<13> (ALU_Module/old_temp_5_and0000_wg_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Module/old_temp_5_and0000_wg_cy<14> (ALU_Module/old_temp_5_and0000_wg_cy<14>)
     MUXCY:CI->O           5   0.303   0.921  ALU_Module/old_temp_5_and0000_wg_cy<15> (ALU_Module/old_temp_5_and0000)
     MUXF5:S->O           15   0.621   1.214  ALU_Module/_old_OUT_10<10>4 (ALU_Module/N61)
     LUT4_L:I3->LO         1   0.551   0.168  ALU_Module/_old_OUT_10<12>12 (ALU_Module/_old_OUT_10<12>12)
     LUT3:I2->O            2   0.551   0.903  ALU_Module/_old_OUT_10<12>18 (ALU_Module/_old_OUT_10<12>18)
     LUT4:I3->O            1   0.551   0.000  ALU_Module/_old_OUT_10<12>74_G (N521)
     MUXF5:I1->O           9   0.360   1.124  ALU_Module/_old_OUT_10<12>74 (regWriteValue_12_OBUF)
     OBUF:I->O                 5.644          regWriteValue_12_OBUF (regWriteValue<12>)
    ----------------------------------------
    Total                     22.981ns (14.646ns logic, 8.335ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================


Total REAL time to Xst completion: 171.00 secs
Total CPU time to Xst completion: 169.82 secs
 
--> 


Total memory usage is 1075468 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  344 (   0 filtered)
Number of infos    :   28 (   0 filtered)

