{"vcs1":{"timestamp_begin":1681354066.370452428, "rt":0.71, "ut":0.22, "st":0.12}}
{"vcselab":{"timestamp_begin":1681354067.120335928, "rt":1.02, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681354068.161907392, "rt":0.70, "ut":0.06, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681354066.077279981}
{"VCS_COMP_START_TIME": 1681354066.077279981}
{"VCS_COMP_END_TIME": 1681354069.568589328}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338276}}
{"stitch_vcselab": {"peak_mem": 222604}}
