
CoolantCode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007894  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a8  08007a68  08007a68  00008a68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e10  08007e10  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007e10  08007e10  00008e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007e18  08007e18  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e18  08007e18  00008e18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007e1c  08007e1c  00008e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007e20  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000024c  200001d4  08007ff4  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000420  08007ff4  00009420  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f4e0  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000228c  00000000  00000000  000186e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e08  00000000  00000000  0001a970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aec  00000000  00000000  0001b778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002464f  00000000  00000000  0001c264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011368  00000000  00000000  000408b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dfbf5  00000000  00000000  00051c1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00131810  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004cc8  00000000  00000000  00131854  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0013651c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007a4c 	.word	0x08007a4c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08007a4c 	.word	0x08007a4c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <getTemperature>:

extern ADC_HandleTypeDef hadc1;
extern volatile uint32_t pulse_count;
extern TIM_HandleTypeDef htim2;

float getTemperature(void) {
 8000f78:	b5b0      	push	{r4, r5, r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
    uint32_t adcValue;
    float resistance, temperature;

    HAL_ADC_Start(&hadc1);
 8000f7e:	4854      	ldr	r0, [pc, #336]	@ (80010d0 <getTemperature+0x158>)
 8000f80:	f000 fe1a 	bl	8001bb8 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000f84:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000f88:	4851      	ldr	r0, [pc, #324]	@ (80010d0 <getTemperature+0x158>)
 8000f8a:	f000 fee7 	bl	8001d5c <HAL_ADC_PollForConversion>
    adcValue = HAL_ADC_GetValue(&hadc1);
 8000f8e:	4850      	ldr	r0, [pc, #320]	@ (80010d0 <getTemperature+0x158>)
 8000f90:	f000 ff6f 	bl	8001e72 <HAL_ADC_GetValue>
 8000f94:	60f8      	str	r0, [r7, #12]

    resistance = SERIES_RESISTOR * ((float)adcValue / (4095.0 - (float)adcValue + 0.1));
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	ee07 3a90 	vmov	s15, r3
 8000f9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fa0:	ee17 0a90 	vmov	r0, s15
 8000fa4:	f7ff faf0 	bl	8000588 <__aeabi_f2d>
 8000fa8:	4604      	mov	r4, r0
 8000faa:	460d      	mov	r5, r1
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	ee07 3a90 	vmov	s15, r3
 8000fb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fb6:	ee17 0a90 	vmov	r0, s15
 8000fba:	f7ff fae5 	bl	8000588 <__aeabi_f2d>
 8000fbe:	4602      	mov	r2, r0
 8000fc0:	460b      	mov	r3, r1
 8000fc2:	a137      	add	r1, pc, #220	@ (adr r1, 80010a0 <getTemperature+0x128>)
 8000fc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000fc8:	f7ff f97e 	bl	80002c8 <__aeabi_dsub>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	460b      	mov	r3, r1
 8000fd0:	4610      	mov	r0, r2
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	a334      	add	r3, pc, #208	@ (adr r3, 80010a8 <getTemperature+0x130>)
 8000fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fda:	f7ff f977 	bl	80002cc <__adddf3>
 8000fde:	4602      	mov	r2, r0
 8000fe0:	460b      	mov	r3, r1
 8000fe2:	4620      	mov	r0, r4
 8000fe4:	4629      	mov	r1, r5
 8000fe6:	f7ff fc51 	bl	800088c <__aeabi_ddiv>
 8000fea:	4602      	mov	r2, r0
 8000fec:	460b      	mov	r3, r1
 8000fee:	4610      	mov	r0, r2
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	a32f      	add	r3, pc, #188	@ (adr r3, 80010b0 <getTemperature+0x138>)
 8000ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ff8:	f7ff fb1e 	bl	8000638 <__aeabi_dmul>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	460b      	mov	r3, r1
 8001000:	4610      	mov	r0, r2
 8001002:	4619      	mov	r1, r3
 8001004:	f7ff fdf0 	bl	8000be8 <__aeabi_d2f>
 8001008:	4603      	mov	r3, r0
 800100a:	60bb      	str	r3, [r7, #8]
    temperature = 1.0 / ((1.0 / NOMINAL_TEMPERATURE) + (log(resistance / NOMINAL_RESISTANCE) / BETA_COEFFICIENT));
 800100c:	68b8      	ldr	r0, [r7, #8]
 800100e:	f7ff fabb 	bl	8000588 <__aeabi_f2d>
 8001012:	a327      	add	r3, pc, #156	@ (adr r3, 80010b0 <getTemperature+0x138>)
 8001014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001018:	f7ff fc38 	bl	800088c <__aeabi_ddiv>
 800101c:	4602      	mov	r2, r0
 800101e:	460b      	mov	r3, r1
 8001020:	ec43 2b17 	vmov	d7, r2, r3
 8001024:	eeb0 0a47 	vmov.f32	s0, s14
 8001028:	eef0 0a67 	vmov.f32	s1, s15
 800102c:	f006 fb10 	bl	8007650 <log>
 8001030:	ec51 0b10 	vmov	r0, r1, d0
 8001034:	a320      	add	r3, pc, #128	@ (adr r3, 80010b8 <getTemperature+0x140>)
 8001036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800103a:	f7ff fc27 	bl	800088c <__aeabi_ddiv>
 800103e:	4602      	mov	r2, r0
 8001040:	460b      	mov	r3, r1
 8001042:	4610      	mov	r0, r2
 8001044:	4619      	mov	r1, r3
 8001046:	a31e      	add	r3, pc, #120	@ (adr r3, 80010c0 <getTemperature+0x148>)
 8001048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800104c:	f7ff f93e 	bl	80002cc <__adddf3>
 8001050:	4602      	mov	r2, r0
 8001052:	460b      	mov	r3, r1
 8001054:	f04f 0000 	mov.w	r0, #0
 8001058:	491e      	ldr	r1, [pc, #120]	@ (80010d4 <getTemperature+0x15c>)
 800105a:	f7ff fc17 	bl	800088c <__aeabi_ddiv>
 800105e:	4602      	mov	r2, r0
 8001060:	460b      	mov	r3, r1
 8001062:	4610      	mov	r0, r2
 8001064:	4619      	mov	r1, r3
 8001066:	f7ff fdbf 	bl	8000be8 <__aeabi_d2f>
 800106a:	4603      	mov	r3, r0
 800106c:	607b      	str	r3, [r7, #4]

    return temperature - 273.15; // Convert Kelvin to Celsius
 800106e:	6878      	ldr	r0, [r7, #4]
 8001070:	f7ff fa8a 	bl	8000588 <__aeabi_f2d>
 8001074:	a314      	add	r3, pc, #80	@ (adr r3, 80010c8 <getTemperature+0x150>)
 8001076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800107a:	f7ff f925 	bl	80002c8 <__aeabi_dsub>
 800107e:	4602      	mov	r2, r0
 8001080:	460b      	mov	r3, r1
 8001082:	4610      	mov	r0, r2
 8001084:	4619      	mov	r1, r3
 8001086:	f7ff fdaf 	bl	8000be8 <__aeabi_d2f>
 800108a:	4603      	mov	r3, r0
 800108c:	ee07 3a90 	vmov	s15, r3
}
 8001090:	eeb0 0a67 	vmov.f32	s0, s15
 8001094:	3710      	adds	r7, #16
 8001096:	46bd      	mov	sp, r7
 8001098:	bdb0      	pop	{r4, r5, r7, pc}
 800109a:	bf00      	nop
 800109c:	f3af 8000 	nop.w
 80010a0:	00000000 	.word	0x00000000
 80010a4:	40affe00 	.word	0x40affe00
 80010a8:	9999999a 	.word	0x9999999a
 80010ac:	3fb99999 	.word	0x3fb99999
 80010b0:	00000000 	.word	0x00000000
 80010b4:	40c38800 	.word	0x40c38800
 80010b8:	00000000 	.word	0x00000000
 80010bc:	40aedc00 	.word	0x40aedc00
 80010c0:	dcb5db83 	.word	0xdcb5db83
 80010c4:	3f6b79e1 	.word	0x3f6b79e1
 80010c8:	66666666 	.word	0x66666666
 80010cc:	40711266 	.word	0x40711266
 80010d0:	200001f0 	.word	0x200001f0
 80010d4:	3ff00000 	.word	0x3ff00000

080010d8 <getFlowRate>:

float getFlowRate(void) {
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
    float pulses_per_liter = 7.5;  // Adjust based on doing validations
 80010de:	4b0f      	ldr	r3, [pc, #60]	@ (800111c <getFlowRate+0x44>)
 80010e0:	607b      	str	r3, [r7, #4]
    pulse_count = __HAL_TIM_GET_COUNTER(&htim2); // Read TIM2 counter
 80010e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001120 <getFlowRate+0x48>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010e8:	4a0e      	ldr	r2, [pc, #56]	@ (8001124 <getFlowRate+0x4c>)
 80010ea:	6013      	str	r3, [r2, #0]

    __HAL_TIM_SET_COUNTER(&htim2, 0);  // Reset counter after reading
 80010ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001120 <getFlowRate+0x48>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	2200      	movs	r2, #0
 80010f2:	625a      	str	r2, [r3, #36]	@ 0x24

    return pulse_count / pulses_per_liter;  // Convert pulses to flow rate (LPM)
 80010f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001124 <getFlowRate+0x4c>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	ee07 3a90 	vmov	s15, r3
 80010fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001100:	edd7 7a01 	vldr	s15, [r7, #4]
 8001104:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001108:	eef0 7a66 	vmov.f32	s15, s13
}
 800110c:	eeb0 0a67 	vmov.f32	s0, s15
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	40f00000 	.word	0x40f00000
 8001120:	20000238 	.word	0x20000238
 8001124:	200002c8 	.word	0x200002c8

08001128 <FEB_Setup>:
extern TIM_HandleTypeDef htim2;
extern ADC_HandleTypeDef hadc1;
extern UART_HandleTypeDef huart2;
extern volatile uint32_t pulse_count;

void FEB_Setup(void) {
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
	HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1); // Start TIM2 in counter mode
 800112c:	2100      	movs	r1, #0
 800112e:	4804      	ldr	r0, [pc, #16]	@ (8001140 <FEB_Setup+0x18>)
 8001130:	f002 f9fe 	bl	8003530 <HAL_TIM_IC_Start>
	HAL_ADC_Start(&hadc1); // Start ADC for temperature sensor
 8001134:	4803      	ldr	r0, [pc, #12]	@ (8001144 <FEB_Setup+0x1c>)
 8001136:	f000 fd3f 	bl	8001bb8 <HAL_ADC_Start>
}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	20000238 	.word	0x20000238
 8001144:	200001f0 	.word	0x200001f0

08001148 <FEB_Loop>:

void FEB_Loop(void) {
 8001148:	b5b0      	push	{r4, r5, r7, lr}
 800114a:	b096      	sub	sp, #88	@ 0x58
 800114c:	af04      	add	r7, sp, #16
    float temperature = getTemperature();
 800114e:	f7ff ff13 	bl	8000f78 <getTemperature>
 8001152:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
    float flow_rate = getFlowRate();
 8001156:	f7ff ffbf 	bl	80010d8 <getFlowRate>
 800115a:	ed87 0a10 	vstr	s0, [r7, #64]	@ 0x40

    char buffer[60];
    snprintf(buffer, sizeof(buffer), "Temp: %.2f°C, Flow: %.2f LPM\n", temperature, flow_rate);
 800115e:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8001160:	f7ff fa12 	bl	8000588 <__aeabi_f2d>
 8001164:	4604      	mov	r4, r0
 8001166:	460d      	mov	r5, r1
 8001168:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800116a:	f7ff fa0d 	bl	8000588 <__aeabi_f2d>
 800116e:	4602      	mov	r2, r0
 8001170:	460b      	mov	r3, r1
 8001172:	1d38      	adds	r0, r7, #4
 8001174:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001178:	e9cd 4500 	strd	r4, r5, [sp]
 800117c:	4a0b      	ldr	r2, [pc, #44]	@ (80011ac <FEB_Loop+0x64>)
 800117e:	213c      	movs	r1, #60	@ 0x3c
 8001180:	f004 f860 	bl	8005244 <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001184:	1d3b      	adds	r3, r7, #4
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff f892 	bl	80002b0 <strlen>
 800118c:	4603      	mov	r3, r0
 800118e:	b29a      	uxth	r2, r3
 8001190:	1d39      	adds	r1, r7, #4
 8001192:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001196:	4806      	ldr	r0, [pc, #24]	@ (80011b0 <FEB_Loop+0x68>)
 8001198:	f003 f840 	bl	800421c <HAL_UART_Transmit>

    HAL_Delay(1000);
 800119c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011a0:	f000 fca2 	bl	8001ae8 <HAL_Delay>
}
 80011a4:	bf00      	nop
 80011a6:	3748      	adds	r7, #72	@ 0x48
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bdb0      	pop	{r4, r5, r7, pc}
 80011ac:	08007a68 	.word	0x08007a68
 80011b0:	20000280 	.word	0x20000280

080011b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011b8:	f000 fc24 	bl	8001a04 <HAL_Init>

  /* USER CODE BEGIN Init */
  FEB_Setup();
 80011bc:	f7ff ffb4 	bl	8001128 <FEB_Setup>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011c0:	f000 f80c 	bl	80011dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011c4:	f000 f97e 	bl	80014c4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011c8:	f000 f952 	bl	8001470 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80011cc:	f000 f8c6 	bl	800135c <MX_TIM2_Init>
  MX_ADC1_Init();
 80011d0:	f000 f872 	bl	80012b8 <MX_ADC1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	FEB_Loop();
 80011d4:	f7ff ffb8 	bl	8001148 <FEB_Loop>
 80011d8:	e7fc      	b.n	80011d4 <main+0x20>
	...

080011dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b094      	sub	sp, #80	@ 0x50
 80011e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011e2:	f107 031c 	add.w	r3, r7, #28
 80011e6:	2234      	movs	r2, #52	@ 0x34
 80011e8:	2100      	movs	r1, #0
 80011ea:	4618      	mov	r0, r3
 80011ec:	f004 f920 	bl	8005430 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011f0:	f107 0308 	add.w	r3, r7, #8
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	609a      	str	r2, [r3, #8]
 80011fc:	60da      	str	r2, [r3, #12]
 80011fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001200:	2300      	movs	r3, #0
 8001202:	607b      	str	r3, [r7, #4]
 8001204:	4b2a      	ldr	r3, [pc, #168]	@ (80012b0 <SystemClock_Config+0xd4>)
 8001206:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001208:	4a29      	ldr	r2, [pc, #164]	@ (80012b0 <SystemClock_Config+0xd4>)
 800120a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800120e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001210:	4b27      	ldr	r3, [pc, #156]	@ (80012b0 <SystemClock_Config+0xd4>)
 8001212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001214:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001218:	607b      	str	r3, [r7, #4]
 800121a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800121c:	2300      	movs	r3, #0
 800121e:	603b      	str	r3, [r7, #0]
 8001220:	4b24      	ldr	r3, [pc, #144]	@ (80012b4 <SystemClock_Config+0xd8>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001228:	4a22      	ldr	r2, [pc, #136]	@ (80012b4 <SystemClock_Config+0xd8>)
 800122a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800122e:	6013      	str	r3, [r2, #0]
 8001230:	4b20      	ldr	r3, [pc, #128]	@ (80012b4 <SystemClock_Config+0xd8>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001238:	603b      	str	r3, [r7, #0]
 800123a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800123c:	2302      	movs	r3, #2
 800123e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001240:	2301      	movs	r3, #1
 8001242:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001244:	2310      	movs	r3, #16
 8001246:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001248:	2302      	movs	r3, #2
 800124a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800124c:	2300      	movs	r3, #0
 800124e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001250:	2310      	movs	r3, #16
 8001252:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001254:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001258:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800125a:	2304      	movs	r3, #4
 800125c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800125e:	2302      	movs	r3, #2
 8001260:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001262:	2302      	movs	r3, #2
 8001264:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001266:	f107 031c 	add.w	r3, r7, #28
 800126a:	4618      	mov	r0, r3
 800126c:	f001 fe1a 	bl	8002ea4 <HAL_RCC_OscConfig>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001276:	f000 f993 	bl	80015a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800127a:	230f      	movs	r3, #15
 800127c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800127e:	2302      	movs	r3, #2
 8001280:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001282:	2300      	movs	r3, #0
 8001284:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001286:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800128a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800128c:	2300      	movs	r3, #0
 800128e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001290:	f107 0308 	add.w	r3, r7, #8
 8001294:	2102      	movs	r1, #2
 8001296:	4618      	mov	r0, r3
 8001298:	f001 faba 	bl	8002810 <HAL_RCC_ClockConfig>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80012a2:	f000 f97d 	bl	80015a0 <Error_Handler>
  }
}
 80012a6:	bf00      	nop
 80012a8:	3750      	adds	r7, #80	@ 0x50
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	40023800 	.word	0x40023800
 80012b4:	40007000 	.word	0x40007000

080012b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b084      	sub	sp, #16
 80012bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012be:	463b      	mov	r3, r7
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	605a      	str	r2, [r3, #4]
 80012c6:	609a      	str	r2, [r3, #8]
 80012c8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80012ca:	4b21      	ldr	r3, [pc, #132]	@ (8001350 <MX_ADC1_Init+0x98>)
 80012cc:	4a21      	ldr	r2, [pc, #132]	@ (8001354 <MX_ADC1_Init+0x9c>)
 80012ce:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001350 <MX_ADC1_Init+0x98>)
 80012d2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80012d6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001350 <MX_ADC1_Init+0x98>)
 80012da:	2200      	movs	r2, #0
 80012dc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80012de:	4b1c      	ldr	r3, [pc, #112]	@ (8001350 <MX_ADC1_Init+0x98>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80012e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001350 <MX_ADC1_Init+0x98>)
 80012e6:	2201      	movs	r2, #1
 80012e8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012ea:	4b19      	ldr	r3, [pc, #100]	@ (8001350 <MX_ADC1_Init+0x98>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012f2:	4b17      	ldr	r3, [pc, #92]	@ (8001350 <MX_ADC1_Init+0x98>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012f8:	4b15      	ldr	r3, [pc, #84]	@ (8001350 <MX_ADC1_Init+0x98>)
 80012fa:	4a17      	ldr	r2, [pc, #92]	@ (8001358 <MX_ADC1_Init+0xa0>)
 80012fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012fe:	4b14      	ldr	r3, [pc, #80]	@ (8001350 <MX_ADC1_Init+0x98>)
 8001300:	2200      	movs	r2, #0
 8001302:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001304:	4b12      	ldr	r3, [pc, #72]	@ (8001350 <MX_ADC1_Init+0x98>)
 8001306:	2201      	movs	r2, #1
 8001308:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800130a:	4b11      	ldr	r3, [pc, #68]	@ (8001350 <MX_ADC1_Init+0x98>)
 800130c:	2200      	movs	r2, #0
 800130e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001312:	4b0f      	ldr	r3, [pc, #60]	@ (8001350 <MX_ADC1_Init+0x98>)
 8001314:	2201      	movs	r2, #1
 8001316:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001318:	480d      	ldr	r0, [pc, #52]	@ (8001350 <MX_ADC1_Init+0x98>)
 800131a:	f000 fc09 	bl	8001b30 <HAL_ADC_Init>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001324:	f000 f93c 	bl	80015a0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001328:	2301      	movs	r3, #1
 800132a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800132c:	2301      	movs	r3, #1
 800132e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001330:	2300      	movs	r3, #0
 8001332:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001334:	463b      	mov	r3, r7
 8001336:	4619      	mov	r1, r3
 8001338:	4805      	ldr	r0, [pc, #20]	@ (8001350 <MX_ADC1_Init+0x98>)
 800133a:	f000 fda7 	bl	8001e8c <HAL_ADC_ConfigChannel>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001344:	f000 f92c 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001348:	bf00      	nop
 800134a:	3710      	adds	r7, #16
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	200001f0 	.word	0x200001f0
 8001354:	40012000 	.word	0x40012000
 8001358:	0f000001 	.word	0x0f000001

0800135c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b090      	sub	sp, #64	@ 0x40
 8001360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001362:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	605a      	str	r2, [r3, #4]
 800136c:	609a      	str	r2, [r3, #8]
 800136e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001370:	f107 031c 	add.w	r3, r7, #28
 8001374:	2200      	movs	r2, #0
 8001376:	601a      	str	r2, [r3, #0]
 8001378:	605a      	str	r2, [r3, #4]
 800137a:	609a      	str	r2, [r3, #8]
 800137c:	60da      	str	r2, [r3, #12]
 800137e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001380:	f107 0314 	add.w	r3, r7, #20
 8001384:	2200      	movs	r2, #0
 8001386:	601a      	str	r2, [r3, #0]
 8001388:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800138a:	1d3b      	adds	r3, r7, #4
 800138c:	2200      	movs	r2, #0
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	605a      	str	r2, [r3, #4]
 8001392:	609a      	str	r2, [r3, #8]
 8001394:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001396:	4b35      	ldr	r3, [pc, #212]	@ (800146c <MX_TIM2_Init+0x110>)
 8001398:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800139c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800139e:	4b33      	ldr	r3, [pc, #204]	@ (800146c <MX_TIM2_Init+0x110>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013a4:	4b31      	ldr	r3, [pc, #196]	@ (800146c <MX_TIM2_Init+0x110>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80013aa:	4b30      	ldr	r3, [pc, #192]	@ (800146c <MX_TIM2_Init+0x110>)
 80013ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80013b0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013b2:	4b2e      	ldr	r3, [pc, #184]	@ (800146c <MX_TIM2_Init+0x110>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013b8:	4b2c      	ldr	r3, [pc, #176]	@ (800146c <MX_TIM2_Init+0x110>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013be:	482b      	ldr	r0, [pc, #172]	@ (800146c <MX_TIM2_Init+0x110>)
 80013c0:	f002 f80e 	bl	80033e0 <HAL_TIM_Base_Init>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80013ca:	f000 f8e9 	bl	80015a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013d2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013d4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80013d8:	4619      	mov	r1, r3
 80013da:	4824      	ldr	r0, [pc, #144]	@ (800146c <MX_TIM2_Init+0x110>)
 80013dc:	f002 fa20 	bl	8003820 <HAL_TIM_ConfigClockSource>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80013e6:	f000 f8db 	bl	80015a0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80013ea:	4820      	ldr	r0, [pc, #128]	@ (800146c <MX_TIM2_Init+0x110>)
 80013ec:	f002 f847 	bl	800347e <HAL_TIM_IC_Init>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80013f6:	f000 f8d3 	bl	80015a0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80013fa:	2304      	movs	r3, #4
 80013fc:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80013fe:	2350      	movs	r3, #80	@ 0x50
 8001400:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001402:	2300      	movs	r3, #0
 8001404:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerFilter = 0;
 8001406:	2300      	movs	r3, #0
 8001408:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 800140a:	f107 031c 	add.w	r3, r7, #28
 800140e:	4619      	mov	r1, r3
 8001410:	4816      	ldr	r0, [pc, #88]	@ (800146c <MX_TIM2_Init+0x110>)
 8001412:	f002 facc 	bl	80039ae <HAL_TIM_SlaveConfigSynchro>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_TIM2_Init+0xc4>
  {
    Error_Handler();
 800141c:	f000 f8c0 	bl	80015a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001420:	2300      	movs	r3, #0
 8001422:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001424:	2300      	movs	r3, #0
 8001426:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001428:	f107 0314 	add.w	r3, r7, #20
 800142c:	4619      	mov	r1, r3
 800142e:	480f      	ldr	r0, [pc, #60]	@ (800146c <MX_TIM2_Init+0x110>)
 8001430:	f002 fe28 	bl	8004084 <HAL_TIMEx_MasterConfigSynchronization>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <MX_TIM2_Init+0xe2>
  {
    Error_Handler();
 800143a:	f000 f8b1 	bl	80015a0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800143e:	2300      	movs	r3, #0
 8001440:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001442:	2301      	movs	r3, #1
 8001444:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001446:	2300      	movs	r3, #0
 8001448:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800144a:	2300      	movs	r3, #0
 800144c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800144e:	1d3b      	adds	r3, r7, #4
 8001450:	2200      	movs	r2, #0
 8001452:	4619      	mov	r1, r3
 8001454:	4805      	ldr	r0, [pc, #20]	@ (800146c <MX_TIM2_Init+0x110>)
 8001456:	f002 f947 	bl	80036e8 <HAL_TIM_IC_ConfigChannel>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <MX_TIM2_Init+0x108>
  {
    Error_Handler();
 8001460:	f000 f89e 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001464:	bf00      	nop
 8001466:	3740      	adds	r7, #64	@ 0x40
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	20000238 	.word	0x20000238

08001470 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001474:	4b11      	ldr	r3, [pc, #68]	@ (80014bc <MX_USART2_UART_Init+0x4c>)
 8001476:	4a12      	ldr	r2, [pc, #72]	@ (80014c0 <MX_USART2_UART_Init+0x50>)
 8001478:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800147a:	4b10      	ldr	r3, [pc, #64]	@ (80014bc <MX_USART2_UART_Init+0x4c>)
 800147c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001480:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001482:	4b0e      	ldr	r3, [pc, #56]	@ (80014bc <MX_USART2_UART_Init+0x4c>)
 8001484:	2200      	movs	r2, #0
 8001486:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001488:	4b0c      	ldr	r3, [pc, #48]	@ (80014bc <MX_USART2_UART_Init+0x4c>)
 800148a:	2200      	movs	r2, #0
 800148c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800148e:	4b0b      	ldr	r3, [pc, #44]	@ (80014bc <MX_USART2_UART_Init+0x4c>)
 8001490:	2200      	movs	r2, #0
 8001492:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001494:	4b09      	ldr	r3, [pc, #36]	@ (80014bc <MX_USART2_UART_Init+0x4c>)
 8001496:	220c      	movs	r2, #12
 8001498:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800149a:	4b08      	ldr	r3, [pc, #32]	@ (80014bc <MX_USART2_UART_Init+0x4c>)
 800149c:	2200      	movs	r2, #0
 800149e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014a0:	4b06      	ldr	r3, [pc, #24]	@ (80014bc <MX_USART2_UART_Init+0x4c>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014a6:	4805      	ldr	r0, [pc, #20]	@ (80014bc <MX_USART2_UART_Init+0x4c>)
 80014a8:	f002 fe68 	bl	800417c <HAL_UART_Init>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014b2:	f000 f875 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	20000280 	.word	0x20000280
 80014c0:	40004400 	.word	0x40004400

080014c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b08a      	sub	sp, #40	@ 0x28
 80014c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ca:	f107 0314 	add.w	r3, r7, #20
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	605a      	str	r2, [r3, #4]
 80014d4:	609a      	str	r2, [r3, #8]
 80014d6:	60da      	str	r2, [r3, #12]
 80014d8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	613b      	str	r3, [r7, #16]
 80014de:	4b2d      	ldr	r3, [pc, #180]	@ (8001594 <MX_GPIO_Init+0xd0>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e2:	4a2c      	ldr	r2, [pc, #176]	@ (8001594 <MX_GPIO_Init+0xd0>)
 80014e4:	f043 0304 	orr.w	r3, r3, #4
 80014e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001594 <MX_GPIO_Init+0xd0>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ee:	f003 0304 	and.w	r3, r3, #4
 80014f2:	613b      	str	r3, [r7, #16]
 80014f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	60fb      	str	r3, [r7, #12]
 80014fa:	4b26      	ldr	r3, [pc, #152]	@ (8001594 <MX_GPIO_Init+0xd0>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fe:	4a25      	ldr	r2, [pc, #148]	@ (8001594 <MX_GPIO_Init+0xd0>)
 8001500:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001504:	6313      	str	r3, [r2, #48]	@ 0x30
 8001506:	4b23      	ldr	r3, [pc, #140]	@ (8001594 <MX_GPIO_Init+0xd0>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800150e:	60fb      	str	r3, [r7, #12]
 8001510:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	60bb      	str	r3, [r7, #8]
 8001516:	4b1f      	ldr	r3, [pc, #124]	@ (8001594 <MX_GPIO_Init+0xd0>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151a:	4a1e      	ldr	r2, [pc, #120]	@ (8001594 <MX_GPIO_Init+0xd0>)
 800151c:	f043 0301 	orr.w	r3, r3, #1
 8001520:	6313      	str	r3, [r2, #48]	@ 0x30
 8001522:	4b1c      	ldr	r3, [pc, #112]	@ (8001594 <MX_GPIO_Init+0xd0>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001526:	f003 0301 	and.w	r3, r3, #1
 800152a:	60bb      	str	r3, [r7, #8]
 800152c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	607b      	str	r3, [r7, #4]
 8001532:	4b18      	ldr	r3, [pc, #96]	@ (8001594 <MX_GPIO_Init+0xd0>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001536:	4a17      	ldr	r2, [pc, #92]	@ (8001594 <MX_GPIO_Init+0xd0>)
 8001538:	f043 0302 	orr.w	r3, r3, #2
 800153c:	6313      	str	r3, [r2, #48]	@ 0x30
 800153e:	4b15      	ldr	r3, [pc, #84]	@ (8001594 <MX_GPIO_Init+0xd0>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001542:	f003 0302 	and.w	r3, r3, #2
 8001546:	607b      	str	r3, [r7, #4]
 8001548:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800154a:	2200      	movs	r2, #0
 800154c:	2120      	movs	r1, #32
 800154e:	4812      	ldr	r0, [pc, #72]	@ (8001598 <MX_GPIO_Init+0xd4>)
 8001550:	f001 f944 	bl	80027dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001554:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001558:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800155a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800155e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001560:	2300      	movs	r3, #0
 8001562:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001564:	f107 0314 	add.w	r3, r7, #20
 8001568:	4619      	mov	r1, r3
 800156a:	480c      	ldr	r0, [pc, #48]	@ (800159c <MX_GPIO_Init+0xd8>)
 800156c:	f000 ffa2 	bl	80024b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001570:	2320      	movs	r3, #32
 8001572:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001574:	2301      	movs	r3, #1
 8001576:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001578:	2300      	movs	r3, #0
 800157a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800157c:	2300      	movs	r3, #0
 800157e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001580:	f107 0314 	add.w	r3, r7, #20
 8001584:	4619      	mov	r1, r3
 8001586:	4804      	ldr	r0, [pc, #16]	@ (8001598 <MX_GPIO_Init+0xd4>)
 8001588:	f000 ff94 	bl	80024b4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800158c:	bf00      	nop
 800158e:	3728      	adds	r7, #40	@ 0x28
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	40023800 	.word	0x40023800
 8001598:	40020000 	.word	0x40020000
 800159c:	40020800 	.word	0x40020800

080015a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015a4:	b672      	cpsid	i
}
 80015a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015a8:	bf00      	nop
 80015aa:	e7fd      	b.n	80015a8 <Error_Handler+0x8>

080015ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	607b      	str	r3, [r7, #4]
 80015b6:	4b10      	ldr	r3, [pc, #64]	@ (80015f8 <HAL_MspInit+0x4c>)
 80015b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ba:	4a0f      	ldr	r2, [pc, #60]	@ (80015f8 <HAL_MspInit+0x4c>)
 80015bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80015c2:	4b0d      	ldr	r3, [pc, #52]	@ (80015f8 <HAL_MspInit+0x4c>)
 80015c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015ca:	607b      	str	r3, [r7, #4]
 80015cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ce:	2300      	movs	r3, #0
 80015d0:	603b      	str	r3, [r7, #0]
 80015d2:	4b09      	ldr	r3, [pc, #36]	@ (80015f8 <HAL_MspInit+0x4c>)
 80015d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d6:	4a08      	ldr	r2, [pc, #32]	@ (80015f8 <HAL_MspInit+0x4c>)
 80015d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80015de:	4b06      	ldr	r3, [pc, #24]	@ (80015f8 <HAL_MspInit+0x4c>)
 80015e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015e6:	603b      	str	r3, [r7, #0]
 80015e8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80015ea:	2007      	movs	r0, #7
 80015ec:	f000 ff2e 	bl	800244c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015f0:	bf00      	nop
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	40023800 	.word	0x40023800

080015fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b08a      	sub	sp, #40	@ 0x28
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001604:	f107 0314 	add.w	r3, r7, #20
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	60da      	str	r2, [r3, #12]
 8001612:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a17      	ldr	r2, [pc, #92]	@ (8001678 <HAL_ADC_MspInit+0x7c>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d127      	bne.n	800166e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	613b      	str	r3, [r7, #16]
 8001622:	4b16      	ldr	r3, [pc, #88]	@ (800167c <HAL_ADC_MspInit+0x80>)
 8001624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001626:	4a15      	ldr	r2, [pc, #84]	@ (800167c <HAL_ADC_MspInit+0x80>)
 8001628:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800162c:	6453      	str	r3, [r2, #68]	@ 0x44
 800162e:	4b13      	ldr	r3, [pc, #76]	@ (800167c <HAL_ADC_MspInit+0x80>)
 8001630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001632:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001636:	613b      	str	r3, [r7, #16]
 8001638:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	4b0f      	ldr	r3, [pc, #60]	@ (800167c <HAL_ADC_MspInit+0x80>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001642:	4a0e      	ldr	r2, [pc, #56]	@ (800167c <HAL_ADC_MspInit+0x80>)
 8001644:	f043 0301 	orr.w	r3, r3, #1
 8001648:	6313      	str	r3, [r2, #48]	@ 0x30
 800164a:	4b0c      	ldr	r3, [pc, #48]	@ (800167c <HAL_ADC_MspInit+0x80>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164e:	f003 0301 	and.w	r3, r3, #1
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001656:	2302      	movs	r3, #2
 8001658:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800165a:	2303      	movs	r3, #3
 800165c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165e:	2300      	movs	r3, #0
 8001660:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001662:	f107 0314 	add.w	r3, r7, #20
 8001666:	4619      	mov	r1, r3
 8001668:	4805      	ldr	r0, [pc, #20]	@ (8001680 <HAL_ADC_MspInit+0x84>)
 800166a:	f000 ff23 	bl	80024b4 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800166e:	bf00      	nop
 8001670:	3728      	adds	r7, #40	@ 0x28
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40012000 	.word	0x40012000
 800167c:	40023800 	.word	0x40023800
 8001680:	40020000 	.word	0x40020000

08001684 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b08a      	sub	sp, #40	@ 0x28
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168c:	f107 0314 	add.w	r3, r7, #20
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]
 800169a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016a4:	d12b      	bne.n	80016fe <HAL_TIM_Base_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	613b      	str	r3, [r7, #16]
 80016aa:	4b17      	ldr	r3, [pc, #92]	@ (8001708 <HAL_TIM_Base_MspInit+0x84>)
 80016ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ae:	4a16      	ldr	r2, [pc, #88]	@ (8001708 <HAL_TIM_Base_MspInit+0x84>)
 80016b0:	f043 0301 	orr.w	r3, r3, #1
 80016b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80016b6:	4b14      	ldr	r3, [pc, #80]	@ (8001708 <HAL_TIM_Base_MspInit+0x84>)
 80016b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ba:	f003 0301 	and.w	r3, r3, #1
 80016be:	613b      	str	r3, [r7, #16]
 80016c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	60fb      	str	r3, [r7, #12]
 80016c6:	4b10      	ldr	r3, [pc, #64]	@ (8001708 <HAL_TIM_Base_MspInit+0x84>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ca:	4a0f      	ldr	r2, [pc, #60]	@ (8001708 <HAL_TIM_Base_MspInit+0x84>)
 80016cc:	f043 0301 	orr.w	r3, r3, #1
 80016d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001708 <HAL_TIM_Base_MspInit+0x84>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016de:	2301      	movs	r3, #1
 80016e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e2:	2302      	movs	r3, #2
 80016e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e6:	2300      	movs	r3, #0
 80016e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ea:	2300      	movs	r3, #0
 80016ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80016ee:	2301      	movs	r3, #1
 80016f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f2:	f107 0314 	add.w	r3, r7, #20
 80016f6:	4619      	mov	r1, r3
 80016f8:	4804      	ldr	r0, [pc, #16]	@ (800170c <HAL_TIM_Base_MspInit+0x88>)
 80016fa:	f000 fedb 	bl	80024b4 <HAL_GPIO_Init>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80016fe:	bf00      	nop
 8001700:	3728      	adds	r7, #40	@ 0x28
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	40023800 	.word	0x40023800
 800170c:	40020000 	.word	0x40020000

08001710 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b08a      	sub	sp, #40	@ 0x28
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001718:	f107 0314 	add.w	r3, r7, #20
 800171c:	2200      	movs	r2, #0
 800171e:	601a      	str	r2, [r3, #0]
 8001720:	605a      	str	r2, [r3, #4]
 8001722:	609a      	str	r2, [r3, #8]
 8001724:	60da      	str	r2, [r3, #12]
 8001726:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a19      	ldr	r2, [pc, #100]	@ (8001794 <HAL_UART_MspInit+0x84>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d12b      	bne.n	800178a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001732:	2300      	movs	r3, #0
 8001734:	613b      	str	r3, [r7, #16]
 8001736:	4b18      	ldr	r3, [pc, #96]	@ (8001798 <HAL_UART_MspInit+0x88>)
 8001738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800173a:	4a17      	ldr	r2, [pc, #92]	@ (8001798 <HAL_UART_MspInit+0x88>)
 800173c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001740:	6413      	str	r3, [r2, #64]	@ 0x40
 8001742:	4b15      	ldr	r3, [pc, #84]	@ (8001798 <HAL_UART_MspInit+0x88>)
 8001744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800174a:	613b      	str	r3, [r7, #16]
 800174c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	60fb      	str	r3, [r7, #12]
 8001752:	4b11      	ldr	r3, [pc, #68]	@ (8001798 <HAL_UART_MspInit+0x88>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001756:	4a10      	ldr	r2, [pc, #64]	@ (8001798 <HAL_UART_MspInit+0x88>)
 8001758:	f043 0301 	orr.w	r3, r3, #1
 800175c:	6313      	str	r3, [r2, #48]	@ 0x30
 800175e:	4b0e      	ldr	r3, [pc, #56]	@ (8001798 <HAL_UART_MspInit+0x88>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001762:	f003 0301 	and.w	r3, r3, #1
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800176a:	230c      	movs	r3, #12
 800176c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176e:	2302      	movs	r3, #2
 8001770:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001772:	2300      	movs	r3, #0
 8001774:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001776:	2303      	movs	r3, #3
 8001778:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800177a:	2307      	movs	r3, #7
 800177c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800177e:	f107 0314 	add.w	r3, r7, #20
 8001782:	4619      	mov	r1, r3
 8001784:	4805      	ldr	r0, [pc, #20]	@ (800179c <HAL_UART_MspInit+0x8c>)
 8001786:	f000 fe95 	bl	80024b4 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800178a:	bf00      	nop
 800178c:	3728      	adds	r7, #40	@ 0x28
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	40004400 	.word	0x40004400
 8001798:	40023800 	.word	0x40023800
 800179c:	40020000 	.word	0x40020000

080017a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017a4:	bf00      	nop
 80017a6:	e7fd      	b.n	80017a4 <NMI_Handler+0x4>

080017a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017ac:	bf00      	nop
 80017ae:	e7fd      	b.n	80017ac <HardFault_Handler+0x4>

080017b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017b4:	bf00      	nop
 80017b6:	e7fd      	b.n	80017b4 <MemManage_Handler+0x4>

080017b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017bc:	bf00      	nop
 80017be:	e7fd      	b.n	80017bc <BusFault_Handler+0x4>

080017c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017c4:	bf00      	nop
 80017c6:	e7fd      	b.n	80017c4 <UsageFault_Handler+0x4>

080017c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017cc:	bf00      	nop
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr

080017d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017d6:	b480      	push	{r7}
 80017d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017da:	bf00      	nop
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr

080017e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017e8:	bf00      	nop
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr

080017f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017f2:	b580      	push	{r7, lr}
 80017f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017f6:	f000 f957 	bl	8001aa8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}

080017fe <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017fe:	b480      	push	{r7}
 8001800:	af00      	add	r7, sp, #0
  return 1;
 8001802:	2301      	movs	r3, #1
}
 8001804:	4618      	mov	r0, r3
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <_kill>:

int _kill(int pid, int sig)
{
 800180e:	b580      	push	{r7, lr}
 8001810:	b082      	sub	sp, #8
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
 8001816:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001818:	f003 fe16 	bl	8005448 <__errno>
 800181c:	4603      	mov	r3, r0
 800181e:	2216      	movs	r2, #22
 8001820:	601a      	str	r2, [r3, #0]
  return -1;
 8001822:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001826:	4618      	mov	r0, r3
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}

0800182e <_exit>:

void _exit (int status)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	b082      	sub	sp, #8
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001836:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f7ff ffe7 	bl	800180e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001840:	bf00      	nop
 8001842:	e7fd      	b.n	8001840 <_exit+0x12>

08001844 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b086      	sub	sp, #24
 8001848:	af00      	add	r7, sp, #0
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001850:	2300      	movs	r3, #0
 8001852:	617b      	str	r3, [r7, #20]
 8001854:	e00a      	b.n	800186c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001856:	f3af 8000 	nop.w
 800185a:	4601      	mov	r1, r0
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	1c5a      	adds	r2, r3, #1
 8001860:	60ba      	str	r2, [r7, #8]
 8001862:	b2ca      	uxtb	r2, r1
 8001864:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	3301      	adds	r3, #1
 800186a:	617b      	str	r3, [r7, #20]
 800186c:	697a      	ldr	r2, [r7, #20]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	429a      	cmp	r2, r3
 8001872:	dbf0      	blt.n	8001856 <_read+0x12>
  }

  return len;
 8001874:	687b      	ldr	r3, [r7, #4]
}
 8001876:	4618      	mov	r0, r3
 8001878:	3718      	adds	r7, #24
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800187e:	b580      	push	{r7, lr}
 8001880:	b086      	sub	sp, #24
 8001882:	af00      	add	r7, sp, #0
 8001884:	60f8      	str	r0, [r7, #12]
 8001886:	60b9      	str	r1, [r7, #8]
 8001888:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800188a:	2300      	movs	r3, #0
 800188c:	617b      	str	r3, [r7, #20]
 800188e:	e009      	b.n	80018a4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	1c5a      	adds	r2, r3, #1
 8001894:	60ba      	str	r2, [r7, #8]
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	4618      	mov	r0, r3
 800189a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	3301      	adds	r3, #1
 80018a2:	617b      	str	r3, [r7, #20]
 80018a4:	697a      	ldr	r2, [r7, #20]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	dbf1      	blt.n	8001890 <_write+0x12>
  }
  return len;
 80018ac:	687b      	ldr	r3, [r7, #4]
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3718      	adds	r7, #24
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <_close>:

int _close(int file)
{
 80018b6:	b480      	push	{r7}
 80018b8:	b083      	sub	sp, #12
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	370c      	adds	r7, #12
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr

080018ce <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018ce:	b480      	push	{r7}
 80018d0:	b083      	sub	sp, #12
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
 80018d6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018de:	605a      	str	r2, [r3, #4]
  return 0;
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	370c      	adds	r7, #12
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr

080018ee <_isatty>:

int _isatty(int file)
{
 80018ee:	b480      	push	{r7}
 80018f0:	b083      	sub	sp, #12
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018f6:	2301      	movs	r3, #1
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	370c      	adds	r7, #12
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr

08001904 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001904:	b480      	push	{r7}
 8001906:	b085      	sub	sp, #20
 8001908:	af00      	add	r7, sp, #0
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	60b9      	str	r1, [r7, #8]
 800190e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001910:	2300      	movs	r3, #0
}
 8001912:	4618      	mov	r0, r3
 8001914:	3714      	adds	r7, #20
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
	...

08001920 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001928:	4a14      	ldr	r2, [pc, #80]	@ (800197c <_sbrk+0x5c>)
 800192a:	4b15      	ldr	r3, [pc, #84]	@ (8001980 <_sbrk+0x60>)
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001934:	4b13      	ldr	r3, [pc, #76]	@ (8001984 <_sbrk+0x64>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d102      	bne.n	8001942 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800193c:	4b11      	ldr	r3, [pc, #68]	@ (8001984 <_sbrk+0x64>)
 800193e:	4a12      	ldr	r2, [pc, #72]	@ (8001988 <_sbrk+0x68>)
 8001940:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001942:	4b10      	ldr	r3, [pc, #64]	@ (8001984 <_sbrk+0x64>)
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4413      	add	r3, r2
 800194a:	693a      	ldr	r2, [r7, #16]
 800194c:	429a      	cmp	r2, r3
 800194e:	d207      	bcs.n	8001960 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001950:	f003 fd7a 	bl	8005448 <__errno>
 8001954:	4603      	mov	r3, r0
 8001956:	220c      	movs	r2, #12
 8001958:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800195a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800195e:	e009      	b.n	8001974 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001960:	4b08      	ldr	r3, [pc, #32]	@ (8001984 <_sbrk+0x64>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001966:	4b07      	ldr	r3, [pc, #28]	@ (8001984 <_sbrk+0x64>)
 8001968:	681a      	ldr	r2, [r3, #0]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	4413      	add	r3, r2
 800196e:	4a05      	ldr	r2, [pc, #20]	@ (8001984 <_sbrk+0x64>)
 8001970:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001972:	68fb      	ldr	r3, [r7, #12]
}
 8001974:	4618      	mov	r0, r3
 8001976:	3718      	adds	r7, #24
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	20020000 	.word	0x20020000
 8001980:	00000400 	.word	0x00000400
 8001984:	200002cc 	.word	0x200002cc
 8001988:	20000420 	.word	0x20000420

0800198c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001990:	4b06      	ldr	r3, [pc, #24]	@ (80019ac <SystemInit+0x20>)
 8001992:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001996:	4a05      	ldr	r2, [pc, #20]	@ (80019ac <SystemInit+0x20>)
 8001998:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800199c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019a0:	bf00      	nop
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	e000ed00 	.word	0xe000ed00

080019b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80019b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019e8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80019b4:	f7ff ffea 	bl	800198c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80019b8:	480c      	ldr	r0, [pc, #48]	@ (80019ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019ba:	490d      	ldr	r1, [pc, #52]	@ (80019f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019bc:	4a0d      	ldr	r2, [pc, #52]	@ (80019f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019c0:	e002      	b.n	80019c8 <LoopCopyDataInit>

080019c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019c6:	3304      	adds	r3, #4

080019c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019cc:	d3f9      	bcc.n	80019c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019ce:	4a0a      	ldr	r2, [pc, #40]	@ (80019f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019d0:	4c0a      	ldr	r4, [pc, #40]	@ (80019fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80019d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019d4:	e001      	b.n	80019da <LoopFillZerobss>

080019d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019d8:	3204      	adds	r2, #4

080019da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019dc:	d3fb      	bcc.n	80019d6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80019de:	f003 fd39 	bl	8005454 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019e2:	f7ff fbe7 	bl	80011b4 <main>
  bx  lr    
 80019e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80019ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019f0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80019f4:	08007e20 	.word	0x08007e20
  ldr r2, =_sbss
 80019f8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80019fc:	20000420 	.word	0x20000420

08001a00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a00:	e7fe      	b.n	8001a00 <ADC_IRQHandler>
	...

08001a04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a08:	4b0e      	ldr	r3, [pc, #56]	@ (8001a44 <HAL_Init+0x40>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001a44 <HAL_Init+0x40>)
 8001a0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a14:	4b0b      	ldr	r3, [pc, #44]	@ (8001a44 <HAL_Init+0x40>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a0a      	ldr	r2, [pc, #40]	@ (8001a44 <HAL_Init+0x40>)
 8001a1a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a20:	4b08      	ldr	r3, [pc, #32]	@ (8001a44 <HAL_Init+0x40>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a07      	ldr	r2, [pc, #28]	@ (8001a44 <HAL_Init+0x40>)
 8001a26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a2c:	2003      	movs	r0, #3
 8001a2e:	f000 fd0d 	bl	800244c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a32:	2000      	movs	r0, #0
 8001a34:	f000 f808 	bl	8001a48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a38:	f7ff fdb8 	bl	80015ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a3c:	2300      	movs	r3, #0
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	40023c00 	.word	0x40023c00

08001a48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a50:	4b12      	ldr	r3, [pc, #72]	@ (8001a9c <HAL_InitTick+0x54>)
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	4b12      	ldr	r3, [pc, #72]	@ (8001aa0 <HAL_InitTick+0x58>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	4619      	mov	r1, r3
 8001a5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a66:	4618      	mov	r0, r3
 8001a68:	f000 fd17 	bl	800249a <HAL_SYSTICK_Config>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e00e      	b.n	8001a94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2b0f      	cmp	r3, #15
 8001a7a:	d80a      	bhi.n	8001a92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	6879      	ldr	r1, [r7, #4]
 8001a80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a84:	f000 fced 	bl	8002462 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a88:	4a06      	ldr	r2, [pc, #24]	@ (8001aa4 <HAL_InitTick+0x5c>)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	e000      	b.n	8001a94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	20000000 	.word	0x20000000
 8001aa0:	20000008 	.word	0x20000008
 8001aa4:	20000004 	.word	0x20000004

08001aa8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001aac:	4b06      	ldr	r3, [pc, #24]	@ (8001ac8 <HAL_IncTick+0x20>)
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	4b06      	ldr	r3, [pc, #24]	@ (8001acc <HAL_IncTick+0x24>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4413      	add	r3, r2
 8001ab8:	4a04      	ldr	r2, [pc, #16]	@ (8001acc <HAL_IncTick+0x24>)
 8001aba:	6013      	str	r3, [r2, #0]
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	20000008 	.word	0x20000008
 8001acc:	200002d0 	.word	0x200002d0

08001ad0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ad4:	4b03      	ldr	r3, [pc, #12]	@ (8001ae4 <HAL_GetTick+0x14>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	200002d0 	.word	0x200002d0

08001ae8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001af0:	f7ff ffee 	bl	8001ad0 <HAL_GetTick>
 8001af4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001b00:	d005      	beq.n	8001b0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b02:	4b0a      	ldr	r3, [pc, #40]	@ (8001b2c <HAL_Delay+0x44>)
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	461a      	mov	r2, r3
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b0e:	bf00      	nop
 8001b10:	f7ff ffde 	bl	8001ad0 <HAL_GetTick>
 8001b14:	4602      	mov	r2, r0
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	68fa      	ldr	r2, [r7, #12]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d8f7      	bhi.n	8001b10 <HAL_Delay+0x28>
  {
  }
}
 8001b20:	bf00      	nop
 8001b22:	bf00      	nop
 8001b24:	3710      	adds	r7, #16
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	20000008 	.word	0x20000008

08001b30 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d101      	bne.n	8001b46 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	e033      	b.n	8001bae <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d109      	bne.n	8001b62 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b4e:	6878      	ldr	r0, [r7, #4]
 8001b50:	f7ff fd54 	bl	80015fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2200      	movs	r2, #0
 8001b58:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b66:	f003 0310 	and.w	r3, r3, #16
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d118      	bne.n	8001ba0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b72:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001b76:	f023 0302 	bic.w	r3, r3, #2
 8001b7a:	f043 0202 	orr.w	r2, r3, #2
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	f000 fab4 	bl	80020f0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b92:	f023 0303 	bic.w	r3, r3, #3
 8001b96:	f043 0201 	orr.w	r2, r3, #1
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	641a      	str	r2, [r3, #64]	@ 0x40
 8001b9e:	e001      	b.n	8001ba4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001bac:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3710      	adds	r7, #16
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
	...

08001bb8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b085      	sub	sp, #20
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d101      	bne.n	8001bd2 <HAL_ADC_Start+0x1a>
 8001bce:	2302      	movs	r3, #2
 8001bd0:	e0b2      	b.n	8001d38 <HAL_ADC_Start+0x180>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	f003 0301 	and.w	r3, r3, #1
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d018      	beq.n	8001c1a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	689a      	ldr	r2, [r3, #8]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f042 0201 	orr.w	r2, r2, #1
 8001bf6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001bf8:	4b52      	ldr	r3, [pc, #328]	@ (8001d44 <HAL_ADC_Start+0x18c>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a52      	ldr	r2, [pc, #328]	@ (8001d48 <HAL_ADC_Start+0x190>)
 8001bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8001c02:	0c9a      	lsrs	r2, r3, #18
 8001c04:	4613      	mov	r3, r2
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	4413      	add	r3, r2
 8001c0a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001c0c:	e002      	b.n	8001c14 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	3b01      	subs	r3, #1
 8001c12:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d1f9      	bne.n	8001c0e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	f003 0301 	and.w	r3, r3, #1
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d17a      	bne.n	8001d1e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001c30:	f023 0301 	bic.w	r3, r3, #1
 8001c34:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d007      	beq.n	8001c5a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001c52:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001c66:	d106      	bne.n	8001c76 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c6c:	f023 0206 	bic.w	r2, r3, #6
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	645a      	str	r2, [r3, #68]	@ 0x44
 8001c74:	e002      	b.n	8001c7c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c84:	4b31      	ldr	r3, [pc, #196]	@ (8001d4c <HAL_ADC_Start+0x194>)
 8001c86:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001c90:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f003 031f 	and.w	r3, r3, #31
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d12a      	bne.n	8001cf4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a2b      	ldr	r2, [pc, #172]	@ (8001d50 <HAL_ADC_Start+0x198>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d015      	beq.n	8001cd4 <HAL_ADC_Start+0x11c>
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a29      	ldr	r2, [pc, #164]	@ (8001d54 <HAL_ADC_Start+0x19c>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d105      	bne.n	8001cbe <HAL_ADC_Start+0x106>
 8001cb2:	4b26      	ldr	r3, [pc, #152]	@ (8001d4c <HAL_ADC_Start+0x194>)
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f003 031f 	and.w	r3, r3, #31
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d00a      	beq.n	8001cd4 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a25      	ldr	r2, [pc, #148]	@ (8001d58 <HAL_ADC_Start+0x1a0>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d136      	bne.n	8001d36 <HAL_ADC_Start+0x17e>
 8001cc8:	4b20      	ldr	r3, [pc, #128]	@ (8001d4c <HAL_ADC_Start+0x194>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f003 0310 	and.w	r3, r3, #16
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d130      	bne.n	8001d36 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d129      	bne.n	8001d36 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	689a      	ldr	r2, [r3, #8]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001cf0:	609a      	str	r2, [r3, #8]
 8001cf2:	e020      	b.n	8001d36 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a15      	ldr	r2, [pc, #84]	@ (8001d50 <HAL_ADC_Start+0x198>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d11b      	bne.n	8001d36 <HAL_ADC_Start+0x17e>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d114      	bne.n	8001d36 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	689a      	ldr	r2, [r3, #8]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001d1a:	609a      	str	r2, [r3, #8]
 8001d1c:	e00b      	b.n	8001d36 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d22:	f043 0210 	orr.w	r2, r3, #16
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d2e:	f043 0201 	orr.w	r2, r3, #1
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001d36:	2300      	movs	r3, #0
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3714      	adds	r7, #20
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	20000000 	.word	0x20000000
 8001d48:	431bde83 	.word	0x431bde83
 8001d4c:	40012300 	.word	0x40012300
 8001d50:	40012000 	.word	0x40012000
 8001d54:	40012100 	.word	0x40012100
 8001d58:	40012200 	.word	0x40012200

08001d5c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001d66:	2300      	movs	r3, #0
 8001d68:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d78:	d113      	bne.n	8001da2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001d84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d88:	d10b      	bne.n	8001da2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8e:	f043 0220 	orr.w	r2, r3, #32
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e063      	b.n	8001e6a <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001da2:	f7ff fe95 	bl	8001ad0 <HAL_GetTick>
 8001da6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001da8:	e021      	b.n	8001dee <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001db0:	d01d      	beq.n	8001dee <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d007      	beq.n	8001dc8 <HAL_ADC_PollForConversion+0x6c>
 8001db8:	f7ff fe8a 	bl	8001ad0 <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	683a      	ldr	r2, [r7, #0]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d212      	bcs.n	8001dee <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d00b      	beq.n	8001dee <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dda:	f043 0204 	orr.w	r2, r3, #4
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2200      	movs	r2, #0
 8001de6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001dea:	2303      	movs	r3, #3
 8001dec:	e03d      	b.n	8001e6a <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 0302 	and.w	r3, r3, #2
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d1d6      	bne.n	8001daa <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f06f 0212 	mvn.w	r2, #18
 8001e04:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d123      	bne.n	8001e68 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d11f      	bne.n	8001e68 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e2e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d006      	beq.n	8001e44 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d111      	bne.n	8001e68 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e48:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d105      	bne.n	8001e68 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e60:	f043 0201 	orr.w	r2, r3, #1
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001e68:	2300      	movs	r3, #0
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3710      	adds	r7, #16
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}

08001e72 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001e72:	b480      	push	{r7}
 8001e74:	b083      	sub	sp, #12
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001e96:	2300      	movs	r3, #0
 8001e98:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d101      	bne.n	8001ea8 <HAL_ADC_ConfigChannel+0x1c>
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	e113      	b.n	80020d0 <HAL_ADC_ConfigChannel+0x244>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2b09      	cmp	r3, #9
 8001eb6:	d925      	bls.n	8001f04 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	68d9      	ldr	r1, [r3, #12]
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	4413      	add	r3, r2
 8001ecc:	3b1e      	subs	r3, #30
 8001ece:	2207      	movs	r2, #7
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	43da      	mvns	r2, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	400a      	ands	r2, r1
 8001edc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	68d9      	ldr	r1, [r3, #12]
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	689a      	ldr	r2, [r3, #8]
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	4618      	mov	r0, r3
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	005b      	lsls	r3, r3, #1
 8001ef4:	4403      	add	r3, r0
 8001ef6:	3b1e      	subs	r3, #30
 8001ef8:	409a      	lsls	r2, r3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	430a      	orrs	r2, r1
 8001f00:	60da      	str	r2, [r3, #12]
 8001f02:	e022      	b.n	8001f4a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	6919      	ldr	r1, [r3, #16]
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	461a      	mov	r2, r3
 8001f12:	4613      	mov	r3, r2
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	4413      	add	r3, r2
 8001f18:	2207      	movs	r2, #7
 8001f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1e:	43da      	mvns	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	400a      	ands	r2, r1
 8001f26:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	6919      	ldr	r1, [r3, #16]
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	689a      	ldr	r2, [r3, #8]
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	b29b      	uxth	r3, r3
 8001f38:	4618      	mov	r0, r3
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	005b      	lsls	r3, r3, #1
 8001f3e:	4403      	add	r3, r0
 8001f40:	409a      	lsls	r2, r3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	430a      	orrs	r2, r1
 8001f48:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	2b06      	cmp	r3, #6
 8001f50:	d824      	bhi.n	8001f9c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	685a      	ldr	r2, [r3, #4]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	4413      	add	r3, r2
 8001f62:	3b05      	subs	r3, #5
 8001f64:	221f      	movs	r2, #31
 8001f66:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6a:	43da      	mvns	r2, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	400a      	ands	r2, r1
 8001f72:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	b29b      	uxth	r3, r3
 8001f80:	4618      	mov	r0, r3
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	685a      	ldr	r2, [r3, #4]
 8001f86:	4613      	mov	r3, r2
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	4413      	add	r3, r2
 8001f8c:	3b05      	subs	r3, #5
 8001f8e:	fa00 f203 	lsl.w	r2, r0, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	430a      	orrs	r2, r1
 8001f98:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f9a:	e04c      	b.n	8002036 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	2b0c      	cmp	r3, #12
 8001fa2:	d824      	bhi.n	8001fee <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	685a      	ldr	r2, [r3, #4]
 8001fae:	4613      	mov	r3, r2
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	4413      	add	r3, r2
 8001fb4:	3b23      	subs	r3, #35	@ 0x23
 8001fb6:	221f      	movs	r2, #31
 8001fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbc:	43da      	mvns	r2, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	400a      	ands	r2, r1
 8001fc4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	b29b      	uxth	r3, r3
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685a      	ldr	r2, [r3, #4]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	4413      	add	r3, r2
 8001fde:	3b23      	subs	r3, #35	@ 0x23
 8001fe0:	fa00 f203 	lsl.w	r2, r0, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	631a      	str	r2, [r3, #48]	@ 0x30
 8001fec:	e023      	b.n	8002036 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685a      	ldr	r2, [r3, #4]
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	4413      	add	r3, r2
 8001ffe:	3b41      	subs	r3, #65	@ 0x41
 8002000:	221f      	movs	r2, #31
 8002002:	fa02 f303 	lsl.w	r3, r2, r3
 8002006:	43da      	mvns	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	400a      	ands	r2, r1
 800200e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	b29b      	uxth	r3, r3
 800201c:	4618      	mov	r0, r3
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	685a      	ldr	r2, [r3, #4]
 8002022:	4613      	mov	r3, r2
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	4413      	add	r3, r2
 8002028:	3b41      	subs	r3, #65	@ 0x41
 800202a:	fa00 f203 	lsl.w	r2, r0, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	430a      	orrs	r2, r1
 8002034:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002036:	4b29      	ldr	r3, [pc, #164]	@ (80020dc <HAL_ADC_ConfigChannel+0x250>)
 8002038:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a28      	ldr	r2, [pc, #160]	@ (80020e0 <HAL_ADC_ConfigChannel+0x254>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d10f      	bne.n	8002064 <HAL_ADC_ConfigChannel+0x1d8>
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2b12      	cmp	r3, #18
 800204a:	d10b      	bne.n	8002064 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a1d      	ldr	r2, [pc, #116]	@ (80020e0 <HAL_ADC_ConfigChannel+0x254>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d12b      	bne.n	80020c6 <HAL_ADC_ConfigChannel+0x23a>
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a1c      	ldr	r2, [pc, #112]	@ (80020e4 <HAL_ADC_ConfigChannel+0x258>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d003      	beq.n	8002080 <HAL_ADC_ConfigChannel+0x1f4>
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2b11      	cmp	r3, #17
 800207e:	d122      	bne.n	80020c6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a11      	ldr	r2, [pc, #68]	@ (80020e4 <HAL_ADC_ConfigChannel+0x258>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d111      	bne.n	80020c6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80020a2:	4b11      	ldr	r3, [pc, #68]	@ (80020e8 <HAL_ADC_ConfigChannel+0x25c>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a11      	ldr	r2, [pc, #68]	@ (80020ec <HAL_ADC_ConfigChannel+0x260>)
 80020a8:	fba2 2303 	umull	r2, r3, r2, r3
 80020ac:	0c9a      	lsrs	r2, r3, #18
 80020ae:	4613      	mov	r3, r2
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	4413      	add	r3, r2
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80020b8:	e002      	b.n	80020c0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80020ba:	68bb      	ldr	r3, [r7, #8]
 80020bc:	3b01      	subs	r3, #1
 80020be:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d1f9      	bne.n	80020ba <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80020ce:	2300      	movs	r3, #0
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3714      	adds	r7, #20
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	40012300 	.word	0x40012300
 80020e0:	40012000 	.word	0x40012000
 80020e4:	10000012 	.word	0x10000012
 80020e8:	20000000 	.word	0x20000000
 80020ec:	431bde83 	.word	0x431bde83

080020f0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b085      	sub	sp, #20
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80020f8:	4b79      	ldr	r3, [pc, #484]	@ (80022e0 <ADC_Init+0x1f0>)
 80020fa:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	685a      	ldr	r2, [r3, #4]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	431a      	orrs	r2, r3
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	685a      	ldr	r2, [r3, #4]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002124:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	6859      	ldr	r1, [r3, #4]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	691b      	ldr	r3, [r3, #16]
 8002130:	021a      	lsls	r2, r3, #8
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	430a      	orrs	r2, r1
 8002138:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	685a      	ldr	r2, [r3, #4]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002148:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	6859      	ldr	r1, [r3, #4]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	689a      	ldr	r2, [r3, #8]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	430a      	orrs	r2, r1
 800215a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	689a      	ldr	r2, [r3, #8]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800216a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	6899      	ldr	r1, [r3, #8]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	68da      	ldr	r2, [r3, #12]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	430a      	orrs	r2, r1
 800217c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002182:	4a58      	ldr	r2, [pc, #352]	@ (80022e4 <ADC_Init+0x1f4>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d022      	beq.n	80021ce <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	689a      	ldr	r2, [r3, #8]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002196:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	6899      	ldr	r1, [r3, #8]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	430a      	orrs	r2, r1
 80021a8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	689a      	ldr	r2, [r3, #8]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80021b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	6899      	ldr	r1, [r3, #8]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	430a      	orrs	r2, r1
 80021ca:	609a      	str	r2, [r3, #8]
 80021cc:	e00f      	b.n	80021ee <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	689a      	ldr	r2, [r3, #8]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80021dc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	689a      	ldr	r2, [r3, #8]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80021ec:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	689a      	ldr	r2, [r3, #8]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f022 0202 	bic.w	r2, r2, #2
 80021fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	6899      	ldr	r1, [r3, #8]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	7e1b      	ldrb	r3, [r3, #24]
 8002208:	005a      	lsls	r2, r3, #1
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	430a      	orrs	r2, r1
 8002210:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d01b      	beq.n	8002254 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	685a      	ldr	r2, [r3, #4]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800222a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	685a      	ldr	r2, [r3, #4]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800223a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	6859      	ldr	r1, [r3, #4]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002246:	3b01      	subs	r3, #1
 8002248:	035a      	lsls	r2, r3, #13
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	430a      	orrs	r2, r1
 8002250:	605a      	str	r2, [r3, #4]
 8002252:	e007      	b.n	8002264 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	685a      	ldr	r2, [r3, #4]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002262:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002272:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	69db      	ldr	r3, [r3, #28]
 800227e:	3b01      	subs	r3, #1
 8002280:	051a      	lsls	r2, r3, #20
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	430a      	orrs	r2, r1
 8002288:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	689a      	ldr	r2, [r3, #8]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002298:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	6899      	ldr	r1, [r3, #8]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80022a6:	025a      	lsls	r2, r3, #9
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	430a      	orrs	r2, r1
 80022ae:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	689a      	ldr	r2, [r3, #8]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80022be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	6899      	ldr	r1, [r3, #8]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	695b      	ldr	r3, [r3, #20]
 80022ca:	029a      	lsls	r2, r3, #10
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	430a      	orrs	r2, r1
 80022d2:	609a      	str	r2, [r3, #8]
}
 80022d4:	bf00      	nop
 80022d6:	3714      	adds	r7, #20
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr
 80022e0:	40012300 	.word	0x40012300
 80022e4:	0f000001 	.word	0x0f000001

080022e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b085      	sub	sp, #20
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f003 0307 	and.w	r3, r3, #7
 80022f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022f8:	4b0c      	ldr	r3, [pc, #48]	@ (800232c <__NVIC_SetPriorityGrouping+0x44>)
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022fe:	68ba      	ldr	r2, [r7, #8]
 8002300:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002304:	4013      	ands	r3, r2
 8002306:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002310:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002314:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002318:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800231a:	4a04      	ldr	r2, [pc, #16]	@ (800232c <__NVIC_SetPriorityGrouping+0x44>)
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	60d3      	str	r3, [r2, #12]
}
 8002320:	bf00      	nop
 8002322:	3714      	adds	r7, #20
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr
 800232c:	e000ed00 	.word	0xe000ed00

08002330 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002334:	4b04      	ldr	r3, [pc, #16]	@ (8002348 <__NVIC_GetPriorityGrouping+0x18>)
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	0a1b      	lsrs	r3, r3, #8
 800233a:	f003 0307 	and.w	r3, r3, #7
}
 800233e:	4618      	mov	r0, r3
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr
 8002348:	e000ed00 	.word	0xe000ed00

0800234c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	4603      	mov	r3, r0
 8002354:	6039      	str	r1, [r7, #0]
 8002356:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235c:	2b00      	cmp	r3, #0
 800235e:	db0a      	blt.n	8002376 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	b2da      	uxtb	r2, r3
 8002364:	490c      	ldr	r1, [pc, #48]	@ (8002398 <__NVIC_SetPriority+0x4c>)
 8002366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800236a:	0112      	lsls	r2, r2, #4
 800236c:	b2d2      	uxtb	r2, r2
 800236e:	440b      	add	r3, r1
 8002370:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002374:	e00a      	b.n	800238c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	b2da      	uxtb	r2, r3
 800237a:	4908      	ldr	r1, [pc, #32]	@ (800239c <__NVIC_SetPriority+0x50>)
 800237c:	79fb      	ldrb	r3, [r7, #7]
 800237e:	f003 030f 	and.w	r3, r3, #15
 8002382:	3b04      	subs	r3, #4
 8002384:	0112      	lsls	r2, r2, #4
 8002386:	b2d2      	uxtb	r2, r2
 8002388:	440b      	add	r3, r1
 800238a:	761a      	strb	r2, [r3, #24]
}
 800238c:	bf00      	nop
 800238e:	370c      	adds	r7, #12
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr
 8002398:	e000e100 	.word	0xe000e100
 800239c:	e000ed00 	.word	0xe000ed00

080023a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b089      	sub	sp, #36	@ 0x24
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	60f8      	str	r0, [r7, #12]
 80023a8:	60b9      	str	r1, [r7, #8]
 80023aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	f003 0307 	and.w	r3, r3, #7
 80023b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023b4:	69fb      	ldr	r3, [r7, #28]
 80023b6:	f1c3 0307 	rsb	r3, r3, #7
 80023ba:	2b04      	cmp	r3, #4
 80023bc:	bf28      	it	cs
 80023be:	2304      	movcs	r3, #4
 80023c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	3304      	adds	r3, #4
 80023c6:	2b06      	cmp	r3, #6
 80023c8:	d902      	bls.n	80023d0 <NVIC_EncodePriority+0x30>
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	3b03      	subs	r3, #3
 80023ce:	e000      	b.n	80023d2 <NVIC_EncodePriority+0x32>
 80023d0:	2300      	movs	r3, #0
 80023d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	fa02 f303 	lsl.w	r3, r2, r3
 80023de:	43da      	mvns	r2, r3
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	401a      	ands	r2, r3
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023e8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	fa01 f303 	lsl.w	r3, r1, r3
 80023f2:	43d9      	mvns	r1, r3
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023f8:	4313      	orrs	r3, r2
         );
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3724      	adds	r7, #36	@ 0x24
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
	...

08002408 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	3b01      	subs	r3, #1
 8002414:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002418:	d301      	bcc.n	800241e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800241a:	2301      	movs	r3, #1
 800241c:	e00f      	b.n	800243e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800241e:	4a0a      	ldr	r2, [pc, #40]	@ (8002448 <SysTick_Config+0x40>)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	3b01      	subs	r3, #1
 8002424:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002426:	210f      	movs	r1, #15
 8002428:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800242c:	f7ff ff8e 	bl	800234c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002430:	4b05      	ldr	r3, [pc, #20]	@ (8002448 <SysTick_Config+0x40>)
 8002432:	2200      	movs	r2, #0
 8002434:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002436:	4b04      	ldr	r3, [pc, #16]	@ (8002448 <SysTick_Config+0x40>)
 8002438:	2207      	movs	r2, #7
 800243a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	e000e010 	.word	0xe000e010

0800244c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f7ff ff47 	bl	80022e8 <__NVIC_SetPriorityGrouping>
}
 800245a:	bf00      	nop
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}

08002462 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002462:	b580      	push	{r7, lr}
 8002464:	b086      	sub	sp, #24
 8002466:	af00      	add	r7, sp, #0
 8002468:	4603      	mov	r3, r0
 800246a:	60b9      	str	r1, [r7, #8]
 800246c:	607a      	str	r2, [r7, #4]
 800246e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002470:	2300      	movs	r3, #0
 8002472:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002474:	f7ff ff5c 	bl	8002330 <__NVIC_GetPriorityGrouping>
 8002478:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	68b9      	ldr	r1, [r7, #8]
 800247e:	6978      	ldr	r0, [r7, #20]
 8002480:	f7ff ff8e 	bl	80023a0 <NVIC_EncodePriority>
 8002484:	4602      	mov	r2, r0
 8002486:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800248a:	4611      	mov	r1, r2
 800248c:	4618      	mov	r0, r3
 800248e:	f7ff ff5d 	bl	800234c <__NVIC_SetPriority>
}
 8002492:	bf00      	nop
 8002494:	3718      	adds	r7, #24
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}

0800249a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b082      	sub	sp, #8
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f7ff ffb0 	bl	8002408 <SysTick_Config>
 80024a8:	4603      	mov	r3, r0
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3708      	adds	r7, #8
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
	...

080024b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b089      	sub	sp, #36	@ 0x24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80024be:	2300      	movs	r3, #0
 80024c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80024c2:	2300      	movs	r3, #0
 80024c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80024c6:	2300      	movs	r3, #0
 80024c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024ca:	2300      	movs	r3, #0
 80024cc:	61fb      	str	r3, [r7, #28]
 80024ce:	e165      	b.n	800279c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80024d0:	2201      	movs	r2, #1
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	fa02 f303 	lsl.w	r3, r2, r3
 80024d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	697a      	ldr	r2, [r7, #20]
 80024e0:	4013      	ands	r3, r2
 80024e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80024e4:	693a      	ldr	r2, [r7, #16]
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	429a      	cmp	r2, r3
 80024ea:	f040 8154 	bne.w	8002796 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f003 0303 	and.w	r3, r3, #3
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d005      	beq.n	8002506 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002502:	2b02      	cmp	r3, #2
 8002504:	d130      	bne.n	8002568 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800250c:	69fb      	ldr	r3, [r7, #28]
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	2203      	movs	r2, #3
 8002512:	fa02 f303 	lsl.w	r3, r2, r3
 8002516:	43db      	mvns	r3, r3
 8002518:	69ba      	ldr	r2, [r7, #24]
 800251a:	4013      	ands	r3, r2
 800251c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	68da      	ldr	r2, [r3, #12]
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	005b      	lsls	r3, r3, #1
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	69ba      	ldr	r2, [r7, #24]
 800252c:	4313      	orrs	r3, r2
 800252e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	69ba      	ldr	r2, [r7, #24]
 8002534:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800253c:	2201      	movs	r2, #1
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	fa02 f303 	lsl.w	r3, r2, r3
 8002544:	43db      	mvns	r3, r3
 8002546:	69ba      	ldr	r2, [r7, #24]
 8002548:	4013      	ands	r3, r2
 800254a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	091b      	lsrs	r3, r3, #4
 8002552:	f003 0201 	and.w	r2, r3, #1
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	fa02 f303 	lsl.w	r3, r2, r3
 800255c:	69ba      	ldr	r2, [r7, #24]
 800255e:	4313      	orrs	r3, r2
 8002560:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	69ba      	ldr	r2, [r7, #24]
 8002566:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	f003 0303 	and.w	r3, r3, #3
 8002570:	2b03      	cmp	r3, #3
 8002572:	d017      	beq.n	80025a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	005b      	lsls	r3, r3, #1
 800257e:	2203      	movs	r2, #3
 8002580:	fa02 f303 	lsl.w	r3, r2, r3
 8002584:	43db      	mvns	r3, r3
 8002586:	69ba      	ldr	r2, [r7, #24]
 8002588:	4013      	ands	r3, r2
 800258a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	689a      	ldr	r2, [r3, #8]
 8002590:	69fb      	ldr	r3, [r7, #28]
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	fa02 f303 	lsl.w	r3, r2, r3
 8002598:	69ba      	ldr	r2, [r7, #24]
 800259a:	4313      	orrs	r3, r2
 800259c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	69ba      	ldr	r2, [r7, #24]
 80025a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f003 0303 	and.w	r3, r3, #3
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d123      	bne.n	80025f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	08da      	lsrs	r2, r3, #3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	3208      	adds	r2, #8
 80025b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	f003 0307 	and.w	r3, r3, #7
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	220f      	movs	r2, #15
 80025c8:	fa02 f303 	lsl.w	r3, r2, r3
 80025cc:	43db      	mvns	r3, r3
 80025ce:	69ba      	ldr	r2, [r7, #24]
 80025d0:	4013      	ands	r3, r2
 80025d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	691a      	ldr	r2, [r3, #16]
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	f003 0307 	and.w	r3, r3, #7
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	fa02 f303 	lsl.w	r3, r2, r3
 80025e4:	69ba      	ldr	r2, [r7, #24]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	08da      	lsrs	r2, r3, #3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	3208      	adds	r2, #8
 80025f2:	69b9      	ldr	r1, [r7, #24]
 80025f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	2203      	movs	r2, #3
 8002604:	fa02 f303 	lsl.w	r3, r2, r3
 8002608:	43db      	mvns	r3, r3
 800260a:	69ba      	ldr	r2, [r7, #24]
 800260c:	4013      	ands	r3, r2
 800260e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f003 0203 	and.w	r2, r3, #3
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	005b      	lsls	r3, r3, #1
 800261c:	fa02 f303 	lsl.w	r3, r2, r3
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	4313      	orrs	r3, r2
 8002624:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	69ba      	ldr	r2, [r7, #24]
 800262a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002634:	2b00      	cmp	r3, #0
 8002636:	f000 80ae 	beq.w	8002796 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800263a:	2300      	movs	r3, #0
 800263c:	60fb      	str	r3, [r7, #12]
 800263e:	4b5d      	ldr	r3, [pc, #372]	@ (80027b4 <HAL_GPIO_Init+0x300>)
 8002640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002642:	4a5c      	ldr	r2, [pc, #368]	@ (80027b4 <HAL_GPIO_Init+0x300>)
 8002644:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002648:	6453      	str	r3, [r2, #68]	@ 0x44
 800264a:	4b5a      	ldr	r3, [pc, #360]	@ (80027b4 <HAL_GPIO_Init+0x300>)
 800264c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800264e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002652:	60fb      	str	r3, [r7, #12]
 8002654:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002656:	4a58      	ldr	r2, [pc, #352]	@ (80027b8 <HAL_GPIO_Init+0x304>)
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	089b      	lsrs	r3, r3, #2
 800265c:	3302      	adds	r3, #2
 800265e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002662:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	f003 0303 	and.w	r3, r3, #3
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	220f      	movs	r2, #15
 800266e:	fa02 f303 	lsl.w	r3, r2, r3
 8002672:	43db      	mvns	r3, r3
 8002674:	69ba      	ldr	r2, [r7, #24]
 8002676:	4013      	ands	r3, r2
 8002678:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4a4f      	ldr	r2, [pc, #316]	@ (80027bc <HAL_GPIO_Init+0x308>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d025      	beq.n	80026ce <HAL_GPIO_Init+0x21a>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4a4e      	ldr	r2, [pc, #312]	@ (80027c0 <HAL_GPIO_Init+0x30c>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d01f      	beq.n	80026ca <HAL_GPIO_Init+0x216>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	4a4d      	ldr	r2, [pc, #308]	@ (80027c4 <HAL_GPIO_Init+0x310>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d019      	beq.n	80026c6 <HAL_GPIO_Init+0x212>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4a4c      	ldr	r2, [pc, #304]	@ (80027c8 <HAL_GPIO_Init+0x314>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d013      	beq.n	80026c2 <HAL_GPIO_Init+0x20e>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4a4b      	ldr	r2, [pc, #300]	@ (80027cc <HAL_GPIO_Init+0x318>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d00d      	beq.n	80026be <HAL_GPIO_Init+0x20a>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a4a      	ldr	r2, [pc, #296]	@ (80027d0 <HAL_GPIO_Init+0x31c>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d007      	beq.n	80026ba <HAL_GPIO_Init+0x206>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4a49      	ldr	r2, [pc, #292]	@ (80027d4 <HAL_GPIO_Init+0x320>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d101      	bne.n	80026b6 <HAL_GPIO_Init+0x202>
 80026b2:	2306      	movs	r3, #6
 80026b4:	e00c      	b.n	80026d0 <HAL_GPIO_Init+0x21c>
 80026b6:	2307      	movs	r3, #7
 80026b8:	e00a      	b.n	80026d0 <HAL_GPIO_Init+0x21c>
 80026ba:	2305      	movs	r3, #5
 80026bc:	e008      	b.n	80026d0 <HAL_GPIO_Init+0x21c>
 80026be:	2304      	movs	r3, #4
 80026c0:	e006      	b.n	80026d0 <HAL_GPIO_Init+0x21c>
 80026c2:	2303      	movs	r3, #3
 80026c4:	e004      	b.n	80026d0 <HAL_GPIO_Init+0x21c>
 80026c6:	2302      	movs	r3, #2
 80026c8:	e002      	b.n	80026d0 <HAL_GPIO_Init+0x21c>
 80026ca:	2301      	movs	r3, #1
 80026cc:	e000      	b.n	80026d0 <HAL_GPIO_Init+0x21c>
 80026ce:	2300      	movs	r3, #0
 80026d0:	69fa      	ldr	r2, [r7, #28]
 80026d2:	f002 0203 	and.w	r2, r2, #3
 80026d6:	0092      	lsls	r2, r2, #2
 80026d8:	4093      	lsls	r3, r2
 80026da:	69ba      	ldr	r2, [r7, #24]
 80026dc:	4313      	orrs	r3, r2
 80026de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026e0:	4935      	ldr	r1, [pc, #212]	@ (80027b8 <HAL_GPIO_Init+0x304>)
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	089b      	lsrs	r3, r3, #2
 80026e6:	3302      	adds	r3, #2
 80026e8:	69ba      	ldr	r2, [r7, #24]
 80026ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026ee:	4b3a      	ldr	r3, [pc, #232]	@ (80027d8 <HAL_GPIO_Init+0x324>)
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	43db      	mvns	r3, r3
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	4013      	ands	r3, r2
 80026fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d003      	beq.n	8002712 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800270a:	69ba      	ldr	r2, [r7, #24]
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	4313      	orrs	r3, r2
 8002710:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002712:	4a31      	ldr	r2, [pc, #196]	@ (80027d8 <HAL_GPIO_Init+0x324>)
 8002714:	69bb      	ldr	r3, [r7, #24]
 8002716:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002718:	4b2f      	ldr	r3, [pc, #188]	@ (80027d8 <HAL_GPIO_Init+0x324>)
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	43db      	mvns	r3, r3
 8002722:	69ba      	ldr	r2, [r7, #24]
 8002724:	4013      	ands	r3, r2
 8002726:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002730:	2b00      	cmp	r3, #0
 8002732:	d003      	beq.n	800273c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	4313      	orrs	r3, r2
 800273a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800273c:	4a26      	ldr	r2, [pc, #152]	@ (80027d8 <HAL_GPIO_Init+0x324>)
 800273e:	69bb      	ldr	r3, [r7, #24]
 8002740:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002742:	4b25      	ldr	r3, [pc, #148]	@ (80027d8 <HAL_GPIO_Init+0x324>)
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	43db      	mvns	r3, r3
 800274c:	69ba      	ldr	r2, [r7, #24]
 800274e:	4013      	ands	r3, r2
 8002750:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d003      	beq.n	8002766 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800275e:	69ba      	ldr	r2, [r7, #24]
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	4313      	orrs	r3, r2
 8002764:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002766:	4a1c      	ldr	r2, [pc, #112]	@ (80027d8 <HAL_GPIO_Init+0x324>)
 8002768:	69bb      	ldr	r3, [r7, #24]
 800276a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800276c:	4b1a      	ldr	r3, [pc, #104]	@ (80027d8 <HAL_GPIO_Init+0x324>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	43db      	mvns	r3, r3
 8002776:	69ba      	ldr	r2, [r7, #24]
 8002778:	4013      	ands	r3, r2
 800277a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002784:	2b00      	cmp	r3, #0
 8002786:	d003      	beq.n	8002790 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002788:	69ba      	ldr	r2, [r7, #24]
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	4313      	orrs	r3, r2
 800278e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002790:	4a11      	ldr	r2, [pc, #68]	@ (80027d8 <HAL_GPIO_Init+0x324>)
 8002792:	69bb      	ldr	r3, [r7, #24]
 8002794:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	3301      	adds	r3, #1
 800279a:	61fb      	str	r3, [r7, #28]
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	2b0f      	cmp	r3, #15
 80027a0:	f67f ae96 	bls.w	80024d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80027a4:	bf00      	nop
 80027a6:	bf00      	nop
 80027a8:	3724      	adds	r7, #36	@ 0x24
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	40023800 	.word	0x40023800
 80027b8:	40013800 	.word	0x40013800
 80027bc:	40020000 	.word	0x40020000
 80027c0:	40020400 	.word	0x40020400
 80027c4:	40020800 	.word	0x40020800
 80027c8:	40020c00 	.word	0x40020c00
 80027cc:	40021000 	.word	0x40021000
 80027d0:	40021400 	.word	0x40021400
 80027d4:	40021800 	.word	0x40021800
 80027d8:	40013c00 	.word	0x40013c00

080027dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	460b      	mov	r3, r1
 80027e6:	807b      	strh	r3, [r7, #2]
 80027e8:	4613      	mov	r3, r2
 80027ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80027ec:	787b      	ldrb	r3, [r7, #1]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d003      	beq.n	80027fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027f2:	887a      	ldrh	r2, [r7, #2]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80027f8:	e003      	b.n	8002802 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80027fa:	887b      	ldrh	r3, [r7, #2]
 80027fc:	041a      	lsls	r2, r3, #16
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	619a      	str	r2, [r3, #24]
}
 8002802:	bf00      	nop
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
	...

08002810 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d101      	bne.n	8002824 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e0cc      	b.n	80029be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002824:	4b68      	ldr	r3, [pc, #416]	@ (80029c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 030f 	and.w	r3, r3, #15
 800282c:	683a      	ldr	r2, [r7, #0]
 800282e:	429a      	cmp	r2, r3
 8002830:	d90c      	bls.n	800284c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002832:	4b65      	ldr	r3, [pc, #404]	@ (80029c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002834:	683a      	ldr	r2, [r7, #0]
 8002836:	b2d2      	uxtb	r2, r2
 8002838:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800283a:	4b63      	ldr	r3, [pc, #396]	@ (80029c8 <HAL_RCC_ClockConfig+0x1b8>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 030f 	and.w	r3, r3, #15
 8002842:	683a      	ldr	r2, [r7, #0]
 8002844:	429a      	cmp	r2, r3
 8002846:	d001      	beq.n	800284c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e0b8      	b.n	80029be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0302 	and.w	r3, r3, #2
 8002854:	2b00      	cmp	r3, #0
 8002856:	d020      	beq.n	800289a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f003 0304 	and.w	r3, r3, #4
 8002860:	2b00      	cmp	r3, #0
 8002862:	d005      	beq.n	8002870 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002864:	4b59      	ldr	r3, [pc, #356]	@ (80029cc <HAL_RCC_ClockConfig+0x1bc>)
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	4a58      	ldr	r2, [pc, #352]	@ (80029cc <HAL_RCC_ClockConfig+0x1bc>)
 800286a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800286e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0308 	and.w	r3, r3, #8
 8002878:	2b00      	cmp	r3, #0
 800287a:	d005      	beq.n	8002888 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800287c:	4b53      	ldr	r3, [pc, #332]	@ (80029cc <HAL_RCC_ClockConfig+0x1bc>)
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	4a52      	ldr	r2, [pc, #328]	@ (80029cc <HAL_RCC_ClockConfig+0x1bc>)
 8002882:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002886:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002888:	4b50      	ldr	r3, [pc, #320]	@ (80029cc <HAL_RCC_ClockConfig+0x1bc>)
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	494d      	ldr	r1, [pc, #308]	@ (80029cc <HAL_RCC_ClockConfig+0x1bc>)
 8002896:	4313      	orrs	r3, r2
 8002898:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d044      	beq.n	8002930 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d107      	bne.n	80028be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ae:	4b47      	ldr	r3, [pc, #284]	@ (80029cc <HAL_RCC_ClockConfig+0x1bc>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d119      	bne.n	80028ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e07f      	b.n	80029be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d003      	beq.n	80028ce <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028ca:	2b03      	cmp	r3, #3
 80028cc:	d107      	bne.n	80028de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028ce:	4b3f      	ldr	r3, [pc, #252]	@ (80029cc <HAL_RCC_ClockConfig+0x1bc>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d109      	bne.n	80028ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e06f      	b.n	80029be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028de:	4b3b      	ldr	r3, [pc, #236]	@ (80029cc <HAL_RCC_ClockConfig+0x1bc>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0302 	and.w	r3, r3, #2
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d101      	bne.n	80028ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e067      	b.n	80029be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028ee:	4b37      	ldr	r3, [pc, #220]	@ (80029cc <HAL_RCC_ClockConfig+0x1bc>)
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	f023 0203 	bic.w	r2, r3, #3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	4934      	ldr	r1, [pc, #208]	@ (80029cc <HAL_RCC_ClockConfig+0x1bc>)
 80028fc:	4313      	orrs	r3, r2
 80028fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002900:	f7ff f8e6 	bl	8001ad0 <HAL_GetTick>
 8002904:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002906:	e00a      	b.n	800291e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002908:	f7ff f8e2 	bl	8001ad0 <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002916:	4293      	cmp	r3, r2
 8002918:	d901      	bls.n	800291e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e04f      	b.n	80029be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800291e:	4b2b      	ldr	r3, [pc, #172]	@ (80029cc <HAL_RCC_ClockConfig+0x1bc>)
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	f003 020c 	and.w	r2, r3, #12
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	429a      	cmp	r2, r3
 800292e:	d1eb      	bne.n	8002908 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002930:	4b25      	ldr	r3, [pc, #148]	@ (80029c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 030f 	and.w	r3, r3, #15
 8002938:	683a      	ldr	r2, [r7, #0]
 800293a:	429a      	cmp	r2, r3
 800293c:	d20c      	bcs.n	8002958 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800293e:	4b22      	ldr	r3, [pc, #136]	@ (80029c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002940:	683a      	ldr	r2, [r7, #0]
 8002942:	b2d2      	uxtb	r2, r2
 8002944:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002946:	4b20      	ldr	r3, [pc, #128]	@ (80029c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 030f 	and.w	r3, r3, #15
 800294e:	683a      	ldr	r2, [r7, #0]
 8002950:	429a      	cmp	r2, r3
 8002952:	d001      	beq.n	8002958 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e032      	b.n	80029be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0304 	and.w	r3, r3, #4
 8002960:	2b00      	cmp	r3, #0
 8002962:	d008      	beq.n	8002976 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002964:	4b19      	ldr	r3, [pc, #100]	@ (80029cc <HAL_RCC_ClockConfig+0x1bc>)
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	4916      	ldr	r1, [pc, #88]	@ (80029cc <HAL_RCC_ClockConfig+0x1bc>)
 8002972:	4313      	orrs	r3, r2
 8002974:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0308 	and.w	r3, r3, #8
 800297e:	2b00      	cmp	r3, #0
 8002980:	d009      	beq.n	8002996 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002982:	4b12      	ldr	r3, [pc, #72]	@ (80029cc <HAL_RCC_ClockConfig+0x1bc>)
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	691b      	ldr	r3, [r3, #16]
 800298e:	00db      	lsls	r3, r3, #3
 8002990:	490e      	ldr	r1, [pc, #56]	@ (80029cc <HAL_RCC_ClockConfig+0x1bc>)
 8002992:	4313      	orrs	r3, r2
 8002994:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002996:	f000 f855 	bl	8002a44 <HAL_RCC_GetSysClockFreq>
 800299a:	4602      	mov	r2, r0
 800299c:	4b0b      	ldr	r3, [pc, #44]	@ (80029cc <HAL_RCC_ClockConfig+0x1bc>)
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	091b      	lsrs	r3, r3, #4
 80029a2:	f003 030f 	and.w	r3, r3, #15
 80029a6:	490a      	ldr	r1, [pc, #40]	@ (80029d0 <HAL_RCC_ClockConfig+0x1c0>)
 80029a8:	5ccb      	ldrb	r3, [r1, r3]
 80029aa:	fa22 f303 	lsr.w	r3, r2, r3
 80029ae:	4a09      	ldr	r2, [pc, #36]	@ (80029d4 <HAL_RCC_ClockConfig+0x1c4>)
 80029b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80029b2:	4b09      	ldr	r3, [pc, #36]	@ (80029d8 <HAL_RCC_ClockConfig+0x1c8>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7ff f846 	bl	8001a48 <HAL_InitTick>

  return HAL_OK;
 80029bc:	2300      	movs	r3, #0
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	40023c00 	.word	0x40023c00
 80029cc:	40023800 	.word	0x40023800
 80029d0:	08007a88 	.word	0x08007a88
 80029d4:	20000000 	.word	0x20000000
 80029d8:	20000004 	.word	0x20000004

080029dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029e0:	4b03      	ldr	r3, [pc, #12]	@ (80029f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80029e2:	681b      	ldr	r3, [r3, #0]
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop
 80029f0:	20000000 	.word	0x20000000

080029f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029f8:	f7ff fff0 	bl	80029dc <HAL_RCC_GetHCLKFreq>
 80029fc:	4602      	mov	r2, r0
 80029fe:	4b05      	ldr	r3, [pc, #20]	@ (8002a14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	0a9b      	lsrs	r3, r3, #10
 8002a04:	f003 0307 	and.w	r3, r3, #7
 8002a08:	4903      	ldr	r1, [pc, #12]	@ (8002a18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a0a:	5ccb      	ldrb	r3, [r1, r3]
 8002a0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	40023800 	.word	0x40023800
 8002a18:	08007a98 	.word	0x08007a98

08002a1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a20:	f7ff ffdc 	bl	80029dc <HAL_RCC_GetHCLKFreq>
 8002a24:	4602      	mov	r2, r0
 8002a26:	4b05      	ldr	r3, [pc, #20]	@ (8002a3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	0b5b      	lsrs	r3, r3, #13
 8002a2c:	f003 0307 	and.w	r3, r3, #7
 8002a30:	4903      	ldr	r1, [pc, #12]	@ (8002a40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a32:	5ccb      	ldrb	r3, [r1, r3]
 8002a34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	40023800 	.word	0x40023800
 8002a40:	08007a98 	.word	0x08007a98

08002a44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a48:	b0ae      	sub	sp, #184	@ 0xb8
 8002a4a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002a52:	2300      	movs	r3, #0
 8002a54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002a64:	2300      	movs	r3, #0
 8002a66:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a6a:	4bcb      	ldr	r3, [pc, #812]	@ (8002d98 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	f003 030c 	and.w	r3, r3, #12
 8002a72:	2b0c      	cmp	r3, #12
 8002a74:	f200 8206 	bhi.w	8002e84 <HAL_RCC_GetSysClockFreq+0x440>
 8002a78:	a201      	add	r2, pc, #4	@ (adr r2, 8002a80 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002a7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a7e:	bf00      	nop
 8002a80:	08002ab5 	.word	0x08002ab5
 8002a84:	08002e85 	.word	0x08002e85
 8002a88:	08002e85 	.word	0x08002e85
 8002a8c:	08002e85 	.word	0x08002e85
 8002a90:	08002abd 	.word	0x08002abd
 8002a94:	08002e85 	.word	0x08002e85
 8002a98:	08002e85 	.word	0x08002e85
 8002a9c:	08002e85 	.word	0x08002e85
 8002aa0:	08002ac5 	.word	0x08002ac5
 8002aa4:	08002e85 	.word	0x08002e85
 8002aa8:	08002e85 	.word	0x08002e85
 8002aac:	08002e85 	.word	0x08002e85
 8002ab0:	08002cb5 	.word	0x08002cb5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ab4:	4bb9      	ldr	r3, [pc, #740]	@ (8002d9c <HAL_RCC_GetSysClockFreq+0x358>)
 8002ab6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002aba:	e1e7      	b.n	8002e8c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002abc:	4bb8      	ldr	r3, [pc, #736]	@ (8002da0 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002abe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002ac2:	e1e3      	b.n	8002e8c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ac4:	4bb4      	ldr	r3, [pc, #720]	@ (8002d98 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002acc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ad0:	4bb1      	ldr	r3, [pc, #708]	@ (8002d98 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d071      	beq.n	8002bc0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002adc:	4bae      	ldr	r3, [pc, #696]	@ (8002d98 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	099b      	lsrs	r3, r3, #6
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002ae8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002aec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002af0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002af4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002af8:	2300      	movs	r3, #0
 8002afa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002afe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002b02:	4622      	mov	r2, r4
 8002b04:	462b      	mov	r3, r5
 8002b06:	f04f 0000 	mov.w	r0, #0
 8002b0a:	f04f 0100 	mov.w	r1, #0
 8002b0e:	0159      	lsls	r1, r3, #5
 8002b10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b14:	0150      	lsls	r0, r2, #5
 8002b16:	4602      	mov	r2, r0
 8002b18:	460b      	mov	r3, r1
 8002b1a:	4621      	mov	r1, r4
 8002b1c:	1a51      	subs	r1, r2, r1
 8002b1e:	6439      	str	r1, [r7, #64]	@ 0x40
 8002b20:	4629      	mov	r1, r5
 8002b22:	eb63 0301 	sbc.w	r3, r3, r1
 8002b26:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b28:	f04f 0200 	mov.w	r2, #0
 8002b2c:	f04f 0300 	mov.w	r3, #0
 8002b30:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002b34:	4649      	mov	r1, r9
 8002b36:	018b      	lsls	r3, r1, #6
 8002b38:	4641      	mov	r1, r8
 8002b3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b3e:	4641      	mov	r1, r8
 8002b40:	018a      	lsls	r2, r1, #6
 8002b42:	4641      	mov	r1, r8
 8002b44:	1a51      	subs	r1, r2, r1
 8002b46:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002b48:	4649      	mov	r1, r9
 8002b4a:	eb63 0301 	sbc.w	r3, r3, r1
 8002b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b50:	f04f 0200 	mov.w	r2, #0
 8002b54:	f04f 0300 	mov.w	r3, #0
 8002b58:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002b5c:	4649      	mov	r1, r9
 8002b5e:	00cb      	lsls	r3, r1, #3
 8002b60:	4641      	mov	r1, r8
 8002b62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b66:	4641      	mov	r1, r8
 8002b68:	00ca      	lsls	r2, r1, #3
 8002b6a:	4610      	mov	r0, r2
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	4603      	mov	r3, r0
 8002b70:	4622      	mov	r2, r4
 8002b72:	189b      	adds	r3, r3, r2
 8002b74:	633b      	str	r3, [r7, #48]	@ 0x30
 8002b76:	462b      	mov	r3, r5
 8002b78:	460a      	mov	r2, r1
 8002b7a:	eb42 0303 	adc.w	r3, r2, r3
 8002b7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b80:	f04f 0200 	mov.w	r2, #0
 8002b84:	f04f 0300 	mov.w	r3, #0
 8002b88:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002b8c:	4629      	mov	r1, r5
 8002b8e:	024b      	lsls	r3, r1, #9
 8002b90:	4621      	mov	r1, r4
 8002b92:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002b96:	4621      	mov	r1, r4
 8002b98:	024a      	lsls	r2, r1, #9
 8002b9a:	4610      	mov	r0, r2
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002ba8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002bac:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002bb0:	f7fe f86a 	bl	8000c88 <__aeabi_uldivmod>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	460b      	mov	r3, r1
 8002bb8:	4613      	mov	r3, r2
 8002bba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002bbe:	e067      	b.n	8002c90 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bc0:	4b75      	ldr	r3, [pc, #468]	@ (8002d98 <HAL_RCC_GetSysClockFreq+0x354>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	099b      	lsrs	r3, r3, #6
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002bcc:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002bd0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002bd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bd8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002bda:	2300      	movs	r3, #0
 8002bdc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002bde:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002be2:	4622      	mov	r2, r4
 8002be4:	462b      	mov	r3, r5
 8002be6:	f04f 0000 	mov.w	r0, #0
 8002bea:	f04f 0100 	mov.w	r1, #0
 8002bee:	0159      	lsls	r1, r3, #5
 8002bf0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002bf4:	0150      	lsls	r0, r2, #5
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	4621      	mov	r1, r4
 8002bfc:	1a51      	subs	r1, r2, r1
 8002bfe:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002c00:	4629      	mov	r1, r5
 8002c02:	eb63 0301 	sbc.w	r3, r3, r1
 8002c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c08:	f04f 0200 	mov.w	r2, #0
 8002c0c:	f04f 0300 	mov.w	r3, #0
 8002c10:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002c14:	4649      	mov	r1, r9
 8002c16:	018b      	lsls	r3, r1, #6
 8002c18:	4641      	mov	r1, r8
 8002c1a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c1e:	4641      	mov	r1, r8
 8002c20:	018a      	lsls	r2, r1, #6
 8002c22:	4641      	mov	r1, r8
 8002c24:	ebb2 0a01 	subs.w	sl, r2, r1
 8002c28:	4649      	mov	r1, r9
 8002c2a:	eb63 0b01 	sbc.w	fp, r3, r1
 8002c2e:	f04f 0200 	mov.w	r2, #0
 8002c32:	f04f 0300 	mov.w	r3, #0
 8002c36:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002c3a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002c3e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c42:	4692      	mov	sl, r2
 8002c44:	469b      	mov	fp, r3
 8002c46:	4623      	mov	r3, r4
 8002c48:	eb1a 0303 	adds.w	r3, sl, r3
 8002c4c:	623b      	str	r3, [r7, #32]
 8002c4e:	462b      	mov	r3, r5
 8002c50:	eb4b 0303 	adc.w	r3, fp, r3
 8002c54:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c56:	f04f 0200 	mov.w	r2, #0
 8002c5a:	f04f 0300 	mov.w	r3, #0
 8002c5e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002c62:	4629      	mov	r1, r5
 8002c64:	028b      	lsls	r3, r1, #10
 8002c66:	4621      	mov	r1, r4
 8002c68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c6c:	4621      	mov	r1, r4
 8002c6e:	028a      	lsls	r2, r1, #10
 8002c70:	4610      	mov	r0, r2
 8002c72:	4619      	mov	r1, r3
 8002c74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c78:	2200      	movs	r2, #0
 8002c7a:	673b      	str	r3, [r7, #112]	@ 0x70
 8002c7c:	677a      	str	r2, [r7, #116]	@ 0x74
 8002c7e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002c82:	f7fe f801 	bl	8000c88 <__aeabi_uldivmod>
 8002c86:	4602      	mov	r2, r0
 8002c88:	460b      	mov	r3, r1
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002c90:	4b41      	ldr	r3, [pc, #260]	@ (8002d98 <HAL_RCC_GetSysClockFreq+0x354>)
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	0c1b      	lsrs	r3, r3, #16
 8002c96:	f003 0303 	and.w	r3, r3, #3
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	005b      	lsls	r3, r3, #1
 8002c9e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002ca2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002ca6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002cb2:	e0eb      	b.n	8002e8c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002cb4:	4b38      	ldr	r3, [pc, #224]	@ (8002d98 <HAL_RCC_GetSysClockFreq+0x354>)
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002cbc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cc0:	4b35      	ldr	r3, [pc, #212]	@ (8002d98 <HAL_RCC_GetSysClockFreq+0x354>)
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d06b      	beq.n	8002da4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ccc:	4b32      	ldr	r3, [pc, #200]	@ (8002d98 <HAL_RCC_GetSysClockFreq+0x354>)
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	099b      	lsrs	r3, r3, #6
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002cd6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002cd8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002cda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cde:	663b      	str	r3, [r7, #96]	@ 0x60
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	667b      	str	r3, [r7, #100]	@ 0x64
 8002ce4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002ce8:	4622      	mov	r2, r4
 8002cea:	462b      	mov	r3, r5
 8002cec:	f04f 0000 	mov.w	r0, #0
 8002cf0:	f04f 0100 	mov.w	r1, #0
 8002cf4:	0159      	lsls	r1, r3, #5
 8002cf6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002cfa:	0150      	lsls	r0, r2, #5
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	460b      	mov	r3, r1
 8002d00:	4621      	mov	r1, r4
 8002d02:	1a51      	subs	r1, r2, r1
 8002d04:	61b9      	str	r1, [r7, #24]
 8002d06:	4629      	mov	r1, r5
 8002d08:	eb63 0301 	sbc.w	r3, r3, r1
 8002d0c:	61fb      	str	r3, [r7, #28]
 8002d0e:	f04f 0200 	mov.w	r2, #0
 8002d12:	f04f 0300 	mov.w	r3, #0
 8002d16:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002d1a:	4659      	mov	r1, fp
 8002d1c:	018b      	lsls	r3, r1, #6
 8002d1e:	4651      	mov	r1, sl
 8002d20:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d24:	4651      	mov	r1, sl
 8002d26:	018a      	lsls	r2, r1, #6
 8002d28:	4651      	mov	r1, sl
 8002d2a:	ebb2 0801 	subs.w	r8, r2, r1
 8002d2e:	4659      	mov	r1, fp
 8002d30:	eb63 0901 	sbc.w	r9, r3, r1
 8002d34:	f04f 0200 	mov.w	r2, #0
 8002d38:	f04f 0300 	mov.w	r3, #0
 8002d3c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d40:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d44:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d48:	4690      	mov	r8, r2
 8002d4a:	4699      	mov	r9, r3
 8002d4c:	4623      	mov	r3, r4
 8002d4e:	eb18 0303 	adds.w	r3, r8, r3
 8002d52:	613b      	str	r3, [r7, #16]
 8002d54:	462b      	mov	r3, r5
 8002d56:	eb49 0303 	adc.w	r3, r9, r3
 8002d5a:	617b      	str	r3, [r7, #20]
 8002d5c:	f04f 0200 	mov.w	r2, #0
 8002d60:	f04f 0300 	mov.w	r3, #0
 8002d64:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002d68:	4629      	mov	r1, r5
 8002d6a:	024b      	lsls	r3, r1, #9
 8002d6c:	4621      	mov	r1, r4
 8002d6e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002d72:	4621      	mov	r1, r4
 8002d74:	024a      	lsls	r2, r1, #9
 8002d76:	4610      	mov	r0, r2
 8002d78:	4619      	mov	r1, r3
 8002d7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d7e:	2200      	movs	r2, #0
 8002d80:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002d82:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002d84:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002d88:	f7fd ff7e 	bl	8000c88 <__aeabi_uldivmod>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	460b      	mov	r3, r1
 8002d90:	4613      	mov	r3, r2
 8002d92:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002d96:	e065      	b.n	8002e64 <HAL_RCC_GetSysClockFreq+0x420>
 8002d98:	40023800 	.word	0x40023800
 8002d9c:	00f42400 	.word	0x00f42400
 8002da0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002da4:	4b3d      	ldr	r3, [pc, #244]	@ (8002e9c <HAL_RCC_GetSysClockFreq+0x458>)
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	099b      	lsrs	r3, r3, #6
 8002daa:	2200      	movs	r2, #0
 8002dac:	4618      	mov	r0, r3
 8002dae:	4611      	mov	r1, r2
 8002db0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002db4:	653b      	str	r3, [r7, #80]	@ 0x50
 8002db6:	2300      	movs	r3, #0
 8002db8:	657b      	str	r3, [r7, #84]	@ 0x54
 8002dba:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002dbe:	4642      	mov	r2, r8
 8002dc0:	464b      	mov	r3, r9
 8002dc2:	f04f 0000 	mov.w	r0, #0
 8002dc6:	f04f 0100 	mov.w	r1, #0
 8002dca:	0159      	lsls	r1, r3, #5
 8002dcc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002dd0:	0150      	lsls	r0, r2, #5
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	460b      	mov	r3, r1
 8002dd6:	4641      	mov	r1, r8
 8002dd8:	1a51      	subs	r1, r2, r1
 8002dda:	60b9      	str	r1, [r7, #8]
 8002ddc:	4649      	mov	r1, r9
 8002dde:	eb63 0301 	sbc.w	r3, r3, r1
 8002de2:	60fb      	str	r3, [r7, #12]
 8002de4:	f04f 0200 	mov.w	r2, #0
 8002de8:	f04f 0300 	mov.w	r3, #0
 8002dec:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002df0:	4659      	mov	r1, fp
 8002df2:	018b      	lsls	r3, r1, #6
 8002df4:	4651      	mov	r1, sl
 8002df6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002dfa:	4651      	mov	r1, sl
 8002dfc:	018a      	lsls	r2, r1, #6
 8002dfe:	4651      	mov	r1, sl
 8002e00:	1a54      	subs	r4, r2, r1
 8002e02:	4659      	mov	r1, fp
 8002e04:	eb63 0501 	sbc.w	r5, r3, r1
 8002e08:	f04f 0200 	mov.w	r2, #0
 8002e0c:	f04f 0300 	mov.w	r3, #0
 8002e10:	00eb      	lsls	r3, r5, #3
 8002e12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e16:	00e2      	lsls	r2, r4, #3
 8002e18:	4614      	mov	r4, r2
 8002e1a:	461d      	mov	r5, r3
 8002e1c:	4643      	mov	r3, r8
 8002e1e:	18e3      	adds	r3, r4, r3
 8002e20:	603b      	str	r3, [r7, #0]
 8002e22:	464b      	mov	r3, r9
 8002e24:	eb45 0303 	adc.w	r3, r5, r3
 8002e28:	607b      	str	r3, [r7, #4]
 8002e2a:	f04f 0200 	mov.w	r2, #0
 8002e2e:	f04f 0300 	mov.w	r3, #0
 8002e32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e36:	4629      	mov	r1, r5
 8002e38:	028b      	lsls	r3, r1, #10
 8002e3a:	4621      	mov	r1, r4
 8002e3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e40:	4621      	mov	r1, r4
 8002e42:	028a      	lsls	r2, r1, #10
 8002e44:	4610      	mov	r0, r2
 8002e46:	4619      	mov	r1, r3
 8002e48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e50:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002e52:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002e56:	f7fd ff17 	bl	8000c88 <__aeabi_uldivmod>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	4613      	mov	r3, r2
 8002e60:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002e64:	4b0d      	ldr	r3, [pc, #52]	@ (8002e9c <HAL_RCC_GetSysClockFreq+0x458>)
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	0f1b      	lsrs	r3, r3, #28
 8002e6a:	f003 0307 	and.w	r3, r3, #7
 8002e6e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002e72:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002e76:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e7e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002e82:	e003      	b.n	8002e8c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e84:	4b06      	ldr	r3, [pc, #24]	@ (8002ea0 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002e86:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002e8a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e8c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	37b8      	adds	r7, #184	@ 0xb8
 8002e94:	46bd      	mov	sp, r7
 8002e96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e9a:	bf00      	nop
 8002e9c:	40023800 	.word	0x40023800
 8002ea0:	00f42400 	.word	0x00f42400

08002ea4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b086      	sub	sp, #24
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d101      	bne.n	8002eb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e28d      	b.n	80033d2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 0301 	and.w	r3, r3, #1
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	f000 8083 	beq.w	8002fca <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002ec4:	4b94      	ldr	r3, [pc, #592]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	f003 030c 	and.w	r3, r3, #12
 8002ecc:	2b04      	cmp	r3, #4
 8002ece:	d019      	beq.n	8002f04 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002ed0:	4b91      	ldr	r3, [pc, #580]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	f003 030c 	and.w	r3, r3, #12
        || \
 8002ed8:	2b08      	cmp	r3, #8
 8002eda:	d106      	bne.n	8002eea <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002edc:	4b8e      	ldr	r3, [pc, #568]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ee4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ee8:	d00c      	beq.n	8002f04 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002eea:	4b8b      	ldr	r3, [pc, #556]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002ef2:	2b0c      	cmp	r3, #12
 8002ef4:	d112      	bne.n	8002f1c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ef6:	4b88      	ldr	r3, [pc, #544]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002efe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f02:	d10b      	bne.n	8002f1c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f04:	4b84      	ldr	r3, [pc, #528]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d05b      	beq.n	8002fc8 <HAL_RCC_OscConfig+0x124>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d157      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e25a      	b.n	80033d2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f24:	d106      	bne.n	8002f34 <HAL_RCC_OscConfig+0x90>
 8002f26:	4b7c      	ldr	r3, [pc, #496]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a7b      	ldr	r2, [pc, #492]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002f2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f30:	6013      	str	r3, [r2, #0]
 8002f32:	e01d      	b.n	8002f70 <HAL_RCC_OscConfig+0xcc>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f3c:	d10c      	bne.n	8002f58 <HAL_RCC_OscConfig+0xb4>
 8002f3e:	4b76      	ldr	r3, [pc, #472]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a75      	ldr	r2, [pc, #468]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002f44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f48:	6013      	str	r3, [r2, #0]
 8002f4a:	4b73      	ldr	r3, [pc, #460]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a72      	ldr	r2, [pc, #456]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002f50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f54:	6013      	str	r3, [r2, #0]
 8002f56:	e00b      	b.n	8002f70 <HAL_RCC_OscConfig+0xcc>
 8002f58:	4b6f      	ldr	r3, [pc, #444]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a6e      	ldr	r2, [pc, #440]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002f5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f62:	6013      	str	r3, [r2, #0]
 8002f64:	4b6c      	ldr	r3, [pc, #432]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a6b      	ldr	r2, [pc, #428]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002f6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d013      	beq.n	8002fa0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f78:	f7fe fdaa 	bl	8001ad0 <HAL_GetTick>
 8002f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f7e:	e008      	b.n	8002f92 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f80:	f7fe fda6 	bl	8001ad0 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b64      	cmp	r3, #100	@ 0x64
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e21f      	b.n	80033d2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f92:	4b61      	ldr	r3, [pc, #388]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d0f0      	beq.n	8002f80 <HAL_RCC_OscConfig+0xdc>
 8002f9e:	e014      	b.n	8002fca <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa0:	f7fe fd96 	bl	8001ad0 <HAL_GetTick>
 8002fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fa6:	e008      	b.n	8002fba <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fa8:	f7fe fd92 	bl	8001ad0 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	2b64      	cmp	r3, #100	@ 0x64
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e20b      	b.n	80033d2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fba:	4b57      	ldr	r3, [pc, #348]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d1f0      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x104>
 8002fc6:	e000      	b.n	8002fca <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 0302 	and.w	r3, r3, #2
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d06f      	beq.n	80030b6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002fd6:	4b50      	ldr	r3, [pc, #320]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	f003 030c 	and.w	r3, r3, #12
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d017      	beq.n	8003012 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002fe2:	4b4d      	ldr	r3, [pc, #308]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	f003 030c 	and.w	r3, r3, #12
        || \
 8002fea:	2b08      	cmp	r3, #8
 8002fec:	d105      	bne.n	8002ffa <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002fee:	4b4a      	ldr	r3, [pc, #296]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d00b      	beq.n	8003012 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ffa:	4b47      	ldr	r3, [pc, #284]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003002:	2b0c      	cmp	r3, #12
 8003004:	d11c      	bne.n	8003040 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003006:	4b44      	ldr	r3, [pc, #272]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800300e:	2b00      	cmp	r3, #0
 8003010:	d116      	bne.n	8003040 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003012:	4b41      	ldr	r3, [pc, #260]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0302 	and.w	r3, r3, #2
 800301a:	2b00      	cmp	r3, #0
 800301c:	d005      	beq.n	800302a <HAL_RCC_OscConfig+0x186>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	2b01      	cmp	r3, #1
 8003024:	d001      	beq.n	800302a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e1d3      	b.n	80033d2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800302a:	4b3b      	ldr	r3, [pc, #236]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	691b      	ldr	r3, [r3, #16]
 8003036:	00db      	lsls	r3, r3, #3
 8003038:	4937      	ldr	r1, [pc, #220]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 800303a:	4313      	orrs	r3, r2
 800303c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800303e:	e03a      	b.n	80030b6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d020      	beq.n	800308a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003048:	4b34      	ldr	r3, [pc, #208]	@ (800311c <HAL_RCC_OscConfig+0x278>)
 800304a:	2201      	movs	r2, #1
 800304c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800304e:	f7fe fd3f 	bl	8001ad0 <HAL_GetTick>
 8003052:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003054:	e008      	b.n	8003068 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003056:	f7fe fd3b 	bl	8001ad0 <HAL_GetTick>
 800305a:	4602      	mov	r2, r0
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	2b02      	cmp	r3, #2
 8003062:	d901      	bls.n	8003068 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003064:	2303      	movs	r3, #3
 8003066:	e1b4      	b.n	80033d2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003068:	4b2b      	ldr	r3, [pc, #172]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0302 	and.w	r3, r3, #2
 8003070:	2b00      	cmp	r3, #0
 8003072:	d0f0      	beq.n	8003056 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003074:	4b28      	ldr	r3, [pc, #160]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	691b      	ldr	r3, [r3, #16]
 8003080:	00db      	lsls	r3, r3, #3
 8003082:	4925      	ldr	r1, [pc, #148]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 8003084:	4313      	orrs	r3, r2
 8003086:	600b      	str	r3, [r1, #0]
 8003088:	e015      	b.n	80030b6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800308a:	4b24      	ldr	r3, [pc, #144]	@ (800311c <HAL_RCC_OscConfig+0x278>)
 800308c:	2200      	movs	r2, #0
 800308e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003090:	f7fe fd1e 	bl	8001ad0 <HAL_GetTick>
 8003094:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003096:	e008      	b.n	80030aa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003098:	f7fe fd1a 	bl	8001ad0 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d901      	bls.n	80030aa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e193      	b.n	80033d2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030aa:	4b1b      	ldr	r3, [pc, #108]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0302 	and.w	r3, r3, #2
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d1f0      	bne.n	8003098 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 0308 	and.w	r3, r3, #8
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d036      	beq.n	8003130 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	695b      	ldr	r3, [r3, #20]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d016      	beq.n	80030f8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030ca:	4b15      	ldr	r3, [pc, #84]	@ (8003120 <HAL_RCC_OscConfig+0x27c>)
 80030cc:	2201      	movs	r2, #1
 80030ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030d0:	f7fe fcfe 	bl	8001ad0 <HAL_GetTick>
 80030d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030d6:	e008      	b.n	80030ea <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030d8:	f7fe fcfa 	bl	8001ad0 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d901      	bls.n	80030ea <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e173      	b.n	80033d2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030ea:	4b0b      	ldr	r3, [pc, #44]	@ (8003118 <HAL_RCC_OscConfig+0x274>)
 80030ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030ee:	f003 0302 	and.w	r3, r3, #2
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d0f0      	beq.n	80030d8 <HAL_RCC_OscConfig+0x234>
 80030f6:	e01b      	b.n	8003130 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030f8:	4b09      	ldr	r3, [pc, #36]	@ (8003120 <HAL_RCC_OscConfig+0x27c>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030fe:	f7fe fce7 	bl	8001ad0 <HAL_GetTick>
 8003102:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003104:	e00e      	b.n	8003124 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003106:	f7fe fce3 	bl	8001ad0 <HAL_GetTick>
 800310a:	4602      	mov	r2, r0
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	2b02      	cmp	r3, #2
 8003112:	d907      	bls.n	8003124 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003114:	2303      	movs	r3, #3
 8003116:	e15c      	b.n	80033d2 <HAL_RCC_OscConfig+0x52e>
 8003118:	40023800 	.word	0x40023800
 800311c:	42470000 	.word	0x42470000
 8003120:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003124:	4b8a      	ldr	r3, [pc, #552]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 8003126:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003128:	f003 0302 	and.w	r3, r3, #2
 800312c:	2b00      	cmp	r3, #0
 800312e:	d1ea      	bne.n	8003106 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 0304 	and.w	r3, r3, #4
 8003138:	2b00      	cmp	r3, #0
 800313a:	f000 8097 	beq.w	800326c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800313e:	2300      	movs	r3, #0
 8003140:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003142:	4b83      	ldr	r3, [pc, #524]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 8003144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003146:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d10f      	bne.n	800316e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800314e:	2300      	movs	r3, #0
 8003150:	60bb      	str	r3, [r7, #8]
 8003152:	4b7f      	ldr	r3, [pc, #508]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 8003154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003156:	4a7e      	ldr	r2, [pc, #504]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 8003158:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800315c:	6413      	str	r3, [r2, #64]	@ 0x40
 800315e:	4b7c      	ldr	r3, [pc, #496]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 8003160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003162:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003166:	60bb      	str	r3, [r7, #8]
 8003168:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800316a:	2301      	movs	r3, #1
 800316c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800316e:	4b79      	ldr	r3, [pc, #484]	@ (8003354 <HAL_RCC_OscConfig+0x4b0>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003176:	2b00      	cmp	r3, #0
 8003178:	d118      	bne.n	80031ac <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800317a:	4b76      	ldr	r3, [pc, #472]	@ (8003354 <HAL_RCC_OscConfig+0x4b0>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a75      	ldr	r2, [pc, #468]	@ (8003354 <HAL_RCC_OscConfig+0x4b0>)
 8003180:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003184:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003186:	f7fe fca3 	bl	8001ad0 <HAL_GetTick>
 800318a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800318c:	e008      	b.n	80031a0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800318e:	f7fe fc9f 	bl	8001ad0 <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	2b02      	cmp	r3, #2
 800319a:	d901      	bls.n	80031a0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800319c:	2303      	movs	r3, #3
 800319e:	e118      	b.n	80033d2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031a0:	4b6c      	ldr	r3, [pc, #432]	@ (8003354 <HAL_RCC_OscConfig+0x4b0>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d0f0      	beq.n	800318e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d106      	bne.n	80031c2 <HAL_RCC_OscConfig+0x31e>
 80031b4:	4b66      	ldr	r3, [pc, #408]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 80031b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031b8:	4a65      	ldr	r2, [pc, #404]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 80031ba:	f043 0301 	orr.w	r3, r3, #1
 80031be:	6713      	str	r3, [r2, #112]	@ 0x70
 80031c0:	e01c      	b.n	80031fc <HAL_RCC_OscConfig+0x358>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	2b05      	cmp	r3, #5
 80031c8:	d10c      	bne.n	80031e4 <HAL_RCC_OscConfig+0x340>
 80031ca:	4b61      	ldr	r3, [pc, #388]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 80031cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031ce:	4a60      	ldr	r2, [pc, #384]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 80031d0:	f043 0304 	orr.w	r3, r3, #4
 80031d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80031d6:	4b5e      	ldr	r3, [pc, #376]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 80031d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031da:	4a5d      	ldr	r2, [pc, #372]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 80031dc:	f043 0301 	orr.w	r3, r3, #1
 80031e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80031e2:	e00b      	b.n	80031fc <HAL_RCC_OscConfig+0x358>
 80031e4:	4b5a      	ldr	r3, [pc, #360]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 80031e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031e8:	4a59      	ldr	r2, [pc, #356]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 80031ea:	f023 0301 	bic.w	r3, r3, #1
 80031ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80031f0:	4b57      	ldr	r3, [pc, #348]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 80031f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031f4:	4a56      	ldr	r2, [pc, #344]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 80031f6:	f023 0304 	bic.w	r3, r3, #4
 80031fa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d015      	beq.n	8003230 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003204:	f7fe fc64 	bl	8001ad0 <HAL_GetTick>
 8003208:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800320a:	e00a      	b.n	8003222 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800320c:	f7fe fc60 	bl	8001ad0 <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	f241 3288 	movw	r2, #5000	@ 0x1388
 800321a:	4293      	cmp	r3, r2
 800321c:	d901      	bls.n	8003222 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800321e:	2303      	movs	r3, #3
 8003220:	e0d7      	b.n	80033d2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003222:	4b4b      	ldr	r3, [pc, #300]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 8003224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	2b00      	cmp	r3, #0
 800322c:	d0ee      	beq.n	800320c <HAL_RCC_OscConfig+0x368>
 800322e:	e014      	b.n	800325a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003230:	f7fe fc4e 	bl	8001ad0 <HAL_GetTick>
 8003234:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003236:	e00a      	b.n	800324e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003238:	f7fe fc4a 	bl	8001ad0 <HAL_GetTick>
 800323c:	4602      	mov	r2, r0
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003246:	4293      	cmp	r3, r2
 8003248:	d901      	bls.n	800324e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800324a:	2303      	movs	r3, #3
 800324c:	e0c1      	b.n	80033d2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800324e:	4b40      	ldr	r3, [pc, #256]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 8003250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	2b00      	cmp	r3, #0
 8003258:	d1ee      	bne.n	8003238 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800325a:	7dfb      	ldrb	r3, [r7, #23]
 800325c:	2b01      	cmp	r3, #1
 800325e:	d105      	bne.n	800326c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003260:	4b3b      	ldr	r3, [pc, #236]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 8003262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003264:	4a3a      	ldr	r2, [pc, #232]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 8003266:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800326a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	699b      	ldr	r3, [r3, #24]
 8003270:	2b00      	cmp	r3, #0
 8003272:	f000 80ad 	beq.w	80033d0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003276:	4b36      	ldr	r3, [pc, #216]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f003 030c 	and.w	r3, r3, #12
 800327e:	2b08      	cmp	r3, #8
 8003280:	d060      	beq.n	8003344 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	699b      	ldr	r3, [r3, #24]
 8003286:	2b02      	cmp	r3, #2
 8003288:	d145      	bne.n	8003316 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800328a:	4b33      	ldr	r3, [pc, #204]	@ (8003358 <HAL_RCC_OscConfig+0x4b4>)
 800328c:	2200      	movs	r2, #0
 800328e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003290:	f7fe fc1e 	bl	8001ad0 <HAL_GetTick>
 8003294:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003296:	e008      	b.n	80032aa <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003298:	f7fe fc1a 	bl	8001ad0 <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d901      	bls.n	80032aa <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e093      	b.n	80033d2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032aa:	4b29      	ldr	r3, [pc, #164]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d1f0      	bne.n	8003298 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	69da      	ldr	r2, [r3, #28]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a1b      	ldr	r3, [r3, #32]
 80032be:	431a      	orrs	r2, r3
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c4:	019b      	lsls	r3, r3, #6
 80032c6:	431a      	orrs	r2, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032cc:	085b      	lsrs	r3, r3, #1
 80032ce:	3b01      	subs	r3, #1
 80032d0:	041b      	lsls	r3, r3, #16
 80032d2:	431a      	orrs	r2, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032d8:	061b      	lsls	r3, r3, #24
 80032da:	431a      	orrs	r2, r3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e0:	071b      	lsls	r3, r3, #28
 80032e2:	491b      	ldr	r1, [pc, #108]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 80032e4:	4313      	orrs	r3, r2
 80032e6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032e8:	4b1b      	ldr	r3, [pc, #108]	@ (8003358 <HAL_RCC_OscConfig+0x4b4>)
 80032ea:	2201      	movs	r2, #1
 80032ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ee:	f7fe fbef 	bl	8001ad0 <HAL_GetTick>
 80032f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032f4:	e008      	b.n	8003308 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032f6:	f7fe fbeb 	bl	8001ad0 <HAL_GetTick>
 80032fa:	4602      	mov	r2, r0
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	1ad3      	subs	r3, r2, r3
 8003300:	2b02      	cmp	r3, #2
 8003302:	d901      	bls.n	8003308 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003304:	2303      	movs	r3, #3
 8003306:	e064      	b.n	80033d2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003308:	4b11      	ldr	r3, [pc, #68]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003310:	2b00      	cmp	r3, #0
 8003312:	d0f0      	beq.n	80032f6 <HAL_RCC_OscConfig+0x452>
 8003314:	e05c      	b.n	80033d0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003316:	4b10      	ldr	r3, [pc, #64]	@ (8003358 <HAL_RCC_OscConfig+0x4b4>)
 8003318:	2200      	movs	r2, #0
 800331a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800331c:	f7fe fbd8 	bl	8001ad0 <HAL_GetTick>
 8003320:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003322:	e008      	b.n	8003336 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003324:	f7fe fbd4 	bl	8001ad0 <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	2b02      	cmp	r3, #2
 8003330:	d901      	bls.n	8003336 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003332:	2303      	movs	r3, #3
 8003334:	e04d      	b.n	80033d2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003336:	4b06      	ldr	r3, [pc, #24]	@ (8003350 <HAL_RCC_OscConfig+0x4ac>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1f0      	bne.n	8003324 <HAL_RCC_OscConfig+0x480>
 8003342:	e045      	b.n	80033d0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	699b      	ldr	r3, [r3, #24]
 8003348:	2b01      	cmp	r3, #1
 800334a:	d107      	bne.n	800335c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e040      	b.n	80033d2 <HAL_RCC_OscConfig+0x52e>
 8003350:	40023800 	.word	0x40023800
 8003354:	40007000 	.word	0x40007000
 8003358:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800335c:	4b1f      	ldr	r3, [pc, #124]	@ (80033dc <HAL_RCC_OscConfig+0x538>)
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	699b      	ldr	r3, [r3, #24]
 8003366:	2b01      	cmp	r3, #1
 8003368:	d030      	beq.n	80033cc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003374:	429a      	cmp	r2, r3
 8003376:	d129      	bne.n	80033cc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003382:	429a      	cmp	r2, r3
 8003384:	d122      	bne.n	80033cc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003386:	68fa      	ldr	r2, [r7, #12]
 8003388:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800338c:	4013      	ands	r3, r2
 800338e:	687a      	ldr	r2, [r7, #4]
 8003390:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003392:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003394:	4293      	cmp	r3, r2
 8003396:	d119      	bne.n	80033cc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033a2:	085b      	lsrs	r3, r3, #1
 80033a4:	3b01      	subs	r3, #1
 80033a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d10f      	bne.n	80033cc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d107      	bne.n	80033cc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033c6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d001      	beq.n	80033d0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	e000      	b.n	80033d2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80033d0:	2300      	movs	r3, #0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3718      	adds	r7, #24
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	40023800 	.word	0x40023800

080033e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d101      	bne.n	80033f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e041      	b.n	8003476 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d106      	bne.n	800340c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2200      	movs	r2, #0
 8003402:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f7fe f93c 	bl	8001684 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2202      	movs	r2, #2
 8003410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	3304      	adds	r3, #4
 800341c:	4619      	mov	r1, r3
 800341e:	4610      	mov	r0, r2
 8003420:	f000 fb08 	bl	8003a34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2201      	movs	r2, #1
 8003428:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2201      	movs	r2, #1
 8003438:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2201      	movs	r2, #1
 8003440:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2201      	movs	r2, #1
 8003448:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2201      	movs	r2, #1
 8003450:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2201      	movs	r2, #1
 8003458:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2201      	movs	r2, #1
 8003460:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2201      	movs	r2, #1
 8003468:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2201      	movs	r2, #1
 8003470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003474:	2300      	movs	r3, #0
}
 8003476:	4618      	mov	r0, r3
 8003478:	3708      	adds	r7, #8
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}

0800347e <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800347e:	b580      	push	{r7, lr}
 8003480:	b082      	sub	sp, #8
 8003482:	af00      	add	r7, sp, #0
 8003484:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d101      	bne.n	8003490 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	e041      	b.n	8003514 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003496:	b2db      	uxtb	r3, r3
 8003498:	2b00      	cmp	r3, #0
 800349a:	d106      	bne.n	80034aa <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	f000 f839 	bl	800351c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2202      	movs	r2, #2
 80034ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	3304      	adds	r3, #4
 80034ba:	4619      	mov	r1, r3
 80034bc:	4610      	mov	r0, r2
 80034be:	f000 fab9 	bl	8003a34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2201      	movs	r2, #1
 80034c6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2201      	movs	r2, #1
 80034ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2201      	movs	r2, #1
 80034d6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2201      	movs	r2, #1
 80034de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2201      	movs	r2, #1
 80034e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2201      	movs	r2, #1
 80034ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2201      	movs	r2, #1
 80034f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2201      	movs	r2, #1
 80034fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2201      	movs	r2, #1
 8003506:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2201      	movs	r2, #1
 800350e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003512:	2300      	movs	r3, #0
}
 8003514:	4618      	mov	r0, r3
 8003516:	3708      	adds	r7, #8
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}

0800351c <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003524:	bf00      	nop
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d104      	bne.n	800354a <HAL_TIM_IC_Start+0x1a>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003546:	b2db      	uxtb	r3, r3
 8003548:	e013      	b.n	8003572 <HAL_TIM_IC_Start+0x42>
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	2b04      	cmp	r3, #4
 800354e:	d104      	bne.n	800355a <HAL_TIM_IC_Start+0x2a>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003556:	b2db      	uxtb	r3, r3
 8003558:	e00b      	b.n	8003572 <HAL_TIM_IC_Start+0x42>
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	2b08      	cmp	r3, #8
 800355e:	d104      	bne.n	800356a <HAL_TIM_IC_Start+0x3a>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003566:	b2db      	uxtb	r3, r3
 8003568:	e003      	b.n	8003572 <HAL_TIM_IC_Start+0x42>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003570:	b2db      	uxtb	r3, r3
 8003572:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d104      	bne.n	8003584 <HAL_TIM_IC_Start+0x54>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003580:	b2db      	uxtb	r3, r3
 8003582:	e013      	b.n	80035ac <HAL_TIM_IC_Start+0x7c>
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	2b04      	cmp	r3, #4
 8003588:	d104      	bne.n	8003594 <HAL_TIM_IC_Start+0x64>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003590:	b2db      	uxtb	r3, r3
 8003592:	e00b      	b.n	80035ac <HAL_TIM_IC_Start+0x7c>
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	2b08      	cmp	r3, #8
 8003598:	d104      	bne.n	80035a4 <HAL_TIM_IC_Start+0x74>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	e003      	b.n	80035ac <HAL_TIM_IC_Start+0x7c>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80035ae:	7bfb      	ldrb	r3, [r7, #15]
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d102      	bne.n	80035ba <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80035b4:	7bbb      	ldrb	r3, [r7, #14]
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d001      	beq.n	80035be <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e081      	b.n	80036c2 <HAL_TIM_IC_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d104      	bne.n	80035ce <HAL_TIM_IC_Start+0x9e>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2202      	movs	r2, #2
 80035c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035cc:	e013      	b.n	80035f6 <HAL_TIM_IC_Start+0xc6>
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	2b04      	cmp	r3, #4
 80035d2:	d104      	bne.n	80035de <HAL_TIM_IC_Start+0xae>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2202      	movs	r2, #2
 80035d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80035dc:	e00b      	b.n	80035f6 <HAL_TIM_IC_Start+0xc6>
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	2b08      	cmp	r3, #8
 80035e2:	d104      	bne.n	80035ee <HAL_TIM_IC_Start+0xbe>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2202      	movs	r2, #2
 80035e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80035ec:	e003      	b.n	80035f6 <HAL_TIM_IC_Start+0xc6>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2202      	movs	r2, #2
 80035f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d104      	bne.n	8003606 <HAL_TIM_IC_Start+0xd6>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2202      	movs	r2, #2
 8003600:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003604:	e013      	b.n	800362e <HAL_TIM_IC_Start+0xfe>
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	2b04      	cmp	r3, #4
 800360a:	d104      	bne.n	8003616 <HAL_TIM_IC_Start+0xe6>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2202      	movs	r2, #2
 8003610:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003614:	e00b      	b.n	800362e <HAL_TIM_IC_Start+0xfe>
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	2b08      	cmp	r3, #8
 800361a:	d104      	bne.n	8003626 <HAL_TIM_IC_Start+0xf6>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2202      	movs	r2, #2
 8003620:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003624:	e003      	b.n	800362e <HAL_TIM_IC_Start+0xfe>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2202      	movs	r2, #2
 800362a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2201      	movs	r2, #1
 8003634:	6839      	ldr	r1, [r7, #0]
 8003636:	4618      	mov	r0, r3
 8003638:	f000 fcfe 	bl	8004038 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a22      	ldr	r2, [pc, #136]	@ (80036cc <HAL_TIM_IC_Start+0x19c>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d022      	beq.n	800368c <HAL_TIM_IC_Start+0x15c>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800364e:	d01d      	beq.n	800368c <HAL_TIM_IC_Start+0x15c>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a1e      	ldr	r2, [pc, #120]	@ (80036d0 <HAL_TIM_IC_Start+0x1a0>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d018      	beq.n	800368c <HAL_TIM_IC_Start+0x15c>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a1d      	ldr	r2, [pc, #116]	@ (80036d4 <HAL_TIM_IC_Start+0x1a4>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d013      	beq.n	800368c <HAL_TIM_IC_Start+0x15c>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a1b      	ldr	r2, [pc, #108]	@ (80036d8 <HAL_TIM_IC_Start+0x1a8>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d00e      	beq.n	800368c <HAL_TIM_IC_Start+0x15c>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a1a      	ldr	r2, [pc, #104]	@ (80036dc <HAL_TIM_IC_Start+0x1ac>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d009      	beq.n	800368c <HAL_TIM_IC_Start+0x15c>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a18      	ldr	r2, [pc, #96]	@ (80036e0 <HAL_TIM_IC_Start+0x1b0>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d004      	beq.n	800368c <HAL_TIM_IC_Start+0x15c>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a17      	ldr	r2, [pc, #92]	@ (80036e4 <HAL_TIM_IC_Start+0x1b4>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d111      	bne.n	80036b0 <HAL_TIM_IC_Start+0x180>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	f003 0307 	and.w	r3, r3, #7
 8003696:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	2b06      	cmp	r3, #6
 800369c:	d010      	beq.n	80036c0 <HAL_TIM_IC_Start+0x190>
    {
      __HAL_TIM_ENABLE(htim);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f042 0201 	orr.w	r2, r2, #1
 80036ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036ae:	e007      	b.n	80036c0 <HAL_TIM_IC_Start+0x190>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f042 0201 	orr.w	r2, r2, #1
 80036be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036c0:	2300      	movs	r3, #0
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3710      	adds	r7, #16
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	40010000 	.word	0x40010000
 80036d0:	40000400 	.word	0x40000400
 80036d4:	40000800 	.word	0x40000800
 80036d8:	40000c00 	.word	0x40000c00
 80036dc:	40010400 	.word	0x40010400
 80036e0:	40014000 	.word	0x40014000
 80036e4:	40001800 	.word	0x40001800

080036e8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b086      	sub	sp, #24
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	60f8      	str	r0, [r7, #12]
 80036f0:	60b9      	str	r1, [r7, #8]
 80036f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036f4:	2300      	movs	r3, #0
 80036f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d101      	bne.n	8003706 <HAL_TIM_IC_ConfigChannel+0x1e>
 8003702:	2302      	movs	r3, #2
 8003704:	e088      	b.n	8003818 <HAL_TIM_IC_ConfigChannel+0x130>
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2201      	movs	r2, #1
 800370a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d11b      	bne.n	800374c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8003724:	f000 fac4 	bl	8003cb0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	699a      	ldr	r2, [r3, #24]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f022 020c 	bic.w	r2, r2, #12
 8003736:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	6999      	ldr	r1, [r3, #24]
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	689a      	ldr	r2, [r3, #8]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	430a      	orrs	r2, r1
 8003748:	619a      	str	r2, [r3, #24]
 800374a:	e060      	b.n	800380e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2b04      	cmp	r3, #4
 8003750:	d11c      	bne.n	800378c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8003762:	f000 fb48 	bl	8003df6 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	699a      	ldr	r2, [r3, #24]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003774:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	6999      	ldr	r1, [r3, #24]
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	021a      	lsls	r2, r3, #8
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	430a      	orrs	r2, r1
 8003788:	619a      	str	r2, [r3, #24]
 800378a:	e040      	b.n	800380e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2b08      	cmp	r3, #8
 8003790:	d11b      	bne.n	80037ca <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80037a2:	f000 fb95 	bl	8003ed0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	69da      	ldr	r2, [r3, #28]
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f022 020c 	bic.w	r2, r2, #12
 80037b4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	69d9      	ldr	r1, [r3, #28]
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	689a      	ldr	r2, [r3, #8]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	430a      	orrs	r2, r1
 80037c6:	61da      	str	r2, [r3, #28]
 80037c8:	e021      	b.n	800380e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2b0c      	cmp	r3, #12
 80037ce:	d11c      	bne.n	800380a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80037e0:	f000 fbb2 	bl	8003f48 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	69da      	ldr	r2, [r3, #28]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80037f2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	69d9      	ldr	r1, [r3, #28]
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	021a      	lsls	r2, r3, #8
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	430a      	orrs	r2, r1
 8003806:	61da      	str	r2, [r3, #28]
 8003808:	e001      	b.n	800380e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2200      	movs	r2, #0
 8003812:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003816:	7dfb      	ldrb	r3, [r7, #23]
}
 8003818:	4618      	mov	r0, r3
 800381a:	3718      	adds	r7, #24
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}

08003820 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
 8003828:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800382a:	2300      	movs	r3, #0
 800382c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003834:	2b01      	cmp	r3, #1
 8003836:	d101      	bne.n	800383c <HAL_TIM_ConfigClockSource+0x1c>
 8003838:	2302      	movs	r3, #2
 800383a:	e0b4      	b.n	80039a6 <HAL_TIM_ConfigClockSource+0x186>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2202      	movs	r2, #2
 8003848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800385a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003862:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	68ba      	ldr	r2, [r7, #8]
 800386a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003874:	d03e      	beq.n	80038f4 <HAL_TIM_ConfigClockSource+0xd4>
 8003876:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800387a:	f200 8087 	bhi.w	800398c <HAL_TIM_ConfigClockSource+0x16c>
 800387e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003882:	f000 8086 	beq.w	8003992 <HAL_TIM_ConfigClockSource+0x172>
 8003886:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800388a:	d87f      	bhi.n	800398c <HAL_TIM_ConfigClockSource+0x16c>
 800388c:	2b70      	cmp	r3, #112	@ 0x70
 800388e:	d01a      	beq.n	80038c6 <HAL_TIM_ConfigClockSource+0xa6>
 8003890:	2b70      	cmp	r3, #112	@ 0x70
 8003892:	d87b      	bhi.n	800398c <HAL_TIM_ConfigClockSource+0x16c>
 8003894:	2b60      	cmp	r3, #96	@ 0x60
 8003896:	d050      	beq.n	800393a <HAL_TIM_ConfigClockSource+0x11a>
 8003898:	2b60      	cmp	r3, #96	@ 0x60
 800389a:	d877      	bhi.n	800398c <HAL_TIM_ConfigClockSource+0x16c>
 800389c:	2b50      	cmp	r3, #80	@ 0x50
 800389e:	d03c      	beq.n	800391a <HAL_TIM_ConfigClockSource+0xfa>
 80038a0:	2b50      	cmp	r3, #80	@ 0x50
 80038a2:	d873      	bhi.n	800398c <HAL_TIM_ConfigClockSource+0x16c>
 80038a4:	2b40      	cmp	r3, #64	@ 0x40
 80038a6:	d058      	beq.n	800395a <HAL_TIM_ConfigClockSource+0x13a>
 80038a8:	2b40      	cmp	r3, #64	@ 0x40
 80038aa:	d86f      	bhi.n	800398c <HAL_TIM_ConfigClockSource+0x16c>
 80038ac:	2b30      	cmp	r3, #48	@ 0x30
 80038ae:	d064      	beq.n	800397a <HAL_TIM_ConfigClockSource+0x15a>
 80038b0:	2b30      	cmp	r3, #48	@ 0x30
 80038b2:	d86b      	bhi.n	800398c <HAL_TIM_ConfigClockSource+0x16c>
 80038b4:	2b20      	cmp	r3, #32
 80038b6:	d060      	beq.n	800397a <HAL_TIM_ConfigClockSource+0x15a>
 80038b8:	2b20      	cmp	r3, #32
 80038ba:	d867      	bhi.n	800398c <HAL_TIM_ConfigClockSource+0x16c>
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d05c      	beq.n	800397a <HAL_TIM_ConfigClockSource+0x15a>
 80038c0:	2b10      	cmp	r3, #16
 80038c2:	d05a      	beq.n	800397a <HAL_TIM_ConfigClockSource+0x15a>
 80038c4:	e062      	b.n	800398c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80038d6:	f000 fb8f 	bl	8003ff8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80038e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	68ba      	ldr	r2, [r7, #8]
 80038f0:	609a      	str	r2, [r3, #8]
      break;
 80038f2:	e04f      	b.n	8003994 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003904:	f000 fb78 	bl	8003ff8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	689a      	ldr	r2, [r3, #8]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003916:	609a      	str	r2, [r3, #8]
      break;
 8003918:	e03c      	b.n	8003994 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003926:	461a      	mov	r2, r3
 8003928:	f000 fa36 	bl	8003d98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2150      	movs	r1, #80	@ 0x50
 8003932:	4618      	mov	r0, r3
 8003934:	f000 fb45 	bl	8003fc2 <TIM_ITRx_SetConfig>
      break;
 8003938:	e02c      	b.n	8003994 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003946:	461a      	mov	r2, r3
 8003948:	f000 fa92 	bl	8003e70 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2160      	movs	r1, #96	@ 0x60
 8003952:	4618      	mov	r0, r3
 8003954:	f000 fb35 	bl	8003fc2 <TIM_ITRx_SetConfig>
      break;
 8003958:	e01c      	b.n	8003994 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003966:	461a      	mov	r2, r3
 8003968:	f000 fa16 	bl	8003d98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	2140      	movs	r1, #64	@ 0x40
 8003972:	4618      	mov	r0, r3
 8003974:	f000 fb25 	bl	8003fc2 <TIM_ITRx_SetConfig>
      break;
 8003978:	e00c      	b.n	8003994 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4619      	mov	r1, r3
 8003984:	4610      	mov	r0, r2
 8003986:	f000 fb1c 	bl	8003fc2 <TIM_ITRx_SetConfig>
      break;
 800398a:	e003      	b.n	8003994 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	73fb      	strb	r3, [r7, #15]
      break;
 8003990:	e000      	b.n	8003994 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003992:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2201      	movs	r2, #1
 8003998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80039a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3710      	adds	r7, #16
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}

080039ae <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80039ae:	b580      	push	{r7, lr}
 80039b0:	b082      	sub	sp, #8
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	6078      	str	r0, [r7, #4]
 80039b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d101      	bne.n	80039c6 <HAL_TIM_SlaveConfigSynchro+0x18>
 80039c2:	2302      	movs	r3, #2
 80039c4:	e031      	b.n	8003a2a <HAL_TIM_SlaveConfigSynchro+0x7c>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2201      	movs	r2, #1
 80039ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2202      	movs	r2, #2
 80039d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80039d6:	6839      	ldr	r1, [r7, #0]
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	f000 f8d7 	bl	8003b8c <TIM_SlaveTimer_SetConfig>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d009      	beq.n	80039f8 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2201      	movs	r2, #1
 80039e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e018      	b.n	8003a2a <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	68da      	ldr	r2, [r3, #12]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a06:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	68da      	ldr	r2, [r3, #12]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003a16:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003a28:	2300      	movs	r3, #0
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3708      	adds	r7, #8
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
	...

08003a34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b085      	sub	sp, #20
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
 8003a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4a46      	ldr	r2, [pc, #280]	@ (8003b60 <TIM_Base_SetConfig+0x12c>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d013      	beq.n	8003a74 <TIM_Base_SetConfig+0x40>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a52:	d00f      	beq.n	8003a74 <TIM_Base_SetConfig+0x40>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	4a43      	ldr	r2, [pc, #268]	@ (8003b64 <TIM_Base_SetConfig+0x130>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d00b      	beq.n	8003a74 <TIM_Base_SetConfig+0x40>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	4a42      	ldr	r2, [pc, #264]	@ (8003b68 <TIM_Base_SetConfig+0x134>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d007      	beq.n	8003a74 <TIM_Base_SetConfig+0x40>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	4a41      	ldr	r2, [pc, #260]	@ (8003b6c <TIM_Base_SetConfig+0x138>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d003      	beq.n	8003a74 <TIM_Base_SetConfig+0x40>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	4a40      	ldr	r2, [pc, #256]	@ (8003b70 <TIM_Base_SetConfig+0x13c>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d108      	bne.n	8003a86 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	68fa      	ldr	r2, [r7, #12]
 8003a82:	4313      	orrs	r3, r2
 8003a84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4a35      	ldr	r2, [pc, #212]	@ (8003b60 <TIM_Base_SetConfig+0x12c>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d02b      	beq.n	8003ae6 <TIM_Base_SetConfig+0xb2>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a94:	d027      	beq.n	8003ae6 <TIM_Base_SetConfig+0xb2>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	4a32      	ldr	r2, [pc, #200]	@ (8003b64 <TIM_Base_SetConfig+0x130>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d023      	beq.n	8003ae6 <TIM_Base_SetConfig+0xb2>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	4a31      	ldr	r2, [pc, #196]	@ (8003b68 <TIM_Base_SetConfig+0x134>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d01f      	beq.n	8003ae6 <TIM_Base_SetConfig+0xb2>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4a30      	ldr	r2, [pc, #192]	@ (8003b6c <TIM_Base_SetConfig+0x138>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d01b      	beq.n	8003ae6 <TIM_Base_SetConfig+0xb2>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	4a2f      	ldr	r2, [pc, #188]	@ (8003b70 <TIM_Base_SetConfig+0x13c>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d017      	beq.n	8003ae6 <TIM_Base_SetConfig+0xb2>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	4a2e      	ldr	r2, [pc, #184]	@ (8003b74 <TIM_Base_SetConfig+0x140>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d013      	beq.n	8003ae6 <TIM_Base_SetConfig+0xb2>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4a2d      	ldr	r2, [pc, #180]	@ (8003b78 <TIM_Base_SetConfig+0x144>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d00f      	beq.n	8003ae6 <TIM_Base_SetConfig+0xb2>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	4a2c      	ldr	r2, [pc, #176]	@ (8003b7c <TIM_Base_SetConfig+0x148>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d00b      	beq.n	8003ae6 <TIM_Base_SetConfig+0xb2>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a2b      	ldr	r2, [pc, #172]	@ (8003b80 <TIM_Base_SetConfig+0x14c>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d007      	beq.n	8003ae6 <TIM_Base_SetConfig+0xb2>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a2a      	ldr	r2, [pc, #168]	@ (8003b84 <TIM_Base_SetConfig+0x150>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d003      	beq.n	8003ae6 <TIM_Base_SetConfig+0xb2>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4a29      	ldr	r2, [pc, #164]	@ (8003b88 <TIM_Base_SetConfig+0x154>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d108      	bne.n	8003af8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003aec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	68db      	ldr	r3, [r3, #12]
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	695b      	ldr	r3, [r3, #20]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	68fa      	ldr	r2, [r7, #12]
 8003b0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	689a      	ldr	r2, [r3, #8]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	4a10      	ldr	r2, [pc, #64]	@ (8003b60 <TIM_Base_SetConfig+0x12c>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d003      	beq.n	8003b2c <TIM_Base_SetConfig+0xf8>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	4a12      	ldr	r2, [pc, #72]	@ (8003b70 <TIM_Base_SetConfig+0x13c>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d103      	bne.n	8003b34 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	691a      	ldr	r2, [r3, #16]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	691b      	ldr	r3, [r3, #16]
 8003b3e:	f003 0301 	and.w	r3, r3, #1
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d105      	bne.n	8003b52 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	f023 0201 	bic.w	r2, r3, #1
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	611a      	str	r2, [r3, #16]
  }
}
 8003b52:	bf00      	nop
 8003b54:	3714      	adds	r7, #20
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	40010000 	.word	0x40010000
 8003b64:	40000400 	.word	0x40000400
 8003b68:	40000800 	.word	0x40000800
 8003b6c:	40000c00 	.word	0x40000c00
 8003b70:	40010400 	.word	0x40010400
 8003b74:	40014000 	.word	0x40014000
 8003b78:	40014400 	.word	0x40014400
 8003b7c:	40014800 	.word	0x40014800
 8003b80:	40001800 	.word	0x40001800
 8003b84:	40001c00 	.word	0x40001c00
 8003b88:	40002000 	.word	0x40002000

08003b8c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b086      	sub	sp, #24
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
 8003b94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b96:	2300      	movs	r3, #0
 8003b98:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ba8:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	693a      	ldr	r2, [r7, #16]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	f023 0307 	bic.w	r3, r3, #7
 8003bba:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	693a      	ldr	r2, [r7, #16]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	693a      	ldr	r2, [r7, #16]
 8003bcc:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	2b70      	cmp	r3, #112	@ 0x70
 8003bd4:	d01a      	beq.n	8003c0c <TIM_SlaveTimer_SetConfig+0x80>
 8003bd6:	2b70      	cmp	r3, #112	@ 0x70
 8003bd8:	d860      	bhi.n	8003c9c <TIM_SlaveTimer_SetConfig+0x110>
 8003bda:	2b60      	cmp	r3, #96	@ 0x60
 8003bdc:	d054      	beq.n	8003c88 <TIM_SlaveTimer_SetConfig+0xfc>
 8003bde:	2b60      	cmp	r3, #96	@ 0x60
 8003be0:	d85c      	bhi.n	8003c9c <TIM_SlaveTimer_SetConfig+0x110>
 8003be2:	2b50      	cmp	r3, #80	@ 0x50
 8003be4:	d046      	beq.n	8003c74 <TIM_SlaveTimer_SetConfig+0xe8>
 8003be6:	2b50      	cmp	r3, #80	@ 0x50
 8003be8:	d858      	bhi.n	8003c9c <TIM_SlaveTimer_SetConfig+0x110>
 8003bea:	2b40      	cmp	r3, #64	@ 0x40
 8003bec:	d019      	beq.n	8003c22 <TIM_SlaveTimer_SetConfig+0x96>
 8003bee:	2b40      	cmp	r3, #64	@ 0x40
 8003bf0:	d854      	bhi.n	8003c9c <TIM_SlaveTimer_SetConfig+0x110>
 8003bf2:	2b30      	cmp	r3, #48	@ 0x30
 8003bf4:	d055      	beq.n	8003ca2 <TIM_SlaveTimer_SetConfig+0x116>
 8003bf6:	2b30      	cmp	r3, #48	@ 0x30
 8003bf8:	d850      	bhi.n	8003c9c <TIM_SlaveTimer_SetConfig+0x110>
 8003bfa:	2b20      	cmp	r3, #32
 8003bfc:	d051      	beq.n	8003ca2 <TIM_SlaveTimer_SetConfig+0x116>
 8003bfe:	2b20      	cmp	r3, #32
 8003c00:	d84c      	bhi.n	8003c9c <TIM_SlaveTimer_SetConfig+0x110>
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d04d      	beq.n	8003ca2 <TIM_SlaveTimer_SetConfig+0x116>
 8003c06:	2b10      	cmp	r3, #16
 8003c08:	d04b      	beq.n	8003ca2 <TIM_SlaveTimer_SetConfig+0x116>
 8003c0a:	e047      	b.n	8003c9c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8003c1c:	f000 f9ec 	bl	8003ff8 <TIM_ETR_SetConfig>
      break;
 8003c20:	e040      	b.n	8003ca4 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	2b05      	cmp	r3, #5
 8003c28:	d101      	bne.n	8003c2e <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e03b      	b.n	8003ca6 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	6a1b      	ldr	r3, [r3, #32]
 8003c34:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	6a1a      	ldr	r2, [r3, #32]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f022 0201 	bic.w	r2, r2, #1
 8003c44:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	699b      	ldr	r3, [r3, #24]
 8003c4c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c54:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	691b      	ldr	r3, [r3, #16]
 8003c5a:	011b      	lsls	r3, r3, #4
 8003c5c:	68ba      	ldr	r2, [r7, #8]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	68ba      	ldr	r2, [r7, #8]
 8003c68:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	68fa      	ldr	r2, [r7, #12]
 8003c70:	621a      	str	r2, [r3, #32]
      break;
 8003c72:	e017      	b.n	8003ca4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c80:	461a      	mov	r2, r3
 8003c82:	f000 f889 	bl	8003d98 <TIM_TI1_ConfigInputStage>
      break;
 8003c86:	e00d      	b.n	8003ca4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c94:	461a      	mov	r2, r3
 8003c96:	f000 f8eb 	bl	8003e70 <TIM_TI2_ConfigInputStage>
      break;
 8003c9a:	e003      	b.n	8003ca4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	75fb      	strb	r3, [r7, #23]
      break;
 8003ca0:	e000      	b.n	8003ca4 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8003ca2:	bf00      	nop
  }

  return status;
 8003ca4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3718      	adds	r7, #24
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}
	...

08003cb0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b087      	sub	sp, #28
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
 8003cbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6a1b      	ldr	r3, [r3, #32]
 8003cc2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	6a1b      	ldr	r3, [r3, #32]
 8003cc8:	f023 0201 	bic.w	r2, r3, #1
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	699b      	ldr	r3, [r3, #24]
 8003cd4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	4a28      	ldr	r2, [pc, #160]	@ (8003d7c <TIM_TI1_SetConfig+0xcc>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d01b      	beq.n	8003d16 <TIM_TI1_SetConfig+0x66>
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ce4:	d017      	beq.n	8003d16 <TIM_TI1_SetConfig+0x66>
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	4a25      	ldr	r2, [pc, #148]	@ (8003d80 <TIM_TI1_SetConfig+0xd0>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d013      	beq.n	8003d16 <TIM_TI1_SetConfig+0x66>
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	4a24      	ldr	r2, [pc, #144]	@ (8003d84 <TIM_TI1_SetConfig+0xd4>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d00f      	beq.n	8003d16 <TIM_TI1_SetConfig+0x66>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	4a23      	ldr	r2, [pc, #140]	@ (8003d88 <TIM_TI1_SetConfig+0xd8>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d00b      	beq.n	8003d16 <TIM_TI1_SetConfig+0x66>
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	4a22      	ldr	r2, [pc, #136]	@ (8003d8c <TIM_TI1_SetConfig+0xdc>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d007      	beq.n	8003d16 <TIM_TI1_SetConfig+0x66>
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	4a21      	ldr	r2, [pc, #132]	@ (8003d90 <TIM_TI1_SetConfig+0xe0>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d003      	beq.n	8003d16 <TIM_TI1_SetConfig+0x66>
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	4a20      	ldr	r2, [pc, #128]	@ (8003d94 <TIM_TI1_SetConfig+0xe4>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d101      	bne.n	8003d1a <TIM_TI1_SetConfig+0x6a>
 8003d16:	2301      	movs	r3, #1
 8003d18:	e000      	b.n	8003d1c <TIM_TI1_SetConfig+0x6c>
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d008      	beq.n	8003d32 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	f023 0303 	bic.w	r3, r3, #3
 8003d26:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003d28:	697a      	ldr	r2, [r7, #20]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	617b      	str	r3, [r7, #20]
 8003d30:	e003      	b.n	8003d3a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	f043 0301 	orr.w	r3, r3, #1
 8003d38:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d40:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	011b      	lsls	r3, r3, #4
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	697a      	ldr	r2, [r7, #20]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	f023 030a 	bic.w	r3, r3, #10
 8003d54:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	f003 030a 	and.w	r3, r3, #10
 8003d5c:	693a      	ldr	r2, [r7, #16]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	697a      	ldr	r2, [r7, #20]
 8003d66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	693a      	ldr	r2, [r7, #16]
 8003d6c:	621a      	str	r2, [r3, #32]
}
 8003d6e:	bf00      	nop
 8003d70:	371c      	adds	r7, #28
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop
 8003d7c:	40010000 	.word	0x40010000
 8003d80:	40000400 	.word	0x40000400
 8003d84:	40000800 	.word	0x40000800
 8003d88:	40000c00 	.word	0x40000c00
 8003d8c:	40010400 	.word	0x40010400
 8003d90:	40014000 	.word	0x40014000
 8003d94:	40001800 	.word	0x40001800

08003d98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b087      	sub	sp, #28
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6a1b      	ldr	r3, [r3, #32]
 8003da8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	6a1b      	ldr	r3, [r3, #32]
 8003dae:	f023 0201 	bic.w	r2, r3, #1
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	699b      	ldr	r3, [r3, #24]
 8003dba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003dc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	011b      	lsls	r3, r3, #4
 8003dc8:	693a      	ldr	r2, [r7, #16]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	f023 030a 	bic.w	r3, r3, #10
 8003dd4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003dd6:	697a      	ldr	r2, [r7, #20]
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	693a      	ldr	r2, [r7, #16]
 8003de2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	697a      	ldr	r2, [r7, #20]
 8003de8:	621a      	str	r2, [r3, #32]
}
 8003dea:	bf00      	nop
 8003dec:	371c      	adds	r7, #28
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr

08003df6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003df6:	b480      	push	{r7}
 8003df8:	b087      	sub	sp, #28
 8003dfa:	af00      	add	r7, sp, #0
 8003dfc:	60f8      	str	r0, [r7, #12]
 8003dfe:	60b9      	str	r1, [r7, #8]
 8003e00:	607a      	str	r2, [r7, #4]
 8003e02:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6a1b      	ldr	r3, [r3, #32]
 8003e08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	6a1b      	ldr	r3, [r3, #32]
 8003e0e:	f023 0210 	bic.w	r2, r3, #16
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	699b      	ldr	r3, [r3, #24]
 8003e1a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	021b      	lsls	r3, r3, #8
 8003e28:	693a      	ldr	r2, [r7, #16]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e34:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	031b      	lsls	r3, r3, #12
 8003e3a:	b29b      	uxth	r3, r3
 8003e3c:	693a      	ldr	r2, [r7, #16]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003e48:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	011b      	lsls	r3, r3, #4
 8003e4e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8003e52:	697a      	ldr	r2, [r7, #20]
 8003e54:	4313      	orrs	r3, r2
 8003e56:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	693a      	ldr	r2, [r7, #16]
 8003e5c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	697a      	ldr	r2, [r7, #20]
 8003e62:	621a      	str	r2, [r3, #32]
}
 8003e64:	bf00      	nop
 8003e66:	371c      	adds	r7, #28
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr

08003e70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b087      	sub	sp, #28
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6a1b      	ldr	r3, [r3, #32]
 8003e80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	6a1b      	ldr	r3, [r3, #32]
 8003e86:	f023 0210 	bic.w	r2, r3, #16
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	699b      	ldr	r3, [r3, #24]
 8003e92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	031b      	lsls	r3, r3, #12
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003eac:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	011b      	lsls	r3, r3, #4
 8003eb2:	697a      	ldr	r2, [r7, #20]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	693a      	ldr	r2, [r7, #16]
 8003ebc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	697a      	ldr	r2, [r7, #20]
 8003ec2:	621a      	str	r2, [r3, #32]
}
 8003ec4:	bf00      	nop
 8003ec6:	371c      	adds	r7, #28
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr

08003ed0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b087      	sub	sp, #28
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	60f8      	str	r0, [r7, #12]
 8003ed8:	60b9      	str	r1, [r7, #8]
 8003eda:	607a      	str	r2, [r7, #4]
 8003edc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6a1b      	ldr	r3, [r3, #32]
 8003ee2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6a1b      	ldr	r3, [r3, #32]
 8003ee8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	69db      	ldr	r3, [r3, #28]
 8003ef4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	f023 0303 	bic.w	r3, r3, #3
 8003efc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8003efe:	693a      	ldr	r2, [r7, #16]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f0c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	011b      	lsls	r3, r3, #4
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	693a      	ldr	r2, [r7, #16]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8003f20:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	021b      	lsls	r3, r3, #8
 8003f26:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8003f2a:	697a      	ldr	r2, [r7, #20]
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	693a      	ldr	r2, [r7, #16]
 8003f34:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	697a      	ldr	r2, [r7, #20]
 8003f3a:	621a      	str	r2, [r3, #32]
}
 8003f3c:	bf00      	nop
 8003f3e:	371c      	adds	r7, #28
 8003f40:	46bd      	mov	sp, r7
 8003f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f46:	4770      	bx	lr

08003f48 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b087      	sub	sp, #28
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	60f8      	str	r0, [r7, #12]
 8003f50:	60b9      	str	r1, [r7, #8]
 8003f52:	607a      	str	r2, [r7, #4]
 8003f54:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	6a1b      	ldr	r3, [r3, #32]
 8003f5a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6a1b      	ldr	r3, [r3, #32]
 8003f60:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	69db      	ldr	r3, [r3, #28]
 8003f6c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f74:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	021b      	lsls	r3, r3, #8
 8003f7a:	693a      	ldr	r2, [r7, #16]
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003f86:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	031b      	lsls	r3, r3, #12
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	693a      	ldr	r2, [r7, #16]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8003f9a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	031b      	lsls	r3, r3, #12
 8003fa0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8003fa4:	697a      	ldr	r2, [r7, #20]
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	693a      	ldr	r2, [r7, #16]
 8003fae:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	697a      	ldr	r2, [r7, #20]
 8003fb4:	621a      	str	r2, [r3, #32]
}
 8003fb6:	bf00      	nop
 8003fb8:	371c      	adds	r7, #28
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr

08003fc2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003fc2:	b480      	push	{r7}
 8003fc4:	b085      	sub	sp, #20
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	6078      	str	r0, [r7, #4]
 8003fca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fd8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003fda:	683a      	ldr	r2, [r7, #0]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	f043 0307 	orr.w	r3, r3, #7
 8003fe4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	68fa      	ldr	r2, [r7, #12]
 8003fea:	609a      	str	r2, [r3, #8]
}
 8003fec:	bf00      	nop
 8003fee:	3714      	adds	r7, #20
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr

08003ff8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b087      	sub	sp, #28
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	60f8      	str	r0, [r7, #12]
 8004000:	60b9      	str	r1, [r7, #8]
 8004002:	607a      	str	r2, [r7, #4]
 8004004:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004012:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	021a      	lsls	r2, r3, #8
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	431a      	orrs	r2, r3
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	4313      	orrs	r3, r2
 8004020:	697a      	ldr	r2, [r7, #20]
 8004022:	4313      	orrs	r3, r2
 8004024:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	697a      	ldr	r2, [r7, #20]
 800402a:	609a      	str	r2, [r3, #8]
}
 800402c:	bf00      	nop
 800402e:	371c      	adds	r7, #28
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr

08004038 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004038:	b480      	push	{r7}
 800403a:	b087      	sub	sp, #28
 800403c:	af00      	add	r7, sp, #0
 800403e:	60f8      	str	r0, [r7, #12]
 8004040:	60b9      	str	r1, [r7, #8]
 8004042:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	f003 031f 	and.w	r3, r3, #31
 800404a:	2201      	movs	r2, #1
 800404c:	fa02 f303 	lsl.w	r3, r2, r3
 8004050:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	6a1a      	ldr	r2, [r3, #32]
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	43db      	mvns	r3, r3
 800405a:	401a      	ands	r2, r3
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6a1a      	ldr	r2, [r3, #32]
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	f003 031f 	and.w	r3, r3, #31
 800406a:	6879      	ldr	r1, [r7, #4]
 800406c:	fa01 f303 	lsl.w	r3, r1, r3
 8004070:	431a      	orrs	r2, r3
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	621a      	str	r2, [r3, #32]
}
 8004076:	bf00      	nop
 8004078:	371c      	adds	r7, #28
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr
	...

08004084 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004084:	b480      	push	{r7}
 8004086:	b085      	sub	sp, #20
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
 800408c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004094:	2b01      	cmp	r3, #1
 8004096:	d101      	bne.n	800409c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004098:	2302      	movs	r3, #2
 800409a:	e05a      	b.n	8004152 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2202      	movs	r2, #2
 80040a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68fa      	ldr	r2, [r7, #12]
 80040ca:	4313      	orrs	r3, r2
 80040cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	68fa      	ldr	r2, [r7, #12]
 80040d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a21      	ldr	r2, [pc, #132]	@ (8004160 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d022      	beq.n	8004126 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040e8:	d01d      	beq.n	8004126 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a1d      	ldr	r2, [pc, #116]	@ (8004164 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d018      	beq.n	8004126 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a1b      	ldr	r2, [pc, #108]	@ (8004168 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d013      	beq.n	8004126 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a1a      	ldr	r2, [pc, #104]	@ (800416c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d00e      	beq.n	8004126 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a18      	ldr	r2, [pc, #96]	@ (8004170 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d009      	beq.n	8004126 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a17      	ldr	r2, [pc, #92]	@ (8004174 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d004      	beq.n	8004126 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a15      	ldr	r2, [pc, #84]	@ (8004178 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d10c      	bne.n	8004140 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800412c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	68ba      	ldr	r2, [r7, #8]
 8004134:	4313      	orrs	r3, r2
 8004136:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	68ba      	ldr	r2, [r7, #8]
 800413e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2200      	movs	r2, #0
 800414c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004150:	2300      	movs	r3, #0
}
 8004152:	4618      	mov	r0, r3
 8004154:	3714      	adds	r7, #20
 8004156:	46bd      	mov	sp, r7
 8004158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415c:	4770      	bx	lr
 800415e:	bf00      	nop
 8004160:	40010000 	.word	0x40010000
 8004164:	40000400 	.word	0x40000400
 8004168:	40000800 	.word	0x40000800
 800416c:	40000c00 	.word	0x40000c00
 8004170:	40010400 	.word	0x40010400
 8004174:	40014000 	.word	0x40014000
 8004178:	40001800 	.word	0x40001800

0800417c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b082      	sub	sp, #8
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d101      	bne.n	800418e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e042      	b.n	8004214 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004194:	b2db      	uxtb	r3, r3
 8004196:	2b00      	cmp	r3, #0
 8004198:	d106      	bne.n	80041a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f7fd fab4 	bl	8001710 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2224      	movs	r2, #36	@ 0x24
 80041ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	68da      	ldr	r2, [r3, #12]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f000 f973 	bl	80044ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	691a      	ldr	r2, [r3, #16]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80041d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	695a      	ldr	r2, [r3, #20]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80041e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	68da      	ldr	r2, [r3, #12]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80041f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2220      	movs	r2, #32
 8004200:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2220      	movs	r2, #32
 8004208:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2200      	movs	r2, #0
 8004210:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004212:	2300      	movs	r3, #0
}
 8004214:	4618      	mov	r0, r3
 8004216:	3708      	adds	r7, #8
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}

0800421c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b08a      	sub	sp, #40	@ 0x28
 8004220:	af02      	add	r7, sp, #8
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	603b      	str	r3, [r7, #0]
 8004228:	4613      	mov	r3, r2
 800422a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800422c:	2300      	movs	r3, #0
 800422e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004236:	b2db      	uxtb	r3, r3
 8004238:	2b20      	cmp	r3, #32
 800423a:	d175      	bne.n	8004328 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d002      	beq.n	8004248 <HAL_UART_Transmit+0x2c>
 8004242:	88fb      	ldrh	r3, [r7, #6]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d101      	bne.n	800424c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e06e      	b.n	800432a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2200      	movs	r2, #0
 8004250:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2221      	movs	r2, #33	@ 0x21
 8004256:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800425a:	f7fd fc39 	bl	8001ad0 <HAL_GetTick>
 800425e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	88fa      	ldrh	r2, [r7, #6]
 8004264:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	88fa      	ldrh	r2, [r7, #6]
 800426a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004274:	d108      	bne.n	8004288 <HAL_UART_Transmit+0x6c>
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	691b      	ldr	r3, [r3, #16]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d104      	bne.n	8004288 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800427e:	2300      	movs	r3, #0
 8004280:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	61bb      	str	r3, [r7, #24]
 8004286:	e003      	b.n	8004290 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800428c:	2300      	movs	r3, #0
 800428e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004290:	e02e      	b.n	80042f0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	9300      	str	r3, [sp, #0]
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	2200      	movs	r2, #0
 800429a:	2180      	movs	r1, #128	@ 0x80
 800429c:	68f8      	ldr	r0, [r7, #12]
 800429e:	f000 f848 	bl	8004332 <UART_WaitOnFlagUntilTimeout>
 80042a2:	4603      	mov	r3, r0
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d005      	beq.n	80042b4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2220      	movs	r2, #32
 80042ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80042b0:	2303      	movs	r3, #3
 80042b2:	e03a      	b.n	800432a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d10b      	bne.n	80042d2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80042ba:	69bb      	ldr	r3, [r7, #24]
 80042bc:	881b      	ldrh	r3, [r3, #0]
 80042be:	461a      	mov	r2, r3
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80042ca:	69bb      	ldr	r3, [r7, #24]
 80042cc:	3302      	adds	r3, #2
 80042ce:	61bb      	str	r3, [r7, #24]
 80042d0:	e007      	b.n	80042e2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80042d2:	69fb      	ldr	r3, [r7, #28]
 80042d4:	781a      	ldrb	r2, [r3, #0]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80042dc:	69fb      	ldr	r3, [r7, #28]
 80042de:	3301      	adds	r3, #1
 80042e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	3b01      	subs	r3, #1
 80042ea:	b29a      	uxth	r2, r3
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d1cb      	bne.n	8004292 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	9300      	str	r3, [sp, #0]
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	2200      	movs	r2, #0
 8004302:	2140      	movs	r1, #64	@ 0x40
 8004304:	68f8      	ldr	r0, [r7, #12]
 8004306:	f000 f814 	bl	8004332 <UART_WaitOnFlagUntilTimeout>
 800430a:	4603      	mov	r3, r0
 800430c:	2b00      	cmp	r3, #0
 800430e:	d005      	beq.n	800431c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2220      	movs	r2, #32
 8004314:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004318:	2303      	movs	r3, #3
 800431a:	e006      	b.n	800432a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2220      	movs	r2, #32
 8004320:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004324:	2300      	movs	r3, #0
 8004326:	e000      	b.n	800432a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004328:	2302      	movs	r3, #2
  }
}
 800432a:	4618      	mov	r0, r3
 800432c:	3720      	adds	r7, #32
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}

08004332 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004332:	b580      	push	{r7, lr}
 8004334:	b086      	sub	sp, #24
 8004336:	af00      	add	r7, sp, #0
 8004338:	60f8      	str	r0, [r7, #12]
 800433a:	60b9      	str	r1, [r7, #8]
 800433c:	603b      	str	r3, [r7, #0]
 800433e:	4613      	mov	r3, r2
 8004340:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004342:	e03b      	b.n	80043bc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004344:	6a3b      	ldr	r3, [r7, #32]
 8004346:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800434a:	d037      	beq.n	80043bc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800434c:	f7fd fbc0 	bl	8001ad0 <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	6a3a      	ldr	r2, [r7, #32]
 8004358:	429a      	cmp	r2, r3
 800435a:	d302      	bcc.n	8004362 <UART_WaitOnFlagUntilTimeout+0x30>
 800435c:	6a3b      	ldr	r3, [r7, #32]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d101      	bne.n	8004366 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	e03a      	b.n	80043dc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	f003 0304 	and.w	r3, r3, #4
 8004370:	2b00      	cmp	r3, #0
 8004372:	d023      	beq.n	80043bc <UART_WaitOnFlagUntilTimeout+0x8a>
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	2b80      	cmp	r3, #128	@ 0x80
 8004378:	d020      	beq.n	80043bc <UART_WaitOnFlagUntilTimeout+0x8a>
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	2b40      	cmp	r3, #64	@ 0x40
 800437e:	d01d      	beq.n	80043bc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f003 0308 	and.w	r3, r3, #8
 800438a:	2b08      	cmp	r3, #8
 800438c:	d116      	bne.n	80043bc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800438e:	2300      	movs	r3, #0
 8004390:	617b      	str	r3, [r7, #20]
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	617b      	str	r3, [r7, #20]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	617b      	str	r3, [r7, #20]
 80043a2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80043a4:	68f8      	ldr	r0, [r7, #12]
 80043a6:	f000 f81d 	bl	80043e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2208      	movs	r2, #8
 80043ae:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e00f      	b.n	80043dc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	4013      	ands	r3, r2
 80043c6:	68ba      	ldr	r2, [r7, #8]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	bf0c      	ite	eq
 80043cc:	2301      	moveq	r3, #1
 80043ce:	2300      	movne	r3, #0
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	461a      	mov	r2, r3
 80043d4:	79fb      	ldrb	r3, [r7, #7]
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d0b4      	beq.n	8004344 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80043da:	2300      	movs	r3, #0
}
 80043dc:	4618      	mov	r0, r3
 80043de:	3718      	adds	r7, #24
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}

080043e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b095      	sub	sp, #84	@ 0x54
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	330c      	adds	r3, #12
 80043f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043f6:	e853 3f00 	ldrex	r3, [r3]
 80043fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80043fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004402:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	330c      	adds	r3, #12
 800440a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800440c:	643a      	str	r2, [r7, #64]	@ 0x40
 800440e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004410:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004412:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004414:	e841 2300 	strex	r3, r2, [r1]
 8004418:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800441a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800441c:	2b00      	cmp	r3, #0
 800441e:	d1e5      	bne.n	80043ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	3314      	adds	r3, #20
 8004426:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004428:	6a3b      	ldr	r3, [r7, #32]
 800442a:	e853 3f00 	ldrex	r3, [r3]
 800442e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	f023 0301 	bic.w	r3, r3, #1
 8004436:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	3314      	adds	r3, #20
 800443e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004440:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004442:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004444:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004446:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004448:	e841 2300 	strex	r3, r2, [r1]
 800444c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800444e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1e5      	bne.n	8004420 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004458:	2b01      	cmp	r3, #1
 800445a:	d119      	bne.n	8004490 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	330c      	adds	r3, #12
 8004462:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	e853 3f00 	ldrex	r3, [r3]
 800446a:	60bb      	str	r3, [r7, #8]
   return(result);
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	f023 0310 	bic.w	r3, r3, #16
 8004472:	647b      	str	r3, [r7, #68]	@ 0x44
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	330c      	adds	r3, #12
 800447a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800447c:	61ba      	str	r2, [r7, #24]
 800447e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004480:	6979      	ldr	r1, [r7, #20]
 8004482:	69ba      	ldr	r2, [r7, #24]
 8004484:	e841 2300 	strex	r3, r2, [r1]
 8004488:	613b      	str	r3, [r7, #16]
   return(result);
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d1e5      	bne.n	800445c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2220      	movs	r2, #32
 8004494:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800449e:	bf00      	nop
 80044a0:	3754      	adds	r7, #84	@ 0x54
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr
	...

080044ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044b0:	b0c0      	sub	sp, #256	@ 0x100
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	691b      	ldr	r3, [r3, #16]
 80044c0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80044c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044c8:	68d9      	ldr	r1, [r3, #12]
 80044ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	ea40 0301 	orr.w	r3, r0, r1
 80044d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80044d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044da:	689a      	ldr	r2, [r3, #8]
 80044dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	431a      	orrs	r2, r3
 80044e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044e8:	695b      	ldr	r3, [r3, #20]
 80044ea:	431a      	orrs	r2, r3
 80044ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044f0:	69db      	ldr	r3, [r3, #28]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80044f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004504:	f021 010c 	bic.w	r1, r1, #12
 8004508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004512:	430b      	orrs	r3, r1
 8004514:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	695b      	ldr	r3, [r3, #20]
 800451e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004526:	6999      	ldr	r1, [r3, #24]
 8004528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	ea40 0301 	orr.w	r3, r0, r1
 8004532:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	4b8f      	ldr	r3, [pc, #572]	@ (8004778 <UART_SetConfig+0x2cc>)
 800453c:	429a      	cmp	r2, r3
 800453e:	d005      	beq.n	800454c <UART_SetConfig+0xa0>
 8004540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	4b8d      	ldr	r3, [pc, #564]	@ (800477c <UART_SetConfig+0x2d0>)
 8004548:	429a      	cmp	r2, r3
 800454a:	d104      	bne.n	8004556 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800454c:	f7fe fa66 	bl	8002a1c <HAL_RCC_GetPCLK2Freq>
 8004550:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004554:	e003      	b.n	800455e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004556:	f7fe fa4d 	bl	80029f4 <HAL_RCC_GetPCLK1Freq>
 800455a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800455e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004562:	69db      	ldr	r3, [r3, #28]
 8004564:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004568:	f040 810c 	bne.w	8004784 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800456c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004570:	2200      	movs	r2, #0
 8004572:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004576:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800457a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800457e:	4622      	mov	r2, r4
 8004580:	462b      	mov	r3, r5
 8004582:	1891      	adds	r1, r2, r2
 8004584:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004586:	415b      	adcs	r3, r3
 8004588:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800458a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800458e:	4621      	mov	r1, r4
 8004590:	eb12 0801 	adds.w	r8, r2, r1
 8004594:	4629      	mov	r1, r5
 8004596:	eb43 0901 	adc.w	r9, r3, r1
 800459a:	f04f 0200 	mov.w	r2, #0
 800459e:	f04f 0300 	mov.w	r3, #0
 80045a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80045a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80045aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80045ae:	4690      	mov	r8, r2
 80045b0:	4699      	mov	r9, r3
 80045b2:	4623      	mov	r3, r4
 80045b4:	eb18 0303 	adds.w	r3, r8, r3
 80045b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80045bc:	462b      	mov	r3, r5
 80045be:	eb49 0303 	adc.w	r3, r9, r3
 80045c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80045c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	2200      	movs	r2, #0
 80045ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80045d2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80045d6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80045da:	460b      	mov	r3, r1
 80045dc:	18db      	adds	r3, r3, r3
 80045de:	653b      	str	r3, [r7, #80]	@ 0x50
 80045e0:	4613      	mov	r3, r2
 80045e2:	eb42 0303 	adc.w	r3, r2, r3
 80045e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80045e8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80045ec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80045f0:	f7fc fb4a 	bl	8000c88 <__aeabi_uldivmod>
 80045f4:	4602      	mov	r2, r0
 80045f6:	460b      	mov	r3, r1
 80045f8:	4b61      	ldr	r3, [pc, #388]	@ (8004780 <UART_SetConfig+0x2d4>)
 80045fa:	fba3 2302 	umull	r2, r3, r3, r2
 80045fe:	095b      	lsrs	r3, r3, #5
 8004600:	011c      	lsls	r4, r3, #4
 8004602:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004606:	2200      	movs	r2, #0
 8004608:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800460c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004610:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004614:	4642      	mov	r2, r8
 8004616:	464b      	mov	r3, r9
 8004618:	1891      	adds	r1, r2, r2
 800461a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800461c:	415b      	adcs	r3, r3
 800461e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004620:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004624:	4641      	mov	r1, r8
 8004626:	eb12 0a01 	adds.w	sl, r2, r1
 800462a:	4649      	mov	r1, r9
 800462c:	eb43 0b01 	adc.w	fp, r3, r1
 8004630:	f04f 0200 	mov.w	r2, #0
 8004634:	f04f 0300 	mov.w	r3, #0
 8004638:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800463c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004640:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004644:	4692      	mov	sl, r2
 8004646:	469b      	mov	fp, r3
 8004648:	4643      	mov	r3, r8
 800464a:	eb1a 0303 	adds.w	r3, sl, r3
 800464e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004652:	464b      	mov	r3, r9
 8004654:	eb4b 0303 	adc.w	r3, fp, r3
 8004658:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800465c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004668:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800466c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004670:	460b      	mov	r3, r1
 8004672:	18db      	adds	r3, r3, r3
 8004674:	643b      	str	r3, [r7, #64]	@ 0x40
 8004676:	4613      	mov	r3, r2
 8004678:	eb42 0303 	adc.w	r3, r2, r3
 800467c:	647b      	str	r3, [r7, #68]	@ 0x44
 800467e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004682:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004686:	f7fc faff 	bl	8000c88 <__aeabi_uldivmod>
 800468a:	4602      	mov	r2, r0
 800468c:	460b      	mov	r3, r1
 800468e:	4611      	mov	r1, r2
 8004690:	4b3b      	ldr	r3, [pc, #236]	@ (8004780 <UART_SetConfig+0x2d4>)
 8004692:	fba3 2301 	umull	r2, r3, r3, r1
 8004696:	095b      	lsrs	r3, r3, #5
 8004698:	2264      	movs	r2, #100	@ 0x64
 800469a:	fb02 f303 	mul.w	r3, r2, r3
 800469e:	1acb      	subs	r3, r1, r3
 80046a0:	00db      	lsls	r3, r3, #3
 80046a2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80046a6:	4b36      	ldr	r3, [pc, #216]	@ (8004780 <UART_SetConfig+0x2d4>)
 80046a8:	fba3 2302 	umull	r2, r3, r3, r2
 80046ac:	095b      	lsrs	r3, r3, #5
 80046ae:	005b      	lsls	r3, r3, #1
 80046b0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80046b4:	441c      	add	r4, r3
 80046b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046ba:	2200      	movs	r2, #0
 80046bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80046c0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80046c4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80046c8:	4642      	mov	r2, r8
 80046ca:	464b      	mov	r3, r9
 80046cc:	1891      	adds	r1, r2, r2
 80046ce:	63b9      	str	r1, [r7, #56]	@ 0x38
 80046d0:	415b      	adcs	r3, r3
 80046d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80046d8:	4641      	mov	r1, r8
 80046da:	1851      	adds	r1, r2, r1
 80046dc:	6339      	str	r1, [r7, #48]	@ 0x30
 80046de:	4649      	mov	r1, r9
 80046e0:	414b      	adcs	r3, r1
 80046e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80046e4:	f04f 0200 	mov.w	r2, #0
 80046e8:	f04f 0300 	mov.w	r3, #0
 80046ec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80046f0:	4659      	mov	r1, fp
 80046f2:	00cb      	lsls	r3, r1, #3
 80046f4:	4651      	mov	r1, sl
 80046f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046fa:	4651      	mov	r1, sl
 80046fc:	00ca      	lsls	r2, r1, #3
 80046fe:	4610      	mov	r0, r2
 8004700:	4619      	mov	r1, r3
 8004702:	4603      	mov	r3, r0
 8004704:	4642      	mov	r2, r8
 8004706:	189b      	adds	r3, r3, r2
 8004708:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800470c:	464b      	mov	r3, r9
 800470e:	460a      	mov	r2, r1
 8004710:	eb42 0303 	adc.w	r3, r2, r3
 8004714:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	2200      	movs	r2, #0
 8004720:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004724:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004728:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800472c:	460b      	mov	r3, r1
 800472e:	18db      	adds	r3, r3, r3
 8004730:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004732:	4613      	mov	r3, r2
 8004734:	eb42 0303 	adc.w	r3, r2, r3
 8004738:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800473a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800473e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004742:	f7fc faa1 	bl	8000c88 <__aeabi_uldivmod>
 8004746:	4602      	mov	r2, r0
 8004748:	460b      	mov	r3, r1
 800474a:	4b0d      	ldr	r3, [pc, #52]	@ (8004780 <UART_SetConfig+0x2d4>)
 800474c:	fba3 1302 	umull	r1, r3, r3, r2
 8004750:	095b      	lsrs	r3, r3, #5
 8004752:	2164      	movs	r1, #100	@ 0x64
 8004754:	fb01 f303 	mul.w	r3, r1, r3
 8004758:	1ad3      	subs	r3, r2, r3
 800475a:	00db      	lsls	r3, r3, #3
 800475c:	3332      	adds	r3, #50	@ 0x32
 800475e:	4a08      	ldr	r2, [pc, #32]	@ (8004780 <UART_SetConfig+0x2d4>)
 8004760:	fba2 2303 	umull	r2, r3, r2, r3
 8004764:	095b      	lsrs	r3, r3, #5
 8004766:	f003 0207 	and.w	r2, r3, #7
 800476a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4422      	add	r2, r4
 8004772:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004774:	e106      	b.n	8004984 <UART_SetConfig+0x4d8>
 8004776:	bf00      	nop
 8004778:	40011000 	.word	0x40011000
 800477c:	40011400 	.word	0x40011400
 8004780:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004784:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004788:	2200      	movs	r2, #0
 800478a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800478e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004792:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004796:	4642      	mov	r2, r8
 8004798:	464b      	mov	r3, r9
 800479a:	1891      	adds	r1, r2, r2
 800479c:	6239      	str	r1, [r7, #32]
 800479e:	415b      	adcs	r3, r3
 80047a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80047a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80047a6:	4641      	mov	r1, r8
 80047a8:	1854      	adds	r4, r2, r1
 80047aa:	4649      	mov	r1, r9
 80047ac:	eb43 0501 	adc.w	r5, r3, r1
 80047b0:	f04f 0200 	mov.w	r2, #0
 80047b4:	f04f 0300 	mov.w	r3, #0
 80047b8:	00eb      	lsls	r3, r5, #3
 80047ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047be:	00e2      	lsls	r2, r4, #3
 80047c0:	4614      	mov	r4, r2
 80047c2:	461d      	mov	r5, r3
 80047c4:	4643      	mov	r3, r8
 80047c6:	18e3      	adds	r3, r4, r3
 80047c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80047cc:	464b      	mov	r3, r9
 80047ce:	eb45 0303 	adc.w	r3, r5, r3
 80047d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80047d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80047e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80047e6:	f04f 0200 	mov.w	r2, #0
 80047ea:	f04f 0300 	mov.w	r3, #0
 80047ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80047f2:	4629      	mov	r1, r5
 80047f4:	008b      	lsls	r3, r1, #2
 80047f6:	4621      	mov	r1, r4
 80047f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047fc:	4621      	mov	r1, r4
 80047fe:	008a      	lsls	r2, r1, #2
 8004800:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004804:	f7fc fa40 	bl	8000c88 <__aeabi_uldivmod>
 8004808:	4602      	mov	r2, r0
 800480a:	460b      	mov	r3, r1
 800480c:	4b60      	ldr	r3, [pc, #384]	@ (8004990 <UART_SetConfig+0x4e4>)
 800480e:	fba3 2302 	umull	r2, r3, r3, r2
 8004812:	095b      	lsrs	r3, r3, #5
 8004814:	011c      	lsls	r4, r3, #4
 8004816:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800481a:	2200      	movs	r2, #0
 800481c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004820:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004824:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004828:	4642      	mov	r2, r8
 800482a:	464b      	mov	r3, r9
 800482c:	1891      	adds	r1, r2, r2
 800482e:	61b9      	str	r1, [r7, #24]
 8004830:	415b      	adcs	r3, r3
 8004832:	61fb      	str	r3, [r7, #28]
 8004834:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004838:	4641      	mov	r1, r8
 800483a:	1851      	adds	r1, r2, r1
 800483c:	6139      	str	r1, [r7, #16]
 800483e:	4649      	mov	r1, r9
 8004840:	414b      	adcs	r3, r1
 8004842:	617b      	str	r3, [r7, #20]
 8004844:	f04f 0200 	mov.w	r2, #0
 8004848:	f04f 0300 	mov.w	r3, #0
 800484c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004850:	4659      	mov	r1, fp
 8004852:	00cb      	lsls	r3, r1, #3
 8004854:	4651      	mov	r1, sl
 8004856:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800485a:	4651      	mov	r1, sl
 800485c:	00ca      	lsls	r2, r1, #3
 800485e:	4610      	mov	r0, r2
 8004860:	4619      	mov	r1, r3
 8004862:	4603      	mov	r3, r0
 8004864:	4642      	mov	r2, r8
 8004866:	189b      	adds	r3, r3, r2
 8004868:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800486c:	464b      	mov	r3, r9
 800486e:	460a      	mov	r2, r1
 8004870:	eb42 0303 	adc.w	r3, r2, r3
 8004874:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	2200      	movs	r2, #0
 8004880:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004882:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004884:	f04f 0200 	mov.w	r2, #0
 8004888:	f04f 0300 	mov.w	r3, #0
 800488c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004890:	4649      	mov	r1, r9
 8004892:	008b      	lsls	r3, r1, #2
 8004894:	4641      	mov	r1, r8
 8004896:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800489a:	4641      	mov	r1, r8
 800489c:	008a      	lsls	r2, r1, #2
 800489e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80048a2:	f7fc f9f1 	bl	8000c88 <__aeabi_uldivmod>
 80048a6:	4602      	mov	r2, r0
 80048a8:	460b      	mov	r3, r1
 80048aa:	4611      	mov	r1, r2
 80048ac:	4b38      	ldr	r3, [pc, #224]	@ (8004990 <UART_SetConfig+0x4e4>)
 80048ae:	fba3 2301 	umull	r2, r3, r3, r1
 80048b2:	095b      	lsrs	r3, r3, #5
 80048b4:	2264      	movs	r2, #100	@ 0x64
 80048b6:	fb02 f303 	mul.w	r3, r2, r3
 80048ba:	1acb      	subs	r3, r1, r3
 80048bc:	011b      	lsls	r3, r3, #4
 80048be:	3332      	adds	r3, #50	@ 0x32
 80048c0:	4a33      	ldr	r2, [pc, #204]	@ (8004990 <UART_SetConfig+0x4e4>)
 80048c2:	fba2 2303 	umull	r2, r3, r2, r3
 80048c6:	095b      	lsrs	r3, r3, #5
 80048c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048cc:	441c      	add	r4, r3
 80048ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048d2:	2200      	movs	r2, #0
 80048d4:	673b      	str	r3, [r7, #112]	@ 0x70
 80048d6:	677a      	str	r2, [r7, #116]	@ 0x74
 80048d8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80048dc:	4642      	mov	r2, r8
 80048de:	464b      	mov	r3, r9
 80048e0:	1891      	adds	r1, r2, r2
 80048e2:	60b9      	str	r1, [r7, #8]
 80048e4:	415b      	adcs	r3, r3
 80048e6:	60fb      	str	r3, [r7, #12]
 80048e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80048ec:	4641      	mov	r1, r8
 80048ee:	1851      	adds	r1, r2, r1
 80048f0:	6039      	str	r1, [r7, #0]
 80048f2:	4649      	mov	r1, r9
 80048f4:	414b      	adcs	r3, r1
 80048f6:	607b      	str	r3, [r7, #4]
 80048f8:	f04f 0200 	mov.w	r2, #0
 80048fc:	f04f 0300 	mov.w	r3, #0
 8004900:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004904:	4659      	mov	r1, fp
 8004906:	00cb      	lsls	r3, r1, #3
 8004908:	4651      	mov	r1, sl
 800490a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800490e:	4651      	mov	r1, sl
 8004910:	00ca      	lsls	r2, r1, #3
 8004912:	4610      	mov	r0, r2
 8004914:	4619      	mov	r1, r3
 8004916:	4603      	mov	r3, r0
 8004918:	4642      	mov	r2, r8
 800491a:	189b      	adds	r3, r3, r2
 800491c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800491e:	464b      	mov	r3, r9
 8004920:	460a      	mov	r2, r1
 8004922:	eb42 0303 	adc.w	r3, r2, r3
 8004926:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	2200      	movs	r2, #0
 8004930:	663b      	str	r3, [r7, #96]	@ 0x60
 8004932:	667a      	str	r2, [r7, #100]	@ 0x64
 8004934:	f04f 0200 	mov.w	r2, #0
 8004938:	f04f 0300 	mov.w	r3, #0
 800493c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004940:	4649      	mov	r1, r9
 8004942:	008b      	lsls	r3, r1, #2
 8004944:	4641      	mov	r1, r8
 8004946:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800494a:	4641      	mov	r1, r8
 800494c:	008a      	lsls	r2, r1, #2
 800494e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004952:	f7fc f999 	bl	8000c88 <__aeabi_uldivmod>
 8004956:	4602      	mov	r2, r0
 8004958:	460b      	mov	r3, r1
 800495a:	4b0d      	ldr	r3, [pc, #52]	@ (8004990 <UART_SetConfig+0x4e4>)
 800495c:	fba3 1302 	umull	r1, r3, r3, r2
 8004960:	095b      	lsrs	r3, r3, #5
 8004962:	2164      	movs	r1, #100	@ 0x64
 8004964:	fb01 f303 	mul.w	r3, r1, r3
 8004968:	1ad3      	subs	r3, r2, r3
 800496a:	011b      	lsls	r3, r3, #4
 800496c:	3332      	adds	r3, #50	@ 0x32
 800496e:	4a08      	ldr	r2, [pc, #32]	@ (8004990 <UART_SetConfig+0x4e4>)
 8004970:	fba2 2303 	umull	r2, r3, r2, r3
 8004974:	095b      	lsrs	r3, r3, #5
 8004976:	f003 020f 	and.w	r2, r3, #15
 800497a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4422      	add	r2, r4
 8004982:	609a      	str	r2, [r3, #8]
}
 8004984:	bf00      	nop
 8004986:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800498a:	46bd      	mov	sp, r7
 800498c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004990:	51eb851f 	.word	0x51eb851f

08004994 <__cvt>:
 8004994:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004998:	ec57 6b10 	vmov	r6, r7, d0
 800499c:	2f00      	cmp	r7, #0
 800499e:	460c      	mov	r4, r1
 80049a0:	4619      	mov	r1, r3
 80049a2:	463b      	mov	r3, r7
 80049a4:	bfbb      	ittet	lt
 80049a6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80049aa:	461f      	movlt	r7, r3
 80049ac:	2300      	movge	r3, #0
 80049ae:	232d      	movlt	r3, #45	@ 0x2d
 80049b0:	700b      	strb	r3, [r1, #0]
 80049b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80049b4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80049b8:	4691      	mov	r9, r2
 80049ba:	f023 0820 	bic.w	r8, r3, #32
 80049be:	bfbc      	itt	lt
 80049c0:	4632      	movlt	r2, r6
 80049c2:	4616      	movlt	r6, r2
 80049c4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80049c8:	d005      	beq.n	80049d6 <__cvt+0x42>
 80049ca:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80049ce:	d100      	bne.n	80049d2 <__cvt+0x3e>
 80049d0:	3401      	adds	r4, #1
 80049d2:	2102      	movs	r1, #2
 80049d4:	e000      	b.n	80049d8 <__cvt+0x44>
 80049d6:	2103      	movs	r1, #3
 80049d8:	ab03      	add	r3, sp, #12
 80049da:	9301      	str	r3, [sp, #4]
 80049dc:	ab02      	add	r3, sp, #8
 80049de:	9300      	str	r3, [sp, #0]
 80049e0:	ec47 6b10 	vmov	d0, r6, r7
 80049e4:	4653      	mov	r3, sl
 80049e6:	4622      	mov	r2, r4
 80049e8:	f000 fde6 	bl	80055b8 <_dtoa_r>
 80049ec:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80049f0:	4605      	mov	r5, r0
 80049f2:	d119      	bne.n	8004a28 <__cvt+0x94>
 80049f4:	f019 0f01 	tst.w	r9, #1
 80049f8:	d00e      	beq.n	8004a18 <__cvt+0x84>
 80049fa:	eb00 0904 	add.w	r9, r0, r4
 80049fe:	2200      	movs	r2, #0
 8004a00:	2300      	movs	r3, #0
 8004a02:	4630      	mov	r0, r6
 8004a04:	4639      	mov	r1, r7
 8004a06:	f7fc f87f 	bl	8000b08 <__aeabi_dcmpeq>
 8004a0a:	b108      	cbz	r0, 8004a10 <__cvt+0x7c>
 8004a0c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004a10:	2230      	movs	r2, #48	@ 0x30
 8004a12:	9b03      	ldr	r3, [sp, #12]
 8004a14:	454b      	cmp	r3, r9
 8004a16:	d31e      	bcc.n	8004a56 <__cvt+0xc2>
 8004a18:	9b03      	ldr	r3, [sp, #12]
 8004a1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004a1c:	1b5b      	subs	r3, r3, r5
 8004a1e:	4628      	mov	r0, r5
 8004a20:	6013      	str	r3, [r2, #0]
 8004a22:	b004      	add	sp, #16
 8004a24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a28:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004a2c:	eb00 0904 	add.w	r9, r0, r4
 8004a30:	d1e5      	bne.n	80049fe <__cvt+0x6a>
 8004a32:	7803      	ldrb	r3, [r0, #0]
 8004a34:	2b30      	cmp	r3, #48	@ 0x30
 8004a36:	d10a      	bne.n	8004a4e <__cvt+0xba>
 8004a38:	2200      	movs	r2, #0
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	4630      	mov	r0, r6
 8004a3e:	4639      	mov	r1, r7
 8004a40:	f7fc f862 	bl	8000b08 <__aeabi_dcmpeq>
 8004a44:	b918      	cbnz	r0, 8004a4e <__cvt+0xba>
 8004a46:	f1c4 0401 	rsb	r4, r4, #1
 8004a4a:	f8ca 4000 	str.w	r4, [sl]
 8004a4e:	f8da 3000 	ldr.w	r3, [sl]
 8004a52:	4499      	add	r9, r3
 8004a54:	e7d3      	b.n	80049fe <__cvt+0x6a>
 8004a56:	1c59      	adds	r1, r3, #1
 8004a58:	9103      	str	r1, [sp, #12]
 8004a5a:	701a      	strb	r2, [r3, #0]
 8004a5c:	e7d9      	b.n	8004a12 <__cvt+0x7e>

08004a5e <__exponent>:
 8004a5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a60:	2900      	cmp	r1, #0
 8004a62:	bfba      	itte	lt
 8004a64:	4249      	neglt	r1, r1
 8004a66:	232d      	movlt	r3, #45	@ 0x2d
 8004a68:	232b      	movge	r3, #43	@ 0x2b
 8004a6a:	2909      	cmp	r1, #9
 8004a6c:	7002      	strb	r2, [r0, #0]
 8004a6e:	7043      	strb	r3, [r0, #1]
 8004a70:	dd29      	ble.n	8004ac6 <__exponent+0x68>
 8004a72:	f10d 0307 	add.w	r3, sp, #7
 8004a76:	461d      	mov	r5, r3
 8004a78:	270a      	movs	r7, #10
 8004a7a:	461a      	mov	r2, r3
 8004a7c:	fbb1 f6f7 	udiv	r6, r1, r7
 8004a80:	fb07 1416 	mls	r4, r7, r6, r1
 8004a84:	3430      	adds	r4, #48	@ 0x30
 8004a86:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004a8a:	460c      	mov	r4, r1
 8004a8c:	2c63      	cmp	r4, #99	@ 0x63
 8004a8e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8004a92:	4631      	mov	r1, r6
 8004a94:	dcf1      	bgt.n	8004a7a <__exponent+0x1c>
 8004a96:	3130      	adds	r1, #48	@ 0x30
 8004a98:	1e94      	subs	r4, r2, #2
 8004a9a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004a9e:	1c41      	adds	r1, r0, #1
 8004aa0:	4623      	mov	r3, r4
 8004aa2:	42ab      	cmp	r3, r5
 8004aa4:	d30a      	bcc.n	8004abc <__exponent+0x5e>
 8004aa6:	f10d 0309 	add.w	r3, sp, #9
 8004aaa:	1a9b      	subs	r3, r3, r2
 8004aac:	42ac      	cmp	r4, r5
 8004aae:	bf88      	it	hi
 8004ab0:	2300      	movhi	r3, #0
 8004ab2:	3302      	adds	r3, #2
 8004ab4:	4403      	add	r3, r0
 8004ab6:	1a18      	subs	r0, r3, r0
 8004ab8:	b003      	add	sp, #12
 8004aba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004abc:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004ac0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004ac4:	e7ed      	b.n	8004aa2 <__exponent+0x44>
 8004ac6:	2330      	movs	r3, #48	@ 0x30
 8004ac8:	3130      	adds	r1, #48	@ 0x30
 8004aca:	7083      	strb	r3, [r0, #2]
 8004acc:	70c1      	strb	r1, [r0, #3]
 8004ace:	1d03      	adds	r3, r0, #4
 8004ad0:	e7f1      	b.n	8004ab6 <__exponent+0x58>
	...

08004ad4 <_printf_float>:
 8004ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ad8:	b08d      	sub	sp, #52	@ 0x34
 8004ada:	460c      	mov	r4, r1
 8004adc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004ae0:	4616      	mov	r6, r2
 8004ae2:	461f      	mov	r7, r3
 8004ae4:	4605      	mov	r5, r0
 8004ae6:	f000 fcab 	bl	8005440 <_localeconv_r>
 8004aea:	6803      	ldr	r3, [r0, #0]
 8004aec:	9304      	str	r3, [sp, #16]
 8004aee:	4618      	mov	r0, r3
 8004af0:	f7fb fbde 	bl	80002b0 <strlen>
 8004af4:	2300      	movs	r3, #0
 8004af6:	930a      	str	r3, [sp, #40]	@ 0x28
 8004af8:	f8d8 3000 	ldr.w	r3, [r8]
 8004afc:	9005      	str	r0, [sp, #20]
 8004afe:	3307      	adds	r3, #7
 8004b00:	f023 0307 	bic.w	r3, r3, #7
 8004b04:	f103 0208 	add.w	r2, r3, #8
 8004b08:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004b0c:	f8d4 b000 	ldr.w	fp, [r4]
 8004b10:	f8c8 2000 	str.w	r2, [r8]
 8004b14:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004b18:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004b1c:	9307      	str	r3, [sp, #28]
 8004b1e:	f8cd 8018 	str.w	r8, [sp, #24]
 8004b22:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004b26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b2a:	4b9c      	ldr	r3, [pc, #624]	@ (8004d9c <_printf_float+0x2c8>)
 8004b2c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004b30:	f7fc f81c 	bl	8000b6c <__aeabi_dcmpun>
 8004b34:	bb70      	cbnz	r0, 8004b94 <_printf_float+0xc0>
 8004b36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b3a:	4b98      	ldr	r3, [pc, #608]	@ (8004d9c <_printf_float+0x2c8>)
 8004b3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004b40:	f7fb fff6 	bl	8000b30 <__aeabi_dcmple>
 8004b44:	bb30      	cbnz	r0, 8004b94 <_printf_float+0xc0>
 8004b46:	2200      	movs	r2, #0
 8004b48:	2300      	movs	r3, #0
 8004b4a:	4640      	mov	r0, r8
 8004b4c:	4649      	mov	r1, r9
 8004b4e:	f7fb ffe5 	bl	8000b1c <__aeabi_dcmplt>
 8004b52:	b110      	cbz	r0, 8004b5a <_printf_float+0x86>
 8004b54:	232d      	movs	r3, #45	@ 0x2d
 8004b56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b5a:	4a91      	ldr	r2, [pc, #580]	@ (8004da0 <_printf_float+0x2cc>)
 8004b5c:	4b91      	ldr	r3, [pc, #580]	@ (8004da4 <_printf_float+0x2d0>)
 8004b5e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004b62:	bf94      	ite	ls
 8004b64:	4690      	movls	r8, r2
 8004b66:	4698      	movhi	r8, r3
 8004b68:	2303      	movs	r3, #3
 8004b6a:	6123      	str	r3, [r4, #16]
 8004b6c:	f02b 0304 	bic.w	r3, fp, #4
 8004b70:	6023      	str	r3, [r4, #0]
 8004b72:	f04f 0900 	mov.w	r9, #0
 8004b76:	9700      	str	r7, [sp, #0]
 8004b78:	4633      	mov	r3, r6
 8004b7a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004b7c:	4621      	mov	r1, r4
 8004b7e:	4628      	mov	r0, r5
 8004b80:	f000 f9d2 	bl	8004f28 <_printf_common>
 8004b84:	3001      	adds	r0, #1
 8004b86:	f040 808d 	bne.w	8004ca4 <_printf_float+0x1d0>
 8004b8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004b8e:	b00d      	add	sp, #52	@ 0x34
 8004b90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b94:	4642      	mov	r2, r8
 8004b96:	464b      	mov	r3, r9
 8004b98:	4640      	mov	r0, r8
 8004b9a:	4649      	mov	r1, r9
 8004b9c:	f7fb ffe6 	bl	8000b6c <__aeabi_dcmpun>
 8004ba0:	b140      	cbz	r0, 8004bb4 <_printf_float+0xe0>
 8004ba2:	464b      	mov	r3, r9
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	bfbc      	itt	lt
 8004ba8:	232d      	movlt	r3, #45	@ 0x2d
 8004baa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004bae:	4a7e      	ldr	r2, [pc, #504]	@ (8004da8 <_printf_float+0x2d4>)
 8004bb0:	4b7e      	ldr	r3, [pc, #504]	@ (8004dac <_printf_float+0x2d8>)
 8004bb2:	e7d4      	b.n	8004b5e <_printf_float+0x8a>
 8004bb4:	6863      	ldr	r3, [r4, #4]
 8004bb6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004bba:	9206      	str	r2, [sp, #24]
 8004bbc:	1c5a      	adds	r2, r3, #1
 8004bbe:	d13b      	bne.n	8004c38 <_printf_float+0x164>
 8004bc0:	2306      	movs	r3, #6
 8004bc2:	6063      	str	r3, [r4, #4]
 8004bc4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004bc8:	2300      	movs	r3, #0
 8004bca:	6022      	str	r2, [r4, #0]
 8004bcc:	9303      	str	r3, [sp, #12]
 8004bce:	ab0a      	add	r3, sp, #40	@ 0x28
 8004bd0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004bd4:	ab09      	add	r3, sp, #36	@ 0x24
 8004bd6:	9300      	str	r3, [sp, #0]
 8004bd8:	6861      	ldr	r1, [r4, #4]
 8004bda:	ec49 8b10 	vmov	d0, r8, r9
 8004bde:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004be2:	4628      	mov	r0, r5
 8004be4:	f7ff fed6 	bl	8004994 <__cvt>
 8004be8:	9b06      	ldr	r3, [sp, #24]
 8004bea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004bec:	2b47      	cmp	r3, #71	@ 0x47
 8004bee:	4680      	mov	r8, r0
 8004bf0:	d129      	bne.n	8004c46 <_printf_float+0x172>
 8004bf2:	1cc8      	adds	r0, r1, #3
 8004bf4:	db02      	blt.n	8004bfc <_printf_float+0x128>
 8004bf6:	6863      	ldr	r3, [r4, #4]
 8004bf8:	4299      	cmp	r1, r3
 8004bfa:	dd41      	ble.n	8004c80 <_printf_float+0x1ac>
 8004bfc:	f1aa 0a02 	sub.w	sl, sl, #2
 8004c00:	fa5f fa8a 	uxtb.w	sl, sl
 8004c04:	3901      	subs	r1, #1
 8004c06:	4652      	mov	r2, sl
 8004c08:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004c0c:	9109      	str	r1, [sp, #36]	@ 0x24
 8004c0e:	f7ff ff26 	bl	8004a5e <__exponent>
 8004c12:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004c14:	1813      	adds	r3, r2, r0
 8004c16:	2a01      	cmp	r2, #1
 8004c18:	4681      	mov	r9, r0
 8004c1a:	6123      	str	r3, [r4, #16]
 8004c1c:	dc02      	bgt.n	8004c24 <_printf_float+0x150>
 8004c1e:	6822      	ldr	r2, [r4, #0]
 8004c20:	07d2      	lsls	r2, r2, #31
 8004c22:	d501      	bpl.n	8004c28 <_printf_float+0x154>
 8004c24:	3301      	adds	r3, #1
 8004c26:	6123      	str	r3, [r4, #16]
 8004c28:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d0a2      	beq.n	8004b76 <_printf_float+0xa2>
 8004c30:	232d      	movs	r3, #45	@ 0x2d
 8004c32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c36:	e79e      	b.n	8004b76 <_printf_float+0xa2>
 8004c38:	9a06      	ldr	r2, [sp, #24]
 8004c3a:	2a47      	cmp	r2, #71	@ 0x47
 8004c3c:	d1c2      	bne.n	8004bc4 <_printf_float+0xf0>
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d1c0      	bne.n	8004bc4 <_printf_float+0xf0>
 8004c42:	2301      	movs	r3, #1
 8004c44:	e7bd      	b.n	8004bc2 <_printf_float+0xee>
 8004c46:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c4a:	d9db      	bls.n	8004c04 <_printf_float+0x130>
 8004c4c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004c50:	d118      	bne.n	8004c84 <_printf_float+0x1b0>
 8004c52:	2900      	cmp	r1, #0
 8004c54:	6863      	ldr	r3, [r4, #4]
 8004c56:	dd0b      	ble.n	8004c70 <_printf_float+0x19c>
 8004c58:	6121      	str	r1, [r4, #16]
 8004c5a:	b913      	cbnz	r3, 8004c62 <_printf_float+0x18e>
 8004c5c:	6822      	ldr	r2, [r4, #0]
 8004c5e:	07d0      	lsls	r0, r2, #31
 8004c60:	d502      	bpl.n	8004c68 <_printf_float+0x194>
 8004c62:	3301      	adds	r3, #1
 8004c64:	440b      	add	r3, r1
 8004c66:	6123      	str	r3, [r4, #16]
 8004c68:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004c6a:	f04f 0900 	mov.w	r9, #0
 8004c6e:	e7db      	b.n	8004c28 <_printf_float+0x154>
 8004c70:	b913      	cbnz	r3, 8004c78 <_printf_float+0x1a4>
 8004c72:	6822      	ldr	r2, [r4, #0]
 8004c74:	07d2      	lsls	r2, r2, #31
 8004c76:	d501      	bpl.n	8004c7c <_printf_float+0x1a8>
 8004c78:	3302      	adds	r3, #2
 8004c7a:	e7f4      	b.n	8004c66 <_printf_float+0x192>
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	e7f2      	b.n	8004c66 <_printf_float+0x192>
 8004c80:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004c84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c86:	4299      	cmp	r1, r3
 8004c88:	db05      	blt.n	8004c96 <_printf_float+0x1c2>
 8004c8a:	6823      	ldr	r3, [r4, #0]
 8004c8c:	6121      	str	r1, [r4, #16]
 8004c8e:	07d8      	lsls	r0, r3, #31
 8004c90:	d5ea      	bpl.n	8004c68 <_printf_float+0x194>
 8004c92:	1c4b      	adds	r3, r1, #1
 8004c94:	e7e7      	b.n	8004c66 <_printf_float+0x192>
 8004c96:	2900      	cmp	r1, #0
 8004c98:	bfd4      	ite	le
 8004c9a:	f1c1 0202 	rsble	r2, r1, #2
 8004c9e:	2201      	movgt	r2, #1
 8004ca0:	4413      	add	r3, r2
 8004ca2:	e7e0      	b.n	8004c66 <_printf_float+0x192>
 8004ca4:	6823      	ldr	r3, [r4, #0]
 8004ca6:	055a      	lsls	r2, r3, #21
 8004ca8:	d407      	bmi.n	8004cba <_printf_float+0x1e6>
 8004caa:	6923      	ldr	r3, [r4, #16]
 8004cac:	4642      	mov	r2, r8
 8004cae:	4631      	mov	r1, r6
 8004cb0:	4628      	mov	r0, r5
 8004cb2:	47b8      	blx	r7
 8004cb4:	3001      	adds	r0, #1
 8004cb6:	d12b      	bne.n	8004d10 <_printf_float+0x23c>
 8004cb8:	e767      	b.n	8004b8a <_printf_float+0xb6>
 8004cba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004cbe:	f240 80dd 	bls.w	8004e7c <_printf_float+0x3a8>
 8004cc2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	2300      	movs	r3, #0
 8004cca:	f7fb ff1d 	bl	8000b08 <__aeabi_dcmpeq>
 8004cce:	2800      	cmp	r0, #0
 8004cd0:	d033      	beq.n	8004d3a <_printf_float+0x266>
 8004cd2:	4a37      	ldr	r2, [pc, #220]	@ (8004db0 <_printf_float+0x2dc>)
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	4631      	mov	r1, r6
 8004cd8:	4628      	mov	r0, r5
 8004cda:	47b8      	blx	r7
 8004cdc:	3001      	adds	r0, #1
 8004cde:	f43f af54 	beq.w	8004b8a <_printf_float+0xb6>
 8004ce2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004ce6:	4543      	cmp	r3, r8
 8004ce8:	db02      	blt.n	8004cf0 <_printf_float+0x21c>
 8004cea:	6823      	ldr	r3, [r4, #0]
 8004cec:	07d8      	lsls	r0, r3, #31
 8004cee:	d50f      	bpl.n	8004d10 <_printf_float+0x23c>
 8004cf0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cf4:	4631      	mov	r1, r6
 8004cf6:	4628      	mov	r0, r5
 8004cf8:	47b8      	blx	r7
 8004cfa:	3001      	adds	r0, #1
 8004cfc:	f43f af45 	beq.w	8004b8a <_printf_float+0xb6>
 8004d00:	f04f 0900 	mov.w	r9, #0
 8004d04:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8004d08:	f104 0a1a 	add.w	sl, r4, #26
 8004d0c:	45c8      	cmp	r8, r9
 8004d0e:	dc09      	bgt.n	8004d24 <_printf_float+0x250>
 8004d10:	6823      	ldr	r3, [r4, #0]
 8004d12:	079b      	lsls	r3, r3, #30
 8004d14:	f100 8103 	bmi.w	8004f1e <_printf_float+0x44a>
 8004d18:	68e0      	ldr	r0, [r4, #12]
 8004d1a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004d1c:	4298      	cmp	r0, r3
 8004d1e:	bfb8      	it	lt
 8004d20:	4618      	movlt	r0, r3
 8004d22:	e734      	b.n	8004b8e <_printf_float+0xba>
 8004d24:	2301      	movs	r3, #1
 8004d26:	4652      	mov	r2, sl
 8004d28:	4631      	mov	r1, r6
 8004d2a:	4628      	mov	r0, r5
 8004d2c:	47b8      	blx	r7
 8004d2e:	3001      	adds	r0, #1
 8004d30:	f43f af2b 	beq.w	8004b8a <_printf_float+0xb6>
 8004d34:	f109 0901 	add.w	r9, r9, #1
 8004d38:	e7e8      	b.n	8004d0c <_printf_float+0x238>
 8004d3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	dc39      	bgt.n	8004db4 <_printf_float+0x2e0>
 8004d40:	4a1b      	ldr	r2, [pc, #108]	@ (8004db0 <_printf_float+0x2dc>)
 8004d42:	2301      	movs	r3, #1
 8004d44:	4631      	mov	r1, r6
 8004d46:	4628      	mov	r0, r5
 8004d48:	47b8      	blx	r7
 8004d4a:	3001      	adds	r0, #1
 8004d4c:	f43f af1d 	beq.w	8004b8a <_printf_float+0xb6>
 8004d50:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004d54:	ea59 0303 	orrs.w	r3, r9, r3
 8004d58:	d102      	bne.n	8004d60 <_printf_float+0x28c>
 8004d5a:	6823      	ldr	r3, [r4, #0]
 8004d5c:	07d9      	lsls	r1, r3, #31
 8004d5e:	d5d7      	bpl.n	8004d10 <_printf_float+0x23c>
 8004d60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d64:	4631      	mov	r1, r6
 8004d66:	4628      	mov	r0, r5
 8004d68:	47b8      	blx	r7
 8004d6a:	3001      	adds	r0, #1
 8004d6c:	f43f af0d 	beq.w	8004b8a <_printf_float+0xb6>
 8004d70:	f04f 0a00 	mov.w	sl, #0
 8004d74:	f104 0b1a 	add.w	fp, r4, #26
 8004d78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d7a:	425b      	negs	r3, r3
 8004d7c:	4553      	cmp	r3, sl
 8004d7e:	dc01      	bgt.n	8004d84 <_printf_float+0x2b0>
 8004d80:	464b      	mov	r3, r9
 8004d82:	e793      	b.n	8004cac <_printf_float+0x1d8>
 8004d84:	2301      	movs	r3, #1
 8004d86:	465a      	mov	r2, fp
 8004d88:	4631      	mov	r1, r6
 8004d8a:	4628      	mov	r0, r5
 8004d8c:	47b8      	blx	r7
 8004d8e:	3001      	adds	r0, #1
 8004d90:	f43f aefb 	beq.w	8004b8a <_printf_float+0xb6>
 8004d94:	f10a 0a01 	add.w	sl, sl, #1
 8004d98:	e7ee      	b.n	8004d78 <_printf_float+0x2a4>
 8004d9a:	bf00      	nop
 8004d9c:	7fefffff 	.word	0x7fefffff
 8004da0:	08007aa0 	.word	0x08007aa0
 8004da4:	08007aa4 	.word	0x08007aa4
 8004da8:	08007aa8 	.word	0x08007aa8
 8004dac:	08007aac 	.word	0x08007aac
 8004db0:	08007ab0 	.word	0x08007ab0
 8004db4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004db6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004dba:	4553      	cmp	r3, sl
 8004dbc:	bfa8      	it	ge
 8004dbe:	4653      	movge	r3, sl
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	4699      	mov	r9, r3
 8004dc4:	dc36      	bgt.n	8004e34 <_printf_float+0x360>
 8004dc6:	f04f 0b00 	mov.w	fp, #0
 8004dca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004dce:	f104 021a 	add.w	r2, r4, #26
 8004dd2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004dd4:	9306      	str	r3, [sp, #24]
 8004dd6:	eba3 0309 	sub.w	r3, r3, r9
 8004dda:	455b      	cmp	r3, fp
 8004ddc:	dc31      	bgt.n	8004e42 <_printf_float+0x36e>
 8004dde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004de0:	459a      	cmp	sl, r3
 8004de2:	dc3a      	bgt.n	8004e5a <_printf_float+0x386>
 8004de4:	6823      	ldr	r3, [r4, #0]
 8004de6:	07da      	lsls	r2, r3, #31
 8004de8:	d437      	bmi.n	8004e5a <_printf_float+0x386>
 8004dea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dec:	ebaa 0903 	sub.w	r9, sl, r3
 8004df0:	9b06      	ldr	r3, [sp, #24]
 8004df2:	ebaa 0303 	sub.w	r3, sl, r3
 8004df6:	4599      	cmp	r9, r3
 8004df8:	bfa8      	it	ge
 8004dfa:	4699      	movge	r9, r3
 8004dfc:	f1b9 0f00 	cmp.w	r9, #0
 8004e00:	dc33      	bgt.n	8004e6a <_printf_float+0x396>
 8004e02:	f04f 0800 	mov.w	r8, #0
 8004e06:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004e0a:	f104 0b1a 	add.w	fp, r4, #26
 8004e0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e10:	ebaa 0303 	sub.w	r3, sl, r3
 8004e14:	eba3 0309 	sub.w	r3, r3, r9
 8004e18:	4543      	cmp	r3, r8
 8004e1a:	f77f af79 	ble.w	8004d10 <_printf_float+0x23c>
 8004e1e:	2301      	movs	r3, #1
 8004e20:	465a      	mov	r2, fp
 8004e22:	4631      	mov	r1, r6
 8004e24:	4628      	mov	r0, r5
 8004e26:	47b8      	blx	r7
 8004e28:	3001      	adds	r0, #1
 8004e2a:	f43f aeae 	beq.w	8004b8a <_printf_float+0xb6>
 8004e2e:	f108 0801 	add.w	r8, r8, #1
 8004e32:	e7ec      	b.n	8004e0e <_printf_float+0x33a>
 8004e34:	4642      	mov	r2, r8
 8004e36:	4631      	mov	r1, r6
 8004e38:	4628      	mov	r0, r5
 8004e3a:	47b8      	blx	r7
 8004e3c:	3001      	adds	r0, #1
 8004e3e:	d1c2      	bne.n	8004dc6 <_printf_float+0x2f2>
 8004e40:	e6a3      	b.n	8004b8a <_printf_float+0xb6>
 8004e42:	2301      	movs	r3, #1
 8004e44:	4631      	mov	r1, r6
 8004e46:	4628      	mov	r0, r5
 8004e48:	9206      	str	r2, [sp, #24]
 8004e4a:	47b8      	blx	r7
 8004e4c:	3001      	adds	r0, #1
 8004e4e:	f43f ae9c 	beq.w	8004b8a <_printf_float+0xb6>
 8004e52:	9a06      	ldr	r2, [sp, #24]
 8004e54:	f10b 0b01 	add.w	fp, fp, #1
 8004e58:	e7bb      	b.n	8004dd2 <_printf_float+0x2fe>
 8004e5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e5e:	4631      	mov	r1, r6
 8004e60:	4628      	mov	r0, r5
 8004e62:	47b8      	blx	r7
 8004e64:	3001      	adds	r0, #1
 8004e66:	d1c0      	bne.n	8004dea <_printf_float+0x316>
 8004e68:	e68f      	b.n	8004b8a <_printf_float+0xb6>
 8004e6a:	9a06      	ldr	r2, [sp, #24]
 8004e6c:	464b      	mov	r3, r9
 8004e6e:	4442      	add	r2, r8
 8004e70:	4631      	mov	r1, r6
 8004e72:	4628      	mov	r0, r5
 8004e74:	47b8      	blx	r7
 8004e76:	3001      	adds	r0, #1
 8004e78:	d1c3      	bne.n	8004e02 <_printf_float+0x32e>
 8004e7a:	e686      	b.n	8004b8a <_printf_float+0xb6>
 8004e7c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004e80:	f1ba 0f01 	cmp.w	sl, #1
 8004e84:	dc01      	bgt.n	8004e8a <_printf_float+0x3b6>
 8004e86:	07db      	lsls	r3, r3, #31
 8004e88:	d536      	bpl.n	8004ef8 <_printf_float+0x424>
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	4642      	mov	r2, r8
 8004e8e:	4631      	mov	r1, r6
 8004e90:	4628      	mov	r0, r5
 8004e92:	47b8      	blx	r7
 8004e94:	3001      	adds	r0, #1
 8004e96:	f43f ae78 	beq.w	8004b8a <_printf_float+0xb6>
 8004e9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e9e:	4631      	mov	r1, r6
 8004ea0:	4628      	mov	r0, r5
 8004ea2:	47b8      	blx	r7
 8004ea4:	3001      	adds	r0, #1
 8004ea6:	f43f ae70 	beq.w	8004b8a <_printf_float+0xb6>
 8004eaa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004eae:	2200      	movs	r2, #0
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004eb6:	f7fb fe27 	bl	8000b08 <__aeabi_dcmpeq>
 8004eba:	b9c0      	cbnz	r0, 8004eee <_printf_float+0x41a>
 8004ebc:	4653      	mov	r3, sl
 8004ebe:	f108 0201 	add.w	r2, r8, #1
 8004ec2:	4631      	mov	r1, r6
 8004ec4:	4628      	mov	r0, r5
 8004ec6:	47b8      	blx	r7
 8004ec8:	3001      	adds	r0, #1
 8004eca:	d10c      	bne.n	8004ee6 <_printf_float+0x412>
 8004ecc:	e65d      	b.n	8004b8a <_printf_float+0xb6>
 8004ece:	2301      	movs	r3, #1
 8004ed0:	465a      	mov	r2, fp
 8004ed2:	4631      	mov	r1, r6
 8004ed4:	4628      	mov	r0, r5
 8004ed6:	47b8      	blx	r7
 8004ed8:	3001      	adds	r0, #1
 8004eda:	f43f ae56 	beq.w	8004b8a <_printf_float+0xb6>
 8004ede:	f108 0801 	add.w	r8, r8, #1
 8004ee2:	45d0      	cmp	r8, sl
 8004ee4:	dbf3      	blt.n	8004ece <_printf_float+0x3fa>
 8004ee6:	464b      	mov	r3, r9
 8004ee8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004eec:	e6df      	b.n	8004cae <_printf_float+0x1da>
 8004eee:	f04f 0800 	mov.w	r8, #0
 8004ef2:	f104 0b1a 	add.w	fp, r4, #26
 8004ef6:	e7f4      	b.n	8004ee2 <_printf_float+0x40e>
 8004ef8:	2301      	movs	r3, #1
 8004efa:	4642      	mov	r2, r8
 8004efc:	e7e1      	b.n	8004ec2 <_printf_float+0x3ee>
 8004efe:	2301      	movs	r3, #1
 8004f00:	464a      	mov	r2, r9
 8004f02:	4631      	mov	r1, r6
 8004f04:	4628      	mov	r0, r5
 8004f06:	47b8      	blx	r7
 8004f08:	3001      	adds	r0, #1
 8004f0a:	f43f ae3e 	beq.w	8004b8a <_printf_float+0xb6>
 8004f0e:	f108 0801 	add.w	r8, r8, #1
 8004f12:	68e3      	ldr	r3, [r4, #12]
 8004f14:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004f16:	1a5b      	subs	r3, r3, r1
 8004f18:	4543      	cmp	r3, r8
 8004f1a:	dcf0      	bgt.n	8004efe <_printf_float+0x42a>
 8004f1c:	e6fc      	b.n	8004d18 <_printf_float+0x244>
 8004f1e:	f04f 0800 	mov.w	r8, #0
 8004f22:	f104 0919 	add.w	r9, r4, #25
 8004f26:	e7f4      	b.n	8004f12 <_printf_float+0x43e>

08004f28 <_printf_common>:
 8004f28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f2c:	4616      	mov	r6, r2
 8004f2e:	4698      	mov	r8, r3
 8004f30:	688a      	ldr	r2, [r1, #8]
 8004f32:	690b      	ldr	r3, [r1, #16]
 8004f34:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	bfb8      	it	lt
 8004f3c:	4613      	movlt	r3, r2
 8004f3e:	6033      	str	r3, [r6, #0]
 8004f40:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004f44:	4607      	mov	r7, r0
 8004f46:	460c      	mov	r4, r1
 8004f48:	b10a      	cbz	r2, 8004f4e <_printf_common+0x26>
 8004f4a:	3301      	adds	r3, #1
 8004f4c:	6033      	str	r3, [r6, #0]
 8004f4e:	6823      	ldr	r3, [r4, #0]
 8004f50:	0699      	lsls	r1, r3, #26
 8004f52:	bf42      	ittt	mi
 8004f54:	6833      	ldrmi	r3, [r6, #0]
 8004f56:	3302      	addmi	r3, #2
 8004f58:	6033      	strmi	r3, [r6, #0]
 8004f5a:	6825      	ldr	r5, [r4, #0]
 8004f5c:	f015 0506 	ands.w	r5, r5, #6
 8004f60:	d106      	bne.n	8004f70 <_printf_common+0x48>
 8004f62:	f104 0a19 	add.w	sl, r4, #25
 8004f66:	68e3      	ldr	r3, [r4, #12]
 8004f68:	6832      	ldr	r2, [r6, #0]
 8004f6a:	1a9b      	subs	r3, r3, r2
 8004f6c:	42ab      	cmp	r3, r5
 8004f6e:	dc26      	bgt.n	8004fbe <_printf_common+0x96>
 8004f70:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004f74:	6822      	ldr	r2, [r4, #0]
 8004f76:	3b00      	subs	r3, #0
 8004f78:	bf18      	it	ne
 8004f7a:	2301      	movne	r3, #1
 8004f7c:	0692      	lsls	r2, r2, #26
 8004f7e:	d42b      	bmi.n	8004fd8 <_printf_common+0xb0>
 8004f80:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004f84:	4641      	mov	r1, r8
 8004f86:	4638      	mov	r0, r7
 8004f88:	47c8      	blx	r9
 8004f8a:	3001      	adds	r0, #1
 8004f8c:	d01e      	beq.n	8004fcc <_printf_common+0xa4>
 8004f8e:	6823      	ldr	r3, [r4, #0]
 8004f90:	6922      	ldr	r2, [r4, #16]
 8004f92:	f003 0306 	and.w	r3, r3, #6
 8004f96:	2b04      	cmp	r3, #4
 8004f98:	bf02      	ittt	eq
 8004f9a:	68e5      	ldreq	r5, [r4, #12]
 8004f9c:	6833      	ldreq	r3, [r6, #0]
 8004f9e:	1aed      	subeq	r5, r5, r3
 8004fa0:	68a3      	ldr	r3, [r4, #8]
 8004fa2:	bf0c      	ite	eq
 8004fa4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004fa8:	2500      	movne	r5, #0
 8004faa:	4293      	cmp	r3, r2
 8004fac:	bfc4      	itt	gt
 8004fae:	1a9b      	subgt	r3, r3, r2
 8004fb0:	18ed      	addgt	r5, r5, r3
 8004fb2:	2600      	movs	r6, #0
 8004fb4:	341a      	adds	r4, #26
 8004fb6:	42b5      	cmp	r5, r6
 8004fb8:	d11a      	bne.n	8004ff0 <_printf_common+0xc8>
 8004fba:	2000      	movs	r0, #0
 8004fbc:	e008      	b.n	8004fd0 <_printf_common+0xa8>
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	4652      	mov	r2, sl
 8004fc2:	4641      	mov	r1, r8
 8004fc4:	4638      	mov	r0, r7
 8004fc6:	47c8      	blx	r9
 8004fc8:	3001      	adds	r0, #1
 8004fca:	d103      	bne.n	8004fd4 <_printf_common+0xac>
 8004fcc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004fd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fd4:	3501      	adds	r5, #1
 8004fd6:	e7c6      	b.n	8004f66 <_printf_common+0x3e>
 8004fd8:	18e1      	adds	r1, r4, r3
 8004fda:	1c5a      	adds	r2, r3, #1
 8004fdc:	2030      	movs	r0, #48	@ 0x30
 8004fde:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004fe2:	4422      	add	r2, r4
 8004fe4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004fe8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004fec:	3302      	adds	r3, #2
 8004fee:	e7c7      	b.n	8004f80 <_printf_common+0x58>
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	4622      	mov	r2, r4
 8004ff4:	4641      	mov	r1, r8
 8004ff6:	4638      	mov	r0, r7
 8004ff8:	47c8      	blx	r9
 8004ffa:	3001      	adds	r0, #1
 8004ffc:	d0e6      	beq.n	8004fcc <_printf_common+0xa4>
 8004ffe:	3601      	adds	r6, #1
 8005000:	e7d9      	b.n	8004fb6 <_printf_common+0x8e>
	...

08005004 <_printf_i>:
 8005004:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005008:	7e0f      	ldrb	r7, [r1, #24]
 800500a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800500c:	2f78      	cmp	r7, #120	@ 0x78
 800500e:	4691      	mov	r9, r2
 8005010:	4680      	mov	r8, r0
 8005012:	460c      	mov	r4, r1
 8005014:	469a      	mov	sl, r3
 8005016:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800501a:	d807      	bhi.n	800502c <_printf_i+0x28>
 800501c:	2f62      	cmp	r7, #98	@ 0x62
 800501e:	d80a      	bhi.n	8005036 <_printf_i+0x32>
 8005020:	2f00      	cmp	r7, #0
 8005022:	f000 80d2 	beq.w	80051ca <_printf_i+0x1c6>
 8005026:	2f58      	cmp	r7, #88	@ 0x58
 8005028:	f000 80b9 	beq.w	800519e <_printf_i+0x19a>
 800502c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005030:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005034:	e03a      	b.n	80050ac <_printf_i+0xa8>
 8005036:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800503a:	2b15      	cmp	r3, #21
 800503c:	d8f6      	bhi.n	800502c <_printf_i+0x28>
 800503e:	a101      	add	r1, pc, #4	@ (adr r1, 8005044 <_printf_i+0x40>)
 8005040:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005044:	0800509d 	.word	0x0800509d
 8005048:	080050b1 	.word	0x080050b1
 800504c:	0800502d 	.word	0x0800502d
 8005050:	0800502d 	.word	0x0800502d
 8005054:	0800502d 	.word	0x0800502d
 8005058:	0800502d 	.word	0x0800502d
 800505c:	080050b1 	.word	0x080050b1
 8005060:	0800502d 	.word	0x0800502d
 8005064:	0800502d 	.word	0x0800502d
 8005068:	0800502d 	.word	0x0800502d
 800506c:	0800502d 	.word	0x0800502d
 8005070:	080051b1 	.word	0x080051b1
 8005074:	080050db 	.word	0x080050db
 8005078:	0800516b 	.word	0x0800516b
 800507c:	0800502d 	.word	0x0800502d
 8005080:	0800502d 	.word	0x0800502d
 8005084:	080051d3 	.word	0x080051d3
 8005088:	0800502d 	.word	0x0800502d
 800508c:	080050db 	.word	0x080050db
 8005090:	0800502d 	.word	0x0800502d
 8005094:	0800502d 	.word	0x0800502d
 8005098:	08005173 	.word	0x08005173
 800509c:	6833      	ldr	r3, [r6, #0]
 800509e:	1d1a      	adds	r2, r3, #4
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	6032      	str	r2, [r6, #0]
 80050a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80050a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80050ac:	2301      	movs	r3, #1
 80050ae:	e09d      	b.n	80051ec <_printf_i+0x1e8>
 80050b0:	6833      	ldr	r3, [r6, #0]
 80050b2:	6820      	ldr	r0, [r4, #0]
 80050b4:	1d19      	adds	r1, r3, #4
 80050b6:	6031      	str	r1, [r6, #0]
 80050b8:	0606      	lsls	r6, r0, #24
 80050ba:	d501      	bpl.n	80050c0 <_printf_i+0xbc>
 80050bc:	681d      	ldr	r5, [r3, #0]
 80050be:	e003      	b.n	80050c8 <_printf_i+0xc4>
 80050c0:	0645      	lsls	r5, r0, #25
 80050c2:	d5fb      	bpl.n	80050bc <_printf_i+0xb8>
 80050c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80050c8:	2d00      	cmp	r5, #0
 80050ca:	da03      	bge.n	80050d4 <_printf_i+0xd0>
 80050cc:	232d      	movs	r3, #45	@ 0x2d
 80050ce:	426d      	negs	r5, r5
 80050d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050d4:	4859      	ldr	r0, [pc, #356]	@ (800523c <_printf_i+0x238>)
 80050d6:	230a      	movs	r3, #10
 80050d8:	e011      	b.n	80050fe <_printf_i+0xfa>
 80050da:	6821      	ldr	r1, [r4, #0]
 80050dc:	6833      	ldr	r3, [r6, #0]
 80050de:	0608      	lsls	r0, r1, #24
 80050e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80050e4:	d402      	bmi.n	80050ec <_printf_i+0xe8>
 80050e6:	0649      	lsls	r1, r1, #25
 80050e8:	bf48      	it	mi
 80050ea:	b2ad      	uxthmi	r5, r5
 80050ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80050ee:	4853      	ldr	r0, [pc, #332]	@ (800523c <_printf_i+0x238>)
 80050f0:	6033      	str	r3, [r6, #0]
 80050f2:	bf14      	ite	ne
 80050f4:	230a      	movne	r3, #10
 80050f6:	2308      	moveq	r3, #8
 80050f8:	2100      	movs	r1, #0
 80050fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80050fe:	6866      	ldr	r6, [r4, #4]
 8005100:	60a6      	str	r6, [r4, #8]
 8005102:	2e00      	cmp	r6, #0
 8005104:	bfa2      	ittt	ge
 8005106:	6821      	ldrge	r1, [r4, #0]
 8005108:	f021 0104 	bicge.w	r1, r1, #4
 800510c:	6021      	strge	r1, [r4, #0]
 800510e:	b90d      	cbnz	r5, 8005114 <_printf_i+0x110>
 8005110:	2e00      	cmp	r6, #0
 8005112:	d04b      	beq.n	80051ac <_printf_i+0x1a8>
 8005114:	4616      	mov	r6, r2
 8005116:	fbb5 f1f3 	udiv	r1, r5, r3
 800511a:	fb03 5711 	mls	r7, r3, r1, r5
 800511e:	5dc7      	ldrb	r7, [r0, r7]
 8005120:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005124:	462f      	mov	r7, r5
 8005126:	42bb      	cmp	r3, r7
 8005128:	460d      	mov	r5, r1
 800512a:	d9f4      	bls.n	8005116 <_printf_i+0x112>
 800512c:	2b08      	cmp	r3, #8
 800512e:	d10b      	bne.n	8005148 <_printf_i+0x144>
 8005130:	6823      	ldr	r3, [r4, #0]
 8005132:	07df      	lsls	r7, r3, #31
 8005134:	d508      	bpl.n	8005148 <_printf_i+0x144>
 8005136:	6923      	ldr	r3, [r4, #16]
 8005138:	6861      	ldr	r1, [r4, #4]
 800513a:	4299      	cmp	r1, r3
 800513c:	bfde      	ittt	le
 800513e:	2330      	movle	r3, #48	@ 0x30
 8005140:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005144:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005148:	1b92      	subs	r2, r2, r6
 800514a:	6122      	str	r2, [r4, #16]
 800514c:	f8cd a000 	str.w	sl, [sp]
 8005150:	464b      	mov	r3, r9
 8005152:	aa03      	add	r2, sp, #12
 8005154:	4621      	mov	r1, r4
 8005156:	4640      	mov	r0, r8
 8005158:	f7ff fee6 	bl	8004f28 <_printf_common>
 800515c:	3001      	adds	r0, #1
 800515e:	d14a      	bne.n	80051f6 <_printf_i+0x1f2>
 8005160:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005164:	b004      	add	sp, #16
 8005166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800516a:	6823      	ldr	r3, [r4, #0]
 800516c:	f043 0320 	orr.w	r3, r3, #32
 8005170:	6023      	str	r3, [r4, #0]
 8005172:	4833      	ldr	r0, [pc, #204]	@ (8005240 <_printf_i+0x23c>)
 8005174:	2778      	movs	r7, #120	@ 0x78
 8005176:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800517a:	6823      	ldr	r3, [r4, #0]
 800517c:	6831      	ldr	r1, [r6, #0]
 800517e:	061f      	lsls	r7, r3, #24
 8005180:	f851 5b04 	ldr.w	r5, [r1], #4
 8005184:	d402      	bmi.n	800518c <_printf_i+0x188>
 8005186:	065f      	lsls	r7, r3, #25
 8005188:	bf48      	it	mi
 800518a:	b2ad      	uxthmi	r5, r5
 800518c:	6031      	str	r1, [r6, #0]
 800518e:	07d9      	lsls	r1, r3, #31
 8005190:	bf44      	itt	mi
 8005192:	f043 0320 	orrmi.w	r3, r3, #32
 8005196:	6023      	strmi	r3, [r4, #0]
 8005198:	b11d      	cbz	r5, 80051a2 <_printf_i+0x19e>
 800519a:	2310      	movs	r3, #16
 800519c:	e7ac      	b.n	80050f8 <_printf_i+0xf4>
 800519e:	4827      	ldr	r0, [pc, #156]	@ (800523c <_printf_i+0x238>)
 80051a0:	e7e9      	b.n	8005176 <_printf_i+0x172>
 80051a2:	6823      	ldr	r3, [r4, #0]
 80051a4:	f023 0320 	bic.w	r3, r3, #32
 80051a8:	6023      	str	r3, [r4, #0]
 80051aa:	e7f6      	b.n	800519a <_printf_i+0x196>
 80051ac:	4616      	mov	r6, r2
 80051ae:	e7bd      	b.n	800512c <_printf_i+0x128>
 80051b0:	6833      	ldr	r3, [r6, #0]
 80051b2:	6825      	ldr	r5, [r4, #0]
 80051b4:	6961      	ldr	r1, [r4, #20]
 80051b6:	1d18      	adds	r0, r3, #4
 80051b8:	6030      	str	r0, [r6, #0]
 80051ba:	062e      	lsls	r6, r5, #24
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	d501      	bpl.n	80051c4 <_printf_i+0x1c0>
 80051c0:	6019      	str	r1, [r3, #0]
 80051c2:	e002      	b.n	80051ca <_printf_i+0x1c6>
 80051c4:	0668      	lsls	r0, r5, #25
 80051c6:	d5fb      	bpl.n	80051c0 <_printf_i+0x1bc>
 80051c8:	8019      	strh	r1, [r3, #0]
 80051ca:	2300      	movs	r3, #0
 80051cc:	6123      	str	r3, [r4, #16]
 80051ce:	4616      	mov	r6, r2
 80051d0:	e7bc      	b.n	800514c <_printf_i+0x148>
 80051d2:	6833      	ldr	r3, [r6, #0]
 80051d4:	1d1a      	adds	r2, r3, #4
 80051d6:	6032      	str	r2, [r6, #0]
 80051d8:	681e      	ldr	r6, [r3, #0]
 80051da:	6862      	ldr	r2, [r4, #4]
 80051dc:	2100      	movs	r1, #0
 80051de:	4630      	mov	r0, r6
 80051e0:	f7fb f816 	bl	8000210 <memchr>
 80051e4:	b108      	cbz	r0, 80051ea <_printf_i+0x1e6>
 80051e6:	1b80      	subs	r0, r0, r6
 80051e8:	6060      	str	r0, [r4, #4]
 80051ea:	6863      	ldr	r3, [r4, #4]
 80051ec:	6123      	str	r3, [r4, #16]
 80051ee:	2300      	movs	r3, #0
 80051f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051f4:	e7aa      	b.n	800514c <_printf_i+0x148>
 80051f6:	6923      	ldr	r3, [r4, #16]
 80051f8:	4632      	mov	r2, r6
 80051fa:	4649      	mov	r1, r9
 80051fc:	4640      	mov	r0, r8
 80051fe:	47d0      	blx	sl
 8005200:	3001      	adds	r0, #1
 8005202:	d0ad      	beq.n	8005160 <_printf_i+0x15c>
 8005204:	6823      	ldr	r3, [r4, #0]
 8005206:	079b      	lsls	r3, r3, #30
 8005208:	d413      	bmi.n	8005232 <_printf_i+0x22e>
 800520a:	68e0      	ldr	r0, [r4, #12]
 800520c:	9b03      	ldr	r3, [sp, #12]
 800520e:	4298      	cmp	r0, r3
 8005210:	bfb8      	it	lt
 8005212:	4618      	movlt	r0, r3
 8005214:	e7a6      	b.n	8005164 <_printf_i+0x160>
 8005216:	2301      	movs	r3, #1
 8005218:	4632      	mov	r2, r6
 800521a:	4649      	mov	r1, r9
 800521c:	4640      	mov	r0, r8
 800521e:	47d0      	blx	sl
 8005220:	3001      	adds	r0, #1
 8005222:	d09d      	beq.n	8005160 <_printf_i+0x15c>
 8005224:	3501      	adds	r5, #1
 8005226:	68e3      	ldr	r3, [r4, #12]
 8005228:	9903      	ldr	r1, [sp, #12]
 800522a:	1a5b      	subs	r3, r3, r1
 800522c:	42ab      	cmp	r3, r5
 800522e:	dcf2      	bgt.n	8005216 <_printf_i+0x212>
 8005230:	e7eb      	b.n	800520a <_printf_i+0x206>
 8005232:	2500      	movs	r5, #0
 8005234:	f104 0619 	add.w	r6, r4, #25
 8005238:	e7f5      	b.n	8005226 <_printf_i+0x222>
 800523a:	bf00      	nop
 800523c:	08007ab2 	.word	0x08007ab2
 8005240:	08007ac3 	.word	0x08007ac3

08005244 <sniprintf>:
 8005244:	b40c      	push	{r2, r3}
 8005246:	b530      	push	{r4, r5, lr}
 8005248:	4b17      	ldr	r3, [pc, #92]	@ (80052a8 <sniprintf+0x64>)
 800524a:	1e0c      	subs	r4, r1, #0
 800524c:	681d      	ldr	r5, [r3, #0]
 800524e:	b09d      	sub	sp, #116	@ 0x74
 8005250:	da08      	bge.n	8005264 <sniprintf+0x20>
 8005252:	238b      	movs	r3, #139	@ 0x8b
 8005254:	602b      	str	r3, [r5, #0]
 8005256:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800525a:	b01d      	add	sp, #116	@ 0x74
 800525c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005260:	b002      	add	sp, #8
 8005262:	4770      	bx	lr
 8005264:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005268:	f8ad 3014 	strh.w	r3, [sp, #20]
 800526c:	bf14      	ite	ne
 800526e:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8005272:	4623      	moveq	r3, r4
 8005274:	9304      	str	r3, [sp, #16]
 8005276:	9307      	str	r3, [sp, #28]
 8005278:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800527c:	9002      	str	r0, [sp, #8]
 800527e:	9006      	str	r0, [sp, #24]
 8005280:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005284:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005286:	ab21      	add	r3, sp, #132	@ 0x84
 8005288:	a902      	add	r1, sp, #8
 800528a:	4628      	mov	r0, r5
 800528c:	9301      	str	r3, [sp, #4]
 800528e:	f000 ffb3 	bl	80061f8 <_svfiprintf_r>
 8005292:	1c43      	adds	r3, r0, #1
 8005294:	bfbc      	itt	lt
 8005296:	238b      	movlt	r3, #139	@ 0x8b
 8005298:	602b      	strlt	r3, [r5, #0]
 800529a:	2c00      	cmp	r4, #0
 800529c:	d0dd      	beq.n	800525a <sniprintf+0x16>
 800529e:	9b02      	ldr	r3, [sp, #8]
 80052a0:	2200      	movs	r2, #0
 80052a2:	701a      	strb	r2, [r3, #0]
 80052a4:	e7d9      	b.n	800525a <sniprintf+0x16>
 80052a6:	bf00      	nop
 80052a8:	20000018 	.word	0x20000018

080052ac <std>:
 80052ac:	2300      	movs	r3, #0
 80052ae:	b510      	push	{r4, lr}
 80052b0:	4604      	mov	r4, r0
 80052b2:	e9c0 3300 	strd	r3, r3, [r0]
 80052b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80052ba:	6083      	str	r3, [r0, #8]
 80052bc:	8181      	strh	r1, [r0, #12]
 80052be:	6643      	str	r3, [r0, #100]	@ 0x64
 80052c0:	81c2      	strh	r2, [r0, #14]
 80052c2:	6183      	str	r3, [r0, #24]
 80052c4:	4619      	mov	r1, r3
 80052c6:	2208      	movs	r2, #8
 80052c8:	305c      	adds	r0, #92	@ 0x5c
 80052ca:	f000 f8b1 	bl	8005430 <memset>
 80052ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005304 <std+0x58>)
 80052d0:	6263      	str	r3, [r4, #36]	@ 0x24
 80052d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005308 <std+0x5c>)
 80052d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80052d6:	4b0d      	ldr	r3, [pc, #52]	@ (800530c <std+0x60>)
 80052d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80052da:	4b0d      	ldr	r3, [pc, #52]	@ (8005310 <std+0x64>)
 80052dc:	6323      	str	r3, [r4, #48]	@ 0x30
 80052de:	4b0d      	ldr	r3, [pc, #52]	@ (8005314 <std+0x68>)
 80052e0:	6224      	str	r4, [r4, #32]
 80052e2:	429c      	cmp	r4, r3
 80052e4:	d006      	beq.n	80052f4 <std+0x48>
 80052e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80052ea:	4294      	cmp	r4, r2
 80052ec:	d002      	beq.n	80052f4 <std+0x48>
 80052ee:	33d0      	adds	r3, #208	@ 0xd0
 80052f0:	429c      	cmp	r4, r3
 80052f2:	d105      	bne.n	8005300 <std+0x54>
 80052f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80052f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052fc:	f000 b8ce 	b.w	800549c <__retarget_lock_init_recursive>
 8005300:	bd10      	pop	{r4, pc}
 8005302:	bf00      	nop
 8005304:	08006db9 	.word	0x08006db9
 8005308:	08006ddb 	.word	0x08006ddb
 800530c:	08006e13 	.word	0x08006e13
 8005310:	08006e37 	.word	0x08006e37
 8005314:	200002d4 	.word	0x200002d4

08005318 <stdio_exit_handler>:
 8005318:	4a02      	ldr	r2, [pc, #8]	@ (8005324 <stdio_exit_handler+0xc>)
 800531a:	4903      	ldr	r1, [pc, #12]	@ (8005328 <stdio_exit_handler+0x10>)
 800531c:	4803      	ldr	r0, [pc, #12]	@ (800532c <stdio_exit_handler+0x14>)
 800531e:	f000 b869 	b.w	80053f4 <_fwalk_sglue>
 8005322:	bf00      	nop
 8005324:	2000000c 	.word	0x2000000c
 8005328:	0800664d 	.word	0x0800664d
 800532c:	2000001c 	.word	0x2000001c

08005330 <cleanup_stdio>:
 8005330:	6841      	ldr	r1, [r0, #4]
 8005332:	4b0c      	ldr	r3, [pc, #48]	@ (8005364 <cleanup_stdio+0x34>)
 8005334:	4299      	cmp	r1, r3
 8005336:	b510      	push	{r4, lr}
 8005338:	4604      	mov	r4, r0
 800533a:	d001      	beq.n	8005340 <cleanup_stdio+0x10>
 800533c:	f001 f986 	bl	800664c <_fflush_r>
 8005340:	68a1      	ldr	r1, [r4, #8]
 8005342:	4b09      	ldr	r3, [pc, #36]	@ (8005368 <cleanup_stdio+0x38>)
 8005344:	4299      	cmp	r1, r3
 8005346:	d002      	beq.n	800534e <cleanup_stdio+0x1e>
 8005348:	4620      	mov	r0, r4
 800534a:	f001 f97f 	bl	800664c <_fflush_r>
 800534e:	68e1      	ldr	r1, [r4, #12]
 8005350:	4b06      	ldr	r3, [pc, #24]	@ (800536c <cleanup_stdio+0x3c>)
 8005352:	4299      	cmp	r1, r3
 8005354:	d004      	beq.n	8005360 <cleanup_stdio+0x30>
 8005356:	4620      	mov	r0, r4
 8005358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800535c:	f001 b976 	b.w	800664c <_fflush_r>
 8005360:	bd10      	pop	{r4, pc}
 8005362:	bf00      	nop
 8005364:	200002d4 	.word	0x200002d4
 8005368:	2000033c 	.word	0x2000033c
 800536c:	200003a4 	.word	0x200003a4

08005370 <global_stdio_init.part.0>:
 8005370:	b510      	push	{r4, lr}
 8005372:	4b0b      	ldr	r3, [pc, #44]	@ (80053a0 <global_stdio_init.part.0+0x30>)
 8005374:	4c0b      	ldr	r4, [pc, #44]	@ (80053a4 <global_stdio_init.part.0+0x34>)
 8005376:	4a0c      	ldr	r2, [pc, #48]	@ (80053a8 <global_stdio_init.part.0+0x38>)
 8005378:	601a      	str	r2, [r3, #0]
 800537a:	4620      	mov	r0, r4
 800537c:	2200      	movs	r2, #0
 800537e:	2104      	movs	r1, #4
 8005380:	f7ff ff94 	bl	80052ac <std>
 8005384:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005388:	2201      	movs	r2, #1
 800538a:	2109      	movs	r1, #9
 800538c:	f7ff ff8e 	bl	80052ac <std>
 8005390:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005394:	2202      	movs	r2, #2
 8005396:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800539a:	2112      	movs	r1, #18
 800539c:	f7ff bf86 	b.w	80052ac <std>
 80053a0:	2000040c 	.word	0x2000040c
 80053a4:	200002d4 	.word	0x200002d4
 80053a8:	08005319 	.word	0x08005319

080053ac <__sfp_lock_acquire>:
 80053ac:	4801      	ldr	r0, [pc, #4]	@ (80053b4 <__sfp_lock_acquire+0x8>)
 80053ae:	f000 b876 	b.w	800549e <__retarget_lock_acquire_recursive>
 80053b2:	bf00      	nop
 80053b4:	20000411 	.word	0x20000411

080053b8 <__sfp_lock_release>:
 80053b8:	4801      	ldr	r0, [pc, #4]	@ (80053c0 <__sfp_lock_release+0x8>)
 80053ba:	f000 b871 	b.w	80054a0 <__retarget_lock_release_recursive>
 80053be:	bf00      	nop
 80053c0:	20000411 	.word	0x20000411

080053c4 <__sinit>:
 80053c4:	b510      	push	{r4, lr}
 80053c6:	4604      	mov	r4, r0
 80053c8:	f7ff fff0 	bl	80053ac <__sfp_lock_acquire>
 80053cc:	6a23      	ldr	r3, [r4, #32]
 80053ce:	b11b      	cbz	r3, 80053d8 <__sinit+0x14>
 80053d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053d4:	f7ff bff0 	b.w	80053b8 <__sfp_lock_release>
 80053d8:	4b04      	ldr	r3, [pc, #16]	@ (80053ec <__sinit+0x28>)
 80053da:	6223      	str	r3, [r4, #32]
 80053dc:	4b04      	ldr	r3, [pc, #16]	@ (80053f0 <__sinit+0x2c>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d1f5      	bne.n	80053d0 <__sinit+0xc>
 80053e4:	f7ff ffc4 	bl	8005370 <global_stdio_init.part.0>
 80053e8:	e7f2      	b.n	80053d0 <__sinit+0xc>
 80053ea:	bf00      	nop
 80053ec:	08005331 	.word	0x08005331
 80053f0:	2000040c 	.word	0x2000040c

080053f4 <_fwalk_sglue>:
 80053f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053f8:	4607      	mov	r7, r0
 80053fa:	4688      	mov	r8, r1
 80053fc:	4614      	mov	r4, r2
 80053fe:	2600      	movs	r6, #0
 8005400:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005404:	f1b9 0901 	subs.w	r9, r9, #1
 8005408:	d505      	bpl.n	8005416 <_fwalk_sglue+0x22>
 800540a:	6824      	ldr	r4, [r4, #0]
 800540c:	2c00      	cmp	r4, #0
 800540e:	d1f7      	bne.n	8005400 <_fwalk_sglue+0xc>
 8005410:	4630      	mov	r0, r6
 8005412:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005416:	89ab      	ldrh	r3, [r5, #12]
 8005418:	2b01      	cmp	r3, #1
 800541a:	d907      	bls.n	800542c <_fwalk_sglue+0x38>
 800541c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005420:	3301      	adds	r3, #1
 8005422:	d003      	beq.n	800542c <_fwalk_sglue+0x38>
 8005424:	4629      	mov	r1, r5
 8005426:	4638      	mov	r0, r7
 8005428:	47c0      	blx	r8
 800542a:	4306      	orrs	r6, r0
 800542c:	3568      	adds	r5, #104	@ 0x68
 800542e:	e7e9      	b.n	8005404 <_fwalk_sglue+0x10>

08005430 <memset>:
 8005430:	4402      	add	r2, r0
 8005432:	4603      	mov	r3, r0
 8005434:	4293      	cmp	r3, r2
 8005436:	d100      	bne.n	800543a <memset+0xa>
 8005438:	4770      	bx	lr
 800543a:	f803 1b01 	strb.w	r1, [r3], #1
 800543e:	e7f9      	b.n	8005434 <memset+0x4>

08005440 <_localeconv_r>:
 8005440:	4800      	ldr	r0, [pc, #0]	@ (8005444 <_localeconv_r+0x4>)
 8005442:	4770      	bx	lr
 8005444:	20000158 	.word	0x20000158

08005448 <__errno>:
 8005448:	4b01      	ldr	r3, [pc, #4]	@ (8005450 <__errno+0x8>)
 800544a:	6818      	ldr	r0, [r3, #0]
 800544c:	4770      	bx	lr
 800544e:	bf00      	nop
 8005450:	20000018 	.word	0x20000018

08005454 <__libc_init_array>:
 8005454:	b570      	push	{r4, r5, r6, lr}
 8005456:	4d0d      	ldr	r5, [pc, #52]	@ (800548c <__libc_init_array+0x38>)
 8005458:	4c0d      	ldr	r4, [pc, #52]	@ (8005490 <__libc_init_array+0x3c>)
 800545a:	1b64      	subs	r4, r4, r5
 800545c:	10a4      	asrs	r4, r4, #2
 800545e:	2600      	movs	r6, #0
 8005460:	42a6      	cmp	r6, r4
 8005462:	d109      	bne.n	8005478 <__libc_init_array+0x24>
 8005464:	4d0b      	ldr	r5, [pc, #44]	@ (8005494 <__libc_init_array+0x40>)
 8005466:	4c0c      	ldr	r4, [pc, #48]	@ (8005498 <__libc_init_array+0x44>)
 8005468:	f002 faf0 	bl	8007a4c <_init>
 800546c:	1b64      	subs	r4, r4, r5
 800546e:	10a4      	asrs	r4, r4, #2
 8005470:	2600      	movs	r6, #0
 8005472:	42a6      	cmp	r6, r4
 8005474:	d105      	bne.n	8005482 <__libc_init_array+0x2e>
 8005476:	bd70      	pop	{r4, r5, r6, pc}
 8005478:	f855 3b04 	ldr.w	r3, [r5], #4
 800547c:	4798      	blx	r3
 800547e:	3601      	adds	r6, #1
 8005480:	e7ee      	b.n	8005460 <__libc_init_array+0xc>
 8005482:	f855 3b04 	ldr.w	r3, [r5], #4
 8005486:	4798      	blx	r3
 8005488:	3601      	adds	r6, #1
 800548a:	e7f2      	b.n	8005472 <__libc_init_array+0x1e>
 800548c:	08007e18 	.word	0x08007e18
 8005490:	08007e18 	.word	0x08007e18
 8005494:	08007e18 	.word	0x08007e18
 8005498:	08007e1c 	.word	0x08007e1c

0800549c <__retarget_lock_init_recursive>:
 800549c:	4770      	bx	lr

0800549e <__retarget_lock_acquire_recursive>:
 800549e:	4770      	bx	lr

080054a0 <__retarget_lock_release_recursive>:
 80054a0:	4770      	bx	lr

080054a2 <quorem>:
 80054a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054a6:	6903      	ldr	r3, [r0, #16]
 80054a8:	690c      	ldr	r4, [r1, #16]
 80054aa:	42a3      	cmp	r3, r4
 80054ac:	4607      	mov	r7, r0
 80054ae:	db7e      	blt.n	80055ae <quorem+0x10c>
 80054b0:	3c01      	subs	r4, #1
 80054b2:	f101 0814 	add.w	r8, r1, #20
 80054b6:	00a3      	lsls	r3, r4, #2
 80054b8:	f100 0514 	add.w	r5, r0, #20
 80054bc:	9300      	str	r3, [sp, #0]
 80054be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80054c2:	9301      	str	r3, [sp, #4]
 80054c4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80054c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80054cc:	3301      	adds	r3, #1
 80054ce:	429a      	cmp	r2, r3
 80054d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80054d4:	fbb2 f6f3 	udiv	r6, r2, r3
 80054d8:	d32e      	bcc.n	8005538 <quorem+0x96>
 80054da:	f04f 0a00 	mov.w	sl, #0
 80054de:	46c4      	mov	ip, r8
 80054e0:	46ae      	mov	lr, r5
 80054e2:	46d3      	mov	fp, sl
 80054e4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80054e8:	b298      	uxth	r0, r3
 80054ea:	fb06 a000 	mla	r0, r6, r0, sl
 80054ee:	0c02      	lsrs	r2, r0, #16
 80054f0:	0c1b      	lsrs	r3, r3, #16
 80054f2:	fb06 2303 	mla	r3, r6, r3, r2
 80054f6:	f8de 2000 	ldr.w	r2, [lr]
 80054fa:	b280      	uxth	r0, r0
 80054fc:	b292      	uxth	r2, r2
 80054fe:	1a12      	subs	r2, r2, r0
 8005500:	445a      	add	r2, fp
 8005502:	f8de 0000 	ldr.w	r0, [lr]
 8005506:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800550a:	b29b      	uxth	r3, r3
 800550c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005510:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005514:	b292      	uxth	r2, r2
 8005516:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800551a:	45e1      	cmp	r9, ip
 800551c:	f84e 2b04 	str.w	r2, [lr], #4
 8005520:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005524:	d2de      	bcs.n	80054e4 <quorem+0x42>
 8005526:	9b00      	ldr	r3, [sp, #0]
 8005528:	58eb      	ldr	r3, [r5, r3]
 800552a:	b92b      	cbnz	r3, 8005538 <quorem+0x96>
 800552c:	9b01      	ldr	r3, [sp, #4]
 800552e:	3b04      	subs	r3, #4
 8005530:	429d      	cmp	r5, r3
 8005532:	461a      	mov	r2, r3
 8005534:	d32f      	bcc.n	8005596 <quorem+0xf4>
 8005536:	613c      	str	r4, [r7, #16]
 8005538:	4638      	mov	r0, r7
 800553a:	f001 fb35 	bl	8006ba8 <__mcmp>
 800553e:	2800      	cmp	r0, #0
 8005540:	db25      	blt.n	800558e <quorem+0xec>
 8005542:	4629      	mov	r1, r5
 8005544:	2000      	movs	r0, #0
 8005546:	f858 2b04 	ldr.w	r2, [r8], #4
 800554a:	f8d1 c000 	ldr.w	ip, [r1]
 800554e:	fa1f fe82 	uxth.w	lr, r2
 8005552:	fa1f f38c 	uxth.w	r3, ip
 8005556:	eba3 030e 	sub.w	r3, r3, lr
 800555a:	4403      	add	r3, r0
 800555c:	0c12      	lsrs	r2, r2, #16
 800555e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005562:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005566:	b29b      	uxth	r3, r3
 8005568:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800556c:	45c1      	cmp	r9, r8
 800556e:	f841 3b04 	str.w	r3, [r1], #4
 8005572:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005576:	d2e6      	bcs.n	8005546 <quorem+0xa4>
 8005578:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800557c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005580:	b922      	cbnz	r2, 800558c <quorem+0xea>
 8005582:	3b04      	subs	r3, #4
 8005584:	429d      	cmp	r5, r3
 8005586:	461a      	mov	r2, r3
 8005588:	d30b      	bcc.n	80055a2 <quorem+0x100>
 800558a:	613c      	str	r4, [r7, #16]
 800558c:	3601      	adds	r6, #1
 800558e:	4630      	mov	r0, r6
 8005590:	b003      	add	sp, #12
 8005592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005596:	6812      	ldr	r2, [r2, #0]
 8005598:	3b04      	subs	r3, #4
 800559a:	2a00      	cmp	r2, #0
 800559c:	d1cb      	bne.n	8005536 <quorem+0x94>
 800559e:	3c01      	subs	r4, #1
 80055a0:	e7c6      	b.n	8005530 <quorem+0x8e>
 80055a2:	6812      	ldr	r2, [r2, #0]
 80055a4:	3b04      	subs	r3, #4
 80055a6:	2a00      	cmp	r2, #0
 80055a8:	d1ef      	bne.n	800558a <quorem+0xe8>
 80055aa:	3c01      	subs	r4, #1
 80055ac:	e7ea      	b.n	8005584 <quorem+0xe2>
 80055ae:	2000      	movs	r0, #0
 80055b0:	e7ee      	b.n	8005590 <quorem+0xee>
 80055b2:	0000      	movs	r0, r0
 80055b4:	0000      	movs	r0, r0
	...

080055b8 <_dtoa_r>:
 80055b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055bc:	69c7      	ldr	r7, [r0, #28]
 80055be:	b099      	sub	sp, #100	@ 0x64
 80055c0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80055c4:	ec55 4b10 	vmov	r4, r5, d0
 80055c8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80055ca:	9109      	str	r1, [sp, #36]	@ 0x24
 80055cc:	4683      	mov	fp, r0
 80055ce:	920e      	str	r2, [sp, #56]	@ 0x38
 80055d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80055d2:	b97f      	cbnz	r7, 80055f4 <_dtoa_r+0x3c>
 80055d4:	2010      	movs	r0, #16
 80055d6:	f000 ff0b 	bl	80063f0 <malloc>
 80055da:	4602      	mov	r2, r0
 80055dc:	f8cb 001c 	str.w	r0, [fp, #28]
 80055e0:	b920      	cbnz	r0, 80055ec <_dtoa_r+0x34>
 80055e2:	4ba7      	ldr	r3, [pc, #668]	@ (8005880 <_dtoa_r+0x2c8>)
 80055e4:	21ef      	movs	r1, #239	@ 0xef
 80055e6:	48a7      	ldr	r0, [pc, #668]	@ (8005884 <_dtoa_r+0x2cc>)
 80055e8:	f001 fcd6 	bl	8006f98 <__assert_func>
 80055ec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80055f0:	6007      	str	r7, [r0, #0]
 80055f2:	60c7      	str	r7, [r0, #12]
 80055f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80055f8:	6819      	ldr	r1, [r3, #0]
 80055fa:	b159      	cbz	r1, 8005614 <_dtoa_r+0x5c>
 80055fc:	685a      	ldr	r2, [r3, #4]
 80055fe:	604a      	str	r2, [r1, #4]
 8005600:	2301      	movs	r3, #1
 8005602:	4093      	lsls	r3, r2
 8005604:	608b      	str	r3, [r1, #8]
 8005606:	4658      	mov	r0, fp
 8005608:	f001 f894 	bl	8006734 <_Bfree>
 800560c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005610:	2200      	movs	r2, #0
 8005612:	601a      	str	r2, [r3, #0]
 8005614:	1e2b      	subs	r3, r5, #0
 8005616:	bfb9      	ittee	lt
 8005618:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800561c:	9303      	strlt	r3, [sp, #12]
 800561e:	2300      	movge	r3, #0
 8005620:	6033      	strge	r3, [r6, #0]
 8005622:	9f03      	ldr	r7, [sp, #12]
 8005624:	4b98      	ldr	r3, [pc, #608]	@ (8005888 <_dtoa_r+0x2d0>)
 8005626:	bfbc      	itt	lt
 8005628:	2201      	movlt	r2, #1
 800562a:	6032      	strlt	r2, [r6, #0]
 800562c:	43bb      	bics	r3, r7
 800562e:	d112      	bne.n	8005656 <_dtoa_r+0x9e>
 8005630:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005632:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005636:	6013      	str	r3, [r2, #0]
 8005638:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800563c:	4323      	orrs	r3, r4
 800563e:	f000 854d 	beq.w	80060dc <_dtoa_r+0xb24>
 8005642:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005644:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800589c <_dtoa_r+0x2e4>
 8005648:	2b00      	cmp	r3, #0
 800564a:	f000 854f 	beq.w	80060ec <_dtoa_r+0xb34>
 800564e:	f10a 0303 	add.w	r3, sl, #3
 8005652:	f000 bd49 	b.w	80060e8 <_dtoa_r+0xb30>
 8005656:	ed9d 7b02 	vldr	d7, [sp, #8]
 800565a:	2200      	movs	r2, #0
 800565c:	ec51 0b17 	vmov	r0, r1, d7
 8005660:	2300      	movs	r3, #0
 8005662:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005666:	f7fb fa4f 	bl	8000b08 <__aeabi_dcmpeq>
 800566a:	4680      	mov	r8, r0
 800566c:	b158      	cbz	r0, 8005686 <_dtoa_r+0xce>
 800566e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005670:	2301      	movs	r3, #1
 8005672:	6013      	str	r3, [r2, #0]
 8005674:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005676:	b113      	cbz	r3, 800567e <_dtoa_r+0xc6>
 8005678:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800567a:	4b84      	ldr	r3, [pc, #528]	@ (800588c <_dtoa_r+0x2d4>)
 800567c:	6013      	str	r3, [r2, #0]
 800567e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80058a0 <_dtoa_r+0x2e8>
 8005682:	f000 bd33 	b.w	80060ec <_dtoa_r+0xb34>
 8005686:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800568a:	aa16      	add	r2, sp, #88	@ 0x58
 800568c:	a917      	add	r1, sp, #92	@ 0x5c
 800568e:	4658      	mov	r0, fp
 8005690:	f001 fb3a 	bl	8006d08 <__d2b>
 8005694:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005698:	4681      	mov	r9, r0
 800569a:	2e00      	cmp	r6, #0
 800569c:	d077      	beq.n	800578e <_dtoa_r+0x1d6>
 800569e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80056a0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80056a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80056ac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80056b0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80056b4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80056b8:	4619      	mov	r1, r3
 80056ba:	2200      	movs	r2, #0
 80056bc:	4b74      	ldr	r3, [pc, #464]	@ (8005890 <_dtoa_r+0x2d8>)
 80056be:	f7fa fe03 	bl	80002c8 <__aeabi_dsub>
 80056c2:	a369      	add	r3, pc, #420	@ (adr r3, 8005868 <_dtoa_r+0x2b0>)
 80056c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c8:	f7fa ffb6 	bl	8000638 <__aeabi_dmul>
 80056cc:	a368      	add	r3, pc, #416	@ (adr r3, 8005870 <_dtoa_r+0x2b8>)
 80056ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056d2:	f7fa fdfb 	bl	80002cc <__adddf3>
 80056d6:	4604      	mov	r4, r0
 80056d8:	4630      	mov	r0, r6
 80056da:	460d      	mov	r5, r1
 80056dc:	f7fa ff42 	bl	8000564 <__aeabi_i2d>
 80056e0:	a365      	add	r3, pc, #404	@ (adr r3, 8005878 <_dtoa_r+0x2c0>)
 80056e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e6:	f7fa ffa7 	bl	8000638 <__aeabi_dmul>
 80056ea:	4602      	mov	r2, r0
 80056ec:	460b      	mov	r3, r1
 80056ee:	4620      	mov	r0, r4
 80056f0:	4629      	mov	r1, r5
 80056f2:	f7fa fdeb 	bl	80002cc <__adddf3>
 80056f6:	4604      	mov	r4, r0
 80056f8:	460d      	mov	r5, r1
 80056fa:	f7fb fa4d 	bl	8000b98 <__aeabi_d2iz>
 80056fe:	2200      	movs	r2, #0
 8005700:	4607      	mov	r7, r0
 8005702:	2300      	movs	r3, #0
 8005704:	4620      	mov	r0, r4
 8005706:	4629      	mov	r1, r5
 8005708:	f7fb fa08 	bl	8000b1c <__aeabi_dcmplt>
 800570c:	b140      	cbz	r0, 8005720 <_dtoa_r+0x168>
 800570e:	4638      	mov	r0, r7
 8005710:	f7fa ff28 	bl	8000564 <__aeabi_i2d>
 8005714:	4622      	mov	r2, r4
 8005716:	462b      	mov	r3, r5
 8005718:	f7fb f9f6 	bl	8000b08 <__aeabi_dcmpeq>
 800571c:	b900      	cbnz	r0, 8005720 <_dtoa_r+0x168>
 800571e:	3f01      	subs	r7, #1
 8005720:	2f16      	cmp	r7, #22
 8005722:	d851      	bhi.n	80057c8 <_dtoa_r+0x210>
 8005724:	4b5b      	ldr	r3, [pc, #364]	@ (8005894 <_dtoa_r+0x2dc>)
 8005726:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800572a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800572e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005732:	f7fb f9f3 	bl	8000b1c <__aeabi_dcmplt>
 8005736:	2800      	cmp	r0, #0
 8005738:	d048      	beq.n	80057cc <_dtoa_r+0x214>
 800573a:	3f01      	subs	r7, #1
 800573c:	2300      	movs	r3, #0
 800573e:	9312      	str	r3, [sp, #72]	@ 0x48
 8005740:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005742:	1b9b      	subs	r3, r3, r6
 8005744:	1e5a      	subs	r2, r3, #1
 8005746:	bf44      	itt	mi
 8005748:	f1c3 0801 	rsbmi	r8, r3, #1
 800574c:	2300      	movmi	r3, #0
 800574e:	9208      	str	r2, [sp, #32]
 8005750:	bf54      	ite	pl
 8005752:	f04f 0800 	movpl.w	r8, #0
 8005756:	9308      	strmi	r3, [sp, #32]
 8005758:	2f00      	cmp	r7, #0
 800575a:	db39      	blt.n	80057d0 <_dtoa_r+0x218>
 800575c:	9b08      	ldr	r3, [sp, #32]
 800575e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005760:	443b      	add	r3, r7
 8005762:	9308      	str	r3, [sp, #32]
 8005764:	2300      	movs	r3, #0
 8005766:	930a      	str	r3, [sp, #40]	@ 0x28
 8005768:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800576a:	2b09      	cmp	r3, #9
 800576c:	d864      	bhi.n	8005838 <_dtoa_r+0x280>
 800576e:	2b05      	cmp	r3, #5
 8005770:	bfc4      	itt	gt
 8005772:	3b04      	subgt	r3, #4
 8005774:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8005776:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005778:	f1a3 0302 	sub.w	r3, r3, #2
 800577c:	bfcc      	ite	gt
 800577e:	2400      	movgt	r4, #0
 8005780:	2401      	movle	r4, #1
 8005782:	2b03      	cmp	r3, #3
 8005784:	d863      	bhi.n	800584e <_dtoa_r+0x296>
 8005786:	e8df f003 	tbb	[pc, r3]
 800578a:	372a      	.short	0x372a
 800578c:	5535      	.short	0x5535
 800578e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8005792:	441e      	add	r6, r3
 8005794:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005798:	2b20      	cmp	r3, #32
 800579a:	bfc1      	itttt	gt
 800579c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80057a0:	409f      	lslgt	r7, r3
 80057a2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80057a6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80057aa:	bfd6      	itet	le
 80057ac:	f1c3 0320 	rsble	r3, r3, #32
 80057b0:	ea47 0003 	orrgt.w	r0, r7, r3
 80057b4:	fa04 f003 	lslle.w	r0, r4, r3
 80057b8:	f7fa fec4 	bl	8000544 <__aeabi_ui2d>
 80057bc:	2201      	movs	r2, #1
 80057be:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80057c2:	3e01      	subs	r6, #1
 80057c4:	9214      	str	r2, [sp, #80]	@ 0x50
 80057c6:	e777      	b.n	80056b8 <_dtoa_r+0x100>
 80057c8:	2301      	movs	r3, #1
 80057ca:	e7b8      	b.n	800573e <_dtoa_r+0x186>
 80057cc:	9012      	str	r0, [sp, #72]	@ 0x48
 80057ce:	e7b7      	b.n	8005740 <_dtoa_r+0x188>
 80057d0:	427b      	negs	r3, r7
 80057d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80057d4:	2300      	movs	r3, #0
 80057d6:	eba8 0807 	sub.w	r8, r8, r7
 80057da:	930f      	str	r3, [sp, #60]	@ 0x3c
 80057dc:	e7c4      	b.n	8005768 <_dtoa_r+0x1b0>
 80057de:	2300      	movs	r3, #0
 80057e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80057e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	dc35      	bgt.n	8005854 <_dtoa_r+0x29c>
 80057e8:	2301      	movs	r3, #1
 80057ea:	9300      	str	r3, [sp, #0]
 80057ec:	9307      	str	r3, [sp, #28]
 80057ee:	461a      	mov	r2, r3
 80057f0:	920e      	str	r2, [sp, #56]	@ 0x38
 80057f2:	e00b      	b.n	800580c <_dtoa_r+0x254>
 80057f4:	2301      	movs	r3, #1
 80057f6:	e7f3      	b.n	80057e0 <_dtoa_r+0x228>
 80057f8:	2300      	movs	r3, #0
 80057fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80057fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80057fe:	18fb      	adds	r3, r7, r3
 8005800:	9300      	str	r3, [sp, #0]
 8005802:	3301      	adds	r3, #1
 8005804:	2b01      	cmp	r3, #1
 8005806:	9307      	str	r3, [sp, #28]
 8005808:	bfb8      	it	lt
 800580a:	2301      	movlt	r3, #1
 800580c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005810:	2100      	movs	r1, #0
 8005812:	2204      	movs	r2, #4
 8005814:	f102 0514 	add.w	r5, r2, #20
 8005818:	429d      	cmp	r5, r3
 800581a:	d91f      	bls.n	800585c <_dtoa_r+0x2a4>
 800581c:	6041      	str	r1, [r0, #4]
 800581e:	4658      	mov	r0, fp
 8005820:	f000 ff48 	bl	80066b4 <_Balloc>
 8005824:	4682      	mov	sl, r0
 8005826:	2800      	cmp	r0, #0
 8005828:	d13c      	bne.n	80058a4 <_dtoa_r+0x2ec>
 800582a:	4b1b      	ldr	r3, [pc, #108]	@ (8005898 <_dtoa_r+0x2e0>)
 800582c:	4602      	mov	r2, r0
 800582e:	f240 11af 	movw	r1, #431	@ 0x1af
 8005832:	e6d8      	b.n	80055e6 <_dtoa_r+0x2e>
 8005834:	2301      	movs	r3, #1
 8005836:	e7e0      	b.n	80057fa <_dtoa_r+0x242>
 8005838:	2401      	movs	r4, #1
 800583a:	2300      	movs	r3, #0
 800583c:	9309      	str	r3, [sp, #36]	@ 0x24
 800583e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005840:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005844:	9300      	str	r3, [sp, #0]
 8005846:	9307      	str	r3, [sp, #28]
 8005848:	2200      	movs	r2, #0
 800584a:	2312      	movs	r3, #18
 800584c:	e7d0      	b.n	80057f0 <_dtoa_r+0x238>
 800584e:	2301      	movs	r3, #1
 8005850:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005852:	e7f5      	b.n	8005840 <_dtoa_r+0x288>
 8005854:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005856:	9300      	str	r3, [sp, #0]
 8005858:	9307      	str	r3, [sp, #28]
 800585a:	e7d7      	b.n	800580c <_dtoa_r+0x254>
 800585c:	3101      	adds	r1, #1
 800585e:	0052      	lsls	r2, r2, #1
 8005860:	e7d8      	b.n	8005814 <_dtoa_r+0x25c>
 8005862:	bf00      	nop
 8005864:	f3af 8000 	nop.w
 8005868:	636f4361 	.word	0x636f4361
 800586c:	3fd287a7 	.word	0x3fd287a7
 8005870:	8b60c8b3 	.word	0x8b60c8b3
 8005874:	3fc68a28 	.word	0x3fc68a28
 8005878:	509f79fb 	.word	0x509f79fb
 800587c:	3fd34413 	.word	0x3fd34413
 8005880:	08007ae1 	.word	0x08007ae1
 8005884:	08007af8 	.word	0x08007af8
 8005888:	7ff00000 	.word	0x7ff00000
 800588c:	08007ab1 	.word	0x08007ab1
 8005890:	3ff80000 	.word	0x3ff80000
 8005894:	08007c00 	.word	0x08007c00
 8005898:	08007b50 	.word	0x08007b50
 800589c:	08007add 	.word	0x08007add
 80058a0:	08007ab0 	.word	0x08007ab0
 80058a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80058a8:	6018      	str	r0, [r3, #0]
 80058aa:	9b07      	ldr	r3, [sp, #28]
 80058ac:	2b0e      	cmp	r3, #14
 80058ae:	f200 80a4 	bhi.w	80059fa <_dtoa_r+0x442>
 80058b2:	2c00      	cmp	r4, #0
 80058b4:	f000 80a1 	beq.w	80059fa <_dtoa_r+0x442>
 80058b8:	2f00      	cmp	r7, #0
 80058ba:	dd33      	ble.n	8005924 <_dtoa_r+0x36c>
 80058bc:	4bad      	ldr	r3, [pc, #692]	@ (8005b74 <_dtoa_r+0x5bc>)
 80058be:	f007 020f 	and.w	r2, r7, #15
 80058c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80058c6:	ed93 7b00 	vldr	d7, [r3]
 80058ca:	05f8      	lsls	r0, r7, #23
 80058cc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80058d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80058d4:	d516      	bpl.n	8005904 <_dtoa_r+0x34c>
 80058d6:	4ba8      	ldr	r3, [pc, #672]	@ (8005b78 <_dtoa_r+0x5c0>)
 80058d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80058dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80058e0:	f7fa ffd4 	bl	800088c <__aeabi_ddiv>
 80058e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058e8:	f004 040f 	and.w	r4, r4, #15
 80058ec:	2603      	movs	r6, #3
 80058ee:	4da2      	ldr	r5, [pc, #648]	@ (8005b78 <_dtoa_r+0x5c0>)
 80058f0:	b954      	cbnz	r4, 8005908 <_dtoa_r+0x350>
 80058f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058fa:	f7fa ffc7 	bl	800088c <__aeabi_ddiv>
 80058fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005902:	e028      	b.n	8005956 <_dtoa_r+0x39e>
 8005904:	2602      	movs	r6, #2
 8005906:	e7f2      	b.n	80058ee <_dtoa_r+0x336>
 8005908:	07e1      	lsls	r1, r4, #31
 800590a:	d508      	bpl.n	800591e <_dtoa_r+0x366>
 800590c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005910:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005914:	f7fa fe90 	bl	8000638 <__aeabi_dmul>
 8005918:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800591c:	3601      	adds	r6, #1
 800591e:	1064      	asrs	r4, r4, #1
 8005920:	3508      	adds	r5, #8
 8005922:	e7e5      	b.n	80058f0 <_dtoa_r+0x338>
 8005924:	f000 80d2 	beq.w	8005acc <_dtoa_r+0x514>
 8005928:	427c      	negs	r4, r7
 800592a:	4b92      	ldr	r3, [pc, #584]	@ (8005b74 <_dtoa_r+0x5bc>)
 800592c:	4d92      	ldr	r5, [pc, #584]	@ (8005b78 <_dtoa_r+0x5c0>)
 800592e:	f004 020f 	and.w	r2, r4, #15
 8005932:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800593a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800593e:	f7fa fe7b 	bl	8000638 <__aeabi_dmul>
 8005942:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005946:	1124      	asrs	r4, r4, #4
 8005948:	2300      	movs	r3, #0
 800594a:	2602      	movs	r6, #2
 800594c:	2c00      	cmp	r4, #0
 800594e:	f040 80b2 	bne.w	8005ab6 <_dtoa_r+0x4fe>
 8005952:	2b00      	cmp	r3, #0
 8005954:	d1d3      	bne.n	80058fe <_dtoa_r+0x346>
 8005956:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005958:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800595c:	2b00      	cmp	r3, #0
 800595e:	f000 80b7 	beq.w	8005ad0 <_dtoa_r+0x518>
 8005962:	4b86      	ldr	r3, [pc, #536]	@ (8005b7c <_dtoa_r+0x5c4>)
 8005964:	2200      	movs	r2, #0
 8005966:	4620      	mov	r0, r4
 8005968:	4629      	mov	r1, r5
 800596a:	f7fb f8d7 	bl	8000b1c <__aeabi_dcmplt>
 800596e:	2800      	cmp	r0, #0
 8005970:	f000 80ae 	beq.w	8005ad0 <_dtoa_r+0x518>
 8005974:	9b07      	ldr	r3, [sp, #28]
 8005976:	2b00      	cmp	r3, #0
 8005978:	f000 80aa 	beq.w	8005ad0 <_dtoa_r+0x518>
 800597c:	9b00      	ldr	r3, [sp, #0]
 800597e:	2b00      	cmp	r3, #0
 8005980:	dd37      	ble.n	80059f2 <_dtoa_r+0x43a>
 8005982:	1e7b      	subs	r3, r7, #1
 8005984:	9304      	str	r3, [sp, #16]
 8005986:	4620      	mov	r0, r4
 8005988:	4b7d      	ldr	r3, [pc, #500]	@ (8005b80 <_dtoa_r+0x5c8>)
 800598a:	2200      	movs	r2, #0
 800598c:	4629      	mov	r1, r5
 800598e:	f7fa fe53 	bl	8000638 <__aeabi_dmul>
 8005992:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005996:	9c00      	ldr	r4, [sp, #0]
 8005998:	3601      	adds	r6, #1
 800599a:	4630      	mov	r0, r6
 800599c:	f7fa fde2 	bl	8000564 <__aeabi_i2d>
 80059a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80059a4:	f7fa fe48 	bl	8000638 <__aeabi_dmul>
 80059a8:	4b76      	ldr	r3, [pc, #472]	@ (8005b84 <_dtoa_r+0x5cc>)
 80059aa:	2200      	movs	r2, #0
 80059ac:	f7fa fc8e 	bl	80002cc <__adddf3>
 80059b0:	4605      	mov	r5, r0
 80059b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80059b6:	2c00      	cmp	r4, #0
 80059b8:	f040 808d 	bne.w	8005ad6 <_dtoa_r+0x51e>
 80059bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059c0:	4b71      	ldr	r3, [pc, #452]	@ (8005b88 <_dtoa_r+0x5d0>)
 80059c2:	2200      	movs	r2, #0
 80059c4:	f7fa fc80 	bl	80002c8 <__aeabi_dsub>
 80059c8:	4602      	mov	r2, r0
 80059ca:	460b      	mov	r3, r1
 80059cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80059d0:	462a      	mov	r2, r5
 80059d2:	4633      	mov	r3, r6
 80059d4:	f7fb f8c0 	bl	8000b58 <__aeabi_dcmpgt>
 80059d8:	2800      	cmp	r0, #0
 80059da:	f040 828b 	bne.w	8005ef4 <_dtoa_r+0x93c>
 80059de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059e2:	462a      	mov	r2, r5
 80059e4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80059e8:	f7fb f898 	bl	8000b1c <__aeabi_dcmplt>
 80059ec:	2800      	cmp	r0, #0
 80059ee:	f040 8128 	bne.w	8005c42 <_dtoa_r+0x68a>
 80059f2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80059f6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80059fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	f2c0 815a 	blt.w	8005cb6 <_dtoa_r+0x6fe>
 8005a02:	2f0e      	cmp	r7, #14
 8005a04:	f300 8157 	bgt.w	8005cb6 <_dtoa_r+0x6fe>
 8005a08:	4b5a      	ldr	r3, [pc, #360]	@ (8005b74 <_dtoa_r+0x5bc>)
 8005a0a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005a0e:	ed93 7b00 	vldr	d7, [r3]
 8005a12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	ed8d 7b00 	vstr	d7, [sp]
 8005a1a:	da03      	bge.n	8005a24 <_dtoa_r+0x46c>
 8005a1c:	9b07      	ldr	r3, [sp, #28]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	f340 8101 	ble.w	8005c26 <_dtoa_r+0x66e>
 8005a24:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005a28:	4656      	mov	r6, sl
 8005a2a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a2e:	4620      	mov	r0, r4
 8005a30:	4629      	mov	r1, r5
 8005a32:	f7fa ff2b 	bl	800088c <__aeabi_ddiv>
 8005a36:	f7fb f8af 	bl	8000b98 <__aeabi_d2iz>
 8005a3a:	4680      	mov	r8, r0
 8005a3c:	f7fa fd92 	bl	8000564 <__aeabi_i2d>
 8005a40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a44:	f7fa fdf8 	bl	8000638 <__aeabi_dmul>
 8005a48:	4602      	mov	r2, r0
 8005a4a:	460b      	mov	r3, r1
 8005a4c:	4620      	mov	r0, r4
 8005a4e:	4629      	mov	r1, r5
 8005a50:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005a54:	f7fa fc38 	bl	80002c8 <__aeabi_dsub>
 8005a58:	f806 4b01 	strb.w	r4, [r6], #1
 8005a5c:	9d07      	ldr	r5, [sp, #28]
 8005a5e:	eba6 040a 	sub.w	r4, r6, sl
 8005a62:	42a5      	cmp	r5, r4
 8005a64:	4602      	mov	r2, r0
 8005a66:	460b      	mov	r3, r1
 8005a68:	f040 8117 	bne.w	8005c9a <_dtoa_r+0x6e2>
 8005a6c:	f7fa fc2e 	bl	80002cc <__adddf3>
 8005a70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a74:	4604      	mov	r4, r0
 8005a76:	460d      	mov	r5, r1
 8005a78:	f7fb f86e 	bl	8000b58 <__aeabi_dcmpgt>
 8005a7c:	2800      	cmp	r0, #0
 8005a7e:	f040 80f9 	bne.w	8005c74 <_dtoa_r+0x6bc>
 8005a82:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a86:	4620      	mov	r0, r4
 8005a88:	4629      	mov	r1, r5
 8005a8a:	f7fb f83d 	bl	8000b08 <__aeabi_dcmpeq>
 8005a8e:	b118      	cbz	r0, 8005a98 <_dtoa_r+0x4e0>
 8005a90:	f018 0f01 	tst.w	r8, #1
 8005a94:	f040 80ee 	bne.w	8005c74 <_dtoa_r+0x6bc>
 8005a98:	4649      	mov	r1, r9
 8005a9a:	4658      	mov	r0, fp
 8005a9c:	f000 fe4a 	bl	8006734 <_Bfree>
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	7033      	strb	r3, [r6, #0]
 8005aa4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005aa6:	3701      	adds	r7, #1
 8005aa8:	601f      	str	r7, [r3, #0]
 8005aaa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	f000 831d 	beq.w	80060ec <_dtoa_r+0xb34>
 8005ab2:	601e      	str	r6, [r3, #0]
 8005ab4:	e31a      	b.n	80060ec <_dtoa_r+0xb34>
 8005ab6:	07e2      	lsls	r2, r4, #31
 8005ab8:	d505      	bpl.n	8005ac6 <_dtoa_r+0x50e>
 8005aba:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005abe:	f7fa fdbb 	bl	8000638 <__aeabi_dmul>
 8005ac2:	3601      	adds	r6, #1
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	1064      	asrs	r4, r4, #1
 8005ac8:	3508      	adds	r5, #8
 8005aca:	e73f      	b.n	800594c <_dtoa_r+0x394>
 8005acc:	2602      	movs	r6, #2
 8005ace:	e742      	b.n	8005956 <_dtoa_r+0x39e>
 8005ad0:	9c07      	ldr	r4, [sp, #28]
 8005ad2:	9704      	str	r7, [sp, #16]
 8005ad4:	e761      	b.n	800599a <_dtoa_r+0x3e2>
 8005ad6:	4b27      	ldr	r3, [pc, #156]	@ (8005b74 <_dtoa_r+0x5bc>)
 8005ad8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005ada:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005ade:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005ae2:	4454      	add	r4, sl
 8005ae4:	2900      	cmp	r1, #0
 8005ae6:	d053      	beq.n	8005b90 <_dtoa_r+0x5d8>
 8005ae8:	4928      	ldr	r1, [pc, #160]	@ (8005b8c <_dtoa_r+0x5d4>)
 8005aea:	2000      	movs	r0, #0
 8005aec:	f7fa fece 	bl	800088c <__aeabi_ddiv>
 8005af0:	4633      	mov	r3, r6
 8005af2:	462a      	mov	r2, r5
 8005af4:	f7fa fbe8 	bl	80002c8 <__aeabi_dsub>
 8005af8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005afc:	4656      	mov	r6, sl
 8005afe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b02:	f7fb f849 	bl	8000b98 <__aeabi_d2iz>
 8005b06:	4605      	mov	r5, r0
 8005b08:	f7fa fd2c 	bl	8000564 <__aeabi_i2d>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	460b      	mov	r3, r1
 8005b10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b14:	f7fa fbd8 	bl	80002c8 <__aeabi_dsub>
 8005b18:	3530      	adds	r5, #48	@ 0x30
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	460b      	mov	r3, r1
 8005b1e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005b22:	f806 5b01 	strb.w	r5, [r6], #1
 8005b26:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005b2a:	f7fa fff7 	bl	8000b1c <__aeabi_dcmplt>
 8005b2e:	2800      	cmp	r0, #0
 8005b30:	d171      	bne.n	8005c16 <_dtoa_r+0x65e>
 8005b32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b36:	4911      	ldr	r1, [pc, #68]	@ (8005b7c <_dtoa_r+0x5c4>)
 8005b38:	2000      	movs	r0, #0
 8005b3a:	f7fa fbc5 	bl	80002c8 <__aeabi_dsub>
 8005b3e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005b42:	f7fa ffeb 	bl	8000b1c <__aeabi_dcmplt>
 8005b46:	2800      	cmp	r0, #0
 8005b48:	f040 8095 	bne.w	8005c76 <_dtoa_r+0x6be>
 8005b4c:	42a6      	cmp	r6, r4
 8005b4e:	f43f af50 	beq.w	80059f2 <_dtoa_r+0x43a>
 8005b52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005b56:	4b0a      	ldr	r3, [pc, #40]	@ (8005b80 <_dtoa_r+0x5c8>)
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f7fa fd6d 	bl	8000638 <__aeabi_dmul>
 8005b5e:	4b08      	ldr	r3, [pc, #32]	@ (8005b80 <_dtoa_r+0x5c8>)
 8005b60:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005b64:	2200      	movs	r2, #0
 8005b66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b6a:	f7fa fd65 	bl	8000638 <__aeabi_dmul>
 8005b6e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b72:	e7c4      	b.n	8005afe <_dtoa_r+0x546>
 8005b74:	08007c00 	.word	0x08007c00
 8005b78:	08007bd8 	.word	0x08007bd8
 8005b7c:	3ff00000 	.word	0x3ff00000
 8005b80:	40240000 	.word	0x40240000
 8005b84:	401c0000 	.word	0x401c0000
 8005b88:	40140000 	.word	0x40140000
 8005b8c:	3fe00000 	.word	0x3fe00000
 8005b90:	4631      	mov	r1, r6
 8005b92:	4628      	mov	r0, r5
 8005b94:	f7fa fd50 	bl	8000638 <__aeabi_dmul>
 8005b98:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005b9c:	9415      	str	r4, [sp, #84]	@ 0x54
 8005b9e:	4656      	mov	r6, sl
 8005ba0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ba4:	f7fa fff8 	bl	8000b98 <__aeabi_d2iz>
 8005ba8:	4605      	mov	r5, r0
 8005baa:	f7fa fcdb 	bl	8000564 <__aeabi_i2d>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	460b      	mov	r3, r1
 8005bb2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bb6:	f7fa fb87 	bl	80002c8 <__aeabi_dsub>
 8005bba:	3530      	adds	r5, #48	@ 0x30
 8005bbc:	f806 5b01 	strb.w	r5, [r6], #1
 8005bc0:	4602      	mov	r2, r0
 8005bc2:	460b      	mov	r3, r1
 8005bc4:	42a6      	cmp	r6, r4
 8005bc6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005bca:	f04f 0200 	mov.w	r2, #0
 8005bce:	d124      	bne.n	8005c1a <_dtoa_r+0x662>
 8005bd0:	4bac      	ldr	r3, [pc, #688]	@ (8005e84 <_dtoa_r+0x8cc>)
 8005bd2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005bd6:	f7fa fb79 	bl	80002cc <__adddf3>
 8005bda:	4602      	mov	r2, r0
 8005bdc:	460b      	mov	r3, r1
 8005bde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005be2:	f7fa ffb9 	bl	8000b58 <__aeabi_dcmpgt>
 8005be6:	2800      	cmp	r0, #0
 8005be8:	d145      	bne.n	8005c76 <_dtoa_r+0x6be>
 8005bea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005bee:	49a5      	ldr	r1, [pc, #660]	@ (8005e84 <_dtoa_r+0x8cc>)
 8005bf0:	2000      	movs	r0, #0
 8005bf2:	f7fa fb69 	bl	80002c8 <__aeabi_dsub>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	460b      	mov	r3, r1
 8005bfa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bfe:	f7fa ff8d 	bl	8000b1c <__aeabi_dcmplt>
 8005c02:	2800      	cmp	r0, #0
 8005c04:	f43f aef5 	beq.w	80059f2 <_dtoa_r+0x43a>
 8005c08:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005c0a:	1e73      	subs	r3, r6, #1
 8005c0c:	9315      	str	r3, [sp, #84]	@ 0x54
 8005c0e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005c12:	2b30      	cmp	r3, #48	@ 0x30
 8005c14:	d0f8      	beq.n	8005c08 <_dtoa_r+0x650>
 8005c16:	9f04      	ldr	r7, [sp, #16]
 8005c18:	e73e      	b.n	8005a98 <_dtoa_r+0x4e0>
 8005c1a:	4b9b      	ldr	r3, [pc, #620]	@ (8005e88 <_dtoa_r+0x8d0>)
 8005c1c:	f7fa fd0c 	bl	8000638 <__aeabi_dmul>
 8005c20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c24:	e7bc      	b.n	8005ba0 <_dtoa_r+0x5e8>
 8005c26:	d10c      	bne.n	8005c42 <_dtoa_r+0x68a>
 8005c28:	4b98      	ldr	r3, [pc, #608]	@ (8005e8c <_dtoa_r+0x8d4>)
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c30:	f7fa fd02 	bl	8000638 <__aeabi_dmul>
 8005c34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c38:	f7fa ff84 	bl	8000b44 <__aeabi_dcmpge>
 8005c3c:	2800      	cmp	r0, #0
 8005c3e:	f000 8157 	beq.w	8005ef0 <_dtoa_r+0x938>
 8005c42:	2400      	movs	r4, #0
 8005c44:	4625      	mov	r5, r4
 8005c46:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005c48:	43db      	mvns	r3, r3
 8005c4a:	9304      	str	r3, [sp, #16]
 8005c4c:	4656      	mov	r6, sl
 8005c4e:	2700      	movs	r7, #0
 8005c50:	4621      	mov	r1, r4
 8005c52:	4658      	mov	r0, fp
 8005c54:	f000 fd6e 	bl	8006734 <_Bfree>
 8005c58:	2d00      	cmp	r5, #0
 8005c5a:	d0dc      	beq.n	8005c16 <_dtoa_r+0x65e>
 8005c5c:	b12f      	cbz	r7, 8005c6a <_dtoa_r+0x6b2>
 8005c5e:	42af      	cmp	r7, r5
 8005c60:	d003      	beq.n	8005c6a <_dtoa_r+0x6b2>
 8005c62:	4639      	mov	r1, r7
 8005c64:	4658      	mov	r0, fp
 8005c66:	f000 fd65 	bl	8006734 <_Bfree>
 8005c6a:	4629      	mov	r1, r5
 8005c6c:	4658      	mov	r0, fp
 8005c6e:	f000 fd61 	bl	8006734 <_Bfree>
 8005c72:	e7d0      	b.n	8005c16 <_dtoa_r+0x65e>
 8005c74:	9704      	str	r7, [sp, #16]
 8005c76:	4633      	mov	r3, r6
 8005c78:	461e      	mov	r6, r3
 8005c7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c7e:	2a39      	cmp	r2, #57	@ 0x39
 8005c80:	d107      	bne.n	8005c92 <_dtoa_r+0x6da>
 8005c82:	459a      	cmp	sl, r3
 8005c84:	d1f8      	bne.n	8005c78 <_dtoa_r+0x6c0>
 8005c86:	9a04      	ldr	r2, [sp, #16]
 8005c88:	3201      	adds	r2, #1
 8005c8a:	9204      	str	r2, [sp, #16]
 8005c8c:	2230      	movs	r2, #48	@ 0x30
 8005c8e:	f88a 2000 	strb.w	r2, [sl]
 8005c92:	781a      	ldrb	r2, [r3, #0]
 8005c94:	3201      	adds	r2, #1
 8005c96:	701a      	strb	r2, [r3, #0]
 8005c98:	e7bd      	b.n	8005c16 <_dtoa_r+0x65e>
 8005c9a:	4b7b      	ldr	r3, [pc, #492]	@ (8005e88 <_dtoa_r+0x8d0>)
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f7fa fccb 	bl	8000638 <__aeabi_dmul>
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	4604      	mov	r4, r0
 8005ca8:	460d      	mov	r5, r1
 8005caa:	f7fa ff2d 	bl	8000b08 <__aeabi_dcmpeq>
 8005cae:	2800      	cmp	r0, #0
 8005cb0:	f43f aebb 	beq.w	8005a2a <_dtoa_r+0x472>
 8005cb4:	e6f0      	b.n	8005a98 <_dtoa_r+0x4e0>
 8005cb6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005cb8:	2a00      	cmp	r2, #0
 8005cba:	f000 80db 	beq.w	8005e74 <_dtoa_r+0x8bc>
 8005cbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005cc0:	2a01      	cmp	r2, #1
 8005cc2:	f300 80bf 	bgt.w	8005e44 <_dtoa_r+0x88c>
 8005cc6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005cc8:	2a00      	cmp	r2, #0
 8005cca:	f000 80b7 	beq.w	8005e3c <_dtoa_r+0x884>
 8005cce:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005cd2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005cd4:	4646      	mov	r6, r8
 8005cd6:	9a08      	ldr	r2, [sp, #32]
 8005cd8:	2101      	movs	r1, #1
 8005cda:	441a      	add	r2, r3
 8005cdc:	4658      	mov	r0, fp
 8005cde:	4498      	add	r8, r3
 8005ce0:	9208      	str	r2, [sp, #32]
 8005ce2:	f000 fddb 	bl	800689c <__i2b>
 8005ce6:	4605      	mov	r5, r0
 8005ce8:	b15e      	cbz	r6, 8005d02 <_dtoa_r+0x74a>
 8005cea:	9b08      	ldr	r3, [sp, #32]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	dd08      	ble.n	8005d02 <_dtoa_r+0x74a>
 8005cf0:	42b3      	cmp	r3, r6
 8005cf2:	9a08      	ldr	r2, [sp, #32]
 8005cf4:	bfa8      	it	ge
 8005cf6:	4633      	movge	r3, r6
 8005cf8:	eba8 0803 	sub.w	r8, r8, r3
 8005cfc:	1af6      	subs	r6, r6, r3
 8005cfe:	1ad3      	subs	r3, r2, r3
 8005d00:	9308      	str	r3, [sp, #32]
 8005d02:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d04:	b1f3      	cbz	r3, 8005d44 <_dtoa_r+0x78c>
 8005d06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	f000 80b7 	beq.w	8005e7c <_dtoa_r+0x8c4>
 8005d0e:	b18c      	cbz	r4, 8005d34 <_dtoa_r+0x77c>
 8005d10:	4629      	mov	r1, r5
 8005d12:	4622      	mov	r2, r4
 8005d14:	4658      	mov	r0, fp
 8005d16:	f000 fe81 	bl	8006a1c <__pow5mult>
 8005d1a:	464a      	mov	r2, r9
 8005d1c:	4601      	mov	r1, r0
 8005d1e:	4605      	mov	r5, r0
 8005d20:	4658      	mov	r0, fp
 8005d22:	f000 fdd1 	bl	80068c8 <__multiply>
 8005d26:	4649      	mov	r1, r9
 8005d28:	9004      	str	r0, [sp, #16]
 8005d2a:	4658      	mov	r0, fp
 8005d2c:	f000 fd02 	bl	8006734 <_Bfree>
 8005d30:	9b04      	ldr	r3, [sp, #16]
 8005d32:	4699      	mov	r9, r3
 8005d34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d36:	1b1a      	subs	r2, r3, r4
 8005d38:	d004      	beq.n	8005d44 <_dtoa_r+0x78c>
 8005d3a:	4649      	mov	r1, r9
 8005d3c:	4658      	mov	r0, fp
 8005d3e:	f000 fe6d 	bl	8006a1c <__pow5mult>
 8005d42:	4681      	mov	r9, r0
 8005d44:	2101      	movs	r1, #1
 8005d46:	4658      	mov	r0, fp
 8005d48:	f000 fda8 	bl	800689c <__i2b>
 8005d4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005d4e:	4604      	mov	r4, r0
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	f000 81cf 	beq.w	80060f4 <_dtoa_r+0xb3c>
 8005d56:	461a      	mov	r2, r3
 8005d58:	4601      	mov	r1, r0
 8005d5a:	4658      	mov	r0, fp
 8005d5c:	f000 fe5e 	bl	8006a1c <__pow5mult>
 8005d60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d62:	2b01      	cmp	r3, #1
 8005d64:	4604      	mov	r4, r0
 8005d66:	f300 8095 	bgt.w	8005e94 <_dtoa_r+0x8dc>
 8005d6a:	9b02      	ldr	r3, [sp, #8]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	f040 8087 	bne.w	8005e80 <_dtoa_r+0x8c8>
 8005d72:	9b03      	ldr	r3, [sp, #12]
 8005d74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	f040 8089 	bne.w	8005e90 <_dtoa_r+0x8d8>
 8005d7e:	9b03      	ldr	r3, [sp, #12]
 8005d80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005d84:	0d1b      	lsrs	r3, r3, #20
 8005d86:	051b      	lsls	r3, r3, #20
 8005d88:	b12b      	cbz	r3, 8005d96 <_dtoa_r+0x7de>
 8005d8a:	9b08      	ldr	r3, [sp, #32]
 8005d8c:	3301      	adds	r3, #1
 8005d8e:	9308      	str	r3, [sp, #32]
 8005d90:	f108 0801 	add.w	r8, r8, #1
 8005d94:	2301      	movs	r3, #1
 8005d96:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	f000 81b0 	beq.w	8006100 <_dtoa_r+0xb48>
 8005da0:	6923      	ldr	r3, [r4, #16]
 8005da2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005da6:	6918      	ldr	r0, [r3, #16]
 8005da8:	f000 fd2c 	bl	8006804 <__hi0bits>
 8005dac:	f1c0 0020 	rsb	r0, r0, #32
 8005db0:	9b08      	ldr	r3, [sp, #32]
 8005db2:	4418      	add	r0, r3
 8005db4:	f010 001f 	ands.w	r0, r0, #31
 8005db8:	d077      	beq.n	8005eaa <_dtoa_r+0x8f2>
 8005dba:	f1c0 0320 	rsb	r3, r0, #32
 8005dbe:	2b04      	cmp	r3, #4
 8005dc0:	dd6b      	ble.n	8005e9a <_dtoa_r+0x8e2>
 8005dc2:	9b08      	ldr	r3, [sp, #32]
 8005dc4:	f1c0 001c 	rsb	r0, r0, #28
 8005dc8:	4403      	add	r3, r0
 8005dca:	4480      	add	r8, r0
 8005dcc:	4406      	add	r6, r0
 8005dce:	9308      	str	r3, [sp, #32]
 8005dd0:	f1b8 0f00 	cmp.w	r8, #0
 8005dd4:	dd05      	ble.n	8005de2 <_dtoa_r+0x82a>
 8005dd6:	4649      	mov	r1, r9
 8005dd8:	4642      	mov	r2, r8
 8005dda:	4658      	mov	r0, fp
 8005ddc:	f000 fe78 	bl	8006ad0 <__lshift>
 8005de0:	4681      	mov	r9, r0
 8005de2:	9b08      	ldr	r3, [sp, #32]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	dd05      	ble.n	8005df4 <_dtoa_r+0x83c>
 8005de8:	4621      	mov	r1, r4
 8005dea:	461a      	mov	r2, r3
 8005dec:	4658      	mov	r0, fp
 8005dee:	f000 fe6f 	bl	8006ad0 <__lshift>
 8005df2:	4604      	mov	r4, r0
 8005df4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d059      	beq.n	8005eae <_dtoa_r+0x8f6>
 8005dfa:	4621      	mov	r1, r4
 8005dfc:	4648      	mov	r0, r9
 8005dfe:	f000 fed3 	bl	8006ba8 <__mcmp>
 8005e02:	2800      	cmp	r0, #0
 8005e04:	da53      	bge.n	8005eae <_dtoa_r+0x8f6>
 8005e06:	1e7b      	subs	r3, r7, #1
 8005e08:	9304      	str	r3, [sp, #16]
 8005e0a:	4649      	mov	r1, r9
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	220a      	movs	r2, #10
 8005e10:	4658      	mov	r0, fp
 8005e12:	f000 fcb1 	bl	8006778 <__multadd>
 8005e16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e18:	4681      	mov	r9, r0
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	f000 8172 	beq.w	8006104 <_dtoa_r+0xb4c>
 8005e20:	2300      	movs	r3, #0
 8005e22:	4629      	mov	r1, r5
 8005e24:	220a      	movs	r2, #10
 8005e26:	4658      	mov	r0, fp
 8005e28:	f000 fca6 	bl	8006778 <__multadd>
 8005e2c:	9b00      	ldr	r3, [sp, #0]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	4605      	mov	r5, r0
 8005e32:	dc67      	bgt.n	8005f04 <_dtoa_r+0x94c>
 8005e34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e36:	2b02      	cmp	r3, #2
 8005e38:	dc41      	bgt.n	8005ebe <_dtoa_r+0x906>
 8005e3a:	e063      	b.n	8005f04 <_dtoa_r+0x94c>
 8005e3c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005e3e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005e42:	e746      	b.n	8005cd2 <_dtoa_r+0x71a>
 8005e44:	9b07      	ldr	r3, [sp, #28]
 8005e46:	1e5c      	subs	r4, r3, #1
 8005e48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e4a:	42a3      	cmp	r3, r4
 8005e4c:	bfbf      	itttt	lt
 8005e4e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005e50:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005e52:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005e54:	1ae3      	sublt	r3, r4, r3
 8005e56:	bfb4      	ite	lt
 8005e58:	18d2      	addlt	r2, r2, r3
 8005e5a:	1b1c      	subge	r4, r3, r4
 8005e5c:	9b07      	ldr	r3, [sp, #28]
 8005e5e:	bfbc      	itt	lt
 8005e60:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005e62:	2400      	movlt	r4, #0
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	bfb5      	itete	lt
 8005e68:	eba8 0603 	sublt.w	r6, r8, r3
 8005e6c:	9b07      	ldrge	r3, [sp, #28]
 8005e6e:	2300      	movlt	r3, #0
 8005e70:	4646      	movge	r6, r8
 8005e72:	e730      	b.n	8005cd6 <_dtoa_r+0x71e>
 8005e74:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005e76:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005e78:	4646      	mov	r6, r8
 8005e7a:	e735      	b.n	8005ce8 <_dtoa_r+0x730>
 8005e7c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e7e:	e75c      	b.n	8005d3a <_dtoa_r+0x782>
 8005e80:	2300      	movs	r3, #0
 8005e82:	e788      	b.n	8005d96 <_dtoa_r+0x7de>
 8005e84:	3fe00000 	.word	0x3fe00000
 8005e88:	40240000 	.word	0x40240000
 8005e8c:	40140000 	.word	0x40140000
 8005e90:	9b02      	ldr	r3, [sp, #8]
 8005e92:	e780      	b.n	8005d96 <_dtoa_r+0x7de>
 8005e94:	2300      	movs	r3, #0
 8005e96:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e98:	e782      	b.n	8005da0 <_dtoa_r+0x7e8>
 8005e9a:	d099      	beq.n	8005dd0 <_dtoa_r+0x818>
 8005e9c:	9a08      	ldr	r2, [sp, #32]
 8005e9e:	331c      	adds	r3, #28
 8005ea0:	441a      	add	r2, r3
 8005ea2:	4498      	add	r8, r3
 8005ea4:	441e      	add	r6, r3
 8005ea6:	9208      	str	r2, [sp, #32]
 8005ea8:	e792      	b.n	8005dd0 <_dtoa_r+0x818>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	e7f6      	b.n	8005e9c <_dtoa_r+0x8e4>
 8005eae:	9b07      	ldr	r3, [sp, #28]
 8005eb0:	9704      	str	r7, [sp, #16]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	dc20      	bgt.n	8005ef8 <_dtoa_r+0x940>
 8005eb6:	9300      	str	r3, [sp, #0]
 8005eb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005eba:	2b02      	cmp	r3, #2
 8005ebc:	dd1e      	ble.n	8005efc <_dtoa_r+0x944>
 8005ebe:	9b00      	ldr	r3, [sp, #0]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	f47f aec0 	bne.w	8005c46 <_dtoa_r+0x68e>
 8005ec6:	4621      	mov	r1, r4
 8005ec8:	2205      	movs	r2, #5
 8005eca:	4658      	mov	r0, fp
 8005ecc:	f000 fc54 	bl	8006778 <__multadd>
 8005ed0:	4601      	mov	r1, r0
 8005ed2:	4604      	mov	r4, r0
 8005ed4:	4648      	mov	r0, r9
 8005ed6:	f000 fe67 	bl	8006ba8 <__mcmp>
 8005eda:	2800      	cmp	r0, #0
 8005edc:	f77f aeb3 	ble.w	8005c46 <_dtoa_r+0x68e>
 8005ee0:	4656      	mov	r6, sl
 8005ee2:	2331      	movs	r3, #49	@ 0x31
 8005ee4:	f806 3b01 	strb.w	r3, [r6], #1
 8005ee8:	9b04      	ldr	r3, [sp, #16]
 8005eea:	3301      	adds	r3, #1
 8005eec:	9304      	str	r3, [sp, #16]
 8005eee:	e6ae      	b.n	8005c4e <_dtoa_r+0x696>
 8005ef0:	9c07      	ldr	r4, [sp, #28]
 8005ef2:	9704      	str	r7, [sp, #16]
 8005ef4:	4625      	mov	r5, r4
 8005ef6:	e7f3      	b.n	8005ee0 <_dtoa_r+0x928>
 8005ef8:	9b07      	ldr	r3, [sp, #28]
 8005efa:	9300      	str	r3, [sp, #0]
 8005efc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	f000 8104 	beq.w	800610c <_dtoa_r+0xb54>
 8005f04:	2e00      	cmp	r6, #0
 8005f06:	dd05      	ble.n	8005f14 <_dtoa_r+0x95c>
 8005f08:	4629      	mov	r1, r5
 8005f0a:	4632      	mov	r2, r6
 8005f0c:	4658      	mov	r0, fp
 8005f0e:	f000 fddf 	bl	8006ad0 <__lshift>
 8005f12:	4605      	mov	r5, r0
 8005f14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d05a      	beq.n	8005fd0 <_dtoa_r+0xa18>
 8005f1a:	6869      	ldr	r1, [r5, #4]
 8005f1c:	4658      	mov	r0, fp
 8005f1e:	f000 fbc9 	bl	80066b4 <_Balloc>
 8005f22:	4606      	mov	r6, r0
 8005f24:	b928      	cbnz	r0, 8005f32 <_dtoa_r+0x97a>
 8005f26:	4b84      	ldr	r3, [pc, #528]	@ (8006138 <_dtoa_r+0xb80>)
 8005f28:	4602      	mov	r2, r0
 8005f2a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005f2e:	f7ff bb5a 	b.w	80055e6 <_dtoa_r+0x2e>
 8005f32:	692a      	ldr	r2, [r5, #16]
 8005f34:	3202      	adds	r2, #2
 8005f36:	0092      	lsls	r2, r2, #2
 8005f38:	f105 010c 	add.w	r1, r5, #12
 8005f3c:	300c      	adds	r0, #12
 8005f3e:	f001 f81d 	bl	8006f7c <memcpy>
 8005f42:	2201      	movs	r2, #1
 8005f44:	4631      	mov	r1, r6
 8005f46:	4658      	mov	r0, fp
 8005f48:	f000 fdc2 	bl	8006ad0 <__lshift>
 8005f4c:	f10a 0301 	add.w	r3, sl, #1
 8005f50:	9307      	str	r3, [sp, #28]
 8005f52:	9b00      	ldr	r3, [sp, #0]
 8005f54:	4453      	add	r3, sl
 8005f56:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f58:	9b02      	ldr	r3, [sp, #8]
 8005f5a:	f003 0301 	and.w	r3, r3, #1
 8005f5e:	462f      	mov	r7, r5
 8005f60:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f62:	4605      	mov	r5, r0
 8005f64:	9b07      	ldr	r3, [sp, #28]
 8005f66:	4621      	mov	r1, r4
 8005f68:	3b01      	subs	r3, #1
 8005f6a:	4648      	mov	r0, r9
 8005f6c:	9300      	str	r3, [sp, #0]
 8005f6e:	f7ff fa98 	bl	80054a2 <quorem>
 8005f72:	4639      	mov	r1, r7
 8005f74:	9002      	str	r0, [sp, #8]
 8005f76:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005f7a:	4648      	mov	r0, r9
 8005f7c:	f000 fe14 	bl	8006ba8 <__mcmp>
 8005f80:	462a      	mov	r2, r5
 8005f82:	9008      	str	r0, [sp, #32]
 8005f84:	4621      	mov	r1, r4
 8005f86:	4658      	mov	r0, fp
 8005f88:	f000 fe2a 	bl	8006be0 <__mdiff>
 8005f8c:	68c2      	ldr	r2, [r0, #12]
 8005f8e:	4606      	mov	r6, r0
 8005f90:	bb02      	cbnz	r2, 8005fd4 <_dtoa_r+0xa1c>
 8005f92:	4601      	mov	r1, r0
 8005f94:	4648      	mov	r0, r9
 8005f96:	f000 fe07 	bl	8006ba8 <__mcmp>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	4631      	mov	r1, r6
 8005f9e:	4658      	mov	r0, fp
 8005fa0:	920e      	str	r2, [sp, #56]	@ 0x38
 8005fa2:	f000 fbc7 	bl	8006734 <_Bfree>
 8005fa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fa8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005faa:	9e07      	ldr	r6, [sp, #28]
 8005fac:	ea43 0102 	orr.w	r1, r3, r2
 8005fb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005fb2:	4319      	orrs	r1, r3
 8005fb4:	d110      	bne.n	8005fd8 <_dtoa_r+0xa20>
 8005fb6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005fba:	d029      	beq.n	8006010 <_dtoa_r+0xa58>
 8005fbc:	9b08      	ldr	r3, [sp, #32]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	dd02      	ble.n	8005fc8 <_dtoa_r+0xa10>
 8005fc2:	9b02      	ldr	r3, [sp, #8]
 8005fc4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005fc8:	9b00      	ldr	r3, [sp, #0]
 8005fca:	f883 8000 	strb.w	r8, [r3]
 8005fce:	e63f      	b.n	8005c50 <_dtoa_r+0x698>
 8005fd0:	4628      	mov	r0, r5
 8005fd2:	e7bb      	b.n	8005f4c <_dtoa_r+0x994>
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	e7e1      	b.n	8005f9c <_dtoa_r+0x9e4>
 8005fd8:	9b08      	ldr	r3, [sp, #32]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	db04      	blt.n	8005fe8 <_dtoa_r+0xa30>
 8005fde:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005fe0:	430b      	orrs	r3, r1
 8005fe2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005fe4:	430b      	orrs	r3, r1
 8005fe6:	d120      	bne.n	800602a <_dtoa_r+0xa72>
 8005fe8:	2a00      	cmp	r2, #0
 8005fea:	dded      	ble.n	8005fc8 <_dtoa_r+0xa10>
 8005fec:	4649      	mov	r1, r9
 8005fee:	2201      	movs	r2, #1
 8005ff0:	4658      	mov	r0, fp
 8005ff2:	f000 fd6d 	bl	8006ad0 <__lshift>
 8005ff6:	4621      	mov	r1, r4
 8005ff8:	4681      	mov	r9, r0
 8005ffa:	f000 fdd5 	bl	8006ba8 <__mcmp>
 8005ffe:	2800      	cmp	r0, #0
 8006000:	dc03      	bgt.n	800600a <_dtoa_r+0xa52>
 8006002:	d1e1      	bne.n	8005fc8 <_dtoa_r+0xa10>
 8006004:	f018 0f01 	tst.w	r8, #1
 8006008:	d0de      	beq.n	8005fc8 <_dtoa_r+0xa10>
 800600a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800600e:	d1d8      	bne.n	8005fc2 <_dtoa_r+0xa0a>
 8006010:	9a00      	ldr	r2, [sp, #0]
 8006012:	2339      	movs	r3, #57	@ 0x39
 8006014:	7013      	strb	r3, [r2, #0]
 8006016:	4633      	mov	r3, r6
 8006018:	461e      	mov	r6, r3
 800601a:	3b01      	subs	r3, #1
 800601c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006020:	2a39      	cmp	r2, #57	@ 0x39
 8006022:	d052      	beq.n	80060ca <_dtoa_r+0xb12>
 8006024:	3201      	adds	r2, #1
 8006026:	701a      	strb	r2, [r3, #0]
 8006028:	e612      	b.n	8005c50 <_dtoa_r+0x698>
 800602a:	2a00      	cmp	r2, #0
 800602c:	dd07      	ble.n	800603e <_dtoa_r+0xa86>
 800602e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006032:	d0ed      	beq.n	8006010 <_dtoa_r+0xa58>
 8006034:	9a00      	ldr	r2, [sp, #0]
 8006036:	f108 0301 	add.w	r3, r8, #1
 800603a:	7013      	strb	r3, [r2, #0]
 800603c:	e608      	b.n	8005c50 <_dtoa_r+0x698>
 800603e:	9b07      	ldr	r3, [sp, #28]
 8006040:	9a07      	ldr	r2, [sp, #28]
 8006042:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006046:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006048:	4293      	cmp	r3, r2
 800604a:	d028      	beq.n	800609e <_dtoa_r+0xae6>
 800604c:	4649      	mov	r1, r9
 800604e:	2300      	movs	r3, #0
 8006050:	220a      	movs	r2, #10
 8006052:	4658      	mov	r0, fp
 8006054:	f000 fb90 	bl	8006778 <__multadd>
 8006058:	42af      	cmp	r7, r5
 800605a:	4681      	mov	r9, r0
 800605c:	f04f 0300 	mov.w	r3, #0
 8006060:	f04f 020a 	mov.w	r2, #10
 8006064:	4639      	mov	r1, r7
 8006066:	4658      	mov	r0, fp
 8006068:	d107      	bne.n	800607a <_dtoa_r+0xac2>
 800606a:	f000 fb85 	bl	8006778 <__multadd>
 800606e:	4607      	mov	r7, r0
 8006070:	4605      	mov	r5, r0
 8006072:	9b07      	ldr	r3, [sp, #28]
 8006074:	3301      	adds	r3, #1
 8006076:	9307      	str	r3, [sp, #28]
 8006078:	e774      	b.n	8005f64 <_dtoa_r+0x9ac>
 800607a:	f000 fb7d 	bl	8006778 <__multadd>
 800607e:	4629      	mov	r1, r5
 8006080:	4607      	mov	r7, r0
 8006082:	2300      	movs	r3, #0
 8006084:	220a      	movs	r2, #10
 8006086:	4658      	mov	r0, fp
 8006088:	f000 fb76 	bl	8006778 <__multadd>
 800608c:	4605      	mov	r5, r0
 800608e:	e7f0      	b.n	8006072 <_dtoa_r+0xaba>
 8006090:	9b00      	ldr	r3, [sp, #0]
 8006092:	2b00      	cmp	r3, #0
 8006094:	bfcc      	ite	gt
 8006096:	461e      	movgt	r6, r3
 8006098:	2601      	movle	r6, #1
 800609a:	4456      	add	r6, sl
 800609c:	2700      	movs	r7, #0
 800609e:	4649      	mov	r1, r9
 80060a0:	2201      	movs	r2, #1
 80060a2:	4658      	mov	r0, fp
 80060a4:	f000 fd14 	bl	8006ad0 <__lshift>
 80060a8:	4621      	mov	r1, r4
 80060aa:	4681      	mov	r9, r0
 80060ac:	f000 fd7c 	bl	8006ba8 <__mcmp>
 80060b0:	2800      	cmp	r0, #0
 80060b2:	dcb0      	bgt.n	8006016 <_dtoa_r+0xa5e>
 80060b4:	d102      	bne.n	80060bc <_dtoa_r+0xb04>
 80060b6:	f018 0f01 	tst.w	r8, #1
 80060ba:	d1ac      	bne.n	8006016 <_dtoa_r+0xa5e>
 80060bc:	4633      	mov	r3, r6
 80060be:	461e      	mov	r6, r3
 80060c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80060c4:	2a30      	cmp	r2, #48	@ 0x30
 80060c6:	d0fa      	beq.n	80060be <_dtoa_r+0xb06>
 80060c8:	e5c2      	b.n	8005c50 <_dtoa_r+0x698>
 80060ca:	459a      	cmp	sl, r3
 80060cc:	d1a4      	bne.n	8006018 <_dtoa_r+0xa60>
 80060ce:	9b04      	ldr	r3, [sp, #16]
 80060d0:	3301      	adds	r3, #1
 80060d2:	9304      	str	r3, [sp, #16]
 80060d4:	2331      	movs	r3, #49	@ 0x31
 80060d6:	f88a 3000 	strb.w	r3, [sl]
 80060da:	e5b9      	b.n	8005c50 <_dtoa_r+0x698>
 80060dc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80060de:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800613c <_dtoa_r+0xb84>
 80060e2:	b11b      	cbz	r3, 80060ec <_dtoa_r+0xb34>
 80060e4:	f10a 0308 	add.w	r3, sl, #8
 80060e8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80060ea:	6013      	str	r3, [r2, #0]
 80060ec:	4650      	mov	r0, sl
 80060ee:	b019      	add	sp, #100	@ 0x64
 80060f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	f77f ae37 	ble.w	8005d6a <_dtoa_r+0x7b2>
 80060fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80060fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8006100:	2001      	movs	r0, #1
 8006102:	e655      	b.n	8005db0 <_dtoa_r+0x7f8>
 8006104:	9b00      	ldr	r3, [sp, #0]
 8006106:	2b00      	cmp	r3, #0
 8006108:	f77f aed6 	ble.w	8005eb8 <_dtoa_r+0x900>
 800610c:	4656      	mov	r6, sl
 800610e:	4621      	mov	r1, r4
 8006110:	4648      	mov	r0, r9
 8006112:	f7ff f9c6 	bl	80054a2 <quorem>
 8006116:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800611a:	f806 8b01 	strb.w	r8, [r6], #1
 800611e:	9b00      	ldr	r3, [sp, #0]
 8006120:	eba6 020a 	sub.w	r2, r6, sl
 8006124:	4293      	cmp	r3, r2
 8006126:	ddb3      	ble.n	8006090 <_dtoa_r+0xad8>
 8006128:	4649      	mov	r1, r9
 800612a:	2300      	movs	r3, #0
 800612c:	220a      	movs	r2, #10
 800612e:	4658      	mov	r0, fp
 8006130:	f000 fb22 	bl	8006778 <__multadd>
 8006134:	4681      	mov	r9, r0
 8006136:	e7ea      	b.n	800610e <_dtoa_r+0xb56>
 8006138:	08007b50 	.word	0x08007b50
 800613c:	08007ad4 	.word	0x08007ad4

08006140 <__ssputs_r>:
 8006140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006144:	688e      	ldr	r6, [r1, #8]
 8006146:	461f      	mov	r7, r3
 8006148:	42be      	cmp	r6, r7
 800614a:	680b      	ldr	r3, [r1, #0]
 800614c:	4682      	mov	sl, r0
 800614e:	460c      	mov	r4, r1
 8006150:	4690      	mov	r8, r2
 8006152:	d82d      	bhi.n	80061b0 <__ssputs_r+0x70>
 8006154:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006158:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800615c:	d026      	beq.n	80061ac <__ssputs_r+0x6c>
 800615e:	6965      	ldr	r5, [r4, #20]
 8006160:	6909      	ldr	r1, [r1, #16]
 8006162:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006166:	eba3 0901 	sub.w	r9, r3, r1
 800616a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800616e:	1c7b      	adds	r3, r7, #1
 8006170:	444b      	add	r3, r9
 8006172:	106d      	asrs	r5, r5, #1
 8006174:	429d      	cmp	r5, r3
 8006176:	bf38      	it	cc
 8006178:	461d      	movcc	r5, r3
 800617a:	0553      	lsls	r3, r2, #21
 800617c:	d527      	bpl.n	80061ce <__ssputs_r+0x8e>
 800617e:	4629      	mov	r1, r5
 8006180:	f000 f960 	bl	8006444 <_malloc_r>
 8006184:	4606      	mov	r6, r0
 8006186:	b360      	cbz	r0, 80061e2 <__ssputs_r+0xa2>
 8006188:	6921      	ldr	r1, [r4, #16]
 800618a:	464a      	mov	r2, r9
 800618c:	f000 fef6 	bl	8006f7c <memcpy>
 8006190:	89a3      	ldrh	r3, [r4, #12]
 8006192:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006196:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800619a:	81a3      	strh	r3, [r4, #12]
 800619c:	6126      	str	r6, [r4, #16]
 800619e:	6165      	str	r5, [r4, #20]
 80061a0:	444e      	add	r6, r9
 80061a2:	eba5 0509 	sub.w	r5, r5, r9
 80061a6:	6026      	str	r6, [r4, #0]
 80061a8:	60a5      	str	r5, [r4, #8]
 80061aa:	463e      	mov	r6, r7
 80061ac:	42be      	cmp	r6, r7
 80061ae:	d900      	bls.n	80061b2 <__ssputs_r+0x72>
 80061b0:	463e      	mov	r6, r7
 80061b2:	6820      	ldr	r0, [r4, #0]
 80061b4:	4632      	mov	r2, r6
 80061b6:	4641      	mov	r1, r8
 80061b8:	f000 fe6f 	bl	8006e9a <memmove>
 80061bc:	68a3      	ldr	r3, [r4, #8]
 80061be:	1b9b      	subs	r3, r3, r6
 80061c0:	60a3      	str	r3, [r4, #8]
 80061c2:	6823      	ldr	r3, [r4, #0]
 80061c4:	4433      	add	r3, r6
 80061c6:	6023      	str	r3, [r4, #0]
 80061c8:	2000      	movs	r0, #0
 80061ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061ce:	462a      	mov	r2, r5
 80061d0:	f000 fe35 	bl	8006e3e <_realloc_r>
 80061d4:	4606      	mov	r6, r0
 80061d6:	2800      	cmp	r0, #0
 80061d8:	d1e0      	bne.n	800619c <__ssputs_r+0x5c>
 80061da:	6921      	ldr	r1, [r4, #16]
 80061dc:	4650      	mov	r0, sl
 80061de:	f000 ff0d 	bl	8006ffc <_free_r>
 80061e2:	230c      	movs	r3, #12
 80061e4:	f8ca 3000 	str.w	r3, [sl]
 80061e8:	89a3      	ldrh	r3, [r4, #12]
 80061ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061ee:	81a3      	strh	r3, [r4, #12]
 80061f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80061f4:	e7e9      	b.n	80061ca <__ssputs_r+0x8a>
	...

080061f8 <_svfiprintf_r>:
 80061f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061fc:	4698      	mov	r8, r3
 80061fe:	898b      	ldrh	r3, [r1, #12]
 8006200:	061b      	lsls	r3, r3, #24
 8006202:	b09d      	sub	sp, #116	@ 0x74
 8006204:	4607      	mov	r7, r0
 8006206:	460d      	mov	r5, r1
 8006208:	4614      	mov	r4, r2
 800620a:	d510      	bpl.n	800622e <_svfiprintf_r+0x36>
 800620c:	690b      	ldr	r3, [r1, #16]
 800620e:	b973      	cbnz	r3, 800622e <_svfiprintf_r+0x36>
 8006210:	2140      	movs	r1, #64	@ 0x40
 8006212:	f000 f917 	bl	8006444 <_malloc_r>
 8006216:	6028      	str	r0, [r5, #0]
 8006218:	6128      	str	r0, [r5, #16]
 800621a:	b930      	cbnz	r0, 800622a <_svfiprintf_r+0x32>
 800621c:	230c      	movs	r3, #12
 800621e:	603b      	str	r3, [r7, #0]
 8006220:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006224:	b01d      	add	sp, #116	@ 0x74
 8006226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800622a:	2340      	movs	r3, #64	@ 0x40
 800622c:	616b      	str	r3, [r5, #20]
 800622e:	2300      	movs	r3, #0
 8006230:	9309      	str	r3, [sp, #36]	@ 0x24
 8006232:	2320      	movs	r3, #32
 8006234:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006238:	f8cd 800c 	str.w	r8, [sp, #12]
 800623c:	2330      	movs	r3, #48	@ 0x30
 800623e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80063dc <_svfiprintf_r+0x1e4>
 8006242:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006246:	f04f 0901 	mov.w	r9, #1
 800624a:	4623      	mov	r3, r4
 800624c:	469a      	mov	sl, r3
 800624e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006252:	b10a      	cbz	r2, 8006258 <_svfiprintf_r+0x60>
 8006254:	2a25      	cmp	r2, #37	@ 0x25
 8006256:	d1f9      	bne.n	800624c <_svfiprintf_r+0x54>
 8006258:	ebba 0b04 	subs.w	fp, sl, r4
 800625c:	d00b      	beq.n	8006276 <_svfiprintf_r+0x7e>
 800625e:	465b      	mov	r3, fp
 8006260:	4622      	mov	r2, r4
 8006262:	4629      	mov	r1, r5
 8006264:	4638      	mov	r0, r7
 8006266:	f7ff ff6b 	bl	8006140 <__ssputs_r>
 800626a:	3001      	adds	r0, #1
 800626c:	f000 80a7 	beq.w	80063be <_svfiprintf_r+0x1c6>
 8006270:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006272:	445a      	add	r2, fp
 8006274:	9209      	str	r2, [sp, #36]	@ 0x24
 8006276:	f89a 3000 	ldrb.w	r3, [sl]
 800627a:	2b00      	cmp	r3, #0
 800627c:	f000 809f 	beq.w	80063be <_svfiprintf_r+0x1c6>
 8006280:	2300      	movs	r3, #0
 8006282:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006286:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800628a:	f10a 0a01 	add.w	sl, sl, #1
 800628e:	9304      	str	r3, [sp, #16]
 8006290:	9307      	str	r3, [sp, #28]
 8006292:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006296:	931a      	str	r3, [sp, #104]	@ 0x68
 8006298:	4654      	mov	r4, sl
 800629a:	2205      	movs	r2, #5
 800629c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062a0:	484e      	ldr	r0, [pc, #312]	@ (80063dc <_svfiprintf_r+0x1e4>)
 80062a2:	f7f9 ffb5 	bl	8000210 <memchr>
 80062a6:	9a04      	ldr	r2, [sp, #16]
 80062a8:	b9d8      	cbnz	r0, 80062e2 <_svfiprintf_r+0xea>
 80062aa:	06d0      	lsls	r0, r2, #27
 80062ac:	bf44      	itt	mi
 80062ae:	2320      	movmi	r3, #32
 80062b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80062b4:	0711      	lsls	r1, r2, #28
 80062b6:	bf44      	itt	mi
 80062b8:	232b      	movmi	r3, #43	@ 0x2b
 80062ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80062be:	f89a 3000 	ldrb.w	r3, [sl]
 80062c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80062c4:	d015      	beq.n	80062f2 <_svfiprintf_r+0xfa>
 80062c6:	9a07      	ldr	r2, [sp, #28]
 80062c8:	4654      	mov	r4, sl
 80062ca:	2000      	movs	r0, #0
 80062cc:	f04f 0c0a 	mov.w	ip, #10
 80062d0:	4621      	mov	r1, r4
 80062d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80062d6:	3b30      	subs	r3, #48	@ 0x30
 80062d8:	2b09      	cmp	r3, #9
 80062da:	d94b      	bls.n	8006374 <_svfiprintf_r+0x17c>
 80062dc:	b1b0      	cbz	r0, 800630c <_svfiprintf_r+0x114>
 80062de:	9207      	str	r2, [sp, #28]
 80062e0:	e014      	b.n	800630c <_svfiprintf_r+0x114>
 80062e2:	eba0 0308 	sub.w	r3, r0, r8
 80062e6:	fa09 f303 	lsl.w	r3, r9, r3
 80062ea:	4313      	orrs	r3, r2
 80062ec:	9304      	str	r3, [sp, #16]
 80062ee:	46a2      	mov	sl, r4
 80062f0:	e7d2      	b.n	8006298 <_svfiprintf_r+0xa0>
 80062f2:	9b03      	ldr	r3, [sp, #12]
 80062f4:	1d19      	adds	r1, r3, #4
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	9103      	str	r1, [sp, #12]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	bfbb      	ittet	lt
 80062fe:	425b      	neglt	r3, r3
 8006300:	f042 0202 	orrlt.w	r2, r2, #2
 8006304:	9307      	strge	r3, [sp, #28]
 8006306:	9307      	strlt	r3, [sp, #28]
 8006308:	bfb8      	it	lt
 800630a:	9204      	strlt	r2, [sp, #16]
 800630c:	7823      	ldrb	r3, [r4, #0]
 800630e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006310:	d10a      	bne.n	8006328 <_svfiprintf_r+0x130>
 8006312:	7863      	ldrb	r3, [r4, #1]
 8006314:	2b2a      	cmp	r3, #42	@ 0x2a
 8006316:	d132      	bne.n	800637e <_svfiprintf_r+0x186>
 8006318:	9b03      	ldr	r3, [sp, #12]
 800631a:	1d1a      	adds	r2, r3, #4
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	9203      	str	r2, [sp, #12]
 8006320:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006324:	3402      	adds	r4, #2
 8006326:	9305      	str	r3, [sp, #20]
 8006328:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80063ec <_svfiprintf_r+0x1f4>
 800632c:	7821      	ldrb	r1, [r4, #0]
 800632e:	2203      	movs	r2, #3
 8006330:	4650      	mov	r0, sl
 8006332:	f7f9 ff6d 	bl	8000210 <memchr>
 8006336:	b138      	cbz	r0, 8006348 <_svfiprintf_r+0x150>
 8006338:	9b04      	ldr	r3, [sp, #16]
 800633a:	eba0 000a 	sub.w	r0, r0, sl
 800633e:	2240      	movs	r2, #64	@ 0x40
 8006340:	4082      	lsls	r2, r0
 8006342:	4313      	orrs	r3, r2
 8006344:	3401      	adds	r4, #1
 8006346:	9304      	str	r3, [sp, #16]
 8006348:	f814 1b01 	ldrb.w	r1, [r4], #1
 800634c:	4824      	ldr	r0, [pc, #144]	@ (80063e0 <_svfiprintf_r+0x1e8>)
 800634e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006352:	2206      	movs	r2, #6
 8006354:	f7f9 ff5c 	bl	8000210 <memchr>
 8006358:	2800      	cmp	r0, #0
 800635a:	d036      	beq.n	80063ca <_svfiprintf_r+0x1d2>
 800635c:	4b21      	ldr	r3, [pc, #132]	@ (80063e4 <_svfiprintf_r+0x1ec>)
 800635e:	bb1b      	cbnz	r3, 80063a8 <_svfiprintf_r+0x1b0>
 8006360:	9b03      	ldr	r3, [sp, #12]
 8006362:	3307      	adds	r3, #7
 8006364:	f023 0307 	bic.w	r3, r3, #7
 8006368:	3308      	adds	r3, #8
 800636a:	9303      	str	r3, [sp, #12]
 800636c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800636e:	4433      	add	r3, r6
 8006370:	9309      	str	r3, [sp, #36]	@ 0x24
 8006372:	e76a      	b.n	800624a <_svfiprintf_r+0x52>
 8006374:	fb0c 3202 	mla	r2, ip, r2, r3
 8006378:	460c      	mov	r4, r1
 800637a:	2001      	movs	r0, #1
 800637c:	e7a8      	b.n	80062d0 <_svfiprintf_r+0xd8>
 800637e:	2300      	movs	r3, #0
 8006380:	3401      	adds	r4, #1
 8006382:	9305      	str	r3, [sp, #20]
 8006384:	4619      	mov	r1, r3
 8006386:	f04f 0c0a 	mov.w	ip, #10
 800638a:	4620      	mov	r0, r4
 800638c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006390:	3a30      	subs	r2, #48	@ 0x30
 8006392:	2a09      	cmp	r2, #9
 8006394:	d903      	bls.n	800639e <_svfiprintf_r+0x1a6>
 8006396:	2b00      	cmp	r3, #0
 8006398:	d0c6      	beq.n	8006328 <_svfiprintf_r+0x130>
 800639a:	9105      	str	r1, [sp, #20]
 800639c:	e7c4      	b.n	8006328 <_svfiprintf_r+0x130>
 800639e:	fb0c 2101 	mla	r1, ip, r1, r2
 80063a2:	4604      	mov	r4, r0
 80063a4:	2301      	movs	r3, #1
 80063a6:	e7f0      	b.n	800638a <_svfiprintf_r+0x192>
 80063a8:	ab03      	add	r3, sp, #12
 80063aa:	9300      	str	r3, [sp, #0]
 80063ac:	462a      	mov	r2, r5
 80063ae:	4b0e      	ldr	r3, [pc, #56]	@ (80063e8 <_svfiprintf_r+0x1f0>)
 80063b0:	a904      	add	r1, sp, #16
 80063b2:	4638      	mov	r0, r7
 80063b4:	f7fe fb8e 	bl	8004ad4 <_printf_float>
 80063b8:	1c42      	adds	r2, r0, #1
 80063ba:	4606      	mov	r6, r0
 80063bc:	d1d6      	bne.n	800636c <_svfiprintf_r+0x174>
 80063be:	89ab      	ldrh	r3, [r5, #12]
 80063c0:	065b      	lsls	r3, r3, #25
 80063c2:	f53f af2d 	bmi.w	8006220 <_svfiprintf_r+0x28>
 80063c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80063c8:	e72c      	b.n	8006224 <_svfiprintf_r+0x2c>
 80063ca:	ab03      	add	r3, sp, #12
 80063cc:	9300      	str	r3, [sp, #0]
 80063ce:	462a      	mov	r2, r5
 80063d0:	4b05      	ldr	r3, [pc, #20]	@ (80063e8 <_svfiprintf_r+0x1f0>)
 80063d2:	a904      	add	r1, sp, #16
 80063d4:	4638      	mov	r0, r7
 80063d6:	f7fe fe15 	bl	8005004 <_printf_i>
 80063da:	e7ed      	b.n	80063b8 <_svfiprintf_r+0x1c0>
 80063dc:	08007b61 	.word	0x08007b61
 80063e0:	08007b6b 	.word	0x08007b6b
 80063e4:	08004ad5 	.word	0x08004ad5
 80063e8:	08006141 	.word	0x08006141
 80063ec:	08007b67 	.word	0x08007b67

080063f0 <malloc>:
 80063f0:	4b02      	ldr	r3, [pc, #8]	@ (80063fc <malloc+0xc>)
 80063f2:	4601      	mov	r1, r0
 80063f4:	6818      	ldr	r0, [r3, #0]
 80063f6:	f000 b825 	b.w	8006444 <_malloc_r>
 80063fa:	bf00      	nop
 80063fc:	20000018 	.word	0x20000018

08006400 <sbrk_aligned>:
 8006400:	b570      	push	{r4, r5, r6, lr}
 8006402:	4e0f      	ldr	r6, [pc, #60]	@ (8006440 <sbrk_aligned+0x40>)
 8006404:	460c      	mov	r4, r1
 8006406:	6831      	ldr	r1, [r6, #0]
 8006408:	4605      	mov	r5, r0
 800640a:	b911      	cbnz	r1, 8006412 <sbrk_aligned+0x12>
 800640c:	f000 fd94 	bl	8006f38 <_sbrk_r>
 8006410:	6030      	str	r0, [r6, #0]
 8006412:	4621      	mov	r1, r4
 8006414:	4628      	mov	r0, r5
 8006416:	f000 fd8f 	bl	8006f38 <_sbrk_r>
 800641a:	1c43      	adds	r3, r0, #1
 800641c:	d103      	bne.n	8006426 <sbrk_aligned+0x26>
 800641e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006422:	4620      	mov	r0, r4
 8006424:	bd70      	pop	{r4, r5, r6, pc}
 8006426:	1cc4      	adds	r4, r0, #3
 8006428:	f024 0403 	bic.w	r4, r4, #3
 800642c:	42a0      	cmp	r0, r4
 800642e:	d0f8      	beq.n	8006422 <sbrk_aligned+0x22>
 8006430:	1a21      	subs	r1, r4, r0
 8006432:	4628      	mov	r0, r5
 8006434:	f000 fd80 	bl	8006f38 <_sbrk_r>
 8006438:	3001      	adds	r0, #1
 800643a:	d1f2      	bne.n	8006422 <sbrk_aligned+0x22>
 800643c:	e7ef      	b.n	800641e <sbrk_aligned+0x1e>
 800643e:	bf00      	nop
 8006440:	20000414 	.word	0x20000414

08006444 <_malloc_r>:
 8006444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006448:	1ccd      	adds	r5, r1, #3
 800644a:	f025 0503 	bic.w	r5, r5, #3
 800644e:	3508      	adds	r5, #8
 8006450:	2d0c      	cmp	r5, #12
 8006452:	bf38      	it	cc
 8006454:	250c      	movcc	r5, #12
 8006456:	2d00      	cmp	r5, #0
 8006458:	4606      	mov	r6, r0
 800645a:	db01      	blt.n	8006460 <_malloc_r+0x1c>
 800645c:	42a9      	cmp	r1, r5
 800645e:	d904      	bls.n	800646a <_malloc_r+0x26>
 8006460:	230c      	movs	r3, #12
 8006462:	6033      	str	r3, [r6, #0]
 8006464:	2000      	movs	r0, #0
 8006466:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800646a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006540 <_malloc_r+0xfc>
 800646e:	f000 f915 	bl	800669c <__malloc_lock>
 8006472:	f8d8 3000 	ldr.w	r3, [r8]
 8006476:	461c      	mov	r4, r3
 8006478:	bb44      	cbnz	r4, 80064cc <_malloc_r+0x88>
 800647a:	4629      	mov	r1, r5
 800647c:	4630      	mov	r0, r6
 800647e:	f7ff ffbf 	bl	8006400 <sbrk_aligned>
 8006482:	1c43      	adds	r3, r0, #1
 8006484:	4604      	mov	r4, r0
 8006486:	d158      	bne.n	800653a <_malloc_r+0xf6>
 8006488:	f8d8 4000 	ldr.w	r4, [r8]
 800648c:	4627      	mov	r7, r4
 800648e:	2f00      	cmp	r7, #0
 8006490:	d143      	bne.n	800651a <_malloc_r+0xd6>
 8006492:	2c00      	cmp	r4, #0
 8006494:	d04b      	beq.n	800652e <_malloc_r+0xea>
 8006496:	6823      	ldr	r3, [r4, #0]
 8006498:	4639      	mov	r1, r7
 800649a:	4630      	mov	r0, r6
 800649c:	eb04 0903 	add.w	r9, r4, r3
 80064a0:	f000 fd4a 	bl	8006f38 <_sbrk_r>
 80064a4:	4581      	cmp	r9, r0
 80064a6:	d142      	bne.n	800652e <_malloc_r+0xea>
 80064a8:	6821      	ldr	r1, [r4, #0]
 80064aa:	1a6d      	subs	r5, r5, r1
 80064ac:	4629      	mov	r1, r5
 80064ae:	4630      	mov	r0, r6
 80064b0:	f7ff ffa6 	bl	8006400 <sbrk_aligned>
 80064b4:	3001      	adds	r0, #1
 80064b6:	d03a      	beq.n	800652e <_malloc_r+0xea>
 80064b8:	6823      	ldr	r3, [r4, #0]
 80064ba:	442b      	add	r3, r5
 80064bc:	6023      	str	r3, [r4, #0]
 80064be:	f8d8 3000 	ldr.w	r3, [r8]
 80064c2:	685a      	ldr	r2, [r3, #4]
 80064c4:	bb62      	cbnz	r2, 8006520 <_malloc_r+0xdc>
 80064c6:	f8c8 7000 	str.w	r7, [r8]
 80064ca:	e00f      	b.n	80064ec <_malloc_r+0xa8>
 80064cc:	6822      	ldr	r2, [r4, #0]
 80064ce:	1b52      	subs	r2, r2, r5
 80064d0:	d420      	bmi.n	8006514 <_malloc_r+0xd0>
 80064d2:	2a0b      	cmp	r2, #11
 80064d4:	d917      	bls.n	8006506 <_malloc_r+0xc2>
 80064d6:	1961      	adds	r1, r4, r5
 80064d8:	42a3      	cmp	r3, r4
 80064da:	6025      	str	r5, [r4, #0]
 80064dc:	bf18      	it	ne
 80064de:	6059      	strne	r1, [r3, #4]
 80064e0:	6863      	ldr	r3, [r4, #4]
 80064e2:	bf08      	it	eq
 80064e4:	f8c8 1000 	streq.w	r1, [r8]
 80064e8:	5162      	str	r2, [r4, r5]
 80064ea:	604b      	str	r3, [r1, #4]
 80064ec:	4630      	mov	r0, r6
 80064ee:	f000 f8db 	bl	80066a8 <__malloc_unlock>
 80064f2:	f104 000b 	add.w	r0, r4, #11
 80064f6:	1d23      	adds	r3, r4, #4
 80064f8:	f020 0007 	bic.w	r0, r0, #7
 80064fc:	1ac2      	subs	r2, r0, r3
 80064fe:	bf1c      	itt	ne
 8006500:	1a1b      	subne	r3, r3, r0
 8006502:	50a3      	strne	r3, [r4, r2]
 8006504:	e7af      	b.n	8006466 <_malloc_r+0x22>
 8006506:	6862      	ldr	r2, [r4, #4]
 8006508:	42a3      	cmp	r3, r4
 800650a:	bf0c      	ite	eq
 800650c:	f8c8 2000 	streq.w	r2, [r8]
 8006510:	605a      	strne	r2, [r3, #4]
 8006512:	e7eb      	b.n	80064ec <_malloc_r+0xa8>
 8006514:	4623      	mov	r3, r4
 8006516:	6864      	ldr	r4, [r4, #4]
 8006518:	e7ae      	b.n	8006478 <_malloc_r+0x34>
 800651a:	463c      	mov	r4, r7
 800651c:	687f      	ldr	r7, [r7, #4]
 800651e:	e7b6      	b.n	800648e <_malloc_r+0x4a>
 8006520:	461a      	mov	r2, r3
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	42a3      	cmp	r3, r4
 8006526:	d1fb      	bne.n	8006520 <_malloc_r+0xdc>
 8006528:	2300      	movs	r3, #0
 800652a:	6053      	str	r3, [r2, #4]
 800652c:	e7de      	b.n	80064ec <_malloc_r+0xa8>
 800652e:	230c      	movs	r3, #12
 8006530:	6033      	str	r3, [r6, #0]
 8006532:	4630      	mov	r0, r6
 8006534:	f000 f8b8 	bl	80066a8 <__malloc_unlock>
 8006538:	e794      	b.n	8006464 <_malloc_r+0x20>
 800653a:	6005      	str	r5, [r0, #0]
 800653c:	e7d6      	b.n	80064ec <_malloc_r+0xa8>
 800653e:	bf00      	nop
 8006540:	20000418 	.word	0x20000418

08006544 <__sflush_r>:
 8006544:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006548:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800654c:	0716      	lsls	r6, r2, #28
 800654e:	4605      	mov	r5, r0
 8006550:	460c      	mov	r4, r1
 8006552:	d454      	bmi.n	80065fe <__sflush_r+0xba>
 8006554:	684b      	ldr	r3, [r1, #4]
 8006556:	2b00      	cmp	r3, #0
 8006558:	dc02      	bgt.n	8006560 <__sflush_r+0x1c>
 800655a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800655c:	2b00      	cmp	r3, #0
 800655e:	dd48      	ble.n	80065f2 <__sflush_r+0xae>
 8006560:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006562:	2e00      	cmp	r6, #0
 8006564:	d045      	beq.n	80065f2 <__sflush_r+0xae>
 8006566:	2300      	movs	r3, #0
 8006568:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800656c:	682f      	ldr	r7, [r5, #0]
 800656e:	6a21      	ldr	r1, [r4, #32]
 8006570:	602b      	str	r3, [r5, #0]
 8006572:	d030      	beq.n	80065d6 <__sflush_r+0x92>
 8006574:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006576:	89a3      	ldrh	r3, [r4, #12]
 8006578:	0759      	lsls	r1, r3, #29
 800657a:	d505      	bpl.n	8006588 <__sflush_r+0x44>
 800657c:	6863      	ldr	r3, [r4, #4]
 800657e:	1ad2      	subs	r2, r2, r3
 8006580:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006582:	b10b      	cbz	r3, 8006588 <__sflush_r+0x44>
 8006584:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006586:	1ad2      	subs	r2, r2, r3
 8006588:	2300      	movs	r3, #0
 800658a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800658c:	6a21      	ldr	r1, [r4, #32]
 800658e:	4628      	mov	r0, r5
 8006590:	47b0      	blx	r6
 8006592:	1c43      	adds	r3, r0, #1
 8006594:	89a3      	ldrh	r3, [r4, #12]
 8006596:	d106      	bne.n	80065a6 <__sflush_r+0x62>
 8006598:	6829      	ldr	r1, [r5, #0]
 800659a:	291d      	cmp	r1, #29
 800659c:	d82b      	bhi.n	80065f6 <__sflush_r+0xb2>
 800659e:	4a2a      	ldr	r2, [pc, #168]	@ (8006648 <__sflush_r+0x104>)
 80065a0:	410a      	asrs	r2, r1
 80065a2:	07d6      	lsls	r6, r2, #31
 80065a4:	d427      	bmi.n	80065f6 <__sflush_r+0xb2>
 80065a6:	2200      	movs	r2, #0
 80065a8:	6062      	str	r2, [r4, #4]
 80065aa:	04d9      	lsls	r1, r3, #19
 80065ac:	6922      	ldr	r2, [r4, #16]
 80065ae:	6022      	str	r2, [r4, #0]
 80065b0:	d504      	bpl.n	80065bc <__sflush_r+0x78>
 80065b2:	1c42      	adds	r2, r0, #1
 80065b4:	d101      	bne.n	80065ba <__sflush_r+0x76>
 80065b6:	682b      	ldr	r3, [r5, #0]
 80065b8:	b903      	cbnz	r3, 80065bc <__sflush_r+0x78>
 80065ba:	6560      	str	r0, [r4, #84]	@ 0x54
 80065bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80065be:	602f      	str	r7, [r5, #0]
 80065c0:	b1b9      	cbz	r1, 80065f2 <__sflush_r+0xae>
 80065c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80065c6:	4299      	cmp	r1, r3
 80065c8:	d002      	beq.n	80065d0 <__sflush_r+0x8c>
 80065ca:	4628      	mov	r0, r5
 80065cc:	f000 fd16 	bl	8006ffc <_free_r>
 80065d0:	2300      	movs	r3, #0
 80065d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80065d4:	e00d      	b.n	80065f2 <__sflush_r+0xae>
 80065d6:	2301      	movs	r3, #1
 80065d8:	4628      	mov	r0, r5
 80065da:	47b0      	blx	r6
 80065dc:	4602      	mov	r2, r0
 80065de:	1c50      	adds	r0, r2, #1
 80065e0:	d1c9      	bne.n	8006576 <__sflush_r+0x32>
 80065e2:	682b      	ldr	r3, [r5, #0]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d0c6      	beq.n	8006576 <__sflush_r+0x32>
 80065e8:	2b1d      	cmp	r3, #29
 80065ea:	d001      	beq.n	80065f0 <__sflush_r+0xac>
 80065ec:	2b16      	cmp	r3, #22
 80065ee:	d11e      	bne.n	800662e <__sflush_r+0xea>
 80065f0:	602f      	str	r7, [r5, #0]
 80065f2:	2000      	movs	r0, #0
 80065f4:	e022      	b.n	800663c <__sflush_r+0xf8>
 80065f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065fa:	b21b      	sxth	r3, r3
 80065fc:	e01b      	b.n	8006636 <__sflush_r+0xf2>
 80065fe:	690f      	ldr	r7, [r1, #16]
 8006600:	2f00      	cmp	r7, #0
 8006602:	d0f6      	beq.n	80065f2 <__sflush_r+0xae>
 8006604:	0793      	lsls	r3, r2, #30
 8006606:	680e      	ldr	r6, [r1, #0]
 8006608:	bf08      	it	eq
 800660a:	694b      	ldreq	r3, [r1, #20]
 800660c:	600f      	str	r7, [r1, #0]
 800660e:	bf18      	it	ne
 8006610:	2300      	movne	r3, #0
 8006612:	eba6 0807 	sub.w	r8, r6, r7
 8006616:	608b      	str	r3, [r1, #8]
 8006618:	f1b8 0f00 	cmp.w	r8, #0
 800661c:	dde9      	ble.n	80065f2 <__sflush_r+0xae>
 800661e:	6a21      	ldr	r1, [r4, #32]
 8006620:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006622:	4643      	mov	r3, r8
 8006624:	463a      	mov	r2, r7
 8006626:	4628      	mov	r0, r5
 8006628:	47b0      	blx	r6
 800662a:	2800      	cmp	r0, #0
 800662c:	dc08      	bgt.n	8006640 <__sflush_r+0xfc>
 800662e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006632:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006636:	81a3      	strh	r3, [r4, #12]
 8006638:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800663c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006640:	4407      	add	r7, r0
 8006642:	eba8 0800 	sub.w	r8, r8, r0
 8006646:	e7e7      	b.n	8006618 <__sflush_r+0xd4>
 8006648:	dfbffffe 	.word	0xdfbffffe

0800664c <_fflush_r>:
 800664c:	b538      	push	{r3, r4, r5, lr}
 800664e:	690b      	ldr	r3, [r1, #16]
 8006650:	4605      	mov	r5, r0
 8006652:	460c      	mov	r4, r1
 8006654:	b913      	cbnz	r3, 800665c <_fflush_r+0x10>
 8006656:	2500      	movs	r5, #0
 8006658:	4628      	mov	r0, r5
 800665a:	bd38      	pop	{r3, r4, r5, pc}
 800665c:	b118      	cbz	r0, 8006666 <_fflush_r+0x1a>
 800665e:	6a03      	ldr	r3, [r0, #32]
 8006660:	b90b      	cbnz	r3, 8006666 <_fflush_r+0x1a>
 8006662:	f7fe feaf 	bl	80053c4 <__sinit>
 8006666:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d0f3      	beq.n	8006656 <_fflush_r+0xa>
 800666e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006670:	07d0      	lsls	r0, r2, #31
 8006672:	d404      	bmi.n	800667e <_fflush_r+0x32>
 8006674:	0599      	lsls	r1, r3, #22
 8006676:	d402      	bmi.n	800667e <_fflush_r+0x32>
 8006678:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800667a:	f7fe ff10 	bl	800549e <__retarget_lock_acquire_recursive>
 800667e:	4628      	mov	r0, r5
 8006680:	4621      	mov	r1, r4
 8006682:	f7ff ff5f 	bl	8006544 <__sflush_r>
 8006686:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006688:	07da      	lsls	r2, r3, #31
 800668a:	4605      	mov	r5, r0
 800668c:	d4e4      	bmi.n	8006658 <_fflush_r+0xc>
 800668e:	89a3      	ldrh	r3, [r4, #12]
 8006690:	059b      	lsls	r3, r3, #22
 8006692:	d4e1      	bmi.n	8006658 <_fflush_r+0xc>
 8006694:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006696:	f7fe ff03 	bl	80054a0 <__retarget_lock_release_recursive>
 800669a:	e7dd      	b.n	8006658 <_fflush_r+0xc>

0800669c <__malloc_lock>:
 800669c:	4801      	ldr	r0, [pc, #4]	@ (80066a4 <__malloc_lock+0x8>)
 800669e:	f7fe befe 	b.w	800549e <__retarget_lock_acquire_recursive>
 80066a2:	bf00      	nop
 80066a4:	20000410 	.word	0x20000410

080066a8 <__malloc_unlock>:
 80066a8:	4801      	ldr	r0, [pc, #4]	@ (80066b0 <__malloc_unlock+0x8>)
 80066aa:	f7fe bef9 	b.w	80054a0 <__retarget_lock_release_recursive>
 80066ae:	bf00      	nop
 80066b0:	20000410 	.word	0x20000410

080066b4 <_Balloc>:
 80066b4:	b570      	push	{r4, r5, r6, lr}
 80066b6:	69c6      	ldr	r6, [r0, #28]
 80066b8:	4604      	mov	r4, r0
 80066ba:	460d      	mov	r5, r1
 80066bc:	b976      	cbnz	r6, 80066dc <_Balloc+0x28>
 80066be:	2010      	movs	r0, #16
 80066c0:	f7ff fe96 	bl	80063f0 <malloc>
 80066c4:	4602      	mov	r2, r0
 80066c6:	61e0      	str	r0, [r4, #28]
 80066c8:	b920      	cbnz	r0, 80066d4 <_Balloc+0x20>
 80066ca:	4b18      	ldr	r3, [pc, #96]	@ (800672c <_Balloc+0x78>)
 80066cc:	4818      	ldr	r0, [pc, #96]	@ (8006730 <_Balloc+0x7c>)
 80066ce:	216b      	movs	r1, #107	@ 0x6b
 80066d0:	f000 fc62 	bl	8006f98 <__assert_func>
 80066d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80066d8:	6006      	str	r6, [r0, #0]
 80066da:	60c6      	str	r6, [r0, #12]
 80066dc:	69e6      	ldr	r6, [r4, #28]
 80066de:	68f3      	ldr	r3, [r6, #12]
 80066e0:	b183      	cbz	r3, 8006704 <_Balloc+0x50>
 80066e2:	69e3      	ldr	r3, [r4, #28]
 80066e4:	68db      	ldr	r3, [r3, #12]
 80066e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80066ea:	b9b8      	cbnz	r0, 800671c <_Balloc+0x68>
 80066ec:	2101      	movs	r1, #1
 80066ee:	fa01 f605 	lsl.w	r6, r1, r5
 80066f2:	1d72      	adds	r2, r6, #5
 80066f4:	0092      	lsls	r2, r2, #2
 80066f6:	4620      	mov	r0, r4
 80066f8:	f000 fc6c 	bl	8006fd4 <_calloc_r>
 80066fc:	b160      	cbz	r0, 8006718 <_Balloc+0x64>
 80066fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006702:	e00e      	b.n	8006722 <_Balloc+0x6e>
 8006704:	2221      	movs	r2, #33	@ 0x21
 8006706:	2104      	movs	r1, #4
 8006708:	4620      	mov	r0, r4
 800670a:	f000 fc63 	bl	8006fd4 <_calloc_r>
 800670e:	69e3      	ldr	r3, [r4, #28]
 8006710:	60f0      	str	r0, [r6, #12]
 8006712:	68db      	ldr	r3, [r3, #12]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d1e4      	bne.n	80066e2 <_Balloc+0x2e>
 8006718:	2000      	movs	r0, #0
 800671a:	bd70      	pop	{r4, r5, r6, pc}
 800671c:	6802      	ldr	r2, [r0, #0]
 800671e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006722:	2300      	movs	r3, #0
 8006724:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006728:	e7f7      	b.n	800671a <_Balloc+0x66>
 800672a:	bf00      	nop
 800672c:	08007ae1 	.word	0x08007ae1
 8006730:	08007b72 	.word	0x08007b72

08006734 <_Bfree>:
 8006734:	b570      	push	{r4, r5, r6, lr}
 8006736:	69c6      	ldr	r6, [r0, #28]
 8006738:	4605      	mov	r5, r0
 800673a:	460c      	mov	r4, r1
 800673c:	b976      	cbnz	r6, 800675c <_Bfree+0x28>
 800673e:	2010      	movs	r0, #16
 8006740:	f7ff fe56 	bl	80063f0 <malloc>
 8006744:	4602      	mov	r2, r0
 8006746:	61e8      	str	r0, [r5, #28]
 8006748:	b920      	cbnz	r0, 8006754 <_Bfree+0x20>
 800674a:	4b09      	ldr	r3, [pc, #36]	@ (8006770 <_Bfree+0x3c>)
 800674c:	4809      	ldr	r0, [pc, #36]	@ (8006774 <_Bfree+0x40>)
 800674e:	218f      	movs	r1, #143	@ 0x8f
 8006750:	f000 fc22 	bl	8006f98 <__assert_func>
 8006754:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006758:	6006      	str	r6, [r0, #0]
 800675a:	60c6      	str	r6, [r0, #12]
 800675c:	b13c      	cbz	r4, 800676e <_Bfree+0x3a>
 800675e:	69eb      	ldr	r3, [r5, #28]
 8006760:	6862      	ldr	r2, [r4, #4]
 8006762:	68db      	ldr	r3, [r3, #12]
 8006764:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006768:	6021      	str	r1, [r4, #0]
 800676a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800676e:	bd70      	pop	{r4, r5, r6, pc}
 8006770:	08007ae1 	.word	0x08007ae1
 8006774:	08007b72 	.word	0x08007b72

08006778 <__multadd>:
 8006778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800677c:	690d      	ldr	r5, [r1, #16]
 800677e:	4607      	mov	r7, r0
 8006780:	460c      	mov	r4, r1
 8006782:	461e      	mov	r6, r3
 8006784:	f101 0c14 	add.w	ip, r1, #20
 8006788:	2000      	movs	r0, #0
 800678a:	f8dc 3000 	ldr.w	r3, [ip]
 800678e:	b299      	uxth	r1, r3
 8006790:	fb02 6101 	mla	r1, r2, r1, r6
 8006794:	0c1e      	lsrs	r6, r3, #16
 8006796:	0c0b      	lsrs	r3, r1, #16
 8006798:	fb02 3306 	mla	r3, r2, r6, r3
 800679c:	b289      	uxth	r1, r1
 800679e:	3001      	adds	r0, #1
 80067a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80067a4:	4285      	cmp	r5, r0
 80067a6:	f84c 1b04 	str.w	r1, [ip], #4
 80067aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80067ae:	dcec      	bgt.n	800678a <__multadd+0x12>
 80067b0:	b30e      	cbz	r6, 80067f6 <__multadd+0x7e>
 80067b2:	68a3      	ldr	r3, [r4, #8]
 80067b4:	42ab      	cmp	r3, r5
 80067b6:	dc19      	bgt.n	80067ec <__multadd+0x74>
 80067b8:	6861      	ldr	r1, [r4, #4]
 80067ba:	4638      	mov	r0, r7
 80067bc:	3101      	adds	r1, #1
 80067be:	f7ff ff79 	bl	80066b4 <_Balloc>
 80067c2:	4680      	mov	r8, r0
 80067c4:	b928      	cbnz	r0, 80067d2 <__multadd+0x5a>
 80067c6:	4602      	mov	r2, r0
 80067c8:	4b0c      	ldr	r3, [pc, #48]	@ (80067fc <__multadd+0x84>)
 80067ca:	480d      	ldr	r0, [pc, #52]	@ (8006800 <__multadd+0x88>)
 80067cc:	21ba      	movs	r1, #186	@ 0xba
 80067ce:	f000 fbe3 	bl	8006f98 <__assert_func>
 80067d2:	6922      	ldr	r2, [r4, #16]
 80067d4:	3202      	adds	r2, #2
 80067d6:	f104 010c 	add.w	r1, r4, #12
 80067da:	0092      	lsls	r2, r2, #2
 80067dc:	300c      	adds	r0, #12
 80067de:	f000 fbcd 	bl	8006f7c <memcpy>
 80067e2:	4621      	mov	r1, r4
 80067e4:	4638      	mov	r0, r7
 80067e6:	f7ff ffa5 	bl	8006734 <_Bfree>
 80067ea:	4644      	mov	r4, r8
 80067ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80067f0:	3501      	adds	r5, #1
 80067f2:	615e      	str	r6, [r3, #20]
 80067f4:	6125      	str	r5, [r4, #16]
 80067f6:	4620      	mov	r0, r4
 80067f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067fc:	08007b50 	.word	0x08007b50
 8006800:	08007b72 	.word	0x08007b72

08006804 <__hi0bits>:
 8006804:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006808:	4603      	mov	r3, r0
 800680a:	bf36      	itet	cc
 800680c:	0403      	lslcc	r3, r0, #16
 800680e:	2000      	movcs	r0, #0
 8006810:	2010      	movcc	r0, #16
 8006812:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006816:	bf3c      	itt	cc
 8006818:	021b      	lslcc	r3, r3, #8
 800681a:	3008      	addcc	r0, #8
 800681c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006820:	bf3c      	itt	cc
 8006822:	011b      	lslcc	r3, r3, #4
 8006824:	3004      	addcc	r0, #4
 8006826:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800682a:	bf3c      	itt	cc
 800682c:	009b      	lslcc	r3, r3, #2
 800682e:	3002      	addcc	r0, #2
 8006830:	2b00      	cmp	r3, #0
 8006832:	db05      	blt.n	8006840 <__hi0bits+0x3c>
 8006834:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006838:	f100 0001 	add.w	r0, r0, #1
 800683c:	bf08      	it	eq
 800683e:	2020      	moveq	r0, #32
 8006840:	4770      	bx	lr

08006842 <__lo0bits>:
 8006842:	6803      	ldr	r3, [r0, #0]
 8006844:	4602      	mov	r2, r0
 8006846:	f013 0007 	ands.w	r0, r3, #7
 800684a:	d00b      	beq.n	8006864 <__lo0bits+0x22>
 800684c:	07d9      	lsls	r1, r3, #31
 800684e:	d421      	bmi.n	8006894 <__lo0bits+0x52>
 8006850:	0798      	lsls	r0, r3, #30
 8006852:	bf49      	itett	mi
 8006854:	085b      	lsrmi	r3, r3, #1
 8006856:	089b      	lsrpl	r3, r3, #2
 8006858:	2001      	movmi	r0, #1
 800685a:	6013      	strmi	r3, [r2, #0]
 800685c:	bf5c      	itt	pl
 800685e:	6013      	strpl	r3, [r2, #0]
 8006860:	2002      	movpl	r0, #2
 8006862:	4770      	bx	lr
 8006864:	b299      	uxth	r1, r3
 8006866:	b909      	cbnz	r1, 800686c <__lo0bits+0x2a>
 8006868:	0c1b      	lsrs	r3, r3, #16
 800686a:	2010      	movs	r0, #16
 800686c:	b2d9      	uxtb	r1, r3
 800686e:	b909      	cbnz	r1, 8006874 <__lo0bits+0x32>
 8006870:	3008      	adds	r0, #8
 8006872:	0a1b      	lsrs	r3, r3, #8
 8006874:	0719      	lsls	r1, r3, #28
 8006876:	bf04      	itt	eq
 8006878:	091b      	lsreq	r3, r3, #4
 800687a:	3004      	addeq	r0, #4
 800687c:	0799      	lsls	r1, r3, #30
 800687e:	bf04      	itt	eq
 8006880:	089b      	lsreq	r3, r3, #2
 8006882:	3002      	addeq	r0, #2
 8006884:	07d9      	lsls	r1, r3, #31
 8006886:	d403      	bmi.n	8006890 <__lo0bits+0x4e>
 8006888:	085b      	lsrs	r3, r3, #1
 800688a:	f100 0001 	add.w	r0, r0, #1
 800688e:	d003      	beq.n	8006898 <__lo0bits+0x56>
 8006890:	6013      	str	r3, [r2, #0]
 8006892:	4770      	bx	lr
 8006894:	2000      	movs	r0, #0
 8006896:	4770      	bx	lr
 8006898:	2020      	movs	r0, #32
 800689a:	4770      	bx	lr

0800689c <__i2b>:
 800689c:	b510      	push	{r4, lr}
 800689e:	460c      	mov	r4, r1
 80068a0:	2101      	movs	r1, #1
 80068a2:	f7ff ff07 	bl	80066b4 <_Balloc>
 80068a6:	4602      	mov	r2, r0
 80068a8:	b928      	cbnz	r0, 80068b6 <__i2b+0x1a>
 80068aa:	4b05      	ldr	r3, [pc, #20]	@ (80068c0 <__i2b+0x24>)
 80068ac:	4805      	ldr	r0, [pc, #20]	@ (80068c4 <__i2b+0x28>)
 80068ae:	f240 1145 	movw	r1, #325	@ 0x145
 80068b2:	f000 fb71 	bl	8006f98 <__assert_func>
 80068b6:	2301      	movs	r3, #1
 80068b8:	6144      	str	r4, [r0, #20]
 80068ba:	6103      	str	r3, [r0, #16]
 80068bc:	bd10      	pop	{r4, pc}
 80068be:	bf00      	nop
 80068c0:	08007b50 	.word	0x08007b50
 80068c4:	08007b72 	.word	0x08007b72

080068c8 <__multiply>:
 80068c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068cc:	4614      	mov	r4, r2
 80068ce:	690a      	ldr	r2, [r1, #16]
 80068d0:	6923      	ldr	r3, [r4, #16]
 80068d2:	429a      	cmp	r2, r3
 80068d4:	bfa8      	it	ge
 80068d6:	4623      	movge	r3, r4
 80068d8:	460f      	mov	r7, r1
 80068da:	bfa4      	itt	ge
 80068dc:	460c      	movge	r4, r1
 80068de:	461f      	movge	r7, r3
 80068e0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80068e4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80068e8:	68a3      	ldr	r3, [r4, #8]
 80068ea:	6861      	ldr	r1, [r4, #4]
 80068ec:	eb0a 0609 	add.w	r6, sl, r9
 80068f0:	42b3      	cmp	r3, r6
 80068f2:	b085      	sub	sp, #20
 80068f4:	bfb8      	it	lt
 80068f6:	3101      	addlt	r1, #1
 80068f8:	f7ff fedc 	bl	80066b4 <_Balloc>
 80068fc:	b930      	cbnz	r0, 800690c <__multiply+0x44>
 80068fe:	4602      	mov	r2, r0
 8006900:	4b44      	ldr	r3, [pc, #272]	@ (8006a14 <__multiply+0x14c>)
 8006902:	4845      	ldr	r0, [pc, #276]	@ (8006a18 <__multiply+0x150>)
 8006904:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006908:	f000 fb46 	bl	8006f98 <__assert_func>
 800690c:	f100 0514 	add.w	r5, r0, #20
 8006910:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006914:	462b      	mov	r3, r5
 8006916:	2200      	movs	r2, #0
 8006918:	4543      	cmp	r3, r8
 800691a:	d321      	bcc.n	8006960 <__multiply+0x98>
 800691c:	f107 0114 	add.w	r1, r7, #20
 8006920:	f104 0214 	add.w	r2, r4, #20
 8006924:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006928:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800692c:	9302      	str	r3, [sp, #8]
 800692e:	1b13      	subs	r3, r2, r4
 8006930:	3b15      	subs	r3, #21
 8006932:	f023 0303 	bic.w	r3, r3, #3
 8006936:	3304      	adds	r3, #4
 8006938:	f104 0715 	add.w	r7, r4, #21
 800693c:	42ba      	cmp	r2, r7
 800693e:	bf38      	it	cc
 8006940:	2304      	movcc	r3, #4
 8006942:	9301      	str	r3, [sp, #4]
 8006944:	9b02      	ldr	r3, [sp, #8]
 8006946:	9103      	str	r1, [sp, #12]
 8006948:	428b      	cmp	r3, r1
 800694a:	d80c      	bhi.n	8006966 <__multiply+0x9e>
 800694c:	2e00      	cmp	r6, #0
 800694e:	dd03      	ble.n	8006958 <__multiply+0x90>
 8006950:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006954:	2b00      	cmp	r3, #0
 8006956:	d05b      	beq.n	8006a10 <__multiply+0x148>
 8006958:	6106      	str	r6, [r0, #16]
 800695a:	b005      	add	sp, #20
 800695c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006960:	f843 2b04 	str.w	r2, [r3], #4
 8006964:	e7d8      	b.n	8006918 <__multiply+0x50>
 8006966:	f8b1 a000 	ldrh.w	sl, [r1]
 800696a:	f1ba 0f00 	cmp.w	sl, #0
 800696e:	d024      	beq.n	80069ba <__multiply+0xf2>
 8006970:	f104 0e14 	add.w	lr, r4, #20
 8006974:	46a9      	mov	r9, r5
 8006976:	f04f 0c00 	mov.w	ip, #0
 800697a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800697e:	f8d9 3000 	ldr.w	r3, [r9]
 8006982:	fa1f fb87 	uxth.w	fp, r7
 8006986:	b29b      	uxth	r3, r3
 8006988:	fb0a 330b 	mla	r3, sl, fp, r3
 800698c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006990:	f8d9 7000 	ldr.w	r7, [r9]
 8006994:	4463      	add	r3, ip
 8006996:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800699a:	fb0a c70b 	mla	r7, sl, fp, ip
 800699e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80069a2:	b29b      	uxth	r3, r3
 80069a4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80069a8:	4572      	cmp	r2, lr
 80069aa:	f849 3b04 	str.w	r3, [r9], #4
 80069ae:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80069b2:	d8e2      	bhi.n	800697a <__multiply+0xb2>
 80069b4:	9b01      	ldr	r3, [sp, #4]
 80069b6:	f845 c003 	str.w	ip, [r5, r3]
 80069ba:	9b03      	ldr	r3, [sp, #12]
 80069bc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80069c0:	3104      	adds	r1, #4
 80069c2:	f1b9 0f00 	cmp.w	r9, #0
 80069c6:	d021      	beq.n	8006a0c <__multiply+0x144>
 80069c8:	682b      	ldr	r3, [r5, #0]
 80069ca:	f104 0c14 	add.w	ip, r4, #20
 80069ce:	46ae      	mov	lr, r5
 80069d0:	f04f 0a00 	mov.w	sl, #0
 80069d4:	f8bc b000 	ldrh.w	fp, [ip]
 80069d8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80069dc:	fb09 770b 	mla	r7, r9, fp, r7
 80069e0:	4457      	add	r7, sl
 80069e2:	b29b      	uxth	r3, r3
 80069e4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80069e8:	f84e 3b04 	str.w	r3, [lr], #4
 80069ec:	f85c 3b04 	ldr.w	r3, [ip], #4
 80069f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80069f4:	f8be 3000 	ldrh.w	r3, [lr]
 80069f8:	fb09 330a 	mla	r3, r9, sl, r3
 80069fc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006a00:	4562      	cmp	r2, ip
 8006a02:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a06:	d8e5      	bhi.n	80069d4 <__multiply+0x10c>
 8006a08:	9f01      	ldr	r7, [sp, #4]
 8006a0a:	51eb      	str	r3, [r5, r7]
 8006a0c:	3504      	adds	r5, #4
 8006a0e:	e799      	b.n	8006944 <__multiply+0x7c>
 8006a10:	3e01      	subs	r6, #1
 8006a12:	e79b      	b.n	800694c <__multiply+0x84>
 8006a14:	08007b50 	.word	0x08007b50
 8006a18:	08007b72 	.word	0x08007b72

08006a1c <__pow5mult>:
 8006a1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a20:	4615      	mov	r5, r2
 8006a22:	f012 0203 	ands.w	r2, r2, #3
 8006a26:	4607      	mov	r7, r0
 8006a28:	460e      	mov	r6, r1
 8006a2a:	d007      	beq.n	8006a3c <__pow5mult+0x20>
 8006a2c:	4c25      	ldr	r4, [pc, #148]	@ (8006ac4 <__pow5mult+0xa8>)
 8006a2e:	3a01      	subs	r2, #1
 8006a30:	2300      	movs	r3, #0
 8006a32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006a36:	f7ff fe9f 	bl	8006778 <__multadd>
 8006a3a:	4606      	mov	r6, r0
 8006a3c:	10ad      	asrs	r5, r5, #2
 8006a3e:	d03d      	beq.n	8006abc <__pow5mult+0xa0>
 8006a40:	69fc      	ldr	r4, [r7, #28]
 8006a42:	b97c      	cbnz	r4, 8006a64 <__pow5mult+0x48>
 8006a44:	2010      	movs	r0, #16
 8006a46:	f7ff fcd3 	bl	80063f0 <malloc>
 8006a4a:	4602      	mov	r2, r0
 8006a4c:	61f8      	str	r0, [r7, #28]
 8006a4e:	b928      	cbnz	r0, 8006a5c <__pow5mult+0x40>
 8006a50:	4b1d      	ldr	r3, [pc, #116]	@ (8006ac8 <__pow5mult+0xac>)
 8006a52:	481e      	ldr	r0, [pc, #120]	@ (8006acc <__pow5mult+0xb0>)
 8006a54:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006a58:	f000 fa9e 	bl	8006f98 <__assert_func>
 8006a5c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006a60:	6004      	str	r4, [r0, #0]
 8006a62:	60c4      	str	r4, [r0, #12]
 8006a64:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006a68:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006a6c:	b94c      	cbnz	r4, 8006a82 <__pow5mult+0x66>
 8006a6e:	f240 2171 	movw	r1, #625	@ 0x271
 8006a72:	4638      	mov	r0, r7
 8006a74:	f7ff ff12 	bl	800689c <__i2b>
 8006a78:	2300      	movs	r3, #0
 8006a7a:	f8c8 0008 	str.w	r0, [r8, #8]
 8006a7e:	4604      	mov	r4, r0
 8006a80:	6003      	str	r3, [r0, #0]
 8006a82:	f04f 0900 	mov.w	r9, #0
 8006a86:	07eb      	lsls	r3, r5, #31
 8006a88:	d50a      	bpl.n	8006aa0 <__pow5mult+0x84>
 8006a8a:	4631      	mov	r1, r6
 8006a8c:	4622      	mov	r2, r4
 8006a8e:	4638      	mov	r0, r7
 8006a90:	f7ff ff1a 	bl	80068c8 <__multiply>
 8006a94:	4631      	mov	r1, r6
 8006a96:	4680      	mov	r8, r0
 8006a98:	4638      	mov	r0, r7
 8006a9a:	f7ff fe4b 	bl	8006734 <_Bfree>
 8006a9e:	4646      	mov	r6, r8
 8006aa0:	106d      	asrs	r5, r5, #1
 8006aa2:	d00b      	beq.n	8006abc <__pow5mult+0xa0>
 8006aa4:	6820      	ldr	r0, [r4, #0]
 8006aa6:	b938      	cbnz	r0, 8006ab8 <__pow5mult+0x9c>
 8006aa8:	4622      	mov	r2, r4
 8006aaa:	4621      	mov	r1, r4
 8006aac:	4638      	mov	r0, r7
 8006aae:	f7ff ff0b 	bl	80068c8 <__multiply>
 8006ab2:	6020      	str	r0, [r4, #0]
 8006ab4:	f8c0 9000 	str.w	r9, [r0]
 8006ab8:	4604      	mov	r4, r0
 8006aba:	e7e4      	b.n	8006a86 <__pow5mult+0x6a>
 8006abc:	4630      	mov	r0, r6
 8006abe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ac2:	bf00      	nop
 8006ac4:	08007bcc 	.word	0x08007bcc
 8006ac8:	08007ae1 	.word	0x08007ae1
 8006acc:	08007b72 	.word	0x08007b72

08006ad0 <__lshift>:
 8006ad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ad4:	460c      	mov	r4, r1
 8006ad6:	6849      	ldr	r1, [r1, #4]
 8006ad8:	6923      	ldr	r3, [r4, #16]
 8006ada:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006ade:	68a3      	ldr	r3, [r4, #8]
 8006ae0:	4607      	mov	r7, r0
 8006ae2:	4691      	mov	r9, r2
 8006ae4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006ae8:	f108 0601 	add.w	r6, r8, #1
 8006aec:	42b3      	cmp	r3, r6
 8006aee:	db0b      	blt.n	8006b08 <__lshift+0x38>
 8006af0:	4638      	mov	r0, r7
 8006af2:	f7ff fddf 	bl	80066b4 <_Balloc>
 8006af6:	4605      	mov	r5, r0
 8006af8:	b948      	cbnz	r0, 8006b0e <__lshift+0x3e>
 8006afa:	4602      	mov	r2, r0
 8006afc:	4b28      	ldr	r3, [pc, #160]	@ (8006ba0 <__lshift+0xd0>)
 8006afe:	4829      	ldr	r0, [pc, #164]	@ (8006ba4 <__lshift+0xd4>)
 8006b00:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006b04:	f000 fa48 	bl	8006f98 <__assert_func>
 8006b08:	3101      	adds	r1, #1
 8006b0a:	005b      	lsls	r3, r3, #1
 8006b0c:	e7ee      	b.n	8006aec <__lshift+0x1c>
 8006b0e:	2300      	movs	r3, #0
 8006b10:	f100 0114 	add.w	r1, r0, #20
 8006b14:	f100 0210 	add.w	r2, r0, #16
 8006b18:	4618      	mov	r0, r3
 8006b1a:	4553      	cmp	r3, sl
 8006b1c:	db33      	blt.n	8006b86 <__lshift+0xb6>
 8006b1e:	6920      	ldr	r0, [r4, #16]
 8006b20:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006b24:	f104 0314 	add.w	r3, r4, #20
 8006b28:	f019 091f 	ands.w	r9, r9, #31
 8006b2c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006b30:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006b34:	d02b      	beq.n	8006b8e <__lshift+0xbe>
 8006b36:	f1c9 0e20 	rsb	lr, r9, #32
 8006b3a:	468a      	mov	sl, r1
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	6818      	ldr	r0, [r3, #0]
 8006b40:	fa00 f009 	lsl.w	r0, r0, r9
 8006b44:	4310      	orrs	r0, r2
 8006b46:	f84a 0b04 	str.w	r0, [sl], #4
 8006b4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b4e:	459c      	cmp	ip, r3
 8006b50:	fa22 f20e 	lsr.w	r2, r2, lr
 8006b54:	d8f3      	bhi.n	8006b3e <__lshift+0x6e>
 8006b56:	ebac 0304 	sub.w	r3, ip, r4
 8006b5a:	3b15      	subs	r3, #21
 8006b5c:	f023 0303 	bic.w	r3, r3, #3
 8006b60:	3304      	adds	r3, #4
 8006b62:	f104 0015 	add.w	r0, r4, #21
 8006b66:	4584      	cmp	ip, r0
 8006b68:	bf38      	it	cc
 8006b6a:	2304      	movcc	r3, #4
 8006b6c:	50ca      	str	r2, [r1, r3]
 8006b6e:	b10a      	cbz	r2, 8006b74 <__lshift+0xa4>
 8006b70:	f108 0602 	add.w	r6, r8, #2
 8006b74:	3e01      	subs	r6, #1
 8006b76:	4638      	mov	r0, r7
 8006b78:	612e      	str	r6, [r5, #16]
 8006b7a:	4621      	mov	r1, r4
 8006b7c:	f7ff fdda 	bl	8006734 <_Bfree>
 8006b80:	4628      	mov	r0, r5
 8006b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b86:	f842 0f04 	str.w	r0, [r2, #4]!
 8006b8a:	3301      	adds	r3, #1
 8006b8c:	e7c5      	b.n	8006b1a <__lshift+0x4a>
 8006b8e:	3904      	subs	r1, #4
 8006b90:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b94:	f841 2f04 	str.w	r2, [r1, #4]!
 8006b98:	459c      	cmp	ip, r3
 8006b9a:	d8f9      	bhi.n	8006b90 <__lshift+0xc0>
 8006b9c:	e7ea      	b.n	8006b74 <__lshift+0xa4>
 8006b9e:	bf00      	nop
 8006ba0:	08007b50 	.word	0x08007b50
 8006ba4:	08007b72 	.word	0x08007b72

08006ba8 <__mcmp>:
 8006ba8:	690a      	ldr	r2, [r1, #16]
 8006baa:	4603      	mov	r3, r0
 8006bac:	6900      	ldr	r0, [r0, #16]
 8006bae:	1a80      	subs	r0, r0, r2
 8006bb0:	b530      	push	{r4, r5, lr}
 8006bb2:	d10e      	bne.n	8006bd2 <__mcmp+0x2a>
 8006bb4:	3314      	adds	r3, #20
 8006bb6:	3114      	adds	r1, #20
 8006bb8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006bbc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006bc0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006bc4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006bc8:	4295      	cmp	r5, r2
 8006bca:	d003      	beq.n	8006bd4 <__mcmp+0x2c>
 8006bcc:	d205      	bcs.n	8006bda <__mcmp+0x32>
 8006bce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006bd2:	bd30      	pop	{r4, r5, pc}
 8006bd4:	42a3      	cmp	r3, r4
 8006bd6:	d3f3      	bcc.n	8006bc0 <__mcmp+0x18>
 8006bd8:	e7fb      	b.n	8006bd2 <__mcmp+0x2a>
 8006bda:	2001      	movs	r0, #1
 8006bdc:	e7f9      	b.n	8006bd2 <__mcmp+0x2a>
	...

08006be0 <__mdiff>:
 8006be0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006be4:	4689      	mov	r9, r1
 8006be6:	4606      	mov	r6, r0
 8006be8:	4611      	mov	r1, r2
 8006bea:	4648      	mov	r0, r9
 8006bec:	4614      	mov	r4, r2
 8006bee:	f7ff ffdb 	bl	8006ba8 <__mcmp>
 8006bf2:	1e05      	subs	r5, r0, #0
 8006bf4:	d112      	bne.n	8006c1c <__mdiff+0x3c>
 8006bf6:	4629      	mov	r1, r5
 8006bf8:	4630      	mov	r0, r6
 8006bfa:	f7ff fd5b 	bl	80066b4 <_Balloc>
 8006bfe:	4602      	mov	r2, r0
 8006c00:	b928      	cbnz	r0, 8006c0e <__mdiff+0x2e>
 8006c02:	4b3f      	ldr	r3, [pc, #252]	@ (8006d00 <__mdiff+0x120>)
 8006c04:	f240 2137 	movw	r1, #567	@ 0x237
 8006c08:	483e      	ldr	r0, [pc, #248]	@ (8006d04 <__mdiff+0x124>)
 8006c0a:	f000 f9c5 	bl	8006f98 <__assert_func>
 8006c0e:	2301      	movs	r3, #1
 8006c10:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006c14:	4610      	mov	r0, r2
 8006c16:	b003      	add	sp, #12
 8006c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c1c:	bfbc      	itt	lt
 8006c1e:	464b      	movlt	r3, r9
 8006c20:	46a1      	movlt	r9, r4
 8006c22:	4630      	mov	r0, r6
 8006c24:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006c28:	bfba      	itte	lt
 8006c2a:	461c      	movlt	r4, r3
 8006c2c:	2501      	movlt	r5, #1
 8006c2e:	2500      	movge	r5, #0
 8006c30:	f7ff fd40 	bl	80066b4 <_Balloc>
 8006c34:	4602      	mov	r2, r0
 8006c36:	b918      	cbnz	r0, 8006c40 <__mdiff+0x60>
 8006c38:	4b31      	ldr	r3, [pc, #196]	@ (8006d00 <__mdiff+0x120>)
 8006c3a:	f240 2145 	movw	r1, #581	@ 0x245
 8006c3e:	e7e3      	b.n	8006c08 <__mdiff+0x28>
 8006c40:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006c44:	6926      	ldr	r6, [r4, #16]
 8006c46:	60c5      	str	r5, [r0, #12]
 8006c48:	f109 0310 	add.w	r3, r9, #16
 8006c4c:	f109 0514 	add.w	r5, r9, #20
 8006c50:	f104 0e14 	add.w	lr, r4, #20
 8006c54:	f100 0b14 	add.w	fp, r0, #20
 8006c58:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006c5c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006c60:	9301      	str	r3, [sp, #4]
 8006c62:	46d9      	mov	r9, fp
 8006c64:	f04f 0c00 	mov.w	ip, #0
 8006c68:	9b01      	ldr	r3, [sp, #4]
 8006c6a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006c6e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006c72:	9301      	str	r3, [sp, #4]
 8006c74:	fa1f f38a 	uxth.w	r3, sl
 8006c78:	4619      	mov	r1, r3
 8006c7a:	b283      	uxth	r3, r0
 8006c7c:	1acb      	subs	r3, r1, r3
 8006c7e:	0c00      	lsrs	r0, r0, #16
 8006c80:	4463      	add	r3, ip
 8006c82:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006c86:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006c8a:	b29b      	uxth	r3, r3
 8006c8c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006c90:	4576      	cmp	r6, lr
 8006c92:	f849 3b04 	str.w	r3, [r9], #4
 8006c96:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006c9a:	d8e5      	bhi.n	8006c68 <__mdiff+0x88>
 8006c9c:	1b33      	subs	r3, r6, r4
 8006c9e:	3b15      	subs	r3, #21
 8006ca0:	f023 0303 	bic.w	r3, r3, #3
 8006ca4:	3415      	adds	r4, #21
 8006ca6:	3304      	adds	r3, #4
 8006ca8:	42a6      	cmp	r6, r4
 8006caa:	bf38      	it	cc
 8006cac:	2304      	movcc	r3, #4
 8006cae:	441d      	add	r5, r3
 8006cb0:	445b      	add	r3, fp
 8006cb2:	461e      	mov	r6, r3
 8006cb4:	462c      	mov	r4, r5
 8006cb6:	4544      	cmp	r4, r8
 8006cb8:	d30e      	bcc.n	8006cd8 <__mdiff+0xf8>
 8006cba:	f108 0103 	add.w	r1, r8, #3
 8006cbe:	1b49      	subs	r1, r1, r5
 8006cc0:	f021 0103 	bic.w	r1, r1, #3
 8006cc4:	3d03      	subs	r5, #3
 8006cc6:	45a8      	cmp	r8, r5
 8006cc8:	bf38      	it	cc
 8006cca:	2100      	movcc	r1, #0
 8006ccc:	440b      	add	r3, r1
 8006cce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006cd2:	b191      	cbz	r1, 8006cfa <__mdiff+0x11a>
 8006cd4:	6117      	str	r7, [r2, #16]
 8006cd6:	e79d      	b.n	8006c14 <__mdiff+0x34>
 8006cd8:	f854 1b04 	ldr.w	r1, [r4], #4
 8006cdc:	46e6      	mov	lr, ip
 8006cde:	0c08      	lsrs	r0, r1, #16
 8006ce0:	fa1c fc81 	uxtah	ip, ip, r1
 8006ce4:	4471      	add	r1, lr
 8006ce6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006cea:	b289      	uxth	r1, r1
 8006cec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006cf0:	f846 1b04 	str.w	r1, [r6], #4
 8006cf4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006cf8:	e7dd      	b.n	8006cb6 <__mdiff+0xd6>
 8006cfa:	3f01      	subs	r7, #1
 8006cfc:	e7e7      	b.n	8006cce <__mdiff+0xee>
 8006cfe:	bf00      	nop
 8006d00:	08007b50 	.word	0x08007b50
 8006d04:	08007b72 	.word	0x08007b72

08006d08 <__d2b>:
 8006d08:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006d0c:	460f      	mov	r7, r1
 8006d0e:	2101      	movs	r1, #1
 8006d10:	ec59 8b10 	vmov	r8, r9, d0
 8006d14:	4616      	mov	r6, r2
 8006d16:	f7ff fccd 	bl	80066b4 <_Balloc>
 8006d1a:	4604      	mov	r4, r0
 8006d1c:	b930      	cbnz	r0, 8006d2c <__d2b+0x24>
 8006d1e:	4602      	mov	r2, r0
 8006d20:	4b23      	ldr	r3, [pc, #140]	@ (8006db0 <__d2b+0xa8>)
 8006d22:	4824      	ldr	r0, [pc, #144]	@ (8006db4 <__d2b+0xac>)
 8006d24:	f240 310f 	movw	r1, #783	@ 0x30f
 8006d28:	f000 f936 	bl	8006f98 <__assert_func>
 8006d2c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006d30:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006d34:	b10d      	cbz	r5, 8006d3a <__d2b+0x32>
 8006d36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d3a:	9301      	str	r3, [sp, #4]
 8006d3c:	f1b8 0300 	subs.w	r3, r8, #0
 8006d40:	d023      	beq.n	8006d8a <__d2b+0x82>
 8006d42:	4668      	mov	r0, sp
 8006d44:	9300      	str	r3, [sp, #0]
 8006d46:	f7ff fd7c 	bl	8006842 <__lo0bits>
 8006d4a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006d4e:	b1d0      	cbz	r0, 8006d86 <__d2b+0x7e>
 8006d50:	f1c0 0320 	rsb	r3, r0, #32
 8006d54:	fa02 f303 	lsl.w	r3, r2, r3
 8006d58:	430b      	orrs	r3, r1
 8006d5a:	40c2      	lsrs	r2, r0
 8006d5c:	6163      	str	r3, [r4, #20]
 8006d5e:	9201      	str	r2, [sp, #4]
 8006d60:	9b01      	ldr	r3, [sp, #4]
 8006d62:	61a3      	str	r3, [r4, #24]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	bf0c      	ite	eq
 8006d68:	2201      	moveq	r2, #1
 8006d6a:	2202      	movne	r2, #2
 8006d6c:	6122      	str	r2, [r4, #16]
 8006d6e:	b1a5      	cbz	r5, 8006d9a <__d2b+0x92>
 8006d70:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006d74:	4405      	add	r5, r0
 8006d76:	603d      	str	r5, [r7, #0]
 8006d78:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006d7c:	6030      	str	r0, [r6, #0]
 8006d7e:	4620      	mov	r0, r4
 8006d80:	b003      	add	sp, #12
 8006d82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006d86:	6161      	str	r1, [r4, #20]
 8006d88:	e7ea      	b.n	8006d60 <__d2b+0x58>
 8006d8a:	a801      	add	r0, sp, #4
 8006d8c:	f7ff fd59 	bl	8006842 <__lo0bits>
 8006d90:	9b01      	ldr	r3, [sp, #4]
 8006d92:	6163      	str	r3, [r4, #20]
 8006d94:	3020      	adds	r0, #32
 8006d96:	2201      	movs	r2, #1
 8006d98:	e7e8      	b.n	8006d6c <__d2b+0x64>
 8006d9a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006d9e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006da2:	6038      	str	r0, [r7, #0]
 8006da4:	6918      	ldr	r0, [r3, #16]
 8006da6:	f7ff fd2d 	bl	8006804 <__hi0bits>
 8006daa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006dae:	e7e5      	b.n	8006d7c <__d2b+0x74>
 8006db0:	08007b50 	.word	0x08007b50
 8006db4:	08007b72 	.word	0x08007b72

08006db8 <__sread>:
 8006db8:	b510      	push	{r4, lr}
 8006dba:	460c      	mov	r4, r1
 8006dbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dc0:	f000 f8a8 	bl	8006f14 <_read_r>
 8006dc4:	2800      	cmp	r0, #0
 8006dc6:	bfab      	itete	ge
 8006dc8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006dca:	89a3      	ldrhlt	r3, [r4, #12]
 8006dcc:	181b      	addge	r3, r3, r0
 8006dce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006dd2:	bfac      	ite	ge
 8006dd4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006dd6:	81a3      	strhlt	r3, [r4, #12]
 8006dd8:	bd10      	pop	{r4, pc}

08006dda <__swrite>:
 8006dda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dde:	461f      	mov	r7, r3
 8006de0:	898b      	ldrh	r3, [r1, #12]
 8006de2:	05db      	lsls	r3, r3, #23
 8006de4:	4605      	mov	r5, r0
 8006de6:	460c      	mov	r4, r1
 8006de8:	4616      	mov	r6, r2
 8006dea:	d505      	bpl.n	8006df8 <__swrite+0x1e>
 8006dec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006df0:	2302      	movs	r3, #2
 8006df2:	2200      	movs	r2, #0
 8006df4:	f000 f87c 	bl	8006ef0 <_lseek_r>
 8006df8:	89a3      	ldrh	r3, [r4, #12]
 8006dfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006dfe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006e02:	81a3      	strh	r3, [r4, #12]
 8006e04:	4632      	mov	r2, r6
 8006e06:	463b      	mov	r3, r7
 8006e08:	4628      	mov	r0, r5
 8006e0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e0e:	f000 b8a3 	b.w	8006f58 <_write_r>

08006e12 <__sseek>:
 8006e12:	b510      	push	{r4, lr}
 8006e14:	460c      	mov	r4, r1
 8006e16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e1a:	f000 f869 	bl	8006ef0 <_lseek_r>
 8006e1e:	1c43      	adds	r3, r0, #1
 8006e20:	89a3      	ldrh	r3, [r4, #12]
 8006e22:	bf15      	itete	ne
 8006e24:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006e26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006e2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006e2e:	81a3      	strheq	r3, [r4, #12]
 8006e30:	bf18      	it	ne
 8006e32:	81a3      	strhne	r3, [r4, #12]
 8006e34:	bd10      	pop	{r4, pc}

08006e36 <__sclose>:
 8006e36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e3a:	f000 b849 	b.w	8006ed0 <_close_r>

08006e3e <_realloc_r>:
 8006e3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e42:	4680      	mov	r8, r0
 8006e44:	4615      	mov	r5, r2
 8006e46:	460c      	mov	r4, r1
 8006e48:	b921      	cbnz	r1, 8006e54 <_realloc_r+0x16>
 8006e4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e4e:	4611      	mov	r1, r2
 8006e50:	f7ff baf8 	b.w	8006444 <_malloc_r>
 8006e54:	b92a      	cbnz	r2, 8006e62 <_realloc_r+0x24>
 8006e56:	f000 f8d1 	bl	8006ffc <_free_r>
 8006e5a:	2400      	movs	r4, #0
 8006e5c:	4620      	mov	r0, r4
 8006e5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e62:	f000 f927 	bl	80070b4 <_malloc_usable_size_r>
 8006e66:	4285      	cmp	r5, r0
 8006e68:	4606      	mov	r6, r0
 8006e6a:	d802      	bhi.n	8006e72 <_realloc_r+0x34>
 8006e6c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006e70:	d8f4      	bhi.n	8006e5c <_realloc_r+0x1e>
 8006e72:	4629      	mov	r1, r5
 8006e74:	4640      	mov	r0, r8
 8006e76:	f7ff fae5 	bl	8006444 <_malloc_r>
 8006e7a:	4607      	mov	r7, r0
 8006e7c:	2800      	cmp	r0, #0
 8006e7e:	d0ec      	beq.n	8006e5a <_realloc_r+0x1c>
 8006e80:	42b5      	cmp	r5, r6
 8006e82:	462a      	mov	r2, r5
 8006e84:	4621      	mov	r1, r4
 8006e86:	bf28      	it	cs
 8006e88:	4632      	movcs	r2, r6
 8006e8a:	f000 f877 	bl	8006f7c <memcpy>
 8006e8e:	4621      	mov	r1, r4
 8006e90:	4640      	mov	r0, r8
 8006e92:	f000 f8b3 	bl	8006ffc <_free_r>
 8006e96:	463c      	mov	r4, r7
 8006e98:	e7e0      	b.n	8006e5c <_realloc_r+0x1e>

08006e9a <memmove>:
 8006e9a:	4288      	cmp	r0, r1
 8006e9c:	b510      	push	{r4, lr}
 8006e9e:	eb01 0402 	add.w	r4, r1, r2
 8006ea2:	d902      	bls.n	8006eaa <memmove+0x10>
 8006ea4:	4284      	cmp	r4, r0
 8006ea6:	4623      	mov	r3, r4
 8006ea8:	d807      	bhi.n	8006eba <memmove+0x20>
 8006eaa:	1e43      	subs	r3, r0, #1
 8006eac:	42a1      	cmp	r1, r4
 8006eae:	d008      	beq.n	8006ec2 <memmove+0x28>
 8006eb0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006eb4:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006eb8:	e7f8      	b.n	8006eac <memmove+0x12>
 8006eba:	4402      	add	r2, r0
 8006ebc:	4601      	mov	r1, r0
 8006ebe:	428a      	cmp	r2, r1
 8006ec0:	d100      	bne.n	8006ec4 <memmove+0x2a>
 8006ec2:	bd10      	pop	{r4, pc}
 8006ec4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006ec8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006ecc:	e7f7      	b.n	8006ebe <memmove+0x24>
	...

08006ed0 <_close_r>:
 8006ed0:	b538      	push	{r3, r4, r5, lr}
 8006ed2:	4d06      	ldr	r5, [pc, #24]	@ (8006eec <_close_r+0x1c>)
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	4604      	mov	r4, r0
 8006ed8:	4608      	mov	r0, r1
 8006eda:	602b      	str	r3, [r5, #0]
 8006edc:	f7fa fceb 	bl	80018b6 <_close>
 8006ee0:	1c43      	adds	r3, r0, #1
 8006ee2:	d102      	bne.n	8006eea <_close_r+0x1a>
 8006ee4:	682b      	ldr	r3, [r5, #0]
 8006ee6:	b103      	cbz	r3, 8006eea <_close_r+0x1a>
 8006ee8:	6023      	str	r3, [r4, #0]
 8006eea:	bd38      	pop	{r3, r4, r5, pc}
 8006eec:	2000041c 	.word	0x2000041c

08006ef0 <_lseek_r>:
 8006ef0:	b538      	push	{r3, r4, r5, lr}
 8006ef2:	4d07      	ldr	r5, [pc, #28]	@ (8006f10 <_lseek_r+0x20>)
 8006ef4:	4604      	mov	r4, r0
 8006ef6:	4608      	mov	r0, r1
 8006ef8:	4611      	mov	r1, r2
 8006efa:	2200      	movs	r2, #0
 8006efc:	602a      	str	r2, [r5, #0]
 8006efe:	461a      	mov	r2, r3
 8006f00:	f7fa fd00 	bl	8001904 <_lseek>
 8006f04:	1c43      	adds	r3, r0, #1
 8006f06:	d102      	bne.n	8006f0e <_lseek_r+0x1e>
 8006f08:	682b      	ldr	r3, [r5, #0]
 8006f0a:	b103      	cbz	r3, 8006f0e <_lseek_r+0x1e>
 8006f0c:	6023      	str	r3, [r4, #0]
 8006f0e:	bd38      	pop	{r3, r4, r5, pc}
 8006f10:	2000041c 	.word	0x2000041c

08006f14 <_read_r>:
 8006f14:	b538      	push	{r3, r4, r5, lr}
 8006f16:	4d07      	ldr	r5, [pc, #28]	@ (8006f34 <_read_r+0x20>)
 8006f18:	4604      	mov	r4, r0
 8006f1a:	4608      	mov	r0, r1
 8006f1c:	4611      	mov	r1, r2
 8006f1e:	2200      	movs	r2, #0
 8006f20:	602a      	str	r2, [r5, #0]
 8006f22:	461a      	mov	r2, r3
 8006f24:	f7fa fc8e 	bl	8001844 <_read>
 8006f28:	1c43      	adds	r3, r0, #1
 8006f2a:	d102      	bne.n	8006f32 <_read_r+0x1e>
 8006f2c:	682b      	ldr	r3, [r5, #0]
 8006f2e:	b103      	cbz	r3, 8006f32 <_read_r+0x1e>
 8006f30:	6023      	str	r3, [r4, #0]
 8006f32:	bd38      	pop	{r3, r4, r5, pc}
 8006f34:	2000041c 	.word	0x2000041c

08006f38 <_sbrk_r>:
 8006f38:	b538      	push	{r3, r4, r5, lr}
 8006f3a:	4d06      	ldr	r5, [pc, #24]	@ (8006f54 <_sbrk_r+0x1c>)
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	4604      	mov	r4, r0
 8006f40:	4608      	mov	r0, r1
 8006f42:	602b      	str	r3, [r5, #0]
 8006f44:	f7fa fcec 	bl	8001920 <_sbrk>
 8006f48:	1c43      	adds	r3, r0, #1
 8006f4a:	d102      	bne.n	8006f52 <_sbrk_r+0x1a>
 8006f4c:	682b      	ldr	r3, [r5, #0]
 8006f4e:	b103      	cbz	r3, 8006f52 <_sbrk_r+0x1a>
 8006f50:	6023      	str	r3, [r4, #0]
 8006f52:	bd38      	pop	{r3, r4, r5, pc}
 8006f54:	2000041c 	.word	0x2000041c

08006f58 <_write_r>:
 8006f58:	b538      	push	{r3, r4, r5, lr}
 8006f5a:	4d07      	ldr	r5, [pc, #28]	@ (8006f78 <_write_r+0x20>)
 8006f5c:	4604      	mov	r4, r0
 8006f5e:	4608      	mov	r0, r1
 8006f60:	4611      	mov	r1, r2
 8006f62:	2200      	movs	r2, #0
 8006f64:	602a      	str	r2, [r5, #0]
 8006f66:	461a      	mov	r2, r3
 8006f68:	f7fa fc89 	bl	800187e <_write>
 8006f6c:	1c43      	adds	r3, r0, #1
 8006f6e:	d102      	bne.n	8006f76 <_write_r+0x1e>
 8006f70:	682b      	ldr	r3, [r5, #0]
 8006f72:	b103      	cbz	r3, 8006f76 <_write_r+0x1e>
 8006f74:	6023      	str	r3, [r4, #0]
 8006f76:	bd38      	pop	{r3, r4, r5, pc}
 8006f78:	2000041c 	.word	0x2000041c

08006f7c <memcpy>:
 8006f7c:	440a      	add	r2, r1
 8006f7e:	4291      	cmp	r1, r2
 8006f80:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006f84:	d100      	bne.n	8006f88 <memcpy+0xc>
 8006f86:	4770      	bx	lr
 8006f88:	b510      	push	{r4, lr}
 8006f8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f92:	4291      	cmp	r1, r2
 8006f94:	d1f9      	bne.n	8006f8a <memcpy+0xe>
 8006f96:	bd10      	pop	{r4, pc}

08006f98 <__assert_func>:
 8006f98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006f9a:	4614      	mov	r4, r2
 8006f9c:	461a      	mov	r2, r3
 8006f9e:	4b09      	ldr	r3, [pc, #36]	@ (8006fc4 <__assert_func+0x2c>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4605      	mov	r5, r0
 8006fa4:	68d8      	ldr	r0, [r3, #12]
 8006fa6:	b954      	cbnz	r4, 8006fbe <__assert_func+0x26>
 8006fa8:	4b07      	ldr	r3, [pc, #28]	@ (8006fc8 <__assert_func+0x30>)
 8006faa:	461c      	mov	r4, r3
 8006fac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006fb0:	9100      	str	r1, [sp, #0]
 8006fb2:	462b      	mov	r3, r5
 8006fb4:	4905      	ldr	r1, [pc, #20]	@ (8006fcc <__assert_func+0x34>)
 8006fb6:	f000 f885 	bl	80070c4 <fiprintf>
 8006fba:	f000 f8a2 	bl	8007102 <abort>
 8006fbe:	4b04      	ldr	r3, [pc, #16]	@ (8006fd0 <__assert_func+0x38>)
 8006fc0:	e7f4      	b.n	8006fac <__assert_func+0x14>
 8006fc2:	bf00      	nop
 8006fc4:	20000018 	.word	0x20000018
 8006fc8:	08007e0e 	.word	0x08007e0e
 8006fcc:	08007de0 	.word	0x08007de0
 8006fd0:	08007dd3 	.word	0x08007dd3

08006fd4 <_calloc_r>:
 8006fd4:	b570      	push	{r4, r5, r6, lr}
 8006fd6:	fba1 5402 	umull	r5, r4, r1, r2
 8006fda:	b93c      	cbnz	r4, 8006fec <_calloc_r+0x18>
 8006fdc:	4629      	mov	r1, r5
 8006fde:	f7ff fa31 	bl	8006444 <_malloc_r>
 8006fe2:	4606      	mov	r6, r0
 8006fe4:	b928      	cbnz	r0, 8006ff2 <_calloc_r+0x1e>
 8006fe6:	2600      	movs	r6, #0
 8006fe8:	4630      	mov	r0, r6
 8006fea:	bd70      	pop	{r4, r5, r6, pc}
 8006fec:	220c      	movs	r2, #12
 8006fee:	6002      	str	r2, [r0, #0]
 8006ff0:	e7f9      	b.n	8006fe6 <_calloc_r+0x12>
 8006ff2:	462a      	mov	r2, r5
 8006ff4:	4621      	mov	r1, r4
 8006ff6:	f7fe fa1b 	bl	8005430 <memset>
 8006ffa:	e7f5      	b.n	8006fe8 <_calloc_r+0x14>

08006ffc <_free_r>:
 8006ffc:	b538      	push	{r3, r4, r5, lr}
 8006ffe:	4605      	mov	r5, r0
 8007000:	2900      	cmp	r1, #0
 8007002:	d041      	beq.n	8007088 <_free_r+0x8c>
 8007004:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007008:	1f0c      	subs	r4, r1, #4
 800700a:	2b00      	cmp	r3, #0
 800700c:	bfb8      	it	lt
 800700e:	18e4      	addlt	r4, r4, r3
 8007010:	f7ff fb44 	bl	800669c <__malloc_lock>
 8007014:	4a1d      	ldr	r2, [pc, #116]	@ (800708c <_free_r+0x90>)
 8007016:	6813      	ldr	r3, [r2, #0]
 8007018:	b933      	cbnz	r3, 8007028 <_free_r+0x2c>
 800701a:	6063      	str	r3, [r4, #4]
 800701c:	6014      	str	r4, [r2, #0]
 800701e:	4628      	mov	r0, r5
 8007020:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007024:	f7ff bb40 	b.w	80066a8 <__malloc_unlock>
 8007028:	42a3      	cmp	r3, r4
 800702a:	d908      	bls.n	800703e <_free_r+0x42>
 800702c:	6820      	ldr	r0, [r4, #0]
 800702e:	1821      	adds	r1, r4, r0
 8007030:	428b      	cmp	r3, r1
 8007032:	bf01      	itttt	eq
 8007034:	6819      	ldreq	r1, [r3, #0]
 8007036:	685b      	ldreq	r3, [r3, #4]
 8007038:	1809      	addeq	r1, r1, r0
 800703a:	6021      	streq	r1, [r4, #0]
 800703c:	e7ed      	b.n	800701a <_free_r+0x1e>
 800703e:	461a      	mov	r2, r3
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	b10b      	cbz	r3, 8007048 <_free_r+0x4c>
 8007044:	42a3      	cmp	r3, r4
 8007046:	d9fa      	bls.n	800703e <_free_r+0x42>
 8007048:	6811      	ldr	r1, [r2, #0]
 800704a:	1850      	adds	r0, r2, r1
 800704c:	42a0      	cmp	r0, r4
 800704e:	d10b      	bne.n	8007068 <_free_r+0x6c>
 8007050:	6820      	ldr	r0, [r4, #0]
 8007052:	4401      	add	r1, r0
 8007054:	1850      	adds	r0, r2, r1
 8007056:	4283      	cmp	r3, r0
 8007058:	6011      	str	r1, [r2, #0]
 800705a:	d1e0      	bne.n	800701e <_free_r+0x22>
 800705c:	6818      	ldr	r0, [r3, #0]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	6053      	str	r3, [r2, #4]
 8007062:	4408      	add	r0, r1
 8007064:	6010      	str	r0, [r2, #0]
 8007066:	e7da      	b.n	800701e <_free_r+0x22>
 8007068:	d902      	bls.n	8007070 <_free_r+0x74>
 800706a:	230c      	movs	r3, #12
 800706c:	602b      	str	r3, [r5, #0]
 800706e:	e7d6      	b.n	800701e <_free_r+0x22>
 8007070:	6820      	ldr	r0, [r4, #0]
 8007072:	1821      	adds	r1, r4, r0
 8007074:	428b      	cmp	r3, r1
 8007076:	bf04      	itt	eq
 8007078:	6819      	ldreq	r1, [r3, #0]
 800707a:	685b      	ldreq	r3, [r3, #4]
 800707c:	6063      	str	r3, [r4, #4]
 800707e:	bf04      	itt	eq
 8007080:	1809      	addeq	r1, r1, r0
 8007082:	6021      	streq	r1, [r4, #0]
 8007084:	6054      	str	r4, [r2, #4]
 8007086:	e7ca      	b.n	800701e <_free_r+0x22>
 8007088:	bd38      	pop	{r3, r4, r5, pc}
 800708a:	bf00      	nop
 800708c:	20000418 	.word	0x20000418

08007090 <__ascii_mbtowc>:
 8007090:	b082      	sub	sp, #8
 8007092:	b901      	cbnz	r1, 8007096 <__ascii_mbtowc+0x6>
 8007094:	a901      	add	r1, sp, #4
 8007096:	b142      	cbz	r2, 80070aa <__ascii_mbtowc+0x1a>
 8007098:	b14b      	cbz	r3, 80070ae <__ascii_mbtowc+0x1e>
 800709a:	7813      	ldrb	r3, [r2, #0]
 800709c:	600b      	str	r3, [r1, #0]
 800709e:	7812      	ldrb	r2, [r2, #0]
 80070a0:	1e10      	subs	r0, r2, #0
 80070a2:	bf18      	it	ne
 80070a4:	2001      	movne	r0, #1
 80070a6:	b002      	add	sp, #8
 80070a8:	4770      	bx	lr
 80070aa:	4610      	mov	r0, r2
 80070ac:	e7fb      	b.n	80070a6 <__ascii_mbtowc+0x16>
 80070ae:	f06f 0001 	mvn.w	r0, #1
 80070b2:	e7f8      	b.n	80070a6 <__ascii_mbtowc+0x16>

080070b4 <_malloc_usable_size_r>:
 80070b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070b8:	1f18      	subs	r0, r3, #4
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	bfbc      	itt	lt
 80070be:	580b      	ldrlt	r3, [r1, r0]
 80070c0:	18c0      	addlt	r0, r0, r3
 80070c2:	4770      	bx	lr

080070c4 <fiprintf>:
 80070c4:	b40e      	push	{r1, r2, r3}
 80070c6:	b503      	push	{r0, r1, lr}
 80070c8:	4601      	mov	r1, r0
 80070ca:	ab03      	add	r3, sp, #12
 80070cc:	4805      	ldr	r0, [pc, #20]	@ (80070e4 <fiprintf+0x20>)
 80070ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80070d2:	6800      	ldr	r0, [r0, #0]
 80070d4:	9301      	str	r3, [sp, #4]
 80070d6:	f000 f845 	bl	8007164 <_vfiprintf_r>
 80070da:	b002      	add	sp, #8
 80070dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80070e0:	b003      	add	sp, #12
 80070e2:	4770      	bx	lr
 80070e4:	20000018 	.word	0x20000018

080070e8 <__ascii_wctomb>:
 80070e8:	4603      	mov	r3, r0
 80070ea:	4608      	mov	r0, r1
 80070ec:	b141      	cbz	r1, 8007100 <__ascii_wctomb+0x18>
 80070ee:	2aff      	cmp	r2, #255	@ 0xff
 80070f0:	d904      	bls.n	80070fc <__ascii_wctomb+0x14>
 80070f2:	228a      	movs	r2, #138	@ 0x8a
 80070f4:	601a      	str	r2, [r3, #0]
 80070f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80070fa:	4770      	bx	lr
 80070fc:	700a      	strb	r2, [r1, #0]
 80070fe:	2001      	movs	r0, #1
 8007100:	4770      	bx	lr

08007102 <abort>:
 8007102:	b508      	push	{r3, lr}
 8007104:	2006      	movs	r0, #6
 8007106:	f000 fa85 	bl	8007614 <raise>
 800710a:	2001      	movs	r0, #1
 800710c:	f7fa fb8f 	bl	800182e <_exit>

08007110 <__sfputc_r>:
 8007110:	6893      	ldr	r3, [r2, #8]
 8007112:	3b01      	subs	r3, #1
 8007114:	2b00      	cmp	r3, #0
 8007116:	b410      	push	{r4}
 8007118:	6093      	str	r3, [r2, #8]
 800711a:	da08      	bge.n	800712e <__sfputc_r+0x1e>
 800711c:	6994      	ldr	r4, [r2, #24]
 800711e:	42a3      	cmp	r3, r4
 8007120:	db01      	blt.n	8007126 <__sfputc_r+0x16>
 8007122:	290a      	cmp	r1, #10
 8007124:	d103      	bne.n	800712e <__sfputc_r+0x1e>
 8007126:	f85d 4b04 	ldr.w	r4, [sp], #4
 800712a:	f000 b933 	b.w	8007394 <__swbuf_r>
 800712e:	6813      	ldr	r3, [r2, #0]
 8007130:	1c58      	adds	r0, r3, #1
 8007132:	6010      	str	r0, [r2, #0]
 8007134:	7019      	strb	r1, [r3, #0]
 8007136:	4608      	mov	r0, r1
 8007138:	f85d 4b04 	ldr.w	r4, [sp], #4
 800713c:	4770      	bx	lr

0800713e <__sfputs_r>:
 800713e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007140:	4606      	mov	r6, r0
 8007142:	460f      	mov	r7, r1
 8007144:	4614      	mov	r4, r2
 8007146:	18d5      	adds	r5, r2, r3
 8007148:	42ac      	cmp	r4, r5
 800714a:	d101      	bne.n	8007150 <__sfputs_r+0x12>
 800714c:	2000      	movs	r0, #0
 800714e:	e007      	b.n	8007160 <__sfputs_r+0x22>
 8007150:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007154:	463a      	mov	r2, r7
 8007156:	4630      	mov	r0, r6
 8007158:	f7ff ffda 	bl	8007110 <__sfputc_r>
 800715c:	1c43      	adds	r3, r0, #1
 800715e:	d1f3      	bne.n	8007148 <__sfputs_r+0xa>
 8007160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007164 <_vfiprintf_r>:
 8007164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007168:	460d      	mov	r5, r1
 800716a:	b09d      	sub	sp, #116	@ 0x74
 800716c:	4614      	mov	r4, r2
 800716e:	4698      	mov	r8, r3
 8007170:	4606      	mov	r6, r0
 8007172:	b118      	cbz	r0, 800717c <_vfiprintf_r+0x18>
 8007174:	6a03      	ldr	r3, [r0, #32]
 8007176:	b90b      	cbnz	r3, 800717c <_vfiprintf_r+0x18>
 8007178:	f7fe f924 	bl	80053c4 <__sinit>
 800717c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800717e:	07d9      	lsls	r1, r3, #31
 8007180:	d405      	bmi.n	800718e <_vfiprintf_r+0x2a>
 8007182:	89ab      	ldrh	r3, [r5, #12]
 8007184:	059a      	lsls	r2, r3, #22
 8007186:	d402      	bmi.n	800718e <_vfiprintf_r+0x2a>
 8007188:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800718a:	f7fe f988 	bl	800549e <__retarget_lock_acquire_recursive>
 800718e:	89ab      	ldrh	r3, [r5, #12]
 8007190:	071b      	lsls	r3, r3, #28
 8007192:	d501      	bpl.n	8007198 <_vfiprintf_r+0x34>
 8007194:	692b      	ldr	r3, [r5, #16]
 8007196:	b99b      	cbnz	r3, 80071c0 <_vfiprintf_r+0x5c>
 8007198:	4629      	mov	r1, r5
 800719a:	4630      	mov	r0, r6
 800719c:	f000 f938 	bl	8007410 <__swsetup_r>
 80071a0:	b170      	cbz	r0, 80071c0 <_vfiprintf_r+0x5c>
 80071a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80071a4:	07dc      	lsls	r4, r3, #31
 80071a6:	d504      	bpl.n	80071b2 <_vfiprintf_r+0x4e>
 80071a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80071ac:	b01d      	add	sp, #116	@ 0x74
 80071ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071b2:	89ab      	ldrh	r3, [r5, #12]
 80071b4:	0598      	lsls	r0, r3, #22
 80071b6:	d4f7      	bmi.n	80071a8 <_vfiprintf_r+0x44>
 80071b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80071ba:	f7fe f971 	bl	80054a0 <__retarget_lock_release_recursive>
 80071be:	e7f3      	b.n	80071a8 <_vfiprintf_r+0x44>
 80071c0:	2300      	movs	r3, #0
 80071c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80071c4:	2320      	movs	r3, #32
 80071c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80071ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80071ce:	2330      	movs	r3, #48	@ 0x30
 80071d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007380 <_vfiprintf_r+0x21c>
 80071d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80071d8:	f04f 0901 	mov.w	r9, #1
 80071dc:	4623      	mov	r3, r4
 80071de:	469a      	mov	sl, r3
 80071e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071e4:	b10a      	cbz	r2, 80071ea <_vfiprintf_r+0x86>
 80071e6:	2a25      	cmp	r2, #37	@ 0x25
 80071e8:	d1f9      	bne.n	80071de <_vfiprintf_r+0x7a>
 80071ea:	ebba 0b04 	subs.w	fp, sl, r4
 80071ee:	d00b      	beq.n	8007208 <_vfiprintf_r+0xa4>
 80071f0:	465b      	mov	r3, fp
 80071f2:	4622      	mov	r2, r4
 80071f4:	4629      	mov	r1, r5
 80071f6:	4630      	mov	r0, r6
 80071f8:	f7ff ffa1 	bl	800713e <__sfputs_r>
 80071fc:	3001      	adds	r0, #1
 80071fe:	f000 80a7 	beq.w	8007350 <_vfiprintf_r+0x1ec>
 8007202:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007204:	445a      	add	r2, fp
 8007206:	9209      	str	r2, [sp, #36]	@ 0x24
 8007208:	f89a 3000 	ldrb.w	r3, [sl]
 800720c:	2b00      	cmp	r3, #0
 800720e:	f000 809f 	beq.w	8007350 <_vfiprintf_r+0x1ec>
 8007212:	2300      	movs	r3, #0
 8007214:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007218:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800721c:	f10a 0a01 	add.w	sl, sl, #1
 8007220:	9304      	str	r3, [sp, #16]
 8007222:	9307      	str	r3, [sp, #28]
 8007224:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007228:	931a      	str	r3, [sp, #104]	@ 0x68
 800722a:	4654      	mov	r4, sl
 800722c:	2205      	movs	r2, #5
 800722e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007232:	4853      	ldr	r0, [pc, #332]	@ (8007380 <_vfiprintf_r+0x21c>)
 8007234:	f7f8 ffec 	bl	8000210 <memchr>
 8007238:	9a04      	ldr	r2, [sp, #16]
 800723a:	b9d8      	cbnz	r0, 8007274 <_vfiprintf_r+0x110>
 800723c:	06d1      	lsls	r1, r2, #27
 800723e:	bf44      	itt	mi
 8007240:	2320      	movmi	r3, #32
 8007242:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007246:	0713      	lsls	r3, r2, #28
 8007248:	bf44      	itt	mi
 800724a:	232b      	movmi	r3, #43	@ 0x2b
 800724c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007250:	f89a 3000 	ldrb.w	r3, [sl]
 8007254:	2b2a      	cmp	r3, #42	@ 0x2a
 8007256:	d015      	beq.n	8007284 <_vfiprintf_r+0x120>
 8007258:	9a07      	ldr	r2, [sp, #28]
 800725a:	4654      	mov	r4, sl
 800725c:	2000      	movs	r0, #0
 800725e:	f04f 0c0a 	mov.w	ip, #10
 8007262:	4621      	mov	r1, r4
 8007264:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007268:	3b30      	subs	r3, #48	@ 0x30
 800726a:	2b09      	cmp	r3, #9
 800726c:	d94b      	bls.n	8007306 <_vfiprintf_r+0x1a2>
 800726e:	b1b0      	cbz	r0, 800729e <_vfiprintf_r+0x13a>
 8007270:	9207      	str	r2, [sp, #28]
 8007272:	e014      	b.n	800729e <_vfiprintf_r+0x13a>
 8007274:	eba0 0308 	sub.w	r3, r0, r8
 8007278:	fa09 f303 	lsl.w	r3, r9, r3
 800727c:	4313      	orrs	r3, r2
 800727e:	9304      	str	r3, [sp, #16]
 8007280:	46a2      	mov	sl, r4
 8007282:	e7d2      	b.n	800722a <_vfiprintf_r+0xc6>
 8007284:	9b03      	ldr	r3, [sp, #12]
 8007286:	1d19      	adds	r1, r3, #4
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	9103      	str	r1, [sp, #12]
 800728c:	2b00      	cmp	r3, #0
 800728e:	bfbb      	ittet	lt
 8007290:	425b      	neglt	r3, r3
 8007292:	f042 0202 	orrlt.w	r2, r2, #2
 8007296:	9307      	strge	r3, [sp, #28]
 8007298:	9307      	strlt	r3, [sp, #28]
 800729a:	bfb8      	it	lt
 800729c:	9204      	strlt	r2, [sp, #16]
 800729e:	7823      	ldrb	r3, [r4, #0]
 80072a0:	2b2e      	cmp	r3, #46	@ 0x2e
 80072a2:	d10a      	bne.n	80072ba <_vfiprintf_r+0x156>
 80072a4:	7863      	ldrb	r3, [r4, #1]
 80072a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80072a8:	d132      	bne.n	8007310 <_vfiprintf_r+0x1ac>
 80072aa:	9b03      	ldr	r3, [sp, #12]
 80072ac:	1d1a      	adds	r2, r3, #4
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	9203      	str	r2, [sp, #12]
 80072b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80072b6:	3402      	adds	r4, #2
 80072b8:	9305      	str	r3, [sp, #20]
 80072ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007390 <_vfiprintf_r+0x22c>
 80072be:	7821      	ldrb	r1, [r4, #0]
 80072c0:	2203      	movs	r2, #3
 80072c2:	4650      	mov	r0, sl
 80072c4:	f7f8 ffa4 	bl	8000210 <memchr>
 80072c8:	b138      	cbz	r0, 80072da <_vfiprintf_r+0x176>
 80072ca:	9b04      	ldr	r3, [sp, #16]
 80072cc:	eba0 000a 	sub.w	r0, r0, sl
 80072d0:	2240      	movs	r2, #64	@ 0x40
 80072d2:	4082      	lsls	r2, r0
 80072d4:	4313      	orrs	r3, r2
 80072d6:	3401      	adds	r4, #1
 80072d8:	9304      	str	r3, [sp, #16]
 80072da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072de:	4829      	ldr	r0, [pc, #164]	@ (8007384 <_vfiprintf_r+0x220>)
 80072e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80072e4:	2206      	movs	r2, #6
 80072e6:	f7f8 ff93 	bl	8000210 <memchr>
 80072ea:	2800      	cmp	r0, #0
 80072ec:	d03f      	beq.n	800736e <_vfiprintf_r+0x20a>
 80072ee:	4b26      	ldr	r3, [pc, #152]	@ (8007388 <_vfiprintf_r+0x224>)
 80072f0:	bb1b      	cbnz	r3, 800733a <_vfiprintf_r+0x1d6>
 80072f2:	9b03      	ldr	r3, [sp, #12]
 80072f4:	3307      	adds	r3, #7
 80072f6:	f023 0307 	bic.w	r3, r3, #7
 80072fa:	3308      	adds	r3, #8
 80072fc:	9303      	str	r3, [sp, #12]
 80072fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007300:	443b      	add	r3, r7
 8007302:	9309      	str	r3, [sp, #36]	@ 0x24
 8007304:	e76a      	b.n	80071dc <_vfiprintf_r+0x78>
 8007306:	fb0c 3202 	mla	r2, ip, r2, r3
 800730a:	460c      	mov	r4, r1
 800730c:	2001      	movs	r0, #1
 800730e:	e7a8      	b.n	8007262 <_vfiprintf_r+0xfe>
 8007310:	2300      	movs	r3, #0
 8007312:	3401      	adds	r4, #1
 8007314:	9305      	str	r3, [sp, #20]
 8007316:	4619      	mov	r1, r3
 8007318:	f04f 0c0a 	mov.w	ip, #10
 800731c:	4620      	mov	r0, r4
 800731e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007322:	3a30      	subs	r2, #48	@ 0x30
 8007324:	2a09      	cmp	r2, #9
 8007326:	d903      	bls.n	8007330 <_vfiprintf_r+0x1cc>
 8007328:	2b00      	cmp	r3, #0
 800732a:	d0c6      	beq.n	80072ba <_vfiprintf_r+0x156>
 800732c:	9105      	str	r1, [sp, #20]
 800732e:	e7c4      	b.n	80072ba <_vfiprintf_r+0x156>
 8007330:	fb0c 2101 	mla	r1, ip, r1, r2
 8007334:	4604      	mov	r4, r0
 8007336:	2301      	movs	r3, #1
 8007338:	e7f0      	b.n	800731c <_vfiprintf_r+0x1b8>
 800733a:	ab03      	add	r3, sp, #12
 800733c:	9300      	str	r3, [sp, #0]
 800733e:	462a      	mov	r2, r5
 8007340:	4b12      	ldr	r3, [pc, #72]	@ (800738c <_vfiprintf_r+0x228>)
 8007342:	a904      	add	r1, sp, #16
 8007344:	4630      	mov	r0, r6
 8007346:	f7fd fbc5 	bl	8004ad4 <_printf_float>
 800734a:	4607      	mov	r7, r0
 800734c:	1c78      	adds	r0, r7, #1
 800734e:	d1d6      	bne.n	80072fe <_vfiprintf_r+0x19a>
 8007350:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007352:	07d9      	lsls	r1, r3, #31
 8007354:	d405      	bmi.n	8007362 <_vfiprintf_r+0x1fe>
 8007356:	89ab      	ldrh	r3, [r5, #12]
 8007358:	059a      	lsls	r2, r3, #22
 800735a:	d402      	bmi.n	8007362 <_vfiprintf_r+0x1fe>
 800735c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800735e:	f7fe f89f 	bl	80054a0 <__retarget_lock_release_recursive>
 8007362:	89ab      	ldrh	r3, [r5, #12]
 8007364:	065b      	lsls	r3, r3, #25
 8007366:	f53f af1f 	bmi.w	80071a8 <_vfiprintf_r+0x44>
 800736a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800736c:	e71e      	b.n	80071ac <_vfiprintf_r+0x48>
 800736e:	ab03      	add	r3, sp, #12
 8007370:	9300      	str	r3, [sp, #0]
 8007372:	462a      	mov	r2, r5
 8007374:	4b05      	ldr	r3, [pc, #20]	@ (800738c <_vfiprintf_r+0x228>)
 8007376:	a904      	add	r1, sp, #16
 8007378:	4630      	mov	r0, r6
 800737a:	f7fd fe43 	bl	8005004 <_printf_i>
 800737e:	e7e4      	b.n	800734a <_vfiprintf_r+0x1e6>
 8007380:	08007b61 	.word	0x08007b61
 8007384:	08007b6b 	.word	0x08007b6b
 8007388:	08004ad5 	.word	0x08004ad5
 800738c:	0800713f 	.word	0x0800713f
 8007390:	08007b67 	.word	0x08007b67

08007394 <__swbuf_r>:
 8007394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007396:	460e      	mov	r6, r1
 8007398:	4614      	mov	r4, r2
 800739a:	4605      	mov	r5, r0
 800739c:	b118      	cbz	r0, 80073a6 <__swbuf_r+0x12>
 800739e:	6a03      	ldr	r3, [r0, #32]
 80073a0:	b90b      	cbnz	r3, 80073a6 <__swbuf_r+0x12>
 80073a2:	f7fe f80f 	bl	80053c4 <__sinit>
 80073a6:	69a3      	ldr	r3, [r4, #24]
 80073a8:	60a3      	str	r3, [r4, #8]
 80073aa:	89a3      	ldrh	r3, [r4, #12]
 80073ac:	071a      	lsls	r2, r3, #28
 80073ae:	d501      	bpl.n	80073b4 <__swbuf_r+0x20>
 80073b0:	6923      	ldr	r3, [r4, #16]
 80073b2:	b943      	cbnz	r3, 80073c6 <__swbuf_r+0x32>
 80073b4:	4621      	mov	r1, r4
 80073b6:	4628      	mov	r0, r5
 80073b8:	f000 f82a 	bl	8007410 <__swsetup_r>
 80073bc:	b118      	cbz	r0, 80073c6 <__swbuf_r+0x32>
 80073be:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80073c2:	4638      	mov	r0, r7
 80073c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073c6:	6823      	ldr	r3, [r4, #0]
 80073c8:	6922      	ldr	r2, [r4, #16]
 80073ca:	1a98      	subs	r0, r3, r2
 80073cc:	6963      	ldr	r3, [r4, #20]
 80073ce:	b2f6      	uxtb	r6, r6
 80073d0:	4283      	cmp	r3, r0
 80073d2:	4637      	mov	r7, r6
 80073d4:	dc05      	bgt.n	80073e2 <__swbuf_r+0x4e>
 80073d6:	4621      	mov	r1, r4
 80073d8:	4628      	mov	r0, r5
 80073da:	f7ff f937 	bl	800664c <_fflush_r>
 80073de:	2800      	cmp	r0, #0
 80073e0:	d1ed      	bne.n	80073be <__swbuf_r+0x2a>
 80073e2:	68a3      	ldr	r3, [r4, #8]
 80073e4:	3b01      	subs	r3, #1
 80073e6:	60a3      	str	r3, [r4, #8]
 80073e8:	6823      	ldr	r3, [r4, #0]
 80073ea:	1c5a      	adds	r2, r3, #1
 80073ec:	6022      	str	r2, [r4, #0]
 80073ee:	701e      	strb	r6, [r3, #0]
 80073f0:	6962      	ldr	r2, [r4, #20]
 80073f2:	1c43      	adds	r3, r0, #1
 80073f4:	429a      	cmp	r2, r3
 80073f6:	d004      	beq.n	8007402 <__swbuf_r+0x6e>
 80073f8:	89a3      	ldrh	r3, [r4, #12]
 80073fa:	07db      	lsls	r3, r3, #31
 80073fc:	d5e1      	bpl.n	80073c2 <__swbuf_r+0x2e>
 80073fe:	2e0a      	cmp	r6, #10
 8007400:	d1df      	bne.n	80073c2 <__swbuf_r+0x2e>
 8007402:	4621      	mov	r1, r4
 8007404:	4628      	mov	r0, r5
 8007406:	f7ff f921 	bl	800664c <_fflush_r>
 800740a:	2800      	cmp	r0, #0
 800740c:	d0d9      	beq.n	80073c2 <__swbuf_r+0x2e>
 800740e:	e7d6      	b.n	80073be <__swbuf_r+0x2a>

08007410 <__swsetup_r>:
 8007410:	b538      	push	{r3, r4, r5, lr}
 8007412:	4b29      	ldr	r3, [pc, #164]	@ (80074b8 <__swsetup_r+0xa8>)
 8007414:	4605      	mov	r5, r0
 8007416:	6818      	ldr	r0, [r3, #0]
 8007418:	460c      	mov	r4, r1
 800741a:	b118      	cbz	r0, 8007424 <__swsetup_r+0x14>
 800741c:	6a03      	ldr	r3, [r0, #32]
 800741e:	b90b      	cbnz	r3, 8007424 <__swsetup_r+0x14>
 8007420:	f7fd ffd0 	bl	80053c4 <__sinit>
 8007424:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007428:	0719      	lsls	r1, r3, #28
 800742a:	d422      	bmi.n	8007472 <__swsetup_r+0x62>
 800742c:	06da      	lsls	r2, r3, #27
 800742e:	d407      	bmi.n	8007440 <__swsetup_r+0x30>
 8007430:	2209      	movs	r2, #9
 8007432:	602a      	str	r2, [r5, #0]
 8007434:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007438:	81a3      	strh	r3, [r4, #12]
 800743a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800743e:	e033      	b.n	80074a8 <__swsetup_r+0x98>
 8007440:	0758      	lsls	r0, r3, #29
 8007442:	d512      	bpl.n	800746a <__swsetup_r+0x5a>
 8007444:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007446:	b141      	cbz	r1, 800745a <__swsetup_r+0x4a>
 8007448:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800744c:	4299      	cmp	r1, r3
 800744e:	d002      	beq.n	8007456 <__swsetup_r+0x46>
 8007450:	4628      	mov	r0, r5
 8007452:	f7ff fdd3 	bl	8006ffc <_free_r>
 8007456:	2300      	movs	r3, #0
 8007458:	6363      	str	r3, [r4, #52]	@ 0x34
 800745a:	89a3      	ldrh	r3, [r4, #12]
 800745c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007460:	81a3      	strh	r3, [r4, #12]
 8007462:	2300      	movs	r3, #0
 8007464:	6063      	str	r3, [r4, #4]
 8007466:	6923      	ldr	r3, [r4, #16]
 8007468:	6023      	str	r3, [r4, #0]
 800746a:	89a3      	ldrh	r3, [r4, #12]
 800746c:	f043 0308 	orr.w	r3, r3, #8
 8007470:	81a3      	strh	r3, [r4, #12]
 8007472:	6923      	ldr	r3, [r4, #16]
 8007474:	b94b      	cbnz	r3, 800748a <__swsetup_r+0x7a>
 8007476:	89a3      	ldrh	r3, [r4, #12]
 8007478:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800747c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007480:	d003      	beq.n	800748a <__swsetup_r+0x7a>
 8007482:	4621      	mov	r1, r4
 8007484:	4628      	mov	r0, r5
 8007486:	f000 f83f 	bl	8007508 <__smakebuf_r>
 800748a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800748e:	f013 0201 	ands.w	r2, r3, #1
 8007492:	d00a      	beq.n	80074aa <__swsetup_r+0x9a>
 8007494:	2200      	movs	r2, #0
 8007496:	60a2      	str	r2, [r4, #8]
 8007498:	6962      	ldr	r2, [r4, #20]
 800749a:	4252      	negs	r2, r2
 800749c:	61a2      	str	r2, [r4, #24]
 800749e:	6922      	ldr	r2, [r4, #16]
 80074a0:	b942      	cbnz	r2, 80074b4 <__swsetup_r+0xa4>
 80074a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80074a6:	d1c5      	bne.n	8007434 <__swsetup_r+0x24>
 80074a8:	bd38      	pop	{r3, r4, r5, pc}
 80074aa:	0799      	lsls	r1, r3, #30
 80074ac:	bf58      	it	pl
 80074ae:	6962      	ldrpl	r2, [r4, #20]
 80074b0:	60a2      	str	r2, [r4, #8]
 80074b2:	e7f4      	b.n	800749e <__swsetup_r+0x8e>
 80074b4:	2000      	movs	r0, #0
 80074b6:	e7f7      	b.n	80074a8 <__swsetup_r+0x98>
 80074b8:	20000018 	.word	0x20000018

080074bc <__swhatbuf_r>:
 80074bc:	b570      	push	{r4, r5, r6, lr}
 80074be:	460c      	mov	r4, r1
 80074c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074c4:	2900      	cmp	r1, #0
 80074c6:	b096      	sub	sp, #88	@ 0x58
 80074c8:	4615      	mov	r5, r2
 80074ca:	461e      	mov	r6, r3
 80074cc:	da0d      	bge.n	80074ea <__swhatbuf_r+0x2e>
 80074ce:	89a3      	ldrh	r3, [r4, #12]
 80074d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80074d4:	f04f 0100 	mov.w	r1, #0
 80074d8:	bf14      	ite	ne
 80074da:	2340      	movne	r3, #64	@ 0x40
 80074dc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80074e0:	2000      	movs	r0, #0
 80074e2:	6031      	str	r1, [r6, #0]
 80074e4:	602b      	str	r3, [r5, #0]
 80074e6:	b016      	add	sp, #88	@ 0x58
 80074e8:	bd70      	pop	{r4, r5, r6, pc}
 80074ea:	466a      	mov	r2, sp
 80074ec:	f000 f848 	bl	8007580 <_fstat_r>
 80074f0:	2800      	cmp	r0, #0
 80074f2:	dbec      	blt.n	80074ce <__swhatbuf_r+0x12>
 80074f4:	9901      	ldr	r1, [sp, #4]
 80074f6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80074fa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80074fe:	4259      	negs	r1, r3
 8007500:	4159      	adcs	r1, r3
 8007502:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007506:	e7eb      	b.n	80074e0 <__swhatbuf_r+0x24>

08007508 <__smakebuf_r>:
 8007508:	898b      	ldrh	r3, [r1, #12]
 800750a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800750c:	079d      	lsls	r5, r3, #30
 800750e:	4606      	mov	r6, r0
 8007510:	460c      	mov	r4, r1
 8007512:	d507      	bpl.n	8007524 <__smakebuf_r+0x1c>
 8007514:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007518:	6023      	str	r3, [r4, #0]
 800751a:	6123      	str	r3, [r4, #16]
 800751c:	2301      	movs	r3, #1
 800751e:	6163      	str	r3, [r4, #20]
 8007520:	b003      	add	sp, #12
 8007522:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007524:	ab01      	add	r3, sp, #4
 8007526:	466a      	mov	r2, sp
 8007528:	f7ff ffc8 	bl	80074bc <__swhatbuf_r>
 800752c:	9f00      	ldr	r7, [sp, #0]
 800752e:	4605      	mov	r5, r0
 8007530:	4639      	mov	r1, r7
 8007532:	4630      	mov	r0, r6
 8007534:	f7fe ff86 	bl	8006444 <_malloc_r>
 8007538:	b948      	cbnz	r0, 800754e <__smakebuf_r+0x46>
 800753a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800753e:	059a      	lsls	r2, r3, #22
 8007540:	d4ee      	bmi.n	8007520 <__smakebuf_r+0x18>
 8007542:	f023 0303 	bic.w	r3, r3, #3
 8007546:	f043 0302 	orr.w	r3, r3, #2
 800754a:	81a3      	strh	r3, [r4, #12]
 800754c:	e7e2      	b.n	8007514 <__smakebuf_r+0xc>
 800754e:	89a3      	ldrh	r3, [r4, #12]
 8007550:	6020      	str	r0, [r4, #0]
 8007552:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007556:	81a3      	strh	r3, [r4, #12]
 8007558:	9b01      	ldr	r3, [sp, #4]
 800755a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800755e:	b15b      	cbz	r3, 8007578 <__smakebuf_r+0x70>
 8007560:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007564:	4630      	mov	r0, r6
 8007566:	f000 f81d 	bl	80075a4 <_isatty_r>
 800756a:	b128      	cbz	r0, 8007578 <__smakebuf_r+0x70>
 800756c:	89a3      	ldrh	r3, [r4, #12]
 800756e:	f023 0303 	bic.w	r3, r3, #3
 8007572:	f043 0301 	orr.w	r3, r3, #1
 8007576:	81a3      	strh	r3, [r4, #12]
 8007578:	89a3      	ldrh	r3, [r4, #12]
 800757a:	431d      	orrs	r5, r3
 800757c:	81a5      	strh	r5, [r4, #12]
 800757e:	e7cf      	b.n	8007520 <__smakebuf_r+0x18>

08007580 <_fstat_r>:
 8007580:	b538      	push	{r3, r4, r5, lr}
 8007582:	4d07      	ldr	r5, [pc, #28]	@ (80075a0 <_fstat_r+0x20>)
 8007584:	2300      	movs	r3, #0
 8007586:	4604      	mov	r4, r0
 8007588:	4608      	mov	r0, r1
 800758a:	4611      	mov	r1, r2
 800758c:	602b      	str	r3, [r5, #0]
 800758e:	f7fa f99e 	bl	80018ce <_fstat>
 8007592:	1c43      	adds	r3, r0, #1
 8007594:	d102      	bne.n	800759c <_fstat_r+0x1c>
 8007596:	682b      	ldr	r3, [r5, #0]
 8007598:	b103      	cbz	r3, 800759c <_fstat_r+0x1c>
 800759a:	6023      	str	r3, [r4, #0]
 800759c:	bd38      	pop	{r3, r4, r5, pc}
 800759e:	bf00      	nop
 80075a0:	2000041c 	.word	0x2000041c

080075a4 <_isatty_r>:
 80075a4:	b538      	push	{r3, r4, r5, lr}
 80075a6:	4d06      	ldr	r5, [pc, #24]	@ (80075c0 <_isatty_r+0x1c>)
 80075a8:	2300      	movs	r3, #0
 80075aa:	4604      	mov	r4, r0
 80075ac:	4608      	mov	r0, r1
 80075ae:	602b      	str	r3, [r5, #0]
 80075b0:	f7fa f99d 	bl	80018ee <_isatty>
 80075b4:	1c43      	adds	r3, r0, #1
 80075b6:	d102      	bne.n	80075be <_isatty_r+0x1a>
 80075b8:	682b      	ldr	r3, [r5, #0]
 80075ba:	b103      	cbz	r3, 80075be <_isatty_r+0x1a>
 80075bc:	6023      	str	r3, [r4, #0]
 80075be:	bd38      	pop	{r3, r4, r5, pc}
 80075c0:	2000041c 	.word	0x2000041c

080075c4 <_raise_r>:
 80075c4:	291f      	cmp	r1, #31
 80075c6:	b538      	push	{r3, r4, r5, lr}
 80075c8:	4605      	mov	r5, r0
 80075ca:	460c      	mov	r4, r1
 80075cc:	d904      	bls.n	80075d8 <_raise_r+0x14>
 80075ce:	2316      	movs	r3, #22
 80075d0:	6003      	str	r3, [r0, #0]
 80075d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80075d6:	bd38      	pop	{r3, r4, r5, pc}
 80075d8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80075da:	b112      	cbz	r2, 80075e2 <_raise_r+0x1e>
 80075dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80075e0:	b94b      	cbnz	r3, 80075f6 <_raise_r+0x32>
 80075e2:	4628      	mov	r0, r5
 80075e4:	f000 f830 	bl	8007648 <_getpid_r>
 80075e8:	4622      	mov	r2, r4
 80075ea:	4601      	mov	r1, r0
 80075ec:	4628      	mov	r0, r5
 80075ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075f2:	f000 b817 	b.w	8007624 <_kill_r>
 80075f6:	2b01      	cmp	r3, #1
 80075f8:	d00a      	beq.n	8007610 <_raise_r+0x4c>
 80075fa:	1c59      	adds	r1, r3, #1
 80075fc:	d103      	bne.n	8007606 <_raise_r+0x42>
 80075fe:	2316      	movs	r3, #22
 8007600:	6003      	str	r3, [r0, #0]
 8007602:	2001      	movs	r0, #1
 8007604:	e7e7      	b.n	80075d6 <_raise_r+0x12>
 8007606:	2100      	movs	r1, #0
 8007608:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800760c:	4620      	mov	r0, r4
 800760e:	4798      	blx	r3
 8007610:	2000      	movs	r0, #0
 8007612:	e7e0      	b.n	80075d6 <_raise_r+0x12>

08007614 <raise>:
 8007614:	4b02      	ldr	r3, [pc, #8]	@ (8007620 <raise+0xc>)
 8007616:	4601      	mov	r1, r0
 8007618:	6818      	ldr	r0, [r3, #0]
 800761a:	f7ff bfd3 	b.w	80075c4 <_raise_r>
 800761e:	bf00      	nop
 8007620:	20000018 	.word	0x20000018

08007624 <_kill_r>:
 8007624:	b538      	push	{r3, r4, r5, lr}
 8007626:	4d07      	ldr	r5, [pc, #28]	@ (8007644 <_kill_r+0x20>)
 8007628:	2300      	movs	r3, #0
 800762a:	4604      	mov	r4, r0
 800762c:	4608      	mov	r0, r1
 800762e:	4611      	mov	r1, r2
 8007630:	602b      	str	r3, [r5, #0]
 8007632:	f7fa f8ec 	bl	800180e <_kill>
 8007636:	1c43      	adds	r3, r0, #1
 8007638:	d102      	bne.n	8007640 <_kill_r+0x1c>
 800763a:	682b      	ldr	r3, [r5, #0]
 800763c:	b103      	cbz	r3, 8007640 <_kill_r+0x1c>
 800763e:	6023      	str	r3, [r4, #0]
 8007640:	bd38      	pop	{r3, r4, r5, pc}
 8007642:	bf00      	nop
 8007644:	2000041c 	.word	0x2000041c

08007648 <_getpid_r>:
 8007648:	f7fa b8d9 	b.w	80017fe <_getpid>
 800764c:	0000      	movs	r0, r0
	...

08007650 <log>:
 8007650:	b538      	push	{r3, r4, r5, lr}
 8007652:	ed2d 8b02 	vpush	{d8}
 8007656:	ec55 4b10 	vmov	r4, r5, d0
 800765a:	f000 f841 	bl	80076e0 <__ieee754_log>
 800765e:	4622      	mov	r2, r4
 8007660:	462b      	mov	r3, r5
 8007662:	4620      	mov	r0, r4
 8007664:	4629      	mov	r1, r5
 8007666:	eeb0 8a40 	vmov.f32	s16, s0
 800766a:	eef0 8a60 	vmov.f32	s17, s1
 800766e:	f7f9 fa7d 	bl	8000b6c <__aeabi_dcmpun>
 8007672:	b998      	cbnz	r0, 800769c <log+0x4c>
 8007674:	2200      	movs	r2, #0
 8007676:	2300      	movs	r3, #0
 8007678:	4620      	mov	r0, r4
 800767a:	4629      	mov	r1, r5
 800767c:	f7f9 fa6c 	bl	8000b58 <__aeabi_dcmpgt>
 8007680:	b960      	cbnz	r0, 800769c <log+0x4c>
 8007682:	2200      	movs	r2, #0
 8007684:	2300      	movs	r3, #0
 8007686:	4620      	mov	r0, r4
 8007688:	4629      	mov	r1, r5
 800768a:	f7f9 fa3d 	bl	8000b08 <__aeabi_dcmpeq>
 800768e:	b160      	cbz	r0, 80076aa <log+0x5a>
 8007690:	f7fd feda 	bl	8005448 <__errno>
 8007694:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 80076c0 <log+0x70>
 8007698:	2322      	movs	r3, #34	@ 0x22
 800769a:	6003      	str	r3, [r0, #0]
 800769c:	eeb0 0a48 	vmov.f32	s0, s16
 80076a0:	eef0 0a68 	vmov.f32	s1, s17
 80076a4:	ecbd 8b02 	vpop	{d8}
 80076a8:	bd38      	pop	{r3, r4, r5, pc}
 80076aa:	f7fd fecd 	bl	8005448 <__errno>
 80076ae:	ecbd 8b02 	vpop	{d8}
 80076b2:	2321      	movs	r3, #33	@ 0x21
 80076b4:	6003      	str	r3, [r0, #0]
 80076b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076ba:	4803      	ldr	r0, [pc, #12]	@ (80076c8 <log+0x78>)
 80076bc:	f000 b808 	b.w	80076d0 <nan>
 80076c0:	00000000 	.word	0x00000000
 80076c4:	fff00000 	.word	0xfff00000
 80076c8:	08007e0e 	.word	0x08007e0e
 80076cc:	00000000 	.word	0x00000000

080076d0 <nan>:
 80076d0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80076d8 <nan+0x8>
 80076d4:	4770      	bx	lr
 80076d6:	bf00      	nop
 80076d8:	00000000 	.word	0x00000000
 80076dc:	7ff80000 	.word	0x7ff80000

080076e0 <__ieee754_log>:
 80076e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076e4:	ec51 0b10 	vmov	r0, r1, d0
 80076e8:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80076ec:	b087      	sub	sp, #28
 80076ee:	460d      	mov	r5, r1
 80076f0:	da26      	bge.n	8007740 <__ieee754_log+0x60>
 80076f2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80076f6:	4303      	orrs	r3, r0
 80076f8:	4602      	mov	r2, r0
 80076fa:	d10a      	bne.n	8007712 <__ieee754_log+0x32>
 80076fc:	49ce      	ldr	r1, [pc, #824]	@ (8007a38 <__ieee754_log+0x358>)
 80076fe:	2200      	movs	r2, #0
 8007700:	2300      	movs	r3, #0
 8007702:	2000      	movs	r0, #0
 8007704:	f7f9 f8c2 	bl	800088c <__aeabi_ddiv>
 8007708:	ec41 0b10 	vmov	d0, r0, r1
 800770c:	b007      	add	sp, #28
 800770e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007712:	2900      	cmp	r1, #0
 8007714:	da05      	bge.n	8007722 <__ieee754_log+0x42>
 8007716:	460b      	mov	r3, r1
 8007718:	f7f8 fdd6 	bl	80002c8 <__aeabi_dsub>
 800771c:	2200      	movs	r2, #0
 800771e:	2300      	movs	r3, #0
 8007720:	e7f0      	b.n	8007704 <__ieee754_log+0x24>
 8007722:	4bc6      	ldr	r3, [pc, #792]	@ (8007a3c <__ieee754_log+0x35c>)
 8007724:	2200      	movs	r2, #0
 8007726:	f7f8 ff87 	bl	8000638 <__aeabi_dmul>
 800772a:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 800772e:	460d      	mov	r5, r1
 8007730:	4ac3      	ldr	r2, [pc, #780]	@ (8007a40 <__ieee754_log+0x360>)
 8007732:	4295      	cmp	r5, r2
 8007734:	dd06      	ble.n	8007744 <__ieee754_log+0x64>
 8007736:	4602      	mov	r2, r0
 8007738:	460b      	mov	r3, r1
 800773a:	f7f8 fdc7 	bl	80002cc <__adddf3>
 800773e:	e7e3      	b.n	8007708 <__ieee754_log+0x28>
 8007740:	2300      	movs	r3, #0
 8007742:	e7f5      	b.n	8007730 <__ieee754_log+0x50>
 8007744:	152c      	asrs	r4, r5, #20
 8007746:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800774a:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800774e:	441c      	add	r4, r3
 8007750:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 8007754:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 8007758:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800775c:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 8007760:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 8007764:	ea42 0105 	orr.w	r1, r2, r5
 8007768:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800776c:	2200      	movs	r2, #0
 800776e:	4bb5      	ldr	r3, [pc, #724]	@ (8007a44 <__ieee754_log+0x364>)
 8007770:	f7f8 fdaa 	bl	80002c8 <__aeabi_dsub>
 8007774:	1cab      	adds	r3, r5, #2
 8007776:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800777a:	2b02      	cmp	r3, #2
 800777c:	4682      	mov	sl, r0
 800777e:	468b      	mov	fp, r1
 8007780:	f04f 0200 	mov.w	r2, #0
 8007784:	dc53      	bgt.n	800782e <__ieee754_log+0x14e>
 8007786:	2300      	movs	r3, #0
 8007788:	f7f9 f9be 	bl	8000b08 <__aeabi_dcmpeq>
 800778c:	b1d0      	cbz	r0, 80077c4 <__ieee754_log+0xe4>
 800778e:	2c00      	cmp	r4, #0
 8007790:	f000 8120 	beq.w	80079d4 <__ieee754_log+0x2f4>
 8007794:	4620      	mov	r0, r4
 8007796:	f7f8 fee5 	bl	8000564 <__aeabi_i2d>
 800779a:	a391      	add	r3, pc, #580	@ (adr r3, 80079e0 <__ieee754_log+0x300>)
 800779c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a0:	4606      	mov	r6, r0
 80077a2:	460f      	mov	r7, r1
 80077a4:	f7f8 ff48 	bl	8000638 <__aeabi_dmul>
 80077a8:	a38f      	add	r3, pc, #572	@ (adr r3, 80079e8 <__ieee754_log+0x308>)
 80077aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ae:	4604      	mov	r4, r0
 80077b0:	460d      	mov	r5, r1
 80077b2:	4630      	mov	r0, r6
 80077b4:	4639      	mov	r1, r7
 80077b6:	f7f8 ff3f 	bl	8000638 <__aeabi_dmul>
 80077ba:	4602      	mov	r2, r0
 80077bc:	460b      	mov	r3, r1
 80077be:	4620      	mov	r0, r4
 80077c0:	4629      	mov	r1, r5
 80077c2:	e7ba      	b.n	800773a <__ieee754_log+0x5a>
 80077c4:	a38a      	add	r3, pc, #552	@ (adr r3, 80079f0 <__ieee754_log+0x310>)
 80077c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ca:	4650      	mov	r0, sl
 80077cc:	4659      	mov	r1, fp
 80077ce:	f7f8 ff33 	bl	8000638 <__aeabi_dmul>
 80077d2:	4602      	mov	r2, r0
 80077d4:	460b      	mov	r3, r1
 80077d6:	2000      	movs	r0, #0
 80077d8:	499b      	ldr	r1, [pc, #620]	@ (8007a48 <__ieee754_log+0x368>)
 80077da:	f7f8 fd75 	bl	80002c8 <__aeabi_dsub>
 80077de:	4652      	mov	r2, sl
 80077e0:	4606      	mov	r6, r0
 80077e2:	460f      	mov	r7, r1
 80077e4:	465b      	mov	r3, fp
 80077e6:	4650      	mov	r0, sl
 80077e8:	4659      	mov	r1, fp
 80077ea:	f7f8 ff25 	bl	8000638 <__aeabi_dmul>
 80077ee:	4602      	mov	r2, r0
 80077f0:	460b      	mov	r3, r1
 80077f2:	4630      	mov	r0, r6
 80077f4:	4639      	mov	r1, r7
 80077f6:	f7f8 ff1f 	bl	8000638 <__aeabi_dmul>
 80077fa:	4606      	mov	r6, r0
 80077fc:	460f      	mov	r7, r1
 80077fe:	b914      	cbnz	r4, 8007806 <__ieee754_log+0x126>
 8007800:	4632      	mov	r2, r6
 8007802:	463b      	mov	r3, r7
 8007804:	e0a0      	b.n	8007948 <__ieee754_log+0x268>
 8007806:	4620      	mov	r0, r4
 8007808:	f7f8 feac 	bl	8000564 <__aeabi_i2d>
 800780c:	a374      	add	r3, pc, #464	@ (adr r3, 80079e0 <__ieee754_log+0x300>)
 800780e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007812:	4680      	mov	r8, r0
 8007814:	4689      	mov	r9, r1
 8007816:	f7f8 ff0f 	bl	8000638 <__aeabi_dmul>
 800781a:	a373      	add	r3, pc, #460	@ (adr r3, 80079e8 <__ieee754_log+0x308>)
 800781c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007820:	4604      	mov	r4, r0
 8007822:	460d      	mov	r5, r1
 8007824:	4640      	mov	r0, r8
 8007826:	4649      	mov	r1, r9
 8007828:	f7f8 ff06 	bl	8000638 <__aeabi_dmul>
 800782c:	e0a5      	b.n	800797a <__ieee754_log+0x29a>
 800782e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007832:	f7f8 fd4b 	bl	80002cc <__adddf3>
 8007836:	4602      	mov	r2, r0
 8007838:	460b      	mov	r3, r1
 800783a:	4650      	mov	r0, sl
 800783c:	4659      	mov	r1, fp
 800783e:	f7f9 f825 	bl	800088c <__aeabi_ddiv>
 8007842:	e9cd 0100 	strd	r0, r1, [sp]
 8007846:	4620      	mov	r0, r4
 8007848:	f7f8 fe8c 	bl	8000564 <__aeabi_i2d>
 800784c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007850:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007854:	4610      	mov	r0, r2
 8007856:	4619      	mov	r1, r3
 8007858:	f7f8 feee 	bl	8000638 <__aeabi_dmul>
 800785c:	4602      	mov	r2, r0
 800785e:	460b      	mov	r3, r1
 8007860:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007864:	f7f8 fee8 	bl	8000638 <__aeabi_dmul>
 8007868:	a363      	add	r3, pc, #396	@ (adr r3, 80079f8 <__ieee754_log+0x318>)
 800786a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800786e:	4680      	mov	r8, r0
 8007870:	4689      	mov	r9, r1
 8007872:	f7f8 fee1 	bl	8000638 <__aeabi_dmul>
 8007876:	a362      	add	r3, pc, #392	@ (adr r3, 8007a00 <__ieee754_log+0x320>)
 8007878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800787c:	f7f8 fd26 	bl	80002cc <__adddf3>
 8007880:	4642      	mov	r2, r8
 8007882:	464b      	mov	r3, r9
 8007884:	f7f8 fed8 	bl	8000638 <__aeabi_dmul>
 8007888:	a35f      	add	r3, pc, #380	@ (adr r3, 8007a08 <__ieee754_log+0x328>)
 800788a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800788e:	f7f8 fd1d 	bl	80002cc <__adddf3>
 8007892:	4642      	mov	r2, r8
 8007894:	464b      	mov	r3, r9
 8007896:	f7f8 fecf 	bl	8000638 <__aeabi_dmul>
 800789a:	a35d      	add	r3, pc, #372	@ (adr r3, 8007a10 <__ieee754_log+0x330>)
 800789c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078a0:	f7f8 fd14 	bl	80002cc <__adddf3>
 80078a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078a8:	f7f8 fec6 	bl	8000638 <__aeabi_dmul>
 80078ac:	a35a      	add	r3, pc, #360	@ (adr r3, 8007a18 <__ieee754_log+0x338>)
 80078ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80078b6:	4640      	mov	r0, r8
 80078b8:	4649      	mov	r1, r9
 80078ba:	f7f8 febd 	bl	8000638 <__aeabi_dmul>
 80078be:	a358      	add	r3, pc, #352	@ (adr r3, 8007a20 <__ieee754_log+0x340>)
 80078c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078c4:	f7f8 fd02 	bl	80002cc <__adddf3>
 80078c8:	4642      	mov	r2, r8
 80078ca:	464b      	mov	r3, r9
 80078cc:	f7f8 feb4 	bl	8000638 <__aeabi_dmul>
 80078d0:	a355      	add	r3, pc, #340	@ (adr r3, 8007a28 <__ieee754_log+0x348>)
 80078d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d6:	f7f8 fcf9 	bl	80002cc <__adddf3>
 80078da:	4642      	mov	r2, r8
 80078dc:	464b      	mov	r3, r9
 80078de:	f7f8 feab 	bl	8000638 <__aeabi_dmul>
 80078e2:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 80078e6:	4602      	mov	r2, r0
 80078e8:	460b      	mov	r3, r1
 80078ea:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 80078ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078f2:	f7f8 fceb 	bl	80002cc <__adddf3>
 80078f6:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 80078fa:	3551      	adds	r5, #81	@ 0x51
 80078fc:	4335      	orrs	r5, r6
 80078fe:	2d00      	cmp	r5, #0
 8007900:	4680      	mov	r8, r0
 8007902:	4689      	mov	r9, r1
 8007904:	dd48      	ble.n	8007998 <__ieee754_log+0x2b8>
 8007906:	4b50      	ldr	r3, [pc, #320]	@ (8007a48 <__ieee754_log+0x368>)
 8007908:	2200      	movs	r2, #0
 800790a:	4650      	mov	r0, sl
 800790c:	4659      	mov	r1, fp
 800790e:	f7f8 fe93 	bl	8000638 <__aeabi_dmul>
 8007912:	4652      	mov	r2, sl
 8007914:	465b      	mov	r3, fp
 8007916:	f7f8 fe8f 	bl	8000638 <__aeabi_dmul>
 800791a:	4602      	mov	r2, r0
 800791c:	460b      	mov	r3, r1
 800791e:	4606      	mov	r6, r0
 8007920:	460f      	mov	r7, r1
 8007922:	4640      	mov	r0, r8
 8007924:	4649      	mov	r1, r9
 8007926:	f7f8 fcd1 	bl	80002cc <__adddf3>
 800792a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800792e:	f7f8 fe83 	bl	8000638 <__aeabi_dmul>
 8007932:	4680      	mov	r8, r0
 8007934:	4689      	mov	r9, r1
 8007936:	b964      	cbnz	r4, 8007952 <__ieee754_log+0x272>
 8007938:	4602      	mov	r2, r0
 800793a:	460b      	mov	r3, r1
 800793c:	4630      	mov	r0, r6
 800793e:	4639      	mov	r1, r7
 8007940:	f7f8 fcc2 	bl	80002c8 <__aeabi_dsub>
 8007944:	4602      	mov	r2, r0
 8007946:	460b      	mov	r3, r1
 8007948:	4650      	mov	r0, sl
 800794a:	4659      	mov	r1, fp
 800794c:	f7f8 fcbc 	bl	80002c8 <__aeabi_dsub>
 8007950:	e6da      	b.n	8007708 <__ieee754_log+0x28>
 8007952:	a323      	add	r3, pc, #140	@ (adr r3, 80079e0 <__ieee754_log+0x300>)
 8007954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007958:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800795c:	f7f8 fe6c 	bl	8000638 <__aeabi_dmul>
 8007960:	a321      	add	r3, pc, #132	@ (adr r3, 80079e8 <__ieee754_log+0x308>)
 8007962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007966:	4604      	mov	r4, r0
 8007968:	460d      	mov	r5, r1
 800796a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800796e:	f7f8 fe63 	bl	8000638 <__aeabi_dmul>
 8007972:	4642      	mov	r2, r8
 8007974:	464b      	mov	r3, r9
 8007976:	f7f8 fca9 	bl	80002cc <__adddf3>
 800797a:	4602      	mov	r2, r0
 800797c:	460b      	mov	r3, r1
 800797e:	4630      	mov	r0, r6
 8007980:	4639      	mov	r1, r7
 8007982:	f7f8 fca1 	bl	80002c8 <__aeabi_dsub>
 8007986:	4652      	mov	r2, sl
 8007988:	465b      	mov	r3, fp
 800798a:	f7f8 fc9d 	bl	80002c8 <__aeabi_dsub>
 800798e:	4602      	mov	r2, r0
 8007990:	460b      	mov	r3, r1
 8007992:	4620      	mov	r0, r4
 8007994:	4629      	mov	r1, r5
 8007996:	e7d9      	b.n	800794c <__ieee754_log+0x26c>
 8007998:	4602      	mov	r2, r0
 800799a:	460b      	mov	r3, r1
 800799c:	4650      	mov	r0, sl
 800799e:	4659      	mov	r1, fp
 80079a0:	f7f8 fc92 	bl	80002c8 <__aeabi_dsub>
 80079a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079a8:	f7f8 fe46 	bl	8000638 <__aeabi_dmul>
 80079ac:	4606      	mov	r6, r0
 80079ae:	460f      	mov	r7, r1
 80079b0:	2c00      	cmp	r4, #0
 80079b2:	f43f af25 	beq.w	8007800 <__ieee754_log+0x120>
 80079b6:	a30a      	add	r3, pc, #40	@ (adr r3, 80079e0 <__ieee754_log+0x300>)
 80079b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079c0:	f7f8 fe3a 	bl	8000638 <__aeabi_dmul>
 80079c4:	a308      	add	r3, pc, #32	@ (adr r3, 80079e8 <__ieee754_log+0x308>)
 80079c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ca:	4604      	mov	r4, r0
 80079cc:	460d      	mov	r5, r1
 80079ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079d2:	e729      	b.n	8007828 <__ieee754_log+0x148>
 80079d4:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8007a30 <__ieee754_log+0x350>
 80079d8:	e698      	b.n	800770c <__ieee754_log+0x2c>
 80079da:	bf00      	nop
 80079dc:	f3af 8000 	nop.w
 80079e0:	fee00000 	.word	0xfee00000
 80079e4:	3fe62e42 	.word	0x3fe62e42
 80079e8:	35793c76 	.word	0x35793c76
 80079ec:	3dea39ef 	.word	0x3dea39ef
 80079f0:	55555555 	.word	0x55555555
 80079f4:	3fd55555 	.word	0x3fd55555
 80079f8:	df3e5244 	.word	0xdf3e5244
 80079fc:	3fc2f112 	.word	0x3fc2f112
 8007a00:	96cb03de 	.word	0x96cb03de
 8007a04:	3fc74664 	.word	0x3fc74664
 8007a08:	94229359 	.word	0x94229359
 8007a0c:	3fd24924 	.word	0x3fd24924
 8007a10:	55555593 	.word	0x55555593
 8007a14:	3fe55555 	.word	0x3fe55555
 8007a18:	d078c69f 	.word	0xd078c69f
 8007a1c:	3fc39a09 	.word	0x3fc39a09
 8007a20:	1d8e78af 	.word	0x1d8e78af
 8007a24:	3fcc71c5 	.word	0x3fcc71c5
 8007a28:	9997fa04 	.word	0x9997fa04
 8007a2c:	3fd99999 	.word	0x3fd99999
	...
 8007a38:	c3500000 	.word	0xc3500000
 8007a3c:	43500000 	.word	0x43500000
 8007a40:	7fefffff 	.word	0x7fefffff
 8007a44:	3ff00000 	.word	0x3ff00000
 8007a48:	3fe00000 	.word	0x3fe00000

08007a4c <_init>:
 8007a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a4e:	bf00      	nop
 8007a50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a52:	bc08      	pop	{r3}
 8007a54:	469e      	mov	lr, r3
 8007a56:	4770      	bx	lr

08007a58 <_fini>:
 8007a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a5a:	bf00      	nop
 8007a5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a5e:	bc08      	pop	{r3}
 8007a60:	469e      	mov	lr, r3
 8007a62:	4770      	bx	lr
