library ieee;
use ieee.std_logic_1164.all;
entity ram0 is
generic(bits: INTEGER :=16;
			words : INTEGER :=16);
port(wr_ena,clk : IN STD_LOGIC;
		addr: IN INTEGER RANGE 0 to words-1;
		data_in: IN STD_LOGIC_VECTOR(bits-1 DOWNTO 0);
		data_out: OUT STD_LOGIC_VECTOR(bits-1 DOWNTO 0));
end ram0;

architecture arch_ram of ram0 is
TYPE vector_array is array ( 0 to words-1) OF STD_LOGIC_VECTOR(bits-1 downto 0);
SIGNAL memory:vector_array;
BEGIN
process(clk,wr_ena)
begin
if(rising_edge(clk)) THEN
	if(wr_ena='1') then
		memory(addr) <= data_in;
	end if;
end if;
end process;
data_out <= memory(addr);
end arch_ram;
