;redcode
;assert 1
	SPL 0, #-502
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB @6, @52
	SUB @121, 101
	SLT -1, <-20
	SUB @127, <106
	SUB -0, 0
	SUB @127, 100
	SUB @127, 100
	CMP #2, @220
	SUB @127, 100
	SUB @127, <106
	SLT 121, 10
	JMP <12, #200
	SLT 270, 61
	SLT 270, 1
	SUB #12, @200
	SLT 12, @10
	ADD 270, 2
	SPL -7, @-420
	SUB -0, 0
	SUB 0, @42
	SUB @127, 806
	SUB 12, @10
	MOV #-90, 119
	SUB @6, @52
	SLT 12, @10
	SUB @127, <106
	CMP -1, <-20
	SUB @127, <106
	ADD 270, 1
	CMP -1, <-20
	SUB @127, 106
	MOV -57, <-20
	MOV -57, <-20
	SUB @127, 100
	ADD 270, 60
	MOV -57, <-20
	SLT 270, 1
	SLT 270, 1
	CMP -7, <-420
	DJN -1, @-20
	MOV -1, <-20
	SLT #900, 199
	ADD 270, 1
	SPL 0, #-502
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
