{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652682453393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652682453403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 15:27:33 2022 " "Processing started: Mon May 16 15:27:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652682453403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652682453403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kadai4 -c kadai4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off kadai4 -c kadai4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652682453403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652682454018 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652682454018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hw2019/verilog-src/public/syncro.v 1 1 " "Found 1 design units, including 1 entities, in source file /hw2019/verilog-src/public/syncro.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncro " "Found entity 1: syncro" {  } { { "../../hw2019/verilog-src/public/syncro.v" "" { Text "Z:/hw2019/verilog-src/public/syncro.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652682467062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652682467062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hw2019/verilog-src/templates/decode_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /hw2019/verilog-src/templates/decode_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7seg " "Found entity 1: decode_7seg" {  } { { "../../hw2019/verilog-src/templates/decode_7seg.v" "" { Text "Z:/hw2019/verilog-src/templates/decode_7seg.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652682467093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652682467093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hw2019/verilog-src/templates/keyenc.v 1 1 " "Found 1 design units, including 1 entities, in source file /hw2019/verilog-src/templates/keyenc.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyenc " "Found entity 1: keyenc" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "Z:/hw2019/verilog-src/templates/keyenc.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652682467109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652682467109 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keybuf.v(28) " "Verilog HDL information at keybuf.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "../../hw2019/verilog-src/templates/keybuf.v" "" { Text "Z:/hw2019/verilog-src/templates/keybuf.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1652682467124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hw2019/verilog-src/templates/keybuf.v 1 1 " "Found 1 design units, including 1 entities, in source file /hw2019/verilog-src/templates/keybuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 keybuf " "Found entity 1: keybuf" {  } { { "../../hw2019/verilog-src/templates/keybuf.v" "" { Text "Z:/hw2019/verilog-src/templates/keybuf.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652682467124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652682467124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hw2019/verilog-src/public/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /hw2019/verilog-src/public/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "../../hw2019/verilog-src/public/led_driver.v" "" { Text "Z:/hw2019/verilog-src/public/led_driver.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652682467156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652682467156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hw2019/verilog-src/public/kadai4.v 1 1 " "Found 1 design units, including 1 entities, in source file /hw2019/verilog-src/public/kadai4.v" { { "Info" "ISGN_ENTITY_NAME" "1 kadai4 " "Found entity 1: kadai4" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652682467171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652682467171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kadai4 " "Elaborating entity \"kadai4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652682467249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_driver led_driver:led_driver_inst " "Elaborating entity \"led_driver\" for hierarchy \"led_driver:led_driver_inst\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "led_driver_inst" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652682467265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncro syncro:syncro_a0 " "Elaborating entity \"syncro\" for hierarchy \"syncro:syncro_a0\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "syncro_a0" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652682467281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyenc keyenc:keyenc_inst " "Elaborating entity \"keyenc\" for hierarchy \"keyenc:keyenc_inst\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "keyenc_inst" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652682467390 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(33) " "Verilog HDL Casex/Casez warning at keyenc.v(33): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "Z:/hw2019/verilog-src/templates/keyenc.v" 33 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1652682467390 "|kadai4|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(34) " "Verilog HDL Casex/Casez warning at keyenc.v(34): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "Z:/hw2019/verilog-src/templates/keyenc.v" 34 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1652682467390 "|kadai4|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(35) " "Verilog HDL Casex/Casez warning at keyenc.v(35): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "Z:/hw2019/verilog-src/templates/keyenc.v" 35 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1652682467390 "|kadai4|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(36) " "Verilog HDL Casex/Casez warning at keyenc.v(36): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "Z:/hw2019/verilog-src/templates/keyenc.v" 36 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1652682467390 "|kadai4|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(37) " "Verilog HDL Casex/Casez warning at keyenc.v(37): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "Z:/hw2019/verilog-src/templates/keyenc.v" 37 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1652682467390 "|kadai4|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(38) " "Verilog HDL Casex/Casez warning at keyenc.v(38): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "Z:/hw2019/verilog-src/templates/keyenc.v" 38 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1652682467390 "|kadai4|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(39) " "Verilog HDL Casex/Casez warning at keyenc.v(39): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "Z:/hw2019/verilog-src/templates/keyenc.v" 39 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1652682467390 "|kadai4|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(40) " "Verilog HDL Casex/Casez warning at keyenc.v(40): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "Z:/hw2019/verilog-src/templates/keyenc.v" 40 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1652682467390 "|kadai4|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(41) " "Verilog HDL Casex/Casez warning at keyenc.v(41): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "Z:/hw2019/verilog-src/templates/keyenc.v" 41 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1652682467390 "|kadai4|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(42) " "Verilog HDL Casex/Casez warning at keyenc.v(42): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "Z:/hw2019/verilog-src/templates/keyenc.v" 42 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1652682467390 "|kadai4|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(43) " "Verilog HDL Casex/Casez warning at keyenc.v(43): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "Z:/hw2019/verilog-src/templates/keyenc.v" 43 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1652682467390 "|kadai4|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(44) " "Verilog HDL Casex/Casez warning at keyenc.v(44): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "Z:/hw2019/verilog-src/templates/keyenc.v" 44 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1652682467390 "|kadai4|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(45) " "Verilog HDL Casex/Casez warning at keyenc.v(45): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "Z:/hw2019/verilog-src/templates/keyenc.v" 45 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1652682467390 "|kadai4|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(46) " "Verilog HDL Casex/Casez warning at keyenc.v(46): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "Z:/hw2019/verilog-src/templates/keyenc.v" 46 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1652682467390 "|kadai4|keyenc:keyenc_inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(47) " "Verilog HDL Casex/Casez warning at keyenc.v(47): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "Z:/hw2019/verilog-src/templates/keyenc.v" 47 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1652682467390 "|kadai4|keyenc:keyenc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keybuf keybuf:keybuf_inst " "Elaborating entity \"keybuf\" for hierarchy \"keybuf:keybuf_inst\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "keybuf_inst" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652682467437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7seg decode_7seg:decode_7seg_inst0 " "Elaborating entity \"decode_7seg\" for hierarchy \"decode_7seg:decode_7seg_inst0\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "decode_7seg_inst0" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652682467453 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../hw2019/verilog-src/public/led_driver.v" "" { Text "Z:/hw2019/verilog-src/public/led_driver.v" 200 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1652682468140 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1652682468140 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[0\] GND " "Pin \"seg_x\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_x[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_y\[0\] GND " "Pin \"seg_y\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_y[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[0\] GND " "Pin \"led_out\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|led_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[1\] GND " "Pin \"led_out\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|led_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[2\] GND " "Pin \"led_out\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|led_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[3\] GND " "Pin \"led_out\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|led_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[4\] GND " "Pin \"led_out\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|led_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[5\] GND " "Pin \"led_out\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|led_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[6\] GND " "Pin \"led_out\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|led_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[7\] GND " "Pin \"led_out\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|led_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[0\] GND " "Pin \"seg_a\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_a[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[1\] GND " "Pin \"seg_a\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_a[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[2\] GND " "Pin \"seg_a\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_a[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[3\] GND " "Pin \"seg_a\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_a[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[4\] GND " "Pin \"seg_a\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_a[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[5\] GND " "Pin \"seg_a\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_a[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[6\] GND " "Pin \"seg_a\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_a[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[7\] GND " "Pin \"seg_a\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_a[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[0\] GND " "Pin \"seg_b\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[1\] GND " "Pin \"seg_b\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[2\] GND " "Pin \"seg_b\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[3\] GND " "Pin \"seg_b\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[4\] GND " "Pin \"seg_b\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[5\] GND " "Pin \"seg_b\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[6\] GND " "Pin \"seg_b\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[7\] GND " "Pin \"seg_b\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[0\] GND " "Pin \"seg_c\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_c[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[1\] GND " "Pin \"seg_c\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_c[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[2\] GND " "Pin \"seg_c\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_c[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[3\] GND " "Pin \"seg_c\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_c[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[4\] GND " "Pin \"seg_c\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_c[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[5\] GND " "Pin \"seg_c\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_c[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[6\] GND " "Pin \"seg_c\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_c[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[7\] GND " "Pin \"seg_c\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_c[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[0\] GND " "Pin \"seg_d\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_d[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[1\] GND " "Pin \"seg_d\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_d[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[2\] GND " "Pin \"seg_d\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_d[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[3\] GND " "Pin \"seg_d\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_d[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[4\] GND " "Pin \"seg_d\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_d[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[5\] GND " "Pin \"seg_d\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_d[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[6\] GND " "Pin \"seg_d\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_d[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[7\] GND " "Pin \"seg_d\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_d[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[0\] GND " "Pin \"seg_e\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_e[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[1\] GND " "Pin \"seg_e\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_e[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[2\] GND " "Pin \"seg_e\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_e[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[3\] GND " "Pin \"seg_e\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_e[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[4\] GND " "Pin \"seg_e\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_e[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[5\] GND " "Pin \"seg_e\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_e[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[6\] GND " "Pin \"seg_e\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_e[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[7\] GND " "Pin \"seg_e\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_e[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[0\] GND " "Pin \"seg_f\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_f[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[1\] GND " "Pin \"seg_f\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_f[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[2\] GND " "Pin \"seg_f\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_f[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[3\] GND " "Pin \"seg_f\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_f[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[4\] GND " "Pin \"seg_f\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_f[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[5\] GND " "Pin \"seg_f\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_f[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[6\] GND " "Pin \"seg_f\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_f[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[7\] GND " "Pin \"seg_f\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_f[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[0\] GND " "Pin \"seg_g\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[1\] GND " "Pin \"seg_g\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[2\] GND " "Pin \"seg_g\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[3\] GND " "Pin \"seg_g\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[4\] GND " "Pin \"seg_g\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[5\] GND " "Pin \"seg_g\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[6\] GND " "Pin \"seg_g\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[7\] GND " "Pin \"seg_g\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[0\] GND " "Pin \"seg_h\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_h[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[1\] GND " "Pin \"seg_h\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_h[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[2\] GND " "Pin \"seg_h\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_h[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[3\] GND " "Pin \"seg_h\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_h[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[4\] GND " "Pin \"seg_h\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_h[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[5\] GND " "Pin \"seg_h\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_h[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[6\] GND " "Pin \"seg_h\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_h[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[7\] GND " "Pin \"seg_h\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652682468187 "|kadai4|seg_h[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652682468187 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652682468296 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/schoolpc/Hardware4/output_files/kadai4.map.smsg " "Generated suppressed messages file Z:/schoolpc/Hardware4/output_files/kadai4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652682468796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652682469077 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652682469077 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_b4 " "No output dependent on input pin \"psw_b4\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|psw_b4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_c4 " "No output dependent on input pin \"psw_c4\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|psw_c4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_d4 " "No output dependent on input pin \"psw_d4\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|psw_d4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_a\[0\] " "No output dependent on input pin \"hex_a\[0\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|hex_a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_a\[1\] " "No output dependent on input pin \"hex_a\[1\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|hex_a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_a\[2\] " "No output dependent on input pin \"hex_a\[2\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|hex_a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_a\[3\] " "No output dependent on input pin \"hex_a\[3\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|hex_a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_b\[0\] " "No output dependent on input pin \"hex_b\[0\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|hex_b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_b\[1\] " "No output dependent on input pin \"hex_b\[1\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|hex_b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_b\[2\] " "No output dependent on input pin \"hex_b\[2\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|hex_b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_b\[3\] " "No output dependent on input pin \"hex_b\[3\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|hex_b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[0\] " "No output dependent on input pin \"dip_a\[0\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|dip_a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[1\] " "No output dependent on input pin \"dip_a\[1\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|dip_a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[2\] " "No output dependent on input pin \"dip_a\[2\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|dip_a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[3\] " "No output dependent on input pin \"dip_a\[3\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|dip_a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[4\] " "No output dependent on input pin \"dip_a\[4\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|dip_a[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[5\] " "No output dependent on input pin \"dip_a\[5\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|dip_a[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[6\] " "No output dependent on input pin \"dip_a\[6\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|dip_a[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[7\] " "No output dependent on input pin \"dip_a\[7\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|dip_a[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[0\] " "No output dependent on input pin \"dip_b\[0\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|dip_b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[1\] " "No output dependent on input pin \"dip_b\[1\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|dip_b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[2\] " "No output dependent on input pin \"dip_b\[2\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|dip_b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[3\] " "No output dependent on input pin \"dip_b\[3\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|dip_b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[4\] " "No output dependent on input pin \"dip_b\[4\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|dip_b[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[5\] " "No output dependent on input pin \"dip_b\[5\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|dip_b[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[6\] " "No output dependent on input pin \"dip_b\[6\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|dip_b[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[7\] " "No output dependent on input pin \"dip_b\[7\]\"" {  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652682469312 "|kadai4|dip_b[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652682469312 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "405 " "Implemented 405 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652682469312 ""} { "Info" "ICUT_CUT_TM_OPINS" "105 " "Implemented 105 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652682469312 ""} { "Info" "ICUT_CUT_TM_LCELLS" "253 " "Implemented 253 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652682469312 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652682469312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652682469390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 15:27:49 2022 " "Processing ended: Mon May 16 15:27:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652682469390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652682469390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652682469390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652682469390 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652682471092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652682471092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 15:27:50 2022 " "Processing started: Mon May 16 15:27:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652682471092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652682471092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off kadai4 -c kadai4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off kadai4 -c kadai4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652682471092 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652682471358 ""}
{ "Info" "0" "" "Project  = kadai4" {  } {  } 0 0 "Project  = kadai4" 0 0 "Fitter" 0 0 1652682471358 ""}
{ "Info" "0" "" "Revision = kadai4" {  } {  } 0 0 "Revision = kadai4" 0 0 "Fitter" 0 0 1652682471358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652682471498 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652682471498 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "kadai4 EP4CE30F23I7 " "Selected device EP4CE30F23I7 for design \"kadai4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652682471514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652682471577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652682471577 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652682471811 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652682471826 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652682471983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652682471983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652682471983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652682471983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652682471983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652682471983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652682471983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652682471983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652682471983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652682471983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652682471983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652682471983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652682471983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652682471983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652682471983 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652682471983 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "Z:/schoolpc/Hardware4/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652682471998 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "Z:/schoolpc/Hardware4/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652682471998 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "Z:/schoolpc/Hardware4/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652682471998 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "Z:/schoolpc/Hardware4/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652682471998 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "Z:/schoolpc/Hardware4/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652682471998 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1652682471998 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652682471998 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "kadai4.sdc " "Synopsys Design Constraints File file not found: 'kadai4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652682472795 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1652682472795 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1652682472795 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1652682472795 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1652682472795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN B12 (CLK9, DIFFCLK_5p)) " "Automatically promoted node clock~input (placed in PIN B12 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652682472826 ""}  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "Z:/schoolpc/Hardware4/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652682472826 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clock~input (placed in PIN A12 (CLK8, DIFFCLK_5n)) " "Automatically promoted node sys_clock~input (placed in PIN A12 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652682472826 ""}  } { { "../../hw2019/verilog-src/public/kadai4.v" "" { Text "Z:/hw2019/verilog-src/public/kadai4.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "Z:/schoolpc/Hardware4/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652682472826 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652682473295 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652682473295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652682473295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652682473295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652682473295 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652682473295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652682473295 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652682473295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652682473311 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652682473311 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652682473311 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652682473451 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1652682473467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652682474701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652682474810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652682474841 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652682476497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652682476497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652682476857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X56_Y33 X67_Y43 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X56_Y33 to location X67_Y43" {  } { { "loc" "" { Generic "Z:/schoolpc/Hardware4/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X56_Y33 to location X67_Y43"} { { 12 { 0 ""} 56 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652682477981 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652682477981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652682478809 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652682478809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652682478809 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652682479028 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652682479028 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652682479262 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652682479262 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652682479637 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652682480090 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/schoolpc/Hardware4/output_files/kadai4.fit.smsg " "Generated suppressed messages file Z:/schoolpc/Hardware4/output_files/kadai4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652682480590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5612 " "Peak virtual memory: 5612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652682481590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 15:28:01 2022 " "Processing ended: Mon May 16 15:28:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652682481590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652682481590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652682481590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652682481590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652682483574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652682483574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 15:28:03 2022 " "Processing started: Mon May 16 15:28:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652682483574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652682483574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off kadai4 -c kadai4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off kadai4 -c kadai4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652682483574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1652682484089 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1652682485105 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652682485151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652682485604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 15:28:05 2022 " "Processing ended: Mon May 16 15:28:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652682485604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652682485604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652682485604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652682485604 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652682486323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652682487135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652682487151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 15:28:06 2022 " "Processing started: Mon May 16 15:28:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652682487151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652682487151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta kadai4 -c kadai4 " "Command: quartus_sta kadai4 -c kadai4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652682487151 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652682487432 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652682487682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652682487682 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652682487729 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652682487729 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "kadai4.sdc " "Synopsys Design Constraints File file not found: 'kadai4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1652682488088 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652682488088 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clock sys_clock " "create_clock -period 1.000 -name sys_clock sys_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652682488088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652682488088 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652682488088 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1652682488088 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652682488104 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652682488104 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1652682488151 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652682488182 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652682488182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.439 " "Worst-case setup slack is -3.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.439            -115.049 clock  " "   -3.439            -115.049 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.713             -52.176 sys_clock  " "   -2.713             -52.176 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652682488198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.419 " "Worst-case hold slack is 0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 sys_clock  " "    0.419               0.000 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 clock  " "    0.447               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652682488213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652682488229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652682488244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -109.655 clock  " "   -3.000            -109.655 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.265 sys_clock  " "   -3.000             -40.265 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652682488260 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652682488338 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652682488338 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1652682488354 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652682488385 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652682488713 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652682488885 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652682488901 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652682488901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.870 " "Worst-case setup slack is -2.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.870             -93.134 clock  " "   -2.870             -93.134 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.314             -42.116 sys_clock  " "   -2.314             -42.116 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652682488916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 sys_clock  " "    0.356               0.000 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock  " "    0.402               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652682488932 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652682488947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652682488963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -109.655 clock  " "   -3.000            -109.655 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.265 sys_clock  " "   -3.000             -40.265 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682488979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652682488979 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652682489072 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652682489072 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1652682489088 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652682489291 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652682489291 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652682489291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.051 " "Worst-case setup slack is -1.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682489307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682489307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.051             -28.765 clock  " "   -1.051             -28.765 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682489307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.680              -9.070 sys_clock  " "   -0.680              -9.070 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682489307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652682489307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682489322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682489322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 sys_clock  " "    0.182               0.000 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682489322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 clock  " "    0.188               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682489322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652682489322 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652682489354 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652682489369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682489385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682489385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -90.695 clock  " "   -3.000             -90.695 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682489385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.433 sys_clock  " "   -3.000             -33.433 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652682489385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652682489385 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652682489541 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652682489541 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652682490228 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652682490228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652682490494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 15:28:10 2022 " "Processing ended: Mon May 16 15:28:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652682490494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652682490494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652682490494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652682490494 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 129 s " "Quartus Prime Full Compilation was successful. 0 errors, 129 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652682492212 ""}
