/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.38
Hash     : fbfb312
Date     : Oct  7 2023
Type     : Engineering
Log Time   : Sat Oct  7 20:18:49 2023 GMT
#Timing report of worst 13 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 4
# Timing Graph Levels: 6

#Path 1
Startpoint: $abc$681$lo3.Q[0] (dffre at (69,2) clocked by i_clk)
Endpoint  : out:o_done.outpad[0] (.output at (69,1) clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                 0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing:global net)                               0.000     0.054
| (intra 'clb' routing)                                          0.000     0.054
$abc$681$lo3.C[0] (dffre at (69,2))                              0.000     0.054
| (primitive 'dffre' Tcq_max)                                    0.154     0.208
$abc$681$lo3.Q[0] (dffre at (69,2)) [clock-to-output]            0.000     0.208
| (intra 'clb' routing)                                          0.000     0.208
| (OPIN:318326 side: (RIGHT,) (69,2))                            0.000     0.208
| (CHANY:2830664 L1 length:1 (69,2)->(69,2))                     0.061     0.269
| (CHANX:2075659 L1 length:1 (69,2)->(69,2))                     0.061     0.330
| (IPIN:318342 side: (TOP,) (69,2))                              0.101     0.431
| (intra 'clb' routing)                                          0.085     0.516
o_done.in[0] (.names at (69,2))                                  0.000     0.516
| (primitive '.names' combinational delay)                       0.148     0.664
o_done.out[0] (.names at (69,2))                                 0.000     0.664
| (intra 'clb' routing)                                          0.000     0.664
| (OPIN:318304 side: (TOP,) (69,2))                              0.000     0.664
| (CHANX:2075493 L4 length:4 (69,2)->(66,2))                     0.119     0.783
| (CHANY:2817255 L4 length:2 (66,2)->(66,1))                     0.119     0.902
| (CHANX:2061955 L1 length:1 (66,0)->(66,0))                     0.061     0.963
| (CHANY:2812704 L1 length:1 (65,1)->(65,1))                     0.061     1.024
| (CHANX:2068740 L4 length:4 (66,1)->(69,1))                     0.119     1.143
| (IPIN:197459 side: (TOP,) (69,1))                              0.101     1.243
| (intra 'io' routing)                                           0.023     1.266
out:o_done.outpad[0] (.output at (69,1))                         0.000     1.266
data arrival time                                                          1.266

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.266
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.266


#Path 2
Startpoint: $abc$681$lo2.Q[0] (dffre at (69,2) clocked by i_clk)
Endpoint  : $abc$681$lo2.D[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock i_clk (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                          0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing:global net)                                        0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
$abc$681$lo2.C[0] (dffre at (69,2))                                       0.000     0.054
| (primitive 'dffre' Tcq_max)                                             0.154     0.208
$abc$681$lo2.Q[0] (dffre at (69,2)) [clock-to-output]                     0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (OPIN:318322 side: (RIGHT,) (69,2))                                     0.000     0.208
| (CHANY:2830656 L1 length:1 (69,2)->(69,2))                              0.061     0.269
| (CHANX:2075651 L1 length:1 (69,2)->(69,2))                              0.061     0.330
| (IPIN:318354 side: (TOP,) (69,2))                                       0.101     0.431
| (intra 'clb' routing)                                                   0.085     0.516
$abc$1119$abc$735$li2_li2.in[0] (.names at (69,2))                        0.000     0.516
| (primitive '.names' combinational delay)                                0.197     0.713
$abc$1119$abc$735$li2_li2.out[0] (.names at (69,2))                       0.000     0.713
| (intra 'clb' routing)                                                   0.000     0.713
$abc$681$lo2.D[0] (dffre at (69,2))                                       0.000     0.713
data arrival time                                                                   0.713

clock i_clk (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                          0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing:global net)                                        0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
$abc$681$lo2.C[0] (dffre at (69,2))                                       0.000     0.054
clock uncertainty                                                         0.000     0.054
cell setup time                                                          -0.032     0.023
data required time                                                                  0.023
-----------------------------------------------------------------------------------------
data required time                                                                  0.023
data arrival time                                                                  -0.713
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.690


#Path 3
Startpoint: $abc$681$lo2.Q[0] (dffre at (69,2) clocked by i_clk)
Endpoint  : $abc$681$lo3.D[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock i_clk (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                          0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing:global net)                                        0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
$abc$681$lo2.C[0] (dffre at (69,2))                                       0.000     0.054
| (primitive 'dffre' Tcq_max)                                             0.154     0.208
$abc$681$lo2.Q[0] (dffre at (69,2)) [clock-to-output]                     0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (OPIN:318322 side: (RIGHT,) (69,2))                                     0.000     0.208
| (CHANY:2830656 L1 length:1 (69,2)->(69,2))                              0.061     0.269
| (CHANX:2075651 L1 length:1 (69,2)->(69,2))                              0.061     0.330
| (IPIN:318354 side: (TOP,) (69,2))                                       0.101     0.431
| (intra 'clb' routing)                                                   0.085     0.516
$abc$1119$abc$735$li3_li3.in[1] (.names at (69,2))                        0.000     0.516
| (primitive '.names' combinational delay)                                0.197     0.713
$abc$1119$abc$735$li3_li3.out[0] (.names at (69,2))                       0.000     0.713
| (intra 'clb' routing)                                                   0.000     0.713
$abc$681$lo3.D[0] (dffre at (69,2))                                       0.000     0.713
data arrival time                                                                   0.713

clock i_clk (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                          0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing:global net)                                        0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
$abc$681$lo3.C[0] (dffre at (69,2))                                       0.000     0.054
clock uncertainty                                                         0.000     0.054
cell setup time                                                          -0.032     0.023
data required time                                                                  0.023
-----------------------------------------------------------------------------------------
data required time                                                                  0.023
data arrival time                                                                  -0.713
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.690


#Path 4
Startpoint: $abc$681$lo0.Q[0] (dffre at (69,2) clocked by i_clk)
Endpoint  : $abc$681$lo1.D[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock i_clk (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                          0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing:global net)                                        0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
$abc$681$lo0.C[0] (dffre at (69,2))                                       0.000     0.054
| (primitive 'dffre' Tcq_max)                                             0.154     0.208
$abc$681$lo0.Q[0] (dffre at (69,2)) [clock-to-output]                     0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (OPIN:318325 side: (RIGHT,) (69,2))                                     0.000     0.208
| (CHANY:2830678 L4 length:4 (69,2)->(69,5))                              0.119     0.327
| (CHANX:2075643 L1 length:1 (69,2)->(69,2))                              0.061     0.388
| (IPIN:318350 side: (TOP,) (69,2))                                       0.101     0.489
| (intra 'clb' routing)                                                   0.085     0.574
$abc$1119$abc$735$li1_li1.in[1] (.names at (69,2))                       -0.000     0.574
| (primitive '.names' combinational delay)                                0.135     0.710
$abc$1119$abc$735$li1_li1.out[0] (.names at (69,2))                       0.000     0.710
| (intra 'clb' routing)                                                   0.000     0.710
$abc$681$lo1.D[0] (dffre at (69,2))                                       0.000     0.710
data arrival time                                                                   0.710

clock i_clk (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                          0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing:global net)                                        0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
$abc$681$lo1.C[0] (dffre at (69,2))                                       0.000     0.054
clock uncertainty                                                         0.000     0.054
cell setup time                                                          -0.032     0.023
data required time                                                                  0.023
-----------------------------------------------------------------------------------------
data required time                                                                  0.023
data arrival time                                                                  -0.710
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.687


#Path 5
Startpoint: $abc$681$lo0.Q[0] (dffre at (69,2) clocked by i_clk)
Endpoint  : $abc$681$lo0.D[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock i_clk (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                          0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing:global net)                                        0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
$abc$681$lo0.C[0] (dffre at (69,2))                                       0.000     0.054
| (primitive 'dffre' Tcq_max)                                             0.154     0.208
$abc$681$lo0.Q[0] (dffre at (69,2)) [clock-to-output]                     0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (OPIN:318325 side: (RIGHT,) (69,2))                                     0.000     0.208
| (CHANY:2830678 L4 length:4 (69,2)->(69,5))                              0.119     0.327
| (CHANX:2075643 L1 length:1 (69,2)->(69,2))                              0.061     0.388
| (IPIN:318350 side: (TOP,) (69,2))                                       0.101     0.489
| (intra 'clb' routing)                                                   0.085     0.574
$abc$1119$abc$735$li0_li0.in[1] (.names at (69,2))                       -0.000     0.574
| (primitive '.names' combinational delay)                                0.135     0.710
$abc$1119$abc$735$li0_li0.out[0] (.names at (69,2))                       0.000     0.710
| (intra 'clb' routing)                                                   0.000     0.710
$abc$681$lo0.D[0] (dffre at (69,2))                                       0.000     0.710
data arrival time                                                                   0.710

clock i_clk (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                          0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing:global net)                                        0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
$abc$681$lo0.C[0] (dffre at (69,2))                                       0.000     0.054
clock uncertainty                                                         0.000     0.054
cell setup time                                                          -0.032     0.023
data required time                                                                  0.023
-----------------------------------------------------------------------------------------
data required time                                                                  0.023
data arrival time                                                                  -0.710
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.687


#Path 6
Startpoint: i_rst_an.inpad[0] (.input at (69,1) clocked by i_clk)
Endpoint  : $abc$681$lo0.R[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
i_rst_an.inpad[0] (.input at (69,1))                             0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (OPIN:197283 side: (TOP,) (69,1))                              0.000     0.054
| (CHANX:2068891 L1 length:1 (69,1)->(69,1))                     0.061     0.115
| (CHANY:2826200 L1 length:1 (68,2)->(68,2))                     0.061     0.176
| (CHANX:2075692 L4 length:4 (69,2)->(72,2))                     0.119     0.295
| (IPIN:318355 side: (TOP,) (69,2))                              0.101     0.396
| (intra 'clb' routing)                                          0.085     0.481
$abc$681$lo0.R[0] (dffre at (69,2))                              0.000     0.481
data arrival time                                                          0.481

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                 0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing:global net)                               0.000     0.054
| (intra 'clb' routing)                                          0.000     0.054
$abc$681$lo0.C[0] (dffre at (69,2))                              0.000     0.054
clock uncertainty                                                0.000     0.054
cell setup time                                                 -0.032     0.023
data required time                                                         0.023
--------------------------------------------------------------------------------
data required time                                                         0.023
data arrival time                                                         -0.481
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.458


#Path 7
Startpoint: i_rst_an.inpad[0] (.input at (69,1) clocked by i_clk)
Endpoint  : $abc$681$lo1.R[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
i_rst_an.inpad[0] (.input at (69,1))                             0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (OPIN:197283 side: (TOP,) (69,1))                              0.000     0.054
| (CHANX:2068891 L1 length:1 (69,1)->(69,1))                     0.061     0.115
| (CHANY:2826200 L1 length:1 (68,2)->(68,2))                     0.061     0.176
| (CHANX:2075692 L4 length:4 (69,2)->(72,2))                     0.119     0.295
| (IPIN:318355 side: (TOP,) (69,2))                              0.101     0.396
| (intra 'clb' routing)                                          0.085     0.481
$abc$681$lo1.R[0] (dffre at (69,2))                              0.000     0.481
data arrival time                                                          0.481

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                 0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing:global net)                               0.000     0.054
| (intra 'clb' routing)                                          0.000     0.054
$abc$681$lo1.C[0] (dffre at (69,2))                              0.000     0.054
clock uncertainty                                                0.000     0.054
cell setup time                                                 -0.032     0.023
data required time                                                         0.023
--------------------------------------------------------------------------------
data required time                                                         0.023
data arrival time                                                         -0.481
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.458


#Path 8
Startpoint: i_rst_an.inpad[0] (.input at (69,1) clocked by i_clk)
Endpoint  : $abc$681$lo2.R[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
i_rst_an.inpad[0] (.input at (69,1))                             0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (OPIN:197283 side: (TOP,) (69,1))                              0.000     0.054
| (CHANX:2068891 L1 length:1 (69,1)->(69,1))                     0.061     0.115
| (CHANY:2826200 L1 length:1 (68,2)->(68,2))                     0.061     0.176
| (CHANX:2075692 L4 length:4 (69,2)->(72,2))                     0.119     0.295
| (IPIN:318355 side: (TOP,) (69,2))                              0.101     0.396
| (intra 'clb' routing)                                          0.085     0.481
$abc$681$lo2.R[0] (dffre at (69,2))                              0.000     0.481
data arrival time                                                          0.481

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                 0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing:global net)                               0.000     0.054
| (intra 'clb' routing)                                          0.000     0.054
$abc$681$lo2.C[0] (dffre at (69,2))                              0.000     0.054
clock uncertainty                                                0.000     0.054
cell setup time                                                 -0.032     0.023
data required time                                                         0.023
--------------------------------------------------------------------------------
data required time                                                         0.023
data arrival time                                                         -0.481
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.458


#Path 9
Startpoint: i_rst_an.inpad[0] (.input at (69,1) clocked by i_clk)
Endpoint  : $abc$681$lo3.R[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
i_rst_an.inpad[0] (.input at (69,1))                             0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (OPIN:197283 side: (TOP,) (69,1))                              0.000     0.054
| (CHANX:2068891 L1 length:1 (69,1)->(69,1))                     0.061     0.115
| (CHANY:2826200 L1 length:1 (68,2)->(68,2))                     0.061     0.176
| (CHANX:2075692 L4 length:4 (69,2)->(72,2))                     0.119     0.295
| (IPIN:318355 side: (TOP,) (69,2))                              0.101     0.396
| (intra 'clb' routing)                                          0.085     0.481
$abc$681$lo3.R[0] (dffre at (69,2))                              0.000     0.481
data arrival time                                                          0.481

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                 0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing:global net)                               0.000     0.054
| (intra 'clb' routing)                                          0.000     0.054
$abc$681$lo3.C[0] (dffre at (69,2))                              0.000     0.054
clock uncertainty                                                0.000     0.054
cell setup time                                                 -0.032     0.023
data required time                                                         0.023
--------------------------------------------------------------------------------
data required time                                                         0.023
data arrival time                                                         -0.481
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.458


#Path 10
Startpoint: i_ena.inpad[0] (.input at (69,1) clocked by i_clk)
Endpoint  : $abc$681$lo0.E[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
i_ena.inpad[0] (.input at (69,1))                                0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (OPIN:197339 side: (TOP,) (69,1))                              0.000     0.054
| (CHANX:2068922 L4 length:4 (69,1)->(72,1))                     0.119     0.173
| (CHANY:2830662 L1 length:1 (69,2)->(69,2))                     0.061     0.234
| (IPIN:318384 side: (RIGHT,) (69,2))                            0.101     0.335
| (intra 'clb' routing)                                          0.085     0.420
$abc$681$lo0.E[0] (dffre at (69,2))                              0.000     0.420
data arrival time                                                          0.420

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                 0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing:global net)                               0.000     0.054
| (intra 'clb' routing)                                          0.000     0.054
$abc$681$lo0.C[0] (dffre at (69,2))                              0.000     0.054
clock uncertainty                                                0.000     0.054
cell setup time                                                 -0.032     0.023
data required time                                                         0.023
--------------------------------------------------------------------------------
data required time                                                         0.023
data arrival time                                                         -0.420
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.397


#Path 11
Startpoint: i_ena.inpad[0] (.input at (69,1) clocked by i_clk)
Endpoint  : $abc$681$lo1.E[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
i_ena.inpad[0] (.input at (69,1))                                0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (OPIN:197339 side: (TOP,) (69,1))                              0.000     0.054
| (CHANX:2068922 L4 length:4 (69,1)->(72,1))                     0.119     0.173
| (CHANY:2830662 L1 length:1 (69,2)->(69,2))                     0.061     0.234
| (IPIN:318384 side: (RIGHT,) (69,2))                            0.101     0.335
| (intra 'clb' routing)                                          0.085     0.420
$abc$681$lo1.E[0] (dffre at (69,2))                              0.000     0.420
data arrival time                                                          0.420

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                 0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing:global net)                               0.000     0.054
| (intra 'clb' routing)                                          0.000     0.054
$abc$681$lo1.C[0] (dffre at (69,2))                              0.000     0.054
clock uncertainty                                                0.000     0.054
cell setup time                                                 -0.032     0.023
data required time                                                         0.023
--------------------------------------------------------------------------------
data required time                                                         0.023
data arrival time                                                         -0.420
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.397


#Path 12
Startpoint: i_ena.inpad[0] (.input at (69,1) clocked by i_clk)
Endpoint  : $abc$681$lo2.E[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
i_ena.inpad[0] (.input at (69,1))                                0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (OPIN:197339 side: (TOP,) (69,1))                              0.000     0.054
| (CHANX:2068922 L4 length:4 (69,1)->(72,1))                     0.119     0.173
| (CHANY:2830662 L1 length:1 (69,2)->(69,2))                     0.061     0.234
| (IPIN:318384 side: (RIGHT,) (69,2))                            0.101     0.335
| (intra 'clb' routing)                                          0.085     0.420
$abc$681$lo2.E[0] (dffre at (69,2))                              0.000     0.420
data arrival time                                                          0.420

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                 0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing:global net)                               0.000     0.054
| (intra 'clb' routing)                                          0.000     0.054
$abc$681$lo2.C[0] (dffre at (69,2))                              0.000     0.054
clock uncertainty                                                0.000     0.054
cell setup time                                                 -0.032     0.023
data required time                                                         0.023
--------------------------------------------------------------------------------
data required time                                                         0.023
data arrival time                                                         -0.420
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.397


#Path 13
Startpoint: i_ena.inpad[0] (.input at (69,1) clocked by i_clk)
Endpoint  : $abc$681$lo3.E[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
i_ena.inpad[0] (.input at (69,1))                                0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (OPIN:197339 side: (TOP,) (69,1))                              0.000     0.054
| (CHANX:2068922 L4 length:4 (69,1)->(72,1))                     0.119     0.173
| (CHANY:2830662 L1 length:1 (69,2)->(69,2))                     0.061     0.234
| (IPIN:318384 side: (RIGHT,) (69,2))                            0.101     0.335
| (intra 'clb' routing)                                          0.085     0.420
$abc$681$lo3.E[0] (dffre at (69,2))                              0.000     0.420
data arrival time                                                          0.420

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                 0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing:global net)                               0.000     0.054
| (intra 'clb' routing)                                          0.000     0.054
$abc$681$lo3.C[0] (dffre at (69,2))                              0.000     0.054
clock uncertainty                                                0.000     0.054
cell setup time                                                 -0.032     0.023
data required time                                                         0.023
--------------------------------------------------------------------------------
data required time                                                         0.023
data arrival time                                                         -0.420
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.397


#End of timing report
