
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version N-2017.09-SP2 for linux64 - Nov 27, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#/**************************************************/
#/* Compile Script for Synopsys                    */
#/*                                                */
#/* dc_shell-t -f compile_dc.tcl                   */
#/*                                                */
#/* OSU FreePDK 45nm                               */
#/* Modified for OSU ami05 - Rice U. 2018          */
#/*                                                */
#/**************************************************/
#/* User Input Data Section: List files, module, clock, frequency below. */
#/* Edit this part only of the file.                                     */
#/* Add all verilog files, separated by spaces after keyword "list"      */
set my_verilog_files [list dp.v latch.v UART_TX.v UART_RX.v UART.v]
dp.v latch.v UART_TX.v UART_RX.v UART.v
#/* Top-level Module Name update                            */
set my_toplevel UART
UART
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clka
clka
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 50
50
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 1
1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 1
1
#/********************************************************************/
#/* No modifications needed below. Do not edit or remove.            */
#/*                                                                  */
#/* Paths updated for Rice U. on clear version 2 cluster 2018.       */
#/********************************************************************/
#/* Start of Synopsys library cells location data.               */
set OSUcells "/clear/apps/osu/soc/synopsys/lib/ami05"
/clear/apps/osu/soc/synopsys/lib/ami05
set search_path [concat  $search_path $OSUcells]
. /clear/apps/synopsys/syn/latest/libraries/syn /clear/apps/synopsys/syn/latest/minpower/syn /clear/apps/synopsys/syn/latest/dw/syn_ver /clear/apps/synopsys/syn/latest/dw/sim_ver /clear/apps/osu/soc/synopsys/lib/ami05
set alib_library_analysis_path $OSUcells
/clear/apps/osu/soc/synopsys/lib/ami05
set link_library [set target_library [concat  [list osu05_stdcells.db] [list dw_foundation.sldb]]]
osu05_stdcells.db dw_foundation.sldb
set target_library "osu05_stdcells.db"
osu05_stdcells.db
#/* End of Synopsys library cells location data.                  */
define_design_lib WORK -path ./WORK
1
set verilogout_show_unconnected_pins "true"
true
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./dp.v
Compiling source file ./latch.v
Compiling source file ./UART_TX.v
Warning:  ./UART_TX.v:11: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ./UART_TX.v:16: port tstate have inconsistent declarations. (VER-151)
Compiling source file ./UART_RX.v
Warning:  ./UART_RX.v:11: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ./UART_RX.v:16: port rstate have inconsistent declarations. (VER-151)
Compiling source file ./UART.v
Presto compilation completed successfully.
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/clear/apps/synopsys/syn/latest/libraries/syn/dw_foundation.sldb'
1
elaborate $my_toplevel
Loading db file '/clear/apps/synopsys/syn/latest/libraries/syn/gtech.db'
Loading db file '/clear/apps/synopsys/syn/latest/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./UART.v:12: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'UART'.
Information: Building the design 'tx_mainFSM'. (HDL-193)

Statistics for case statements in always block at line 20 in file
	'./UART_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            27            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 77 in file
	'./UART_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            79            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine tx_mainFSM line 68 in file
		'./UART_TX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   next_tstate_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine tx_mainFSM line 77 in file
		'./UART_TX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    tx_error_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     tx_out_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     tx_done_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     tx_busy_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     tx_idle_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     tstate_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     tcount_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     ttmpout_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rx_mainFSM'. (HDL-193)

Statistics for case statements in always block at line 20 in file
	'./UART_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 75 in file
	'./UART_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            77            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine rx_mainFSM line 66 in file
		'./UART_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   next_rstate_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine rx_mainFSM line 75 in file
		'./UART_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rcount_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     rtmpout_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     rx_idle_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     rx_out_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    rx_error_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     rx_busy_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     rx_done_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     rstate_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dlatch'. (HDL-193)

Inferred memory devices in process
	in routine dlatch line 17 in file
		'./latch.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|        q_reg        | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
1
current_design $my_toplevel
Current design is 'UART'.
{UART}
link

  Linking design 'UART'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  osu05_stdcells (library)    /clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db
  dw_foundation.sldb (library) /clear/apps/synopsys/syn/latest/libraries/syn/dw_foundation.sldb

1
uniquify
Information: Uniquified 2 instances of design 'dp'. (OPT-1056)
Information: Uniquified 2 instances of design 'dlatch'. (OPT-1056)
1
set my_period [expr 1000 / $my_clk_freq_MHz]
20
set find_clock [ find port [list $my_clock_pin] ]
{clka}
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
}
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile -ungroup_all -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.2 |     *     |
| Licensed DW Building Blocks        | N-2017.09-DWBB_201709.2 |     *     |
============================================================================


Information: There are 10 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'dlatch_0'
  Processing 'dp_0'
  Processing 'rx_mainFSM'
Information: Added key list 'DesignWare' to design 'rx_mainFSM'. (DDB-72)
Information: The register 'next_rstate_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'tx_mainFSM'
Information: Added key list 'DesignWare' to design 'tx_mainFSM'. (DDB-72)
Information: The register 'next_tstate_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'UART'
Information: Added key list 'DesignWare' to design 'UART'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Ungrouping hierarchy tx. (OPT-772)
Information: Ungrouping hierarchy dp1. (OPT-772)
Information: Ungrouping hierarchy rx. (OPT-772)
Information: Ungrouping hierarchy dp1/d1. (OPT-772)
Information: Ungrouping hierarchy dp2. (OPT-772)
Information: Ungrouping hierarchy dp2/d1. (OPT-772)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  131337.0      0.00       0.0       0.0                          
    0:00:01  131337.0      0.00       0.0       0.0                          
    0:00:01  131337.0      0.00       0.0       0.0                          
    0:00:01  131337.0      0.00       0.0       0.0                          
    0:00:01  131337.0      0.00       0.0       0.0                          
    0:00:01  128745.0      0.00       0.0       0.0                          
    0:00:01  128745.0      0.00       0.0       0.0                          
    0:00:01  128745.0      0.00       0.0       0.0                          
    0:00:01  128745.0      0.00       0.0       0.0                          
    0:00:01  128745.0      0.00       0.0       0.0                          
    0:00:01  128745.0      0.00       0.0       0.0                          
    0:00:01  128745.0      0.00       0.0       0.0                          
    0:00:01  128745.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  128745.0      0.00       0.0       0.0                          
    0:00:01  128745.0      0.00       0.0       0.0                          
    0:00:01  128745.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  128745.0      0.00       0.0       0.0                          
    0:00:01  128745.0      0.00       0.0       0.0                          
    0:00:01  127881.0      0.00       0.0       0.0                          
    0:00:01  127737.0      0.00       0.0       0.0                          
    0:00:01  127737.0      0.00       0.0       0.0                          
    0:00:01  127737.0      0.00       0.0       0.0                          
    0:00:01  127737.0      0.00       0.0       0.0                          
    0:00:01  127737.0      0.00       0.0       0.0                          
    0:00:01  127737.0      0.00       0.0       0.0                          
    0:00:01  127737.0      0.00       0.0       0.0                          
    0:00:01  127737.0      0.00       0.0       0.0                          
    0:00:01  127737.0      0.00       0.0       0.0                          
    0:00:01  127737.0      0.00       0.0       0.0                          
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
compile -incremental_mapping -map_effort medium


  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00  127737.0      0.00       0.0       0.0                          
    0:00:00  127737.0      0.00       0.0       0.0                          
    0:00:00  127737.0      0.00       0.0       0.0                          
    0:00:00  127737.0      0.00       0.0       0.0                          
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
1
report_constraint -all_violators
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : UART
Version: N-2017.09-SP2
Date   : Fri Apr  5 12:04:21 2019
****************************************

This design has no violated constraints.

1
set filename [format "%s%s"  $my_toplevel ".vh"]
UART.vh
write -f verilog -output $filename
Writing verilog file '/storage-home/l/lj13/demo/DEV422/Synthesis/UART.vh'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
set filename [format "%s%s"  $my_toplevel ".sdc"]
UART.sdc
write_sdc $filename
1
report_cell 
 
****************************************
Report : cell
Design : UART
Version: N-2017.09-SP2
Date   : Fri Apr  5 12:04:21 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U1                        NOR2X1          osu05_stdcells  216.000000
U2                        NAND3X1         osu05_stdcells  324.000000
U3                        NOR2X1          osu05_stdcells  216.000000
U4                        XOR2X1          osu05_stdcells  504.000000
U5                        XOR2X1          osu05_stdcells  504.000000
U6                        XNOR2X1         osu05_stdcells  504.000000
U7                        XNOR2X1         osu05_stdcells  504.000000
U8                        NAND3X1         osu05_stdcells  324.000000
U9                        NOR2X1          osu05_stdcells  216.000000
U10                       XOR2X1          osu05_stdcells  504.000000
U11                       XOR2X1          osu05_stdcells  504.000000
U12                       XNOR2X1         osu05_stdcells  504.000000
U13                       XNOR2X1         osu05_stdcells  504.000000
U14                       INVX2           osu05_stdcells  144.000000
U15                       INVX2           osu05_stdcells  144.000000
U16                       INVX2           osu05_stdcells  144.000000
U17                       BUFX2           osu05_stdcells  216.000000
U18                       BUFX2           osu05_stdcells  216.000000
U19                       INVX2           osu05_stdcells  144.000000
U20                       NAND2X1         osu05_stdcells  216.000000
U21                       NAND2X1         osu05_stdcells  216.000000
U22                       INVX2           osu05_stdcells  144.000000
U23                       NAND2X1         osu05_stdcells  216.000000
U24                       NAND2X1         osu05_stdcells  216.000000
U25                       NAND2X1         osu05_stdcells  216.000000
U26                       NAND2X1         osu05_stdcells  216.000000
U27                       NAND2X1         osu05_stdcells  216.000000
U28                       NAND2X1         osu05_stdcells  216.000000
U29                       NAND2X1         osu05_stdcells  216.000000
U30                       NAND2X1         osu05_stdcells  216.000000
dp1/d1/U3                 AND2X2          osu05_stdcells  288.000000
dp1/d1/U4                 AND2X2          osu05_stdcells  288.000000
dp1/d1/U5                 AND2X2          osu05_stdcells  288.000000
dp1/d1/U6                 AND2X2          osu05_stdcells  288.000000
dp1/d1/U8                 AND2X2          osu05_stdcells  288.000000
dp1/d1/U9                 AND2X2          osu05_stdcells  288.000000
dp1/d1/U10                AND2X2          osu05_stdcells  288.000000
dp1/d1/U11                INVX2           osu05_stdcells  144.000000
dp1/d1/U13                NAND2X1         osu05_stdcells  216.000000
dp1/d1/U14                NAND2X1         osu05_stdcells  216.000000
dp1/d1/q_reg[0]           LATCH           osu05_stdcells  0.000000  n
dp1/d1/q_reg[2]           LATCH           osu05_stdcells  0.000000  n
dp1/d1/q_reg[3]           LATCH           osu05_stdcells  0.000000  n
dp1/d1/q_reg[4]           LATCH           osu05_stdcells  0.000000  n
dp1/d1/q_reg[5]           LATCH           osu05_stdcells  0.000000  n
dp1/d1/q_reg[6]           LATCH           osu05_stdcells  0.000000  n
dp1/d1/q_reg[7]           LATCH           osu05_stdcells  0.000000  n
dp2/d1/U3                 AND2X2          osu05_stdcells  288.000000
dp2/d1/U4                 AND2X2          osu05_stdcells  288.000000
dp2/d1/U5                 AND2X2          osu05_stdcells  288.000000
dp2/d1/U6                 AND2X2          osu05_stdcells  288.000000
dp2/d1/U7                 AND2X2          osu05_stdcells  288.000000
dp2/d1/U8                 AND2X2          osu05_stdcells  288.000000
dp2/d1/U9                 AND2X2          osu05_stdcells  288.000000
dp2/d1/U10                AND2X2          osu05_stdcells  288.000000
dp2/d1/U11                INVX2           osu05_stdcells  144.000000
dp2/d1/U12                INVX2           osu05_stdcells  144.000000
dp2/d1/U13                NAND2X1         osu05_stdcells  216.000000
dp2/d1/U14                NAND2X1         osu05_stdcells  216.000000
dp2/d1/q_reg[0]           LATCH           osu05_stdcells  0.000000  n
dp2/d1/q_reg[1]           LATCH           osu05_stdcells  0.000000  n
dp2/d1/q_reg[2]           LATCH           osu05_stdcells  0.000000  n
dp2/d1/q_reg[3]           LATCH           osu05_stdcells  0.000000  n
dp2/d1/q_reg[4]           LATCH           osu05_stdcells  0.000000  n
dp2/d1/q_reg[5]           LATCH           osu05_stdcells  0.000000  n
dp2/d1/q_reg[6]           LATCH           osu05_stdcells  0.000000  n
dp2/d1/q_reg[7]           LATCH           osu05_stdcells  0.000000  n
rx/U5                     AND2X2          osu05_stdcells  288.000000
rx/U6                     AND2X2          osu05_stdcells  288.000000
rx/U7                     INVX2           osu05_stdcells  144.000000
rx/U8                     INVX2           osu05_stdcells  144.000000
rx/U9                     INVX2           osu05_stdcells  144.000000
rx/U10                    INVX2           osu05_stdcells  144.000000
rx/U11                    INVX2           osu05_stdcells  144.000000
rx/U12                    INVX2           osu05_stdcells  144.000000
rx/U13                    INVX2           osu05_stdcells  144.000000
rx/U14                    INVX2           osu05_stdcells  144.000000
rx/U15                    INVX2           osu05_stdcells  144.000000
rx/U16                    INVX2           osu05_stdcells  144.000000
rx/U17                    INVX2           osu05_stdcells  144.000000
rx/U18                    INVX2           osu05_stdcells  144.000000
rx/U19                    INVX2           osu05_stdcells  144.000000
rx/U21                    INVX2           osu05_stdcells  144.000000
rx/U22                    INVX2           osu05_stdcells  144.000000
rx/U23                    INVX2           osu05_stdcells  144.000000
rx/U24                    INVX2           osu05_stdcells  144.000000
rx/U25                    INVX2           osu05_stdcells  144.000000
rx/U26                    INVX2           osu05_stdcells  144.000000
rx/U27                    INVX2           osu05_stdcells  144.000000
rx/U28                    INVX2           osu05_stdcells  144.000000
rx/U29                    INVX2           osu05_stdcells  144.000000
rx/U30                    INVX2           osu05_stdcells  144.000000
rx/U31                    INVX2           osu05_stdcells  144.000000
rx/U32                    INVX2           osu05_stdcells  144.000000
rx/U33                    INVX2           osu05_stdcells  144.000000
rx/U34                    INVX2           osu05_stdcells  144.000000
rx/U35                    INVX2           osu05_stdcells  144.000000
rx/U36                    INVX2           osu05_stdcells  144.000000
rx/U37                    INVX2           osu05_stdcells  144.000000
rx/U38                    INVX2           osu05_stdcells  144.000000
rx/U39                    INVX2           osu05_stdcells  144.000000
rx/U40                    INVX2           osu05_stdcells  144.000000
rx/U41                    INVX2           osu05_stdcells  144.000000
rx/U42                    INVX2           osu05_stdcells  144.000000
rx/U43                    INVX2           osu05_stdcells  144.000000
rx/U44                    INVX2           osu05_stdcells  144.000000
rx/U45                    INVX2           osu05_stdcells  144.000000
rx/U46                    INVX2           osu05_stdcells  144.000000
rx/U47                    INVX2           osu05_stdcells  144.000000
rx/U48                    INVX2           osu05_stdcells  144.000000
rx/U49                    INVX2           osu05_stdcells  144.000000
rx/U50                    OAI21X1         osu05_stdcells  207.000000
rx/U51                    NAND2X1         osu05_stdcells  216.000000
rx/U52                    OAI21X1         osu05_stdcells  207.000000
rx/U53                    NAND2X1         osu05_stdcells  216.000000
rx/U54                    OAI21X1         osu05_stdcells  207.000000
rx/U55                    NAND2X1         osu05_stdcells  216.000000
rx/U56                    OAI21X1         osu05_stdcells  207.000000
rx/U57                    NAND2X1         osu05_stdcells  216.000000
rx/U58                    OAI21X1         osu05_stdcells  207.000000
rx/U59                    NAND2X1         osu05_stdcells  216.000000
rx/U60                    OAI21X1         osu05_stdcells  207.000000
rx/U61                    NAND2X1         osu05_stdcells  216.000000
rx/U62                    OAI21X1         osu05_stdcells  207.000000
rx/U63                    NAND2X1         osu05_stdcells  216.000000
rx/U64                    OAI21X1         osu05_stdcells  207.000000
rx/U65                    NAND2X1         osu05_stdcells  216.000000
rx/U66                    NAND2X1         osu05_stdcells  216.000000
rx/U68                    OAI21X1         osu05_stdcells  207.000000
rx/U69                    OAI22X1         osu05_stdcells  360.000000
rx/U70                    OAI22X1         osu05_stdcells  360.000000
rx/U71                    OAI22X1         osu05_stdcells  360.000000
rx/U72                    AOI22X1         osu05_stdcells  360.000000
rx/U73                    NAND3X1         osu05_stdcells  324.000000
rx/U74                    NOR2X1          osu05_stdcells  216.000000
rx/U75                    XOR2X1          osu05_stdcells  504.000000
rx/U76                    XOR2X1          osu05_stdcells  504.000000
rx/U77                    XOR2X1          osu05_stdcells  504.000000
rx/U78                    NOR2X1          osu05_stdcells  216.000000
rx/U79                    XOR2X1          osu05_stdcells  504.000000
rx/U80                    XOR2X1          osu05_stdcells  504.000000
rx/U81                    OAI22X1         osu05_stdcells  360.000000
rx/U82                    OAI21X1         osu05_stdcells  207.000000
rx/U83                    OR2X1           osu05_stdcells  288.000000
rx/U84                    NAND2X1         osu05_stdcells  216.000000
rx/U85                    NAND2X1         osu05_stdcells  216.000000
rx/U86                    NAND3X1         osu05_stdcells  324.000000
rx/U88                    OAI22X1         osu05_stdcells  360.000000
rx/U89                    OAI21X1         osu05_stdcells  207.000000
rx/U90                    OAI22X1         osu05_stdcells  360.000000
rx/U91                    OAI21X1         osu05_stdcells  207.000000
rx/U92                    NAND2X1         osu05_stdcells  216.000000
rx/U93                    OAI22X1         osu05_stdcells  360.000000
rx/U94                    OAI21X1         osu05_stdcells  207.000000
rx/U95                    OAI22X1         osu05_stdcells  360.000000
rx/U96                    OAI21X1         osu05_stdcells  207.000000
rx/U97                    NAND2X1         osu05_stdcells  216.000000
rx/U98                    OAI22X1         osu05_stdcells  360.000000
rx/U99                    NAND2X1         osu05_stdcells  216.000000
rx/U100                   OAI21X1         osu05_stdcells  207.000000
rx/U101                   AOI22X1         osu05_stdcells  360.000000
rx/U102                   OAI21X1         osu05_stdcells  207.000000
rx/U103                   NAND2X1         osu05_stdcells  216.000000
rx/U104                   AOI22X1         osu05_stdcells  360.000000
rx/U105                   AOI22X1         osu05_stdcells  360.000000
rx/U106                   OAI21X1         osu05_stdcells  207.000000
rx/U107                   NAND2X1         osu05_stdcells  216.000000
rx/U109                   NAND2X1         osu05_stdcells  216.000000
rx/U110                   OAI21X1         osu05_stdcells  207.000000
rx/U111                   NAND3X1         osu05_stdcells  324.000000
rx/U112                   NOR2X1          osu05_stdcells  216.000000
rx/U113                   NAND2X1         osu05_stdcells  216.000000
rx/U114                   OAI21X1         osu05_stdcells  207.000000
rx/U115                   NAND2X1         osu05_stdcells  216.000000
rx/U116                   OAI21X1         osu05_stdcells  207.000000
rx/U117                   OAI22X1         osu05_stdcells  360.000000
rx/U118                   NAND2X1         osu05_stdcells  216.000000
rx/U119                   NAND2X1         osu05_stdcells  216.000000
rx/U120                   OAI22X1         osu05_stdcells  360.000000
rx/U121                   OAI22X1         osu05_stdcells  360.000000
rx/U122                   OAI21X1         osu05_stdcells  207.000000
rx/U123                   NAND3X1         osu05_stdcells  324.000000
rx/U124                   NAND2X1         osu05_stdcells  216.000000
rx/U125                   NOR2X1          osu05_stdcells  216.000000
rx/U126                   AOI21X1         osu05_stdcells  288.000000
rx/U127                   OAI21X1         osu05_stdcells  207.000000
rx/U129                   NAND2X1         osu05_stdcells  216.000000
rx/U130                   NAND3X1         osu05_stdcells  324.000000
rx/U131                   OAI22X1         osu05_stdcells  360.000000
rx/U135                   NAND3X1         osu05_stdcells  324.000000
rx/U136                   NAND3X1         osu05_stdcells  324.000000
rx/U137                   NOR2X1          osu05_stdcells  216.000000
rx/U138                   NAND3X1         osu05_stdcells  324.000000
rx/U139                   AOI21X1         osu05_stdcells  288.000000
rx/U140                   NAND3X1         osu05_stdcells  324.000000
rx/U141                   NAND3X1         osu05_stdcells  324.000000
rx/U142                   NOR2X1          osu05_stdcells  216.000000
rx/U143                   NAND2X1         osu05_stdcells  216.000000
rx/U144                   OAI21X1         osu05_stdcells  207.000000
rx/U145                   NAND3X1         osu05_stdcells  324.000000
rx/U146                   AOI21X1         osu05_stdcells  288.000000
rx/U147                   OR2X1           osu05_stdcells  288.000000
rx/U148                   NAND3X1         osu05_stdcells  324.000000
rx/U149                   NOR2X1          osu05_stdcells  216.000000
rx/U150                   OAI21X1         osu05_stdcells  207.000000
rx/next_rstate_reg[0]     DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/next_rstate_reg[1]     DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/next_rstate_reg[2]     DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rcount_reg[0]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rcount_reg[1]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rcount_reg[2]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rcount_reg[3]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rstate_reg[0]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rstate_reg[1]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rstate_reg[2]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rstate_reg[3]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rtmpout_reg[2]         DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rtmpout_reg[3]         DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rtmpout_reg[4]         DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rtmpout_reg[5]         DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rtmpout_reg[6]         DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rtmpout_reg[7]         DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rx_busy_reg            DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rx_done_reg            DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rx_error_reg           DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rx_idle_reg            DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rx_out_reg[0]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rx_out_reg[1]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rx_out_reg[2]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rx_out_reg[3]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rx_out_reg[4]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rx_out_reg[5]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rx_out_reg[6]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
rx/rx_out_reg[7]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/U5                     AND2X2          osu05_stdcells  288.000000
tx/U6                     INVX2           osu05_stdcells  144.000000
tx/U7                     INVX2           osu05_stdcells  144.000000
tx/U8                     INVX2           osu05_stdcells  144.000000
tx/U9                     INVX2           osu05_stdcells  144.000000
tx/U10                    INVX2           osu05_stdcells  144.000000
tx/U11                    INVX2           osu05_stdcells  144.000000
tx/U12                    INVX2           osu05_stdcells  144.000000
tx/U13                    INVX2           osu05_stdcells  144.000000
tx/U14                    INVX2           osu05_stdcells  144.000000
tx/U15                    INVX2           osu05_stdcells  144.000000
tx/U16                    INVX2           osu05_stdcells  144.000000
tx/U17                    INVX2           osu05_stdcells  144.000000
tx/U19                    INVX2           osu05_stdcells  144.000000
tx/U20                    INVX2           osu05_stdcells  144.000000
tx/U21                    INVX2           osu05_stdcells  144.000000
tx/U22                    INVX2           osu05_stdcells  144.000000
tx/U23                    INVX2           osu05_stdcells  144.000000
tx/U24                    INVX2           osu05_stdcells  144.000000
tx/U25                    INVX2           osu05_stdcells  144.000000
tx/U26                    INVX2           osu05_stdcells  144.000000
tx/U27                    INVX2           osu05_stdcells  144.000000
tx/U28                    INVX2           osu05_stdcells  144.000000
tx/U29                    INVX2           osu05_stdcells  144.000000
tx/U30                    INVX2           osu05_stdcells  144.000000
tx/U31                    INVX2           osu05_stdcells  144.000000
tx/U32                    INVX2           osu05_stdcells  144.000000
tx/U33                    INVX2           osu05_stdcells  144.000000
tx/U34                    INVX2           osu05_stdcells  144.000000
tx/U35                    INVX2           osu05_stdcells  144.000000
tx/U36                    INVX2           osu05_stdcells  144.000000
tx/U37                    INVX2           osu05_stdcells  144.000000
tx/U38                    INVX2           osu05_stdcells  144.000000
tx/U39                    INVX2           osu05_stdcells  144.000000
tx/U40                    INVX2           osu05_stdcells  144.000000
tx/U41                    INVX2           osu05_stdcells  144.000000
tx/U42                    INVX2           osu05_stdcells  144.000000
tx/U43                    OAI21X1         osu05_stdcells  207.000000
tx/U44                    NAND2X1         osu05_stdcells  216.000000
tx/U45                    OAI21X1         osu05_stdcells  207.000000
tx/U46                    NAND2X1         osu05_stdcells  216.000000
tx/U47                    OAI21X1         osu05_stdcells  207.000000
tx/U48                    NAND2X1         osu05_stdcells  216.000000
tx/U49                    OAI21X1         osu05_stdcells  207.000000
tx/U50                    NAND2X1         osu05_stdcells  216.000000
tx/U51                    OAI21X1         osu05_stdcells  207.000000
tx/U52                    NAND2X1         osu05_stdcells  216.000000
tx/U53                    OAI21X1         osu05_stdcells  207.000000
tx/U54                    NAND2X1         osu05_stdcells  216.000000
tx/U55                    OAI21X1         osu05_stdcells  207.000000
tx/U56                    NAND2X1         osu05_stdcells  216.000000
tx/U57                    OAI21X1         osu05_stdcells  207.000000
tx/U58                    NAND2X1         osu05_stdcells  216.000000
tx/U59                    NAND2X1         osu05_stdcells  216.000000
tx/U61                    OAI22X1         osu05_stdcells  360.000000
tx/U62                    OAI21X1         osu05_stdcells  207.000000
tx/U63                    NAND2X1         osu05_stdcells  216.000000
tx/U64                    XOR2X1          osu05_stdcells  504.000000
tx/U65                    XOR2X1          osu05_stdcells  504.000000
tx/U66                    NAND3X1         osu05_stdcells  324.000000
tx/U67                    XOR2X1          osu05_stdcells  504.000000
tx/U68                    XOR2X1          osu05_stdcells  504.000000
tx/U69                    XOR2X1          osu05_stdcells  504.000000
tx/U70                    OAI22X1         osu05_stdcells  360.000000
tx/U71                    OAI21X1         osu05_stdcells  207.000000
tx/U72                    NAND2X1         osu05_stdcells  216.000000
tx/U73                    OAI22X1         osu05_stdcells  360.000000
tx/U74                    OAI21X1         osu05_stdcells  207.000000
tx/U75                    NAND2X1         osu05_stdcells  216.000000
tx/U76                    OAI22X1         osu05_stdcells  360.000000
tx/U77                    OAI21X1         osu05_stdcells  207.000000
tx/U78                    NAND2X1         osu05_stdcells  216.000000
tx/U79                    OAI22X1         osu05_stdcells  360.000000
tx/U80                    OAI21X1         osu05_stdcells  207.000000
tx/U81                    NAND2X1         osu05_stdcells  216.000000
tx/U82                    OR2X1           osu05_stdcells  288.000000
tx/U83                    OAI22X1         osu05_stdcells  360.000000
tx/U84                    NAND2X1         osu05_stdcells  216.000000
tx/U85                    OAI21X1         osu05_stdcells  207.000000
tx/U86                    NAND2X1         osu05_stdcells  216.000000
tx/U88                    OAI22X1         osu05_stdcells  360.000000
tx/U89                    OAI21X1         osu05_stdcells  207.000000
tx/U90                    OR2X1           osu05_stdcells  288.000000
tx/U91                    AOI22X1         osu05_stdcells  360.000000
tx/U92                    AOI22X1         osu05_stdcells  360.000000
tx/U93                    OAI22X1         osu05_stdcells  360.000000
tx/U94                    AOI22X1         osu05_stdcells  360.000000
tx/U95                    AOI22X1         osu05_stdcells  360.000000
tx/U96                    NAND2X1         osu05_stdcells  216.000000
tx/U97                    OAI22X1         osu05_stdcells  360.000000
tx/U98                    OAI22X1         osu05_stdcells  360.000000
tx/U99                    OAI22X1         osu05_stdcells  360.000000
tx/U102                   NAND3X1         osu05_stdcells  324.000000
tx/U103                   NOR2X1          osu05_stdcells  216.000000
tx/U104                   NAND3X1         osu05_stdcells  324.000000
tx/U105                   OAI21X1         osu05_stdcells  207.000000
tx/U106                   NAND3X1         osu05_stdcells  324.000000
tx/U108                   OAI21X1         osu05_stdcells  207.000000
tx/U109                   NAND2X1         osu05_stdcells  216.000000
tx/U110                   OAI21X1         osu05_stdcells  207.000000
tx/U111                   AOI22X1         osu05_stdcells  360.000000
tx/U112                   NOR2X1          osu05_stdcells  216.000000
tx/U113                   OAI22X1         osu05_stdcells  360.000000
tx/U114                   OAI21X1         osu05_stdcells  207.000000
tx/U115                   NAND3X1         osu05_stdcells  324.000000
tx/U116                   NAND2X1         osu05_stdcells  216.000000
tx/U117                   OAI21X1         osu05_stdcells  207.000000
tx/U118                   AOI21X1         osu05_stdcells  288.000000
tx/U119                   OAI21X1         osu05_stdcells  207.000000
tx/U120                   NAND3X1         osu05_stdcells  324.000000
tx/U121                   NOR2X1          osu05_stdcells  216.000000
tx/U122                   NOR2X1          osu05_stdcells  216.000000
tx/U123                   NAND2X1         osu05_stdcells  216.000000
tx/U124                   NOR2X1          osu05_stdcells  216.000000
tx/U125                   OAI22X1         osu05_stdcells  360.000000
tx/U126                   NOR2X1          osu05_stdcells  216.000000
tx/U129                   NAND3X1         osu05_stdcells  324.000000
tx/U130                   NAND3X1         osu05_stdcells  324.000000
tx/U131                   AOI21X1         osu05_stdcells  288.000000
tx/U132                   NAND3X1         osu05_stdcells  324.000000
tx/U133                   NAND3X1         osu05_stdcells  324.000000
tx/U134                   NOR2X1          osu05_stdcells  216.000000
tx/U135                   NAND2X1         osu05_stdcells  216.000000
tx/U136                   OAI21X1         osu05_stdcells  207.000000
tx/U137                   NAND3X1         osu05_stdcells  324.000000
tx/U138                   AOI21X1         osu05_stdcells  288.000000
tx/U139                   OR2X1           osu05_stdcells  288.000000
tx/U140                   NAND3X1         osu05_stdcells  324.000000
tx/U141                   NOR2X1          osu05_stdcells  216.000000
tx/U142                   OAI21X1         osu05_stdcells  207.000000
tx/next_tstate_reg[0]     DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/next_tstate_reg[1]     DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/next_tstate_reg[2]     DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/tcount_reg[0]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/tcount_reg[1]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/tcount_reg[2]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/tcount_reg[3]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/tstate_reg[0]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/tstate_reg[1]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/tstate_reg[2]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/tstate_reg[3]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/ttmpout_reg[2]         DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/ttmpout_reg[3]         DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/ttmpout_reg[4]         DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/ttmpout_reg[5]         DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/ttmpout_reg[6]         DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/ttmpout_reg[7]         DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/tx_busy_reg            DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/tx_done_reg            DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/tx_error_reg           DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/tx_idle_reg            DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/tx_out_reg[0]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/tx_out_reg[1]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/tx_out_reg[2]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/tx_out_reg[3]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/tx_out_reg[4]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/tx_out_reg[5]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/tx_out_reg[6]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
tx/tx_out_reg[7]          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
--------------------------------------------------------------------------------
Total 393 cells                                           127737.000000
1
report_area 
 
****************************************
Report : area
Design : UART
Version: N-2017.09-SP2
Date   : Fri Apr  5 12:04:21 2019
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    osu05_stdcells (File: /clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db)

Number of ports:                           62
Number of nets:                           406
Number of cells:                          393
Number of combinational cells:            320
Number of sequential cells:                73
Number of macros/black boxes:               0
Number of buf/inv:                         88
Number of references:                      15

Combinational area:              77625.000000
Buf/Inv area:                    12816.000000
Noncombinational area:           50112.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                127737.000000
Total area:                 undefined
1
report_timing -path full -delay max -max_paths 3 -nworst 1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : UART
Version: N-2017.09-SP2
Date   : Fri Apr  5 12:04:21 2019
****************************************

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: reset (input port clocked by clka)
  Endpoint: tx/next_tstate_reg[1]
            (falling edge-triggered flip-flop clocked by clka)
  Path Group: clka
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clka (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  reset (in)                               0.15       1.15 r
  tx/U139/Y (OR2X1)                        0.37       1.52 r
  tx/U134/Y (NOR2X1)                       0.17       1.69 f
  tx/next_tstate_reg[1]/D (DFFNEGX1)       0.00       1.69 f
  data arrival time                                   1.69

  clock clka (fall edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  tx/next_tstate_reg[1]/CLK (DFFNEGX1)     0.00      10.00 f
  library setup time                      -0.37       9.63
  data required time                                  9.63
  -----------------------------------------------------------
  data required time                                  9.63
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                         7.94


  Startpoint: reset (input port clocked by clka)
  Endpoint: rx/next_rstate_reg[1]
            (falling edge-triggered flip-flop clocked by clka)
  Path Group: clka
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clka (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  reset (in)                               0.15       1.15 r
  rx/U147/Y (OR2X1)                        0.37       1.52 r
  rx/U142/Y (NOR2X1)                       0.17       1.69 f
  rx/next_rstate_reg[1]/D (DFFNEGX1)       0.00       1.69 f
  data arrival time                                   1.69

  clock clka (fall edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  rx/next_rstate_reg[1]/CLK (DFFNEGX1)     0.00      10.00 f
  library setup time                      -0.37       9.63
  data required time                                  9.63
  -----------------------------------------------------------
  data required time                                  9.63
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                         7.94


  Startpoint: reset (input port clocked by clka)
  Endpoint: rx/next_rstate_reg[2]
            (falling edge-triggered flip-flop clocked by clka)
  Path Group: clka
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clka (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  reset (in)                               0.15       1.15 r
  rx/U147/Y (OR2X1)                        0.37       1.52 r
  rx/U139/Y (AOI21X1)                      0.14       1.66 f
  rx/next_rstate_reg[2]/D (DFFNEGX1)       0.00       1.66 f
  data arrival time                                   1.66

  clock clka (fall edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  rx/next_rstate_reg[2]/CLK (DFFNEGX1)     0.00      10.00 f
  library setup time                      -0.37       9.63
  data required time                                  9.63
  -----------------------------------------------------------
  data required time                                  9.63
  data arrival time                                  -1.66
  -----------------------------------------------------------
  slack (MET)                                         7.97


1
report_power
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : UART
Version: N-2017.09-SP2
Date   : Fri Apr  5 12:04:22 2019
****************************************


Library(s) Used:

    osu05_stdcells (File: /clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db)


Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 5    
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   1.7747 mW   (77%)
  Net Switching Power  = 526.7798 uW   (23%)
                         ---------
Total Dynamic Power    =   2.3015 mW  (100%)

Cell Leakage Power     =  38.5034 nW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.4801        1.2367e-02            1.4830            0.4924  (  21.40%)
sequential         0.9086        6.9897e-03           15.0519            0.9156  (  39.78%)
combinational      0.3861            0.5074           21.9686            0.8935  (  38.82%)
--------------------------------------------------------------------------------------------------
Total              1.7747 mW         0.5268 mW        38.5034 nW         2.3016 mW
1
redirect timing.rep { report_timing }
redirect cell.rep { report_cell }
redirect power.rep { report_power }
quit

Thank you...
