// Seed: 1252926905
module module_0 (
    input wor id_0,
    input supply0 id_1,
    output wire id_2,
    output tri id_3,
    output supply1 id_4,
    input wire id_5
    , id_10,
    input uwire id_6,
    input tri1 id_7,
    input supply0 id_8
);
  wire [~ "" : 1] id_11;
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1,
    input  wand  id_2,
    input  tri1  id_3,
    inout  wand  id_4#(-1, 1),
    input  wor   id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_4,
      id_1,
      id_1,
      id_0,
      id_5,
      id_0,
      id_2
  );
  assign modCall_1.id_6 = 0;
  initial begin : LABEL_0
    `define pp_8 0
  end
  nor primCall (id_1, id_3, id_4);
  wire id_9, id_10;
endmodule
