Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 20 Nov 2018 00:35:42 -0000
Received: from icoremail.net (unknown [209.85.210.177])
	by mail-app4 (Coremail) with SMTP id cS_KCgDnX_98MPNbG7HaAQ--.55991S3;
	Tue, 20 Nov 2018 05:51:57 +0800 (CST)
Received: from mail-pf1-f177.google.com (unknown [209.85.210.177])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwAH7kl6MPNboFNaAA--.4402S3;
	Tue, 20 Nov 2018 05:51:54 +0800 (CST)
Received: by mail-pf1-f177.google.com with SMTP id u6so3024940pfh.11
        for <xuliker@zju.edu.cn>; Mon, 19 Nov 2018 13:51:54 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:subject:to:cc:references:from
         :message-id:date:user-agent:mime-version:in-reply-to
         :content-language:content-transfer-encoding:dkim-signature:sender
         :precedence:list-id;
        bh=6/0e+I4rU1OLAnDUGVUgzMoaE2+QBiApl/qN2KabI2o=;
        b=bb1Ze1nVMOvYYjrBQ7q+uHhALg8M22VDMssef8g0FgniFfWzPNseqsac5Y39Cjx24q
         781GcPJ9pgx4acr5YbMAZmnuT3cVj0WBe1GQ04mGpOUtqM+utHRo2kXs0gql8g0iYUkS
         8Unw3RLiWSwEgBW2unJ6qWJxxnpx1gbA2YeidPLkj+L4a7y4ti8rAMLlSi5j1RHxKfCf
         lYFAukz7P8wncv2WFligbazuMxmZO2YjmPkdxAYPFYyGOGp7T7DYsso4I9Mj+vQ3a84O
         y02q0vlT/RaTWCWwE20mYvigHimDItqfabrO+M86wu6IvrO1giIYk2AbquVoysO2fXsU
         ddpw==
X-Gm-Message-State: AGRZ1gJEiki7HYOF/LALJMfbT7FanD4AIKVNNhq1PfiU49PY1cYB+//A
	QnNOEgzqdl5xojPYsWvOC+SYOTtosJaL8VtZhKPQ27cmMz4GhRg=
X-Received: by 2002:a63:580a:: with SMTP id m10mr12995950pgb.332.1542664314060;
        Mon, 19 Nov 2018 13:51:54 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp3233513pju;
        Mon, 19 Nov 2018 13:51:53 -0800 (PST)
X-Google-Smtp-Source: AJdET5dCejjp5fiEY/Ug+jQpAAzXavKyPjduDj7bVJ3zlU/aUdGh2aRqYo9BqmLOf/MgsnE2cRDF
X-Received: by 2002:a62:ea10:: with SMTP id t16-v6mr25970240pfh.228.1542664313298;
        Mon, 19 Nov 2018 13:51:53 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542664313; cv=none;
        d=google.com; s=arc-20160816;
        b=ERYL5FmwMlACNwSJG6kNuDJ2aAKd0g2uLCNSDgR/lCNn6pZZxTGyCWyzQpdBBEKZ15
         PRR2RCwpVNDcCntCal10r/mU5CMPfMnOMKlzPZUr7jZwfRP0uHPg/f67ZSoNcxJAyeK/
         XMEJCCO1kU2zJl2P3kzsj7Y2qSir/xLiRnqoS3GcG1GMnCziH+ngv9ErdawDkNa2XZJh
         ibZDc2cQBGY44iZIFxyXqBDpr5m6V/Xt7w4SXWBOeFHBaSBTnDZbTxY5TVajt74yhzHX
         V2O0Cwr1MYtVc3I2rdinflQu6/Yg/MQ4VioIoSYZQeMp0FWAzfTKPtSzSVYpOw3M64+V
         gqGg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:cc:to:subject;
        bh=6/0e+I4rU1OLAnDUGVUgzMoaE2+QBiApl/qN2KabI2o=;
        b=ZGnftfqqzG1FQWpDQxkrXDthnmCPZZWSz/TYOAZt/BWcfmIrp6Uz/JRgyUVt/gAbe0
         kDCs9kV2jNv472aFgQU9t/QzBGwCZJNuViQZwBfYA8jLIOhsamP7xVlWPZb0T0bjH6Vw
         ubM1KLMVLJhbvpl58fB4HaQ8cdVHukMQrrmcK2IRzoqmwR0igR8UpnN2GPqfLRaSyIP4
         OrRfWpbgG6EbOQp0eV8YPGt1LBnFwcEMpE3R5Bgm0WwzkEdZaJIgjSfGe8BR42sPryZ0
         Z3lN8wPvA0n22DRMHKX2P6NzUyMT3ZmS37KsC3GYroxJa1NqfApaRlyzClSwF7KkLfpW
         xwaA==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=BrpOBvZa;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id t19-v6si9575584plo.69.2018.11.19.13.51.38;
        Mon, 19 Nov 2018 13:51:53 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1731260AbeKTIQr (ORCPT <rfc822;nullbytes00@gmail.com>
        + 99 others); Tue, 20 Nov 2018 03:16:47 -0500
Received: from hqemgate14.nvidia.com ([216.228.121.143]:15645 "EHLO
        hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1730748AbeKTIQr (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 20 Nov 2018 03:16:47 -0500
Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5bf3304a0000>; Mon, 19 Nov 2018 13:51:06 -0800
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate102.nvidia.com (PGP Universal service);
  Mon, 19 Nov 2018 13:51:06 -0800
X-PGP-Universal: processed;
        by hqpgpgate102.nvidia.com on Mon, 19 Nov 2018 13:51:06 -0800
Received: from [10.26.11.92] (172.20.13.39) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Mon, 19 Nov
 2018 21:51:04 +0000
Subject: Re: [PATCH v1 3/4] ARM: tegra: Restore memory arbitration on resume
 from LP1 on Tegra30+
To: Dmitry Osipenko <digetx@gmail.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        Peter De Schrijver <pdeschrijver@nvidia.com>
CC: <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>
References: <20180830185404.7224-1-digetx@gmail.com>
 <20180830185404.7224-4-digetx@gmail.com>
From: Jon Hunter <jonathanh@nvidia.com>
Message-ID: <48dc61a4-7dd0-5f0e-33e0-43c7833e8a37@nvidia.com>
Date: Mon, 19 Nov 2018 21:51:01 +0000
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.2.1
MIME-Version: 1.0
In-Reply-To: <20180830185404.7224-4-digetx@gmail.com>
X-Originating-IP: [172.20.13.39]
X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To
 HQMAIL101.nvidia.com (172.20.187.10)
Content-Type: text/plain; charset="utf-8"
Content-Language: en-US
Content-Transfer-Encoding: 7bit
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1542664266; bh=6/0e+I4rU1OLAnDUGVUgzMoaE2+QBiApl/qN2KabI2o=;
        h=X-PGP-Universal:Subject:To:CC:References:From:Message-ID:Date:
         User-Agent:MIME-Version:In-Reply-To:X-Originating-IP:
         X-ClientProxiedBy:Content-Type:Content-Language:
         Content-Transfer-Encoding;
        b=BrpOBvZacvll0TJJn5AU2QnD+2FN9vqbT7lzdsRJrVi38TtFU632AY/TQM6TAWxQd
         Ud4gXgZBgzgK/WcEaY8kRkkRLodu+hNnNcyYmVkM3yFICrVnrQNEFqJOrmVbtg0bLo
         QEcBHzb0/LJzx5xyAskahCrVshSzjAsK7D9HoMMcs0Vq+5BqdTBrzyG8gjT6duqxYa
         FAKVDYD2e0V1HNHwu3J/zzoPnEeDg55+KUfZAT/cfG783nUurkESloPqTqtjQVXaMf
         IASnQ0RF5BMq2D+v0ZpXjoSdVP2joxQSz+Axm3uVaD8UKzGqljWPvnOSVoXBd70+Bj
         W7MbCAF4WLPKA==
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwAH7kl6MPNboFNaAA--.4402S3
Authentication-Results: mail-app4; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxJFW7tr1rWw1DXr1DJr45trb_yoWrGFyrpr
	1q9Fyrtr4UtwnrWw4ftrWUA3yrWFZxZw4Du347WFyjyF4DX34F9r1UKay2qanrtr95tw4x
	XryDXa1furyqv3DanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUmFb7Iv0xC_Zr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Xr0_Ar1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwIxGrw
	CjxxvEa2IrMxk0xIA0c2IEe2xFo4CEbIxvr21lc7CjxVAKzI0EY4vE52x082I5MxkFs20E
	Y4vE44CYbxCE4x80FwCY02Avz4vEIxC_CwCY0x0Ix7I2Y4AK64vIr41lcIIF0xvE2Ix0cI
	8IcVAFwI0_Gr0_Xr1lcIIF0xvE2Ix0cI8IcVCY1x0267AKxVW8JVWxJwCYIxAIcVC2z280
	aVAFwI0_GcCE3s1lcIIF0xvEx4A2jsIEc7CjxVAFwI0_GcCE3s1l42xK82IYc2Ij64vIr4
	1l42xK82IY64kExVAvwVAq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_Gr1l
	x2IqxVAqx4xG67AKxVWUJVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17CE14
	v26r126r1DMIIYrxkI7VAKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW3JVWrJrUvcSsGvfC2
	KfnxnUUI43ZEXa7IU5pwZ5UUUUU==


On 30/08/2018 19:54, Dmitry Osipenko wrote:
> The external memory arbitration configuration is getting reset after
> memory entering into self-refresh mode, it shall be restored on the
> exit. Note that MC_EMEM_ARB_CFG register is shadowed and latching
> happens on the EMC timing update. This fixes 2x GPU performance
> degradation after resuming from LP1 on Tegra30.
> 
> Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
> ---
>  arch/arm/mach-tegra/iomap.h         |  9 +++++++++
>  arch/arm/mach-tegra/sleep-tegra30.S | 21 +++++++++++++++++++++
>  2 files changed, 30 insertions(+)
> 
> diff --git a/arch/arm/mach-tegra/iomap.h b/arch/arm/mach-tegra/iomap.h
> index 9e5b2f869fc8..9bc291e76887 100644
> --- a/arch/arm/mach-tegra/iomap.h
> +++ b/arch/arm/mach-tegra/iomap.h
> @@ -79,15 +79,24 @@
>  #define TEGRA_PMC_BASE			0x7000E400
>  #define TEGRA_PMC_SIZE			SZ_256
>  
> +#define TEGRA_MC_BASE			0x7000F000
> +#define TEGRA_MC_SIZE			SZ_1K
> +
>  #define TEGRA_EMC_BASE			0x7000F400
>  #define TEGRA_EMC_SIZE			SZ_1K
>  
> +#define TEGRA114_MC_BASE		0x70019000
> +#define TEGRA114_MC_SIZE		SZ_4K
> +
>  #define TEGRA_EMC0_BASE			0x7001A000
>  #define TEGRA_EMC0_SIZE			SZ_2K
>  
>  #define TEGRA_EMC1_BASE			0x7001A800
>  #define TEGRA_EMC1_SIZE			SZ_2K
>  
> +#define TEGRA124_MC_BASE		0x70019000
> +#define TEGRA124_MC_SIZE		SZ_4K
> +
>  #define TEGRA124_EMC_BASE		0x7001B000
>  #define TEGRA124_EMC_SIZE		SZ_2K
>  
> diff --git a/arch/arm/mach-tegra/sleep-tegra30.S b/arch/arm/mach-tegra/sleep-tegra30.S
> index 99ac9c6dcf7c..828f6c37afde 100644
> --- a/arch/arm/mach-tegra/sleep-tegra30.S
> +++ b/arch/arm/mach-tegra/sleep-tegra30.S
> @@ -44,6 +44,8 @@
>  #define EMC_XM2VTTGENPADCTRL		0x310
>  #define EMC_XM2VTTGENPADCTRL2		0x314
>  
> +#define MC_EMEM_ARB_CFG			0x90
> +
>  #define PMC_CTRL			0x0
>  #define PMC_CTRL_SIDE_EFFECT_LP0 (1 << 14) /* enter LP0 when CPU pwr gated */
>  
> @@ -418,6 +420,22 @@ _pll_m_c_x_done:
>  	movweq	r0, #:lower16:TEGRA124_EMC_BASE
>  	movteq	r0, #:upper16:TEGRA124_EMC_BASE
>  
> +	cmp	r10, #TEGRA30
> +	moveq	r2, #0x20
> +	movweq	r4, #:lower16:TEGRA_MC_BASE
> +	movteq	r4, #:upper16:TEGRA_MC_BASE
> +	cmp	r10, #TEGRA114
> +	moveq	r2, #0x34
> +	movweq	r4, #:lower16:TEGRA114_MC_BASE
> +	movteq	r4, #:upper16:TEGRA114_MC_BASE
> +	cmp	r10, #TEGRA124
> +	moveq	r2, #0x20
> +	movweq	r4, #:lower16:TEGRA124_MC_BASE
> +	movteq	r4, #:upper16:TEGRA124_MC_BASE
> +
> +	ldr	r1, [r5, r2]		@ restore MC_EMEM_ARB_CFG
> +	str	r1, [r4, #MC_EMEM_ARB_CFG]
> +
>  exit_self_refresh:
>  	ldr	r1, [r5, #0xC]		@ restore EMC_XM2VTTGENPADCTRL
>  	str	r1, [r0, #EMC_XM2VTTGENPADCTRL]
> @@ -546,6 +564,7 @@ tegra30_sdram_pad_address:
>  	.word	TEGRA_PMC_BASE + PMC_IO_DPD_STATUS			@0x14
>  	.word	TEGRA_CLK_RESET_BASE + CLK_RESET_CLK_SOURCE_MSELECT	@0x18
>  	.word	TEGRA_CLK_RESET_BASE + CLK_RESET_SCLK_BURST		@0x1c
> +	.word	TEGRA_MC_BASE + MC_EMEM_ARB_CFG				@0x20
>  tegra30_sdram_pad_address_end:
>  
>  tegra114_sdram_pad_address:
> @@ -562,6 +581,7 @@ tegra114_sdram_pad_address:
>  	.word	TEGRA_EMC1_BASE + EMC_AUTO_CAL_INTERVAL			@0x28
>  	.word	TEGRA_EMC1_BASE + EMC_XM2VTTGENPADCTRL			@0x2c
>  	.word	TEGRA_EMC1_BASE + EMC_XM2VTTGENPADCTRL2			@0x30
> +	.word	TEGRA114_MC_BASE + MC_EMEM_ARB_CFG			@0x34
>  tegra114_sdram_pad_adress_end:
>  
>  tegra124_sdram_pad_address:
> @@ -573,6 +593,7 @@ tegra124_sdram_pad_address:
>  	.word	TEGRA_PMC_BASE + PMC_IO_DPD_STATUS			@0x14
>  	.word	TEGRA_CLK_RESET_BASE + CLK_RESET_CLK_SOURCE_MSELECT	@0x18
>  	.word	TEGRA_CLK_RESET_BASE + CLK_RESET_SCLK_BURST		@0x1c
> +	.word	TEGRA124_MC_BASE + MC_EMEM_ARB_CFG			@0x20
>  tegra124_sdram_pad_address_end:
>  
>  tegra30_sdram_pad_size:
> 

Acked-by: Jon Hunter <jonathanh@nvidia.com>
Tested-by: Jon Hunter <jonathanh@nvidia.com>


-- 
nvpublic
