
5. Printing statistics.

=== $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0 ===

   Number of wires:                  6
   Number of wire bits:             55
   Number of public wires:           6
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0 ===

   Number of wires:                  6
   Number of wire bits:             53
   Number of public wires:           6
   Number of public wire bits:      53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== myproject_mul_16s_10ns_26_2_0_MulnS_4 ===

   Number of wires:                  6
   Number of wire bits:             80
   Number of public wires:           6
   Number of public wire bits:      80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe                          26
     $mul                           26

=== myproject_mul_16s_9ns_25_2_0_MulnS_3 ===

   Number of wires:                  6
   Number of wire bits:             77
   Number of public wires:           6
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe                          25
     $mul                           25

=== normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s ===

   Number of wires:                333
   Number of wire bits:           4910
   Number of public wires:         333
   Number of public wire bits:    4910
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                197
     $add                          585
     $dff                          513
     $dffe                        1042
     $mux                          513

=== design hierarchy ===

   normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s      1
     $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0      0
       myproject_mul_16s_10ns_26_2_0_MulnS_4      0
     $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0      0
       myproject_mul_16s_9ns_25_2_0_MulnS_3      0

   Number of wires:                333
   Number of wire bits:           4910
   Number of public wires:         333
   Number of public wire bits:    4910
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                197
     $add                          585
     $dff                          513
     $dffe                        1042
     $mux                          513

