{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&citation_for_view=ZgvhpvEAAAAJ:aqlVkmm33-oC", "title": "COMBA: A comprehensive model-based analysis framework for high level synthesis of real applications", "published_by": "2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 430-437, 2017", "authors": ["J Zhao", "L Feng", "S Sinha", "W Zhang", "Y Liang", "B He"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7735362640978493239", "cited_by": 120.0, "year": 2017}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&citation_for_view=ZgvhpvEAAAAJ:-f6ydRqryjwC", "title": "Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis", "published_by": "2019 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2019", "authors": ["J Zhao", "T Liang", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6504969072296255987", "cited_by": 50.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&citation_for_view=ZgvhpvEAAAAJ:IWHjjKOFINEC", "title": "Performance Modeling and Directives Optimization for High-Level Synthesis on FPGA", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2019", "authors": ["J Zhao", "L Feng", "S Sinha", "W Zhang", "Y Liang", "B He"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2173046576606867151", "cited_by": 46.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&citation_for_view=ZgvhpvEAAAAJ:8k81kl-MbHgC", "title": "Low-Power FPGA Design Using Memoization-Based Approximate Computing", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (8\u00a0\u2026, 2016", "authors": ["S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13020222198742769352", "cited_by": 41.0, "year": 2016}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&citation_for_view=ZgvhpvEAAAAJ:4JMBOYKVnBMC", "title": "HL-Pow: A Learning-Based Power Modeling Framework for High-Level Synthesis", "published_by": "2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC), 574-580, 2020", "authors": ["Z Lin", "J Zhao", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13040002040084209602", "cited_by": 25.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&citation_for_view=ZgvhpvEAAAAJ:4TOpqqG69KYC", "title": "Paas: A system level simulator for heterogeneous computing architectures", "published_by": "2017 27th International Conference on Field Programmable Logic and\u00a0\u2026, 2017", "authors": ["T Liang", "L Feng", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2405110763497174577", "cited_by": 21.0, "year": 2017}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&citation_for_view=ZgvhpvEAAAAJ:TFP_iSt0sucC", "title": "FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications", "published_by": "2020 30th International Conference on Field-Programmable Logic and\u00a0\u2026, 2020", "authors": ["J Zhao", "T Liang", "L Feng", "W Ding", "S Sinha", "W Zhang", "S Shen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6696297901145568276", "cited_by": 16.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&citation_for_view=ZgvhpvEAAAAJ:ULOm3_A8WrAC", "title": "Parallelizing Hardware Tasks on Multi-Context FPGA with Efficient Placement and Scheduling Algorithms", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2018", "authors": ["H Liang", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3426825466277257983", "cited_by": 15.0, "year": 2018}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&citation_for_view=ZgvhpvEAAAAJ:mB3voiENLucC", "title": "Towards Efficient and Scalable Acceleration of Online Decision Tree Learning on FPGA", "published_by": "2019 IEEE 27th Annual International Symposium on Field-Programmable Custom\u00a0\u2026, 2019", "authors": ["Z Lin", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13458918306202764995", "cited_by": 13.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&citation_for_view=ZgvhpvEAAAAJ:L8Ckcad2t8MC", "title": "Hi-DMM: High-Performance Dynamic Memory Management in High-Level Synthesis", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2018", "authors": ["T Liang", "J Zhao", "L Feng", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5884063871228136212", "cited_by": 12.0, "year": 2018}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&citation_for_view=ZgvhpvEAAAAJ:_Qo2XoVZTnwC", "title": "Hi-ClockFlow: Multi-Clock Dataflow Automation and Throughput Optimization in High-Level Synthesis", "published_by": "2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-6, 2019", "authors": ["T Liang", "J Zhao", "L Feng", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15857262050716755039", "cited_by": 11.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&citation_for_view=ZgvhpvEAAAAJ:QIV2ME_5wuYC", "title": "An Ensemble Learning Approach for In-Situ Monitoring of FPGA Dynamic Power", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2018", "authors": ["Z Lin", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8058634166137525447", "cited_by": 11.0, "year": 2018}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&citation_for_view=ZgvhpvEAAAAJ:Zph67rFs4hoC", "title": "Heterosim: A heterogeneous cpu-fpga simulator", "published_by": "IEEE Computer Architecture Letters 16 (1), 38-41, 2017", "authors": ["L Feng", "H Liang", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=445375609735932186", "cited_by": 11.0, "year": 2017}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&citation_for_view=ZgvhpvEAAAAJ:TQgYirikUcIC", "title": "Optimization of Convolutional Neural Networks on Resource Constrained Devices", "published_by": "2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2019", "authors": ["A Sateesan", "S Sinha", "S KG"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11143818869328116147", "cited_by": 10.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&citation_for_view=ZgvhpvEAAAAJ:u5HHmVD_uO8C", "title": "Extended compatibility path based hardware binding algorithm for area-time efficient designs", "published_by": "2nd Asia Symposium on Quality Electronic Design (ASQED), 151-156, 2010", "authors": ["U Dhawan", "S Sinha", "SK Lam", "T Srikanthan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1864359332608502561", "cited_by": 10.0, "year": 2010}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&citation_for_view=ZgvhpvEAAAAJ:k_IJM867U9cC", "title": "Hard-ODT: Hardware-Friendly Online Decision Tree Learning Algorithm and System", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2020", "authors": ["Z Lin", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15029400552970807672", "cited_by": 9.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&citation_for_view=ZgvhpvEAAAAJ:dhFuZR0502QC", "title": "A Collaborative Framework for FPGA-based CNN Design Modeling and Optimization", "published_by": "2018 28th International Conference on Field Programmable Logic and\u00a0\u2026, 2018", "authors": ["J Mu", "W Zhang", "H Liang", "S Sinha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3967184888913965361", "cited_by": 9.0, "year": 2018}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&citation_for_view=ZgvhpvEAAAAJ:qxL8FJ1GzNcC", "title": "FinTech: The New Frontier", "published_by": "IEEE Potentials 36 (6), 6-7, 2017", "authors": ["S Sinha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5276081978062555711", "cited_by": 9.0, "year": 2017}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&citation_for_view=ZgvhpvEAAAAJ:Tyk-4Ss8FVUC", "title": "Understanding industrial espionage for greater technological and economic security", "published_by": "IEEE Potentials 31 (3), 37-41, 2012", "authors": ["S Sinha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7189169471816708015", "cited_by": 9.0, "year": 2012}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&citation_for_view=ZgvhpvEAAAAJ:maZDTaKrznsC", "title": "A Survey of Algorithmic and Hardware Optimization Techniques for Vision Convolutional Neural Networks on FPGAs", "published_by": "Neural Processing Letters 53 (3), 2331-2377, 2021", "authors": ["A Sateesan", "S Sinha", "S KG", "AP Vinod"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3409502531979224441", "cited_by": 8.0, "year": 2021}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:M3ejUd6NZC8C", "title": "A Glimpse into the World of FinTech Accelerators? The Open Vault at OCBC", "published_by": "IEEE Potentials 36 (6), 20-23, 2017", "authors": ["S Sinha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=258092545029564790", "cited_by": 8.0, "year": 2017}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:ufrVoPGSRksC", "title": "Dataflow graph partitioning for area-efficient high-level synthesis with systems perspective", "published_by": "ACM Transactions on Design Automation of Electronic Systems (TODAES) 20 (1\u00a0\u2026, 2014", "authors": ["S Sinha", "T Srikanthan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11932758642638382057", "cited_by": 8.0, "year": 2014}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:hMod-77fHWUC", "title": "AMF-Placer: High-Performance Analytical Mixed-size Placer for FPGA", "published_by": "2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 1-9, 2021", "authors": ["T Liang", "G Chen", "J Zhao", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4133496308486897279", "cited_by": 7.0, "year": 2021}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:bEWYMUwI8FkC", "title": "Optimizing OpenCL-Based CNN Design on FPGA with Comprehensive Design Space Exploration and Collaborative Performance Modeling", "published_by": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 13 (3), 1-28, 2020", "authors": ["J Mu", "W Zhang", "H Liang", "S Sinha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10853990924837840250", "cited_by": 7.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:e5wmG9Sq2KIC", "title": "Smart Nation: Indoor Navigation for the Visually Impaired", "published_by": "2019 4th International Conference on Intelligent Transportation Engineering\u00a0\u2026, 2019", "authors": ["LB Leng", "KG Smitha", "S Sinha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10961913380401657007", "cited_by": 7.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:roLk4NBRz8UC", "title": "High-level synthesis: Boosting designer productivity and reducing time to market", "published_by": "IEEE Potentials 34 (4), 31-35, 2015", "authors": ["S Sinha", "T Srikanthan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13869242080807608018", "cited_by": 7.0, "year": 2015}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:blknAaTinKkC", "title": "Load-Step: A Precise TrustZone Execution Control Framework for Exploring New Side-channel Attacks Like Flush+ Evict", "published_by": "2021 58th ACM/IEEE Design Automation Conference (DAC), 979-984, 2021", "authors": ["Z Kou", "W He", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16373171087777958700", "cited_by": 6.0, "year": 2021}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:iH-uZ7U-co4C", "title": "iGPU Leak: An Information Leakage Vulnerability on Intel Integrated GPU", "published_by": "2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC), 56-61, 2020", "authors": ["HE Wenjian", "W Zhang", "S Sinha", "S Das"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13859725513409180063", "cited_by": 6.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:MXK_kJrjxJIC", "title": "Analytical delay model for CPU-FPGA data paths in programmable system-on-chip FPGA", "published_by": "Proceedings of the 12th International Symposium on Applied Reconfigurable\u00a0\u2026, 2016", "authors": ["M Tahghighi", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8636309718658386318", "cited_by": 6.0, "year": 2016}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:hqOjcs7Dif8C", "title": "Static hardware task placement on multi-context FPGA using hybrid genetic algorithm", "published_by": "2015 25th International Conference on Field Programmable Logic and\u00a0\u2026, 2015", "authors": ["H Liang", "S Sinha", "R Warrier", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9144201169591516452", "cited_by": 6.0, "year": 2015}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:UeHWp8X0CEIC", "title": "Dataflow graph partitioning for high level synthesis", "published_by": "22nd International Conference on Field Programmable Logic and Applications\u00a0\u2026, 2012", "authors": ["S Sinha", "T Srikanthan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5576806506166035006", "cited_by": 6.0, "year": 2012}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:u-x6o8ySG0sC", "title": "A novel binding algorithm to reduce critical path delay during high level synthesis", "published_by": "2011 IEEE Computer Society Annual Symposium on VLSI, 278-283, 2011", "authors": ["S Sinha", "U Dhawan", "SK Lam", "T Srikanthan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3134143905083257633", "cited_by": 6.0, "year": 2011}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:qUcmZB5y_30C", "title": "LAMA: Link-Aware Hybrid Management for Memory Accesses in Emerging CPU-FPGA Platforms", "published_by": "Proceedings of the 56th Annual Design Automation Conference 2019, 1-6, 2019", "authors": ["L Feng", "J Zhao", "T Liang", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4209175547245862029", "cited_by": 5.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:_kc_bZDykSQC", "title": "Scalable Light-Weight Integration of FPGA Based Accelerators with Chip Multi-Processors", "published_by": "IEEE Transactions on Multi-Scale Computing Systems 4 (2), 152-162, 2018", "authors": ["Z Lin", "S Sinha", "H Liang", "L Feng", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14365590561507916701", "cited_by": 5.0, "year": 2018}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:kNdYIx-mwKoC", "title": "Advanced/Smart Manufacturing: From Nanoscale to Megascale", "published_by": "IEEE Potentials 35 (4), 7-8, 2016", "authors": ["S Sinha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17367509494687572376", "cited_by": 5.0, "year": 2016}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:r0BpntZqJG4C", "title": "Using the clock period constraint to your advantage", "published_by": "Xcell Journal 77, 46-49, 2011", "authors": ["S Sinha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18324805978946115569", "cited_by": 4.0, "year": 2011}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:hFOr9nPyWt4C", "title": "Celebrating Sports Technology Awards", "published_by": "IEEE Potentials 38 (3), 35-38, 2019", "authors": ["S Sinha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11447892982413900016", "cited_by": 3.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:mVmsd5A6BfQC", "title": "Tracking Vulnerable People Using Body Worn QR Code", "published_by": "A Final Student Application Paper Presented to IEEE Standards Association in\u00a0\u2026, 2018", "authors": ["GK Hong", "S Sinha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9507814368385275388", "cited_by": 3.0, "year": 2018}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:Y0pCki6q_DkC", "title": "The benefits of volunteering", "published_by": "IEEE Potentials 33 (3), 30-31, 2014", "authors": ["S Sinha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11028490225297301213", "cited_by": 3.0, "year": 2014}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:zYLM7Y9cAGgC", "title": "IP-Enabled C/C++ Based High Level Synthesis:A Step Towards Better Designer Productivity and Design Performance", "published_by": "International Journal of Reconfigurable Computing 2014, 2014", "authors": ["S Sinha", "T Srikanthan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12875686562662881785", "cited_by": 3.0, "year": 2014}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:d1gkVwhDpl0C", "title": "Hardware complexity metrics for high level synthesis of software functions", "published_by": "VLSI Design, Automation and Test (VLSI-DAT), 2011 International Symposium on\u00a0\u2026, 2011", "authors": ["S Sinha", "T Srikanthan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5816832822406746533,9921668203543691573", "cited_by": 3.0, "year": 2011}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:NaGl4SEjCO4C", "title": "Design and Analysis of RSA and Paillier Homomorphic Cryptosystems Using PSO-Based Evolutionary Computation", "published_by": "IEEE Transactions on Computers, 2023", "authors": ["SS Reddy", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16074510282817267665", "cited_by": 2.0, "year": 2023}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:isC4tDSrTZIC", "title": "DASH: Design Automation for Synthesis and Hardware Generation for CNN", "published_by": "2020 International Conference on Field-Programmable Technology (ICFPT), 72-75, 2020", "authors": ["A Sateesan", "S Sinha", "KG Smitha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14166447646170605764", "cited_by": 2.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:R3hNpaxXUhUC", "title": "Smart Nation: Offline Public Transport Made Easy", "published_by": "2019 4th International Conference on Intelligent Transportation Engineering\u00a0\u2026, 2019", "authors": ["AP Keong", "KG Smitha", "S Sinha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4379040628635710356", "cited_by": 2.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:7PzlFSSx8tAC", "title": "CAMAS: Static and Dynamic Hybrid Cache Management for CPU-FPGA Platforms", "published_by": "2018 IEEE 26th Annual International Symposium on Field-Programmable Custom\u00a0\u2026, 2018", "authors": ["L Feng", "S Sinha", "W Zhang", "Y Liang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7826279825962918382", "cited_by": 2.0, "year": 2018}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:4DMP91E08xMC", "title": "A hybrid approach to cache management in heterogeneous CPU-FPGA platforms", "published_by": "2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 937-944, 2017", "authors": ["L Feng", "S Sinha", "W Zhang", "Y Liang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15528965681359241920", "cited_by": 2.0, "year": 2017}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:ns9cj8rnVeAC", "title": "FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs", "published_by": "Proceedings of the 2023 ACM/SIGDA International Symposium on Field\u00a0\u2026, 2023", "authors": ["L Du", "T Liang", "S Sinha", "Z Xie", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4973427033114851358", "cited_by": 1.0, "year": 2023}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:O3NaXMp0MMsC", "title": "SolSec Labs: Virtual labs for learning smart contract security", "published_by": "IEEE Potentials 41 (6), 13-18, 2022", "authors": ["D Jain", "S Sinha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1201624336560719636", "cited_by": 1.0, "year": 2022}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:GnPB-g6toBAC", "title": "AMF-Placer 2.0: Open Source Timing-driven Analytical Mixed-size Placer for Large-scale Heterogeneous FPGA", "published_by": "arXiv preprint arXiv:2210.08682, 2022", "authors": ["T Liang", "G Chen", "J Zhao", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17345312934139380518", "cited_by": 1.0, "year": 2022}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:YFjsv_pBGBYC", "title": "Variable Bit-Precision Vector Extension for RISC-V Based Processors", "published_by": "2021 IEEE 14th International Symposium on Embedded Multicore/Many-core\u00a0\u2026, 2021", "authors": ["RK Risikesh", "S Sinha", "N Rao"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16361526203175783518", "cited_by": 1.0, "year": 2021}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:NMxIlDl6LWMC", "title": "Detection of Cache Side Channel Attacks Using Thread Level Monitoring of Hardware Performance Counters", "published_by": "2021 IEEE 14th International Symposium on Embedded Multicore/Many-core\u00a0\u2026, 2021", "authors": ["PP Bhade", "S Sinha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16469964968206987158", "cited_by": 1.0, "year": 2021}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:JV2RwH3_ST0C", "title": "Exploiting Weight Statistics for Compressed Neural Network Implementation on Hardware", "published_by": "2021 IEEE 3rd International Conference on Artificial Intelligence Circuits\u00a0\u2026, 2021", "authors": ["P Kashikar", "S Sinha", "AK Verma"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3384126795828127067", "cited_by": 1.0, "year": 2021}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:RHpTSmoSYBkC", "title": "Artificial intelligence for all using R programming language", "published_by": "AI Matters 5 (4), 10-13, 2020", "authors": ["S Sinha", "CP George"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14030065969111080589", "cited_by": 1.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:ZeXyd9-uunAC", "title": "A Hybrid Data-Consistent Framework for Link-Aware AccessManagement in Emerging CPU-FPGA Platforms", "published_by": "Proceedings of the 2019 ACM/SIGDA International Symposium on Field\u00a0\u2026, 2019", "authors": ["L Feng", "J Zhao", "T Liang", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15901233215877097965", "cited_by": 1.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:UebtZRa9Y70C", "title": "SynDFG: Synthetic dataflow graph generator for high-level synthesis", "published_by": "2015 6th Asia Symposium on Quality Electronic Design (ASQED), 50-55, 2015", "authors": ["S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6418917993195500963", "cited_by": 1.0, "year": 2015}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:LkGwnXOMwfcC", "title": "Finding happiness and satisfaction during your Ph. D. program", "published_by": "IEEE Potentials 34 (3), 36-38, 2015", "authors": ["S Sinha", "M Nikdast"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10703054037376622286", "cited_by": 1.0, "year": 2015}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:_FxGoFyzp5QC", "title": "What and what not to expect from your Ph. D. advisor", "published_by": "IEEE Potentials 34 (3), 22-24, 2015", "authors": ["S Sinha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6814509798861803348", "cited_by": 1.0, "year": 2015}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:ldfaerwXgEUC", "title": "Lossless Neural Network Model Compression Through Exponent Sharing", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2023", "authors": ["P Kashikar", "O Sentieys", "S Sinha"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:2P1L_qKh6hAC", "title": "Tensor-Product-Based Accelerator for Area-efficient and Scalable Number Theoretic Transform", "published_by": "2023 IEEE 31st Annual International Symposium on Field-Programmable Custom\u00a0\u2026, 2023", "authors": ["Y Zhang", "SR Sathi", "Z Kou", "S Sinha", "W Zhang"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:70eg2SAEIzsC", "title": "Cache Side-channel Attacks and Defenses of the Sliding Window Algorithm in TEEs", "published_by": "2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2023", "authors": ["KOU Zili", "S Sinha", "HE Wenjian", "W ZHANG"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:RYcK_YlVTxYC", "title": "HL-Pow: Learning-Assisted Pre-RTL Power Modeling and Optimization for FPGA HLS", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023", "authors": ["Z Lin", "T Liang", "J Zhao", "S Sinha", "W Zhang"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:J_g5lzvAfSwC", "title": "TinyML Based Physical Computing for Education", "published_by": "2022 IEEE 19th India Council International Conference (INDICON), 1-4, 2022", "authors": ["A Debbarma", "S Sinha"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:35N4QoGY0k4C", "title": "Machine Learning Based Webcasting Analytics for Indian Elections-Reflections on Deployment", "published_by": "International Conference on Computer Vision and Image Processing, 47-57, 2022", "authors": ["A Saxena", "S Sinha"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:RGFaLdJalmkC", "title": "Attack Directories on ARM big. LITTLE Processors", "published_by": "Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided\u00a0\u2026, 2022", "authors": ["Z Kou", "S Sinha", "W He", "W Zhang"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:BqipwSGYUEgC", "title": "Workings of science: Is engineering applied science?", "published_by": "Ubiquity 2022 (May), 1-6, 2022", "authors": ["S Sinha"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:g5m5HwL7SMYC", "title": "PyVidya-A Chatbot for Learning Python Programming Language", "published_by": "Indian Institute of Technology Goa, 2022", "authors": ["S Salunke", "S Sinha"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:M05iB0D1s5AC", "title": "Computational pipeline and tool for identifying target genes", "published_by": "Indian Institute of Technology Goa, 2022", "authors": ["S Sinha"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:lSLTfruPkqcC", "title": "TinyML for Edge Devices and its Applications in Education", "published_by": "Indian Institute of Technology Goa, 2022", "authors": ["A Debbarma", "S Sinha"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:M3NEmzRMIkIC", "title": "Compressing CNNs by Exponent Sharing in Weights using IEEE Single Precision Format", "published_by": "2021 22nd International Symposium on Quality Electronic Design (ISQED), 317-317, 2021", "authors": ["P Kashikar", "S Sinha"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:vV6vV6tmYwMC", "title": "Developing a Framework for Automated Penetration Testing with Remediation", "published_by": "Indian Institute of Technology Goa, 2021", "authors": ["R Varale", "S Sinha"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:hC7cP41nSMkC", "title": "Sports and Technology? A Dynamic Combination", "published_by": "IEEE Potentials 38 (3), 6-7, 2019", "authors": ["S Sinha"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:Wp0gIr-vW9MC", "title": "When Scientific Luminaries Interact with Students", "published_by": "IEEE Potentials 37 (3), 27-29, 2018", "authors": ["S Sinha"], "cited_by_link": NaN, "cited_by": NaN, "year": 2018}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:YOwf2qJgpHMC", "title": "My First Lecture and Other Lessons in Teaching", "published_by": "IEEE Potentials 36 (3), 30-32, 2017", "authors": ["S Sinha"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:KlAtU1dfN6UC", "title": "Area Efficient Hardware Architecture for Implicitly-Defined Complex Events Processing", "published_by": "2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 667-672, 2016", "authors": ["M Tahghighi", "W Zhang", "S Sinha"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:3fE2CSJIrl8C", "title": "Industry Consortia: A Source for Education and Research", "published_by": "IEEE Potentials 35 (3), 23-26, 2016", "authors": ["S Sinha"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:0EnyYjriUFMC", "title": "Engineer and Artist-A Promising Collaboration", "published_by": "IEEE Potentials 34 (6), 6-7, 2015", "authors": ["S Sinha"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:9ZlFYXVOiuMC", "title": "Presents the introductory editorial for this issue of the publication.", "published_by": "IEEE Potentials 34 (6), 6-7, 2015", "authors": ["S Sinha"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:eQOLeE2rZwMC", "title": "EXTENDED COMPATIBILITY PATH BASED HARDWARE BINDING: AN ADAPTIVE ALGORITHM FOR HIGH LEVEL SYNTHESIS OF AREA-TIME EFFICIENT DESIGNS", "published_by": "Journal of Circuits, Systems and Computers 23 (09), 1450131, 2014", "authors": ["S Sinha", "U Dhawan", "T Srikanthan"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:YsMSGLbcyi4C", "title": "Using your Ph. D. experience as a catalyst for change", "published_by": "IEEE Potentials 33 (3), 23-24, 2014", "authors": ["S Sinha"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:5nxA0vEk-isC", "title": "Architecture and application-aware management of complexity of mapping multiplication to FPGA DSP blocks in high level synthesis", "published_by": "International Journal of Reconfigurable Computing 2014, 11, 2014", "authors": ["S Sinha", "T Srikanthan"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:Se3iqnhoufwC", "title": "Intelligent high level synthesis for customization on reconfigurable platforms", "published_by": "Nanyang Technological University, 2014", "authors": ["S Sinha"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:9yKSN-GCB0IC", "title": "A framework for high level synthesis of transcendental functions", "published_by": "Proceedings of 2011 International Symposium on VLSI Design, Automation and\u00a0\u2026, 2011", "authors": ["S Sinha", "T Srikanthan"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:2osOgNQ5qMEC", "title": "Designing with FPGAs-A Guide for Embedded Development", "published_by": "Circuit Cellar-The Magazine For Computer Applications, 38, 2009", "authors": ["S Sinha"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:qjMakFHDy7sC", "title": "A Novel Approach to Low Power Analog Circuit Synthesis using Genetic Algorithms", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2007}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=ZgvhpvEAAAAJ&cstart=20&pagesize=80&citation_for_view=ZgvhpvEAAAAJ:W7OEmFMy1HYC", "title": "Essay: A greater role for IEEE Student Branches", "published_by": "IEEE Potentials 25 (6), 4-4, 2006", "authors": ["S Sinha"], "cited_by_link": NaN, "cited_by": NaN, "year": 2006}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["591", "11", "15"], "Since 2018": ["535", "11", "13"]}, "chart": {"2012": 2, "2013": 2, "2014": 4, "2015": 11, "2016": 15, "2017": 18, "2018": 35, "2019": 58, "2020": 89, "2021": 105, "2022": 145, "2023": 102}}, "co_authors": [{"link": "https://scholar.google.com/citations?user=1nl6hScAAAAJ&hl=en", "name": "Wei Zhang", "ext": "Hong Kong University of Science and Technology"}, {"link": "https://scholar.google.com/citations?user=c0rOJFwAAAAJ&hl=en", "name": "Jieru Zhao", "ext": "Assistant Professor, Shanghai Jiao Tong University"}, {"link": "https://scholar.google.com/citations?user=JpN67pYAAAAJ&hl=en", "name": "Tingyuan LIANG", "ext": "Hong Kong University of Science and Technology"}, {"link": "https://scholar.google.com/citations?user=Ltp8loUAAAAJ&hl=en", "name": "Yun (Eric) Liang", "ext": "Associate Professor, Peking University"}, {"link": "https://scholar.google.com/citations?user=RgK2ercAAAAJ&hl=en", "name": "Zhe Lin", "ext": "Assistant Professor, the School of Integrated Circuits, Sun Yat-sen University, China"}, {"link": "https://scholar.google.com/citations?user=9mD7MHgAAAAJ&hl=en", "name": "Smitha K G", "ext": "Senior Lecturer, Nanyang Technological University"}, {"link": "https://scholar.google.com/citations?user=bgypT7gAAAAJ&hl=en", "name": "Arish Sateesan", "ext": "KU Leuven, Belgium"}, {"link": "https://scholar.google.com/citations?user=9IvxlewAAAAJ&hl=en", "name": "Wenjian He", "ext": "Hong Kong University of Science and Technology"}, {"link": "https://scholar.google.com/citations?user=GKNTRscAAAAJ&hl=en", "name": "Udit Dhawan", "ext": "Turtle Shell Technologies Private Limited"}, {"link": "https://scholar.google.com/citations?user=gJjJ3QsAAAAJ&hl=en", "name": "Mohammad Tahghighi", "ext": "Eindhoven University of Technology"}, {"link": "https://scholar.google.com/citations?user=cfN94gkAAAAJ&hl=en", "name": "Prachi Kashikar", "ext": "Indian Institute of Technology Goa"}, {"link": "https://scholar.google.com/citations?user=n5TqV2kAAAAJ&hl=en", "name": "Rakesh Warrier", "ext": "Nanyang Technological University"}, {"link": "https://scholar.google.com/citations?user=y48KryIAAAAJ&hl=en", "name": "Mahdi Nikdast", "ext": "Electrical and Computer Engineering, Colorado State University"}, {"link": "https://scholar.google.com/citations?user=INUSWwsAAAAJ&hl=en", "name": "Mythili P", "ext": "Professor, Cochin university of Science and Technology"}], "interests": ["Reconfigurable Computing", "Computer Architecture", "Embedded Systems", "Computing Systems Architecture & Security"], "link": "https://scholar.google.com/citations?user=ZgvhpvEAAAAJ&hl=en", "name": "Sharad Sinha", "affiliates": []}