-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
-- Date        : Thu Mar 29 06:01:36 2018
-- Host        : acme1 running 64-bit Ubuntu 16.04.2 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_
--               test_low_freq_marion2018_up_blk_mem_gen_v8_3_i25_sim_netlist.vhdl
-- Design      : test_low_freq_marion2018_up_blk_mem_gen_v8_3_i25
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k160tffg676-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    douta_array : in STD_LOGIC_VECTOR ( 35 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC;
  signal sel_pipe_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[0]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[10]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[11]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[12]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[13]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[14]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \douta[15]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \douta[16]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \douta[17]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \douta[1]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[2]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[3]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[4]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[5]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \douta[8]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \douta[9]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\ : label is "soft_lutpair0";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(18),
      I1 => douta_array(0),
      I2 => sel_pipe_d1,
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(28),
      I1 => douta_array(10),
      I2 => sel_pipe_d1,
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(29),
      I1 => douta_array(11),
      I2 => sel_pipe_d1,
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(30),
      I1 => douta_array(12),
      I2 => sel_pipe_d1,
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(31),
      I1 => douta_array(13),
      I2 => sel_pipe_d1,
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(32),
      I1 => douta_array(14),
      I2 => sel_pipe_d1,
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(33),
      I1 => douta_array(15),
      I2 => sel_pipe_d1,
      O => douta(15)
    );
\douta[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(34),
      I1 => douta_array(16),
      I2 => sel_pipe_d1,
      O => douta(16)
    );
\douta[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(35),
      I1 => douta_array(17),
      I2 => sel_pipe_d1,
      O => douta(17)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(19),
      I1 => douta_array(1),
      I2 => sel_pipe_d1,
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(20),
      I1 => douta_array(2),
      I2 => sel_pipe_d1,
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(21),
      I1 => douta_array(3),
      I2 => sel_pipe_d1,
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(22),
      I1 => douta_array(4),
      I2 => sel_pipe_d1,
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(23),
      I1 => douta_array(5),
      I2 => sel_pipe_d1,
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(24),
      I1 => douta_array(6),
      I2 => sel_pipe_d1,
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(25),
      I1 => douta_array(7),
      I2 => sel_pipe_d1,
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(26),
      I1 => douta_array(8),
      I2 => sel_pipe_d1,
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(27),
      I1 => douta_array(9),
      I2 => sel_pipe_d1,
      O => douta(9)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel_pipe,
      I1 => ena,
      I2 => sel_pipe_d1,
      O => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1_n_0\,
      Q => sel_pipe_d1,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => sel_pipe,
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\,
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000",
      INITP_01 => X"C0000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFC000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0001FFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"0007FFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFE00000000000000",
      INITP_05 => X"FFFFFF00000000000FFFFFFFFFFFE000000000001FFFFFFFFFFFFE0000000000",
      INITP_06 => X"0003FFFFFFFF000000001FFFFFFFFF0000000003FFFFFFFFF80000000007FFFF",
      INITP_07 => X"0000001FFFFFFE0000001FFFFFFF00000003FFFFFFF80000000FFFFFFFF00000",
      INITP_08 => X"FFE000003FFFFF800000FFFFFF000000FFFFFF8000003FFFFFE0000007FFFFFF",
      INITP_09 => X"7FFFF00001FFFFE00003FFFFC00003FFFFE00001FFFFF000003FFFFE000007FF",
      INITP_0A => X"0007FFF80003FFFC0001FFFF00007FFFE0000FFFFC0000FFFFC0000FFFFE0000",
      INITP_0B => X"FFC000FFFE0007FFF0001FFF8000FFFE0001FFFC0007FFF80007FFF0000FFFF0",
      INITP_0C => X"003FFE001FFF0007FFC000FFF8003FFE0007FFC000FFFC000FFF8001FFF8000F",
      INITP_0D => X"FFE001FFC003FFC003FF8007FF8007FF8007FFC003FFC003FFE001FFF000FFF8",
      INITP_0E => X"800FFC007FF001FFC00FFE003FF800FFE003FF8007FF001FFC003FF8007FF001",
      INITP_0F => X"FFC00FFC00FFC00FFC007FE007FE007FF003FF001FF801FFC00FFE007FF003FF",
      INIT_00 => X"282726252322211F1E1D1C1A19181615141311100F0D0C0B0A08070604030201",
      INIT_01 => X"52514F4E4D4C4A49484645444241403F3D3C3B39383735343332302F2E2C2B2A",
      INIT_02 => X"7C7B79787776747372706F6E6C6B6A686766646362605F5E5D5B5A5957565553",
      INIT_03 => X"A7A6A4A3A1A09F9D9C9B99989795949391908F8D8C8B89888785848381807F7D",
      INIT_04 => X"D2D1D0CECDCBCAC9C7C6C5C3C2C1BFBEBCBBBAB8B7B6B4B3B2B0AFAEACABAAA8",
      INIT_05 => X"FFFDFCFAF9F8F6F5F3F2F1EFEEEDEBEAE8E7E6E4E3E1E0DFDDDCDBD9D8D6D5D4",
      INIT_06 => X"2C2B292826252322211F1E1C1B19181715141211100E0D0B0A08070604030100",
      INIT_07 => X"5A595756545352504F4D4C4A494746444342403F3D3C3A393736353332302F2D",
      INIT_08 => X"8A8887858482817F7E7C7B797876757372706F6E6C6B696866656362605F5D5C",
      INIT_09 => X"BBB9B8B6B5B3B2B0AEADABAAA8A7A5A4A2A19F9E9C9B999896949391908E8D8B",
      INIT_0A => X"EDECEAE8E7E5E4E2E0DFDDDCDAD8D7D5D4D2D1CFCDCCCAC9C7C6C4C3C1BFBEBC",
      INIT_0B => X"211F1E1C1A1917161412110F0D0C0A080705040200FFFDFCFAF8F7F5F4F2F0EF",
      INIT_0C => X"57555351504E4C4B4947464442413F3D3C3A3837353332302E2D2B2928262423",
      INIT_0D => X"8E8C8A8987858382807E7C7B7977757472706F6D6B6968666462615F5D5C5A58",
      INIT_0E => X"C7C5C3C2C0BEBCBAB9B7B5B3B1B0AEACAAA8A7A5A3A1A09E9C9A989795939190",
      INIT_0F => X"0200FFFDFBF9F7F5F3F1F0EEECEAE8E6E4E3E1DFDDDBD9D8D6D4D2D0CECDCBC9",
      INIT_10 => X"403E3C3A38363432302E2C2A28272523211F1D1B1917151312100E0C0A080604",
      INIT_11 => X"7F7D7B79777573716F6D6B69676563615F5D5B5957555351504E4C4A48464442",
      INIT_12 => X"C2C0BDBBB9B7B5B3B1AFADABA9A6A4A2A09E9C9A98969492908E8C8A88868482",
      INIT_13 => X"06040200FEFBF9F7F5F3F1EEECEAE8E6E4E1DFDDDBD9D7D5D3D0CECCCAC8C6C4",
      INIT_14 => X"4E4B49474442403E3B39373532302E2C2A272523211E1C1A181613110F0D0B08",
      INIT_15 => X"989593918E8C89878582807E7B79777572706E6B69676462605D5B5957545250",
      INIT_16 => X"E5E2E0DDDBD8D6D3D1CFCCCAC7C5C3C0BEBBB9B7B4B2AFADABA8A6A3A19F9C9A",
      INIT_17 => X"35322F2D2A282523201E1B191614110F0C0A07050200FDFBF8F6F3F1EEECE9E7",
      INIT_18 => X"888582807D7B787573706D6B686663605E5B595653514E4C494644413F3C3A37",
      INIT_19 => X"DEDBD9D6D3D0CECBC8C6C3C0BDBBB8B5B3B0ADAAA8A5A2A09D9A989592908D8A",
      INIT_1A => X"3835322F2D2A2724211E1C191613100D0B080502FFFDFAF7F4F2EFECE9E6E4E1",
      INIT_1B => X"95928F8D8A8784817E7B7875726F6C696663605E5B5855524F4C494644413E3B",
      INIT_1C => X"F7F3F0EDEAE7E4E1DEDBD8D5D2CFCCC9C6C2BFBCB9B6B3B0ADAAA7A4A19E9B98",
      INIT_1D => X"5B5855524F4B4845423F3B3835322F2C2825221F1C1916120F0C09060300FDFA",
      INIT_1E => X"C4C1BDBAB7B4B0ADAAA6A3A09C9996938F8C8985827F7C7875726F6B6865625F",
      INIT_1F => X"312E2A2723201C1915120F0B080401FDFAF7F3F0ECE9E6E2DFDCD8D5D2CECBC7",
      INIT_20 => X"A29E9B9794908C8985827E7B7774706D6965625E5B5754504D4946423F3B3834",
      INIT_21 => X"1714100C080501FDFAF6F2EFEBE7E3E0DCD8D5D1CDCAC6C3BFBBB8B4B0ADA9A6",
      INIT_22 => X"918D8985827E7A76726E6B67635F5B5754504C4844413D3935322E2A26231F1B",
      INIT_23 => X"0F0B0703FFFBF7F3EFEBE7E3DFDBD8D4D0CCC8C4C0BCB8B4B0ACA8A4A19D9995",
      INIT_24 => X"928E8A86827E7975716D6965615D5854504C4844403C3834302C28241F1B1713",
      INIT_25 => X"1A16110D090500FCF8F3EFEBE7E2DEDAD6D1CDC9C5C0BCB8B4B0ABA7A39F9B97",
      INIT_26 => X"A7A29E9995918C88837F7A76716D6964605B57534E4A46413D3834302B27231E",
      INIT_27 => X"39342F2B26211D18140F0A0601FDF8F4EFEBE6E1DDD8D4CFCBC6C2BDB9B4B0AB",
      INIT_28 => X"D0CBC6C1BCB8B3AEA9A5A09B96928D88837F7A75716C67635E5955504B47423D",
      INIT_29 => X"6C67625D58534E49443F3A35312C27221D18130E090500FBF6F1ECE8E3DED9D4",
      INIT_2A => X"0D0803FEF9F4EFEAE4DFDAD5D0CBC6C1BCB7B2ADA8A39E99948F8A85807B7671",
      INIT_2B => X"B5AFAAA59F9A95908A85807A75706B66605B56514B46413C37322C27221D1813",
      INIT_2C => X"615C56514C46413B36302B25201B15100A0500FAF5EFEAE5DFDAD5CFCAC5BFBA",
      INIT_2D => X"140E0903FDF8F2ECE7E1DCD6D0CBC5C0BAB4AFA9A49E99938E88827D77726C67",
      INIT_2E => X"CDC7C1BBB5AFA9A49E98928C87817B75706A645E59534D47423C36302B251F1A",
      INIT_2F => X"8B857F79736D67615B554F49433D37312B251F19130D0701FCF6F0EAE4DED8D2",
      INIT_30 => X"5049433D37302A241E18110B05FFF9F3EDE6E0DAD4CEC8C2BCB5AFA9A39D9791",
      INIT_31 => X"1A140E0701FAF4EEE7E1DAD4CEC7C1BBB4AEA8A19B958E88827B756F69625C56",
      INIT_32 => X"ECE5DED8D1CAC4BDB7B0AAA39C968F89827C756F68625B554E48413B342E2721",
      INIT_33 => X"C3BCB6AFA8A19A938D867F78726B645D575049423C352E28211A140D0600F9F2",
      INIT_34 => X"A19A938C857E777069625B544D463F38312A241D160F0801FAF3ECE5DFD8D1CA",
      INIT_35 => X"867F787069625B544C453E373028211A130C05FDF6EFE8E1DAD3CCC5BEB6AFA8",
      INIT_36 => X"726A635B544C453E362F272019110A02FBF4ECE5DED6CFC8C0B9B2ABA39C958D",
      INIT_37 => X"645C554D453E362F271F18100801F9F2EAE2DBD3CCC4BDB5AEA69F9790888179",
      INIT_38 => X"5E564E463E362E261F170F07FFF7F0E8E0D8D0C9C1B9B1AAA29A928B837B746C",
      INIT_39 => X"5E564E463E352D251D150D05FDF5EDE5DDD5CDC5BDB5ADA59D958D857D756D65",
      INIT_3A => X"665D554D443C342B231B120A02FAF1E9E1D9D0C8C0B8B0A79F978F877F766E66",
      INIT_3B => X"746C635B524A413930281F160E06FDF5ECE4DBD3CAC2B9B1A9A0988F877F766E",
      INIT_3C => X"8B827970675F564D443C332A21191007FFF6EDE5DCD3CBC2B9B1A89F978E867D",
      INIT_3D => X"A89F968D847B726960574E453C332A21181007FEF5ECE3DAD1C8C0B7AEA59C93",
      INIT_3E => X"CDC4BBB2A89F968D837A71685F554C433A31281E150C03FAF1E8DFD6CCC3BAB1",
      INIT_3F => X"FAF1E7DED4CBC1B8AEA59B92887F766C635950473D342B21180E05FCF3E9E0D7",
      INIT_40 => X"2E251B1108FEF4EAE1D7CDC4BAB0A79D938A80766D635A50463D332A20170D04",
      INIT_41 => X"6B61574D43392F251B1107FDF3E9DFD5CCC2B8AEA49A90877D73695F564C4238",
      INIT_42 => X"AFA49A90867C71675D53493E342A20160C02F7EDE3D9CFC5BBB1A79D93897F75",
      INIT_43 => X"FBF0E6DBD1C6BCB1A79C92887D73685E54493F352A20160B01F7ECE2D8CDC3B9",
      INIT_44 => X"4E44392E24190E03F9EEE3D9CEC3B9AEA4998E84796F64594F443A2F251A1005",
      INIT_45 => X"AA9F94897E74695E53483D32271C1106FBF1E6DBD0C5BAB0A59A8F847A6F6459",
      INIT_46 => X"0F03F8EDE2D6CBC0B5AA9E93887D72675B50453A2F24190E03F8EDE2D6CBC0B5",
      INIT_47 => X"7B6F64584D41362A1F1308FDF1E6DACFC4B8ADA1968B7F74695D52473C30251A",
      INIT_48 => X"EFE3D8CCC0B5A99D91867A6E63574B4034281D1105FAEEE3D7CCC0B4A99D9286",
      INIT_49 => X"6C6054483C3024180C00F4E8DCD0C4B9ADA195897D71655A4E42362A1E1307FB",
      INIT_4A => X"F1E5D9CCC0B4A89B8F83776B5E52463A2E211509FDF1E5D9CDC0B4A89C908478",
      INIT_4B => X"7F7266594D4034271B0E02F5E9DCD0C3B7AB9E9285796D6054473B2F22160AFE",
      INIT_4C => X"1508FBEEE2D5C8BBAFA295887C6F6255493C2F231609FDF0E3D7CABEB1A4988B",
      INIT_4D => X"B3A6998C7F7265584B3E3124170AFDF0E3D6C9BCAFA295897C6F6255483B2E22",
      INIT_4E => X"5A4D403225180AFDF0E3D5C8BBADA09386796B5E514437291C0F02F5E8DBCEC0",
      INIT_4F => X"0AFCEFE1D4C6B8AB9D908275675A4C3F31241609FBEEE0D3C6B8AB9D90827568",
      INIT_50 => X"C2B4A7998B7D6F615346382A1C0E01F3E5D7CABCAEA09385776A5C4E41332518",
      INIT_51 => X"837567594B3D2E201204F6E8DACCBEB0A29486786A5C4E4032241608FAECDED0",
      INIT_52 => X"4D3E30221305F6E8DACBBDAFA092847567594A3C2E201103F5E7D8CABCAEA091",
      INIT_53 => X"1F1002F3E4D6C7B8AA9B8C7E6F61524335261809FBECDECFC1B2A49587786A5B",
      INIT_54 => X"FAEBDCCDBEAFA092837465564738291A0CFDEEDFD0C1B3A4958678695A4B3D2E",
      INIT_55 => X"DECFBFB0A192837364554637281809FAEBDCCDBEAFA090817263544536271809",
      INIT_56 => X"CBBBAB9C8C7D6E5E4F3F30201101F2E3D3C4B4A59686776858493A2A1B0CFDED",
      INIT_57 => X"C0B0A090817161514232221303F3E3D4C4B4A595867666574737281809F9EADA",
      INIT_58 => X"BEAE9E8E7E6E5E4E3E2E1E0EFEEEDECEBEAE9E8E7E6E5E4E3F2F1F0FFFEFDFD0",
      INIT_59 => X"C5B5A494847363534232221201F1E1D1C0B0A090806F5F4F3F2F1F0EFEEEDECE",
      INIT_5A => X"D5C4B3A392827160503F2F1E0EFDEDDCCCBBAB9A8A7969584838271706F6E6D5",
      INIT_5B => X"EDDCCBBAAA99887766554434231201F1E0CFBEAD9D8C7B6B5A4939281707F6E5",
      INIT_5C => X"0EFDECDBCAB9A7968574635241301F0EFDECDBCAB9A897867564534231200FFE",
      INIT_5D => X"38271604F3E1D0BEAD9C8A7968564534221100EEDDCCBBA99887766453423120",
      INIT_5E => X"6B5A4836241301EFDECCBAA997867462513F2E1C0AF9E7D6C4B3A1907E6D5B4A",
      INIT_5F => X"A79583715F4D3B291705F3E1CFBEAC9A88766452412F1D0BF9E8D6C4B2A08F7D",
      INIT_60 => X"EBD9C7B4A2907E6B5947352310FEECDAC8B6A4927F6D5B4937251301EFDDCBB9",
      INIT_61 => X"38261301EEDBC9B7A4927F6D5A48352311FEECD9C7B5A2907E6B5947342210FD",
      INIT_62 => X"8E7B685543301D0AF8E5D2BFAD9A8775624F3C2A1705F2DFCDBAA79582705D4B",
      INIT_63 => X"ECD9C6B3A08D7A6754412E1B08F5E2CFBCA99683705D4A372512FFECD9C6B3A1",
      INIT_64 => X"53402C1906F2DFCCB8A5927F6B5845321E0BF8E5D2BEAB9885725F4C382512FF",
      INIT_65 => X"C2AF9B8874604D392612FFEBD8C4B19D8A76634F3C281501EEDBC7B4A08D7A66",
      INIT_66 => X"3A2713FFEBD7C3AF9C8874604C392511FDEAD6C2AE9B8773604C382511FDEAD6",
      INIT_67 => X"BBA7937F6A56422E1A06F2DECAB6A28E7A66523E2A1602EEDAC6B29E8A76624E",
      INIT_68 => X"442F1B07F2DECAB5A18C78644F3B2713FEEAD6C2AD9985715C4834200CF7E3CF",
      INIT_69 => X"D5C0AC97826E5945301B07F2DEC9B5A08B77624E392510FCE7D3BEAA96816D58",
      INIT_6A => X"6F5A45301B06F1DCC7B39E89745F4A36210CF7E2CEB9A48F7B66513D2813FEEA",
      INIT_6B => X"11FBE6D1BCA7927C67523D2813FEE9D4BFAA947F6A55402B1601ECD7C2AD9984",
      INIT_6C => X"BBA5907A654F3A250FFAE5CFBAA48F7A644F3A250FFAE5CFBAA5907B65503B26",
      INIT_6D => X"6D57412C1600EBD5BFAA947F69533E2813FDE7D2BCA7917C66513B2610FBE5D0",
      INIT_6E => X"2711FBE5CFB9A38D78624C36200AF4DFC9B39D87725C46301A05EFD9C3AE9882",
      INIT_6F => X"E9D3BDA6907A644E38220BF5DFC9B39D87715B452F1903EDD7C1AB957F69533D",
      INIT_70 => X"B39D867059432D1600E9D3BDA6907A634D37200AF4DEC7B19B846E58422C15FF",
      INIT_71 => X"856E57412A13FDE6D0B9A28C755F48311B04EED7C1AA947D67503A230DF6E0C9",
      INIT_72 => X"5E47301A03ECD5BEA7907A634C351E07F1DAC3AC957F68513A240DF6E0C9B29B",
      INIT_73 => X"3F2811FAE3CCB59E866F58412A13FCE5CEB7A089725B442D16FFE8D1BAA38C75",
      INIT_74 => X"2811F9E2CBB39C856D563F2710F9E1CAB39C846D563F2710F9E2CAB39C856E57",
      INIT_75 => X"1801E9D1BAA28B735B442C15FDE6CEB79F887059412A12FBE3CCB59D866E573F",
      INIT_76 => X"10F8E0C8B09881695139210AF2DAC2AB937B644C341C05EDD5BEA68E775F4730",
      INIT_77 => X"0EF6DEC6AE967E664E361E06EED6BEA68E765E462E16FEE6CFB79F876F573F27",
      INIT_78 => X"14FCE3CBB39A826A523A2109F1D9C0A8907860482F17FFE7CFB79F876E563E26",
      INIT_79 => X"2108F0D7BFA68E755D442C13FBE3CAB299816950381F07EFD6BEA68D755D442C",
      INIT_7A => X"341B03EAD1B9A0876F563D250CF3DBC2A9917860472E16FDE5CCB49B836A5239",
      INIT_7B => X"4E351C04EBD2B9A0876E553D240BF2D9C0A88F765D442C13FAE1C8B0977E654D",
      INIT_7C => X"6F563D240BF2D9BFA68D745B422910F7DEC5AC937A61482F16FDE4CBB2998067",
      INIT_7D => X"977D644B3118FFE5CCB39A80674E351B02E9D0B69D846B52381F06EDD4BBA188",
      INIT_7E => X"C4AB91785E452B12F8DFC5AC927960462D13FAE0C7AE947B61482F15FCE3C9B0",
      INIT_7F => X"F8DEC5AB91785E442B11F7DEC4AA91775D442A11F7DDC4AA91775E442A11F7DE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0FFC01FF803FF007FE00FFC00FF801FF803FF003FF007FE007FE007FC00FFC00",
      INITP_01 => X"7FC01FF007FC00FF803FE00FFC01FF007FE00FF803FF007FC00FF801FF007FE0",
      INITP_02 => X"07FC01FF007FC01FF00FF803FE00FF803FE00FF803FE00FF803FE00FFC01FF00",
      INITP_03 => X"F807FC01FF007F803FE00FF803FC01FF007FC01FF00FF803FE00FF803FC01FF0",
      INITP_04 => X"0FF803FE00FF807FC01FF007FC03FE00FF803FE01FF007FC01FF00FF803FE00F",
      INITP_05 => X"007FC01FF007FC01FF007FC01FF007FC01FF007FC01FF007FC01FF007F803FE0",
      INITP_06 => X"03FE007FC00FF803FF007FC00FF803FE007FC01FF003FE00FF803FE007FC01FF",
      INITP_07 => X"007FE007FE007FE007FC00FFC00FFC01FF801FF803FF007FE007FC00FF801FF0",
      INITP_08 => X"E003FF800FFE007FF001FF800FFE007FF003FF001FF801FFC00FFC00FFC007FE",
      INITP_09 => X"FC003FFC003FFC003FFC003FF8007FF800FFE001FFC003FF800FFE003FF800FF",
      INITP_0A => X"0003FFF0003FFF0007FFE000FFF8001FFF0007FFC003FFE000FFF0007FF8003F",
      INITP_0B => X"FF00007FFFC0003FFFE0001FFFE0003FFFC0007FFF0001FFFC0007FFE0003FFF",
      INITP_0C => X"0003FFFFF000007FFFFC00003FFFFC00003FFFF80001FFFFC0000FFFFC0001FF",
      INITP_0D => X"01FFFFFFFE00000007FFFFFFC0000007FFFFFE0000007FFFFF8000007FFFFF00",
      INITP_0E => X"1FFFFFFFFFFFFFFC000000000001FFFFFFFFFFC0000000003FFFFFFFFC000000",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000",
      INIT_00 => X"3218FEE5CBB1977D63492F16FCE2C8AE947B61472D13FAE0C6AC93795F452C12",
      INIT_01 => X"72583E240AF0D6BCA2886E543A1F05EBD1B79D836A50361C02E8CEB49A80664C",
      INIT_02 => X"B89E83694F351A00E6CCB2977D63492F14FAE0C6AC92775D43290FF5DBC0A68C",
      INIT_03 => X"03E9CEB49A7F654A3016FBE1C6AC92775D43280EF4D9BFA58A70563B2107ECD2",
      INIT_04 => X"543A1F04EACFB59A7F654A3015FBE0C6AB91765B41260CF1D7BDA2886D53381E",
      INIT_05 => X"AA90755A3F250AEFD4BA9F84694F3419FFE4C9AF94795F44290FF4D9BFA4896F",
      INIT_06 => X"06EBD0B59A7F64492E13F9DEC3A88D72573D2207ECD1B69B81664B3015FBE0C5",
      INIT_07 => X"664B3015FADFC4A98D72573C2106EBD0B59A7F64492E13F8DDC2A78C71563C21",
      INIT_08 => X"CBB0957A5E43280DF1D6BBA0856A4E3318FDE2C7AB90755A3F2409EED2B79C81",
      INIT_09 => X"351AFEE3C8AC91765A3F2408EDD2B69B8064492E12F7DCC1A58A6F53381D02E6",
      INIT_0A => X"A3886C51351AFEE3C7AC91755A3E2307ECD0B5997E63472C10F5D9BEA3876C50",
      INIT_0B => X"16FBDFC3A88C7055391D02E6CBAF93785C41250AEED2B79B8064492D12F6DBBF",
      INIT_0C => X"8D71553A1E02E6CBAF93775C402409EDD1B59A7E62472B0FF3D8BCA085694D32",
      INIT_0D => X"08ECD0B4987C6145290DF1D5B99D82664A2E12F6DBBFA3876B503418FCE0C5A9",
      INIT_0E => X"866A4E3216FADEC2A68A6E52371BFFE3C7AB8F73573B1F03E7CBAF93775C4024",
      INIT_0F => X"09ECD0B4987C6044280CF0D3B79B7F63472B0FF3D7BB9F83674B2F13F7DABEA2",
      INIT_10 => X"8E72563A1D01E5C9AD9074583C2003E7CBAF93765A3E2206EACEB195795D4125",
      INIT_11 => X"17FBDEC2A6896D513518FCE0C3A78B6F52361AFDE1C5A98C7054381BFFE3C7AA",
      INIT_12 => X"A3866A4E3115F8DCC0A3876B4E3215F9DDC0A4886B4F3216FADDC1A5886C5033",
      INIT_13 => X"3215F9DCC0A3876A4E3115F8DCBFA3866A4D3115F8DCBFA3866A4D3115F8DCBF",
      INIT_14 => X"C3A68A6D513417FBDEC2A5896C503316FADDC1A4886B4F3216F9DDC0A4876B4E",
      INIT_15 => X"573A1D01E4C7AB8E7155381CFFE2C6A98C7053371AFDE1C4A88B6E523519FCDF",
      INIT_16 => X"EDD0B3967A5D402407EACEB194775B3E2105E8CBAF9275593C1F03E6C9AD9073",
      INIT_17 => X"85684B2E12F5D8BB9E8265482B0FF2D5B89C7F6245290CEFD2B6997C60432609",
      INIT_18 => X"1E02E5C8AB8E7155381BFEE1C5A88B6E513518FBDEC1A5886B4E3115F8DBBEA1",
      INIT_19 => X"BA9D806346290DF0D3B6997C5F432609ECCFB295795C3F2205E8CBAF9275583B",
      INIT_1A => X"573A1D00E3C6A98C6F523619FCDFC2A5886B4E3115F8DBBEA184674A2D10F4D7",
      INIT_1B => X"F5D8BB9E8164472A0DF0D3B6997C5F422609ECCFB295785B3E2104E7CAAD9174",
      INIT_1C => X"94775A3D2003E6C9AC8F7255381BFEE1C4A78A6D503316F9DCBFA285684C2F12",
      INIT_1D => X"3316F9DCBFA285684B2E11F4D7BA9D806346290CEFD2B5987B5F422508EBCEB1",
      INIT_1E => X"D4B79A7D60432608EBCEB194775A3D2003E6C9AC8F7255381BFEE1C4A78A6D50",
      INIT_1F => X"74573A1D00E3C6A98C6F523518FBDEC1A4876A4D3013F6D9BC9F8265482B0EF1",
      INIT_20 => X"15F8DBBEA184674A2D10F3D6B99C7F6144270AEDD0B396795C3F2205E8CBAE91",
      INIT_21 => X"B5987B5E412407EACDB09376593C1F02E5C8AB8E7154371AFDE0C3A6896C4F32",
      INIT_22 => X"55381BFEE1C4A78A6D503316F9DCBFA285684B2E11F4D7BA9D806346290CEFD2",
      INIT_23 => X"F5D8BB9E8164472A0DF0D3B6997C5F422508EBCEB194775A3D2003E6C9AC8F72",
      INIT_24 => X"94775A3D2003E6C9AC8F7255381BFEE1C5A88B6E513417FADDC0A386694C2F12",
      INIT_25 => X"3215F8DBBEA184674A2D10F3D7BA9D806346290CEFD2B5987B5E412508EBCEB1",
      INIT_26 => X"CEB194775A3E2104E7CAAD9073573A1D00E3C6A98C6F533619FCDFC2A5886B4E",
      INIT_27 => X"694C2F12F6D9BC9F8266492C0FF2D5B99C7F6245280BEFD2B5987B5E412508EB",
      INIT_28 => X"02E5C9AC8F7256391CFFE2C6A98C6F533619FCDFC3A6896C4F3316F9DCBFA386",
      INIT_29 => X"997D6043270AEDD1B4977A5E412408EBCEB195785B3E2205E8CBAF9275583C1F",
      INIT_2A => X"2F12F5D9BC9F8366492D10F4D7BA9E8164482B0EF2D5B89C7F6246290CF0D3B6",
      INIT_2B => X"C1A5886C4F3216F9DDC0A4876B4E3115F8DCBFA286694D3013F7DABEA184684B",
      INIT_2C => X"513518FCDFC3A68A6D513518FCDFC3A68A6D513418FBDFC2A5896C503317FADE",
      INIT_2D => X"DEC2A6896D503418FBDFC3A68A6D513518FCDFC3A68A6E513518FCDFC3A78A6E",
      INIT_2E => X"684C3014F7DBBFA2866A4E3115F9DCC0A4876B4F3216FADDC1A5886C503317FB",
      INIT_2F => X"EFD3B79A7E62462A0EF1D5B99D8164482C10F4D7BB9F83674A2E12F6D9BDA185",
      INIT_30 => X"72563A1E02E6CAAE9275593D2105E9CDB195795D412408ECD0B4987C6043270B",
      INIT_31 => X"F1D5B99D81664A2E12F6DABEA2866A4E3216FADEC2A68A6E52361AFEE2C6AA8E",
      INIT_32 => X"6C513519FDE1C6AA8E72563A1F03E7CBAF93785C402408ECD0B4997D6145290D",
      INIT_33 => X"E3C8AC9075593D2206EACFB3977B6044280DF1D5B99E82664A2F13F7DBC0A488",
      INIT_34 => X"553A1E03E7CCB095795E42270BF0D4B89D81664A2F13F7DCC0A5896D52361AFF",
      INIT_35 => X"C3A88C71563A1F03E8CDB1967B5F44280DF1D6BB9F84684D3116FADFC3A88C71",
      INIT_36 => X"2C10F5DABFA4886D52371B00E5CAAE93785D41260BF0D4B99E82674C3015FADE",
      INIT_37 => X"8F74593E2308EDD2B79B80654A2F14F9DEC3A88D71563B2005EACFB3987D6247",
      INIT_38 => X"EDD2B79C81664C3116FBE0C5AA8F74593F2409EED3B89D82674C3116FBE0C5AA",
      INIT_39 => X"452A10F5DABFA58A6F553A1F05EACFB49A7F64492E14F9DEC3A98E73583D2208",
      INIT_3A => X"977D62482D13F8DEC3A98E74593E2409EFD4BA9F846A4F351AFFE5CAAF957A60",
      INIT_3B => X"E3C9AF947A60452B11F6DCC2A78D73583E2409EFD4BAA0856B50361B01E6CCB2",
      INIT_3C => X"290FF5DBC0A68C72583E240AEFD5BBA1876D52381E04EACFB59B81664C3218FD",
      INIT_3D => X"684E341A00E6CDB3997F654B3117FDE3C9AF957B61472D13F9DFC5AB91775D43",
      INIT_3E => X"A0866D53392006ECD3B99F866C52381F05EBD1B89E846A50371D03E9CFB59C82",
      INIT_3F => X"D1B89E856B52391F06ECD3B9A0866D533A2006EDD3BAA0876D533A2007EDD3BA",
      INIT_40 => X"FBE2C9AF967D644B3118FFE6CCB39A80674E341B02E8CFB69C836A50371D04EB",
      INIT_41 => X"1D04EBD2BAA1886F563D230AF1D8BFA68D745B422910F7DDC4AB927960472D14",
      INIT_42 => X"381F07EED5BCA48B725940280FF6DDC4AC937A61482F17FEE5CCB39A81684F36",
      INIT_43 => X"4B321A01E9D0B89F876E563D250CF3DBC2AA917860472F16FDE5CCB39B826951",
      INIT_44 => X"553D250CF4DCC4AB937B634A321A01E9D1B8A0886F573F260EF6DDC5AC947B63",
      INIT_45 => X"573F270FF7DFC7AF977F674F371F07EFD7BFA78F775F472E16FEE6CEB69E856D",
      INIT_46 => X"50392109F2DAC2AB937B634C341C04EDD5BDA58D765E462E16FEE6CFB79F876F",
      INIT_47 => X"412A12FBE3CCB59D866E573F2810F9E1CAB29B836C543D250DF6DEC7AF978068",
      INIT_48 => X"2911FAE3CCB59E877058412A13FCE4CDB69F877059422A13FCE4CDB69E877058",
      INIT_49 => X"07F0D9C2AC957E675039220CF5DEC7B099826B543D260FF8E1CAB39C856E5740",
      INIT_4A => X"DCC5AF98826B553E2711FAE4CDB6A089725C452E1801EAD4BDA68F79624B341E",
      INIT_4B => X"A7917A644E38220BF5DFC8B29C866F59422C16FFE9D3BCA68F79634C361F09F2",
      INIT_4C => X"68523C2611FBE5CFB9A38D77614B351F09F3DDC7B19A846E58422C1600E9D3BD",
      INIT_4D => X"1F0AF4DFC9B39E88735D47321C06F0DBC5AF9A846E58432D1701EBD5C0AA947E",
      INIT_4E => X"CCB7A28D77624D37220DF7E2CDB7A28D77624C37210CF7E1CCB6A18B76604B35",
      INIT_4F => X"6F5A45301B06F1DCC7B29D88735E49341F0AF5E0CBB5A08B76614C36210CF7E2",
      INIT_50 => X"07F2DEC9B4A08B76624D38240FFAE6D1BCA7937E69543F2B1601ECD7C2AE9984",
      INIT_51 => X"947F6B57432E1A06F1DDC9B4A08C77634F3A2611FDE8D4BFAB96826D5944301B",
      INIT_52 => X"1602EEDAC6B29E8A76624E3A2612FEEAD6C2AE9A86725E4935210DF9E5D0BCA8",
      INIT_53 => X"8C7965523E2B1703F0DCC9B5A18E7A66523F2B1704F0DCC8B4A18D7965513D2A",
      INIT_54 => X"F8E5D1BEAB9885715E4B372411FEEAD7C4B09D8976634F3C281501EEDAC7B3A0",
      INIT_55 => X"5845321F0CF9E6D4C1AE9B8875624F3C291603F0DDCAB7A4917E6B5744311E0B",
      INIT_56 => X"AC998774624F3D2A1805F3E0CDBBA89683705E4B38261300EEDBC8B5A3907D6A",
      INIT_57 => X"F4E2CFBDAB99877563513E2C1A08F6E3D1BFAD9A887663513F2C1A08F5E3D0BE",
      INIT_58 => X"301E0CFAE9D7C5B3A2907E6C5B4937251301EFDDCCBAA8968472604E3C2A1806",
      INIT_59 => X"5F4E3D2B1A09F7E6D5C3B2A08F7D6C5A4937261403F1E0CEBDAB998876655341",
      INIT_5A => X"837261503F2E1D0CFBEAD9C8B7A695847261503F2E1D0CFAE9D8C7B6A4938271",
      INIT_5B => X"99897868574736251504F4E3D2C2B1A08F7F6E5D4D3C2B1A09F9E8D7C6B5A493",
      INIT_5C => X"A393837363524232221201F1E1D1C0B0A08F7F6F5E4E3E2D1D0DFCECDBCBBAAA",
      INIT_5D => X"A091817161524232221203F3E3D3C3B3A393837464544434241404F4E4D3C3B3",
      INIT_5E => X"90817262534434251506F7E7D8C8B9A99A8A7B6B5C4C3D2D1D0EFEEFDFCFC0B0",
      INIT_5F => X"7364554637281A0BFCEDDECFC0B0A19283746556473829190AFBECDDCDBEAFA0",
      INIT_60 => X"483A2C1D0F00F1E3D4C6B7A99A8B7D6E5F514233251607F8EADBCCBDAEA09182",
      INIT_61 => X"1002F4E6D8CABCAEA092837567594B3C2E201203F5E7D8CABCAD9F9182746557",
      INIT_62 => X"CBBDB0A29487796B5E50423427190BFDEFE2D4C6B8AA9C8E80726456493B2D1F",
      INIT_63 => X"776A5D504335281B0E00F3E6D8CBBEB0A395887B6D605245372A1C0F01F4E6D8",
      INIT_64 => X"160AFDF0E3D6CABDB0A396897C6F6356493C2F221508FBEEE0D3C6B9AC9F9285",
      INIT_65 => X"A79B8E8276695D5144382B1F1206F9EDE0D4C7BBAEA295887C6F6256493C3023",
      INIT_66 => X"2A1E1206FAEEE2D6CABEB2A69A8E82766A5E52463A2E211509FDF1E4D8CCC0B3",
      INIT_67 => X"9E93877C7065594E42372B201409FDF1E6DACEC3B7ABA094887C7165594D4136",
      INIT_68 => X"04F9EEE3D8CDC2B7ACA1968B8075695E53483D31261B1004F9EEE2D7CCC0B5AA",
      INIT_69 => X"5C51473C32271D1207FDF2E8DDD2C7BDB2A79C92877C71665C51463B30251A0F",
      INIT_6A => X"A59B91877D73695E544A40362B21170D02F8EEE3D9CFC4BAB0A59B90867B7167",
      INIT_6B => X"E0D6CCC3B9AFA69C92897F756B62584E443A31271D1309FFF5EBE1D7CDC3B9AF",
      INIT_6C => X"0B02F9F0E7DED4CBC2B9AFA69D938A81776E655B52483F352C23190F06FCF3E9",
      INIT_6D => X"2820170E06FDF4EBE3DAD1C8BFB6AEA59C938A81786F665D544B423930271E15",
      INIT_6E => X"362E261E160D05FDF4ECE4DBD3CBC2BAB1A9A0988F877E766D655C544B423A31",
      INIT_6F => X"362E261E160F07FFF7EFE7E0D8D0C8C0B8B0A8A0989088807870675F574F473F",
      INIT_70 => X"261E17100801FAF2EBE4DCD5CDC6BEB7AFA8A099918A827B736B645C544D453D",
      INIT_71 => X"0600F9F2EBE4DDD6D0C9C2BBB4ADA69F98918A837C756D665F58514A423B342D",
      INIT_72 => X"D8D2CBC5BFB8B2ABA59F98928B857E78716B645D57504A433C362F28211B140D",
      INIT_73 => X"9A958F89837D77716B655F59534D47413B352F29231D16100A04FEF7F1EBE5DE",
      INIT_74 => X"4E48433D38332D28221D17120C0701FBF6F0EBE5DFDAD4CEC9C3BDB7B2ACA6A0",
      INIT_75 => X"F1ECE7E3DED9D4CFCAC5C0BBB6B1ABA6A19C97928D88827D78736D68635E5853",
      INIT_76 => X"85817D78746F6B66625D5954504B47423D39342F2B26211C18130E090500FBF6",
      INIT_77 => X"0A0602FEFBF7F3EFEBE6E2DEDAD6D2CECAC6C1BDB9B5B1ACA8A4A09B97938E8A",
      INIT_78 => X"807C7975726E6B6764605D5955524E4B4743403C3834312D2925211E1A16120E",
      INIT_79 => X"E5E2DFDCD9D6D3D0CDCAC7C4C1BEBBB8B4B1AEABA8A4A19E9A9794918D8A8683",
      INIT_7A => X"3B393734322F2D2A272522201D1A181512100D0A070502FFFCFAF7F4F1EEEBE8",
      INIT_7B => X"82807E7C7A78767472706E6C69676563615F5C5A585653514F4C4A484543403E",
      INIT_7C => X"B9B8B6B5B3B1B0AEADABAAA8A6A5A3A1A09E9C9A99979593918F8E8C8A888684",
      INIT_7D => X"E0DFDEDDDCDBDAD9D8D7D6D5D3D2D1D0CFCDCCCBCAC8C7C6C4C3C2C0BFBDBCBA",
      INIT_7E => X"F8F7F7F6F6F5F5F4F4F3F2F2F1F0F0EFEEEDEDECEBEAE9E9E8E7E6E5E4E3E2E1",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFDFDFDFDFCFCFBFBFBFAFAF9F9F8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0101010101010101010101010101010101010101010000000000000000000000",
      INIT_0C => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0D => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0F => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_10 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_11 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_12 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_13 => X"0202020201010101010101010101010101010101010101010101010101010101",
      INIT_14 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_15 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_16 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_17 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_18 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_19 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_1A => X"0303030303030303030303030303030303030303020202020202020202020202",
      INIT_1B => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_1C => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_1D => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_1E => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_1F => X"0404040404040404040404040404040303030303030303030303030303030303",
      INIT_20 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_21 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_22 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_23 => X"0505050504040404040404040404040404040404040404040404040404040404",
      INIT_24 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_25 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_26 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_27 => X"0606060606060606060606060605050505050505050505050505050505050505",
      INIT_28 => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_29 => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_2A => X"0707070606060606060606060606060606060606060606060606060606060606",
      INIT_2B => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_2C => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_2D => X"0808080807070707070707070707070707070707070707070707070707070707",
      INIT_2E => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_2F => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_30 => X"0909090909090909090909090908080808080808080808080808080808080808",
      INIT_31 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_32 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_33 => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0909",
      INIT_34 => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_35 => X"0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_36 => X"0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_37 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_38 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_39 => X"0D0D0D0D0D0D0D0D0D0D0D0D0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_3A => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_3B => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_3C => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3D => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3E => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_3F => X"1010101010101010101010101010101010101010101010101010100F0F0F0F0F",
      INIT_40 => X"1111111111101010101010101010101010101010101010101010101010101010",
      INIT_41 => X"1111111111111111111111111111111111111111111111111111111111111111",
      INIT_42 => X"1212121212121212121212121212121212121111111111111111111111111111",
      INIT_43 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_44 => X"1313131313131313131313131313131313131313131313131313131313131313",
      INIT_45 => X"1414141414141414141414141414141413131313131313131313131313131313",
      INIT_46 => X"1515141414141414141414141414141414141414141414141414141414141414",
      INIT_47 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_48 => X"1616161616161616161616161616161616161616161515151515151515151515",
      INIT_49 => X"1717171717171717171716161616161616161616161616161616161616161616",
      INIT_4A => X"1717171717171717171717171717171717171717171717171717171717171717",
      INIT_4B => X"1818181818181818181818181818181818181818181818181818181818181817",
      INIT_4C => X"1919191919191919191919191919191919191919191918181818181818181818",
      INIT_4D => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A191919191919191919191919191919191919",
      INIT_4E => X"1B1B1B1B1B1B1B1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_4F => X"1C1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_50 => X"1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C",
      INIT_51 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1C1C1C1C",
      INIT_52 => X"1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1D1D1D1D1D1D1D1D",
      INIT_53 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1E1E1E1E1E1E1E1E1E1E1E1E",
      INIT_54 => X"20202020202020202020202020202020201F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_55 => X"2121212121212121212121212121212020202020202020202020202020202020",
      INIT_56 => X"2222222222222222222222222222212121212121212121212121212121212121",
      INIT_57 => X"2323232323232323232323232322222222222222222222222222222222222222",
      INIT_58 => X"2424242424242424242424242323232323232323232323232323232323232323",
      INIT_59 => X"2525252525252525252525252524242424242424242424242424242424242424",
      INIT_5A => X"2626262626262626262626262625252525252525252525252525252525252525",
      INIT_5B => X"2727272727272727272727272727272626262626262626262626262626262626",
      INIT_5C => X"2828282828282828282828282828282827272727272727272727272727272727",
      INIT_5D => X"2929292929292929292929292929292929292928282828282828282828282828",
      INIT_5E => X"2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2929292929292929292929",
      INIT_5F => X"2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2A2A2A2A2A2A2A2A",
      INIT_60 => X"2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2B2B2B2B",
      INIT_61 => X"2E2E2E2E2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2C",
      INIT_62 => X"2F2F2F2F2F2F2F2F2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_63 => X"303030303030303030303030302F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F",
      INIT_64 => X"3131313131313131313131313131313131313030303030303030303030303030",
      INIT_65 => X"3232323232323232323232323232323232323232323232323131313131313131",
      INIT_66 => X"3434343333333333333333333333333333333333333333333333333333323232",
      INIT_67 => X"3535353535353535353534343434343434343434343434343434343434343434",
      INIT_68 => X"3636363636363636363636363636363635353535353535353535353535353535",
      INIT_69 => X"3737373737373737373737373737373737373737373737363636363636363636",
      INIT_6A => X"3939393939393838383838383838383838383838383838383838383838383737",
      INIT_6B => X"3A3A3A3A3A3A3A3A3A3A3A3A3A39393939393939393939393939393939393939",
      INIT_6C => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3A3A3A3A3A3A3A3A3A3A3A",
      INIT_6D => X"3D3D3D3D3D3D3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3B3B3B",
      INIT_6E => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_6F => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3E3E3E3E3E3E3E3E",
      INIT_70 => X"414141414141414141404040404040404040404040404040404040404040403F",
      INIT_71 => X"4242424242424242424242424242424242424141414141414141414141414141",
      INIT_72 => X"4444444444434343434343434343434343434343434343434343434242424242",
      INIT_73 => X"4545454545454545454545454545444444444444444444444444444444444444",
      INIT_74 => X"4747464646464646464646464646464646464646464646464545454545454545",
      INIT_75 => X"4848484848484848484848484747474747474747474747474747474747474747",
      INIT_76 => X"4A49494949494949494949494949494949494949494949484848484848484848",
      INIT_77 => X"4B4B4B4B4B4B4B4B4B4B4B4B4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A",
      INIT_78 => X"4D4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4B4B4B4B4B4B4B4B4B4B",
      INIT_79 => X"4E4E4E4E4E4E4E4E4E4E4E4E4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D",
      INIT_7A => X"5050504F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4E4E4E4E4E4E4E4E4E",
      INIT_7B => X"5151515151515151515151515151505050505050505050505050505050505050",
      INIT_7C => X"5353535353525252525252525252525252525252525252525251515151515151",
      INIT_7D => X"5454545454545454545454545454545454535353535353535353535353535353",
      INIT_7E => X"5656565656565656555555555555555555555555555555555555555554545454",
      INIT_7F => X"5757575757575757575757575757575757575757565656565656565656565656",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[12]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \^ena_array\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  ena_array(0) <= \^ena_array\(0);
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5959595959595959595959595858585858585858585858585858585858585858",
      INIT_01 => X"5B5B5B5B5B5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A59595959595959",
      INIT_02 => X"5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_03 => X"5E5E5E5E5E5E5E5E5E5E5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5C5C",
      INIT_04 => X"606060605F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5E5E5E5E5E5E5E5E5E",
      INIT_05 => X"6161616161616161616161616161616160606060606060606060606060606060",
      INIT_06 => X"6363636363636363636362626262626262626262626262626262626262616161",
      INIT_07 => X"6565656564646464646464646464646464646464646464636363636363636363",
      INIT_08 => X"6666666666666666666666666666666666656565656565656565656565656565",
      INIT_09 => X"6868686868686868686868686767676767676767676767676767676767676766",
      INIT_0A => X"6A6A6A6A6A6A6969696969696969696969696969696969696968686868686868",
      INIT_0B => X"6C6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6A6A6A6A6A6A6A6A6A6A6A6A",
      INIT_0C => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_0D => X"6F6F6F6F6F6F6F6F6F6F6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6D6D6D6D",
      INIT_0E => X"7171717171707070707070707070707070707070707070706F6F6F6F6F6F6F6F",
      INIT_0F => X"7372727272727272727272727272727272727271717171717171717171717171",
      INIT_10 => X"7474747474747474747474747474747373737373737373737373737373737373",
      INIT_11 => X"7676767676767676767675757575757575757575757575757575757574747474",
      INIT_12 => X"7878787878787777777777777777777777777777777777777676767676767676",
      INIT_13 => X"7A7A797979797979797979797979797979797979787878787878787878787878",
      INIT_14 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A",
      INIT_15 => X"7D7D7D7D7D7D7D7D7D7D7D7D7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7B7B",
      INIT_16 => X"7F7F7F7F7F7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7D7D7D7D7D",
      INIT_17 => X"81818181818080808080808080808080808080808080807F7F7F7F7F7F7F7F7F",
      INIT_18 => X"8383828282828282828282828282828282828281818181818181818181818181",
      INIT_19 => X"8484848484848484848484848484848483838383838383838383838383838383",
      INIT_1A => X"8686868686868686868686868585858585858585858585858585858585858484",
      INIT_1B => X"8888888888888888888787878787878787878787878787878787878686868686",
      INIT_1C => X"8A8A8A8A8A8A8989898989898989898989898989898989888888888888888888",
      INIT_1D => X"8C8C8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_1E => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_1F => X"8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8D",
      INIT_20 => X"919191919191919191919090909090909090909090909090909090908F8F8F8F",
      INIT_21 => X"9393939393939392929292929292929292929292929292929191919191919191",
      INIT_22 => X"9595959494949494949494949494949494949494949393939393939393939393",
      INIT_23 => X"9696969696969696969696969696969696969595959595959595959595959595",
      INIT_24 => X"9898989898989898989898989898979797979797979797979797979797979797",
      INIT_25 => X"9A9A9A9A9A9A9A9A9A9A9A999999999999999999999999999999999999989898",
      INIT_26 => X"9C9C9C9C9C9C9C9C9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9A9A9A9A9A9A9A",
      INIT_27 => X"9E9E9E9E9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9C9C9C9C9C9C9C9C9C9C",
      INIT_28 => X"A09F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9E9E9E9E9E9E9E9E9E9E9E9E9E9E",
      INIT_29 => X"A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
      INIT_2A => X"A3A3A3A3A3A3A3A3A3A3A3A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1",
      INIT_2B => X"A5A5A5A5A5A5A5A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A3A3A3A3A3A3A3",
      INIT_2C => X"A7A7A7A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A5A5A5A5A5A5A5A5A5A5A5",
      INIT_2D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7",
      INIT_2E => X"AAAAAAAAAAAAAAAAAAAAAAAAAAA9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A8",
      INIT_2F => X"ACACACACACACACACACABABABABABABABABABABABABABABABABABABAAAAAAAAAA",
      INIT_30 => X"AEAEAEAEAEADADADADADADADADADADADADADADADADADADACACACACACACACACAC",
      INIT_31 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAEAEAEAEAEAEAEAEAEAEAEAEAEAE",
      INIT_32 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0",
      INIT_33 => X"B3B3B3B3B3B3B3B3B3B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1B1B1B1B1",
      INIT_34 => X"B5B5B5B5B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B3B3B3B3B3B3B3B3B3B3",
      INIT_35 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_36 => X"B8B8B8B8B8B8B8B8B8B8B8B8B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B6B6",
      INIT_37 => X"BABABABABABAB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B8B8B8B8B8B8B8",
      INIT_38 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABABABABABABABABABABABA",
      INIT_39 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBC",
      INIT_3A => X"BFBFBFBFBFBFBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBDBDBDBDBDBDBD",
      INIT_3B => X"C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0BFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_3C => X"C2C2C2C2C2C2C2C2C2C2C2C2C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C0",
      INIT_3D => X"C4C4C4C4C4C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C2C2C2C2C2C2C2C2",
      INIT_3E => X"C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4",
      INIT_3F => X"C7C7C7C7C7C7C7C7C7C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C5C5C5",
      INIT_40 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C7C7C7C7C7C7C7C7C7C7C7",
      INIT_41 => X"CACACACACACACACACACACACAC9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9",
      INIT_42 => X"CCCCCCCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCACACACACACACACACA",
      INIT_43 => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_44 => X"CFCFCFCFCECECECECECECECECECECECECECECECECECECECECECDCDCDCDCDCDCD",
      INIT_45 => X"D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_46 => X"D2D2D2D2D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D0D0D0D0D0D0D0",
      INIT_47 => X"D3D3D3D3D3D3D3D3D3D3D3D3D3D3D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_48 => X"D5D5D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D3D3D3D3D3D3D3D3",
      INIT_49 => X"D6D6D6D6D6D6D6D6D6D6D6D6D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_4A => X"D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D6D6D6D6D6D6D6D6D6D6",
      INIT_4B => X"D9D9D9D9D9D9D9D9D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D7",
      INIT_4C => X"DADADADADADADADADADADADADADADADADAD9D9D9D9D9D9D9D9D9D9D9D9D9D9D9",
      INIT_4D => X"DCDCDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDADADADADADA",
      INIT_4E => X"DDDDDDDDDDDDDDDDDDDDDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC",
      INIT_4F => X"DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_50 => X"E0DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDEDEDEDEDEDE",
      INIT_51 => X"E1E1E1E1E1E1E1E1E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_52 => X"E2E2E2E2E2E2E2E2E2E2E2E2E2E2E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1",
      INIT_53 => X"E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E2E2E2E2E2E2E2E2E2E2E2",
      INIT_54 => X"E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E3E3E3E3E3",
      INIT_55 => X"E6E6E6E6E6E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5",
      INIT_56 => X"E7E7E7E7E7E7E7E7E7E7E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6",
      INIT_57 => X"E8E8E8E8E8E8E8E8E8E8E8E8E8E8E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7",
      INIT_58 => X"E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E8E8E8E8E8E8E8E8E8E8E8E8E8E8",
      INIT_59 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAE9E9E9E9E9E9E9E9E9E9E9",
      INIT_5A => X"EBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEAEAEAEAEAEAEAEAEA",
      INIT_5B => X"ECECECECECECECECECECECECECECECECECECECECECECECECECEBEBEBEBEBEBEB",
      INIT_5C => X"EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDECECECECECEC",
      INIT_5D => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEDEDEDEDED",
      INIT_5E => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEEEEEEEEEEEE",
      INIT_5F => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0EFEFEFEFEFEFEF",
      INIT_60 => X"F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0",
      INIT_61 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F1F1F1F1F1F1F1F1F1F1F1F1",
      INIT_62 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_63 => X"F4F4F4F4F4F4F4F4F4F4F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_64 => X"F5F5F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4",
      INIT_65 => X"F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5",
      INIT_66 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F5F5F5F5F5F5F5",
      INIT_67 => X"F7F7F7F7F7F7F7F7F7F7F7F7F7F7F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_68 => X"F8F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7",
      INIT_69 => X"F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8",
      INIT_6A => X"F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8",
      INIT_6B => X"F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9",
      INIT_6C => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF9F9F9",
      INIT_6D => X"FBFBFBFBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_6E => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_6F => X"FCFCFCFCFCFCFCFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_70 => X"FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC",
      INIT_71 => X"FDFDFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC",
      INIT_72 => X"FDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFD",
      INIT_73 => X"FDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFD",
      INIT_74 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFD",
      INIT_75 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_76 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_77 => X"FFFFFFFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena_array\(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      O => \^ena_array\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \addra[12]\,
      clka => clka,
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal douta_array : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal ena_array : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ramloop[0].ram.r_n_9\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      addra(0) => addra(12),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0),
      douta_array(35 downto 0) => douta_array(35 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[0].ram.r_n_9\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(8 downto 0) => douta_array(26 downto 18),
      ena => ena,
      ena_array(0) => ena_array(1)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \ramloop[0].ram.r_n_9\,
      clka => clka,
      douta_array(8 downto 0) => douta_array(17 downto 9),
      ena => ena
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta_array(8 downto 0) => douta_array(35 downto 27),
      ena => ena,
      ena_array(0) => ena_array(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 17 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 17 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "Estimated Power for IP     :     4.7071990000000001 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i25.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i25.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 8192;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 18;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 18;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 18;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 18;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "kintex7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i25,blk_mem_gen_v8_3_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_3_5,Vivado 2016.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.7071990000000001 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i25.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i25.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 18;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 18;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 18;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 18;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "kintex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(17 downto 0) => B"000000000000000000",
      dinb(17 downto 0) => B"000000000000000000",
      douta(17 downto 0) => douta(17 downto 0),
      doutb(17 downto 0) => NLW_U0_doutb_UNCONNECTED(17 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(17 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(17 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(17 downto 0) => B"000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
