$date
	Fri Sep 01 12:07:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mul2tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$scope module m2 $end
$var wire 1 # a $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#10
