

================================================================
== Vitis HLS Report for 'load_linear_bias_ap_fixed_16_7_5_3_0_s'
================================================================
* Date:           Wed Jul 31 16:59:58 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      203|      203|  2.030 us|  2.030 us|  203|  203|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                  |                                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                     Instance                                     |                                 Module                                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68  |load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block  |      202|      202|  2.020 us|  2.020 us|  202|  202|       no|
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%bias_src_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias_src" [Deit_cpp/src/linear.cpp:130]   --->   Operation 3 'read' 'bias_src_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i64 %bias_src_read" [Deit_cpp/src/linear.cpp:130]   --->   Operation 4 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.78ns)   --->   "%add_ln130 = add i5 %trunc_ln130, i5 2" [Deit_cpp/src/linear.cpp:130]   --->   Operation 5 'add' 'add_ln130' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.78ns)   --->   "%add_ln130_1 = add i5 %trunc_ln130, i5 4" [Deit_cpp/src/linear.cpp:130]   --->   Operation 6 'add' 'add_ln130_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.78ns)   --->   "%add_ln130_2 = add i5 %trunc_ln130, i5 6" [Deit_cpp/src/linear.cpp:130]   --->   Operation 7 'add' 'add_ln130_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.78ns)   --->   "%add_ln130_3 = add i5 %trunc_ln130, i5 8" [Deit_cpp/src/linear.cpp:130]   --->   Operation 8 'add' 'add_ln130_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.78ns)   --->   "%add_ln130_4 = add i5 %trunc_ln130, i5 10" [Deit_cpp/src/linear.cpp:130]   --->   Operation 9 'add' 'add_ln130_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.78ns)   --->   "%add_ln130_5 = add i5 %trunc_ln130, i5 12" [Deit_cpp/src/linear.cpp:130]   --->   Operation 10 'add' 'add_ln130_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.78ns)   --->   "%add_ln130_6 = add i5 %trunc_ln130, i5 14" [Deit_cpp/src/linear.cpp:130]   --->   Operation 11 'add' 'add_ln130_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.19ns)   --->   "%xor_ln130 = xor i5 %trunc_ln130, i5 16" [Deit_cpp/src/linear.cpp:130]   --->   Operation 12 'xor' 'xor_ln130' <Predicate = true> <Delay = 0.19> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.78ns)   --->   "%add_ln130_7 = add i5 %trunc_ln130, i5 18" [Deit_cpp/src/linear.cpp:130]   --->   Operation 13 'add' 'add_ln130_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.78ns)   --->   "%add_ln130_8 = add i5 %trunc_ln130, i5 20" [Deit_cpp/src/linear.cpp:130]   --->   Operation 14 'add' 'add_ln130_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%add_ln130_9 = add i5 %trunc_ln130, i5 22" [Deit_cpp/src/linear.cpp:130]   --->   Operation 15 'add' 'add_ln130_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln130_10 = add i5 %trunc_ln130, i5 24" [Deit_cpp/src/linear.cpp:130]   --->   Operation 16 'add' 'add_ln130_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.78ns)   --->   "%add_ln130_11 = add i5 %trunc_ln130, i5 26" [Deit_cpp/src/linear.cpp:130]   --->   Operation 17 'add' 'add_ln130_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.78ns)   --->   "%add_ln130_12 = add i5 %trunc_ln130, i5 28" [Deit_cpp/src/linear.cpp:130]   --->   Operation 18 'add' 'add_ln130_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%add_ln130_13 = add i5 %trunc_ln130, i5 30" [Deit_cpp/src/linear.cpp:130]   --->   Operation 19 'add' 'add_ln130_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln130, i3 0" [Deit_cpp/src/linear.cpp:137]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln137_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln130, i3 0" [Deit_cpp/src/linear.cpp:137]   --->   Operation 21 'bitconcatenate' 'shl_ln137_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln137_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln130_1, i3 0" [Deit_cpp/src/linear.cpp:137]   --->   Operation 22 'bitconcatenate' 'shl_ln137_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln137_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln130_2, i3 0" [Deit_cpp/src/linear.cpp:137]   --->   Operation 23 'bitconcatenate' 'shl_ln137_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln137_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln130_3, i3 0" [Deit_cpp/src/linear.cpp:137]   --->   Operation 24 'bitconcatenate' 'shl_ln137_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln137_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln130_4, i3 0" [Deit_cpp/src/linear.cpp:137]   --->   Operation 25 'bitconcatenate' 'shl_ln137_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln137_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln130_5, i3 0" [Deit_cpp/src/linear.cpp:137]   --->   Operation 26 'bitconcatenate' 'shl_ln137_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln137_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln130_6, i3 0" [Deit_cpp/src/linear.cpp:137]   --->   Operation 27 'bitconcatenate' 'shl_ln137_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln137_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %xor_ln130, i3 0" [Deit_cpp/src/linear.cpp:137]   --->   Operation 28 'bitconcatenate' 'shl_ln137_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln137_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln130_7, i3 0" [Deit_cpp/src/linear.cpp:137]   --->   Operation 29 'bitconcatenate' 'shl_ln137_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln137_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln130_8, i3 0" [Deit_cpp/src/linear.cpp:137]   --->   Operation 30 'bitconcatenate' 'shl_ln137_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln137_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln130_9, i3 0" [Deit_cpp/src/linear.cpp:137]   --->   Operation 31 'bitconcatenate' 'shl_ln137_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln137_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln130_10, i3 0" [Deit_cpp/src/linear.cpp:137]   --->   Operation 32 'bitconcatenate' 'shl_ln137_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln137_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln130_11, i3 0" [Deit_cpp/src/linear.cpp:137]   --->   Operation 33 'bitconcatenate' 'shl_ln137_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln137_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln130_12, i3 0" [Deit_cpp/src/linear.cpp:137]   --->   Operation 34 'bitconcatenate' 'shl_ln137_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln137_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln130_13, i3 0" [Deit_cpp/src/linear.cpp:137]   --->   Operation 35 'bitconcatenate' 'shl_ln137_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.08ns)   --->   "%call_ln130 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block, i64 %bias_src_read, i256 %weights, i8 %shl_ln, i8 %shl_ln137_1, i8 %shl_ln137_2, i8 %shl_ln137_3, i8 %shl_ln137_4, i8 %shl_ln137_5, i8 %shl_ln137_6, i8 %shl_ln137_7, i8 %shl_ln137_8, i8 %shl_ln137_9, i8 %shl_ln137_s, i8 %shl_ln137_10, i8 %shl_ln137_11, i8 %shl_ln137_12, i8 %shl_ln137_13, i8 %shl_ln137_14, i288 %bias_dst" [Deit_cpp/src/linear.cpp:130]   --->   Operation 36 'call' 'call_ln130' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln130 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block, i64 %bias_src_read, i256 %weights, i8 %shl_ln, i8 %shl_ln137_1, i8 %shl_ln137_2, i8 %shl_ln137_3, i8 %shl_ln137_4, i8 %shl_ln137_5, i8 %shl_ln137_6, i8 %shl_ln137_7, i8 %shl_ln137_8, i8 %shl_ln137_9, i8 %shl_ln137_s, i8 %shl_ln137_10, i8 %shl_ln137_11, i8 %shl_ln137_12, i8 %shl_ln137_13, i8 %shl_ln137_14, i288 %bias_dst" [Deit_cpp/src/linear.cpp:130]   --->   Operation 38 'call' 'call_ln130' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln155 = ret" [Deit_cpp/src/linear.cpp:155]   --->   Operation 39 'ret' 'ret_ln155' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bias_dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ bias_src]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_src_read     (read          ) [ 001]
trunc_ln130       (trunc         ) [ 000]
add_ln130         (add           ) [ 000]
add_ln130_1       (add           ) [ 000]
add_ln130_2       (add           ) [ 000]
add_ln130_3       (add           ) [ 000]
add_ln130_4       (add           ) [ 000]
add_ln130_5       (add           ) [ 000]
add_ln130_6       (add           ) [ 000]
xor_ln130         (xor           ) [ 000]
add_ln130_7       (add           ) [ 000]
add_ln130_8       (add           ) [ 000]
add_ln130_9       (add           ) [ 000]
add_ln130_10      (add           ) [ 000]
add_ln130_11      (add           ) [ 000]
add_ln130_12      (add           ) [ 000]
add_ln130_13      (add           ) [ 000]
shl_ln            (bitconcatenate) [ 001]
shl_ln137_1       (bitconcatenate) [ 001]
shl_ln137_2       (bitconcatenate) [ 001]
shl_ln137_3       (bitconcatenate) [ 001]
shl_ln137_4       (bitconcatenate) [ 001]
shl_ln137_5       (bitconcatenate) [ 001]
shl_ln137_6       (bitconcatenate) [ 001]
shl_ln137_7       (bitconcatenate) [ 001]
shl_ln137_8       (bitconcatenate) [ 001]
shl_ln137_9       (bitconcatenate) [ 001]
shl_ln137_s       (bitconcatenate) [ 001]
shl_ln137_10      (bitconcatenate) [ 001]
shl_ln137_11      (bitconcatenate) [ 001]
shl_ln137_12      (bitconcatenate) [ 001]
shl_ln137_13      (bitconcatenate) [ 001]
shl_ln137_14      (bitconcatenate) [ 001]
specinterface_ln0 (specinterface ) [ 000]
call_ln130        (call          ) [ 000]
ret_ln155         (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bias_dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_src">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_src"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >_Pipeline__ln130_for_each_src_block"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="bias_src_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_src_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="0" index="2" bw="256" slack="0"/>
<pin id="72" dir="0" index="3" bw="8" slack="0"/>
<pin id="73" dir="0" index="4" bw="8" slack="0"/>
<pin id="74" dir="0" index="5" bw="8" slack="0"/>
<pin id="75" dir="0" index="6" bw="8" slack="0"/>
<pin id="76" dir="0" index="7" bw="8" slack="0"/>
<pin id="77" dir="0" index="8" bw="8" slack="0"/>
<pin id="78" dir="0" index="9" bw="8" slack="0"/>
<pin id="79" dir="0" index="10" bw="8" slack="0"/>
<pin id="80" dir="0" index="11" bw="8" slack="0"/>
<pin id="81" dir="0" index="12" bw="8" slack="0"/>
<pin id="82" dir="0" index="13" bw="8" slack="0"/>
<pin id="83" dir="0" index="14" bw="8" slack="0"/>
<pin id="84" dir="0" index="15" bw="8" slack="0"/>
<pin id="85" dir="0" index="16" bw="8" slack="0"/>
<pin id="86" dir="0" index="17" bw="8" slack="0"/>
<pin id="87" dir="0" index="18" bw="8" slack="0"/>
<pin id="88" dir="0" index="19" bw="288" slack="0"/>
<pin id="89" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln130/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="trunc_ln130_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln130_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="0"/>
<pin id="100" dir="0" index="1" bw="3" slack="0"/>
<pin id="101" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln130_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln130_2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln130_3_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="0" index="1" bw="5" slack="0"/>
<pin id="119" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln130_4_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="0"/>
<pin id="124" dir="0" index="1" bw="5" slack="0"/>
<pin id="125" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_4/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln130_5_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="0" index="1" bw="5" slack="0"/>
<pin id="131" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_5/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln130_6_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="5" slack="0"/>
<pin id="137" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_6/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="xor_ln130_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="5" slack="0"/>
<pin id="143" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln130/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln130_7_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="5" slack="0"/>
<pin id="149" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_7/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln130_8_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="5" slack="0"/>
<pin id="155" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_8/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln130_9_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="0"/>
<pin id="161" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_9/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln130_10_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="4" slack="0"/>
<pin id="167" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_10/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln130_11_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="4" slack="0"/>
<pin id="173" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_11/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln130_12_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_12/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln130_13_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="2" slack="0"/>
<pin id="185" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_13/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="shl_ln_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="5" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="shl_ln137_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="5" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="shl_ln137_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="5" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_2/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="shl_ln137_3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="5" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_3/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="shl_ln137_4_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="5" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_4/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="shl_ln137_5_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="5" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_5/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="shl_ln137_6_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="5" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_6/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="shl_ln137_7_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="5" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_7/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="shl_ln137_8_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="5" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_8/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="shl_ln137_9_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="5" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_9/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="shl_ln137_s_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="5" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_s/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="shl_ln137_10_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="5" slack="0"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_10/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="shl_ln137_11_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="5" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_11/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="shl_ln137_12_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="5" slack="0"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_12/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="shl_ln137_13_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="5" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_13/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="shl_ln137_14_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="5" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_14/1 "/>
</bind>
</comp>

<comp id="332" class="1005" name="bias_src_read_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="1"/>
<pin id="334" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bias_src_read "/>
</bind>
</comp>

<comp id="337" class="1005" name="shl_ln_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="1"/>
<pin id="339" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="342" class="1005" name="shl_ln137_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="1"/>
<pin id="344" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln137_1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="shl_ln137_2_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln137_2 "/>
</bind>
</comp>

<comp id="352" class="1005" name="shl_ln137_3_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="1"/>
<pin id="354" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln137_3 "/>
</bind>
</comp>

<comp id="357" class="1005" name="shl_ln137_4_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="1"/>
<pin id="359" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln137_4 "/>
</bind>
</comp>

<comp id="362" class="1005" name="shl_ln137_5_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln137_5 "/>
</bind>
</comp>

<comp id="367" class="1005" name="shl_ln137_6_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="1"/>
<pin id="369" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln137_6 "/>
</bind>
</comp>

<comp id="372" class="1005" name="shl_ln137_7_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="1"/>
<pin id="374" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln137_7 "/>
</bind>
</comp>

<comp id="377" class="1005" name="shl_ln137_8_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="1"/>
<pin id="379" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln137_8 "/>
</bind>
</comp>

<comp id="382" class="1005" name="shl_ln137_9_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="1"/>
<pin id="384" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln137_9 "/>
</bind>
</comp>

<comp id="387" class="1005" name="shl_ln137_s_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="1"/>
<pin id="389" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln137_s "/>
</bind>
</comp>

<comp id="392" class="1005" name="shl_ln137_10_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="1"/>
<pin id="394" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln137_10 "/>
</bind>
</comp>

<comp id="397" class="1005" name="shl_ln137_11_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="1"/>
<pin id="399" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln137_11 "/>
</bind>
</comp>

<comp id="402" class="1005" name="shl_ln137_12_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="1"/>
<pin id="404" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln137_12 "/>
</bind>
</comp>

<comp id="407" class="1005" name="shl_ln137_13_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="1"/>
<pin id="409" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln137_13 "/>
</bind>
</comp>

<comp id="412" class="1005" name="shl_ln137_14_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="1"/>
<pin id="414" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln137_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="91"><net_src comp="62" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="68" pin=19"/></net>

<net id="97"><net_src comp="62" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="94" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="94" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="94" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="94" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="94" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="94" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="94" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="94" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="94" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="94" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="94" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="94" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="94" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="94" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="94" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="196"><net_src comp="188" pin="3"/><net_sink comp="68" pin=3"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="98" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="40" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="205"><net_src comp="197" pin="3"/><net_sink comp="68" pin=4"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="104" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="214"><net_src comp="206" pin="3"/><net_sink comp="68" pin=5"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="110" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="223"><net_src comp="215" pin="3"/><net_sink comp="68" pin=6"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="116" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="224" pin="3"/><net_sink comp="68" pin=7"/></net>

<net id="238"><net_src comp="38" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="122" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="241"><net_src comp="233" pin="3"/><net_sink comp="68" pin=8"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="128" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="40" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="250"><net_src comp="242" pin="3"/><net_sink comp="68" pin=9"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="134" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="259"><net_src comp="251" pin="3"/><net_sink comp="68" pin=10"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="140" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="268"><net_src comp="260" pin="3"/><net_sink comp="68" pin=11"/></net>

<net id="274"><net_src comp="38" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="146" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="40" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="277"><net_src comp="269" pin="3"/><net_sink comp="68" pin=12"/></net>

<net id="283"><net_src comp="38" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="152" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="40" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="286"><net_src comp="278" pin="3"/><net_sink comp="68" pin=13"/></net>

<net id="292"><net_src comp="38" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="158" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="295"><net_src comp="287" pin="3"/><net_sink comp="68" pin=14"/></net>

<net id="301"><net_src comp="38" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="164" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="40" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="296" pin="3"/><net_sink comp="68" pin=15"/></net>

<net id="310"><net_src comp="38" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="170" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="40" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="305" pin="3"/><net_sink comp="68" pin=16"/></net>

<net id="319"><net_src comp="38" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="176" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="40" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="322"><net_src comp="314" pin="3"/><net_sink comp="68" pin=17"/></net>

<net id="328"><net_src comp="38" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="182" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="40" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="331"><net_src comp="323" pin="3"/><net_sink comp="68" pin=18"/></net>

<net id="335"><net_src comp="62" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="340"><net_src comp="188" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="68" pin=3"/></net>

<net id="345"><net_src comp="197" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="68" pin=4"/></net>

<net id="350"><net_src comp="206" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="68" pin=5"/></net>

<net id="355"><net_src comp="215" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="68" pin=6"/></net>

<net id="360"><net_src comp="224" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="68" pin=7"/></net>

<net id="365"><net_src comp="233" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="68" pin=8"/></net>

<net id="370"><net_src comp="242" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="68" pin=9"/></net>

<net id="375"><net_src comp="251" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="68" pin=10"/></net>

<net id="380"><net_src comp="260" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="68" pin=11"/></net>

<net id="385"><net_src comp="269" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="68" pin=12"/></net>

<net id="390"><net_src comp="278" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="68" pin=13"/></net>

<net id="395"><net_src comp="287" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="68" pin=14"/></net>

<net id="400"><net_src comp="296" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="68" pin=15"/></net>

<net id="405"><net_src comp="305" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="68" pin=16"/></net>

<net id="410"><net_src comp="314" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="68" pin=17"/></net>

<net id="415"><net_src comp="323" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="68" pin=18"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bias_dst | {1 2 }
 - Input state : 
	Port: load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > : weights | {1 2 }
	Port: load_linear_bias<ap_fixed<16, 7, 5, 3, 0> > : bias_src | {1 }
  - Chain level:
	State 1
		add_ln130 : 1
		add_ln130_1 : 1
		add_ln130_2 : 1
		add_ln130_3 : 1
		add_ln130_4 : 1
		add_ln130_5 : 1
		add_ln130_6 : 1
		xor_ln130 : 1
		add_ln130_7 : 1
		add_ln130_8 : 1
		add_ln130_9 : 1
		add_ln130_10 : 1
		add_ln130_11 : 1
		add_ln130_12 : 1
		add_ln130_13 : 1
		shl_ln : 1
		shl_ln137_1 : 2
		shl_ln137_2 : 2
		shl_ln137_3 : 2
		shl_ln137_4 : 2
		shl_ln137_5 : 2
		shl_ln137_6 : 2
		shl_ln137_7 : 2
		shl_ln137_8 : 1
		shl_ln137_9 : 2
		shl_ln137_s : 2
		shl_ln137_10 : 2
		shl_ln137_11 : 2
		shl_ln137_12 : 2
		shl_ln137_13 : 2
		shl_ln137_14 : 2
		call_ln130 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 |  6.832  |  13554  |  16501  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|
|          |                                  add_ln130_fu_98                                 |    0    |    0    |    12   |
|          |                                add_ln130_1_fu_104                                |    0    |    0    |    12   |
|          |                                add_ln130_2_fu_110                                |    0    |    0    |    12   |
|          |                                add_ln130_3_fu_116                                |    0    |    0    |    12   |
|          |                                add_ln130_4_fu_122                                |    0    |    0    |    12   |
|          |                                add_ln130_5_fu_128                                |    0    |    0    |    12   |
|    add   |                                add_ln130_6_fu_134                                |    0    |    0    |    12   |
|          |                                add_ln130_7_fu_146                                |    0    |    0    |    12   |
|          |                                add_ln130_8_fu_152                                |    0    |    0    |    12   |
|          |                                add_ln130_9_fu_158                                |    0    |    0    |    12   |
|          |                                add_ln130_10_fu_164                               |    0    |    0    |    12   |
|          |                                add_ln130_11_fu_170                               |    0    |    0    |    12   |
|          |                                add_ln130_12_fu_176                               |    0    |    0    |    12   |
|          |                                add_ln130_13_fu_182                               |    0    |    0    |    12   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|
|    xor   |                                 xor_ln130_fu_140                                 |    0    |    0    |    5    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|
|   read   |                             bias_src_read_read_fu_62                             |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                                 trunc_ln130_fu_94                                |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|
|          |                                   shl_ln_fu_188                                  |    0    |    0    |    0    |
|          |                                shl_ln137_1_fu_197                                |    0    |    0    |    0    |
|          |                                shl_ln137_2_fu_206                                |    0    |    0    |    0    |
|          |                                shl_ln137_3_fu_215                                |    0    |    0    |    0    |
|          |                                shl_ln137_4_fu_224                                |    0    |    0    |    0    |
|          |                                shl_ln137_5_fu_233                                |    0    |    0    |    0    |
|          |                                shl_ln137_6_fu_242                                |    0    |    0    |    0    |
|bitconcatenate|                                shl_ln137_7_fu_251                                |    0    |    0    |    0    |
|          |                                shl_ln137_8_fu_260                                |    0    |    0    |    0    |
|          |                                shl_ln137_9_fu_269                                |    0    |    0    |    0    |
|          |                                shl_ln137_s_fu_278                                |    0    |    0    |    0    |
|          |                                shl_ln137_10_fu_287                               |    0    |    0    |    0    |
|          |                                shl_ln137_11_fu_296                               |    0    |    0    |    0    |
|          |                                shl_ln137_12_fu_305                               |    0    |    0    |    0    |
|          |                                shl_ln137_13_fu_314                               |    0    |    0    |    0    |
|          |                                shl_ln137_14_fu_323                               |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                  |  6.832  |  13554  |  16674  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|bias_src_read_reg_332|   64   |
| shl_ln137_10_reg_392|    8   |
| shl_ln137_11_reg_397|    8   |
| shl_ln137_12_reg_402|    8   |
| shl_ln137_13_reg_407|    8   |
| shl_ln137_14_reg_412|    8   |
| shl_ln137_1_reg_342 |    8   |
| shl_ln137_2_reg_347 |    8   |
| shl_ln137_3_reg_352 |    8   |
| shl_ln137_4_reg_357 |    8   |
| shl_ln137_5_reg_362 |    8   |
| shl_ln137_6_reg_367 |    8   |
| shl_ln137_7_reg_372 |    8   |
| shl_ln137_8_reg_377 |    8   |
| shl_ln137_9_reg_382 |    8   |
| shl_ln137_s_reg_387 |    8   |
|    shl_ln_reg_337   |    8   |
+---------------------+--------+
|        Total        |   192  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                       Comp                                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 |  p1  |   2  |  64  |   128  ||    9    |
| grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 |  p3  |   2  |   8  |   16   ||    9    |
| grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 |  p4  |   2  |   8  |   16   ||    9    |
| grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 |  p5  |   2  |   8  |   16   ||    9    |
| grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 |  p6  |   2  |   8  |   16   ||    9    |
| grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 |  p7  |   2  |   8  |   16   ||    9    |
| grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 |  p8  |   2  |   8  |   16   ||    9    |
| grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 |  p9  |   2  |   8  |   16   ||    9    |
| grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 |  p10 |   2  |   8  |   16   ||    9    |
| grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 |  p11 |   2  |   8  |   16   ||    9    |
| grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 |  p12 |   2  |   8  |   16   ||    9    |
| grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 |  p13 |   2  |   8  |   16   ||    9    |
| grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 |  p14 |   2  |   8  |   16   ||    9    |
| grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 |  p15 |   2  |   8  |   16   ||    9    |
| grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 |  p16 |   2  |   8  |   16   ||    9    |
| grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 |  p17 |   2  |   8  |   16   ||    9    |
| grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68 |  p18 |   2  |   8  |   16   ||    9    |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                       Total                                      |      |      |      |   384  ||  7.259  ||   153   |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |  13554 |  16674 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   153  |
|  Register |    -   |   192  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |  13746 |  16827 |
+-----------+--------+--------+--------+
