# CPU DESIGN

This repository is an implementation of a 32 bit CPU to run RISC-V instructions

It is implemented in SystemVerilog, and can be compiled onto an FPGA board

It includes a test RISC-V program that prints the square root of the value input (the switches) on the seven segment displays