# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do tb/vsim/vsim.do
# 
# Create the work library
# vlib work
# 
# Compile the packages
# vlog -sv tb/pkg_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:12 on Jan 29,2025
# vlog -reportprogress 300 -sv tb/pkg_tb.sv 
# -- Compiling package pkg_tb
# 
# Top level modules:
# 	--none--
# End time: 15:17:12 on Jan 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_pkg.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:12 on Jan 29,2025
# vlog -reportprogress 300 -sv rtl/axil_pkg.sv 
# -- Compiling package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:17:12 on Jan 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the interfaces
# vlog -sv rtl/axil_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:12 on Jan 29,2025
# vlog -reportprogress 300 -sv rtl/axil_if.sv 
# -- Compiling interface axil_if
# -- Importing package axil_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:17:12 on Jan 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile the design and testbench
# vlog -sv rtl/axil_decoder_addr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:12 on Jan 29,2025
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_wr.sv 
# -- Compiling module axil_decoder_addr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_wr
# End time: 15:17:13 on Jan 29,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:13 on Jan 29,2025
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_wr.sv 
# -- Compiling module axil_response_addr_invalid_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_wr
# End time: 15:17:13 on Jan 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_rr_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:13 on Jan 29,2025
# vlog -reportprogress 300 -sv rtl/axil_arbiter_rr_wr.sv 
# -- Compiling module axil_arbiter_rr_wr
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_rr_wr
# End time: 15:17:13 on Jan 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:13 on Jan 29,2025
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_wr.sv 
# -- Compiling module axil_crossbar_ms_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_wr
# End time: 15:17:13 on Jan 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_crossbar_sm_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:13 on Jan 29,2025
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_wr.sv 
# -- Compiling module axil_crossbar_sm_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_wr
# End time: 15:17:13 on Jan 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_interconnect_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:13 on Jan 29,2025
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wr.sv 
# -- Compiling module axil_interconnect_wr
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_wr
# End time: 15:17:13 on Jan 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv rtl/axil_decoder_addr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:13 on Jan 29,2025
# vlog -reportprogress 300 -sv rtl/axil_decoder_addr_rd.sv 
# -- Compiling module axil_decoder_addr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_decoder_addr_rd
# End time: 15:17:13 on Jan 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_response_addr_invalid_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:13 on Jan 29,2025
# vlog -reportprogress 300 -sv rtl/axil_response_addr_invalid_rd.sv 
# -- Compiling module axil_response_addr_invalid_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_response_addr_invalid_rd
# End time: 15:17:13 on Jan 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_arbiter_rr_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:13 on Jan 29,2025
# vlog -reportprogress 300 -sv rtl/axil_arbiter_rr_rd.sv 
# -- Compiling module axil_arbiter_rr_rd
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_arbiter_rr_rd
# End time: 15:17:13 on Jan 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_crossbar_ms_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:13 on Jan 29,2025
# vlog -reportprogress 300 -sv rtl/axil_crossbar_ms_rd.sv 
# -- Compiling module axil_crossbar_ms_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_ms_rd
# End time: 15:17:13 on Jan 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv rtl/axil_crossbar_sm_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:13 on Jan 29,2025
# vlog -reportprogress 300 -sv rtl/axil_crossbar_sm_rd.sv 
# -- Compiling module axil_crossbar_sm_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_crossbar_sm_rd
# End time: 15:17:13 on Jan 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv rtl/axil_interconnect_rd.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:13 on Jan 29,2025
# vlog -reportprogress 300 -sv rtl/axil_interconnect_rd.sv 
# -- Compiling module axil_interconnect_rd
# -- Importing package axil_pkg
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vlog-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vlog-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vlog-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	axil_interconnect_rd
# End time: 15:17:13 on Jan 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv rtl/axil_interconnect.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:13 on Jan 29,2025
# vlog -reportprogress 300 -sv rtl/axil_interconnect.sv 
# -- Compiling module axil_interconnect
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect
# End time: 15:17:14 on Jan 29,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv rtl/axil_interconnect_wrapper_sv.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:14 on Jan 29,2025
# vlog -reportprogress 300 -sv rtl/axil_interconnect_wrapper_sv.sv 
# -- Compiling module axil_interconnect_wrapper_sv
# -- Importing package axil_pkg
# 
# Top level modules:
# 	axil_interconnect_wrapper_sv
# End time: 15:17:14 on Jan 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv tb/axil_interconnect_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:17:14 on Jan 29,2025
# vlog -reportprogress 300 -sv tb/axil_interconnect_tb.sv 
# -- Compiling module axil_interconnect_tb
# -- Importing package pkg_tb
# 
# Top level modules:
# 	axil_interconnect_tb
# End time: 15:17:14 on Jan 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Set the number of master and slave interfaces
# set NUMBER_MASTER   32
# 32
# set NUMBER_SLAVE    16
# 16
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_interconnect_tb
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_interconnect_tb 
# Start time: 15:17:14 on Jan 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: rtl/axil_interconnect_wr.sv(11): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(16): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(17): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_wr.sv(38): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(11): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(27): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_interconnect_rd.sv(28): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_response_addr_invalid_wr(fast)".
# ** Warning: rtl/axil_crossbar_ms_wr.sv(9): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(13): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_wr.sv(14): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "axil_response_addr_invalid_rd(fast)".
# ** Warning: rtl/axil_crossbar_sm_wr.sv(25): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(20): (vopt-13314) Defaulting port 's_axil_rdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_sm_rd.sv(21): (vopt-13314) Defaulting port 's_axil_rresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_ms_rd.sv(9): (vopt-13314) Defaulting port 'm_axil_araddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=14.
# Loading sv_std.std
# Loading work.pkg_tb(fast)
# Loading work.axil_interconnect_tb(fast)
# Loading work.axil_pkg(fast)
# Loading work.axil_interconnect_wrapper_sv(fast)
# Loading work.axil_interconnect(fast)
# Loading work.axil_interconnect_wr(fast)
# Loading work.axil_decoder_addr_wr(fast)
# Loading work.axil_arbiter_rr_wr(fast)
# Loading work.axil_crossbar_ms_wr(fast)
# Loading work.axil_crossbar_sm_wr(fast)
# Loading work.axil_response_addr_invalid_wr(fast)
# Loading work.axil_interconnect_rd(fast)
# Loading work.axil_decoder_addr_rd(fast)
# Loading work.axil_arbiter_rr_rd(fast)
# Loading work.axil_crossbar_ms_rd(fast)
# Loading work.axil_crossbar_sm_rd(fast)
# Loading work.axil_response_addr_invalid_rd(fast)
# Loading work.axil_if(fast__1)
# Loading work.axil_if(fast__2)
# Loading work.axil_if(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 's_axil_wdata'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(13).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_response_addr_invalid_wr_inst File: rtl/axil_interconnect.sv Line: 133
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 's_axil_wstrb'. The port definition is at: rtl/axil_response_addr_invalid_wr.sv(14).
#    Time: 0 ns  Iteration: 0  Instance: /axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/axil_interconnect_inst/axil_response_addr_invalid_wr_inst File: rtl/axil_interconnect.sv Line: 133
# 
# Add signals to the waveform window
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/aclk
# add wave -radix binary              axil_interconnect_tb/axil_interconnect_wrapper_sv_inst/aresetn
# 
# Run the simulation for the specified time
# run 1ms
# ** Note: $finish    : tb/axil_interconnect_tb.sv(170)
#    Time: 1 us  Iteration: 0  Instance: /axil_interconnect_tb
# 1
# Break in Module axil_interconnect_tb at tb/axil_interconnect_tb.sv line 170
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1050 ns
# End time: 15:17:23 on Jan 29,2025, Elapsed time: 0:00:09
# Errors: 0, Warnings: 16
