# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--MMD --build --cc -O3 --x-assign fast --x-initial fast --noassert --top-module alu_top /home/xiucong/Verilog-Exercise/alu/vsrc/log_max.v /home/xiucong/Verilog-Exercise/alu/vsrc/log_xor.v /home/xiucong/Verilog-Exercise/alu/vsrc/seg.v /home/xiucong/Verilog-Exercise/alu/vsrc/adder.v /home/xiucong/Verilog-Exercise/alu/vsrc/MuxKey.v /home/xiucong/Verilog-Exercise/alu/vsrc/alu_top.v /home/xiucong/Verilog-Exercise/alu/vsrc/MuxKeyInternal.v /home/xiucong/Verilog-Exercise/alu/vsrc/log_equ.v /home/xiucong/Verilog-Exercise/alu/vsrc/log_nor.v /home/xiucong/Verilog-Exercise/alu/vsrc/log_or.v /home/xiucong/Verilog-Exercise/alu/vsrc/log_and.v /home/xiucong/Verilog-Exercise/alu/csrc/alu_top_nvb.cpp /home/xiucong/Verilog-Exercise/alu/build/auto_bind.cpp /home/xiucong/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -I -CFLAGS /home/xiucong/ysyx-workbench/nvboard/include -CFLAGS -DTOP_NAME=_Valu_top_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image --Mdir ./build/obj_dir --exe -o /home/xiucong/Verilog-Exercise/alu/build/alu_top"
T      3408   790924  1690486198   134479539  1690486198   134479539 "./build/obj_dir/Valu_top.cpp"
T      2929   790923  1690486198   134479539  1690486198   134479539 "./build/obj_dir/Valu_top.h"
T      2368   790932  1690486198   134479539  1690486198   134479539 "./build/obj_dir/Valu_top.mk"
T       310   790920  1690486198   134479539  1690486198   134479539 "./build/obj_dir/Valu_top__ConstPool_0.cpp"
T       770   790910  1690486198   134479539  1690486198   134479539 "./build/obj_dir/Valu_top__Syms.cpp"
T       948   790915  1690486198   134479539  1690486198   134479539 "./build/obj_dir/Valu_top__Syms.h"
T      1905   790925  1690486198   134479539  1690486198   134479539 "./build/obj_dir/Valu_top___024root.h"
T      1965   790929  1690486198   134479539  1690486198   134479539 "./build/obj_dir/Valu_top___024root__DepSet_h8935f2f5__0.cpp"
T       901   790927  1690486198   134479539  1690486198   134479539 "./build/obj_dir/Valu_top___024root__DepSet_h8935f2f5__0__Slow.cpp"
T     19584   790930  1690486198   134479539  1690486198   134479539 "./build/obj_dir/Valu_top___024root__DepSet_hd9c3b0d9__0.cpp"
T     21951   790928  1690486198   134479539  1690486198   134479539 "./build/obj_dir/Valu_top___024root__DepSet_hd9c3b0d9__0__Slow.cpp"
T       690   790926  1690486198   134479539  1690486198   134479539 "./build/obj_dir/Valu_top___024root__Slow.cpp"
T      1259   790933  1690486198   134479539  1690486198   134479539 "./build/obj_dir/Valu_top__ver.d"
T         0        0  1690486198   134479539  1690486198   134479539 "./build/obj_dir/Valu_top__verFiles.dat"
T      1678   790931  1690486198   134479539  1690486198   134479539 "./build/obj_dir/Valu_top_classes.mk"
S       259   790916  1690481843   305873654  1690481843   301873596 "/home/xiucong/Verilog-Exercise/alu/vsrc/MuxKey.v"
S      1058   790907  1690480688   132018516  1690480688   132018516 "/home/xiucong/Verilog-Exercise/alu/vsrc/MuxKeyInternal.v"
S       339   790949  1690484382   550823834  1690484382   546823846 "/home/xiucong/Verilog-Exercise/alu/vsrc/adder.v"
S      2014   790985  1690486105   111706083  1690486105   107705957 "/home/xiucong/Verilog-Exercise/alu/vsrc/alu_top.v"
S       118   790911  1690477347     8812361  1690477347     8812361 "/home/xiucong/Verilog-Exercise/alu/vsrc/log_and.v"
S       184   790921  1690481174   847025464  1690481174   843025389 "/home/xiucong/Verilog-Exercise/alu/vsrc/log_equ.v"
S       199   790922  1690481140   910382027  1690481140   906381950 "/home/xiucong/Verilog-Exercise/alu/vsrc/log_max.v"
S        93   790912  1690477452   197006368  1690477452   193006361 "/home/xiucong/Verilog-Exercise/alu/vsrc/log_nor.v"
S       116   790913  1690477382   732875947  1690477382   728875940 "/home/xiucong/Verilog-Exercise/alu/vsrc/log_or.v"
S       118   790914  1690477425   236954741  1690477425   232954733 "/home/xiucong/Verilog-Exercise/alu/vsrc/log_xor.v"
S      1286   790967  1690485545   653977102  1690485545   649976833 "/home/xiucong/Verilog-Exercise/alu/vsrc/seg.v"
S  21677872   187587  1689688097    29515270  1689688097    29515270 "/usr/local/bin/verilator_bin"
S      4926   419292  1689688097   165520849  1689688097   165520849 "/usr/local/share/verilator/include/verilated_std.sv"
