// Seed: 1015695456
module module_0 (
    input id_0,
    input id_1,
    input id_2
    , id_3
);
  reg id_4;
  always @(posedge 1) begin
    id_4 <= id_0;
    #1 id_3 = id_3;
    id_4 <= id_0 == 1;
  end
endmodule
