Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LeNet_tb_behav xil_defaultlib.LeNet_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(DATA_WIDTH=16,parallel_fc_PE=84,fc_columns=120,tot_weight_size=10080,file="E:/VivadoFiles/finalT/hex_weightsdense_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(DATA_WIDTH=16,parallel_fc_PE=10,fc_columns=84,tot_weight_size=840,file="E:/VivadoFiles/finalT/hex_weightsdense_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(DATA_WIDTH=16,parallel_fc_PE=84,fc_columns=120,tot_weight_size=10080,file="E:/VivadoFiles/finalT/hex_weightsdense_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(DATA_WIDTH=16,parallel_fc_PE=10,fc_columns=84,tot_weight_size=840,file="E:/VivadoFiles/finalT/hex_weightsdense_2.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/exponential.v" Line 1. Module exponential(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10,DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.PE_FC_ANN(EXPONENT_WIDTH=5,MANTI...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.weights_Memory(DATA_WIDTH=16,par...
Compiling module xil_defaultlib.FC_Layer_ANN(EXPONENT_WIDTH=5,MA...
Compiling module xil_defaultlib.SingleLayer(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=5,MANTISSA_W...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.exponential(EXPONENT_WIDTH=5,MAN...
Compiling module xil_defaultlib.fpDiv(EXPONENT_WIDTH=5,MANTISSA_...
Compiling module xil_defaultlib.Softmax(EXPONENT_WIDTH=5,MANTISS...
Compiling module xil_defaultlib.LeNet_default
Compiling module xil_defaultlib.LeNet_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot LeNet_tb_behav
