# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Stepper_Motor_v3.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Stepper_Motor_v3.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" --include "../../../../Stepper_Motor_v3.srcs/sources_1/bd/system/ipshared/70fd/hdl" --include "C:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Stepper_Motor_v3.srcs/sources_1/new/spwm.v" \
"../../../../Stepper_Motor_v3.srcs/sources_1/new/speed_ctrl.v" \
"../../../../Stepper_Motor_v3.srcs/sources_1/new/step_changer.v" \
"../../../../Stepper_Motor_v3.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../../Stepper_Motor_v3.ip_user_files/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.v" \
"../../../../Stepper_Motor_v3.ip_user_files/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
"../../../../Stepper_Motor_v3.ip_user_files/bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"c:/Users/james/OneDrive/Dokumente/Users/James Kibii/OneDrive/Dokumente/Vivado/Vector_Length_Mod_1/Vector_Length_Mod.srcs/sources_1/new/my_Vector_Length_Mod.v" \
"../../../../Stepper_Motor_v3.ip_user_files/bd/system/ip/system_my_Vector_Length_Mod_0_0/sim/system_my_Vector_Length_Mod_0_0.v" \
"../../../../Stepper_Motor_v3.ip_user_files/bd/system/ip/system_spwm_0_0/sim/system_spwm_0_0.v" \
"../../../../Stepper_Motor_v3.ip_user_files/bd/system/ip/system_speed_ctrl_0_0/sim/system_speed_ctrl_0_0.v" \
"../../../../Stepper_Motor_v3.ip_user_files/bd/system/ip/system_step_changer_0_0/sim/system_step_changer_0_0.v" \
"../../../../Stepper_Motor_v3.ip_user_files/bd/system/sim/system.v" \
"../../../../Stepper_Motor_v3.srcs/sources_1/bd/system/hdl/system_wrapper.v" \
"../../../../Stepper_Motor_v3.srcs/sources_1/new/stepper_motor_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
