(pcb D:\Documents\Coriolis\EurorackModules\1Utilities\1U_Complex_Bus\hardware\1u_complex_bus\collateral\1u_complex_bus_mainboard.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.0.0)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  526000 -20000  0 -20000  0 0  526000 0  526000 -20000)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical
      (place J_PWR1 26250 -15000 back 180 (PN Conn_02x05_Odd_Even))
    )
    (component Capacitor_THT:CP_Radial_D4.0mm_P2.00mm
      (place C1 51000 -16500 front 0 (PN "10uF (25V)"))
    )
    (component Capacitor_THT:CP_Radial_D4.0mm_P2.00mm::1
      (place C2 51000 -3500 front 0 (PN "10uF (25V)"))
    )
    (component Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm
      (place C3 52000 -12000 front 0 (PN 100nF))
      (place C6 198400 -15000 front 0 (PN 10pF))
      (place C8 394600 -14200 front 0 (PN 10pF))
    )
    (component Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm::1
      (place C4 57000 -8000 front 180 (PN 100nF))
      (place C5 122000 -15000 front 0 (PN 10pF))
      (place C7 316400 -14600 front 0 (PN 10pF))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (place D1 36500 -12000 front 0 (PN IN4001))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal::1"
      (place D2 36500 -7500 front 0 (PN IN4001))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R_FUSE_1 46000 -16500 front 180 (PN 10R))
      (place R1 103000 -16200 front 180 (PN 25K))
      (place R2 106000 -16200 front 0 (PN 100K))
      (place R3 178800 -16400 front 180 (PN 25K))
      (place R4 182200 -16200 front 0 (PN 100K))
      (place R6 302600 -16600 front 0 (PN 100K))
      (place R_IN_2 138200 -9000 front 90 (PN 100K))
      (place R_IN_3 143000 -9000 front 90 (PN 100K))
      (place R_IN_7 217000 -9000 front 90 (PN 100K))
      (place R_IN_9 226600 -9000 front 90 (PN 100K))
      (place R_IN_13 339200 -9000 front 90 (PN 100K))
      (place R_IN_15 348800 -9000 front 90 (PN 100K))
      (place R_IN_16 407400 -9000 front 90 (PN 100K))
      (place R_IN_18 417000 -9000 front 90 (PN 100K))
      (place R_IN_20 426600 -9000 front 90 (PN 100K))
      (place R_LED_1_1 155000 -18620 front 90 (PN 1K))
      (place R_LED_2_1 233800 -18600 front 90 (PN 470R))
      (place R_LED_4_1 429000 -18600 front 90 (PN 5K1))
      (place R_OUT_1 135800 -18620 front 90 (PN 51))
      (place R_OUT_3 145600 -18620 front 90 (PN 51))
      (place R_OUT_5 214600 -18600 front 90 (PN 51))
      (place R_OUT_7 224200 -18600 front 90 (PN 51))
      (place R_OUT_9 332000 -18600 front 90 (PN 51))
      (place R_OUT_13 409800 -18600 front 90 (PN 51))
      (place R_OUT_15 419400 -18600 front 90 (PN 51))
      (place R_Split_2_1 197000 -3400 front 0 (PN 10K))
      (place R_Split_2_2 197000 -8400 front 0 (PN 1K))
      (place R_Split_3_1 315200 -3400 front 0 (PN 10K))
      (place R_Split_3_2 315200 -8400 front 0 (PN 1K))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (place R_FUSE_2 46000 -3500 front 180 (PN 10R))
      (place R5 299200 -16600 front 180 (PN 25K))
      (place R7 377620 -16400 front 180 (PN 25K))
      (place R8 380800 -16400 front 0 (PN 100K))
      (place R_IN_1 133500 -9000 front 90 (PN 100K))
      (place R_IN_4 147800 -9000 front 90 (PN 100K))
      (place R_IN_5 152400 -9000 front 90 (PN 100K))
      (place R_IN_6 212400 -9000 front 90 (PN 100K))
      (place R_IN_8 221800 -9000 front 90 (PN 100K))
      (place R_IN_10 231200 -9000 front 90 (PN 100K))
      (place R_IN_11 329600 -9000 front 90 (PN 100K))
      (place R_IN_12 334400 -9000 front 90 (PN 100K))
      (place R_IN_14 344000 -9000 front 90 (PN 100K))
      (place R_IN_17 412200 -9000 front 90 (PN 100K))
      (place R_IN_19 421800 -9000 front 90 (PN 100K))
      (place R_LED_3_1 351200 -18600 front 90 (PN 5K1))
      (place R_OUT_2 140600 -18620 front 90 (PN 51))
      (place R_OUT_4 150200 -18620 front 90 (PN 51))
      (place R_OUT_6 219400 -18600 front 90 (PN 51))
      (place R_OUT_8 229000 -18600 front 90 (PN 51))
      (place R_OUT_10 336800 -18600 front 90 (PN 51))
      (place R_OUT_11 341600 -18600 front 90 (PN 51))
      (place R_OUT_12 346400 -18600 front 90 (PN 51))
      (place R_OUT_14 414600 -18600 front 90 (PN 51))
      (place R_OUT_16 424200 -18600 front 90 (PN 51))
      (place R_Split_1_1 120500 -3500 front 0 (PN 10K))
      (place R_Split_1_2 120500 -8500 front 0 (PN 1K))
      (place R_Split_4_1 393200 -3400 front 0 (PN 10K))
      (place R_Split_4_2 393400 -8000 front 0 (PN 1K))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_2x06_P2.54mm_Vertical
      (place J_MB1 5000 -4000 front 90 (PN Conn_02x06_Odd_Even))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_2x05_P2.54mm_Vertical
      (place J_MB2 5000 -13500 front 90 (PN Conn_02x05_Odd_Even))
      (place J_MB3 510000 -13500 front 90 (PN Conn_02x05_Odd_Even))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_2x05_P2.54mm_Vertical::1
      (place J_MB4 510000 -4000 front 90 (PN Conn_02x05_Odd_Even))
    )
    (component "Coriolis-KiCad:art_Coriolis_logo_copper"
      (place MK1 263000 -10000 back 0 (PN CoriolisLogo))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U1 95600 -11000 front 90 (PN TL074))
      (place U4 370400 -11000 front 90 (PN TL074))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (place U2 171600 -11000 front 90 (PN TL074))
      (place U3 292200 -11000 front 90 (PN TL074))
    )
    (component Mounting_Holes:MountingHole_3.2mm_M3
      (place H_MB_1 81500 -10000 front 0 (PN MountingHole))
      (place H_MB_2 444500 -10000 front 0 (PN MountingHole))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -11430))
      (outline (path signal 100  3810 -11430  -1270 -11430))
      (outline (path signal 100  -1270 -11430  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -11490  3870 -11490))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 120  3870 1330  3870 -11490))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 50  -1800 -11950  4350 -11950))
      (outline (path signal 50  4350 -11950  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
    )
    (image Capacitor_THT:CP_Radial_D4.0mm_P2.00mm
      (outline (path signal 100  3000 0  2918.99 -563.465  2682.51 -1081.28  2309.72 -1511.5
            1830.83 -1819.26  1284.63 -1979.64  715.37 -1979.64  169.17 -1819.26
            -309.721 -1511.5  -682.507 -1081.28  -918.986 -563.465  -1000 0
            -918.986 563.465  -682.507 1081.28  -309.721 1511.5  169.17 1819.26
            715.37 1979.64  1284.63 1979.64  1830.83 1819.26  2309.72 1511.5
            2682.51 1081.28  2918.99 563.465  3000 0))
      (outline (path signal 120  3120 0  3041.39 -571.969  2811.37 -1101.52  2447.01 -1549.37
            1975.34 -1882.32  1431.33 -2075.66  855.326 -2115.06  290.055 -1997.59
            -222.562 -1731.98  -644.508 -1337.91  -944.488 -844.61  -1100.25 -288.673
            -1100.25 288.673  -944.488 844.61  -644.508 1337.91  -222.562 1731.98
            290.055 1997.59  855.326 2115.06  1431.33 2075.66  1975.34 1882.32
            2447.01 1549.37  2811.37 1101.52  3041.39 571.969  3120 0))
      (outline (path signal 50  3250 0  3173.33 -582.343  2948.56 -1125  2590.99 -1590.99
            2125 -1948.56  1582.34 -2173.33  1000 -2250  417.657 -2173.33
            -125 -1948.56  -590.99 -1590.99  -948.557 -1125  -1173.33 -582.343
            -1250 0  -1173.33 582.343  -948.557 1125  -590.99 1590.99  -125 1948.56
            417.657 2173.33  1000 2250  1582.34 2173.33  2125 1948.56  2590.99 1590.99
            2948.56 1125  3173.33 582.343  3250 0))
      (outline (path signal 100  -702.554 867.5  -302.554 867.5))
      (outline (path signal 100  -502.554 1067.5  -502.554 667.5))
      (outline (path signal 120  1000 2080  1000 -2080))
      (outline (path signal 120  1040 2080  1040 -2080))
      (outline (path signal 120  1080 2079  1080 -2079))
      (outline (path signal 120  1120 2077  1120 -2077))
      (outline (path signal 120  1160 2074  1160 -2074))
      (outline (path signal 120  1200 2071  1200 840))
      (outline (path signal 120  1200 -840  1200 -2071))
      (outline (path signal 120  1240 2067  1240 840))
      (outline (path signal 120  1240 -840  1240 -2067))
      (outline (path signal 120  1280 2062  1280 840))
      (outline (path signal 120  1280 -840  1280 -2062))
      (outline (path signal 120  1320 2056  1320 840))
      (outline (path signal 120  1320 -840  1320 -2056))
      (outline (path signal 120  1360 2050  1360 840))
      (outline (path signal 120  1360 -840  1360 -2050))
      (outline (path signal 120  1400 2042  1400 840))
      (outline (path signal 120  1400 -840  1400 -2042))
      (outline (path signal 120  1440 2034  1440 840))
      (outline (path signal 120  1440 -840  1440 -2034))
      (outline (path signal 120  1480 2025  1480 840))
      (outline (path signal 120  1480 -840  1480 -2025))
      (outline (path signal 120  1520 2016  1520 840))
      (outline (path signal 120  1520 -840  1520 -2016))
      (outline (path signal 120  1560 2005  1560 840))
      (outline (path signal 120  1560 -840  1560 -2005))
      (outline (path signal 120  1600 1994  1600 840))
      (outline (path signal 120  1600 -840  1600 -1994))
      (outline (path signal 120  1640 1982  1640 840))
      (outline (path signal 120  1640 -840  1640 -1982))
      (outline (path signal 120  1680 1968  1680 840))
      (outline (path signal 120  1680 -840  1680 -1968))
      (outline (path signal 120  1721 1954  1721 840))
      (outline (path signal 120  1721 -840  1721 -1954))
      (outline (path signal 120  1761 1940  1761 840))
      (outline (path signal 120  1761 -840  1761 -1940))
      (outline (path signal 120  1801 1924  1801 840))
      (outline (path signal 120  1801 -840  1801 -1924))
      (outline (path signal 120  1841 1907  1841 840))
      (outline (path signal 120  1841 -840  1841 -1907))
      (outline (path signal 120  1881 1889  1881 840))
      (outline (path signal 120  1881 -840  1881 -1889))
      (outline (path signal 120  1921 1870  1921 840))
      (outline (path signal 120  1921 -840  1921 -1870))
      (outline (path signal 120  1961 1851  1961 840))
      (outline (path signal 120  1961 -840  1961 -1851))
      (outline (path signal 120  2001 1830  2001 840))
      (outline (path signal 120  2001 -840  2001 -1830))
      (outline (path signal 120  2041 1808  2041 840))
      (outline (path signal 120  2041 -840  2041 -1808))
      (outline (path signal 120  2081 1785  2081 840))
      (outline (path signal 120  2081 -840  2081 -1785))
      (outline (path signal 120  2121 1760  2121 840))
      (outline (path signal 120  2121 -840  2121 -1760))
      (outline (path signal 120  2161 1735  2161 840))
      (outline (path signal 120  2161 -840  2161 -1735))
      (outline (path signal 120  2201 1708  2201 840))
      (outline (path signal 120  2201 -840  2201 -1708))
      (outline (path signal 120  2241 1680  2241 840))
      (outline (path signal 120  2241 -840  2241 -1680))
      (outline (path signal 120  2281 1650  2281 840))
      (outline (path signal 120  2281 -840  2281 -1650))
      (outline (path signal 120  2321 1619  2321 840))
      (outline (path signal 120  2321 -840  2321 -1619))
      (outline (path signal 120  2361 1587  2361 840))
      (outline (path signal 120  2361 -840  2361 -1587))
      (outline (path signal 120  2401 1552  2401 840))
      (outline (path signal 120  2401 -840  2401 -1552))
      (outline (path signal 120  2441 1516  2441 840))
      (outline (path signal 120  2441 -840  2441 -1516))
      (outline (path signal 120  2481 1478  2481 840))
      (outline (path signal 120  2481 -840  2481 -1478))
      (outline (path signal 120  2521 1438  2521 840))
      (outline (path signal 120  2521 -840  2521 -1438))
      (outline (path signal 120  2561 1396  2561 840))
      (outline (path signal 120  2561 -840  2561 -1396))
      (outline (path signal 120  2601 1351  2601 840))
      (outline (path signal 120  2601 -840  2601 -1351))
      (outline (path signal 120  2641 1304  2641 840))
      (outline (path signal 120  2641 -840  2641 -1304))
      (outline (path signal 120  2681 1254  2681 840))
      (outline (path signal 120  2681 -840  2681 -1254))
      (outline (path signal 120  2721 1200  2721 840))
      (outline (path signal 120  2721 -840  2721 -1200))
      (outline (path signal 120  2761 1142  2761 840))
      (outline (path signal 120  2761 -840  2761 -1142))
      (outline (path signal 120  2801 1080  2801 840))
      (outline (path signal 120  2801 -840  2801 -1080))
      (outline (path signal 120  2841 1013  2841 -1013))
      (outline (path signal 120  2881 940  2881 -940))
      (outline (path signal 120  2921 859  2921 -859))
      (outline (path signal 120  2961 768  2961 -768))
      (outline (path signal 120  3001 664  3001 -664))
      (outline (path signal 120  3041 537  3041 -537))
      (outline (path signal 120  3081 370  3081 -370))
      (outline (path signal 120  -1269.8 1195  -869.801 1195))
      (outline (path signal 120  -1069.8 1395  -1069.8 995))
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
      (pin Round[A]Pad_1200_um 2 2000 0)
    )
    (image Capacitor_THT:CP_Radial_D4.0mm_P2.00mm::1
      (outline (path signal 120  -1069.8 1395  -1069.8 995))
      (outline (path signal 120  -1269.8 1195  -869.801 1195))
      (outline (path signal 120  3081 370  3081 -370))
      (outline (path signal 120  3041 537  3041 -537))
      (outline (path signal 120  3001 664  3001 -664))
      (outline (path signal 120  2961 768  2961 -768))
      (outline (path signal 120  2921 859  2921 -859))
      (outline (path signal 120  2881 940  2881 -940))
      (outline (path signal 120  2841 1013  2841 -1013))
      (outline (path signal 120  2801 -840  2801 -1080))
      (outline (path signal 120  2801 1080  2801 840))
      (outline (path signal 120  2761 -840  2761 -1142))
      (outline (path signal 120  2761 1142  2761 840))
      (outline (path signal 120  2721 -840  2721 -1200))
      (outline (path signal 120  2721 1200  2721 840))
      (outline (path signal 120  2681 -840  2681 -1254))
      (outline (path signal 120  2681 1254  2681 840))
      (outline (path signal 120  2641 -840  2641 -1304))
      (outline (path signal 120  2641 1304  2641 840))
      (outline (path signal 120  2601 -840  2601 -1351))
      (outline (path signal 120  2601 1351  2601 840))
      (outline (path signal 120  2561 -840  2561 -1396))
      (outline (path signal 120  2561 1396  2561 840))
      (outline (path signal 120  2521 -840  2521 -1438))
      (outline (path signal 120  2521 1438  2521 840))
      (outline (path signal 120  2481 -840  2481 -1478))
      (outline (path signal 120  2481 1478  2481 840))
      (outline (path signal 120  2441 -840  2441 -1516))
      (outline (path signal 120  2441 1516  2441 840))
      (outline (path signal 120  2401 -840  2401 -1552))
      (outline (path signal 120  2401 1552  2401 840))
      (outline (path signal 120  2361 -840  2361 -1587))
      (outline (path signal 120  2361 1587  2361 840))
      (outline (path signal 120  2321 -840  2321 -1619))
      (outline (path signal 120  2321 1619  2321 840))
      (outline (path signal 120  2281 -840  2281 -1650))
      (outline (path signal 120  2281 1650  2281 840))
      (outline (path signal 120  2241 -840  2241 -1680))
      (outline (path signal 120  2241 1680  2241 840))
      (outline (path signal 120  2201 -840  2201 -1708))
      (outline (path signal 120  2201 1708  2201 840))
      (outline (path signal 120  2161 -840  2161 -1735))
      (outline (path signal 120  2161 1735  2161 840))
      (outline (path signal 120  2121 -840  2121 -1760))
      (outline (path signal 120  2121 1760  2121 840))
      (outline (path signal 120  2081 -840  2081 -1785))
      (outline (path signal 120  2081 1785  2081 840))
      (outline (path signal 120  2041 -840  2041 -1808))
      (outline (path signal 120  2041 1808  2041 840))
      (outline (path signal 120  2001 -840  2001 -1830))
      (outline (path signal 120  2001 1830  2001 840))
      (outline (path signal 120  1961 -840  1961 -1851))
      (outline (path signal 120  1961 1851  1961 840))
      (outline (path signal 120  1921 -840  1921 -1870))
      (outline (path signal 120  1921 1870  1921 840))
      (outline (path signal 120  1881 -840  1881 -1889))
      (outline (path signal 120  1881 1889  1881 840))
      (outline (path signal 120  1841 -840  1841 -1907))
      (outline (path signal 120  1841 1907  1841 840))
      (outline (path signal 120  1801 -840  1801 -1924))
      (outline (path signal 120  1801 1924  1801 840))
      (outline (path signal 120  1761 -840  1761 -1940))
      (outline (path signal 120  1761 1940  1761 840))
      (outline (path signal 120  1721 -840  1721 -1954))
      (outline (path signal 120  1721 1954  1721 840))
      (outline (path signal 120  1680 -840  1680 -1968))
      (outline (path signal 120  1680 1968  1680 840))
      (outline (path signal 120  1640 -840  1640 -1982))
      (outline (path signal 120  1640 1982  1640 840))
      (outline (path signal 120  1600 -840  1600 -1994))
      (outline (path signal 120  1600 1994  1600 840))
      (outline (path signal 120  1560 -840  1560 -2005))
      (outline (path signal 120  1560 2005  1560 840))
      (outline (path signal 120  1520 -840  1520 -2016))
      (outline (path signal 120  1520 2016  1520 840))
      (outline (path signal 120  1480 -840  1480 -2025))
      (outline (path signal 120  1480 2025  1480 840))
      (outline (path signal 120  1440 -840  1440 -2034))
      (outline (path signal 120  1440 2034  1440 840))
      (outline (path signal 120  1400 -840  1400 -2042))
      (outline (path signal 120  1400 2042  1400 840))
      (outline (path signal 120  1360 -840  1360 -2050))
      (outline (path signal 120  1360 2050  1360 840))
      (outline (path signal 120  1320 -840  1320 -2056))
      (outline (path signal 120  1320 2056  1320 840))
      (outline (path signal 120  1280 -840  1280 -2062))
      (outline (path signal 120  1280 2062  1280 840))
      (outline (path signal 120  1240 -840  1240 -2067))
      (outline (path signal 120  1240 2067  1240 840))
      (outline (path signal 120  1200 -840  1200 -2071))
      (outline (path signal 120  1200 2071  1200 840))
      (outline (path signal 120  1160 2074  1160 -2074))
      (outline (path signal 120  1120 2077  1120 -2077))
      (outline (path signal 120  1080 2079  1080 -2079))
      (outline (path signal 120  1040 2080  1040 -2080))
      (outline (path signal 120  1000 2080  1000 -2080))
      (outline (path signal 100  -502.554 1067.5  -502.554 667.5))
      (outline (path signal 100  -702.554 867.5  -302.554 867.5))
      (outline (path signal 50  3250 0  3173.33 -582.343  2948.56 -1125  2590.99 -1590.99
            2125 -1948.56  1582.34 -2173.33  1000 -2250  417.657 -2173.33
            -125 -1948.56  -590.99 -1590.99  -948.557 -1125  -1173.33 -582.343
            -1250 0  -1173.33 582.343  -948.557 1125  -590.99 1590.99  -125 1948.56
            417.657 2173.33  1000 2250  1582.34 2173.33  2125 1948.56  2590.99 1590.99
            2948.56 1125  3173.33 582.343  3250 0))
      (outline (path signal 120  3120 0  3041.39 -571.969  2811.37 -1101.52  2447.01 -1549.37
            1975.34 -1882.32  1431.33 -2075.66  855.326 -2115.06  290.055 -1997.59
            -222.562 -1731.98  -644.508 -1337.91  -944.488 -844.61  -1100.25 -288.673
            -1100.25 288.673  -944.488 844.61  -644.508 1337.91  -222.562 1731.98
            290.055 1997.59  855.326 2115.06  1431.33 2075.66  1975.34 1882.32
            2447.01 1549.37  2811.37 1101.52  3041.39 571.969  3120 0))
      (outline (path signal 100  3000 0  2918.99 -563.465  2682.51 -1081.28  2309.72 -1511.5
            1830.83 -1819.26  1284.63 -1979.64  715.37 -1979.64  169.17 -1819.26
            -309.721 -1511.5  -682.507 -1081.28  -918.986 -563.465  -1000 0
            -918.986 563.465  -682.507 1081.28  -309.721 1511.5  169.17 1819.26
            715.37 1979.64  1284.63 1979.64  1830.83 1819.26  2309.72 1511.5
            2682.51 1081.28  2918.99 563.465  3000 0))
      (pin Round[A]Pad_1200_um 2 2000 0)
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm
      (outline (path signal 100  -1000 1250  -1000 -1250))
      (outline (path signal 100  -1000 -1250  6000 -1250))
      (outline (path signal 100  6000 -1250  6000 1250))
      (outline (path signal 100  6000 1250  -1000 1250))
      (outline (path signal 120  -1120 1370  6120 1370))
      (outline (path signal 120  -1120 -1370  6120 -1370))
      (outline (path signal 120  -1120 1370  -1120 -1370))
      (outline (path signal 120  6120 1370  6120 -1370))
      (outline (path signal 50  -1250 1500  -1250 -1500))
      (outline (path signal 50  -1250 -1500  6250 -1500))
      (outline (path signal 50  6250 -1500  6250 1500))
      (outline (path signal 50  6250 1500  -1250 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm::1
      (outline (path signal 50  6250 1500  -1250 1500))
      (outline (path signal 50  6250 -1500  6250 1500))
      (outline (path signal 50  -1250 -1500  6250 -1500))
      (outline (path signal 50  -1250 1500  -1250 -1500))
      (outline (path signal 120  6120 1370  6120 -1370))
      (outline (path signal 120  -1120 1370  -1120 -1370))
      (outline (path signal 120  -1120 -1370  6120 -1370))
      (outline (path signal 120  -1120 1370  6120 1370))
      (outline (path signal 100  6000 1250  -1000 1250))
      (outline (path signal 100  6000 -1250  6000 1250))
      (outline (path signal 100  -1000 -1250  6000 -1250))
      (outline (path signal 100  -1000 1250  -1000 -1250))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (outline (path signal 50  11510 1600  -1350 1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  2480 1350  2480 -1350))
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal::1"
      (outline (path signal 100  2480 1350  2480 -1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  11510 1600  -1350 1600))
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_2x06_P2.54mm_Vertical
      (outline (path signal 100  -3810 1270  270 1270))
      (outline (path signal 100  270 1270  1270 270))
      (outline (path signal 100  1270 270  1270 -13970))
      (outline (path signal 100  1270 -13970  -3810 -13970))
      (outline (path signal 100  -3810 -13970  -3810 1270))
      (outline (path signal 120  -3870 1330  -1270 1330))
      (outline (path signal 120  -3870 1330  -3870 -14030))
      (outline (path signal 120  -3870 -14030  1330 -14030))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  -1270 -1270  1330 -1270))
      (outline (path signal 120  -1270 1330  -1270 -1270))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -4340 1800  1760 1800))
      (outline (path signal 50  1760 1800  1760 -14450))
      (outline (path signal 50  1760 -14450  -4340 -14450))
      (outline (path signal 50  -4340 -14450  -4340 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 -2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 -2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 -2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 -2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 -2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 -2540 -12700)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_2x05_P2.54mm_Vertical
      (outline (path signal 100  -3810 1270  270 1270))
      (outline (path signal 100  270 1270  1270 270))
      (outline (path signal 100  1270 270  1270 -11430))
      (outline (path signal 100  1270 -11430  -3810 -11430))
      (outline (path signal 100  -3810 -11430  -3810 1270))
      (outline (path signal 120  -3870 1330  -1270 1330))
      (outline (path signal 120  -3870 1330  -3870 -11490))
      (outline (path signal 120  -3870 -11490  1330 -11490))
      (outline (path signal 120  1330 -1270  1330 -11490))
      (outline (path signal 120  -1270 -1270  1330 -1270))
      (outline (path signal 120  -1270 1330  -1270 -1270))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -4340 1800  1760 1800))
      (outline (path signal 50  1760 1800  1760 -11900))
      (outline (path signal 50  1760 -11900  -4340 -11900))
      (outline (path signal 50  -4340 -11900  -4340 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 -2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 -2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 -2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 -2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 -2540 -10160)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_2x05_P2.54mm_Vertical::1
      (outline (path signal 50  -4340 -11900  -4340 1800))
      (outline (path signal 50  1760 -11900  -4340 -11900))
      (outline (path signal 50  1760 1800  1760 -11900))
      (outline (path signal 50  -4340 1800  1760 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  -1270 1330  -1270 -1270))
      (outline (path signal 120  -1270 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -11490))
      (outline (path signal 120  -3870 -11490  1330 -11490))
      (outline (path signal 120  -3870 1330  -3870 -11490))
      (outline (path signal 120  -3870 1330  -1270 1330))
      (outline (path signal 100  -3810 -11430  -3810 1270))
      (outline (path signal 100  1270 -11430  -3810 -11430))
      (outline (path signal 100  1270 270  1270 -11430))
      (outline (path signal 100  270 1270  1270 270))
      (outline (path signal 100  -3810 1270  270 1270))
      (pin Oval[A]Pad_1700x1700_um 10 -2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 -2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 -2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 -2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 -2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Coriolis-KiCad:art_Coriolis_logo_copper"
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Mounting_Holes:MountingHole_3.2mm_M3
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (padstack Round[A]Pad_1200_um
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x2200_um
      (shape (path F.Cu 2200  0 0  0 0))
      (shape (path B.Cu 2200  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2200x2200_um
      (shape (rect F.Cu -1100 -1100 1100 1100))
      (shape (rect B.Cu -1100 -1100 1100 1100))
      (attach off)
    )
    (padstack Rect[A]Pad_1200x1200_um
      (shape (rect F.Cu -600 -600 600 600))
      (shape (rect B.Cu -600 -600 600 600))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(D1-Pad1)"
      (pins J_PWR1-9 J_PWR1-10 D1-1 R_FUSE_1-2)
    )
    (net "Net-(D2-Pad2)"
      (pins J_PWR1-1 J_PWR1-2 D2-2 R_FUSE_2-2)
    )
    (net "Net-(R_Split_1_1-Pad2)"
      (pins R_Split_1_1-2 R_Split_1_2-2 U1-10)
    )
    (net "Net-(R_Split_2_1-Pad2)"
      (pins R_Split_2_1-2 R_Split_2_2-2 U2-10)
    )
    (net "Net-(R_Split_3_1-Pad2)"
      (pins R_Split_3_1-2 R_Split_3_2-2 U3-10)
    )
    (net "Net-(R_Split_4_1-Pad2)"
      (pins R_Split_4_1-2 R_Split_4_2-2 U4-10)
    )
    (net "Net-(C5-Pad2)"
      (pins C5-2 R2-1 R_IN_5-2 U1-6)
    )
    (net /cv_bus1/LEDS_OUT_1
      (pins C5-1 J_MB1-10 R2-2 R_LED_1_1-2 R_OUT_1-1 R_OUT_2-1 R_OUT_3-1 R_OUT_4-1
        R_Split_1_1-1 U1-9 U1-7)
    )
    (net /cv_bus2/LEDS_OUT_2
      (pins C6-1 J_MB2-10 R4-2 R_LED_2_1-2 R_OUT_5-1 R_OUT_6-1 R_OUT_7-1 R_OUT_8-1
        R_Split_2_1-1 U2-7 U2-9)
    )
    (net "Net-(C6-Pad2)"
      (pins C6-2 R4-1 R_IN_10-2 U2-6)
    )
    (net "Net-(C7-Pad2)"
      (pins C7-2 R6-1 R_IN_15-2 U3-6)
    )
    (net "Net-(C7-Pad1)"
      (pins C7-1 R6-2 R_OUT_9-1 R_OUT_10-1 R_OUT_11-1 R_OUT_12-1 R_Split_3_1-1 U3-7)
    )
    (net /cv_bus4/LEDS_OUT_4
      (pins C8-1 J_MB4-10 R8-2 R_LED_4_1-2 R_OUT_13-1 R_OUT_14-1 R_OUT_15-1 R_OUT_16-1
        R_Split_4_1-1 U4-9 U4-7)
    )
    (net "Net-(C8-Pad2)"
      (pins C8-2 R8-1 R_IN_20-2 U4-6)
    )
    (net /cv_bus1/IN_1_1
      (pins J_MB1-1 R_IN_1-1)
    )
    (net /cv_bus1/IN_1_2
      (pins J_MB1-2 R_IN_2-1)
    )
    (net /cv_bus1/IN_1_3
      (pins J_MB1-3 R_IN_3-1)
    )
    (net /cv_bus1/IN_1_4
      (pins J_MB1-4 R_IN_4-1)
    )
    (net /cv_bus1/OUT_1_1
      (pins J_MB1-5 R_OUT_1-2)
    )
    (net /cv_bus1/OUT_1_2
      (pins J_MB1-6 R_OUT_2-2)
    )
    (net /cv_bus1/OUT_1_3
      (pins J_MB1-7 R_OUT_3-2)
    )
    (net /cv_bus1/OUT_1_4
      (pins J_MB1-8 R_OUT_4-2)
    )
    (net /cv_bus1/LEDS_IN_1
      (pins J_MB1-9 U1-8)
    )
    (net /cv_bus2/IN_2_1
      (pins J_MB2-1 R_IN_6-1)
    )
    (net /cv_bus2/IN_2_2
      (pins J_MB2-2 R_IN_7-1)
    )
    (net /cv_bus2/IN_2_3
      (pins J_MB2-3 R_IN_8-1)
    )
    (net /cv_bus2/IN_2_4
      (pins J_MB2-4 R_IN_9-1)
    )
    (net /cv_bus2/OUT_2_1
      (pins J_MB2-5 R_OUT_5-2)
    )
    (net /cv_bus2/OUT_2_2
      (pins J_MB2-6 R_OUT_6-2)
    )
    (net /cv_bus2/OUT_2_3
      (pins J_MB2-7 R_OUT_7-2)
    )
    (net /cv_bus2/OUT_2_4
      (pins J_MB2-8 R_OUT_8-2)
    )
    (net /cv_bus2/LEDS_IN_2
      (pins J_MB2-9 U2-8)
    )
    (net /cv_bus3/IN_3_1
      (pins J_MB3-1 R_IN_11-1)
    )
    (net /cv_bus3/IN_3_2
      (pins J_MB3-2 R_IN_12-1)
    )
    (net /cv_bus3/IN_3_3
      (pins J_MB3-3 R_IN_13-1)
    )
    (net /cv_bus3/IN_3_4
      (pins J_MB3-4 R_IN_14-1)
    )
    (net /cv_bus3/OUT_3_1
      (pins J_MB3-5 R_OUT_9-2)
    )
    (net /cv_bus3/OUT_3_2
      (pins J_MB3-6 R_OUT_10-2)
    )
    (net /cv_bus3/OUT_3_3
      (pins J_MB3-7 R_OUT_11-2)
    )
    (net /cv_bus3/OUT_3_4
      (pins J_MB3-8 R_OUT_12-2)
    )
    (net /cv_bus3/LEDS_IN_3
      (pins J_MB3-9 U3-8)
    )
    (net /cv_bus3/LEDS_OUT_3
      (pins J_MB3-10 R_LED_3_1-2 U3-9)
    )
    (net /cv_bus4/LEDS_IN_4
      (pins J_MB4-9 U4-8)
    )
    (net /cv_bus4/OUT_4_4
      (pins J_MB4-8 R_OUT_16-2)
    )
    (net /cv_bus4/OUT_4_3
      (pins J_MB4-7 R_OUT_15-2)
    )
    (net /cv_bus4/OUT_4_2
      (pins J_MB4-6 R_OUT_14-2)
    )
    (net /cv_bus4/OUT_4_1
      (pins J_MB4-5 R_OUT_13-2)
    )
    (net /cv_bus4/IN_4_4
      (pins J_MB4-4 R_IN_19-1)
    )
    (net /cv_bus4/IN_4_3
      (pins J_MB4-3 R_IN_18-1)
    )
    (net /cv_bus4/IN_4_2
      (pins J_MB4-2 R_IN_17-1)
    )
    (net /cv_bus4/IN_4_1
      (pins J_MB4-1 R_IN_16-1)
    )
    (net "Net-(R1-Pad1)"
      (pins R1-1 R_IN_1-2 R_IN_2-2 R_IN_3-2 R_IN_4-2 U1-2)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 R_IN_5-1 U1-1)
    )
    (net "Net-(R3-Pad1)"
      (pins R3-1 R_IN_6-2 R_IN_7-2 R_IN_8-2 R_IN_9-2 U2-2)
    )
    (net "Net-(R3-Pad2)"
      (pins R3-2 R_IN_10-1 U2-1)
    )
    (net "Net-(R5-Pad2)"
      (pins R5-2 R_IN_15-1 U3-1)
    )
    (net "Net-(R5-Pad1)"
      (pins R5-1 R_IN_11-2 R_IN_12-2 R_IN_13-2 R_IN_14-2 U3-2)
    )
    (net "Net-(R7-Pad2)"
      (pins R7-2 R_IN_20-1 U4-1)
    )
    (net "Net-(R7-Pad1)"
      (pins R7-1 R_IN_16-2 R_IN_17-2 R_IN_18-2 R_IN_19-2 U4-2)
    )
    (net "Net-(U1-Pad13)"
      (pins U1-13 U1-14)
    )
    (net "Net-(U2-Pad13)"
      (pins U2-14 U2-13)
    )
    (net "Net-(U3-Pad13)"
      (pins U3-14 U3-13)
    )
    (net "Net-(U4-Pad13)"
      (pins U4-13 U4-14)
    )
    (net +12V
      (pins C1-1 C3-1 R_FUSE_1-1 U1-4 U2-4 U3-4 U4-4)
    )
    (net GND
      (pins J_PWR1-3 J_PWR1-4 J_PWR1-5 J_PWR1-6 J_PWR1-7 J_PWR1-8 C1-2 C2-1 C3-2 C4-1
        D1-2 D2-1 J_MB1-12 R_LED_1_1-1 R_LED_2_1-1 R_LED_3_1-1 R_LED_4_1-1 R_Split_1_2-1
        R_Split_2_2-1 R_Split_3_2-1 R_Split_4_2-1 U1-3 U1-5 U1-12 U2-12 U2-5 U2-3
        U3-12 U3-5 U3-3 U4-3 U4-5 U4-12)
    )
    (net -12V
      (pins C2-2 C4-2 R_FUSE_2-1 U1-11 U2-11 U3-11 U4-11)
    )
    (class kicad_default "" +12V -12V /+12V "/-12V" /GND /cv_bus1/FB_IN_1_1
      /cv_bus1/FB_IN_1_2 /cv_bus1/FB_IN_1_3 /cv_bus1/FB_IN_1_4 /cv_bus1/FB_LEDS_IN_1
      /cv_bus1/FB_LEDS_OUT_1 /cv_bus1/FB_OUT_1_1 /cv_bus1/FB_OUT_1_2 /cv_bus1/FB_OUT_1_3
      /cv_bus1/FB_OUT_1_4 /cv_bus1/IN_1_1 /cv_bus1/IN_1_2 /cv_bus1/IN_1_3
      /cv_bus1/IN_1_4 /cv_bus1/LEDS_IN_1 /cv_bus1/LEDS_OUT_1 /cv_bus1/OUT_1_1
      /cv_bus1/OUT_1_2 /cv_bus1/OUT_1_3 /cv_bus1/OUT_1_4 /cv_bus2/FB_IN_2_1
      /cv_bus2/FB_IN_2_2 /cv_bus2/FB_IN_2_3 /cv_bus2/FB_IN_2_4 /cv_bus2/FB_LEDS_IN_2
      /cv_bus2/FB_LEDS_OUT_2 /cv_bus2/FB_OUT_2_1 /cv_bus2/FB_OUT_2_2 /cv_bus2/FB_OUT_2_3
      /cv_bus2/FB_OUT_2_4 /cv_bus2/IN_2_1 /cv_bus2/IN_2_2 /cv_bus2/IN_2_3
      /cv_bus2/IN_2_4 /cv_bus2/LEDS_IN_2 /cv_bus2/LEDS_OUT_2 /cv_bus2/OUT_2_1
      /cv_bus2/OUT_2_2 /cv_bus2/OUT_2_3 /cv_bus2/OUT_2_4 /cv_bus3/FB_IN_3_1
      /cv_bus3/FB_IN_3_2 /cv_bus3/FB_IN_3_3 /cv_bus3/FB_IN_3_4 /cv_bus3/FB_LEDS_IN_3
      /cv_bus3/FB_LEDS_OUT_3 /cv_bus3/FB_OUT_3_1 /cv_bus3/FB_OUT_3_2 /cv_bus3/FB_OUT_3_3
      /cv_bus3/FB_OUT_3_4 /cv_bus3/IN_3_1 /cv_bus3/IN_3_2 /cv_bus3/IN_3_3
      /cv_bus3/IN_3_4 /cv_bus3/LEDS_IN_3 /cv_bus3/LEDS_OUT_3 /cv_bus3/OUT_3_1
      /cv_bus3/OUT_3_2 /cv_bus3/OUT_3_3 /cv_bus3/OUT_3_4 /cv_bus4/FB_IN_4_1
      /cv_bus4/FB_IN_4_2 /cv_bus4/FB_IN_4_3 /cv_bus4/FB_IN_4_4 /cv_bus4/FB_LEDS_IN_4
      /cv_bus4/FB_LEDS_OUT_4 /cv_bus4/FB_OUT_4_1 /cv_bus4/FB_OUT_4_2 /cv_bus4/FB_OUT_4_3
      /cv_bus4/FB_OUT_4_4 /cv_bus4/IN_4_1 /cv_bus4/IN_4_2 /cv_bus4/IN_4_3
      /cv_bus4/IN_4_4 /cv_bus4/LEDS_IN_4 /cv_bus4/LEDS_OUT_4 /cv_bus4/OUT_4_1
      /cv_bus4/OUT_4_2 /cv_bus4/OUT_4_3 /cv_bus4/OUT_4_4 FB_GND GND "Net-(C5-Pad2)"
      "Net-(C6-Pad2)" "Net-(C7-Pad1)" "Net-(C7-Pad2)" "Net-(C8-Pad2)" "Net-(D1-Pad1)"
      "Net-(D2-Pad2)" "Net-(D_NEG_1_1-Pad2)" "Net-(D_NEG_1_2-Pad2)" "Net-(D_NEG_1_3-Pad2)"
      "Net-(D_NEG_2_1-Pad2)" "Net-(D_NEG_2_2-Pad2)" "Net-(D_NEG_2_3-Pad2)"
      "Net-(D_NEG_3_1-Pad2)" "Net-(D_NEG_3_2-Pad2)" "Net-(D_NEG_3_3-Pad2)"
      "Net-(D_NEG_4_1-Pad2)" "Net-(D_NEG_4_2-Pad2)" "Net-(D_NEG_4_3-Pad2)"
      "Net-(D_POS_1_1-Pad1)" "Net-(D_POS_1_2-Pad1)" "Net-(D_POS_1_3-Pad1)"
      "Net-(D_POS_2_1-Pad1)" "Net-(D_POS_2_2-Pad1)" "Net-(D_POS_2_3-Pad1)"
      "Net-(D_POS_3_1-Pad1)" "Net-(D_POS_3_2-Pad1)" "Net-(D_POS_3_3-Pad1)"
      "Net-(D_POS_4_1-Pad1)" "Net-(D_POS_4_2-Pad1)" "Net-(D_POS_4_3-Pad1)"
      "Net-(J_FB1-Pad11)" "Net-(J_MB1-Pad11)" "Net-(R1-Pad1)" "Net-(R1-Pad2)"
      "Net-(R3-Pad1)" "Net-(R3-Pad2)" "Net-(R5-Pad1)" "Net-(R5-Pad2)" "Net-(R7-Pad1)"
      "Net-(R7-Pad2)" "Net-(R_Split_1_1-Pad2)" "Net-(R_Split_2_1-Pad2)" "Net-(R_Split_3_1-Pad2)"
      "Net-(R_Split_4_1-Pad2)" "Net-(U1-Pad13)" "Net-(U2-Pad13)" "Net-(U3-Pad13)"
      "Net-(U4-Pad13)" "Net-(U_OUT_1_1-PadP$2_SWITCH)" "Net-(U_OUT_1_2-PadP$2_SWITCH)"
      "Net-(U_OUT_1_3-PadP$2_SWITCH)" "Net-(U_OUT_1_4-PadP$2_SWITCH)" "Net-(U_OUT_2_1-PadP$2_SWITCH)"
      "Net-(U_OUT_2_2-PadP$2_SWITCH)" "Net-(U_OUT_2_3-PadP$2_SWITCH)" "Net-(U_OUT_2_4-PadP$2_SWITCH)"
      "Net-(U_OUT_3_1-PadP$2_SWITCH)" "Net-(U_OUT_3_2-PadP$2_SWITCH)" "Net-(U_OUT_3_3-PadP$2_SWITCH)"
      "Net-(U_OUT_3_4-PadP$2_SWITCH)" "Net-(U_OUT_4_1-PadP$2_SWITCH)" "Net-(U_OUT_4_2-PadP$2_SWITCH)"
      "Net-(U_OUT_4_3-PadP$2_SWITCH)" "Net-(U_OUT_4_4-PadP$2_SWITCH)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
