//Copyright (C)2014-2025 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Verilog Simulation Model file
//Tool Version: V1.9.11.02 (64-bit)
//Created Time: Mon Jul 21 15:43:05 2025

`timescale 100 ps/100 ps
module PSRAM_Memory_Interface_HS_V2_Top(
	clk_d,
	memory_clk,
	memory_clk_p,
	pll_lock,
	rst_n,
	wr_data,
	addr,
	cmd,
	cmd_en,
	data_mask,
	O_psram_ck,
	O_psram_ck_n,
	O_psram_cs_n,
	O_psram_reset_n,
	rd_data,
	rd_data_valid,
	init_calib,
	clk_out,
	IO_psram_dq,
	IO_psram_rwds
);
input clk_d;
input memory_clk;
input memory_clk_p;
input pll_lock;
input rst_n;
input [63:0] wr_data;
input [20:0] addr;
input cmd;
input cmd_en;
input [7:0] data_mask;
output [1:0] O_psram_ck;
output [1:0] O_psram_ck_n;
output [1:0] O_psram_cs_n;
output [1:0] O_psram_reset_n;
output [63:0] rd_data;
output rd_data_valid;
output init_calib;
output clk_out;
inout [15:0] IO_psram_dq;
inout [1:0] IO_psram_rwds;
wire GND;
wire [15:0] IO_psram_dq;
wire [1:0] IO_psram_rwds;
wire [1:0] O_psram_ck;
wire [1:0] O_psram_ck_n;
wire [1:0] O_psram_cs_n;
wire [1:0] O_psram_reset_n;
wire VCC;
wire [20:0] addr;
wire clk_d;
wire clk_out;
wire cmd;
wire cmd_en;
wire [7:0] data_mask;
wire init_calib;
wire memory_clk;
wire memory_clk_p;
wire pll_lock;
wire [63:0] rd_data;
wire rd_data_valid;
wire rst_n;
wire [63:0] wr_data;
wire \u_psram_top/n492_5 ;
wire \u_psram_top/rd_data_valid_calib ;
wire \u_psram_top/n298_8 ;
wire \u_psram_top/n297_8 ;
wire \u_psram_top/n296_8 ;
wire \u_psram_top/n295_8 ;
wire \u_psram_top/n294_8 ;
wire \u_psram_top/n293_8 ;
wire \u_psram_top/n292_8 ;
wire \u_psram_top/n291_8 ;
wire \u_psram_top/n290_8 ;
wire \u_psram_top/n289_8 ;
wire \u_psram_top/n288_8 ;
wire \u_psram_top/n287_8 ;
wire \u_psram_top/n286_8 ;
wire \u_psram_top/n285_8 ;
wire \u_psram_top/n284_8 ;
wire \u_psram_top/n283_8 ;
wire \u_psram_top/n282_8 ;
wire \u_psram_top/n281_8 ;
wire \u_psram_top/n280_8 ;
wire \u_psram_top/n279_8 ;
wire \u_psram_top/n278_8 ;
wire \u_psram_top/n277_8 ;
wire \u_psram_top/n276_8 ;
wire \u_psram_top/n275_8 ;
wire \u_psram_top/n274_8 ;
wire \u_psram_top/n273_8 ;
wire \u_psram_top/n272_8 ;
wire \u_psram_top/n271_8 ;
wire \u_psram_top/n270_8 ;
wire \u_psram_top/n269_8 ;
wire \u_psram_top/n268_8 ;
wire \u_psram_top/n267_8 ;
wire \u_psram_top/n266_8 ;
wire \u_psram_top/n265_8 ;
wire \u_psram_top/n264_8 ;
wire \u_psram_top/n263_8 ;
wire \u_psram_top/n262_8 ;
wire \u_psram_top/n261_8 ;
wire \u_psram_top/n260_8 ;
wire \u_psram_top/n259_8 ;
wire \u_psram_top/n258_8 ;
wire \u_psram_top/n257_8 ;
wire \u_psram_top/n256_8 ;
wire \u_psram_top/n255_8 ;
wire \u_psram_top/n254_8 ;
wire \u_psram_top/n253_8 ;
wire \u_psram_top/n252_8 ;
wire \u_psram_top/n251_8 ;
wire \u_psram_top/n250_8 ;
wire \u_psram_top/n249_8 ;
wire \u_psram_top/n248_8 ;
wire \u_psram_top/n247_8 ;
wire \u_psram_top/n246_8 ;
wire \u_psram_top/n245_8 ;
wire \u_psram_top/n244_8 ;
wire \u_psram_top/n243_8 ;
wire \u_psram_top/n242_8 ;
wire \u_psram_top/n241_8 ;
wire \u_psram_top/n240_8 ;
wire \u_psram_top/n239_8 ;
wire \u_psram_top/n238_8 ;
wire \u_psram_top/n237_8 ;
wire \u_psram_top/n236_8 ;
wire \u_psram_top/n235_8 ;
wire \u_psram_top/rd_data_valid_d ;
wire \u_psram_top/dll_lock ;
wire \u_psram_top/clk_x2p ;
wire \u_psram_top/clk_x2 ;
wire \u_psram_top/n797_6 ;
wire \u_psram_top/n804_6 ;
wire \u_psram_top/rd_data_valid_d0 ;
wire \u_psram_top/config_done_Z ;
wire \u_psram_top/cmd_calib ;
wire \u_psram_top/cmd_en_calib ;
wire \u_psram_top/stop ;
wire \u_psram_top/dll_rsti ;
wire \u_psram_top/uddcntln ;
wire \u_psram_top/ddr_rsti ;
wire [63:0] \u_psram_top/wr_data_d ;
wire [20:0] \u_psram_top/addr_d ;
wire [7:0] \u_psram_top/data_mask_d ;
wire [63:0] \u_psram_top/rd_data_d ;
wire [31:0] \u_psram_top/rdbk_data_d0 ;
wire [0:0] \u_psram_top/readd_Z ;
wire [0:0] \u_psram_top/rd_data_valid_d1 ;
wire [63:32] \u_psram_top/rdbk_data_d0_0 ;
wire [1:1] \u_psram_top/readd_Z_0 ;
wire [1:1] \u_psram_top/rd_data_valid_d1_0 ;
wire [1:0] \u_psram_top/calib_Z ;
wire [63:58] \u_psram_top/wr_data_calib ;
wire [1:0] \u_psram_top/SDTAP_Z ;
wire [1:0] \u_psram_top/VALUE_Z ;
wire [62:15] \u_psram_top/out_dq_Z ;
wire [3:3] \u_psram_top/cs_memsync ;
wire [7:0] \u_psram_top/STEP ;
wire \u_psram_top/u_psram_wd/rd_data_ctrl_reg ;
wire \u_psram_top/u_psram_wd/wr_data_d_0_5 ;
wire \u_psram_top/u_psram_wd/n217_3 ;
wire \u_psram_top/u_psram_wd/wr_data_ctrl ;
wire \u_psram_top/u_psram_wd/n918_4 ;
wire \u_psram_top/u_psram_wd/n919_4 ;
wire \u_psram_top/u_psram_wd/n1420_5 ;
wire \u_psram_top/u_psram_wd/n1421_5 ;
wire \u_psram_top/u_psram_wd/n297_7 ;
wire \u_psram_top/u_psram_wd/n789_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_29_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_29_5 ;
wire \u_psram_top/u_psram_wd/wr_dq_29_6 ;
wire \u_psram_top/u_psram_wd/wr_dq_27_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_27_5 ;
wire \u_psram_top/u_psram_wd/wr_dq_24_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_24_5 ;
wire \u_psram_top/u_psram_wd/wr_dq_16_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_13_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_12_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_9_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_8_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_5_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_2_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_1_4 ;
wire \u_psram_top/u_psram_wd/wr_dq_1_5 ;
wire \u_psram_top/u_psram_wd/wr_dq_0_7 ;
wire \u_psram_top/u_psram_wd/wr_dq_4_7 ;
wire \u_psram_top/u_psram_wd/wr_dq_17_7 ;
wire \u_psram_top/u_psram_wd/wr_dq_21_7 ;
wire \u_psram_top/u_psram_wd/wr_dq_20_7 ;
wire \u_psram_top/u_psram_wd/wr_dq_25_7 ;
wire \u_psram_top/u_psram_wd/wr_dq_28_7 ;
wire \u_psram_top/u_psram_wd/wr_dq_3_7 ;
wire \u_psram_top/u_psram_wd/wr_dq_6_7 ;
wire \u_psram_top/u_psram_wd/wr_dq_10_7 ;
wire \u_psram_top/u_psram_wd/wr_dq_31_7 ;
wire \u_psram_top/u_psram_wd/clk_d0 ;
wire \u_psram_top/u_psram_wd/n863_6 ;
wire \u_psram_top/u_psram_wd/n762_3 ;
wire \u_psram_top/u_psram_wd/n766_3 ;
wire \u_psram_top/u_psram_wd/n770_3 ;
wire \u_psram_top/u_psram_wd/n1190_5 ;
wire \u_psram_top/u_psram_wd/n785_6 ;
wire \u_psram_top/u_psram_wd/n169_7 ;
wire \u_psram_top/u_psram_wd/n1199_7 ;
wire \u_psram_top/u_psram_wd/n1215_7 ;
wire \u_psram_top/u_psram_wd/n170_10 ;
wire \u_psram_top/u_psram_wd/n790_5 ;
wire \u_psram_top/u_psram_wd/n168_13 ;
wire \u_psram_top/u_psram_wd/n171_10 ;
wire \u_psram_top/u_psram_wd/n172_10 ;
wire [15:0] \u_psram_top/u_psram_wd/in_dq ;
wire [1:0] \u_psram_top/u_psram_wd/in_rwds ;
wire [15:0] \u_psram_top/u_psram_wd/in_dq_p ;
wire [15:0] \u_psram_top/u_psram_wd/DF_d ;
wire [0:0] \u_psram_top/u_psram_wd/out_rwds ;
wire [0:0] \u_psram_top/u_psram_wd/rwds_ts_Z ;
wire [0:0] \u_psram_top/u_psram_wd/wr_cs ;
wire [7:0] \u_psram_top/u_psram_wd/oser4_dq ;
wire [7:0] \u_psram_top/u_psram_wd/oser4_dqts ;
wire [0:0] \u_psram_top/u_psram_wd/clk_out ;
wire [0:0] \u_psram_top/u_psram_wd/clkn_out ;
wire [2:1] \u_psram_top/u_psram_wd/shift_burst128_w ;
wire [46:1] \u_psram_top/u_psram_wd/shift_burst128_r ;
wire [1:0] \u_psram_top/u_psram_wd/reg_wren ;
wire [2:2] \u_psram_top/u_psram_wd/q15 ;
wire [2:2] \u_psram_top/u_psram_wd/q9 ;
wire [2:2] \u_psram_top/u_psram_wd/q8 ;
wire [3:2] \u_psram_top/u_psram_wd/q0_d ;
wire [2:2] \u_psram_top/u_psram_wd/q1_d ;
wire [2:2] \u_psram_top/u_psram_wd/q2_d ;
wire [2:1] \u_psram_top/u_psram_wd/qi0_d ;
wire [4:0] \u_psram_top/u_psram_wd/rd_ptr ;
wire [1:1] \u_psram_top/u_psram_wd/out_rwds_0 ;
wire [1:1] \u_psram_top/u_psram_wd/rwds_ts_Z_0 ;
wire [1:1] \u_psram_top/u_psram_wd/wr_cs_0 ;
wire [15:8] \u_psram_top/u_psram_wd/oser4_dq_0 ;
wire [15:8] \u_psram_top/u_psram_wd/oser4_dqts_0 ;
wire [1:1] \u_psram_top/u_psram_wd/clk_out_0 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n880_3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n904_3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1322_3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1331_3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1542_5 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_10 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1302_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n142_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n918_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1420_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1542_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_11 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_12 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1302_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_10 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_9 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_12 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_10 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_9 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n141_9 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_3_15 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_2_15 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1_15 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_16 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n764_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n767_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n768_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n771_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n772_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n775_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n776_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n779_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n780_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n783_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n784_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n787_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n788_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n792_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_4_16 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_10 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_10 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4_1_Q1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen_1_Q1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen_1_Q1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n143_9 ;
wire [31:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq ;
wire [43:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 ;
wire [44:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 ;
wire [63:16] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_0 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_0 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_0 ;
wire [2:2] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2 ;
wire [2:2] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1 ;
wire [2:2] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0 ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 ;
wire [2:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 ;
wire [2:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4 ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 ;
wire [1:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6 ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 ;
wire [3:2] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all ;
wire [1:1] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7 ;
wire [0:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6 ;
wire [2:1] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 ;
wire [1:1] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1 ;
wire [31:0] \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1322_3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1331_3 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_10 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1304_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1303_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1302_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n142_7 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_11 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_12 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1302_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n170_8 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_11 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n139_9 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n168_10 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n140_9 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n141_9 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_3_15 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_2_15 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_1_15 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_0_15 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n762_6 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1305_10 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_14 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1306_10 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4_1_Q1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen_1_Q1 ;
wire \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n143_9 ;
wire [31:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr ;
wire [4:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss ;
wire [3:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_0 ;
wire [31:0] \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 ;
wire \u_psram_top/u_psram_init/n174_3 ;
wire \u_psram_top/u_psram_init/n258_8 ;
wire \u_psram_top/u_psram_init/n597_7 ;
wire \u_psram_top/u_psram_init/n643_6 ;
wire \u_psram_top/u_psram_init/n1252_5 ;
wire \u_psram_top/u_psram_init/n1273_3 ;
wire \u_psram_top/u_psram_init/n1288_3 ;
wire \u_psram_top/u_psram_init/n1434_3 ;
wire \u_psram_top/u_psram_init/n1467_3 ;
wire \u_psram_top/u_psram_init/n1468_3 ;
wire \u_psram_top/u_psram_init/n1469_3 ;
wire \u_psram_top/u_psram_init/n1470_3 ;
wire \u_psram_top/u_psram_init/n1471_3 ;
wire \u_psram_top/u_psram_init/n1472_3 ;
wire \u_psram_top/u_psram_init/n1473_3 ;
wire \u_psram_top/u_psram_init/n1474_3 ;
wire \u_psram_top/u_psram_init/n1475_3 ;
wire \u_psram_top/u_psram_init/n1476_3 ;
wire \u_psram_top/u_psram_init/n1477_3 ;
wire \u_psram_top/u_psram_init/n1478_3 ;
wire \u_psram_top/u_psram_init/n1479_3 ;
wire \u_psram_top/u_psram_init/n1480_3 ;
wire \u_psram_top/u_psram_init/n1481_3 ;
wire \u_psram_top/u_psram_init/n1482_3 ;
wire \u_psram_top/u_psram_init/n1483_3 ;
wire \u_psram_top/u_psram_init/n1484_3 ;
wire \u_psram_top/u_psram_init/n1485_3 ;
wire \u_psram_top/u_psram_init/n1486_3 ;
wire \u_psram_top/u_psram_init/n1487_3 ;
wire \u_psram_top/u_psram_init/n1488_3 ;
wire \u_psram_top/u_psram_init/n1489_3 ;
wire \u_psram_top/u_psram_init/n1490_3 ;
wire \u_psram_top/u_psram_init/n1491_3 ;
wire \u_psram_top/u_psram_init/n1492_3 ;
wire \u_psram_top/u_psram_init/n1493_3 ;
wire \u_psram_top/u_psram_init/n1494_3 ;
wire \u_psram_top/u_psram_init/n1495_3 ;
wire \u_psram_top/u_psram_init/n1496_3 ;
wire \u_psram_top/u_psram_init/n1497_3 ;
wire \u_psram_top/u_psram_init/n1498_3 ;
wire \u_psram_top/u_psram_init/n1680_3 ;
wire \u_psram_top/u_psram_init/n1744_5 ;
wire \u_psram_top/u_psram_init/n1765_3 ;
wire \u_psram_top/u_psram_init/n1780_3 ;
wire \u_psram_top/u_psram_init/n1926_3 ;
wire \u_psram_top/u_psram_init/n1959_3 ;
wire \u_psram_top/u_psram_init/n1960_3 ;
wire \u_psram_top/u_psram_init/n1961_3 ;
wire \u_psram_top/u_psram_init/n1962_3 ;
wire \u_psram_top/u_psram_init/n1963_3 ;
wire \u_psram_top/u_psram_init/n1964_3 ;
wire \u_psram_top/u_psram_init/n1965_3 ;
wire \u_psram_top/u_psram_init/n1966_3 ;
wire \u_psram_top/u_psram_init/n1967_3 ;
wire \u_psram_top/u_psram_init/n1968_3 ;
wire \u_psram_top/u_psram_init/n1969_3 ;
wire \u_psram_top/u_psram_init/n1970_3 ;
wire \u_psram_top/u_psram_init/n1971_3 ;
wire \u_psram_top/u_psram_init/n1972_3 ;
wire \u_psram_top/u_psram_init/n1973_3 ;
wire \u_psram_top/u_psram_init/n1974_3 ;
wire \u_psram_top/u_psram_init/n1975_3 ;
wire \u_psram_top/u_psram_init/n1976_3 ;
wire \u_psram_top/u_psram_init/n1977_3 ;
wire \u_psram_top/u_psram_init/n1978_3 ;
wire \u_psram_top/u_psram_init/n1979_3 ;
wire \u_psram_top/u_psram_init/n1980_3 ;
wire \u_psram_top/u_psram_init/n1981_3 ;
wire \u_psram_top/u_psram_init/n1982_3 ;
wire \u_psram_top/u_psram_init/n1983_3 ;
wire \u_psram_top/u_psram_init/n1984_3 ;
wire \u_psram_top/u_psram_init/n1985_3 ;
wire \u_psram_top/u_psram_init/n1986_3 ;
wire \u_psram_top/u_psram_init/n1987_3 ;
wire \u_psram_top/u_psram_init/n1988_3 ;
wire \u_psram_top/u_psram_init/n1989_3 ;
wire \u_psram_top/u_psram_init/n1990_3 ;
wire \u_psram_top/u_psram_init/n2172_3 ;
wire \u_psram_top/u_psram_init/wr_data_63_5 ;
wire \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_8 ;
wire \u_psram_top/u_psram_init/SDTAP_0_5 ;
wire \u_psram_top/u_psram_init/VALUE_0_5 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_8 ;
wire \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_8 ;
wire \u_psram_top/u_psram_init/SDTAP_1_5 ;
wire \u_psram_top/u_psram_init/VALUE_1_5 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_8 ;
wire \u_psram_top/u_psram_init/n1902_7 ;
wire \u_psram_top/u_psram_init/n1901_7 ;
wire \u_psram_top/u_psram_init/n1899_7 ;
wire \u_psram_top/u_psram_init/n1898_7 ;
wire \u_psram_top/u_psram_init/n1897_7 ;
wire \u_psram_top/u_psram_init/n1710_8 ;
wire \u_psram_top/u_psram_init/n1709_8 ;
wire \u_psram_top/u_psram_init/n1708_9 ;
wire \u_psram_top/u_psram_init/n1410_7 ;
wire \u_psram_top/u_psram_init/n1409_7 ;
wire \u_psram_top/u_psram_init/n1407_7 ;
wire \u_psram_top/u_psram_init/n1406_7 ;
wire \u_psram_top/u_psram_init/n1405_7 ;
wire \u_psram_top/u_psram_init/n1218_8 ;
wire \u_psram_top/u_psram_init/n1217_8 ;
wire \u_psram_top/u_psram_init/n1216_9 ;
wire \u_psram_top/u_psram_init/n1183_7 ;
wire \u_psram_top/u_psram_init/n1181_7 ;
wire \u_psram_top/u_psram_init/n1100_8 ;
wire \u_psram_top/u_psram_init/n1099_7 ;
wire \u_psram_top/u_psram_init/n1098_7 ;
wire \u_psram_top/u_psram_init/n1097_7 ;
wire \u_psram_top/u_psram_init/n1096_7 ;
wire \u_psram_top/u_psram_init/n1095_7 ;
wire \u_psram_top/u_psram_init/n1094_7 ;
wire \u_psram_top/u_psram_init/n1093_7 ;
wire \u_psram_top/u_psram_init/n1092_7 ;
wire \u_psram_top/u_psram_init/n916_8 ;
wire \u_psram_top/u_psram_init/n207_7 ;
wire \u_psram_top/u_psram_init/n206_7 ;
wire \u_psram_top/u_psram_init/n204_7 ;
wire \u_psram_top/u_psram_init/n203_7 ;
wire \u_psram_top/u_psram_init/n201_7 ;
wire \u_psram_top/u_psram_init/n199_7 ;
wire \u_psram_top/u_psram_init/n198_7 ;
wire \u_psram_top/u_psram_init/n197_7 ;
wire \u_psram_top/u_psram_init/n195_7 ;
wire \u_psram_top/u_psram_init/n1764_7 ;
wire \u_psram_top/u_psram_init/n1763_7 ;
wire \u_psram_top/u_psram_init/n1272_7 ;
wire \u_psram_top/u_psram_init/n1271_7 ;
wire \u_psram_top/u_psram_init/n611_6 ;
wire \u_psram_top/u_psram_init/n609_6 ;
wire \u_psram_top/u_psram_init/n608_6 ;
wire \u_psram_top/u_psram_init/n607_6 ;
wire \u_psram_top/u_psram_init/n272_6 ;
wire \u_psram_top/u_psram_init/n271_6 ;
wire \u_psram_top/u_psram_init/n270_6 ;
wire \u_psram_top/u_psram_init/n194_6 ;
wire \u_psram_top/u_psram_init/n2084_6 ;
wire \u_psram_top/u_psram_init/n2083_6 ;
wire \u_psram_top/u_psram_init/n2082_6 ;
wire \u_psram_top/u_psram_init/n2081_6 ;
wire \u_psram_top/u_psram_init/n2080_6 ;
wire \u_psram_top/u_psram_init/n2079_6 ;
wire \u_psram_top/u_psram_init/n2078_6 ;
wire \u_psram_top/u_psram_init/n2077_6 ;
wire \u_psram_top/u_psram_init/n2076_6 ;
wire \u_psram_top/u_psram_init/n2075_6 ;
wire \u_psram_top/u_psram_init/n2074_6 ;
wire \u_psram_top/u_psram_init/n2073_6 ;
wire \u_psram_top/u_psram_init/n2072_6 ;
wire \u_psram_top/u_psram_init/n2071_6 ;
wire \u_psram_top/u_psram_init/n2070_6 ;
wire \u_psram_top/u_psram_init/n2069_6 ;
wire \u_psram_top/u_psram_init/n2068_6 ;
wire \u_psram_top/u_psram_init/n2067_6 ;
wire \u_psram_top/u_psram_init/n2066_6 ;
wire \u_psram_top/u_psram_init/n2065_6 ;
wire \u_psram_top/u_psram_init/n2064_6 ;
wire \u_psram_top/u_psram_init/n2063_6 ;
wire \u_psram_top/u_psram_init/n2062_6 ;
wire \u_psram_top/u_psram_init/n2061_6 ;
wire \u_psram_top/u_psram_init/n2060_6 ;
wire \u_psram_top/u_psram_init/n2059_6 ;
wire \u_psram_top/u_psram_init/n2058_6 ;
wire \u_psram_top/u_psram_init/n2057_6 ;
wire \u_psram_top/u_psram_init/n2056_6 ;
wire \u_psram_top/u_psram_init/n2055_6 ;
wire \u_psram_top/u_psram_init/n2054_6 ;
wire \u_psram_top/u_psram_init/n1592_6 ;
wire \u_psram_top/u_psram_init/n1591_6 ;
wire \u_psram_top/u_psram_init/n1590_6 ;
wire \u_psram_top/u_psram_init/n1589_6 ;
wire \u_psram_top/u_psram_init/n1588_6 ;
wire \u_psram_top/u_psram_init/n1587_6 ;
wire \u_psram_top/u_psram_init/n1586_6 ;
wire \u_psram_top/u_psram_init/n1585_6 ;
wire \u_psram_top/u_psram_init/n1584_6 ;
wire \u_psram_top/u_psram_init/n1583_6 ;
wire \u_psram_top/u_psram_init/n1582_6 ;
wire \u_psram_top/u_psram_init/n1581_6 ;
wire \u_psram_top/u_psram_init/n1580_6 ;
wire \u_psram_top/u_psram_init/n1579_6 ;
wire \u_psram_top/u_psram_init/n1578_6 ;
wire \u_psram_top/u_psram_init/n1577_6 ;
wire \u_psram_top/u_psram_init/n1576_6 ;
wire \u_psram_top/u_psram_init/n1575_6 ;
wire \u_psram_top/u_psram_init/n1574_6 ;
wire \u_psram_top/u_psram_init/n1573_6 ;
wire \u_psram_top/u_psram_init/n1572_6 ;
wire \u_psram_top/u_psram_init/n1571_6 ;
wire \u_psram_top/u_psram_init/n1570_6 ;
wire \u_psram_top/u_psram_init/n1569_6 ;
wire \u_psram_top/u_psram_init/n1568_6 ;
wire \u_psram_top/u_psram_init/n1567_6 ;
wire \u_psram_top/u_psram_init/n1566_6 ;
wire \u_psram_top/u_psram_init/n1565_6 ;
wire \u_psram_top/u_psram_init/n1564_6 ;
wire \u_psram_top/u_psram_init/n1563_6 ;
wire \u_psram_top/u_psram_init/n1562_6 ;
wire \u_psram_top/u_psram_init/n921_6 ;
wire \u_psram_top/u_psram_init/n2493_4 ;
wire \u_psram_top/u_psram_init/n2493_5 ;
wire \u_psram_top/u_psram_init/n135_4 ;
wire \u_psram_top/u_psram_init/n135_5 ;
wire \u_psram_top/u_psram_init/n135_6 ;
wire \u_psram_top/u_psram_init/n174_4 ;
wire \u_psram_top/u_psram_init/n174_5 ;
wire \u_psram_top/u_psram_init/n174_6 ;
wire \u_psram_top/u_psram_init/n174_7 ;
wire \u_psram_top/u_psram_init/out_dq_Z_15_6 ;
wire \u_psram_top/u_psram_init/n2491_4 ;
wire \u_psram_top/u_psram_init/n643_7 ;
wire \u_psram_top/u_psram_init/n643_8 ;
wire \u_psram_top/u_psram_init/n1166_9 ;
wire \u_psram_top/u_psram_init/n1252_6 ;
wire \u_psram_top/u_psram_init/n1288_4 ;
wire \u_psram_top/u_psram_init/n1288_5 ;
wire \u_psram_top/u_psram_init/n1288_6 ;
wire \u_psram_top/u_psram_init/n1434_4 ;
wire \u_psram_top/u_psram_init/n1434_5 ;
wire \u_psram_top/u_psram_init/n1468_4 ;
wire \u_psram_top/u_psram_init/n1469_4 ;
wire \u_psram_top/u_psram_init/n1470_4 ;
wire \u_psram_top/u_psram_init/n1471_4 ;
wire \u_psram_top/u_psram_init/n1472_4 ;
wire \u_psram_top/u_psram_init/n1473_4 ;
wire \u_psram_top/u_psram_init/n1474_4 ;
wire \u_psram_top/u_psram_init/n1475_4 ;
wire \u_psram_top/u_psram_init/n1483_4 ;
wire \u_psram_top/u_psram_init/n1491_4 ;
wire \u_psram_top/u_psram_init/n1680_4 ;
wire \u_psram_top/u_psram_init/n1744_6 ;
wire \u_psram_top/u_psram_init/n2529_4 ;
wire \u_psram_top/u_psram_init/n1780_4 ;
wire \u_psram_top/u_psram_init/n1780_5 ;
wire \u_psram_top/u_psram_init/n1780_6 ;
wire \u_psram_top/u_psram_init/n1926_4 ;
wire \u_psram_top/u_psram_init/n1926_5 ;
wire \u_psram_top/u_psram_init/n1967_4 ;
wire \u_psram_top/u_psram_init/n1975_4 ;
wire \u_psram_top/u_psram_init/n1983_4 ;
wire \u_psram_top/u_psram_init/n2172_4 ;
wire \u_psram_top/u_psram_init/tvcs_cnt_15_9 ;
wire \u_psram_top/u_psram_init/timer_cnt_5_9 ;
wire \u_psram_top/u_psram_init/timer_cnt0_5_9 ;
wire \u_psram_top/u_psram_init/wr_data_63_6 ;
wire \u_psram_top/u_psram_init/read_over_9 ;
wire \u_psram_top/u_psram_init/read_over_10 ;
wire \u_psram_top/u_psram_init/timer_cnt1_5_9 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_9 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_10 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_11 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_9 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_10 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_11 ;
wire \u_psram_top/u_psram_init/n_state_10_20 ;
wire \u_psram_top/u_psram_init/n_state_10_21 ;
wire \u_psram_top/u_psram_init/n_state_10_22 ;
wire \u_psram_top/u_psram_init/n_state_9_20 ;
wire \u_psram_top/u_psram_init/n_state_8_19 ;
wire \u_psram_top/u_psram_init/n_state_8_20 ;
wire \u_psram_top/u_psram_init/n_state_7_20 ;
wire \u_psram_top/u_psram_init/n_state_4_20 ;
wire \u_psram_top/u_psram_init/n_state_4_21 ;
wire \u_psram_top/u_psram_init/n_state_1_20 ;
wire \u_psram_top/u_psram_init/n_state_0_21 ;
wire \u_psram_top/u_psram_init/n1900_8 ;
wire \u_psram_top/u_psram_init/n1898_8 ;
wire \u_psram_top/u_psram_init/n1408_8 ;
wire \u_psram_top/u_psram_init/n1184_8 ;
wire \u_psram_top/u_psram_init/n1097_8 ;
wire \u_psram_top/u_psram_init/n1094_8 ;
wire \u_psram_top/u_psram_init/n1092_8 ;
wire \u_psram_top/u_psram_init/n916_9 ;
wire \u_psram_top/u_psram_init/n205_8 ;
wire \u_psram_top/u_psram_init/n202_8 ;
wire \u_psram_top/u_psram_init/n200_8 ;
wire \u_psram_top/u_psram_init/n197_8 ;
wire \u_psram_top/u_psram_init/n196_8 ;
wire \u_psram_top/u_psram_init/out_dq_Z_16_5 ;
wire \u_psram_top/u_psram_init/n270_7 ;
wire \u_psram_top/u_psram_init/n2493_6 ;
wire \u_psram_top/u_psram_init/n2493_7 ;
wire \u_psram_top/u_psram_init/n2493_8 ;
wire \u_psram_top/u_psram_init/n2493_9 ;
wire \u_psram_top/u_psram_init/n2493_10 ;
wire \u_psram_top/u_psram_init/n2491_5 ;
wire \u_psram_top/u_psram_init/n2529_5 ;
wire \u_psram_top/u_psram_init/n2529_6 ;
wire \u_psram_top/u_psram_init/n2529_7 ;
wire \u_psram_top/u_psram_init/n2529_8 ;
wire \u_psram_top/u_psram_init/tvcs_cnt_15_10 ;
wire \u_psram_top/u_psram_init/timer_cnt_5_10 ;
wire \u_psram_top/u_psram_init/timer_cnt0_5_10 ;
wire \u_psram_top/u_psram_init/timer_cnt1_5_10 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_12 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_13 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_14 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_15 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_16 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_17 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_18 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_12 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_13 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_14 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_15 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_16 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_17 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_18 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_19 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_20 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_21 ;
wire \u_psram_top/u_psram_init/n_state_9_21 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_19 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_20 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_21 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_22 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_23 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_24 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_25 ;
wire \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_26 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_22 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_23 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_24 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_25 ;
wire \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_26 ;
wire \u_psram_top/u_psram_init/n258_11 ;
wire \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_11 ;
wire \u_psram_top/u_psram_init/read_cnt_8_10 ;
wire \u_psram_top/u_psram_init/n1960_6 ;
wire \u_psram_top/u_psram_init/n1468_7 ;
wire \u_psram_top/u_psram_init/n1166_12 ;
wire \u_psram_top/u_psram_init/n1182_10 ;
wire \u_psram_top/u_psram_init/n1184_10 ;
wire \u_psram_top/u_psram_init/n1406_10 ;
wire \u_psram_top/u_psram_init/n1408_10 ;
wire \u_psram_top/u_psram_init/n200_10 ;
wire \u_psram_top/u_psram_init/n917_10 ;
wire \u_psram_top/u_psram_init/n919_10 ;
wire \u_psram_top/u_psram_init/n_state_0_23 ;
wire \u_psram_top/u_psram_init/n145_5 ;
wire \u_psram_top/u_psram_init/n1900_10 ;
wire \u_psram_top/u_psram_init/timer_cnt0_5_12 ;
wire \u_psram_top/u_psram_init/wr_data_63_9 ;
wire \u_psram_top/u_psram_init/n597_10 ;
wire \u_psram_top/u_psram_init/n610_8 ;
wire \u_psram_top/u_psram_init/n273_9 ;
wire \u_psram_top/u_psram_init/n612_9 ;
wire \u_psram_top/u_psram_init/n2519_5 ;
wire \u_psram_top/u_psram_init/n1232_5 ;
wire \u_psram_top/u_psram_init/n2491_7 ;
wire \u_psram_top/u_psram_init/n2148_5 ;
wire \u_psram_top/u_psram_init/n1656_5 ;
wire \u_psram_top/u_psram_init/n1147_11 ;
wire \u_psram_top/u_psram_init/n1141_7 ;
wire \u_psram_top/u_psram_init/n1523_8 ;
wire \u_psram_top/u_psram_init/n2493_12 ;
wire \u_psram_top/u_psram_init/n2015_8 ;
wire \u_psram_top/u_psram_init/n2529_10 ;
wire \u_psram_top/u_psram_init/n196_11 ;
wire \u_psram_top/u_psram_init/tvcs_cnt_15_16 ;
wire \u_psram_top/u_psram_init/n202_11 ;
wire \u_psram_top/u_psram_init/n205_11 ;
wire \u_psram_top/u_psram_init/n208_10 ;
wire \u_psram_top/u_psram_init/n209_10 ;
wire \u_psram_top/u_psram_init/n268_9 ;
wire \u_psram_top/u_psram_init/timer_cnt_5_17 ;
wire \u_psram_top/u_psram_init/n269_9 ;
wire \u_psram_top/u_psram_init/n1128_10 ;
wire \u_psram_top/u_psram_init/n1182_13 ;
wire \u_psram_top/u_psram_init/timer_cnt1_5_14 ;
wire \u_psram_top/u_psram_init/n1185_10 ;
wire \u_psram_top/u_psram_init/n1186_11 ;
wire \u_psram_top/u_psram_init/Tvcs_done ;
wire \u_psram_top/u_psram_init/write_done ;
wire \u_psram_top/u_psram_init/rd_data_valid_d_4 ;
wire \u_psram_top/u_psram_init/phase_over ;
wire \u_psram_top/u_psram_init/read_over ;
wire \u_psram_top/u_psram_init/n1146_1 ;
wire \u_psram_top/u_psram_init/n1146_2 ;
wire \u_psram_top/u_psram_init/n1145_1 ;
wire \u_psram_top/u_psram_init/n1145_2 ;
wire \u_psram_top/u_psram_init/n1144_1 ;
wire \u_psram_top/u_psram_init/n1144_2 ;
wire \u_psram_top/u_psram_init/n1143_1 ;
wire \u_psram_top/u_psram_init/n1143_0_COUT ;
wire \u_psram_top/u_psram_init/n1298_1 ;
wire \u_psram_top/u_psram_init/n1298_2 ;
wire \u_psram_top/u_psram_init/n1297_1 ;
wire \u_psram_top/u_psram_init/n1297_2 ;
wire \u_psram_top/u_psram_init/n1296_1 ;
wire \u_psram_top/u_psram_init/n1296_2 ;
wire \u_psram_top/u_psram_init/n1295_1 ;
wire \u_psram_top/u_psram_init/n1295_2 ;
wire \u_psram_top/u_psram_init/n1294_1 ;
wire \u_psram_top/u_psram_init/n1294_2 ;
wire \u_psram_top/u_psram_init/n1293_1 ;
wire \u_psram_top/u_psram_init/n1293_2 ;
wire \u_psram_top/u_psram_init/n1292_1 ;
wire \u_psram_top/u_psram_init/n1292_0_COUT ;
wire \u_psram_top/u_psram_init/n1522_1 ;
wire \u_psram_top/u_psram_init/n1522_2 ;
wire \u_psram_top/u_psram_init/n1521_1 ;
wire \u_psram_top/u_psram_init/n1521_2 ;
wire \u_psram_top/u_psram_init/n1520_1 ;
wire \u_psram_top/u_psram_init/n1520_2 ;
wire \u_psram_top/u_psram_init/n1519_1 ;
wire \u_psram_top/u_psram_init/n1519_0_COUT ;
wire \u_psram_top/u_psram_init/n1790_1 ;
wire \u_psram_top/u_psram_init/n1790_2 ;
wire \u_psram_top/u_psram_init/n1789_1 ;
wire \u_psram_top/u_psram_init/n1789_2 ;
wire \u_psram_top/u_psram_init/n1788_1 ;
wire \u_psram_top/u_psram_init/n1788_2 ;
wire \u_psram_top/u_psram_init/n1787_1 ;
wire \u_psram_top/u_psram_init/n1787_2 ;
wire \u_psram_top/u_psram_init/n1786_1 ;
wire \u_psram_top/u_psram_init/n1786_2 ;
wire \u_psram_top/u_psram_init/n1785_1 ;
wire \u_psram_top/u_psram_init/n1785_2 ;
wire \u_psram_top/u_psram_init/n1784_1 ;
wire \u_psram_top/u_psram_init/n1784_0_COUT ;
wire \u_psram_top/u_psram_init/n2014_1 ;
wire \u_psram_top/u_psram_init/n2014_2 ;
wire \u_psram_top/u_psram_init/n2013_1 ;
wire \u_psram_top/u_psram_init/n2013_2 ;
wire \u_psram_top/u_psram_init/n2012_1 ;
wire \u_psram_top/u_psram_init/n2012_2 ;
wire \u_psram_top/u_psram_init/n2011_1 ;
wire \u_psram_top/u_psram_init/n2011_0_COUT ;
wire \u_psram_top/u_psram_init/calib_0_5 ;
wire \u_psram_top/u_psram_init/calib_1_5 ;
wire \u_psram_top/u_psram_init/n1299_6 ;
wire \u_psram_top/u_psram_init/n1791_6 ;
wire [10:0] \u_psram_top/u_psram_init/n_state ;
wire [10:0] \u_psram_top/u_psram_init/c_state ;
wire [4:0] \u_psram_top/u_psram_init/phase_cnt ;
wire [2:0] \u_psram_top/u_psram_init/read_calibration[0].add_cnt ;
wire [7:0] \u_psram_top/u_psram_init/read_calibration[0].add_cnt0 ;
wire [1:0] \u_psram_top/u_psram_init/adjust_over ;
wire [4:0] \u_psram_top/u_psram_init/read_calibration[0].times_reg ;
wire [1:0] \u_psram_top/u_psram_init/delay_wait_over ;
wire [1:0] \u_psram_top/u_psram_init/calib_done ;
wire [2:0] \u_psram_top/u_psram_init/read_calibration[1].add_cnt ;
wire [7:0] \u_psram_top/u_psram_init/read_calibration[1].add_cnt0 ;
wire [4:0] \u_psram_top/u_psram_init/read_calibration[1].times_reg ;
wire [15:0] \u_psram_top/u_psram_init/tvcs_cnt ;
wire [5:0] \u_psram_top/u_psram_init/timer_cnt ;
wire [5:0] \u_psram_top/u_psram_init/timer_cnt0 ;
wire [8:0] \u_psram_top/u_psram_init/read_cnt ;
wire [5:0] \u_psram_top/u_psram_init/timer_cnt1 ;
wire [2:0] \u_psram_top/u_psram_init/read_calibration[0].wr_ptr ;
wire [5:0] \u_psram_top/u_psram_init/read_calibration[0].check_cnt ;
wire [31:0] \u_psram_top/u_psram_init/read_calibration[0].id_reg ;
wire [2:0] \u_psram_top/u_psram_init/read_calibration[1].wr_ptr ;
wire [5:0] \u_psram_top/u_psram_init/read_calibration[1].check_cnt ;
wire [31:0] \u_psram_top/u_psram_init/read_calibration[1].id_reg ;
wire \u_psram_top/u_psram_sync/n13_3 ;
wire \u_psram_top/u_psram_sync/n86_3 ;
wire \u_psram_top/u_psram_sync/n348_9 ;
wire \u_psram_top/u_psram_sync/n359_10 ;
wire \u_psram_top/u_psram_sync/n282_16 ;
wire \u_psram_top/u_psram_sync/n293_16 ;
wire \u_psram_top/u_psram_sync/n304_16 ;
wire \u_psram_top/u_psram_sync/n315_16 ;
wire \u_psram_top/u_psram_sync/n326_16 ;
wire \u_psram_top/u_psram_sync/n337_16 ;
wire \u_psram_top/u_psram_sync/n389_8 ;
wire \u_psram_top/u_psram_sync/n388_7 ;
wire \u_psram_top/u_psram_sync/n387_7 ;
wire \u_psram_top/u_psram_sync/n48_6 ;
wire \u_psram_top/u_psram_sync/n46_6 ;
wire \u_psram_top/u_psram_sync/n44_6 ;
wire \u_psram_top/u_psram_sync/n42_6 ;
wire \u_psram_top/u_psram_sync/n41_6 ;
wire \u_psram_top/u_psram_sync/n40_6 ;
wire \u_psram_top/u_psram_sync/n38_6 ;
wire \u_psram_top/u_psram_sync/n37_6 ;
wire \u_psram_top/u_psram_sync/n36_6 ;
wire \u_psram_top/u_psram_sync/n86_4 ;
wire \u_psram_top/u_psram_sync/n86_5 ;
wire \u_psram_top/u_psram_sync/n86_6 ;
wire \u_psram_top/u_psram_sync/n86_7 ;
wire \u_psram_top/u_psram_sync/n348_10 ;
wire \u_psram_top/u_psram_sync/n348_11 ;
wire \u_psram_top/u_psram_sync/n359_11 ;
wire \u_psram_top/u_psram_sync/n359_12 ;
wire \u_psram_top/u_psram_sync/n282_19 ;
wire \u_psram_top/u_psram_sync/n293_17 ;
wire \u_psram_top/u_psram_sync/n304_17 ;
wire \u_psram_top/u_psram_sync/n304_18 ;
wire \u_psram_top/u_psram_sync/n304_19 ;
wire \u_psram_top/u_psram_sync/n315_17 ;
wire \u_psram_top/u_psram_sync/n315_18 ;
wire \u_psram_top/u_psram_sync/n337_17 ;
wire \u_psram_top/u_psram_sync/n388_8 ;
wire \u_psram_top/u_psram_sync/n387_8 ;
wire \u_psram_top/u_psram_sync/n51_7 ;
wire \u_psram_top/u_psram_sync/n49_7 ;
wire \u_psram_top/u_psram_sync/n47_7 ;
wire \u_psram_top/u_psram_sync/n43_7 ;
wire \u_psram_top/u_psram_sync/n41_7 ;
wire \u_psram_top/u_psram_sync/n39_7 ;
wire \u_psram_top/u_psram_sync/n37_7 ;
wire \u_psram_top/u_psram_sync/n359_13 ;
wire \u_psram_top/u_psram_sync/n359_14 ;
wire \u_psram_top/u_psram_sync/n359_15 ;
wire \u_psram_top/u_psram_sync/n282_20 ;
wire \u_psram_top/u_psram_sync/n282_21 ;
wire \u_psram_top/u_psram_sync/n304_20 ;
wire \u_psram_top/u_psram_sync/n337_19 ;
wire \u_psram_top/u_psram_sync/n45_8 ;
wire \u_psram_top/u_psram_sync/n282_23 ;
wire \u_psram_top/u_psram_sync/n45_10 ;
wire \u_psram_top/u_psram_sync/n49_9 ;
wire \u_psram_top/u_psram_sync/n337_21 ;
wire \u_psram_top/u_psram_sync/n40_9 ;
wire \u_psram_top/u_psram_sync/n326_19 ;
wire \u_psram_top/u_psram_sync/n282_25 ;
wire \u_psram_top/u_psram_sync/n39_12 ;
wire \u_psram_top/u_psram_sync/lock_cnt_15_15 ;
wire \u_psram_top/u_psram_sync/n43_12 ;
wire \u_psram_top/u_psram_sync/n45_15 ;
wire \u_psram_top/u_psram_sync/n47_12 ;
wire \u_psram_top/u_psram_sync/n50_11 ;
wire \u_psram_top/u_psram_sync/n51_12 ;
wire \u_psram_top/u_psram_sync/lock_d2 ;
wire [1:0] \u_psram_top/u_psram_sync/lock_syn ;
wire [5:2] \u_psram_top/u_psram_sync/cs_memsync_0 ;
wire [1:0] \u_psram_top/u_psram_sync/flag ;
wire [2:0] \u_psram_top/u_psram_sync/count ;
wire [15:0] \u_psram_top/u_psram_sync/lock_cnt ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
OBUF gowin_buf_0 (
	.I(O_psram_reset_n[0]),
	.O(O_psram_reset_n[1])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[0].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [0]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [0]),
	.IO(IO_psram_dq[0]),
	.O(\u_psram_top/u_psram_wd/in_dq [0])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[1].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [1]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [1]),
	.IO(IO_psram_dq[1]),
	.O(\u_psram_top/u_psram_wd/in_dq [1])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[2].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [2]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [2]),
	.IO(IO_psram_dq[2]),
	.O(\u_psram_top/u_psram_wd/in_dq [2])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[3].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [3]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [3]),
	.IO(IO_psram_dq[3]),
	.O(\u_psram_top/u_psram_wd/in_dq [3])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[4].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [4]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [4]),
	.IO(IO_psram_dq[4]),
	.O(\u_psram_top/u_psram_wd/in_dq [4])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[5].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [5]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [5]),
	.IO(IO_psram_dq[5]),
	.O(\u_psram_top/u_psram_wd/in_dq [5])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[6].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [6]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [6]),
	.IO(IO_psram_dq[6]),
	.O(\u_psram_top/u_psram_wd/in_dq [6])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[7].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq [7]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts [7]),
	.IO(IO_psram_dq[7]),
	.O(\u_psram_top/u_psram_wd/in_dq [7])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[8].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq_0 [8]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts_0 [8]),
	.IO(IO_psram_dq[8]),
	.O(\u_psram_top/u_psram_wd/in_dq [8])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[9].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq_0 [9]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts_0 [9]),
	.IO(IO_psram_dq[9]),
	.O(\u_psram_top/u_psram_wd/in_dq [9])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[10].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq_0 [10]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts_0 [10]),
	.IO(IO_psram_dq[10]),
	.O(\u_psram_top/u_psram_wd/in_dq [10])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[11].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq_0 [11]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts_0 [11]),
	.IO(IO_psram_dq[11]),
	.O(\u_psram_top/u_psram_wd/in_dq [11])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[12].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq_0 [12]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts_0 [12]),
	.IO(IO_psram_dq[12]),
	.O(\u_psram_top/u_psram_wd/in_dq [12])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[13].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq_0 [13]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts_0 [13]),
	.IO(IO_psram_dq[13]),
	.O(\u_psram_top/u_psram_wd/in_dq [13])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[14].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq_0 [14]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts_0 [14]),
	.IO(IO_psram_dq[14]),
	.O(\u_psram_top/u_psram_wd/in_dq [14])
);
IOBUF \u_psram_top/u_psram_wd/dq_iobuf_gen[15].dq_iobuf  (
	.I(\u_psram_top/u_psram_wd/oser4_dq_0 [15]),
	.OEN(\u_psram_top/u_psram_wd/oser4_dqts_0 [15]),
	.IO(IO_psram_dq[15]),
	.O(\u_psram_top/u_psram_wd/in_dq [15])
);
OBUF \u_psram_top/u_psram_wd/u_clk_gen0  (
	.I(\u_psram_top/u_psram_wd/clk_out [0]),
	.O(O_psram_ck[0])
);
OBUF \u_psram_top/u_psram_wd/u_clkn_gen_n0  (
	.I(\u_psram_top/u_psram_wd/clkn_out [0]),
	.O(O_psram_ck_n[0])
);
ELVDS_OBUF \u_psram_top/u_psram_wd/u_clk_gen1  (
	.I(\u_psram_top/u_psram_wd/clk_out_0 [1]),
	.O(O_psram_ck[1]),
	.OB(O_psram_ck_n[1])
);
IOBUF \u_psram_top/u_psram_wd/rwds_iobuf_gen[0].rwds_iobuf  (
	.I(\u_psram_top/u_psram_wd/out_rwds [0]),
	.OEN(\u_psram_top/u_psram_wd/rwds_ts_Z [0]),
	.IO(IO_psram_rwds[0]),
	.O(\u_psram_top/u_psram_wd/in_rwds [0])
);
IOBUF \u_psram_top/u_psram_wd/rwds_iobuf_gen[1].rwds_iobuf  (
	.I(\u_psram_top/u_psram_wd/out_rwds_0 [1]),
	.OEN(\u_psram_top/u_psram_wd/rwds_ts_Z_0 [1]),
	.IO(IO_psram_rwds[1]),
	.O(\u_psram_top/u_psram_wd/in_rwds [1])
);
OBUF \u_psram_top/u_psram_wd/cs_iobuf_gen[0].cs_obuf  (
	.I(\u_psram_top/u_psram_wd/wr_cs [0]),
	.O(O_psram_cs_n[0])
);
OBUF \u_psram_top/u_psram_wd/cs_iobuf_gen[1].cs_obuf  (
	.I(\u_psram_top/u_psram_wd/wr_cs_0 [1]),
	.O(O_psram_cs_n[1])
);
LUT3 \u_psram_top/wr_data_d_63_s0  (
	.I0(wr_data[63]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [63])
);
defparam \u_psram_top/wr_data_d_63_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_62_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[62]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [62])
);
defparam \u_psram_top/wr_data_d_62_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_61_s0  (
	.I0(wr_data[61]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [61])
);
defparam \u_psram_top/wr_data_d_61_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_60_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[60]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [60])
);
defparam \u_psram_top/wr_data_d_60_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_59_s0  (
	.I0(wr_data[59]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [59])
);
defparam \u_psram_top/wr_data_d_59_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_58_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[58]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [58])
);
defparam \u_psram_top/wr_data_d_58_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_56_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[56]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [56])
);
defparam \u_psram_top/wr_data_d_56_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_55_s0  (
	.I0(wr_data[55]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [55])
);
defparam \u_psram_top/wr_data_d_55_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_54_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[54]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [54])
);
defparam \u_psram_top/wr_data_d_54_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_53_s0  (
	.I0(wr_data[53]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [53])
);
defparam \u_psram_top/wr_data_d_53_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_52_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[52]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [52])
);
defparam \u_psram_top/wr_data_d_52_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_51_s0  (
	.I0(wr_data[51]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [51])
);
defparam \u_psram_top/wr_data_d_51_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_50_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[50]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [50])
);
defparam \u_psram_top/wr_data_d_50_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_48_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[48]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [48])
);
defparam \u_psram_top/wr_data_d_48_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_47_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[47]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [47])
);
defparam \u_psram_top/wr_data_d_47_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_46_s0  (
	.I0(wr_data[46]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [46])
);
defparam \u_psram_top/wr_data_d_46_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_45_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[45]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [45])
);
defparam \u_psram_top/wr_data_d_45_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_44_s0  (
	.I0(wr_data[44]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [44])
);
defparam \u_psram_top/wr_data_d_44_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_43_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[43]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [43])
);
defparam \u_psram_top/wr_data_d_43_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_42_s0  (
	.I0(wr_data[42]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [42])
);
defparam \u_psram_top/wr_data_d_42_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_41_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[41]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [41])
);
defparam \u_psram_top/wr_data_d_41_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_39_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[39]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [39])
);
defparam \u_psram_top/wr_data_d_39_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_38_s0  (
	.I0(wr_data[38]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [38])
);
defparam \u_psram_top/wr_data_d_38_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_37_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[37]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [37])
);
defparam \u_psram_top/wr_data_d_37_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_36_s0  (
	.I0(wr_data[36]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [36])
);
defparam \u_psram_top/wr_data_d_36_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_35_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[35]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [35])
);
defparam \u_psram_top/wr_data_d_35_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_34_s0  (
	.I0(wr_data[34]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [34])
);
defparam \u_psram_top/wr_data_d_34_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_33_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[33]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [33])
);
defparam \u_psram_top/wr_data_d_33_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_31_s0  (
	.I0(wr_data[31]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [31])
);
defparam \u_psram_top/wr_data_d_31_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_30_s0  (
	.I0(wr_data[30]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [30])
);
defparam \u_psram_top/wr_data_d_30_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_29_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[29]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [29])
);
defparam \u_psram_top/wr_data_d_29_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_28_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[28]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [28])
);
defparam \u_psram_top/wr_data_d_28_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_25_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[25]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [25])
);
defparam \u_psram_top/wr_data_d_25_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_24_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[24]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [24])
);
defparam \u_psram_top/wr_data_d_24_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_23_s0  (
	.I0(wr_data[23]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [23])
);
defparam \u_psram_top/wr_data_d_23_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_22_s0  (
	.I0(wr_data[22]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [22])
);
defparam \u_psram_top/wr_data_d_22_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_21_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[21]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [21])
);
defparam \u_psram_top/wr_data_d_21_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_20_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[20]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [20])
);
defparam \u_psram_top/wr_data_d_20_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_17_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[17]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [17])
);
defparam \u_psram_top/wr_data_d_17_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_16_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[16]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [16])
);
defparam \u_psram_top/wr_data_d_16_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_15_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[15]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [15])
);
defparam \u_psram_top/wr_data_d_15_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_14_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[14]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [14])
);
defparam \u_psram_top/wr_data_d_14_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_12_s0  (
	.I0(wr_data[12]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [12])
);
defparam \u_psram_top/wr_data_d_12_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_11_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[11]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [11])
);
defparam \u_psram_top/wr_data_d_11_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_10_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[10]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [10])
);
defparam \u_psram_top/wr_data_d_10_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_8_s0  (
	.I0(wr_data[8]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [8])
);
defparam \u_psram_top/wr_data_d_8_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_7_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[7]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [7])
);
defparam \u_psram_top/wr_data_d_7_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_6_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[6]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [6])
);
defparam \u_psram_top/wr_data_d_6_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_4_s0  (
	.I0(wr_data[4]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [4])
);
defparam \u_psram_top/wr_data_d_4_s0 .INIT=8'hAC;
LUT3 \u_psram_top/wr_data_d_3_s0  (
	.I0(\u_psram_top/wr_data_calib [58]),
	.I1(wr_data[3]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [3])
);
defparam \u_psram_top/wr_data_d_3_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_2_s0  (
	.I0(\u_psram_top/wr_data_calib [62]),
	.I1(wr_data[2]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [2])
);
defparam \u_psram_top/wr_data_d_2_s0 .INIT=8'hCA;
LUT3 \u_psram_top/wr_data_d_0_s0  (
	.I0(wr_data[0]),
	.I1(\u_psram_top/wr_data_calib [63]),
	.I2(init_calib),
	.F(\u_psram_top/wr_data_d [0])
);
defparam \u_psram_top/wr_data_d_0_s0 .INIT=8'hAC;
LUT2 \u_psram_top/n492_s1  (
	.I0(\u_psram_top/cs_memsync [3]),
	.I1(\u_psram_top/dll_rsti ),
	.F(\u_psram_top/n492_5 )
);
defparam \u_psram_top/n492_s1 .INIT=4'h1;
LUT2 \u_psram_top/wr_data_d_57_s1  (
	.I0(init_calib),
	.I1(wr_data[57]),
	.F(\u_psram_top/wr_data_d [57])
);
defparam \u_psram_top/wr_data_d_57_s1 .INIT=4'h8;
LUT2 \u_psram_top/wr_data_d_49_s1  (
	.I0(init_calib),
	.I1(wr_data[49]),
	.F(\u_psram_top/wr_data_d [49])
);
defparam \u_psram_top/wr_data_d_49_s1 .INIT=4'h8;
LUT2 \u_psram_top/wr_data_d_40_s1  (
	.I0(init_calib),
	.I1(wr_data[40]),
	.F(\u_psram_top/wr_data_d [40])
);
defparam \u_psram_top/wr_data_d_40_s1 .INIT=4'h8;
LUT2 \u_psram_top/wr_data_d_32_s1  (
	.I0(init_calib),
	.I1(wr_data[32]),
	.F(\u_psram_top/wr_data_d [32])
);
defparam \u_psram_top/wr_data_d_32_s1 .INIT=4'h8;
LUT2 \u_psram_top/wr_data_d_27_s1  (
	.I0(init_calib),
	.I1(wr_data[27]),
	.F(\u_psram_top/wr_data_d [27])
);
defparam \u_psram_top/wr_data_d_27_s1 .INIT=4'h8;
LUT2 \u_psram_top/wr_data_d_26_s1  (
	.I0(init_calib),
	.I1(wr_data[26]),
	.F(\u_psram_top/wr_data_d [26])
);
defparam \u_psram_top/wr_data_d_26_s1 .INIT=4'h8;
LUT2 \u_psram_top/wr_data_d_19_s1  (
	.I0(init_calib),
	.I1(wr_data[19]),
	.F(\u_psram_top/wr_data_d [19])
);
defparam \u_psram_top/wr_data_d_19_s1 .INIT=4'h8;
LUT2 \u_psram_top/wr_data_d_18_s1  (
	.I0(init_calib),
	.I1(wr_data[18]),
	.F(\u_psram_top/wr_data_d [18])
);
defparam \u_psram_top/wr_data_d_18_s1 .INIT=4'h8;
LUT2 \u_psram_top/wr_data_d_13_s1  (
	.I0(init_calib),
	.I1(wr_data[13]),
	.F(\u_psram_top/wr_data_d [13])
);
defparam \u_psram_top/wr_data_d_13_s1 .INIT=4'h8;
LUT2 \u_psram_top/wr_data_d_9_s1  (
	.I0(init_calib),
	.I1(wr_data[9]),
	.F(\u_psram_top/wr_data_d [9])
);
defparam \u_psram_top/wr_data_d_9_s1 .INIT=4'h8;
LUT2 \u_psram_top/wr_data_d_5_s1  (
	.I0(init_calib),
	.I1(wr_data[5]),
	.F(\u_psram_top/wr_data_d [5])
);
defparam \u_psram_top/wr_data_d_5_s1 .INIT=4'h8;
LUT2 \u_psram_top/wr_data_d_1_s1  (
	.I0(init_calib),
	.I1(wr_data[1]),
	.F(\u_psram_top/wr_data_d [1])
);
defparam \u_psram_top/wr_data_d_1_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_20_s1  (
	.I0(init_calib),
	.I1(addr[20]),
	.F(\u_psram_top/addr_d [20])
);
defparam \u_psram_top/addr_d_20_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_19_s1  (
	.I0(init_calib),
	.I1(addr[19]),
	.F(\u_psram_top/addr_d [19])
);
defparam \u_psram_top/addr_d_19_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_18_s1  (
	.I0(init_calib),
	.I1(addr[18]),
	.F(\u_psram_top/addr_d [18])
);
defparam \u_psram_top/addr_d_18_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_17_s1  (
	.I0(init_calib),
	.I1(addr[17]),
	.F(\u_psram_top/addr_d [17])
);
defparam \u_psram_top/addr_d_17_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_16_s1  (
	.I0(init_calib),
	.I1(addr[16]),
	.F(\u_psram_top/addr_d [16])
);
defparam \u_psram_top/addr_d_16_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_15_s1  (
	.I0(init_calib),
	.I1(addr[15]),
	.F(\u_psram_top/addr_d [15])
);
defparam \u_psram_top/addr_d_15_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_14_s1  (
	.I0(init_calib),
	.I1(addr[14]),
	.F(\u_psram_top/addr_d [14])
);
defparam \u_psram_top/addr_d_14_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_13_s1  (
	.I0(init_calib),
	.I1(addr[13]),
	.F(\u_psram_top/addr_d [13])
);
defparam \u_psram_top/addr_d_13_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_12_s1  (
	.I0(init_calib),
	.I1(addr[12]),
	.F(\u_psram_top/addr_d [12])
);
defparam \u_psram_top/addr_d_12_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_11_s1  (
	.I0(init_calib),
	.I1(addr[11]),
	.F(\u_psram_top/addr_d [11])
);
defparam \u_psram_top/addr_d_11_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_10_s1  (
	.I0(init_calib),
	.I1(addr[10]),
	.F(\u_psram_top/addr_d [10])
);
defparam \u_psram_top/addr_d_10_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_9_s1  (
	.I0(init_calib),
	.I1(addr[9]),
	.F(\u_psram_top/addr_d [9])
);
defparam \u_psram_top/addr_d_9_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_8_s1  (
	.I0(init_calib),
	.I1(addr[8]),
	.F(\u_psram_top/addr_d [8])
);
defparam \u_psram_top/addr_d_8_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_7_s1  (
	.I0(init_calib),
	.I1(addr[7]),
	.F(\u_psram_top/addr_d [7])
);
defparam \u_psram_top/addr_d_7_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_6_s1  (
	.I0(init_calib),
	.I1(addr[6]),
	.F(\u_psram_top/addr_d [6])
);
defparam \u_psram_top/addr_d_6_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_5_s1  (
	.I0(init_calib),
	.I1(addr[5]),
	.F(\u_psram_top/addr_d [5])
);
defparam \u_psram_top/addr_d_5_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_4_s1  (
	.I0(init_calib),
	.I1(addr[4]),
	.F(\u_psram_top/addr_d [4])
);
defparam \u_psram_top/addr_d_4_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_3_s1  (
	.I0(init_calib),
	.I1(addr[3]),
	.F(\u_psram_top/addr_d [3])
);
defparam \u_psram_top/addr_d_3_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_2_s1  (
	.I0(init_calib),
	.I1(addr[2]),
	.F(\u_psram_top/addr_d [2])
);
defparam \u_psram_top/addr_d_2_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_1_s1  (
	.I0(init_calib),
	.I1(addr[1]),
	.F(\u_psram_top/addr_d [1])
);
defparam \u_psram_top/addr_d_1_s1 .INIT=4'h8;
LUT2 \u_psram_top/addr_d_0_s1  (
	.I0(init_calib),
	.I1(addr[0]),
	.F(\u_psram_top/addr_d [0])
);
defparam \u_psram_top/addr_d_0_s1 .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_63_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [63]),
	.F(rd_data[63])
);
defparam \u_psram_top/rd_data_e_63_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_62_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [62]),
	.F(rd_data[62])
);
defparam \u_psram_top/rd_data_e_62_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_61_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [61]),
	.F(rd_data[61])
);
defparam \u_psram_top/rd_data_e_61_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_60_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [60]),
	.F(rd_data[60])
);
defparam \u_psram_top/rd_data_e_60_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_59_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [59]),
	.F(rd_data[59])
);
defparam \u_psram_top/rd_data_e_59_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_58_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [58]),
	.F(rd_data[58])
);
defparam \u_psram_top/rd_data_e_58_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_57_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [57]),
	.F(rd_data[57])
);
defparam \u_psram_top/rd_data_e_57_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_56_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [56]),
	.F(rd_data[56])
);
defparam \u_psram_top/rd_data_e_56_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_55_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [55]),
	.F(rd_data[55])
);
defparam \u_psram_top/rd_data_e_55_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_54_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [54]),
	.F(rd_data[54])
);
defparam \u_psram_top/rd_data_e_54_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_53_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [53]),
	.F(rd_data[53])
);
defparam \u_psram_top/rd_data_e_53_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_52_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [52]),
	.F(rd_data[52])
);
defparam \u_psram_top/rd_data_e_52_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_51_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [51]),
	.F(rd_data[51])
);
defparam \u_psram_top/rd_data_e_51_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_50_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [50]),
	.F(rd_data[50])
);
defparam \u_psram_top/rd_data_e_50_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_49_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [49]),
	.F(rd_data[49])
);
defparam \u_psram_top/rd_data_e_49_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_48_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [48]),
	.F(rd_data[48])
);
defparam \u_psram_top/rd_data_e_48_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_47_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [47]),
	.F(rd_data[47])
);
defparam \u_psram_top/rd_data_e_47_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_46_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [46]),
	.F(rd_data[46])
);
defparam \u_psram_top/rd_data_e_46_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_45_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [45]),
	.F(rd_data[45])
);
defparam \u_psram_top/rd_data_e_45_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_44_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [44]),
	.F(rd_data[44])
);
defparam \u_psram_top/rd_data_e_44_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_43_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [43]),
	.F(rd_data[43])
);
defparam \u_psram_top/rd_data_e_43_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_42_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [42]),
	.F(rd_data[42])
);
defparam \u_psram_top/rd_data_e_42_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_41_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [41]),
	.F(rd_data[41])
);
defparam \u_psram_top/rd_data_e_41_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_40_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [40]),
	.F(rd_data[40])
);
defparam \u_psram_top/rd_data_e_40_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_39_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [39]),
	.F(rd_data[39])
);
defparam \u_psram_top/rd_data_e_39_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_38_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [38]),
	.F(rd_data[38])
);
defparam \u_psram_top/rd_data_e_38_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_37_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [37]),
	.F(rd_data[37])
);
defparam \u_psram_top/rd_data_e_37_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_36_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [36]),
	.F(rd_data[36])
);
defparam \u_psram_top/rd_data_e_36_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_35_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [35]),
	.F(rd_data[35])
);
defparam \u_psram_top/rd_data_e_35_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_34_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [34]),
	.F(rd_data[34])
);
defparam \u_psram_top/rd_data_e_34_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_33_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [33]),
	.F(rd_data[33])
);
defparam \u_psram_top/rd_data_e_33_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_32_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [32]),
	.F(rd_data[32])
);
defparam \u_psram_top/rd_data_e_32_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_31_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [31]),
	.F(rd_data[31])
);
defparam \u_psram_top/rd_data_e_31_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_30_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [30]),
	.F(rd_data[30])
);
defparam \u_psram_top/rd_data_e_30_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_29_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [29]),
	.F(rd_data[29])
);
defparam \u_psram_top/rd_data_e_29_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_28_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [28]),
	.F(rd_data[28])
);
defparam \u_psram_top/rd_data_e_28_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_27_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [27]),
	.F(rd_data[27])
);
defparam \u_psram_top/rd_data_e_27_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_26_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [26]),
	.F(rd_data[26])
);
defparam \u_psram_top/rd_data_e_26_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_25_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [25]),
	.F(rd_data[25])
);
defparam \u_psram_top/rd_data_e_25_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_24_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [24]),
	.F(rd_data[24])
);
defparam \u_psram_top/rd_data_e_24_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_23_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [23]),
	.F(rd_data[23])
);
defparam \u_psram_top/rd_data_e_23_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_22_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [22]),
	.F(rd_data[22])
);
defparam \u_psram_top/rd_data_e_22_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_21_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [21]),
	.F(rd_data[21])
);
defparam \u_psram_top/rd_data_e_21_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_20_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [20]),
	.F(rd_data[20])
);
defparam \u_psram_top/rd_data_e_20_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_19_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [19]),
	.F(rd_data[19])
);
defparam \u_psram_top/rd_data_e_19_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_18_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [18]),
	.F(rd_data[18])
);
defparam \u_psram_top/rd_data_e_18_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_17_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [17]),
	.F(rd_data[17])
);
defparam \u_psram_top/rd_data_e_17_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_16_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [16]),
	.F(rd_data[16])
);
defparam \u_psram_top/rd_data_e_16_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_15_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [15]),
	.F(rd_data[15])
);
defparam \u_psram_top/rd_data_e_15_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_14_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [14]),
	.F(rd_data[14])
);
defparam \u_psram_top/rd_data_e_14_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_13_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [13]),
	.F(rd_data[13])
);
defparam \u_psram_top/rd_data_e_13_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_12_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [12]),
	.F(rd_data[12])
);
defparam \u_psram_top/rd_data_e_12_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_11_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [11]),
	.F(rd_data[11])
);
defparam \u_psram_top/rd_data_e_11_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_10_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [10]),
	.F(rd_data[10])
);
defparam \u_psram_top/rd_data_e_10_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_9_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [9]),
	.F(rd_data[9])
);
defparam \u_psram_top/rd_data_e_9_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_8_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [8]),
	.F(rd_data[8])
);
defparam \u_psram_top/rd_data_e_8_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_7_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [7]),
	.F(rd_data[7])
);
defparam \u_psram_top/rd_data_e_7_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_6_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [6]),
	.F(rd_data[6])
);
defparam \u_psram_top/rd_data_e_6_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_5_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [5]),
	.F(rd_data[5])
);
defparam \u_psram_top/rd_data_e_5_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_4_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [4]),
	.F(rd_data[4])
);
defparam \u_psram_top/rd_data_e_4_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_3_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [3]),
	.F(rd_data[3])
);
defparam \u_psram_top/rd_data_e_3_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_2_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [2]),
	.F(rd_data[2])
);
defparam \u_psram_top/rd_data_e_2_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_1_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [1]),
	.F(rd_data[1])
);
defparam \u_psram_top/rd_data_e_1_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_e_0_s  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_d [0]),
	.F(rd_data[0])
);
defparam \u_psram_top/rd_data_e_0_s .INIT=4'h8;
LUT2 \u_psram_top/rd_data_valid_d_s1  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d ),
	.F(rd_data_valid)
);
defparam \u_psram_top/rd_data_valid_d_s1 .INIT=4'h8;
LUT2 \u_psram_top/rd_data_valid_calib_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d ),
	.F(\u_psram_top/rd_data_valid_calib )
);
defparam \u_psram_top/rd_data_valid_calib_s2 .INIT=4'h4;
LUT2 \u_psram_top/data_mask_d_7_s1  (
	.I0(init_calib),
	.I1(data_mask[7]),
	.F(\u_psram_top/data_mask_d [7])
);
defparam \u_psram_top/data_mask_d_7_s1 .INIT=4'h8;
LUT2 \u_psram_top/data_mask_d_6_s1  (
	.I0(init_calib),
	.I1(data_mask[6]),
	.F(\u_psram_top/data_mask_d [6])
);
defparam \u_psram_top/data_mask_d_6_s1 .INIT=4'h8;
LUT2 \u_psram_top/data_mask_d_5_s1  (
	.I0(init_calib),
	.I1(data_mask[5]),
	.F(\u_psram_top/data_mask_d [5])
);
defparam \u_psram_top/data_mask_d_5_s1 .INIT=4'h8;
LUT2 \u_psram_top/data_mask_d_4_s1  (
	.I0(init_calib),
	.I1(data_mask[4]),
	.F(\u_psram_top/data_mask_d [4])
);
defparam \u_psram_top/data_mask_d_4_s1 .INIT=4'h8;
LUT2 \u_psram_top/data_mask_d_3_s1  (
	.I0(init_calib),
	.I1(data_mask[3]),
	.F(\u_psram_top/data_mask_d [3])
);
defparam \u_psram_top/data_mask_d_3_s1 .INIT=4'h8;
LUT2 \u_psram_top/data_mask_d_2_s1  (
	.I0(init_calib),
	.I1(data_mask[2]),
	.F(\u_psram_top/data_mask_d [2])
);
defparam \u_psram_top/data_mask_d_2_s1 .INIT=4'h8;
LUT2 \u_psram_top/data_mask_d_1_s1  (
	.I0(init_calib),
	.I1(data_mask[1]),
	.F(\u_psram_top/data_mask_d [1])
);
defparam \u_psram_top/data_mask_d_1_s1 .INIT=4'h8;
LUT2 \u_psram_top/data_mask_d_0_s1  (
	.I0(init_calib),
	.I1(data_mask[0]),
	.F(\u_psram_top/data_mask_d [0])
);
defparam \u_psram_top/data_mask_d_0_s1 .INIT=4'h8;
LUT3 \u_psram_top/n298_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [0]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n298_8 )
);
defparam \u_psram_top/n298_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n297_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [1]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n297_8 )
);
defparam \u_psram_top/n297_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n296_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [2]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n296_8 )
);
defparam \u_psram_top/n296_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n295_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [3]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n295_8 )
);
defparam \u_psram_top/n295_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n294_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [4]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n294_8 )
);
defparam \u_psram_top/n294_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n293_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [5]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n293_8 )
);
defparam \u_psram_top/n293_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n292_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [6]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n292_8 )
);
defparam \u_psram_top/n292_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n291_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [7]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n291_8 )
);
defparam \u_psram_top/n291_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n290_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [32]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n290_8 )
);
defparam \u_psram_top/n290_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n289_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [33]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n289_8 )
);
defparam \u_psram_top/n289_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n288_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [34]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n288_8 )
);
defparam \u_psram_top/n288_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n287_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [35]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n287_8 )
);
defparam \u_psram_top/n287_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n286_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [36]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n286_8 )
);
defparam \u_psram_top/n286_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n285_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [37]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n285_8 )
);
defparam \u_psram_top/n285_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n284_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [38]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n284_8 )
);
defparam \u_psram_top/n284_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n283_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [39]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n283_8 )
);
defparam \u_psram_top/n283_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n282_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [8]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n282_8 )
);
defparam \u_psram_top/n282_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n281_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [9]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n281_8 )
);
defparam \u_psram_top/n281_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n280_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [10]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n280_8 )
);
defparam \u_psram_top/n280_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n279_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [11]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n279_8 )
);
defparam \u_psram_top/n279_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n278_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [12]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n278_8 )
);
defparam \u_psram_top/n278_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n277_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [13]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n277_8 )
);
defparam \u_psram_top/n277_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n276_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [14]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n276_8 )
);
defparam \u_psram_top/n276_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n275_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [15]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n275_8 )
);
defparam \u_psram_top/n275_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n274_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [40]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n274_8 )
);
defparam \u_psram_top/n274_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n273_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [41]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n273_8 )
);
defparam \u_psram_top/n273_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n272_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [42]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n272_8 )
);
defparam \u_psram_top/n272_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n271_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [43]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n271_8 )
);
defparam \u_psram_top/n271_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n270_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [44]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n270_8 )
);
defparam \u_psram_top/n270_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n269_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [45]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n269_8 )
);
defparam \u_psram_top/n269_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n268_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [46]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n268_8 )
);
defparam \u_psram_top/n268_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n267_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [47]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n267_8 )
);
defparam \u_psram_top/n267_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n266_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [16]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n266_8 )
);
defparam \u_psram_top/n266_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n265_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [17]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n265_8 )
);
defparam \u_psram_top/n265_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n264_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [18]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n264_8 )
);
defparam \u_psram_top/n264_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n263_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [19]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n263_8 )
);
defparam \u_psram_top/n263_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n262_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [20]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n262_8 )
);
defparam \u_psram_top/n262_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n261_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [21]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n261_8 )
);
defparam \u_psram_top/n261_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n260_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [22]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n260_8 )
);
defparam \u_psram_top/n260_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n259_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [23]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n259_8 )
);
defparam \u_psram_top/n259_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n258_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [48]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n258_8 )
);
defparam \u_psram_top/n258_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n257_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [49]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n257_8 )
);
defparam \u_psram_top/n257_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n256_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [50]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n256_8 )
);
defparam \u_psram_top/n256_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n255_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [51]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n255_8 )
);
defparam \u_psram_top/n255_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n254_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [52]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n254_8 )
);
defparam \u_psram_top/n254_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n253_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [53]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n253_8 )
);
defparam \u_psram_top/n253_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n252_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [54]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n252_8 )
);
defparam \u_psram_top/n252_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n251_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [55]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n251_8 )
);
defparam \u_psram_top/n251_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n250_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [24]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n250_8 )
);
defparam \u_psram_top/n250_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n249_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [25]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n249_8 )
);
defparam \u_psram_top/n249_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n248_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [26]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n248_8 )
);
defparam \u_psram_top/n248_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n247_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [27]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n247_8 )
);
defparam \u_psram_top/n247_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n246_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [28]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n246_8 )
);
defparam \u_psram_top/n246_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n245_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [29]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n245_8 )
);
defparam \u_psram_top/n245_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n244_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [30]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n244_8 )
);
defparam \u_psram_top/n244_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n243_s2  (
	.I0(\u_psram_top/rdbk_data_d0 [31]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n243_8 )
);
defparam \u_psram_top/n243_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n242_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [56]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n242_8 )
);
defparam \u_psram_top/n242_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n241_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [57]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n241_8 )
);
defparam \u_psram_top/n241_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n240_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [58]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n240_8 )
);
defparam \u_psram_top/n240_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n239_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [59]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n239_8 )
);
defparam \u_psram_top/n239_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n238_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [60]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n238_8 )
);
defparam \u_psram_top/n238_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n237_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [61]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n237_8 )
);
defparam \u_psram_top/n237_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n236_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [62]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n236_8 )
);
defparam \u_psram_top/n236_s2 .INIT=8'hA8;
LUT3 \u_psram_top/n235_s2  (
	.I0(\u_psram_top/rdbk_data_d0_0 [63]),
	.I1(\u_psram_top/rd_data_valid_d1 [0]),
	.I2(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/n235_8 )
);
defparam \u_psram_top/n235_s2 .INIT=8'hA8;
DFFC \u_psram_top/rd_data_d_63_s0  (
	.D(\u_psram_top/n235_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [63])
);
defparam \u_psram_top/rd_data_d_63_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_62_s0  (
	.D(\u_psram_top/n236_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [62])
);
defparam \u_psram_top/rd_data_d_62_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_61_s0  (
	.D(\u_psram_top/n237_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [61])
);
defparam \u_psram_top/rd_data_d_61_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_60_s0  (
	.D(\u_psram_top/n238_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [60])
);
defparam \u_psram_top/rd_data_d_60_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_59_s0  (
	.D(\u_psram_top/n239_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [59])
);
defparam \u_psram_top/rd_data_d_59_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_58_s0  (
	.D(\u_psram_top/n240_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [58])
);
defparam \u_psram_top/rd_data_d_58_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_57_s0  (
	.D(\u_psram_top/n241_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [57])
);
defparam \u_psram_top/rd_data_d_57_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_56_s0  (
	.D(\u_psram_top/n242_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [56])
);
defparam \u_psram_top/rd_data_d_56_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_55_s0  (
	.D(\u_psram_top/n243_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [55])
);
defparam \u_psram_top/rd_data_d_55_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_54_s0  (
	.D(\u_psram_top/n244_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [54])
);
defparam \u_psram_top/rd_data_d_54_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_53_s0  (
	.D(\u_psram_top/n245_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [53])
);
defparam \u_psram_top/rd_data_d_53_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_52_s0  (
	.D(\u_psram_top/n246_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [52])
);
defparam \u_psram_top/rd_data_d_52_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_51_s0  (
	.D(\u_psram_top/n247_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [51])
);
defparam \u_psram_top/rd_data_d_51_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_50_s0  (
	.D(\u_psram_top/n248_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [50])
);
defparam \u_psram_top/rd_data_d_50_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_49_s0  (
	.D(\u_psram_top/n249_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [49])
);
defparam \u_psram_top/rd_data_d_49_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_48_s0  (
	.D(\u_psram_top/n250_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [48])
);
defparam \u_psram_top/rd_data_d_48_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_47_s0  (
	.D(\u_psram_top/n251_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [47])
);
defparam \u_psram_top/rd_data_d_47_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_46_s0  (
	.D(\u_psram_top/n252_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [46])
);
defparam \u_psram_top/rd_data_d_46_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_45_s0  (
	.D(\u_psram_top/n253_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [45])
);
defparam \u_psram_top/rd_data_d_45_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_44_s0  (
	.D(\u_psram_top/n254_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [44])
);
defparam \u_psram_top/rd_data_d_44_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_43_s0  (
	.D(\u_psram_top/n255_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [43])
);
defparam \u_psram_top/rd_data_d_43_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_42_s0  (
	.D(\u_psram_top/n256_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [42])
);
defparam \u_psram_top/rd_data_d_42_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_41_s0  (
	.D(\u_psram_top/n257_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [41])
);
defparam \u_psram_top/rd_data_d_41_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_40_s0  (
	.D(\u_psram_top/n258_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [40])
);
defparam \u_psram_top/rd_data_d_40_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_39_s0  (
	.D(\u_psram_top/n259_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [39])
);
defparam \u_psram_top/rd_data_d_39_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_38_s0  (
	.D(\u_psram_top/n260_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [38])
);
defparam \u_psram_top/rd_data_d_38_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_37_s0  (
	.D(\u_psram_top/n261_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [37])
);
defparam \u_psram_top/rd_data_d_37_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_36_s0  (
	.D(\u_psram_top/n262_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [36])
);
defparam \u_psram_top/rd_data_d_36_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_35_s0  (
	.D(\u_psram_top/n263_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [35])
);
defparam \u_psram_top/rd_data_d_35_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_34_s0  (
	.D(\u_psram_top/n264_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [34])
);
defparam \u_psram_top/rd_data_d_34_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_33_s0  (
	.D(\u_psram_top/n265_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [33])
);
defparam \u_psram_top/rd_data_d_33_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_32_s0  (
	.D(\u_psram_top/n266_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [32])
);
defparam \u_psram_top/rd_data_d_32_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_31_s0  (
	.D(\u_psram_top/n267_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [31])
);
defparam \u_psram_top/rd_data_d_31_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_30_s0  (
	.D(\u_psram_top/n268_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [30])
);
defparam \u_psram_top/rd_data_d_30_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_29_s0  (
	.D(\u_psram_top/n269_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [29])
);
defparam \u_psram_top/rd_data_d_29_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_28_s0  (
	.D(\u_psram_top/n270_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [28])
);
defparam \u_psram_top/rd_data_d_28_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_27_s0  (
	.D(\u_psram_top/n271_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [27])
);
defparam \u_psram_top/rd_data_d_27_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_26_s0  (
	.D(\u_psram_top/n272_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [26])
);
defparam \u_psram_top/rd_data_d_26_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_25_s0  (
	.D(\u_psram_top/n273_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [25])
);
defparam \u_psram_top/rd_data_d_25_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_24_s0  (
	.D(\u_psram_top/n274_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [24])
);
defparam \u_psram_top/rd_data_d_24_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_23_s0  (
	.D(\u_psram_top/n275_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [23])
);
defparam \u_psram_top/rd_data_d_23_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_22_s0  (
	.D(\u_psram_top/n276_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [22])
);
defparam \u_psram_top/rd_data_d_22_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_21_s0  (
	.D(\u_psram_top/n277_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [21])
);
defparam \u_psram_top/rd_data_d_21_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_20_s0  (
	.D(\u_psram_top/n278_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [20])
);
defparam \u_psram_top/rd_data_d_20_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_19_s0  (
	.D(\u_psram_top/n279_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [19])
);
defparam \u_psram_top/rd_data_d_19_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_18_s0  (
	.D(\u_psram_top/n280_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [18])
);
defparam \u_psram_top/rd_data_d_18_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_17_s0  (
	.D(\u_psram_top/n281_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [17])
);
defparam \u_psram_top/rd_data_d_17_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_16_s0  (
	.D(\u_psram_top/n282_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [16])
);
defparam \u_psram_top/rd_data_d_16_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_15_s0  (
	.D(\u_psram_top/n283_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [15])
);
defparam \u_psram_top/rd_data_d_15_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_14_s0  (
	.D(\u_psram_top/n284_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [14])
);
defparam \u_psram_top/rd_data_d_14_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_13_s0  (
	.D(\u_psram_top/n285_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [13])
);
defparam \u_psram_top/rd_data_d_13_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_12_s0  (
	.D(\u_psram_top/n286_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [12])
);
defparam \u_psram_top/rd_data_d_12_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_11_s0  (
	.D(\u_psram_top/n287_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [11])
);
defparam \u_psram_top/rd_data_d_11_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_10_s0  (
	.D(\u_psram_top/n288_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [10])
);
defparam \u_psram_top/rd_data_d_10_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_9_s0  (
	.D(\u_psram_top/n289_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [9])
);
defparam \u_psram_top/rd_data_d_9_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_8_s0  (
	.D(\u_psram_top/n290_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [8])
);
defparam \u_psram_top/rd_data_d_8_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_7_s0  (
	.D(\u_psram_top/n291_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [7])
);
defparam \u_psram_top/rd_data_d_7_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_6_s0  (
	.D(\u_psram_top/n292_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [6])
);
defparam \u_psram_top/rd_data_d_6_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_5_s0  (
	.D(\u_psram_top/n293_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [5])
);
defparam \u_psram_top/rd_data_d_5_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_4_s0  (
	.D(\u_psram_top/n294_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [4])
);
defparam \u_psram_top/rd_data_d_4_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_3_s0  (
	.D(\u_psram_top/n295_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [3])
);
defparam \u_psram_top/rd_data_d_3_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_2_s0  (
	.D(\u_psram_top/n296_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [2])
);
defparam \u_psram_top/rd_data_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_1_s0  (
	.D(\u_psram_top/n297_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [1])
);
defparam \u_psram_top/rd_data_d_1_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_d_0_s0  (
	.D(\u_psram_top/n298_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_d [0])
);
defparam \u_psram_top/rd_data_d_0_s0 .INIT=1'b0;
DFFC \u_psram_top/rd_data_valid_d_s0  (
	.D(\u_psram_top/rd_data_valid_d0 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_valid_d )
);
defparam \u_psram_top/rd_data_valid_d_s0 .INIT=1'b0;
DLL \u_psram_top/u_dll  (
	.CLKIN(\u_psram_top/clk_x2 ),
	.STOP(\u_psram_top/n804_6 ),
	.RESET(\u_psram_top/dll_rsti ),
	.UPDNCNTL(\u_psram_top/uddcntln ),
	.LOCK(\u_psram_top/dll_lock ),
	.STEP({\u_psram_top/STEP [7:0]})
);
defparam \u_psram_top/u_dll .DIV_SEL=1'b1;
defparam \u_psram_top/u_dll .CODESCAL="101";
defparam \u_psram_top/u_dll .SCAL_EN="false";
defparam \u_psram_top/u_dll .DLL_FORCE=0;
DHCEN \u_psram_top/u_dqce_clk_x2p  (
	.CLKIN(memory_clk_p),
	.CE(\u_psram_top/stop ),
	.CLKOUT(\u_psram_top/clk_x2p )
);
DHCEN \u_psram_top/u_dqce_clk_x2  (
	.CLKIN(memory_clk),
	.CE(\u_psram_top/stop ),
	.CLKOUT(\u_psram_top/clk_x2 )
);
CLKDIV \u_psram_top/clkdiv  (
	.HCLKIN(\u_psram_top/clk_x2 ),
	.RESETN(\u_psram_top/n492_5 ),
	.CALIB(GND),
	.CLKOUT(clk_out)
);
defparam \u_psram_top/clkdiv .GSREN="false";
defparam \u_psram_top/clkdiv .DIV_MODE="2";
INV \u_psram_top/n797_s2  (
	.I(rst_n),
	.O(\u_psram_top/n797_6 )
);
LUT1 \u_psram_top/n804_s2  (
	.I0(pll_lock),
	.F(\u_psram_top/n804_6 )
);
defparam \u_psram_top/n804_s2 .INIT=2'h1;
LUT2 \u_psram_top/u_psram_wd/rd_data_valid_d0_s  (
	.I0(\u_psram_top/rd_data_valid_d1 [0]),
	.I1(\u_psram_top/rd_data_valid_d1_0 [1]),
	.F(\u_psram_top/rd_data_valid_d0 )
);
defparam \u_psram_top/u_psram_wd/rd_data_valid_d0_s .INIT=4'hE;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[0].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [0]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [0]),
	.DF(\u_psram_top/u_psram_wd/DF_d [0])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[0].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[1].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [1]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [1]),
	.DF(\u_psram_top/u_psram_wd/DF_d [1])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[1].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[2].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [2]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [2]),
	.DF(\u_psram_top/u_psram_wd/DF_d [2])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[2].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[3].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [3]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [3]),
	.DF(\u_psram_top/u_psram_wd/DF_d [3])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[3].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[4].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [4]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [4]),
	.DF(\u_psram_top/u_psram_wd/DF_d [4])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[4].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[5].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [5]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [5]),
	.DF(\u_psram_top/u_psram_wd/DF_d [5])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[5].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[6].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [6]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [6]),
	.DF(\u_psram_top/u_psram_wd/DF_d [6])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[6].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[7].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [7]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [0]),
	.VALUE(\u_psram_top/VALUE_Z [0]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [7]),
	.DF(\u_psram_top/u_psram_wd/DF_d [7])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[7].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[0].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [8]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [1]),
	.VALUE(\u_psram_top/VALUE_Z [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [8]),
	.DF(\u_psram_top/u_psram_wd/DF_d [8])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[0].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[1].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [9]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [1]),
	.VALUE(\u_psram_top/VALUE_Z [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [9]),
	.DF(\u_psram_top/u_psram_wd/DF_d [9])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[1].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[2].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [10]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [1]),
	.VALUE(\u_psram_top/VALUE_Z [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [10]),
	.DF(\u_psram_top/u_psram_wd/DF_d [10])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[2].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[3].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [11]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [1]),
	.VALUE(\u_psram_top/VALUE_Z [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [11]),
	.DF(\u_psram_top/u_psram_wd/DF_d [11])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[3].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[4].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [12]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [1]),
	.VALUE(\u_psram_top/VALUE_Z [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [12]),
	.DF(\u_psram_top/u_psram_wd/DF_d [12])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[4].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[5].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [13]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [1]),
	.VALUE(\u_psram_top/VALUE_Z [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [13]),
	.DF(\u_psram_top/u_psram_wd/DF_d [13])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[5].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[6].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [14]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [1]),
	.VALUE(\u_psram_top/VALUE_Z [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [14]),
	.DF(\u_psram_top/u_psram_wd/DF_d [14])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[6].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[7].iodelay  (
	.DI(\u_psram_top/u_psram_wd/in_dq [15]),
	.SETN(GND),
	.SDTAP(\u_psram_top/SDTAP_Z [1]),
	.VALUE(\u_psram_top/VALUE_Z [1]),
	.DO(\u_psram_top/u_psram_wd/in_dq_p [15]),
	.DF(\u_psram_top/u_psram_wd/DF_d [15])
);
defparam \u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[7].iodelay .C_STATIC_DLY=0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_s0  (
	.I0(\u_psram_top/cmd_calib ),
	.I1(cmd),
	.I2(init_calib),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_s0 .INIT=16'h3500;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [0]),
	.I2(\u_psram_top/u_psram_wd/n297_7 ),
	.F(\u_psram_top/u_psram_wd/wr_data_ctrl )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0 .INIT=8'hEF;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2030_s0  (
	.I0(\u_psram_top/cmd_en_calib ),
	.I1(cmd_en),
	.I2(init_calib),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2030_s0 .INIT=8'hCA;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n880_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n880_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n880_s0 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n904_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [6]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [6]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n904_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n904_s0 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1322_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1322_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1322_s0 .INIT=4'h4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1331_s0  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [13]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_r [14]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1331_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1331_s0 .INIT=8'hCA;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [29]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_29_5 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [29])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [27]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_27_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_27_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [27])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [24]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_24_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_24_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [24])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_23_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [23]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_27_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_27_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [23])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_23_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [16]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_16_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [16])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [13]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_13_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [12]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_12_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [12])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [9]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_9_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [9])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [8]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_8_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [8])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [5]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_5_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [2]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_2_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_24_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [1]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_1_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_1_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n918_s1  (
	.I0(\u_psram_top/u_psram_wd/reg_wren [0]),
	.I1(\u_psram_top/u_psram_wd/reg_wren [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [2]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n918_6 ),
	.F(\u_psram_top/u_psram_wd/n918_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n918_s1 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_s1  (
	.I0(\u_psram_top/u_psram_wd/reg_wren [0]),
	.I1(\u_psram_top/u_psram_wd/reg_wren [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [2]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg ),
	.F(\u_psram_top/u_psram_wd/n919_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n919_s1 .INIT=16'h0001;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1420_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1420_6 ),
	.I1(\u_psram_top/u_psram_wd/n1421_5 ),
	.F(\u_psram_top/u_psram_wd/n1420_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1420_s1 .INIT=4'h4;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [2]),
	.I1(\u_psram_top/u_psram_wd/reg_wren [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_6 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/n1421_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_s1 .INIT=16'h0F11;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1542_s1  (
	.I0(\u_psram_top/u_psram_wd/reg_wren [0]),
	.I1(\u_psram_top/out_dq_Z [62]),
	.I2(\u_psram_top/u_psram_wd/n789_4 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1542_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1542_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1542_s1 .INIT=16'h1000;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [30]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s3 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [39]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [7]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s3 .INIT=4'hE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s5  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [4]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_11 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_12 ),
	.I3(\u_psram_top/u_psram_wd/wr_data_ctrl ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s5 .INIT=16'hFF80;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s3  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [45]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_r [46]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1331_3 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s3 .INIT=16'hFCFA;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_s2 .INIT=8'h78;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_s2 .INIT=16'h7F80;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1302_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1302_8 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1302_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1302_s2 .INIT=16'h35C0;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n142_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n142_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n142_s2 .INIT=4'h6;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_0_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [0]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_0_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_0_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [4]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_4_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_17_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [17]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_17_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_17_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_21_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [21]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_21_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [21])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_21_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_20_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [20]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_20_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [20])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_20_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_25_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [25]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_25_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [25])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_25_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_28_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [28]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_28_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [28])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_28_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [3]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_3_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_7_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [7]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_3_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_7_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_6_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [6]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_6_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_6_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_11_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [11]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_3_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [11])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_11_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_10_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [10]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_10_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_10_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_15_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [15]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_3_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_15_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_14_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [14]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_3_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [14])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_14_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_19_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [19]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_3_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [19])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_19_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_18_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [18]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_3_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [18])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_18_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_22_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [22]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_3_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [22])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_22_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_26_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [26]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_3_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [26])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_26_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_31_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [31]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_31_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [31])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_31_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_30_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [30]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_3_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [30])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_30_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2  (
	.I0(init_calib),
	.I1(\u_psram_top/cmd_en_calib ),
	.I2(\u_psram_top/cmd_calib ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_8 ),
	.F(\u_psram_top/u_psram_wd/n297_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2 .INIT=16'h00BF;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_s1  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w [1]),
	.F(\u_psram_top/u_psram_wd/n789_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_s1 .INIT=4'h1;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I1(\u_psram_top/u_psram_wd/wr_data_d_0_5 ),
	.I2(\u_psram_top/u_psram_wd/n217_3 ),
	.F(\u_psram_top/u_psram_wd/wr_dq_29_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s1 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_29_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s2 .INIT=8'hD0;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1]),
	.I1(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_29_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s3 .INIT=4'h1;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_27_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s1 .INIT=8'hD0;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s2  (
	.I0(\u_psram_top/u_psram_wd/reg_wren [1]),
	.I1(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_27_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s2 .INIT=4'h1;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6 [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_24_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s1 .INIT=8'hD0;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s2  (
	.I0(\u_psram_top/config_done_Z ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [2]),
	.F(\u_psram_top/u_psram_wd/wr_dq_24_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s2 .INIT=4'h1;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4 [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_16_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s1 .INIT=8'hD0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_13_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s1 .INIT=8'hD0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_12_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s1 .INIT=8'hD0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_9_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s1 .INIT=8'hD0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_8_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s1 .INIT=8'hD0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_5_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s1 .INIT=8'hD0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_2_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s1 .INIT=8'hD0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I2(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/wr_dq_1_4 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s1 .INIT=8'hD0;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s2  (
	.I0(\u_psram_top/config_done_Z ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [1]),
	.F(\u_psram_top/u_psram_wd/wr_dq_1_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s2 .INIT=4'h1;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n918_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n918_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n918_s2 .INIT=4'h1;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1420_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [3]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1420_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1420_s2 .INIT=16'h0E00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_w [2]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_r [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1421_s2 .INIT=16'hF0EE;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1542_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [41]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [41]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1542_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1542_s2 .INIT=4'h1;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s6  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_11 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s6 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s7  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_12 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s7 .INIT=4'h8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1302_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1302_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1302_s3 .INIT=8'h80;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_0_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [0]),
	.F(\u_psram_top/u_psram_wd/wr_dq_0_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_0_s2 .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [0]),
	.F(\u_psram_top/u_psram_wd/wr_dq_4_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s2 .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_17_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4 [1]),
	.F(\u_psram_top/u_psram_wd/wr_dq_17_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_17_s2 .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_21_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [1]),
	.F(\u_psram_top/u_psram_wd/wr_dq_21_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_21_s2 .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_20_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [0]),
	.F(\u_psram_top/u_psram_wd/wr_dq_20_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_20_s2 .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_25_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6 [1]),
	.F(\u_psram_top/u_psram_wd/wr_dq_25_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_25_s2 .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_28_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [0]),
	.F(\u_psram_top/u_psram_wd/wr_dq_28_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_28_s2 .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3]),
	.F(\u_psram_top/u_psram_wd/wr_dq_3_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_s2 .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_6_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [2]),
	.F(\u_psram_top/u_psram_wd/wr_dq_6_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_6_s2 .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_10_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [2]),
	.F(\u_psram_top/u_psram_wd/wr_dq_10_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_10_s2 .INIT=4'h4;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_31_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [3]),
	.F(\u_psram_top/u_psram_wd/wr_dq_31_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_31_s2 .INIT=4'h4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s3  (
	.I0(init_calib),
	.I1(cmd),
	.I2(cmd_en),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s3 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s5  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s5 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s4  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [43]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [43]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [6]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [6]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s4 .INIT=16'hFFFE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_11 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_s3 .INIT=16'h7F80;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1  (
	.I0(\u_psram_top/u_psram_wd/reg_wren [0]),
	.I1(\u_psram_top/out_dq_Z [62]),
	.I2(\u_psram_top/u_psram_wd/n789_4 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1542_6 ),
	.F(\u_psram_top/u_psram_wd/clk_d0 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1 .INIT=16'hEFFF;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s5  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [0]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [41]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [41]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_12 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s5 .INIT=16'hFFFE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s4  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [40]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [40]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [0]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s4 .INIT=16'hFFFE;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_s3 .INIT=16'h7F80;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n141_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n141_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n141_s3 .INIT=8'h6A;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_3_s8  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1 [3]),
	.I1(\u_psram_top/u_psram_wd/wr_data_d_0_5 ),
	.I2(\u_psram_top/u_psram_wd/n217_3 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_3_15 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_3_s8 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_2_s8  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1 [2]),
	.I1(\u_psram_top/u_psram_wd/wr_data_d_0_5 ),
	.I2(\u_psram_top/u_psram_wd/n217_3 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_2_15 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_2_s8 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1_s8  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1 [1]),
	.I1(\u_psram_top/u_psram_wd/wr_data_d_0_5 ),
	.I2(\u_psram_top/u_psram_wd/n217_3 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1_15 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1_s8 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_s9  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1 [0]),
	.I1(\u_psram_top/u_psram_wd/wr_data_d_0_5 ),
	.I2(\u_psram_top/u_psram_wd/n217_3 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_16 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_s9 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s1  (
	.I0(init_calib),
	.I1(\u_psram_top/cmd_en_calib ),
	.I2(\u_psram_top/cmd_calib ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_8 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s1 .INIT=16'hFF40;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_0 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n764_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_0 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n764_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n764_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n767_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_0 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n767_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n767_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n768_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_0 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n768_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n768_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n771_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n771_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n771_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n772_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n772_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n772_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n775_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n775_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n775_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n776_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n776_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n776_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n779_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n779_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n779_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n780_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n780_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n780_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n783_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n783_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n783_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n784_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n784_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n784_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n787_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n787_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n787_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n788_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n788_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n788_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_0 [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_s2 .INIT=8'hE0;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n792_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_0 [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n792_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n792_s2 .INIT=8'hE0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_0 [3]),
	.I3(\u_psram_top/u_psram_wd/n785_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_s2 .INIT=16'hFFE0;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_4_s7  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/n297_7 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_4_16 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_4_s7 .INIT=4'hB;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_s4  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_top/calib_Z [0]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_s4 .INIT=8'h78;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s6  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ),
	.I2(\u_psram_top/calib_Z [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s6 .INIT=8'hF4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_s4  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I2(\u_psram_top/calib_Z [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_s4 .INIT=8'h1C;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_42_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [41]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [42])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_42_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_41_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [40]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [41])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_41_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_40_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [39]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [40])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_40_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_39_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [38]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [39])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_39_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_38_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [37]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [38])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_38_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_37_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [36]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [37])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_37_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_36_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [35]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [36])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_36_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_35_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [34]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [35])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_35_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_34_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [33]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [34])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_34_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_33_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [32]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [33])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_33_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_32_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [31]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [32])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_32_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_31_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [30]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [31])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_31_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_30_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [29]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [30])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_30_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_29_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [28]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [29])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_29_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_28_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [27]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [28])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_28_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_27_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [26]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [27])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_27_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_26_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [25]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [26])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_26_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_25_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [24]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [25])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_25_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_24_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [23]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [24])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_24_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_23_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [22]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [23])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_23_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_22_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [21]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [22])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_22_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_21_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [20]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [21])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_21_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_20_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [19]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [20])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_20_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_19_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [18]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [19])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_19_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_18_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [17]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [18])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_18_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_17_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [16]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_17_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_16_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [15]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [16])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_16_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_15_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [14]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_15_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_14_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [13]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [14])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_14_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_13_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [12]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_13_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_12_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [11]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [12])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_12_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_11_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [10]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [11])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_11_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_10_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [9]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_10_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_9_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [8]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [9])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_9_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_8_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [7]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [8])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_8_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_7_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [6]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_7_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_6_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [5]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_6_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_5_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [4]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_5_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_4_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [3]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_4_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_3_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_2_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_w [1]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [0]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_w [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_46_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r [45]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r [46])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_46_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_45_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [44]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r [45])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_45_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_44_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [43]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [44])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_44_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_43_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [42]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [43])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_43_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_42_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [41]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [42])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_42_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_41_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [40]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [41])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_41_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_40_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [39]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [40])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_40_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_39_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [38]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [39])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_39_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_38_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [37]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [38])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_38_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_37_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [36]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [37])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_37_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_36_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [35]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [36])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_36_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_35_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [34]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [35])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_35_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_34_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [33]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [34])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_34_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_33_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [32]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [33])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_33_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_32_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [31]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [32])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_32_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_31_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [30]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [31])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_31_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_30_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [29]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [30])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_30_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_29_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [28]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [29])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_29_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_28_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [27]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [28])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_28_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_27_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [26]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [27])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_27_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_26_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [25]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [26])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_26_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_25_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [24]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [25])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_25_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_24_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [23]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [24])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_24_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_23_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [22]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [23])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_23_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_22_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [21]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [22])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_22_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_21_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [20]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [21])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_21_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_20_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [19]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [20])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_20_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_19_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [18]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [19])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_19_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_18_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [17]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [18])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_18_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_17_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [16]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_17_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_16_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [15]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [16])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_16_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_15_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r [14]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_15_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_14_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r [13]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r [14])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_14_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_13_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [12]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_13_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_12_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [11]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [12])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_12_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_11_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [10]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [11])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_11_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_10_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [9]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_10_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_9_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [8]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [9])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_9_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_8_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [7]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [8])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_8_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_7_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [6]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_7_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_6_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [5]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_6_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [4]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_4_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [3]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_4_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_3_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_2_s0  (
	.D(\u_psram_top/u_psram_wd/shift_burst128_r [1]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [0]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/shift_burst128_r [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_60_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [60])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_60_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0  (
	.D(\u_psram_top/addr_d [20]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [49])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0  (
	.D(\u_psram_top/addr_d [19]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [48])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_47_s0  (
	.D(\u_psram_top/addr_d [18]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [47])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_47_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_46_s0  (
	.D(\u_psram_top/addr_d [17]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [46])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_46_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0  (
	.D(\u_psram_top/addr_d [16]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [45])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_44_s0  (
	.D(\u_psram_top/addr_d [15]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [44])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_44_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_43_s0  (
	.D(\u_psram_top/addr_d [14]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [43])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_43_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_42_s0  (
	.D(\u_psram_top/addr_d [13]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [42])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_42_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_41_s0  (
	.D(\u_psram_top/addr_d [12]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [41])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_41_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0  (
	.D(\u_psram_top/addr_d [11]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [40])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_39_s0  (
	.D(\u_psram_top/addr_d [10]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [39])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_39_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_38_s0  (
	.D(\u_psram_top/addr_d [9]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [38])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_38_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_37_s0  (
	.D(\u_psram_top/addr_d [8]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [37])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_37_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_36_s0  (
	.D(\u_psram_top/addr_d [7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [36])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_36_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_35_s0  (
	.D(\u_psram_top/addr_d [6]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [35])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_35_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_34_s0  (
	.D(\u_psram_top/addr_d [5]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [34])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_34_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_33_s0  (
	.D(\u_psram_top/addr_d [4]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [33])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_33_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_32_s0  (
	.D(\u_psram_top/addr_d [3]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [32])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_32_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_18_s0  (
	.D(\u_psram_top/addr_d [2]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [18])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_18_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0  (
	.D(\u_psram_top/addr_d [1]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_16_s0  (
	.D(\u_psram_top/addr_d [0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [16])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_16_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren_1_s0  (
	.D(\u_psram_top/u_psram_wd/reg_wren [0]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/reg_wren [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren_0_s0  (
	.D(\u_psram_top/out_dq_Z [62]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/reg_wren [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_3_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [63]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_0 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [60]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q15 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [47]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [39]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_0 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [46]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [38]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q14_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [45]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [37]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [44]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [36]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [43]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [35]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [42]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [34]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [49]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q9 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [41]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [33]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_0 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [48]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q8 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [40]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [32]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_0 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [18]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [17]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [16]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_3_s0  (
	.D(\u_psram_top/u_psram_wd/q15 [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q0_d [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0 [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q0_d [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1 [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q1_d [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2 [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/q2_d [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_3_s0  (
	.D(\u_psram_top/u_psram_wd/n790_5 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_2_s0  (
	.D(\u_psram_top/u_psram_wd/n762_3 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n763_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n764_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_2_s0  (
	.D(\u_psram_top/u_psram_wd/n766_3 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n767_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n768_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_2_s0  (
	.D(\u_psram_top/u_psram_wd/n770_3 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n771_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n772_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n775_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n776_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n779_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n780_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_3_s0  (
	.D(\u_psram_top/u_psram_wd/n785_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n783_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n784_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n787_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n788_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_3_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_0_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n792_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_3_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_2_s0  (
	.D(\u_psram_top/u_psram_wd/reg_wren [1]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7_1_s0  (
	.D(\u_psram_top/out_dq_Z [15]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6_0_s0  (
	.D(\u_psram_top/out_dq_Z [16]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_2_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6 [0]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/qi0_d [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_1_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7 [1]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/qi0_d [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_2_s0  (
	.D(\u_psram_top/u_psram_wd/n1215_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_1_s0  (
	.D(\u_psram_top/u_psram_wd/n1190_5 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di1_1_s0  (
	.D(\u_psram_top/u_psram_wd/n1199_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di1 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di1_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/readd_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1322_3 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/readd_Z [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/readd_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats_s0  (
	.D(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_43_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [42]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [43])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_43_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [0]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0 [7]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/rd_data_ctrl_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_2_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n141_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_1_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n142_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n143_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_3_s1  (
	.D(\u_psram_top/u_psram_wd/n169_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_4_16 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/rd_ptr [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_2_s1  (
	.D(\u_psram_top/u_psram_wd/n170_10 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_4_16 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/rd_ptr [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_s1  (
	.D(\u_psram_top/u_psram_wd/n297_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA [63])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n880_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n880_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n904_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1302_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_3_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1303_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_2_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1331_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_6 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_valid_d1 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s1 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0_s2  (
	.D(VCC),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/wr_data_d_0_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0_s2 .INIT=1'b0;
DFF \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n217_s0  (
	.D(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.CLK(clk_out),
	.Q(\u_psram_top/u_psram_wd/n217_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n217_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_4_s6  (
	.D(\u_psram_top/u_psram_wd/n168_13 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/rd_ptr [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_4_s6 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_1_s5  (
	.D(\u_psram_top/u_psram_wd/n171_10 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/rd_ptr [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_1_s5 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_0_s5  (
	.D(\u_psram_top/u_psram_wd/n172_10 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/rd_ptr [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_0_s5 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_1_s3  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_10 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_1_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_0_s3  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_10 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_0_s3 .INIT=1'b0;
SDPX9B \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s  (
	.CLKA(clk_out),
	.CEA(\u_psram_top/u_psram_wd/wr_data_ctrl ),
	.RESETA(GND),
	.CLKB(clk_out),
	.CEB(VCC),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({\u_psram_top/data_mask_d [6], \u_psram_top/data_mask_d [4], \u_psram_top/data_mask_d [2], \u_psram_top/data_mask_d [0], \u_psram_top/wr_data_d [55], \u_psram_top/wr_data_d [39], \u_psram_top/wr_data_d [23], \u_psram_top/wr_data_d [7], \u_psram_top/wr_data_d [54], \u_psram_top/wr_data_d [38], \u_psram_top/wr_data_d [22], \u_psram_top/wr_data_d [6], \u_psram_top/wr_data_d [53], \u_psram_top/wr_data_d [37], \u_psram_top/wr_data_d [21], \u_psram_top/wr_data_d [5], \u_psram_top/wr_data_d [52], \u_psram_top/wr_data_d [36], \u_psram_top/wr_data_d [20], \u_psram_top/wr_data_d [4], \u_psram_top/wr_data_d [51], \u_psram_top/wr_data_d [35], \u_psram_top/wr_data_d [19], \u_psram_top/wr_data_d [3], \u_psram_top/wr_data_d [50], \u_psram_top/wr_data_d [34], \u_psram_top/wr_data_d [18], \u_psram_top/wr_data_d [2], \u_psram_top/wr_data_d [49], \u_psram_top/wr_data_d [33], \u_psram_top/wr_data_d [17], \u_psram_top/wr_data_d [1], \u_psram_top/wr_data_d [48], \u_psram_top/wr_data_d [32], \u_psram_top/wr_data_d [16], \u_psram_top/wr_data_d [0]}),
	.ADA({GND, GND, GND, GND, \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [4:0], GND, VCC, VCC, VCC, VCC}),
	.ADB({GND, GND, GND, GND, \u_psram_top/u_psram_wd/rd_ptr [4:0], GND, GND, GND, GND, GND}),
	.DO({\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1 [3:0], \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8 [31:0]})
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s .READ_MODE=1'b0;
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s .BIT_WIDTH_0=36;
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s .BIT_WIDTH_1=36;
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s .RESET_MODE="SYNC";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s .BLK_SEL_0=3'b000;
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s .BLK_SEL_1=3'b000;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_3_15 ),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_2_15 ),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1_15 ),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_16 ),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n863_6 ),
	.TX1(\u_psram_top/u_psram_wd/n863_6 ),
	.Q0(\u_psram_top/u_psram_wd/out_rwds [0]),
	.Q1(\u_psram_top/u_psram_wd/rwds_ts_Z [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4  (
	.D0(\u_psram_top/u_psram_wd/n918_4 ),
	.D1(\u_psram_top/u_psram_wd/n919_4 ),
	.D2(\u_psram_top/u_psram_wd/n919_4 ),
	.D3(\u_psram_top/u_psram_wd/n919_4 ),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top/u_psram_wd/wr_cs [0]),
	.Q1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4_1_Q1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [3]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [2]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [1]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [0]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1420_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1421_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [0]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [7]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [6]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [5]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [4]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1420_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1421_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [1]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [11]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [10]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [9]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [8]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1420_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1421_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [2]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [15]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [14]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [13]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [12]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1420_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1421_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [3]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [19]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [18]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [17]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [16]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1420_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1421_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [4]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [23]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [22]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [21]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [20]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1420_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1421_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [5]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [27]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [26]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [25]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [24]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1420_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1421_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [6]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [31]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [30]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [29]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [28]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1420_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1421_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq [7]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .TXCLK_POL=1'b0;
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [0]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rdbk_data_d0 [24]),
	.Q1(\u_psram_top/rdbk_data_d0 [16]),
	.Q2(\u_psram_top/rdbk_data_d0 [8]),
	.Q3(\u_psram_top/rdbk_data_d0 [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [1]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rdbk_data_d0 [25]),
	.Q1(\u_psram_top/rdbk_data_d0 [17]),
	.Q2(\u_psram_top/rdbk_data_d0 [9]),
	.Q3(\u_psram_top/rdbk_data_d0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [2]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rdbk_data_d0 [26]),
	.Q1(\u_psram_top/rdbk_data_d0 [18]),
	.Q2(\u_psram_top/rdbk_data_d0 [10]),
	.Q3(\u_psram_top/rdbk_data_d0 [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [3]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rdbk_data_d0 [27]),
	.Q1(\u_psram_top/rdbk_data_d0 [19]),
	.Q2(\u_psram_top/rdbk_data_d0 [11]),
	.Q3(\u_psram_top/rdbk_data_d0 [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [4]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rdbk_data_d0 [28]),
	.Q1(\u_psram_top/rdbk_data_d0 [20]),
	.Q2(\u_psram_top/rdbk_data_d0 [12]),
	.Q3(\u_psram_top/rdbk_data_d0 [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [5]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rdbk_data_d0 [29]),
	.Q1(\u_psram_top/rdbk_data_d0 [21]),
	.Q2(\u_psram_top/rdbk_data_d0 [13]),
	.Q3(\u_psram_top/rdbk_data_d0 [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [6]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rdbk_data_d0 [30]),
	.Q1(\u_psram_top/rdbk_data_d0 [22]),
	.Q2(\u_psram_top/rdbk_data_d0 [14]),
	.Q3(\u_psram_top/rdbk_data_d0 [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [7]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [0]),
	.Q0(\u_psram_top/rdbk_data_d0 [31]),
	.Q1(\u_psram_top/rdbk_data_d0 [23]),
	.Q2(\u_psram_top/rdbk_data_d0 [15]),
	.Q3(\u_psram_top/rdbk_data_d0 [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4 .LSREN="true";
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1542_5 ),
	.D1(GND),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1542_5 ),
	.D3(GND),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top/u_psram_wd/clk_out [0]),
	.Q1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen_1_Q1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen  (
	.D0(\u_psram_top/u_psram_wd/clk_d0 ),
	.D1(VCC),
	.D2(\u_psram_top/u_psram_wd/clk_d0 ),
	.D3(VCC),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top/u_psram_wd/clkn_out [0]),
	.Q1(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen_1_Q1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen .TXCLK_POL=1'b0;
LUT1 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n863_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_datats ),
	.F(\u_psram_top/u_psram_wd/n863_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n863_s2 .INIT=2'h1;
LUT1 \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n143_s4  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n143_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n143_s4 .INIT=2'h1;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n762_s0  (
	.I0(\u_psram_top/u_psram_wd/q0_d [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n762_6 ),
	.I2(\u_psram_top/u_psram_wd/n789_4 ),
	.I3(\u_psram_top/u_psram_wd/q8 [2]),
	.F(\u_psram_top/u_psram_wd/n762_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n762_s0 .INIT=16'h8F88;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n766_s0  (
	.I0(\u_psram_top/u_psram_wd/q1_d [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n762_6 ),
	.I2(\u_psram_top/u_psram_wd/n789_4 ),
	.I3(\u_psram_top/u_psram_wd/q9 [2]),
	.F(\u_psram_top/u_psram_wd/n766_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n766_s0 .INIT=16'h8F88;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n770_s0  (
	.I0(\u_psram_top/u_psram_wd/q2_d [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n762_6 ),
	.I2(\u_psram_top/u_psram_wd/n789_4 ),
	.I3(\u_psram_top/u_psram_wd/q15 [2]),
	.F(\u_psram_top/u_psram_wd/n770_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n770_s0 .INIT=16'h8F88;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1322_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1322_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1322_s0 .INIT=4'h4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1331_s0  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [14]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_r [13]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1331_3 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1331_s0 .INIT=8'hAC;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_29_s0  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [29]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_29_5 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [29])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_29_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_27_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [27]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_27_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_27_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [27])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_27_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_24_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [24]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_24_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_24_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [24])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_24_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_23_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [23]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_27_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_27_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [23])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_23_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_16_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [16]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_16_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [16])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_16_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_13_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [13]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_13_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_13_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_12_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [12]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_12_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [12])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_12_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_9_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [9]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_9_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [9])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_9_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_8_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [8]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_8_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [8])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_8_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_5_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [5]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_5_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_29_6 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [5])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_5_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_2_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [2]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_2_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_24_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_2_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_1_s0  (
	.I0(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [1]),
	.I2(\u_psram_top/u_psram_wd/wr_dq_1_4 ),
	.I3(\u_psram_top/u_psram_wd/wr_dq_1_5 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_1_s0 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s5  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [4]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_11 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_12 ),
	.I3(\u_psram_top/u_psram_wd/wr_data_ctrl ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s5 .INIT=16'hFF80;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d_s3  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [46]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_r [45]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1331_3 ),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d_s3 .INIT=16'hFAFC;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1190_s1  (
	.I0(\u_psram_top/u_psram_wd/reg_wren [1]),
	.I1(\u_psram_top/u_psram_wd/qi0_d [1]),
	.I2(\u_psram_top/u_psram_wd/reg_wren [0]),
	.F(\u_psram_top/u_psram_wd/n1190_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1190_s1 .INIT=8'hF8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n785_s1  (
	.I0(\u_psram_top/u_psram_wd/q0_d [3]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n762_6 ),
	.F(\u_psram_top/u_psram_wd/n785_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n785_s1 .INIT=4'h8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1304_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [2]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1304_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1304_s2 .INIT=8'h78;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1303_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [2]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1303_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1303_s2 .INIT=16'h7F80;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1302_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_11 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1302_8 ),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [0]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1302_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1302_s2 .INIT=16'h35C0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n169_s2  (
	.I0(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n170_8 ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [3]),
	.I3(\u_psram_top/u_psram_wd/n297_7 ),
	.F(\u_psram_top/u_psram_wd/n169_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n169_s2 .INIT=16'h7800;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n142_s2  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n142_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n142_s2 .INIT=4'h6;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [0]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_0_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_4_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [4]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_4_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_4_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_17_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [17]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_17_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [17])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_17_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_21_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [21]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_21_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [21])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_21_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_20_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [20]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_20_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [20])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_20_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_25_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [25]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_25_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [25])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_25_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_28_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [28]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_28_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [28])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_28_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_3_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [3]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_3_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_3_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_7_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [7]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_3_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [7])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_7_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_6_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [6]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_6_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [6])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_6_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_11_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [11]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_3_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [11])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_11_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_10_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [10]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_10_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_10_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_15_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [15]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_3_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_15_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_14_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [14]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_3_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [14])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_14_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_19_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [19]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_3_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [19])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_19_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_18_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [18]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_3_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [18])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_18_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_22_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [22]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_3_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [22])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_22_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_26_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [26]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_3_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [26])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_26_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_31_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [31]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_31_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [31])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_31_s1 .INIT=16'hF800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_30_s1  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [30]),
	.I1(\u_psram_top/u_psram_wd/wr_dq_29_4 ),
	.I2(\u_psram_top/u_psram_wd/wr_dq_3_7 ),
	.I3(\u_psram_top/config_done_Z ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [30])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_30_s1 .INIT=16'hF800;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1199_s2  (
	.I0(\u_psram_top/u_psram_wd/reg_wren [0]),
	.I1(\u_psram_top/u_psram_wd/reg_wren [1]),
	.I2(\u_psram_top/u_psram_wd/qi0_d [1]),
	.F(\u_psram_top/u_psram_wd/n1199_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1199_s2 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1215_s2  (
	.I0(\u_psram_top/u_psram_wd/reg_wren [0]),
	.I1(\u_psram_top/u_psram_wd/reg_wren [1]),
	.I2(\u_psram_top/u_psram_wd/qi0_d [2]),
	.F(\u_psram_top/u_psram_wd/n1215_7 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1215_s2 .INIT=8'h40;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s6  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_11 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s6 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s7  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_12 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s7 .INIT=4'h8;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1302_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1302_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1302_s3 .INIT=8'h80;
LUT2 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n170_s3  (
	.I0(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.I1(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n170_8 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n170_s3 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_s5  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [1]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [3]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_11 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_s5 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n139_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_11 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [2]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [3]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [4]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n139_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n139_s3 .INIT=16'h7F80;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n168_s4  (
	.I0(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.I1(\u_psram_top/u_psram_wd/rd_ptr [3]),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.I3(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n168_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n168_s4 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n170_s4  (
	.I0(\u_psram_top/u_psram_wd/rd_ptr [2]),
	.I1(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.I3(\u_psram_top/u_psram_wd/n297_7 ),
	.F(\u_psram_top/u_psram_wd/n170_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n170_s4 .INIT=16'h6A00;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n140_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [0]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [1]),
	.I3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [3]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n140_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n140_s3 .INIT=16'h7F80;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n141_s3  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [2]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [0]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n141_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n141_s3 .INIT=8'h6A;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_3_s8  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_0 [3]),
	.I1(\u_psram_top/u_psram_wd/wr_data_d_0_5 ),
	.I2(\u_psram_top/u_psram_wd/n217_3 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_3_15 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_3_s8 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_2_s8  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_0 [2]),
	.I1(\u_psram_top/u_psram_wd/wr_data_d_0_5 ),
	.I2(\u_psram_top/u_psram_wd/n217_3 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_2_15 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_2_s8 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_1_s8  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_0 [1]),
	.I1(\u_psram_top/u_psram_wd/wr_data_d_0_5 ),
	.I2(\u_psram_top/u_psram_wd/n217_3 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_1_15 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_1_s8 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_0_s8  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_0 [0]),
	.I1(\u_psram_top/u_psram_wd/wr_data_d_0_5 ),
	.I2(\u_psram_top/u_psram_wd/n217_3 ),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_0_15 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_0_s8 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n762_s2  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_w [2]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_r [2]),
	.I2(\u_psram_top/u_psram_wd/shift_burst128_r [1]),
	.I3(\u_psram_top/u_psram_wd/shift_burst128_w [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n762_6 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n762_s2 .INIT=16'h000E;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n790_s1  (
	.I0(\u_psram_top/u_psram_wd/shift_burst128_r [1]),
	.I1(\u_psram_top/u_psram_wd/shift_burst128_w [1]),
	.I2(\u_psram_top/u_psram_wd/q15 [2]),
	.I3(\u_psram_top/u_psram_wd/n785_6 ),
	.F(\u_psram_top/u_psram_wd/n790_5 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n790_s1 .INIT=16'hFFE0;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n168_s6  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n168_10 ),
	.I1(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [4]),
	.I3(\u_psram_top/u_psram_wd/n297_7 ),
	.F(\u_psram_top/u_psram_wd/n168_13 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n168_s6 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n171_s4  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.I2(\u_psram_top/u_psram_wd/rd_ptr [1]),
	.I3(\u_psram_top/u_psram_wd/n297_7 ),
	.F(\u_psram_top/u_psram_wd/n171_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n171_s4 .INIT=16'h7800;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n172_s4  (
	.I0(\u_psram_top/u_psram_wd/rd_data_ctrl_reg ),
	.I1(\u_psram_top/u_psram_wd/rd_ptr [0]),
	.I2(\u_psram_top/u_psram_wd/n297_7 ),
	.F(\u_psram_top/u_psram_wd/n172_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n172_s4 .INIT=8'h60;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1305_s4  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [0]),
	.I1(\u_psram_top/calib_Z [1]),
	.I2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1305_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1305_s4 .INIT=8'h78;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_s6  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [0]),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_11 ),
	.I2(\u_psram_top/calib_Z [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_14 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_s6 .INIT=8'hF4;
LUT3 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1306_s4  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_11 ),
	.I1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [0]),
	.I2(\u_psram_top/calib_Z [1]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1306_10 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1306_s4 .INIT=8'h1C;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/readd_s0  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1322_3 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/readd_Z_0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/readd_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n139_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_3_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n140_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_2_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n141_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n142_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_0_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n143_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1302_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [4])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_3_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1303_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [3])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_2_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1304_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [2])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d_s1  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1331_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d_6 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/rd_data_valid_d1_0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d_s1 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_1_s3  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1305_10 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_1_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_0_s3  (
	.D(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1306_10 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss [0])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_0_s3 .INIT=1'b0;
SDPX9B \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_0_0_s  (
	.CLKA(clk_out),
	.CEA(\u_psram_top/u_psram_wd/wr_data_ctrl ),
	.RESETA(GND),
	.CLKB(clk_out),
	.CEB(VCC),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({\u_psram_top/data_mask_d [7], \u_psram_top/data_mask_d [5], \u_psram_top/data_mask_d [3], \u_psram_top/data_mask_d [1], \u_psram_top/wr_data_d [63], \u_psram_top/wr_data_d [47], \u_psram_top/wr_data_d [31], \u_psram_top/wr_data_d [15], \u_psram_top/wr_data_d [62], \u_psram_top/wr_data_d [46], \u_psram_top/wr_data_d [30], \u_psram_top/wr_data_d [14], \u_psram_top/wr_data_d [61], \u_psram_top/wr_data_d [45], \u_psram_top/wr_data_d [29], \u_psram_top/wr_data_d [13], \u_psram_top/wr_data_d [60], \u_psram_top/wr_data_d [44], \u_psram_top/wr_data_d [28], \u_psram_top/wr_data_d [12], \u_psram_top/wr_data_d [59], \u_psram_top/wr_data_d [43], \u_psram_top/wr_data_d [27], \u_psram_top/wr_data_d [11], \u_psram_top/wr_data_d [58], \u_psram_top/wr_data_d [42], \u_psram_top/wr_data_d [26], \u_psram_top/wr_data_d [10], \u_psram_top/wr_data_d [57], \u_psram_top/wr_data_d [41], \u_psram_top/wr_data_d [25], \u_psram_top/wr_data_d [9], \u_psram_top/wr_data_d [56], \u_psram_top/wr_data_d [40], \u_psram_top/wr_data_d [24], \u_psram_top/wr_data_d [8]}),
	.ADA({GND, GND, GND, GND, \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [4:0], GND, VCC, VCC, VCC, VCC}),
	.ADB({GND, GND, GND, GND, \u_psram_top/u_psram_wd/rd_ptr [4:0], GND, GND, GND, GND, GND}),
	.DO({\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_0 [3:0], \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0 [31:0]})
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_0_0_s .READ_MODE=1'b0;
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_0_0_s .BIT_WIDTH_0=36;
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_0_0_s .BIT_WIDTH_1=36;
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_0_0_s .RESET_MODE="SYNC";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_0_0_s .BLK_SEL_0=3'b000;
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_0_0_s .BLK_SEL_1=3'b000;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_3_15 ),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_2_15 ),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_1_15 ),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_0_15 ),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n863_6 ),
	.TX1(\u_psram_top/u_psram_wd/n863_6 ),
	.Q0(\u_psram_top/u_psram_wd/out_rwds_0 [1]),
	.Q1(\u_psram_top/u_psram_wd/rwds_ts_Z_0 [1])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4  (
	.D0(\u_psram_top/u_psram_wd/n918_4 ),
	.D1(\u_psram_top/u_psram_wd/n919_4 ),
	.D2(\u_psram_top/u_psram_wd/n919_4 ),
	.D3(\u_psram_top/u_psram_wd/n919_4 ),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top/u_psram_wd/wr_cs_0 [1]),
	.Q1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4_1_Q1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [3]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [2]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [1]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [0]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1420_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1421_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq_0 [8]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts_0 [8])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [7]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [6]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [5]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [4]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1420_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1421_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq_0 [9]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts_0 [9])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [11]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [10]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [9]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [8]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1420_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1421_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq_0 [10]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts_0 [10])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [15]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [14]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [13]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [12]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1420_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1421_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq_0 [11]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts_0 [11])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [19]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [18]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [17]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [16]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1420_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1421_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq_0 [12]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts_0 [12])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [23]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [22]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [21]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [20]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1420_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1421_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq_0 [13]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts_0 [13])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [27]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [26]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [25]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [24]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1420_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1421_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq_0 [14]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts_0 [14])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4  (
	.D0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [31]),
	.D1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [30]),
	.D2(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [29]),
	.D3(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq [28]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(\u_psram_top/u_psram_wd/n1420_5 ),
	.TX1(\u_psram_top/u_psram_wd/n1421_5 ),
	.Q0(\u_psram_top/u_psram_wd/oser4_dq_0 [15]),
	.Q1(\u_psram_top/u_psram_wd/oser4_dqts_0 [15])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4 .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4 .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4 .TXCLK_POL=1'b0;
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [8]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [1]),
	.Q0(\u_psram_top/rdbk_data_d0_0 [56]),
	.Q1(\u_psram_top/rdbk_data_d0_0 [48]),
	.Q2(\u_psram_top/rdbk_data_d0_0 [40]),
	.Q3(\u_psram_top/rdbk_data_d0_0 [32])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [9]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [1]),
	.Q0(\u_psram_top/rdbk_data_d0_0 [57]),
	.Q1(\u_psram_top/rdbk_data_d0_0 [49]),
	.Q2(\u_psram_top/rdbk_data_d0_0 [41]),
	.Q3(\u_psram_top/rdbk_data_d0_0 [33])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [10]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [1]),
	.Q0(\u_psram_top/rdbk_data_d0_0 [58]),
	.Q1(\u_psram_top/rdbk_data_d0_0 [50]),
	.Q2(\u_psram_top/rdbk_data_d0_0 [42]),
	.Q3(\u_psram_top/rdbk_data_d0_0 [34])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [11]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [1]),
	.Q0(\u_psram_top/rdbk_data_d0_0 [59]),
	.Q1(\u_psram_top/rdbk_data_d0_0 [51]),
	.Q2(\u_psram_top/rdbk_data_d0_0 [43]),
	.Q3(\u_psram_top/rdbk_data_d0_0 [35])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [12]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [1]),
	.Q0(\u_psram_top/rdbk_data_d0_0 [60]),
	.Q1(\u_psram_top/rdbk_data_d0_0 [52]),
	.Q2(\u_psram_top/rdbk_data_d0_0 [44]),
	.Q3(\u_psram_top/rdbk_data_d0_0 [36])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [13]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [1]),
	.Q0(\u_psram_top/rdbk_data_d0_0 [61]),
	.Q1(\u_psram_top/rdbk_data_d0_0 [53]),
	.Q2(\u_psram_top/rdbk_data_d0_0 [45]),
	.Q3(\u_psram_top/rdbk_data_d0_0 [37])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [14]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [1]),
	.Q0(\u_psram_top/rdbk_data_d0_0 [62]),
	.Q1(\u_psram_top/rdbk_data_d0_0 [54]),
	.Q2(\u_psram_top/rdbk_data_d0_0 [46]),
	.Q3(\u_psram_top/rdbk_data_d0_0 [38])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4 .LSREN="true";
IDES4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4  (
	.D(\u_psram_top/u_psram_wd/in_dq_p [15]),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2 ),
	.RESET(\u_psram_top/ddr_rsti ),
	.CALIB(\u_psram_top/calib_Z [1]),
	.Q0(\u_psram_top/rdbk_data_d0_0 [63]),
	.Q1(\u_psram_top/rdbk_data_d0_0 [55]),
	.Q2(\u_psram_top/rdbk_data_d0_0 [47]),
	.Q3(\u_psram_top/rdbk_data_d0_0 [39])
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4 .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4 .LSREN="true";
OSER4 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen  (
	.D0(\u_psram_top/u_psram_wd/clk_d0 ),
	.D1(VCC),
	.D2(\u_psram_top/u_psram_wd/clk_d0 ),
	.D3(VCC),
	.PCLK(clk_out),
	.FCLK(\u_psram_top/clk_x2p ),
	.RESET(\u_psram_top/ddr_rsti ),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_top/u_psram_wd/clk_out_0 [1]),
	.Q1(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen_1_Q1 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen .GSREN="false";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen .LSREN="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen .HWL="true";
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen .TXCLK_POL=1'b0;
LUT1 \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n143_s4  (
	.I0(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr [0]),
	.F(\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n143_9 )
);
defparam \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n143_s4 .INIT=2'h1;
LUT4 \u_psram_top/u_psram_init/n135_s0  (
	.I0(\u_psram_top/u_psram_init/c_state [5]),
	.I1(\u_psram_top/u_psram_init/n135_4 ),
	.I2(\u_psram_top/u_psram_init/n135_5 ),
	.I3(\u_psram_top/u_psram_init/n135_6 ),
	.F(\u_psram_top/u_psram_init/n_state [6])
);
defparam \u_psram_top/u_psram_init/n135_s0 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n174_s0  (
	.I0(\u_psram_top/u_psram_init/n174_4 ),
	.I1(\u_psram_top/u_psram_init/n174_5 ),
	.I2(\u_psram_top/u_psram_init/n174_6 ),
	.I3(\u_psram_top/u_psram_init/n174_7 ),
	.F(\u_psram_top/u_psram_init/n174_3 )
);
defparam \u_psram_top/u_psram_init/n174_s0 .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_init/n258_s5  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [5]),
	.I2(\u_psram_top/u_psram_init/n258_11 ),
	.F(\u_psram_top/u_psram_init/n258_8 )
);
defparam \u_psram_top/u_psram_init/n258_s5 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_init/out_dq_Z_15_s  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top/u_psram_init/out_dq_Z_15_6 ),
	.F(\u_psram_top/out_dq_Z [15])
);
defparam \u_psram_top/u_psram_init/out_dq_Z_15_s .INIT=8'h10;
LUT3 \u_psram_top/u_psram_init/n597_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_top/u_psram_init/n597_10 ),
	.F(\u_psram_top/u_psram_init/n597_7 )
);
defparam \u_psram_top/u_psram_init/n597_s4 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n643_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_top/u_psram_init/n643_7 ),
	.I3(\u_psram_top/u_psram_init/n643_8 ),
	.F(\u_psram_top/u_psram_init/n643_6 )
);
defparam \u_psram_top/u_psram_init/n643_s3 .INIT=16'h1000;
LUT2 \u_psram_top/u_psram_init/n1252_s2  (
	.I0(\u_psram_top/u_psram_init/adjust_over [0]),
	.I1(\u_psram_top/u_psram_init/n1252_6 ),
	.F(\u_psram_top/u_psram_init/n1252_5 )
);
defparam \u_psram_top/u_psram_init/n1252_s2 .INIT=4'h1;
LUT4 \u_psram_top/u_psram_init/n1273_s0  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [2]),
	.I2(\u_psram_top/readd_Z [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [0]),
	.F(\u_psram_top/u_psram_init/n1273_3 )
);
defparam \u_psram_top/u_psram_init/n1273_s0 .INIT=16'h00FE;
LUT4 \u_psram_top/u_psram_init/n1288_s0  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I1(\u_psram_top/u_psram_init/n1288_4 ),
	.I2(\u_psram_top/u_psram_init/n1288_5 ),
	.I3(\u_psram_top/u_psram_init/n1288_6 ),
	.F(\u_psram_top/u_psram_init/n1288_3 )
);
defparam \u_psram_top/u_psram_init/n1288_s0 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/n1434_s0  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top/u_psram_init/n1434_4 ),
	.I3(\u_psram_top/u_psram_init/n1434_5 ),
	.F(\u_psram_top/u_psram_init/n1434_3 )
);
defparam \u_psram_top/u_psram_init/n1434_s0 .INIT=16'h4000;
LUT3 \u_psram_top/u_psram_init/n1467_s0  (
	.I0(\u_psram_top/u_psram_init/n1434_3 ),
	.I1(\u_psram_top/u_psram_init/n1166_12 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1467_3 )
);
defparam \u_psram_top/u_psram_init/n1467_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1468_s0  (
	.I0(\u_psram_top/u_psram_init/n1468_4 ),
	.I1(\u_psram_top/u_psram_init/n1468_7 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1468_3 )
);
defparam \u_psram_top/u_psram_init/n1468_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1469_s0  (
	.I0(\u_psram_top/u_psram_init/n1468_7 ),
	.I1(\u_psram_top/u_psram_init/n1469_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1469_3 )
);
defparam \u_psram_top/u_psram_init/n1469_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1470_s0  (
	.I0(\u_psram_top/u_psram_init/n1468_7 ),
	.I1(\u_psram_top/u_psram_init/n1470_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1470_3 )
);
defparam \u_psram_top/u_psram_init/n1470_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1471_s0  (
	.I0(\u_psram_top/u_psram_init/n1468_7 ),
	.I1(\u_psram_top/u_psram_init/n1471_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1471_3 )
);
defparam \u_psram_top/u_psram_init/n1471_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1472_s0  (
	.I0(\u_psram_top/u_psram_init/n1468_7 ),
	.I1(\u_psram_top/u_psram_init/n1472_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1472_3 )
);
defparam \u_psram_top/u_psram_init/n1472_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1473_s0  (
	.I0(\u_psram_top/u_psram_init/n1468_7 ),
	.I1(\u_psram_top/u_psram_init/n1473_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1473_3 )
);
defparam \u_psram_top/u_psram_init/n1473_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1474_s0  (
	.I0(\u_psram_top/u_psram_init/n1468_7 ),
	.I1(\u_psram_top/u_psram_init/n1474_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1474_3 )
);
defparam \u_psram_top/u_psram_init/n1474_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1475_s0  (
	.I0(\u_psram_top/u_psram_init/n1166_9 ),
	.I1(\u_psram_top/u_psram_init/n1475_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1475_3 )
);
defparam \u_psram_top/u_psram_init/n1475_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1476_s0  (
	.I0(\u_psram_top/u_psram_init/n1468_4 ),
	.I1(\u_psram_top/u_psram_init/n1475_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1476_3 )
);
defparam \u_psram_top/u_psram_init/n1476_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1477_s0  (
	.I0(\u_psram_top/u_psram_init/n1469_4 ),
	.I1(\u_psram_top/u_psram_init/n1475_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1477_3 )
);
defparam \u_psram_top/u_psram_init/n1477_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1478_s0  (
	.I0(\u_psram_top/u_psram_init/n1470_4 ),
	.I1(\u_psram_top/u_psram_init/n1475_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1478_3 )
);
defparam \u_psram_top/u_psram_init/n1478_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1479_s0  (
	.I0(\u_psram_top/u_psram_init/n1471_4 ),
	.I1(\u_psram_top/u_psram_init/n1475_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1479_3 )
);
defparam \u_psram_top/u_psram_init/n1479_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1480_s0  (
	.I0(\u_psram_top/u_psram_init/n1472_4 ),
	.I1(\u_psram_top/u_psram_init/n1475_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1480_3 )
);
defparam \u_psram_top/u_psram_init/n1480_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1481_s0  (
	.I0(\u_psram_top/u_psram_init/n1473_4 ),
	.I1(\u_psram_top/u_psram_init/n1475_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1481_3 )
);
defparam \u_psram_top/u_psram_init/n1481_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1482_s0  (
	.I0(\u_psram_top/u_psram_init/n1474_4 ),
	.I1(\u_psram_top/u_psram_init/n1475_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1482_3 )
);
defparam \u_psram_top/u_psram_init/n1482_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1483_s0  (
	.I0(\u_psram_top/u_psram_init/n1166_9 ),
	.I1(\u_psram_top/u_psram_init/n1483_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1483_3 )
);
defparam \u_psram_top/u_psram_init/n1483_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1484_s0  (
	.I0(\u_psram_top/u_psram_init/n1468_4 ),
	.I1(\u_psram_top/u_psram_init/n1483_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1484_3 )
);
defparam \u_psram_top/u_psram_init/n1484_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1485_s0  (
	.I0(\u_psram_top/u_psram_init/n1469_4 ),
	.I1(\u_psram_top/u_psram_init/n1483_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1485_3 )
);
defparam \u_psram_top/u_psram_init/n1485_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1486_s0  (
	.I0(\u_psram_top/u_psram_init/n1470_4 ),
	.I1(\u_psram_top/u_psram_init/n1483_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1486_3 )
);
defparam \u_psram_top/u_psram_init/n1486_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1487_s0  (
	.I0(\u_psram_top/u_psram_init/n1471_4 ),
	.I1(\u_psram_top/u_psram_init/n1483_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1487_3 )
);
defparam \u_psram_top/u_psram_init/n1487_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1488_s0  (
	.I0(\u_psram_top/u_psram_init/n1472_4 ),
	.I1(\u_psram_top/u_psram_init/n1483_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1488_3 )
);
defparam \u_psram_top/u_psram_init/n1488_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1489_s0  (
	.I0(\u_psram_top/u_psram_init/n1473_4 ),
	.I1(\u_psram_top/u_psram_init/n1483_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1489_3 )
);
defparam \u_psram_top/u_psram_init/n1489_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1490_s0  (
	.I0(\u_psram_top/u_psram_init/n1474_4 ),
	.I1(\u_psram_top/u_psram_init/n1483_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1490_3 )
);
defparam \u_psram_top/u_psram_init/n1490_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1491_s0  (
	.I0(\u_psram_top/u_psram_init/n1166_9 ),
	.I1(\u_psram_top/u_psram_init/n1491_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1491_3 )
);
defparam \u_psram_top/u_psram_init/n1491_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1492_s0  (
	.I0(\u_psram_top/u_psram_init/n1468_4 ),
	.I1(\u_psram_top/u_psram_init/n1491_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1492_3 )
);
defparam \u_psram_top/u_psram_init/n1492_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1493_s0  (
	.I0(\u_psram_top/u_psram_init/n1469_4 ),
	.I1(\u_psram_top/u_psram_init/n1491_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1493_3 )
);
defparam \u_psram_top/u_psram_init/n1493_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1494_s0  (
	.I0(\u_psram_top/u_psram_init/n1470_4 ),
	.I1(\u_psram_top/u_psram_init/n1491_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1494_3 )
);
defparam \u_psram_top/u_psram_init/n1494_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1495_s0  (
	.I0(\u_psram_top/u_psram_init/n1471_4 ),
	.I1(\u_psram_top/u_psram_init/n1491_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1495_3 )
);
defparam \u_psram_top/u_psram_init/n1495_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1496_s0  (
	.I0(\u_psram_top/u_psram_init/n1472_4 ),
	.I1(\u_psram_top/u_psram_init/n1491_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1496_3 )
);
defparam \u_psram_top/u_psram_init/n1496_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1497_s0  (
	.I0(\u_psram_top/u_psram_init/n1473_4 ),
	.I1(\u_psram_top/u_psram_init/n1491_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1497_3 )
);
defparam \u_psram_top/u_psram_init/n1497_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1498_s0  (
	.I0(\u_psram_top/u_psram_init/n1474_4 ),
	.I1(\u_psram_top/u_psram_init/n1491_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_12 ),
	.F(\u_psram_top/u_psram_init/n1498_3 )
);
defparam \u_psram_top/u_psram_init/n1498_s0 .INIT=8'hF8;
LUT4 \u_psram_top/u_psram_init/n1680_s0  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [1]),
	.I2(\u_psram_top/u_psram_init/n1434_4 ),
	.I3(\u_psram_top/u_psram_init/n1680_4 ),
	.F(\u_psram_top/u_psram_init/n1680_3 )
);
defparam \u_psram_top/u_psram_init/n1680_s0 .INIT=16'h4000;
LUT2 \u_psram_top/u_psram_init/n1744_s2  (
	.I0(\u_psram_top/u_psram_init/adjust_over [1]),
	.I1(\u_psram_top/u_psram_init/n1744_6 ),
	.F(\u_psram_top/u_psram_init/n1744_5 )
);
defparam \u_psram_top/u_psram_init/n1744_s2 .INIT=4'h1;
LUT4 \u_psram_top/u_psram_init/n1765_s0  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [2]),
	.I2(\u_psram_top/readd_Z_0 [1]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [0]),
	.F(\u_psram_top/u_psram_init/n1765_3 )
);
defparam \u_psram_top/u_psram_init/n1765_s0 .INIT=16'h00FE;
LUT4 \u_psram_top/u_psram_init/n1780_s0  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [0]),
	.I1(\u_psram_top/u_psram_init/n1780_4 ),
	.I2(\u_psram_top/u_psram_init/n1780_5 ),
	.I3(\u_psram_top/u_psram_init/n1780_6 ),
	.F(\u_psram_top/u_psram_init/n1780_3 )
);
defparam \u_psram_top/u_psram_init/n1780_s0 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/n1926_s0  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [1]),
	.I2(\u_psram_top/u_psram_init/n1926_4 ),
	.I3(\u_psram_top/u_psram_init/n1926_5 ),
	.F(\u_psram_top/u_psram_init/n1926_3 )
);
defparam \u_psram_top/u_psram_init/n1926_s0 .INIT=16'h1000;
LUT3 \u_psram_top/u_psram_init/n1959_s0  (
	.I0(\u_psram_top/u_psram_init/n1926_3 ),
	.I1(\u_psram_top/u_psram_init/n1166_12 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1959_3 )
);
defparam \u_psram_top/u_psram_init/n1959_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1960_s0  (
	.I0(\u_psram_top/u_psram_init/n1468_4 ),
	.I1(\u_psram_top/u_psram_init/n1960_6 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1960_3 )
);
defparam \u_psram_top/u_psram_init/n1960_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1961_s0  (
	.I0(\u_psram_top/u_psram_init/n1469_4 ),
	.I1(\u_psram_top/u_psram_init/n1960_6 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1961_3 )
);
defparam \u_psram_top/u_psram_init/n1961_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1962_s0  (
	.I0(\u_psram_top/u_psram_init/n1470_4 ),
	.I1(\u_psram_top/u_psram_init/n1960_6 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1962_3 )
);
defparam \u_psram_top/u_psram_init/n1962_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1963_s0  (
	.I0(\u_psram_top/u_psram_init/n1471_4 ),
	.I1(\u_psram_top/u_psram_init/n1960_6 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1963_3 )
);
defparam \u_psram_top/u_psram_init/n1963_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1964_s0  (
	.I0(\u_psram_top/u_psram_init/n1472_4 ),
	.I1(\u_psram_top/u_psram_init/n1960_6 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1964_3 )
);
defparam \u_psram_top/u_psram_init/n1964_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1965_s0  (
	.I0(\u_psram_top/u_psram_init/n1473_4 ),
	.I1(\u_psram_top/u_psram_init/n1960_6 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1965_3 )
);
defparam \u_psram_top/u_psram_init/n1965_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1966_s0  (
	.I0(\u_psram_top/u_psram_init/n1474_4 ),
	.I1(\u_psram_top/u_psram_init/n1960_6 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1966_3 )
);
defparam \u_psram_top/u_psram_init/n1966_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1967_s0  (
	.I0(\u_psram_top/u_psram_init/n1166_9 ),
	.I1(\u_psram_top/u_psram_init/n1967_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1967_3 )
);
defparam \u_psram_top/u_psram_init/n1967_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1968_s0  (
	.I0(\u_psram_top/u_psram_init/n1468_4 ),
	.I1(\u_psram_top/u_psram_init/n1967_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1968_3 )
);
defparam \u_psram_top/u_psram_init/n1968_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1969_s0  (
	.I0(\u_psram_top/u_psram_init/n1469_4 ),
	.I1(\u_psram_top/u_psram_init/n1967_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1969_3 )
);
defparam \u_psram_top/u_psram_init/n1969_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1970_s0  (
	.I0(\u_psram_top/u_psram_init/n1470_4 ),
	.I1(\u_psram_top/u_psram_init/n1967_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1970_3 )
);
defparam \u_psram_top/u_psram_init/n1970_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1971_s0  (
	.I0(\u_psram_top/u_psram_init/n1471_4 ),
	.I1(\u_psram_top/u_psram_init/n1967_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1971_3 )
);
defparam \u_psram_top/u_psram_init/n1971_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1972_s0  (
	.I0(\u_psram_top/u_psram_init/n1472_4 ),
	.I1(\u_psram_top/u_psram_init/n1967_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1972_3 )
);
defparam \u_psram_top/u_psram_init/n1972_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1973_s0  (
	.I0(\u_psram_top/u_psram_init/n1473_4 ),
	.I1(\u_psram_top/u_psram_init/n1967_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1973_3 )
);
defparam \u_psram_top/u_psram_init/n1973_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1974_s0  (
	.I0(\u_psram_top/u_psram_init/n1474_4 ),
	.I1(\u_psram_top/u_psram_init/n1967_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1974_3 )
);
defparam \u_psram_top/u_psram_init/n1974_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1975_s0  (
	.I0(\u_psram_top/u_psram_init/n1166_9 ),
	.I1(\u_psram_top/u_psram_init/n1975_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1975_3 )
);
defparam \u_psram_top/u_psram_init/n1975_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1976_s0  (
	.I0(\u_psram_top/u_psram_init/n1468_4 ),
	.I1(\u_psram_top/u_psram_init/n1975_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1976_3 )
);
defparam \u_psram_top/u_psram_init/n1976_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1977_s0  (
	.I0(\u_psram_top/u_psram_init/n1469_4 ),
	.I1(\u_psram_top/u_psram_init/n1975_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1977_3 )
);
defparam \u_psram_top/u_psram_init/n1977_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1978_s0  (
	.I0(\u_psram_top/u_psram_init/n1470_4 ),
	.I1(\u_psram_top/u_psram_init/n1975_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1978_3 )
);
defparam \u_psram_top/u_psram_init/n1978_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1979_s0  (
	.I0(\u_psram_top/u_psram_init/n1471_4 ),
	.I1(\u_psram_top/u_psram_init/n1975_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1979_3 )
);
defparam \u_psram_top/u_psram_init/n1979_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1980_s0  (
	.I0(\u_psram_top/u_psram_init/n1472_4 ),
	.I1(\u_psram_top/u_psram_init/n1975_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1980_3 )
);
defparam \u_psram_top/u_psram_init/n1980_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1981_s0  (
	.I0(\u_psram_top/u_psram_init/n1473_4 ),
	.I1(\u_psram_top/u_psram_init/n1975_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1981_3 )
);
defparam \u_psram_top/u_psram_init/n1981_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1982_s0  (
	.I0(\u_psram_top/u_psram_init/n1474_4 ),
	.I1(\u_psram_top/u_psram_init/n1975_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1982_3 )
);
defparam \u_psram_top/u_psram_init/n1982_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1983_s0  (
	.I0(\u_psram_top/u_psram_init/n1166_9 ),
	.I1(\u_psram_top/u_psram_init/n1983_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1983_3 )
);
defparam \u_psram_top/u_psram_init/n1983_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1984_s0  (
	.I0(\u_psram_top/u_psram_init/n1468_4 ),
	.I1(\u_psram_top/u_psram_init/n1983_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1984_3 )
);
defparam \u_psram_top/u_psram_init/n1984_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1985_s0  (
	.I0(\u_psram_top/u_psram_init/n1469_4 ),
	.I1(\u_psram_top/u_psram_init/n1983_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1985_3 )
);
defparam \u_psram_top/u_psram_init/n1985_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1986_s0  (
	.I0(\u_psram_top/u_psram_init/n1470_4 ),
	.I1(\u_psram_top/u_psram_init/n1983_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1986_3 )
);
defparam \u_psram_top/u_psram_init/n1986_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1987_s0  (
	.I0(\u_psram_top/u_psram_init/n1471_4 ),
	.I1(\u_psram_top/u_psram_init/n1983_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1987_3 )
);
defparam \u_psram_top/u_psram_init/n1987_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1988_s0  (
	.I0(\u_psram_top/u_psram_init/n1472_4 ),
	.I1(\u_psram_top/u_psram_init/n1983_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1988_3 )
);
defparam \u_psram_top/u_psram_init/n1988_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1989_s0  (
	.I0(\u_psram_top/u_psram_init/n1473_4 ),
	.I1(\u_psram_top/u_psram_init/n1983_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1989_3 )
);
defparam \u_psram_top/u_psram_init/n1989_s0 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n1990_s0  (
	.I0(\u_psram_top/u_psram_init/n1474_4 ),
	.I1(\u_psram_top/u_psram_init/n1983_4 ),
	.I2(\u_psram_top/u_psram_init/n2529_10 ),
	.F(\u_psram_top/u_psram_init/n1990_3 )
);
defparam \u_psram_top/u_psram_init/n1990_s0 .INIT=8'hF8;
LUT4 \u_psram_top/u_psram_init/n2172_s0  (
	.I0(\u_psram_top/u_psram_init/adjust_over [1]),
	.I1(\u_psram_top/u_psram_init/n1926_4 ),
	.I2(\u_psram_top/u_psram_init/n1926_5 ),
	.I3(\u_psram_top/u_psram_init/n2172_4 ),
	.F(\u_psram_top/u_psram_init/n2172_3 )
);
defparam \u_psram_top/u_psram_init/n2172_s0 .INIT=16'h8000;
LUT2 \u_psram_top/u_psram_init/wr_data_63_s3  (
	.I0(\u_psram_top/u_psram_init/n643_6 ),
	.I1(\u_psram_top/u_psram_init/wr_data_63_6 ),
	.F(\u_psram_top/u_psram_init/wr_data_63_5 )
);
defparam \u_psram_top/u_psram_init/wr_data_63_s3 .INIT=4'hB;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_11 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_8 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_s3 .INIT=16'h80FF;
LUT3 \u_psram_top/u_psram_init/SDTAP_0_s3  (
	.I0(\u_psram_top/u_psram_init/adjust_over [0]),
	.I1(\u_psram_top/u_psram_init/n2493_5 ),
	.I2(\u_psram_top/u_psram_init/n1232_5 ),
	.F(\u_psram_top/u_psram_init/SDTAP_0_5 )
);
defparam \u_psram_top/u_psram_init/SDTAP_0_s3 .INIT=8'hF4;
LUT3 \u_psram_top/u_psram_init/VALUE_0_s3  (
	.I0(\u_psram_top/u_psram_init/adjust_over [0]),
	.I1(\u_psram_top/u_psram_init/n2491_4 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt1_5_9 ),
	.F(\u_psram_top/u_psram_init/VALUE_0_5 )
);
defparam \u_psram_top/u_psram_init/VALUE_0_s3 .INIT=8'hFE;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_9 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_10 ),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_11 ),
	.I3(\u_psram_top/u_psram_init/read_over ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_8 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s3 .INIT=16'hFFE0;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_11 ),
	.F(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_8 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s3 .INIT=16'h80FF;
LUT3 \u_psram_top/u_psram_init/SDTAP_1_s3  (
	.I0(\u_psram_top/u_psram_init/adjust_over [1]),
	.I1(\u_psram_top/u_psram_init/n2493_5 ),
	.I2(\u_psram_top/u_psram_init/n1232_5 ),
	.F(\u_psram_top/u_psram_init/SDTAP_1_5 )
);
defparam \u_psram_top/u_psram_init/SDTAP_1_s3 .INIT=8'hF4;
LUT3 \u_psram_top/u_psram_init/VALUE_1_s3  (
	.I0(\u_psram_top/u_psram_init/adjust_over [1]),
	.I1(\u_psram_top/u_psram_init/n2491_4 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt1_5_9 ),
	.F(\u_psram_top/u_psram_init/VALUE_1_5 )
);
defparam \u_psram_top/u_psram_init/VALUE_1_s3 .INIT=8'hFE;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_9 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_10 ),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_11 ),
	.I3(\u_psram_top/u_psram_init/read_over ),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_8 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s3 .INIT=16'hFFE0;
LUT3 \u_psram_top/u_psram_init/n_state_10_s15  (
	.I0(\u_psram_top/u_psram_init/n_state_10_20 ),
	.I1(\u_psram_top/u_psram_init/n_state_10_21 ),
	.I2(\u_psram_top/u_psram_init/n_state_10_22 ),
	.F(\u_psram_top/u_psram_init/n_state [10])
);
defparam \u_psram_top/u_psram_init/n_state_10_s15 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_init/n_state_9_s15  (
	.I0(\u_psram_top/u_psram_init/calib_done [0]),
	.I1(\u_psram_top/u_psram_init/calib_done [1]),
	.I2(\u_psram_top/u_psram_init/n_state_9_20 ),
	.F(\u_psram_top/u_psram_init/n_state [9])
);
defparam \u_psram_top/u_psram_init/n_state_9_s15 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n_state_8_s14  (
	.I0(\u_psram_top/u_psram_init/n_state_8_19 ),
	.I1(\u_psram_top/u_psram_init/n2491_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_5 ),
	.I3(\u_psram_top/u_psram_init/n_state_8_20 ),
	.F(\u_psram_top/u_psram_init/n_state [8])
);
defparam \u_psram_top/u_psram_init/n_state_8_s14 .INIT=16'hF444;
LUT4 \u_psram_top/u_psram_init/n_state_7_s15  (
	.I0(\u_psram_top/u_psram_init/n_state_9_20 ),
	.I1(\u_psram_top/u_psram_init/n_state_7_20 ),
	.I2(\u_psram_top/u_psram_init/n_state_8_20 ),
	.I3(\u_psram_top/u_psram_init/n2493_5 ),
	.F(\u_psram_top/u_psram_init/n_state [7])
);
defparam \u_psram_top/u_psram_init/n_state_7_s15 .INIT=16'h8F88;
LUT2 \u_psram_top/u_psram_init/n_state_5_s14  (
	.I0(\u_psram_top/u_psram_init/read_over ),
	.I1(\u_psram_top/u_psram_init/timer_cnt1_5_9 ),
	.F(\u_psram_top/u_psram_init/n_state [5])
);
defparam \u_psram_top/u_psram_init/n_state_5_s14 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_init/n_state_4_s15  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1_5_9 ),
	.I1(\u_psram_top/u_psram_init/read_over ),
	.I2(\u_psram_top/u_psram_init/n_state_4_20 ),
	.I3(\u_psram_top/u_psram_init/n_state_4_21 ),
	.F(\u_psram_top/u_psram_init/n_state [4])
);
defparam \u_psram_top/u_psram_init/n_state_4_s15 .INIT=16'hF2FF;
LUT4 \u_psram_top/u_psram_init/n_state_3_s14  (
	.I0(\u_psram_top/u_psram_init/write_done ),
	.I1(\u_psram_top/u_psram_init/timer_cnt0_5_9 ),
	.I2(\u_psram_top/config_done_Z ),
	.I3(\u_psram_top/u_psram_init/timer_cnt_5_9 ),
	.F(\u_psram_top/u_psram_init/n_state [3])
);
defparam \u_psram_top/u_psram_init/n_state_3_s14 .INIT=16'hF444;
LUT4 \u_psram_top/u_psram_init/n_state_2_s14  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt_15_9 ),
	.I1(\u_psram_top/u_psram_init/Tvcs_done ),
	.I2(\u_psram_top/config_done_Z ),
	.I3(\u_psram_top/u_psram_init/timer_cnt_5_9 ),
	.F(\u_psram_top/u_psram_init/n_state [2])
);
defparam \u_psram_top/u_psram_init/n_state_2_s14 .INIT=16'h8F88;
LUT3 \u_psram_top/u_psram_init/n_state_1_s15  (
	.I0(\u_psram_top/u_psram_init/c_state [0]),
	.I1(\u_psram_top/u_psram_init/Tvcs_done ),
	.I2(\u_psram_top/u_psram_init/n_state_1_20 ),
	.F(\u_psram_top/u_psram_init/n_state [1])
);
defparam \u_psram_top/u_psram_init/n_state_1_s15 .INIT=8'hB0;
LUT4 \u_psram_top/u_psram_init/n_state_0_s15  (
	.I0(\u_psram_top/u_psram_init/n1232_5 ),
	.I1(\u_psram_top/u_psram_init/n_state_1_20 ),
	.I2(\u_psram_top/u_psram_init/n_state_0_23 ),
	.I3(\u_psram_top/u_psram_init/n_state_0_21 ),
	.F(\u_psram_top/u_psram_init/n_state [0])
);
defparam \u_psram_top/u_psram_init/n_state_0_s15 .INIT=16'h1000;
LUT2 \u_psram_top/u_psram_init/n1902_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_over ),
	.F(\u_psram_top/u_psram_init/n1902_7 )
);
defparam \u_psram_top/u_psram_init/n1902_s2 .INIT=4'h1;
LUT3 \u_psram_top/u_psram_init/n1901_s2  (
	.I0(\u_psram_top/u_psram_init/read_over ),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1901_7 )
);
defparam \u_psram_top/u_psram_init/n1901_s2 .INIT=8'h14;
LUT4 \u_psram_top/u_psram_init/n1899_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [2]),
	.I1(\u_psram_top/u_psram_init/n1900_8 ),
	.I2(\u_psram_top/u_psram_init/read_over ),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [3]),
	.F(\u_psram_top/u_psram_init/n1899_7 )
);
defparam \u_psram_top/u_psram_init/n1899_s2 .INIT=16'h0708;
LUT4 \u_psram_top/u_psram_init/n1898_s2  (
	.I0(\u_psram_top/u_psram_init/n1898_8 ),
	.I1(\u_psram_top/u_psram_init/n1900_8 ),
	.I2(\u_psram_top/u_psram_init/read_over ),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [4]),
	.F(\u_psram_top/u_psram_init/n1898_7 )
);
defparam \u_psram_top/u_psram_init/n1898_s2 .INIT=16'h0708;
LUT4 \u_psram_top/u_psram_init/n1897_s2  (
	.I0(\u_psram_top/u_psram_init/n1926_4 ),
	.I1(\u_psram_top/u_psram_init/n1900_8 ),
	.I2(\u_psram_top/u_psram_init/read_over ),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [5]),
	.F(\u_psram_top/u_psram_init/n1897_7 )
);
defparam \u_psram_top/u_psram_init/n1897_s2 .INIT=16'h0708;
LUT4 \u_psram_top/u_psram_init/n1710_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I3(\u_psram_top/cmd_en_calib ),
	.F(\u_psram_top/u_psram_init/n1710_8 )
);
defparam \u_psram_top/u_psram_init/n1710_s3 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_init/n1709_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [2]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I2(\u_psram_top/cmd_en_calib ),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [1]),
	.F(\u_psram_top/u_psram_init/n1709_8 )
);
defparam \u_psram_top/u_psram_init/n1709_s3 .INIT=16'h0B0C;
LUT4 \u_psram_top/u_psram_init/n1708_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [2]),
	.I3(\u_psram_top/cmd_en_calib ),
	.F(\u_psram_top/u_psram_init/n1708_9 )
);
defparam \u_psram_top/u_psram_init/n1708_s4 .INIT=16'h00F8;
LUT2 \u_psram_top/u_psram_init/n1410_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_over ),
	.F(\u_psram_top/u_psram_init/n1410_7 )
);
defparam \u_psram_top/u_psram_init/n1410_s2 .INIT=4'h1;
LUT3 \u_psram_top/u_psram_init/n1409_s2  (
	.I0(\u_psram_top/u_psram_init/read_over ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1409_7 )
);
defparam \u_psram_top/u_psram_init/n1409_s2 .INIT=8'h14;
LUT4 \u_psram_top/u_psram_init/n1407_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [2]),
	.I1(\u_psram_top/u_psram_init/n1408_8 ),
	.I2(\u_psram_top/u_psram_init/read_over ),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [3]),
	.F(\u_psram_top/u_psram_init/n1407_7 )
);
defparam \u_psram_top/u_psram_init/n1407_s2 .INIT=16'h0708;
LUT3 \u_psram_top/u_psram_init/n1406_s2  (
	.I0(\u_psram_top/u_psram_init/read_over ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1406_10 ),
	.F(\u_psram_top/u_psram_init/n1406_7 )
);
defparam \u_psram_top/u_psram_init/n1406_s2 .INIT=8'h14;
LUT4 \u_psram_top/u_psram_init/n1405_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [4]),
	.I1(\u_psram_top/u_psram_init/n1406_10 ),
	.I2(\u_psram_top/u_psram_init/read_over ),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [5]),
	.F(\u_psram_top/u_psram_init/n1405_7 )
);
defparam \u_psram_top/u_psram_init/n1405_s2 .INIT=16'h0708;
LUT4 \u_psram_top/u_psram_init/n1218_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I3(\u_psram_top/cmd_en_calib ),
	.F(\u_psram_top/u_psram_init/n1218_8 )
);
defparam \u_psram_top/u_psram_init/n1218_s3 .INIT=16'h008F;
LUT4 \u_psram_top/u_psram_init/n1217_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/cmd_en_calib ),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.F(\u_psram_top/u_psram_init/n1217_8 )
);
defparam \u_psram_top/u_psram_init/n1217_s3 .INIT=16'h0B0C;
LUT4 \u_psram_top/u_psram_init/n1216_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I3(\u_psram_top/cmd_en_calib ),
	.F(\u_psram_top/u_psram_init/n1216_9 )
);
defparam \u_psram_top/u_psram_init/n1216_s4 .INIT=16'h00F8;
LUT4 \u_psram_top/u_psram_init/n1183_s2  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [2]),
	.I1(\u_psram_top/u_psram_init/n1184_8 ),
	.I2(\u_psram_top/u_psram_init/c_state [6]),
	.I3(\u_psram_top/u_psram_init/timer_cnt1 [3]),
	.F(\u_psram_top/u_psram_init/n1183_7 )
);
defparam \u_psram_top/u_psram_init/n1183_s2 .INIT=16'h0708;
LUT4 \u_psram_top/u_psram_init/n1181_s2  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [4]),
	.I1(\u_psram_top/u_psram_init/n1182_10 ),
	.I2(\u_psram_top/u_psram_init/c_state [6]),
	.I3(\u_psram_top/u_psram_init/timer_cnt1 [5]),
	.F(\u_psram_top/u_psram_init/n1181_7 )
);
defparam \u_psram_top/u_psram_init/n1181_s2 .INIT=16'h0708;
LUT2 \u_psram_top/u_psram_init/n1100_s3  (
	.I0(\u_psram_top/u_psram_init/read_cnt [0]),
	.I1(\u_psram_top/u_psram_init/c_state [6]),
	.F(\u_psram_top/u_psram_init/n1100_8 )
);
defparam \u_psram_top/u_psram_init/n1100_s3 .INIT=4'h1;
LUT3 \u_psram_top/u_psram_init/n1099_s2  (
	.I0(\u_psram_top/u_psram_init/c_state [6]),
	.I1(\u_psram_top/u_psram_init/read_cnt [0]),
	.I2(\u_psram_top/u_psram_init/read_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1099_7 )
);
defparam \u_psram_top/u_psram_init/n1099_s2 .INIT=8'h14;
LUT4 \u_psram_top/u_psram_init/n1098_s2  (
	.I0(\u_psram_top/u_psram_init/read_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_cnt [1]),
	.I2(\u_psram_top/u_psram_init/c_state [6]),
	.I3(\u_psram_top/u_psram_init/read_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1098_7 )
);
defparam \u_psram_top/u_psram_init/n1098_s2 .INIT=16'h0708;
LUT3 \u_psram_top/u_psram_init/n1097_s2  (
	.I0(\u_psram_top/u_psram_init/c_state [6]),
	.I1(\u_psram_top/u_psram_init/read_cnt [3]),
	.I2(\u_psram_top/u_psram_init/n1097_8 ),
	.F(\u_psram_top/u_psram_init/n1097_7 )
);
defparam \u_psram_top/u_psram_init/n1097_s2 .INIT=8'h14;
LUT4 \u_psram_top/u_psram_init/n1096_s2  (
	.I0(\u_psram_top/u_psram_init/read_cnt [3]),
	.I1(\u_psram_top/u_psram_init/n1097_8 ),
	.I2(\u_psram_top/u_psram_init/c_state [6]),
	.I3(\u_psram_top/u_psram_init/read_cnt [4]),
	.F(\u_psram_top/u_psram_init/n1096_7 )
);
defparam \u_psram_top/u_psram_init/n1096_s2 .INIT=16'h0708;
LUT3 \u_psram_top/u_psram_init/n1095_s2  (
	.I0(\u_psram_top/u_psram_init/c_state [6]),
	.I1(\u_psram_top/u_psram_init/read_cnt [5]),
	.I2(\u_psram_top/u_psram_init/read_over_9 ),
	.F(\u_psram_top/u_psram_init/n1095_7 )
);
defparam \u_psram_top/u_psram_init/n1095_s2 .INIT=8'h14;
LUT3 \u_psram_top/u_psram_init/n1094_s2  (
	.I0(\u_psram_top/u_psram_init/c_state [6]),
	.I1(\u_psram_top/u_psram_init/read_cnt [6]),
	.I2(\u_psram_top/u_psram_init/n1094_8 ),
	.F(\u_psram_top/u_psram_init/n1094_7 )
);
defparam \u_psram_top/u_psram_init/n1094_s2 .INIT=8'h14;
LUT4 \u_psram_top/u_psram_init/n1093_s2  (
	.I0(\u_psram_top/u_psram_init/read_cnt [6]),
	.I1(\u_psram_top/u_psram_init/n1094_8 ),
	.I2(\u_psram_top/u_psram_init/c_state [6]),
	.I3(\u_psram_top/u_psram_init/read_cnt [7]),
	.F(\u_psram_top/u_psram_init/n1093_7 )
);
defparam \u_psram_top/u_psram_init/n1093_s2 .INIT=16'h0708;
LUT4 \u_psram_top/u_psram_init/n1092_s2  (
	.I0(\u_psram_top/u_psram_init/n1094_8 ),
	.I1(\u_psram_top/u_psram_init/n1092_8 ),
	.I2(\u_psram_top/u_psram_init/c_state [6]),
	.I3(\u_psram_top/u_psram_init/read_cnt [8]),
	.F(\u_psram_top/u_psram_init/n1092_7 )
);
defparam \u_psram_top/u_psram_init/n1092_s2 .INIT=16'h0708;
LUT2 \u_psram_top/u_psram_init/n916_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I1(\u_psram_top/u_psram_init/n916_9 ),
	.F(\u_psram_top/u_psram_init/n916_8 )
);
defparam \u_psram_top/u_psram_init/n916_s3 .INIT=4'h4;
LUT3 \u_psram_top/u_psram_init/n207_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [2]),
	.F(\u_psram_top/u_psram_init/n207_7 )
);
defparam \u_psram_top/u_psram_init/n207_s2 .INIT=8'h78;
LUT4 \u_psram_top/u_psram_init/n206_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [2]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [3]),
	.F(\u_psram_top/u_psram_init/n206_7 )
);
defparam \u_psram_top/u_psram_init/n206_s2 .INIT=16'h7F80;
LUT3 \u_psram_top/u_psram_init/n204_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_top/u_psram_init/n205_8 ),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [5]),
	.F(\u_psram_top/u_psram_init/n204_7 )
);
defparam \u_psram_top/u_psram_init/n204_s2 .INIT=8'h78;
LUT4 \u_psram_top/u_psram_init/n203_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [5]),
	.I2(\u_psram_top/u_psram_init/n205_8 ),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [6]),
	.F(\u_psram_top/u_psram_init/n203_7 )
);
defparam \u_psram_top/u_psram_init/n203_s2 .INIT=16'h7F80;
LUT3 \u_psram_top/u_psram_init/n201_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [7]),
	.I1(\u_psram_top/u_psram_init/n202_8 ),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [8]),
	.F(\u_psram_top/u_psram_init/n201_7 )
);
defparam \u_psram_top/u_psram_init/n201_s2 .INIT=8'h78;
LUT3 \u_psram_top/u_psram_init/n199_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [9]),
	.I1(\u_psram_top/u_psram_init/n200_8 ),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [10]),
	.F(\u_psram_top/u_psram_init/n199_7 )
);
defparam \u_psram_top/u_psram_init/n199_s2 .INIT=8'h78;
LUT4 \u_psram_top/u_psram_init/n198_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [9]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [10]),
	.I2(\u_psram_top/u_psram_init/n200_8 ),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [11]),
	.F(\u_psram_top/u_psram_init/n198_7 )
);
defparam \u_psram_top/u_psram_init/n198_s2 .INIT=16'h7F80;
LUT4 \u_psram_top/u_psram_init/n197_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [11]),
	.I1(\u_psram_top/u_psram_init/n202_8 ),
	.I2(\u_psram_top/u_psram_init/n197_8 ),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [12]),
	.F(\u_psram_top/u_psram_init/n197_7 )
);
defparam \u_psram_top/u_psram_init/n197_s2 .INIT=16'h7F80;
LUT3 \u_psram_top/u_psram_init/n195_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [13]),
	.I1(\u_psram_top/u_psram_init/n196_8 ),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [14]),
	.F(\u_psram_top/u_psram_init/n195_7 )
);
defparam \u_psram_top/u_psram_init/n195_s2 .INIT=8'h78;
LUT2 \u_psram_top/u_psram_init/n1764_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1764_7 )
);
defparam \u_psram_top/u_psram_init/n1764_s2 .INIT=4'h6;
LUT3 \u_psram_top/u_psram_init/n1763_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1763_7 )
);
defparam \u_psram_top/u_psram_init/n1763_s2 .INIT=8'h78;
LUT2 \u_psram_top/u_psram_init/n1272_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1272_7 )
);
defparam \u_psram_top/u_psram_init/n1272_s2 .INIT=4'h6;
LUT3 \u_psram_top/u_psram_init/n1271_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1271_7 )
);
defparam \u_psram_top/u_psram_init/n1271_s2 .INIT=8'h78;
LUT3 \u_psram_top/u_psram_init/out_dq_Z_16_s  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top/u_psram_init/out_dq_Z_16_5 ),
	.F(\u_psram_top/out_dq_Z [16])
);
defparam \u_psram_top/u_psram_init/out_dq_Z_16_s .INIT=8'h10;
LUT3 \u_psram_top/u_psram_init/n611_s1  (
	.I0(\u_psram_top/u_psram_init/n597_7 ),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.F(\u_psram_top/u_psram_init/n611_6 )
);
defparam \u_psram_top/u_psram_init/n611_s1 .INIT=8'hBE;
LUT4 \u_psram_top/u_psram_init/n609_s1  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.I1(\u_psram_top/u_psram_init/n643_7 ),
	.I2(\u_psram_top/u_psram_init/n597_7 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [3]),
	.F(\u_psram_top/u_psram_init/n609_6 )
);
defparam \u_psram_top/u_psram_init/n609_s1 .INIT=16'hF7F8;
LUT3 \u_psram_top/u_psram_init/n608_s1  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.I2(\u_psram_top/u_psram_init/n597_10 ),
	.F(\u_psram_top/u_psram_init/n608_6 )
);
defparam \u_psram_top/u_psram_init/n608_s1 .INIT=8'hBC;
LUT3 \u_psram_top/u_psram_init/n607_s1  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top/u_psram_init/n597_10 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.F(\u_psram_top/u_psram_init/n607_6 )
);
defparam \u_psram_top/u_psram_init/n607_s1 .INIT=8'hF8;
LUT3 \u_psram_top/u_psram_init/n272_s1  (
	.I0(\u_psram_top/u_psram_init/n258_8 ),
	.I1(\u_psram_top/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top/u_psram_init/timer_cnt [0]),
	.F(\u_psram_top/u_psram_init/n272_6 )
);
defparam \u_psram_top/u_psram_init/n272_s1 .INIT=8'hBE;
LUT4 \u_psram_top/u_psram_init/n271_s1  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top/u_psram_init/n258_8 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt [2]),
	.F(\u_psram_top/u_psram_init/n271_6 )
);
defparam \u_psram_top/u_psram_init/n271_s1 .INIT=16'hF7F8;
LUT3 \u_psram_top/u_psram_init/n270_s1  (
	.I0(\u_psram_top/u_psram_init/n258_8 ),
	.I1(\u_psram_top/u_psram_init/n270_7 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt [3]),
	.F(\u_psram_top/u_psram_init/n270_6 )
);
defparam \u_psram_top/u_psram_init/n270_s1 .INIT=8'hBE;
LUT4 \u_psram_top/u_psram_init/n194_s1  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [13]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [14]),
	.I2(\u_psram_top/u_psram_init/n196_8 ),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [15]),
	.F(\u_psram_top/u_psram_init/n194_6 )
);
defparam \u_psram_top/u_psram_init/n194_s1 .INIT=16'h7F80;
LUT2 \u_psram_top/u_psram_init/n2084_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [1]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2084_6 )
);
defparam \u_psram_top/u_psram_init/n2084_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2083_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [2]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2083_6 )
);
defparam \u_psram_top/u_psram_init/n2083_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2082_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [3]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2082_6 )
);
defparam \u_psram_top/u_psram_init/n2082_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2081_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [4]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2081_6 )
);
defparam \u_psram_top/u_psram_init/n2081_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2080_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [5]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2080_6 )
);
defparam \u_psram_top/u_psram_init/n2080_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2079_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [6]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2079_6 )
);
defparam \u_psram_top/u_psram_init/n2079_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2078_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [7]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2078_6 )
);
defparam \u_psram_top/u_psram_init/n2078_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2077_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [8]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2077_6 )
);
defparam \u_psram_top/u_psram_init/n2077_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2076_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [9]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2076_6 )
);
defparam \u_psram_top/u_psram_init/n2076_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2075_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [10]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2075_6 )
);
defparam \u_psram_top/u_psram_init/n2075_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2074_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [11]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2074_6 )
);
defparam \u_psram_top/u_psram_init/n2074_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2073_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [12]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2073_6 )
);
defparam \u_psram_top/u_psram_init/n2073_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2072_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [13]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2072_6 )
);
defparam \u_psram_top/u_psram_init/n2072_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2071_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [14]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2071_6 )
);
defparam \u_psram_top/u_psram_init/n2071_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2070_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [15]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2070_6 )
);
defparam \u_psram_top/u_psram_init/n2070_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2069_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [16]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2069_6 )
);
defparam \u_psram_top/u_psram_init/n2069_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2068_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [17]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2068_6 )
);
defparam \u_psram_top/u_psram_init/n2068_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2067_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [18]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2067_6 )
);
defparam \u_psram_top/u_psram_init/n2067_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2066_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [19]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2066_6 )
);
defparam \u_psram_top/u_psram_init/n2066_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2065_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [20]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2065_6 )
);
defparam \u_psram_top/u_psram_init/n2065_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2064_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [21]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2064_6 )
);
defparam \u_psram_top/u_psram_init/n2064_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2063_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [22]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2063_6 )
);
defparam \u_psram_top/u_psram_init/n2063_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2062_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [23]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2062_6 )
);
defparam \u_psram_top/u_psram_init/n2062_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2061_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [24]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2061_6 )
);
defparam \u_psram_top/u_psram_init/n2061_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2060_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [25]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2060_6 )
);
defparam \u_psram_top/u_psram_init/n2060_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2059_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [26]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2059_6 )
);
defparam \u_psram_top/u_psram_init/n2059_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2058_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [27]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2058_6 )
);
defparam \u_psram_top/u_psram_init/n2058_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2057_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [28]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2057_6 )
);
defparam \u_psram_top/u_psram_init/n2057_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2056_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [29]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2056_6 )
);
defparam \u_psram_top/u_psram_init/n2056_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2055_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [30]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2055_6 )
);
defparam \u_psram_top/u_psram_init/n2055_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n2054_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [31]),
	.I1(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n2054_6 )
);
defparam \u_psram_top/u_psram_init/n2054_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1592_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [1]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1592_6 )
);
defparam \u_psram_top/u_psram_init/n1592_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1591_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [2]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1591_6 )
);
defparam \u_psram_top/u_psram_init/n1591_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1590_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [3]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1590_6 )
);
defparam \u_psram_top/u_psram_init/n1590_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1589_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [4]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1589_6 )
);
defparam \u_psram_top/u_psram_init/n1589_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1588_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [5]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1588_6 )
);
defparam \u_psram_top/u_psram_init/n1588_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1587_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [6]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1587_6 )
);
defparam \u_psram_top/u_psram_init/n1587_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1586_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [7]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1586_6 )
);
defparam \u_psram_top/u_psram_init/n1586_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1585_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [8]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1585_6 )
);
defparam \u_psram_top/u_psram_init/n1585_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1584_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [9]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1584_6 )
);
defparam \u_psram_top/u_psram_init/n1584_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1583_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [10]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1583_6 )
);
defparam \u_psram_top/u_psram_init/n1583_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1582_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [11]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1582_6 )
);
defparam \u_psram_top/u_psram_init/n1582_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1581_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [12]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1581_6 )
);
defparam \u_psram_top/u_psram_init/n1581_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1580_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [13]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1580_6 )
);
defparam \u_psram_top/u_psram_init/n1580_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1579_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [14]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1579_6 )
);
defparam \u_psram_top/u_psram_init/n1579_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1578_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [15]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1578_6 )
);
defparam \u_psram_top/u_psram_init/n1578_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1577_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [16]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1577_6 )
);
defparam \u_psram_top/u_psram_init/n1577_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1576_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [17]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1576_6 )
);
defparam \u_psram_top/u_psram_init/n1576_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1575_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [18]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1575_6 )
);
defparam \u_psram_top/u_psram_init/n1575_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1574_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [19]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1574_6 )
);
defparam \u_psram_top/u_psram_init/n1574_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1573_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [20]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1573_6 )
);
defparam \u_psram_top/u_psram_init/n1573_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1572_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [21]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1572_6 )
);
defparam \u_psram_top/u_psram_init/n1572_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1571_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [22]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1571_6 )
);
defparam \u_psram_top/u_psram_init/n1571_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1570_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [23]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1570_6 )
);
defparam \u_psram_top/u_psram_init/n1570_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1569_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [24]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1569_6 )
);
defparam \u_psram_top/u_psram_init/n1569_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1568_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [25]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1568_6 )
);
defparam \u_psram_top/u_psram_init/n1568_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1567_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [26]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1567_6 )
);
defparam \u_psram_top/u_psram_init/n1567_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1566_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [27]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1566_6 )
);
defparam \u_psram_top/u_psram_init/n1566_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1565_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [28]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1565_6 )
);
defparam \u_psram_top/u_psram_init/n1565_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1564_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [29]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1564_6 )
);
defparam \u_psram_top/u_psram_init/n1564_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1563_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [30]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1563_6 )
);
defparam \u_psram_top/u_psram_init/n1563_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n1562_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [31]),
	.I1(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1562_6 )
);
defparam \u_psram_top/u_psram_init/n1562_s1 .INIT=4'hE;
LUT2 \u_psram_top/u_psram_init/n921_s1  (
	.I0(\u_psram_top/u_psram_init/n643_6 ),
	.I1(\u_psram_top/u_psram_init/wr_data_63_6 ),
	.F(\u_psram_top/u_psram_init/n921_6 )
);
defparam \u_psram_top/u_psram_init/n921_s1 .INIT=4'hE;
LUT4 \u_psram_top/u_psram_init/n2493_s1  (
	.I0(\u_psram_top/u_psram_init/n2493_6 ),
	.I1(\u_psram_top/u_psram_init/n2493_7 ),
	.I2(\u_psram_top/u_psram_init/n2493_8 ),
	.I3(\u_psram_top/u_psram_init/n2493_9 ),
	.F(\u_psram_top/u_psram_init/n2493_4 )
);
defparam \u_psram_top/u_psram_init/n2493_s1 .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_init/n2493_s2  (
	.I0(\u_psram_top/u_psram_init/n_state_10_20 ),
	.I1(\u_psram_top/u_psram_init/n_state_10_21 ),
	.I2(\u_psram_top/u_psram_init/n2493_10 ),
	.F(\u_psram_top/u_psram_init/n2493_5 )
);
defparam \u_psram_top/u_psram_init/n2493_s2 .INIT=8'h80;
LUT2 \u_psram_top/u_psram_init/n135_s1  (
	.I0(\u_psram_top/u_psram_init/c_state [2]),
	.I1(\u_psram_top/u_psram_init/c_state [3]),
	.F(\u_psram_top/u_psram_init/n135_4 )
);
defparam \u_psram_top/u_psram_init/n135_s1 .INIT=4'h1;
LUT4 \u_psram_top/u_psram_init/n135_s2  (
	.I0(\u_psram_top/u_psram_init/c_state [7]),
	.I1(\u_psram_top/u_psram_init/c_state [8]),
	.I2(\u_psram_top/u_psram_init/c_state [9]),
	.I3(\u_psram_top/u_psram_init/c_state [10]),
	.F(\u_psram_top/u_psram_init/n135_5 )
);
defparam \u_psram_top/u_psram_init/n135_s2 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/n135_s3  (
	.I0(\u_psram_top/u_psram_init/c_state [0]),
	.I1(\u_psram_top/u_psram_init/c_state [1]),
	.I2(\u_psram_top/u_psram_init/c_state [4]),
	.I3(\u_psram_top/u_psram_init/c_state [6]),
	.F(\u_psram_top/u_psram_init/n135_6 )
);
defparam \u_psram_top/u_psram_init/n135_s3 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/n174_s1  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [5]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [6]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [7]),
	.F(\u_psram_top/u_psram_init/n174_4 )
);
defparam \u_psram_top/u_psram_init/n174_s1 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/n174_s2  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [2]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [3]),
	.F(\u_psram_top/u_psram_init/n174_5 )
);
defparam \u_psram_top/u_psram_init/n174_s2 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/n174_s3  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [12]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [13]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [14]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [15]),
	.F(\u_psram_top/u_psram_init/n174_6 )
);
defparam \u_psram_top/u_psram_init/n174_s3 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/n174_s4  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [8]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [9]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [10]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [11]),
	.F(\u_psram_top/u_psram_init/n174_7 )
);
defparam \u_psram_top/u_psram_init/n174_s4 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/out_dq_Z_15_s0  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [3]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [5]),
	.I2(\u_psram_top/u_psram_init/timer_cnt [4]),
	.I3(\u_psram_top/u_psram_init/timer_cnt [2]),
	.F(\u_psram_top/u_psram_init/out_dq_Z_15_6 )
);
defparam \u_psram_top/u_psram_init/out_dq_Z_15_s0 .INIT=16'h1000;
LUT3 \u_psram_top/u_psram_init/n2491_s1  (
	.I0(\u_psram_top/u_psram_init/n_state_10_20 ),
	.I1(\u_psram_top/u_psram_init/n_state_10_21 ),
	.I2(\u_psram_top/u_psram_init/n2491_5 ),
	.F(\u_psram_top/u_psram_init/n2491_4 )
);
defparam \u_psram_top/u_psram_init/n2491_s1 .INIT=8'h80;
LUT2 \u_psram_top/u_psram_init/n643_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.F(\u_psram_top/u_psram_init/n643_7 )
);
defparam \u_psram_top/u_psram_init/n643_s4 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/n643_s5  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [3]),
	.F(\u_psram_top/u_psram_init/n643_8 )
);
defparam \u_psram_top/u_psram_init/n643_s5 .INIT=4'h4;
LUT3 \u_psram_top/u_psram_init/n1166_s6  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [0]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [1]),
	.I2(\u_psram_top/u_psram_init/phase_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1166_9 )
);
defparam \u_psram_top/u_psram_init/n1166_s6 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n1252_s3  (
	.I0(\u_psram_top/u_psram_init/n2491_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [0]),
	.I3(\u_psram_top/u_psram_init/timer_cnt1_5_9 ),
	.F(\u_psram_top/u_psram_init/n1252_6 )
);
defparam \u_psram_top/u_psram_init/n1252_s3 .INIT=16'h0777;
LUT4 \u_psram_top/u_psram_init/n1288_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [5]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].times_reg [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [6]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].times_reg [3]),
	.F(\u_psram_top/u_psram_init/n1288_4 )
);
defparam \u_psram_top/u_psram_init/n1288_s1 .INIT=16'h9009;
LUT4 \u_psram_top/u_psram_init/n1288_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [7]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].times_reg [4]),
	.F(\u_psram_top/u_psram_init/n1288_5 )
);
defparam \u_psram_top/u_psram_init/n1288_s2 .INIT=16'h1001;
LUT4 \u_psram_top/u_psram_init/n1288_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [3]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].times_reg [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [4]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].times_reg [1]),
	.F(\u_psram_top/u_psram_init/n1288_6 )
);
defparam \u_psram_top/u_psram_init/n1288_s3 .INIT=16'h9009;
LUT4 \u_psram_top/u_psram_init/n1434_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [2]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [4]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [5]),
	.F(\u_psram_top/u_psram_init/n1434_4 )
);
defparam \u_psram_top/u_psram_init/n1434_s1 .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_init/n1434_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.F(\u_psram_top/u_psram_init/n1434_5 )
);
defparam \u_psram_top/u_psram_init/n1434_s2 .INIT=8'h10;
LUT3 \u_psram_top/u_psram_init/n1468_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [0]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [1]),
	.I2(\u_psram_top/u_psram_init/phase_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1468_4 )
);
defparam \u_psram_top/u_psram_init/n1468_s1 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_init/n1469_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [1]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [0]),
	.I2(\u_psram_top/u_psram_init/phase_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1469_4 )
);
defparam \u_psram_top/u_psram_init/n1469_s1 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_init/n1470_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [0]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [1]),
	.I2(\u_psram_top/u_psram_init/phase_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1470_4 )
);
defparam \u_psram_top/u_psram_init/n1470_s1 .INIT=8'h10;
LUT3 \u_psram_top/u_psram_init/n1471_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [2]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [1]),
	.I2(\u_psram_top/u_psram_init/phase_cnt [0]),
	.F(\u_psram_top/u_psram_init/n1471_4 )
);
defparam \u_psram_top/u_psram_init/n1471_s1 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_init/n1472_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [0]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [2]),
	.I2(\u_psram_top/u_psram_init/phase_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1472_4 )
);
defparam \u_psram_top/u_psram_init/n1472_s1 .INIT=8'h10;
LUT3 \u_psram_top/u_psram_init/n1473_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [1]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [2]),
	.I2(\u_psram_top/u_psram_init/phase_cnt [0]),
	.F(\u_psram_top/u_psram_init/n1473_4 )
);
defparam \u_psram_top/u_psram_init/n1473_s1 .INIT=8'h10;
LUT3 \u_psram_top/u_psram_init/n1474_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [0]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [1]),
	.I2(\u_psram_top/u_psram_init/phase_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1474_4 )
);
defparam \u_psram_top/u_psram_init/n1474_s1 .INIT=8'h01;
LUT3 \u_psram_top/u_psram_init/n1475_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [3]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1475_4 )
);
defparam \u_psram_top/u_psram_init/n1475_s1 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_init/n1483_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [4]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1483_4 )
);
defparam \u_psram_top/u_psram_init/n1483_s1 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_init/n1491_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [3]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1434_3 ),
	.F(\u_psram_top/u_psram_init/n1491_4 )
);
defparam \u_psram_top/u_psram_init/n1491_s1 .INIT=8'h10;
LUT4 \u_psram_top/u_psram_init/n1680_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I3(\u_psram_top/u_psram_init/adjust_over [0]),
	.F(\u_psram_top/u_psram_init/n1680_4 )
);
defparam \u_psram_top/u_psram_init/n1680_s1 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/n1744_s3  (
	.I0(\u_psram_top/u_psram_init/n2491_4 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [0]),
	.I3(\u_psram_top/u_psram_init/timer_cnt1_5_9 ),
	.F(\u_psram_top/u_psram_init/n1744_6 )
);
defparam \u_psram_top/u_psram_init/n1744_s3 .INIT=16'h0777;
LUT4 \u_psram_top/u_psram_init/n2529_s1  (
	.I0(\u_psram_top/u_psram_init/n2529_5 ),
	.I1(\u_psram_top/u_psram_init/n2529_6 ),
	.I2(\u_psram_top/u_psram_init/n2529_7 ),
	.I3(\u_psram_top/u_psram_init/n2529_8 ),
	.F(\u_psram_top/u_psram_init/n2529_4 )
);
defparam \u_psram_top/u_psram_init/n2529_s1 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n1780_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [5]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].times_reg [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [6]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].times_reg [3]),
	.F(\u_psram_top/u_psram_init/n1780_4 )
);
defparam \u_psram_top/u_psram_init/n1780_s1 .INIT=16'h9009;
LUT4 \u_psram_top/u_psram_init/n1780_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [3]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].times_reg [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [4]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].times_reg [1]),
	.F(\u_psram_top/u_psram_init/n1780_5 )
);
defparam \u_psram_top/u_psram_init/n1780_s2 .INIT=16'h9009;
LUT4 \u_psram_top/u_psram_init/n1780_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [7]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].times_reg [4]),
	.F(\u_psram_top/u_psram_init/n1780_6 )
);
defparam \u_psram_top/u_psram_init/n1780_s3 .INIT=16'h1001;
LUT3 \u_psram_top/u_psram_init/n1926_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [2]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [4]),
	.F(\u_psram_top/u_psram_init/n1926_4 )
);
defparam \u_psram_top/u_psram_init/n1926_s1 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n1926_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [1]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [5]),
	.F(\u_psram_top/u_psram_init/n1926_5 )
);
defparam \u_psram_top/u_psram_init/n1926_s2 .INIT=16'h4000;
LUT3 \u_psram_top/u_psram_init/n1967_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [3]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n1967_4 )
);
defparam \u_psram_top/u_psram_init/n1967_s1 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_init/n1975_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [4]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n1975_4 )
);
defparam \u_psram_top/u_psram_init/n1975_s1 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_init/n1983_s1  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [3]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n1983_4 )
);
defparam \u_psram_top/u_psram_init/n1983_s1 .INIT=8'h10;
LUT2 \u_psram_top/u_psram_init/n2172_s1  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.F(\u_psram_top/u_psram_init/n2172_4 )
);
defparam \u_psram_top/u_psram_init/n2172_s1 .INIT=4'h4;
LUT4 \u_psram_top/u_psram_init/tvcs_cnt_15_s4  (
	.I0(\u_psram_top/u_psram_init/c_state [0]),
	.I1(\u_psram_top/u_psram_init/c_state [6]),
	.I2(\u_psram_top/u_psram_init/c_state [1]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt_15_10 ),
	.F(\u_psram_top/u_psram_init/tvcs_cnt_15_9 )
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_15_s4 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/timer_cnt_5_s4  (
	.I0(\u_psram_top/u_psram_init/c_state [5]),
	.I1(\u_psram_top/u_psram_init/n_state_10_21 ),
	.I2(\u_psram_top/u_psram_init/n135_5 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt_5_10 ),
	.F(\u_psram_top/u_psram_init/timer_cnt_5_9 )
);
defparam \u_psram_top/u_psram_init/timer_cnt_5_s4 .INIT=16'h4000;
LUT3 \u_psram_top/u_psram_init/timer_cnt0_5_s4  (
	.I0(\u_psram_top/u_psram_init/n135_5 ),
	.I1(\u_psram_top/u_psram_init/n135_6 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt0_5_10 ),
	.F(\u_psram_top/u_psram_init/timer_cnt0_5_9 )
);
defparam \u_psram_top/u_psram_init/timer_cnt0_5_s4 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/wr_data_63_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt1 [5]),
	.I2(\u_psram_top/u_psram_init/wr_data_63_9 ),
	.I3(\u_psram_top/u_psram_init/n1182_10 ),
	.F(\u_psram_top/u_psram_init/wr_data_63_6 )
);
defparam \u_psram_top/u_psram_init/wr_data_63_s4 .INIT=16'h0100;
LUT3 \u_psram_top/u_psram_init/read_over_s4  (
	.I0(\u_psram_top/u_psram_init/read_cnt [3]),
	.I1(\u_psram_top/u_psram_init/read_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1097_8 ),
	.F(\u_psram_top/u_psram_init/read_over_9 )
);
defparam \u_psram_top/u_psram_init/read_over_s4 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/read_over_s5  (
	.I0(\u_psram_top/u_psram_init/read_cnt [5]),
	.I1(\u_psram_top/u_psram_init/read_cnt [6]),
	.I2(\u_psram_top/u_psram_init/read_cnt [7]),
	.I3(\u_psram_top/u_psram_init/read_cnt [8]),
	.F(\u_psram_top/u_psram_init/read_over_10 )
);
defparam \u_psram_top/u_psram_init/read_over_s5 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_init/timer_cnt1_5_s4  (
	.I0(\u_psram_top/u_psram_init/c_state [5]),
	.I1(\u_psram_top/u_psram_init/n_state_10_21 ),
	.I2(\u_psram_top/u_psram_init/n135_5 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt1_5_10 ),
	.F(\u_psram_top/u_psram_init/timer_cnt1_5_9 )
);
defparam \u_psram_top/u_psram_init/timer_cnt1_5_s4 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_12 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_13 ),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_14 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_15 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_9 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s4 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s5  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I1(\u_psram_top/rd_data_d [0]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_16 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_10 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s5 .INIT=16'h1000;
LUT2 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s6  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_17 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_18 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_11 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s6 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_12 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_13 ),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_14 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_15 ),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_9 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s4 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s5  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_16 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_17 ),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_18 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_19 ),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_10 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s5 .INIT=16'h8000;
LUT2 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s6  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_20 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_21 ),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_11 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s6 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_init/n_state_10_s16  (
	.I0(\u_psram_top/u_psram_init/c_state [2]),
	.I1(\u_psram_top/u_psram_init/c_state [3]),
	.I2(\u_psram_top/u_psram_init/c_state [4]),
	.I3(\u_psram_top/u_psram_init/c_state [5]),
	.F(\u_psram_top/u_psram_init/n_state_10_20 )
);
defparam \u_psram_top/u_psram_init/n_state_10_s16 .INIT=16'h0001;
LUT3 \u_psram_top/u_psram_init/n_state_10_s17  (
	.I0(\u_psram_top/u_psram_init/c_state [0]),
	.I1(\u_psram_top/u_psram_init/c_state [1]),
	.I2(\u_psram_top/u_psram_init/c_state [6]),
	.F(\u_psram_top/u_psram_init/n_state_10_21 )
);
defparam \u_psram_top/u_psram_init/n_state_10_s17 .INIT=8'h01;
LUT4 \u_psram_top/u_psram_init/n_state_10_s18  (
	.I0(\u_psram_top/u_psram_init/c_state [7]),
	.I1(\u_psram_top/u_psram_init/c_state [8]),
	.I2(\u_psram_top/u_psram_init/c_state [9]),
	.I3(\u_psram_top/u_psram_init/c_state [10]),
	.F(\u_psram_top/u_psram_init/n_state_10_22 )
);
defparam \u_psram_top/u_psram_init/n_state_10_s18 .INIT=16'h0110;
LUT4 \u_psram_top/u_psram_init/n_state_9_s16  (
	.I0(\u_psram_top/u_psram_init/c_state [6]),
	.I1(\u_psram_top/u_psram_init/n_state_10_20 ),
	.I2(\u_psram_top/u_psram_init/n_state_9_21 ),
	.I3(\u_psram_top/u_psram_init/n135_5 ),
	.F(\u_psram_top/u_psram_init/n_state_9_20 )
);
defparam \u_psram_top/u_psram_init/n_state_9_s16 .INIT=16'h8000;
LUT2 \u_psram_top/u_psram_init/n_state_8_s15  (
	.I0(\u_psram_top/u_psram_init/adjust_over [0]),
	.I1(\u_psram_top/u_psram_init/adjust_over [1]),
	.F(\u_psram_top/u_psram_init/n_state_8_19 )
);
defparam \u_psram_top/u_psram_init/n_state_8_s15 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/n_state_8_s16  (
	.I0(\u_psram_top/u_psram_init/delay_wait_over [0]),
	.I1(\u_psram_top/u_psram_init/delay_wait_over [1]),
	.F(\u_psram_top/u_psram_init/n_state_8_20 )
);
defparam \u_psram_top/u_psram_init/n_state_8_s16 .INIT=4'h8;
LUT3 \u_psram_top/u_psram_init/n_state_7_s16  (
	.I0(\u_psram_top/u_psram_init/calib_done [1]),
	.I1(\u_psram_top/u_psram_init/calib_done [0]),
	.I2(\u_psram_top/u_psram_init/phase_over ),
	.F(\u_psram_top/u_psram_init/n_state_7_20 )
);
defparam \u_psram_top/u_psram_init/n_state_7_s16 .INIT=8'h70;
LUT4 \u_psram_top/u_psram_init/n_state_4_s16  (
	.I0(\u_psram_top/u_psram_init/calib_done [1]),
	.I1(\u_psram_top/u_psram_init/calib_done [0]),
	.I2(\u_psram_top/u_psram_init/phase_over ),
	.I3(\u_psram_top/u_psram_init/n_state_9_20 ),
	.F(\u_psram_top/u_psram_init/n_state_4_20 )
);
defparam \u_psram_top/u_psram_init/n_state_4_s16 .INIT=16'h0700;
LUT4 \u_psram_top/u_psram_init/n_state_4_s17  (
	.I0(\u_psram_top/u_psram_init/n2491_4 ),
	.I1(\u_psram_top/u_psram_init/n_state_8_19 ),
	.I2(\u_psram_top/u_psram_init/write_done ),
	.I3(\u_psram_top/u_psram_init/timer_cnt0_5_9 ),
	.F(\u_psram_top/u_psram_init/n_state_4_21 )
);
defparam \u_psram_top/u_psram_init/n_state_4_s17 .INIT=16'h0777;
LUT4 \u_psram_top/u_psram_init/n_state_1_s16  (
	.I0(\u_psram_top/u_psram_init/c_state [6]),
	.I1(\u_psram_top/u_psram_init/c_state [0]),
	.I2(\u_psram_top/u_psram_init/c_state [1]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt_15_10 ),
	.F(\u_psram_top/u_psram_init/n_state_1_20 )
);
defparam \u_psram_top/u_psram_init/n_state_1_s16 .INIT=16'h1400;
LUT4 \u_psram_top/u_psram_init/n_state_0_s17  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1_5_9 ),
	.I1(\u_psram_top/u_psram_init/timer_cnt_5_9 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt0_5_9 ),
	.I3(\u_psram_top/u_psram_init/n_state_9_20 ),
	.F(\u_psram_top/u_psram_init/n_state_0_21 )
);
defparam \u_psram_top/u_psram_init/n_state_0_s17 .INIT=16'h0001;
LUT2 \u_psram_top/u_psram_init/n1900_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1900_8 )
);
defparam \u_psram_top/u_psram_init/n1900_s3 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/n1898_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [2]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [3]),
	.F(\u_psram_top/u_psram_init/n1898_8 )
);
defparam \u_psram_top/u_psram_init/n1898_s3 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/n1408_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1408_8 )
);
defparam \u_psram_top/u_psram_init/n1408_s3 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_init/n1184_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt1 [1]),
	.F(\u_psram_top/u_psram_init/n1184_8 )
);
defparam \u_psram_top/u_psram_init/n1184_s3 .INIT=4'h8;
LUT3 \u_psram_top/u_psram_init/n1097_s3  (
	.I0(\u_psram_top/u_psram_init/read_cnt [0]),
	.I1(\u_psram_top/u_psram_init/read_cnt [1]),
	.I2(\u_psram_top/u_psram_init/read_cnt [2]),
	.F(\u_psram_top/u_psram_init/n1097_8 )
);
defparam \u_psram_top/u_psram_init/n1097_s3 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n1094_s3  (
	.I0(\u_psram_top/u_psram_init/read_cnt [3]),
	.I1(\u_psram_top/u_psram_init/read_cnt [4]),
	.I2(\u_psram_top/u_psram_init/read_cnt [5]),
	.I3(\u_psram_top/u_psram_init/n1097_8 ),
	.F(\u_psram_top/u_psram_init/n1094_8 )
);
defparam \u_psram_top/u_psram_init/n1094_s3 .INIT=16'h8000;
LUT2 \u_psram_top/u_psram_init/n1092_s3  (
	.I0(\u_psram_top/u_psram_init/read_cnt [6]),
	.I1(\u_psram_top/u_psram_init/read_cnt [7]),
	.F(\u_psram_top/u_psram_init/n1092_8 )
);
defparam \u_psram_top/u_psram_init/n1092_s3 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_init/n916_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [3]),
	.F(\u_psram_top/u_psram_init/n916_9 )
);
defparam \u_psram_top/u_psram_init/n916_s4 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/n205_s3  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [2]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [3]),
	.F(\u_psram_top/u_psram_init/n205_8 )
);
defparam \u_psram_top/u_psram_init/n205_s3 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n202_s3  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [5]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [6]),
	.I3(\u_psram_top/u_psram_init/n205_8 ),
	.F(\u_psram_top/u_psram_init/n202_8 )
);
defparam \u_psram_top/u_psram_init/n202_s3 .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_init/n200_s3  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [7]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [8]),
	.I2(\u_psram_top/u_psram_init/n202_8 ),
	.F(\u_psram_top/u_psram_init/n200_8 )
);
defparam \u_psram_top/u_psram_init/n200_s3 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n197_s3  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [7]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [8]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [9]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [10]),
	.F(\u_psram_top/u_psram_init/n197_8 )
);
defparam \u_psram_top/u_psram_init/n197_s3 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n196_s3  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [11]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [12]),
	.I2(\u_psram_top/u_psram_init/n202_8 ),
	.I3(\u_psram_top/u_psram_init/n197_8 ),
	.F(\u_psram_top/u_psram_init/n196_8 )
);
defparam \u_psram_top/u_psram_init/n196_s3 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/out_dq_Z_16_s0  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [2]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [4]),
	.I2(\u_psram_top/u_psram_init/timer_cnt [3]),
	.I3(\u_psram_top/u_psram_init/timer_cnt [5]),
	.F(\u_psram_top/u_psram_init/out_dq_Z_16_5 )
);
defparam \u_psram_top/u_psram_init/out_dq_Z_16_s0 .INIT=16'h1000;
LUT3 \u_psram_top/u_psram_init/n270_s2  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top/u_psram_init/timer_cnt [2]),
	.F(\u_psram_top/u_psram_init/n270_7 )
);
defparam \u_psram_top/u_psram_init/n270_s2 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n2493_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [4]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].id_reg [5]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].id_reg [6]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].id_reg [7]),
	.F(\u_psram_top/u_psram_init/n2493_6 )
);
defparam \u_psram_top/u_psram_init/n2493_s3 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n2493_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].id_reg [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].id_reg [2]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].id_reg [3]),
	.F(\u_psram_top/u_psram_init/n2493_7 )
);
defparam \u_psram_top/u_psram_init/n2493_s4 .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_init/n2493_s5  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [12]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].id_reg [13]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].id_reg [14]),
	.F(\u_psram_top/u_psram_init/n2493_8 )
);
defparam \u_psram_top/u_psram_init/n2493_s5 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n2493_s6  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].id_reg [8]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].id_reg [9]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].id_reg [10]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].id_reg [11]),
	.F(\u_psram_top/u_psram_init/n2493_9 )
);
defparam \u_psram_top/u_psram_init/n2493_s6 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n2493_s7  (
	.I0(\u_psram_top/u_psram_init/c_state [8]),
	.I1(\u_psram_top/u_psram_init/c_state [9]),
	.I2(\u_psram_top/u_psram_init/c_state [10]),
	.I3(\u_psram_top/u_psram_init/c_state [7]),
	.F(\u_psram_top/u_psram_init/n2493_10 )
);
defparam \u_psram_top/u_psram_init/n2493_s7 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/n2491_s2  (
	.I0(\u_psram_top/u_psram_init/c_state [7]),
	.I1(\u_psram_top/u_psram_init/c_state [9]),
	.I2(\u_psram_top/u_psram_init/c_state [10]),
	.I3(\u_psram_top/u_psram_init/c_state [8]),
	.F(\u_psram_top/u_psram_init/n2491_5 )
);
defparam \u_psram_top/u_psram_init/n2491_s2 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/n2529_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [4]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].id_reg [5]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].id_reg [6]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].id_reg [7]),
	.F(\u_psram_top/u_psram_init/n2529_5 )
);
defparam \u_psram_top/u_psram_init/n2529_s2 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n2529_s3  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [0]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].id_reg [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].id_reg [2]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].id_reg [3]),
	.F(\u_psram_top/u_psram_init/n2529_6 )
);
defparam \u_psram_top/u_psram_init/n2529_s3 .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_init/n2529_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [12]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].id_reg [13]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].id_reg [14]),
	.F(\u_psram_top/u_psram_init/n2529_7 )
);
defparam \u_psram_top/u_psram_init/n2529_s4 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n2529_s5  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].id_reg [8]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].id_reg [9]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].id_reg [10]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].id_reg [11]),
	.F(\u_psram_top/u_psram_init/n2529_8 )
);
defparam \u_psram_top/u_psram_init/n2529_s5 .INIT=16'h8000;
LUT2 \u_psram_top/u_psram_init/tvcs_cnt_15_s5  (
	.I0(\u_psram_top/u_psram_init/n_state_10_20 ),
	.I1(\u_psram_top/u_psram_init/n135_5 ),
	.F(\u_psram_top/u_psram_init/tvcs_cnt_15_10 )
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_15_s5 .INIT=4'h8;
LUT3 \u_psram_top/u_psram_init/timer_cnt_5_s5  (
	.I0(\u_psram_top/u_psram_init/c_state [3]),
	.I1(\u_psram_top/u_psram_init/c_state [4]),
	.I2(\u_psram_top/u_psram_init/c_state [2]),
	.F(\u_psram_top/u_psram_init/timer_cnt_5_10 )
);
defparam \u_psram_top/u_psram_init/timer_cnt_5_s5 .INIT=8'h10;
LUT3 \u_psram_top/u_psram_init/timer_cnt0_5_s5  (
	.I0(\u_psram_top/u_psram_init/c_state [2]),
	.I1(\u_psram_top/u_psram_init/c_state [5]),
	.I2(\u_psram_top/u_psram_init/c_state [3]),
	.F(\u_psram_top/u_psram_init/timer_cnt0_5_10 )
);
defparam \u_psram_top/u_psram_init/timer_cnt0_5_s5 .INIT=8'h10;
LUT3 \u_psram_top/u_psram_init/timer_cnt1_5_s5  (
	.I0(\u_psram_top/u_psram_init/c_state [2]),
	.I1(\u_psram_top/u_psram_init/c_state [3]),
	.I2(\u_psram_top/u_psram_init/c_state [4]),
	.F(\u_psram_top/u_psram_init/timer_cnt1_5_10 )
);
defparam \u_psram_top/u_psram_init/timer_cnt1_5_s5 .INIT=8'h10;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s7  (
	.I0(\u_psram_top/rd_data_d [20]),
	.I1(\u_psram_top/rd_data_d [22]),
	.I2(\u_psram_top/rd_data_d [4]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_19 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_12 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s7 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s8  (
	.I0(\u_psram_top/rd_data_d [54]),
	.I1(\u_psram_top/rd_data_d [52]),
	.I2(\u_psram_top/rd_data_d [53]),
	.I3(\u_psram_top/rd_data_d [55]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_13 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s8 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s9  (
	.I0(\u_psram_top/rd_data_d [48]),
	.I1(\u_psram_top/rd_data_d [37]),
	.I2(\u_psram_top/rd_data_d [38]),
	.I3(\u_psram_top/rd_data_d [51]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_14 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s9 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s10  (
	.I0(\u_psram_top/rd_data_d [35]),
	.I1(\u_psram_top/rd_data_d [36]),
	.I2(\u_psram_top/rd_data_d [34]),
	.I3(\u_psram_top/rd_data_d [23]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_15 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s10 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s11  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_20 ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_21 ),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_22 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_23 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_16 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s11 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s12  (
	.I0(\u_psram_top/rd_data_d [39]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_24 ),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_25 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_26 ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_17 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s12 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s13  (
	.I0(\u_psram_top/rd_data_d [19]),
	.I1(\u_psram_top/rd_data_d [18]),
	.I2(\u_psram_top/rd_data_d [17]),
	.I3(\u_psram_top/rd_data_d [16]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_18 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s13 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s7  (
	.I0(\u_psram_top/rd_data_d [28]),
	.I1(\u_psram_top/rd_data_d [30]),
	.I2(\u_psram_top/rd_data_d [12]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_22 ),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_12 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s7 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s8  (
	.I0(\u_psram_top/rd_data_d [62]),
	.I1(\u_psram_top/rd_data_d [60]),
	.I2(\u_psram_top/rd_data_d [61]),
	.I3(\u_psram_top/rd_data_d [63]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_13 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s8 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s9  (
	.I0(\u_psram_top/rd_data_d [56]),
	.I1(\u_psram_top/rd_data_d [45]),
	.I2(\u_psram_top/rd_data_d [46]),
	.I3(\u_psram_top/rd_data_d [59]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_14 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s9 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s10  (
	.I0(\u_psram_top/rd_data_d [43]),
	.I1(\u_psram_top/rd_data_d [44]),
	.I2(\u_psram_top/rd_data_d [42]),
	.I3(\u_psram_top/rd_data_d [31]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_15 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s10 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s11  (
	.I0(\u_psram_top/rd_data_d [8]),
	.I1(\u_psram_top/rd_data_d [10]),
	.I2(\u_psram_top/u_psram_init/n2172_4 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_23 ),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_16 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s11 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s12  (
	.I0(\u_psram_top/rd_data_d [63]),
	.I1(\u_psram_top/rd_data_d [61]),
	.I2(\u_psram_top/rd_data_d [62]),
	.I3(\u_psram_top/rd_data_d [60]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_17 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s12 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s13  (
	.I0(\u_psram_top/rd_data_d [59]),
	.I1(\u_psram_top/rd_data_d [46]),
	.I2(\u_psram_top/rd_data_d [56]),
	.I3(\u_psram_top/rd_data_d [45]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_18 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s13 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s14  (
	.I0(\u_psram_top/rd_data_d [44]),
	.I1(\u_psram_top/rd_data_d [42]),
	.I2(\u_psram_top/rd_data_d [31]),
	.I3(\u_psram_top/rd_data_d [43]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_19 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s14 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s15  (
	.I0(\u_psram_top/rd_data_d [47]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_24 ),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_25 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_26 ),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_20 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s15 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s16  (
	.I0(\u_psram_top/rd_data_d [27]),
	.I1(\u_psram_top/rd_data_d [26]),
	.I2(\u_psram_top/rd_data_d [25]),
	.I3(\u_psram_top/rd_data_d [24]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_21 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s16 .INIT=16'h1000;
LUT2 \u_psram_top/u_psram_init/n_state_9_s17  (
	.I0(\u_psram_top/u_psram_init/c_state [0]),
	.I1(\u_psram_top/u_psram_init/c_state [1]),
	.F(\u_psram_top/u_psram_init/n_state_9_21 )
);
defparam \u_psram_top/u_psram_init/n_state_9_s17 .INIT=4'h1;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s14  (
	.I0(\u_psram_top/rd_data_d [2]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0]),
	.I3(\u_psram_top/rd_data_d [0]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_19 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s14 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s15  (
	.I0(\u_psram_top/rd_data_d [36]),
	.I1(\u_psram_top/rd_data_d [34]),
	.I2(\u_psram_top/rd_data_d [23]),
	.I3(\u_psram_top/rd_data_d [35]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_20 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s15 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s16  (
	.I0(\u_psram_top/rd_data_d [22]),
	.I1(\u_psram_top/rd_data_d [4]),
	.I2(\u_psram_top/rd_data_d [20]),
	.I3(\u_psram_top/rd_data_d [2]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_21 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s16 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s17  (
	.I0(\u_psram_top/rd_data_d [55]),
	.I1(\u_psram_top/rd_data_d [53]),
	.I2(\u_psram_top/rd_data_d [54]),
	.I3(\u_psram_top/rd_data_d [52]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_22 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s17 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s18  (
	.I0(\u_psram_top/rd_data_d [51]),
	.I1(\u_psram_top/rd_data_d [38]),
	.I2(\u_psram_top/rd_data_d [48]),
	.I3(\u_psram_top/rd_data_d [37]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_23 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s18 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s19  (
	.I0(\u_psram_top/rd_data_d [5]),
	.I1(\u_psram_top/rd_data_d [1]),
	.I2(\u_psram_top/rd_data_d [3]),
	.I3(\u_psram_top/rd_data_d [6]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_24 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s19 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s20  (
	.I0(init_calib),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_top/rd_data_d [49]),
	.I3(\u_psram_top/rd_data_d [50]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_25 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s20 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s21  (
	.I0(\u_psram_top/rd_data_d [32]),
	.I1(\u_psram_top/rd_data_d [33]),
	.I2(\u_psram_top/rd_data_d [21]),
	.I3(\u_psram_top/rd_data_d [7]),
	.F(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_26 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s21 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s17  (
	.I0(\u_psram_top/rd_data_d [10]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [1]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0]),
	.I3(\u_psram_top/rd_data_d [8]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_22 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s17 .INIT=16'h4000;
LUT3 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s18  (
	.I0(\u_psram_top/rd_data_d [30]),
	.I1(\u_psram_top/rd_data_d [12]),
	.I2(\u_psram_top/rd_data_d [28]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_23 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s18 .INIT=8'h10;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s19  (
	.I0(\u_psram_top/rd_data_d [13]),
	.I1(\u_psram_top/rd_data_d [9]),
	.I2(\u_psram_top/rd_data_d [11]),
	.I3(\u_psram_top/rd_data_d [14]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_24 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s19 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s20  (
	.I0(init_calib),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [2]),
	.I2(\u_psram_top/rd_data_d [57]),
	.I3(\u_psram_top/rd_data_d [58]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_25 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s20 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s21  (
	.I0(\u_psram_top/rd_data_d [40]),
	.I1(\u_psram_top/rd_data_d [41]),
	.I2(\u_psram_top/rd_data_d [29]),
	.I3(\u_psram_top/rd_data_d [15]),
	.F(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_26 )
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s21 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/n258_s7  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [3]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [0]),
	.I2(\u_psram_top/u_psram_init/timer_cnt [1]),
	.I3(\u_psram_top/u_psram_init/timer_cnt [2]),
	.F(\u_psram_top/u_psram_init/n258_11 )
);
defparam \u_psram_top/u_psram_init/n258_s7 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/out_dq_Z_62_s0  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [1]),
	.I2(\u_psram_top/u_psram_init/out_dq_Z_15_6 ),
	.I3(\u_psram_top/out_dq_Z [16]),
	.F(\u_psram_top/out_dq_Z [62])
);
defparam \u_psram_top/u_psram_init/out_dq_Z_62_s0 .INIT=16'hFF10;
LUT4 \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_s5  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d ),
	.I2(\u_psram_top/u_psram_init/timer_cnt1_5_9 ),
	.I3(\u_psram_top/cmd_en_calib ),
	.F(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_11 )
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_s5 .INIT=16'h00BF;
LUT4 \u_psram_top/u_psram_init/read_cnt_8_s4  (
	.I0(init_calib),
	.I1(\u_psram_top/rd_data_valid_d ),
	.I2(\u_psram_top/u_psram_init/rd_data_valid_d_4 ),
	.I3(\u_psram_top/u_psram_init/c_state [6]),
	.F(\u_psram_top/u_psram_init/read_cnt_8_10 )
);
defparam \u_psram_top/u_psram_init/read_cnt_8_s4 .INIT=16'hFFB0;
LUT3 \u_psram_top/u_psram_init/n1960_s2  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [3]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [4]),
	.I2(\u_psram_top/u_psram_init/n1926_3 ),
	.F(\u_psram_top/u_psram_init/n1960_6 )
);
defparam \u_psram_top/u_psram_init/n1960_s2 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_init/n1468_s3  (
	.I0(\u_psram_top/u_psram_init/n1434_3 ),
	.I1(\u_psram_top/u_psram_init/phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/phase_cnt [4]),
	.F(\u_psram_top/u_psram_init/n1468_7 )
);
defparam \u_psram_top/u_psram_init/n1468_s3 .INIT=8'h80;
LUT3 \u_psram_top/u_psram_init/n1166_s8  (
	.I0(\u_psram_top/u_psram_init/n1166_9 ),
	.I1(\u_psram_top/u_psram_init/phase_cnt [3]),
	.I2(\u_psram_top/u_psram_init/phase_cnt [4]),
	.F(\u_psram_top/u_psram_init/n1166_12 )
);
defparam \u_psram_top/u_psram_init/n1166_s8 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_init/n1182_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1 [2]),
	.I1(\u_psram_top/u_psram_init/timer_cnt1 [3]),
	.I2(\u_psram_top/u_psram_init/timer_cnt1 [0]),
	.I3(\u_psram_top/u_psram_init/timer_cnt1 [1]),
	.F(\u_psram_top/u_psram_init/n1182_10 )
);
defparam \u_psram_top/u_psram_init/n1182_s4 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n1184_s4  (
	.I0(\u_psram_top/u_psram_init/c_state [6]),
	.I1(\u_psram_top/u_psram_init/timer_cnt1 [2]),
	.I2(\u_psram_top/u_psram_init/timer_cnt1 [0]),
	.I3(\u_psram_top/u_psram_init/timer_cnt1 [1]),
	.F(\u_psram_top/u_psram_init/n1184_10 )
);
defparam \u_psram_top/u_psram_init/n1184_s4 .INIT=16'h1444;
LUT4 \u_psram_top/u_psram_init/n1406_s4  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [2]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [3]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1406_10 )
);
defparam \u_psram_top/u_psram_init/n1406_s4 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n1408_s4  (
	.I0(\u_psram_top/u_psram_init/read_over ),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1408_10 )
);
defparam \u_psram_top/u_psram_init/n1408_s4 .INIT=16'h1444;
LUT4 \u_psram_top/u_psram_init/n200_s4  (
	.I0(\u_psram_top/u_psram_init/tvcs_cnt [9]),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt [7]),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [8]),
	.I3(\u_psram_top/u_psram_init/n202_8 ),
	.F(\u_psram_top/u_psram_init/n200_10 )
);
defparam \u_psram_top/u_psram_init/n200_s4 .INIT=16'h6AAA;
LUT3 \u_psram_top/u_psram_init/n917_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/n916_9 ),
	.F(\u_psram_top/u_psram_init/n917_10 )
);
defparam \u_psram_top/u_psram_init/n917_s4 .INIT=8'h10;
LUT3 \u_psram_top/u_psram_init/n919_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/n916_9 ),
	.F(\u_psram_top/u_psram_init/n919_10 )
);
defparam \u_psram_top/u_psram_init/n919_s4 .INIT=8'h20;
LUT4 \u_psram_top/u_psram_init/n_state_0_s18  (
	.I0(\u_psram_top/u_psram_init/n2493_5 ),
	.I1(\u_psram_top/u_psram_init/n_state_10_20 ),
	.I2(\u_psram_top/u_psram_init/n_state_10_21 ),
	.I3(\u_psram_top/u_psram_init/n_state_10_22 ),
	.F(\u_psram_top/u_psram_init/n_state_0_23 )
);
defparam \u_psram_top/u_psram_init/n_state_0_s18 .INIT=16'h1555;
LUT4 \u_psram_top/u_psram_init/n145_s1  (
	.I0(\u_psram_top/u_psram_init/c_state [9]),
	.I1(\u_psram_top/u_psram_init/n_state_10_20 ),
	.I2(\u_psram_top/u_psram_init/n_state_10_21 ),
	.I3(\u_psram_top/u_psram_init/n_state_10_22 ),
	.F(\u_psram_top/u_psram_init/n145_5 )
);
defparam \u_psram_top/u_psram_init/n145_s1 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/n1900_s4  (
	.I0(\u_psram_top/u_psram_init/read_over ),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [2]),
	.I2(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [0]),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [1]),
	.F(\u_psram_top/u_psram_init/n1900_10 )
);
defparam \u_psram_top/u_psram_init/n1900_s4 .INIT=16'h1444;
LUT4 \u_psram_top/u_psram_init/timer_cnt0_5_s6  (
	.I0(\u_psram_top/u_psram_init/n597_7 ),
	.I1(\u_psram_top/u_psram_init/n135_5 ),
	.I2(\u_psram_top/u_psram_init/n135_6 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt0_5_10 ),
	.F(\u_psram_top/u_psram_init/timer_cnt0_5_12 )
);
defparam \u_psram_top/u_psram_init/timer_cnt0_5_s6 .INIT=16'hEAAA;
LUT3 \u_psram_top/u_psram_init/wr_data_63_s6  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I2(\u_psram_top/u_psram_init/n916_9 ),
	.F(\u_psram_top/u_psram_init/wr_data_63_9 )
);
defparam \u_psram_top/u_psram_init/wr_data_63_s6 .INIT=8'h70;
LUT4 \u_psram_top/u_psram_init/n597_s6  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [3]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.F(\u_psram_top/u_psram_init/n597_10 )
);
defparam \u_psram_top/u_psram_init/n597_s6 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n610_s2  (
	.I0(\u_psram_top/u_psram_init/n597_7 ),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_top/u_psram_init/timer_cnt0 [1]),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [2]),
	.F(\u_psram_top/u_psram_init/n610_8 )
);
defparam \u_psram_top/u_psram_init/n610_s2 .INIT=16'hBFEA;
LUT4 \u_psram_top/u_psram_init/n273_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt [5]),
	.I2(\u_psram_top/u_psram_init/n258_11 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt [0]),
	.F(\u_psram_top/u_psram_init/n273_9 )
);
defparam \u_psram_top/u_psram_init/n273_s3 .INIT=16'h80FF;
LUT4 \u_psram_top/u_psram_init/n612_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_top/u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_top/u_psram_init/n597_10 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt0 [0]),
	.F(\u_psram_top/u_psram_init/n612_9 )
);
defparam \u_psram_top/u_psram_init/n612_s3 .INIT=16'h80FF;
LUT4 \u_psram_top/u_psram_init/n2519_s1  (
	.I0(\u_psram_top/u_psram_init/n1780_3 ),
	.I1(\u_psram_top/u_psram_init/n_state_10_20 ),
	.I2(\u_psram_top/u_psram_init/n_state_10_21 ),
	.I3(\u_psram_top/u_psram_init/n2491_5 ),
	.F(\u_psram_top/u_psram_init/n2519_5 )
);
defparam \u_psram_top/u_psram_init/n2519_s1 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/n1232_s1  (
	.I0(\u_psram_top/u_psram_init/n_state [6]),
	.I1(\u_psram_top/u_psram_init/n_state_10_20 ),
	.I2(\u_psram_top/u_psram_init/n_state_10_21 ),
	.I3(\u_psram_top/u_psram_init/n2491_5 ),
	.F(\u_psram_top/u_psram_init/n1232_5 )
);
defparam \u_psram_top/u_psram_init/n1232_s1 .INIT=16'hEAAA;
LUT4 \u_psram_top/u_psram_init/n2491_s3  (
	.I0(\u_psram_top/u_psram_init/n1288_3 ),
	.I1(\u_psram_top/u_psram_init/n_state_10_20 ),
	.I2(\u_psram_top/u_psram_init/n_state_10_21 ),
	.I3(\u_psram_top/u_psram_init/n2491_5 ),
	.F(\u_psram_top/u_psram_init/n2491_7 )
);
defparam \u_psram_top/u_psram_init/n2491_s3 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_init/n2148_s1  (
	.I0(\u_psram_top/u_psram_init/n_state_10_20 ),
	.I1(\u_psram_top/u_psram_init/n_state_10_21 ),
	.I2(\u_psram_top/u_psram_init/n2493_10 ),
	.I3(\u_psram_top/u_psram_init/n2529_4 ),
	.F(\u_psram_top/u_psram_init/n2148_5 )
);
defparam \u_psram_top/u_psram_init/n2148_s1 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_init/n1656_s1  (
	.I0(\u_psram_top/u_psram_init/n_state_10_20 ),
	.I1(\u_psram_top/u_psram_init/n_state_10_21 ),
	.I2(\u_psram_top/u_psram_init/n2493_10 ),
	.I3(\u_psram_top/u_psram_init/n2493_4 ),
	.F(\u_psram_top/u_psram_init/n1656_5 )
);
defparam \u_psram_top/u_psram_init/n1656_s1 .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_init/n1147_s3  (
	.I0(\u_psram_top/readd_Z [0]),
	.I1(\u_psram_top/readd_Z_0 [1]),
	.I2(\u_psram_top/u_psram_init/phase_cnt [0]),
	.F(\u_psram_top/u_psram_init/n1147_11 )
);
defparam \u_psram_top/u_psram_init/n1147_s3 .INIT=8'h1E;
LUT2 \u_psram_top/u_psram_init/n1141_s2  (
	.I0(\u_psram_top/readd_Z [0]),
	.I1(\u_psram_top/readd_Z_0 [1]),
	.F(\u_psram_top/u_psram_init/n1141_7 )
);
defparam \u_psram_top/u_psram_init/n1141_s2 .INIT=4'hE;
LUT4 \u_psram_top/u_psram_init/n1523_s3  (
	.I0(\u_psram_top/u_psram_init/n1434_3 ),
	.I1(\u_psram_top/u_psram_init/n2493_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_5 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[0].times_reg [0]),
	.F(\u_psram_top/u_psram_init/n1523_8 )
);
defparam \u_psram_top/u_psram_init/n1523_s3 .INIT=16'hEF10;
LUT3 \u_psram_top/u_psram_init/n2493_s8  (
	.I0(\u_psram_top/u_psram_init/n1434_3 ),
	.I1(\u_psram_top/u_psram_init/n2493_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_5 ),
	.F(\u_psram_top/u_psram_init/n2493_12 )
);
defparam \u_psram_top/u_psram_init/n2493_s8 .INIT=8'h10;
LUT4 \u_psram_top/u_psram_init/n2015_s3  (
	.I0(\u_psram_top/u_psram_init/n1926_3 ),
	.I1(\u_psram_top/u_psram_init/n2529_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_5 ),
	.I3(\u_psram_top/u_psram_init/read_calibration[1].times_reg [0]),
	.F(\u_psram_top/u_psram_init/n2015_8 )
);
defparam \u_psram_top/u_psram_init/n2015_s3 .INIT=16'hEF10;
LUT3 \u_psram_top/u_psram_init/n2529_s6  (
	.I0(\u_psram_top/u_psram_init/n1926_3 ),
	.I1(\u_psram_top/u_psram_init/n2529_4 ),
	.I2(\u_psram_top/u_psram_init/n2493_5 ),
	.F(\u_psram_top/u_psram_init/n2529_10 )
);
defparam \u_psram_top/u_psram_init/n2529_s6 .INIT=8'h10;
LUT4 \u_psram_top/u_psram_init/n196_s5  (
	.I0(\u_psram_top/u_psram_init/n174_3 ),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt_15_9 ),
	.I2(\u_psram_top/u_psram_init/n196_8 ),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [13]),
	.F(\u_psram_top/u_psram_init/n196_11 )
);
defparam \u_psram_top/u_psram_init/n196_s5 .INIT=16'h1FE0;
LUT2 \u_psram_top/u_psram_init/tvcs_cnt_15_s6  (
	.I0(\u_psram_top/u_psram_init/n174_3 ),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt_15_9 ),
	.F(\u_psram_top/u_psram_init/tvcs_cnt_15_16 )
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_15_s6 .INIT=4'hE;
LUT4 \u_psram_top/u_psram_init/n202_s5  (
	.I0(\u_psram_top/u_psram_init/n174_3 ),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt_15_9 ),
	.I2(\u_psram_top/u_psram_init/n202_8 ),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [7]),
	.F(\u_psram_top/u_psram_init/n202_11 )
);
defparam \u_psram_top/u_psram_init/n202_s5 .INIT=16'h1FE0;
LUT4 \u_psram_top/u_psram_init/n205_s5  (
	.I0(\u_psram_top/u_psram_init/n174_3 ),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt_15_9 ),
	.I2(\u_psram_top/u_psram_init/n205_8 ),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [4]),
	.F(\u_psram_top/u_psram_init/n205_11 )
);
defparam \u_psram_top/u_psram_init/n205_s5 .INIT=16'h1FE0;
LUT4 \u_psram_top/u_psram_init/n208_s4  (
	.I0(\u_psram_top/u_psram_init/n174_3 ),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt_15_9 ),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [0]),
	.I3(\u_psram_top/u_psram_init/tvcs_cnt [1]),
	.F(\u_psram_top/u_psram_init/n208_10 )
);
defparam \u_psram_top/u_psram_init/n208_s4 .INIT=16'h1FE0;
LUT3 \u_psram_top/u_psram_init/n209_s4  (
	.I0(\u_psram_top/u_psram_init/n174_3 ),
	.I1(\u_psram_top/u_psram_init/tvcs_cnt_15_9 ),
	.I2(\u_psram_top/u_psram_init/tvcs_cnt [0]),
	.F(\u_psram_top/u_psram_init/n209_10 )
);
defparam \u_psram_top/u_psram_init/n209_s4 .INIT=8'h14;
LUT4 \u_psram_top/u_psram_init/n268_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [4]),
	.I1(\u_psram_top/u_psram_init/n258_11 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt_5_9 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt [5]),
	.F(\u_psram_top/u_psram_init/n268_9 )
);
defparam \u_psram_top/u_psram_init/n268_s3 .INIT=16'hFF80;
LUT4 \u_psram_top/u_psram_init/timer_cnt_5_s8  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [4]),
	.I1(\u_psram_top/u_psram_init/n258_11 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt [5]),
	.I3(\u_psram_top/u_psram_init/timer_cnt_5_9 ),
	.F(\u_psram_top/u_psram_init/timer_cnt_5_17 )
);
defparam \u_psram_top/u_psram_init/timer_cnt_5_s8 .INIT=16'hFF80;
LUT4 \u_psram_top/u_psram_init/n269_s3  (
	.I0(\u_psram_top/u_psram_init/timer_cnt [5]),
	.I1(\u_psram_top/u_psram_init/n258_11 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt_5_9 ),
	.I3(\u_psram_top/u_psram_init/timer_cnt [4]),
	.F(\u_psram_top/u_psram_init/n269_9 )
);
defparam \u_psram_top/u_psram_init/n269_s3 .INIT=16'hBFC0;
LUT4 \u_psram_top/u_psram_init/n1128_s4  (
	.I0(\u_psram_top/u_psram_init/read_over_9 ),
	.I1(\u_psram_top/u_psram_init/read_over_10 ),
	.I2(\u_psram_top/u_psram_init/read_over ),
	.I3(\u_psram_top/u_psram_init/c_state [6]),
	.F(\u_psram_top/u_psram_init/n1128_10 )
);
defparam \u_psram_top/u_psram_init/n1128_s4 .INIT=16'h00F8;
LUT4 \u_psram_top/u_psram_init/n1182_s6  (
	.I0(\u_psram_top/u_psram_init/n1182_10 ),
	.I1(\u_psram_top/u_psram_init/timer_cnt1_5_9 ),
	.I2(\u_psram_top/u_psram_init/c_state [6]),
	.I3(\u_psram_top/u_psram_init/timer_cnt1 [4]),
	.F(\u_psram_top/u_psram_init/n1182_13 )
);
defparam \u_psram_top/u_psram_init/n1182_s6 .INIT=16'h0708;
LUT2 \u_psram_top/u_psram_init/timer_cnt1_5_s6  (
	.I0(\u_psram_top/u_psram_init/c_state [6]),
	.I1(\u_psram_top/u_psram_init/timer_cnt1_5_9 ),
	.F(\u_psram_top/u_psram_init/timer_cnt1_5_14 )
);
defparam \u_psram_top/u_psram_init/timer_cnt1_5_s6 .INIT=4'hE;
LUT4 \u_psram_top/u_psram_init/n1185_s4  (
	.I0(\u_psram_top/u_psram_init/timer_cnt1_5_9 ),
	.I1(\u_psram_top/u_psram_init/timer_cnt1 [0]),
	.I2(\u_psram_top/u_psram_init/c_state [6]),
	.I3(\u_psram_top/u_psram_init/timer_cnt1 [1]),
	.F(\u_psram_top/u_psram_init/n1185_10 )
);
defparam \u_psram_top/u_psram_init/n1185_s4 .INIT=16'h0708;
LUT3 \u_psram_top/u_psram_init/n1186_s5  (
	.I0(\u_psram_top/u_psram_init/c_state [6]),
	.I1(\u_psram_top/u_psram_init/timer_cnt1_5_9 ),
	.I2(\u_psram_top/u_psram_init/timer_cnt1 [0]),
	.F(\u_psram_top/u_psram_init/n1186_11 )
);
defparam \u_psram_top/u_psram_init/n1186_s5 .INIT=8'h14;
DFFC \u_psram_top/u_psram_init/c_state_9_s0  (
	.D(\u_psram_top/u_psram_init/n_state [9]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [9])
);
defparam \u_psram_top/u_psram_init/c_state_9_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state_8_s0  (
	.D(\u_psram_top/u_psram_init/n_state [8]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [8])
);
defparam \u_psram_top/u_psram_init/c_state_8_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state_7_s0  (
	.D(\u_psram_top/u_psram_init/n_state [7]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [7])
);
defparam \u_psram_top/u_psram_init/c_state_7_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state_6_s0  (
	.D(\u_psram_top/u_psram_init/n_state [6]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [6])
);
defparam \u_psram_top/u_psram_init/c_state_6_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state_5_s0  (
	.D(\u_psram_top/u_psram_init/n_state [5]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [5])
);
defparam \u_psram_top/u_psram_init/c_state_5_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state_4_s0  (
	.D(\u_psram_top/u_psram_init/n_state [4]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [4])
);
defparam \u_psram_top/u_psram_init/c_state_4_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state_3_s0  (
	.D(\u_psram_top/u_psram_init/n_state [3]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [3])
);
defparam \u_psram_top/u_psram_init/c_state_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state_2_s0  (
	.D(\u_psram_top/u_psram_init/n_state [2]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [2])
);
defparam \u_psram_top/u_psram_init/c_state_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state_1_s0  (
	.D(\u_psram_top/u_psram_init/n_state [1]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [1])
);
defparam \u_psram_top/u_psram_init/c_state_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/Tvcs_done_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n174_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/Tvcs_done )
);
defparam \u_psram_top/u_psram_init/Tvcs_done_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/config_done_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n258_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/config_done_Z )
);
defparam \u_psram_top/u_psram_init/config_done_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/write_done_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n597_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/write_done )
);
defparam \u_psram_top/u_psram_init/write_done_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/cmd_s0  (
	.D(\u_psram_top/u_psram_init/n643_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/cmd_calib )
);
defparam \u_psram_top/u_psram_init/cmd_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/cmd_en_s0  (
	.D(\u_psram_top/u_psram_init/n921_6 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/cmd_en_calib )
);
defparam \u_psram_top/u_psram_init/cmd_en_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/rd_data_valid_d_s0  (
	.D(\u_psram_top/rd_data_valid_calib ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/rd_data_valid_d_4 )
);
defparam \u_psram_top/u_psram_init/rd_data_valid_d_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/phase_cnt_4_s0  (
	.D(\u_psram_top/u_psram_init/n1143_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1141_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/phase_cnt [4])
);
defparam \u_psram_top/u_psram_init/phase_cnt_4_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/phase_cnt_3_s0  (
	.D(\u_psram_top/u_psram_init/n1144_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1141_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/phase_cnt [3])
);
defparam \u_psram_top/u_psram_init/phase_cnt_3_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/phase_cnt_2_s0  (
	.D(\u_psram_top/u_psram_init/n1145_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1141_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/phase_cnt [2])
);
defparam \u_psram_top/u_psram_init/phase_cnt_2_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/phase_cnt_1_s0  (
	.D(\u_psram_top/u_psram_init/n1146_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1141_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/phase_cnt [1])
);
defparam \u_psram_top/u_psram_init/phase_cnt_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/phase_over_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1166_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/phase_over )
);
defparam \u_psram_top/u_psram_init/phase_over_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].add_cnt_2_s0  (
	.D(\u_psram_top/u_psram_init/n1271_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].add_cnt_1_s0  (
	.D(\u_psram_top/u_psram_init/n1272_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].add_cnt_0_s0  (
	.D(\u_psram_top/u_psram_init/n1273_3 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt_0_s0 .INIT=1'b0;
DFFPE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_7_s0  (
	.D(\u_psram_top/u_psram_init/n1292_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2491_7 ),
	.PRESET(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [7])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_7_s0 .INIT=1'b1;
DFFPE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_6_s0  (
	.D(\u_psram_top/u_psram_init/n1293_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2491_7 ),
	.PRESET(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [6])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_6_s0 .INIT=1'b1;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_5_s0  (
	.D(\u_psram_top/u_psram_init/n1294_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2491_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_5_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_4_s0  (
	.D(\u_psram_top/u_psram_init/n1295_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2491_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_4_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_3_s0  (
	.D(\u_psram_top/u_psram_init/n1296_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2491_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_3_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_2_s0  (
	.D(\u_psram_top/u_psram_init/n1297_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2491_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_2_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_1_s0  (
	.D(\u_psram_top/u_psram_init/n1298_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2491_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_0_s0  (
	.D(\u_psram_top/u_psram_init/n1299_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2491_7 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].add_cnt0_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/adjust_over_0_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1288_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/adjust_over [0])
);
defparam \u_psram_top/u_psram_init/adjust_over_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].times_reg_4_s0  (
	.D(\u_psram_top/u_psram_init/n1519_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2493_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].times_reg [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].times_reg_4_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].times_reg_3_s0  (
	.D(\u_psram_top/u_psram_init/n1520_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2493_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].times_reg [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].times_reg_3_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].times_reg_2_s0  (
	.D(\u_psram_top/u_psram_init/n1521_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2493_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].times_reg [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].times_reg_2_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].times_reg_1_s0  (
	.D(\u_psram_top/u_psram_init/n1522_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2493_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].times_reg [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].times_reg_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/delay_wait_over_0_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1656_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/delay_wait_over [0])
);
defparam \u_psram_top/u_psram_init/delay_wait_over_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/calib_done_0_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1680_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/calib_done [0])
);
defparam \u_psram_top/u_psram_init/calib_done_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/calib_0_s0  (
	.D(\u_psram_top/u_psram_init/n_state [6]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/calib_0_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/calib_Z [0])
);
defparam \u_psram_top/u_psram_init/calib_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[1].add_cnt_2_s0  (
	.D(\u_psram_top/u_psram_init/n1763_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[1].add_cnt_1_s0  (
	.D(\u_psram_top/u_psram_init/n1764_7 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[1].add_cnt_0_s0  (
	.D(\u_psram_top/u_psram_init/n1765_3 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt_0_s0 .INIT=1'b0;
DFFPE \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_7_s0  (
	.D(\u_psram_top/u_psram_init/n1784_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2519_5 ),
	.PRESET(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [7])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_7_s0 .INIT=1'b1;
DFFPE \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_6_s0  (
	.D(\u_psram_top/u_psram_init/n1785_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2519_5 ),
	.PRESET(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [6])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_6_s0 .INIT=1'b1;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_5_s0  (
	.D(\u_psram_top/u_psram_init/n1786_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2519_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_5_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_4_s0  (
	.D(\u_psram_top/u_psram_init/n1787_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2519_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_4_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_3_s0  (
	.D(\u_psram_top/u_psram_init/n1788_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2519_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_3_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_2_s0  (
	.D(\u_psram_top/u_psram_init/n1789_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2519_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_2_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_1_s0  (
	.D(\u_psram_top/u_psram_init/n1790_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2519_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_0_s0  (
	.D(\u_psram_top/u_psram_init/n1791_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2519_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].add_cnt0_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/adjust_over_1_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1780_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/adjust_over [1])
);
defparam \u_psram_top/u_psram_init/adjust_over_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].times_reg_4_s0  (
	.D(\u_psram_top/u_psram_init/n2011_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2529_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].times_reg [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].times_reg_4_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].times_reg_3_s0  (
	.D(\u_psram_top/u_psram_init/n2012_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2529_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].times_reg [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].times_reg_3_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].times_reg_2_s0  (
	.D(\u_psram_top/u_psram_init/n2013_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2529_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].times_reg [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].times_reg_2_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].times_reg_1_s0  (
	.D(\u_psram_top/u_psram_init/n2014_1 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2529_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].times_reg [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].times_reg_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/delay_wait_over_1_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2148_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/delay_wait_over [1])
);
defparam \u_psram_top/u_psram_init/delay_wait_over_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/calib_done_1_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n2172_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/calib_done [1])
);
defparam \u_psram_top/u_psram_init/calib_done_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/calib_1_s0  (
	.D(\u_psram_top/u_psram_init/n_state [6]),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/calib_1_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/calib_Z [1])
);
defparam \u_psram_top/u_psram_init/calib_1_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/init_calib_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n145_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(init_calib)
);
defparam \u_psram_top/u_psram_init/init_calib_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/c_state_10_s0  (
	.D(\u_psram_top/u_psram_init/n_state [10]),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [10])
);
defparam \u_psram_top/u_psram_init/c_state_10_s0 .INIT=1'b0;
DFFP \u_psram_top/u_psram_init/c_state_0_s0  (
	.D(\u_psram_top/u_psram_init/n_state [0]),
	.CLK(clk_out),
	.PRESET(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/c_state [0])
);
defparam \u_psram_top/u_psram_init/c_state_0_s0 .INIT=1'b1;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_15_s1  (
	.D(\u_psram_top/u_psram_init/n194_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_16 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [15])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_15_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_14_s1  (
	.D(\u_psram_top/u_psram_init/n195_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_16 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [14])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_14_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_12_s1  (
	.D(\u_psram_top/u_psram_init/n197_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_16 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [12])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_12_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_11_s1  (
	.D(\u_psram_top/u_psram_init/n198_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_16 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [11])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_11_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_10_s1  (
	.D(\u_psram_top/u_psram_init/n199_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_16 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [10])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_10_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_9_s1  (
	.D(\u_psram_top/u_psram_init/n200_10 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_16 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [9])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_9_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_8_s1  (
	.D(\u_psram_top/u_psram_init/n201_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_16 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [8])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_8_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_6_s1  (
	.D(\u_psram_top/u_psram_init/n203_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_16 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [6])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_6_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_5_s1  (
	.D(\u_psram_top/u_psram_init/n204_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_16 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [5])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_3_s1  (
	.D(\u_psram_top/u_psram_init/n206_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_16 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [3])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/tvcs_cnt_2_s1  (
	.D(\u_psram_top/u_psram_init/n207_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/tvcs_cnt_15_16 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [2])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt_3_s1  (
	.D(\u_psram_top/u_psram_init/n270_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt_5_17 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt [3])
);
defparam \u_psram_top/u_psram_init/timer_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt_2_s1  (
	.D(\u_psram_top/u_psram_init/n271_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt_5_17 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt [2])
);
defparam \u_psram_top/u_psram_init/timer_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt_1_s1  (
	.D(\u_psram_top/u_psram_init/n272_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt_5_17 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt [1])
);
defparam \u_psram_top/u_psram_init/timer_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt_0_s1  (
	.D(\u_psram_top/u_psram_init/n273_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt_5_17 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt [0])
);
defparam \u_psram_top/u_psram_init/timer_cnt_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt0_5_s1  (
	.D(\u_psram_top/u_psram_init/n607_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt0_5_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [5])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt0_4_s1  (
	.D(\u_psram_top/u_psram_init/n608_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt0_5_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [4])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt0_3_s1  (
	.D(\u_psram_top/u_psram_init/n609_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt0_5_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [3])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt0_2_s1  (
	.D(\u_psram_top/u_psram_init/n610_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt0_5_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [2])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt0_1_s1  (
	.D(\u_psram_top/u_psram_init/n611_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt0_5_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [1])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt0_0_s1  (
	.D(\u_psram_top/u_psram_init/n612_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt0_5_12 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt0 [0])
);
defparam \u_psram_top/u_psram_init/timer_cnt0_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/wr_data_63_s1  (
	.D(\u_psram_top/u_psram_init/n919_10 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/wr_data_63_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/wr_data_calib [63])
);
defparam \u_psram_top/u_psram_init/wr_data_63_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/wr_data_62_s1  (
	.D(\u_psram_top/u_psram_init/n917_10 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/wr_data_63_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/wr_data_calib [62])
);
defparam \u_psram_top/u_psram_init/wr_data_62_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/wr_data_58_s1  (
	.D(\u_psram_top/u_psram_init/n916_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/wr_data_63_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/wr_data_calib [58])
);
defparam \u_psram_top/u_psram_init/wr_data_58_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_cnt_8_s1  (
	.D(\u_psram_top/u_psram_init/n1092_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [8])
);
defparam \u_psram_top/u_psram_init/read_cnt_8_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_cnt_7_s1  (
	.D(\u_psram_top/u_psram_init/n1093_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [7])
);
defparam \u_psram_top/u_psram_init/read_cnt_7_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_cnt_6_s1  (
	.D(\u_psram_top/u_psram_init/n1094_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [6])
);
defparam \u_psram_top/u_psram_init/read_cnt_6_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_cnt_5_s1  (
	.D(\u_psram_top/u_psram_init/n1095_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [5])
);
defparam \u_psram_top/u_psram_init/read_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_cnt_4_s1  (
	.D(\u_psram_top/u_psram_init/n1096_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [4])
);
defparam \u_psram_top/u_psram_init/read_cnt_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_cnt_3_s1  (
	.D(\u_psram_top/u_psram_init/n1097_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [3])
);
defparam \u_psram_top/u_psram_init/read_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_cnt_2_s1  (
	.D(\u_psram_top/u_psram_init/n1098_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [2])
);
defparam \u_psram_top/u_psram_init/read_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_cnt_1_s1  (
	.D(\u_psram_top/u_psram_init/n1099_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [1])
);
defparam \u_psram_top/u_psram_init/read_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_cnt_0_s1  (
	.D(\u_psram_top/u_psram_init/n1100_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_cnt_8_10 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_cnt [0])
);
defparam \u_psram_top/u_psram_init/read_cnt_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt1_5_s1  (
	.D(\u_psram_top/u_psram_init/n1181_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt1_5_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [5])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt1_3_s1  (
	.D(\u_psram_top/u_psram_init/n1183_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt1_5_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [3])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/timer_cnt1_2_s1  (
	.D(\u_psram_top/u_psram_init/n1184_10 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/timer_cnt1_5_14 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [2])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_s1  (
	.D(\u_psram_top/u_psram_init/n1216_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_1_s1  (
	.D(\u_psram_top/u_psram_init/n1217_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_0_s1  (
	.D(\u_psram_top/u_psram_init/n1218_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].wr_ptr [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].wr_ptr_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/SDTAP_0_s1  (
	.D(\u_psram_top/u_psram_init/n1232_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/SDTAP_0_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/SDTAP_Z [0])
);
defparam \u_psram_top/u_psram_init/SDTAP_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/VALUE_0_s1  (
	.D(\u_psram_top/u_psram_init/n1252_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/VALUE_0_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/VALUE_Z [0])
);
defparam \u_psram_top/u_psram_init/VALUE_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s1  (
	.D(\u_psram_top/u_psram_init/n1405_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt_4_s1  (
	.D(\u_psram_top/u_psram_init/n1406_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt_3_s1  (
	.D(\u_psram_top/u_psram_init/n1407_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt_2_s1  (
	.D(\u_psram_top/u_psram_init/n1408_10 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt_1_s1  (
	.D(\u_psram_top/u_psram_init/n1409_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].check_cnt_0_s1  (
	.D(\u_psram_top/u_psram_init/n1410_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].check_cnt [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].check_cnt_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_31_s1  (
	.D(\u_psram_top/u_psram_init/n1434_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1467_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [31])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_31_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_30_s1  (
	.D(\u_psram_top/u_psram_init/n1562_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1468_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [30])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_30_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_29_s1  (
	.D(\u_psram_top/u_psram_init/n1563_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1469_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [29])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_29_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_28_s1  (
	.D(\u_psram_top/u_psram_init/n1564_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1470_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [28])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_28_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_27_s1  (
	.D(\u_psram_top/u_psram_init/n1565_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1471_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [27])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_27_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_26_s1  (
	.D(\u_psram_top/u_psram_init/n1566_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1472_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [26])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_26_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_25_s1  (
	.D(\u_psram_top/u_psram_init/n1567_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1473_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [25])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_25_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_24_s1  (
	.D(\u_psram_top/u_psram_init/n1568_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1474_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [24])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_24_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_23_s1  (
	.D(\u_psram_top/u_psram_init/n1569_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1475_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [23])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_23_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_22_s1  (
	.D(\u_psram_top/u_psram_init/n1570_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1476_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [22])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_22_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_21_s1  (
	.D(\u_psram_top/u_psram_init/n1571_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1477_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [21])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_21_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_20_s1  (
	.D(\u_psram_top/u_psram_init/n1572_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1478_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [20])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_20_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_19_s1  (
	.D(\u_psram_top/u_psram_init/n1573_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1479_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [19])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_19_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_18_s1  (
	.D(\u_psram_top/u_psram_init/n1574_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1480_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [18])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_18_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_17_s1  (
	.D(\u_psram_top/u_psram_init/n1575_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1481_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [17])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_17_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_16_s1  (
	.D(\u_psram_top/u_psram_init/n1576_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1482_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [16])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_16_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_15_s1  (
	.D(\u_psram_top/u_psram_init/n1577_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1483_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [15])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_15_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_14_s1  (
	.D(\u_psram_top/u_psram_init/n1578_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1484_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [14])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_14_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_13_s1  (
	.D(\u_psram_top/u_psram_init/n1579_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1485_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [13])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_13_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_12_s1  (
	.D(\u_psram_top/u_psram_init/n1580_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1486_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [12])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_12_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_11_s1  (
	.D(\u_psram_top/u_psram_init/n1581_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1487_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [11])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_11_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_10_s1  (
	.D(\u_psram_top/u_psram_init/n1582_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1488_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [10])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_10_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_9_s1  (
	.D(\u_psram_top/u_psram_init/n1583_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1489_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [9])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_9_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_8_s1  (
	.D(\u_psram_top/u_psram_init/n1584_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1490_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [8])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_8_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_7_s1  (
	.D(\u_psram_top/u_psram_init/n1585_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1491_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [7])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_7_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_6_s1  (
	.D(\u_psram_top/u_psram_init/n1586_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1492_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [6])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_6_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_5_s1  (
	.D(\u_psram_top/u_psram_init/n1587_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1493_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_4_s1  (
	.D(\u_psram_top/u_psram_init/n1588_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1494_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_3_s1  (
	.D(\u_psram_top/u_psram_init/n1589_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1495_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_2_s1  (
	.D(\u_psram_top/u_psram_init/n1590_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1496_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_1_s1  (
	.D(\u_psram_top/u_psram_init/n1591_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1497_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[0].id_reg_0_s1  (
	.D(\u_psram_top/u_psram_init/n1592_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1498_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].id_reg [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].id_reg_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1  (
	.D(\u_psram_top/u_psram_init/n1708_9 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_1_s1  (
	.D(\u_psram_top/u_psram_init/n1709_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_0_s1  (
	.D(\u_psram_top/u_psram_init/n1710_8 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].wr_ptr [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].wr_ptr_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/SDTAP_1_s1  (
	.D(\u_psram_top/u_psram_init/n1232_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/SDTAP_1_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/SDTAP_Z [1])
);
defparam \u_psram_top/u_psram_init/SDTAP_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/VALUE_1_s1  (
	.D(\u_psram_top/u_psram_init/n1744_5 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/VALUE_1_5 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/VALUE_Z [1])
);
defparam \u_psram_top/u_psram_init/VALUE_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1  (
	.D(\u_psram_top/u_psram_init/n1897_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].check_cnt_4_s1  (
	.D(\u_psram_top/u_psram_init/n1898_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].check_cnt_3_s1  (
	.D(\u_psram_top/u_psram_init/n1899_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].check_cnt_2_s1  (
	.D(\u_psram_top/u_psram_init/n1900_10 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].check_cnt_1_s1  (
	.D(\u_psram_top/u_psram_init/n1901_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].check_cnt_0_s1  (
	.D(\u_psram_top/u_psram_init/n1902_7 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_8 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].check_cnt [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].check_cnt_0_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_31_s1  (
	.D(\u_psram_top/u_psram_init/n1926_3 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1959_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [31])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_31_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_30_s1  (
	.D(\u_psram_top/u_psram_init/n2054_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1960_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [30])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_30_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_29_s1  (
	.D(\u_psram_top/u_psram_init/n2055_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1961_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [29])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_29_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_28_s1  (
	.D(\u_psram_top/u_psram_init/n2056_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1962_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [28])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_28_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_27_s1  (
	.D(\u_psram_top/u_psram_init/n2057_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1963_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [27])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_27_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_26_s1  (
	.D(\u_psram_top/u_psram_init/n2058_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1964_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [26])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_26_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_25_s1  (
	.D(\u_psram_top/u_psram_init/n2059_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1965_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [25])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_25_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_24_s1  (
	.D(\u_psram_top/u_psram_init/n2060_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1966_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [24])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_24_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_23_s1  (
	.D(\u_psram_top/u_psram_init/n2061_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1967_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [23])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_23_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_22_s1  (
	.D(\u_psram_top/u_psram_init/n2062_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1968_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [22])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_22_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_21_s1  (
	.D(\u_psram_top/u_psram_init/n2063_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1969_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [21])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_21_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_20_s1  (
	.D(\u_psram_top/u_psram_init/n2064_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1970_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [20])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_20_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_19_s1  (
	.D(\u_psram_top/u_psram_init/n2065_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1971_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [19])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_19_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_18_s1  (
	.D(\u_psram_top/u_psram_init/n2066_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1972_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [18])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_18_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_17_s1  (
	.D(\u_psram_top/u_psram_init/n2067_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1973_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [17])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_17_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_16_s1  (
	.D(\u_psram_top/u_psram_init/n2068_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1974_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [16])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_16_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_15_s1  (
	.D(\u_psram_top/u_psram_init/n2069_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1975_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [15])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_15_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_14_s1  (
	.D(\u_psram_top/u_psram_init/n2070_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1976_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [14])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_14_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_13_s1  (
	.D(\u_psram_top/u_psram_init/n2071_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1977_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [13])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_13_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_12_s1  (
	.D(\u_psram_top/u_psram_init/n2072_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1978_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [12])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_12_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_11_s1  (
	.D(\u_psram_top/u_psram_init/n2073_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1979_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [11])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_11_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_10_s1  (
	.D(\u_psram_top/u_psram_init/n2074_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1980_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [10])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_10_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_9_s1  (
	.D(\u_psram_top/u_psram_init/n2075_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1981_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [9])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_9_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_8_s1  (
	.D(\u_psram_top/u_psram_init/n2076_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1982_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [8])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_8_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_7_s1  (
	.D(\u_psram_top/u_psram_init/n2077_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1983_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [7])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_7_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_6_s1  (
	.D(\u_psram_top/u_psram_init/n2078_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1984_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [6])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_6_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_5_s1  (
	.D(\u_psram_top/u_psram_init/n2079_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1985_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [5])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_4_s1  (
	.D(\u_psram_top/u_psram_init/n2080_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1986_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [4])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_4_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_3_s1  (
	.D(\u_psram_top/u_psram_init/n2081_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1987_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [3])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_2_s1  (
	.D(\u_psram_top/u_psram_init/n2082_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1988_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [2])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_2_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_1_s1  (
	.D(\u_psram_top/u_psram_init/n2083_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1989_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [1])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_1_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_init/read_calibration[1].id_reg_0_s1  (
	.D(\u_psram_top/u_psram_init/n2084_6 ),
	.CLK(clk_out),
	.CE(\u_psram_top/u_psram_init/n1990_3 ),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].id_reg [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].id_reg_0_s1 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/phase_cnt_0_s1  (
	.D(\u_psram_top/u_psram_init/n1147_11 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/phase_cnt [0])
);
defparam \u_psram_top/u_psram_init/phase_cnt_0_s1 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1  (
	.D(\u_psram_top/u_psram_init/n1523_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[0].times_reg [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_calibration[1].times_reg_0_s1  (
	.D(\u_psram_top/u_psram_init/n2015_8 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_calibration[1].times_reg [0])
);
defparam \u_psram_top/u_psram_init/read_calibration[1].times_reg_0_s1 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_13_s3  (
	.D(\u_psram_top/u_psram_init/n196_11 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [13])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_13_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_7_s3  (
	.D(\u_psram_top/u_psram_init/n202_11 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [7])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_7_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_4_s3  (
	.D(\u_psram_top/u_psram_init/n205_11 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [4])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_4_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_1_s3  (
	.D(\u_psram_top/u_psram_init/n208_10 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [1])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_1_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/tvcs_cnt_0_s3  (
	.D(\u_psram_top/u_psram_init/n209_10 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/tvcs_cnt [0])
);
defparam \u_psram_top/u_psram_init/tvcs_cnt_0_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/timer_cnt_5_s7  (
	.D(\u_psram_top/u_psram_init/n268_9 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt [5])
);
defparam \u_psram_top/u_psram_init/timer_cnt_5_s7 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/timer_cnt_4_s3  (
	.D(\u_psram_top/u_psram_init/n269_9 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt [4])
);
defparam \u_psram_top/u_psram_init/timer_cnt_4_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/read_over_s6  (
	.D(\u_psram_top/u_psram_init/n1128_10 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/read_over )
);
defparam \u_psram_top/u_psram_init/read_over_s6 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/timer_cnt1_4_s3  (
	.D(\u_psram_top/u_psram_init/n1182_13 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [4])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_4_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/timer_cnt1_1_s3  (
	.D(\u_psram_top/u_psram_init/n1185_10 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [1])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_1_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_init/timer_cnt1_0_s3  (
	.D(\u_psram_top/u_psram_init/n1186_11 ),
	.CLK(clk_out),
	.CLEAR(\u_psram_top/ddr_rsti ),
	.Q(\u_psram_top/u_psram_init/timer_cnt1 [0])
);
defparam \u_psram_top/u_psram_init/timer_cnt1_0_s3 .INIT=1'b0;
ALU \u_psram_top/u_psram_init/n1146_s  (
	.I0(\u_psram_top/u_psram_init/phase_cnt [1]),
	.I1(\u_psram_top/u_psram_init/phase_cnt [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top/u_psram_init/n1146_2 ),
	.SUM(\u_psram_top/u_psram_init/n1146_1 )
);
defparam \u_psram_top/u_psram_init/n1146_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1145_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/phase_cnt [2]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1146_2 ),
	.COUT(\u_psram_top/u_psram_init/n1145_2 ),
	.SUM(\u_psram_top/u_psram_init/n1145_1 )
);
defparam \u_psram_top/u_psram_init/n1145_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1144_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/phase_cnt [3]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1145_2 ),
	.COUT(\u_psram_top/u_psram_init/n1144_2 ),
	.SUM(\u_psram_top/u_psram_init/n1144_1 )
);
defparam \u_psram_top/u_psram_init/n1144_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1143_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/phase_cnt [4]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1144_2 ),
	.COUT(\u_psram_top/u_psram_init/n1143_0_COUT ),
	.SUM(\u_psram_top/u_psram_init/n1143_1 )
);
defparam \u_psram_top/u_psram_init/n1143_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1298_s  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top/u_psram_init/n1298_2 ),
	.SUM(\u_psram_top/u_psram_init/n1298_1 )
);
defparam \u_psram_top/u_psram_init/n1298_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1297_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [2]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1298_2 ),
	.COUT(\u_psram_top/u_psram_init/n1297_2 ),
	.SUM(\u_psram_top/u_psram_init/n1297_1 )
);
defparam \u_psram_top/u_psram_init/n1297_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1296_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [3]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1297_2 ),
	.COUT(\u_psram_top/u_psram_init/n1296_2 ),
	.SUM(\u_psram_top/u_psram_init/n1296_1 )
);
defparam \u_psram_top/u_psram_init/n1296_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1295_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [4]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1296_2 ),
	.COUT(\u_psram_top/u_psram_init/n1295_2 ),
	.SUM(\u_psram_top/u_psram_init/n1295_1 )
);
defparam \u_psram_top/u_psram_init/n1295_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1294_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [5]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1295_2 ),
	.COUT(\u_psram_top/u_psram_init/n1294_2 ),
	.SUM(\u_psram_top/u_psram_init/n1294_1 )
);
defparam \u_psram_top/u_psram_init/n1294_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1293_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [6]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1294_2 ),
	.COUT(\u_psram_top/u_psram_init/n1293_2 ),
	.SUM(\u_psram_top/u_psram_init/n1293_1 )
);
defparam \u_psram_top/u_psram_init/n1293_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1292_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [7]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1293_2 ),
	.COUT(\u_psram_top/u_psram_init/n1292_0_COUT ),
	.SUM(\u_psram_top/u_psram_init/n1292_1 )
);
defparam \u_psram_top/u_psram_init/n1292_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1522_s  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].times_reg [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].times_reg [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top/u_psram_init/n1522_2 ),
	.SUM(\u_psram_top/u_psram_init/n1522_1 )
);
defparam \u_psram_top/u_psram_init/n1522_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1521_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].times_reg [2]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1522_2 ),
	.COUT(\u_psram_top/u_psram_init/n1521_2 ),
	.SUM(\u_psram_top/u_psram_init/n1521_1 )
);
defparam \u_psram_top/u_psram_init/n1521_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1520_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].times_reg [3]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1521_2 ),
	.COUT(\u_psram_top/u_psram_init/n1520_2 ),
	.SUM(\u_psram_top/u_psram_init/n1520_1 )
);
defparam \u_psram_top/u_psram_init/n1520_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1519_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[0].times_reg [4]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1520_2 ),
	.COUT(\u_psram_top/u_psram_init/n1519_0_COUT ),
	.SUM(\u_psram_top/u_psram_init/n1519_1 )
);
defparam \u_psram_top/u_psram_init/n1519_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1790_s  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top/u_psram_init/n1790_2 ),
	.SUM(\u_psram_top/u_psram_init/n1790_1 )
);
defparam \u_psram_top/u_psram_init/n1790_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1789_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [2]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1790_2 ),
	.COUT(\u_psram_top/u_psram_init/n1789_2 ),
	.SUM(\u_psram_top/u_psram_init/n1789_1 )
);
defparam \u_psram_top/u_psram_init/n1789_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1788_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [3]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1789_2 ),
	.COUT(\u_psram_top/u_psram_init/n1788_2 ),
	.SUM(\u_psram_top/u_psram_init/n1788_1 )
);
defparam \u_psram_top/u_psram_init/n1788_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1787_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [4]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1788_2 ),
	.COUT(\u_psram_top/u_psram_init/n1787_2 ),
	.SUM(\u_psram_top/u_psram_init/n1787_1 )
);
defparam \u_psram_top/u_psram_init/n1787_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1786_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [5]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1787_2 ),
	.COUT(\u_psram_top/u_psram_init/n1786_2 ),
	.SUM(\u_psram_top/u_psram_init/n1786_1 )
);
defparam \u_psram_top/u_psram_init/n1786_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1785_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [6]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1786_2 ),
	.COUT(\u_psram_top/u_psram_init/n1785_2 ),
	.SUM(\u_psram_top/u_psram_init/n1785_1 )
);
defparam \u_psram_top/u_psram_init/n1785_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n1784_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [7]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n1785_2 ),
	.COUT(\u_psram_top/u_psram_init/n1784_0_COUT ),
	.SUM(\u_psram_top/u_psram_init/n1784_1 )
);
defparam \u_psram_top/u_psram_init/n1784_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n2014_s  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].times_reg [1]),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].times_reg [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_top/u_psram_init/n2014_2 ),
	.SUM(\u_psram_top/u_psram_init/n2014_1 )
);
defparam \u_psram_top/u_psram_init/n2014_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n2013_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].times_reg [2]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n2014_2 ),
	.COUT(\u_psram_top/u_psram_init/n2013_2 ),
	.SUM(\u_psram_top/u_psram_init/n2013_1 )
);
defparam \u_psram_top/u_psram_init/n2013_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n2012_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].times_reg [3]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n2013_2 ),
	.COUT(\u_psram_top/u_psram_init/n2012_2 ),
	.SUM(\u_psram_top/u_psram_init/n2012_1 )
);
defparam \u_psram_top/u_psram_init/n2012_s .ALU_MODE=0;
ALU \u_psram_top/u_psram_init/n2011_s  (
	.I0(GND),
	.I1(\u_psram_top/u_psram_init/read_calibration[1].times_reg [4]),
	.I3(GND),
	.CIN(\u_psram_top/u_psram_init/n2012_2 ),
	.COUT(\u_psram_top/u_psram_init/n2011_0_COUT ),
	.SUM(\u_psram_top/u_psram_init/n2011_1 )
);
defparam \u_psram_top/u_psram_init/n2011_s .ALU_MODE=0;
INV \u_psram_top/u_psram_init/calib_0_s3  (
	.I(\u_psram_top/u_psram_init/calib_done [0]),
	.O(\u_psram_top/u_psram_init/calib_0_5 )
);
INV \u_psram_top/u_psram_init/calib_1_s3  (
	.I(\u_psram_top/u_psram_init/calib_done [1]),
	.O(\u_psram_top/u_psram_init/calib_1_5 )
);
LUT1 \u_psram_top/u_psram_init/n1299_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[0].add_cnt0 [0]),
	.F(\u_psram_top/u_psram_init/n1299_6 )
);
defparam \u_psram_top/u_psram_init/n1299_s2 .INIT=2'h1;
LUT1 \u_psram_top/u_psram_init/n1791_s2  (
	.I0(\u_psram_top/u_psram_init/read_calibration[1].add_cnt0 [0]),
	.F(\u_psram_top/u_psram_init/n1791_6 )
);
defparam \u_psram_top/u_psram_init/n1791_s2 .INIT=2'h1;
LUT2 \u_psram_top/u_psram_sync/n13_s0  (
	.I0(pll_lock),
	.I1(\u_psram_top/dll_lock ),
	.F(\u_psram_top/u_psram_sync/n13_3 )
);
defparam \u_psram_top/u_psram_sync/n13_s0 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_sync/n86_s0  (
	.I0(\u_psram_top/u_psram_sync/n86_4 ),
	.I1(\u_psram_top/u_psram_sync/n86_5 ),
	.I2(\u_psram_top/u_psram_sync/n86_6 ),
	.I3(\u_psram_top/u_psram_sync/n86_7 ),
	.F(\u_psram_top/u_psram_sync/n86_3 )
);
defparam \u_psram_top/u_psram_sync/n86_s0 .INIT=16'h8000;
LUT2 \u_psram_top/u_psram_sync/n348_s5  (
	.I0(\u_psram_top/u_psram_sync/n348_10 ),
	.I1(\u_psram_top/u_psram_sync/n348_11 ),
	.F(\u_psram_top/u_psram_sync/n348_9 )
);
defparam \u_psram_top/u_psram_sync/n348_s5 .INIT=4'h1;
LUT2 \u_psram_top/u_psram_sync/n359_s6  (
	.I0(\u_psram_top/u_psram_sync/n359_11 ),
	.I1(\u_psram_top/u_psram_sync/n359_12 ),
	.F(\u_psram_top/u_psram_sync/n359_10 )
);
defparam \u_psram_top/u_psram_sync/n359_s6 .INIT=4'hB;
LUT4 \u_psram_top/u_psram_sync/n282_s12  (
	.I0(\u_psram_top/u_psram_sync/n282_23 ),
	.I1(\u_psram_top/u_psram_sync/n282_25 ),
	.I2(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.I3(\u_psram_top/u_psram_sync/n282_19 ),
	.F(\u_psram_top/u_psram_sync/n282_16 )
);
defparam \u_psram_top/u_psram_sync/n282_s12 .INIT=16'h00F8;
LUT3 \u_psram_top/u_psram_sync/n293_s12  (
	.I0(\u_psram_top/stop ),
	.I1(\u_psram_top/u_psram_sync/flag [0]),
	.I2(\u_psram_top/u_psram_sync/n293_17 ),
	.F(\u_psram_top/u_psram_sync/n293_16 )
);
defparam \u_psram_top/u_psram_sync/n293_s12 .INIT=8'h3A;
LUT4 \u_psram_top/u_psram_sync/n304_s12  (
	.I0(\u_psram_top/u_psram_sync/n304_17 ),
	.I1(\u_psram_top/u_psram_sync/n304_18 ),
	.I2(\u_psram_top/u_psram_sync/n304_19 ),
	.I3(\u_psram_top/cs_memsync [3]),
	.F(\u_psram_top/u_psram_sync/n304_16 )
);
defparam \u_psram_top/u_psram_sync/n304_s12 .INIT=16'h77F0;
LUT4 \u_psram_top/u_psram_sync/n315_s12  (
	.I0(\u_psram_top/u_psram_sync/n282_25 ),
	.I1(\u_psram_top/u_psram_sync/lock_d2 ),
	.I2(\u_psram_top/u_psram_sync/n315_17 ),
	.I3(\u_psram_top/u_psram_sync/n315_18 ),
	.F(\u_psram_top/u_psram_sync/n315_16 )
);
defparam \u_psram_top/u_psram_sync/n315_s12 .INIT=16'hFF80;
LUT3 \u_psram_top/u_psram_sync/n326_s12  (
	.I0(\u_psram_top/u_psram_sync/flag [0]),
	.I1(\u_psram_top/uddcntln ),
	.I2(\u_psram_top/u_psram_sync/n326_19 ),
	.F(\u_psram_top/u_psram_sync/n326_16 )
);
defparam \u_psram_top/u_psram_sync/n326_s12 .INIT=8'hBC;
LUT4 \u_psram_top/u_psram_sync/n337_s12  (
	.I0(\u_psram_top/u_psram_sync/n337_17 ),
	.I1(\u_psram_top/u_psram_sync/n337_21 ),
	.I2(O_psram_reset_n[0]),
	.I3(\u_psram_top/u_psram_sync/lock_d2 ),
	.F(\u_psram_top/u_psram_sync/n337_16 )
);
defparam \u_psram_top/u_psram_sync/n337_s12 .INIT=16'hF858;
LUT4 \u_psram_top/u_psram_sync/n389_s3  (
	.I0(O_psram_reset_n[0]),
	.I1(\u_psram_top/u_psram_sync/lock_d2 ),
	.I2(\u_psram_top/u_psram_sync/n337_17 ),
	.I3(\u_psram_top/u_psram_sync/count [0]),
	.F(\u_psram_top/u_psram_sync/n389_8 )
);
defparam \u_psram_top/u_psram_sync/n389_s3 .INIT=16'h004F;
LUT3 \u_psram_top/u_psram_sync/n388_s2  (
	.I0(\u_psram_top/u_psram_sync/count [0]),
	.I1(\u_psram_top/u_psram_sync/count [1]),
	.I2(\u_psram_top/u_psram_sync/n388_8 ),
	.F(\u_psram_top/u_psram_sync/n388_7 )
);
defparam \u_psram_top/u_psram_sync/n388_s2 .INIT=8'h60;
LUT2 \u_psram_top/u_psram_sync/n387_s2  (
	.I0(\u_psram_top/u_psram_sync/n387_8 ),
	.I1(\u_psram_top/u_psram_sync/n388_8 ),
	.F(\u_psram_top/u_psram_sync/n387_7 )
);
defparam \u_psram_top/u_psram_sync/n387_s2 .INIT=4'h4;
LUT4 \u_psram_top/u_psram_sync/n48_s1  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [2]),
	.I1(\u_psram_top/u_psram_sync/n49_7 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [3]),
	.I3(\u_psram_top/u_psram_sync/n51_7 ),
	.F(\u_psram_top/u_psram_sync/n48_6 )
);
defparam \u_psram_top/u_psram_sync/n48_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n46_s1  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [4]),
	.I1(\u_psram_top/u_psram_sync/n47_7 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [5]),
	.I3(\u_psram_top/u_psram_sync/n51_7 ),
	.F(\u_psram_top/u_psram_sync/n46_6 )
);
defparam \u_psram_top/u_psram_sync/n46_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n44_s1  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [6]),
	.I1(\u_psram_top/u_psram_sync/n45_10 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [7]),
	.I3(\u_psram_top/u_psram_sync/n51_7 ),
	.F(\u_psram_top/u_psram_sync/n44_6 )
);
defparam \u_psram_top/u_psram_sync/n44_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n42_s1  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [8]),
	.I1(\u_psram_top/u_psram_sync/n43_7 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [9]),
	.I3(\u_psram_top/u_psram_sync/n51_7 ),
	.F(\u_psram_top/u_psram_sync/n42_6 )
);
defparam \u_psram_top/u_psram_sync/n42_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n41_s1  (
	.I0(\u_psram_top/u_psram_sync/n43_7 ),
	.I1(\u_psram_top/u_psram_sync/n41_7 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [10]),
	.I3(\u_psram_top/u_psram_sync/n51_7 ),
	.F(\u_psram_top/u_psram_sync/n41_6 )
);
defparam \u_psram_top/u_psram_sync/n41_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n40_s1  (
	.I0(\u_psram_top/u_psram_sync/n43_7 ),
	.I1(\u_psram_top/u_psram_sync/n40_9 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [11]),
	.I3(\u_psram_top/u_psram_sync/n51_7 ),
	.F(\u_psram_top/u_psram_sync/n40_6 )
);
defparam \u_psram_top/u_psram_sync/n40_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n38_s1  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [12]),
	.I1(\u_psram_top/u_psram_sync/n39_7 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [13]),
	.I3(\u_psram_top/u_psram_sync/n51_7 ),
	.F(\u_psram_top/u_psram_sync/n38_6 )
);
defparam \u_psram_top/u_psram_sync/n38_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n37_s1  (
	.I0(\u_psram_top/u_psram_sync/n39_7 ),
	.I1(\u_psram_top/u_psram_sync/n37_7 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [14]),
	.I3(\u_psram_top/u_psram_sync/n51_7 ),
	.F(\u_psram_top/u_psram_sync/n37_6 )
);
defparam \u_psram_top/u_psram_sync/n37_s1 .INIT=16'h7800;
LUT4 \u_psram_top/u_psram_sync/n36_s1  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [14]),
	.I1(\u_psram_top/u_psram_sync/n51_7 ),
	.I2(\u_psram_top/u_psram_sync/n39_7 ),
	.I3(\u_psram_top/u_psram_sync/n37_7 ),
	.F(\u_psram_top/u_psram_sync/n36_6 )
);
defparam \u_psram_top/u_psram_sync/n36_s1 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_sync/n86_s1  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [3]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [4]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [5]),
	.I3(\u_psram_top/u_psram_sync/lock_cnt [6]),
	.F(\u_psram_top/u_psram_sync/n86_4 )
);
defparam \u_psram_top/u_psram_sync/n86_s1 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_sync/n86_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [0]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [1]),
	.I3(\u_psram_top/u_psram_sync/lock_cnt [2]),
	.F(\u_psram_top/u_psram_sync/n86_5 )
);
defparam \u_psram_top/u_psram_sync/n86_s2 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_sync/n86_s3  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [11]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [12]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [13]),
	.I3(\u_psram_top/u_psram_sync/lock_cnt [14]),
	.F(\u_psram_top/u_psram_sync/n86_6 )
);
defparam \u_psram_top/u_psram_sync/n86_s3 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_sync/n86_s4  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [7]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [8]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [9]),
	.I3(\u_psram_top/u_psram_sync/lock_cnt [10]),
	.F(\u_psram_top/u_psram_sync/n86_7 )
);
defparam \u_psram_top/u_psram_sync/n86_s4 .INIT=16'h0001;
LUT4 \u_psram_top/u_psram_sync/n348_s6  (
	.I0(O_psram_reset_n[0]),
	.I1(\u_psram_top/u_psram_sync/flag [0]),
	.I2(\u_psram_top/u_psram_sync/n326_19 ),
	.I3(\u_psram_top/u_psram_sync/flag [1]),
	.F(\u_psram_top/u_psram_sync/n348_10 )
);
defparam \u_psram_top/u_psram_sync/n348_s6 .INIT=16'h00BF;
LUT4 \u_psram_top/u_psram_sync/n348_s7  (
	.I0(O_psram_reset_n[0]),
	.I1(\u_psram_top/u_psram_sync/n282_23 ),
	.I2(\u_psram_top/u_psram_sync/n359_12 ),
	.I3(\u_psram_top/u_psram_sync/n337_17 ),
	.F(\u_psram_top/u_psram_sync/n348_11 )
);
defparam \u_psram_top/u_psram_sync/n348_s7 .INIT=16'hEE0F;
LUT4 \u_psram_top/u_psram_sync/n359_s7  (
	.I0(\u_psram_top/u_psram_sync/n326_19 ),
	.I1(O_psram_reset_n[0]),
	.I2(\u_psram_top/u_psram_sync/n337_17 ),
	.I3(\u_psram_top/u_psram_sync/flag [0]),
	.F(\u_psram_top/u_psram_sync/n359_11 )
);
defparam \u_psram_top/u_psram_sync/n359_s7 .INIT=16'h3D00;
LUT4 \u_psram_top/u_psram_sync/n359_s8  (
	.I0(\u_psram_top/u_psram_sync/n359_13 ),
	.I1(\u_psram_top/u_psram_sync/n359_14 ),
	.I2(\u_psram_top/uddcntln ),
	.I3(\u_psram_top/u_psram_sync/n359_15 ),
	.F(\u_psram_top/u_psram_sync/n359_12 )
);
defparam \u_psram_top/u_psram_sync/n359_s8 .INIT=16'h7077;
LUT4 \u_psram_top/u_psram_sync/n282_s15  (
	.I0(\u_psram_top/stop ),
	.I1(\u_psram_top/u_psram_sync/flag [0]),
	.I2(\u_psram_top/u_psram_sync/n304_17 ),
	.I3(\u_psram_top/u_psram_sync/n304_18 ),
	.F(\u_psram_top/u_psram_sync/n282_19 )
);
defparam \u_psram_top/u_psram_sync/n282_s15 .INIT=16'h4000;
LUT3 \u_psram_top/u_psram_sync/n293_s13  (
	.I0(\u_psram_top/cs_memsync [3]),
	.I1(\u_psram_top/u_psram_sync/n359_13 ),
	.I2(\u_psram_top/u_psram_sync/n304_17 ),
	.F(\u_psram_top/u_psram_sync/n293_17 )
);
defparam \u_psram_top/u_psram_sync/n293_s13 .INIT=8'h40;
LUT3 \u_psram_top/u_psram_sync/n304_s13  (
	.I0(\u_psram_top/u_psram_sync/count [2]),
	.I1(\u_psram_top/u_psram_sync/count [1]),
	.I2(\u_psram_top/u_psram_sync/count [0]),
	.F(\u_psram_top/u_psram_sync/n304_17 )
);
defparam \u_psram_top/u_psram_sync/n304_s13 .INIT=8'h40;
LUT4 \u_psram_top/u_psram_sync/n304_s14  (
	.I0(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.I1(\u_psram_top/cs_memsync [3]),
	.I2(\u_psram_top/stop ),
	.I3(\u_psram_top/u_psram_sync/n304_20 ),
	.F(\u_psram_top/u_psram_sync/n304_18 )
);
defparam \u_psram_top/u_psram_sync/n304_s14 .INIT=16'hA300;
LUT4 \u_psram_top/u_psram_sync/n304_s15  (
	.I0(\u_psram_top/u_psram_sync/flag [0]),
	.I1(\u_psram_top/stop ),
	.I2(\u_psram_top/u_psram_sync/n359_13 ),
	.I3(\u_psram_top/u_psram_sync/n304_17 ),
	.F(\u_psram_top/u_psram_sync/n304_19 )
);
defparam \u_psram_top/u_psram_sync/n304_s15 .INIT=16'h4000;
LUT4 \u_psram_top/u_psram_sync/n315_s13  (
	.I0(\u_psram_top/u_psram_sync/count [1]),
	.I1(\u_psram_top/u_psram_sync/flag [1]),
	.I2(\u_psram_top/u_psram_sync/count [0]),
	.I3(\u_psram_top/u_psram_sync/n282_21 ),
	.F(\u_psram_top/u_psram_sync/n315_17 )
);
defparam \u_psram_top/u_psram_sync/n315_s13 .INIT=16'h1000;
LUT4 \u_psram_top/u_psram_sync/n315_s14  (
	.I0(\u_psram_top/u_psram_sync/flag [0]),
	.I1(\u_psram_top/u_psram_sync/n304_17 ),
	.I2(\u_psram_top/u_psram_sync/n304_18 ),
	.I3(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.F(\u_psram_top/u_psram_sync/n315_18 )
);
defparam \u_psram_top/u_psram_sync/n315_s14 .INIT=16'h7F00;
LUT3 \u_psram_top/u_psram_sync/n337_s13  (
	.I0(\u_psram_top/cs_memsync [3]),
	.I1(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.I2(\u_psram_top/u_psram_sync/n337_19 ),
	.F(\u_psram_top/u_psram_sync/n337_17 )
);
defparam \u_psram_top/u_psram_sync/n337_s13 .INIT=8'h10;
LUT4 \u_psram_top/u_psram_sync/n388_s3  (
	.I0(O_psram_reset_n[0]),
	.I1(\u_psram_top/u_psram_sync/lock_d2 ),
	.I2(\u_psram_top/u_psram_sync/n337_17 ),
	.I3(\u_psram_top/u_psram_sync/n315_17 ),
	.F(\u_psram_top/u_psram_sync/n388_8 )
);
defparam \u_psram_top/u_psram_sync/n388_s3 .INIT=16'h004F;
LUT4 \u_psram_top/u_psram_sync/n387_s3  (
	.I0(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.I1(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.I2(\u_psram_top/u_psram_sync/count [2]),
	.I3(\u_psram_top/u_psram_sync/n282_20 ),
	.F(\u_psram_top/u_psram_sync/n387_8 )
);
defparam \u_psram_top/u_psram_sync/n387_s3 .INIT=16'hFE0F;
LUT2 \u_psram_top/u_psram_sync/n51_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_syn [1]),
	.F(\u_psram_top/u_psram_sync/n51_7 )
);
defparam \u_psram_top/u_psram_sync/n51_s2 .INIT=4'h4;
LUT2 \u_psram_top/u_psram_sync/n49_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [0]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [1]),
	.F(\u_psram_top/u_psram_sync/n49_7 )
);
defparam \u_psram_top/u_psram_sync/n49_s2 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_sync/n47_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [0]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [1]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [2]),
	.I3(\u_psram_top/u_psram_sync/lock_cnt [3]),
	.F(\u_psram_top/u_psram_sync/n47_7 )
);
defparam \u_psram_top/u_psram_sync/n47_s2 .INIT=16'h8000;
LUT4 \u_psram_top/u_psram_sync/n43_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [6]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [7]),
	.I2(\u_psram_top/u_psram_sync/n47_7 ),
	.I3(\u_psram_top/u_psram_sync/n45_8 ),
	.F(\u_psram_top/u_psram_sync/n43_7 )
);
defparam \u_psram_top/u_psram_sync/n43_s2 .INIT=16'h8000;
LUT2 \u_psram_top/u_psram_sync/n41_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [8]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [9]),
	.F(\u_psram_top/u_psram_sync/n41_7 )
);
defparam \u_psram_top/u_psram_sync/n41_s2 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_sync/n39_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [10]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [11]),
	.I2(\u_psram_top/u_psram_sync/n43_7 ),
	.I3(\u_psram_top/u_psram_sync/n41_7 ),
	.F(\u_psram_top/u_psram_sync/n39_7 )
);
defparam \u_psram_top/u_psram_sync/n39_s2 .INIT=16'h8000;
LUT2 \u_psram_top/u_psram_sync/n37_s2  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [12]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [13]),
	.F(\u_psram_top/u_psram_sync/n37_7 )
);
defparam \u_psram_top/u_psram_sync/n37_s2 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_sync/n359_s9  (
	.I0(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.I1(O_psram_reset_n[0]),
	.I2(\u_psram_top/uddcntln ),
	.I3(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.F(\u_psram_top/u_psram_sync/n359_13 )
);
defparam \u_psram_top/u_psram_sync/n359_s9 .INIT=16'h1000;
LUT2 \u_psram_top/u_psram_sync/n359_s10  (
	.I0(\u_psram_top/cs_memsync [3]),
	.I1(\u_psram_top/stop ),
	.F(\u_psram_top/u_psram_sync/n359_14 )
);
defparam \u_psram_top/u_psram_sync/n359_s10 .INIT=4'h8;
LUT4 \u_psram_top/u_psram_sync/n359_s11  (
	.I0(\u_psram_top/cs_memsync [3]),
	.I1(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.I2(\u_psram_top/stop ),
	.I3(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.F(\u_psram_top/u_psram_sync/n359_15 )
);
defparam \u_psram_top/u_psram_sync/n359_s11 .INIT=16'h0100;
LUT2 \u_psram_top/u_psram_sync/n282_s16  (
	.I0(\u_psram_top/u_psram_sync/count [0]),
	.I1(\u_psram_top/u_psram_sync/count [1]),
	.F(\u_psram_top/u_psram_sync/n282_20 )
);
defparam \u_psram_top/u_psram_sync/n282_s16 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_sync/n282_s17  (
	.I0(\u_psram_top/u_psram_sync/flag [0]),
	.I1(\u_psram_top/u_psram_sync/count [2]),
	.F(\u_psram_top/u_psram_sync/n282_21 )
);
defparam \u_psram_top/u_psram_sync/n282_s17 .INIT=4'h4;
LUT4 \u_psram_top/u_psram_sync/n304_s16  (
	.I0(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.I1(O_psram_reset_n[0]),
	.I2(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.I3(\u_psram_top/uddcntln ),
	.F(\u_psram_top/u_psram_sync/n304_20 )
);
defparam \u_psram_top/u_psram_sync/n304_s16 .INIT=16'h1F00;
LUT3 \u_psram_top/u_psram_sync/n337_s15  (
	.I0(\u_psram_top/u_psram_sync/cs_memsync_0 [2]),
	.I1(\u_psram_top/stop ),
	.I2(\u_psram_top/uddcntln ),
	.F(\u_psram_top/u_psram_sync/n337_19 )
);
defparam \u_psram_top/u_psram_sync/n337_s15 .INIT=8'h10;
LUT2 \u_psram_top/u_psram_sync/n45_s3  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [4]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [5]),
	.F(\u_psram_top/u_psram_sync/n45_8 )
);
defparam \u_psram_top/u_psram_sync/n45_s3 .INIT=4'h8;
LUT2 \u_psram_top/u_psram_sync/ddr_rsti_s0  (
	.I0(\u_psram_top/cs_memsync [3]),
	.I1(\u_psram_top/dll_rsti ),
	.F(\u_psram_top/ddr_rsti )
);
defparam \u_psram_top/u_psram_sync/ddr_rsti_s0 .INIT=4'hE;
LUT4 \u_psram_top/u_psram_sync/n282_s18  (
	.I0(\u_psram_top/u_psram_sync/flag [1]),
	.I1(\u_psram_top/u_psram_sync/n282_20 ),
	.I2(\u_psram_top/u_psram_sync/flag [0]),
	.I3(\u_psram_top/u_psram_sync/count [2]),
	.F(\u_psram_top/u_psram_sync/n282_23 )
);
defparam \u_psram_top/u_psram_sync/n282_s18 .INIT=16'h0800;
LUT3 \u_psram_top/u_psram_sync/n45_s4  (
	.I0(\u_psram_top/u_psram_sync/n47_7 ),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [4]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [5]),
	.F(\u_psram_top/u_psram_sync/n45_10 )
);
defparam \u_psram_top/u_psram_sync/n45_s4 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_sync/n49_s3  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [2]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [0]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [1]),
	.I3(\u_psram_top/u_psram_sync/n51_7 ),
	.F(\u_psram_top/u_psram_sync/n49_9 )
);
defparam \u_psram_top/u_psram_sync/n49_s3 .INIT=16'h6A00;
LUT4 \u_psram_top/u_psram_sync/n337_s16  (
	.I0(\u_psram_top/u_psram_sync/count [2]),
	.I1(\u_psram_top/u_psram_sync/flag [0]),
	.I2(\u_psram_top/u_psram_sync/count [0]),
	.I3(\u_psram_top/u_psram_sync/count [1]),
	.F(\u_psram_top/u_psram_sync/n337_21 )
);
defparam \u_psram_top/u_psram_sync/n337_s16 .INIT=16'h8000;
LUT3 \u_psram_top/u_psram_sync/n40_s3  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [10]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [8]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [9]),
	.F(\u_psram_top/u_psram_sync/n40_9 )
);
defparam \u_psram_top/u_psram_sync/n40_s3 .INIT=8'h80;
LUT4 \u_psram_top/u_psram_sync/n326_s14  (
	.I0(\u_psram_top/u_psram_sync/n359_15 ),
	.I1(\u_psram_top/u_psram_sync/count [2]),
	.I2(\u_psram_top/u_psram_sync/count [1]),
	.I3(\u_psram_top/u_psram_sync/count [0]),
	.F(\u_psram_top/u_psram_sync/n326_19 )
);
defparam \u_psram_top/u_psram_sync/n326_s14 .INIT=16'h2000;
LUT4 \u_psram_top/u_psram_sync/n282_s19  (
	.I0(O_psram_reset_n[0]),
	.I1(\u_psram_top/cs_memsync [3]),
	.I2(\u_psram_top/u_psram_sync/cs_memsync_0 [5]),
	.I3(\u_psram_top/u_psram_sync/n337_19 ),
	.F(\u_psram_top/u_psram_sync/n282_25 )
);
defparam \u_psram_top/u_psram_sync/n282_s19 .INIT=16'h0100;
LUT4 \u_psram_top/u_psram_sync/n39_s5  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/n39_7 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [12]),
	.I3(\u_psram_top/u_psram_sync/lock_syn [1]),
	.F(\u_psram_top/u_psram_sync/n39_12 )
);
defparam \u_psram_top/u_psram_sync/n39_s5 .INIT=16'hB400;
LUT2 \u_psram_top/u_psram_sync/lock_cnt_15_s4  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_syn [1]),
	.F(\u_psram_top/u_psram_sync/lock_cnt_15_15 )
);
defparam \u_psram_top/u_psram_sync/lock_cnt_15_s4 .INIT=4'h7;
LUT4 \u_psram_top/u_psram_sync/n43_s5  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/n43_7 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [8]),
	.I3(\u_psram_top/u_psram_sync/lock_syn [1]),
	.F(\u_psram_top/u_psram_sync/n43_12 )
);
defparam \u_psram_top/u_psram_sync/n43_s5 .INIT=16'hB400;
LUT4 \u_psram_top/u_psram_sync/n45_s7  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/n45_10 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [6]),
	.I3(\u_psram_top/u_psram_sync/lock_syn [1]),
	.F(\u_psram_top/u_psram_sync/n45_15 )
);
defparam \u_psram_top/u_psram_sync/n45_s7 .INIT=16'hB400;
LUT4 \u_psram_top/u_psram_sync/n47_s5  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/n47_7 ),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [4]),
	.I3(\u_psram_top/u_psram_sync/lock_syn [1]),
	.F(\u_psram_top/u_psram_sync/n47_12 )
);
defparam \u_psram_top/u_psram_sync/n47_s5 .INIT=16'hB400;
LUT4 \u_psram_top/u_psram_sync/n50_s4  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [0]),
	.I2(\u_psram_top/u_psram_sync/lock_cnt [1]),
	.I3(\u_psram_top/u_psram_sync/lock_syn [1]),
	.F(\u_psram_top/u_psram_sync/n50_11 )
);
defparam \u_psram_top/u_psram_sync/n50_s4 .INIT=16'hB400;
LUT3 \u_psram_top/u_psram_sync/n51_s5  (
	.I0(\u_psram_top/u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_top/u_psram_sync/lock_cnt [0]),
	.I2(\u_psram_top/u_psram_sync/lock_syn [1]),
	.F(\u_psram_top/u_psram_sync/n51_12 )
);
defparam \u_psram_top/u_psram_sync/n51_s5 .INIT=8'h90;
DFFC \u_psram_top/u_psram_sync/lock_syn_0_s0  (
	.D(\u_psram_top/u_psram_sync/n13_3 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_syn [0])
);
defparam \u_psram_top/u_psram_sync/lock_syn_0_s0 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_d2_s0  (
	.D(VCC),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/n86_3 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_d2 )
);
defparam \u_psram_top/u_psram_sync/lock_d2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/cs_memsync_5_s0  (
	.D(\u_psram_top/u_psram_sync/n282_16 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/cs_memsync_0 [5])
);
defparam \u_psram_top/u_psram_sync/cs_memsync_5_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/cs_memsync_4_s0  (
	.D(\u_psram_top/u_psram_sync/n293_16 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/stop )
);
defparam \u_psram_top/u_psram_sync/cs_memsync_4_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/cs_memsync_3_s0  (
	.D(\u_psram_top/u_psram_sync/n304_16 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/cs_memsync [3])
);
defparam \u_psram_top/u_psram_sync/cs_memsync_3_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/cs_memsync_2_s0  (
	.D(\u_psram_top/u_psram_sync/n315_16 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/cs_memsync_0 [2])
);
defparam \u_psram_top/u_psram_sync/cs_memsync_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/cs_memsync_0_s0  (
	.D(\u_psram_top/u_psram_sync/n337_16 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(O_psram_reset_n[0])
);
defparam \u_psram_top/u_psram_sync/cs_memsync_0_s0 .INIT=1'b0;
DFFP \u_psram_top/u_psram_sync/dll_rst_s0  (
	.D(GND),
	.CLK(clk_d),
	.PRESET(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/dll_rsti )
);
defparam \u_psram_top/u_psram_sync/dll_rst_s0 .INIT=1'b1;
DFFC \u_psram_top/u_psram_sync/flag_1_s0  (
	.D(\u_psram_top/u_psram_sync/n348_9 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/flag [1])
);
defparam \u_psram_top/u_psram_sync/flag_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/flag_0_s0  (
	.D(\u_psram_top/u_psram_sync/n359_10 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/flag [0])
);
defparam \u_psram_top/u_psram_sync/flag_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/count_2_s0  (
	.D(\u_psram_top/u_psram_sync/n387_7 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/count [2])
);
defparam \u_psram_top/u_psram_sync/count_2_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/count_1_s0  (
	.D(\u_psram_top/u_psram_sync/n388_7 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/count [1])
);
defparam \u_psram_top/u_psram_sync/count_1_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/count_0_s0  (
	.D(\u_psram_top/u_psram_sync/n389_8 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/count [0])
);
defparam \u_psram_top/u_psram_sync/count_0_s0 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_syn_1_s0  (
	.D(\u_psram_top/u_psram_sync/lock_syn [0]),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_syn [1])
);
defparam \u_psram_top/u_psram_sync/lock_syn_1_s0 .INIT=1'b0;
DFFP \u_psram_top/u_psram_sync/cs_memsync_1_s0  (
	.D(\u_psram_top/u_psram_sync/n326_16 ),
	.CLK(clk_d),
	.PRESET(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/uddcntln )
);
defparam \u_psram_top/u_psram_sync/cs_memsync_1_s0 .INIT=1'b1;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_15_s1  (
	.D(\u_psram_top/u_psram_sync/n36_6 ),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [15])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_15_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_14_s1  (
	.D(\u_psram_top/u_psram_sync/n37_6 ),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [14])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_14_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_13_s1  (
	.D(\u_psram_top/u_psram_sync/n38_6 ),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [13])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_13_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_11_s1  (
	.D(\u_psram_top/u_psram_sync/n40_6 ),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [11])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_11_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_10_s1  (
	.D(\u_psram_top/u_psram_sync/n41_6 ),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [10])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_10_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_9_s1  (
	.D(\u_psram_top/u_psram_sync/n42_6 ),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [9])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_9_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_7_s1  (
	.D(\u_psram_top/u_psram_sync/n44_6 ),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [7])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_7_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_5_s1  (
	.D(\u_psram_top/u_psram_sync/n46_6 ),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [5])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_3_s1  (
	.D(\u_psram_top/u_psram_sync/n48_6 ),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [3])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_top/u_psram_sync/lock_cnt_2_s1  (
	.D(\u_psram_top/u_psram_sync/n49_9 ),
	.CLK(clk_d),
	.CE(\u_psram_top/u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [2])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_2_s1 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_cnt_12_s3  (
	.D(\u_psram_top/u_psram_sync/n39_12 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [12])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_12_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_cnt_8_s3  (
	.D(\u_psram_top/u_psram_sync/n43_12 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [8])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_8_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_cnt_6_s3  (
	.D(\u_psram_top/u_psram_sync/n45_15 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [6])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_6_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_cnt_4_s3  (
	.D(\u_psram_top/u_psram_sync/n47_12 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [4])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_4_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_cnt_1_s3  (
	.D(\u_psram_top/u_psram_sync/n50_11 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [1])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_1_s3 .INIT=1'b0;
DFFC \u_psram_top/u_psram_sync/lock_cnt_0_s3  (
	.D(\u_psram_top/u_psram_sync/n51_12 ),
	.CLK(clk_d),
	.CLEAR(\u_psram_top/n797_6 ),
	.Q(\u_psram_top/u_psram_sync/lock_cnt [0])
);
defparam \u_psram_top/u_psram_sync/lock_cnt_0_s3 .INIT=1'b0;
endmodule
