<stg><name>operator_double_div5</name>


<trans_list>

<trans id="179" from="1" to="2">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="2" to="3">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="3" to="4">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="4" to="5">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="5" to="6">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="6" to="7">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="7" to="8">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="8" to="9">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="9" to="10">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="10" to="11">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="11" to="12">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="12" to="13">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="13" to="14">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="14" to="15">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="15" to="16">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="16" to="17">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="17" to="18">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="18" to="19">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="19" to="20">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:0  %in_read = call double @_ssdm_op_Read.ap_auto.double(double %in_r) nounwind

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge_ifconv:1  %p_Val2_s = bitcast double %in_read to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:2  %p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

]]></Node>
<StgValue><ssdm name="p_Repl2_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:3  %new_exp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="new_exp_V_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge_ifconv:4  %new_mant_V_1 = trunc i64 %p_Val2_s to i52

]]></Node>
<StgValue><ssdm name="new_mant_V_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="56" op_0_bw="52">
<![CDATA[
._crit_edge_ifconv:5  %xf_V = zext i52 %new_mant_V_1 to i56

]]></Node>
<StgValue><ssdm name="xf_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:6  %tmp = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_s, i32 50, i32 51)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:7  %icmp = icmp eq i2 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge_ifconv:8  %shift_V_cast_cast = select i1 %icmp, i11 3, i11 2

]]></Node>
<StgValue><ssdm name="shift_V_cast_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge_ifconv:9  %tmp_1 = icmp ugt i11 %shift_V_cast_cast, %new_exp_V_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge_ifconv:10  %new_exp_V = sub i11 %new_exp_V_1, %shift_V_cast_cast

]]></Node>
<StgValue><ssdm name="new_exp_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge_ifconv:11  %tmp_3 = icmp eq i11 %new_exp_V_1, 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge_ifconv:12  %tmp_4 = icmp ult i11 %shift_V_cast_cast, %new_exp_V_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:13  %tmp_7 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge_ifconv:14  %icmp4 = icmp eq i10 %tmp_7, 0

]]></Node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge_ifconv:15  %shift_V = sub i11 1, %new_exp_V_1

]]></Node>
<StgValue><ssdm name="shift_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge_ifconv:16  %shift_V_1 = add i11 -1, %new_exp_V_1

]]></Node>
<StgValue><ssdm name="shift_V_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:17  %sel_tmp2_demorgan = or i1 %tmp_3, %tmp_4

]]></Node>
<StgValue><ssdm name="sel_tmp2_demorgan"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:18  %sel_tmp2 = xor i1 %sel_tmp2_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:19  %sel_tmp3 = and i1 %icmp4, %sel_tmp2

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge_ifconv:20  %shift_V_2 = select i1 %sel_tmp3, i11 %shift_V, i11 %shift_V_1

]]></Node>
<StgValue><ssdm name="shift_V_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge_ifconv:21  %shift_V_3 = select i1 %tmp_3, i11 0, i11 %shift_V_2

]]></Node>
<StgValue><ssdm name="shift_V_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:22  %sel_tmp6 = xor i1 %tmp_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:23  %sel_tmp7 = and i1 %tmp_4, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge_ifconv:24  %shift_V_4 = select i1 %sel_tmp7, i11 %shift_V_cast_cast, i11 %shift_V_3

]]></Node>
<StgValue><ssdm name="shift_V_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="56" op_0_bw="11">
<![CDATA[
._crit_edge_ifconv:25  %tmp_9 = zext i11 %shift_V_4 to i56

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="52" op_0_bw="11">
<![CDATA[
._crit_edge_ifconv:26  %tmp_9_cast = zext i11 %shift_V_4 to i52

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge_ifconv:27  %r_V_20 = lshr i52 %new_mant_V_1, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="56" op_0_bw="52">
<![CDATA[
._crit_edge_ifconv:28  %r_V_18_cast = zext i52 %r_V_20 to i56

]]></Node>
<StgValue><ssdm name="r_V_18_cast"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
._crit_edge_ifconv:29  %r_V_21 = shl i56 %xf_V, %tmp_9

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="56" op_0_bw="1" op_1_bw="56" op_2_bw="56">
<![CDATA[
._crit_edge_ifconv:30  %xf_V_7 = select i1 %icmp4, i56 %r_V_18_cast, i56 %r_V_21

]]></Node>
<StgValue><ssdm name="xf_V_7"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="56" op_0_bw="56" op_1_bw="56" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge_ifconv:31  %p_Result_s = call i56 @_ssdm_op_BitSet.i56.i56.i32.i1(i56 %xf_V_7, i32 52, i1 true)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="56" op_0_bw="1" op_1_bw="56" op_2_bw="56">
<![CDATA[
._crit_edge_ifconv:32  %xf_V_5 = select i1 %tmp_3, i56 %xf_V_7, i56 %p_Result_s

]]></Node>
<StgValue><ssdm name="xf_V_5"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
._crit_edge_ifconv:33  %xf_V_8 = add i56 2, %xf_V_5

]]></Node>
<StgValue><ssdm name="xf_V_8"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:34  %p_Result_i_i = call i2 @_ssdm_op_PartSelect.i2.i56.i32.i32(i56 %xf_V_8, i32 54, i32 55) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_i_i"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge_ifconv:35  %d_chunk_V = zext i2 %p_Result_i_i to i3

]]></Node>
<StgValue><ssdm name="d_chunk_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:36  %call_ret1_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V, i3 0) nounwind

]]></Node>
<StgValue><ssdm name="call_ret1_i_i"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="3" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:38  %p_Result_24_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 51, i32 53) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_24_i_i"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:42  %p_Result_24_1_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 48, i32 50) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_24_1_i_i"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:46  %p_Result_24_2_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 45, i32 47) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_24_2_i_i"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:50  %p_Result_24_3_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 42, i32 44) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_24_3_i_i"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:54  %p_Result_24_4_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 39, i32 41) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_24_4_i_i"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:58  %p_Result_24_5_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 36, i32 38) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_24_5_i_i"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="3" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:62  %p_Result_24_6_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 33, i32 35) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_24_6_i_i"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:66  %p_Result_24_7_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 30, i32 32) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_24_7_i_i"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="3" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:70  %p_Result_24_8_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 27, i32 29) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_24_8_i_i"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:74  %p_Result_24_9_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 24, i32 26) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_24_9_i_i"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="3" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:78  %p_Result_24_i_i_10 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 21, i32 23) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_24_i_i_10"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="3" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:82  %p_Result_24_10_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 18, i32 20) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_24_10_i_i"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="3" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:86  %p_Result_24_11_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 15, i32 17) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_24_11_i_i"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="3" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:90  %p_Result_24_12_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 12, i32 14) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_24_12_i_i"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="3" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:94  %p_Result_24_13_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 9, i32 11) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_24_13_i_i"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="3" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:98  %p_Result_24_14_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 6, i32 8) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_24_14_i_i"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="3" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:102  %p_Result_24_15_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V_8, i32 3, i32 5) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_24_15_i_i"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="56">
<![CDATA[
._crit_edge_ifconv:106  %tmp_10 = trunc i56 %xf_V_8 to i3

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge_ifconv:111  %tmp_2 = icmp eq i11 %new_exp_V_1, -1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge_ifconv:112  %p_s = select i1 %tmp_2, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:113  %tmp_6 = or i1 %tmp_2, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge_ifconv:114  %p_Repl2_1 = select i1 %tmp_6, i11 %p_s, i11 %new_exp_V

]]></Node>
<StgValue><ssdm name="p_Repl2_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="80" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:36  %call_ret1_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V, i3 0) nounwind

]]></Node>
<StgValue><ssdm name="call_ret1_i_i"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:37  %r_V = extractvalue { i3, i3 } %call_ret1_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:39  %call_ret2_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_i_i, i3 %r_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ret2_i_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="83" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:39  %call_ret2_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_i_i, i3 %r_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ret2_i_i"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:41  %r_V_1 = extractvalue { i3, i3 } %call_ret2_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:43  %call_ret3_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_1_i_i, i3 %r_V_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ret3_i_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="86" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:43  %call_ret3_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_1_i_i, i3 %r_V_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ret3_i_i"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:45  %r_V_2 = extractvalue { i3, i3 } %call_ret3_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:47  %call_ret4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_2_i_i, i3 %r_V_2) nounwind

]]></Node>
<StgValue><ssdm name="call_ret4_i_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="89" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:47  %call_ret4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_2_i_i, i3 %r_V_2) nounwind

]]></Node>
<StgValue><ssdm name="call_ret4_i_i"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:49  %r_V_3 = extractvalue { i3, i3 } %call_ret4_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:51  %call_ret5_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_3_i_i, i3 %r_V_3) nounwind

]]></Node>
<StgValue><ssdm name="call_ret5_i_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="92" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:51  %call_ret5_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_3_i_i, i3 %r_V_3) nounwind

]]></Node>
<StgValue><ssdm name="call_ret5_i_i"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:53  %r_V_4 = extractvalue { i3, i3 } %call_ret5_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:55  %call_ret6_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_4_i_i, i3 %r_V_4) nounwind

]]></Node>
<StgValue><ssdm name="call_ret6_i_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="95" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:55  %call_ret6_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_4_i_i, i3 %r_V_4) nounwind

]]></Node>
<StgValue><ssdm name="call_ret6_i_i"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:57  %r_V_5 = extractvalue { i3, i3 } %call_ret6_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:59  %call_ret7_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_5_i_i, i3 %r_V_5) nounwind

]]></Node>
<StgValue><ssdm name="call_ret7_i_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="98" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:59  %call_ret7_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_5_i_i, i3 %r_V_5) nounwind

]]></Node>
<StgValue><ssdm name="call_ret7_i_i"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:61  %r_V_6 = extractvalue { i3, i3 } %call_ret7_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:63  %call_ret8_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_6_i_i, i3 %r_V_6) nounwind

]]></Node>
<StgValue><ssdm name="call_ret8_i_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="101" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:63  %call_ret8_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_6_i_i, i3 %r_V_6) nounwind

]]></Node>
<StgValue><ssdm name="call_ret8_i_i"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:65  %r_V_7 = extractvalue { i3, i3 } %call_ret8_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:67  %call_ret9_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_7_i_i, i3 %r_V_7) nounwind

]]></Node>
<StgValue><ssdm name="call_ret9_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="104" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:67  %call_ret9_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_7_i_i, i3 %r_V_7) nounwind

]]></Node>
<StgValue><ssdm name="call_ret9_i_i"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:69  %r_V_8 = extractvalue { i3, i3 } %call_ret9_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:71  %call_ret10_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_8_i_i, i3 %r_V_8) nounwind

]]></Node>
<StgValue><ssdm name="call_ret10_i_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="107" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:71  %call_ret10_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_8_i_i, i3 %r_V_8) nounwind

]]></Node>
<StgValue><ssdm name="call_ret10_i_i"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:73  %r_V_9 = extractvalue { i3, i3 } %call_ret10_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:75  %call_ret11_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_9_i_i, i3 %r_V_9) nounwind

]]></Node>
<StgValue><ssdm name="call_ret11_i_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="110" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:75  %call_ret11_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_9_i_i, i3 %r_V_9) nounwind

]]></Node>
<StgValue><ssdm name="call_ret11_i_i"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:77  %r_V_12 = extractvalue { i3, i3 } %call_ret11_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:79  %call_ret12_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_i_i_10, i3 %r_V_12) nounwind

]]></Node>
<StgValue><ssdm name="call_ret12_i_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="113" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:79  %call_ret12_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_i_i_10, i3 %r_V_12) nounwind

]]></Node>
<StgValue><ssdm name="call_ret12_i_i"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:81  %r_V_13 = extractvalue { i3, i3 } %call_ret12_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:83  %call_ret13_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_10_i_i, i3 %r_V_13) nounwind

]]></Node>
<StgValue><ssdm name="call_ret13_i_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="116" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:83  %call_ret13_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_10_i_i, i3 %r_V_13) nounwind

]]></Node>
<StgValue><ssdm name="call_ret13_i_i"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:85  %r_V_14 = extractvalue { i3, i3 } %call_ret13_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:87  %call_ret14_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_11_i_i, i3 %r_V_14) nounwind

]]></Node>
<StgValue><ssdm name="call_ret14_i_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="119" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:87  %call_ret14_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_11_i_i, i3 %r_V_14) nounwind

]]></Node>
<StgValue><ssdm name="call_ret14_i_i"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:89  %r_V_15 = extractvalue { i3, i3 } %call_ret14_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:91  %call_ret15_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_12_i_i, i3 %r_V_15) nounwind

]]></Node>
<StgValue><ssdm name="call_ret15_i_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="122" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:91  %call_ret15_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_12_i_i, i3 %r_V_15) nounwind

]]></Node>
<StgValue><ssdm name="call_ret15_i_i"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:93  %r_V_16 = extractvalue { i3, i3 } %call_ret15_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:95  %call_ret16_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_13_i_i, i3 %r_V_16) nounwind

]]></Node>
<StgValue><ssdm name="call_ret16_i_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="125" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:95  %call_ret16_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_13_i_i, i3 %r_V_16) nounwind

]]></Node>
<StgValue><ssdm name="call_ret16_i_i"/></StgValue>
</operation>

<operation id="126" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:97  %r_V_17 = extractvalue { i3, i3 } %call_ret16_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="127" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:99  %call_ret17_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_14_i_i, i3 %r_V_17) nounwind

]]></Node>
<StgValue><ssdm name="call_ret17_i_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="128" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:99  %call_ret17_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_14_i_i, i3 %r_V_17) nounwind

]]></Node>
<StgValue><ssdm name="call_ret17_i_i"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:101  %r_V_18 = extractvalue { i3, i3 } %call_ret17_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="130" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:103  %call_ret18_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_15_i_i, i3 %r_V_18) nounwind

]]></Node>
<StgValue><ssdm name="call_ret18_i_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="131" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:103  %call_ret18_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_24_15_i_i, i3 %r_V_18) nounwind

]]></Node>
<StgValue><ssdm name="call_ret18_i_i"/></StgValue>
</operation>

<operation id="132" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:105  %r_V_19 = extractvalue { i3, i3 } %call_ret18_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="133" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:107  %call_ret_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %tmp_10, i3 %r_V_19) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_i_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="134" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:40  %q_chunk_V = extractvalue { i3, i3 } %call_ret2_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V"/></StgValue>
</operation>

<operation id="135" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:44  %q_chunk_V_1 = extractvalue { i3, i3 } %call_ret3_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_1"/></StgValue>
</operation>

<operation id="136" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:48  %q_chunk_V_2 = extractvalue { i3, i3 } %call_ret4_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_2"/></StgValue>
</operation>

<operation id="137" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:52  %q_chunk_V_3 = extractvalue { i3, i3 } %call_ret5_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_3"/></StgValue>
</operation>

<operation id="138" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:56  %q_chunk_V_4 = extractvalue { i3, i3 } %call_ret6_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_4"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:60  %q_chunk_V_5 = extractvalue { i3, i3 } %call_ret7_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_5"/></StgValue>
</operation>

<operation id="140" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:64  %q_chunk_V_6 = extractvalue { i3, i3 } %call_ret8_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_6"/></StgValue>
</operation>

<operation id="141" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:68  %q_chunk_V_7 = extractvalue { i3, i3 } %call_ret9_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_7"/></StgValue>
</operation>

<operation id="142" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:72  %q_chunk_V_8 = extractvalue { i3, i3 } %call_ret10_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_8"/></StgValue>
</operation>

<operation id="143" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:76  %q_chunk_V_9 = extractvalue { i3, i3 } %call_ret11_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_9"/></StgValue>
</operation>

<operation id="144" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:80  %q_chunk_V_10 = extractvalue { i3, i3 } %call_ret12_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_10"/></StgValue>
</operation>

<operation id="145" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:84  %q_chunk_V_11 = extractvalue { i3, i3 } %call_ret13_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_11"/></StgValue>
</operation>

<operation id="146" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:88  %q_chunk_V_12 = extractvalue { i3, i3 } %call_ret14_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_12"/></StgValue>
</operation>

<operation id="147" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:92  %q_chunk_V_13 = extractvalue { i3, i3 } %call_ret15_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_13"/></StgValue>
</operation>

<operation id="148" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:96  %q_chunk_V_14 = extractvalue { i3, i3 } %call_ret16_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_14"/></StgValue>
</operation>

<operation id="149" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:100  %q_chunk_V_15 = extractvalue { i3, i3 } %call_ret17_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_15"/></StgValue>
</operation>

<operation id="150" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:104  %q_chunk_V_16 = extractvalue { i3, i3 } %call_ret18_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_16"/></StgValue>
</operation>

<operation id="151" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:107  %call_ret_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %tmp_10, i3 %r_V_19) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_i_i"/></StgValue>
</operation>

<operation id="152" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:108  %q_chunk_V_17 = extractvalue { i3, i3 } %call_ret_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_17"/></StgValue>
</operation>

<operation id="153" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:109  %tmp_11 = trunc i3 %q_chunk_V to i1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="154" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="52" op_0_bw="52" op_1_bw="1" op_2_bw="3" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3" op_9_bw="3" op_10_bw="3" op_11_bw="3" op_12_bw="3" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3">
<![CDATA[
._crit_edge_ifconv:110  %new_mant_V = call i52 @_ssdm_op_BitConcatenate.i52.i1.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3(i1 %tmp_11, i3 %q_chunk_V_1, i3 %q_chunk_V_2, i3 %q_chunk_V_3, i3 %q_chunk_V_4, i3 %q_chunk_V_5, i3 %q_chunk_V_6, i3 %q_chunk_V_7, i3 %q_chunk_V_8, i3 %q_chunk_V_9, i3 %q_chunk_V_10, i3 %q_chunk_V_11, i3 %q_chunk_V_12, i3 %q_chunk_V_13, i3 %q_chunk_V_14, i3 %q_chunk_V_15, i3 %q_chunk_V_16, i3 %q_chunk_V_17)

]]></Node>
<StgValue><ssdm name="new_mant_V"/></StgValue>
</operation>

<operation id="155" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
._crit_edge_ifconv:115  %p_Repl2_s = select i1 %tmp_2, i52 %new_mant_V_1, i52 %new_mant_V

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="156" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
._crit_edge_ifconv:116  %p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %p_Repl2_s) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="157" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge_ifconv:117  %out = bitcast i64 %p_Result_1 to double

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="158" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="64">
<![CDATA[
._crit_edge_ifconv:118  ret double %out

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
