{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1748263782311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1748263782311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 26 09:49:42 2025 " "Processing started: Mon May 26 09:49:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1748263782311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1748263782311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1748263782311 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1748263782565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2x4 " "Found entity 1: decoder_2x4" {  } { { "decoder_2x4.bdf" "" { Schematic "C:/Users/Rafael/OneDrive/Documentos/CEFET/LAOCII/projeto-mic1/decoder_2x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748263782603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748263782603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_1bit " "Found entity 1: FULL_ADDER_1bit" {  } { { "FULL_ADDER_1bit.bdf" "" { Schematic "C:/Users/Rafael/OneDrive/Documentos/CEFET/LAOCII/projeto-mic1/FULL_ADDER_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748263782605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748263782605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Rafael/OneDrive/Documentos/CEFET/LAOCII/projeto-mic1/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748263782608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748263782608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bits " "Found entity 1: ULA_8bits" {  } { { "ULA_8bits.bdf" "" { Schematic "C:/Users/Rafael/OneDrive/Documentos/CEFET/LAOCII/projeto-mic1/ULA_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748263782610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748263782610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_1bit " "Found entity 1: register_1bit" {  } { { "register_1bit.bdf" "" { Schematic "C:/Users/Rafael/OneDrive/Documentos/CEFET/LAOCII/projeto-mic1/register_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748263782612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748263782612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bits " "Found entity 1: register_8bits" {  } { { "register_8bits.bdf" "" { Schematic "C:/Users/Rafael/OneDrive/Documentos/CEFET/LAOCII/projeto-mic1/register_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748263782614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748263782614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bits " "Found entity 1: ULA_32bits" {  } { { "ULA_32bits.bdf" "" { Schematic "C:/Users/Rafael/OneDrive/Documentos/CEFET/LAOCII/projeto-mic1/ULA_32bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748263782618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748263782618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_8bits " "Elaborating entity \"register_8bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1748263782640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1bit register_1bit:REG2 " "Elaborating entity \"register_1bit\" for hierarchy \"register_1bit:REG2\"" {  } { { "register_8bits.bdf" "REG2" { Schematic "C:/Users/Rafael/OneDrive/Documentos/CEFET/LAOCII/projeto-mic1/register_8bits.bdf" { { 384 384 480 512 "REG2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748263782652 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_1bit:REG7\|dff register_1bit:REG7\|dff~_emulated register_1bit:REG7\|dff~1 " "Register \"register_1bit:REG7\|dff\" is converted into an equivalent circuit using register \"register_1bit:REG7\|dff~_emulated\" and latch \"register_1bit:REG7\|dff~1\"" {  } { { "register_1bit.bdf" "" { Schematic "C:/Users/Rafael/OneDrive/Documentos/CEFET/LAOCII/projeto-mic1/register_1bit.bdf" { { 296 560 624 376 "dff" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748263782857 "|register_8bits|register_1bit:REG7|dff"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_1bit:REG6\|dff register_1bit:REG6\|dff~_emulated register_1bit:REG6\|dff~1 " "Register \"register_1bit:REG6\|dff\" is converted into an equivalent circuit using register \"register_1bit:REG6\|dff~_emulated\" and latch \"register_1bit:REG6\|dff~1\"" {  } { { "register_1bit.bdf" "" { Schematic "C:/Users/Rafael/OneDrive/Documentos/CEFET/LAOCII/projeto-mic1/register_1bit.bdf" { { 296 560 624 376 "dff" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748263782857 "|register_8bits|register_1bit:REG6|dff"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_1bit:REG5\|dff register_1bit:REG5\|dff~_emulated register_1bit:REG5\|dff~1 " "Register \"register_1bit:REG5\|dff\" is converted into an equivalent circuit using register \"register_1bit:REG5\|dff~_emulated\" and latch \"register_1bit:REG5\|dff~1\"" {  } { { "register_1bit.bdf" "" { Schematic "C:/Users/Rafael/OneDrive/Documentos/CEFET/LAOCII/projeto-mic1/register_1bit.bdf" { { 296 560 624 376 "dff" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748263782857 "|register_8bits|register_1bit:REG5|dff"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_1bit:REG4\|dff register_1bit:REG4\|dff~_emulated register_1bit:REG4\|dff~1 " "Register \"register_1bit:REG4\|dff\" is converted into an equivalent circuit using register \"register_1bit:REG4\|dff~_emulated\" and latch \"register_1bit:REG4\|dff~1\"" {  } { { "register_1bit.bdf" "" { Schematic "C:/Users/Rafael/OneDrive/Documentos/CEFET/LAOCII/projeto-mic1/register_1bit.bdf" { { 296 560 624 376 "dff" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748263782857 "|register_8bits|register_1bit:REG4|dff"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_1bit:REG3\|dff register_1bit:REG3\|dff~_emulated register_1bit:REG3\|dff~1 " "Register \"register_1bit:REG3\|dff\" is converted into an equivalent circuit using register \"register_1bit:REG3\|dff~_emulated\" and latch \"register_1bit:REG3\|dff~1\"" {  } { { "register_1bit.bdf" "" { Schematic "C:/Users/Rafael/OneDrive/Documentos/CEFET/LAOCII/projeto-mic1/register_1bit.bdf" { { 296 560 624 376 "dff" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748263782857 "|register_8bits|register_1bit:REG3|dff"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_1bit:REG2\|dff register_1bit:REG2\|dff~_emulated register_1bit:REG2\|dff~1 " "Register \"register_1bit:REG2\|dff\" is converted into an equivalent circuit using register \"register_1bit:REG2\|dff~_emulated\" and latch \"register_1bit:REG2\|dff~1\"" {  } { { "register_1bit.bdf" "" { Schematic "C:/Users/Rafael/OneDrive/Documentos/CEFET/LAOCII/projeto-mic1/register_1bit.bdf" { { 296 560 624 376 "dff" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748263782857 "|register_8bits|register_1bit:REG2|dff"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_1bit:REG1\|dff register_1bit:REG1\|dff~_emulated register_1bit:REG1\|dff~1 " "Register \"register_1bit:REG1\|dff\" is converted into an equivalent circuit using register \"register_1bit:REG1\|dff~_emulated\" and latch \"register_1bit:REG1\|dff~1\"" {  } { { "register_1bit.bdf" "" { Schematic "C:/Users/Rafael/OneDrive/Documentos/CEFET/LAOCII/projeto-mic1/register_1bit.bdf" { { 296 560 624 376 "dff" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748263782857 "|register_8bits|register_1bit:REG1|dff"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_1bit:REG0\|dff register_1bit:REG0\|dff~_emulated register_1bit:REG0\|dff~1 " "Register \"register_1bit:REG0\|dff\" is converted into an equivalent circuit using register \"register_1bit:REG0\|dff~_emulated\" and latch \"register_1bit:REG0\|dff~1\"" {  } { { "register_1bit.bdf" "" { Schematic "C:/Users/Rafael/OneDrive/Documentos/CEFET/LAOCII/projeto-mic1/register_1bit.bdf" { { 296 560 624 376 "dff" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748263782857 "|register_8bits|register_1bit:REG0|dff"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1748263782857 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1748263783056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748263783056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1748263783089 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1748263783089 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1748263783089 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1748263783089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1748263783133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 26 09:49:43 2025 " "Processing ended: Mon May 26 09:49:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1748263783133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1748263783133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1748263783133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1748263783133 ""}
