--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TestGlyphMoverInterface.twx TestGlyphMoverInterface.ncd -o
TestGlyphMoverInterface.twr TestGlyphMoverInterface.pcf -ucf
TestGlyphMoverInterface.ucf

Design file:              TestGlyphMoverInterface.ncd
Physical constraint file: TestGlyphMoverInterface.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock bD
------------+------------+------------+------------+------------+-------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                         | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)        | Phase  |
------------+------------+------------+------------+------------+-------------------------+--------+
reset       |   -1.150(F)|      FAST  |    3.119(F)|      SLOW  |tg/PS[2]_GND_6_o_Mux_29_o|   0.000|
------------+------------+------------+------------+------------+-------------------------+--------+

Setup/Hold to clock bL
------------+------------+------------+------------+------------+-------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                         | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)        | Phase  |
------------+------------+------------+------------+------------+-------------------------+--------+
reset       |   -2.294(F)|      FAST  |    4.829(F)|      SLOW  |tg/PS[2]_GND_6_o_Mux_29_o|   0.000|
------------+------------+------------+------------+------------+-------------------------+--------+

Setup/Hold to clock bR
------------+------------+------------+------------+------------+-------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                         | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)        | Phase  |
------------+------------+------------+------------+------------+-------------------------+--------+
reset       |   -0.079(F)|      SLOW  |    1.251(F)|      SLOW  |tg/PS[2]_GND_6_o_Mux_29_o|   0.000|
------------+------------+------------+------------+------------+-------------------------+--------+

Setup/Hold to clock bU
------------+------------+------------+------------+------------+-------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                         | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)        | Phase  |
------------+------------+------------+------------+------------+-------------------------+--------+
reset       |    0.171(F)|      SLOW  |    0.989(F)|      SLOW  |tg/PS[2]_GND_6_o_Mux_29_o|   0.000|
------------+------------+------------+------------+------------+-------------------------+--------+

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    8.850(R)|      SLOW  |   -0.955(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
rgb<0>      |        20.118(R)|      SLOW  |         7.265(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<1>      |        19.265(R)|      SLOW  |         7.448(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<4>      |        16.635(R)|      SLOW  |         7.146(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<5>      |        17.739(R)|      SLOW  |         7.503(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<7>      |        17.686(R)|      SLOW  |         7.406(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock bD
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bD             |         |         |         |    3.517|
bL             |         |         |    1.779|    3.517|
bR             |         |         |    0.854|    3.517|
bU             |         |         |    0.895|    3.517|
clk            |         |         |    2.470|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bL
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bD             |         |         |         |    3.517|
bL             |         |         |    0.151|    3.517|
bR             |         |         |   -0.592|    3.517|
bU             |         |         |   -0.542|    3.517|
clk            |         |         |    2.470|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bR
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bD             |         |         |         |    3.517|
bL             |         |         |    3.537|    3.537|
bR             |         |         |    2.612|    3.517|
bU             |         |         |    2.653|    3.517|
clk            |         |         |    2.470|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bU
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bD             |         |         |         |    3.517|
bL             |         |         |    3.787|    3.787|
bR             |         |         |    2.862|    3.517|
bU             |         |         |    2.903|    3.517|
clk            |         |         |    2.470|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bD             |    5.923|    9.641|         |         |
bL             |    7.633|    9.641|         |         |
bR             |    6.792|    9.641|         |         |
bU             |    6.509|    9.641|         |         |
clk            |    7.203|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Dec 01 18:13:50 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 254 MB



