# RISCV-CPU-2023

> [Project Introduction](https://github.com/ACMClassCourse-2022/RISC-V-CPU-2023/tree/master)

A toy RISCV-CPU designed using Verilog.

[Overview Structure](https://github.com/Fircube/RISCV-CPU-2023/blob/main/overview.md)