Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/Documents/lab1_half_adder/lab1_full_ader_test_isim_beh.exe -prj /home/ise/Documents/lab1_half_adder/lab1_full_ader_test_beh.prj work.lab1_full_ader_test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Documents/lab1_half_adder/lab1_half_adder.vhd" into library work
Parsing VHDL file "/home/ise/Documents/lab1_half_adder/lab1_full_adder.vhd" into library work
Parsing VHDL file "/home/ise/Documents/lab1_half_adder/lab1_full_ader_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95320 KB
Fuse CPU Usage: 550 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity lab1_half_adder [lab1_half_adder_default]
Compiling architecture behavioral of entity lab1_full_adder [lab1_full_adder_default]
Compiling architecture behavior of entity lab1_full_ader_test
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable /home/ise/Documents/lab1_half_adder/lab1_full_ader_test_isim_beh.exe
Fuse Memory Usage: 103984 KB
Fuse CPU Usage: 590 ms
GCC CPU Usage: 250 ms
