// Seed: 260759161
module module_0 (
    input id_0,
    output logic id_1,
    output id_2
);
  type_9(
      1, !id_0, id_0
  );
  logic id_3;
  logic id_4;
  type_11 id_5 (
      id_3,
      1,
      1'b0
  );
  logic id_6;
  assign id_1 = id_3 & 1;
  logic id_7;
endmodule
