
lab2_4.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  0000030a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000002b6  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  0000030a  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000033c  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000058  00000000  00000000  0000037c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000008ea  00000000  00000000  000003d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000007e0  00000000  00000000  00000cbe  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000036a  00000000  00000000  0000149e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000114  00000000  00000000  00001808  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000457  00000000  00000000  0000191c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000001e5  00000000  00000000  00001d73  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000048  00000000  00000000  00001f58  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
   2:	00 00       	nop
   4:	4b c0       	rjmp	.+150    	; 0x9c <__bad_interrupt>
   6:	00 00       	nop
   8:	49 c0       	rjmp	.+146    	; 0x9c <__bad_interrupt>
   a:	00 00       	nop
   c:	47 c0       	rjmp	.+142    	; 0x9c <__bad_interrupt>
   e:	00 00       	nop
  10:	45 c0       	rjmp	.+138    	; 0x9c <__bad_interrupt>
  12:	00 00       	nop
  14:	43 c0       	rjmp	.+134    	; 0x9c <__bad_interrupt>
  16:	00 00       	nop
  18:	41 c0       	rjmp	.+130    	; 0x9c <__bad_interrupt>
  1a:	00 00       	nop
  1c:	3f c0       	rjmp	.+126    	; 0x9c <__bad_interrupt>
  1e:	00 00       	nop
  20:	3d c0       	rjmp	.+122    	; 0x9c <__bad_interrupt>
  22:	00 00       	nop
  24:	3b c0       	rjmp	.+118    	; 0x9c <__bad_interrupt>
  26:	00 00       	nop
  28:	39 c0       	rjmp	.+114    	; 0x9c <__bad_interrupt>
  2a:	00 00       	nop
  2c:	37 c0       	rjmp	.+110    	; 0x9c <__bad_interrupt>
  2e:	00 00       	nop
  30:	35 c0       	rjmp	.+106    	; 0x9c <__bad_interrupt>
  32:	00 00       	nop
  34:	33 c0       	rjmp	.+102    	; 0x9c <__bad_interrupt>
  36:	00 00       	nop
  38:	31 c0       	rjmp	.+98     	; 0x9c <__bad_interrupt>
  3a:	00 00       	nop
  3c:	2f c0       	rjmp	.+94     	; 0x9c <__bad_interrupt>
  3e:	00 00       	nop
  40:	2d c0       	rjmp	.+90     	; 0x9c <__bad_interrupt>
  42:	00 00       	nop
  44:	2b c0       	rjmp	.+86     	; 0x9c <__bad_interrupt>
  46:	00 00       	nop
  48:	29 c0       	rjmp	.+82     	; 0x9c <__bad_interrupt>
  4a:	00 00       	nop
  4c:	27 c0       	rjmp	.+78     	; 0x9c <__bad_interrupt>
  4e:	00 00       	nop
  50:	25 c0       	rjmp	.+74     	; 0x9c <__bad_interrupt>
  52:	00 00       	nop
  54:	23 c0       	rjmp	.+70     	; 0x9c <__bad_interrupt>
  56:	00 00       	nop
  58:	21 c0       	rjmp	.+66     	; 0x9c <__bad_interrupt>
  5a:	00 00       	nop
  5c:	1f c0       	rjmp	.+62     	; 0x9c <__bad_interrupt>
  5e:	00 00       	nop
  60:	1d c0       	rjmp	.+58     	; 0x9c <__bad_interrupt>
  62:	00 00       	nop
  64:	1b c0       	rjmp	.+54     	; 0x9c <__bad_interrupt>
  66:	00 00       	nop
  68:	19 c0       	rjmp	.+50     	; 0x9c <__bad_interrupt>
  6a:	00 00       	nop
  6c:	17 c0       	rjmp	.+46     	; 0x9c <__bad_interrupt>
  6e:	00 00       	nop
  70:	15 c0       	rjmp	.+42     	; 0x9c <__bad_interrupt>
  72:	00 00       	nop
  74:	13 c0       	rjmp	.+38     	; 0x9c <__bad_interrupt>
  76:	00 00       	nop
  78:	11 c0       	rjmp	.+34     	; 0x9c <__bad_interrupt>
  7a:	00 00       	nop
  7c:	0f c0       	rjmp	.+30     	; 0x9c <__bad_interrupt>
  7e:	00 00       	nop
  80:	0d c0       	rjmp	.+26     	; 0x9c <__bad_interrupt>
  82:	00 00       	nop
  84:	0b c0       	rjmp	.+22     	; 0x9c <__bad_interrupt>
  86:	00 00       	nop
  88:	09 c0       	rjmp	.+18     	; 0x9c <__bad_interrupt>
	...

0000008c <__ctors_end>:
  8c:	11 24       	eor	r1, r1
  8e:	1f be       	out	0x3f, r1	; 63
  90:	cf ef       	ldi	r28, 0xFF	; 255
  92:	d0 e4       	ldi	r29, 0x40	; 64
  94:	de bf       	out	0x3e, r29	; 62
  96:	cd bf       	out	0x3d, r28	; 61
  98:	ea d0       	rcall	.+468    	; 0x26e <main>
  9a:	0b c1       	rjmp	.+534    	; 0x2b2 <_exit>

0000009c <__bad_interrupt>:
  9c:	b1 cf       	rjmp	.-158    	; 0x0 <__vectors>

0000009e <ADC_enable>:
 * Author : Hoskrik
 */ 

#include <avr/io.h>

void ADC_enable(){
  9e:	cf 93       	push	r28
  a0:	df 93       	push	r29
  a2:	cd b7       	in	r28, 0x3d	; 61
  a4:	de b7       	in	r29, 0x3e	; 62
	ADCSRA |= (1 << ADEN); // aden = 7
  a6:	8a e7       	ldi	r24, 0x7A	; 122
  a8:	90 e0       	ldi	r25, 0x00	; 0
  aa:	2a e7       	ldi	r18, 0x7A	; 122
  ac:	30 e0       	ldi	r19, 0x00	; 0
  ae:	f9 01       	movw	r30, r18
  b0:	20 81       	ld	r18, Z
  b2:	20 68       	ori	r18, 0x80	; 128
  b4:	fc 01       	movw	r30, r24
  b6:	20 83       	st	Z, r18
}
  b8:	00 00       	nop
  ba:	df 91       	pop	r29
  bc:	cf 91       	pop	r28
  be:	08 95       	ret

000000c0 <set_frequency_to_125khz>:


void set_frequency_to_125khz(){
  c0:	cf 93       	push	r28
  c2:	df 93       	push	r29
  c4:	cd b7       	in	r28, 0x3d	; 61
  c6:	de b7       	in	r29, 0x3e	; 62
	ADCSRA |= (1 << 2);
  c8:	8a e7       	ldi	r24, 0x7A	; 122
  ca:	90 e0       	ldi	r25, 0x00	; 0
  cc:	2a e7       	ldi	r18, 0x7A	; 122
  ce:	30 e0       	ldi	r19, 0x00	; 0
  d0:	f9 01       	movw	r30, r18
  d2:	20 81       	ld	r18, Z
  d4:	24 60       	ori	r18, 0x04	; 4
  d6:	fc 01       	movw	r30, r24
  d8:	20 83       	st	Z, r18
	ADCSRA |= (1 << 1);
  da:	8a e7       	ldi	r24, 0x7A	; 122
  dc:	90 e0       	ldi	r25, 0x00	; 0
  de:	2a e7       	ldi	r18, 0x7A	; 122
  e0:	30 e0       	ldi	r19, 0x00	; 0
  e2:	f9 01       	movw	r30, r18
  e4:	20 81       	ld	r18, Z
  e6:	22 60       	ori	r18, 0x02	; 2
  e8:	fc 01       	movw	r30, r24
  ea:	20 83       	st	Z, r18
	ADCSRA |= (1 << 0);
  ec:	8a e7       	ldi	r24, 0x7A	; 122
  ee:	90 e0       	ldi	r25, 0x00	; 0
  f0:	2a e7       	ldi	r18, 0x7A	; 122
  f2:	30 e0       	ldi	r19, 0x00	; 0
  f4:	f9 01       	movw	r30, r18
  f6:	20 81       	ld	r18, Z
  f8:	21 60       	ori	r18, 0x01	; 1
  fa:	fc 01       	movw	r30, r24
  fc:	20 83       	st	Z, r18
}
  fe:	00 00       	nop
 100:	df 91       	pop	r29
 102:	cf 91       	pop	r28
 104:	08 95       	ret

00000106 <set_ADC_to_use_channel0>:

void set_ADC_to_use_channel0(){
 106:	cf 93       	push	r28
 108:	df 93       	push	r29
 10a:	cd b7       	in	r28, 0x3d	; 61
 10c:	de b7       	in	r29, 0x3e	; 62
	ADMUX &= ~(1 << 4);
 10e:	8c e7       	ldi	r24, 0x7C	; 124
 110:	90 e0       	ldi	r25, 0x00	; 0
 112:	2c e7       	ldi	r18, 0x7C	; 124
 114:	30 e0       	ldi	r19, 0x00	; 0
 116:	f9 01       	movw	r30, r18
 118:	20 81       	ld	r18, Z
 11a:	2f 7e       	andi	r18, 0xEF	; 239
 11c:	fc 01       	movw	r30, r24
 11e:	20 83       	st	Z, r18
	ADMUX &= ~(1 << 3);
 120:	8c e7       	ldi	r24, 0x7C	; 124
 122:	90 e0       	ldi	r25, 0x00	; 0
 124:	2c e7       	ldi	r18, 0x7C	; 124
 126:	30 e0       	ldi	r19, 0x00	; 0
 128:	f9 01       	movw	r30, r18
 12a:	20 81       	ld	r18, Z
 12c:	27 7f       	andi	r18, 0xF7	; 247
 12e:	fc 01       	movw	r30, r24
 130:	20 83       	st	Z, r18
	ADMUX &= ~(1 << 2);
 132:	8c e7       	ldi	r24, 0x7C	; 124
 134:	90 e0       	ldi	r25, 0x00	; 0
 136:	2c e7       	ldi	r18, 0x7C	; 124
 138:	30 e0       	ldi	r19, 0x00	; 0
 13a:	f9 01       	movw	r30, r18
 13c:	20 81       	ld	r18, Z
 13e:	2b 7f       	andi	r18, 0xFB	; 251
 140:	fc 01       	movw	r30, r24
 142:	20 83       	st	Z, r18
	ADMUX &= ~(1 << 1);
 144:	8c e7       	ldi	r24, 0x7C	; 124
 146:	90 e0       	ldi	r25, 0x00	; 0
 148:	2c e7       	ldi	r18, 0x7C	; 124
 14a:	30 e0       	ldi	r19, 0x00	; 0
 14c:	f9 01       	movw	r30, r18
 14e:	20 81       	ld	r18, Z
 150:	2d 7f       	andi	r18, 0xFD	; 253
 152:	fc 01       	movw	r30, r24
 154:	20 83       	st	Z, r18
	ADMUX &= ~(1 << 0);
 156:	8c e7       	ldi	r24, 0x7C	; 124
 158:	90 e0       	ldi	r25, 0x00	; 0
 15a:	2c e7       	ldi	r18, 0x7C	; 124
 15c:	30 e0       	ldi	r19, 0x00	; 0
 15e:	f9 01       	movw	r30, r18
 160:	20 81       	ld	r18, Z
 162:	2e 7f       	andi	r18, 0xFE	; 254
 164:	fc 01       	movw	r30, r24
 166:	20 83       	st	Z, r18
}
 168:	00 00       	nop
 16a:	df 91       	pop	r29
 16c:	cf 91       	pop	r28
 16e:	08 95       	ret

00000170 <set_adlar_to_right>:

void set_adlar_to_right(){
 170:	cf 93       	push	r28
 172:	df 93       	push	r29
 174:	cd b7       	in	r28, 0x3d	; 61
 176:	de b7       	in	r29, 0x3e	; 62
	ADMUX &= ~(1 << 5);
 178:	8c e7       	ldi	r24, 0x7C	; 124
 17a:	90 e0       	ldi	r25, 0x00	; 0
 17c:	2c e7       	ldi	r18, 0x7C	; 124
 17e:	30 e0       	ldi	r19, 0x00	; 0
 180:	f9 01       	movw	r30, r18
 182:	20 81       	ld	r18, Z
 184:	2f 7d       	andi	r18, 0xDF	; 223
 186:	fc 01       	movw	r30, r24
 188:	20 83       	st	Z, r18
}
 18a:	00 00       	nop
 18c:	df 91       	pop	r29
 18e:	cf 91       	pop	r28
 190:	08 95       	ret

00000192 <set_ADC_to_use_AVcc>:


// TODO: Avcc is tp supply voltage from a seperate pin
void set_ADC_to_use_AVcc(){
 192:	cf 93       	push	r28
 194:	df 93       	push	r29
 196:	cd b7       	in	r28, 0x3d	; 61
 198:	de b7       	in	r29, 0x3e	; 62
	ADMUX &= ~(1 << 7);
 19a:	8c e7       	ldi	r24, 0x7C	; 124
 19c:	90 e0       	ldi	r25, 0x00	; 0
 19e:	2c e7       	ldi	r18, 0x7C	; 124
 1a0:	30 e0       	ldi	r19, 0x00	; 0
 1a2:	f9 01       	movw	r30, r18
 1a4:	20 81       	ld	r18, Z
 1a6:	2f 77       	andi	r18, 0x7F	; 127
 1a8:	fc 01       	movw	r30, r24
 1aa:	20 83       	st	Z, r18
	ADMUX |= (1 << 6);
 1ac:	8c e7       	ldi	r24, 0x7C	; 124
 1ae:	90 e0       	ldi	r25, 0x00	; 0
 1b0:	2c e7       	ldi	r18, 0x7C	; 124
 1b2:	30 e0       	ldi	r19, 0x00	; 0
 1b4:	f9 01       	movw	r30, r18
 1b6:	20 81       	ld	r18, Z
 1b8:	20 64       	ori	r18, 0x40	; 64
 1ba:	fc 01       	movw	r30, r24
 1bc:	20 83       	st	Z, r18
}
 1be:	00 00       	nop
 1c0:	df 91       	pop	r29
 1c2:	cf 91       	pop	r28
 1c4:	08 95       	ret

000001c6 <adc_init>:

void adc_init(){
 1c6:	cf 93       	push	r28
 1c8:	df 93       	push	r29
 1ca:	cd b7       	in	r28, 0x3d	; 61
 1cc:	de b7       	in	r29, 0x3e	; 62
	ADC_enable();
 1ce:	67 df       	rcall	.-306    	; 0x9e <ADC_enable>
	set_frequency_to_125khz();
 1d0:	77 df       	rcall	.-274    	; 0xc0 <set_frequency_to_125khz>
	set_ADC_to_use_channel0();
 1d2:	99 df       	rcall	.-206    	; 0x106 <set_ADC_to_use_channel0>
	set_ADC_to_use_AVcc();
 1d4:	de df       	rcall	.-68     	; 0x192 <set_ADC_to_use_AVcc>
 1d6:	cc df       	rcall	.-104    	; 0x170 <set_adlar_to_right>
	set_adlar_to_right();
 1d8:	00 00       	nop
 1da:	df 91       	pop	r29
}
 1dc:	cf 91       	pop	r28
 1de:	08 95       	ret

000001e0 <read_adc>:
 1e0:	cf 93       	push	r28
 1e2:	df 93       	push	r29

uint16_t read_adc(){
 1e4:	00 d0       	rcall	.+0      	; 0x1e6 <read_adc+0x6>
 1e6:	00 d0       	rcall	.+0      	; 0x1e8 <read_adc+0x8>
 1e8:	cd b7       	in	r28, 0x3d	; 61
 1ea:	de b7       	in	r29, 0x3e	; 62
	ADCSRA |= (1 << ADSC);	// set start conversion bit to 1
 1ec:	8a e7       	ldi	r24, 0x7A	; 122
 1ee:	90 e0       	ldi	r25, 0x00	; 0
 1f0:	2a e7       	ldi	r18, 0x7A	; 122
 1f2:	30 e0       	ldi	r19, 0x00	; 0
 1f4:	f9 01       	movw	r30, r18
 1f6:	20 81       	ld	r18, Z
 1f8:	20 64       	ori	r18, 0x40	; 64
 1fa:	fc 01       	movw	r30, r24
 1fc:	20 83       	st	Z, r18
	while ((ADCSRA & (1 << ADSC)) != 0) {} // wait until conversation is done
 1fe:	00 00       	nop
 200:	8a e7       	ldi	r24, 0x7A	; 122
 202:	90 e0       	ldi	r25, 0x00	; 0
 204:	fc 01       	movw	r30, r24
 206:	80 81       	ld	r24, Z
 208:	88 2f       	mov	r24, r24
 20a:	90 e0       	ldi	r25, 0x00	; 0
 20c:	80 74       	andi	r24, 0x40	; 64
 20e:	99 27       	eor	r25, r25
 210:	89 2b       	or	r24, r25
 212:	b1 f7       	brne	.-20     	; 0x200 <read_adc+0x20>
	
	uint16_t data = ADCH;
 214:	89 e7       	ldi	r24, 0x79	; 121
 216:	90 e0       	ldi	r25, 0x00	; 0
 218:	fc 01       	movw	r30, r24
 21a:	80 81       	ld	r24, Z
 21c:	88 2f       	mov	r24, r24
 21e:	90 e0       	ldi	r25, 0x00	; 0
 220:	9a 83       	std	Y+2, r25	; 0x02
 222:	89 83       	std	Y+1, r24	; 0x01
	data = data << 8;
 224:	89 81       	ldd	r24, Y+1	; 0x01
 226:	9a 81       	ldd	r25, Y+2	; 0x02
 228:	98 2f       	mov	r25, r24
 22a:	88 27       	eor	r24, r24
 22c:	9a 83       	std	Y+2, r25	; 0x02
 22e:	89 83       	std	Y+1, r24	; 0x01
	data |= ADCL;
 230:	88 e7       	ldi	r24, 0x78	; 120
 232:	90 e0       	ldi	r25, 0x00	; 0
 234:	fc 01       	movw	r30, r24
 236:	80 81       	ld	r24, Z
 238:	88 2f       	mov	r24, r24
 23a:	90 e0       	ldi	r25, 0x00	; 0
 23c:	29 81       	ldd	r18, Y+1	; 0x01
 23e:	3a 81       	ldd	r19, Y+2	; 0x02
 240:	82 2b       	or	r24, r18
 242:	93 2b       	or	r25, r19
 244:	9a 83       	std	Y+2, r25	; 0x02
 246:	89 83       	std	Y+1, r24	; 0x01
	
	uint8_t low = ADCL; // DEBUG purposes only
 248:	88 e7       	ldi	r24, 0x78	; 120
 24a:	90 e0       	ldi	r25, 0x00	; 0
 24c:	fc 01       	movw	r30, r24
 24e:	80 81       	ld	r24, Z
 250:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t high = ADCH; // Debug purposes only
 252:	89 e7       	ldi	r24, 0x79	; 121
 254:	90 e0       	ldi	r25, 0x00	; 0
 256:	fc 01       	movw	r30, r24
 258:	80 81       	ld	r24, Z
 25a:	8c 83       	std	Y+4, r24	; 0x04
	
	return data;
 25c:	89 81       	ldd	r24, Y+1	; 0x01
 25e:	9a 81       	ldd	r25, Y+2	; 0x02
}
 260:	0f 90       	pop	r0
 262:	0f 90       	pop	r0
 264:	0f 90       	pop	r0
 266:	0f 90       	pop	r0
 268:	df 91       	pop	r29
 26a:	cf 91       	pop	r28
 26c:	08 95       	ret

0000026e <main>:

int main(void)
{
 26e:	cf 93       	push	r28
 270:	df 93       	push	r29
 272:	cd b7       	in	r28, 0x3d	; 61
 274:	de b7       	in	r29, 0x3e	; 62
	DDRB = 0b11111111;
 276:	84 e2       	ldi	r24, 0x24	; 36
 278:	90 e0       	ldi	r25, 0x00	; 0
 27a:	2f ef       	ldi	r18, 0xFF	; 255
 27c:	fc 01       	movw	r30, r24
 27e:	20 83       	st	Z, r18
	PORTB |= (1 << 0);
 280:	85 e2       	ldi	r24, 0x25	; 37
 282:	90 e0       	ldi	r25, 0x00	; 0
 284:	25 e2       	ldi	r18, 0x25	; 37
 286:	30 e0       	ldi	r19, 0x00	; 0
 288:	f9 01       	movw	r30, r18
 28a:	20 81       	ld	r18, Z
 28c:	21 60       	ori	r18, 0x01	; 1
 28e:	fc 01       	movw	r30, r24
 290:	20 83       	st	Z, r18
	adc_init();
 292:	99 df       	rcall	.-206    	; 0x1c6 <adc_init>
	
    /* Replace with your application code */
    while (1)
    {
		
 		if(read_adc() > 500){
 294:	a5 df       	rcall	.-182    	; 0x1e0 <read_adc>
 296:	85 3f       	cpi	r24, 0xF5	; 245
 298:	91 40       	sbci	r25, 0x01	; 1
 29a:	28 f0       	brcs	.+10     	; 0x2a6 <main+0x38>
 29c:	85 e2       	ldi	r24, 0x25	; 37
 			PORTB = 0x00;
 29e:	90 e0       	ldi	r25, 0x00	; 0
 2a0:	fc 01       	movw	r30, r24
 2a2:	10 82       	st	Z, r1
 2a4:	f7 cf       	rjmp	.-18     	; 0x294 <main+0x26>
 2a6:	85 e2       	ldi	r24, 0x25	; 37
 		} else {
 			PORTB = 0xff;
 2a8:	90 e0       	ldi	r25, 0x00	; 0
 2aa:	2f ef       	ldi	r18, 0xFF	; 255
 2ac:	fc 01       	movw	r30, r24
 2ae:	20 83       	st	Z, r18
 2b0:	f1 cf       	rjmp	.-30     	; 0x294 <main+0x26>

000002b2 <_exit>:
 		}
	}
 2b2:	f8 94       	cli

000002b4 <__stop_program>:
 2b4:	ff cf       	rjmp	.-2      	; 0x2b4 <__stop_program>
