# Ch∆∞∆°ng 4: GPU Architecture & Rendering Pipeline

> **M·ª•c ti√™u ch∆∞∆°ng:** Hi·ªÉu ki·∫øn tr√∫c ph·∫ßn c·ª©ng GPU kh√°c CPU nh∆∞ th·∫ø n√†o, c√°ch Rendering Pipeline bi·∫øn d·ªØ li·ªáu 3D th√†nh pixel, v√† t·∫°i sao m·ªói quy·∫øt ƒë·ªãnh trong Shader code ·∫£nh h∆∞·ªüng tr·ª±c ti·∫øp ƒë·∫øn hi·ªáu nƒÉng game.

---

## 1. T·∫°i sao c·∫ßn GPU? ‚Äî CPU kh√¥ng ƒë·ªß cho ƒë·ªì h·ªça

### 1.1. B√†i to√°n rendering

```
Render 1 frame Full HD (1920√ó1080) ·ªü 60 FPS:

  S·ªë pixel:        1920 √ó 1080 = 2,073,600 pixels
  M·ªói pixel c·∫ßn:   ~50-200 ph√©p t√≠nh (lighting, texturing, shadows, ...)
  T·ªïng ph√©p t√≠nh:  2M √ó 100 = ~200 TRI·ªÜU ph√©p t√≠nh / frame
  ·ªû 60 FPS:        200M √ó 60 = ~12 T·ª∂ ph√©p t√≠nh / gi√¢y

  CPU 8 cores √ó 5 GHz √ó IPC 4 = ~160 t·ª∑ ops/gi√¢y
  ‚Üí CPU C√ì TH·ªÇ render, nh∆∞ng:
    - H·∫øt s·∫°ch CPU cho graphics ‚Üí kh√¥ng c√≤n cho game logic
    - M·ªói pixel L√Ä ƒê·ªòC L·∫¨P ‚Üí song song h√≥a ho√†n h·∫£o
    - CPU ch·ªâ c√≥ 8-16 cores ‚Üí l√£ng ph√≠ ti·ªÅm nƒÉng song song

  GPU ~4000 cores √ó 1.5 GHz = kh√¥ng nhanh t·ª´ng core, nh∆∞ng:
  ‚Üí X·ª¨ L√ù 4000 PIXELS C√ôNG L√öC
  ‚Üí Throughput (l∆∞·ª£ng c√¥ng vi·ªác/gi√¢y) >> CPU g·∫•p nhi·ªÅu l·∫ßn
```

### 1.2. Tri·∫øt l√Ω thi·∫øt k·∫ø: Latency vs Throughput

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ                CPU vs GPU ‚Äî Hai tri·∫øt l√Ω ƒë·ªëi l·∫≠p                    ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ         CPU                ‚îÇ              GPU                       ‚îÇ
‚îÇ   "L√†m 1 vi·ªác C·ª∞C NHANH"  ‚îÇ   "L√†m TRI·ªÜU vi·ªác song song"         ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ ‚óè 8-24 cores              ‚îÇ ‚óè 2,000-16,000 cores                  ‚îÇ
‚îÇ ‚óè Clock cao: 4-6 GHz      ‚îÇ ‚óè Clock th·∫•p h∆°n: 1.5-2.5 GHz        ‚îÇ
‚îÇ ‚óè Out-of-Order execution  ‚îÇ ‚óè In-Order (ƒë∆°n gi·∫£n h∆°n)             ‚îÇ
‚îÇ ‚óè Branch prediction       ‚îÇ ‚óè Branch = th·∫£m h·ªça                   ‚îÇ
‚îÇ ‚óè Cache L·ªöN (32MB L3)     ‚îÇ ‚óè Cache NH·ªé (6MB L2 shared)          ‚îÇ
‚îÇ ‚óè Latency-oriented        ‚îÇ ‚óè Throughput-oriented                  ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ                            ‚îÇ                                        ‚îÇ
‚îÇ  ·∫®n d·ª•:                    ‚îÇ  ·∫®n d·ª•:                                ‚îÇ
‚îÇ  1 gi√°o s∆∞ gi·∫£i ƒë·ªÅ thi    ‚îÇ  10,000 h·ªçc sinh l·ªõp 1                 ‚îÇ
‚îÇ  ‚Üí C·ª∞C NHANH t·ª´ng b√†i     ‚îÇ  ‚Üí M·ªói em gi·∫£i 1 b√†i ƒê∆†N GI·∫¢N       ‚îÇ
‚îÇ  ‚Üí Nh∆∞ng 1 ng∆∞·ªùi           ‚îÇ  ‚Üí T·ªïng: xong 10,000 b√†i C√ôNG L√öC    ‚îÇ
‚îÇ                            ‚îÇ                                        ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ Ph√π h·ª£p:                  ‚îÇ Ph√π h·ª£p:                               ‚îÇ
‚îÇ ‚úÖ Game logic              ‚îÇ ‚úÖ Rendering (pixel processing)         ‚îÇ
‚îÇ ‚úÖ AI ph·ª©c t·∫°p             ‚îÇ ‚úÖ Particle systems (100K particles)   ‚îÇ
‚îÇ ‚úÖ Physics (broad phase)   ‚îÇ ‚úÖ Post-processing                     ‚îÇ
‚îÇ ‚úÖ Networking              ‚îÇ ‚úÖ Compute Shaders (GPGPU)             ‚îÇ
‚îÇ ‚úÖ File I/O                ‚îÇ ‚úÖ Machine Learning inference          ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

#### 1.2.1. So s√°nh c·∫•p ƒë·ªô ph·∫ßn c·ª©ng (Hardware Hierarchy)

ƒê·ªÉ d·ªÖ h√¨nh dung s·ª± t∆∞∆°ng ph·∫£n c·ª±c h·∫°n gi·ªØa hai th·∫ø gi·ªõi, h√£y nh√¨n v√†o c√°ch ch√∫ng ph√¢n chia "quy·ªÅn l·ª±c" t·ª´ th·∫•p ƒë·∫øn cao:

| C·∫•p ƒë·ªô | GPU (NVIDIA/AMD) | CPU (x86/ARM) | B·∫£n ch·∫•t s·ª± t∆∞∆°ng ph·∫£n |
| :--- | :--- | :--- | :--- |
| **To√†n b·ªô chip** | **Full GPU** (RTX 4090/RX 7900) | **Full CPU** (Intel i9 / Ryzen 9) | GPU l√† "V·∫≠n ƒë·ªông tr∆∞·ªùng", CPU l√† "Th∆∞ vi·ªán". |
| **C·ª•m l·ªõn** | **GPC / Shader Engine** | **CCD / Core Cluster** | C·ª•m l·ªõn ch·ªâ c√≥ ·ªü CPU cao c·∫•p ( Ryzen / M4) ƒë·ªÉ gom nh√¢n d√πng chung Cache. |
| **ƒê∆°n v·ªã x·ª≠ l√Ω** | **SM / CU** (Multiprocessor) | **One Core** (Nh√¢n CPU ƒë∆°n l·∫ª) | 1 SM gi·∫£i quy·∫øt ~1000 threads. 1 CPU Core gi·∫£i quy·∫øt 1-2 threads. |
| **ƒê∆°n v·ªã t√≠nh to√°n**| **CUDA Core / Stream Processor** | **ALU / Vector Unit (AVX)** | CUDA Core l√† "m·ªôt con ki·∫øn". CPU ALU l√† "m·ªôt con voi". |

> [!CAUTION]
> **Sai l·∫ßm ph·ªï bi·∫øn:** ƒê·ª´ng bao gi·ªù so s√°nh **1 CUDA Core** v·ªõi **1 CPU Core**. 
> M·ªôt CPU Core c·ª±c k·ª≥ ph·ª©c t·∫°p v√† m·∫°nh m·∫Ω, n√≥ t∆∞∆°ng ƒë∆∞∆°ng (ho·∫∑c th·∫≠m ch√≠ th√¥ng minh h∆°n) c·∫£ m·ªôt c·ª•m **SM** c·ªßa GPU. So s√°nh ƒë√∫ng ph·∫£i l√†: **H√†ng ng√†n nh√¢n t√≠ hon (GPU) ƒë·∫•u v·ªõi v√†i ch·ª•c nh√¢n kh·ªïng l·ªì (CPU)**.

> [!CAUTION]
> **L∆∞u √Ω v·ªÅ "Core Cluster":** B·∫°n n√≥i ƒë√∫ng, v·ªõi c√°c CPU ph·ªï th√¥ng (4-8 nh√¢n), ch√∫ng th∆∞·ªùng ƒë∆∞·ª£c thi·∫øt k·∫ø "ph·∫≥ng", nh√¢n n√†o c≈©ng nh∆∞ nh√¢n n√†o. Tuy nhi√™n, ·ªü c√°c CPU hi·ªáu nƒÉng cao hi·ªán nay:
> - **AMD Ryzen:** Chia th√†nh c√°c **CCD** (m·ªói c·ª•m 8 nh√¢n).
> - **Apple M4 / Intel Gen 14:** Chia th√†nh c·ª•m **P-Cores** (nh√¢n m·∫°nh) v√† **E-Cores** (nh√¢n ti·∫øt ki·ªám ƒëi·ªán).
> 
> Vi·ªác chia c·ª•m n√†y gi√∫p CPU qu·∫£n l√Ω b·ªô nh·ªõ ƒë·ªám (L3 Cache) hi·ªáu qu·∫£ h∆°n, gi·ªëng nh∆∞ c√°ch GPU chia GPC ƒë·ªÉ qu·∫£n l√Ω c√°c SM v·∫≠y.

---

### 1.3. Control Unit ‚Äî CPU c√≥, GPU c√≥ kh√¥ng?

C√¢u tr·∫£ l·ªùi l√† **C√ì**, nh∆∞ng c√°ch thi·∫øt k·∫ø ho√†n to√†n kh√°c nhau.

-   **Trong CPU:** Control Unit (CU) r·∫•t **L·ªöN v√† PH·ª®C T·∫†P**. N√≥ chi·∫øm ph·∫ßn l·ªõn di·ªán t√≠ch chip ƒë·ªÉ l√†m nh·ªØng vi·ªác nh∆∞: D·ª± ƒëo√°n r·∫Ω nh√°nh (Branch Prediction), ch·∫°y l·ªánh kh√¥ng theo th·ª© t·ª± (Out-of-order execution). CPU gi·ªëng nh∆∞ "m·ªôt b·ªô n√£o si√™u th√¥ng minh x·ª≠ l√Ω v√†i vi·ªác kh√≥".
-   **Trong GPU:** Control Unit r·∫•t **NH·ªé v√† ƒê∆†N GI·∫¢N**. Thay v√¨ m·ªôt b·ªô ƒëi·ªÅu khi·ªÉn trung t√¢m kh·ªïng l·ªì, GPU chia nh·ªè c√°c b·ªô ƒëi·ªÅu khi·ªÉn n·∫±m r·∫£i r√°c trong t·ª´ng SM (th∆∞·ªùng g·ªçi l√† **Warp Scheduler**).
-   **T·∫°i sao l·∫°i kh√°c nhau?**
    -   GPU mu·ªën d√†nh t·ªëi ƒëa di·ªán t√≠ch chip cho **ALU (nh√¢n t√≠nh to√°n)**.
    -   B·∫±ng c√°ch lo·∫°i b·ªè c√°c m·∫°ch ƒëi·ªÅu khi·ªÉn ph·ª©c t·∫°p, GPU c√≥ th·ªÉ nh·ªìi nh√©t h√†ng ng√†n l√µi t√≠nh to√°n, ch·∫•p nh·∫≠n vi·ªác "k√©m th√¥ng minh" h∆°n CPU trong vi·ªác x·ª≠ l√Ω c√°c logic r·∫Ω nh√°nh kh√≥.

---

### 1.3. Control Unit ‚Äî CPU c√≥, GPU c√≥ kh√¥ng?

(N·ªôi dung ƒë√£ c√≥ b√™n tr√™n)

### 1.4. ALU (Arithmetic Logic Unit) ‚Äî Qu√¢n ƒë·ªôi tinh nhu·ªá vs C·ªó m√°y kh·ªïng l·ªì

ALU l√† n∆°i th·ª±c hi·ªán c√°c ph√©p t√≠nh c·ªông, tr·ª´, nh√¢n, chia. ƒê√¢y l√† "c∆° b·∫Øp" c·ªßa c·∫£ CPU v√† GPU.

-   **Trong CPU:**
    *   **S·ªë l∆∞·ª£ng:** R·∫•t √≠t (th∆∞·ªùng t·ª´ 1-100 nh√¢n t√≠nh to√°n tr√™n to√†n b·ªô chip).
    *   **S·ª©c m·∫°nh:** C·ª±c k·ª≥ m·∫°nh m·∫Ω. M·ªói ALU c·ªßa CPU c√≥ th·ªÉ x·ª≠ l√Ω c√°c ph√©p t√≠nh ph·ª©c t·∫°p v·ªõi ƒë·ªô ch√≠nh x√°c r·∫•t cao (64-bit ho·∫∑c h∆°n) v√† ƒë·ªô tr·ªÖ (latency) c·ª±c th·∫•p.
    *   **Nhi·ªám v·ª•:** Gi·∫£i quy·∫øt nh·ªØng b√†i to√°n h√≥c b√∫a, c·∫ßn k·∫øt qu·∫£ ngay l·∫≠p t·ª©c.
-   **Trong GPU:**
    *   **S·ªë l∆∞·ª£ng:** Kh·ªïng l·ªì (h√†ng ng√†n ƒë·∫øn h√†ng ch·ª•c ng√†n nh√¢n, v√≠ d·ª•: CUDA Cores).
    *   **S·ª©c m·∫°nh:** T·ª´ng nh√¢n ƒë∆°n l·∫ª th√¨ y·∫øu h∆°n CPU, t·∫≠p trung v√†o c√°c ph√©p t√≠nh ƒë∆°n gi·∫£n nh∆∞ng ph·ªï bi·∫øn trong ƒë·ªì h·ªça (nh∆∞ FP32 - s·ªë th·ª±c 32-bit).
    *   **Ph√¢n lo·∫°i chuy√™n h√≥a:** GPU hi·ªán ƒë·∫°i chia ALU th√†nh c√°c ƒë·ªôi qu√¢n chuy√™n bi·ªát:
        *   **FP32:** T√≠nh to√°n ƒë·ªì h·ªça th√¥ng th∆∞·ªùng.
        *   **INT32:** T√≠nh to√°n s·ªë nguy√™n (ch·ªâ s·ªë m·∫£ng, d·ªØ li·ªáu pixel).
        *   **Tensor Cores:** Chuy√™n cho ma tr·∫≠n (AI/Deep Learning).
        *   **RT Cores:** Chuy√™n t√≠nh to√°n tia s√°ng (Ray Tracing).

> [!IMPORTANT]
> **ƒêi·ªÉm m·∫•u ch·ªët:** 
> N·∫øu b·∫°n c·∫ßn gi·∫£i m·ªôt ph∆∞∆°ng tr√¨nh vi ph√¢n ph·ª©c t·∫°p, h√£y d√πng **m·ªôt v√†i ALU m·∫°nh c·ªßa CPU**. N·∫øu b·∫°n c·∫ßn c·ªông 2 tri·ªáu c·∫∑p s·ªë c√πng m·ªôt l√∫c (nh∆∞ thay ƒë·ªïi ƒë·ªô s√°ng c·ªßa 2 tri·ªáu pixel), h√£y d√πng **h√†ng ng√†n ALU nh·ªè c·ªßa GPU**.

---

### 1.5. B·∫£n ƒë·ªì c√°c "√¥ng l·ªõn" GPU (Major Vendors)

Trong gi·ªõi l·∫≠p tr√¨nh, kh√¥ng ph·∫£i GPU n√†o c≈©ng gi·ªëng nhau. M·ªói h√£ng c√≥ m·ªôt ki·∫øn tr√∫c ri√™ng, ·∫£nh h∆∞·ªüng ƒë·∫øn c√°ch b·∫°n vi·∫øt shader.

| Th·ªã tr∆∞·ªùng | H√£ng s·∫£n xu·∫•t | Ki·∫øn tr√∫c ti√™u bi·ªÉu | ƒê·∫∑c ƒëi·ªÉm cho Dev |
| :--- | :--- | :--- | :--- |
| **Desktop / Server** | **NVIDIA** | Ada Lovelace (RTX 40), Blackwell (RTX 50) | Th·ªëng tr·ªã AI, CUDA cores, Ray Tracing c·ª±c m·∫°nh. |
| | **AMD** | RDNA 3, RDNA 4 | Ki·∫øn tr√∫c chiplet, m√£ ngu·ªìn m·ªü (GPUOpen), Ray Tracing t·ªët. |
| | **Intel** | Xe-HPG (Arc), Xe3 | "L√≠nh m·ªõi" ƒë·∫ßy ti·ªÅm nƒÉng, t√≠ch h·ª£p s√¢u v·ªõi CPU Intel. |
| **Mobile / Tablet** | **Apple** | Apple silicon (A18, M4) | Unified Memory c·ª±c nhanh, Tile-Based Deferred Rendering (TBDR). |
| | **Qualcomm** | Adreno 8xx | Sliced Architecture, ph·ªï bi·∫øn nh·∫•t tr√™n Android cao c·∫•p. |
| | **ARM** | Mali, Immortalis | Ki·∫øn tr√∫c chu·∫©n cho nhi·ªÅu h√£ng (MediaTek, Exynos). |

---

## 2. Ki·∫øn tr√∫c ph·∫ßn c·ª©ng GPU

M·∫∑c d√π c√≥ h√†ng ng√†n cores, GPU kh√¥ng ph·∫£i l√† m·ªôt kh·ªëi ƒë·ªìng nh·∫•t. N√≥ ƒë∆∞·ª£c chia theo c·∫•u tr√∫c ph√¢n c·∫•p (Hierarchy) ƒë·ªÉ qu·∫£n l√Ω vi·ªác truy·ªÅn t·∫£i d·ªØ li·ªáu v√† l·ªánh hi·ªáu qu·∫£.

```mermaid
graph LR
    %% CPU & FRONTEND
    CPU([CPU]) -- Draw Calls --> CPC[Command Processor]
    
    subgraph GPU_CHIP [<b>CHIP GPU</b>]
        direction TB
        CPC --> GTE[<b>GigaThread Engine</b><br/>Scheduler T·ªïng]

        %% GPC LEVEL
        subgraph GPC [<b>GPC</b> - Graphics Processing Cluster]
            direction LR
            RE[Raster Engine]
            GE[Geometry Engine]
            
            %% TPC LEVEL
            subgraph TPC [<b>TPC</b>]
                direction LR
                TEX[Texture Units]
                
                %% SM INTERNAL
                subgraph SM_INSIDE [<b>Inside an SM</b>]
                    direction TB
                    W[Warp Scheduler]
                    RF[[Register File]]
                    
                    subgraph CORE_GRP [Execution Units]
                        direction LR
                        FP32(FP32)
                        INT32(INT32)
                        SFU(SFU)
                        LSU(Load/Store)
                        TC(Tensor)
                        RT(RT Core)
                    end
                    
                    IC[Inst Cache] --- CC[Const Cache]
                    MEM[(Shared Mem / L1)]
                    
                    W --> RF
                    RF --> CORE_GRP
                    CORE_GRP --- MEM
                end
                
                TEX --- SM_INSIDE
            end
            
            RE --- TPC
            GE --- TPC
        end
    end

    %% BACKEND
    subgraph BACKEND [Backend System]
        ROP[ROPs - Render Outputs]
        L2((L2 Cache))
        VRAM[[VRAM - GDDR6/X]]
    end

    %% CONNECTIONS
    GPC --- ROP
    ROP --- L2
    L2 --- VRAM

    %% STYLING
    classDef frontend fill:#eceff1,stroke:#455a64;
    classDef chip fill:#f9f9f9,stroke:#333,stroke-width:2px;
    classDef gpc fill:#e1f5fe,stroke:#01579b;
    classDef tpc fill:#e8eaf6,stroke:#3f51b5;
    classDef sm fill:#fff9c4,stroke:#fbc02d;
    classDef unit fill:#e8f5e9,stroke:#2e7d32;
    classDef mem fill:#f3e5f5,stroke:#7b1fa2,stroke-dasharray: 5 5;

    class CPC,GTE frontend;
    class GPU_CHIP chip;
    class GPC,RE,GE gpc;
    class TPC,TEX tpc;
    class SM_INSIDE,W,RF,IC,CC sm;
    class FP32,INT32,SFU,LSU,TC,RT unit;
    class VRAM,L2,MEM,ROP mem;
```

### 2.1. Graphics Processing Cluster (GPC) ‚Äî "X∆∞·ªüng s·∫£n xu·∫•t" ƒë·ªôc l·∫≠p

N·∫øu GPU l√† m·ªôt nh√† m√°y kh·ªïng l·ªì, th√¨ **GPC** l√† m·ªôt ph√¢n x∆∞·ªüng g·∫ßn nh∆∞ ƒë·ªôc l·∫≠p ho√†n to√†n. M·ªôt GPU m·∫°nh s·∫Ω c√≥ nhi·ªÅu GPC ƒë·ªÉ song song h√≥a c√¥ng vi·ªác ·ªü c·∫•p ƒë·ªô cao nh·∫•t.

**SM n·∫±m ·ªü ƒë√¢u trong GPC?**
V·ªã tr√≠ c·ªßa SM trong GPC ƒë∆∞·ª£c t·ªï ch·ª©c qua m·ªôt l·ªõp trung gian g·ªçi l√† **TPC (Texture Processing Cluster)**. Th·ª© t·ª± ph√¢n c·∫•p nh∆∞ sau:
1. **GPC (Graphics Processing Cluster):** C·∫•p cao nh·∫•t, ch·ª©a c√°c b·ªô m√°y qu·∫£n l√Ω chung (Raster Engine).
2. **TPC (Texture Processing Cluster):** C·∫•p trung gian n·∫±m trong GPC.
3. **SM (Streaming Multiprocessor):** N·∫±m b√™n trong TPC. M·ªôt TPC th∆∞·ªùng ch·ª©a **1 ho·∫∑c 2 SM** t√πy ƒë·ªùi ki·∫øn tr√∫c.

M·ªói GPC ch·ª©a c√°c th√†nh ph·∫ßn c·ªët l√µi:
- **Raster Engine:** Bi·∫øn c√°c tam gi√°c 3D th√†nh c√°c pixel (rasterization).
- **TPCs:** ƒê√≥ng vai tr√≤ l√† "v·ªè b·ªçc" cho c√°c SM v√† c√°c ƒë∆°n v·ªã x·ª≠ l√Ω texture chuy√™n d·ª•ng.
- **Geometry Engine:** X·ª≠ l√Ω vi·ªác t√≠nh to√°n h√¨nh h·ªçc.

> [!TIP]
> **M·ª•c ƒë√≠ch c·ªßa vi·ªác chia c·ª•m (GPC vs CPU Cluster) c√≥ gi·ªëng nhau kh√¥ng?**
> V·ªÅ b·∫£n ch·∫•t l√† **G·∫¶N GI·ªêNG NHAU** ‚Äî ƒë·ªÅu nh·∫±m m·ª•c ƒë√≠ch **qu·∫£n l√Ω s·ª± h·ªón lo·∫°n** khi s·ªë l∆∞·ª£ng nh√¢n tƒÉng l√™n qu√° l·ªõn. Tuy nhi√™n, tr·ªçng t√¢m t·ªëi ∆∞u h√≥a l·∫°i kh√°c nhau:
> 
> | ƒê·∫∑c ƒëi·ªÉm | GPU (GPC) | CPU (CCD/Cluster) |
> | :--- | :--- | :--- |
> | **M·ª•c ƒë√≠ch ch√≠nh** | **Scalability (M·ªü r·ªông):** D·ªÖ d√†ng t·∫°o ra card m·∫°nh h∆°n b·∫±ng c√°ch "g·∫Øn th√™m" GPC m√† kh√¥ng ph·∫£i thi·∫øt k·∫ø l·∫°i chip. | **Cache Efficiency (Hi·ªáu qu·∫£ b·ªô nh·ªõ):** Gi√∫p c√°c nh√¢n trong c·ª•m truy c·∫≠p b·ªô nh·ªõ ƒë·ªám (L3) nhanh h∆°n so v·ªõi vi·ªác ƒëi t√¨m ·ªü t·∫≠n ƒë·∫ßu kia c·ªßa chip. |
> | **Qu·∫£n l√Ω c√¥ng vi·ªác** | M·ªôt GPC l√† m·ªôt "x∆∞·ªüng ƒë·ªì h·ªça" t·ª± h√†nh (c√≥ m√°y Raster ri√™ng). | M·ªôt c·ª•m nh√¢n CPU ch·ªâ l√† "nh√≥m l√†m vi·ªác chung" (v·∫´n d√πng chung Control Unit c·ªßa ch√≠nh n√≥). |
> | **Giao ti·∫øp** | C√°c GPC r·∫•t √≠t khi n√≥i chuy·ªán v·ªõi nhau (m·ªói √¥ng render m·ªôt v√πng m√†n h√¨nh ri√™ng). | C√°c nh√¢n CPU ph·∫£i n√≥i chuy·ªán v·ªõi nhau li√™n t·ª•c (ƒë·ªÉ ƒë·ªìng nh·∫•t d·ªØ li·ªáu - Cache Coherency). |
> 
> **K·∫øt lu·∫≠n:** GPC gi·ªëng nh∆∞ vi·ªác m·ªü th√™m **nhi·ªÅu chi nh√°nh c·ª≠a h√†ng** ƒë·ªôc l·∫≠p, c√≤n CPU Cluster gi·ªëng nh∆∞ vi·ªác chia **nh√¢n vi√™n vƒÉn ph√≤ng v√†o t·ª´ng ph√≤ng ban** ƒë·ªÉ h·ªç trao ƒë·ªïi t√†i li·ªáu (cache) cho nhanh.

### 2.2. AMD RDNA Architecture: WGP v√† CU

N·∫øu b·∫°n l√†m vi·ªác v·ªõi GPU AMD (nh∆∞ RX 7000 series), thu·∫≠t ng·ªØ s·∫Ω thay ƒë·ªïi nh∆∞ng tri·∫øt l√Ω song song v·∫´n t∆∞∆°ng ƒë·ªìng.

**AMD kh√¥ng d√πng TPC/SM, h·ªç d√πng:**
1.  **Workgroup Processor (WGP):** T∆∞∆°ng ƒë∆∞∆°ng v·ªõi c·ª•m TPC c·ªßa NVIDIA. ƒê√¢y l√† ƒë∆°n v·ªã qu·∫£n l√Ω t√†i nguy√™n ch√≠nh.
2.  **Compute Unit (CU):** N·∫±m b√™n trong WGP. Trong ki·∫øn tr√∫c RDNA, **1 WGP = 2 CUs**.

> [!TIP]
> **·∫®n d·ª•: "C·∫∑p b√†i tr√πng" trong x∆∞·ªüng s·∫£n xu·∫•t**
> N·∫øu NVIDIA coi m·ªói **SM** l√† m·ªôt ƒë∆°n v·ªã ƒë·ªôc l·∫≠p, th√¨ AMD l·∫°i gh√©p ƒë√¥i **2 CUs** v√†o m·ªôt **WGP** ƒë·ªÉ d√πng chung c√°c thi·∫øt b·ªã "n·∫∑ng" (nh∆∞ b·ªô nh·ªõ ƒë·ªám L1 r·ªông h∆°n, ƒë∆°n v·ªã ƒëi·ªÅu ph·ªëi d·ªØ li·ªáu).
> 
> H√£y t∆∞·ªüng t∆∞·ª£ng 2 ng∆∞·ªùi th·ª£ (2 CUs) ng·ªìi chung m·ªôt b√†n l√†m vi·ªác l·ªõn (WGP). H·ªç c√≥ ngƒÉn k√©o ri√™ng nh∆∞ng d√πng chung b·ªô ƒë√®n si√™u s√°ng v√† th√πng d·ª•ng c·ª• chung. Vi·ªác n√†y gi√∫p h·ªç trao ƒë·ªïi linh ki·ªán cho nhau c·ª±c nhanh v√† ti·∫øt ki·ªám di·ªán t√≠ch cho nh√† m√°y (GPU).

**So s√°nh s·ª± t∆∞∆°ng ƒë∆∞∆°ng:**
| NVIDIA | AMD (RDNA) | √ù nghƒ©a |
| :--- | :--- | :--- |
| **GPC** | **Shader Engine** | C·ª•m ph√¢n x∆∞·ªüng l·ªõn. |
| **TPC** | **WGP (Workgroup Processor)** | C·ª•m ƒë∆°n v·ªã t√≠nh to√°n (c√≥ 2 CUs). |
| **SM** | **CU (Compute Unit)** | "B·ªô n√£o" th·ª±c thi l·ªánh. |
| **Warp (32 threads)** | **Wavefront (Wave32/64)** | Nh√≥m threads ch·∫°y c√πng m·ªôt l·ªánh. |

### 2.3. ƒê∆°n v·ªã x·ª≠ l√Ω c·ªët l√µi: SM / CU

Trong NVIDIA, ƒë∆°n v·ªã n√†y g·ªçi l√† **SM**, trong AMD g·ªçi l√† **CU (Compute Unit)**. ƒê√¢y ch√≠nh l√† "b·ªô n√£o" th·ª±c s·ª±. M·ªôt GPU m·∫°nh (nh∆∞ RTX 4090) c√≥ kho·∫£ng 128 SMs.

B√™n trong m·ªôt SM ch·ª©a:
- **CUDA Cores / ALU:** Th·ª±c hi·ªán c√°c ph√©p t√≠nh s·ªë th·ª±c (float) v√† s·ªë nguy√™n (int).
- **Special Function Units (SFU):** T√≠nh c√°c h√†m to√°n h·ªçc ph·ª©c t·∫°p nh∆∞ `sin`, `cos`, `log`, `sqrt`.
- **Register File:** B·ªô b·ªô nh·ªõ c·ª±c nhanh d√†nh ri√™ng cho m·ªói thread. N·∫øu thread d√πng qu√° nhi·ªÅu bi·∫øn, GPU s·∫Ω gi·∫£m s·ªë l∆∞·ª£ng thread ch·∫°y song song (Occupancy).
- **Shared Memory / L1 Cache:** B·ªô ƒë·ªám t·ªëc ƒë·ªô cao d√πng chung gi·ªØa c√°c threads trong c√πng 1 SM.
- **Warp Scheduler:** "Ng∆∞·ªùi ƒëi·ªÅu ph·ªëi" quy·∫øt ƒë·ªãnh nh√≥m thread n√†o ƒë∆∞·ª£c ch·∫°y ti·∫øp theo.

### 2.4. Warp & Wavefront ‚Äî ƒê∆°n v·ªã th·ª±c thi c∆° b·∫£n

N·∫øu SM l√† "ph√≤ng ban", th√¨ **Warp** (NVIDIA) hay **Wavefront** (AMD) ch√≠nh l√† "nh√≥m l√†m vi·ªác" c∆° b·∫£n nh·∫•t.

-   **ƒê·ªãnh nghƒ©a:** M·ªôt nh√≥m g·ªìm **32 threads** (NVIDIA) ho·∫∑c **32/64 threads** (AMD) lu√¥n lu√¥n di chuy·ªÉn v√† l√†m vi·ªác c√πng nhau.
-   **Quy t·∫Øc s·∫Øt ƒë√°:** T·∫•t c·∫£ c√°c threads trong c√πng m·ªôt Warp b·∫Øt bu·ªôc ph·∫£i th·ª±c thi **c√πng m·ªôt l·ªánh** t·∫°i c√πng m·ªôt th·ªùi ƒëi·ªÉm (nh∆∞ng tr√™n d·ªØ li·ªáu kh√°c nhau).

#### Latency Hiding ‚Äî Tuy·ªát chi√™u "Che gi·∫•u ƒë·ªô tr·ªÖ"

> [!QUESTION]
> **Hi·ªÉu ƒë√∫ng hay sai:** "Warp Scheduler b·∫≠t m·ªôt Warp kh√°c v√† 'm·∫∑c k·ªá' Warp ƒëang ƒë·ª£i VRAM?"
> **Tr·∫£ l·ªùi:** **HO√ÄN TO√ÄN ƒê√öNG!** (V√† ƒë√¢y l√† ƒëi·ªÉm thi√™n t√†i c·ªßa GPU).

Kh√°c v·ªõi CPU (ph·∫£i t·ªën th·ªùi gian l∆∞u tr·∫°ng th√°i c≈© ra RAM ƒë·ªÉ chuy·ªÉn sang vi·ªác m·ªõi), GPU c√≥ m·ªôt kho thanh ghi (Register File) kh·ªïng l·ªì n·∫±m ngay tr√™n chip.
-   Khi Warp A c·∫ßn l·∫•y d·ªØ li·ªáu t·ª´ VRAM (m·∫•t ~500 cycles), n√≥ s·∫Ω b·ªã ƒë√°nh d·∫•u l√† "Waiting".
-   Ngay l·∫≠p t·ª©c (trong 1 cycle), Warp Scheduler ch·ªâ tay sang Warp B ƒëang c√≥ ƒë·ªß d·ªØ li·ªáu v√† b·∫£o: "Ch·∫°y ƒëi!".
-   Warp A v·∫´n n·∫±m ƒë√≥, **kh√¥ng b·ªã x√≥a ƒëi, kh√¥ng b·ªã chuy·ªÉn ra RAM**, n√≥ ch·ªâ ƒë·ª©ng im ch·ªù d·ªØ li·ªáu v·ªÅ.
-   Khi d·ªØ li·ªáu v·ªÅ, n√≥ l·∫°i gi∆° tay: "Em xong r·ªìi!", v√† Scheduler s·∫Ω quay l·∫°i x·ª≠ l√Ω n√≥ khi r·∫£nh.

‚Üí **Zero-cost Context Switching:** Vi·ªác chuy·ªÉn ƒë·ªïi n√†y t·ªën **0 th·ªùi gian**. ƒê√¢y l√† l√Ω do GPU c·∫ßn h√†ng ch·ª•c ng√†n threads ƒë·ªÉ lu√¥n gi·ªØ cho SM b·∫≠n r·ªôn trong l√∫c c√°c threads kh√°c ƒëang ƒë·ª£i b·ªô nh·ªõ.

> [!TIP]
> **·∫®n d·ª•: Ban nh·∫°c giao h∆∞·ªüng**
> H√£y t∆∞·ªüng t∆∞·ª£ng m·ªôt Warp l√† m·ªôt ban nh·∫°c g·ªìm 32 nh·∫°c c√¥ng.
> - √îng ch·ªâ huy (**Warp Scheduler**) gi∆° g·∫≠y b·∫£o: "T·∫•t c·∫£ ƒë√°nh n·ªët ƒê√¥!". C·∫£ 32 ng∆∞·ªùi c√πng ƒë√°nh n·ªët ƒê√¥.
> - N·∫øu c√≥ 16 ng∆∞·ªùi mu·ªën ƒë√°nh n·ªët R√™? √îng ch·ªâ huy b·∫Øt 16 ng∆∞·ªùi ƒë√≥ im l·∫∑ng, ƒë·ªÉ 16 ng∆∞·ªùi kia ƒë√°nh n·ªët ƒê√¥ tr∆∞·ªõc, sau ƒë√≥ m·ªõi ƒë·ªïi ng∆∞·ª£c l·∫°i. ƒê√¢y ch√≠nh l√† **Warp Divergence**.
> - Trong khi ban nh·∫°c n√†y ƒëang ngh·ªâ gi·∫£i lao thay d√¢y ƒë√†n (ƒë·ª£i d·ªØ li·ªáu t·ª´ RAM), √¥ng ch·ªâ huy s·∫Ω quay sang ƒëi·ªÅu khi·ªÉn m·ªôt ban nh·∫°c kh√°c ngay l·∫≠p t·ª©c ƒë·ªÉ s√¢n kh·∫•u kh√¥ng bao gi·ªù b·ªã tr·ªëng.

### 2.5. SIMT (Single Instruction, Multiple Threads)

ƒê√¢y l√† m√¥ h√¨nh th·ª±c thi c·ªßa GPU, m·ªôt bi·∫øn th·ªÉ n√¢ng cao c·ªßa SIMD (Single Instruction, Multiple Data).

- **C∆° ch·∫ø:** M·ªôt l·ªánh duy nh·∫•t (v√≠ d·ª•: `ADD`) ƒë∆∞·ª£c ph√°t t·ªõi m·ªôt nh√≥m threads (32 threads g·ªçi l√† **Warp** ·ªü NVIDIA, 64 threads g·ªçi l√† **Wavefront** ·ªü AMD).
- **S·ª± kh√°c bi·ªát v·ªõi SIMD:** Trong SIMD (nh∆∞ SSE/AVX tr√™n CPU), b·∫°n ph·∫£i vi·∫øt code x·ª≠ l√Ω 1 m·∫£ng 4-8 ph·∫ßn t·ª≠ th·ªß c√¥ng. Trong SIMT, b·∫°n vi·∫øt code nh∆∞ th·ªÉ cho **1 thread duy nh·∫•t**, v√† ph·∫ßn c·ª©ng t·ª± ƒë·ªông nh√¢n b·∫£n n√≥ l√™n 32-64 l·∫ßn.

### 2.6. Warp Divergence ‚Äî "K·∫ª gi·∫øt ch·∫øt" hi·ªáu nƒÉng

V√¨ 32 threads trong 1 Warp b·∫Øt bu·ªôc ph·∫£i ch·∫°y **c√πng m·ªôt l·ªánh** t·∫°i m·ªôt th·ªùi ƒëi·ªÉm, chuy·ªán g√¨ x·∫£y ra n·∫øu c√≥ l·ªánh `if-else`?

> [!CAUTION]
> **·∫®n d·ª•: Trung ƒë·ªôi l√≠nh h√†nh qu√¢n**
> T∆∞·ªüng t∆∞·ª£ng 1 trung ƒë·ªôi 32 l√≠nh ƒëang ƒëi ƒë·ªÅu b∆∞·ªõc.
> - G·∫∑p ng√£ ba (`if-else`): 16 ng∆∞·ªùi r·∫Ω tr√°i, 16 ng∆∞·ªùi r·∫Ω ph·∫£i.
> - Nh∆∞ng v√¨ h·ªç ph·∫£i "ƒëi ƒë·ªÅu b∆∞·ªõc" theo hi·ªáu l·ªánh chung, n√™n:
>   - **Ph√∫t 1:** 16 ng∆∞·ªùi b√™n ph·∫£i ph·∫£i **ƒë·ª©ng im** ch·ªù 16 ng∆∞·ªùi b√™n tr√°i ƒëi xong ƒëo·∫°n ƒë∆∞·ªùng c·ªßa h·ªç.
>   - **Ph√∫t 2:** 16 ng∆∞·ªùi b√™n tr√°i ƒëi xong r·ªìi th√¨ **ƒë·ª©ng im** ch·ªù 16 ng∆∞·ªùi b√™n ph·∫£i ƒëi n·ªët.
> - K·∫øt qu·∫£: Trung ƒë·ªôi t·ªën g·∫•p ƒë√¥i th·ªùi gian ƒë·ªÉ v∆∞·ª£t qua ng√£ ba.

```hlsl
// Code Shader
if (distance < 10.0) {
    // Nh√≥m A: L√†m vi·ªác n·∫∑ng (Complex Lighting)
} else {
    // Nh√≥m B: L√†m vi·ªác nh·∫π (Simple Color)
}
```

**Hardware Reality:**
1. GPU kh√¥ng th·ªÉ r·∫Ω nh√°nh nh∆∞ CPU.
2. N√≥ s·∫Ω ch·∫°y Nh√≥m A tr∆∞·ªõc, trong khi Nh√≥m B ph·∫£i **ƒë·ª©ng im (masked out)**.
3. Sau ƒë√≥ n√≥ ch·∫°y Nh√≥m B, trong khi Nh√≥m A **ƒë·ª©ng im**.
4. ‚Üí T·ªïng th·ªùi gian = Th·ªùi gian(A) + Th·ªùi gian(B). Hi·ªáu nƒÉng gi·∫£m 50%!

> [!TIP]
> **Unity Optimization:** Trong Shader, h√£y c·ªë g·∫Øng d√πng c√°c h√†m to√°n h·ªçc nh∆∞ `step()`, `lerp()`, `clamp()` ho·∫∑c `math.select()` ƒë·ªÉ thay th·∫ø `if-else`. C√°c h√†m n√†y th∆∞·ªùng t·∫≠n d·ª•ng t·ªët Pipeline c·ªßa GPU m√† kh√¥ng g√¢y Divergence.

---

## 3. H·ªá th·ªëng b·ªô nh·ªõ GPU (Memory Hierarchy)

GPU c·ª±c nhanh, nh∆∞ng n√≥ lu√¥n b·ªã "ƒë√≥i" d·ªØ li·ªáu. T·ªëc ƒë·ªô t√≠nh to√°n c·ªßa GPU tƒÉng nhanh h∆°n nhi·ªÅu so v·ªõi t·ªëc ƒë·ªô RAM (VRAM). V√¨ v·∫≠y, hi·ªÉu c√°ch d·ªØ li·ªáu di chuy·ªÉn l√† ch√¨a kh√≥a t·ªëi ∆∞u.

> [!TIP]
> **·∫®n d·ª•: ƒê·∫ßu b·∫øp trong nh√† b·∫øp**
> - **Registers (Trong tay):** Gia v·ªã b·∫°n ƒëang c·∫ßm tr√™n tay. C·ª±c nhanh, d√πng ngay.
> - **Shared Memory (Th·ªõt):** Nguy√™n li·ªáu ƒë√£ ƒë·ªÉ s·∫µn tr√™n th·ªõt. C·∫£ nh√≥m ƒë·∫ßu b·∫øp (threads) c√≥ th·ªÉ d√πng chung.
> - **L2 Cache (B√†n b·∫øp):** ƒê·ªì ƒë·ªÉ ·ªü g√≥c b√†n, c·∫ßn v·ªõi tay l·∫•y m·ªôt ch√∫t.
> - **VRAM (T·ªß l·∫°nh):** Ph·∫£i ƒëi ra m·ªü t·ªß l·∫°nh l·∫•y (XƒÉng xe/NƒÉng l∆∞·ª£ng t·ªën k√©m, m·∫•t th·ªùi gian ~500 cycles).
> - **System RAM (Si√™u th·ªã):** C·ª±c xa, ph·∫£i ƒëi xe bus ra mua. GPU c·ª±c k·ª≥ gh√©t vi·ªác n√†y!

```mermaid
graph TD
    subgraph Hierarchy [GPU Memory Layers]
    direction TB
    R[<b>Registers</b><br/>Private to Thread, Fastest]
    S[<b>Shared Memory / L1</b><br/>SM Local, Fast]
    L[<b>L2 Cache</b><br/>GPU Local, Medium]
    V[<b>VRAM / Global Memory</b><br/>Board Level, Slowest]
    
    R --- S
    S --- L
    L --- V
    end

    classDef fast fill:#FF5733,stroke:#333,stroke-width:2px,color:#fff
    classDef mid fill:#FFC300,stroke:#333,stroke-width:2px,color:#000
    classDef slow fill:#DAF7A6,stroke:#333,stroke-width:2px,color:#000
    
    class R fast
    class S mid
    class L mid
    class V slow

    TradeOff[Speed ‚ö° vs Capacity üì¶]
```

| C·∫•p b·∫≠c | T·ªëc ƒë·ªô | Ph·∫°m vi (Scope) | ƒê·∫∑c ƒëi·ªÉm |
| :--- | :--- | :--- | :--- |
| **Registers** | Si√™u t·ªëc | Private (1 thread) | Ch·ª©a bi·∫øn c·ª•c b·ªô. Qu√° nhi·ªÅu bi·∫øn ‚Üí Gi·∫£m threads. |
| **Shared Memory** | R·∫•t nhanh | Group (1 SM) | D√πng ƒë·ªÉ threads trao ƒë·ªïi d·ªØ li·ªáu (Compute Shaders). |
| **L1/L2 Cache** | Nhanh | Shared | T·ª± ƒë·ªông l∆∞u cache cho d·ªØ li·ªáu t·ª´ RAM. |
| **VRAM (GDDR6)** | Ch·∫≠m (~500 cycle) | To√†n b·ªô GPU | N∆°i ch·ª©a Texture, Mesh, Buffers. |

### 3.1. Bandwidth ‚Äî N√∫t th·∫Øt c·ªï chai th·ª±c s·ª±

(N·ªôi dung ƒë√£ c√≥ b√™n tr√™n)

### 3.2. Data Alignment ‚Äî "X·∫øp g·∫°ch" trong b·ªô nh·ªõ

Kh√°c v·ªõi CPU c√≥ th·ªÉ ƒë·ªçc d·ªØ li·ªáu ·ªü b·∫•t k·ª≥ ƒë·ªãa ch·ªâ n√†o (d√π h∆°i ch·∫≠m), GPU l√† m·ªôt c·ªó m√°y **c·ª±c k·ª≥ kh√≥ t√≠nh** v·ªÅ vi·ªác s·∫Øp x·∫øp d·ªØ li·ªáu (Alignment). N√≥ ƒë·ªçc b·ªô nh·ªõ theo t·ª´ng kh·ªëi (th∆∞·ªùng l√† 16 bytes).

**Quy t·∫Øc "x·∫øp g·∫°ch" (std140 / HLSL packing):**
-   M·ªói bi·∫øn ph·∫£i n·∫±m g·ªçn trong m·ªôt √¥ 16-byte (b·∫±ng k√≠ch th∆∞·ªõc `float4`).
-   Kh√¥ng ƒë∆∞·ª£c "v·∫Øt ch√¢n" qua 2 √¥ kh√°c nhau.

#### V·∫•n ƒë·ªÅ c·ªßa `float3`:
Nhi·ªÅu b·∫°n nghƒ© d√πng `float3` (12 bytes) s·∫Ω ti·∫øt ki·ªám h∆°n `float4` (16 bytes). **SAI L·∫¶M!**

```csharp
// C# Struct (CPU)
struct MyData {
    public Vector3 pos;  // 12 bytes
    public float scale;  // 4 bytes
}; 
// T·ªïng = 16 bytes. ƒê·∫πp!
```

```hlsl
// HLSL Struct (GPU)
struct MyData {
    float3 pos;    // Chi·∫øm 12 bytes, NH∆ØNG...
    // GPU t·ª± ƒë·ªông ch√®n 4 bytes padding v√†o ƒë√¢y ƒë·ªÉ ƒë·ªß align 16!
    float scale;   // B·ªã ƒë·∫©y sang √¥ 16-byte ti·∫øp theo.
};
// T·ªïng th·ª±c t·∫ø = 32 bytes (16 + 16). L√£ng ph√≠ 50% bƒÉng th√¥ng!
```

> [!QUESTION]
> **T·∫°i sao con s·ªë l·∫°i l√† 16 bytes?**
> ƒê√¢y kh√¥ng ph·∫£i l√† con s·ªë ng·∫´u nhi√™n. N√≥ ƒë·∫øn t·ª´ ph·∫ßn c·ª©ng:
> 1.  **SIMD Architecture:** GPU ƒë∆∞·ª£c thi·∫øt k·∫ø ƒë·ªÉ x·ª≠ l√Ω Vector (4 s·ªë float) c√πng m·ªôt l√∫c. M·∫°ch t√≠nh to√°n c·ªßa n√≥ r·ªông 128-bit (4 x 32-bit floats = 16 bytes).
> 2.  **Memory Coalescing:** C√°c con ƒë∆∞·ªùng d·∫´n d·ªØ li·ªáu (Memory Bus) t·ª´ VRAM v√†o SM c≈©ng ƒë∆∞·ª£c thi·∫øt k·∫ø theo b·ªôi s·ªë c·ªßa 16. N·∫øu b·∫°n l·∫•y ƒë√∫ng 16 bytes, GPU ch·ªâ c·∫ßn **1 l·ªánh** ƒë·ªÉ x√∫c to√†n b·ªô d·ªØ li·ªáu l√™n.
> 3.  **Chi ph√≠ r·∫ª nh·∫•t:** N·∫øu b·∫°n d√πng `float3` (12 bytes), GPU s·∫Ω ph·∫£i t·ªën th√™m m·∫°ch logic ƒë·ªÉ "c·∫Øt" 4 bytes th·ª´a ra, ho·∫∑c ph·∫£i t√≠nh to√°n ƒë·ªãa ch·ªâ ph·ª©c t·∫°p h∆°n. Th√† n√≥ "v·ª©t b·ªè" 4 bytes ƒë√≥ (padding) c√≤n r·∫ª h∆°n l√† ch·∫ø t·∫°o th√™m m·∫°ch x·ª≠ l√Ω ph·ª©c t·∫°p.
>
> -> **K·∫øt lu·∫≠n:** 16 bytes (float4) l√† "ƒë∆°n v·ªã giao d·ªãch" t·ª± nhi√™n nh·∫•t c·ªßa GPU.

> [!IMPORTANT]
> **Unity Best Practice:**
> 1.  Lu√¥n c·ªë g·∫Øng d√πng **`float4`** ho·∫∑c gom d·ªØ li·ªáu cho ch·∫µn 4 s·ªë (`float4` ho·∫∑c `float2` + `float2`).
> 2.  Tr√°nh d√πng `float3` trong struct g·ª≠i t·ª´ C# sang Shader. N·∫øu d√πng, h√£y t·ª± ch√®n th√™m 1 bi·∫øn `float` v√¥ nghƒ©a (padding) ·ªü C# ƒë·ªÉ kh·ªõp v·ªõi c√°ch GPU hi·ªÉu.
> 3.  **Quy t·∫Øc v√†ng:** S·∫Øp x·∫øp bi·∫øn t·ª´ to ƒë·∫øn nh·ªè (Vector4 -> Vector3 -> Vector2 -> Float).

---

## 4. Rendering Pipeline ‚Äî Chu·ªói d√¢y chuy·ªÅn s·∫£n xu·∫•t Pixel

Rendering Pipeline l√† m·ªôt chu·ªói c√°c b∆∞·ªõc bi·∫øn d·ªØ li·ªáu 3D (Vertices, Textures) th√†nh h√¨nh ·∫£nh 2D tr√™n m√†n h√¨nh. Hi·ªÉu pipeline gi√∫p b·∫°n bi·∫øt n√™n t·ªëi ∆∞u ·ªü ƒë√¢u (Vertex-bound hay Fragment-bound).

### 4.1. C√°c giai ƒëo·∫°n ch√≠nh

1.  **Input Assembler (IA):** Thu th·∫≠p c√°c ƒë·ªânh (vertices) t·ª´ Mesh v√† nh√≥m ch√∫ng th√†nh c√°c h√¨nh c∆° b·∫£n (Triangles, Lines).
2.  **Vertex Shader (Programmable):** Bi·∫øn ƒë·ªïi t·ªça ƒë·ªô ƒë·ªânh t·ª´ kh√¥ng gian 3D sang 2D m√†n h√¨nh. Th·ª±c hi·ªán c√°c hi·ªáu ·ª©ng nh∆∞ gi√≥ l√†m rung l√° c√¢y.
3.  **Rasterization (Hardware Fixed-Function):** Chia tam gi√°c th√†nh c√°c **Fragments** (·ª©ng vi√™n cho pixel). ƒê·ªânh n√†o n·∫±m trong tam gi√°c th√¨ ƒë∆∞·ª£c gi·ªØ l·∫°i.
4.  **Fragment Shader (Programmable):** "T√¥ m√†u" cho t·ª´ng fragment. ƒê√¢y l√† n∆°i n·∫∑ng nh·∫•t v√¨ x·ª≠ l√Ω Lighting, Texturing, Shadows.
5.  **Output Merger:** Th·ª±c hi·ªán Depth Test (c√°i n√†o che khu·∫•t c√°i n√†o) v√† Blending (trong su·ªët) ƒë·ªÉ ghi k·∫øt qu·∫£ cu·ªëi c√πng v√†o Framebuffer.

### 4.2. Unity Context: T·ªëi ∆∞u giai ƒëo·∫°n n√†o?

-   **Ngh·∫Ωn ·ªü Vertex Shader:** Do Model qu√° nhi·ªÅu poly (High-poly) ho·∫∑c d√πng qu√° nhi·ªÅu hi·ªáu ·ª©ng u·ªën l∆∞·ª£n trong shader.
-   **Ngh·∫Ωn ·ªü Fragment Shader:** Do d√πng shader qu√° ph·ª©c t·∫°p, texture ƒë·ªô ph√¢n gi·∫£i qu√° cao, ho·∫∑c hi·ªáu ·ª©ng kh√≥i/l·ª≠a qu√° d√†y ƒë·∫∑c.

---

## 5. Mobile GPU Architecture ‚Äî Tile-Based Rendering (TBR)

H·∫ßu h·∫øt GPU smartphone (Adreno, Mali, Apple GPU) kh√¥ng d√πng ki·∫øn tr√∫c **Immediate Mode (IMR)** nh∆∞ desktop (NVIDIA/AMD). Ch√∫ng d√πng **Tile-Based Rendering (TBR)** ƒë·ªÉ ti·∫øt ki·ªám pin.

### 5.1. T·∫°i sao c·∫ßn TBR?
Smartphone kh√¥ng c√≥ VRAM ri√™ng bi·ªát m√† d√πng chung RAM v·ªõi CPU. Truy c·∫≠p RAM ngo√†i c·ª±c k·ª≥ t·ªën nƒÉng l∆∞·ª£ng (n√≥ng m√°y, hao pin). 
**TBR gi·∫£i quy·∫øt b·∫±ng c√°ch:** Chia m√†n h√¨nh th√†nh c√°c √¥ nh·ªè (Tiles - v√≠ d·ª• 16x16 pixel) v√† x·ª≠ l√Ω g·ªçn t·ª´ng √¥ trong b·ªô nh·ªõ ƒë·ªám (Cache) c·ª±c nhanh tr√™n chip tr∆∞·ªõc khi ghi v√†o RAM.

### 5.2. Hai b∆∞·ªõc c·ªßa TBR

1.  **Binning Pass (Geometry Pass):** GPU t√≠nh to√°n xem tam gi√°c n√†o thu·ªôc v·ªÅ √¥ (tile) n√†o. K·∫øt qu·∫£ l∆∞u v√†o m·ªôt danh s√°ch (Tile List).
2.  **Rendering Pass:** GPU l·∫•y t·ª´ng √¥ ra, render t·∫•t c·∫£ c√°c tam gi√°c trong √¥ ƒë√≥ v√†o Cache, sau ƒë√≥ m·ªõi "ƒë·ªï" (Resolve) k·∫øt qu·∫£ v√†o RAM ch√≠nh.

### 5.3. Unity Optimization cho Mobile

-   **Draw Call Batching l√† b·∫Øt bu·ªôc:** M·ªói Draw Call g√¢y ra overhead l·ªõn cho vi·ªác qu·∫£n l√Ω Tile List.
-   **Tr√°nh Overdraw:** Tr√°nh vi·ªác ch·ªìng ch√©o qu√° nhi·ªÅu l·ªõp k√≠nh/kh√≥i trong su·ªët. Trong TBR, overdraw c·ª±c k·ª≥ t·ªën bƒÉng th√¥ng v√¨ GPU ph·∫£i t√≠nh to√°n m√†u s·∫Øc cho c√πng m·ªôt pixel nhi·ªÅu l·∫ßn trong cache.
-   **Alpha Testing (`clip()`):** Tr√™n mobile, Alpha Testing (nh∆∞ l√†m t√°n l√°) ƒë√¥i khi ch·∫≠m h∆°n Alpha Blending v√¨ n√≥ ph√° v·ª° kh·∫£ nƒÉng t·ªëi ∆∞u h√≥a ·∫©n b·ªÅ m·∫∑t (Early-Z) c·ªßa ki·∫øn tr√∫c Tile.

---

## 6. T·ªïng k·∫øt: T·∫°i sao Shader Code ·∫£nh h∆∞·ªüng ƒë·∫øn Ph·∫ßn c·ª©ng?

M·ªói d√≤ng code Shader b·∫°n vi·∫øt ƒë·ªÅu ƒë∆∞·ª£c "phun" v√†o h√†ng ng√†n SM Cores c√πng l√∫c.
- L·ªánh `if` g√¢y **Warp Divergence** ‚Üí SM ch·∫°y ch·∫≠m l·∫°i.
- Texture ch∆∞a n√©n g√¢y **Bandwidth Bottleneck** ‚Üí SM ng·ªìi ƒë·ª£i d·ªØ li·ªáu.
- Shader qu√° d√†i g√¢y **Register Pressure** ‚Üí SM gi·∫£m s·ªë thread ch·∫°y song song.

**Quy t·∫Øc v√†ng:** Lu√¥n nghƒ© v·ªÅ **Throughput** (L√†m sao ƒë·ªÉ SM lu√¥n b·∫≠n r·ªôn v·ªõi d·ªØ li·ªáu li√™n t·ª•c).
