
---------- Begin Simulation Statistics ----------
final_tick                               926047922827500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  39024                       # Simulator instruction rate (inst/s)
host_mem_usage                                 831092                       # Number of bytes of host memory used
host_op_rate                                    65658                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   256.25                       # Real time elapsed on the host
host_tick_rate                               32466147                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16825012                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008320                       # Number of seconds simulated
sim_ticks                                  8319545000                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     88.89%     88.89% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::MemRead                        2     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        68388                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        145028                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4813201                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       561315                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      5854067                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2714443                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4813201                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2098758                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5877580                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       267610                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15763681                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11709856                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       561315                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2315914                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        973624                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     18354786                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16824994                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     13854465                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.214410                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.342035                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      9422398     68.01%     68.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1238128      8.94%     76.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       816816      5.90%     82.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       516676      3.73%     86.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       261548      1.89%     88.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       325500      2.35%     90.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       157903      1.14%     91.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       141872      1.02%     92.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       973624      7.03%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     13854465                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              36688                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16806537                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1871375                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        18457      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14350129     85.29%     85.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10952      0.07%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1853031     11.01%     96.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       555737      3.30%     99.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18344      0.11%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18344      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16824994                       # Class of committed instruction
system.switch_cpus.commit.refs                2445456                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16824994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.663907                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.663907                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       5295495                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       42353811                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3886734                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6348596                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         562249                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        543263                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3161401                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                370637                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1016492                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3345                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5877580                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4490584                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              11294916                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        172293                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               28317066                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         1124498                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.353240                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4779177                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2714443                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.701842                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16636342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.762118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.359228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          8533534     51.29%     51.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           651804      3.92%     55.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           798104      4.80%     60.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           907350      5.45%     65.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           445797      2.68%     68.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           410109      2.47%     70.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           931531      5.60%     76.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           106351      0.64%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3851762     23.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16636342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             18381                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            18601                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2728                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       636301                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3525449                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.811605                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4508846                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1015393                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2317112                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3885051                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        59575                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1492213                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     35179955                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3493453                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1310744                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      30143427                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4455                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         562249                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          5422                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        89852                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       112055                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1223                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1440                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2013655                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       918124                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1440                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       442361                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       193940                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          29051899                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              29288999                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.723343                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21014483                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.760255                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               29428354                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         39441529                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24721763                       # number of integer regfile writes
system.switch_cpus.ipc                       0.600995                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.600995                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       126920      0.40%      0.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      26562107     84.45%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        13783      0.04%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3674176     11.68%     96.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1039360      3.30%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        19424      0.06%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        18405      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       31454175                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           38434                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        76275                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        36778                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        49400                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              488482                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015530                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          441757     90.43%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          45981      9.41%     99.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           139      0.03%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          582      0.12%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           23      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31777303                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     80057480                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     29252221                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     53486634                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           35179955                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          31454175                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     18354786                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       100585                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     18772890                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16636342                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.890691                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.305641                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8324147     50.04%     50.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       961834      5.78%     55.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1485460      8.93%     64.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1486217      8.93%     73.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1503308      9.04%     82.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1166105      7.01%     89.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       928669      5.58%     95.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       597817      3.59%     98.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       182785      1.10%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16636342                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.890381                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4490584                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       458816                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       566704                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3885051                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1492213                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12414841                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 16639070                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         5089200                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20843696                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          87311                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4287183                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents        131051                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      97577530                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       39830810                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     49127891                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6379419                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            306                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         562249                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        318286                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         28283980                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        22946                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     56137407                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1228533                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             48060621                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            73162636                       # The number of ROB writes
system.switch_cpus.timesIdled                      28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       296639                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7621                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       594359                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7621                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 926047922827500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              76627                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4540                       # Transaction distribution
system.membus.trans_dist::CleanEvict            63848                       # Transaction distribution
system.membus.trans_dist::ReadExReq                10                       # Transaction distribution
system.membus.trans_dist::ReadExResp               10                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         76630                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       221665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       221665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 221665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5195328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5195328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5195328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             76640                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   76640    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               76640                       # Request fanout histogram
system.membus.reqLayer2.occupancy           179257000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          407209500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8319545000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926047922827500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 926047922827500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 926047922827500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            297158                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22005                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          343654                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              558                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             558                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            53                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       297109                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       891969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                892075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20168192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20171584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           69020                       # Total snoops (count)
system.tol2bus.snoopTraffic                    290560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           366740                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020780                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.142649                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 359119     97.92%     97.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7621      2.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             366740                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          314642500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446491500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             76500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 926047922827500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       221079                       # number of demand (read+write) hits
system.l2.demand_hits::total                   221079                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       221079                       # number of overall hits
system.l2.overall_hits::total                  221079                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        76586                       # number of demand (read+write) misses
system.l2.demand_misses::total                  76641                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           51                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        76586                       # number of overall misses
system.l2.overall_misses::total                 76641                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4151000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   6513961000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6518112000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4151000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   6513961000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6518112000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       297665                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297720                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       297665                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297720                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.257289                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.257426                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.257289                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.257426                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81392.156863                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85054.200507                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85047.324539                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81392.156863                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85054.200507                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85047.324539                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                4540                       # number of writebacks
system.l2.writebacks::total                      4540                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        76586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             76637                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        76586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            76637                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3641000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   5748141000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5751782000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3641000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   5748141000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5751782000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.257289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.257413                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.257289                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.257413                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71392.156863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75054.722795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75052.285450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71392.156863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75054.722795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75052.285450                       # average overall mshr miss latency
system.l2.replacements                          69020                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17465                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17465                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17465                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17465                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         6989                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6989                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          548                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   548                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  10                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       608000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        608000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.017921                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.017921                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        60800                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        60800                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           10                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             10                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       508000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       508000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.017921                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.017921                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        50800                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        50800                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4151000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4151000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81392.156863                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78320.754717                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3641000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3641000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.962264                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71392.156863                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71392.156863                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       220531                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            220531                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        76576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           76578                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6513353000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6513353000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       297107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        297109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.257739                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.257744                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85057.367844                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85055.146387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        76576                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        76576                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5747633000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5747633000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.257739                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.257737                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75057.890201                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75057.890201                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 926047922827500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7696.638084                       # Cycle average of tags in use
system.l2.tags.total_refs                      519907                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     69020                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.532701                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              926039603283000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.751553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.110468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.423490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     3.422736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7672.929837                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.936637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.939531                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          705                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4660                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2523                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1265930                       # Number of tag accesses
system.l2.tags.data_accesses                  1265930                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 926047922827500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4901376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4904896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       290560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          290560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        76584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               76639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4540                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4540                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             15385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             15385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       392329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    589139911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             589563011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        15385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       392329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           407715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       34924987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             34924987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       34924987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            15385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            15385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       392329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    589139911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            624487998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        51.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     76176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000563624250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          270                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          270                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              153602                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4131                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       76636                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4540                       # Number of write requests accepted
system.mem_ctrls.readBursts                     76636                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4540                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    409                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   121                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              265                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1166952750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  381135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2596209000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15308.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34058.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    52785                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3321                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 76636                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4540                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   33936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    210.398400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.710043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   194.612123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11948     48.76%     48.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3922     16.01%     64.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3012     12.29%     77.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2658     10.85%     87.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1713      6.99%     94.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          843      3.44%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          290      1.18%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           92      0.38%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           25      0.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24503                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     281.607407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    215.178957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    358.480531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           133     49.26%     49.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          117     43.33%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           18      6.67%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.37%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           270                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.288889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.273189                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.740407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              233     86.30%     86.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.37%     86.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31     11.48%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      1.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           270                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4878528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   26176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  281472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4904704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               290560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       586.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        33.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    589.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8319455500                       # Total gap between requests
system.mem_ctrls.avgGap                     102486.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4875264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       281472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 392329.147807963076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 586001277.714105844498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 33832619.452145524323                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           51                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        76585                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4540                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1543000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2594666000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 188845485500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30254.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33879.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  41595921.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             86972340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             46196535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           268706760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           12141720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     656435520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2634517770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        976136640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4681107285                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        562.663858                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2512967750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    277680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5528887250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             88093320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             46792350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           275554020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           10815840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     656435520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2499773760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1089606240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4667071050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.976718                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2809321000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    277680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5232534000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8319535000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926047922827500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4490496                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4490505                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4490496                       # number of overall hits
system.cpu.icache.overall_hits::total         4490505                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           88                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             90                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           88                       # number of overall misses
system.cpu.icache.overall_misses::total            90                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6623000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6623000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6623000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6623000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4490584                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4490595                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4490584                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4490595                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75261.363636                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73588.888889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75261.363636                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73588.888889                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           37                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           37                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           51                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4228000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4228000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4228000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4228000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82901.960784                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82901.960784                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82901.960784                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82901.960784                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4490496                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4490505                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           88                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            90                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6623000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6623000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4490584                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4490595                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75261.363636                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73588.888889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           37                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4228000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4228000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82901.960784                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82901.960784                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926047922827500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000457                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000018                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000439                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8981243                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8981243                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926047922827500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926047922827500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926047922827500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926047922827500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926047922827500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926047922827500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926047922827500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3216385                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3216385                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3216385                       # number of overall hits
system.cpu.dcache.overall_hits::total         3216385                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       366275                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         366277                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       366275                       # number of overall misses
system.cpu.dcache.overall_misses::total        366277                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  11626722999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11626722999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  11626722999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11626722999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3582660                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3582662                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3582660                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3582662                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.102235                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.102236                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.102235                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.102236                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 31743.152001                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31742.978672                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 31743.152001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31742.978672                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2353765                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          251                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            100951                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.315916                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    11.409091                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17465                       # number of writebacks
system.cpu.dcache.writebacks::total             17465                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        68610                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        68610                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        68610                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        68610                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       297665                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       297665                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       297665                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       297665                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9320964999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9320964999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9320964999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9320964999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.083085                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.083085                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.083085                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.083085                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 31313.607576                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31313.607576                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 31313.607576                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31313.607576                       # average overall mshr miss latency
system.cpu.dcache.replacements                 296639                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2642301                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2642301                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       365716                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        365718                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11618946500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11618946500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3008017                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3008019                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.121580                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.121581                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 31770.407912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31770.234169                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        68609                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        68609                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       297107                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       297107                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   9313752000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9313752000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.098772                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.098772                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 31348.140569                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31348.140569                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       574084                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         574084                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          559                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          559                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      7776499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7776499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       574643                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       574643                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13911.447227                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13911.447227                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          558                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          558                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      7212999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7212999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12926.521505                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12926.521505                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926047922827500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.009155                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3505975                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            296639                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.818995                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.009155                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          352                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          636                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7462987                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7462987                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               926109546674500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  42327                       # Simulator instruction rate (inst/s)
host_mem_usage                                 831224                       # Number of bytes of host memory used
host_op_rate                                    68713                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   945.02                       # Real time elapsed on the host
host_tick_rate                               65209021                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64935291                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061624                       # Number of seconds simulated
sim_ticks                                 61623847000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       622071                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1244141                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     13787473                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1565319                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     15330219                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      6704447                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     13787473                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      7083026                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        15401378                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               1                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       914280                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45656100                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         32896120                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1565319                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5701003                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2427156                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     49944155                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48110279                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    115447025                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.416730                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.424718                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    101285580     87.73%     87.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4261538      3.69%     91.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3084490      2.67%     94.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1704705      1.48%     95.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1226858      1.06%     96.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       762496      0.66%     97.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       430928      0.37%     97.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       263274      0.23%     97.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2427156      2.10%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    115447025                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45712                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          47982690                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5539103                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       127589      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40505971     84.19%     84.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27174      0.06%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5516247     11.47%     95.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1887586      3.92%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        22856      0.05%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22856      0.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48110279                       # Class of committed instruction
system.switch_cpus.commit.refs                7449545                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48110279                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.108256                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.108256                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      95499972                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      119524386                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          8440038                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          15454793                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1569055                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2283188                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             8671328                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                518657                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             3297910                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                469197                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            15401378                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          10203770                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             110565195                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        391818                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               83691031                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3138110                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.124963                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     11112796                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      6704448                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.679047                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    123247046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.069977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.531240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        101284909     82.18%     82.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1720780      1.40%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1579137      1.28%     84.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1838532      1.49%     86.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1309120      1.06%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1036081      0.84%     88.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2113893      1.72%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           540083      0.44%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         11824511      9.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    123247046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             23040                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            23096                       # number of floating regfile writes
system.switch_cpus.idleCycles                     648                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1910294                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8614009                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.657645                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12471918                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3296223                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         6563338                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11111998                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       204601                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4800921                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     98054179                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9175695                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3663463                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      81053239                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           8218                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       9421665                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1569055                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       9488754                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       151491                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       415445                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11877                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         5719                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5572916                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2890487                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         5719                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1381814                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       528480                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          84608257                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              79170837                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.676123                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          57205598                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.642372                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               79651793                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        111649586                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        66973013                       # number of integer regfile writes
system.switch_cpus.ipc                       0.243412                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.243412                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       823062      0.97%      0.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      70651398     83.40%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        47433      0.06%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      9724899     11.48%     95.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3422604      4.04%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        24184      0.03%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        23118      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       84716698                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           48241                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        95594                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        45962                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        60280                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1100938                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012996                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1036151     94.12%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     94.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          63503      5.77%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           345      0.03%     99.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          824      0.07%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          115      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       84946333                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    294013155                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     79124875                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    147943187                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           98054171                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          84716698                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            8                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     49944075                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       327365                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     57898022                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    123247046                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.687373                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.664230                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     99951429     81.10%     81.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3954414      3.21%     84.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4436570      3.60%     87.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3421811      2.78%     90.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3366275      2.73%     93.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3400441      2.76%     96.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2486053      2.02%     98.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1600336      1.30%     99.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       629717      0.51%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    123247046                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.687369                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            10203770                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1095074                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1055946                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11111998                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4800921                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31924577                       # number of misc regfile reads
system.switch_cpus.numCycles                123247694                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        25237979                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62106124                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         176545                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9772411                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            564                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        300726                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     279526131                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      112008790                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    140529196                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16043242                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       69648537                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1569055                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      70624359                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         78423280                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        28721                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    165423268                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7408297                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            211074303                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           204003967                       # The number of ROB writes
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1001538                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        42878                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2003076                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          42878                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  61623847000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             241758                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       397768                       # Transaction distribution
system.membus.trans_dist::CleanEvict           224300                       # Transaction distribution
system.membus.trans_dist::ReadExReq            380318                       # Transaction distribution
system.membus.trans_dist::ReadExResp           380318                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        241755                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1866217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1866217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1866217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     65270016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     65270016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                65270016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            622073                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  622073    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              622073                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3037359500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3456805000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  61623847000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  61623847000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  61623847000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  61623847000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            516967                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       913790                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          737365                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           484576                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          484576                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             6                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516957                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3004607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3004619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     97123776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               97124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          649618                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25457152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1651157                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.025970                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.159047                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1608276     97.40%     97.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  42881      2.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1651157                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1517560000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1502305500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  61623847000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       379467                       # number of demand (read+write) hits
system.l2.demand_hits::total                   379467                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       379467                       # number of overall hits
system.l2.overall_hits::total                  379467                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       622066                       # number of demand (read+write) misses
system.l2.demand_misses::total                 622072                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       622066                       # number of overall misses
system.l2.overall_misses::total                622072                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       574500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  61671990500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      61672565000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       574500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  61671990500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     61672565000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1001533                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1001539                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1001533                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1001539                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.621114                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.621116                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.621114                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.621116                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        95750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 99140.590388                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99140.557685                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        95750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99140.590388                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99140.557685                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              397768                       # number of writebacks
system.l2.writebacks::total                    397768                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       622066                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            622072                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       622066                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           622072                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       514500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  55451290500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  55451805000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       514500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  55451290500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  55451805000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.621114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.621116                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.621114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.621116                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        85750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89140.526086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89140.493383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        85750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89140.526086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89140.493383                       # average overall mshr miss latency
system.l2.replacements                         649618                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       516022                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           516022                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       516022                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       516022                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        15328                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         15328                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data       104258                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                104258                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       380318                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              380318                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  38099285000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   38099285000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       484576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.784847                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.784847                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 100177.443613                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100177.443613                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       380318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         380318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  34296105000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34296105000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.784847                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.784847                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 90177.443613                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90177.443613                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       574500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       574500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        95750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        95750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       514500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       514500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        85750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        85750                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       275209                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            275209                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       241748                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          241748                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  23572705500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  23572705500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       516957                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516957                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.467637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.467637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 97509.412694                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97509.412694                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       241748                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       241748                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  21155185500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  21155185500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.467637                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.467637                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87509.247233                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87509.247233                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  61623847000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     2055209                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    657810                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.124320                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     201.688209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.039720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7990.272071                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.975375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5646                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1459                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4655766                       # Number of tag accesses
system.l2.tags.data_accesses                  4655766                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  61623847000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     39812352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39812736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25457152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25457152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       622068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              622074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       397768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             397768                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         6231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    646054311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             646060542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         6231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             6231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      413105530                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            413105530                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      413105530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         6231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    646054311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1059166073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    397630.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    621203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000530970500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24656                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24656                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1569890                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             373342                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      622073                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     397768                       # Number of write requests accepted
system.mem_ctrls.readBursts                    622073                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   397768                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    864                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   138                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             38132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             37456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             38202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             41084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             38725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             37086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            38127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            37531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            38162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            38585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             26347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             26403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24773                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  18033648750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3106045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29681317500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29029.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47779.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    85331                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   72206                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                18.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                622073                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               397768                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  465066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   97433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   40606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       861302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     75.710123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    70.495554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    49.548447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       765299     88.85%     88.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        84567      9.82%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5199      0.60%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3033      0.35%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1751      0.20%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          795      0.09%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          327      0.04%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           99      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          232      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       861302                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.199384                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.284880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.341819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          23503     95.32%     95.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           240      0.97%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            87      0.35%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           60      0.24%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           91      0.37%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          147      0.60%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          156      0.63%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          128      0.52%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           86      0.35%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           62      0.25%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           28      0.11%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           20      0.08%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           11      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           12      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            5      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            5      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            5      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            4      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24656                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.127068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.118924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.536968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23160     93.93%     93.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              348      1.41%     95.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              712      2.89%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              391      1.59%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               37      0.15%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24656                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               39757376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   55296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25448256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39812672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25457152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       645.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       412.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    646.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    413.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   61623463000                       # Total gap between requests
system.mem_ctrls.avgGap                      60424.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     39756992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25448256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6231.353910767693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 645155957.238437175751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 412961170.697441160679                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       622067                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       397768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       266750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  29681050750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1512078836750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     44458.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     47713.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3801408.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    15.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3020027220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1605182535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2175722220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1018249740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4864260960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26407168620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1425941760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40516553055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        657.481722                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3480798750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2057640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  56085408250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3129661920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1663458555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2259710040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1057373640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4864260960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26485218150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1360215840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40819899105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        662.404265                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3309988250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2057640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  56256218750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    69943382000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926109546674500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     14694256                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14694265                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     14694256                       # number of overall hits
system.cpu.icache.overall_hits::total        14694265                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           98                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            100                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           98                       # number of overall misses
system.cpu.icache.overall_misses::total           100                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7475000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7475000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7475000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7475000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     14694354                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14694365                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     14694354                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14694365                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76275.510204                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        74750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76275.510204                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        74750                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           41                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           41                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           57                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4811500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4811500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4811500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4811500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84412.280702                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84412.280702                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84412.280702                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84412.280702                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     14694256                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14694265                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           98                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           100                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7475000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7475000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     14694354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14694365                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76275.510204                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        74750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           41                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4811500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4811500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84412.280702                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84412.280702                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926109546674500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004279                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14694324                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                59                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          249056.338983                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000151                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004128                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29388789                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29388789                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926109546674500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926109546674500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926109546674500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926109546674500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926109546674500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926109546674500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926109546674500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     12106436                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12106436                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12106436                       # number of overall hits
system.cpu.dcache.overall_hits::total        12106436                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1570924                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1570926                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1570924                       # number of overall misses
system.cpu.dcache.overall_misses::total       1570926                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  88917904998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  88917904998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  88917904998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  88917904998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13677360                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13677362                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13677360                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13677362                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.114856                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.114856                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.114856                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.114856                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 56602.295845                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56602.223783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 56602.295845                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56602.223783                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8096684                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          603                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            271718                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              36                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.798114                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    16.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       533487                       # number of writebacks
system.cpu.dcache.writebacks::total            533487                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       271726                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       271726                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       271726                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       271726                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1299198                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1299198                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1299198                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1299198                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  76753352998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  76753352998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  76753352998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  76753352998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.094989                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.094989                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.094989                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.094989                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59077.487033                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59077.487033                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59077.487033                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59077.487033                       # average overall mshr miss latency
system.cpu.dcache.replacements                1298176                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10105842                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10105842                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1085789                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1085791                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  48285130000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48285130000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11191631                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11191633                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.097018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.097018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 44470.085809                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44470.003896                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       271724                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       271724                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       814065                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       814065                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  36605746500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  36605746500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.072739                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.072739                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 44966.613845                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44966.613845                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2000594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2000594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       485135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       485135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  40632774998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  40632774998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.195168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.195168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 83755.604106                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83755.604106                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       485133                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       485133                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  40147606498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  40147606498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.195167                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.195167                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 82755.876220                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82755.876220                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926109546674500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.077292                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13405636                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1299200                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.318377                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.077291                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000075                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000075                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          724                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28653924                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28653924                       # Number of data accesses

---------- End Simulation Statistics   ----------
