# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SR_LATCH_withTB.srcs/sources_1/new/SR_LATCH_withTB.vhd" \
"../../../../SR_LATCH_withTB.srcs/sim_1/new/SR_LATCH_TB.vhd" \

# Do not sort compile order
nosort
