============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Timmy
   Run Date =   Sat Jul 27 21:11:54 2024

   Run on =     DESKTOP-A28VB3Q
============================================================
RUN-1002 : start command "open_project responder.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../responder.v
HDL-1007 : analyze verilog file ../../Sel_module.v
HDL-1007 : analyze verilog file ../../Timer_module.v
HDL-1007 : analyze verilog file ../../Buzzer_module.v
HDL-1007 : analyze verilog file ../../Digitron_NumDisplay.v
HDL-1007 : analyze verilog file ../../key_filter.v
HDL-1007 : analyze verilog file ../../../../1 run_led/run_led/led8_module.v
HDL-1007 : analyze verilog file ../../countdown_module.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/responder_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model responder
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4024 : Net "Set_Time_dup_1" drives clk pins.
SYN-4024 : Net "U2/CLK1" drives clk pins.
SYN-4024 : Net "U4/W_DigitronCS_Out_n" drives clk pins.
SYN-4024 : Net "U4/SingleNum_b_n4" drives clk pins.
SYN-4024 : Net "U7/temp_time_b[5]" drives clk pins.
SYN-4024 : Net "U7/temp_time_b[4]" drives clk pins.
SYN-4024 : Net "U7/temp_time_b[1]" drives clk pins.
SYN-4024 : Net "U7/temp_time_b3[3]" drives clk pins.
SYN-4024 : Net "U7/temp_time_b3[0]" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net Set_Time_dup_1 as clock net
SYN-4025 : Tag rtl::Net U2/CLK1 as clock net
SYN-4025 : Tag rtl::Net U4/SingleNum_b_n4 as clock net
SYN-4025 : Tag rtl::Net U4/W_DigitronCS_Out_n as clock net
SYN-4025 : Tag rtl::Net U7/temp_time_b3[0] as clock net
SYN-4025 : Tag rtl::Net U7/temp_time_b3[3] as clock net
SYN-4025 : Tag rtl::Net U7/temp_time_b[1] as clock net
SYN-4025 : Tag rtl::Net U7/temp_time_b[4] as clock net
SYN-4025 : Tag rtl::Net U7/temp_time_b[5] as clock net
SYN-4026 : Tagged 10 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2/CLK1 to drive 11 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/W_DigitronCS_Out_n to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/SingleNum_b_n4 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U7/temp_time_b3[0] to drive 2 clock pins.
SYN-4015 : Create BUFG instance for clk Net U7/temp_time_b3[3] to drive 2 clock pins.
SYN-4015 : Create BUFG instance for clk Net U7/temp_time_b[1] to drive 2 clock pins.
SYN-4015 : Create BUFG instance for clk Net U7/temp_time_b[4] to drive 2 clock pins.
SYN-4015 : Create BUFG instance for clk Net U7/temp_time_b[5] to drive 2 clock pins.
PHY-1001 : Populate physical database on model responder.
RUN-1001 : There are total 486 instances
RUN-0007 : 214 luts, 165 seqs, 36 mslices, 20 lslices, 39 pads, 0 brams, 1 dsps
RUN-1001 : There are total 636 nets
RUN-1001 : 350 nets have 2 pins
RUN-1001 : 238 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     35      
RUN-1001 :   No   |  No   |  Yes  |     68      
RUN-1001 :   No   |  Yes  |  No   |     29      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     33      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    13   |   3   |     16     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 34
PHY-3001 : Initial placement ...
PHY-3001 : design contains 484 instances, 214 luts, 165 seqs, 56 slices, 7 macros(56 instances: 36 mslices 20 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 166293
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 484.
PHY-3001 : End clustering;  0.000020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 92301, overlap = 0
PHY-3002 : Step(2): len = 65445.2, overlap = 2.25
PHY-3002 : Step(3): len = 47812.2, overlap = 2.25
PHY-3002 : Step(4): len = 38382.5, overlap = 2.25
PHY-3002 : Step(5): len = 33164.2, overlap = 2.25
PHY-3002 : Step(6): len = 29891, overlap = 2.25
PHY-3002 : Step(7): len = 27449.9, overlap = 2.25
PHY-3002 : Step(8): len = 24909.3, overlap = 2.25
PHY-3002 : Step(9): len = 23685.1, overlap = 2.25
PHY-3002 : Step(10): len = 22991.3, overlap = 2.25
PHY-3002 : Step(11): len = 21699.8, overlap = 2.25
PHY-3002 : Step(12): len = 21400.4, overlap = 2.25
PHY-3002 : Step(13): len = 19649.4, overlap = 2.25
PHY-3002 : Step(14): len = 18224.6, overlap = 2.25
PHY-3002 : Step(15): len = 18846.9, overlap = 2.25
PHY-3002 : Step(16): len = 18862.1, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000302809
PHY-3002 : Step(17): len = 18943.2, overlap = 0
PHY-3002 : Step(18): len = 17408.4, overlap = 0
PHY-3002 : Step(19): len = 17151.4, overlap = 0
PHY-3002 : Step(20): len = 16387.5, overlap = 0
PHY-3002 : Step(21): len = 16228.2, overlap = 0
PHY-3002 : Step(22): len = 16149.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008590s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(23): len = 16516, overlap = 0
PHY-3002 : Step(24): len = 16688.2, overlap = 0
PHY-3002 : Step(25): len = 16703.7, overlap = 0
PHY-3002 : Step(26): len = 17219.6, overlap = 0
PHY-3002 : Step(27): len = 16204.2, overlap = 0
PHY-3002 : Step(28): len = 16511.9, overlap = 0
PHY-3002 : Step(29): len = 15747.8, overlap = 0
PHY-3002 : Step(30): len = 15022.8, overlap = 0
PHY-3002 : Step(31): len = 15147, overlap = 0
PHY-3002 : Step(32): len = 13908.8, overlap = 0
PHY-3002 : Step(33): len = 13589.8, overlap = 0
PHY-3002 : Step(34): len = 13581.2, overlap = 0
PHY-3002 : Step(35): len = 13019.2, overlap = 0
PHY-3002 : Step(36): len = 13161.3, overlap = 0
PHY-3002 : Step(37): len = 13218.4, overlap = 0
PHY-3002 : Step(38): len = 12833, overlap = 0
PHY-3002 : Step(39): len = 12981.9, overlap = 0
PHY-3002 : Step(40): len = 13025.5, overlap = 0
PHY-3002 : Step(41): len = 12755.4, overlap = 0
PHY-3002 : Step(42): len = 12885, overlap = 0
PHY-3002 : Step(43): len = 12696.2, overlap = 0
PHY-3002 : Step(44): len = 12403.7, overlap = 0
PHY-3002 : Step(45): len = 12537.2, overlap = 0
PHY-3002 : Step(46): len = 12486.3, overlap = 0
PHY-3002 : Step(47): len = 12541.2, overlap = 0
PHY-3002 : Step(48): len = 12213.4, overlap = 0
PHY-3002 : Step(49): len = 12239.3, overlap = 0
PHY-3002 : Step(50): len = 12347, overlap = 0
PHY-3002 : Step(51): len = 12295.5, overlap = 0
PHY-3002 : Step(52): len = 11928, overlap = 0.9375
PHY-3002 : Step(53): len = 11968.1, overlap = 0.9375
PHY-3002 : Step(54): len = 11861, overlap = 0.96875
PHY-3002 : Step(55): len = 11716.9, overlap = 0.78125
PHY-3002 : Step(56): len = 11414.9, overlap = 0.75
PHY-3002 : Step(57): len = 11570.3, overlap = 0.5
PHY-3002 : Step(58): len = 11617.6, overlap = 0.40625
PHY-3002 : Step(59): len = 11185.6, overlap = 0.5625
PHY-3002 : Step(60): len = 11268.3, overlap = 0.78125
PHY-3002 : Step(61): len = 11258.5, overlap = 0.5
PHY-3002 : Step(62): len = 10975.8, overlap = 0.375
PHY-3002 : Step(63): len = 10899.7, overlap = 0
PHY-3002 : Step(64): len = 11019.8, overlap = 0
PHY-3002 : Step(65): len = 10902.8, overlap = 0.125
PHY-3002 : Step(66): len = 10844.8, overlap = 0.125
PHY-3002 : Step(67): len = 10921.9, overlap = 0.125
PHY-3002 : Step(68): len = 10502.4, overlap = 0
PHY-3002 : Step(69): len = 10505.6, overlap = 0
PHY-3002 : Step(70): len = 10531, overlap = 0.21875
PHY-3002 : Step(71): len = 10588, overlap = 0.0625
PHY-3002 : Step(72): len = 10593.7, overlap = 0.03125
PHY-3002 : Step(73): len = 10625.3, overlap = 0
PHY-3002 : Step(74): len = 10510.3, overlap = 0
PHY-3002 : Step(75): len = 10413.4, overlap = 0
PHY-3002 : Step(76): len = 10373.2, overlap = 0
PHY-3002 : Step(77): len = 10430.6, overlap = 0
PHY-3002 : Step(78): len = 10307.8, overlap = 0
PHY-3002 : Step(79): len = 10360.8, overlap = 0
PHY-3002 : Step(80): len = 10366.8, overlap = 0
PHY-3002 : Step(81): len = 10337.2, overlap = 0
PHY-3002 : Step(82): len = 10032.6, overlap = 0
PHY-3002 : Step(83): len = 10092.1, overlap = 0
PHY-3002 : Step(84): len = 10116.4, overlap = 0
PHY-3002 : Step(85): len = 9826, overlap = 0
PHY-3002 : Step(86): len = 9933.4, overlap = 0
PHY-3002 : Step(87): len = 10012.9, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000926351
PHY-3002 : Step(88): len = 10024.8, overlap = 4.65625
PHY-3002 : Step(89): len = 9858.4, overlap = 6.15625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 13.72 peak overflow 1.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/636.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10552, over cnt = 28(0%), over = 102, worst = 10
PHY-1001 : End global iterations;  0.035060s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 16.51, top5 = 6.80, top10 = 3.59, top15 = 2.40.
PHY-1001 : End incremental global routing;  0.096939s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (32.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 2188, tnet num: 634, tinst num: 484, tnode num: 2799, tedge num: 3500.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.313577s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (69.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.417306s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (59.9%)

OPT-1001 : Current memory(MB): used = 138, reserve = 110, peak = 138.
OPT-1001 : End physical optimization;  0.424655s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (62.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 214 LUT to BLE ...
SYN-4008 : Packed 214 LUT and 84 SEQ to BLE.
SYN-4003 : Packing 81 remaining SEQ's ...
SYN-4005 : Packed 66 SEQ with LUT/SLICE
SYN-4006 : 68 single LUT's are left
SYN-4006 : 15 single SEQ's are left
SYN-4011 : Packing model "responder" (AL_USER_NORMAL) with 229/336 primitive instances ...
PHY-3001 : End packing;  0.017346s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model responder.
RUN-1001 : There are total 246 instances
RUN-1001 : 97 mslices, 98 lslices, 39 pads, 0 brams, 1 dsps
RUN-1001 : There are total 562 nets
RUN-1001 : 274 nets have 2 pins
RUN-1001 : 233 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 244 instances, 195 slices, 7 macros(56 instances: 36 mslices 20 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 10484.4, Over = 10.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.75012e-05
PHY-3002 : Step(90): len = 10317.6, overlap = 10.25
PHY-3002 : Step(91): len = 10319.7, overlap = 10.25
PHY-3002 : Step(92): len = 10087.5, overlap = 11.25
PHY-3002 : Step(93): len = 10040.7, overlap = 11.5
PHY-3002 : Step(94): len = 10031.3, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000195002
PHY-3002 : Step(95): len = 9993.3, overlap = 11.75
PHY-3002 : Step(96): len = 9993.3, overlap = 11.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000390005
PHY-3002 : Step(97): len = 10020.2, overlap = 11.5
PHY-3002 : Step(98): len = 10020.2, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035124s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (89.0%)

PHY-3001 : Trial Legalized: Len = 14741.1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(99): len = 11721.3, overlap = 2.75
PHY-3002 : Step(100): len = 10912.6, overlap = 5.75
PHY-3002 : Step(101): len = 10550.3, overlap = 6.5
PHY-3002 : Step(102): len = 10415.4, overlap = 7
PHY-3002 : Step(103): len = 10293.3, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000211528
PHY-3002 : Step(104): len = 10184.7, overlap = 6.25
PHY-3002 : Step(105): len = 10184.7, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000423055
PHY-3002 : Step(106): len = 10156.7, overlap = 6.25
PHY-3002 : Step(107): len = 10156.7, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005370s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (290.9%)

PHY-3001 : Legalized: Len = 12509.7, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.003478s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 2, deltaY = 7, maxDist = 2.
PHY-3001 : Final: Len = 12834, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 30/562.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13944, over cnt = 45(0%), over = 65, worst = 4
PHY-1002 : len = 14312, over cnt = 18(0%), over = 23, worst = 4
PHY-1002 : len = 14592, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 14656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.059556s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (26.2%)

PHY-1001 : Congestion index: top1 = 19.46, top5 = 9.30, top10 = 5.01, top15 = 3.34.
PHY-1001 : End incremental global routing;  0.111358s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (56.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 1967, tnet num: 560, tinst num: 244, tnode num: 2463, tedge num: 3283.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.283485s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (66.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.406747s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (61.5%)

OPT-1001 : Current memory(MB): used = 140, reserve = 111, peak = 140.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000598s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 441/562.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002633s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 19.46, top5 = 9.30, top10 = 5.01, top15 = 3.34.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000725s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 19.068966
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.468071s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (63.4%)

RUN-1003 : finish command "place" in  2.955517s wall, 1.390625s user + 0.484375s system = 1.875000s CPU (63.4%)

RUN-1004 : used memory is 135 MB, reserved memory is 107 MB, peak memory is 140 MB
RUN-1002 : start command "export_db responder_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route phy_sim_model on"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |     on     |       off        |   *    
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 246 instances
RUN-1001 : 97 mslices, 98 lslices, 39 pads, 0 brams, 1 dsps
RUN-1001 : There are total 562 nets
RUN-1001 : 274 nets have 2 pins
RUN-1001 : 233 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 1967, tnet num: 560, tinst num: 244, tnode num: 2463, tedge num: 3283.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 97 mslices, 98 lslices, 39 pads, 0 brams, 1 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 560 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 312 clock pins, and constraint 496 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13840, over cnt = 44(0%), over = 65, worst = 4
PHY-1002 : len = 14280, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 14432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.067308s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (23.2%)

PHY-1001 : Congestion index: top1 = 19.20, top5 = 9.12, top10 = 4.94, top15 = 3.30.
PHY-1001 : End global routing;  0.117914s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (39.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 159, reserve = 130, peak = 162.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_b3[0]_syn_2 will be merged with clock U7/temp_time_b3[0]
PHY-1001 : clock net U7/temp_time_b3[3]_syn_2 will be merged with clock U7/temp_time_b3[3]
PHY-1001 : clock net U7/temp_time_b[1]_syn_4 will be merged with clock U7/temp_time_b[1]
PHY-1001 : clock net U7/temp_time_b[4]_syn_2 will be merged with clock U7/temp_time_b[4]
PHY-1001 : clock net U7/temp_time_b[5]_syn_3 will be merged with clock U7/temp_time_b[5]
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : Current memory(MB): used = 421, reserve = 397, peak = 421.
PHY-1001 : End build detailed router design. 4.217359s wall, 2.812500s user + 0.031250s system = 2.843750s CPU (67.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 1% nets.
PHY-1022 : len = 18440, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 5.381114s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (33.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 18376, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.416874s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (30.0%)

PHY-1001 : Current memory(MB): used = 453, reserve = 430, peak = 453.
PHY-1001 : End phase 1; 5.810706s wall, 1.937500s user + 0.015625s system = 1.953125s CPU (33.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 82% nets.
PHY-1022 : len = 47960, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 453, reserve = 430, peak = 453.
PHY-1001 : End initial routed; 0.322449s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (58.1%)

PHY-1001 : Current memory(MB): used = 453, reserve = 430, peak = 453.
PHY-1001 : End phase 2; 0.322513s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (58.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 47952, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.022349s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 47984, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.014408s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : End commit to database; 0.095797s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (65.2%)

PHY-1001 : Current memory(MB): used = 464, reserve = 440, peak = 464.
PHY-1001 : End phase 3; 0.262328s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (41.7%)

PHY-1003 : Routed, final wirelength = 47984
PHY-1001 : Current memory(MB): used = 464, reserve = 440, peak = 464.
PHY-1001 : End export database. 0.006017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  10.844128s wall, 5.156250s user + 0.046875s system = 5.203125s CPU (48.0%)

RUN-1003 : finish command "route" in  11.313922s wall, 5.406250s user + 0.046875s system = 5.453125s CPU (48.2%)

RUN-1004 : used memory is 423 MB, reserved memory is 398 MB, peak memory is 464 MB
RUN-1002 : start command "report_area -io_info -file responder_phy.area"
RUN-1001 : standard
***Report Model: responder Device: EG4S20BG256***

IO Statistics
#IO                        39
  #input                   13
  #output                  26
  #inout                    0

Utilization Statistics
#lut                      339   out of  19600    1.73%
#reg                      207   out of  19600    1.06%
#le                       354
  #lut only               147   out of    354   41.53%
  #reg only                15   out of    354    4.24%
  #lut&reg                192   out of    354   54.24%
#dsp                        1   out of     29    3.45%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       39   out of    188   20.74%
  #ireg                     4
  #oreg                    14
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       8   out of     16   50.00%

Clock Resource Statistics
Index     ClockNet                 Type               DriverType         Driver                          Fanout
#1        CLK_dup_1                GCLK               io                 CLK_syn_2.di                    113
#2        Set_Time_dup_1           GCLK               io                 Set_Time_syn_2.di               16
#3        U2/CLK1                  GCLK               mslice             U2/CLK1_reg_syn_32.q0           9
#4        U4/W_DigitronCS_Out_n    GCLK               mslice             U4/reg2_syn_26.f1               7
#5        U4/SingleNum_b_n4        GCLK               mslice             U4/reg1_syn_161.f0              3
#6        U7/temp_time_b3[0]       GCLK               mslice             U7/temp_time_b1[2]_syn_21.f0    2
#7        U7/temp_time_b3[3]       GCLK               lslice             U7/temp_time_b[1]_syn_9.f0      2
#8        U7/temp_time_b[1]        GCLK               mslice             U7/reg0_syn_268.f0              2
#9        U7/temp_time_b[4]        GCLK               lslice             U7/temp_time_b1[3]_syn_10.f0    2
#10       U7/temp_time_b[5]        GCLK               lslice             U7/temp_time_b1[2]_syn_23.f0    2


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         CLK             INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      Key_In[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      IREG    
      Key_In[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      IREG    
      Key_In[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      IREG    
      Key_In[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      IREG    
        RSTn             INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      Sel_Time1          INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      Sel_Time2          INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
      Sel_Time3          INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
      Sel_Time4          INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
      Sel_Time5          INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
      Sel_Time6          INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
      Set_Time           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
     Buzzer_Out         OUTPUT        H11        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[3]     OUTPUT         A3        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[2]     OUTPUT         A5        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[1]     OUTPUT         B6        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[0]     OUTPUT         C9        LVCMOS33           8            NONE       OREG    
   Digitron_Out[7]      OUTPUT         C8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[6]      OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[5]      OUTPUT         B5        LVCMOS33           8            NONE       NONE    
   Digitron_Out[4]      OUTPUT         A7        LVCMOS33           8            NONE       NONE    
   Digitron_Out[3]      OUTPUT         E8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[2]      OUTPUT         B8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[1]      OUTPUT         A6        LVCMOS33           8            NONE       NONE    
   Digitron_Out[0]      OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     Key_Row[3]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
     Key_Row[2]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Key_Row[1]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Key_Row[0]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     LED_Out[3]         OUTPUT         C2        LVCMOS33           8            NONE       OREG    
     LED_Out[2]         OUTPUT         C1        LVCMOS33           8            NONE       OREG    
     LED_Out[1]         OUTPUT         E4        LVCMOS33           8            NONE       OREG    
     LED_Out[0]         OUTPUT         D3        LVCMOS33           8            NONE       OREG    
  LED_OverTime_Out      OUTPUT        F16        LVCMOS33           8            NONE       OREG    
     LED_Run[3]         OUTPUT        C15        LVCMOS33           8            NONE       OREG    
     LED_Run[2]         OUTPUT        B16        LVCMOS33           8            NONE       OREG    
     LED_Run[1]         OUTPUT        B15        LVCMOS33           8            NONE       OREG    
     LED_Run[0]         OUTPUT        B14        LVCMOS33           8            NONE       OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------+
|Instance |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------+
|top      |responder           |354    |283     |56      |225     |0       |1       |
|  U1     |Sel_module          |59     |52      |7       |35      |0       |0       |
|  U2     |Timer_module        |70     |59      |11      |43      |0       |0       |
|  U3     |Buzzer_module       |39     |21      |6       |28      |0       |0       |
|  U4     |Digitron_NumDisplay |78     |69      |9       |30      |0       |0       |
|  U5     |key_filter          |31     |20      |11      |21      |0       |0       |
|  U6     |led8_module         |47     |35      |12      |27      |0       |0       |
|  U7     |countdown_module    |30     |27      |0       |23      |0       |1       |
+-----------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       235   
    #2         2       175   
    #3         3        30   
    #4         4        20   
    #5        5-10      40   
    #6       11-50      8    
    #7       51-100     1    
  Average     2.34           

RUN-1002 : start command "write_verilog simulation/responder_phy_sim.v"
HDL-1201 : write out verilog file simulation/responder_phy_sim.v
RUN-1002 : start command "export_db responder_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 1967, tnet num: 560, tinst num: 244, tnode num: 2463, tedge num: 3283.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file responder_phy.timing -sdf simulation/responder.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 560 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 312 clock pins, and constraint 496 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 10 (10 unconstrainted).
TMR-5009 WARNING: No clock constraint on 10 clock net(s): 
		CLK_dup_1
		Set_Time_dup_1
		U2/CLK1_syn_4
		U4/SingleNum_b_n4_syn_10
		U4/W_DigitronCS_Out_n_syn_4
		U7/temp_time_b3[0]_syn_2
		U7/temp_time_b3[3]_syn_2
		U7/temp_time_b[1]_syn_4
		U7/temp_time_b[4]_syn_2
		U7/temp_time_b[5]_syn_3
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in responder_phy.timing, timing summary in responder_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf responder.sdf simulation/responder_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/responder_phy_sim_sta.v
RUN-1002 : start command "export_bid responder_inst.bid"
RUN-1002 : start command "bitgen -bit responder.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 149 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 393
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 562, pip num: 4065
BIT-1002 : Init feedthrough completely, num: 2
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 673 valid insts, and 12314 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file responder.bit.
RUN-1003 : finish command "bitgen -bit responder.bit -unused_io_status pulldown" in  2.222598s wall, 3.390625s user + 0.031250s system = 3.421875s CPU (154.0%)

RUN-1004 : used memory is 434 MB, reserved memory is 411 MB, peak memory is 583 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240727_211154.log"
RUN-1001 : Backing up run's log file succeed.
