
*** Running vivado
    with args -log UART.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source UART.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 298.688 ; gain = 69.359
Command: synth_design -top UART -part xc7a200tffg1156-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 445.504 ; gain = 100.637
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART' [F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/new/UART.v:23]
	Parameter DBITS bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter BITS bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.runs/synth_1/.Xil/Vivado-8556-DESKTOP-224J6KP/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (1#1) [F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.runs/synth_1/.Xil/Vivado-8556-DESKTOP-224J6KP/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/new/transmitter.v:23]
	Parameter DBITS bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b11 
	Parameter stop bound to: 2'b10 
INFO: [Synth 8-226] default block is never used [F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/new/transmitter.v:62]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (2#1) [F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/new/transmitter.v:23]
INFO: [Synth 8-6157] synthesizing module 'baud_rate_generator' [F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/new/baud_rate_generator.v:23]
	Parameter BITS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_rate_generator' (3#1) [F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/new/baud_rate_generator.v:23]
WARNING: [Synth 8-689] width (10) of port connection 'FINAL_VALUE' does not match port width (8) of module 'baud_rate_generator' [F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/new/UART.v:74]
INFO: [Synth 8-6157] synthesizing module 'receiver' [F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/new/reseiver.v:23]
	Parameter DBITS bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b11 
	Parameter stop bound to: 2'b10 
INFO: [Synth 8-226] default block is never used [F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/new/reseiver.v:60]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (4#1) [F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/new/reseiver.v:23]
WARNING: [Synth 8-350] instance 'rx_fifo' of module 'fifo_generator_0' requires 8 connections, but only 7 given [F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/new/UART.v:86]
INFO: [Synth 8-6155] done synthesizing module 'UART' (5#1) [F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/new/UART.v:23]
WARNING: [Synth 8-3331] design UART has unconnected port FINAL_VALUE[9]
WARNING: [Synth 8-3331] design UART has unconnected port FINAL_VALUE[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 499.695 ; gain = 154.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 499.695 ; gain = 154.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 499.695 ; gain = 154.828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tffg1156-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'tx_fifo'
Finished Parsing XDC File [f:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'tx_fifo'
Parsing XDC File [f:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'rx_fifo'
Finished Parsing XDC File [f:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'rx_fifo'
Parsing XDC File [F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/constrs_1/new/chock.xdc]
Finished Parsing XDC File [F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/constrs_1/new/chock.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 909.715 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:01:14 . Memory (MB): peak = 909.715 ; gain = 564.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tffg1156-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:01:14 . Memory (MB): peak = 909.715 ; gain = 564.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for rx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tx_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:14 . Memory (MB): peak = 909.715 ; gain = 564.848
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'transmitter'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'receiver'
INFO: [Synth 8-5546] ROM "rx_done_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_next" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               11
                    stop |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               11
                    stop |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'receiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:01:15 . Memory (MB): peak = 909.715 ; gain = 564.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
Module baud_rate_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design UART has unconnected port FINAL_VALUE[9]
WARNING: [Synth 8-3331] design UART has unconnected port FINAL_VALUE[8]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:17 . Memory (MB): peak = 909.715 ; gain = 564.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:30 . Memory (MB): peak = 909.715 ; gain = 564.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:31 . Memory (MB): peak = 914.492 ; gain = 569.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:31 . Memory (MB): peak = 918.172 ; gain = 573.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:33 . Memory (MB): peak = 918.172 ; gain = 573.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:33 . Memory (MB): peak = 918.172 ; gain = 573.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:33 . Memory (MB): peak = 918.172 ; gain = 573.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:33 . Memory (MB): peak = 918.172 ; gain = 573.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:33 . Memory (MB): peak = 918.172 ; gain = 573.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:33 . Memory (MB): peak = 918.172 ; gain = 573.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_0 |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |fifo_generator_0    |     1|
|2     |fifo_generator_0__1 |     1|
|3     |BUFG                |     1|
|4     |LUT2                |     4|
|5     |LUT3                |    16|
|6     |LUT4                |     8|
|7     |LUT5                |    20|
|8     |LUT6                |    27|
|9     |FDCE                |    48|
|10    |IBUF                |    21|
|11    |OBUF                |    11|
+------+--------------------+------+

Report Instance Areas: 
+------+------------+--------------------+------+
|      |Instance    |Module              |Cells |
+------+------------+--------------------+------+
|1     |top         |                    |   176|
|2     |  baud_rate |baud_rate_generator |    25|
|3     |  rx_UART   |receiver            |    52|
|4     |  tx_UART   |transmitter         |    46|
+------+------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:33 . Memory (MB): peak = 918.172 ; gain = 573.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 918.172 ; gain = 163.285
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:33 . Memory (MB): peak = 918.172 ; gain = 573.305
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:38 . Memory (MB): peak = 919.520 ; gain = 586.129
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.runs/synth_1/UART.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_utilization_synth.rpt -pb UART_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 919.520 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Aug 20 20:43:57 2025...
