{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga1992.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "172.62"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "24", "@dc": "24", "@oc": "24", "@id": "40547730", "text": ":facetid:toc:db/conf/fpga/fpga1992.bht"}}, "hits": {"@total": "24", "@computed": "24", "@sent": "24", "@first": "0", "hit": [{"@score": "1", "@id": "6478654", "info": {"authors": {"author": [{"@pid": "11/1234", "text": "Herbert Gr\u00fcnbacher"}, {"@pid": "h/RWHartenstein", "text": "Reiner W. Hartenstein"}]}, "title": "Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping, Second International Workshop on Field-Programmable Logic and Applications, Vienna, Austria, August 31 - September 2, 1992, Selected Papers", "venue": ["FPL", "Lecture Notes in Computer Science"], "volume": "705", "publisher": "Springer", "year": "1993", "type": "Editorship", "key": "conf/fpga/1992", "doi": "10.1007/3-540-57091-8", "ee": "https://doi.org/10.1007/3-540-57091-8", "url": "https://dblp.org/rec/conf/fpga/1992"}, "url": "URL#6478654"}, {"@score": "1", "@id": "6501319", "info": {"authors": {"author": {"@pid": "61/5655", "text": "Dave Allen"}}, "title": "Automatic One-Hot Re-Encoding for FPLs.", "venue": "FPL", "pages": "71-77", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Allen92", "doi": "10.1007/3-540-57091-8_31", "ee": "https://doi.org/10.1007/3-540-57091-8_31", "url": "https://dblp.org/rec/conf/fpga/Allen92"}, "url": "URL#6501319"}, {"@score": "1", "@id": "6501320", "info": {"authors": {"author": [{"@pid": "15/2082", "text": "Andreas Ast"}, {"@pid": "h/RWHartenstein", "text": "Reiner W. Hartenstein"}, {"@pid": "87/6340-2", "text": "Rainer Kress 0002"}, {"@pid": "80/332", "text": "Helmut Reinig"}, {"@pid": "81/5432", "text": "Karin Schmidt"}]}, "title": "Novel High Performance Machine Paradigms and Fast- Turnaround ASIC Design Methods.", "venue": "FPL", "pages": "211-217", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AstHKRS92", "doi": "10.1007/3-540-57091-8_46", "ee": "https://doi.org/10.1007/3-540-57091-8_46", "url": "https://dblp.org/rec/conf/fpga/AstHKRS92"}, "url": "URL#6501320"}, {"@score": "1", "@id": "6501321", "info": {"authors": {"author": {"@pid": "14/4208", "text": "G\u00fcnter Biehl"}}, "title": "Overview of Complex Array-Based PLDs.", "venue": "FPL", "pages": "1-10", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Biehl92", "doi": "10.1007/3-540-57091-8_24", "ee": "https://doi.org/10.1007/3-540-57091-8_24", "url": "https://dblp.org/rec/conf/fpga/Biehl92"}, "url": "URL#6501321"}, {"@score": "1", "@id": "6501322", "info": {"authors": {"author": [{"@pid": "55/1374", "text": "David C. Blight"}, {"@pid": "87/3888", "text": "Robert D. McLeod"}]}, "title": "Self-Organizing Kohonen Maps for FPL Placement.", "venue": "FPL", "pages": "88-95", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BlightM92", "doi": "10.1007/3-540-57091-8_33", "ee": "https://doi.org/10.1007/3-540-57091-8_33", "url": "https://dblp.org/rec/conf/fpga/BlightM92"}, "url": "URL#6501322"}, {"@score": "1", "@id": "6501323", "info": {"authors": {"author": {"@pid": "95/2787", "text": "Erik Brunvand"}}, "title": "Using FPLs to Prototoype a Self-Timed Computer.", "venue": "FPL", "pages": "192-198", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Brunvand92", "doi": "10.1007/3-540-57091-8_44", "ee": "https://doi.org/10.1007/3-540-57091-8_44", "url": "https://dblp.org/rec/conf/fpga/Brunvand92"}, "url": "URL#6501323"}, {"@score": "1", "@id": "6501324", "info": {"authors": {"author": {"@pid": "92/1557", "text": "Bradly K. Fawcett"}}, "title": "SRAM-Based FPLs Ease System Verification.", "venue": "FPL", "pages": "35-43", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Fawcett92", "doi": "10.1007/3-540-57091-8_27", "ee": "https://doi.org/10.1007/3-540-57091-8_27", "url": "https://dblp.org/rec/conf/fpga/Fawcett92"}, "url": "URL#6501324"}, {"@score": "1", "@id": "6501325", "info": {"authors": {"author": [{"@pid": "56/1768", "text": "Masahiro Fujita"}, {"@pid": "17/4193", "text": "Yuji Kukimoto"}]}, "title": "Patching Method for Lookup-Table Type FPLs.", "venue": "FPL", "pages": "61-70", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FujitaK92", "doi": "10.1007/3-540-57091-8_30", "ee": "https://doi.org/10.1007/3-540-57091-8_30", "url": "https://dblp.org/rec/conf/fpga/FujitaK92"}, "url": "URL#6501325"}, {"@score": "1", "@id": "6501326", "info": {"authors": {"author": [{"@pid": "11/1234", "text": "Herbert Gr\u00fcnbacher"}, {"@pid": "33/5719", "text": "Alexander Jaud"}]}, "title": "JAPROC - An 8 bit Micro Controller Design and Its Test Environment.", "venue": "FPL", "pages": "146-151", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GrunbacherJ92", "doi": "10.1007/3-540-57091-8_39", "ee": "https://doi.org/10.1007/3-540-57091-8_39", "url": "https://dblp.org/rec/conf/fpga/GrunbacherJ92"}, "url": "URL#6501326"}, {"@score": "1", "@id": "6501327", "info": {"authors": {"author": [{"@pid": "h/ScottHauck", "text": "Scott Hauck"}, {"@pid": "b/GBorriello", "text": "Gaetano Borriello"}, {"@pid": "50/774", "text": "Steven M. Burns"}, {"@pid": "e/CarlEbeling", "text": "Carl Ebeling"}]}, "title": "MONTAGNE: An FPL for Synchronous and Asynchronous Circuits.", "venue": "FPL", "pages": "44-51", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HauckBBE92", "doi": "10.1007/3-540-57091-8_28", "ee": "https://doi.org/10.1007/3-540-57091-8_28", "url": "https://dblp.org/rec/conf/fpga/HauckBBE92"}, "url": "URL#6501327"}, {"@score": "1", "@id": "6501328", "info": {"authors": {"author": [{"@pid": "40/2191", "text": "Beat Heeb"}, {"@pid": "34/6177", "text": "Cuno Pfister"}]}, "title": "Chameleon: A Workstation of a Different Colour.", "venue": "FPL", "pages": "152-161", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HeebP92", "doi": "10.1007/3-540-57091-8_40", "ee": "https://doi.org/10.1007/3-540-57091-8_40", "url": "https://dblp.org/rec/conf/fpga/HeebP92"}, "url": "URL#6501328"}, {"@score": "1", "@id": "6501329", "info": {"authors": {"author": [{"@pid": "15/735", "text": "Dwight D. Hill"}, {"@pid": "53/4430", "text": "Barry K. Britton"}, {"@pid": "12/5212", "text": "William Oswald"}, {"@pid": "45/3557", "text": "Nam Sung Woo"}, {"@pid": "65/4026", "text": "Satwant Singh"}, {"@pid": "36/6809", "text": "Che-Tsung Chen"}, {"@pid": "70/3085", "text": "Bob Krambeck"}]}, "title": "ORCA: A New Architecture for High-Performance FPLs.", "venue": "FPL", "pages": "52-60", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HillBOWSCK92", "doi": "10.1007/3-540-57091-8_29", "ee": "https://doi.org/10.1007/3-540-57091-8_29", "url": "https://dblp.org/rec/conf/fpga/HillBOWSCK92"}, "url": "URL#6501329"}, {"@score": "1", "@id": "6501330", "info": {"authors": {"author": [{"@pid": "32/3249", "text": "Dzung T. Hoang"}, {"@pid": "l/DanielPLopresti", "text": "Daniel P. Lopresti"}]}, "title": "FPGA Implementation of Systolic Sequence Alignment.", "venue": "FPL", "pages": "183-191", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HoangL92", "doi": "10.1007/3-540-57091-8_43", "ee": "https://doi.org/10.1007/3-540-57091-8_43", "url": "https://dblp.org/rec/conf/fpga/HoangL92"}, "url": "URL#6501330"}, {"@score": "1", "@id": "6501331", "info": {"authors": {"author": [{"@pid": "92/682", "text": "Jouni Isoaho"}, {"@pid": "67/3000", "text": "Arto Nummela"}, {"@pid": "68/5555", "text": "Hannu Tenhunen"}]}, "title": "Technologies and Utilization fo Field Programmable Gate Arrays.", "venue": "FPL", "pages": "11-25", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/IsoahoNT92", "doi": "10.1007/3-540-57091-8_25", "ee": "https://doi.org/10.1007/3-540-57091-8_25", "url": "https://dblp.org/rec/conf/fpga/IsoahoNT92"}, "url": "URL#6501331"}, {"@score": "1", "@id": "6501332", "info": {"authors": {"author": [{"@pid": "85/5387", "text": "Georg J. Kempa"}, {"@pid": "63/6119", "text": "Peter Jung"}]}, "title": "FPL Based Logic Synthesis of Squarers Using VHDL.", "venue": "FPL", "pages": "112-123", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KempaJ92", "doi": "10.1007/3-540-57091-8_36", "ee": "https://doi.org/10.1007/3-540-57091-8_36", "url": "https://dblp.org/rec/conf/fpga/KempaJ92"}, "url": "URL#6501332"}, {"@score": "1", "@id": "6501333", "info": {"authors": {"author": {"@pid": "93/1671", "text": "Arno Kunzmann"}}, "title": "FPL Based Self-Test with Deterministic Test Patterns.", "venue": "FPL", "pages": "174-182", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Kunzmann92", "doi": "10.1007/3-540-57091-8_42", "ee": "https://doi.org/10.1007/3-540-57091-8_42", "url": "https://dblp.org/rec/conf/fpga/Kunzmann92"}, "url": "URL#6501333"}, {"@score": "1", "@id": "6501334", "info": {"authors": {"author": [{"@pid": "72/3420", "text": "Arne Linde"}, {"@pid": "24/249", "text": "Tomas Nordstr\u00f6m"}, {"@pid": "64/479", "text": "Mikael Taveniku"}]}, "title": "Using FPLs to Implement a Reconfigurable Highly Parallel Computer.", "venue": "FPL", "pages": "199-210", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LindeNT92", "doi": "10.1007/3-540-57091-8_45", "ee": "https://doi.org/10.1007/3-540-57091-8_45", "url": "https://dblp.org/rec/conf/fpga/LindeNT92"}, "url": "URL#6501334"}, {"@score": "1", "@id": "6501335", "info": {"authors": {"author": [{"@pid": "89/6270", "text": "Lennart Lindh"}, {"@pid": "m/KlausDMullerGlaser", "text": "Klaus D. M\u00fcller-Glaser"}, {"@pid": "91/6422", "text": "Hans Rauch"}, {"@pid": "00/3965", "text": "Frank Stanischewski"}]}, "title": "A Real-Time Kernel - Rapid Prototyping with VHDL and FPLs.", "venue": "FPL", "pages": "134-145", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LindhMRS92", "doi": "10.1007/3-540-57091-8_38", "ee": "https://doi.org/10.1007/3-540-57091-8_38", "url": "https://dblp.org/rec/conf/fpga/LindhMRS92"}, "url": "URL#6501335"}, {"@score": "1", "@id": "6501336", "info": {"authors": {"author": [{"@pid": "05/1423", "text": "Naohisa Ohta"}, {"@pid": "75/6220", "text": "Kazuhisa Yamada"}, {"@pid": "56/6901", "text": "Akihiro Tsutsui"}, {"@pid": "57/6330", "text": "Hiroshi Nakada"}]}, "title": "New Application of FPLs to Programmable Digital Communication Cirucits.", "venue": "FPL", "pages": "106-111", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/OhtaYTN92", "doi": "10.1007/3-540-57091-8_35", "ee": "https://doi.org/10.1007/3-540-57091-8_35", "url": "https://dblp.org/rec/conf/fpga/OhtaYTN92"}, "url": "URL#6501336"}, {"@score": "1", "@id": "6501337", "info": {"authors": {"author": [{"@pid": "84/3329", "text": "Peter Poechmueller"}, {"@pid": "01/285", "text": "Hans-J\u00fcrgen Herpel"}, {"@pid": "g/ManfredGlesner", "text": "Manfred Glesner"}, {"@pid": "09/1800", "text": "Fang Longsen"}]}, "title": "High Level Synthesis in an FPL-Based Computer Aided Prototyping Environment.", "venue": "FPL", "pages": "96-105", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PoechmuellerHGL92", "doi": "10.1007/3-540-57091-8_34", "ee": "https://doi.org/10.1007/3-540-57091-8_34", "url": "https://dblp.org/rec/conf/fpga/PoechmuellerHGL92"}, "url": "URL#6501337"}, {"@score": "1", "@id": "6501338", "info": {"authors": {"author": {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}}, "title": "Some Considerations on Field-Programmable Gate Arrays and Their Impact on System Design.", "venue": "FPL", "pages": "26-34", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Sangiovanni-Vincentelli92", "doi": "10.1007/3-540-57091-8_26", "ee": "https://doi.org/10.1007/3-540-57091-8_26", "url": "https://dblp.org/rec/conf/fpga/Sangiovanni-Vincentelli92"}, "url": "URL#6501338"}, {"@score": "1", "@id": "6501339", "info": {"authors": {"author": [{"@pid": "46/6637", "text": "Paul Shaw"}, {"@pid": "80/4409", "text": "George J. Milne"}]}, "title": "A Highly Parallel FPL-Based Machine and Its Formal Verification.", "venue": "FPL", "pages": "162-173", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShawM92", "doi": "10.1007/3-540-57091-8_41", "ee": "https://doi.org/10.1007/3-540-57091-8_41", "url": "https://dblp.org/rec/conf/fpga/ShawM92"}, "url": "URL#6501339"}, {"@score": "1", "@id": "6501340", "info": {"authors": {"author": [{"@pid": "87/7005", "text": "Hartmut Surmann"}, {"@pid": "09/5566", "text": "Ansgar Ungering"}, {"@pid": "30/6780", "text": "Karl Goser"}]}, "title": "Optimized Fuzzy Controller Architecture for Field Programmable Gate Arrays.", "venue": "FPL", "pages": "124-133", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SurmannUG92", "doi": "10.1007/3-540-57091-8_37", "ee": "https://doi.org/10.1007/3-540-57091-8_37", "url": "https://dblp.org/rec/conf/fpga/SurmannUG92"}, "url": "URL#6501340"}, {"@score": "1", "@id": "6501341", "info": {"authors": {"author": [{"@pid": "95/1835", "text": "Li-Fei Wu"}, {"@pid": "01/5162", "text": "Marek A. Perkowski"}]}, "title": "Minimization of Permuted Reed-Muller Trees for Cellular Logic.", "venue": "FPL", "pages": "78-87", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WuP92", "doi": "10.1007/3-540-57091-8_32", "ee": "https://doi.org/10.1007/3-540-57091-8_32", "url": "https://dblp.org/rec/conf/fpga/WuP92"}, "url": "URL#6501341"}]}}}