Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Nov  5 18:37:32 2025
| Host         : C26-5CG2151GFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab2_timing_summary_routed.rpt -pb lab2_timing_summary_routed.pb -rpx lab2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-13   Warning           combinational multiplier                            4           
TIMING-16  Warning           Large setup violation                               7           
TIMING-18  Warning           Missing input or output delay                       14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   -137.890     -943.529                      7                  393        0.126        0.000                      0                  393        3.000        0.000                       0                   284  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                         ------------         ----------      --------------
u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                          {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                          {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                          {0.000 5.000}        10.000          100.000         
xi_clk                                                        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                             -111.361     -757.813                      7                  222        0.150        0.000                      0                  222       19.500        0.000                       0                   166  
  clk_out2_clk_wiz_0                                                0.020        0.000                      0                   50        0.166        0.000                      0                   50        3.500        0.000                       0                    42  
  clkfbout_clk_wiz_0                                                                                                                                                                                            7.845        0.000                       0                     3  
xi_clk                                                              1.841        0.000                      0                  121        0.168        0.000                      0                  121        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
xi_clk              clk_out1_clk_wiz_0     -137.890     -943.529                      7                    9        2.173        0.000                      0                    9  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.815        0.000                      0                   30        0.126        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              xi_clk                                  
(none)                                  clk_out1_clk_wiz_0  
(none)                                  xi_clk              


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            7  Failing Endpoints,  Worst Slack     -111.361ns,  Total Violation     -757.813ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -111.361ns  (required time - arrival time)
  Source:                 u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        150.827ns  (logic 38.227ns (25.345%)  route 112.600ns (74.655%))
  Logic Levels:           169  (CARRY4=60 DSP48E1=2 LUT2=2 LUT3=4 LUT4=15 LUT5=12 LUT6=74)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 41.649 - 40.000 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         2.124     2.124    u_datapath/u_video/vga_inst/u_column_counter/CLK
    SLICE_X24Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.456     2.580 r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/Q
                         net (fo=16, routed)          1.404     3.985    u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg_n_0_[9]
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.124     4.109 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_34/O
                         net (fo=17, routed)          0.709     4.818    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_34_n_0
    SLICE_X23Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.942 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_70/O
                         net (fo=1, routed)           0.190     5.131    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_70_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.651 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.651    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_57_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.890 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_35/O[2]
                         net (fo=13, routed)          0.708     6.599    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_35_n_5
    SLICE_X22Y49         LUT3 (Prop_lut3_I1_O)        0.301     6.900 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_77/O
                         net (fo=2, routed)           0.726     7.626    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_77_n_0
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     7.750 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_80/O
                         net (fo=1, routed)           0.000     7.750    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_80_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.151 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_63/CO[3]
                         net (fo=1, routed)           0.001     8.152    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_63_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.423 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_36/CO[0]
                         net (fo=7, routed)           0.555     8.978    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_36_n_3
    SLICE_X23Y52         LUT5 (Prop_lut5_I0_O)        0.373     9.351 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_37/O
                         net (fo=5, routed)           1.101    10.452    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_37_n_0
    SLICE_X16Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.576 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_21_replica/O
                         net (fo=11, routed)          0.187    10.763    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_21_n_0_repN
    SLICE_X16Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.887 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_25/O
                         net (fo=78, routed)          0.851    11.738    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_25_n_0
    SLICE_X18Y50         LUT5 (Prop_lut5_I4_O)        0.124    11.862 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_39/O
                         net (fo=1, routed)           0.000    11.862    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_39_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.375 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.375    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.492 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.492    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.609 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.609    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.932 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_20/O[1]
                         net (fo=1, routed)           0.597    13.529    u_datapath/u_video/vga_inst/u_column_counter/u_scopeFace/v_val0[14]
    SLICE_X18Y54         LUT6 (Prop_lut6_I5_O)        0.306    13.835 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_5/O
                         net (fo=2, routed)           0.766    14.601    u_datapath/u_video/vga_inst/u_scopeFace/A[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      3.841    18.442 r  u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0/P[19]
                         net (fo=2, routed)           1.463    19.905    u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0_n_86
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124    20.029 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12/O
                         net (fo=1, routed)           0.000    20.029    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.579 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.579    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.850 f  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_1/CO[0]
                         net (fo=36, routed)          0.910    21.760    u_datapath/u_video/vga_inst/u_scopeFace/CO[0]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[2])
                                                      2.575    24.335 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y/P[2]
                         net (fo=60, routed)          1.328    25.663    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_n_103
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.124    25.787 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044/O
                         net (fo=1, routed)           0.000    25.787    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.320 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776/CO[3]
                         net (fo=1, routed)           0.000    26.320    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.437 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565/CO[3]
                         net (fo=1, routed)           0.000    26.437    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.554 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404/CO[3]
                         net (fo=1, routed)           0.000    26.554    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.711 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_283/CO[1]
                         net (fo=46, routed)          0.856    27.567    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_0[0]
    SLICE_X16Y54         LUT6 (Prop_lut6_I1_O)        0.332    27.899 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170/O
                         net (fo=14, routed)          0.878    28.777    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170_n_0
    SLICE_X12Y62         LUT4 (Prop_lut4_I0_O)        0.124    28.901 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172/O
                         net (fo=1, routed)           0.451    29.352    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124    29.476 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748/O
                         net (fo=1, routed)           1.109    30.585    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I5_O)        0.124    30.709 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414/O
                         net (fo=20, routed)          0.501    31.210    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124    31.334 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634/O
                         net (fo=106, routed)         1.087    32.421    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124    32.545 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164/O
                         net (fo=10, routed)          0.854    33.399    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124    33.523 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380/O
                         net (fo=1, routed)           0.690    34.213    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.617 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089/CO[3]
                         net (fo=1, routed)           0.000    34.617    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.734 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644/CO[3]
                         net (fo=1, routed)           0.000    34.734    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.963 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197/CO[2]
                         net (fo=102, routed)         0.994    35.957    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197_n_1
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.310    36.267 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_comp_2/O
                         net (fo=64, routed)          0.850    37.117    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    37.241 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119/O
                         net (fo=9, routed)           1.039    38.280    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124    38.404 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375/O
                         net (fo=1, routed)           0.000    38.404    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.936 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074/CO[3]
                         net (fo=1, routed)           0.000    38.936    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.050 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635/CO[3]
                         net (fo=1, routed)           0.000    39.050    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.278 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188/CO[2]
                         net (fo=150, routed)         0.839    40.116    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188_n_1
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.313    40.429 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040/O
                         net (fo=10, routed)          0.823    41.253    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124    41.377 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984/O
                         net (fo=1, routed)           0.925    42.302    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.852 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861/CO[3]
                         net (fo=1, routed)           0.000    42.852    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.969 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711/CO[3]
                         net (fo=1, routed)           0.000    42.969    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.086 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505/CO[3]
                         net (fo=94, routed)          1.337    44.423    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.124    44.547 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745/O
                         net (fo=17, routed)          0.737    45.284    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124    45.408 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900/O
                         net (fo=3, routed)           0.710    46.119    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    46.243 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728/O
                         net (fo=1, routed)           0.596    46.838    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    47.242 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    47.242    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.359 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304/CO[3]
                         net (fo=104, routed)         1.259    48.619    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    48.743 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502/O
                         net (fo=21, routed)          1.181    49.924    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    50.048 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290/O
                         net (fo=1, routed)           0.915    50.962    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    51.086 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152/O
                         net (fo=2, routed)           0.617    51.703    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I2_O)        0.124    51.827 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183/O
                         net (fo=119, routed)         1.059    52.887    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I1_O)        0.124    53.011 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431/O
                         net (fo=2, routed)           0.963    53.973    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431_n_0
    SLICE_X17Y69         LUT6 (Prop_lut6_I3_O)        0.124    54.097 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133/O
                         net (fo=1, routed)           0.643    54.740    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    55.260 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    55.260    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.377 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    55.377    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.494 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792/CO[3]
                         net (fo=88, routed)          1.116    56.610    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792_n_0
    SLICE_X17Y75         LUT4 (Prop_lut4_I3_O)        0.124    56.734 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_replica/O
                         net (fo=16, routed)          1.169    57.903    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_n_0_repN
    SLICE_X20Y75         LUT6 (Prop_lut6_I4_O)        0.124    58.027 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793/O
                         net (fo=3, routed)           1.020    59.047    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.124    59.171 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427/O
                         net (fo=2, routed)           0.353    59.524    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I3_O)        0.124    59.648 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580/O
                         net (fo=137, routed)         1.148    60.797    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580_n_0
    SLICE_X21Y62         LUT4 (Prop_lut4_I1_O)        0.124    60.921 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941/O
                         net (fo=2, routed)           1.210    62.131    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941_n_0
    SLICE_X24Y62         LUT6 (Prop_lut6_I3_O)        0.124    62.255 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664/O
                         net (fo=1, routed)           1.018    63.272    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    63.657 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469/CO[3]
                         net (fo=98, routed)          1.208    64.865    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469_n_0
    SLICE_X27Y68         LUT2 (Prop_lut2_I0_O)        0.124    64.989 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623/O
                         net (fo=44, routed)          0.609    65.599    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124    65.723 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493/O
                         net (fo=8, routed)           0.638    66.361    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I3_O)        0.124    66.485 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464/O
                         net (fo=1, routed)           0.717    67.202    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    67.728 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314/CO[3]
                         net (fo=117, routed)         1.295    69.023    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314_n_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.124    69.147 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636/O
                         net (fo=40, routed)          0.895    70.043    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    70.167 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676/O
                         net (fo=1, routed)           0.685    70.852    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    71.378 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    71.378    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.492 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316/CO[3]
                         net (fo=1, routed)           0.000    71.492    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.606 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215/CO[3]
                         net (fo=115, routed)         1.259    72.865    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.124    72.989 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362/O
                         net (fo=14, routed)          1.239    74.228    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.124    74.352 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380/O
                         net (fo=1, routed)           0.656    75.008    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    75.132 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237/O
                         net (fo=2, routed)           0.833    75.965    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.124    76.089 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62/O
                         net (fo=171, routed)         1.092    77.181    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124    77.305 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512/O
                         net (fo=7, routed)           1.188    78.493    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I4_O)        0.124    78.617 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327/O
                         net (fo=1, routed)           0.685    79.302    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    79.700 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216/CO[3]
                         net (fo=1, routed)           0.000    79.700    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.814 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109/CO[3]
                         net (fo=98, routed)          1.009    80.823    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.124    80.947 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551/O
                         net (fo=58, routed)          0.731    81.678    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.124    81.802 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003/O
                         net (fo=4, routed)           0.657    82.459    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003_n_0
    SLICE_X25Y72         LUT6 (Prop_lut6_I3_O)        0.124    82.583 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564/O
                         net (fo=1, routed)           0.802    83.385    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    83.911 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    83.911    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.025 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680/CO[3]
                         net (fo=129, routed)         1.544    85.568    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    85.692 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688/O
                         net (fo=12, routed)          0.921    86.614    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I2_O)        0.124    86.738 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363/O
                         net (fo=5, routed)           1.016    87.754    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124    87.878 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644/O
                         net (fo=1, routed)           0.736    88.614    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I4_O)        0.124    88.738 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321/O
                         net (fo=102, routed)         1.360    90.098    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321_n_0
    SLICE_X22Y76         LUT6 (Prop_lut6_I4_O)        0.124    90.222 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500/O
                         net (fo=6, routed)           1.098    91.320    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124    91.444 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074/O
                         net (fo=1, routed)           0.815    92.260    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I0_O)        0.124    92.384 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640/O
                         net (fo=1, routed)           0.000    92.384    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.916 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318/CO[3]
                         net (fo=221, routed)         1.037    93.953    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318_n_0
    SLICE_X27Y78         LUT4 (Prop_lut4_I0_O)        0.124    94.077 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033/O
                         net (fo=39, routed)          0.698    94.774    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033_n_0
    SLICE_X24Y78         LUT6 (Prop_lut6_I1_O)        0.124    94.898 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876/O
                         net (fo=2, routed)           0.734    95.632    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I0_O)        0.124    95.756 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454/O
                         net (fo=1, routed)           0.378    96.134    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454_n_0
    SLICE_X24Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.641 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    96.641    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.755 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619/CO[3]
                         net (fo=1, routed)           0.000    96.755    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.869 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314/CO[3]
                         net (fo=72, routed)          0.991    97.860    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314_n_0
    SLICE_X23Y81         LUT6 (Prop_lut6_I0_O)        0.124    97.984 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264/O
                         net (fo=109, routed)         1.115    99.099    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264_n_0
    SLICE_X20Y81         LUT6 (Prop_lut6_I1_O)        0.124    99.223 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730/O
                         net (fo=2, routed)           1.021   100.244    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.124   100.368 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254/O
                         net (fo=1, routed)           0.669   101.037    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   101.587 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803/CO[3]
                         net (fo=1, routed)           0.000   101.587    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.704 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432/CO[3]
                         net (fo=128, routed)         1.399   103.103    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432_n_0
    SLICE_X15Y81         LUT5 (Prop_lut5_I4_O)        0.124   103.227 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434/O
                         net (fo=15, routed)          1.687   104.914    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I1_O)        0.124   105.038 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486/O
                         net (fo=1, routed)           0.498   105.536    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124   105.660 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214/O
                         net (fo=84, routed)          0.509   106.169    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214_n_0
    SLICE_X7Y93          LUT5 (Prop_lut5_I0_O)        0.124   106.293 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88/O
                         net (fo=17, routed)          0.782   107.074    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124   107.198 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556/O
                         net (fo=56, routed)          1.109   108.307    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.124   108.431 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381/O
                         net (fo=2, routed)           0.633   109.064    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124   109.188 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916/O
                         net (fo=1, routed)           0.723   109.911    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   110.307 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545/CO[3]
                         net (fo=1, routed)           0.000   110.307    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.424 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258/CO[3]
                         net (fo=1, routed)           0.000   110.424    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.541 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109/CO[3]
                         net (fo=186, routed)         1.258   111.799    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.124   111.923 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160/O
                         net (fo=14, routed)          0.884   112.807    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124   112.931 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_comp/O
                         net (fo=1, routed)           0.939   113.870    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_n_0_repN
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.124   113.994 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_comp/O
                         net (fo=1, routed)           0.967   114.961    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_n_0_repN_1
    SLICE_X6Y91          LUT6 (Prop_lut6_I5_O)        0.124   115.085 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_comp/O
                         net (fo=9, routed)           1.110   116.196    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.124   116.320 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901/O
                         net (fo=53, routed)          0.840   117.160    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.124   117.284 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890/O
                         net (fo=2, routed)           0.649   117.932    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.124   118.056 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_comp/O
                         net (fo=1, routed)           0.768   118.824    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   119.374 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244/CO[3]
                         net (fo=1, routed)           0.000   119.374    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.491 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100/CO[3]
                         net (fo=150, routed)         1.161   120.653    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I5_O)        0.124   120.777 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469/O
                         net (fo=21, routed)          1.055   121.832    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I0_O)        0.124   121.956 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260/O
                         net (fo=1, routed)           0.785   122.741    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260_n_0
    SLICE_X16Y95         LUT5 (Prop_lut5_I3_O)        0.124   122.865 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112/O
                         net (fo=97, routed)          1.395   124.260    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112_n_0
    SLICE_X17Y87         LUT6 (Prop_lut6_I3_O)        0.124   124.384 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_comp_1/O
                         net (fo=1, routed)           0.696   125.080    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_n_0_repN_1
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.124   125.204 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_comp/O
                         net (fo=2, routed)           1.044   126.248    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I0_O)        0.124   126.372 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637/O
                         net (fo=1, routed)           0.664   127.036    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637_n_0
    SLICE_X24Y87         LUT3 (Prop_lut3_I0_O)        0.124   127.160 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410/O
                         net (fo=1, routed)           0.000   127.160    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410_n_0
    SLICE_X24Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   127.558 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000   127.558    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216_n_0
    SLICE_X24Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.672 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000   127.672    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91_n_0
    SLICE_X24Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.786 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25/CO[3]
                         net (fo=157, routed)         1.482   129.268    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   129.392 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156/O
                         net (fo=6, routed)           0.718   130.109    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156_n_0
    SLICE_X34Y88         LUT4 (Prop_lut4_I3_O)        0.124   130.233 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92/O
                         net (fo=13, routed)          1.032   131.265    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.124   131.389 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81/O
                         net (fo=4, routed)           0.577   131.966    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81_n_0
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.124   132.090 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82/O
                         net (fo=1, routed)           0.403   132.493    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124   132.617 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29/O
                         net (fo=90, routed)          0.737   133.355    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29_n_0
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.124   133.479 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173/O
                         net (fo=34, routed)          1.344   134.823    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.124   134.947 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691/O
                         net (fo=1, routed)           1.035   135.982    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124   136.106 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_comp/O
                         net (fo=1, routed)           0.000   136.106    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   136.507 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000   136.507    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.621 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000   136.621    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.735 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15/CO[3]
                         net (fo=152, routed)         0.944   137.679    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15_n_0
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124   137.803 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267/O
                         net (fo=48, routed)          1.050   138.853    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124   138.977 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461/O
                         net (fo=1, routed)           0.570   139.547    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124   139.671 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219/O
                         net (fo=1, routed)           0.654   140.325    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219_n_0
    SLICE_X28Y95         LUT4 (Prop_lut4_I0_O)        0.124   140.449 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71/O
                         net (fo=1, routed)           0.000   140.449    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   140.847 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16/CO[3]
                         net (fo=137, routed)         1.263   142.110    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16_n_0
    SLICE_X31Y95         LUT5 (Prop_lut5_I0_O)        0.124   142.234 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_85/O
                         net (fo=37, routed)          0.952   143.186    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_85_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124   143.310 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_238/O
                         net (fo=2, routed)           0.653   143.963    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_238_n_0
    SLICE_X26Y96         LUT6 (Prop_lut6_I0_O)        0.124   144.087 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_76/O
                         net (fo=1, routed)           0.772   144.859    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_76_n_0
    SLICE_X25Y96         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   145.257 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000   145.257    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_17_n_0
    SLICE_X25Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.371 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_4/CO[3]
                         net (fo=112, routed)         1.255   146.626    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_4_n_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I1_O)        0.124   146.750 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_318/O
                         net (fo=1, routed)           0.797   147.546    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_318_n_0
    SLICE_X24Y96         LUT6 (Prop_lut6_I2_O)        0.124   147.670 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_120/O
                         net (fo=1, routed)           0.574   148.244    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_120_n_0
    SLICE_X21Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   148.770 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000   148.770    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_26_n_0
    SLICE_X21Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.884 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000   148.884    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_5_n_0
    SLICE_X21Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   148.998 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_2/CO[3]
                         net (fo=26, routed)          1.468   150.467    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_2_n_0
    SLICE_X22Y100        LUT6 (Prop_lut6_I0_O)        0.124   150.591 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_58/O
                         net (fo=1, routed)           0.405   150.996    u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_58_n_0
    SLICE_X23Y101        LUT6 (Prop_lut6_I5_O)        0.124   151.120 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_17/O
                         net (fo=1, routed)           0.593   151.713    u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_17_n_0
    SLICE_X22Y100        LUT6 (Prop_lut6_I3_O)        0.124   151.837 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_3/O
                         net (fo=1, routed)           0.990   152.827    u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_3_n_0
    SLICE_X23Y101        LUT6 (Prop_lut6_I1_O)        0.124   152.951 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_1/O
                         net (fo=1, routed)           0.000   152.951    u_datapath/u_video/vga_inst/u_scopeFace/c_hit
    SLICE_X23Y101        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972    41.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.649    41.649    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X23Y101        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_reg/C
                         clock pessimism              0.003    41.652    
                         clock uncertainty           -0.095    41.558    
    SLICE_X23Y101        FDCE (Setup_fdce_C_D)        0.032    41.590    u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_reg
  -------------------------------------------------------------------
                         required time                         41.590    
                         arrival time                        -152.951    
  -------------------------------------------------------------------
                         slack                               -111.361    

Slack (VIOLATED) :        -109.485ns  (required time - arrival time)
  Source:                 u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        149.116ns  (logic 37.349ns (25.047%)  route 111.767ns (74.953%))
  Logic Levels:           165  (CARRY4=57 DSP48E1=2 LUT2=2 LUT3=4 LUT4=15 LUT5=13 LUT6=72)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 41.810 - 40.000 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         2.124     2.124    u_datapath/u_video/vga_inst/u_column_counter/CLK
    SLICE_X24Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.456     2.580 r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/Q
                         net (fo=16, routed)          1.404     3.985    u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg_n_0_[9]
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.124     4.109 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_34/O
                         net (fo=17, routed)          0.709     4.818    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_34_n_0
    SLICE_X23Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.942 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_70/O
                         net (fo=1, routed)           0.190     5.131    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_70_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.651 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.651    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_57_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.890 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_35/O[2]
                         net (fo=13, routed)          0.708     6.599    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_35_n_5
    SLICE_X22Y49         LUT3 (Prop_lut3_I1_O)        0.301     6.900 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_77/O
                         net (fo=2, routed)           0.726     7.626    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_77_n_0
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     7.750 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_80/O
                         net (fo=1, routed)           0.000     7.750    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_80_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.151 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_63/CO[3]
                         net (fo=1, routed)           0.001     8.152    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_63_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.423 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_36/CO[0]
                         net (fo=7, routed)           0.555     8.978    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_36_n_3
    SLICE_X23Y52         LUT5 (Prop_lut5_I0_O)        0.373     9.351 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_37/O
                         net (fo=5, routed)           1.101    10.452    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_37_n_0
    SLICE_X16Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.576 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_21_replica/O
                         net (fo=11, routed)          0.187    10.763    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_21_n_0_repN
    SLICE_X16Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.887 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_25/O
                         net (fo=78, routed)          0.851    11.738    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_25_n_0
    SLICE_X18Y50         LUT5 (Prop_lut5_I4_O)        0.124    11.862 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_39/O
                         net (fo=1, routed)           0.000    11.862    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_39_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.375 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.375    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.492 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.492    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.609 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.609    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.932 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_20/O[1]
                         net (fo=1, routed)           0.597    13.529    u_datapath/u_video/vga_inst/u_column_counter/u_scopeFace/v_val0[14]
    SLICE_X18Y54         LUT6 (Prop_lut6_I5_O)        0.306    13.835 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_5/O
                         net (fo=2, routed)           0.766    14.601    u_datapath/u_video/vga_inst/u_scopeFace/A[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      3.841    18.442 r  u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0/P[19]
                         net (fo=2, routed)           1.463    19.905    u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0_n_86
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124    20.029 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12/O
                         net (fo=1, routed)           0.000    20.029    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.579 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.579    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.850 f  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_1/CO[0]
                         net (fo=36, routed)          0.910    21.760    u_datapath/u_video/vga_inst/u_scopeFace/CO[0]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[2])
                                                      2.575    24.335 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y/P[2]
                         net (fo=60, routed)          1.328    25.663    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_n_103
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.124    25.787 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044/O
                         net (fo=1, routed)           0.000    25.787    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.320 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776/CO[3]
                         net (fo=1, routed)           0.000    26.320    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.437 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565/CO[3]
                         net (fo=1, routed)           0.000    26.437    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.554 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404/CO[3]
                         net (fo=1, routed)           0.000    26.554    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.711 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_283/CO[1]
                         net (fo=46, routed)          0.856    27.567    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_0[0]
    SLICE_X16Y54         LUT6 (Prop_lut6_I1_O)        0.332    27.899 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170/O
                         net (fo=14, routed)          0.878    28.777    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170_n_0
    SLICE_X12Y62         LUT4 (Prop_lut4_I0_O)        0.124    28.901 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172/O
                         net (fo=1, routed)           0.451    29.352    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124    29.476 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748/O
                         net (fo=1, routed)           1.109    30.585    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I5_O)        0.124    30.709 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414/O
                         net (fo=20, routed)          0.501    31.210    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124    31.334 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634/O
                         net (fo=106, routed)         1.087    32.421    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124    32.545 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164/O
                         net (fo=10, routed)          0.854    33.399    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124    33.523 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380/O
                         net (fo=1, routed)           0.690    34.213    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.617 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089/CO[3]
                         net (fo=1, routed)           0.000    34.617    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.734 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644/CO[3]
                         net (fo=1, routed)           0.000    34.734    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.963 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197/CO[2]
                         net (fo=102, routed)         0.994    35.957    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197_n_1
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.310    36.267 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_comp_2/O
                         net (fo=64, routed)          0.850    37.117    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    37.241 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119/O
                         net (fo=9, routed)           1.039    38.280    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124    38.404 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375/O
                         net (fo=1, routed)           0.000    38.404    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.936 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074/CO[3]
                         net (fo=1, routed)           0.000    38.936    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.050 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635/CO[3]
                         net (fo=1, routed)           0.000    39.050    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.278 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188/CO[2]
                         net (fo=150, routed)         0.839    40.116    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188_n_1
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.313    40.429 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040/O
                         net (fo=10, routed)          0.823    41.253    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124    41.377 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984/O
                         net (fo=1, routed)           0.925    42.302    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.852 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861/CO[3]
                         net (fo=1, routed)           0.000    42.852    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.969 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711/CO[3]
                         net (fo=1, routed)           0.000    42.969    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.086 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505/CO[3]
                         net (fo=94, routed)          1.337    44.423    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.124    44.547 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745/O
                         net (fo=17, routed)          0.737    45.284    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124    45.408 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900/O
                         net (fo=3, routed)           0.710    46.119    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    46.243 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728/O
                         net (fo=1, routed)           0.596    46.838    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    47.242 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    47.242    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.359 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304/CO[3]
                         net (fo=104, routed)         1.259    48.619    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    48.743 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502/O
                         net (fo=21, routed)          1.181    49.924    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    50.048 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290/O
                         net (fo=1, routed)           0.915    50.962    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    51.086 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152/O
                         net (fo=2, routed)           0.617    51.703    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I2_O)        0.124    51.827 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183/O
                         net (fo=119, routed)         1.059    52.887    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I1_O)        0.124    53.011 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431/O
                         net (fo=2, routed)           0.963    53.973    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431_n_0
    SLICE_X17Y69         LUT6 (Prop_lut6_I3_O)        0.124    54.097 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133/O
                         net (fo=1, routed)           0.643    54.740    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    55.260 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    55.260    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.377 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    55.377    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.494 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792/CO[3]
                         net (fo=88, routed)          1.116    56.610    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792_n_0
    SLICE_X17Y75         LUT4 (Prop_lut4_I3_O)        0.124    56.734 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_replica/O
                         net (fo=16, routed)          1.169    57.903    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_n_0_repN
    SLICE_X20Y75         LUT6 (Prop_lut6_I4_O)        0.124    58.027 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793/O
                         net (fo=3, routed)           1.020    59.047    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.124    59.171 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427/O
                         net (fo=2, routed)           0.353    59.524    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I3_O)        0.124    59.648 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580/O
                         net (fo=137, routed)         1.148    60.797    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580_n_0
    SLICE_X21Y62         LUT4 (Prop_lut4_I1_O)        0.124    60.921 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941/O
                         net (fo=2, routed)           1.210    62.131    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941_n_0
    SLICE_X24Y62         LUT6 (Prop_lut6_I3_O)        0.124    62.255 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664/O
                         net (fo=1, routed)           1.018    63.272    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    63.657 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469/CO[3]
                         net (fo=98, routed)          1.208    64.865    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469_n_0
    SLICE_X27Y68         LUT2 (Prop_lut2_I0_O)        0.124    64.989 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623/O
                         net (fo=44, routed)          0.609    65.599    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124    65.723 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493/O
                         net (fo=8, routed)           0.638    66.361    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I3_O)        0.124    66.485 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464/O
                         net (fo=1, routed)           0.717    67.202    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    67.728 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314/CO[3]
                         net (fo=117, routed)         1.295    69.023    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314_n_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.124    69.147 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636/O
                         net (fo=40, routed)          0.895    70.043    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    70.167 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676/O
                         net (fo=1, routed)           0.685    70.852    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    71.378 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    71.378    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.492 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316/CO[3]
                         net (fo=1, routed)           0.000    71.492    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.606 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215/CO[3]
                         net (fo=115, routed)         1.259    72.865    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.124    72.989 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362/O
                         net (fo=14, routed)          1.239    74.228    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.124    74.352 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380/O
                         net (fo=1, routed)           0.656    75.008    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    75.132 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237/O
                         net (fo=2, routed)           0.833    75.965    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.124    76.089 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62/O
                         net (fo=171, routed)         1.092    77.181    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124    77.305 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512/O
                         net (fo=7, routed)           1.188    78.493    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I4_O)        0.124    78.617 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327/O
                         net (fo=1, routed)           0.685    79.302    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    79.700 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216/CO[3]
                         net (fo=1, routed)           0.000    79.700    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.814 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109/CO[3]
                         net (fo=98, routed)          1.009    80.823    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.124    80.947 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551/O
                         net (fo=58, routed)          0.731    81.678    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.124    81.802 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003/O
                         net (fo=4, routed)           0.657    82.459    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003_n_0
    SLICE_X25Y72         LUT6 (Prop_lut6_I3_O)        0.124    82.583 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564/O
                         net (fo=1, routed)           0.802    83.385    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    83.911 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    83.911    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.025 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680/CO[3]
                         net (fo=129, routed)         1.544    85.568    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    85.692 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688/O
                         net (fo=12, routed)          0.921    86.614    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I2_O)        0.124    86.738 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363/O
                         net (fo=5, routed)           1.016    87.754    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124    87.878 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644/O
                         net (fo=1, routed)           0.736    88.614    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I4_O)        0.124    88.738 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321/O
                         net (fo=102, routed)         1.360    90.098    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321_n_0
    SLICE_X22Y76         LUT6 (Prop_lut6_I4_O)        0.124    90.222 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500/O
                         net (fo=6, routed)           1.098    91.320    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124    91.444 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074/O
                         net (fo=1, routed)           0.815    92.260    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I0_O)        0.124    92.384 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640/O
                         net (fo=1, routed)           0.000    92.384    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.916 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318/CO[3]
                         net (fo=221, routed)         1.037    93.953    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318_n_0
    SLICE_X27Y78         LUT4 (Prop_lut4_I0_O)        0.124    94.077 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033/O
                         net (fo=39, routed)          0.698    94.774    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033_n_0
    SLICE_X24Y78         LUT6 (Prop_lut6_I1_O)        0.124    94.898 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876/O
                         net (fo=2, routed)           0.734    95.632    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I0_O)        0.124    95.756 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454/O
                         net (fo=1, routed)           0.378    96.134    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454_n_0
    SLICE_X24Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.641 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    96.641    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.755 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619/CO[3]
                         net (fo=1, routed)           0.000    96.755    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.869 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314/CO[3]
                         net (fo=72, routed)          0.991    97.860    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314_n_0
    SLICE_X23Y81         LUT6 (Prop_lut6_I0_O)        0.124    97.984 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264/O
                         net (fo=109, routed)         1.115    99.099    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264_n_0
    SLICE_X20Y81         LUT6 (Prop_lut6_I1_O)        0.124    99.223 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730/O
                         net (fo=2, routed)           1.021   100.244    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.124   100.368 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254/O
                         net (fo=1, routed)           0.669   101.037    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   101.587 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803/CO[3]
                         net (fo=1, routed)           0.000   101.587    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.704 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432/CO[3]
                         net (fo=128, routed)         1.399   103.103    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432_n_0
    SLICE_X15Y81         LUT5 (Prop_lut5_I4_O)        0.124   103.227 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434/O
                         net (fo=15, routed)          1.687   104.914    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I1_O)        0.124   105.038 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486/O
                         net (fo=1, routed)           0.498   105.536    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124   105.660 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214/O
                         net (fo=84, routed)          0.509   106.169    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214_n_0
    SLICE_X7Y93          LUT5 (Prop_lut5_I0_O)        0.124   106.293 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88/O
                         net (fo=17, routed)          0.782   107.074    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124   107.198 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556/O
                         net (fo=56, routed)          1.109   108.307    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.124   108.431 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381/O
                         net (fo=2, routed)           0.633   109.064    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124   109.188 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916/O
                         net (fo=1, routed)           0.723   109.911    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   110.307 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545/CO[3]
                         net (fo=1, routed)           0.000   110.307    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.424 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258/CO[3]
                         net (fo=1, routed)           0.000   110.424    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.541 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109/CO[3]
                         net (fo=186, routed)         1.258   111.799    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.124   111.923 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160/O
                         net (fo=14, routed)          0.884   112.807    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124   112.931 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_comp/O
                         net (fo=1, routed)           0.939   113.870    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_n_0_repN
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.124   113.994 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_comp/O
                         net (fo=1, routed)           0.967   114.961    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_n_0_repN_1
    SLICE_X6Y91          LUT6 (Prop_lut6_I5_O)        0.124   115.085 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_comp/O
                         net (fo=9, routed)           1.110   116.196    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.124   116.320 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901/O
                         net (fo=53, routed)          0.840   117.160    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.124   117.284 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890/O
                         net (fo=2, routed)           0.649   117.932    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.124   118.056 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_comp/O
                         net (fo=1, routed)           0.768   118.824    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   119.374 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244/CO[3]
                         net (fo=1, routed)           0.000   119.374    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.491 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100/CO[3]
                         net (fo=150, routed)         1.161   120.653    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I5_O)        0.124   120.777 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469/O
                         net (fo=21, routed)          1.055   121.832    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I0_O)        0.124   121.956 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260/O
                         net (fo=1, routed)           0.785   122.741    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260_n_0
    SLICE_X16Y95         LUT5 (Prop_lut5_I3_O)        0.124   122.865 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112/O
                         net (fo=97, routed)          1.395   124.260    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112_n_0
    SLICE_X17Y87         LUT6 (Prop_lut6_I3_O)        0.124   124.384 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_comp_1/O
                         net (fo=1, routed)           0.696   125.080    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_n_0_repN_1
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.124   125.204 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_comp/O
                         net (fo=2, routed)           1.044   126.248    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I0_O)        0.124   126.372 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637/O
                         net (fo=1, routed)           0.664   127.036    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637_n_0
    SLICE_X24Y87         LUT3 (Prop_lut3_I0_O)        0.124   127.160 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410/O
                         net (fo=1, routed)           0.000   127.160    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410_n_0
    SLICE_X24Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   127.558 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000   127.558    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216_n_0
    SLICE_X24Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.672 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000   127.672    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91_n_0
    SLICE_X24Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.786 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25/CO[3]
                         net (fo=157, routed)         1.482   129.268    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   129.392 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156/O
                         net (fo=6, routed)           0.718   130.109    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156_n_0
    SLICE_X34Y88         LUT4 (Prop_lut4_I3_O)        0.124   130.233 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92/O
                         net (fo=13, routed)          1.032   131.265    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.124   131.389 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81/O
                         net (fo=4, routed)           0.577   131.966    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81_n_0
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.124   132.090 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82/O
                         net (fo=1, routed)           0.403   132.493    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124   132.617 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29/O
                         net (fo=90, routed)          0.737   133.355    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29_n_0
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.124   133.479 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173/O
                         net (fo=34, routed)          1.344   134.823    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.124   134.947 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691/O
                         net (fo=1, routed)           1.035   135.982    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124   136.106 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_comp/O
                         net (fo=1, routed)           0.000   136.106    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   136.507 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000   136.507    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.621 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000   136.621    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.735 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15/CO[3]
                         net (fo=152, routed)         0.944   137.679    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15_n_0
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124   137.803 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267/O
                         net (fo=48, routed)          1.050   138.853    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124   138.977 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461/O
                         net (fo=1, routed)           0.570   139.547    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124   139.671 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219/O
                         net (fo=1, routed)           0.654   140.325    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219_n_0
    SLICE_X28Y95         LUT4 (Prop_lut4_I0_O)        0.124   140.449 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71/O
                         net (fo=1, routed)           0.000   140.449    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   140.847 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16/CO[3]
                         net (fo=137, routed)         1.263   142.110    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16_n_0
    SLICE_X31Y95         LUT5 (Prop_lut5_I0_O)        0.124   142.234 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_85/O
                         net (fo=37, routed)          0.952   143.186    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_85_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124   143.310 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_238/O
                         net (fo=2, routed)           0.653   143.963    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_238_n_0
    SLICE_X26Y96         LUT6 (Prop_lut6_I0_O)        0.124   144.087 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_76/O
                         net (fo=1, routed)           0.772   144.859    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_76_n_0
    SLICE_X25Y96         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   145.257 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000   145.257    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_17_n_0
    SLICE_X25Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.371 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_4/CO[3]
                         net (fo=112, routed)         1.875   147.246    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_4_n_0
    SLICE_X36Y100        LUT5 (Prop_lut5_I1_O)        0.124   147.370 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_56/O
                         net (fo=15, routed)          0.914   148.285    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_56_n_0
    SLICE_X36Y100        LUT6 (Prop_lut6_I2_O)        0.124   148.409 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_34/O
                         net (fo=2, routed)           0.810   149.219    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_34_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.124   149.343 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_8/O
                         net (fo=1, routed)           0.593   149.936    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_8_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I0_O)        0.124   150.060 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_3/O
                         net (fo=3, routed)           1.056   151.117    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_3_n_0
    SLICE_X28Y99         LUT6 (Prop_lut6_I2_O)        0.124   151.241 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_1/O
                         net (fo=1, routed)           0.000   151.241    u_datapath/u_video/vga_inst/u_scopeFace/c_side
    SLICE_X28Y99         FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972    41.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.810    41.810    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X28Y99         FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg/C
                         clock pessimism              0.011    41.821    
                         clock uncertainty           -0.095    41.727    
    SLICE_X28Y99         FDCE (Setup_fdce_C_D)        0.029    41.756    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg
  -------------------------------------------------------------------
                         required time                         41.756    
                         arrival time                        -151.241    
  -------------------------------------------------------------------
                         slack                               -109.485    

Slack (VIOLATED) :        -109.322ns  (required time - arrival time)
  Source:                 u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        148.774ns  (logic 37.349ns (25.104%)  route 111.425ns (74.896%))
  Logic Levels:           165  (CARRY4=57 DSP48E1=2 LUT2=2 LUT3=4 LUT4=15 LUT5=14 LUT6=71)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 41.639 - 40.000 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         2.124     2.124    u_datapath/u_video/vga_inst/u_column_counter/CLK
    SLICE_X24Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.456     2.580 r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/Q
                         net (fo=16, routed)          1.404     3.985    u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg_n_0_[9]
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.124     4.109 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_34/O
                         net (fo=17, routed)          0.709     4.818    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_34_n_0
    SLICE_X23Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.942 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_70/O
                         net (fo=1, routed)           0.190     5.131    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_70_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.651 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.651    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_57_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.890 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_35/O[2]
                         net (fo=13, routed)          0.708     6.599    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_35_n_5
    SLICE_X22Y49         LUT3 (Prop_lut3_I1_O)        0.301     6.900 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_77/O
                         net (fo=2, routed)           0.726     7.626    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_77_n_0
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     7.750 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_80/O
                         net (fo=1, routed)           0.000     7.750    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_80_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.151 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_63/CO[3]
                         net (fo=1, routed)           0.001     8.152    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_63_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.423 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_36/CO[0]
                         net (fo=7, routed)           0.555     8.978    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_36_n_3
    SLICE_X23Y52         LUT5 (Prop_lut5_I0_O)        0.373     9.351 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_37/O
                         net (fo=5, routed)           1.101    10.452    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_37_n_0
    SLICE_X16Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.576 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_21_replica/O
                         net (fo=11, routed)          0.187    10.763    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_21_n_0_repN
    SLICE_X16Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.887 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_25/O
                         net (fo=78, routed)          0.851    11.738    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_25_n_0
    SLICE_X18Y50         LUT5 (Prop_lut5_I4_O)        0.124    11.862 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_39/O
                         net (fo=1, routed)           0.000    11.862    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_39_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.375 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.375    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.492 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.492    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.609 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.609    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.932 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_20/O[1]
                         net (fo=1, routed)           0.597    13.529    u_datapath/u_video/vga_inst/u_column_counter/u_scopeFace/v_val0[14]
    SLICE_X18Y54         LUT6 (Prop_lut6_I5_O)        0.306    13.835 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_5/O
                         net (fo=2, routed)           0.766    14.601    u_datapath/u_video/vga_inst/u_scopeFace/A[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      3.841    18.442 r  u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0/P[19]
                         net (fo=2, routed)           1.463    19.905    u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0_n_86
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124    20.029 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12/O
                         net (fo=1, routed)           0.000    20.029    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.579 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.579    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.850 f  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_1/CO[0]
                         net (fo=36, routed)          0.910    21.760    u_datapath/u_video/vga_inst/u_scopeFace/CO[0]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[2])
                                                      2.575    24.335 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y/P[2]
                         net (fo=60, routed)          1.328    25.663    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_n_103
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.124    25.787 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044/O
                         net (fo=1, routed)           0.000    25.787    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.320 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776/CO[3]
                         net (fo=1, routed)           0.000    26.320    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.437 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565/CO[3]
                         net (fo=1, routed)           0.000    26.437    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.554 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404/CO[3]
                         net (fo=1, routed)           0.000    26.554    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.711 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_283/CO[1]
                         net (fo=46, routed)          0.856    27.567    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_0[0]
    SLICE_X16Y54         LUT6 (Prop_lut6_I1_O)        0.332    27.899 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170/O
                         net (fo=14, routed)          0.878    28.777    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170_n_0
    SLICE_X12Y62         LUT4 (Prop_lut4_I0_O)        0.124    28.901 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172/O
                         net (fo=1, routed)           0.451    29.352    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124    29.476 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748/O
                         net (fo=1, routed)           1.109    30.585    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I5_O)        0.124    30.709 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414/O
                         net (fo=20, routed)          0.501    31.210    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124    31.334 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634/O
                         net (fo=106, routed)         1.087    32.421    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124    32.545 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164/O
                         net (fo=10, routed)          0.854    33.399    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124    33.523 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380/O
                         net (fo=1, routed)           0.690    34.213    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.617 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089/CO[3]
                         net (fo=1, routed)           0.000    34.617    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.734 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644/CO[3]
                         net (fo=1, routed)           0.000    34.734    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.963 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197/CO[2]
                         net (fo=102, routed)         0.994    35.957    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197_n_1
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.310    36.267 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_comp_2/O
                         net (fo=64, routed)          0.850    37.117    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    37.241 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119/O
                         net (fo=9, routed)           1.039    38.280    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124    38.404 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375/O
                         net (fo=1, routed)           0.000    38.404    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.936 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074/CO[3]
                         net (fo=1, routed)           0.000    38.936    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.050 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635/CO[3]
                         net (fo=1, routed)           0.000    39.050    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.278 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188/CO[2]
                         net (fo=150, routed)         0.839    40.116    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188_n_1
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.313    40.429 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040/O
                         net (fo=10, routed)          0.823    41.253    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124    41.377 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984/O
                         net (fo=1, routed)           0.925    42.302    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.852 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861/CO[3]
                         net (fo=1, routed)           0.000    42.852    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.969 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711/CO[3]
                         net (fo=1, routed)           0.000    42.969    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.086 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505/CO[3]
                         net (fo=94, routed)          1.337    44.423    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.124    44.547 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745/O
                         net (fo=17, routed)          0.737    45.284    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124    45.408 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900/O
                         net (fo=3, routed)           0.710    46.119    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    46.243 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728/O
                         net (fo=1, routed)           0.596    46.838    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    47.242 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    47.242    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.359 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304/CO[3]
                         net (fo=104, routed)         1.259    48.619    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    48.743 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502/O
                         net (fo=21, routed)          1.181    49.924    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    50.048 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290/O
                         net (fo=1, routed)           0.915    50.962    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    51.086 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152/O
                         net (fo=2, routed)           0.617    51.703    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I2_O)        0.124    51.827 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183/O
                         net (fo=119, routed)         1.059    52.887    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I1_O)        0.124    53.011 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431/O
                         net (fo=2, routed)           0.963    53.973    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431_n_0
    SLICE_X17Y69         LUT6 (Prop_lut6_I3_O)        0.124    54.097 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133/O
                         net (fo=1, routed)           0.643    54.740    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    55.260 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    55.260    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.377 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    55.377    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.494 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792/CO[3]
                         net (fo=88, routed)          1.116    56.610    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792_n_0
    SLICE_X17Y75         LUT4 (Prop_lut4_I3_O)        0.124    56.734 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_replica/O
                         net (fo=16, routed)          1.169    57.903    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_n_0_repN
    SLICE_X20Y75         LUT6 (Prop_lut6_I4_O)        0.124    58.027 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793/O
                         net (fo=3, routed)           1.020    59.047    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.124    59.171 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427/O
                         net (fo=2, routed)           0.353    59.524    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I3_O)        0.124    59.648 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580/O
                         net (fo=137, routed)         1.148    60.797    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580_n_0
    SLICE_X21Y62         LUT4 (Prop_lut4_I1_O)        0.124    60.921 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941/O
                         net (fo=2, routed)           1.210    62.131    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941_n_0
    SLICE_X24Y62         LUT6 (Prop_lut6_I3_O)        0.124    62.255 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664/O
                         net (fo=1, routed)           1.018    63.272    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    63.657 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469/CO[3]
                         net (fo=98, routed)          1.208    64.865    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469_n_0
    SLICE_X27Y68         LUT2 (Prop_lut2_I0_O)        0.124    64.989 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623/O
                         net (fo=44, routed)          0.609    65.599    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124    65.723 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493/O
                         net (fo=8, routed)           0.638    66.361    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I3_O)        0.124    66.485 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464/O
                         net (fo=1, routed)           0.717    67.202    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    67.728 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314/CO[3]
                         net (fo=117, routed)         1.295    69.023    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314_n_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.124    69.147 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636/O
                         net (fo=40, routed)          0.895    70.043    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    70.167 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676/O
                         net (fo=1, routed)           0.685    70.852    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    71.378 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    71.378    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.492 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316/CO[3]
                         net (fo=1, routed)           0.000    71.492    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.606 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215/CO[3]
                         net (fo=115, routed)         1.259    72.865    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.124    72.989 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362/O
                         net (fo=14, routed)          1.239    74.228    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.124    74.352 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380/O
                         net (fo=1, routed)           0.656    75.008    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    75.132 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237/O
                         net (fo=2, routed)           0.833    75.965    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.124    76.089 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62/O
                         net (fo=171, routed)         1.092    77.181    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124    77.305 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512/O
                         net (fo=7, routed)           1.188    78.493    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I4_O)        0.124    78.617 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327/O
                         net (fo=1, routed)           0.685    79.302    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    79.700 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216/CO[3]
                         net (fo=1, routed)           0.000    79.700    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.814 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109/CO[3]
                         net (fo=98, routed)          1.009    80.823    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.124    80.947 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551/O
                         net (fo=58, routed)          0.731    81.678    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.124    81.802 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003/O
                         net (fo=4, routed)           0.657    82.459    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003_n_0
    SLICE_X25Y72         LUT6 (Prop_lut6_I3_O)        0.124    82.583 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564/O
                         net (fo=1, routed)           0.802    83.385    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    83.911 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    83.911    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.025 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680/CO[3]
                         net (fo=129, routed)         1.544    85.568    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    85.692 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688/O
                         net (fo=12, routed)          0.921    86.614    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I2_O)        0.124    86.738 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363/O
                         net (fo=5, routed)           1.016    87.754    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124    87.878 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644/O
                         net (fo=1, routed)           0.736    88.614    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I4_O)        0.124    88.738 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321/O
                         net (fo=102, routed)         1.360    90.098    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321_n_0
    SLICE_X22Y76         LUT6 (Prop_lut6_I4_O)        0.124    90.222 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500/O
                         net (fo=6, routed)           1.098    91.320    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124    91.444 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074/O
                         net (fo=1, routed)           0.815    92.260    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I0_O)        0.124    92.384 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640/O
                         net (fo=1, routed)           0.000    92.384    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.916 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318/CO[3]
                         net (fo=221, routed)         1.037    93.953    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318_n_0
    SLICE_X27Y78         LUT4 (Prop_lut4_I0_O)        0.124    94.077 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033/O
                         net (fo=39, routed)          0.698    94.774    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033_n_0
    SLICE_X24Y78         LUT6 (Prop_lut6_I1_O)        0.124    94.898 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876/O
                         net (fo=2, routed)           0.734    95.632    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I0_O)        0.124    95.756 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454/O
                         net (fo=1, routed)           0.378    96.134    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454_n_0
    SLICE_X24Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.641 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    96.641    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.755 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619/CO[3]
                         net (fo=1, routed)           0.000    96.755    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.869 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314/CO[3]
                         net (fo=72, routed)          0.991    97.860    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314_n_0
    SLICE_X23Y81         LUT6 (Prop_lut6_I0_O)        0.124    97.984 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264/O
                         net (fo=109, routed)         1.115    99.099    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264_n_0
    SLICE_X20Y81         LUT6 (Prop_lut6_I1_O)        0.124    99.223 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730/O
                         net (fo=2, routed)           1.021   100.244    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.124   100.368 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254/O
                         net (fo=1, routed)           0.669   101.037    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   101.587 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803/CO[3]
                         net (fo=1, routed)           0.000   101.587    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.704 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432/CO[3]
                         net (fo=128, routed)         1.399   103.103    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432_n_0
    SLICE_X15Y81         LUT5 (Prop_lut5_I4_O)        0.124   103.227 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434/O
                         net (fo=15, routed)          1.687   104.914    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I1_O)        0.124   105.038 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486/O
                         net (fo=1, routed)           0.498   105.536    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124   105.660 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214/O
                         net (fo=84, routed)          0.509   106.169    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214_n_0
    SLICE_X7Y93          LUT5 (Prop_lut5_I0_O)        0.124   106.293 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88/O
                         net (fo=17, routed)          0.782   107.074    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124   107.198 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556/O
                         net (fo=56, routed)          1.109   108.307    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.124   108.431 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381/O
                         net (fo=2, routed)           0.633   109.064    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124   109.188 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916/O
                         net (fo=1, routed)           0.723   109.911    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   110.307 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545/CO[3]
                         net (fo=1, routed)           0.000   110.307    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.424 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258/CO[3]
                         net (fo=1, routed)           0.000   110.424    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.541 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109/CO[3]
                         net (fo=186, routed)         1.258   111.799    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.124   111.923 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160/O
                         net (fo=14, routed)          0.884   112.807    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124   112.931 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_comp/O
                         net (fo=1, routed)           0.939   113.870    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_n_0_repN
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.124   113.994 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_comp/O
                         net (fo=1, routed)           0.967   114.961    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_n_0_repN_1
    SLICE_X6Y91          LUT6 (Prop_lut6_I5_O)        0.124   115.085 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_comp/O
                         net (fo=9, routed)           1.110   116.196    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.124   116.320 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901/O
                         net (fo=53, routed)          0.840   117.160    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.124   117.284 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890/O
                         net (fo=2, routed)           0.649   117.932    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.124   118.056 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_comp/O
                         net (fo=1, routed)           0.768   118.824    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   119.374 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244/CO[3]
                         net (fo=1, routed)           0.000   119.374    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.491 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100/CO[3]
                         net (fo=150, routed)         1.161   120.653    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I5_O)        0.124   120.777 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469/O
                         net (fo=21, routed)          1.055   121.832    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I0_O)        0.124   121.956 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260/O
                         net (fo=1, routed)           0.785   122.741    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260_n_0
    SLICE_X16Y95         LUT5 (Prop_lut5_I3_O)        0.124   122.865 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112/O
                         net (fo=97, routed)          1.395   124.260    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112_n_0
    SLICE_X17Y87         LUT6 (Prop_lut6_I3_O)        0.124   124.384 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_comp_1/O
                         net (fo=1, routed)           0.696   125.080    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_n_0_repN_1
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.124   125.204 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_comp/O
                         net (fo=2, routed)           1.044   126.248    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I0_O)        0.124   126.372 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637/O
                         net (fo=1, routed)           0.664   127.036    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637_n_0
    SLICE_X24Y87         LUT3 (Prop_lut3_I0_O)        0.124   127.160 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410/O
                         net (fo=1, routed)           0.000   127.160    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410_n_0
    SLICE_X24Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   127.558 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000   127.558    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216_n_0
    SLICE_X24Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.672 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000   127.672    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91_n_0
    SLICE_X24Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.786 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25/CO[3]
                         net (fo=157, routed)         1.482   129.268    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   129.392 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156/O
                         net (fo=6, routed)           0.718   130.109    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156_n_0
    SLICE_X34Y88         LUT4 (Prop_lut4_I3_O)        0.124   130.233 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92/O
                         net (fo=13, routed)          1.032   131.265    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.124   131.389 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81/O
                         net (fo=4, routed)           0.577   131.966    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81_n_0
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.124   132.090 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82/O
                         net (fo=1, routed)           0.403   132.493    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124   132.617 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29/O
                         net (fo=90, routed)          0.737   133.355    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29_n_0
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.124   133.479 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173/O
                         net (fo=34, routed)          1.344   134.823    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.124   134.947 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691/O
                         net (fo=1, routed)           1.035   135.982    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124   136.106 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_comp/O
                         net (fo=1, routed)           0.000   136.106    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   136.507 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000   136.507    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.621 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000   136.621    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.735 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15/CO[3]
                         net (fo=152, routed)         0.944   137.679    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15_n_0
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124   137.803 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267/O
                         net (fo=48, routed)          1.050   138.853    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124   138.977 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461/O
                         net (fo=1, routed)           0.570   139.547    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124   139.671 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219/O
                         net (fo=1, routed)           0.654   140.325    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219_n_0
    SLICE_X28Y95         LUT4 (Prop_lut4_I0_O)        0.124   140.449 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71/O
                         net (fo=1, routed)           0.000   140.449    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   140.847 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16/CO[3]
                         net (fo=137, routed)         1.263   142.110    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16_n_0
    SLICE_X31Y95         LUT5 (Prop_lut5_I0_O)        0.124   142.234 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_85/O
                         net (fo=37, routed)          0.952   143.186    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_85_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124   143.310 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_238/O
                         net (fo=2, routed)           0.653   143.963    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_238_n_0
    SLICE_X26Y96         LUT6 (Prop_lut6_I0_O)        0.124   144.087 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_76/O
                         net (fo=1, routed)           0.772   144.859    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_76_n_0
    SLICE_X25Y96         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   145.257 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000   145.257    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_17_n_0
    SLICE_X25Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.371 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_4/CO[3]
                         net (fo=112, routed)         1.875   147.246    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_4_n_0
    SLICE_X36Y100        LUT5 (Prop_lut5_I1_O)        0.124   147.370 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_56/O
                         net (fo=15, routed)          0.914   148.285    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_56_n_0
    SLICE_X36Y100        LUT6 (Prop_lut6_I2_O)        0.124   148.409 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_34/O
                         net (fo=2, routed)           0.810   149.219    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_34_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.124   149.343 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_8/O
                         net (fo=1, routed)           0.593   149.936    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_8_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I0_O)        0.124   150.060 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_3/O
                         net (fo=3, routed)           0.714   150.775    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_3_n_0
    SLICE_X37Y102        LUT5 (Prop_lut5_I0_O)        0.124   150.899 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1/O
                         net (fo=1, routed)           0.000   150.899    u_datapath/u_video/vga_inst/u_scopeFace/c_dist_steps[4]
    SLICE_X37Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972    41.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.639    41.639    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X37Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]/C
                         clock pessimism              0.003    41.642    
                         clock uncertainty           -0.095    41.548    
    SLICE_X37Y102        FDCE (Setup_fdce_C_D)        0.029    41.577    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]
  -------------------------------------------------------------------
                         required time                         41.577    
                         arrival time                        -150.899    
  -------------------------------------------------------------------
                         slack                               -109.322    

Slack (VIOLATED) :        -109.310ns  (required time - arrival time)
  Source:                 u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        148.761ns  (logic 37.349ns (25.107%)  route 111.412ns (74.893%))
  Logic Levels:           165  (CARRY4=57 DSP48E1=2 LUT2=2 LUT3=4 LUT4=16 LUT5=13 LUT6=71)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 41.637 - 40.000 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         2.124     2.124    u_datapath/u_video/vga_inst/u_column_counter/CLK
    SLICE_X24Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.456     2.580 r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/Q
                         net (fo=16, routed)          1.404     3.985    u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg_n_0_[9]
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.124     4.109 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_34/O
                         net (fo=17, routed)          0.709     4.818    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_34_n_0
    SLICE_X23Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.942 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_70/O
                         net (fo=1, routed)           0.190     5.131    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_70_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.651 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.651    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_57_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.890 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_35/O[2]
                         net (fo=13, routed)          0.708     6.599    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_35_n_5
    SLICE_X22Y49         LUT3 (Prop_lut3_I1_O)        0.301     6.900 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_77/O
                         net (fo=2, routed)           0.726     7.626    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_77_n_0
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     7.750 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_80/O
                         net (fo=1, routed)           0.000     7.750    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_80_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.151 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_63/CO[3]
                         net (fo=1, routed)           0.001     8.152    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_63_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.423 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_36/CO[0]
                         net (fo=7, routed)           0.555     8.978    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_36_n_3
    SLICE_X23Y52         LUT5 (Prop_lut5_I0_O)        0.373     9.351 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_37/O
                         net (fo=5, routed)           1.101    10.452    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_37_n_0
    SLICE_X16Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.576 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_21_replica/O
                         net (fo=11, routed)          0.187    10.763    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_21_n_0_repN
    SLICE_X16Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.887 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_25/O
                         net (fo=78, routed)          0.851    11.738    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_25_n_0
    SLICE_X18Y50         LUT5 (Prop_lut5_I4_O)        0.124    11.862 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_39/O
                         net (fo=1, routed)           0.000    11.862    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_39_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.375 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.375    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.492 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.492    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.609 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.609    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.932 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_20/O[1]
                         net (fo=1, routed)           0.597    13.529    u_datapath/u_video/vga_inst/u_column_counter/u_scopeFace/v_val0[14]
    SLICE_X18Y54         LUT6 (Prop_lut6_I5_O)        0.306    13.835 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_5/O
                         net (fo=2, routed)           0.766    14.601    u_datapath/u_video/vga_inst/u_scopeFace/A[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      3.841    18.442 r  u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0/P[19]
                         net (fo=2, routed)           1.463    19.905    u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0_n_86
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124    20.029 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12/O
                         net (fo=1, routed)           0.000    20.029    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.579 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.579    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.850 f  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_1/CO[0]
                         net (fo=36, routed)          0.910    21.760    u_datapath/u_video/vga_inst/u_scopeFace/CO[0]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[2])
                                                      2.575    24.335 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y/P[2]
                         net (fo=60, routed)          1.328    25.663    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_n_103
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.124    25.787 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044/O
                         net (fo=1, routed)           0.000    25.787    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.320 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776/CO[3]
                         net (fo=1, routed)           0.000    26.320    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.437 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565/CO[3]
                         net (fo=1, routed)           0.000    26.437    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.554 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404/CO[3]
                         net (fo=1, routed)           0.000    26.554    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.711 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_283/CO[1]
                         net (fo=46, routed)          0.856    27.567    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_0[0]
    SLICE_X16Y54         LUT6 (Prop_lut6_I1_O)        0.332    27.899 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170/O
                         net (fo=14, routed)          0.878    28.777    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170_n_0
    SLICE_X12Y62         LUT4 (Prop_lut4_I0_O)        0.124    28.901 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172/O
                         net (fo=1, routed)           0.451    29.352    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124    29.476 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748/O
                         net (fo=1, routed)           1.109    30.585    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I5_O)        0.124    30.709 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414/O
                         net (fo=20, routed)          0.501    31.210    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124    31.334 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634/O
                         net (fo=106, routed)         1.087    32.421    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124    32.545 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164/O
                         net (fo=10, routed)          0.854    33.399    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124    33.523 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380/O
                         net (fo=1, routed)           0.690    34.213    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.617 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089/CO[3]
                         net (fo=1, routed)           0.000    34.617    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.734 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644/CO[3]
                         net (fo=1, routed)           0.000    34.734    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.963 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197/CO[2]
                         net (fo=102, routed)         0.994    35.957    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197_n_1
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.310    36.267 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_comp_2/O
                         net (fo=64, routed)          0.850    37.117    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    37.241 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119/O
                         net (fo=9, routed)           1.039    38.280    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124    38.404 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375/O
                         net (fo=1, routed)           0.000    38.404    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.936 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074/CO[3]
                         net (fo=1, routed)           0.000    38.936    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.050 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635/CO[3]
                         net (fo=1, routed)           0.000    39.050    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.278 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188/CO[2]
                         net (fo=150, routed)         0.839    40.116    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188_n_1
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.313    40.429 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040/O
                         net (fo=10, routed)          0.823    41.253    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124    41.377 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984/O
                         net (fo=1, routed)           0.925    42.302    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.852 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861/CO[3]
                         net (fo=1, routed)           0.000    42.852    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.969 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711/CO[3]
                         net (fo=1, routed)           0.000    42.969    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.086 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505/CO[3]
                         net (fo=94, routed)          1.337    44.423    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.124    44.547 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745/O
                         net (fo=17, routed)          0.737    45.284    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124    45.408 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900/O
                         net (fo=3, routed)           0.710    46.119    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    46.243 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728/O
                         net (fo=1, routed)           0.596    46.838    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    47.242 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    47.242    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.359 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304/CO[3]
                         net (fo=104, routed)         1.259    48.619    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    48.743 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502/O
                         net (fo=21, routed)          1.181    49.924    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    50.048 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290/O
                         net (fo=1, routed)           0.915    50.962    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    51.086 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152/O
                         net (fo=2, routed)           0.617    51.703    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I2_O)        0.124    51.827 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183/O
                         net (fo=119, routed)         1.059    52.887    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I1_O)        0.124    53.011 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431/O
                         net (fo=2, routed)           0.963    53.973    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431_n_0
    SLICE_X17Y69         LUT6 (Prop_lut6_I3_O)        0.124    54.097 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133/O
                         net (fo=1, routed)           0.643    54.740    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    55.260 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    55.260    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.377 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    55.377    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.494 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792/CO[3]
                         net (fo=88, routed)          1.116    56.610    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792_n_0
    SLICE_X17Y75         LUT4 (Prop_lut4_I3_O)        0.124    56.734 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_replica/O
                         net (fo=16, routed)          1.169    57.903    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_n_0_repN
    SLICE_X20Y75         LUT6 (Prop_lut6_I4_O)        0.124    58.027 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793/O
                         net (fo=3, routed)           1.020    59.047    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.124    59.171 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427/O
                         net (fo=2, routed)           0.353    59.524    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I3_O)        0.124    59.648 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580/O
                         net (fo=137, routed)         1.148    60.797    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580_n_0
    SLICE_X21Y62         LUT4 (Prop_lut4_I1_O)        0.124    60.921 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941/O
                         net (fo=2, routed)           1.210    62.131    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941_n_0
    SLICE_X24Y62         LUT6 (Prop_lut6_I3_O)        0.124    62.255 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664/O
                         net (fo=1, routed)           1.018    63.272    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    63.657 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469/CO[3]
                         net (fo=98, routed)          1.208    64.865    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469_n_0
    SLICE_X27Y68         LUT2 (Prop_lut2_I0_O)        0.124    64.989 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623/O
                         net (fo=44, routed)          0.609    65.599    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124    65.723 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493/O
                         net (fo=8, routed)           0.638    66.361    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I3_O)        0.124    66.485 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464/O
                         net (fo=1, routed)           0.717    67.202    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    67.728 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314/CO[3]
                         net (fo=117, routed)         1.295    69.023    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314_n_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.124    69.147 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636/O
                         net (fo=40, routed)          0.895    70.043    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    70.167 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676/O
                         net (fo=1, routed)           0.685    70.852    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    71.378 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    71.378    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.492 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316/CO[3]
                         net (fo=1, routed)           0.000    71.492    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.606 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215/CO[3]
                         net (fo=115, routed)         1.259    72.865    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.124    72.989 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362/O
                         net (fo=14, routed)          1.239    74.228    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.124    74.352 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380/O
                         net (fo=1, routed)           0.656    75.008    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    75.132 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237/O
                         net (fo=2, routed)           0.833    75.965    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.124    76.089 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62/O
                         net (fo=171, routed)         1.092    77.181    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124    77.305 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512/O
                         net (fo=7, routed)           1.188    78.493    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I4_O)        0.124    78.617 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327/O
                         net (fo=1, routed)           0.685    79.302    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    79.700 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216/CO[3]
                         net (fo=1, routed)           0.000    79.700    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.814 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109/CO[3]
                         net (fo=98, routed)          1.009    80.823    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.124    80.947 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551/O
                         net (fo=58, routed)          0.731    81.678    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.124    81.802 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003/O
                         net (fo=4, routed)           0.657    82.459    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003_n_0
    SLICE_X25Y72         LUT6 (Prop_lut6_I3_O)        0.124    82.583 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564/O
                         net (fo=1, routed)           0.802    83.385    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    83.911 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    83.911    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.025 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680/CO[3]
                         net (fo=129, routed)         1.544    85.568    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    85.692 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688/O
                         net (fo=12, routed)          0.921    86.614    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I2_O)        0.124    86.738 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363/O
                         net (fo=5, routed)           1.016    87.754    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124    87.878 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644/O
                         net (fo=1, routed)           0.736    88.614    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I4_O)        0.124    88.738 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321/O
                         net (fo=102, routed)         1.360    90.098    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321_n_0
    SLICE_X22Y76         LUT6 (Prop_lut6_I4_O)        0.124    90.222 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500/O
                         net (fo=6, routed)           1.098    91.320    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124    91.444 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074/O
                         net (fo=1, routed)           0.815    92.260    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I0_O)        0.124    92.384 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640/O
                         net (fo=1, routed)           0.000    92.384    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.916 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318/CO[3]
                         net (fo=221, routed)         1.037    93.953    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318_n_0
    SLICE_X27Y78         LUT4 (Prop_lut4_I0_O)        0.124    94.077 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033/O
                         net (fo=39, routed)          0.698    94.774    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033_n_0
    SLICE_X24Y78         LUT6 (Prop_lut6_I1_O)        0.124    94.898 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876/O
                         net (fo=2, routed)           0.734    95.632    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I0_O)        0.124    95.756 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454/O
                         net (fo=1, routed)           0.378    96.134    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454_n_0
    SLICE_X24Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.641 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    96.641    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.755 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619/CO[3]
                         net (fo=1, routed)           0.000    96.755    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.869 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314/CO[3]
                         net (fo=72, routed)          0.991    97.860    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314_n_0
    SLICE_X23Y81         LUT6 (Prop_lut6_I0_O)        0.124    97.984 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264/O
                         net (fo=109, routed)         1.115    99.099    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264_n_0
    SLICE_X20Y81         LUT6 (Prop_lut6_I1_O)        0.124    99.223 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730/O
                         net (fo=2, routed)           1.021   100.244    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.124   100.368 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254/O
                         net (fo=1, routed)           0.669   101.037    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   101.587 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803/CO[3]
                         net (fo=1, routed)           0.000   101.587    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.704 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432/CO[3]
                         net (fo=128, routed)         1.399   103.103    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432_n_0
    SLICE_X15Y81         LUT5 (Prop_lut5_I4_O)        0.124   103.227 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434/O
                         net (fo=15, routed)          1.687   104.914    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I1_O)        0.124   105.038 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486/O
                         net (fo=1, routed)           0.498   105.536    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124   105.660 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214/O
                         net (fo=84, routed)          0.509   106.169    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214_n_0
    SLICE_X7Y93          LUT5 (Prop_lut5_I0_O)        0.124   106.293 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88/O
                         net (fo=17, routed)          0.782   107.074    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124   107.198 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556/O
                         net (fo=56, routed)          1.109   108.307    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.124   108.431 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381/O
                         net (fo=2, routed)           0.633   109.064    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124   109.188 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916/O
                         net (fo=1, routed)           0.723   109.911    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   110.307 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545/CO[3]
                         net (fo=1, routed)           0.000   110.307    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.424 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258/CO[3]
                         net (fo=1, routed)           0.000   110.424    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.541 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109/CO[3]
                         net (fo=186, routed)         1.258   111.799    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.124   111.923 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160/O
                         net (fo=14, routed)          0.884   112.807    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124   112.931 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_comp/O
                         net (fo=1, routed)           0.939   113.870    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_n_0_repN
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.124   113.994 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_comp/O
                         net (fo=1, routed)           0.967   114.961    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_n_0_repN_1
    SLICE_X6Y91          LUT6 (Prop_lut6_I5_O)        0.124   115.085 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_comp/O
                         net (fo=9, routed)           1.110   116.196    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.124   116.320 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901/O
                         net (fo=53, routed)          0.840   117.160    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.124   117.284 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890/O
                         net (fo=2, routed)           0.649   117.932    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.124   118.056 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_comp/O
                         net (fo=1, routed)           0.768   118.824    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   119.374 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244/CO[3]
                         net (fo=1, routed)           0.000   119.374    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.491 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100/CO[3]
                         net (fo=150, routed)         1.161   120.653    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I5_O)        0.124   120.777 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469/O
                         net (fo=21, routed)          1.055   121.832    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I0_O)        0.124   121.956 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260/O
                         net (fo=1, routed)           0.785   122.741    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260_n_0
    SLICE_X16Y95         LUT5 (Prop_lut5_I3_O)        0.124   122.865 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112/O
                         net (fo=97, routed)          1.395   124.260    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112_n_0
    SLICE_X17Y87         LUT6 (Prop_lut6_I3_O)        0.124   124.384 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_comp_1/O
                         net (fo=1, routed)           0.696   125.080    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_n_0_repN_1
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.124   125.204 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_comp/O
                         net (fo=2, routed)           1.044   126.248    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I0_O)        0.124   126.372 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637/O
                         net (fo=1, routed)           0.664   127.036    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637_n_0
    SLICE_X24Y87         LUT3 (Prop_lut3_I0_O)        0.124   127.160 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410/O
                         net (fo=1, routed)           0.000   127.160    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410_n_0
    SLICE_X24Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   127.558 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000   127.558    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216_n_0
    SLICE_X24Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.672 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000   127.672    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91_n_0
    SLICE_X24Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.786 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25/CO[3]
                         net (fo=157, routed)         1.482   129.268    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   129.392 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156/O
                         net (fo=6, routed)           0.718   130.109    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156_n_0
    SLICE_X34Y88         LUT4 (Prop_lut4_I3_O)        0.124   130.233 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92/O
                         net (fo=13, routed)          1.032   131.265    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.124   131.389 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81/O
                         net (fo=4, routed)           0.577   131.966    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81_n_0
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.124   132.090 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82/O
                         net (fo=1, routed)           0.403   132.493    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124   132.617 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29/O
                         net (fo=90, routed)          0.737   133.355    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29_n_0
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.124   133.479 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173/O
                         net (fo=34, routed)          1.344   134.823    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.124   134.947 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691/O
                         net (fo=1, routed)           1.035   135.982    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124   136.106 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_comp/O
                         net (fo=1, routed)           0.000   136.106    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   136.507 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000   136.507    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.621 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000   136.621    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.735 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15/CO[3]
                         net (fo=152, routed)         0.944   137.679    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15_n_0
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124   137.803 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267/O
                         net (fo=48, routed)          1.050   138.853    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124   138.977 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461/O
                         net (fo=1, routed)           0.570   139.547    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124   139.671 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219/O
                         net (fo=1, routed)           0.654   140.325    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219_n_0
    SLICE_X28Y95         LUT4 (Prop_lut4_I0_O)        0.124   140.449 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71/O
                         net (fo=1, routed)           0.000   140.449    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   140.847 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16/CO[3]
                         net (fo=137, routed)         1.263   142.110    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16_n_0
    SLICE_X31Y95         LUT5 (Prop_lut5_I0_O)        0.124   142.234 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_85/O
                         net (fo=37, routed)          0.952   143.186    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_85_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124   143.310 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_238/O
                         net (fo=2, routed)           0.653   143.963    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_238_n_0
    SLICE_X26Y96         LUT6 (Prop_lut6_I0_O)        0.124   144.087 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_76/O
                         net (fo=1, routed)           0.772   144.859    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_76_n_0
    SLICE_X25Y96         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   145.257 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000   145.257    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_17_n_0
    SLICE_X25Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.371 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_4/CO[3]
                         net (fo=112, routed)         1.875   147.246    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_4_n_0
    SLICE_X36Y100        LUT5 (Prop_lut5_I1_O)        0.124   147.370 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_56/O
                         net (fo=15, routed)          0.914   148.285    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_56_n_0
    SLICE_X36Y100        LUT6 (Prop_lut6_I2_O)        0.124   148.409 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_34/O
                         net (fo=2, routed)           0.810   149.219    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_34_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.124   149.343 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_8/O
                         net (fo=1, routed)           0.593   149.936    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_8_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I0_O)        0.124   150.060 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_3/O
                         net (fo=3, routed)           0.700   150.761    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_3_n_0
    SLICE_X38Y100        LUT4 (Prop_lut4_I0_O)        0.124   150.885 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[0]_i_1/O
                         net (fo=1, routed)           0.000   150.885    u_datapath/u_video/vga_inst/u_scopeFace/c_dist_steps[0]
    SLICE_X38Y100        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972    41.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.637    41.637    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X38Y100        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[0]/C
                         clock pessimism              0.003    41.640    
                         clock uncertainty           -0.095    41.546    
    SLICE_X38Y100        FDCE (Setup_fdce_C_D)        0.029    41.575    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[0]
  -------------------------------------------------------------------
                         required time                         41.575    
                         arrival time                        -150.885    
  -------------------------------------------------------------------
                         slack                               -109.310    

Slack (VIOLATED) :        -109.036ns  (required time - arrival time)
  Source:                 u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        148.535ns  (logic 37.473ns (25.228%)  route 111.062ns (74.772%))
  Logic Levels:           166  (CARRY4=57 DSP48E1=2 LUT2=2 LUT3=4 LUT4=15 LUT5=13 LUT6=73)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 41.637 - 40.000 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         2.124     2.124    u_datapath/u_video/vga_inst/u_column_counter/CLK
    SLICE_X24Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.456     2.580 r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/Q
                         net (fo=16, routed)          1.404     3.985    u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg_n_0_[9]
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.124     4.109 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_34/O
                         net (fo=17, routed)          0.709     4.818    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_34_n_0
    SLICE_X23Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.942 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_70/O
                         net (fo=1, routed)           0.190     5.131    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_70_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.651 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.651    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_57_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.890 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_35/O[2]
                         net (fo=13, routed)          0.708     6.599    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_35_n_5
    SLICE_X22Y49         LUT3 (Prop_lut3_I1_O)        0.301     6.900 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_77/O
                         net (fo=2, routed)           0.726     7.626    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_77_n_0
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     7.750 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_80/O
                         net (fo=1, routed)           0.000     7.750    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_80_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.151 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_63/CO[3]
                         net (fo=1, routed)           0.001     8.152    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_63_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.423 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_36/CO[0]
                         net (fo=7, routed)           0.555     8.978    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_36_n_3
    SLICE_X23Y52         LUT5 (Prop_lut5_I0_O)        0.373     9.351 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_37/O
                         net (fo=5, routed)           1.101    10.452    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_37_n_0
    SLICE_X16Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.576 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_21_replica/O
                         net (fo=11, routed)          0.187    10.763    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_21_n_0_repN
    SLICE_X16Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.887 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_25/O
                         net (fo=78, routed)          0.851    11.738    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_25_n_0
    SLICE_X18Y50         LUT5 (Prop_lut5_I4_O)        0.124    11.862 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_39/O
                         net (fo=1, routed)           0.000    11.862    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_39_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.375 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.375    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.492 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.492    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.609 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.609    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.932 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_20/O[1]
                         net (fo=1, routed)           0.597    13.529    u_datapath/u_video/vga_inst/u_column_counter/u_scopeFace/v_val0[14]
    SLICE_X18Y54         LUT6 (Prop_lut6_I5_O)        0.306    13.835 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_5/O
                         net (fo=2, routed)           0.766    14.601    u_datapath/u_video/vga_inst/u_scopeFace/A[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      3.841    18.442 r  u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0/P[19]
                         net (fo=2, routed)           1.463    19.905    u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0_n_86
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124    20.029 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12/O
                         net (fo=1, routed)           0.000    20.029    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.579 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.579    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.850 f  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_1/CO[0]
                         net (fo=36, routed)          0.910    21.760    u_datapath/u_video/vga_inst/u_scopeFace/CO[0]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[2])
                                                      2.575    24.335 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y/P[2]
                         net (fo=60, routed)          1.328    25.663    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_n_103
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.124    25.787 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044/O
                         net (fo=1, routed)           0.000    25.787    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.320 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776/CO[3]
                         net (fo=1, routed)           0.000    26.320    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.437 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565/CO[3]
                         net (fo=1, routed)           0.000    26.437    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.554 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404/CO[3]
                         net (fo=1, routed)           0.000    26.554    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.711 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_283/CO[1]
                         net (fo=46, routed)          0.856    27.567    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_0[0]
    SLICE_X16Y54         LUT6 (Prop_lut6_I1_O)        0.332    27.899 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170/O
                         net (fo=14, routed)          0.878    28.777    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170_n_0
    SLICE_X12Y62         LUT4 (Prop_lut4_I0_O)        0.124    28.901 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172/O
                         net (fo=1, routed)           0.451    29.352    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124    29.476 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748/O
                         net (fo=1, routed)           1.109    30.585    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I5_O)        0.124    30.709 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414/O
                         net (fo=20, routed)          0.501    31.210    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124    31.334 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634/O
                         net (fo=106, routed)         1.087    32.421    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124    32.545 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164/O
                         net (fo=10, routed)          0.854    33.399    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124    33.523 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380/O
                         net (fo=1, routed)           0.690    34.213    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.617 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089/CO[3]
                         net (fo=1, routed)           0.000    34.617    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.734 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644/CO[3]
                         net (fo=1, routed)           0.000    34.734    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.963 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197/CO[2]
                         net (fo=102, routed)         0.994    35.957    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197_n_1
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.310    36.267 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_comp_2/O
                         net (fo=64, routed)          0.850    37.117    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    37.241 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119/O
                         net (fo=9, routed)           1.039    38.280    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124    38.404 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375/O
                         net (fo=1, routed)           0.000    38.404    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.936 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074/CO[3]
                         net (fo=1, routed)           0.000    38.936    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.050 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635/CO[3]
                         net (fo=1, routed)           0.000    39.050    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.278 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188/CO[2]
                         net (fo=150, routed)         0.839    40.116    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188_n_1
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.313    40.429 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040/O
                         net (fo=10, routed)          0.823    41.253    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124    41.377 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984/O
                         net (fo=1, routed)           0.925    42.302    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.852 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861/CO[3]
                         net (fo=1, routed)           0.000    42.852    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.969 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711/CO[3]
                         net (fo=1, routed)           0.000    42.969    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.086 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505/CO[3]
                         net (fo=94, routed)          1.337    44.423    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.124    44.547 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745/O
                         net (fo=17, routed)          0.737    45.284    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124    45.408 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900/O
                         net (fo=3, routed)           0.710    46.119    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    46.243 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728/O
                         net (fo=1, routed)           0.596    46.838    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    47.242 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    47.242    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.359 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304/CO[3]
                         net (fo=104, routed)         1.259    48.619    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    48.743 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502/O
                         net (fo=21, routed)          1.181    49.924    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    50.048 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290/O
                         net (fo=1, routed)           0.915    50.962    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    51.086 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152/O
                         net (fo=2, routed)           0.617    51.703    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I2_O)        0.124    51.827 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183/O
                         net (fo=119, routed)         1.059    52.887    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I1_O)        0.124    53.011 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431/O
                         net (fo=2, routed)           0.963    53.973    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431_n_0
    SLICE_X17Y69         LUT6 (Prop_lut6_I3_O)        0.124    54.097 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133/O
                         net (fo=1, routed)           0.643    54.740    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    55.260 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    55.260    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.377 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    55.377    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.494 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792/CO[3]
                         net (fo=88, routed)          1.116    56.610    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792_n_0
    SLICE_X17Y75         LUT4 (Prop_lut4_I3_O)        0.124    56.734 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_replica/O
                         net (fo=16, routed)          1.169    57.903    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_n_0_repN
    SLICE_X20Y75         LUT6 (Prop_lut6_I4_O)        0.124    58.027 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793/O
                         net (fo=3, routed)           1.020    59.047    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.124    59.171 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427/O
                         net (fo=2, routed)           0.353    59.524    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I3_O)        0.124    59.648 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580/O
                         net (fo=137, routed)         1.148    60.797    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580_n_0
    SLICE_X21Y62         LUT4 (Prop_lut4_I1_O)        0.124    60.921 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941/O
                         net (fo=2, routed)           1.210    62.131    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941_n_0
    SLICE_X24Y62         LUT6 (Prop_lut6_I3_O)        0.124    62.255 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664/O
                         net (fo=1, routed)           1.018    63.272    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    63.657 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469/CO[3]
                         net (fo=98, routed)          1.208    64.865    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469_n_0
    SLICE_X27Y68         LUT2 (Prop_lut2_I0_O)        0.124    64.989 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623/O
                         net (fo=44, routed)          0.609    65.599    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124    65.723 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493/O
                         net (fo=8, routed)           0.638    66.361    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I3_O)        0.124    66.485 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464/O
                         net (fo=1, routed)           0.717    67.202    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    67.728 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314/CO[3]
                         net (fo=117, routed)         1.295    69.023    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314_n_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.124    69.147 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636/O
                         net (fo=40, routed)          0.895    70.043    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    70.167 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676/O
                         net (fo=1, routed)           0.685    70.852    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    71.378 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    71.378    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.492 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316/CO[3]
                         net (fo=1, routed)           0.000    71.492    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.606 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215/CO[3]
                         net (fo=115, routed)         1.259    72.865    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.124    72.989 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362/O
                         net (fo=14, routed)          1.239    74.228    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.124    74.352 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380/O
                         net (fo=1, routed)           0.656    75.008    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    75.132 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237/O
                         net (fo=2, routed)           0.833    75.965    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.124    76.089 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62/O
                         net (fo=171, routed)         1.092    77.181    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124    77.305 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512/O
                         net (fo=7, routed)           1.188    78.493    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I4_O)        0.124    78.617 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327/O
                         net (fo=1, routed)           0.685    79.302    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    79.700 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216/CO[3]
                         net (fo=1, routed)           0.000    79.700    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.814 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109/CO[3]
                         net (fo=98, routed)          1.009    80.823    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.124    80.947 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551/O
                         net (fo=58, routed)          0.731    81.678    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.124    81.802 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003/O
                         net (fo=4, routed)           0.657    82.459    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003_n_0
    SLICE_X25Y72         LUT6 (Prop_lut6_I3_O)        0.124    82.583 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564/O
                         net (fo=1, routed)           0.802    83.385    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    83.911 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    83.911    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.025 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680/CO[3]
                         net (fo=129, routed)         1.544    85.568    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    85.692 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688/O
                         net (fo=12, routed)          0.921    86.614    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I2_O)        0.124    86.738 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363/O
                         net (fo=5, routed)           1.016    87.754    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124    87.878 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644/O
                         net (fo=1, routed)           0.736    88.614    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I4_O)        0.124    88.738 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321/O
                         net (fo=102, routed)         1.360    90.098    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321_n_0
    SLICE_X22Y76         LUT6 (Prop_lut6_I4_O)        0.124    90.222 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500/O
                         net (fo=6, routed)           1.098    91.320    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124    91.444 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074/O
                         net (fo=1, routed)           0.815    92.260    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I0_O)        0.124    92.384 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640/O
                         net (fo=1, routed)           0.000    92.384    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.916 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318/CO[3]
                         net (fo=221, routed)         1.037    93.953    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318_n_0
    SLICE_X27Y78         LUT4 (Prop_lut4_I0_O)        0.124    94.077 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033/O
                         net (fo=39, routed)          0.698    94.774    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033_n_0
    SLICE_X24Y78         LUT6 (Prop_lut6_I1_O)        0.124    94.898 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876/O
                         net (fo=2, routed)           0.734    95.632    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I0_O)        0.124    95.756 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454/O
                         net (fo=1, routed)           0.378    96.134    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454_n_0
    SLICE_X24Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.641 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    96.641    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.755 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619/CO[3]
                         net (fo=1, routed)           0.000    96.755    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.869 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314/CO[3]
                         net (fo=72, routed)          0.991    97.860    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314_n_0
    SLICE_X23Y81         LUT6 (Prop_lut6_I0_O)        0.124    97.984 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264/O
                         net (fo=109, routed)         1.115    99.099    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264_n_0
    SLICE_X20Y81         LUT6 (Prop_lut6_I1_O)        0.124    99.223 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730/O
                         net (fo=2, routed)           1.021   100.244    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.124   100.368 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254/O
                         net (fo=1, routed)           0.669   101.037    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   101.587 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803/CO[3]
                         net (fo=1, routed)           0.000   101.587    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.704 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432/CO[3]
                         net (fo=128, routed)         1.399   103.103    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432_n_0
    SLICE_X15Y81         LUT5 (Prop_lut5_I4_O)        0.124   103.227 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434/O
                         net (fo=15, routed)          1.687   104.914    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I1_O)        0.124   105.038 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486/O
                         net (fo=1, routed)           0.498   105.536    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124   105.660 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214/O
                         net (fo=84, routed)          0.509   106.169    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214_n_0
    SLICE_X7Y93          LUT5 (Prop_lut5_I0_O)        0.124   106.293 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88/O
                         net (fo=17, routed)          0.782   107.074    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124   107.198 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556/O
                         net (fo=56, routed)          1.109   108.307    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.124   108.431 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381/O
                         net (fo=2, routed)           0.633   109.064    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124   109.188 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916/O
                         net (fo=1, routed)           0.723   109.911    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   110.307 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545/CO[3]
                         net (fo=1, routed)           0.000   110.307    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.424 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258/CO[3]
                         net (fo=1, routed)           0.000   110.424    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.541 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109/CO[3]
                         net (fo=186, routed)         1.258   111.799    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.124   111.923 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160/O
                         net (fo=14, routed)          0.884   112.807    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124   112.931 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_comp/O
                         net (fo=1, routed)           0.939   113.870    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_n_0_repN
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.124   113.994 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_comp/O
                         net (fo=1, routed)           0.967   114.961    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_n_0_repN_1
    SLICE_X6Y91          LUT6 (Prop_lut6_I5_O)        0.124   115.085 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_comp/O
                         net (fo=9, routed)           1.110   116.196    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.124   116.320 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901/O
                         net (fo=53, routed)          0.840   117.160    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.124   117.284 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890/O
                         net (fo=2, routed)           0.649   117.932    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.124   118.056 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_comp/O
                         net (fo=1, routed)           0.768   118.824    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   119.374 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244/CO[3]
                         net (fo=1, routed)           0.000   119.374    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.491 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100/CO[3]
                         net (fo=150, routed)         1.161   120.653    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I5_O)        0.124   120.777 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469/O
                         net (fo=21, routed)          1.055   121.832    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I0_O)        0.124   121.956 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260/O
                         net (fo=1, routed)           0.785   122.741    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260_n_0
    SLICE_X16Y95         LUT5 (Prop_lut5_I3_O)        0.124   122.865 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112/O
                         net (fo=97, routed)          1.395   124.260    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112_n_0
    SLICE_X17Y87         LUT6 (Prop_lut6_I3_O)        0.124   124.384 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_comp_1/O
                         net (fo=1, routed)           0.696   125.080    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_n_0_repN_1
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.124   125.204 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_comp/O
                         net (fo=2, routed)           1.044   126.248    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I0_O)        0.124   126.372 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637/O
                         net (fo=1, routed)           0.664   127.036    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637_n_0
    SLICE_X24Y87         LUT3 (Prop_lut3_I0_O)        0.124   127.160 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410/O
                         net (fo=1, routed)           0.000   127.160    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410_n_0
    SLICE_X24Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   127.558 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000   127.558    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216_n_0
    SLICE_X24Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.672 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000   127.672    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91_n_0
    SLICE_X24Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.786 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25/CO[3]
                         net (fo=157, routed)         1.482   129.268    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   129.392 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156/O
                         net (fo=6, routed)           0.718   130.109    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156_n_0
    SLICE_X34Y88         LUT4 (Prop_lut4_I3_O)        0.124   130.233 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92/O
                         net (fo=13, routed)          1.032   131.265    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.124   131.389 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81/O
                         net (fo=4, routed)           0.577   131.966    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81_n_0
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.124   132.090 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82/O
                         net (fo=1, routed)           0.403   132.493    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124   132.617 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29/O
                         net (fo=90, routed)          0.737   133.355    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29_n_0
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.124   133.479 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173/O
                         net (fo=34, routed)          1.344   134.823    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.124   134.947 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691/O
                         net (fo=1, routed)           1.035   135.982    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124   136.106 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_comp/O
                         net (fo=1, routed)           0.000   136.106    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   136.507 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000   136.507    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.621 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000   136.621    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.735 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15/CO[3]
                         net (fo=152, routed)         0.944   137.679    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15_n_0
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124   137.803 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267/O
                         net (fo=48, routed)          1.050   138.853    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124   138.977 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461/O
                         net (fo=1, routed)           0.570   139.547    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124   139.671 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219/O
                         net (fo=1, routed)           0.654   140.325    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219_n_0
    SLICE_X28Y95         LUT4 (Prop_lut4_I0_O)        0.124   140.449 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71/O
                         net (fo=1, routed)           0.000   140.449    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   140.847 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16/CO[3]
                         net (fo=137, routed)         1.263   142.110    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16_n_0
    SLICE_X31Y95         LUT5 (Prop_lut5_I0_O)        0.124   142.234 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_85/O
                         net (fo=37, routed)          0.952   143.186    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_85_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124   143.310 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_238/O
                         net (fo=2, routed)           0.653   143.963    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_238_n_0
    SLICE_X26Y96         LUT6 (Prop_lut6_I0_O)        0.124   144.087 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_76/O
                         net (fo=1, routed)           0.772   144.859    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_76_n_0
    SLICE_X25Y96         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   145.257 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000   145.257    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_17_n_0
    SLICE_X25Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.371 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_4/CO[3]
                         net (fo=112, routed)         1.110   146.481    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_4_n_0
    SLICE_X27Y98         LUT6 (Prop_lut6_I0_O)        0.124   146.605 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_26/O
                         net (fo=17, routed)          1.042   147.647    u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_26_n_0
    SLICE_X36Y101        LUT5 (Prop_lut5_I0_O)        0.124   147.771 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_76/O
                         net (fo=1, routed)           0.340   148.111    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_76_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I4_O)        0.124   148.235 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_20/O
                         net (fo=2, routed)           0.689   148.924    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_20_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.124   149.048 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_22/O
                         net (fo=2, routed)           0.678   149.726    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_22_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I5_O)        0.124   149.850 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_5/O
                         net (fo=3, routed)           0.685   150.535    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_5_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124   150.659 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_1/O
                         net (fo=1, routed)           0.000   150.659    u_datapath/u_video/vga_inst/u_scopeFace/c_dist_steps[2]
    SLICE_X40Y100        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972    41.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.637    41.637    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X40Y100        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[2]/C
                         clock pessimism              0.003    41.640    
                         clock uncertainty           -0.095    41.546    
    SLICE_X40Y100        FDCE (Setup_fdce_C_D)        0.077    41.623    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[2]
  -------------------------------------------------------------------
                         required time                         41.623    
                         arrival time                        -150.659    
  -------------------------------------------------------------------
                         slack                               -109.036    

Slack (VIOLATED) :        -104.748ns  (required time - arrival time)
  Source:                 u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        144.388ns  (logic 36.465ns (25.255%)  route 107.923ns (74.745%))
  Logic Levels:           160  (CARRY4=55 DSP48E1=2 LUT2=2 LUT3=4 LUT4=15 LUT5=12 LUT6=70)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 41.819 - 40.000 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         2.124     2.124    u_datapath/u_video/vga_inst/u_column_counter/CLK
    SLICE_X24Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.456     2.580 r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/Q
                         net (fo=16, routed)          1.404     3.985    u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg_n_0_[9]
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.124     4.109 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_34/O
                         net (fo=17, routed)          0.709     4.818    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_34_n_0
    SLICE_X23Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.942 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_70/O
                         net (fo=1, routed)           0.190     5.131    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_70_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.651 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.651    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_57_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.890 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_35/O[2]
                         net (fo=13, routed)          0.708     6.599    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_35_n_5
    SLICE_X22Y49         LUT3 (Prop_lut3_I1_O)        0.301     6.900 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_77/O
                         net (fo=2, routed)           0.726     7.626    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_77_n_0
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     7.750 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_80/O
                         net (fo=1, routed)           0.000     7.750    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_80_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.151 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_63/CO[3]
                         net (fo=1, routed)           0.001     8.152    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_63_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.423 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_36/CO[0]
                         net (fo=7, routed)           0.555     8.978    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_36_n_3
    SLICE_X23Y52         LUT5 (Prop_lut5_I0_O)        0.373     9.351 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_37/O
                         net (fo=5, routed)           1.101    10.452    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_37_n_0
    SLICE_X16Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.576 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_21_replica/O
                         net (fo=11, routed)          0.187    10.763    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_21_n_0_repN
    SLICE_X16Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.887 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_25/O
                         net (fo=78, routed)          0.851    11.738    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_25_n_0
    SLICE_X18Y50         LUT5 (Prop_lut5_I4_O)        0.124    11.862 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_39/O
                         net (fo=1, routed)           0.000    11.862    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_39_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.375 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.375    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.492 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.492    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.609 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.609    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.932 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_20/O[1]
                         net (fo=1, routed)           0.597    13.529    u_datapath/u_video/vga_inst/u_column_counter/u_scopeFace/v_val0[14]
    SLICE_X18Y54         LUT6 (Prop_lut6_I5_O)        0.306    13.835 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_5/O
                         net (fo=2, routed)           0.766    14.601    u_datapath/u_video/vga_inst/u_scopeFace/A[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      3.841    18.442 r  u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0/P[19]
                         net (fo=2, routed)           1.463    19.905    u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0_n_86
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124    20.029 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12/O
                         net (fo=1, routed)           0.000    20.029    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.579 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.579    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.850 f  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_1/CO[0]
                         net (fo=36, routed)          0.910    21.760    u_datapath/u_video/vga_inst/u_scopeFace/CO[0]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[2])
                                                      2.575    24.335 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y/P[2]
                         net (fo=60, routed)          1.328    25.663    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_n_103
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.124    25.787 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044/O
                         net (fo=1, routed)           0.000    25.787    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.320 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776/CO[3]
                         net (fo=1, routed)           0.000    26.320    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.437 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565/CO[3]
                         net (fo=1, routed)           0.000    26.437    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.554 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404/CO[3]
                         net (fo=1, routed)           0.000    26.554    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.711 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_283/CO[1]
                         net (fo=46, routed)          0.856    27.567    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_0[0]
    SLICE_X16Y54         LUT6 (Prop_lut6_I1_O)        0.332    27.899 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170/O
                         net (fo=14, routed)          0.878    28.777    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170_n_0
    SLICE_X12Y62         LUT4 (Prop_lut4_I0_O)        0.124    28.901 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172/O
                         net (fo=1, routed)           0.451    29.352    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124    29.476 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748/O
                         net (fo=1, routed)           1.109    30.585    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I5_O)        0.124    30.709 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414/O
                         net (fo=20, routed)          0.501    31.210    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124    31.334 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634/O
                         net (fo=106, routed)         1.087    32.421    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124    32.545 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164/O
                         net (fo=10, routed)          0.854    33.399    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124    33.523 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380/O
                         net (fo=1, routed)           0.690    34.213    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.617 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089/CO[3]
                         net (fo=1, routed)           0.000    34.617    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.734 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644/CO[3]
                         net (fo=1, routed)           0.000    34.734    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.963 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197/CO[2]
                         net (fo=102, routed)         0.994    35.957    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197_n_1
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.310    36.267 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_comp_2/O
                         net (fo=64, routed)          0.850    37.117    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    37.241 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119/O
                         net (fo=9, routed)           1.039    38.280    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124    38.404 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375/O
                         net (fo=1, routed)           0.000    38.404    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.936 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074/CO[3]
                         net (fo=1, routed)           0.000    38.936    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.050 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635/CO[3]
                         net (fo=1, routed)           0.000    39.050    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.278 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188/CO[2]
                         net (fo=150, routed)         0.839    40.116    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188_n_1
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.313    40.429 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040/O
                         net (fo=10, routed)          0.823    41.253    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124    41.377 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984/O
                         net (fo=1, routed)           0.925    42.302    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.852 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861/CO[3]
                         net (fo=1, routed)           0.000    42.852    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.969 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711/CO[3]
                         net (fo=1, routed)           0.000    42.969    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.086 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505/CO[3]
                         net (fo=94, routed)          1.337    44.423    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.124    44.547 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745/O
                         net (fo=17, routed)          0.737    45.284    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124    45.408 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900/O
                         net (fo=3, routed)           0.710    46.119    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    46.243 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728/O
                         net (fo=1, routed)           0.596    46.838    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    47.242 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    47.242    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.359 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304/CO[3]
                         net (fo=104, routed)         1.259    48.619    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    48.743 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502/O
                         net (fo=21, routed)          1.181    49.924    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    50.048 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290/O
                         net (fo=1, routed)           0.915    50.962    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    51.086 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152/O
                         net (fo=2, routed)           0.617    51.703    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I2_O)        0.124    51.827 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183/O
                         net (fo=119, routed)         1.059    52.887    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I1_O)        0.124    53.011 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431/O
                         net (fo=2, routed)           0.963    53.973    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431_n_0
    SLICE_X17Y69         LUT6 (Prop_lut6_I3_O)        0.124    54.097 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133/O
                         net (fo=1, routed)           0.643    54.740    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    55.260 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    55.260    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.377 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    55.377    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.494 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792/CO[3]
                         net (fo=88, routed)          1.116    56.610    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792_n_0
    SLICE_X17Y75         LUT4 (Prop_lut4_I3_O)        0.124    56.734 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_replica/O
                         net (fo=16, routed)          1.169    57.903    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_n_0_repN
    SLICE_X20Y75         LUT6 (Prop_lut6_I4_O)        0.124    58.027 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793/O
                         net (fo=3, routed)           1.020    59.047    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.124    59.171 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427/O
                         net (fo=2, routed)           0.353    59.524    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I3_O)        0.124    59.648 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580/O
                         net (fo=137, routed)         1.148    60.797    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580_n_0
    SLICE_X21Y62         LUT4 (Prop_lut4_I1_O)        0.124    60.921 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941/O
                         net (fo=2, routed)           1.210    62.131    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941_n_0
    SLICE_X24Y62         LUT6 (Prop_lut6_I3_O)        0.124    62.255 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664/O
                         net (fo=1, routed)           1.018    63.272    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    63.657 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469/CO[3]
                         net (fo=98, routed)          1.208    64.865    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469_n_0
    SLICE_X27Y68         LUT2 (Prop_lut2_I0_O)        0.124    64.989 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623/O
                         net (fo=44, routed)          0.609    65.599    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124    65.723 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493/O
                         net (fo=8, routed)           0.638    66.361    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I3_O)        0.124    66.485 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464/O
                         net (fo=1, routed)           0.717    67.202    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    67.728 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314/CO[3]
                         net (fo=117, routed)         1.295    69.023    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314_n_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.124    69.147 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636/O
                         net (fo=40, routed)          0.895    70.043    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    70.167 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676/O
                         net (fo=1, routed)           0.685    70.852    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    71.378 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    71.378    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.492 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316/CO[3]
                         net (fo=1, routed)           0.000    71.492    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.606 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215/CO[3]
                         net (fo=115, routed)         1.259    72.865    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.124    72.989 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362/O
                         net (fo=14, routed)          1.239    74.228    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.124    74.352 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380/O
                         net (fo=1, routed)           0.656    75.008    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    75.132 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237/O
                         net (fo=2, routed)           0.833    75.965    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.124    76.089 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62/O
                         net (fo=171, routed)         1.092    77.181    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124    77.305 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512/O
                         net (fo=7, routed)           1.188    78.493    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I4_O)        0.124    78.617 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327/O
                         net (fo=1, routed)           0.685    79.302    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    79.700 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216/CO[3]
                         net (fo=1, routed)           0.000    79.700    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.814 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109/CO[3]
                         net (fo=98, routed)          1.009    80.823    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.124    80.947 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551/O
                         net (fo=58, routed)          0.731    81.678    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.124    81.802 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003/O
                         net (fo=4, routed)           0.657    82.459    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003_n_0
    SLICE_X25Y72         LUT6 (Prop_lut6_I3_O)        0.124    82.583 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564/O
                         net (fo=1, routed)           0.802    83.385    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    83.911 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    83.911    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.025 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680/CO[3]
                         net (fo=129, routed)         1.544    85.568    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    85.692 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688/O
                         net (fo=12, routed)          0.921    86.614    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I2_O)        0.124    86.738 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363/O
                         net (fo=5, routed)           1.016    87.754    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124    87.878 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644/O
                         net (fo=1, routed)           0.736    88.614    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I4_O)        0.124    88.738 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321/O
                         net (fo=102, routed)         1.360    90.098    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321_n_0
    SLICE_X22Y76         LUT6 (Prop_lut6_I4_O)        0.124    90.222 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500/O
                         net (fo=6, routed)           1.098    91.320    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124    91.444 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074/O
                         net (fo=1, routed)           0.815    92.260    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I0_O)        0.124    92.384 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640/O
                         net (fo=1, routed)           0.000    92.384    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.916 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318/CO[3]
                         net (fo=221, routed)         1.037    93.953    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318_n_0
    SLICE_X27Y78         LUT4 (Prop_lut4_I0_O)        0.124    94.077 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033/O
                         net (fo=39, routed)          0.698    94.774    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033_n_0
    SLICE_X24Y78         LUT6 (Prop_lut6_I1_O)        0.124    94.898 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876/O
                         net (fo=2, routed)           0.734    95.632    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I0_O)        0.124    95.756 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454/O
                         net (fo=1, routed)           0.378    96.134    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454_n_0
    SLICE_X24Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.641 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    96.641    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.755 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619/CO[3]
                         net (fo=1, routed)           0.000    96.755    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.869 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314/CO[3]
                         net (fo=72, routed)          0.991    97.860    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314_n_0
    SLICE_X23Y81         LUT6 (Prop_lut6_I0_O)        0.124    97.984 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264/O
                         net (fo=109, routed)         1.115    99.099    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264_n_0
    SLICE_X20Y81         LUT6 (Prop_lut6_I1_O)        0.124    99.223 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730/O
                         net (fo=2, routed)           1.021   100.244    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.124   100.368 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254/O
                         net (fo=1, routed)           0.669   101.037    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   101.587 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803/CO[3]
                         net (fo=1, routed)           0.000   101.587    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.704 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432/CO[3]
                         net (fo=128, routed)         1.399   103.103    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432_n_0
    SLICE_X15Y81         LUT5 (Prop_lut5_I4_O)        0.124   103.227 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434/O
                         net (fo=15, routed)          1.687   104.914    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I1_O)        0.124   105.038 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486/O
                         net (fo=1, routed)           0.498   105.536    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124   105.660 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214/O
                         net (fo=84, routed)          0.509   106.169    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214_n_0
    SLICE_X7Y93          LUT5 (Prop_lut5_I0_O)        0.124   106.293 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88/O
                         net (fo=17, routed)          0.782   107.074    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124   107.198 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556/O
                         net (fo=56, routed)          1.109   108.307    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.124   108.431 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381/O
                         net (fo=2, routed)           0.633   109.064    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124   109.188 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916/O
                         net (fo=1, routed)           0.723   109.911    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   110.307 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545/CO[3]
                         net (fo=1, routed)           0.000   110.307    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.424 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258/CO[3]
                         net (fo=1, routed)           0.000   110.424    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.541 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109/CO[3]
                         net (fo=186, routed)         1.258   111.799    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.124   111.923 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160/O
                         net (fo=14, routed)          0.884   112.807    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124   112.931 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_comp/O
                         net (fo=1, routed)           0.939   113.870    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_n_0_repN
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.124   113.994 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_comp/O
                         net (fo=1, routed)           0.967   114.961    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_n_0_repN_1
    SLICE_X6Y91          LUT6 (Prop_lut6_I5_O)        0.124   115.085 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_comp/O
                         net (fo=9, routed)           1.110   116.196    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.124   116.320 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901/O
                         net (fo=53, routed)          0.840   117.160    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.124   117.284 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890/O
                         net (fo=2, routed)           0.649   117.932    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.124   118.056 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_comp/O
                         net (fo=1, routed)           0.768   118.824    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   119.374 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244/CO[3]
                         net (fo=1, routed)           0.000   119.374    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.491 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100/CO[3]
                         net (fo=150, routed)         1.161   120.653    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I5_O)        0.124   120.777 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469/O
                         net (fo=21, routed)          1.055   121.832    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I0_O)        0.124   121.956 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260/O
                         net (fo=1, routed)           0.785   122.741    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260_n_0
    SLICE_X16Y95         LUT5 (Prop_lut5_I3_O)        0.124   122.865 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112/O
                         net (fo=97, routed)          1.395   124.260    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112_n_0
    SLICE_X17Y87         LUT6 (Prop_lut6_I3_O)        0.124   124.384 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_comp_1/O
                         net (fo=1, routed)           0.696   125.080    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_n_0_repN_1
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.124   125.204 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_comp/O
                         net (fo=2, routed)           1.044   126.248    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I0_O)        0.124   126.372 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637/O
                         net (fo=1, routed)           0.664   127.036    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637_n_0
    SLICE_X24Y87         LUT3 (Prop_lut3_I0_O)        0.124   127.160 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410/O
                         net (fo=1, routed)           0.000   127.160    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410_n_0
    SLICE_X24Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   127.558 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000   127.558    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216_n_0
    SLICE_X24Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.672 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000   127.672    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91_n_0
    SLICE_X24Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.786 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25/CO[3]
                         net (fo=157, routed)         1.482   129.268    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   129.392 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156/O
                         net (fo=6, routed)           0.718   130.109    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156_n_0
    SLICE_X34Y88         LUT4 (Prop_lut4_I3_O)        0.124   130.233 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92/O
                         net (fo=13, routed)          1.032   131.265    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.124   131.389 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81/O
                         net (fo=4, routed)           0.577   131.966    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81_n_0
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.124   132.090 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82/O
                         net (fo=1, routed)           0.403   132.493    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124   132.617 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29/O
                         net (fo=90, routed)          0.737   133.355    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29_n_0
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.124   133.479 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173/O
                         net (fo=34, routed)          1.344   134.823    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.124   134.947 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691/O
                         net (fo=1, routed)           1.035   135.982    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124   136.106 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_comp/O
                         net (fo=1, routed)           0.000   136.106    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   136.507 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000   136.507    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.621 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000   136.621    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.735 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15/CO[3]
                         net (fo=152, routed)         0.944   137.679    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15_n_0
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124   137.803 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267/O
                         net (fo=48, routed)          1.050   138.853    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124   138.977 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461/O
                         net (fo=1, routed)           0.570   139.547    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124   139.671 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219/O
                         net (fo=1, routed)           0.654   140.325    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219_n_0
    SLICE_X28Y95         LUT4 (Prop_lut4_I0_O)        0.124   140.449 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71/O
                         net (fo=1, routed)           0.000   140.449    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   140.847 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16/CO[3]
                         net (fo=137, routed)         1.265   142.112    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16_n_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.124   142.236 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_126/O
                         net (fo=2, routed)           0.556   142.792    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_126_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I3_O)        0.124   142.916 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_37/O
                         net (fo=6, routed)           1.106   144.022    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_37_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I0_O)        0.124   144.146 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_11/O
                         net (fo=16, routed)          0.883   145.029    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_11_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I1_O)        0.124   145.153 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_3/O
                         net (fo=18, routed)          1.235   146.388    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_3_n_0
    SLICE_X19Y98         LUT5 (Prop_lut5_I4_O)        0.124   146.512 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1/O
                         net (fo=1, routed)           0.000   146.512    u_datapath/u_video/vga_inst/u_scopeFace/c_dist_steps[1]
    SLICE_X19Y98         FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972    41.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.819    41.819    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X19Y98         FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]/C
                         clock pessimism              0.011    41.830    
                         clock uncertainty           -0.095    41.736    
    SLICE_X19Y98         FDCE (Setup_fdce_C_D)        0.029    41.765    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]
  -------------------------------------------------------------------
                         required time                         41.765    
                         arrival time                        -146.512    
  -------------------------------------------------------------------
                         slack                               -104.748    

Slack (VIOLATED) :        -104.551ns  (required time - arrival time)
  Source:                 u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        144.047ns  (logic 36.493ns (25.334%)  route 107.554ns (74.666%))
  Logic Levels:           160  (CARRY4=55 DSP48E1=2 LUT2=3 LUT3=4 LUT4=15 LUT5=11 LUT6=70)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 41.637 - 40.000 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         2.124     2.124    u_datapath/u_video/vga_inst/u_column_counter/CLK
    SLICE_X24Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.456     2.580 r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/Q
                         net (fo=16, routed)          1.404     3.985    u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg_n_0_[9]
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.124     4.109 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_34/O
                         net (fo=17, routed)          0.709     4.818    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_34_n_0
    SLICE_X23Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.942 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_70/O
                         net (fo=1, routed)           0.190     5.131    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_70_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.651 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.651    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_57_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.890 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_35/O[2]
                         net (fo=13, routed)          0.708     6.599    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_35_n_5
    SLICE_X22Y49         LUT3 (Prop_lut3_I1_O)        0.301     6.900 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_77/O
                         net (fo=2, routed)           0.726     7.626    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_77_n_0
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     7.750 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_80/O
                         net (fo=1, routed)           0.000     7.750    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_80_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.151 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_63/CO[3]
                         net (fo=1, routed)           0.001     8.152    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_63_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.423 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_36/CO[0]
                         net (fo=7, routed)           0.555     8.978    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_36_n_3
    SLICE_X23Y52         LUT5 (Prop_lut5_I0_O)        0.373     9.351 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_37/O
                         net (fo=5, routed)           1.101    10.452    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_37_n_0
    SLICE_X16Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.576 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_21_replica/O
                         net (fo=11, routed)          0.187    10.763    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_21_n_0_repN
    SLICE_X16Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.887 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_25/O
                         net (fo=78, routed)          0.851    11.738    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_25_n_0
    SLICE_X18Y50         LUT5 (Prop_lut5_I4_O)        0.124    11.862 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_39/O
                         net (fo=1, routed)           0.000    11.862    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_39_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.375 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.375    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.492 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.492    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.609 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.609    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.932 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_20/O[1]
                         net (fo=1, routed)           0.597    13.529    u_datapath/u_video/vga_inst/u_column_counter/u_scopeFace/v_val0[14]
    SLICE_X18Y54         LUT6 (Prop_lut6_I5_O)        0.306    13.835 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_5/O
                         net (fo=2, routed)           0.766    14.601    u_datapath/u_video/vga_inst/u_scopeFace/A[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      3.841    18.442 r  u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0/P[19]
                         net (fo=2, routed)           1.463    19.905    u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0_n_86
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124    20.029 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12/O
                         net (fo=1, routed)           0.000    20.029    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.579 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.579    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.850 f  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_1/CO[0]
                         net (fo=36, routed)          0.910    21.760    u_datapath/u_video/vga_inst/u_scopeFace/CO[0]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[2])
                                                      2.575    24.335 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y/P[2]
                         net (fo=60, routed)          1.328    25.663    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_n_103
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.124    25.787 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044/O
                         net (fo=1, routed)           0.000    25.787    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.320 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776/CO[3]
                         net (fo=1, routed)           0.000    26.320    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.437 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565/CO[3]
                         net (fo=1, routed)           0.000    26.437    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.554 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404/CO[3]
                         net (fo=1, routed)           0.000    26.554    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.711 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_283/CO[1]
                         net (fo=46, routed)          0.856    27.567    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_0[0]
    SLICE_X16Y54         LUT6 (Prop_lut6_I1_O)        0.332    27.899 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170/O
                         net (fo=14, routed)          0.878    28.777    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170_n_0
    SLICE_X12Y62         LUT4 (Prop_lut4_I0_O)        0.124    28.901 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172/O
                         net (fo=1, routed)           0.451    29.352    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124    29.476 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748/O
                         net (fo=1, routed)           1.109    30.585    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I5_O)        0.124    30.709 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414/O
                         net (fo=20, routed)          0.501    31.210    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124    31.334 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634/O
                         net (fo=106, routed)         1.087    32.421    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124    32.545 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164/O
                         net (fo=10, routed)          0.854    33.399    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124    33.523 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380/O
                         net (fo=1, routed)           0.690    34.213    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.617 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089/CO[3]
                         net (fo=1, routed)           0.000    34.617    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.734 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644/CO[3]
                         net (fo=1, routed)           0.000    34.734    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.963 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197/CO[2]
                         net (fo=102, routed)         0.994    35.957    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197_n_1
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.310    36.267 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_comp_2/O
                         net (fo=64, routed)          0.850    37.117    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    37.241 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119/O
                         net (fo=9, routed)           1.039    38.280    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124    38.404 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375/O
                         net (fo=1, routed)           0.000    38.404    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.936 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074/CO[3]
                         net (fo=1, routed)           0.000    38.936    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.050 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635/CO[3]
                         net (fo=1, routed)           0.000    39.050    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.278 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188/CO[2]
                         net (fo=150, routed)         0.839    40.116    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188_n_1
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.313    40.429 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040/O
                         net (fo=10, routed)          0.823    41.253    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124    41.377 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984/O
                         net (fo=1, routed)           0.925    42.302    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.852 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861/CO[3]
                         net (fo=1, routed)           0.000    42.852    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.969 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711/CO[3]
                         net (fo=1, routed)           0.000    42.969    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.086 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505/CO[3]
                         net (fo=94, routed)          1.337    44.423    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.124    44.547 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745/O
                         net (fo=17, routed)          0.737    45.284    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124    45.408 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900/O
                         net (fo=3, routed)           0.710    46.119    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    46.243 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728/O
                         net (fo=1, routed)           0.596    46.838    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    47.242 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    47.242    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.359 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304/CO[3]
                         net (fo=104, routed)         1.259    48.619    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    48.743 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502/O
                         net (fo=21, routed)          1.181    49.924    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    50.048 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290/O
                         net (fo=1, routed)           0.915    50.962    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    51.086 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152/O
                         net (fo=2, routed)           0.617    51.703    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I2_O)        0.124    51.827 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183/O
                         net (fo=119, routed)         1.059    52.887    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I1_O)        0.124    53.011 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431/O
                         net (fo=2, routed)           0.963    53.973    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431_n_0
    SLICE_X17Y69         LUT6 (Prop_lut6_I3_O)        0.124    54.097 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133/O
                         net (fo=1, routed)           0.643    54.740    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    55.260 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    55.260    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.377 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    55.377    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.494 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792/CO[3]
                         net (fo=88, routed)          1.116    56.610    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792_n_0
    SLICE_X17Y75         LUT4 (Prop_lut4_I3_O)        0.124    56.734 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_replica/O
                         net (fo=16, routed)          1.169    57.903    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_n_0_repN
    SLICE_X20Y75         LUT6 (Prop_lut6_I4_O)        0.124    58.027 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793/O
                         net (fo=3, routed)           1.020    59.047    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.124    59.171 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427/O
                         net (fo=2, routed)           0.353    59.524    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I3_O)        0.124    59.648 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580/O
                         net (fo=137, routed)         1.148    60.797    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580_n_0
    SLICE_X21Y62         LUT4 (Prop_lut4_I1_O)        0.124    60.921 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941/O
                         net (fo=2, routed)           1.210    62.131    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941_n_0
    SLICE_X24Y62         LUT6 (Prop_lut6_I3_O)        0.124    62.255 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664/O
                         net (fo=1, routed)           1.018    63.272    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    63.657 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469/CO[3]
                         net (fo=98, routed)          1.208    64.865    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469_n_0
    SLICE_X27Y68         LUT2 (Prop_lut2_I0_O)        0.124    64.989 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623/O
                         net (fo=44, routed)          0.609    65.599    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124    65.723 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493/O
                         net (fo=8, routed)           0.638    66.361    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I3_O)        0.124    66.485 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464/O
                         net (fo=1, routed)           0.717    67.202    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    67.728 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314/CO[3]
                         net (fo=117, routed)         1.295    69.023    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314_n_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.124    69.147 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636/O
                         net (fo=40, routed)          0.895    70.043    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    70.167 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676/O
                         net (fo=1, routed)           0.685    70.852    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    71.378 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    71.378    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.492 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316/CO[3]
                         net (fo=1, routed)           0.000    71.492    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.606 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215/CO[3]
                         net (fo=115, routed)         1.259    72.865    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.124    72.989 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362/O
                         net (fo=14, routed)          1.239    74.228    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.124    74.352 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380/O
                         net (fo=1, routed)           0.656    75.008    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    75.132 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237/O
                         net (fo=2, routed)           0.833    75.965    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.124    76.089 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62/O
                         net (fo=171, routed)         1.092    77.181    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124    77.305 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512/O
                         net (fo=7, routed)           1.188    78.493    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I4_O)        0.124    78.617 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327/O
                         net (fo=1, routed)           0.685    79.302    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    79.700 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216/CO[3]
                         net (fo=1, routed)           0.000    79.700    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.814 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109/CO[3]
                         net (fo=98, routed)          1.009    80.823    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.124    80.947 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551/O
                         net (fo=58, routed)          0.731    81.678    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.124    81.802 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003/O
                         net (fo=4, routed)           0.657    82.459    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003_n_0
    SLICE_X25Y72         LUT6 (Prop_lut6_I3_O)        0.124    82.583 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564/O
                         net (fo=1, routed)           0.802    83.385    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    83.911 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    83.911    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.025 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680/CO[3]
                         net (fo=129, routed)         1.544    85.568    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    85.692 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688/O
                         net (fo=12, routed)          0.921    86.614    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I2_O)        0.124    86.738 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363/O
                         net (fo=5, routed)           1.016    87.754    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124    87.878 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644/O
                         net (fo=1, routed)           0.736    88.614    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I4_O)        0.124    88.738 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321/O
                         net (fo=102, routed)         1.360    90.098    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321_n_0
    SLICE_X22Y76         LUT6 (Prop_lut6_I4_O)        0.124    90.222 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500/O
                         net (fo=6, routed)           1.098    91.320    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124    91.444 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074/O
                         net (fo=1, routed)           0.815    92.260    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I0_O)        0.124    92.384 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640/O
                         net (fo=1, routed)           0.000    92.384    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.916 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318/CO[3]
                         net (fo=221, routed)         1.037    93.953    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318_n_0
    SLICE_X27Y78         LUT4 (Prop_lut4_I0_O)        0.124    94.077 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033/O
                         net (fo=39, routed)          0.698    94.774    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033_n_0
    SLICE_X24Y78         LUT6 (Prop_lut6_I1_O)        0.124    94.898 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876/O
                         net (fo=2, routed)           0.734    95.632    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I0_O)        0.124    95.756 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454/O
                         net (fo=1, routed)           0.378    96.134    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454_n_0
    SLICE_X24Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.641 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    96.641    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.755 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619/CO[3]
                         net (fo=1, routed)           0.000    96.755    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.869 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314/CO[3]
                         net (fo=72, routed)          0.991    97.860    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314_n_0
    SLICE_X23Y81         LUT6 (Prop_lut6_I0_O)        0.124    97.984 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264/O
                         net (fo=109, routed)         1.115    99.099    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264_n_0
    SLICE_X20Y81         LUT6 (Prop_lut6_I1_O)        0.124    99.223 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730/O
                         net (fo=2, routed)           1.021   100.244    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.124   100.368 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254/O
                         net (fo=1, routed)           0.669   101.037    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   101.587 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803/CO[3]
                         net (fo=1, routed)           0.000   101.587    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.704 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432/CO[3]
                         net (fo=128, routed)         1.399   103.103    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432_n_0
    SLICE_X15Y81         LUT5 (Prop_lut5_I4_O)        0.124   103.227 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434/O
                         net (fo=15, routed)          1.687   104.914    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I1_O)        0.124   105.038 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486/O
                         net (fo=1, routed)           0.498   105.536    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124   105.660 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214/O
                         net (fo=84, routed)          0.509   106.169    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214_n_0
    SLICE_X7Y93          LUT5 (Prop_lut5_I0_O)        0.124   106.293 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88/O
                         net (fo=17, routed)          0.782   107.074    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124   107.198 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556/O
                         net (fo=56, routed)          1.109   108.307    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.124   108.431 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381/O
                         net (fo=2, routed)           0.633   109.064    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124   109.188 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916/O
                         net (fo=1, routed)           0.723   109.911    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   110.307 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545/CO[3]
                         net (fo=1, routed)           0.000   110.307    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.424 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258/CO[3]
                         net (fo=1, routed)           0.000   110.424    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.541 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109/CO[3]
                         net (fo=186, routed)         1.258   111.799    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.124   111.923 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160/O
                         net (fo=14, routed)          0.884   112.807    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124   112.931 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_comp/O
                         net (fo=1, routed)           0.939   113.870    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_n_0_repN
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.124   113.994 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_comp/O
                         net (fo=1, routed)           0.967   114.961    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_n_0_repN_1
    SLICE_X6Y91          LUT6 (Prop_lut6_I5_O)        0.124   115.085 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_comp/O
                         net (fo=9, routed)           1.110   116.196    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.124   116.320 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901/O
                         net (fo=53, routed)          0.840   117.160    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.124   117.284 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890/O
                         net (fo=2, routed)           0.649   117.932    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.124   118.056 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_comp/O
                         net (fo=1, routed)           0.768   118.824    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   119.374 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244/CO[3]
                         net (fo=1, routed)           0.000   119.374    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.491 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100/CO[3]
                         net (fo=150, routed)         1.161   120.653    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I5_O)        0.124   120.777 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469/O
                         net (fo=21, routed)          1.055   121.832    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I0_O)        0.124   121.956 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260/O
                         net (fo=1, routed)           0.785   122.741    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260_n_0
    SLICE_X16Y95         LUT5 (Prop_lut5_I3_O)        0.124   122.865 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112/O
                         net (fo=97, routed)          1.395   124.260    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112_n_0
    SLICE_X17Y87         LUT6 (Prop_lut6_I3_O)        0.124   124.384 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_comp_1/O
                         net (fo=1, routed)           0.696   125.080    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_n_0_repN_1
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.124   125.204 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_comp/O
                         net (fo=2, routed)           1.044   126.248    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I0_O)        0.124   126.372 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637/O
                         net (fo=1, routed)           0.664   127.036    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637_n_0
    SLICE_X24Y87         LUT3 (Prop_lut3_I0_O)        0.124   127.160 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410/O
                         net (fo=1, routed)           0.000   127.160    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410_n_0
    SLICE_X24Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   127.558 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000   127.558    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216_n_0
    SLICE_X24Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.672 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000   127.672    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91_n_0
    SLICE_X24Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.786 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25/CO[3]
                         net (fo=157, routed)         1.482   129.268    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   129.392 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156/O
                         net (fo=6, routed)           0.718   130.109    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156_n_0
    SLICE_X34Y88         LUT4 (Prop_lut4_I3_O)        0.124   130.233 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92/O
                         net (fo=13, routed)          1.032   131.265    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.124   131.389 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81/O
                         net (fo=4, routed)           0.577   131.966    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81_n_0
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.124   132.090 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82/O
                         net (fo=1, routed)           0.403   132.493    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124   132.617 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29/O
                         net (fo=90, routed)          0.737   133.355    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29_n_0
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.124   133.479 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173/O
                         net (fo=34, routed)          1.344   134.823    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.124   134.947 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691/O
                         net (fo=1, routed)           1.035   135.982    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124   136.106 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_comp/O
                         net (fo=1, routed)           0.000   136.106    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   136.507 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000   136.507    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.621 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000   136.621    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.735 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15/CO[3]
                         net (fo=152, routed)         0.944   137.679    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15_n_0
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124   137.803 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267/O
                         net (fo=48, routed)          1.050   138.853    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124   138.977 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461/O
                         net (fo=1, routed)           0.570   139.547    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124   139.671 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219/O
                         net (fo=1, routed)           0.654   140.325    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219_n_0
    SLICE_X28Y95         LUT4 (Prop_lut4_I0_O)        0.124   140.449 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71/O
                         net (fo=1, routed)           0.000   140.449    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   140.847 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16/CO[3]
                         net (fo=137, routed)         1.265   142.112    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16_n_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.124   142.236 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_126/O
                         net (fo=2, routed)           0.556   142.792    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_126_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I3_O)        0.124   142.916 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_37/O
                         net (fo=6, routed)           1.106   144.022    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_37_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I0_O)        0.124   144.146 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_11/O
                         net (fo=16, routed)          0.883   145.029    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_11_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I1_O)        0.124   145.153 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_3/O
                         net (fo=18, routed)          0.866   146.020    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_3_n_0
    SLICE_X38Y100        LUT2 (Prop_lut2_I1_O)        0.152   146.172 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1/O
                         net (fo=1, routed)           0.000   146.172    u_datapath/u_video/vga_inst/u_scopeFace/c_dist_steps[3]
    SLICE_X38Y100        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972    41.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.637    41.637    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X38Y100        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]/C
                         clock pessimism              0.003    41.640    
                         clock uncertainty           -0.095    41.546    
    SLICE_X38Y100        FDCE (Setup_fdce_C_D)        0.075    41.621    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]
  -------------------------------------------------------------------
                         required time                         41.621    
                         arrival time                        -146.172    
  -------------------------------------------------------------------
                         slack                               -104.551    

Slack (MET) :             14.966ns  (required time - arrival time)
  Source:                 u_datapath/u_video/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_row_counter/w_processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.945ns  (logic 0.707ns (17.922%)  route 3.238ns (82.078%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 41.650 - 40.000 ) 
    Source Clock Delay      (SCD):    2.124ns = ( 22.124 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106    22.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    20.000 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         2.124    22.124    u_datapath/u_video/vga_inst/CLK
    SLICE_X24Y49         FDRE                                         r  u_datapath/u_video/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.459    22.583 r  u_datapath/u_video/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           1.878    24.461    u_datapath/u_video/vga_inst/u_row_counter/w_processQ_reg[0]_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I3_O)        0.124    24.585 f  u_datapath/u_video/vga_inst/u_row_counter/w_processQ[9]_i_4/O
                         net (fo=1, routed)           0.474    25.059    u_datapath/u_video/vga_inst/u_row_counter/w_processQ[9]_i_4_n_0
    SLICE_X21Y104        LUT3 (Prop_lut3_I0_O)        0.124    25.183 r  u_datapath/u_video/vga_inst/u_row_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.886    26.069    u_datapath/u_video/vga_inst/u_row_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X20Y104        FDRE                                         r  u_datapath/u_video/vga_inst/u_row_counter/w_processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972    41.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.650    41.650    u_datapath/u_video/vga_inst/u_row_counter/CLK
    SLICE_X20Y104        FDRE                                         r  u_datapath/u_video/vga_inst/u_row_counter/w_processQ_reg[0]/C
                         clock pessimism              0.003    41.653    
                         clock uncertainty           -0.095    41.559    
    SLICE_X20Y104        FDRE (Setup_fdre_C_R)       -0.524    41.035    u_datapath/u_video/vga_inst/u_row_counter/w_processQ_reg[0]
  -------------------------------------------------------------------
                         required time                         41.035    
                         arrival time                         -26.069    
  -------------------------------------------------------------------
                         slack                                 14.966    

Slack (MET) :             14.966ns  (required time - arrival time)
  Source:                 u_datapath/u_video/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_row_counter/w_processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.945ns  (logic 0.707ns (17.922%)  route 3.238ns (82.078%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 41.650 - 40.000 ) 
    Source Clock Delay      (SCD):    2.124ns = ( 22.124 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106    22.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    20.000 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         2.124    22.124    u_datapath/u_video/vga_inst/CLK
    SLICE_X24Y49         FDRE                                         r  u_datapath/u_video/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.459    22.583 r  u_datapath/u_video/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           1.878    24.461    u_datapath/u_video/vga_inst/u_row_counter/w_processQ_reg[0]_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I3_O)        0.124    24.585 f  u_datapath/u_video/vga_inst/u_row_counter/w_processQ[9]_i_4/O
                         net (fo=1, routed)           0.474    25.059    u_datapath/u_video/vga_inst/u_row_counter/w_processQ[9]_i_4_n_0
    SLICE_X21Y104        LUT3 (Prop_lut3_I0_O)        0.124    25.183 r  u_datapath/u_video/vga_inst/u_row_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.886    26.069    u_datapath/u_video/vga_inst/u_row_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X20Y104        FDRE                                         r  u_datapath/u_video/vga_inst/u_row_counter/w_processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972    41.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.650    41.650    u_datapath/u_video/vga_inst/u_row_counter/CLK
    SLICE_X20Y104        FDRE                                         r  u_datapath/u_video/vga_inst/u_row_counter/w_processQ_reg[1]/C
                         clock pessimism              0.003    41.653    
                         clock uncertainty           -0.095    41.559    
    SLICE_X20Y104        FDRE (Setup_fdre_C_R)       -0.524    41.035    u_datapath/u_video/vga_inst/u_row_counter/w_processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         41.035    
                         arrival time                         -26.069    
  -------------------------------------------------------------------
                         slack                                 14.966    

Slack (MET) :             14.966ns  (required time - arrival time)
  Source:                 u_datapath/u_video/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_row_counter/w_processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.945ns  (logic 0.707ns (17.922%)  route 3.238ns (82.078%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 41.650 - 40.000 ) 
    Source Clock Delay      (SCD):    2.124ns = ( 22.124 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106    22.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    20.000 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         2.124    22.124    u_datapath/u_video/vga_inst/CLK
    SLICE_X24Y49         FDRE                                         r  u_datapath/u_video/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.459    22.583 r  u_datapath/u_video/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           1.878    24.461    u_datapath/u_video/vga_inst/u_row_counter/w_processQ_reg[0]_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I3_O)        0.124    24.585 f  u_datapath/u_video/vga_inst/u_row_counter/w_processQ[9]_i_4/O
                         net (fo=1, routed)           0.474    25.059    u_datapath/u_video/vga_inst/u_row_counter/w_processQ[9]_i_4_n_0
    SLICE_X21Y104        LUT3 (Prop_lut3_I0_O)        0.124    25.183 r  u_datapath/u_video/vga_inst/u_row_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.886    26.069    u_datapath/u_video/vga_inst/u_row_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X20Y104        FDRE                                         r  u_datapath/u_video/vga_inst/u_row_counter/w_processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972    41.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.650    41.650    u_datapath/u_video/vga_inst/u_row_counter/CLK
    SLICE_X20Y104        FDRE                                         r  u_datapath/u_video/vga_inst/u_row_counter/w_processQ_reg[2]/C
                         clock pessimism              0.003    41.653    
                         clock uncertainty           -0.095    41.559    
    SLICE_X20Y104        FDRE (Setup_fdre_C_R)       -0.524    41.035    u_datapath/u_video/vga_inst/u_row_counter/w_processQ_reg[2]
  -------------------------------------------------------------------
                         required time                         41.035    
                         arrival time                         -26.069    
  -------------------------------------------------------------------
                         slack                                 14.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_datapath/u_video/vga_inst/u_scopeFace/fff_side_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/o_G_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.597%)  route 0.098ns (34.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.628     0.628    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X15Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/fff_side_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDCE (Prop_fdce_C_Q)         0.141     0.769 r  u_datapath/u_video/vga_inst/u_scopeFace/fff_side_reg/Q
                         net (fo=8, routed)           0.098     0.866    u_datapath/u_video/vga_inst/u_scopeFace/fff_side
    SLICE_X14Y102        LUT5 (Prop_lut5_I3_O)        0.045     0.911 r  u_datapath/u_video/vga_inst/u_scopeFace/o_G[2]_i_1/O
                         net (fo=1, routed)           0.000     0.911    u_datapath/u_video/vga_inst/u_scopeFace/o_G[2]_i_1_n_0
    SLICE_X14Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/o_G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.900     0.900    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X14Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/o_G_reg[2]/C
                         clock pessimism             -0.259     0.641    
    SLICE_X14Y102        FDCE (Hold_fdce_C_D)         0.121     0.762    u_datapath/u_video/vga_inst/u_scopeFace/o_G_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_datapath/u_video/vga_inst/u_scopeFace/fff_side_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/o_B_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.628     0.628    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X15Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/fff_side_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDCE (Prop_fdce_C_Q)         0.141     0.769 f  u_datapath/u_video/vga_inst/u_scopeFace/fff_side_reg/Q
                         net (fo=8, routed)           0.100     0.868    u_datapath/u_video/vga_inst/u_scopeFace/fff_side
    SLICE_X14Y102        LUT6 (Prop_lut6_I2_O)        0.045     0.913 r  u_datapath/u_video/vga_inst/u_scopeFace/o_B[5]_i_1/O
                         net (fo=1, routed)           0.000     0.913    u_datapath/u_video/vga_inst/u_scopeFace/o_B[5]_i_1_n_0
    SLICE_X14Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/o_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.900     0.900    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X14Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/o_B_reg[5]/C
                         clock pessimism             -0.259     0.641    
    SLICE_X14Y102        FDCE (Hold_fdce_C_D)         0.121     0.762    u_datapath/u_video/vga_inst/u_scopeFace/o_B_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/enc_r/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626     0.626    u_datapath/u_video/dvid_inst/enc_r/clk_out1
    SLICE_X8Y108         FDRE                                         r  u_datapath/u_video/dvid_inst/enc_r/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164     0.790 r  u_datapath/u_video/dvid_inst/enc_r/encoded_reg[8]/Q
                         net (fo=1, routed)           0.056     0.845    u_datapath/u_video/dvid_inst/encoded[8]
    SLICE_X8Y108         FDRE                                         r  u_datapath/u_video/dvid_inst/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.898     0.898    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X8Y108         FDRE                                         r  u_datapath/u_video/dvid_inst/latched_red_reg[8]/C
                         clock pessimism             -0.272     0.626    
    SLICE_X8Y108         FDRE (Hold_fdre_C_D)         0.060     0.686    u_datapath/u_video/dvid_inst/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/enc_b/encoded_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/latched_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624     0.624    u_datapath/u_video/dvid_inst/enc_b/clk_out1
    SLICE_X18Y107        FDRE                                         r  u_datapath/u_video/dvid_inst/enc_b/encoded_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y107        FDRE (Prop_fdre_C_Q)         0.164     0.788 r  u_datapath/u_video/dvid_inst/enc_b/encoded_reg[5]/Q
                         net (fo=1, routed)           0.056     0.843    u_datapath/u_video/dvid_inst/enc_b_n_13
    SLICE_X18Y107        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.897     0.897    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X18Y107        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_blue_reg[5]/C
                         clock pessimism             -0.273     0.624    
    SLICE_X18Y107        FDRE (Hold_fdre_C_D)         0.060     0.684    u_datapath/u_video/dvid_inst/latched_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/enc_g/encoded_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/latched_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623     0.623    u_datapath/u_video/dvid_inst/enc_g/clk_out1
    SLICE_X17Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/enc_g/encoded_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y111        FDRE (Prop_fdre_C_Q)         0.141     0.764 r  u_datapath/u_video/dvid_inst/enc_g/encoded_reg[7]/Q
                         net (fo=1, routed)           0.110     0.874    u_datapath/u_video/dvid_inst/enc_g_n_22
    SLICE_X17Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.896     0.896    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X17Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_green_reg[7]/C
                         clock pessimism             -0.273     0.623    
    SLICE_X17Y111        FDRE (Hold_fdre_C_D)         0.072     0.695    u_datapath/u_video/dvid_inst/latched_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_datapath/u_video/vga_inst/u_scopeFace/c_top_u10_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/fff_top_u10_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624     0.624    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X23Y103        FDPE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/c_top_u10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y103        FDPE (Prop_fdpe_C_Q)         0.141     0.765 r  u_datapath/u_video/vga_inst/u_scopeFace/c_top_u10_reg[0]/Q
                         net (fo=1, routed)           0.113     0.878    u_datapath/u_video/vga_inst/u_scopeFace/c_top_u10[0]
    SLICE_X23Y103        FDPE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/fff_top_u10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.896     0.896    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X23Y103        FDPE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/fff_top_u10_reg[0]/C
                         clock pessimism             -0.272     0.624    
    SLICE_X23Y103        FDPE (Hold_fdpe_C_D)         0.075     0.699    u_datapath/u_video/vga_inst/u_scopeFace/fff_top_u10_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_datapath/u_video/vga_inst/u_scopeFace/c_top_u10_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/fff_top_u10_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624     0.624    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X23Y103        FDPE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/c_top_u10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y103        FDPE (Prop_fdpe_C_Q)         0.141     0.765 r  u_datapath/u_video/vga_inst/u_scopeFace/c_top_u10_reg[1]/Q
                         net (fo=1, routed)           0.116     0.881    u_datapath/u_video/vga_inst/u_scopeFace/c_top_u10[1]
    SLICE_X23Y103        FDPE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/fff_top_u10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.896     0.896    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X23Y103        FDPE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/fff_top_u10_reg[1]/C
                         clock pessimism             -0.272     0.624    
    SLICE_X23Y103        FDPE (Hold_fdpe_C_D)         0.076     0.700    u_datapath/u_video/vga_inst/u_scopeFace/fff_top_u10_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/c_bot_u10_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.256ns (52.419%)  route 0.232ns (47.581%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.694     0.694    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X19Y98         FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y98         FDCE (Prop_fdce_C_Q)         0.141     0.835 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]/Q
                         net (fo=21, routed)          0.232     1.068    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]
    SLICE_X19Y103        LUT5 (Prop_lut5_I3_O)        0.045     1.113 r  u_datapath/u_video/vga_inst/u_scopeFace/c_bot_u10[8]_i_2/O
                         net (fo=1, routed)           0.000     1.113    u_datapath/u_video/vga_inst/u_scopeFace/c_bot_u10[8]_i_2_n_0
    SLICE_X19Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.183 r  u_datapath/u_video/vga_inst/u_scopeFace/c_bot_u10_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.183    u_datapath/u_video/vga_inst/u_scopeFace/i_val[7]
    SLICE_X19Y103        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/c_bot_u10_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.898     0.898    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X19Y103        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/c_bot_u10_reg[7]/C
                         clock pessimism             -0.005     0.893    
    SLICE_X19Y103        FDCE (Hold_fdce_C_D)         0.105     0.998    u_datapath/u_video/vga_inst/u_scopeFace/c_bot_u10_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/enc_g/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.625     0.625    u_datapath/u_video/dvid_inst/enc_g/clk_out1
    SLICE_X15Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/enc_g/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.141     0.766 r  u_datapath/u_video/dvid_inst/enc_g/encoded_reg[0]/Q
                         net (fo=1, routed)           0.116     0.882    u_datapath/u_video/dvid_inst/enc_g_n_28
    SLICE_X14Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.897     0.897    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X14Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_green_reg[0]/C
                         clock pessimism             -0.259     0.638    
    SLICE_X14Y110        FDRE (Hold_fdre_C_D)         0.059     0.697    u_datapath/u_video/dvid_inst/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/enc_g/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/latched_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623     0.623    u_datapath/u_video/dvid_inst/enc_g/clk_out1
    SLICE_X17Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/enc_g/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y111        FDRE (Prop_fdre_C_Q)         0.141     0.764 r  u_datapath/u_video/dvid_inst/enc_g/encoded_reg[1]/Q
                         net (fo=1, routed)           0.116     0.880    u_datapath/u_video/dvid_inst/enc_g_n_27
    SLICE_X17Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.896     0.896    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X17Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_green_reg[1]/C
                         clock pessimism             -0.273     0.623    
    SLICE_X17Y111        FDRE (Hold_fdre_C_D)         0.071     0.694    u_datapath/u_video/dvid_inst/latched_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X19Y108    u_datapath/u_video/dvid_inst/latched_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X19Y108    u_datapath/u_video/dvid_inst/latched_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X19Y109    u_datapath/u_video/dvid_inst/latched_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X19Y108    u_datapath/u_video/dvid_inst/latched_blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X19Y109    u_datapath/u_video/dvid_inst/latched_blue_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X18Y107    u_datapath/u_video/dvid_inst/latched_blue_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X19Y107    u_datapath/u_video/dvid_inst/latched_blue_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X19Y109    u_datapath/u_video/dvid_inst/latched_blue_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y108    u_datapath/u_video/dvid_inst/latched_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y108    u_datapath/u_video/dvid_inst/latched_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y108    u_datapath/u_video/dvid_inst/latched_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y108    u_datapath/u_video/dvid_inst/latched_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y109    u_datapath/u_video/dvid_inst/latched_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y109    u_datapath/u_video/dvid_inst/latched_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y108    u_datapath/u_video/dvid_inst/latched_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y108    u_datapath/u_video/dvid_inst/latched_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y109    u_datapath/u_video/dvid_inst/latched_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y109    u_datapath/u_video/dvid_inst/latched_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y108    u_datapath/u_video/dvid_inst/latched_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y108    u_datapath/u_video/dvid_inst/latched_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y108    u_datapath/u_video/dvid_inst/latched_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y108    u_datapath/u_video/dvid_inst/latched_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y109    u_datapath/u_video/dvid_inst/latched_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y109    u_datapath/u_video/dvid_inst/latched_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y108    u_datapath/u_video/dvid_inst/latched_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y108    u_datapath/u_video/dvid_inst/latched_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y109    u_datapath/u_video/dvid_inst/latched_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y109    u_datapath/u_video/dvid_inst/latched_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 u_datapath/u_video/dvid_inst/shift_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_datapath/u_video/dvid_inst/ODDR_green/D2
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 0.518ns (7.404%)  route 6.478ns (92.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 9.688 - 8.000 ) 
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.768     1.768    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X18Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y111        FDRE (Prop_fdre_C_Q)         0.518     2.286 r  u_datapath/u_video/dvid_inst/shift_green_reg[1]/Q
                         net (fo=1, routed)           6.478     8.765    u_datapath/u_video/dvid_inst/shift_green[1]
    OLOGIC_X1Y136        ODDR                                         r  u_datapath/u_video/dvid_inst/ODDR_green/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     9.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.688     9.688    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  u_datapath/u_video/dvid_inst/ODDR_green/C
                         clock pessimism              0.003     9.691    
                         clock uncertainty           -0.072     9.619    
    OLOGIC_X1Y136        ODDR (Setup_oddr_C_D2)      -0.834     8.785    u_datapath/u_video/dvid_inst/ODDR_green
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 u_datapath/u_video/dvid_inst/shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_datapath/u_video/dvid_inst/ODDR_blue/D1
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 0.456ns (6.563%)  route 6.492ns (93.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 9.691 - 8.000 ) 
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.768     1.768    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X19Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y111        FDRE (Prop_fdre_C_Q)         0.456     2.224 r  u_datapath/u_video/dvid_inst/shift_blue_reg[0]/Q
                         net (fo=1, routed)           6.492     8.717    u_datapath/u_video/dvid_inst/shift_blue[0]
    OLOGIC_X1Y140        ODDR                                         r  u_datapath/u_video/dvid_inst/ODDR_blue/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     9.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.691     9.691    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  u_datapath/u_video/dvid_inst/ODDR_blue/C
                         clock pessimism              0.003     9.694    
                         clock uncertainty           -0.072     9.622    
    OLOGIC_X1Y140        ODDR (Setup_oddr_C_D1)      -0.834     8.788    u_datapath/u_video/dvid_inst/ODDR_blue
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 u_datapath/u_video/dvid_inst/shift_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_datapath/u_video/dvid_inst/ODDR_blue/D2
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.708ns  (logic 0.518ns (7.722%)  route 6.190ns (92.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 9.691 - 8.000 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.769     1.769    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X18Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_fdre_C_Q)         0.518     2.287 r  u_datapath/u_video/dvid_inst/shift_blue_reg[1]/Q
                         net (fo=1, routed)           6.190     8.478    u_datapath/u_video/dvid_inst/shift_blue[1]
    OLOGIC_X1Y140        ODDR                                         r  u_datapath/u_video/dvid_inst/ODDR_blue/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     9.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.691     9.691    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  u_datapath/u_video/dvid_inst/ODDR_blue/C
                         clock pessimism              0.003     9.694    
                         clock uncertainty           -0.072     9.622    
    OLOGIC_X1Y140        ODDR (Setup_oddr_C_D2)      -0.834     8.788    u_datapath/u_video/dvid_inst/ODDR_blue
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 u_datapath/u_video/dvid_inst/shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_datapath/u_video/dvid_inst/ODDR_green/D1
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.668ns  (logic 0.518ns (7.769%)  route 6.150ns (92.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 9.688 - 8.000 ) 
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.768     1.768    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X16Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y111        FDRE (Prop_fdre_C_Q)         0.518     2.286 r  u_datapath/u_video/dvid_inst/shift_green_reg[0]/Q
                         net (fo=1, routed)           6.150     8.436    u_datapath/u_video/dvid_inst/shift_green[0]
    OLOGIC_X1Y136        ODDR                                         r  u_datapath/u_video/dvid_inst/ODDR_green/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     9.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.688     9.688    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  u_datapath/u_video/dvid_inst/ODDR_green/C
                         clock pessimism              0.003     9.691    
                         clock uncertainty           -0.072     9.619    
    OLOGIC_X1Y136        ODDR (Setup_oddr_C_D1)      -0.834     8.785    u_datapath/u_video/dvid_inst/ODDR_green
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 u_datapath/u_video/dvid_inst/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_datapath/u_video/dvid_inst/ODDR_clock/D2
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 0.419ns (6.560%)  route 5.969ns (93.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.693ns = ( 9.693 - 8.000 ) 
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.768     1.768    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X19Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y111        FDRE (Prop_fdre_C_Q)         0.419     2.187 r  u_datapath/u_video/dvid_inst/shift_clock_reg[2]/Q
                         net (fo=2, routed)           5.969     8.156    u_datapath/u_video/dvid_inst/shift_clock__0__0[2]
    OLOGIC_X1Y148        ODDR                                         r  u_datapath/u_video/dvid_inst/ODDR_clock/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     9.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.693     9.693    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  u_datapath/u_video/dvid_inst/ODDR_clock/C
                         clock pessimism              0.003     9.696    
                         clock uncertainty           -0.072     9.624    
    OLOGIC_X1Y148        ODDR (Setup_oddr_C_D2)      -1.007     8.617    u_datapath/u_video/dvid_inst/ODDR_clock
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 u_datapath/u_video/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_datapath/u_video/dvid_inst/ODDR_clock/D1
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 0.456ns (7.043%)  route 6.018ns (92.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.693ns = ( 9.693 - 8.000 ) 
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.768     1.768    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X19Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y111        FDRE (Prop_fdre_C_Q)         0.456     2.224 r  u_datapath/u_video/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=1, routed)           6.018     8.243    u_datapath/u_video/dvid_inst/shift_clock__0[0]
    OLOGIC_X1Y148        ODDR                                         r  u_datapath/u_video/dvid_inst/ODDR_clock/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     9.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.693     9.693    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  u_datapath/u_video/dvid_inst/ODDR_clock/C
                         clock pessimism              0.003     9.696    
                         clock uncertainty           -0.072     9.624    
    OLOGIC_X1Y148        ODDR (Setup_oddr_C_D1)      -0.834     8.790    u_datapath/u_video/dvid_inst/ODDR_clock
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 u_datapath/u_video/dvid_inst/phase_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.642ns (25.807%)  route 1.846ns (74.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 9.650 - 8.000 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.769     1.769    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X8Y109         FDRE                                         r  u_datapath/u_video/dvid_inst/phase_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.518     2.287 r  u_datapath/u_video/dvid_inst/phase_reg[0]/Q
                         net (fo=31, routed)          1.256     3.543    u_datapath/u_video/dvid_inst/phase_reg_n_0_[0]
    SLICE_X16Y110        LUT2 (Prop_lut2_I1_O)        0.124     3.667 r  u_datapath/u_video/dvid_inst/shift_red[9]_i_1/O
                         net (fo=6, routed)           0.590     4.257    u_datapath/u_video/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X16Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     9.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.650     9.650    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X16Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[8]/C
                         clock pessimism              0.075     9.725    
                         clock uncertainty           -0.072     9.653    
    SLICE_X16Y110        FDRE (Setup_fdre_C_R)       -0.524     9.129    u_datapath/u_video/dvid_inst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -4.257    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 u_datapath/u_video/dvid_inst/phase_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.642ns (25.807%)  route 1.846ns (74.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 9.650 - 8.000 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.769     1.769    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X8Y109         FDRE                                         r  u_datapath/u_video/dvid_inst/phase_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.518     2.287 r  u_datapath/u_video/dvid_inst/phase_reg[0]/Q
                         net (fo=31, routed)          1.256     3.543    u_datapath/u_video/dvid_inst/phase_reg_n_0_[0]
    SLICE_X16Y110        LUT2 (Prop_lut2_I1_O)        0.124     3.667 r  u_datapath/u_video/dvid_inst/shift_red[9]_i_1/O
                         net (fo=6, routed)           0.590     4.257    u_datapath/u_video/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X16Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     9.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.650     9.650    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X16Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[9]/C
                         clock pessimism              0.075     9.725    
                         clock uncertainty           -0.072     9.653    
    SLICE_X16Y110        FDRE (Setup_fdre_C_R)       -0.524     9.129    u_datapath/u_video/dvid_inst/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -4.257    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 u_datapath/u_video/dvid_inst/phase_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.642ns (25.807%)  route 1.846ns (74.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 9.650 - 8.000 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.769     1.769    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X8Y109         FDRE                                         r  u_datapath/u_video/dvid_inst/phase_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.518     2.287 r  u_datapath/u_video/dvid_inst/phase_reg[0]/Q
                         net (fo=31, routed)          1.256     3.543    u_datapath/u_video/dvid_inst/phase_reg_n_0_[0]
    SLICE_X16Y110        LUT2 (Prop_lut2_I1_O)        0.124     3.667 r  u_datapath/u_video/dvid_inst/shift_red[9]_i_1/O
                         net (fo=6, routed)           0.590     4.257    u_datapath/u_video/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X16Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     9.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.650     9.650    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X16Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[8]/C
                         clock pessimism              0.075     9.725    
                         clock uncertainty           -0.072     9.653    
    SLICE_X16Y110        FDRE (Setup_fdre_C_R)       -0.524     9.129    u_datapath/u_video/dvid_inst/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -4.257    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 u_datapath/u_video/dvid_inst/phase_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.642ns (25.807%)  route 1.846ns (74.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 9.650 - 8.000 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.769     1.769    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X8Y109         FDRE                                         r  u_datapath/u_video/dvid_inst/phase_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.518     2.287 r  u_datapath/u_video/dvid_inst/phase_reg[0]/Q
                         net (fo=31, routed)          1.256     3.543    u_datapath/u_video/dvid_inst/phase_reg_n_0_[0]
    SLICE_X16Y110        LUT2 (Prop_lut2_I1_O)        0.124     3.667 r  u_datapath/u_video/dvid_inst/shift_red[9]_i_1/O
                         net (fo=6, routed)           0.590     4.257    u_datapath/u_video/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X16Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     9.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.650     9.650    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X16Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[9]/C
                         clock pessimism              0.075     9.725    
                         clock uncertainty           -0.072     9.653    
    SLICE_X16Y110        FDRE (Setup_fdre_C_R)       -0.524     9.129    u_datapath/u_video/dvid_inst/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -4.257    
  -------------------------------------------------------------------
                         slack                                  4.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.168%)  route 0.139ns (42.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.626     0.626    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X11Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.141     0.767 r  u_datapath/u_video/dvid_inst/shift_red_reg[8]/Q
                         net (fo=1, routed)           0.139     0.906    u_datapath/u_video/dvid_inst/shift_red_reg_n_0_[8]
    SLICE_X8Y109         LUT5 (Prop_lut5_I0_O)        0.045     0.951 r  u_datapath/u_video/dvid_inst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.951    u_datapath/u_video/dvid_inst/shift_red[6]_i_1_n_0
    SLICE_X8Y109         FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.898     0.898    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X8Y109         FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[6]/C
                         clock pessimism             -0.234     0.664    
    SLICE_X8Y109         FDRE (Hold_fdre_C_D)         0.121     0.785    u_datapath/u_video/dvid_inst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.623     0.623    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X17Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y110        FDRE (Prop_fdre_C_Q)         0.141     0.764 r  u_datapath/u_video/dvid_inst/shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.130     0.894    u_datapath/u_video/dvid_inst/shift_blue__0[6]
    SLICE_X18Y111        LUT5 (Prop_lut5_I0_O)        0.045     0.939 r  u_datapath/u_video/dvid_inst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     0.939    u_datapath/u_video/dvid_inst/shift_blue[4]_i_1_n_0
    SLICE_X18Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.896     0.896    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X18Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[4]/C
                         clock pessimism             -0.257     0.639    
    SLICE_X18Y111        FDRE (Hold_fdre_C_D)         0.120     0.759    u_datapath/u_video/dvid_inst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.623     0.623    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X18Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y111        FDRE (Prop_fdre_C_Q)         0.164     0.787 r  u_datapath/u_video/dvid_inst/shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.082     0.869    u_datapath/u_video/dvid_inst/shift_blue__0[4]
    SLICE_X19Y111        LUT5 (Prop_lut5_I0_O)        0.045     0.914 r  u_datapath/u_video/dvid_inst/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     0.914    u_datapath/u_video/dvid_inst/shift_blue[2]_i_1_n_0
    SLICE_X19Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.896     0.896    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X19Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[2]/C
                         clock pessimism             -0.260     0.636    
    SLICE_X19Y111        FDRE (Hold_fdre_C_D)         0.091     0.727    u_datapath/u_video/dvid_inst/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.623     0.623    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X16Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y110        FDRE (Prop_fdre_C_Q)         0.164     0.787 r  u_datapath/u_video/dvid_inst/shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.082     0.869    u_datapath/u_video/dvid_inst/shift_blue__0[8]
    SLICE_X17Y110        LUT5 (Prop_lut5_I0_O)        0.045     0.914 r  u_datapath/u_video/dvid_inst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.914    u_datapath/u_video/dvid_inst/shift_blue[6]_i_1_n_0
    SLICE_X17Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.896     0.896    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X17Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[6]/C
                         clock pessimism             -0.260     0.636    
    SLICE_X17Y110        FDRE (Hold_fdre_C_D)         0.091     0.727    u_datapath/u_video/dvid_inst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.989%)  route 0.151ns (42.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.624     0.624    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X16Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y109        FDRE (Prop_fdre_C_Q)         0.164     0.788 r  u_datapath/u_video/dvid_inst/shift_green_reg[4]/Q
                         net (fo=1, routed)           0.151     0.939    u_datapath/u_video/dvid_inst/shift_green__0[4]
    SLICE_X16Y111        LUT5 (Prop_lut5_I0_O)        0.045     0.984 r  u_datapath/u_video/dvid_inst/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.984    u_datapath/u_video/dvid_inst/shift_green[2]_i_1_n_0
    SLICE_X16Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.896     0.896    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X16Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[2]/C
                         clock pessimism             -0.257     0.639    
    SLICE_X16Y111        FDRE (Hold_fdre_C_D)         0.121     0.760    u_datapath/u_video/dvid_inst/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.212ns (59.522%)  route 0.144ns (40.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.626     0.626    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X10Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDRE (Prop_fdre_C_Q)         0.164     0.790 r  u_datapath/u_video/dvid_inst/shift_red_reg[5]/Q
                         net (fo=1, routed)           0.144     0.934    u_datapath/u_video/dvid_inst/shift_red_reg_n_0_[5]
    SLICE_X10Y109        LUT5 (Prop_lut5_I0_O)        0.048     0.982 r  u_datapath/u_video/dvid_inst/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.982    u_datapath/u_video/dvid_inst/shift_red[3]_i_1_n_0
    SLICE_X10Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.898     0.898    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X10Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[3]/C
                         clock pessimism             -0.272     0.626    
    SLICE_X10Y109        FDRE (Hold_fdre_C_D)         0.131     0.757    u_datapath/u_video/dvid_inst/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.246ns (65.492%)  route 0.130ns (34.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.623     0.623    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X16Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y110        FDRE (Prop_fdre_C_Q)         0.148     0.771 r  u_datapath/u_video/dvid_inst/shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.130     0.900    u_datapath/u_video/dvid_inst/shift_blue__0[9]
    SLICE_X18Y110        LUT5 (Prop_lut5_I0_O)        0.098     0.998 r  u_datapath/u_video/dvid_inst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     0.998    u_datapath/u_video/dvid_inst/shift_blue[7]_i_1_n_0
    SLICE_X18Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.896     0.896    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X18Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[7]/C
                         clock pessimism             -0.257     0.639    
    SLICE_X18Y110        FDRE (Hold_fdre_C_D)         0.121     0.760    u_datapath/u_video/dvid_inst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.626     0.626    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X8Y109         FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.164     0.790 r  u_datapath/u_video/dvid_inst/shift_red_reg[6]/Q
                         net (fo=1, routed)           0.162     0.952    u_datapath/u_video/dvid_inst/shift_red_reg_n_0_[6]
    SLICE_X8Y109         LUT5 (Prop_lut5_I0_O)        0.045     0.997 r  u_datapath/u_video/dvid_inst/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.997    u_datapath/u_video/dvid_inst/shift_red[4]_i_1_n_0
    SLICE_X8Y109         FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.898     0.898    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X8Y109         FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[4]/C
                         clock pessimism             -0.272     0.626    
    SLICE_X8Y109         FDRE (Hold_fdre_C_D)         0.121     0.747    u_datapath/u_video/dvid_inst/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.626     0.626    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X10Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDRE (Prop_fdre_C_Q)         0.164     0.790 r  u_datapath/u_video/dvid_inst/shift_red_reg[7]/Q
                         net (fo=1, routed)           0.162     0.952    u_datapath/u_video/dvid_inst/shift_red_reg_n_0_[7]
    SLICE_X10Y109        LUT5 (Prop_lut5_I0_O)        0.045     0.997 r  u_datapath/u_video/dvid_inst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.997    u_datapath/u_video/dvid_inst/shift_red[5]_i_1_n_0
    SLICE_X10Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.898     0.898    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X10Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[5]/C
                         clock pessimism             -0.272     0.626    
    SLICE_X10Y109        FDRE (Hold_fdre_C_D)         0.121     0.747    u_datapath/u_video/dvid_inst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.623     0.623    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X18Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y111        FDRE (Prop_fdre_C_Q)         0.164     0.787 r  u_datapath/u_video/dvid_inst/shift_green_reg[5]/Q
                         net (fo=1, routed)           0.162     0.949    u_datapath/u_video/dvid_inst/shift_green__0[5]
    SLICE_X18Y111        LUT5 (Prop_lut5_I0_O)        0.045     0.994 r  u_datapath/u_video/dvid_inst/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.994    u_datapath/u_video/dvid_inst/shift_green[3]_i_1_n_0
    SLICE_X18Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.896     0.896    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X18Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[3]/C
                         clock pessimism             -0.273     0.623    
    SLICE_X18Y111        FDRE (Hold_fdre_C_D)         0.121     0.744    u_datapath/u_video/dvid_inst/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    u_datapath/u_video/dvid_inst/ODDR_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    u_datapath/u_video/dvid_inst/ODDR_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    u_datapath/u_video/dvid_inst/ODDR_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y102    u_datapath/u_video/dvid_inst/ODDR_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y109     u_datapath/u_video/dvid_inst/phase_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X10Y109    u_datapath/u_video/dvid_inst/phase_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X10Y109    u_datapath/u_video/dvid_inst/phase_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X19Y111    u_datapath/u_video/dvid_inst/shift_blue_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y109     u_datapath/u_video/dvid_inst/phase_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y109     u_datapath/u_video/dvid_inst/phase_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y109    u_datapath/u_video/dvid_inst/phase_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y109    u_datapath/u_video/dvid_inst/phase_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y109    u_datapath/u_video/dvid_inst/phase_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y109    u_datapath/u_video/dvid_inst/phase_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y111    u_datapath/u_video/dvid_inst/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y111    u_datapath/u_video/dvid_inst/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y110    u_datapath/u_video/dvid_inst/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y110    u_datapath/u_video/dvid_inst/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y109     u_datapath/u_video/dvid_inst/phase_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y109     u_datapath/u_video/dvid_inst/phase_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y109    u_datapath/u_video/dvid_inst/phase_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y109    u_datapath/u_video/dvid_inst/phase_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y109    u_datapath/u_video/dvid_inst/phase_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y109    u_datapath/u_video/dvid_inst/phase_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y111    u_datapath/u_video/dvid_inst/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y111    u_datapath/u_video/dvid_inst/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y110    u_datapath/u_video/dvid_inst/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y110    u_datapath/u_video/dvid_inst/shift_blue_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  xi_clk
  To Clock:  xi_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 u_datapath/f_ang_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/f_px_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (xi_clk rise@10.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        8.113ns  (logic 2.765ns (34.083%)  route 5.348ns (65.917%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 15.316 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.946     5.631    u_datapath/xi_clk
    SLICE_X13Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  u_datapath/f_ang_idx_reg[0]/Q
                         net (fo=37, routed)          2.260     8.347    u_datapath/xo_led_OBUF[0]
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     8.471 r  u_datapath/v_next_px0_carry_i_4/O
                         net (fo=1, routed)           0.648     9.119    u_datapath/v_next_px0_carry_i_4_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.775 r  u_datapath/v_next_px0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.775    u_datapath/v_next_px0_carry_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  u_datapath/v_next_px0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.889    u_datapath/v_next_px0_carry__0_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.128 r  u_datapath/v_next_px0_carry__1/O[2]
                         net (fo=3, routed)           0.605    10.733    u_datapath/v_next_px0_carry__1_n_5
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.302    11.035 r  u_datapath/f_px1_carry_i_2/O
                         net (fo=1, routed)           0.332    11.367    u_datapath/f_px1_carry_i_2_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    11.931 f  u_datapath/f_px1_carry/CO[2]
                         net (fo=15, routed)          1.502    13.434    u_datapath/f_px1
    SLICE_X17Y59         LUT6 (Prop_lut6_I5_O)        0.310    13.744 r  u_datapath/f_px[10]_i_1/O
                         net (fo=1, routed)           0.000    13.744    u_datapath/p_0_in[10]
    SLICE_X17Y59         FDPE                                         r  u_datapath/f_px_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  xi_clk (IN)
                         net (fo=0)                   0.000    10.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.816    15.316    u_datapath/xi_clk
    SLICE_X17Y59         FDPE                                         r  u_datapath/f_px_reg[10]/C
                         clock pessimism              0.273    15.589    
                         clock uncertainty           -0.035    15.554    
    SLICE_X17Y59         FDPE (Setup_fdpe_C_D)        0.031    15.585    u_datapath/f_px_reg[10]
  -------------------------------------------------------------------
                         required time                         15.585    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 u_datapath/f_ang_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/f_px_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (xi_clk rise@10.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 2.765ns (35.103%)  route 5.112ns (64.897%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 15.316 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.946     5.631    u_datapath/xi_clk
    SLICE_X13Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  u_datapath/f_ang_idx_reg[0]/Q
                         net (fo=37, routed)          2.260     8.347    u_datapath/xo_led_OBUF[0]
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     8.471 r  u_datapath/v_next_px0_carry_i_4/O
                         net (fo=1, routed)           0.648     9.119    u_datapath/v_next_px0_carry_i_4_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.775 r  u_datapath/v_next_px0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.775    u_datapath/v_next_px0_carry_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  u_datapath/v_next_px0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.889    u_datapath/v_next_px0_carry__0_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.128 r  u_datapath/v_next_px0_carry__1/O[2]
                         net (fo=3, routed)           0.605    10.733    u_datapath/v_next_px0_carry__1_n_5
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.302    11.035 r  u_datapath/f_px1_carry_i_2/O
                         net (fo=1, routed)           0.332    11.367    u_datapath/f_px1_carry_i_2_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    11.931 r  u_datapath/f_px1_carry/CO[2]
                         net (fo=15, routed)          1.267    13.198    u_datapath/f_px1
    SLICE_X21Y57         LUT6 (Prop_lut6_I5_O)        0.310    13.508 r  u_datapath/f_px[8]_i_1/O
                         net (fo=1, routed)           0.000    13.508    u_datapath/f_px[8]_i_1_n_0
    SLICE_X21Y57         FDCE                                         r  u_datapath/f_px_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  xi_clk (IN)
                         net (fo=0)                   0.000    10.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.816    15.316    u_datapath/xi_clk
    SLICE_X21Y57         FDCE                                         r  u_datapath/f_px_reg[8]/C
                         clock pessimism              0.273    15.589    
                         clock uncertainty           -0.035    15.554    
    SLICE_X21Y57         FDCE (Setup_fdce_C_D)        0.029    15.583    u_datapath/f_px_reg[8]
  -------------------------------------------------------------------
                         required time                         15.583    
                         arrival time                         -13.508    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 u_datapath/f_ang_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/f_px_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (xi_clk rise@10.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 2.765ns (35.510%)  route 5.021ns (64.490%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 15.316 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.946     5.631    u_datapath/xi_clk
    SLICE_X13Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  u_datapath/f_ang_idx_reg[0]/Q
                         net (fo=37, routed)          2.260     8.347    u_datapath/xo_led_OBUF[0]
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     8.471 r  u_datapath/v_next_px0_carry_i_4/O
                         net (fo=1, routed)           0.648     9.119    u_datapath/v_next_px0_carry_i_4_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.775 r  u_datapath/v_next_px0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.775    u_datapath/v_next_px0_carry_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  u_datapath/v_next_px0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.889    u_datapath/v_next_px0_carry__0_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.128 r  u_datapath/v_next_px0_carry__1/O[2]
                         net (fo=3, routed)           0.605    10.733    u_datapath/v_next_px0_carry__1_n_5
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.302    11.035 r  u_datapath/f_px1_carry_i_2/O
                         net (fo=1, routed)           0.332    11.367    u_datapath/f_px1_carry_i_2_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    11.931 f  u_datapath/f_px1_carry/CO[2]
                         net (fo=15, routed)          1.176    13.107    u_datapath/f_px1
    SLICE_X17Y60         LUT6 (Prop_lut6_I5_O)        0.310    13.417 r  u_datapath/f_px[14]_i_1/O
                         net (fo=1, routed)           0.000    13.417    u_datapath/p_0_in[14]
    SLICE_X17Y60         FDCE                                         r  u_datapath/f_px_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  xi_clk (IN)
                         net (fo=0)                   0.000    10.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.816    15.316    u_datapath/xi_clk
    SLICE_X17Y60         FDCE                                         r  u_datapath/f_px_reg[14]/C
                         clock pessimism              0.273    15.589    
                         clock uncertainty           -0.035    15.554    
    SLICE_X17Y60         FDCE (Setup_fdce_C_D)        0.031    15.585    u_datapath/f_px_reg[14]
  -------------------------------------------------------------------
                         required time                         15.585    
                         arrival time                         -13.417    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 u_datapath/f_ang_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/f_px_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (xi_clk rise@10.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        7.712ns  (logic 2.765ns (35.855%)  route 4.947ns (64.145%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 15.316 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.946     5.631    u_datapath/xi_clk
    SLICE_X13Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  u_datapath/f_ang_idx_reg[0]/Q
                         net (fo=37, routed)          2.260     8.347    u_datapath/xo_led_OBUF[0]
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     8.471 r  u_datapath/v_next_px0_carry_i_4/O
                         net (fo=1, routed)           0.648     9.119    u_datapath/v_next_px0_carry_i_4_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.775 r  u_datapath/v_next_px0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.775    u_datapath/v_next_px0_carry_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  u_datapath/v_next_px0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.889    u_datapath/v_next_px0_carry__0_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.128 r  u_datapath/v_next_px0_carry__1/O[2]
                         net (fo=3, routed)           0.605    10.733    u_datapath/v_next_px0_carry__1_n_5
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.302    11.035 r  u_datapath/f_px1_carry_i_2/O
                         net (fo=1, routed)           0.332    11.367    u_datapath/f_px1_carry_i_2_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    11.931 r  u_datapath/f_px1_carry/CO[2]
                         net (fo=15, routed)          1.101    13.033    u_datapath/f_px1
    SLICE_X17Y59         LUT6 (Prop_lut6_I5_O)        0.310    13.343 r  u_datapath/f_px[12]_i_1/O
                         net (fo=1, routed)           0.000    13.343    u_datapath/f_px[12]_i_1_n_0
    SLICE_X17Y59         FDCE                                         r  u_datapath/f_px_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  xi_clk (IN)
                         net (fo=0)                   0.000    10.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.816    15.316    u_datapath/xi_clk
    SLICE_X17Y59         FDCE                                         r  u_datapath/f_px_reg[12]/C
                         clock pessimism              0.273    15.589    
                         clock uncertainty           -0.035    15.554    
    SLICE_X17Y59         FDCE (Setup_fdce_C_D)        0.031    15.585    u_datapath/f_px_reg[12]
  -------------------------------------------------------------------
                         required time                         15.585    
                         arrival time                         -13.343    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 u_datapath/f_ang_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/f_px_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (xi_clk rise@10.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 2.765ns (35.874%)  route 4.943ns (64.126%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 15.316 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.946     5.631    u_datapath/xi_clk
    SLICE_X13Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  u_datapath/f_ang_idx_reg[0]/Q
                         net (fo=37, routed)          2.260     8.347    u_datapath/xo_led_OBUF[0]
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     8.471 r  u_datapath/v_next_px0_carry_i_4/O
                         net (fo=1, routed)           0.648     9.119    u_datapath/v_next_px0_carry_i_4_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.775 r  u_datapath/v_next_px0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.775    u_datapath/v_next_px0_carry_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  u_datapath/v_next_px0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.889    u_datapath/v_next_px0_carry__0_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.128 r  u_datapath/v_next_px0_carry__1/O[2]
                         net (fo=3, routed)           0.605    10.733    u_datapath/v_next_px0_carry__1_n_5
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.302    11.035 r  u_datapath/f_px1_carry_i_2/O
                         net (fo=1, routed)           0.332    11.367    u_datapath/f_px1_carry_i_2_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    11.931 r  u_datapath/f_px1_carry/CO[2]
                         net (fo=15, routed)          1.097    13.029    u_datapath/f_px1
    SLICE_X17Y59         LUT6 (Prop_lut6_I5_O)        0.310    13.339 r  u_datapath/f_px[11]_i_1/O
                         net (fo=1, routed)           0.000    13.339    u_datapath/f_px[11]_i_1_n_0
    SLICE_X17Y59         FDCE                                         r  u_datapath/f_px_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  xi_clk (IN)
                         net (fo=0)                   0.000    10.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.816    15.316    u_datapath/xi_clk
    SLICE_X17Y59         FDCE                                         r  u_datapath/f_px_reg[11]/C
                         clock pessimism              0.273    15.589    
                         clock uncertainty           -0.035    15.554    
    SLICE_X17Y59         FDCE (Setup_fdce_C_D)        0.029    15.583    u_datapath/f_px_reg[11]
  -------------------------------------------------------------------
                         required time                         15.583    
                         arrival time                         -13.339    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 u_datapath/f_ang_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/f_px_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (xi_clk rise@10.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 2.765ns (35.637%)  route 4.994ns (64.363%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.946     5.631    u_datapath/xi_clk
    SLICE_X13Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  u_datapath/f_ang_idx_reg[0]/Q
                         net (fo=37, routed)          2.260     8.347    u_datapath/xo_led_OBUF[0]
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     8.471 r  u_datapath/v_next_px0_carry_i_4/O
                         net (fo=1, routed)           0.648     9.119    u_datapath/v_next_px0_carry_i_4_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.775 r  u_datapath/v_next_px0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.775    u_datapath/v_next_px0_carry_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  u_datapath/v_next_px0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.889    u_datapath/v_next_px0_carry__0_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.128 r  u_datapath/v_next_px0_carry__1/O[2]
                         net (fo=3, routed)           0.605    10.733    u_datapath/v_next_px0_carry__1_n_5
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.302    11.035 r  u_datapath/f_px1_carry_i_2/O
                         net (fo=1, routed)           0.332    11.367    u_datapath/f_px1_carry_i_2_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    11.931 r  u_datapath/f_px1_carry/CO[2]
                         net (fo=15, routed)          1.149    13.080    u_datapath/f_px1
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.310    13.390 r  u_datapath/f_px[0]_i_1/O
                         net (fo=1, routed)           0.000    13.390    u_datapath/f_px[0]_i_1_n_0
    SLICE_X1Y56          FDCE                                         r  u_datapath/f_px_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  xi_clk (IN)
                         net (fo=0)                   0.000    10.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.898    15.398    u_datapath/xi_clk
    SLICE_X1Y56          FDCE                                         r  u_datapath/f_px_reg[0]/C
                         clock pessimism              0.273    15.671    
                         clock uncertainty           -0.035    15.636    
    SLICE_X1Y56          FDCE (Setup_fdce_C_D)        0.031    15.667    u_datapath/f_px_reg[0]
  -------------------------------------------------------------------
                         required time                         15.667    
                         arrival time                         -13.390    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 u_datapath/f_ang_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/f_px_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (xi_clk rise@10.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        7.686ns  (logic 2.765ns (35.974%)  route 4.921ns (64.026%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.319ns = ( 15.319 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.946     5.631    u_datapath/xi_clk
    SLICE_X13Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  u_datapath/f_ang_idx_reg[0]/Q
                         net (fo=37, routed)          2.260     8.347    u_datapath/xo_led_OBUF[0]
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     8.471 r  u_datapath/v_next_px0_carry_i_4/O
                         net (fo=1, routed)           0.648     9.119    u_datapath/v_next_px0_carry_i_4_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.775 r  u_datapath/v_next_px0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.775    u_datapath/v_next_px0_carry_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  u_datapath/v_next_px0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.889    u_datapath/v_next_px0_carry__0_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.128 r  u_datapath/v_next_px0_carry__1/O[2]
                         net (fo=3, routed)           0.605    10.733    u_datapath/v_next_px0_carry__1_n_5
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.302    11.035 r  u_datapath/f_px1_carry_i_2/O
                         net (fo=1, routed)           0.332    11.367    u_datapath/f_px1_carry_i_2_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    11.931 r  u_datapath/f_px1_carry/CO[2]
                         net (fo=15, routed)          1.076    13.007    u_datapath/f_px1
    SLICE_X10Y53         LUT6 (Prop_lut6_I5_O)        0.310    13.317 r  u_datapath/f_px[9]_i_1/O
                         net (fo=1, routed)           0.000    13.317    u_datapath/f_px[9]_i_1_n_0
    SLICE_X10Y53         FDPE                                         r  u_datapath/f_px_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  xi_clk (IN)
                         net (fo=0)                   0.000    10.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.819    15.319    u_datapath/xi_clk
    SLICE_X10Y53         FDPE                                         r  u_datapath/f_px_reg[9]/C
                         clock pessimism              0.273    15.592    
                         clock uncertainty           -0.035    15.557    
    SLICE_X10Y53         FDPE (Setup_fdpe_C_D)        0.077    15.634    u_datapath/f_px_reg[9]
  -------------------------------------------------------------------
                         required time                         15.634    
                         arrival time                         -13.317    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 u_datapath/f_ang_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/f_px_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (xi_clk rise@10.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        7.549ns  (logic 2.765ns (36.625%)  route 4.784ns (63.375%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 15.316 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.946     5.631    u_datapath/xi_clk
    SLICE_X13Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  u_datapath/f_ang_idx_reg[0]/Q
                         net (fo=37, routed)          2.260     8.347    u_datapath/xo_led_OBUF[0]
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     8.471 r  u_datapath/v_next_px0_carry_i_4/O
                         net (fo=1, routed)           0.648     9.119    u_datapath/v_next_px0_carry_i_4_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.775 r  u_datapath/v_next_px0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.775    u_datapath/v_next_px0_carry_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  u_datapath/v_next_px0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.889    u_datapath/v_next_px0_carry__0_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.128 r  u_datapath/v_next_px0_carry__1/O[2]
                         net (fo=3, routed)           0.605    10.733    u_datapath/v_next_px0_carry__1_n_5
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.302    11.035 r  u_datapath/f_px1_carry_i_2/O
                         net (fo=1, routed)           0.332    11.367    u_datapath/f_px1_carry_i_2_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    11.931 r  u_datapath/f_px1_carry/CO[2]
                         net (fo=15, routed)          0.939    12.870    u_datapath/f_px1
    SLICE_X17Y60         LUT6 (Prop_lut6_I5_O)        0.310    13.180 r  u_datapath/f_px[13]_i_1/O
                         net (fo=1, routed)           0.000    13.180    u_datapath/f_px[13]_i_1_n_0
    SLICE_X17Y60         FDCE                                         r  u_datapath/f_px_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  xi_clk (IN)
                         net (fo=0)                   0.000    10.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.816    15.316    u_datapath/xi_clk
    SLICE_X17Y60         FDCE                                         r  u_datapath/f_px_reg[13]/C
                         clock pessimism              0.273    15.589    
                         clock uncertainty           -0.035    15.554    
    SLICE_X17Y60         FDCE (Setup_fdce_C_D)        0.029    15.583    u_datapath/f_px_reg[13]
  -------------------------------------------------------------------
                         required time                         15.583    
                         arrival time                         -13.180    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.508ns  (required time - arrival time)
  Source:                 u_datapath/f_ang_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/f_px_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (xi_clk rise@10.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 2.765ns (36.740%)  route 4.761ns (63.260%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.946     5.631    u_datapath/xi_clk
    SLICE_X13Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  u_datapath/f_ang_idx_reg[0]/Q
                         net (fo=37, routed)          2.260     8.347    u_datapath/xo_led_OBUF[0]
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     8.471 r  u_datapath/v_next_px0_carry_i_4/O
                         net (fo=1, routed)           0.648     9.119    u_datapath/v_next_px0_carry_i_4_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.775 r  u_datapath/v_next_px0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.775    u_datapath/v_next_px0_carry_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  u_datapath/v_next_px0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.889    u_datapath/v_next_px0_carry__0_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.128 r  u_datapath/v_next_px0_carry__1/O[2]
                         net (fo=3, routed)           0.605    10.733    u_datapath/v_next_px0_carry__1_n_5
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.302    11.035 r  u_datapath/f_px1_carry_i_2/O
                         net (fo=1, routed)           0.332    11.367    u_datapath/f_px1_carry_i_2_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    11.931 r  u_datapath/f_px1_carry/CO[2]
                         net (fo=15, routed)          0.916    12.847    u_datapath/f_px1
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.310    13.157 r  u_datapath/f_px[1]_i_1/O
                         net (fo=1, routed)           0.000    13.157    u_datapath/f_px[1]_i_1_n_0
    SLICE_X1Y56          FDCE                                         r  u_datapath/f_px_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  xi_clk (IN)
                         net (fo=0)                   0.000    10.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.898    15.398    u_datapath/xi_clk
    SLICE_X1Y56          FDCE                                         r  u_datapath/f_px_reg[1]/C
                         clock pessimism              0.273    15.671    
                         clock uncertainty           -0.035    15.636    
    SLICE_X1Y56          FDCE (Setup_fdce_C_D)        0.029    15.665    u_datapath/f_px_reg[1]
  -------------------------------------------------------------------
                         required time                         15.665    
                         arrival time                         -13.157    
  -------------------------------------------------------------------
                         slack                                  2.508    

Slack (MET) :             2.584ns  (required time - arrival time)
  Source:                 u_datapath/f_ang_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/f_px_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (xi_clk rise@10.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        7.451ns  (logic 2.765ns (37.111%)  route 4.686ns (62.889%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 15.397 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.946     5.631    u_datapath/xi_clk
    SLICE_X13Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  u_datapath/f_ang_idx_reg[0]/Q
                         net (fo=37, routed)          2.260     8.347    u_datapath/xo_led_OBUF[0]
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     8.471 r  u_datapath/v_next_px0_carry_i_4/O
                         net (fo=1, routed)           0.648     9.119    u_datapath/v_next_px0_carry_i_4_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.775 r  u_datapath/v_next_px0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.775    u_datapath/v_next_px0_carry_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  u_datapath/v_next_px0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.889    u_datapath/v_next_px0_carry__0_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.128 r  u_datapath/v_next_px0_carry__1/O[2]
                         net (fo=3, routed)           0.605    10.733    u_datapath/v_next_px0_carry__1_n_5
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.302    11.035 r  u_datapath/f_px1_carry_i_2/O
                         net (fo=1, routed)           0.332    11.367    u_datapath/f_px1_carry_i_2_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    11.931 r  u_datapath/f_px1_carry/CO[2]
                         net (fo=15, routed)          0.840    12.772    u_datapath/f_px1
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.310    13.082 r  u_datapath/f_px[6]_i_1/O
                         net (fo=1, routed)           0.000    13.082    u_datapath/f_px[6]_i_1_n_0
    SLICE_X1Y57          FDCE                                         r  u_datapath/f_px_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  xi_clk (IN)
                         net (fo=0)                   0.000    10.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.897    15.397    u_datapath/xi_clk
    SLICE_X1Y57          FDCE                                         r  u_datapath/f_px_reg[6]/C
                         clock pessimism              0.273    15.670    
                         clock uncertainty           -0.035    15.635    
    SLICE_X1Y57          FDCE (Setup_fdce_C_D)        0.031    15.666    u_datapath/f_px_reg[6]
  -------------------------------------------------------------------
                         required time                         15.666    
                         arrival time                         -13.082    
  -------------------------------------------------------------------
                         slack                                  2.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_datapath/f_ang_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/f_ang_idx_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xi_clk rise@0.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.116%)  route 0.140ns (42.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.694     1.639    u_datapath/xi_clk
    SLICE_X13Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDCE (Prop_fdce_C_Q)         0.141     1.780 r  u_datapath/f_ang_idx_reg[0]/Q
                         net (fo=37, routed)          0.140     1.920    u_datapath/xo_led_OBUF[0]
    SLICE_X16Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.965 r  u_datapath/f_ang_idx[2]_i_1/O
                         net (fo=3, routed)           0.000     1.965    u_datapath/f_ang_idx[2]_i_1_n_0
    SLICE_X16Y52         FDPE                                         r  u_datapath/f_ang_idx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.970     2.163    u_datapath/xi_clk
    SLICE_X16Y52         FDPE                                         r  u_datapath/f_ang_idx_reg[2]/C
                         clock pessimism             -0.486     1.677    
    SLICE_X16Y52         FDPE (Hold_fdpe_C_D)         0.120     1.797    u_datapath/f_ang_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_datapath/f_px_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/f_px_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xi_clk rise@0.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.284%)  route 0.133ns (41.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.723     1.668    u_datapath/xi_clk
    SLICE_X1Y56          FDCE                                         r  u_datapath/f_px_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.141     1.809 r  u_datapath/f_px_reg[3]/Q
                         net (fo=3, routed)           0.133     1.942    u_datapath/f_px[3]
    SLICE_X1Y56          LUT6 (Prop_lut6_I4_O)        0.045     1.987 r  u_datapath/f_px[3]_i_1/O
                         net (fo=1, routed)           0.000     1.987    u_datapath/f_px[3]_i_1_n_0
    SLICE_X1Y56          FDCE                                         r  u_datapath/f_px_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.000     2.193    u_datapath/xi_clk
    SLICE_X1Y56          FDCE                                         r  u_datapath/f_px_reg[3]/C
                         clock pessimism             -0.525     1.668    
    SLICE_X1Y56          FDCE (Hold_fdce_C_D)         0.092     1.760    u_datapath/f_px_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u_datapath/f_px_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/f_px_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xi_clk rise@0.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.822%)  route 0.153ns (45.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.723     1.668    u_datapath/xi_clk
    SLICE_X1Y56          FDCE                                         r  u_datapath/f_px_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.141     1.809 r  u_datapath/f_px_reg[0]/Q
                         net (fo=3, routed)           0.153     1.963    u_datapath/f_px[0]
    SLICE_X1Y56          LUT6 (Prop_lut6_I4_O)        0.045     2.008 r  u_datapath/f_px[0]_i_1/O
                         net (fo=1, routed)           0.000     2.008    u_datapath/f_px[0]_i_1_n_0
    SLICE_X1Y56          FDCE                                         r  u_datapath/f_px_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.000     2.193    u_datapath/xi_clk
    SLICE_X1Y56          FDCE                                         r  u_datapath/f_px_reg[0]/C
                         clock pessimism             -0.525     1.668    
    SLICE_X1Y56          FDCE (Hold_fdce_C_D)         0.092     1.760    u_datapath/f_px_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_datapath/f_py_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/f_py_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xi_clk rise@0.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.619%)  route 0.160ns (43.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.724     1.669    u_datapath/xi_clk
    SLICE_X2Y52          FDCE                                         r  u_datapath/f_py_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.164     1.833 r  u_datapath/f_py_reg[7]/Q
                         net (fo=3, routed)           0.160     1.993    u_datapath/f_py[7]
    SLICE_X2Y52          LUT6 (Prop_lut6_I4_O)        0.045     2.038 r  u_datapath/f_py[7]_i_1/O
                         net (fo=1, routed)           0.000     2.038    u_datapath/f_py[7]_i_1_n_0
    SLICE_X2Y52          FDCE                                         r  u_datapath/f_py_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.001     2.194    u_datapath/xi_clk
    SLICE_X2Y52          FDCE                                         r  u_datapath/f_py_reg[7]/C
                         clock pessimism             -0.525     1.669    
    SLICE_X2Y52          FDCE (Hold_fdce_C_D)         0.121     1.790    u_datapath/f_py_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u_datapath/f_px_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/f_px_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xi_clk rise@0.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.029%)  route 0.165ns (46.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.722     1.667    u_datapath/xi_clk
    SLICE_X1Y57          FDCE                                         r  u_datapath/f_px_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.141     1.808 r  u_datapath/f_px_reg[6]/Q
                         net (fo=3, routed)           0.165     1.973    u_datapath/f_px[6]
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.045     2.018 r  u_datapath/f_px[6]_i_1/O
                         net (fo=1, routed)           0.000     2.018    u_datapath/f_px[6]_i_1_n_0
    SLICE_X1Y57          FDCE                                         r  u_datapath/f_px_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.999     2.192    u_datapath/xi_clk
    SLICE_X1Y57          FDCE                                         r  u_datapath/f_px_reg[6]/C
                         clock pessimism             -0.525     1.667    
    SLICE_X1Y57          FDCE (Hold_fdce_C_D)         0.092     1.759    u_datapath/f_px_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_datapath/f_px_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/f_px_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xi_clk rise@0.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.690     1.635    u_datapath/xi_clk
    SLICE_X21Y57         FDCE                                         r  u_datapath/f_px_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.141     1.776 r  u_datapath/f_px_reg[8]/Q
                         net (fo=4, routed)           0.168     1.945    u_datapath/i_trigger_volt[2]
    SLICE_X21Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.990 r  u_datapath/f_px[8]_i_1/O
                         net (fo=1, routed)           0.000     1.990    u_datapath/f_px[8]_i_1_n_0
    SLICE_X21Y57         FDCE                                         r  u_datapath/f_px_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.967     2.160    u_datapath/xi_clk
    SLICE_X21Y57         FDCE                                         r  u_datapath/f_px_reg[8]/C
                         clock pessimism             -0.525     1.635    
    SLICE_X21Y57         FDCE (Hold_fdce_C_D)         0.091     1.726    u_datapath/f_px_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_datapath/f_px_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/f_px_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xi_clk rise@0.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.723     1.668    u_datapath/xi_clk
    SLICE_X2Y56          FDCE                                         r  u_datapath/f_px_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDCE (Prop_fdce_C_Q)         0.164     1.832 r  u_datapath/f_px_reg[2]/Q
                         net (fo=3, routed)           0.175     2.008    u_datapath/f_px[2]
    SLICE_X2Y56          LUT6 (Prop_lut6_I4_O)        0.045     2.053 r  u_datapath/f_px[2]_i_1/O
                         net (fo=1, routed)           0.000     2.053    u_datapath/f_px[2]_i_1_n_0
    SLICE_X2Y56          FDCE                                         r  u_datapath/f_px_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.000     2.193    u_datapath/xi_clk
    SLICE_X2Y56          FDCE                                         r  u_datapath/f_px_reg[2]/C
                         clock pessimism             -0.525     1.668    
    SLICE_X2Y56          FDCE (Hold_fdce_C_D)         0.120     1.788    u_datapath/f_px_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_datapath/f_px_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/f_px_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xi_clk rise@0.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.722     1.667    u_datapath/xi_clk
    SLICE_X1Y57          FDCE                                         r  u_datapath/f_px_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.141     1.808 r  u_datapath/f_px_reg[7]/Q
                         net (fo=3, routed)           0.170     1.979    u_datapath/f_px[7]
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.045     2.024 r  u_datapath/f_px[7]_i_1/O
                         net (fo=1, routed)           0.000     2.024    u_datapath/f_px[7]_i_1_n_0
    SLICE_X1Y57          FDCE                                         r  u_datapath/f_px_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.999     2.192    u_datapath/xi_clk
    SLICE_X1Y57          FDCE                                         r  u_datapath/f_px_reg[7]/C
                         clock pessimism             -0.525     1.667    
    SLICE_X1Y57          FDCE (Hold_fdce_C_D)         0.092     1.759    u_datapath/f_px_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_datapath/f_py_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/f_py_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xi_clk rise@0.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.724     1.669    u_datapath/xi_clk
    SLICE_X2Y52          FDCE                                         r  u_datapath/f_py_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.164     1.833 r  u_datapath/f_py_reg[4]/Q
                         net (fo=3, routed)           0.186     2.020    u_datapath/f_py[4]
    SLICE_X2Y52          LUT6 (Prop_lut6_I4_O)        0.045     2.065 r  u_datapath/f_py[4]_i_1/O
                         net (fo=1, routed)           0.000     2.065    u_datapath/f_py[4]_i_1_n_0
    SLICE_X2Y52          FDCE                                         r  u_datapath/f_py_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.001     2.194    u_datapath/xi_clk
    SLICE_X2Y52          FDCE                                         r  u_datapath/f_py_reg[4]/C
                         clock pessimism             -0.525     1.669    
    SLICE_X2Y52          FDCE (Hold_fdce_C_D)         0.120     1.789    u_datapath/f_py_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 u_datapath/f_px_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/f_px_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xi_clk rise@0.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.534%)  route 0.189ns (47.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.693     1.638    u_datapath/xi_clk
    SLICE_X10Y53         FDPE                                         r  u_datapath/f_px_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.802 r  u_datapath/f_px_reg[9]/Q
                         net (fo=4, routed)           0.189     1.991    u_datapath/i_trigger_volt[3]
    SLICE_X10Y53         LUT6 (Prop_lut6_I4_O)        0.045     2.036 r  u_datapath/f_px[9]_i_1/O
                         net (fo=1, routed)           0.000     2.036    u_datapath/f_px[9]_i_1_n_0
    SLICE_X10Y53         FDPE                                         r  u_datapath/f_px_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.970     2.163    u_datapath/xi_clk
    SLICE_X10Y53         FDPE                                         r  u_datapath/f_px_reg[9]/C
                         clock pessimism             -0.525     1.638    
    SLICE_X10Y53         FDPE (Hold_fdpe_C_D)         0.120     1.758    u_datapath/f_px_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xi_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  xi_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y52   u_datapath/f_ang_idx_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X18Y52   u_datapath/f_ang_idx_reg[0]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y55   u_datapath/f_ang_idx_reg[0]_replica_1/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X26Y62   u_datapath/f_ang_idx_reg[0]_replica_2/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X20Y52   u_datapath/f_ang_idx_reg[0]_replica_3/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X21Y62   u_datapath/f_ang_idx_reg[0]_replica_4/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X19Y56   u_datapath/f_ang_idx_reg[0]_replica_5/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X19Y52   u_datapath/f_ang_idx_reg[0]_replica_6/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X21Y51   u_datapath/f_ang_idx_reg[0]_replica_7/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52   u_datapath/f_ang_idx_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52   u_datapath/f_ang_idx_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X18Y52   u_datapath/f_ang_idx_reg[0]_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X18Y52   u_datapath/f_ang_idx_reg[0]_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y55   u_datapath/f_ang_idx_reg[0]_replica_1/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y55   u_datapath/f_ang_idx_reg[0]_replica_1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y62   u_datapath/f_ang_idx_reg[0]_replica_2/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y62   u_datapath/f_ang_idx_reg[0]_replica_2/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y52   u_datapath/f_ang_idx_reg[0]_replica_3/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y52   u_datapath/f_ang_idx_reg[0]_replica_3/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52   u_datapath/f_ang_idx_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52   u_datapath/f_ang_idx_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X18Y52   u_datapath/f_ang_idx_reg[0]_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X18Y52   u_datapath/f_ang_idx_reg[0]_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y55   u_datapath/f_ang_idx_reg[0]_replica_1/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y55   u_datapath/f_ang_idx_reg[0]_replica_1/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y62   u_datapath/f_ang_idx_reg[0]_replica_2/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y62   u_datapath/f_ang_idx_reg[0]_replica_2/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y52   u_datapath/f_ang_idx_reg[0]_replica_3/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y52   u_datapath/f_ang_idx_reg[0]_replica_3/C



---------------------------------------------------------------------------------------------------
From Clock:  xi_clk
  To Clock:  clk_out1_clk_wiz_0

Setup :            7  Failing Endpoints,  Worst Slack     -137.890ns,  Total Violation     -943.529ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -137.890ns  (required time - arrival time)
  Source:                 u_datapath/f_ang_idx_reg[1]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - xi_clk rise@30.000ns)
  Data Path Delay:        143.748ns  (logic 35.708ns (24.841%)  route 108.040ns (75.159%))
  Logic Levels:           159  (CARRY4=56 DSP48E1=2 LUT2=2 LUT3=3 LUT4=14 LUT5=8 LUT6=74)
  Clock Path Skew:        -3.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 41.649 - 40.000 ) 
    Source Clock Delay      (SCD):    5.630ns = ( 35.630 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)    30.000    30.000 r  
    R4                                                0.000    30.000 r  xi_clk (IN)
                         net (fo=0)                   0.000    30.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.945    35.630    u_datapath/xi_clk
    SLICE_X21Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[1]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDCE (Prop_fdce_C_Q)         0.456    36.086 r  u_datapath/f_ang_idx_reg[1]_replica_2/Q
                         net (fo=1, routed)           0.764    36.850    u_datapath/u_video/vga_inst/u_column_counter/xo_led_OBUF[1]_repN_2_alias
    SLICE_X21Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.974 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_26/O
                         net (fo=72, routed)          0.906    37.880    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_26_n_0
    SLICE_X19Y50         LUT6 (Prop_lut6_I2_O)        0.124    38.004 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_24_comp/O
                         net (fo=21, routed)          0.202    38.207    u_datapath/u_video/vga_inst/u_column_counter/f_ang_idx_reg[0]_18
    SLICE_X18Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.802 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.802    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.919 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.919    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.036 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.036    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.359 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_20/O[1]
                         net (fo=1, routed)           0.597    39.956    u_datapath/u_video/vga_inst/u_column_counter/u_scopeFace/v_val0[14]
    SLICE_X18Y54         LUT6 (Prop_lut6_I5_O)        0.306    40.262 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_5/O
                         net (fo=2, routed)           0.766    41.028    u_datapath/u_video/vga_inst/u_scopeFace/A[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      3.841    44.869 r  u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0/P[19]
                         net (fo=2, routed)           1.463    46.332    u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0_n_86
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124    46.456 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12/O
                         net (fo=1, routed)           0.000    46.456    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.006 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.006    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.277 f  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_1/CO[0]
                         net (fo=36, routed)          0.910    48.187    u_datapath/u_video/vga_inst/u_scopeFace/CO[0]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[2])
                                                      2.575    50.762 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y/P[2]
                         net (fo=60, routed)          1.328    52.090    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_n_103
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.124    52.214 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044/O
                         net (fo=1, routed)           0.000    52.214    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.747 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776/CO[3]
                         net (fo=1, routed)           0.000    52.747    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.864 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565/CO[3]
                         net (fo=1, routed)           0.000    52.864    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.981 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404/CO[3]
                         net (fo=1, routed)           0.000    52.981    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.138 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_283/CO[1]
                         net (fo=46, routed)          0.856    53.994    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_0[0]
    SLICE_X16Y54         LUT6 (Prop_lut6_I1_O)        0.332    54.326 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170/O
                         net (fo=14, routed)          0.878    55.204    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170_n_0
    SLICE_X12Y62         LUT4 (Prop_lut4_I0_O)        0.124    55.328 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172/O
                         net (fo=1, routed)           0.451    55.779    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124    55.903 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748/O
                         net (fo=1, routed)           1.109    57.012    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I5_O)        0.124    57.136 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414/O
                         net (fo=20, routed)          0.501    57.637    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124    57.761 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634/O
                         net (fo=106, routed)         1.087    58.848    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124    58.972 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164/O
                         net (fo=10, routed)          0.854    59.825    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124    59.949 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380/O
                         net (fo=1, routed)           0.690    60.640    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    61.044 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089/CO[3]
                         net (fo=1, routed)           0.000    61.044    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.161 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644/CO[3]
                         net (fo=1, routed)           0.000    61.161    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.390 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197/CO[2]
                         net (fo=102, routed)         0.994    62.384    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197_n_1
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.310    62.694 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_comp_2/O
                         net (fo=64, routed)          0.850    63.544    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    63.668 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119/O
                         net (fo=9, routed)           1.039    64.707    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124    64.831 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375/O
                         net (fo=1, routed)           0.000    64.831    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.363 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074/CO[3]
                         net (fo=1, routed)           0.000    65.363    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.477 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635/CO[3]
                         net (fo=1, routed)           0.000    65.477    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.705 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188/CO[2]
                         net (fo=150, routed)         0.839    66.543    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188_n_1
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.313    66.856 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040/O
                         net (fo=10, routed)          0.823    67.680    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124    67.804 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984/O
                         net (fo=1, routed)           0.925    68.729    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    69.279 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861/CO[3]
                         net (fo=1, routed)           0.000    69.279    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.396 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711/CO[3]
                         net (fo=1, routed)           0.000    69.396    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.513 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505/CO[3]
                         net (fo=94, routed)          1.337    70.850    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.124    70.974 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745/O
                         net (fo=17, routed)          0.737    71.711    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124    71.835 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900/O
                         net (fo=3, routed)           0.710    72.546    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    72.670 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728/O
                         net (fo=1, routed)           0.596    73.265    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    73.669 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    73.669    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.786 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304/CO[3]
                         net (fo=104, routed)         1.259    75.045    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    75.169 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502/O
                         net (fo=21, routed)          1.181    76.350    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    76.474 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290/O
                         net (fo=1, routed)           0.915    77.389    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    77.513 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152/O
                         net (fo=2, routed)           0.617    78.130    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I2_O)        0.124    78.254 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183/O
                         net (fo=119, routed)         1.059    79.314    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I1_O)        0.124    79.438 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431/O
                         net (fo=2, routed)           0.963    80.400    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431_n_0
    SLICE_X17Y69         LUT6 (Prop_lut6_I3_O)        0.124    80.524 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133/O
                         net (fo=1, routed)           0.643    81.167    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    81.687 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    81.687    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.804 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    81.804    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.921 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792/CO[3]
                         net (fo=88, routed)          1.116    83.037    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792_n_0
    SLICE_X17Y75         LUT4 (Prop_lut4_I3_O)        0.124    83.161 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_replica/O
                         net (fo=16, routed)          1.169    84.330    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_n_0_repN
    SLICE_X20Y75         LUT6 (Prop_lut6_I4_O)        0.124    84.454 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793/O
                         net (fo=3, routed)           1.020    85.474    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.124    85.598 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427/O
                         net (fo=2, routed)           0.353    85.951    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I3_O)        0.124    86.075 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580/O
                         net (fo=137, routed)         1.148    87.224    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580_n_0
    SLICE_X21Y62         LUT4 (Prop_lut4_I1_O)        0.124    87.348 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941/O
                         net (fo=2, routed)           1.210    88.557    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941_n_0
    SLICE_X24Y62         LUT6 (Prop_lut6_I3_O)        0.124    88.681 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664/O
                         net (fo=1, routed)           1.018    89.699    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    90.084 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469/CO[3]
                         net (fo=98, routed)          1.208    91.292    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469_n_0
    SLICE_X27Y68         LUT2 (Prop_lut2_I0_O)        0.124    91.416 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623/O
                         net (fo=44, routed)          0.609    92.026    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124    92.150 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493/O
                         net (fo=8, routed)           0.638    92.788    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I3_O)        0.124    92.912 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464/O
                         net (fo=1, routed)           0.717    93.629    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    94.155 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314/CO[3]
                         net (fo=117, routed)         1.295    95.450    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314_n_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.124    95.574 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636/O
                         net (fo=40, routed)          0.895    96.470    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    96.594 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676/O
                         net (fo=1, routed)           0.685    97.279    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    97.805 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    97.805    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.919 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316/CO[3]
                         net (fo=1, routed)           0.000    97.919    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.033 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215/CO[3]
                         net (fo=115, routed)         1.259    99.292    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.124    99.416 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362/O
                         net (fo=14, routed)          1.239   100.655    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.124   100.779 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380/O
                         net (fo=1, routed)           0.656   101.435    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124   101.559 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237/O
                         net (fo=2, routed)           0.833   102.392    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.124   102.516 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62/O
                         net (fo=171, routed)         1.092   103.608    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124   103.732 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512/O
                         net (fo=7, routed)           1.188   104.920    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I4_O)        0.124   105.044 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327/O
                         net (fo=1, routed)           0.685   105.729    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.127 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216/CO[3]
                         net (fo=1, routed)           0.000   106.127    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.241 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109/CO[3]
                         net (fo=98, routed)          1.009   107.250    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.124   107.374 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551/O
                         net (fo=58, routed)          0.731   108.105    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.124   108.229 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003/O
                         net (fo=4, routed)           0.657   108.886    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003_n_0
    SLICE_X25Y72         LUT6 (Prop_lut6_I3_O)        0.124   109.010 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564/O
                         net (fo=1, routed)           0.802   109.812    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   110.338 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095/CO[3]
                         net (fo=1, routed)           0.000   110.338    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.452 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680/CO[3]
                         net (fo=129, routed)         1.544   111.995    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124   112.119 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688/O
                         net (fo=12, routed)          0.921   113.041    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I2_O)        0.124   113.165 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363/O
                         net (fo=5, routed)           1.016   114.181    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124   114.305 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644/O
                         net (fo=1, routed)           0.736   115.041    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I4_O)        0.124   115.165 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321/O
                         net (fo=102, routed)         1.360   116.525    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321_n_0
    SLICE_X22Y76         LUT6 (Prop_lut6_I4_O)        0.124   116.649 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500/O
                         net (fo=6, routed)           1.098   117.747    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124   117.871 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074/O
                         net (fo=1, routed)           0.815   118.686    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I0_O)        0.124   118.810 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640/O
                         net (fo=1, routed)           0.000   118.810    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   119.342 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318/CO[3]
                         net (fo=221, routed)         1.037   120.379    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318_n_0
    SLICE_X27Y78         LUT4 (Prop_lut4_I0_O)        0.124   120.503 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033/O
                         net (fo=39, routed)          0.698   121.201    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033_n_0
    SLICE_X24Y78         LUT6 (Prop_lut6_I1_O)        0.124   121.325 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876/O
                         net (fo=2, routed)           0.734   122.059    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I0_O)        0.124   122.183 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454/O
                         net (fo=1, routed)           0.378   122.561    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454_n_0
    SLICE_X24Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   123.068 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007/CO[3]
                         net (fo=1, routed)           0.000   123.068    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.182 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619/CO[3]
                         net (fo=1, routed)           0.000   123.182    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.296 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314/CO[3]
                         net (fo=72, routed)          0.991   124.287    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314_n_0
    SLICE_X23Y81         LUT6 (Prop_lut6_I0_O)        0.124   124.411 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264/O
                         net (fo=109, routed)         1.115   125.526    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264_n_0
    SLICE_X20Y81         LUT6 (Prop_lut6_I1_O)        0.124   125.650 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730/O
                         net (fo=2, routed)           1.021   126.671    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.124   126.795 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254/O
                         net (fo=1, routed)           0.669   127.464    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   128.014 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803/CO[3]
                         net (fo=1, routed)           0.000   128.014    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.131 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432/CO[3]
                         net (fo=128, routed)         1.399   129.530    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432_n_0
    SLICE_X15Y81         LUT5 (Prop_lut5_I4_O)        0.124   129.654 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434/O
                         net (fo=15, routed)          1.687   131.341    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I1_O)        0.124   131.465 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486/O
                         net (fo=1, routed)           0.498   131.963    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124   132.087 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214/O
                         net (fo=84, routed)          0.509   132.595    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214_n_0
    SLICE_X7Y93          LUT5 (Prop_lut5_I0_O)        0.124   132.719 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88/O
                         net (fo=17, routed)          0.782   133.501    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124   133.625 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556/O
                         net (fo=56, routed)          1.109   134.734    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.124   134.858 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381/O
                         net (fo=2, routed)           0.633   135.491    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124   135.615 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916/O
                         net (fo=1, routed)           0.723   136.338    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   136.734 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545/CO[3]
                         net (fo=1, routed)           0.000   136.734    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.851 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258/CO[3]
                         net (fo=1, routed)           0.000   136.851    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.968 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109/CO[3]
                         net (fo=186, routed)         1.258   138.226    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.124   138.350 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160/O
                         net (fo=14, routed)          0.884   139.234    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124   139.358 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_comp/O
                         net (fo=1, routed)           0.939   140.297    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_n_0_repN
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.124   140.421 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_comp/O
                         net (fo=1, routed)           0.967   141.388    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_n_0_repN_1
    SLICE_X6Y91          LUT6 (Prop_lut6_I5_O)        0.124   141.512 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_comp/O
                         net (fo=9, routed)           1.110   142.622    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.124   142.746 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901/O
                         net (fo=53, routed)          0.840   143.586    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.124   143.710 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890/O
                         net (fo=2, routed)           0.649   144.359    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.124   144.483 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_comp/O
                         net (fo=1, routed)           0.768   145.251    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   145.801 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244/CO[3]
                         net (fo=1, routed)           0.000   145.801    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.918 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100/CO[3]
                         net (fo=150, routed)         1.161   147.079    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I5_O)        0.124   147.203 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469/O
                         net (fo=21, routed)          1.055   148.259    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I0_O)        0.124   148.383 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260/O
                         net (fo=1, routed)           0.785   149.168    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260_n_0
    SLICE_X16Y95         LUT5 (Prop_lut5_I3_O)        0.124   149.292 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112/O
                         net (fo=97, routed)          1.395   150.687    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112_n_0
    SLICE_X17Y87         LUT6 (Prop_lut6_I3_O)        0.124   150.811 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_comp_1/O
                         net (fo=1, routed)           0.696   151.507    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_n_0_repN_1
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.124   151.631 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_comp/O
                         net (fo=2, routed)           1.044   152.675    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I0_O)        0.124   152.799 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637/O
                         net (fo=1, routed)           0.664   153.463    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637_n_0
    SLICE_X24Y87         LUT3 (Prop_lut3_I0_O)        0.124   153.587 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410/O
                         net (fo=1, routed)           0.000   153.587    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410_n_0
    SLICE_X24Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   153.985 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000   153.985    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216_n_0
    SLICE_X24Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.099 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000   154.099    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91_n_0
    SLICE_X24Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.213 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25/CO[3]
                         net (fo=157, routed)         1.482   155.695    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   155.819 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156/O
                         net (fo=6, routed)           0.718   156.536    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156_n_0
    SLICE_X34Y88         LUT4 (Prop_lut4_I3_O)        0.124   156.660 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92/O
                         net (fo=13, routed)          1.032   157.692    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.124   157.816 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81/O
                         net (fo=4, routed)           0.577   158.393    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81_n_0
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.124   158.517 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82/O
                         net (fo=1, routed)           0.403   158.920    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124   159.044 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29/O
                         net (fo=90, routed)          0.737   159.781    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29_n_0
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.124   159.905 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173/O
                         net (fo=34, routed)          1.344   161.250    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.124   161.374 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691/O
                         net (fo=1, routed)           1.035   162.409    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124   162.533 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_comp/O
                         net (fo=1, routed)           0.000   162.533    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   162.934 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000   162.934    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.048 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000   163.048    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.162 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15/CO[3]
                         net (fo=152, routed)         0.944   164.105    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15_n_0
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124   164.229 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267/O
                         net (fo=48, routed)          1.050   165.279    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124   165.403 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461/O
                         net (fo=1, routed)           0.570   165.974    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124   166.098 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219/O
                         net (fo=1, routed)           0.654   166.752    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219_n_0
    SLICE_X28Y95         LUT4 (Prop_lut4_I0_O)        0.124   166.876 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71/O
                         net (fo=1, routed)           0.000   166.876    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   167.274 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16/CO[3]
                         net (fo=137, routed)         1.263   168.537    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16_n_0
    SLICE_X31Y95         LUT5 (Prop_lut5_I0_O)        0.124   168.661 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_85/O
                         net (fo=37, routed)          0.952   169.613    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_85_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124   169.737 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_238/O
                         net (fo=2, routed)           0.653   170.390    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_238_n_0
    SLICE_X26Y96         LUT6 (Prop_lut6_I0_O)        0.124   170.514 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_76/O
                         net (fo=1, routed)           0.772   171.286    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_76_n_0
    SLICE_X25Y96         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   171.684 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000   171.684    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_17_n_0
    SLICE_X25Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   171.798 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_4/CO[3]
                         net (fo=112, routed)         1.255   173.052    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_4_n_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I1_O)        0.124   173.176 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_318/O
                         net (fo=1, routed)           0.797   173.973    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_318_n_0
    SLICE_X24Y96         LUT6 (Prop_lut6_I2_O)        0.124   174.097 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_120/O
                         net (fo=1, routed)           0.574   174.671    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_120_n_0
    SLICE_X21Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   175.197 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000   175.197    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_26_n_0
    SLICE_X21Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   175.311 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000   175.311    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_5_n_0
    SLICE_X21Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   175.425 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_2/CO[3]
                         net (fo=26, routed)          1.468   176.894    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_2_n_0
    SLICE_X22Y100        LUT6 (Prop_lut6_I0_O)        0.124   177.018 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_58/O
                         net (fo=1, routed)           0.405   177.423    u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_58_n_0
    SLICE_X23Y101        LUT6 (Prop_lut6_I5_O)        0.124   177.547 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_17/O
                         net (fo=1, routed)           0.593   178.140    u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_17_n_0
    SLICE_X22Y100        LUT6 (Prop_lut6_I3_O)        0.124   178.264 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_3/O
                         net (fo=1, routed)           0.990   179.254    u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_3_n_0
    SLICE_X23Y101        LUT6 (Prop_lut6_I1_O)        0.124   179.378 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_1/O
                         net (fo=1, routed)           0.000   179.378    u_datapath/u_video/vga_inst/u_scopeFace/c_hit
    SLICE_X23Y101        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972    41.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.649    41.649    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X23Y101        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_reg/C
                         clock pessimism              0.000    41.649    
                         clock uncertainty           -0.193    41.456    
    SLICE_X23Y101        FDCE (Setup_fdce_C_D)        0.032    41.488    u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_reg
  -------------------------------------------------------------------
                         required time                         41.488    
                         arrival time                        -179.378    
  -------------------------------------------------------------------
                         slack                               -137.890    

Slack (VIOLATED) :        -136.022ns  (required time - arrival time)
  Source:                 u_datapath/f_ang_idx_reg[1]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - xi_clk rise@30.000ns)
  Data Path Delay:        142.038ns  (logic 34.830ns (24.522%)  route 107.208ns (75.478%))
  Logic Levels:           155  (CARRY4=53 DSP48E1=2 LUT2=2 LUT3=3 LUT4=14 LUT5=9 LUT6=72)
  Clock Path Skew:        -3.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 41.810 - 40.000 ) 
    Source Clock Delay      (SCD):    5.630ns = ( 35.630 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)    30.000    30.000 r  
    R4                                                0.000    30.000 r  xi_clk (IN)
                         net (fo=0)                   0.000    30.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.945    35.630    u_datapath/xi_clk
    SLICE_X21Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[1]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDCE (Prop_fdce_C_Q)         0.456    36.086 r  u_datapath/f_ang_idx_reg[1]_replica_2/Q
                         net (fo=1, routed)           0.764    36.850    u_datapath/u_video/vga_inst/u_column_counter/xo_led_OBUF[1]_repN_2_alias
    SLICE_X21Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.974 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_26/O
                         net (fo=72, routed)          0.906    37.880    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_26_n_0
    SLICE_X19Y50         LUT6 (Prop_lut6_I2_O)        0.124    38.004 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_24_comp/O
                         net (fo=21, routed)          0.202    38.207    u_datapath/u_video/vga_inst/u_column_counter/f_ang_idx_reg[0]_18
    SLICE_X18Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.802 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.802    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.919 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.919    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.036 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.036    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.359 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_20/O[1]
                         net (fo=1, routed)           0.597    39.956    u_datapath/u_video/vga_inst/u_column_counter/u_scopeFace/v_val0[14]
    SLICE_X18Y54         LUT6 (Prop_lut6_I5_O)        0.306    40.262 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_5/O
                         net (fo=2, routed)           0.766    41.028    u_datapath/u_video/vga_inst/u_scopeFace/A[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      3.841    44.869 r  u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0/P[19]
                         net (fo=2, routed)           1.463    46.332    u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0_n_86
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124    46.456 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12/O
                         net (fo=1, routed)           0.000    46.456    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.006 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.006    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.277 f  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_1/CO[0]
                         net (fo=36, routed)          0.910    48.187    u_datapath/u_video/vga_inst/u_scopeFace/CO[0]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[2])
                                                      2.575    50.762 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y/P[2]
                         net (fo=60, routed)          1.328    52.090    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_n_103
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.124    52.214 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044/O
                         net (fo=1, routed)           0.000    52.214    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.747 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776/CO[3]
                         net (fo=1, routed)           0.000    52.747    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.864 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565/CO[3]
                         net (fo=1, routed)           0.000    52.864    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.981 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404/CO[3]
                         net (fo=1, routed)           0.000    52.981    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.138 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_283/CO[1]
                         net (fo=46, routed)          0.856    53.994    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_0[0]
    SLICE_X16Y54         LUT6 (Prop_lut6_I1_O)        0.332    54.326 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170/O
                         net (fo=14, routed)          0.878    55.204    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170_n_0
    SLICE_X12Y62         LUT4 (Prop_lut4_I0_O)        0.124    55.328 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172/O
                         net (fo=1, routed)           0.451    55.779    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124    55.903 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748/O
                         net (fo=1, routed)           1.109    57.012    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I5_O)        0.124    57.136 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414/O
                         net (fo=20, routed)          0.501    57.637    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124    57.761 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634/O
                         net (fo=106, routed)         1.087    58.848    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124    58.972 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164/O
                         net (fo=10, routed)          0.854    59.825    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124    59.949 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380/O
                         net (fo=1, routed)           0.690    60.640    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    61.044 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089/CO[3]
                         net (fo=1, routed)           0.000    61.044    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.161 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644/CO[3]
                         net (fo=1, routed)           0.000    61.161    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.390 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197/CO[2]
                         net (fo=102, routed)         0.994    62.384    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197_n_1
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.310    62.694 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_comp_2/O
                         net (fo=64, routed)          0.850    63.544    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    63.668 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119/O
                         net (fo=9, routed)           1.039    64.707    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124    64.831 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375/O
                         net (fo=1, routed)           0.000    64.831    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.363 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074/CO[3]
                         net (fo=1, routed)           0.000    65.363    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.477 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635/CO[3]
                         net (fo=1, routed)           0.000    65.477    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.705 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188/CO[2]
                         net (fo=150, routed)         0.839    66.543    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188_n_1
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.313    66.856 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040/O
                         net (fo=10, routed)          0.823    67.680    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124    67.804 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984/O
                         net (fo=1, routed)           0.925    68.729    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    69.279 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861/CO[3]
                         net (fo=1, routed)           0.000    69.279    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.396 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711/CO[3]
                         net (fo=1, routed)           0.000    69.396    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.513 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505/CO[3]
                         net (fo=94, routed)          1.337    70.850    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.124    70.974 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745/O
                         net (fo=17, routed)          0.737    71.711    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124    71.835 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900/O
                         net (fo=3, routed)           0.710    72.546    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    72.670 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728/O
                         net (fo=1, routed)           0.596    73.265    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    73.669 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    73.669    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.786 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304/CO[3]
                         net (fo=104, routed)         1.259    75.045    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    75.169 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502/O
                         net (fo=21, routed)          1.181    76.350    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    76.474 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290/O
                         net (fo=1, routed)           0.915    77.389    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    77.513 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152/O
                         net (fo=2, routed)           0.617    78.130    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I2_O)        0.124    78.254 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183/O
                         net (fo=119, routed)         1.059    79.314    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I1_O)        0.124    79.438 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431/O
                         net (fo=2, routed)           0.963    80.400    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431_n_0
    SLICE_X17Y69         LUT6 (Prop_lut6_I3_O)        0.124    80.524 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133/O
                         net (fo=1, routed)           0.643    81.167    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    81.687 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    81.687    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.804 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    81.804    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.921 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792/CO[3]
                         net (fo=88, routed)          1.116    83.037    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792_n_0
    SLICE_X17Y75         LUT4 (Prop_lut4_I3_O)        0.124    83.161 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_replica/O
                         net (fo=16, routed)          1.169    84.330    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_n_0_repN
    SLICE_X20Y75         LUT6 (Prop_lut6_I4_O)        0.124    84.454 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793/O
                         net (fo=3, routed)           1.020    85.474    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.124    85.598 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427/O
                         net (fo=2, routed)           0.353    85.951    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I3_O)        0.124    86.075 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580/O
                         net (fo=137, routed)         1.148    87.224    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580_n_0
    SLICE_X21Y62         LUT4 (Prop_lut4_I1_O)        0.124    87.348 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941/O
                         net (fo=2, routed)           1.210    88.557    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941_n_0
    SLICE_X24Y62         LUT6 (Prop_lut6_I3_O)        0.124    88.681 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664/O
                         net (fo=1, routed)           1.018    89.699    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    90.084 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469/CO[3]
                         net (fo=98, routed)          1.208    91.292    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469_n_0
    SLICE_X27Y68         LUT2 (Prop_lut2_I0_O)        0.124    91.416 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623/O
                         net (fo=44, routed)          0.609    92.026    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124    92.150 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493/O
                         net (fo=8, routed)           0.638    92.788    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I3_O)        0.124    92.912 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464/O
                         net (fo=1, routed)           0.717    93.629    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    94.155 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314/CO[3]
                         net (fo=117, routed)         1.295    95.450    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314_n_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.124    95.574 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636/O
                         net (fo=40, routed)          0.895    96.470    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    96.594 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676/O
                         net (fo=1, routed)           0.685    97.279    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    97.805 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    97.805    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.919 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316/CO[3]
                         net (fo=1, routed)           0.000    97.919    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.033 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215/CO[3]
                         net (fo=115, routed)         1.259    99.292    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.124    99.416 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362/O
                         net (fo=14, routed)          1.239   100.655    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.124   100.779 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380/O
                         net (fo=1, routed)           0.656   101.435    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124   101.559 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237/O
                         net (fo=2, routed)           0.833   102.392    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.124   102.516 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62/O
                         net (fo=171, routed)         1.092   103.608    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124   103.732 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512/O
                         net (fo=7, routed)           1.188   104.920    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I4_O)        0.124   105.044 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327/O
                         net (fo=1, routed)           0.685   105.729    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.127 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216/CO[3]
                         net (fo=1, routed)           0.000   106.127    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.241 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109/CO[3]
                         net (fo=98, routed)          1.009   107.250    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.124   107.374 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551/O
                         net (fo=58, routed)          0.731   108.105    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.124   108.229 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003/O
                         net (fo=4, routed)           0.657   108.886    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003_n_0
    SLICE_X25Y72         LUT6 (Prop_lut6_I3_O)        0.124   109.010 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564/O
                         net (fo=1, routed)           0.802   109.812    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   110.338 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095/CO[3]
                         net (fo=1, routed)           0.000   110.338    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.452 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680/CO[3]
                         net (fo=129, routed)         1.544   111.995    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124   112.119 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688/O
                         net (fo=12, routed)          0.921   113.041    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I2_O)        0.124   113.165 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363/O
                         net (fo=5, routed)           1.016   114.181    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124   114.305 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644/O
                         net (fo=1, routed)           0.736   115.041    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I4_O)        0.124   115.165 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321/O
                         net (fo=102, routed)         1.360   116.525    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321_n_0
    SLICE_X22Y76         LUT6 (Prop_lut6_I4_O)        0.124   116.649 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500/O
                         net (fo=6, routed)           1.098   117.747    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124   117.871 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074/O
                         net (fo=1, routed)           0.815   118.686    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I0_O)        0.124   118.810 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640/O
                         net (fo=1, routed)           0.000   118.810    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   119.342 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318/CO[3]
                         net (fo=221, routed)         1.037   120.379    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318_n_0
    SLICE_X27Y78         LUT4 (Prop_lut4_I0_O)        0.124   120.503 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033/O
                         net (fo=39, routed)          0.698   121.201    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033_n_0
    SLICE_X24Y78         LUT6 (Prop_lut6_I1_O)        0.124   121.325 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876/O
                         net (fo=2, routed)           0.734   122.059    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I0_O)        0.124   122.183 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454/O
                         net (fo=1, routed)           0.378   122.561    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454_n_0
    SLICE_X24Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   123.068 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007/CO[3]
                         net (fo=1, routed)           0.000   123.068    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.182 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619/CO[3]
                         net (fo=1, routed)           0.000   123.182    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.296 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314/CO[3]
                         net (fo=72, routed)          0.991   124.287    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314_n_0
    SLICE_X23Y81         LUT6 (Prop_lut6_I0_O)        0.124   124.411 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264/O
                         net (fo=109, routed)         1.115   125.526    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264_n_0
    SLICE_X20Y81         LUT6 (Prop_lut6_I1_O)        0.124   125.650 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730/O
                         net (fo=2, routed)           1.021   126.671    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.124   126.795 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254/O
                         net (fo=1, routed)           0.669   127.464    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   128.014 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803/CO[3]
                         net (fo=1, routed)           0.000   128.014    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.131 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432/CO[3]
                         net (fo=128, routed)         1.399   129.530    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432_n_0
    SLICE_X15Y81         LUT5 (Prop_lut5_I4_O)        0.124   129.654 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434/O
                         net (fo=15, routed)          1.687   131.341    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I1_O)        0.124   131.465 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486/O
                         net (fo=1, routed)           0.498   131.963    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124   132.087 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214/O
                         net (fo=84, routed)          0.509   132.595    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214_n_0
    SLICE_X7Y93          LUT5 (Prop_lut5_I0_O)        0.124   132.719 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88/O
                         net (fo=17, routed)          0.782   133.501    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124   133.625 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556/O
                         net (fo=56, routed)          1.109   134.734    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.124   134.858 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381/O
                         net (fo=2, routed)           0.633   135.491    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124   135.615 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916/O
                         net (fo=1, routed)           0.723   136.338    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   136.734 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545/CO[3]
                         net (fo=1, routed)           0.000   136.734    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.851 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258/CO[3]
                         net (fo=1, routed)           0.000   136.851    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.968 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109/CO[3]
                         net (fo=186, routed)         1.258   138.226    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.124   138.350 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160/O
                         net (fo=14, routed)          0.884   139.234    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124   139.358 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_comp/O
                         net (fo=1, routed)           0.939   140.297    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_n_0_repN
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.124   140.421 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_comp/O
                         net (fo=1, routed)           0.967   141.388    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_n_0_repN_1
    SLICE_X6Y91          LUT6 (Prop_lut6_I5_O)        0.124   141.512 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_comp/O
                         net (fo=9, routed)           1.110   142.622    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.124   142.746 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901/O
                         net (fo=53, routed)          0.840   143.586    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.124   143.710 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890/O
                         net (fo=2, routed)           0.649   144.359    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.124   144.483 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_comp/O
                         net (fo=1, routed)           0.768   145.251    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   145.801 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244/CO[3]
                         net (fo=1, routed)           0.000   145.801    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.918 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100/CO[3]
                         net (fo=150, routed)         1.161   147.079    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I5_O)        0.124   147.203 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469/O
                         net (fo=21, routed)          1.055   148.259    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I0_O)        0.124   148.383 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260/O
                         net (fo=1, routed)           0.785   149.168    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260_n_0
    SLICE_X16Y95         LUT5 (Prop_lut5_I3_O)        0.124   149.292 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112/O
                         net (fo=97, routed)          1.395   150.687    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112_n_0
    SLICE_X17Y87         LUT6 (Prop_lut6_I3_O)        0.124   150.811 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_comp_1/O
                         net (fo=1, routed)           0.696   151.507    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_n_0_repN_1
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.124   151.631 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_comp/O
                         net (fo=2, routed)           1.044   152.675    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I0_O)        0.124   152.799 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637/O
                         net (fo=1, routed)           0.664   153.463    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637_n_0
    SLICE_X24Y87         LUT3 (Prop_lut3_I0_O)        0.124   153.587 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410/O
                         net (fo=1, routed)           0.000   153.587    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410_n_0
    SLICE_X24Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   153.985 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000   153.985    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216_n_0
    SLICE_X24Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.099 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000   154.099    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91_n_0
    SLICE_X24Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.213 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25/CO[3]
                         net (fo=157, routed)         1.482   155.695    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   155.819 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156/O
                         net (fo=6, routed)           0.718   156.536    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156_n_0
    SLICE_X34Y88         LUT4 (Prop_lut4_I3_O)        0.124   156.660 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92/O
                         net (fo=13, routed)          1.032   157.692    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.124   157.816 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81/O
                         net (fo=4, routed)           0.577   158.393    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81_n_0
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.124   158.517 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82/O
                         net (fo=1, routed)           0.403   158.920    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124   159.044 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29/O
                         net (fo=90, routed)          0.737   159.781    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29_n_0
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.124   159.905 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173/O
                         net (fo=34, routed)          1.344   161.250    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.124   161.374 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691/O
                         net (fo=1, routed)           1.035   162.409    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124   162.533 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_comp/O
                         net (fo=1, routed)           0.000   162.533    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   162.934 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000   162.934    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.048 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000   163.048    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.162 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15/CO[3]
                         net (fo=152, routed)         0.944   164.105    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15_n_0
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124   164.229 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267/O
                         net (fo=48, routed)          1.050   165.279    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124   165.403 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461/O
                         net (fo=1, routed)           0.570   165.974    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124   166.098 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219/O
                         net (fo=1, routed)           0.654   166.752    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219_n_0
    SLICE_X28Y95         LUT4 (Prop_lut4_I0_O)        0.124   166.876 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71/O
                         net (fo=1, routed)           0.000   166.876    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   167.274 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16/CO[3]
                         net (fo=137, routed)         1.263   168.537    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16_n_0
    SLICE_X31Y95         LUT5 (Prop_lut5_I0_O)        0.124   168.661 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_85/O
                         net (fo=37, routed)          0.952   169.613    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_85_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124   169.737 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_238/O
                         net (fo=2, routed)           0.653   170.390    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_238_n_0
    SLICE_X26Y96         LUT6 (Prop_lut6_I0_O)        0.124   170.514 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_76/O
                         net (fo=1, routed)           0.772   171.286    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_76_n_0
    SLICE_X25Y96         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   171.684 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000   171.684    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_17_n_0
    SLICE_X25Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   171.798 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_4/CO[3]
                         net (fo=112, routed)         1.875   173.673    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_4_n_0
    SLICE_X36Y100        LUT5 (Prop_lut5_I1_O)        0.124   173.797 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_56/O
                         net (fo=15, routed)          0.914   174.711    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_56_n_0
    SLICE_X36Y100        LUT6 (Prop_lut6_I2_O)        0.124   174.835 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_34/O
                         net (fo=2, routed)           0.810   175.646    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_34_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.124   175.770 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_8/O
                         net (fo=1, routed)           0.593   176.363    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_8_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I0_O)        0.124   176.487 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_3/O
                         net (fo=3, routed)           1.056   177.543    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_3_n_0
    SLICE_X28Y99         LUT6 (Prop_lut6_I2_O)        0.124   177.667 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_1/O
                         net (fo=1, routed)           0.000   177.667    u_datapath/u_video/vga_inst/u_scopeFace/c_side
    SLICE_X28Y99         FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972    41.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.810    41.810    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X28Y99         FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg/C
                         clock pessimism              0.000    41.810    
                         clock uncertainty           -0.193    41.617    
    SLICE_X28Y99         FDCE (Setup_fdce_C_D)        0.029    41.646    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg
  -------------------------------------------------------------------
                         required time                         41.646    
                         arrival time                        -177.668    
  -------------------------------------------------------------------
                         slack                               -136.022    

Slack (VIOLATED) :        -135.850ns  (required time - arrival time)
  Source:                 u_datapath/f_ang_idx_reg[1]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - xi_clk rise@30.000ns)
  Data Path Delay:        141.696ns  (logic 34.830ns (24.581%)  route 106.866ns (75.419%))
  Logic Levels:           155  (CARRY4=53 DSP48E1=2 LUT2=2 LUT3=3 LUT4=14 LUT5=10 LUT6=71)
  Clock Path Skew:        -3.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 41.639 - 40.000 ) 
    Source Clock Delay      (SCD):    5.630ns = ( 35.630 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)    30.000    30.000 r  
    R4                                                0.000    30.000 r  xi_clk (IN)
                         net (fo=0)                   0.000    30.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.945    35.630    u_datapath/xi_clk
    SLICE_X21Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[1]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDCE (Prop_fdce_C_Q)         0.456    36.086 r  u_datapath/f_ang_idx_reg[1]_replica_2/Q
                         net (fo=1, routed)           0.764    36.850    u_datapath/u_video/vga_inst/u_column_counter/xo_led_OBUF[1]_repN_2_alias
    SLICE_X21Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.974 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_26/O
                         net (fo=72, routed)          0.906    37.880    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_26_n_0
    SLICE_X19Y50         LUT6 (Prop_lut6_I2_O)        0.124    38.004 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_24_comp/O
                         net (fo=21, routed)          0.202    38.207    u_datapath/u_video/vga_inst/u_column_counter/f_ang_idx_reg[0]_18
    SLICE_X18Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.802 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.802    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.919 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.919    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.036 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.036    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.359 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_20/O[1]
                         net (fo=1, routed)           0.597    39.956    u_datapath/u_video/vga_inst/u_column_counter/u_scopeFace/v_val0[14]
    SLICE_X18Y54         LUT6 (Prop_lut6_I5_O)        0.306    40.262 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_5/O
                         net (fo=2, routed)           0.766    41.028    u_datapath/u_video/vga_inst/u_scopeFace/A[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      3.841    44.869 r  u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0/P[19]
                         net (fo=2, routed)           1.463    46.332    u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0_n_86
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124    46.456 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12/O
                         net (fo=1, routed)           0.000    46.456    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.006 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.006    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.277 f  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_1/CO[0]
                         net (fo=36, routed)          0.910    48.187    u_datapath/u_video/vga_inst/u_scopeFace/CO[0]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[2])
                                                      2.575    50.762 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y/P[2]
                         net (fo=60, routed)          1.328    52.090    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_n_103
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.124    52.214 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044/O
                         net (fo=1, routed)           0.000    52.214    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.747 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776/CO[3]
                         net (fo=1, routed)           0.000    52.747    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.864 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565/CO[3]
                         net (fo=1, routed)           0.000    52.864    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.981 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404/CO[3]
                         net (fo=1, routed)           0.000    52.981    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.138 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_283/CO[1]
                         net (fo=46, routed)          0.856    53.994    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_0[0]
    SLICE_X16Y54         LUT6 (Prop_lut6_I1_O)        0.332    54.326 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170/O
                         net (fo=14, routed)          0.878    55.204    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170_n_0
    SLICE_X12Y62         LUT4 (Prop_lut4_I0_O)        0.124    55.328 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172/O
                         net (fo=1, routed)           0.451    55.779    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124    55.903 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748/O
                         net (fo=1, routed)           1.109    57.012    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I5_O)        0.124    57.136 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414/O
                         net (fo=20, routed)          0.501    57.637    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124    57.761 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634/O
                         net (fo=106, routed)         1.087    58.848    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124    58.972 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164/O
                         net (fo=10, routed)          0.854    59.825    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124    59.949 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380/O
                         net (fo=1, routed)           0.690    60.640    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    61.044 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089/CO[3]
                         net (fo=1, routed)           0.000    61.044    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.161 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644/CO[3]
                         net (fo=1, routed)           0.000    61.161    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.390 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197/CO[2]
                         net (fo=102, routed)         0.994    62.384    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197_n_1
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.310    62.694 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_comp_2/O
                         net (fo=64, routed)          0.850    63.544    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    63.668 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119/O
                         net (fo=9, routed)           1.039    64.707    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124    64.831 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375/O
                         net (fo=1, routed)           0.000    64.831    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.363 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074/CO[3]
                         net (fo=1, routed)           0.000    65.363    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.477 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635/CO[3]
                         net (fo=1, routed)           0.000    65.477    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.705 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188/CO[2]
                         net (fo=150, routed)         0.839    66.543    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188_n_1
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.313    66.856 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040/O
                         net (fo=10, routed)          0.823    67.680    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124    67.804 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984/O
                         net (fo=1, routed)           0.925    68.729    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    69.279 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861/CO[3]
                         net (fo=1, routed)           0.000    69.279    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.396 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711/CO[3]
                         net (fo=1, routed)           0.000    69.396    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.513 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505/CO[3]
                         net (fo=94, routed)          1.337    70.850    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.124    70.974 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745/O
                         net (fo=17, routed)          0.737    71.711    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124    71.835 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900/O
                         net (fo=3, routed)           0.710    72.546    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    72.670 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728/O
                         net (fo=1, routed)           0.596    73.265    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    73.669 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    73.669    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.786 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304/CO[3]
                         net (fo=104, routed)         1.259    75.045    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    75.169 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502/O
                         net (fo=21, routed)          1.181    76.350    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    76.474 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290/O
                         net (fo=1, routed)           0.915    77.389    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    77.513 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152/O
                         net (fo=2, routed)           0.617    78.130    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I2_O)        0.124    78.254 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183/O
                         net (fo=119, routed)         1.059    79.314    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I1_O)        0.124    79.438 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431/O
                         net (fo=2, routed)           0.963    80.400    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431_n_0
    SLICE_X17Y69         LUT6 (Prop_lut6_I3_O)        0.124    80.524 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133/O
                         net (fo=1, routed)           0.643    81.167    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    81.687 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    81.687    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.804 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    81.804    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.921 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792/CO[3]
                         net (fo=88, routed)          1.116    83.037    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792_n_0
    SLICE_X17Y75         LUT4 (Prop_lut4_I3_O)        0.124    83.161 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_replica/O
                         net (fo=16, routed)          1.169    84.330    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_n_0_repN
    SLICE_X20Y75         LUT6 (Prop_lut6_I4_O)        0.124    84.454 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793/O
                         net (fo=3, routed)           1.020    85.474    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.124    85.598 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427/O
                         net (fo=2, routed)           0.353    85.951    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I3_O)        0.124    86.075 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580/O
                         net (fo=137, routed)         1.148    87.224    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580_n_0
    SLICE_X21Y62         LUT4 (Prop_lut4_I1_O)        0.124    87.348 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941/O
                         net (fo=2, routed)           1.210    88.557    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941_n_0
    SLICE_X24Y62         LUT6 (Prop_lut6_I3_O)        0.124    88.681 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664/O
                         net (fo=1, routed)           1.018    89.699    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    90.084 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469/CO[3]
                         net (fo=98, routed)          1.208    91.292    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469_n_0
    SLICE_X27Y68         LUT2 (Prop_lut2_I0_O)        0.124    91.416 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623/O
                         net (fo=44, routed)          0.609    92.026    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124    92.150 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493/O
                         net (fo=8, routed)           0.638    92.788    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I3_O)        0.124    92.912 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464/O
                         net (fo=1, routed)           0.717    93.629    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    94.155 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314/CO[3]
                         net (fo=117, routed)         1.295    95.450    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314_n_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.124    95.574 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636/O
                         net (fo=40, routed)          0.895    96.470    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    96.594 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676/O
                         net (fo=1, routed)           0.685    97.279    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    97.805 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    97.805    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.919 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316/CO[3]
                         net (fo=1, routed)           0.000    97.919    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.033 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215/CO[3]
                         net (fo=115, routed)         1.259    99.292    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.124    99.416 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362/O
                         net (fo=14, routed)          1.239   100.655    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.124   100.779 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380/O
                         net (fo=1, routed)           0.656   101.435    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124   101.559 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237/O
                         net (fo=2, routed)           0.833   102.392    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.124   102.516 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62/O
                         net (fo=171, routed)         1.092   103.608    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124   103.732 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512/O
                         net (fo=7, routed)           1.188   104.920    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I4_O)        0.124   105.044 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327/O
                         net (fo=1, routed)           0.685   105.729    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.127 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216/CO[3]
                         net (fo=1, routed)           0.000   106.127    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.241 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109/CO[3]
                         net (fo=98, routed)          1.009   107.250    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.124   107.374 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551/O
                         net (fo=58, routed)          0.731   108.105    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.124   108.229 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003/O
                         net (fo=4, routed)           0.657   108.886    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003_n_0
    SLICE_X25Y72         LUT6 (Prop_lut6_I3_O)        0.124   109.010 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564/O
                         net (fo=1, routed)           0.802   109.812    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   110.338 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095/CO[3]
                         net (fo=1, routed)           0.000   110.338    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.452 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680/CO[3]
                         net (fo=129, routed)         1.544   111.995    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124   112.119 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688/O
                         net (fo=12, routed)          0.921   113.041    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I2_O)        0.124   113.165 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363/O
                         net (fo=5, routed)           1.016   114.181    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124   114.305 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644/O
                         net (fo=1, routed)           0.736   115.041    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I4_O)        0.124   115.165 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321/O
                         net (fo=102, routed)         1.360   116.525    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321_n_0
    SLICE_X22Y76         LUT6 (Prop_lut6_I4_O)        0.124   116.649 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500/O
                         net (fo=6, routed)           1.098   117.747    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124   117.871 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074/O
                         net (fo=1, routed)           0.815   118.686    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I0_O)        0.124   118.810 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640/O
                         net (fo=1, routed)           0.000   118.810    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   119.342 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318/CO[3]
                         net (fo=221, routed)         1.037   120.379    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318_n_0
    SLICE_X27Y78         LUT4 (Prop_lut4_I0_O)        0.124   120.503 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033/O
                         net (fo=39, routed)          0.698   121.201    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033_n_0
    SLICE_X24Y78         LUT6 (Prop_lut6_I1_O)        0.124   121.325 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876/O
                         net (fo=2, routed)           0.734   122.059    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I0_O)        0.124   122.183 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454/O
                         net (fo=1, routed)           0.378   122.561    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454_n_0
    SLICE_X24Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   123.068 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007/CO[3]
                         net (fo=1, routed)           0.000   123.068    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.182 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619/CO[3]
                         net (fo=1, routed)           0.000   123.182    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.296 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314/CO[3]
                         net (fo=72, routed)          0.991   124.287    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314_n_0
    SLICE_X23Y81         LUT6 (Prop_lut6_I0_O)        0.124   124.411 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264/O
                         net (fo=109, routed)         1.115   125.526    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264_n_0
    SLICE_X20Y81         LUT6 (Prop_lut6_I1_O)        0.124   125.650 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730/O
                         net (fo=2, routed)           1.021   126.671    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.124   126.795 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254/O
                         net (fo=1, routed)           0.669   127.464    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   128.014 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803/CO[3]
                         net (fo=1, routed)           0.000   128.014    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.131 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432/CO[3]
                         net (fo=128, routed)         1.399   129.530    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432_n_0
    SLICE_X15Y81         LUT5 (Prop_lut5_I4_O)        0.124   129.654 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434/O
                         net (fo=15, routed)          1.687   131.341    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I1_O)        0.124   131.465 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486/O
                         net (fo=1, routed)           0.498   131.963    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124   132.087 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214/O
                         net (fo=84, routed)          0.509   132.595    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214_n_0
    SLICE_X7Y93          LUT5 (Prop_lut5_I0_O)        0.124   132.719 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88/O
                         net (fo=17, routed)          0.782   133.501    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124   133.625 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556/O
                         net (fo=56, routed)          1.109   134.734    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.124   134.858 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381/O
                         net (fo=2, routed)           0.633   135.491    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124   135.615 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916/O
                         net (fo=1, routed)           0.723   136.338    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   136.734 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545/CO[3]
                         net (fo=1, routed)           0.000   136.734    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.851 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258/CO[3]
                         net (fo=1, routed)           0.000   136.851    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.968 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109/CO[3]
                         net (fo=186, routed)         1.258   138.226    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.124   138.350 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160/O
                         net (fo=14, routed)          0.884   139.234    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124   139.358 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_comp/O
                         net (fo=1, routed)           0.939   140.297    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_n_0_repN
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.124   140.421 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_comp/O
                         net (fo=1, routed)           0.967   141.388    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_n_0_repN_1
    SLICE_X6Y91          LUT6 (Prop_lut6_I5_O)        0.124   141.512 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_comp/O
                         net (fo=9, routed)           1.110   142.622    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.124   142.746 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901/O
                         net (fo=53, routed)          0.840   143.586    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.124   143.710 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890/O
                         net (fo=2, routed)           0.649   144.359    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.124   144.483 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_comp/O
                         net (fo=1, routed)           0.768   145.251    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   145.801 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244/CO[3]
                         net (fo=1, routed)           0.000   145.801    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.918 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100/CO[3]
                         net (fo=150, routed)         1.161   147.079    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I5_O)        0.124   147.203 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469/O
                         net (fo=21, routed)          1.055   148.259    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I0_O)        0.124   148.383 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260/O
                         net (fo=1, routed)           0.785   149.168    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260_n_0
    SLICE_X16Y95         LUT5 (Prop_lut5_I3_O)        0.124   149.292 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112/O
                         net (fo=97, routed)          1.395   150.687    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112_n_0
    SLICE_X17Y87         LUT6 (Prop_lut6_I3_O)        0.124   150.811 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_comp_1/O
                         net (fo=1, routed)           0.696   151.507    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_n_0_repN_1
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.124   151.631 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_comp/O
                         net (fo=2, routed)           1.044   152.675    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I0_O)        0.124   152.799 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637/O
                         net (fo=1, routed)           0.664   153.463    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637_n_0
    SLICE_X24Y87         LUT3 (Prop_lut3_I0_O)        0.124   153.587 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410/O
                         net (fo=1, routed)           0.000   153.587    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410_n_0
    SLICE_X24Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   153.985 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000   153.985    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216_n_0
    SLICE_X24Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.099 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000   154.099    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91_n_0
    SLICE_X24Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.213 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25/CO[3]
                         net (fo=157, routed)         1.482   155.695    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   155.819 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156/O
                         net (fo=6, routed)           0.718   156.536    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156_n_0
    SLICE_X34Y88         LUT4 (Prop_lut4_I3_O)        0.124   156.660 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92/O
                         net (fo=13, routed)          1.032   157.692    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.124   157.816 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81/O
                         net (fo=4, routed)           0.577   158.393    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81_n_0
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.124   158.517 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82/O
                         net (fo=1, routed)           0.403   158.920    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124   159.044 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29/O
                         net (fo=90, routed)          0.737   159.781    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29_n_0
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.124   159.905 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173/O
                         net (fo=34, routed)          1.344   161.250    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.124   161.374 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691/O
                         net (fo=1, routed)           1.035   162.409    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124   162.533 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_comp/O
                         net (fo=1, routed)           0.000   162.533    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   162.934 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000   162.934    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.048 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000   163.048    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.162 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15/CO[3]
                         net (fo=152, routed)         0.944   164.105    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15_n_0
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124   164.229 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267/O
                         net (fo=48, routed)          1.050   165.279    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124   165.403 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461/O
                         net (fo=1, routed)           0.570   165.974    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124   166.098 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219/O
                         net (fo=1, routed)           0.654   166.752    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219_n_0
    SLICE_X28Y95         LUT4 (Prop_lut4_I0_O)        0.124   166.876 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71/O
                         net (fo=1, routed)           0.000   166.876    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   167.274 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16/CO[3]
                         net (fo=137, routed)         1.263   168.537    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16_n_0
    SLICE_X31Y95         LUT5 (Prop_lut5_I0_O)        0.124   168.661 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_85/O
                         net (fo=37, routed)          0.952   169.613    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_85_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124   169.737 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_238/O
                         net (fo=2, routed)           0.653   170.390    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_238_n_0
    SLICE_X26Y96         LUT6 (Prop_lut6_I0_O)        0.124   170.514 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_76/O
                         net (fo=1, routed)           0.772   171.286    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_76_n_0
    SLICE_X25Y96         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   171.684 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000   171.684    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_17_n_0
    SLICE_X25Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   171.798 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_4/CO[3]
                         net (fo=112, routed)         1.875   173.673    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_4_n_0
    SLICE_X36Y100        LUT5 (Prop_lut5_I1_O)        0.124   173.797 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_56/O
                         net (fo=15, routed)          0.914   174.711    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_56_n_0
    SLICE_X36Y100        LUT6 (Prop_lut6_I2_O)        0.124   174.835 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_34/O
                         net (fo=2, routed)           0.810   175.646    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_34_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.124   175.770 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_8/O
                         net (fo=1, routed)           0.593   176.363    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_8_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I0_O)        0.124   176.487 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_3/O
                         net (fo=3, routed)           0.714   177.201    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_3_n_0
    SLICE_X37Y102        LUT5 (Prop_lut5_I0_O)        0.124   177.325 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1/O
                         net (fo=1, routed)           0.000   177.325    u_datapath/u_video/vga_inst/u_scopeFace/c_dist_steps[4]
    SLICE_X37Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972    41.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.639    41.639    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X37Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]/C
                         clock pessimism              0.000    41.639    
                         clock uncertainty           -0.193    41.446    
    SLICE_X37Y102        FDCE (Setup_fdce_C_D)        0.029    41.475    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]
  -------------------------------------------------------------------
                         required time                         41.475    
                         arrival time                        -177.326    
  -------------------------------------------------------------------
                         slack                               -135.850    

Slack (VIOLATED) :        -135.839ns  (required time - arrival time)
  Source:                 u_datapath/f_ang_idx_reg[1]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - xi_clk rise@30.000ns)
  Data Path Delay:        141.682ns  (logic 34.830ns (24.583%)  route 106.852ns (75.417%))
  Logic Levels:           155  (CARRY4=53 DSP48E1=2 LUT2=2 LUT3=3 LUT4=15 LUT5=9 LUT6=71)
  Clock Path Skew:        -3.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 41.637 - 40.000 ) 
    Source Clock Delay      (SCD):    5.630ns = ( 35.630 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)    30.000    30.000 r  
    R4                                                0.000    30.000 r  xi_clk (IN)
                         net (fo=0)                   0.000    30.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.945    35.630    u_datapath/xi_clk
    SLICE_X21Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[1]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDCE (Prop_fdce_C_Q)         0.456    36.086 r  u_datapath/f_ang_idx_reg[1]_replica_2/Q
                         net (fo=1, routed)           0.764    36.850    u_datapath/u_video/vga_inst/u_column_counter/xo_led_OBUF[1]_repN_2_alias
    SLICE_X21Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.974 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_26/O
                         net (fo=72, routed)          0.906    37.880    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_26_n_0
    SLICE_X19Y50         LUT6 (Prop_lut6_I2_O)        0.124    38.004 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_24_comp/O
                         net (fo=21, routed)          0.202    38.207    u_datapath/u_video/vga_inst/u_column_counter/f_ang_idx_reg[0]_18
    SLICE_X18Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.802 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.802    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.919 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.919    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.036 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.036    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.359 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_20/O[1]
                         net (fo=1, routed)           0.597    39.956    u_datapath/u_video/vga_inst/u_column_counter/u_scopeFace/v_val0[14]
    SLICE_X18Y54         LUT6 (Prop_lut6_I5_O)        0.306    40.262 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_5/O
                         net (fo=2, routed)           0.766    41.028    u_datapath/u_video/vga_inst/u_scopeFace/A[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      3.841    44.869 r  u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0/P[19]
                         net (fo=2, routed)           1.463    46.332    u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0_n_86
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124    46.456 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12/O
                         net (fo=1, routed)           0.000    46.456    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.006 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.006    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.277 f  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_1/CO[0]
                         net (fo=36, routed)          0.910    48.187    u_datapath/u_video/vga_inst/u_scopeFace/CO[0]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[2])
                                                      2.575    50.762 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y/P[2]
                         net (fo=60, routed)          1.328    52.090    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_n_103
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.124    52.214 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044/O
                         net (fo=1, routed)           0.000    52.214    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.747 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776/CO[3]
                         net (fo=1, routed)           0.000    52.747    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.864 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565/CO[3]
                         net (fo=1, routed)           0.000    52.864    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.981 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404/CO[3]
                         net (fo=1, routed)           0.000    52.981    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.138 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_283/CO[1]
                         net (fo=46, routed)          0.856    53.994    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_0[0]
    SLICE_X16Y54         LUT6 (Prop_lut6_I1_O)        0.332    54.326 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170/O
                         net (fo=14, routed)          0.878    55.204    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170_n_0
    SLICE_X12Y62         LUT4 (Prop_lut4_I0_O)        0.124    55.328 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172/O
                         net (fo=1, routed)           0.451    55.779    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124    55.903 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748/O
                         net (fo=1, routed)           1.109    57.012    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I5_O)        0.124    57.136 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414/O
                         net (fo=20, routed)          0.501    57.637    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124    57.761 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634/O
                         net (fo=106, routed)         1.087    58.848    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124    58.972 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164/O
                         net (fo=10, routed)          0.854    59.825    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124    59.949 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380/O
                         net (fo=1, routed)           0.690    60.640    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    61.044 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089/CO[3]
                         net (fo=1, routed)           0.000    61.044    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.161 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644/CO[3]
                         net (fo=1, routed)           0.000    61.161    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.390 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197/CO[2]
                         net (fo=102, routed)         0.994    62.384    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197_n_1
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.310    62.694 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_comp_2/O
                         net (fo=64, routed)          0.850    63.544    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    63.668 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119/O
                         net (fo=9, routed)           1.039    64.707    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124    64.831 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375/O
                         net (fo=1, routed)           0.000    64.831    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.363 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074/CO[3]
                         net (fo=1, routed)           0.000    65.363    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.477 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635/CO[3]
                         net (fo=1, routed)           0.000    65.477    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.705 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188/CO[2]
                         net (fo=150, routed)         0.839    66.543    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188_n_1
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.313    66.856 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040/O
                         net (fo=10, routed)          0.823    67.680    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124    67.804 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984/O
                         net (fo=1, routed)           0.925    68.729    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    69.279 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861/CO[3]
                         net (fo=1, routed)           0.000    69.279    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.396 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711/CO[3]
                         net (fo=1, routed)           0.000    69.396    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.513 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505/CO[3]
                         net (fo=94, routed)          1.337    70.850    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.124    70.974 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745/O
                         net (fo=17, routed)          0.737    71.711    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124    71.835 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900/O
                         net (fo=3, routed)           0.710    72.546    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    72.670 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728/O
                         net (fo=1, routed)           0.596    73.265    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    73.669 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    73.669    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.786 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304/CO[3]
                         net (fo=104, routed)         1.259    75.045    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    75.169 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502/O
                         net (fo=21, routed)          1.181    76.350    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    76.474 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290/O
                         net (fo=1, routed)           0.915    77.389    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    77.513 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152/O
                         net (fo=2, routed)           0.617    78.130    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I2_O)        0.124    78.254 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183/O
                         net (fo=119, routed)         1.059    79.314    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I1_O)        0.124    79.438 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431/O
                         net (fo=2, routed)           0.963    80.400    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431_n_0
    SLICE_X17Y69         LUT6 (Prop_lut6_I3_O)        0.124    80.524 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133/O
                         net (fo=1, routed)           0.643    81.167    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    81.687 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    81.687    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.804 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    81.804    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.921 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792/CO[3]
                         net (fo=88, routed)          1.116    83.037    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792_n_0
    SLICE_X17Y75         LUT4 (Prop_lut4_I3_O)        0.124    83.161 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_replica/O
                         net (fo=16, routed)          1.169    84.330    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_n_0_repN
    SLICE_X20Y75         LUT6 (Prop_lut6_I4_O)        0.124    84.454 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793/O
                         net (fo=3, routed)           1.020    85.474    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.124    85.598 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427/O
                         net (fo=2, routed)           0.353    85.951    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I3_O)        0.124    86.075 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580/O
                         net (fo=137, routed)         1.148    87.224    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580_n_0
    SLICE_X21Y62         LUT4 (Prop_lut4_I1_O)        0.124    87.348 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941/O
                         net (fo=2, routed)           1.210    88.557    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941_n_0
    SLICE_X24Y62         LUT6 (Prop_lut6_I3_O)        0.124    88.681 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664/O
                         net (fo=1, routed)           1.018    89.699    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    90.084 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469/CO[3]
                         net (fo=98, routed)          1.208    91.292    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469_n_0
    SLICE_X27Y68         LUT2 (Prop_lut2_I0_O)        0.124    91.416 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623/O
                         net (fo=44, routed)          0.609    92.026    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124    92.150 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493/O
                         net (fo=8, routed)           0.638    92.788    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I3_O)        0.124    92.912 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464/O
                         net (fo=1, routed)           0.717    93.629    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    94.155 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314/CO[3]
                         net (fo=117, routed)         1.295    95.450    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314_n_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.124    95.574 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636/O
                         net (fo=40, routed)          0.895    96.470    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    96.594 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676/O
                         net (fo=1, routed)           0.685    97.279    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    97.805 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    97.805    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.919 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316/CO[3]
                         net (fo=1, routed)           0.000    97.919    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.033 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215/CO[3]
                         net (fo=115, routed)         1.259    99.292    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.124    99.416 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362/O
                         net (fo=14, routed)          1.239   100.655    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.124   100.779 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380/O
                         net (fo=1, routed)           0.656   101.435    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124   101.559 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237/O
                         net (fo=2, routed)           0.833   102.392    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.124   102.516 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62/O
                         net (fo=171, routed)         1.092   103.608    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124   103.732 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512/O
                         net (fo=7, routed)           1.188   104.920    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I4_O)        0.124   105.044 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327/O
                         net (fo=1, routed)           0.685   105.729    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.127 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216/CO[3]
                         net (fo=1, routed)           0.000   106.127    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.241 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109/CO[3]
                         net (fo=98, routed)          1.009   107.250    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.124   107.374 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551/O
                         net (fo=58, routed)          0.731   108.105    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.124   108.229 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003/O
                         net (fo=4, routed)           0.657   108.886    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003_n_0
    SLICE_X25Y72         LUT6 (Prop_lut6_I3_O)        0.124   109.010 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564/O
                         net (fo=1, routed)           0.802   109.812    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   110.338 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095/CO[3]
                         net (fo=1, routed)           0.000   110.338    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.452 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680/CO[3]
                         net (fo=129, routed)         1.544   111.995    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124   112.119 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688/O
                         net (fo=12, routed)          0.921   113.041    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I2_O)        0.124   113.165 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363/O
                         net (fo=5, routed)           1.016   114.181    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124   114.305 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644/O
                         net (fo=1, routed)           0.736   115.041    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I4_O)        0.124   115.165 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321/O
                         net (fo=102, routed)         1.360   116.525    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321_n_0
    SLICE_X22Y76         LUT6 (Prop_lut6_I4_O)        0.124   116.649 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500/O
                         net (fo=6, routed)           1.098   117.747    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124   117.871 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074/O
                         net (fo=1, routed)           0.815   118.686    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I0_O)        0.124   118.810 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640/O
                         net (fo=1, routed)           0.000   118.810    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   119.342 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318/CO[3]
                         net (fo=221, routed)         1.037   120.379    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318_n_0
    SLICE_X27Y78         LUT4 (Prop_lut4_I0_O)        0.124   120.503 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033/O
                         net (fo=39, routed)          0.698   121.201    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033_n_0
    SLICE_X24Y78         LUT6 (Prop_lut6_I1_O)        0.124   121.325 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876/O
                         net (fo=2, routed)           0.734   122.059    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I0_O)        0.124   122.183 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454/O
                         net (fo=1, routed)           0.378   122.561    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454_n_0
    SLICE_X24Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   123.068 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007/CO[3]
                         net (fo=1, routed)           0.000   123.068    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.182 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619/CO[3]
                         net (fo=1, routed)           0.000   123.182    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.296 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314/CO[3]
                         net (fo=72, routed)          0.991   124.287    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314_n_0
    SLICE_X23Y81         LUT6 (Prop_lut6_I0_O)        0.124   124.411 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264/O
                         net (fo=109, routed)         1.115   125.526    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264_n_0
    SLICE_X20Y81         LUT6 (Prop_lut6_I1_O)        0.124   125.650 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730/O
                         net (fo=2, routed)           1.021   126.671    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.124   126.795 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254/O
                         net (fo=1, routed)           0.669   127.464    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   128.014 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803/CO[3]
                         net (fo=1, routed)           0.000   128.014    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.131 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432/CO[3]
                         net (fo=128, routed)         1.399   129.530    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432_n_0
    SLICE_X15Y81         LUT5 (Prop_lut5_I4_O)        0.124   129.654 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434/O
                         net (fo=15, routed)          1.687   131.341    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I1_O)        0.124   131.465 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486/O
                         net (fo=1, routed)           0.498   131.963    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124   132.087 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214/O
                         net (fo=84, routed)          0.509   132.595    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214_n_0
    SLICE_X7Y93          LUT5 (Prop_lut5_I0_O)        0.124   132.719 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88/O
                         net (fo=17, routed)          0.782   133.501    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124   133.625 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556/O
                         net (fo=56, routed)          1.109   134.734    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.124   134.858 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381/O
                         net (fo=2, routed)           0.633   135.491    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124   135.615 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916/O
                         net (fo=1, routed)           0.723   136.338    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   136.734 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545/CO[3]
                         net (fo=1, routed)           0.000   136.734    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.851 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258/CO[3]
                         net (fo=1, routed)           0.000   136.851    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.968 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109/CO[3]
                         net (fo=186, routed)         1.258   138.226    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.124   138.350 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160/O
                         net (fo=14, routed)          0.884   139.234    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124   139.358 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_comp/O
                         net (fo=1, routed)           0.939   140.297    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_n_0_repN
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.124   140.421 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_comp/O
                         net (fo=1, routed)           0.967   141.388    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_n_0_repN_1
    SLICE_X6Y91          LUT6 (Prop_lut6_I5_O)        0.124   141.512 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_comp/O
                         net (fo=9, routed)           1.110   142.622    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.124   142.746 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901/O
                         net (fo=53, routed)          0.840   143.586    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.124   143.710 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890/O
                         net (fo=2, routed)           0.649   144.359    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.124   144.483 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_comp/O
                         net (fo=1, routed)           0.768   145.251    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   145.801 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244/CO[3]
                         net (fo=1, routed)           0.000   145.801    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.918 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100/CO[3]
                         net (fo=150, routed)         1.161   147.079    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I5_O)        0.124   147.203 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469/O
                         net (fo=21, routed)          1.055   148.259    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I0_O)        0.124   148.383 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260/O
                         net (fo=1, routed)           0.785   149.168    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260_n_0
    SLICE_X16Y95         LUT5 (Prop_lut5_I3_O)        0.124   149.292 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112/O
                         net (fo=97, routed)          1.395   150.687    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112_n_0
    SLICE_X17Y87         LUT6 (Prop_lut6_I3_O)        0.124   150.811 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_comp_1/O
                         net (fo=1, routed)           0.696   151.507    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_n_0_repN_1
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.124   151.631 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_comp/O
                         net (fo=2, routed)           1.044   152.675    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I0_O)        0.124   152.799 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637/O
                         net (fo=1, routed)           0.664   153.463    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637_n_0
    SLICE_X24Y87         LUT3 (Prop_lut3_I0_O)        0.124   153.587 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410/O
                         net (fo=1, routed)           0.000   153.587    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410_n_0
    SLICE_X24Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   153.985 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000   153.985    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216_n_0
    SLICE_X24Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.099 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000   154.099    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91_n_0
    SLICE_X24Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.213 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25/CO[3]
                         net (fo=157, routed)         1.482   155.695    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   155.819 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156/O
                         net (fo=6, routed)           0.718   156.536    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156_n_0
    SLICE_X34Y88         LUT4 (Prop_lut4_I3_O)        0.124   156.660 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92/O
                         net (fo=13, routed)          1.032   157.692    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.124   157.816 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81/O
                         net (fo=4, routed)           0.577   158.393    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81_n_0
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.124   158.517 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82/O
                         net (fo=1, routed)           0.403   158.920    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124   159.044 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29/O
                         net (fo=90, routed)          0.737   159.781    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29_n_0
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.124   159.905 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173/O
                         net (fo=34, routed)          1.344   161.250    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.124   161.374 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691/O
                         net (fo=1, routed)           1.035   162.409    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124   162.533 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_comp/O
                         net (fo=1, routed)           0.000   162.533    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   162.934 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000   162.934    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.048 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000   163.048    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.162 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15/CO[3]
                         net (fo=152, routed)         0.944   164.105    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15_n_0
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124   164.229 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267/O
                         net (fo=48, routed)          1.050   165.279    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124   165.403 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461/O
                         net (fo=1, routed)           0.570   165.974    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124   166.098 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219/O
                         net (fo=1, routed)           0.654   166.752    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219_n_0
    SLICE_X28Y95         LUT4 (Prop_lut4_I0_O)        0.124   166.876 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71/O
                         net (fo=1, routed)           0.000   166.876    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   167.274 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16/CO[3]
                         net (fo=137, routed)         1.263   168.537    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16_n_0
    SLICE_X31Y95         LUT5 (Prop_lut5_I0_O)        0.124   168.661 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_85/O
                         net (fo=37, routed)          0.952   169.613    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_85_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124   169.737 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_238/O
                         net (fo=2, routed)           0.653   170.390    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_238_n_0
    SLICE_X26Y96         LUT6 (Prop_lut6_I0_O)        0.124   170.514 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_76/O
                         net (fo=1, routed)           0.772   171.286    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_76_n_0
    SLICE_X25Y96         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   171.684 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000   171.684    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_17_n_0
    SLICE_X25Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   171.798 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_4/CO[3]
                         net (fo=112, routed)         1.875   173.673    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_4_n_0
    SLICE_X36Y100        LUT5 (Prop_lut5_I1_O)        0.124   173.797 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_56/O
                         net (fo=15, routed)          0.914   174.711    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_56_n_0
    SLICE_X36Y100        LUT6 (Prop_lut6_I2_O)        0.124   174.835 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_34/O
                         net (fo=2, routed)           0.810   175.646    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_34_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.124   175.770 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_8/O
                         net (fo=1, routed)           0.593   176.363    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_8_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I0_O)        0.124   176.487 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_3/O
                         net (fo=3, routed)           0.700   177.188    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_3_n_0
    SLICE_X38Y100        LUT4 (Prop_lut4_I0_O)        0.124   177.311 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[0]_i_1/O
                         net (fo=1, routed)           0.000   177.311    u_datapath/u_video/vga_inst/u_scopeFace/c_dist_steps[0]
    SLICE_X38Y100        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972    41.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.637    41.637    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X38Y100        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[0]/C
                         clock pessimism              0.000    41.637    
                         clock uncertainty           -0.193    41.444    
    SLICE_X38Y100        FDCE (Setup_fdce_C_D)        0.029    41.473    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[0]
  -------------------------------------------------------------------
                         required time                         41.473    
                         arrival time                        -177.312    
  -------------------------------------------------------------------
                         slack                               -135.839    

Slack (VIOLATED) :        -135.565ns  (required time - arrival time)
  Source:                 u_datapath/f_ang_idx_reg[1]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - xi_clk rise@30.000ns)
  Data Path Delay:        141.456ns  (logic 34.954ns (24.710%)  route 106.502ns (75.290%))
  Logic Levels:           156  (CARRY4=53 DSP48E1=2 LUT2=2 LUT3=3 LUT4=14 LUT5=9 LUT6=73)
  Clock Path Skew:        -3.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 41.637 - 40.000 ) 
    Source Clock Delay      (SCD):    5.630ns = ( 35.630 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)    30.000    30.000 r  
    R4                                                0.000    30.000 r  xi_clk (IN)
                         net (fo=0)                   0.000    30.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.945    35.630    u_datapath/xi_clk
    SLICE_X21Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[1]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDCE (Prop_fdce_C_Q)         0.456    36.086 r  u_datapath/f_ang_idx_reg[1]_replica_2/Q
                         net (fo=1, routed)           0.764    36.850    u_datapath/u_video/vga_inst/u_column_counter/xo_led_OBUF[1]_repN_2_alias
    SLICE_X21Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.974 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_26/O
                         net (fo=72, routed)          0.906    37.880    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_26_n_0
    SLICE_X19Y50         LUT6 (Prop_lut6_I2_O)        0.124    38.004 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_24_comp/O
                         net (fo=21, routed)          0.202    38.207    u_datapath/u_video/vga_inst/u_column_counter/f_ang_idx_reg[0]_18
    SLICE_X18Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.802 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.802    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.919 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.919    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.036 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.036    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.359 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_20/O[1]
                         net (fo=1, routed)           0.597    39.956    u_datapath/u_video/vga_inst/u_column_counter/u_scopeFace/v_val0[14]
    SLICE_X18Y54         LUT6 (Prop_lut6_I5_O)        0.306    40.262 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_5/O
                         net (fo=2, routed)           0.766    41.028    u_datapath/u_video/vga_inst/u_scopeFace/A[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      3.841    44.869 r  u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0/P[19]
                         net (fo=2, routed)           1.463    46.332    u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0_n_86
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124    46.456 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12/O
                         net (fo=1, routed)           0.000    46.456    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.006 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.006    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.277 f  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_1/CO[0]
                         net (fo=36, routed)          0.910    48.187    u_datapath/u_video/vga_inst/u_scopeFace/CO[0]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[2])
                                                      2.575    50.762 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y/P[2]
                         net (fo=60, routed)          1.328    52.090    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_n_103
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.124    52.214 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044/O
                         net (fo=1, routed)           0.000    52.214    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.747 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776/CO[3]
                         net (fo=1, routed)           0.000    52.747    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.864 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565/CO[3]
                         net (fo=1, routed)           0.000    52.864    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.981 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404/CO[3]
                         net (fo=1, routed)           0.000    52.981    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.138 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_283/CO[1]
                         net (fo=46, routed)          0.856    53.994    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_0[0]
    SLICE_X16Y54         LUT6 (Prop_lut6_I1_O)        0.332    54.326 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170/O
                         net (fo=14, routed)          0.878    55.204    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170_n_0
    SLICE_X12Y62         LUT4 (Prop_lut4_I0_O)        0.124    55.328 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172/O
                         net (fo=1, routed)           0.451    55.779    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124    55.903 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748/O
                         net (fo=1, routed)           1.109    57.012    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I5_O)        0.124    57.136 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414/O
                         net (fo=20, routed)          0.501    57.637    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124    57.761 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634/O
                         net (fo=106, routed)         1.087    58.848    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124    58.972 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164/O
                         net (fo=10, routed)          0.854    59.825    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124    59.949 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380/O
                         net (fo=1, routed)           0.690    60.640    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    61.044 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089/CO[3]
                         net (fo=1, routed)           0.000    61.044    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.161 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644/CO[3]
                         net (fo=1, routed)           0.000    61.161    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.390 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197/CO[2]
                         net (fo=102, routed)         0.994    62.384    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197_n_1
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.310    62.694 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_comp_2/O
                         net (fo=64, routed)          0.850    63.544    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    63.668 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119/O
                         net (fo=9, routed)           1.039    64.707    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124    64.831 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375/O
                         net (fo=1, routed)           0.000    64.831    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.363 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074/CO[3]
                         net (fo=1, routed)           0.000    65.363    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.477 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635/CO[3]
                         net (fo=1, routed)           0.000    65.477    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.705 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188/CO[2]
                         net (fo=150, routed)         0.839    66.543    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188_n_1
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.313    66.856 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040/O
                         net (fo=10, routed)          0.823    67.680    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124    67.804 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984/O
                         net (fo=1, routed)           0.925    68.729    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    69.279 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861/CO[3]
                         net (fo=1, routed)           0.000    69.279    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.396 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711/CO[3]
                         net (fo=1, routed)           0.000    69.396    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.513 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505/CO[3]
                         net (fo=94, routed)          1.337    70.850    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.124    70.974 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745/O
                         net (fo=17, routed)          0.737    71.711    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124    71.835 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900/O
                         net (fo=3, routed)           0.710    72.546    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    72.670 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728/O
                         net (fo=1, routed)           0.596    73.265    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    73.669 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    73.669    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.786 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304/CO[3]
                         net (fo=104, routed)         1.259    75.045    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    75.169 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502/O
                         net (fo=21, routed)          1.181    76.350    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    76.474 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290/O
                         net (fo=1, routed)           0.915    77.389    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    77.513 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152/O
                         net (fo=2, routed)           0.617    78.130    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I2_O)        0.124    78.254 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183/O
                         net (fo=119, routed)         1.059    79.314    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I1_O)        0.124    79.438 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431/O
                         net (fo=2, routed)           0.963    80.400    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431_n_0
    SLICE_X17Y69         LUT6 (Prop_lut6_I3_O)        0.124    80.524 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133/O
                         net (fo=1, routed)           0.643    81.167    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    81.687 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    81.687    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.804 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    81.804    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.921 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792/CO[3]
                         net (fo=88, routed)          1.116    83.037    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792_n_0
    SLICE_X17Y75         LUT4 (Prop_lut4_I3_O)        0.124    83.161 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_replica/O
                         net (fo=16, routed)          1.169    84.330    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_n_0_repN
    SLICE_X20Y75         LUT6 (Prop_lut6_I4_O)        0.124    84.454 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793/O
                         net (fo=3, routed)           1.020    85.474    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.124    85.598 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427/O
                         net (fo=2, routed)           0.353    85.951    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I3_O)        0.124    86.075 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580/O
                         net (fo=137, routed)         1.148    87.224    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580_n_0
    SLICE_X21Y62         LUT4 (Prop_lut4_I1_O)        0.124    87.348 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941/O
                         net (fo=2, routed)           1.210    88.557    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941_n_0
    SLICE_X24Y62         LUT6 (Prop_lut6_I3_O)        0.124    88.681 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664/O
                         net (fo=1, routed)           1.018    89.699    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    90.084 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469/CO[3]
                         net (fo=98, routed)          1.208    91.292    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469_n_0
    SLICE_X27Y68         LUT2 (Prop_lut2_I0_O)        0.124    91.416 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623/O
                         net (fo=44, routed)          0.609    92.026    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124    92.150 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493/O
                         net (fo=8, routed)           0.638    92.788    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I3_O)        0.124    92.912 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464/O
                         net (fo=1, routed)           0.717    93.629    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    94.155 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314/CO[3]
                         net (fo=117, routed)         1.295    95.450    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314_n_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.124    95.574 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636/O
                         net (fo=40, routed)          0.895    96.470    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    96.594 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676/O
                         net (fo=1, routed)           0.685    97.279    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    97.805 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    97.805    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.919 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316/CO[3]
                         net (fo=1, routed)           0.000    97.919    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.033 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215/CO[3]
                         net (fo=115, routed)         1.259    99.292    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.124    99.416 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362/O
                         net (fo=14, routed)          1.239   100.655    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.124   100.779 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380/O
                         net (fo=1, routed)           0.656   101.435    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124   101.559 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237/O
                         net (fo=2, routed)           0.833   102.392    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.124   102.516 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62/O
                         net (fo=171, routed)         1.092   103.608    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124   103.732 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512/O
                         net (fo=7, routed)           1.188   104.920    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I4_O)        0.124   105.044 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327/O
                         net (fo=1, routed)           0.685   105.729    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.127 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216/CO[3]
                         net (fo=1, routed)           0.000   106.127    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.241 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109/CO[3]
                         net (fo=98, routed)          1.009   107.250    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.124   107.374 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551/O
                         net (fo=58, routed)          0.731   108.105    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.124   108.229 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003/O
                         net (fo=4, routed)           0.657   108.886    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003_n_0
    SLICE_X25Y72         LUT6 (Prop_lut6_I3_O)        0.124   109.010 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564/O
                         net (fo=1, routed)           0.802   109.812    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   110.338 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095/CO[3]
                         net (fo=1, routed)           0.000   110.338    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.452 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680/CO[3]
                         net (fo=129, routed)         1.544   111.995    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124   112.119 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688/O
                         net (fo=12, routed)          0.921   113.041    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I2_O)        0.124   113.165 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363/O
                         net (fo=5, routed)           1.016   114.181    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124   114.305 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644/O
                         net (fo=1, routed)           0.736   115.041    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I4_O)        0.124   115.165 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321/O
                         net (fo=102, routed)         1.360   116.525    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321_n_0
    SLICE_X22Y76         LUT6 (Prop_lut6_I4_O)        0.124   116.649 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500/O
                         net (fo=6, routed)           1.098   117.747    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124   117.871 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074/O
                         net (fo=1, routed)           0.815   118.686    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I0_O)        0.124   118.810 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640/O
                         net (fo=1, routed)           0.000   118.810    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   119.342 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318/CO[3]
                         net (fo=221, routed)         1.037   120.379    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318_n_0
    SLICE_X27Y78         LUT4 (Prop_lut4_I0_O)        0.124   120.503 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033/O
                         net (fo=39, routed)          0.698   121.201    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033_n_0
    SLICE_X24Y78         LUT6 (Prop_lut6_I1_O)        0.124   121.325 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876/O
                         net (fo=2, routed)           0.734   122.059    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I0_O)        0.124   122.183 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454/O
                         net (fo=1, routed)           0.378   122.561    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454_n_0
    SLICE_X24Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   123.068 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007/CO[3]
                         net (fo=1, routed)           0.000   123.068    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.182 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619/CO[3]
                         net (fo=1, routed)           0.000   123.182    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.296 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314/CO[3]
                         net (fo=72, routed)          0.991   124.287    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314_n_0
    SLICE_X23Y81         LUT6 (Prop_lut6_I0_O)        0.124   124.411 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264/O
                         net (fo=109, routed)         1.115   125.526    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264_n_0
    SLICE_X20Y81         LUT6 (Prop_lut6_I1_O)        0.124   125.650 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730/O
                         net (fo=2, routed)           1.021   126.671    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.124   126.795 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254/O
                         net (fo=1, routed)           0.669   127.464    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   128.014 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803/CO[3]
                         net (fo=1, routed)           0.000   128.014    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.131 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432/CO[3]
                         net (fo=128, routed)         1.399   129.530    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432_n_0
    SLICE_X15Y81         LUT5 (Prop_lut5_I4_O)        0.124   129.654 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434/O
                         net (fo=15, routed)          1.687   131.341    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I1_O)        0.124   131.465 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486/O
                         net (fo=1, routed)           0.498   131.963    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124   132.087 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214/O
                         net (fo=84, routed)          0.509   132.595    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214_n_0
    SLICE_X7Y93          LUT5 (Prop_lut5_I0_O)        0.124   132.719 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88/O
                         net (fo=17, routed)          0.782   133.501    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124   133.625 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556/O
                         net (fo=56, routed)          1.109   134.734    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.124   134.858 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381/O
                         net (fo=2, routed)           0.633   135.491    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124   135.615 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916/O
                         net (fo=1, routed)           0.723   136.338    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   136.734 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545/CO[3]
                         net (fo=1, routed)           0.000   136.734    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.851 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258/CO[3]
                         net (fo=1, routed)           0.000   136.851    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.968 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109/CO[3]
                         net (fo=186, routed)         1.258   138.226    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.124   138.350 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160/O
                         net (fo=14, routed)          0.884   139.234    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124   139.358 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_comp/O
                         net (fo=1, routed)           0.939   140.297    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_n_0_repN
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.124   140.421 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_comp/O
                         net (fo=1, routed)           0.967   141.388    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_n_0_repN_1
    SLICE_X6Y91          LUT6 (Prop_lut6_I5_O)        0.124   141.512 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_comp/O
                         net (fo=9, routed)           1.110   142.622    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.124   142.746 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901/O
                         net (fo=53, routed)          0.840   143.586    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.124   143.710 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890/O
                         net (fo=2, routed)           0.649   144.359    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.124   144.483 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_comp/O
                         net (fo=1, routed)           0.768   145.251    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   145.801 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244/CO[3]
                         net (fo=1, routed)           0.000   145.801    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.918 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100/CO[3]
                         net (fo=150, routed)         1.161   147.079    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I5_O)        0.124   147.203 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469/O
                         net (fo=21, routed)          1.055   148.259    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I0_O)        0.124   148.383 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260/O
                         net (fo=1, routed)           0.785   149.168    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260_n_0
    SLICE_X16Y95         LUT5 (Prop_lut5_I3_O)        0.124   149.292 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112/O
                         net (fo=97, routed)          1.395   150.687    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112_n_0
    SLICE_X17Y87         LUT6 (Prop_lut6_I3_O)        0.124   150.811 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_comp_1/O
                         net (fo=1, routed)           0.696   151.507    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_n_0_repN_1
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.124   151.631 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_comp/O
                         net (fo=2, routed)           1.044   152.675    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I0_O)        0.124   152.799 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637/O
                         net (fo=1, routed)           0.664   153.463    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637_n_0
    SLICE_X24Y87         LUT3 (Prop_lut3_I0_O)        0.124   153.587 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410/O
                         net (fo=1, routed)           0.000   153.587    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410_n_0
    SLICE_X24Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   153.985 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000   153.985    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216_n_0
    SLICE_X24Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.099 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000   154.099    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91_n_0
    SLICE_X24Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.213 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25/CO[3]
                         net (fo=157, routed)         1.482   155.695    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   155.819 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156/O
                         net (fo=6, routed)           0.718   156.536    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156_n_0
    SLICE_X34Y88         LUT4 (Prop_lut4_I3_O)        0.124   156.660 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92/O
                         net (fo=13, routed)          1.032   157.692    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.124   157.816 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81/O
                         net (fo=4, routed)           0.577   158.393    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81_n_0
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.124   158.517 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82/O
                         net (fo=1, routed)           0.403   158.920    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124   159.044 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29/O
                         net (fo=90, routed)          0.737   159.781    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29_n_0
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.124   159.905 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173/O
                         net (fo=34, routed)          1.344   161.250    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.124   161.374 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691/O
                         net (fo=1, routed)           1.035   162.409    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124   162.533 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_comp/O
                         net (fo=1, routed)           0.000   162.533    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   162.934 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000   162.934    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.048 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000   163.048    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.162 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15/CO[3]
                         net (fo=152, routed)         0.944   164.105    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15_n_0
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124   164.229 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267/O
                         net (fo=48, routed)          1.050   165.279    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124   165.403 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461/O
                         net (fo=1, routed)           0.570   165.974    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124   166.098 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219/O
                         net (fo=1, routed)           0.654   166.752    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219_n_0
    SLICE_X28Y95         LUT4 (Prop_lut4_I0_O)        0.124   166.876 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71/O
                         net (fo=1, routed)           0.000   166.876    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   167.274 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16/CO[3]
                         net (fo=137, routed)         1.263   168.537    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16_n_0
    SLICE_X31Y95         LUT5 (Prop_lut5_I0_O)        0.124   168.661 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_85/O
                         net (fo=37, routed)          0.952   169.613    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_85_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124   169.737 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_238/O
                         net (fo=2, routed)           0.653   170.390    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_238_n_0
    SLICE_X26Y96         LUT6 (Prop_lut6_I0_O)        0.124   170.514 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_76/O
                         net (fo=1, routed)           0.772   171.286    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_76_n_0
    SLICE_X25Y96         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   171.684 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000   171.684    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_17_n_0
    SLICE_X25Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   171.798 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_4/CO[3]
                         net (fo=112, routed)         1.110   172.908    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_4_n_0
    SLICE_X27Y98         LUT6 (Prop_lut6_I0_O)        0.124   173.032 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_26/O
                         net (fo=17, routed)          1.042   174.073    u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_26_n_0
    SLICE_X36Y101        LUT5 (Prop_lut5_I0_O)        0.124   174.197 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_76/O
                         net (fo=1, routed)           0.340   174.538    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_76_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I4_O)        0.124   174.662 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_20/O
                         net (fo=2, routed)           0.689   175.351    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_20_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.124   175.475 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_22/O
                         net (fo=2, routed)           0.678   176.153    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_22_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I5_O)        0.124   176.277 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_5/O
                         net (fo=3, routed)           0.685   176.962    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_5_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124   177.086 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_1/O
                         net (fo=1, routed)           0.000   177.086    u_datapath/u_video/vga_inst/u_scopeFace/c_dist_steps[2]
    SLICE_X40Y100        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972    41.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.637    41.637    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X40Y100        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[2]/C
                         clock pessimism              0.000    41.637    
                         clock uncertainty           -0.193    41.444    
    SLICE_X40Y100        FDCE (Setup_fdce_C_D)        0.077    41.521    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[2]
  -------------------------------------------------------------------
                         required time                         41.521    
                         arrival time                        -177.086    
  -------------------------------------------------------------------
                         slack                               -135.565    

Slack (VIOLATED) :        -131.284ns  (required time - arrival time)
  Source:                 u_datapath/f_ang_idx_reg[1]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - xi_clk rise@30.000ns)
  Data Path Delay:        137.309ns  (logic 33.946ns (24.722%)  route 103.363ns (75.278%))
  Logic Levels:           150  (CARRY4=51 DSP48E1=2 LUT2=2 LUT3=3 LUT4=14 LUT5=8 LUT6=70)
  Clock Path Skew:        -3.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 41.819 - 40.000 ) 
    Source Clock Delay      (SCD):    5.630ns = ( 35.630 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)    30.000    30.000 r  
    R4                                                0.000    30.000 r  xi_clk (IN)
                         net (fo=0)                   0.000    30.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.945    35.630    u_datapath/xi_clk
    SLICE_X21Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[1]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDCE (Prop_fdce_C_Q)         0.456    36.086 r  u_datapath/f_ang_idx_reg[1]_replica_2/Q
                         net (fo=1, routed)           0.764    36.850    u_datapath/u_video/vga_inst/u_column_counter/xo_led_OBUF[1]_repN_2_alias
    SLICE_X21Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.974 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_26/O
                         net (fo=72, routed)          0.906    37.880    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_26_n_0
    SLICE_X19Y50         LUT6 (Prop_lut6_I2_O)        0.124    38.004 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_24_comp/O
                         net (fo=21, routed)          0.202    38.207    u_datapath/u_video/vga_inst/u_column_counter/f_ang_idx_reg[0]_18
    SLICE_X18Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.802 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.802    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.919 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.919    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.036 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.036    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.359 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_20/O[1]
                         net (fo=1, routed)           0.597    39.956    u_datapath/u_video/vga_inst/u_column_counter/u_scopeFace/v_val0[14]
    SLICE_X18Y54         LUT6 (Prop_lut6_I5_O)        0.306    40.262 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_5/O
                         net (fo=2, routed)           0.766    41.028    u_datapath/u_video/vga_inst/u_scopeFace/A[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      3.841    44.869 r  u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0/P[19]
                         net (fo=2, routed)           1.463    46.332    u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0_n_86
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124    46.456 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12/O
                         net (fo=1, routed)           0.000    46.456    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.006 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.006    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.277 f  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_1/CO[0]
                         net (fo=36, routed)          0.910    48.187    u_datapath/u_video/vga_inst/u_scopeFace/CO[0]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[2])
                                                      2.575    50.762 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y/P[2]
                         net (fo=60, routed)          1.328    52.090    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_n_103
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.124    52.214 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044/O
                         net (fo=1, routed)           0.000    52.214    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.747 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776/CO[3]
                         net (fo=1, routed)           0.000    52.747    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.864 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565/CO[3]
                         net (fo=1, routed)           0.000    52.864    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.981 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404/CO[3]
                         net (fo=1, routed)           0.000    52.981    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.138 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_283/CO[1]
                         net (fo=46, routed)          0.856    53.994    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_0[0]
    SLICE_X16Y54         LUT6 (Prop_lut6_I1_O)        0.332    54.326 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170/O
                         net (fo=14, routed)          0.878    55.204    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170_n_0
    SLICE_X12Y62         LUT4 (Prop_lut4_I0_O)        0.124    55.328 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172/O
                         net (fo=1, routed)           0.451    55.779    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124    55.903 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748/O
                         net (fo=1, routed)           1.109    57.012    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I5_O)        0.124    57.136 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414/O
                         net (fo=20, routed)          0.501    57.637    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124    57.761 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634/O
                         net (fo=106, routed)         1.087    58.848    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124    58.972 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164/O
                         net (fo=10, routed)          0.854    59.825    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124    59.949 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380/O
                         net (fo=1, routed)           0.690    60.640    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    61.044 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089/CO[3]
                         net (fo=1, routed)           0.000    61.044    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.161 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644/CO[3]
                         net (fo=1, routed)           0.000    61.161    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.390 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197/CO[2]
                         net (fo=102, routed)         0.994    62.384    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197_n_1
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.310    62.694 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_comp_2/O
                         net (fo=64, routed)          0.850    63.544    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    63.668 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119/O
                         net (fo=9, routed)           1.039    64.707    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124    64.831 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375/O
                         net (fo=1, routed)           0.000    64.831    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.363 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074/CO[3]
                         net (fo=1, routed)           0.000    65.363    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.477 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635/CO[3]
                         net (fo=1, routed)           0.000    65.477    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.705 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188/CO[2]
                         net (fo=150, routed)         0.839    66.543    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188_n_1
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.313    66.856 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040/O
                         net (fo=10, routed)          0.823    67.680    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124    67.804 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984/O
                         net (fo=1, routed)           0.925    68.729    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    69.279 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861/CO[3]
                         net (fo=1, routed)           0.000    69.279    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.396 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711/CO[3]
                         net (fo=1, routed)           0.000    69.396    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.513 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505/CO[3]
                         net (fo=94, routed)          1.337    70.850    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.124    70.974 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745/O
                         net (fo=17, routed)          0.737    71.711    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124    71.835 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900/O
                         net (fo=3, routed)           0.710    72.546    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    72.670 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728/O
                         net (fo=1, routed)           0.596    73.265    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    73.669 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    73.669    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.786 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304/CO[3]
                         net (fo=104, routed)         1.259    75.045    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    75.169 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502/O
                         net (fo=21, routed)          1.181    76.350    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    76.474 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290/O
                         net (fo=1, routed)           0.915    77.389    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    77.513 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152/O
                         net (fo=2, routed)           0.617    78.130    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I2_O)        0.124    78.254 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183/O
                         net (fo=119, routed)         1.059    79.314    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I1_O)        0.124    79.438 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431/O
                         net (fo=2, routed)           0.963    80.400    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431_n_0
    SLICE_X17Y69         LUT6 (Prop_lut6_I3_O)        0.124    80.524 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133/O
                         net (fo=1, routed)           0.643    81.167    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    81.687 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    81.687    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.804 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    81.804    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.921 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792/CO[3]
                         net (fo=88, routed)          1.116    83.037    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792_n_0
    SLICE_X17Y75         LUT4 (Prop_lut4_I3_O)        0.124    83.161 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_replica/O
                         net (fo=16, routed)          1.169    84.330    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_n_0_repN
    SLICE_X20Y75         LUT6 (Prop_lut6_I4_O)        0.124    84.454 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793/O
                         net (fo=3, routed)           1.020    85.474    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.124    85.598 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427/O
                         net (fo=2, routed)           0.353    85.951    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I3_O)        0.124    86.075 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580/O
                         net (fo=137, routed)         1.148    87.224    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580_n_0
    SLICE_X21Y62         LUT4 (Prop_lut4_I1_O)        0.124    87.348 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941/O
                         net (fo=2, routed)           1.210    88.557    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941_n_0
    SLICE_X24Y62         LUT6 (Prop_lut6_I3_O)        0.124    88.681 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664/O
                         net (fo=1, routed)           1.018    89.699    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    90.084 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469/CO[3]
                         net (fo=98, routed)          1.208    91.292    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469_n_0
    SLICE_X27Y68         LUT2 (Prop_lut2_I0_O)        0.124    91.416 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623/O
                         net (fo=44, routed)          0.609    92.026    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124    92.150 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493/O
                         net (fo=8, routed)           0.638    92.788    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I3_O)        0.124    92.912 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464/O
                         net (fo=1, routed)           0.717    93.629    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    94.155 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314/CO[3]
                         net (fo=117, routed)         1.295    95.450    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314_n_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.124    95.574 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636/O
                         net (fo=40, routed)          0.895    96.470    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    96.594 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676/O
                         net (fo=1, routed)           0.685    97.279    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    97.805 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    97.805    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.919 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316/CO[3]
                         net (fo=1, routed)           0.000    97.919    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.033 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215/CO[3]
                         net (fo=115, routed)         1.259    99.292    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.124    99.416 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362/O
                         net (fo=14, routed)          1.239   100.655    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.124   100.779 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380/O
                         net (fo=1, routed)           0.656   101.435    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124   101.559 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237/O
                         net (fo=2, routed)           0.833   102.392    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.124   102.516 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62/O
                         net (fo=171, routed)         1.092   103.608    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124   103.732 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512/O
                         net (fo=7, routed)           1.188   104.920    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I4_O)        0.124   105.044 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327/O
                         net (fo=1, routed)           0.685   105.729    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.127 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216/CO[3]
                         net (fo=1, routed)           0.000   106.127    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.241 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109/CO[3]
                         net (fo=98, routed)          1.009   107.250    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.124   107.374 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551/O
                         net (fo=58, routed)          0.731   108.105    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.124   108.229 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003/O
                         net (fo=4, routed)           0.657   108.886    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003_n_0
    SLICE_X25Y72         LUT6 (Prop_lut6_I3_O)        0.124   109.010 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564/O
                         net (fo=1, routed)           0.802   109.812    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   110.338 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095/CO[3]
                         net (fo=1, routed)           0.000   110.338    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.452 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680/CO[3]
                         net (fo=129, routed)         1.544   111.995    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124   112.119 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688/O
                         net (fo=12, routed)          0.921   113.041    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I2_O)        0.124   113.165 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363/O
                         net (fo=5, routed)           1.016   114.181    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124   114.305 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644/O
                         net (fo=1, routed)           0.736   115.041    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I4_O)        0.124   115.165 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321/O
                         net (fo=102, routed)         1.360   116.525    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321_n_0
    SLICE_X22Y76         LUT6 (Prop_lut6_I4_O)        0.124   116.649 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500/O
                         net (fo=6, routed)           1.098   117.747    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124   117.871 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074/O
                         net (fo=1, routed)           0.815   118.686    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I0_O)        0.124   118.810 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640/O
                         net (fo=1, routed)           0.000   118.810    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   119.342 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318/CO[3]
                         net (fo=221, routed)         1.037   120.379    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318_n_0
    SLICE_X27Y78         LUT4 (Prop_lut4_I0_O)        0.124   120.503 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033/O
                         net (fo=39, routed)          0.698   121.201    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033_n_0
    SLICE_X24Y78         LUT6 (Prop_lut6_I1_O)        0.124   121.325 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876/O
                         net (fo=2, routed)           0.734   122.059    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I0_O)        0.124   122.183 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454/O
                         net (fo=1, routed)           0.378   122.561    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454_n_0
    SLICE_X24Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   123.068 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007/CO[3]
                         net (fo=1, routed)           0.000   123.068    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.182 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619/CO[3]
                         net (fo=1, routed)           0.000   123.182    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.296 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314/CO[3]
                         net (fo=72, routed)          0.991   124.287    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314_n_0
    SLICE_X23Y81         LUT6 (Prop_lut6_I0_O)        0.124   124.411 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264/O
                         net (fo=109, routed)         1.115   125.526    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264_n_0
    SLICE_X20Y81         LUT6 (Prop_lut6_I1_O)        0.124   125.650 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730/O
                         net (fo=2, routed)           1.021   126.671    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.124   126.795 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254/O
                         net (fo=1, routed)           0.669   127.464    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   128.014 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803/CO[3]
                         net (fo=1, routed)           0.000   128.014    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.131 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432/CO[3]
                         net (fo=128, routed)         1.399   129.530    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432_n_0
    SLICE_X15Y81         LUT5 (Prop_lut5_I4_O)        0.124   129.654 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434/O
                         net (fo=15, routed)          1.687   131.341    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I1_O)        0.124   131.465 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486/O
                         net (fo=1, routed)           0.498   131.963    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124   132.087 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214/O
                         net (fo=84, routed)          0.509   132.595    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214_n_0
    SLICE_X7Y93          LUT5 (Prop_lut5_I0_O)        0.124   132.719 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88/O
                         net (fo=17, routed)          0.782   133.501    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124   133.625 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556/O
                         net (fo=56, routed)          1.109   134.734    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.124   134.858 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381/O
                         net (fo=2, routed)           0.633   135.491    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124   135.615 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916/O
                         net (fo=1, routed)           0.723   136.338    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   136.734 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545/CO[3]
                         net (fo=1, routed)           0.000   136.734    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.851 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258/CO[3]
                         net (fo=1, routed)           0.000   136.851    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.968 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109/CO[3]
                         net (fo=186, routed)         1.258   138.226    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.124   138.350 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160/O
                         net (fo=14, routed)          0.884   139.234    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124   139.358 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_comp/O
                         net (fo=1, routed)           0.939   140.297    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_n_0_repN
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.124   140.421 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_comp/O
                         net (fo=1, routed)           0.967   141.388    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_n_0_repN_1
    SLICE_X6Y91          LUT6 (Prop_lut6_I5_O)        0.124   141.512 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_comp/O
                         net (fo=9, routed)           1.110   142.622    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.124   142.746 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901/O
                         net (fo=53, routed)          0.840   143.586    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.124   143.710 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890/O
                         net (fo=2, routed)           0.649   144.359    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.124   144.483 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_comp/O
                         net (fo=1, routed)           0.768   145.251    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   145.801 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244/CO[3]
                         net (fo=1, routed)           0.000   145.801    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.918 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100/CO[3]
                         net (fo=150, routed)         1.161   147.079    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I5_O)        0.124   147.203 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469/O
                         net (fo=21, routed)          1.055   148.259    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I0_O)        0.124   148.383 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260/O
                         net (fo=1, routed)           0.785   149.168    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260_n_0
    SLICE_X16Y95         LUT5 (Prop_lut5_I3_O)        0.124   149.292 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112/O
                         net (fo=97, routed)          1.395   150.687    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112_n_0
    SLICE_X17Y87         LUT6 (Prop_lut6_I3_O)        0.124   150.811 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_comp_1/O
                         net (fo=1, routed)           0.696   151.507    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_n_0_repN_1
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.124   151.631 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_comp/O
                         net (fo=2, routed)           1.044   152.675    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I0_O)        0.124   152.799 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637/O
                         net (fo=1, routed)           0.664   153.463    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637_n_0
    SLICE_X24Y87         LUT3 (Prop_lut3_I0_O)        0.124   153.587 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410/O
                         net (fo=1, routed)           0.000   153.587    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410_n_0
    SLICE_X24Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   153.985 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000   153.985    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216_n_0
    SLICE_X24Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.099 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000   154.099    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91_n_0
    SLICE_X24Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.213 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25/CO[3]
                         net (fo=157, routed)         1.482   155.695    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   155.819 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156/O
                         net (fo=6, routed)           0.718   156.536    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156_n_0
    SLICE_X34Y88         LUT4 (Prop_lut4_I3_O)        0.124   156.660 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92/O
                         net (fo=13, routed)          1.032   157.692    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.124   157.816 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81/O
                         net (fo=4, routed)           0.577   158.393    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81_n_0
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.124   158.517 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82/O
                         net (fo=1, routed)           0.403   158.920    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124   159.044 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29/O
                         net (fo=90, routed)          0.737   159.781    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29_n_0
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.124   159.905 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173/O
                         net (fo=34, routed)          1.344   161.250    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.124   161.374 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691/O
                         net (fo=1, routed)           1.035   162.409    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124   162.533 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_comp/O
                         net (fo=1, routed)           0.000   162.533    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   162.934 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000   162.934    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.048 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000   163.048    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.162 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15/CO[3]
                         net (fo=152, routed)         0.944   164.105    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15_n_0
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124   164.229 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267/O
                         net (fo=48, routed)          1.050   165.279    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124   165.403 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461/O
                         net (fo=1, routed)           0.570   165.974    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124   166.098 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219/O
                         net (fo=1, routed)           0.654   166.752    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219_n_0
    SLICE_X28Y95         LUT4 (Prop_lut4_I0_O)        0.124   166.876 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71/O
                         net (fo=1, routed)           0.000   166.876    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   167.274 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16/CO[3]
                         net (fo=137, routed)         1.265   168.539    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16_n_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.124   168.663 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_126/O
                         net (fo=2, routed)           0.556   169.219    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_126_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I3_O)        0.124   169.343 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_37/O
                         net (fo=6, routed)           1.106   170.449    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_37_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I0_O)        0.124   170.573 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_11/O
                         net (fo=16, routed)          0.883   171.456    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_11_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I1_O)        0.124   171.580 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_3/O
                         net (fo=18, routed)          1.235   172.815    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_3_n_0
    SLICE_X19Y98         LUT5 (Prop_lut5_I4_O)        0.124   172.939 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1/O
                         net (fo=1, routed)           0.000   172.939    u_datapath/u_video/vga_inst/u_scopeFace/c_dist_steps[1]
    SLICE_X19Y98         FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972    41.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.819    41.819    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X19Y98         FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]/C
                         clock pessimism              0.000    41.819    
                         clock uncertainty           -0.193    41.626    
    SLICE_X19Y98         FDCE (Setup_fdce_C_D)        0.029    41.655    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]
  -------------------------------------------------------------------
                         required time                         41.655    
                         arrival time                        -172.939    
  -------------------------------------------------------------------
                         slack                               -131.284    

Slack (VIOLATED) :        -131.079ns  (required time - arrival time)
  Source:                 u_datapath/f_ang_idx_reg[1]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - xi_clk rise@30.000ns)
  Data Path Delay:        136.969ns  (logic 33.974ns (24.804%)  route 102.995ns (75.196%))
  Logic Levels:           150  (CARRY4=51 DSP48E1=2 LUT2=3 LUT3=3 LUT4=14 LUT5=7 LUT6=70)
  Clock Path Skew:        -3.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 41.637 - 40.000 ) 
    Source Clock Delay      (SCD):    5.630ns = ( 35.630 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)    30.000    30.000 r  
    R4                                                0.000    30.000 r  xi_clk (IN)
                         net (fo=0)                   0.000    30.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.945    35.630    u_datapath/xi_clk
    SLICE_X21Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[1]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDCE (Prop_fdce_C_Q)         0.456    36.086 r  u_datapath/f_ang_idx_reg[1]_replica_2/Q
                         net (fo=1, routed)           0.764    36.850    u_datapath/u_video/vga_inst/u_column_counter/xo_led_OBUF[1]_repN_2_alias
    SLICE_X21Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.974 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_26/O
                         net (fo=72, routed)          0.906    37.880    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_26_n_0
    SLICE_X19Y50         LUT6 (Prop_lut6_I2_O)        0.124    38.004 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_24_comp/O
                         net (fo=21, routed)          0.202    38.207    u_datapath/u_video/vga_inst/u_column_counter/f_ang_idx_reg[0]_18
    SLICE_X18Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.802 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.802    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_23_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.919 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.919    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_22_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.036 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    39.036    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_21_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.359 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_20/O[1]
                         net (fo=1, routed)           0.597    39.956    u_datapath/u_video/vga_inst/u_column_counter/u_scopeFace/v_val0[14]
    SLICE_X18Y54         LUT6 (Prop_lut6_I5_O)        0.306    40.262 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10__0_i_5/O
                         net (fo=2, routed)           0.766    41.028    u_datapath/u_video/vga_inst/u_scopeFace/A[14]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      3.841    44.869 r  u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0/P[19]
                         net (fo=2, routed)           1.463    46.332    u_datapath/u_video/vga_inst/u_scopeFace/v_map_x10__0_n_86
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124    46.456 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12/O
                         net (fo=1, routed)           0.000    46.456    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_12_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.006 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.006    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.277 f  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_x_i_1/CO[0]
                         net (fo=36, routed)          0.910    48.187    u_datapath/u_video/vga_inst/u_scopeFace/CO[0]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[2])
                                                      2.575    50.762 r  u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y/P[2]
                         net (fo=60, routed)          1.328    52.090    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_n_103
    SLICE_X14Y52         LUT4 (Prop_lut4_I2_O)        0.124    52.214 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044/O
                         net (fo=1, routed)           0.000    52.214    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1044_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.747 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776/CO[3]
                         net (fo=1, routed)           0.000    52.747    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_776_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.864 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565/CO[3]
                         net (fo=1, routed)           0.000    52.864    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_565_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.981 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404/CO[3]
                         net (fo=1, routed)           0.000    52.981    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_404_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.138 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_283/CO[1]
                         net (fo=46, routed)          0.856    53.994    u_datapath/u_video/vga_inst/u_scopeFace/v_side_dist_y_0[0]
    SLICE_X16Y54         LUT6 (Prop_lut6_I1_O)        0.332    54.326 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170/O
                         net (fo=14, routed)          0.878    55.204    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1170_n_0
    SLICE_X12Y62         LUT4 (Prop_lut4_I0_O)        0.124    55.328 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172/O
                         net (fo=1, routed)           0.451    55.779    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1172_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124    55.903 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748/O
                         net (fo=1, routed)           1.109    57.012    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_748_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I5_O)        0.124    57.136 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414/O
                         net (fo=20, routed)          0.501    57.637    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124    57.761 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634/O
                         net (fo=106, routed)         1.087    58.848    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1634_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124    58.972 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164/O
                         net (fo=10, routed)          0.854    59.825    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1164_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I4_O)        0.124    59.949 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380/O
                         net (fo=1, routed)           0.690    60.640    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2380_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    61.044 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089/CO[3]
                         net (fo=1, routed)           0.000    61.044    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2089_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.161 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644/CO[3]
                         net (fo=1, routed)           0.000    61.161    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1644_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.390 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197/CO[2]
                         net (fo=102, routed)         0.994    62.384    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1197_n_1
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.310    62.694 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_comp_2/O
                         net (fo=64, routed)          0.850    63.544    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_921_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    63.668 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119/O
                         net (fo=9, routed)           1.039    64.707    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1119_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124    64.831 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375/O
                         net (fo=1, routed)           0.000    64.831    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2375_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.363 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074/CO[3]
                         net (fo=1, routed)           0.000    65.363    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_2074_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.477 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635/CO[3]
                         net (fo=1, routed)           0.000    65.477    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1635_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    65.705 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188/CO[2]
                         net (fo=150, routed)         0.839    66.543    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1188_n_1
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.313    66.856 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040/O
                         net (fo=10, routed)          0.823    67.680    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1040_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124    67.804 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984/O
                         net (fo=1, routed)           0.925    68.729    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_984_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    69.279 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861/CO[3]
                         net (fo=1, routed)           0.000    69.279    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_861_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.396 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711/CO[3]
                         net (fo=1, routed)           0.000    69.396    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_711_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.513 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505/CO[3]
                         net (fo=94, routed)          1.337    70.850    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_505_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.124    70.974 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745/O
                         net (fo=17, routed)          0.737    71.711    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_745_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124    71.835 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900/O
                         net (fo=3, routed)           0.710    72.546    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_900_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    72.670 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728/O
                         net (fo=1, routed)           0.596    73.265    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_728_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    73.669 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    73.669    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_519_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.786 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304/CO[3]
                         net (fo=104, routed)         1.259    75.045    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_304_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    75.169 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502/O
                         net (fo=21, routed)          1.181    76.350    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_502_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    76.474 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290/O
                         net (fo=1, routed)           0.915    77.389    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_290_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    77.513 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152/O
                         net (fo=2, routed)           0.617    78.130    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_152_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I2_O)        0.124    78.254 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183/O
                         net (fo=119, routed)         1.059    79.314    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_183_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I1_O)        0.124    79.438 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431/O
                         net (fo=2, routed)           0.963    80.400    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2431_n_0
    SLICE_X17Y69         LUT6 (Prop_lut6_I3_O)        0.124    80.524 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133/O
                         net (fo=1, routed)           0.643    81.167    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2133_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    81.687 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689/CO[3]
                         net (fo=1, routed)           0.000    81.687    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1689_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.804 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    81.804    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1236_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.921 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792/CO[3]
                         net (fo=88, routed)          1.116    83.037    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_792_n_0
    SLICE_X17Y75         LUT4 (Prop_lut4_I3_O)        0.124    83.161 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_replica/O
                         net (fo=16, routed)          1.169    84.330    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1230_n_0_repN
    SLICE_X20Y75         LUT6 (Prop_lut6_I4_O)        0.124    84.454 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793/O
                         net (fo=3, routed)           1.020    85.474    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_793_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.124    85.598 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427/O
                         net (fo=2, routed)           0.353    85.951    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_427_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I3_O)        0.124    86.075 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580/O
                         net (fo=137, routed)         1.148    87.224    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_580_n_0
    SLICE_X21Y62         LUT4 (Prop_lut4_I1_O)        0.124    87.348 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941/O
                         net (fo=2, routed)           1.210    88.557    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_941_n_0
    SLICE_X24Y62         LUT6 (Prop_lut6_I3_O)        0.124    88.681 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664/O
                         net (fo=1, routed)           1.018    89.699    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_664_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    90.084 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469/CO[3]
                         net (fo=98, routed)          1.208    91.292    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_469_n_0
    SLICE_X27Y68         LUT2 (Prop_lut2_I0_O)        0.124    91.416 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623/O
                         net (fo=44, routed)          0.609    92.026    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_623_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124    92.150 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493/O
                         net (fo=8, routed)           0.638    92.788    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_493_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I3_O)        0.124    92.912 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464/O
                         net (fo=1, routed)           0.717    93.629    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_464_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    94.155 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314/CO[3]
                         net (fo=117, routed)         1.295    95.450    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_314_n_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.124    95.574 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636/O
                         net (fo=40, routed)          0.895    96.470    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_636_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    96.594 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676/O
                         net (fo=1, routed)           0.685    97.279    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_676_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    97.805 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471/CO[3]
                         net (fo=1, routed)           0.000    97.805    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_471_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.919 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316/CO[3]
                         net (fo=1, routed)           0.000    97.919    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_316_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.033 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215/CO[3]
                         net (fo=115, routed)         1.259    99.292    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_215_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.124    99.416 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362/O
                         net (fo=14, routed)          1.239   100.655    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_362_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.124   100.779 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380/O
                         net (fo=1, routed)           0.656   101.435    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_380_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124   101.559 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237/O
                         net (fo=2, routed)           0.833   102.392    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_237_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.124   102.516 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62/O
                         net (fo=171, routed)         1.092   103.608    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_62_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124   103.732 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512/O
                         net (fo=7, routed)           1.188   104.920    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_512_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I4_O)        0.124   105.044 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327/O
                         net (fo=1, routed)           0.685   105.729    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_327_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.127 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216/CO[3]
                         net (fo=1, routed)           0.000   106.127    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_216_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.241 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109/CO[3]
                         net (fo=98, routed)          1.009   107.250    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]_i_109_n_0
    SLICE_X33Y72         LUT4 (Prop_lut4_I3_O)        0.124   107.374 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551/O
                         net (fo=58, routed)          0.731   108.105    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1551_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.124   108.229 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003/O
                         net (fo=4, routed)           0.657   108.886    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2003_n_0
    SLICE_X25Y72         LUT6 (Prop_lut6_I3_O)        0.124   109.010 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564/O
                         net (fo=1, routed)           0.802   109.812    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1564_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   110.338 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095/CO[3]
                         net (fo=1, routed)           0.000   110.338    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1095_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.452 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680/CO[3]
                         net (fo=129, routed)         1.544   111.995    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_680_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124   112.119 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688/O
                         net (fo=12, routed)          0.921   113.041    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_688_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I2_O)        0.124   113.165 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363/O
                         net (fo=5, routed)           1.016   114.181    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_363_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124   114.305 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644/O
                         net (fo=1, routed)           0.736   115.041    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_644_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I4_O)        0.124   115.165 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321/O
                         net (fo=102, routed)         1.360   116.525    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_321_n_0
    SLICE_X22Y76         LUT6 (Prop_lut6_I4_O)        0.124   116.649 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500/O
                         net (fo=6, routed)           1.098   117.747    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1500_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124   117.871 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074/O
                         net (fo=1, routed)           0.815   118.686    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1074_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I0_O)        0.124   118.810 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640/O
                         net (fo=1, routed)           0.000   118.810    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_640_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   119.342 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318/CO[3]
                         net (fo=221, routed)         1.037   120.379    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_318_n_0
    SLICE_X27Y78         LUT4 (Prop_lut4_I0_O)        0.124   120.503 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033/O
                         net (fo=39, routed)          0.698   121.201    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1033_n_0
    SLICE_X24Y78         LUT6 (Prop_lut6_I1_O)        0.124   121.325 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876/O
                         net (fo=2, routed)           0.734   122.059    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1876_n_0
    SLICE_X25Y80         LUT6 (Prop_lut6_I0_O)        0.124   122.183 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454/O
                         net (fo=1, routed)           0.378   122.561    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1454_n_0
    SLICE_X24Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   123.068 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007/CO[3]
                         net (fo=1, routed)           0.000   123.068    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_1007_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.182 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619/CO[3]
                         net (fo=1, routed)           0.000   123.182    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_619_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.296 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314/CO[3]
                         net (fo=72, routed)          0.991   124.287    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_314_n_0
    SLICE_X23Y81         LUT6 (Prop_lut6_I0_O)        0.124   124.411 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264/O
                         net (fo=109, routed)         1.115   125.526    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1264_n_0
    SLICE_X20Y81         LUT6 (Prop_lut6_I1_O)        0.124   125.650 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730/O
                         net (fo=2, routed)           1.021   126.671    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1730_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.124   126.795 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254/O
                         net (fo=1, routed)           0.669   127.464    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1254_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   128.014 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803/CO[3]
                         net (fo=1, routed)           0.000   128.014    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_803_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.131 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432/CO[3]
                         net (fo=128, routed)         1.399   129.530    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_432_n_0
    SLICE_X15Y81         LUT5 (Prop_lut5_I4_O)        0.124   129.654 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434/O
                         net (fo=15, routed)          1.687   131.341    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_434_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I1_O)        0.124   131.465 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486/O
                         net (fo=1, routed)           0.498   131.963    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_486_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I3_O)        0.124   132.087 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214/O
                         net (fo=84, routed)          0.509   132.595    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_214_n_0
    SLICE_X7Y93          LUT5 (Prop_lut5_I0_O)        0.124   132.719 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88/O
                         net (fo=17, routed)          0.782   133.501    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_88_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.124   133.625 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556/O
                         net (fo=56, routed)          1.109   134.734    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_556_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.124   134.858 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381/O
                         net (fo=2, routed)           0.633   135.491    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1381_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.124   135.615 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916/O
                         net (fo=1, routed)           0.723   136.338    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_916_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   136.734 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545/CO[3]
                         net (fo=1, routed)           0.000   136.734    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_545_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.851 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258/CO[3]
                         net (fo=1, routed)           0.000   136.851    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_258_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.968 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109/CO[3]
                         net (fo=186, routed)         1.258   138.226    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_109_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.124   138.350 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160/O
                         net (fo=14, routed)          0.884   139.234    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_160_n_0
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124   139.358 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_comp/O
                         net (fo=1, routed)           0.939   140.297    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_172_n_0_repN
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.124   140.421 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_comp/O
                         net (fo=1, routed)           0.967   141.388    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_61_n_0_repN_1
    SLICE_X6Y91          LUT6 (Prop_lut6_I5_O)        0.124   141.512 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_comp/O
                         net (fo=9, routed)           1.110   142.622    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_53_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.124   142.746 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901/O
                         net (fo=53, routed)          0.840   143.586    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_901_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.124   143.710 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890/O
                         net (fo=2, routed)           0.649   144.359    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_890_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.124   144.483 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_comp/O
                         net (fo=1, routed)           0.768   145.251    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_520_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   145.801 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244/CO[3]
                         net (fo=1, routed)           0.000   145.801    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_244_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.918 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100/CO[3]
                         net (fo=150, routed)         1.161   147.079    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]_i_100_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I5_O)        0.124   147.203 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469/O
                         net (fo=21, routed)          1.055   148.259    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_469_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I0_O)        0.124   148.383 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260/O
                         net (fo=1, routed)           0.785   149.168    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_260_n_0
    SLICE_X16Y95         LUT5 (Prop_lut5_I3_O)        0.124   149.292 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112/O
                         net (fo=97, routed)          1.395   150.687    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_112_n_0
    SLICE_X17Y87         LUT6 (Prop_lut6_I3_O)        0.124   150.811 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_comp_1/O
                         net (fo=1, routed)           0.696   151.507    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_651_n_0_repN_1
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.124   151.631 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_comp/O
                         net (fo=2, routed)           1.044   152.675    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_628_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I0_O)        0.124   152.799 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637/O
                         net (fo=1, routed)           0.664   153.463    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_637_n_0
    SLICE_X24Y87         LUT3 (Prop_lut3_I0_O)        0.124   153.587 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410/O
                         net (fo=1, routed)           0.000   153.587    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_410_n_0
    SLICE_X24Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   153.985 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216/CO[3]
                         net (fo=1, routed)           0.000   153.985    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_216_n_0
    SLICE_X24Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.099 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91/CO[3]
                         net (fo=1, routed)           0.000   154.099    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_91_n_0
    SLICE_X24Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.213 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25/CO[3]
                         net (fo=157, routed)         1.482   155.695    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_25_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124   155.819 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156/O
                         net (fo=6, routed)           0.718   156.536    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_156_n_0
    SLICE_X34Y88         LUT4 (Prop_lut4_I3_O)        0.124   156.660 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92/O
                         net (fo=13, routed)          1.032   157.692    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_92_n_0
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.124   157.816 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81/O
                         net (fo=4, routed)           0.577   158.393    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_81_n_0
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.124   158.517 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82/O
                         net (fo=1, routed)           0.403   158.920    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_82_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.124   159.044 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29/O
                         net (fo=90, routed)          0.737   159.781    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_29_n_0
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.124   159.905 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173/O
                         net (fo=34, routed)          1.344   161.250    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_173_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.124   161.374 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691/O
                         net (fo=1, routed)           1.035   162.409    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_691_n_0
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124   162.533 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_comp/O
                         net (fo=1, routed)           0.000   162.533    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_366_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   162.934 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000   162.934    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_160_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.048 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000   163.048    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_56_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.162 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15/CO[3]
                         net (fo=152, routed)         0.944   164.105    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_15_n_0
    SLICE_X32Y92         LUT5 (Prop_lut5_I0_O)        0.124   164.229 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267/O
                         net (fo=48, routed)          1.050   165.279    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_267_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.124   165.403 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461/O
                         net (fo=1, routed)           0.570   165.974    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_461_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124   166.098 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219/O
                         net (fo=1, routed)           0.654   166.752    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_219_n_0
    SLICE_X28Y95         LUT4 (Prop_lut4_I0_O)        0.124   166.876 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71/O
                         net (fo=1, routed)           0.000   166.876    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_71_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   167.274 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16/CO[3]
                         net (fo=137, routed)         1.265   168.539    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg_i_16_n_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.124   168.663 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_126/O
                         net (fo=2, routed)           0.556   169.219    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_126_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I3_O)        0.124   169.343 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_37/O
                         net (fo=6, routed)           1.106   170.449    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_37_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I0_O)        0.124   170.573 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_11/O
                         net (fo=16, routed)          0.883   171.456    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_11_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I1_O)        0.124   171.580 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_3/O
                         net (fo=18, routed)          0.866   172.446    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_3_n_0
    SLICE_X38Y100        LUT2 (Prop_lut2_I1_O)        0.152   172.598 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1/O
                         net (fo=1, routed)           0.000   172.598    u_datapath/u_video/vga_inst/u_scopeFace/c_dist_steps[3]
    SLICE_X38Y100        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972    41.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.637    41.637    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X38Y100        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]/C
                         clock pessimism              0.000    41.637    
                         clock uncertainty           -0.193    41.444    
    SLICE_X38Y100        FDCE (Setup_fdce_C_D)        0.075    41.519    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]
  -------------------------------------------------------------------
                         required time                         41.519    
                         arrival time                        -172.599    
  -------------------------------------------------------------------
                         slack                               -131.079    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 u_datapath/f_ang_idx_reg[0]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_step_y_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - xi_clk rise@30.000ns)
  Data Path Delay:        5.018ns  (logic 0.704ns (14.030%)  route 4.314ns (85.970%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 41.654 - 40.000 ) 
    Source Clock Delay      (SCD):    5.631ns = ( 35.631 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)    30.000    30.000 r  
    R4                                                0.000    30.000 r  xi_clk (IN)
                         net (fo=0)                   0.000    30.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.946    35.631    u_datapath/xi_clk
    SLICE_X19Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[0]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDCE (Prop_fdce_C_Q)         0.456    36.087 f  u_datapath/f_ang_idx_reg[0]_replica_6/Q
                         net (fo=18, routed)          0.652    36.739    u_datapath/u_video/vga_inst/u_column_counter/xo_led_OBUF[0]_repN_6_alias
    SLICE_X16Y51         LUT6 (Prop_lut6_I5_O)        0.124    36.863 r  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_21_replica/O
                         net (fo=11, routed)          1.220    38.083    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_21_n_0_repN
    SLICE_X18Y58         LUT6 (Prop_lut6_I2_O)        0.124    38.207 r  u_datapath/u_video/vga_inst/u_column_counter/ff_step_y[1]_i_2/O
                         net (fo=88, routed)          2.442    40.649    u_datapath/u_video/vga_inst/u_scopeFace/sel
    SLICE_X15Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_step_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972    41.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.654    41.654    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X15Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_step_y_reg[1]/C
                         clock pessimism              0.000    41.654    
                         clock uncertainty           -0.193    41.461    
    SLICE_X15Y102        FDCE (Setup_fdce_C_D)       -0.067    41.394    u_datapath/u_video/vga_inst/u_scopeFace/ff_step_y_reg[1]
  -------------------------------------------------------------------
                         required time                         41.394    
                         arrival time                         -40.649    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 u_datapath/f_ang_idx_reg[1]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_step_x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - xi_clk rise@30.000ns)
  Data Path Delay:        4.799ns  (logic 0.704ns (14.670%)  route 4.095ns (85.330%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 41.654 - 40.000 ) 
    Source Clock Delay      (SCD):    5.631ns = ( 35.631 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)    30.000    30.000 r  
    R4                                                0.000    30.000 r  xi_clk (IN)
                         net (fo=0)                   0.000    30.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114    33.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.946    35.631    u_datapath/xi_clk
    SLICE_X19Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[1]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDCE (Prop_fdce_C_Q)         0.456    36.087 r  u_datapath/f_ang_idx_reg[1]_replica_3/Q
                         net (fo=3, routed)           0.814    36.901    u_datapath/u_video/vga_inst/u_column_counter/xo_led_OBUF[1]_repN_3_alias
    SLICE_X19Y53         LUT6 (Prop_lut6_I0_O)        0.124    37.025 f  u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_23/O
                         net (fo=18, routed)          0.943    37.968    u_datapath/u_video/vga_inst/u_column_counter/v_map_x10_i_23_n_0
    SLICE_X18Y58         LUT6 (Prop_lut6_I5_O)        0.124    38.092 r  u_datapath/u_video/vga_inst/u_column_counter/ff_step_x[1]_i_2/O
                         net (fo=5, routed)           2.338    40.430    u_datapath/u_video/vga_inst/u_scopeFace/ff_step_x_reg[1]_0
    SLICE_X13Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_step_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972    41.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.654    41.654    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X13Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_step_x_reg[1]/C
                         clock pessimism              0.000    41.654    
                         clock uncertainty           -0.193    41.461    
    SLICE_X13Y102        FDCE (Setup_fdce_C_D)       -0.047    41.414    u_datapath/u_video/vga_inst/u_scopeFace/ff_step_x_reg[1]
  -------------------------------------------------------------------
                         required time                         41.414    
                         arrival time                         -40.430    
  -------------------------------------------------------------------
                         slack                                  0.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.173ns  (arrival time - required time)
  Source:                 u_datapath/f_ang_idx_reg[2]_replica/C
                            (rising edge-triggered cell FDPE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_step_x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.186ns (10.930%)  route 1.516ns (89.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.694     1.639    u_datapath/xi_clk
    SLICE_X19Y52         FDPE                                         r  u_datapath/f_ang_idx_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.780 r  u_datapath/f_ang_idx_reg[2]_replica/Q
                         net (fo=15, routed)          0.532     2.313    u_datapath/u_video/vga_inst/u_column_counter/xo_led_OBUF[2]_repN_alias
    SLICE_X18Y58         LUT6 (Prop_lut6_I1_O)        0.045     2.358 r  u_datapath/u_video/vga_inst/u_column_counter/ff_step_x[1]_i_2/O
                         net (fo=5, routed)           0.983     3.341    u_datapath/u_video/vga_inst/u_scopeFace/ff_step_x_reg[1]_0
    SLICE_X13Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_step_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.900     0.900    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X13Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_step_x_reg[1]/C
                         clock pessimism              0.000     0.900    
                         clock uncertainty            0.193     1.093    
    SLICE_X13Y102        FDCE (Hold_fdce_C_D)         0.075     1.168    u_datapath/u_video/vga_inst/u_scopeFace/ff_step_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.180ns  (arrival time - required time)
  Source:                 u_datapath/f_ang_idx_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_step_y_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.209ns (12.266%)  route 1.495ns (87.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.694     1.639    u_datapath/xi_clk
    SLICE_X16Y51         FDCE                                         r  u_datapath/f_ang_idx_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDCE (Prop_fdce_C_Q)         0.164     1.803 r  u_datapath/f_ang_idx_reg[3]_replica/Q
                         net (fo=11, routed)          0.500     2.303    u_datapath/u_video/vga_inst/u_column_counter/xo_led_OBUF[3]_repN_alias
    SLICE_X18Y58         LUT6 (Prop_lut6_I0_O)        0.045     2.348 r  u_datapath/u_video/vga_inst/u_column_counter/ff_step_y[1]_i_2/O
                         net (fo=88, routed)          0.995     3.343    u_datapath/u_video/vga_inst/u_scopeFace/sel
    SLICE_X15Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_step_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.900     0.900    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X15Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_step_y_reg[1]/C
                         clock pessimism              0.000     0.900    
                         clock uncertainty            0.193     1.093    
    SLICE_X15Y102        FDCE (Hold_fdce_C_D)         0.070     1.163    u_datapath/u_video/vga_inst/u_scopeFace/ff_step_y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.787ns  (arrival time - required time)
  Source:                 u_datapath/f_ang_idx_reg[2]_replica/C
                            (rising edge-triggered cell FDPE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.321ns (13.778%)  route 2.009ns (86.222%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.694     1.639    u_datapath/xi_clk
    SLICE_X19Y52         FDPE                                         r  u_datapath/f_ang_idx_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.780 r  u_datapath/f_ang_idx_reg[2]_replica/Q
                         net (fo=15, routed)          0.532     2.313    u_datapath/u_video/vga_inst/u_column_counter/xo_led_OBUF[2]_repN_alias
    SLICE_X18Y58         LUT6 (Prop_lut6_I1_O)        0.045     2.358 r  u_datapath/u_video/vga_inst/u_column_counter/ff_step_x[1]_i_2/O
                         net (fo=5, routed)           1.018     3.376    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_155_0
    SLICE_X18Y99         LUT5 (Prop_lut5_I1_O)        0.045     3.421 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_11/O
                         net (fo=3, routed)           0.168     3.589    u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_11_n_0
    SLICE_X18Y101        LUT6 (Prop_lut6_I5_O)        0.045     3.634 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_4/O
                         net (fo=1, routed)           0.290     3.924    u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_4_n_0
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.045     3.969 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_1/O
                         net (fo=1, routed)           0.000     3.969    u_datapath/u_video/vga_inst/u_scopeFace/c_hit
    SLICE_X23Y101        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.897     0.897    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X23Y101        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_reg/C
                         clock pessimism              0.000     0.897    
                         clock uncertainty            0.193     1.090    
    SLICE_X23Y101        FDCE (Hold_fdce_C_D)         0.092     1.182    u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_reg
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           3.969    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.970ns  (arrival time - required time)
  Source:                 u_datapath/f_ang_idx_reg[2]_replica/C
                            (rising edge-triggered cell FDPE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.321ns (12.673%)  route 2.212ns (87.327%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.694     1.639    u_datapath/xi_clk
    SLICE_X19Y52         FDPE                                         r  u_datapath/f_ang_idx_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.780 r  u_datapath/f_ang_idx_reg[2]_replica/Q
                         net (fo=15, routed)          0.532     2.313    u_datapath/u_video/vga_inst/u_column_counter/xo_led_OBUF[2]_repN_alias
    SLICE_X18Y58         LUT6 (Prop_lut6_I1_O)        0.045     2.358 r  u_datapath/u_video/vga_inst/u_column_counter/ff_step_x[1]_i_2/O
                         net (fo=5, routed)           1.355     3.713    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_155_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I2_O)        0.045     3.758 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_14/O
                         net (fo=1, routed)           0.184     3.942    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_14_n_0
    SLICE_X40Y100        LUT5 (Prop_lut5_I3_O)        0.045     3.987 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_3/O
                         net (fo=1, routed)           0.140     4.127    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_3_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I1_O)        0.045     4.172 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_1/O
                         net (fo=1, routed)           0.000     4.172    u_datapath/u_video/vga_inst/u_scopeFace/c_dist_steps[2]
    SLICE_X40Y100        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.889     0.889    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X40Y100        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[2]/C
                         clock pessimism              0.000     0.889    
                         clock uncertainty            0.193     1.082    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.120     1.202    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           4.172    
  -------------------------------------------------------------------
                         slack                                  2.970    

Slack (MET) :             3.006ns  (arrival time - required time)
  Source:                 u_datapath/f_ang_idx_reg[2]_replica/C
                            (rising edge-triggered cell FDPE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.366ns (13.970%)  route 2.254ns (86.030%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.694     1.639    u_datapath/xi_clk
    SLICE_X19Y52         FDPE                                         r  u_datapath/f_ang_idx_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.780 r  u_datapath/f_ang_idx_reg[2]_replica/Q
                         net (fo=15, routed)          0.391     2.171    u_datapath/u_video/vga_inst/u_column_counter/xo_led_OBUF[2]_repN_alias
    SLICE_X17Y55         LUT6 (Prop_lut6_I4_O)        0.045     2.216 r  u_datapath/u_video/vga_inst/u_column_counter/ff_dist_steps[3]_i_104/O
                         net (fo=92, routed)          1.140     3.356    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_697_0
    SLICE_X19Y92         LUT6 (Prop_lut6_I3_O)        0.045     3.401 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_36/O
                         net (fo=10, routed)          0.271     3.672    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_36_n_0
    SLICE_X21Y93         LUT6 (Prop_lut6_I4_O)        0.045     3.717 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_8/O
                         net (fo=1, routed)           0.107     3.824    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_8_n_0
    SLICE_X21Y92         LUT6 (Prop_lut6_I2_O)        0.045     3.869 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2/O
                         net (fo=49, routed)          0.345     4.214    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_2_n_0
    SLICE_X19Y98         LUT5 (Prop_lut5_I0_O)        0.045     4.259 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_1/O
                         net (fo=1, routed)           0.000     4.259    u_datapath/u_video/vga_inst/u_scopeFace/c_dist_steps[1]
    SLICE_X19Y98         FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.970     0.970    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X19Y98         FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]/C
                         clock pessimism              0.000     0.970    
                         clock uncertainty            0.193     1.163    
    SLICE_X19Y98         FDCE (Hold_fdce_C_D)         0.091     1.254    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           4.259    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.320ns  (arrival time - required time)
  Source:                 u_datapath/f_py_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.363ns (12.645%)  route 2.508ns (87.355%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.693     1.638    u_datapath/xi_clk
    SLICE_X13Y54         FDCE                                         r  u_datapath/f_py_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDCE (Prop_fdce_C_Q)         0.141     1.779 r  u_datapath/f_py_reg[14]/Q
                         net (fo=12, routed)          0.467     2.246    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]_i_100_0[4]
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.045     2.291 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_107/O
                         net (fo=4, routed)           0.387     2.678    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_107_n_0
    SLICE_X16Y63         LUT3 (Prop_lut3_I2_O)        0.045     2.723 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_29/O
                         net (fo=10, routed)          0.896     3.619    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_29_n_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I4_O)        0.045     3.664 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_6/O
                         net (fo=17, routed)          0.357     4.021    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_6_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I2_O)        0.045     4.066 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_2/O
                         net (fo=1, routed)           0.401     4.467    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_2_n_0
    SLICE_X38Y100        LUT2 (Prop_lut2_I0_O)        0.042     4.509 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[3]_i_1/O
                         net (fo=1, routed)           0.000     4.509    u_datapath/u_video/vga_inst/u_scopeFace/c_dist_steps[3]
    SLICE_X38Y100        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.889     0.889    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X38Y100        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]/C
                         clock pessimism              0.000     0.889    
                         clock uncertainty            0.193     1.082    
    SLICE_X38Y100        FDCE (Hold_fdce_C_D)         0.107     1.189    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           4.509    
  -------------------------------------------------------------------
                         slack                                  3.320    

Slack (MET) :             3.498ns  (arrival time - required time)
  Source:                 u_datapath/f_ang_idx_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.389ns (12.833%)  route 2.642ns (87.167%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.694     1.639    u_datapath/xi_clk
    SLICE_X16Y51         FDCE                                         r  u_datapath/f_ang_idx_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDCE (Prop_fdce_C_Q)         0.164     1.803 r  u_datapath/f_ang_idx_reg[3]_replica/Q
                         net (fo=11, routed)          0.500     2.303    u_datapath/u_video/vga_inst/u_column_counter/xo_led_OBUF[3]_repN_alias
    SLICE_X18Y58         LUT6 (Prop_lut6_I0_O)        0.045     2.348 r  u_datapath/u_video/vga_inst/u_column_counter/ff_step_y[1]_i_2/O
                         net (fo=88, routed)          1.575     3.923    u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_22_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I3_O)        0.045     3.968 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_58/O
                         net (fo=1, routed)           0.137     4.105    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_58_n_0
    SLICE_X33Y99         LUT4 (Prop_lut4_I3_O)        0.045     4.150 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_15/O
                         net (fo=1, routed)           0.127     4.277    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_15_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.045     4.322 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_4/O
                         net (fo=3, routed)           0.303     4.625    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_4_n_0
    SLICE_X37Y102        LUT5 (Prop_lut5_I1_O)        0.045     4.670 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_1/O
                         net (fo=1, routed)           0.000     4.670    u_datapath/u_video/vga_inst/u_scopeFace/c_dist_steps[4]
    SLICE_X37Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.889     0.889    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X37Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]/C
                         clock pessimism              0.000     0.889    
                         clock uncertainty            0.193     1.082    
    SLICE_X37Y102        FDCE (Hold_fdce_C_D)         0.091     1.173    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           4.670    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.622ns  (arrival time - required time)
  Source:                 u_datapath/f_px_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.411ns (13.018%)  route 2.746ns (86.982%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.692     1.637    u_datapath/xi_clk
    SLICE_X17Y59         FDPE                                         r  u_datapath/f_px_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.778 r  u_datapath/f_px_reg[10]/Q
                         net (fo=18, routed)          0.397     2.176    u_datapath/u_video/vga_inst/u_column_counter/Q[2]
    SLICE_X16Y62         LUT5 (Prop_lut5_I0_O)        0.045     2.221 f  u_datapath/u_video/vga_inst/u_column_counter/ff_dist_steps[1]_i_230/O
                         net (fo=2, routed)           0.066     2.287    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_414_0
    SLICE_X16Y62         LUT6 (Prop_lut6_I5_O)        0.045     2.332 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_86/O
                         net (fo=2, routed)           0.949     3.281    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_86_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I3_O)        0.045     3.326 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_22/O
                         net (fo=3, routed)           0.436     3.762    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_22_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I5_O)        0.045     3.807 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_5/O
                         net (fo=92, routed)          0.694     4.501    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[1]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I5_O)        0.045     4.546 f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[0]_i_2/O
                         net (fo=1, routed)           0.204     4.749    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[0]_i_2_n_0
    SLICE_X38Y100        LUT4 (Prop_lut4_I2_O)        0.045     4.794 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[0]_i_1/O
                         net (fo=1, routed)           0.000     4.794    u_datapath/u_video/vga_inst/u_scopeFace/c_dist_steps[0]
    SLICE_X38Y100        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.889     0.889    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X38Y100        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[0]/C
                         clock pessimism              0.000     0.889    
                         clock uncertainty            0.193     1.082    
    SLICE_X38Y100        FDCE (Hold_fdce_C_D)         0.091     1.173    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           4.794    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.636ns  (arrival time - required time)
  Source:                 u_datapath/f_ang_idx_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - xi_clk rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.434ns (13.382%)  route 2.809ns (86.618%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.694     1.639    u_datapath/xi_clk
    SLICE_X16Y51         FDCE                                         r  u_datapath/f_ang_idx_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDCE (Prop_fdce_C_Q)         0.164     1.803 r  u_datapath/f_ang_idx_reg[3]_replica/Q
                         net (fo=11, routed)          0.500     2.303    u_datapath/u_video/vga_inst/u_column_counter/xo_led_OBUF[3]_repN_alias
    SLICE_X18Y58         LUT6 (Prop_lut6_I0_O)        0.045     2.348 r  u_datapath/u_video/vga_inst/u_column_counter/ff_step_y[1]_i_2/O
                         net (fo=88, routed)          1.575     3.923    u_datapath/u_video/vga_inst/u_scopeFace/ff_hit_i_22_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I3_O)        0.045     3.968 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_58/O
                         net (fo=1, routed)           0.137     4.105    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_58_n_0
    SLICE_X33Y99         LUT4 (Prop_lut4_I3_O)        0.045     4.150 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_15/O
                         net (fo=1, routed)           0.127     4.277    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_15_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.045     4.322 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_4/O
                         net (fo=3, routed)           0.188     4.510    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[4]_i_4_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I0_O)        0.045     4.555 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_5/O
                         net (fo=3, routed)           0.283     4.837    u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps[2]_i_5_n_0
    SLICE_X28Y99         LUT6 (Prop_lut6_I1_O)        0.045     4.882 r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_i_1/O
                         net (fo=1, routed)           0.000     4.882    u_datapath/u_video/vga_inst/u_scopeFace/c_side
    SLICE_X28Y99         FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.963     0.963    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X28Y99         FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg/C
                         clock pessimism              0.000     0.963    
                         clock uncertainty            0.193     1.156    
    SLICE_X28Y99         FDCE (Hold_fdce_C_D)         0.091     1.247    u_datapath/u_video/vga_inst/u_scopeFace/ff_side_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           4.882    
  -------------------------------------------------------------------
                         slack                                  3.636    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.815ns  (required time - arrival time)
  Source:                 u_datapath/u_video/dvid_inst/latched_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.580ns (20.698%)  route 2.222ns (79.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 9.649 - 8.000 ) 
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.768     1.768    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X17Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y111        FDRE (Prop_fdre_C_Q)         0.456     2.224 r  u_datapath/u_video/dvid_inst/latched_green_reg[7]/Q
                         net (fo=1, routed)           2.222     4.447    u_datapath/u_video/dvid_inst/latched_green[7]
    SLICE_X16Y111        LUT5 (Prop_lut5_I4_O)        0.124     4.571 r  u_datapath/u_video/dvid_inst/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     4.571    u_datapath/u_video/dvid_inst/shift_green[7]_i_1_n_0
    SLICE_X16Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     9.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.649     9.649    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X16Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[7]/C
                         clock pessimism             -0.128     9.521    
                         clock uncertainty           -0.215     9.307    
    SLICE_X16Y111        FDRE (Setup_fdre_C_D)        0.079     9.386    u_datapath/u_video/dvid_inst/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          9.386    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  4.815    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 u_datapath/u_video/dvid_inst/latched_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.642ns (23.006%)  route 2.149ns (76.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 9.650 - 8.000 ) 
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.770     1.770    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X14Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.518     2.288 r  u_datapath/u_video/dvid_inst/latched_green_reg[4]/Q
                         net (fo=1, routed)           2.149     4.437    u_datapath/u_video/dvid_inst/latched_green[4]
    SLICE_X16Y109        LUT5 (Prop_lut5_I4_O)        0.124     4.561 r  u_datapath/u_video/dvid_inst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     4.561    u_datapath/u_video/dvid_inst/shift_green[4]_i_1_n_0
    SLICE_X16Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     9.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.650     9.650    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X16Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[4]/C
                         clock pessimism             -0.128     9.522    
                         clock uncertainty           -0.215     9.308    
    SLICE_X16Y109        FDRE (Setup_fdre_C_D)        0.077     9.385    u_datapath/u_video/dvid_inst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -4.561    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 u_datapath/u_video/dvid_inst/latched_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.580ns (20.959%)  route 2.187ns (79.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 9.651 - 8.000 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.769     1.769    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X9Y109         FDRE                                         r  u_datapath/u_video/dvid_inst/latched_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.456     2.225 r  u_datapath/u_video/dvid_inst/latched_red_reg[5]/Q
                         net (fo=2, routed)           2.187     4.413    u_datapath/u_video/dvid_inst/latched_red[5]
    SLICE_X10Y109        LUT5 (Prop_lut5_I4_O)        0.124     4.537 r  u_datapath/u_video/dvid_inst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     4.537    u_datapath/u_video/dvid_inst/shift_red[7]_i_1_n_0
    SLICE_X10Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     9.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.651     9.651    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X10Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[7]/C
                         clock pessimism             -0.128     9.523    
                         clock uncertainty           -0.215     9.309    
    SLICE_X10Y109        FDRE (Setup_fdre_C_D)        0.079     9.388    u_datapath/u_video/dvid_inst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          9.388    
                         arrival time                          -4.537    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 u_datapath/u_video/dvid_inst/latched_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.580ns (21.104%)  route 2.168ns (78.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 9.651 - 8.000 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.769     1.769    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X9Y109         FDRE                                         r  u_datapath/u_video/dvid_inst/latched_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.456     2.225 r  u_datapath/u_video/dvid_inst/latched_red_reg[5]/Q
                         net (fo=2, routed)           2.168     4.394    u_datapath/u_video/dvid_inst/latched_red[5]
    SLICE_X10Y109        LUT5 (Prop_lut5_I4_O)        0.124     4.518 r  u_datapath/u_video/dvid_inst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     4.518    u_datapath/u_video/dvid_inst/shift_red[5]_i_1_n_0
    SLICE_X10Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     9.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.651     9.651    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X10Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[5]/C
                         clock pessimism             -0.128     9.523    
                         clock uncertainty           -0.215     9.309    
    SLICE_X10Y109        FDRE (Setup_fdre_C_D)        0.079     9.388    u_datapath/u_video/dvid_inst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          9.388    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 u_datapath/u_video/dvid_inst/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.642ns (23.430%)  route 2.098ns (76.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 9.649 - 8.000 ) 
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.770     1.770    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X14Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.518     2.288 r  u_datapath/u_video/dvid_inst/latched_green_reg[0]/Q
                         net (fo=1, routed)           2.098     4.386    u_datapath/u_video/dvid_inst/latched_green[0]
    SLICE_X16Y111        LUT5 (Prop_lut5_I4_O)        0.124     4.510 r  u_datapath/u_video/dvid_inst/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     4.510    u_datapath/u_video/dvid_inst/shift_green[0]_i_1_n_0
    SLICE_X16Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     9.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.649     9.649    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X16Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[0]/C
                         clock pessimism             -0.128     9.521    
                         clock uncertainty           -0.215     9.307    
    SLICE_X16Y111        FDRE (Setup_fdre_C_D)        0.077     9.384    u_datapath/u_video/dvid_inst/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          9.384    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 u_datapath/u_video/dvid_inst/latched_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.668ns (25.381%)  route 1.964ns (74.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 9.650 - 8.000 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.769     1.769    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X18Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y109        FDRE (Prop_fdre_C_Q)         0.518     2.287 r  u_datapath/u_video/dvid_inst/latched_blue_reg[9]/Q
                         net (fo=1, routed)           1.964     4.251    u_datapath/u_video/dvid_inst/latched_blue[9]
    SLICE_X16Y110        LUT2 (Prop_lut2_I0_O)        0.150     4.401 r  u_datapath/u_video/dvid_inst/shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     4.401    u_datapath/u_video/dvid_inst/shift_blue[9]_i_1_n_0
    SLICE_X16Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     9.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.650     9.650    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X16Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[9]/C
                         clock pessimism             -0.128     9.522    
                         clock uncertainty           -0.215     9.308    
    SLICE_X16Y110        FDRE (Setup_fdre_C_D)        0.118     9.426    u_datapath/u_video/dvid_inst/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          9.426    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 u_datapath/u_video/dvid_inst/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.580ns (23.061%)  route 1.935ns (76.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 9.649 - 8.000 ) 
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.769     1.769    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X19Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y109        FDRE (Prop_fdre_C_Q)         0.456     2.225 r  u_datapath/u_video/dvid_inst/latched_blue_reg[2]/Q
                         net (fo=1, routed)           1.935     4.160    u_datapath/u_video/dvid_inst/latched_blue[2]
    SLICE_X19Y111        LUT5 (Prop_lut5_I4_O)        0.124     4.284 r  u_datapath/u_video/dvid_inst/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     4.284    u_datapath/u_video/dvid_inst/shift_blue[2]_i_1_n_0
    SLICE_X19Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     9.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.649     9.649    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X19Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[2]/C
                         clock pessimism             -0.128     9.521    
                         clock uncertainty           -0.215     9.307    
    SLICE_X19Y111        FDRE (Setup_fdre_C_D)        0.029     9.336    u_datapath/u_video/dvid_inst/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          9.336    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 u_datapath/u_video/dvid_inst/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.773ns (31.348%)  route 1.693ns (68.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 9.651 - 8.000 ) 
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.770     1.770    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X8Y108         FDRE                                         r  u_datapath/u_video/dvid_inst/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.478     2.248 r  u_datapath/u_video/dvid_inst/latched_red_reg[8]/Q
                         net (fo=1, routed)           1.693     3.941    u_datapath/u_video/dvid_inst/latched_red[8]
    SLICE_X11Y109        LUT2 (Prop_lut2_I0_O)        0.295     4.236 r  u_datapath/u_video/dvid_inst/shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     4.236    u_datapath/u_video/dvid_inst/shift_red[8]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     9.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.651     9.651    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X11Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[8]/C
                         clock pessimism             -0.128     9.523    
                         clock uncertainty           -0.215     9.309    
    SLICE_X11Y109        FDRE (Setup_fdre_C_D)        0.029     9.338    u_datapath/u_video/dvid_inst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          9.338    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 u_datapath/u_video/dvid_inst/latched_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.773ns (30.812%)  route 1.736ns (69.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 9.650 - 8.000 ) 
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.770     1.770    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X18Y107        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y107        FDRE (Prop_fdre_C_Q)         0.478     2.248 r  u_datapath/u_video/dvid_inst/latched_blue_reg[5]/Q
                         net (fo=1, routed)           1.736     3.984    u_datapath/u_video/dvid_inst/latched_blue[5]
    SLICE_X18Y110        LUT5 (Prop_lut5_I4_O)        0.295     4.279 r  u_datapath/u_video/dvid_inst/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     4.279    u_datapath/u_video/dvid_inst/shift_blue[5]_i_1_n_0
    SLICE_X18Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     9.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.650     9.650    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X18Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[5]/C
                         clock pessimism             -0.128     9.522    
                         clock uncertainty           -0.215     9.308    
    SLICE_X18Y110        FDRE (Setup_fdre_C_D)        0.079     9.387    u_datapath/u_video/dvid_inst/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 u_datapath/u_video/dvid_inst/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.580ns (23.237%)  route 1.916ns (76.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 9.650 - 8.000 ) 
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     2.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.770     1.770    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X19Y108        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y108        FDRE (Prop_fdre_C_Q)         0.456     2.226 r  u_datapath/u_video/dvid_inst/latched_blue_reg[1]/Q
                         net (fo=1, routed)           1.916     4.142    u_datapath/u_video/dvid_inst/latched_blue[1]
    SLICE_X18Y110        LUT5 (Prop_lut5_I4_O)        0.124     4.266 r  u_datapath/u_video/dvid_inst/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     4.266    u_datapath/u_video/dvid_inst/shift_blue[1]_i_1_n_0
    SLICE_X18Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     9.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.650     9.650    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X18Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[1]/C
                         clock pessimism             -0.128     9.522    
                         clock uncertainty           -0.215     9.308    
    SLICE_X18Y110        FDRE (Setup_fdre_C_D)        0.077     9.385    u_datapath/u_video/dvid_inst/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                  5.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.209ns (25.685%)  route 0.605ns (74.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624     0.624    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X14Y112        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.164     0.788 r  u_datapath/u_video/dvid_inst/latched_green_reg[8]/Q
                         net (fo=1, routed)           0.605     1.392    u_datapath/u_video/dvid_inst/latched_green[8]
    SLICE_X16Y110        LUT2 (Prop_lut2_I0_O)        0.045     1.437 r  u_datapath/u_video/dvid_inst/shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     1.437    u_datapath/u_video/dvid_inst/shift_green[8]_i_1_n_0
    SLICE_X16Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.896     0.896    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X16Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[8]/C
                         clock pessimism              0.080     0.976    
                         clock uncertainty            0.215     1.190    
    SLICE_X16Y110        FDRE (Hold_fdre_C_D)         0.121     1.311    u_datapath/u_video/dvid_inst/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/latched_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.342%)  route 0.647ns (77.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624     0.624    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X19Y108        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y108        FDRE (Prop_fdre_C_Q)         0.141     0.765 r  u_datapath/u_video/dvid_inst/latched_blue_reg[3]/Q
                         net (fo=1, routed)           0.647     1.411    u_datapath/u_video/dvid_inst/latched_blue[3]
    SLICE_X18Y110        LUT5 (Prop_lut5_I4_O)        0.045     1.456 r  u_datapath/u_video/dvid_inst/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.456    u_datapath/u_video/dvid_inst/shift_blue[3]_i_1_n_0
    SLICE_X18Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.896     0.896    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X18Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[3]/C
                         clock pessimism              0.080     0.976    
                         clock uncertainty            0.215     1.190    
    SLICE_X18Y110        FDRE (Hold_fdre_C_D)         0.121     1.311    u_datapath/u_video/dvid_inst/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/latched_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.209ns (24.733%)  route 0.636ns (75.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626     0.626    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X14Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y109        FDRE (Prop_fdre_C_Q)         0.164     0.790 r  u_datapath/u_video/dvid_inst/latched_green_reg[6]/Q
                         net (fo=1, routed)           0.636     1.426    u_datapath/u_video/dvid_inst/latched_green[6]
    SLICE_X16Y109        LUT5 (Prop_lut5_I4_O)        0.045     1.471 r  u_datapath/u_video/dvid_inst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.471    u_datapath/u_video/dvid_inst/shift_green[6]_i_1_n_0
    SLICE_X16Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.897     0.897    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X16Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[6]/C
                         clock pessimism              0.080     0.977    
                         clock uncertainty            0.215     1.191    
    SLICE_X16Y109        FDRE (Hold_fdre_C_D)         0.121     1.312    u_datapath/u_video/dvid_inst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.246ns (29.108%)  route 0.599ns (70.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624     0.624    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X18Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y109        FDRE (Prop_fdre_C_Q)         0.148     0.772 r  u_datapath/u_video/dvid_inst/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.599     1.371    u_datapath/u_video/dvid_inst/latched_blue[8]
    SLICE_X16Y110        LUT2 (Prop_lut2_I0_O)        0.098     1.469 r  u_datapath/u_video/dvid_inst/shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.469    u_datapath/u_video/dvid_inst/shift_blue[8]_i_1_n_0
    SLICE_X16Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.896     0.896    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X16Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[8]/C
                         clock pessimism              0.080     0.976    
                         clock uncertainty            0.215     1.190    
    SLICE_X16Y110        FDRE (Hold_fdre_C_D)         0.120     1.310    u_datapath/u_video/dvid_inst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/latched_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.889%)  route 0.664ns (78.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626     0.626    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X9Y107         FDRE                                         r  u_datapath/u_video/dvid_inst/latched_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.141     0.767 r  u_datapath/u_video/dvid_inst/latched_red_reg[6]/Q
                         net (fo=1, routed)           0.664     1.430    u_datapath/u_video/dvid_inst/latched_red[6]
    SLICE_X8Y109         LUT5 (Prop_lut5_I4_O)        0.045     1.475 r  u_datapath/u_video/dvid_inst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.475    u_datapath/u_video/dvid_inst/shift_red[6]_i_1_n_0
    SLICE_X8Y109         FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.898     0.898    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X8Y109         FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[6]/C
                         clock pessimism              0.080     0.978    
                         clock uncertainty            0.215     1.192    
    SLICE_X8Y109         FDRE (Hold_fdre_C_D)         0.121     1.313    u_datapath/u_video/dvid_inst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.163%)  route 0.693ns (78.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624     0.624    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X19Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y109        FDRE (Prop_fdre_C_Q)         0.141     0.765 r  u_datapath/u_video/dvid_inst/latched_blue_reg[4]/Q
                         net (fo=1, routed)           0.693     1.457    u_datapath/u_video/dvid_inst/latched_blue[4]
    SLICE_X18Y111        LUT5 (Prop_lut5_I4_O)        0.045     1.502 r  u_datapath/u_video/dvid_inst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.502    u_datapath/u_video/dvid_inst/shift_blue[4]_i_1_n_0
    SLICE_X18Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.896     0.896    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X18Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[4]/C
                         clock pessimism              0.080     0.976    
                         clock uncertainty            0.215     1.190    
    SLICE_X18Y111        FDRE (Hold_fdre_C_D)         0.120     1.310    u_datapath/u_video/dvid_inst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.244ns (28.172%)  route 0.622ns (71.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626     0.626    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X8Y107         FDRE                                         r  u_datapath/u_video/dvid_inst/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.148     0.774 r  u_datapath/u_video/dvid_inst/latched_red_reg[9]/Q
                         net (fo=1, routed)           0.622     1.396    u_datapath/u_video/dvid_inst/latched_red[9]
    SLICE_X11Y109        LUT2 (Prop_lut2_I0_O)        0.096     1.492 r  u_datapath/u_video/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.000     1.492    u_datapath/u_video/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X11Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.898     0.898    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X11Y109        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_red_reg[9]/C
                         clock pessimism              0.080     0.978    
                         clock uncertainty            0.215     1.192    
    SLICE_X11Y109        FDRE (Hold_fdre_C_D)         0.107     1.299    u_datapath/u_video/dvid_inst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/latched_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.900%)  route 0.704ns (79.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623     0.623    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X17Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y111        FDRE (Prop_fdre_C_Q)         0.141     0.764 r  u_datapath/u_video/dvid_inst/latched_green_reg[5]/Q
                         net (fo=1, routed)           0.704     1.468    u_datapath/u_video/dvid_inst/latched_green[5]
    SLICE_X18Y111        LUT5 (Prop_lut5_I4_O)        0.045     1.513 r  u_datapath/u_video/dvid_inst/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.513    u_datapath/u_video/dvid_inst/shift_green[5]_i_1_n_0
    SLICE_X18Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.896     0.896    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X18Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[5]/C
                         clock pessimism              0.080     0.976    
                         clock uncertainty            0.215     1.190    
    SLICE_X18Y111        FDRE (Hold_fdre_C_D)         0.121     1.311    u_datapath/u_video/dvid_inst/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/latched_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.208ns (23.135%)  route 0.691ns (76.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.625     0.625    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X14Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.164     0.789 r  u_datapath/u_video/dvid_inst/latched_green_reg[9]/Q
                         net (fo=1, routed)           0.691     1.480    u_datapath/u_video/dvid_inst/latched_green[9]
    SLICE_X16Y110        LUT2 (Prop_lut2_I0_O)        0.044     1.524 r  u_datapath/u_video/dvid_inst/shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.524    u_datapath/u_video/dvid_inst/shift_green[9]_i_1_n_0
    SLICE_X16Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.896     0.896    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X16Y110        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_green_reg[9]/C
                         clock pessimism              0.080     0.976    
                         clock uncertainty            0.215     1.190    
    SLICE_X16Y110        FDRE (Hold_fdre_C_D)         0.131     1.321    u_datapath/u_video/dvid_inst/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_datapath/u_video/dvid_inst/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_datapath/u_video/dvid_inst/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.186ns (21.475%)  route 0.680ns (78.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624     0.624    u_datapath/u_video/dvid_inst/clk_out1
    SLICE_X19Y108        FDRE                                         r  u_datapath/u_video/dvid_inst/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y108        FDRE (Prop_fdre_C_Q)         0.141     0.765 r  u_datapath/u_video/dvid_inst/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.680     1.445    u_datapath/u_video/dvid_inst/latched_blue[0]
    SLICE_X19Y111        LUT5 (Prop_lut5_I4_O)        0.045     1.490 r  u_datapath/u_video/dvid_inst/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.490    u_datapath/u_video/dvid_inst/shift_blue[0]_i_1_n_0
    SLICE_X19Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.896     0.896    u_datapath/u_video/dvid_inst/clk_out2
    SLICE_X19Y111        FDRE                                         r  u_datapath/u_video/dvid_inst/shift_blue_reg[0]/C
                         clock pessimism              0.080     0.976    
                         clock uncertainty            0.215     1.190    
    SLICE_X19Y111        FDRE (Hold_fdre_C_D)         0.092     1.282    u_datapath/u_video/dvid_inst/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.207    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_datapath/u_video/dvid_inst/ODDR_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xo_tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     6.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.858     5.858    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X0Y102        ODDR                                         f  u_datapath/u_video/dvid_inst/ODDR_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y102        ODDR (Prop_oddr_C_Q)         0.472     6.330 r  u_datapath/u_video/dvid_inst/ODDR_red/Q
                         net (fo=2, routed)           0.001     6.331    u_datapath/u_video/OBUFDS_red/I
    P16                  OBUFDS (Prop_obufds_I_O)     1.894     8.224 r  u_datapath/u_video/OBUFDS_red/P/O
                         net (fo=0)                   0.000     8.224    xo_tmds[2]
    P16                                                               r  xo_tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/u_video/dvid_inst/ODDR_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xo_tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.354ns (99.915%)  route 0.002ns (0.085%))
  Logic Levels:           2  (INV=1 OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     6.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.858     5.858    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X0Y102        ODDR                                         f  u_datapath/u_video/dvid_inst/ODDR_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y102        ODDR (Prop_oddr_C_Q)         0.472     6.330 f  u_datapath/u_video/dvid_inst/ODDR_red/Q
                         net (fo=2, routed)           0.002     6.332    u_datapath/u_video/OBUFDS_red/I
    R17                  INV (Prop_inv_I_O)           0.001     6.333 r  u_datapath/u_video/OBUFDS_red/INV/O
                         net (fo=1, routed)           0.000     6.333    u_datapath/u_video/OBUFDS_red/I_B
    R17                  OBUFDS (Prop_obufds_I_O)     1.881     8.214 r  u_datapath/u_video/OBUFDS_red/N/O
                         net (fo=0)                   0.000     8.214    xo_tmdsb[2]
    R17                                                               r  xo_tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/u_video/dvid_inst/ODDR_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xo_tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     6.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.832     5.832    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  u_datapath/u_video/dvid_inst/ODDR_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  u_datapath/u_video/dvid_inst/ODDR_green/Q
                         net (fo=1, routed)           0.001     6.305    u_datapath/u_video/w_green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     8.201 r  u_datapath/u_video/OBUFDS_green/OB
                         net (fo=0)                   0.000     8.201    xo_tmdsb[1]
    AB1                                                               r  xo_tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/u_video/dvid_inst/ODDR_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xo_tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     6.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.832     5.832    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  u_datapath/u_video/dvid_inst/ODDR_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  u_datapath/u_video/dvid_inst/ODDR_green/Q
                         net (fo=1, routed)           0.001     6.305    u_datapath/u_video/w_green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     8.200 r  u_datapath/u_video/OBUFDS_green/O
                         net (fo=0)                   0.000     8.200    xo_tmds[1]
    AA1                                                               r  xo_tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/u_video/dvid_inst/ODDR_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xo_tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     6.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.835     5.835    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  u_datapath/u_video/dvid_inst/ODDR_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  u_datapath/u_video/dvid_inst/ODDR_blue/Q
                         net (fo=1, routed)           0.001     6.308    u_datapath/u_video/w_blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     8.193 r  u_datapath/u_video/OBUFDS_blue/OB
                         net (fo=0)                   0.000     8.193    xo_tmdsb[0]
    Y1                                                                r  xo_tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/u_video/dvid_inst/ODDR_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xo_tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     6.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.835     5.835    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  u_datapath/u_video/dvid_inst/ODDR_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  u_datapath/u_video/dvid_inst/ODDR_blue/Q
                         net (fo=1, routed)           0.001     6.308    u_datapath/u_video/w_blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     8.192 r  u_datapath/u_video/OBUFDS_blue/O
                         net (fo=0)                   0.000     8.192    xo_tmds[0]
    W1                                                                r  xo_tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/u_video/dvid_inst/ODDR_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xo_tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     6.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.838     5.838    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  u_datapath/u_video/dvid_inst/ODDR_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  u_datapath/u_video/dvid_inst/ODDR_clock/Q
                         net (fo=1, routed)           0.001     6.311    u_datapath/u_video/w_clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     8.179 r  u_datapath/u_video/OBUFDS_clock/OB
                         net (fo=0)                   0.000     8.179    xo_tmdsb[3]
    U1                                                                r  xo_tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/u_video/dvid_inst/ODDR_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xo_tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     6.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          1.838     5.838    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  u_datapath/u_video/dvid_inst/ODDR_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  u_datapath/u_video/dvid_inst/ODDR_clock/Q
                         net (fo=1, routed)           0.001     6.311    u_datapath/u_video/w_clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     8.178 r  u_datapath/u_video/OBUFDS_clock/O
                         net (fo=0)                   0.000     8.178    xo_tmds[3]
    T1                                                                r  xo_tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_datapath/u_video/dvid_inst/ODDR_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xo_tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.787ns  (logic 0.785ns (99.746%)  route 0.002ns (0.254%))
  Logic Levels:           2  (INV=1 OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.648     0.648    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X0Y102        ODDR                                         r  u_datapath/u_video/dvid_inst/ODDR_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y102        ODDR (Prop_oddr_C_Q)         0.177     0.825 f  u_datapath/u_video/dvid_inst/ODDR_red/Q
                         net (fo=2, routed)           0.002     0.827    u_datapath/u_video/OBUFDS_red/I
    R17                  INV (Prop_inv_I_O)           0.001     0.828 r  u_datapath/u_video/OBUFDS_red/INV/O
                         net (fo=1, routed)           0.000     0.828    u_datapath/u_video/OBUFDS_red/I_B
    R17                  OBUFDS (Prop_obufds_I_O)     0.607     1.435 r  u_datapath/u_video/OBUFDS_red/N/O
                         net (fo=0)                   0.000     1.435    xo_tmdsb[2]
    R17                                                               r  xo_tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/u_video/dvid_inst/ODDR_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xo_tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.797ns (99.875%)  route 0.001ns (0.125%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.648     0.648    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X0Y102        ODDR                                         r  u_datapath/u_video/dvid_inst/ODDR_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y102        ODDR (Prop_oddr_C_Q)         0.177     0.825 r  u_datapath/u_video/dvid_inst/ODDR_red/Q
                         net (fo=2, routed)           0.001     0.826    u_datapath/u_video/OBUFDS_red/I
    P16                  OBUFDS (Prop_obufds_I_O)     0.620     1.445 r  u_datapath/u_video/OBUFDS_red/P/O
                         net (fo=0)                   0.000     1.445    xo_tmds[2]
    P16                                                               r  xo_tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/u_video/dvid_inst/ODDR_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xo_tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.640     0.640    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  u_datapath/u_video/dvid_inst/ODDR_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  u_datapath/u_video/dvid_inst/ODDR_clock/Q
                         net (fo=1, routed)           0.001     0.818    u_datapath/u_video/w_clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     1.634 r  u_datapath/u_video/OBUFDS_clock/O
                         net (fo=0)                   0.000     1.634    xo_tmds[3]
    T1                                                                r  xo_tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/u_video/dvid_inst/ODDR_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xo_tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.640     0.640    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  u_datapath/u_video/dvid_inst/ODDR_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  u_datapath/u_video/dvid_inst/ODDR_clock/Q
                         net (fo=1, routed)           0.001     0.818    u_datapath/u_video/w_clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     1.635 r  u_datapath/u_video/OBUFDS_clock/OB
                         net (fo=0)                   0.000     1.635    xo_tmdsb[3]
    U1                                                                r  xo_tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/u_video/dvid_inst/ODDR_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xo_tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.638     0.638    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  u_datapath/u_video/dvid_inst/ODDR_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  u_datapath/u_video/dvid_inst/ODDR_blue/Q
                         net (fo=1, routed)           0.001     0.816    u_datapath/u_video/w_blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     1.648 r  u_datapath/u_video/OBUFDS_blue/O
                         net (fo=0)                   0.000     1.648    xo_tmds[0]
    W1                                                                r  xo_tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/u_video/dvid_inst/ODDR_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xo_tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.638     0.638    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  u_datapath/u_video/dvid_inst/ODDR_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  u_datapath/u_video/dvid_inst/ODDR_blue/Q
                         net (fo=1, routed)           0.001     0.816    u_datapath/u_video/w_blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     1.649 r  u_datapath/u_video/OBUFDS_blue/OB
                         net (fo=0)                   0.000     1.649    xo_tmdsb[0]
    Y1                                                                r  xo_tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/u_video/dvid_inst/ODDR_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xo_tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.636     0.636    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  u_datapath/u_video/dvid_inst/ODDR_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  u_datapath/u_video/dvid_inst/ODDR_green/Q
                         net (fo=1, routed)           0.001     0.814    u_datapath/u_video/w_green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     1.657 r  u_datapath/u_video/OBUFDS_green/O
                         net (fo=0)                   0.000     1.657    xo_tmds[1]
    AA1                                                               r  xo_tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/u_video/dvid_inst/ODDR_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xo_tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=40, routed)          0.636     0.636    u_datapath/u_video/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  u_datapath/u_video/dvid_inst/ODDR_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  u_datapath/u_video/dvid_inst/ODDR_green/Q
                         net (fo=1, routed)           0.001     0.814    u_datapath/u_video/w_green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     1.658 r  u_datapath/u_video/OBUFDS_green/OB
                         net (fo=0)                   0.000     1.658    xo_tmdsb[1]
    AB1                                                               r  xo_tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 0.096ns (1.959%)  route 4.804ns (98.041%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.106     7.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.900     2.207 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.697     4.904    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           2.106     7.106    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.026ns (1.545%)  route 1.657ns (98.455%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.683    -0.938 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.912    -0.026    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.745     0.745    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  xi_clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_datapath/f_ang_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xo_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.411ns  (logic 3.410ns (46.011%)  route 4.001ns (53.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.946     5.631    u_datapath/xi_clk
    SLICE_X13Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  u_datapath/f_ang_idx_reg[0]/Q
                         net (fo=37, routed)          4.001    10.088    xo_led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         2.954    13.042 r  xo_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.042    xo_led[0]
    T14                                                               r  xo_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/f_ang_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xo_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.905ns  (logic 3.405ns (49.311%)  route 3.500ns (50.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.946     5.631    u_datapath/xi_clk
    SLICE_X15Y51         FDCE                                         r  u_datapath/f_ang_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  u_datapath/f_ang_idx_reg[1]/Q
                         net (fo=36, routed)          3.500     9.587    xo_led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         2.949    12.536 r  xo_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.536    xo_led[1]
    T15                                                               r  xo_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/f_px_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xo_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.788ns  (logic 3.387ns (49.903%)  route 3.400ns (50.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.943     5.628    u_datapath/xi_clk
    SLICE_X17Y59         FDPE                                         r  u_datapath/f_px_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDPE (Prop_fdpe_C_Q)         0.456     6.084 r  u_datapath/f_px_reg[10]/Q
                         net (fo=18, routed)          3.400     9.484    xo_led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.931    12.416 r  xo_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.416    xo_led[4]
    V15                                                               r  xo_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/f_ang_idx_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xo_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.777ns  (logic 3.433ns (50.662%)  route 3.344ns (49.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.946     5.631    u_datapath/xi_clk
    SLICE_X16Y52         FDPE                                         r  u_datapath/f_ang_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y52         FDPE (Prop_fdpe_C_Q)         0.518     6.149 r  u_datapath/f_ang_idx_reg[2]/Q
                         net (fo=35, routed)          3.344     9.493    xo_led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         2.915    12.408 r  xo_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.408    xo_led[2]
    T16                                                               r  xo_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/f_px_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xo_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.758ns  (logic 3.425ns (50.673%)  route 3.334ns (49.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.943     5.628    u_datapath/xi_clk
    SLICE_X17Y60         FDCE                                         r  u_datapath/f_px_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDCE (Prop_fdce_C_Q)         0.456     6.084 r  u_datapath/f_px_reg[13]/Q
                         net (fo=16, routed)          3.334     9.418    xo_led_OBUF[7]
    Y13                  OBUF (Prop_obuf_I_O)         2.969    12.386 r  xo_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.386    xo_led[7]
    Y13                                                               r  xo_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/f_px_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xo_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.044ns  (logic 3.377ns (55.869%)  route 2.667ns (44.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.943     5.628    u_datapath/xi_clk
    SLICE_X17Y59         FDCE                                         r  u_datapath/f_px_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDCE (Prop_fdce_C_Q)         0.456     6.084 r  u_datapath/f_px_reg[11]/Q
                         net (fo=16, routed)          2.667     8.751    xo_led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         2.921    11.672 r  xo_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.672    xo_led[5]
    W16                                                               r  xo_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/f_px_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xo_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.021ns  (logic 3.371ns (55.994%)  route 2.649ns (44.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.943     5.628    u_datapath/xi_clk
    SLICE_X17Y59         FDCE                                         r  u_datapath/f_px_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDCE (Prop_fdce_C_Q)         0.456     6.084 r  u_datapath/f_px_reg[12]/Q
                         net (fo=15, routed)          2.649     8.733    xo_led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         2.915    11.649 r  xo_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.649    xo_led[6]
    W15                                                               r  xo_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/f_ang_idx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xo_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.465ns  (logic 3.373ns (61.727%)  route 2.091ns (38.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          2.024     5.709    u_datapath/xi_clk
    SLICE_X3Y57          FDCE                                         r  u_datapath/f_ang_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.456     6.165 r  u_datapath/f_ang_idx_reg[3]/Q
                         net (fo=34, routed)          2.091     8.257    xo_led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.917    11.174 r  xo_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.174    xo_led[3]
    U16                                                               r  xo_led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_datapath/f_ang_idx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xo_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.322ns (70.228%)  route 0.560ns (29.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.722     1.667    u_datapath/xi_clk
    SLICE_X3Y57          FDCE                                         r  u_datapath/f_ang_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.141     1.808 r  u_datapath/f_ang_idx_reg[3]/Q
                         net (fo=34, routed)          0.560     2.369    xo_led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.181     3.550 r  xo_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.550    xo_led[3]
    U16                                                               r  xo_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/f_px_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xo_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.320ns (61.441%)  route 0.828ns (38.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.692     1.637    u_datapath/xi_clk
    SLICE_X17Y59         FDCE                                         r  u_datapath/f_px_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDCE (Prop_fdce_C_Q)         0.141     1.778 r  u_datapath/f_px_reg[12]/Q
                         net (fo=15, routed)          0.828     2.607    xo_led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         1.179     3.786 r  xo_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.786    xo_led[6]
    W15                                                               r  xo_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/f_px_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xo_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.326ns (60.671%)  route 0.859ns (39.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.692     1.637    u_datapath/xi_clk
    SLICE_X17Y59         FDCE                                         r  u_datapath/f_px_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDCE (Prop_fdce_C_Q)         0.141     1.778 r  u_datapath/f_px_reg[11]/Q
                         net (fo=16, routed)          0.859     2.638    xo_led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         1.185     3.822 r  xo_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.822    xo_led[5]
    W16                                                               r  xo_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/f_ang_idx_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xo_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.464ns  (logic 1.343ns (54.518%)  route 1.121ns (45.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.694     1.639    u_datapath/xi_clk
    SLICE_X16Y52         FDPE                                         r  u_datapath/f_ang_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y52         FDPE (Prop_fdpe_C_Q)         0.164     1.803 r  u_datapath/f_ang_idx_reg[2]/Q
                         net (fo=35, routed)          1.121     2.924    xo_led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         1.179     4.103 r  xo_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.103    xo_led[2]
    T16                                                               r  xo_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/f_px_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xo_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.373ns (55.327%)  route 1.109ns (44.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.691     1.636    u_datapath/xi_clk
    SLICE_X17Y60         FDCE                                         r  u_datapath/f_px_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDCE (Prop_fdce_C_Q)         0.141     1.777 r  u_datapath/f_px_reg[13]/Q
                         net (fo=16, routed)          1.109     2.886    xo_led_OBUF[7]
    Y13                  OBUF (Prop_obuf_I_O)         1.232     4.118 r  xo_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.118    xo_led[7]
    Y13                                                               r  xo_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/f_px_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xo_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 1.336ns (53.176%)  route 1.176ns (46.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.692     1.637    u_datapath/xi_clk
    SLICE_X17Y59         FDPE                                         r  u_datapath/f_px_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.778 r  u_datapath/f_px_reg[10]/Q
                         net (fo=18, routed)          1.176     2.955    xo_led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.195     4.150 r  xo_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.150    xo_led[4]
    V15                                                               r  xo_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/f_ang_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xo_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.354ns (53.634%)  route 1.170ns (46.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.694     1.639    u_datapath/xi_clk
    SLICE_X15Y51         FDCE                                         r  u_datapath/f_ang_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.141     1.780 r  u_datapath/f_ang_idx_reg[1]/Q
                         net (fo=36, routed)          1.170     2.950    xo_led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.213     4.163 r  xo_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.163    xo_led[1]
    T15                                                               r  xo_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/f_ang_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xo_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.825ns  (logic 1.358ns (48.078%)  route 1.467ns (51.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.694     1.639    u_datapath/xi_clk
    SLICE_X13Y52         FDCE                                         r  u_datapath/f_ang_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDCE (Prop_fdce_C_Q)         0.141     1.780 r  u_datapath/f_ang_idx_reg[0]/Q
                         net (fo=37, routed)          1.467     3.247    xo_led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.217     4.464 r  xo_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.464    xo_led[0]
    T14                                                               r  xo_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.537ns  (logic 1.186ns (9.459%)  route 11.351ns (90.541%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           6.555     7.617    u_datapath/u_video/vga_inst/xi_reset_n_IBUF
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.741 f  u_datapath/u_video/vga_inst/ff_dist_steps[4]_i_2/O
                         net (fo=142, routed)         4.795    12.537    u_datapath/u_video/vga_inst/u_scopeFace/o_R_reg[5]_2
    SLICE_X40Y100        FDCE                                         f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     1.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.637     1.637    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X40Y100        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[2]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.484ns  (logic 1.186ns (9.499%)  route 11.298ns (90.501%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           6.555     7.617    u_datapath/u_video/vga_inst/xi_reset_n_IBUF
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.741 f  u_datapath/u_video/vga_inst/ff_dist_steps[4]_i_2/O
                         net (fo=142, routed)         4.742    12.484    u_datapath/u_video/vga_inst/u_scopeFace/o_R_reg[5]_2
    SLICE_X38Y100        FDCE                                         f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     1.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.637     1.637    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X38Y100        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[0]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.484ns  (logic 1.186ns (9.499%)  route 11.298ns (90.501%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           6.555     7.617    u_datapath/u_video/vga_inst/xi_reset_n_IBUF
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.741 f  u_datapath/u_video/vga_inst/ff_dist_steps[4]_i_2/O
                         net (fo=142, routed)         4.742    12.484    u_datapath/u_video/vga_inst/u_scopeFace/o_R_reg[5]_2
    SLICE_X38Y100        FDCE                                         f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     1.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.637     1.637    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X38Y100        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[3]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.457ns  (logic 1.186ns (9.519%)  route 11.271ns (90.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           6.555     7.617    u_datapath/u_video/vga_inst/xi_reset_n_IBUF
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.741 f  u_datapath/u_video/vga_inst/ff_dist_steps[4]_i_2/O
                         net (fo=142, routed)         4.716    12.457    u_datapath/u_video/vga_inst/u_scopeFace/o_R_reg[5]_2
    SLICE_X37Y102        FDCE                                         f  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     1.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.639     1.639    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X37Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_dist_steps_reg[4]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/ff_step_y_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.352ns  (logic 1.186ns (9.600%)  route 11.166ns (90.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           6.555     7.617    u_datapath/u_video/vga_inst/xi_reset_n_IBUF
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.741 f  u_datapath/u_video/vga_inst/ff_dist_steps[4]_i_2/O
                         net (fo=142, routed)         4.611    12.352    u_datapath/u_video/vga_inst/u_scopeFace/o_R_reg[5]_2
    SLICE_X15Y102        FDCE                                         f  u_datapath/u_video/vga_inst/u_scopeFace/ff_step_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     1.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.654     1.654    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X15Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/ff_step_y_reg[1]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/fff_side_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.352ns  (logic 1.186ns (9.600%)  route 11.166ns (90.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           6.555     7.617    u_datapath/u_video/vga_inst/xi_reset_n_IBUF
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.741 f  u_datapath/u_video/vga_inst/ff_dist_steps[4]_i_2/O
                         net (fo=142, routed)         4.611    12.352    u_datapath/u_video/vga_inst/u_scopeFace/o_R_reg[5]_2
    SLICE_X15Y102        FDCE                                         f  u_datapath/u_video/vga_inst/u_scopeFace/fff_side_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     1.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.654     1.654    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X15Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/fff_side_reg/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/fff_step_y_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.352ns  (logic 1.186ns (9.600%)  route 11.166ns (90.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           6.555     7.617    u_datapath/u_video/vga_inst/xi_reset_n_IBUF
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.741 f  u_datapath/u_video/vga_inst/ff_dist_steps[4]_i_2/O
                         net (fo=142, routed)         4.611    12.352    u_datapath/u_video/vga_inst/u_scopeFace/o_R_reg[5]_2
    SLICE_X15Y102        FDCE                                         f  u_datapath/u_video/vga_inst/u_scopeFace/fff_step_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     1.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.654     1.654    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X15Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/fff_step_y_reg[1]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/o_B_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.352ns  (logic 1.186ns (9.600%)  route 11.166ns (90.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           6.555     7.617    u_datapath/u_video/vga_inst/xi_reset_n_IBUF
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.741 f  u_datapath/u_video/vga_inst/ff_dist_steps[4]_i_2/O
                         net (fo=142, routed)         4.611    12.352    u_datapath/u_video/vga_inst/u_scopeFace/o_R_reg[5]_2
    SLICE_X14Y102        FDCE                                         f  u_datapath/u_video/vga_inst/u_scopeFace/o_B_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     1.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.654     1.654    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X14Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/o_B_reg[2]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/o_B_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.352ns  (logic 1.186ns (9.600%)  route 11.166ns (90.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           6.555     7.617    u_datapath/u_video/vga_inst/xi_reset_n_IBUF
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.741 f  u_datapath/u_video/vga_inst/ff_dist_steps[4]_i_2/O
                         net (fo=142, routed)         4.611    12.352    u_datapath/u_video/vga_inst/u_scopeFace/o_R_reg[5]_2
    SLICE_X14Y102        FDCE                                         f  u_datapath/u_video/vga_inst/u_scopeFace/o_B_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     1.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.654     1.654    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X14Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/o_B_reg[3]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/u_video/vga_inst/u_scopeFace/o_B_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.352ns  (logic 1.186ns (9.600%)  route 11.166ns (90.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           6.555     7.617    u_datapath/u_video/vga_inst/xi_reset_n_IBUF
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.741 f  u_datapath/u_video/vga_inst/ff_dist_steps[4]_i_2/O
                         net (fo=142, routed)         4.611    12.352    u_datapath/u_video/vga_inst/u_scopeFace/o_R_reg[5]_2
    SLICE_X14Y102        FDCE                                         f  u_datapath/u_video/vga_inst/u_scopeFace/o_B_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.972     1.972    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.654     1.654    u_datapath/u_video/vga_inst/u_scopeFace/CLK
    SLICE_X14Y102        FDCE                                         r  u_datapath/u_video/vga_inst/u_scopeFace/o_B_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.312ns  (logic 0.231ns (6.971%)  route 3.082ns (93.029%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.946     3.132    u_datapath/u_video/vga_inst/u_column_counter/xi_reset_n_IBUF
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.045     3.177 r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.136     3.312    u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_1_n_0
    SLICE_X25Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.041     1.041    u_datapath/u_video/vga_inst/u_column_counter/CLK
    SLICE_X25Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[1]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.312ns  (logic 0.231ns (6.971%)  route 3.082ns (93.029%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.946     3.132    u_datapath/u_video/vga_inst/u_column_counter/xi_reset_n_IBUF
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.045     3.177 r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.136     3.312    u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_1_n_0
    SLICE_X25Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.041     1.041    u_datapath/u_video/vga_inst/u_column_counter/CLK
    SLICE_X25Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[2]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.312ns  (logic 0.231ns (6.971%)  route 3.082ns (93.029%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.946     3.132    u_datapath/u_video/vga_inst/u_column_counter/xi_reset_n_IBUF
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.045     3.177 r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.136     3.312    u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_1_n_0
    SLICE_X25Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.041     1.041    u_datapath/u_video/vga_inst/u_column_counter/CLK
    SLICE_X25Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[3]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.317ns  (logic 0.231ns (6.962%)  route 3.086ns (93.038%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.946     3.132    u_datapath/u_video/vga_inst/u_column_counter/xi_reset_n_IBUF
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.045     3.177 r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.140     3.317    u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_1_n_0
    SLICE_X24Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.041     1.041    u_datapath/u_video/vga_inst/u_column_counter/CLK
    SLICE_X24Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[0]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.317ns  (logic 0.231ns (6.962%)  route 3.086ns (93.038%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.946     3.132    u_datapath/u_video/vga_inst/u_column_counter/xi_reset_n_IBUF
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.045     3.177 r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.140     3.317    u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_1_n_0
    SLICE_X24Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.041     1.041    u_datapath/u_video/vga_inst/u_column_counter/CLK
    SLICE_X24Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[9]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.462ns  (logic 0.231ns (6.670%)  route 3.231ns (93.330%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.946     3.132    u_datapath/u_video/vga_inst/u_column_counter/xi_reset_n_IBUF
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.045     3.177 r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.285     3.462    u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.044     1.044    u_datapath/u_video/vga_inst/u_column_counter/CLK
    SLICE_X23Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[4]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.462ns  (logic 0.231ns (6.670%)  route 3.231ns (93.330%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.946     3.132    u_datapath/u_video/vga_inst/u_column_counter/xi_reset_n_IBUF
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.045     3.177 r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.285     3.462    u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.044     1.044    u_datapath/u_video/vga_inst/u_column_counter/CLK
    SLICE_X23Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[5]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.462ns  (logic 0.231ns (6.670%)  route 3.231ns (93.330%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.946     3.132    u_datapath/u_video/vga_inst/u_column_counter/xi_reset_n_IBUF
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.045     3.177 r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.285     3.462    u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.044     1.044    u_datapath/u_video/vga_inst/u_column_counter/CLK
    SLICE_X23Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[7]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.535ns  (logic 0.231ns (6.532%)  route 3.304ns (93.468%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.946     3.132    u_datapath/u_video/vga_inst/u_column_counter/xi_reset_n_IBUF
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.045     3.177 r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.358     3.535    u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_1_n_0
    SLICE_X21Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.044     1.044    u_datapath/u_video/vga_inst/u_column_counter/CLK
    SLICE_X21Y48         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[6]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.595ns  (logic 0.231ns (6.423%)  route 3.364ns (93.577%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           2.946     3.132    u_datapath/u_video/vga_inst/u_column_counter/xi_reset_n_IBUF
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.045     3.177 r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.418     3.595    u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_1_n_0
    SLICE_X23Y46         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.022     1.022    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=164, routed)         1.043     1.043    u_datapath/u_video/vga_inst/u_column_counter/CLK
    SLICE_X23Y46         FDRE                                         r  u_datapath/u_video/vga_inst/u_column_counter/w_processQ_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  xi_clk

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/f_div_50hz_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.610ns  (logic 1.186ns (9.403%)  route 11.424ns (90.597%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           6.555     7.617    u_datapath/u_video/vga_inst/xi_reset_n_IBUF
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.741 f  u_datapath/u_video/vga_inst/ff_dist_steps[4]_i_2/O
                         net (fo=142, routed)         4.869    12.610    u_datapath/u_video_n_8
    SLICE_X2Y105         FDCE                                         f  u_datapath/f_div_50hz_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.732     5.232    u_datapath/xi_clk
    SLICE_X2Y105         FDCE                                         r  u_datapath/f_div_50hz_cnt_reg[11]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/f_div_50hz_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.610ns  (logic 1.186ns (9.403%)  route 11.424ns (90.597%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           6.555     7.617    u_datapath/u_video/vga_inst/xi_reset_n_IBUF
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.741 f  u_datapath/u_video/vga_inst/ff_dist_steps[4]_i_2/O
                         net (fo=142, routed)         4.869    12.610    u_datapath/u_video_n_8
    SLICE_X2Y105         FDCE                                         f  u_datapath/f_div_50hz_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.732     5.232    u_datapath/xi_clk
    SLICE_X2Y105         FDCE                                         r  u_datapath/f_div_50hz_cnt_reg[12]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/f_div_50hz_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.610ns  (logic 1.186ns (9.403%)  route 11.424ns (90.597%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           6.555     7.617    u_datapath/u_video/vga_inst/xi_reset_n_IBUF
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.741 f  u_datapath/u_video/vga_inst/ff_dist_steps[4]_i_2/O
                         net (fo=142, routed)         4.869    12.610    u_datapath/u_video_n_8
    SLICE_X2Y105         FDCE                                         f  u_datapath/f_div_50hz_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.732     5.232    u_datapath/xi_clk
    SLICE_X2Y105         FDCE                                         r  u_datapath/f_div_50hz_cnt_reg[6]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/f_div_50hz_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.610ns  (logic 1.186ns (9.403%)  route 11.424ns (90.597%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           6.555     7.617    u_datapath/u_video/vga_inst/xi_reset_n_IBUF
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.741 f  u_datapath/u_video/vga_inst/ff_dist_steps[4]_i_2/O
                         net (fo=142, routed)         4.869    12.610    u_datapath/u_video_n_8
    SLICE_X2Y105         FDCE                                         f  u_datapath/f_div_50hz_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.732     5.232    u_datapath/xi_clk
    SLICE_X2Y105         FDCE                                         r  u_datapath/f_div_50hz_cnt_reg[9]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/f_div_50hz_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.601ns  (logic 1.186ns (9.410%)  route 11.415ns (90.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           6.555     7.617    u_datapath/u_video/vga_inst/xi_reset_n_IBUF
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.741 f  u_datapath/u_video/vga_inst/ff_dist_steps[4]_i_2/O
                         net (fo=142, routed)         4.860    12.601    u_datapath/u_video_n_8
    SLICE_X2Y107         FDCE                                         f  u_datapath/f_div_50hz_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.731     5.231    u_datapath/xi_clk
    SLICE_X2Y107         FDCE                                         r  u_datapath/f_div_50hz_cnt_reg[14]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/f_div_50hz_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.601ns  (logic 1.186ns (9.410%)  route 11.415ns (90.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           6.555     7.617    u_datapath/u_video/vga_inst/xi_reset_n_IBUF
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.741 f  u_datapath/u_video/vga_inst/ff_dist_steps[4]_i_2/O
                         net (fo=142, routed)         4.860    12.601    u_datapath/u_video_n_8
    SLICE_X2Y107         FDCE                                         f  u_datapath/f_div_50hz_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.731     5.231    u_datapath/xi_clk
    SLICE_X2Y107         FDCE                                         r  u_datapath/f_div_50hz_cnt_reg[17]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/f_div_50hz_cnt_reg[18]/CLR
                            (recovery check against rising-edge clock xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.601ns  (logic 1.186ns (9.410%)  route 11.415ns (90.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           6.555     7.617    u_datapath/u_video/vga_inst/xi_reset_n_IBUF
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.741 f  u_datapath/u_video/vga_inst/ff_dist_steps[4]_i_2/O
                         net (fo=142, routed)         4.860    12.601    u_datapath/u_video_n_8
    SLICE_X2Y107         FDCE                                         f  u_datapath/f_div_50hz_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.731     5.231    u_datapath/xi_clk
    SLICE_X2Y107         FDCE                                         r  u_datapath/f_div_50hz_cnt_reg[18]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/f_div_50hz_cnt_reg[19]/CLR
                            (recovery check against rising-edge clock xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.601ns  (logic 1.186ns (9.410%)  route 11.415ns (90.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           6.555     7.617    u_datapath/u_video/vga_inst/xi_reset_n_IBUF
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.741 f  u_datapath/u_video/vga_inst/ff_dist_steps[4]_i_2/O
                         net (fo=142, routed)         4.860    12.601    u_datapath/u_video_n_8
    SLICE_X2Y107         FDCE                                         f  u_datapath/f_div_50hz_cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.731     5.231    u_datapath/xi_clk
    SLICE_X2Y107         FDCE                                         r  u_datapath/f_div_50hz_cnt_reg[19]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/f_div_50hz_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.464ns  (logic 1.186ns (9.513%)  route 11.279ns (90.487%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           6.555     7.617    u_datapath/u_video/vga_inst/xi_reset_n_IBUF
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.741 f  u_datapath/u_video/vga_inst/ff_dist_steps[4]_i_2/O
                         net (fo=142, routed)         4.723    12.464    u_datapath/u_video_n_8
    SLICE_X2Y103         FDCE                                         f  u_datapath/f_div_50hz_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.732     5.232    u_datapath/xi_clk
    SLICE_X2Y103         FDCE                                         r  u_datapath/f_div_50hz_cnt_reg[0]/C

Slack:                    inf
  Source:                 xi_reset_n
                            (input port)
  Destination:            u_datapath/f_div_50hz_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.464ns  (logic 1.186ns (9.513%)  route 11.279ns (90.487%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  xi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    xi_reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  xi_reset_n_IBUF_inst/O
                         net (fo=4, routed)           6.555     7.617    u_datapath/u_video/vga_inst/xi_reset_n_IBUF
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.741 f  u_datapath/u_video/vga_inst/ff_dist_steps[4]_i_2/O
                         net (fo=142, routed)         4.723    12.464    u_datapath/u_video_n_8
    SLICE_X2Y103         FDCE                                         f  u_datapath/f_div_50hz_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.732     5.232    u_datapath/xi_clk
    SLICE_X2Y103         FDCE                                         r  u_datapath/f_div_50hz_cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xi_btn[2]
                            (input port)
  Destination:            u_datapath/f_px_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.875ns  (logic 0.251ns (13.373%)  route 1.624ns (86.627%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D22                                               0.000     0.000 r  xi_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    xi_btn[2]
    D22                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  xi_btn_IBUF[2]_inst/O
                         net (fo=74, routed)          1.624     1.830    u_datapath/xi_btn_IBUF[2]
    SLICE_X2Y56          LUT6 (Prop_lut6_I2_O)        0.045     1.875 r  u_datapath/f_px[2]_i_1/O
                         net (fo=1, routed)           0.000     1.875    u_datapath/f_px[2]_i_1_n_0
    SLICE_X2Y56          FDCE                                         r  u_datapath/f_px_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.000     2.193    u_datapath/xi_clk
    SLICE_X2Y56          FDCE                                         r  u_datapath/f_px_reg[2]/C

Slack:                    inf
  Source:                 xi_btn[2]
                            (input port)
  Destination:            u_datapath/f_px_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.903ns  (logic 0.251ns (13.170%)  route 1.653ns (86.830%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D22                                               0.000     0.000 r  xi_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    xi_btn[2]
    D22                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  xi_btn_IBUF[2]_inst/O
                         net (fo=74, routed)          1.653     1.858    u_datapath/xi_btn_IBUF[2]
    SLICE_X1Y57          LUT6 (Prop_lut6_I2_O)        0.045     1.903 r  u_datapath/f_px[5]_i_1/O
                         net (fo=1, routed)           0.000     1.903    u_datapath/f_px[5]_i_1_n_0
    SLICE_X1Y57          FDCE                                         r  u_datapath/f_px_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.999     2.192    u_datapath/xi_clk
    SLICE_X1Y57          FDCE                                         r  u_datapath/f_px_reg[5]/C

Slack:                    inf
  Source:                 xi_btn[2]
                            (input port)
  Destination:            u_datapath/f_px_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.965ns  (logic 0.251ns (12.758%)  route 1.714ns (87.242%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D22                                               0.000     0.000 r  xi_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    xi_btn[2]
    D22                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  xi_btn_IBUF[2]_inst/O
                         net (fo=74, routed)          1.714     1.920    u_datapath/xi_btn_IBUF[2]
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.045     1.965 r  u_datapath/f_px[0]_i_1/O
                         net (fo=1, routed)           0.000     1.965    u_datapath/f_px[0]_i_1_n_0
    SLICE_X1Y56          FDCE                                         r  u_datapath/f_px_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.000     2.193    u_datapath/xi_clk
    SLICE_X1Y56          FDCE                                         r  u_datapath/f_px_reg[0]/C

Slack:                    inf
  Source:                 xi_btn[2]
                            (input port)
  Destination:            u_datapath/f_px_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.967ns  (logic 0.251ns (12.742%)  route 1.717ns (87.258%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D22                                               0.000     0.000 r  xi_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    xi_btn[2]
    D22                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  xi_btn_IBUF[2]_inst/O
                         net (fo=74, routed)          1.717     1.922    u_datapath/xi_btn_IBUF[2]
    SLICE_X1Y57          LUT6 (Prop_lut6_I2_O)        0.045     1.967 r  u_datapath/f_px[6]_i_1/O
                         net (fo=1, routed)           0.000     1.967    u_datapath/f_px[6]_i_1_n_0
    SLICE_X1Y57          FDCE                                         r  u_datapath/f_px_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.999     2.192    u_datapath/xi_clk
    SLICE_X1Y57          FDCE                                         r  u_datapath/f_px_reg[6]/C

Slack:                    inf
  Source:                 xi_btn[2]
                            (input port)
  Destination:            u_datapath/f_px_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.968ns  (logic 0.251ns (12.735%)  route 1.718ns (87.265%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D22                                               0.000     0.000 r  xi_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    xi_btn[2]
    D22                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  xi_btn_IBUF[2]_inst/O
                         net (fo=74, routed)          1.718     1.923    u_datapath/xi_btn_IBUF[2]
    SLICE_X1Y57          LUT6 (Prop_lut6_I2_O)        0.045     1.968 r  u_datapath/f_px[7]_i_1/O
                         net (fo=1, routed)           0.000     1.968    u_datapath/f_px[7]_i_1_n_0
    SLICE_X1Y57          FDCE                                         r  u_datapath/f_px_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.999     2.192    u_datapath/xi_clk
    SLICE_X1Y57          FDCE                                         r  u_datapath/f_px_reg[7]/C

Slack:                    inf
  Source:                 xi_btn[2]
                            (input port)
  Destination:            u_datapath/f_px_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.990ns  (logic 0.251ns (12.595%)  route 1.740ns (87.405%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D22                                               0.000     0.000 r  xi_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    xi_btn[2]
    D22                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  xi_btn_IBUF[2]_inst/O
                         net (fo=74, routed)          1.740     1.945    u_datapath/xi_btn_IBUF[2]
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.045     1.990 r  u_datapath/f_px[1]_i_1/O
                         net (fo=1, routed)           0.000     1.990    u_datapath/f_px[1]_i_1_n_0
    SLICE_X1Y56          FDCE                                         r  u_datapath/f_px_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.000     2.193    u_datapath/xi_clk
    SLICE_X1Y56          FDCE                                         r  u_datapath/f_px_reg[1]/C

Slack:                    inf
  Source:                 xi_btn[2]
                            (input port)
  Destination:            u_datapath/f_px_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.992ns  (logic 0.251ns (12.582%)  route 1.742ns (87.418%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D22                                               0.000     0.000 r  xi_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    xi_btn[2]
    D22                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  xi_btn_IBUF[2]_inst/O
                         net (fo=74, routed)          1.742     1.947    u_datapath/xi_btn_IBUF[2]
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.045     1.992 r  u_datapath/f_px[3]_i_1/O
                         net (fo=1, routed)           0.000     1.992    u_datapath/f_px[3]_i_1_n_0
    SLICE_X1Y56          FDCE                                         r  u_datapath/f_px_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.000     2.193    u_datapath/xi_clk
    SLICE_X1Y56          FDCE                                         r  u_datapath/f_px_reg[3]/C

Slack:                    inf
  Source:                 xi_btn[2]
                            (input port)
  Destination:            u_datapath/f_py_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.103ns  (logic 0.251ns (11.922%)  route 1.852ns (88.078%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D22                                               0.000     0.000 r  xi_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    xi_btn[2]
    D22                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  xi_btn_IBUF[2]_inst/O
                         net (fo=74, routed)          1.852     2.058    u_datapath/xi_btn_IBUF[2]
    SLICE_X2Y52          LUT6 (Prop_lut6_I2_O)        0.045     2.103 r  u_datapath/f_py[7]_i_1/O
                         net (fo=1, routed)           0.000     2.103    u_datapath/f_py[7]_i_1_n_0
    SLICE_X2Y52          FDCE                                         r  u_datapath/f_py_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.001     2.194    u_datapath/xi_clk
    SLICE_X2Y52          FDCE                                         r  u_datapath/f_py_reg[7]/C

Slack:                    inf
  Source:                 xi_btn[2]
                            (input port)
  Destination:            u_datapath/f_py_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.112ns  (logic 0.251ns (11.872%)  route 1.861ns (88.128%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D22                                               0.000     0.000 r  xi_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    xi_btn[2]
    D22                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  xi_btn_IBUF[2]_inst/O
                         net (fo=74, routed)          1.861     2.067    u_datapath/xi_btn_IBUF[2]
    SLICE_X2Y52          LUT6 (Prop_lut6_I2_O)        0.045     2.112 r  u_datapath/f_py[6]_i_1/O
                         net (fo=1, routed)           0.000     2.112    u_datapath/f_py[6]_i_1_n_0
    SLICE_X2Y52          FDCE                                         r  u_datapath/f_py_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.001     2.194    u_datapath/xi_clk
    SLICE_X2Y52          FDCE                                         r  u_datapath/f_py_reg[6]/C

Slack:                    inf
  Source:                 xi_btn[2]
                            (input port)
  Destination:            u_datapath/f_py_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by xi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.115ns  (logic 0.251ns (11.851%)  route 1.865ns (88.149%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D22                                               0.000     0.000 r  xi_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    xi_btn[2]
    D22                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  xi_btn_IBUF[2]_inst/O
                         net (fo=74, routed)          1.865     2.070    u_datapath/xi_btn_IBUF[2]
    SLICE_X2Y52          LUT6 (Prop_lut6_I2_O)        0.045     2.115 r  u_datapath/f_py[4]_i_1/O
                         net (fo=1, routed)           0.000     2.115    u_datapath/f_py[4]_i_1_n_0
    SLICE_X2Y52          FDCE                                         r  u_datapath/f_py_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock xi_clk rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  xi_clk (IN)
                         net (fo=0)                   0.000     0.000    xi_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  xi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    xi_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  xi_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.001     2.194    u_datapath/xi_clk
    SLICE_X2Y52          FDCE                                         r  u_datapath/f_py_reg[4]/C





