Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Feb  7 15:46:52 2022
| Host         : labish-OptiPlex-9010 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_methodology -file Zed_SPI_wrapper_methodology_drc_routed.rpt -pb Zed_SPI_wrapper_methodology_drc_routed.pb -rpx Zed_SPI_wrapper_methodology_drc_routed.rpx
| Design       : Zed_SPI_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 124
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 2          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks     | 4          |
| TIMING-7  | Critical Warning | No common node between related clocks              | 3          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 5          |
| TIMING-16 | Warning          | Large setup violation                              | 78         |
| TIMING-18 | Warning          | Missing input or output delay                      | 30         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock Zed_SPI_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock Zed_SPI_i/clk_wiz_1/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_out1_Zed_SPI_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_Zed_SPI_clk_wiz_0_0]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_out1_Zed_SPI_clk_wiz_1_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_Zed_SPI_clk_wiz_1_0]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_Zed_SPI_clk_wiz_1_0 and clk_fpga_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_Zed_SPI_clk_wiz_1_0] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_Zed_SPI_clk_wiz_1_0 and clk_out1_Zed_SPI_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_Zed_SPI_clk_wiz_1_0] -to [get_clocks clk_out1_Zed_SPI_clk_wiz_0_0]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_out1_Zed_SPI_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_Zed_SPI_clk_wiz_0_0]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_out1_Zed_SPI_clk_wiz_1_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_Zed_SPI_clk_wiz_1_0]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks clk_out1_Zed_SPI_clk_wiz_1_0 and clk_fpga_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_Zed_SPI_clk_wiz_1_0] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock Zed_SPI_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin Zed_SPI_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-27#2 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock Zed_SPI_i/clk_wiz_1/inst/clk_in1 is created on an inappropriate internal pin Zed_SPI_i/clk_wiz_1/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gprege2.empty_d1_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[1]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
 (the first 15 of 31 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gprege2.empty_d1_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[1]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
 (the first 15 of 31 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK (clocked by clk_out1_Zed_SPI_clk_wiz_0_0) and Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[54]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK (clocked by clk_out1_Zed_SPI_clk_wiz_0_0) and Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[55]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK (clocked by clk_out1_Zed_SPI_clk_wiz_0_0) and Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[56]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK (clocked by clk_out1_Zed_SPI_clk_wiz_0_0) and Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[57]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK (clocked by clk_out1_Zed_SPI_clk_wiz_0_0) and Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[58]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK (clocked by clk_out1_Zed_SPI_clk_wiz_0_0) and Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[59]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK (clocked by clk_out1_Zed_SPI_clk_wiz_0_0) and Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK (clocked by clk_out1_Zed_SPI_clk_wiz_0_0) and Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/C (clocked by clk_out1_Zed_SPI_clk_wiz_1_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg/D (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/C (clocked by clk_out1_Zed_SPI_clk_wiz_1_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg/D (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK (clocked by clk_out1_Zed_SPI_clk_wiz_0_0) and Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.050 ns between Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK (clocked by clk_out1_Zed_SPI_clk_wiz_0_0) and Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.050 ns between Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK (clocked by clk_out1_Zed_SPI_clk_wiz_0_0) and Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK (clocked by clk_out1_Zed_SPI_clk_wiz_0_0) and Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.297 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[2]/C (clocked by clk_out1_Zed_SPI_clk_wiz_1_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[2]/D (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.307 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[15]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.307 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[16]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.307 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[17]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.307 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[18]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.307 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[19]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.307 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[5]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.307 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[6]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.307 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[7]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[0]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[10]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[11]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[1]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[2]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[3]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[4]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[5]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[6]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[7]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[8]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[9]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.487 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[5]/C (clocked by clk_out1_Zed_SPI_clk_wiz_1_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[5]/D (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.506 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[0]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.506 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[14]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.506 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[1]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.506 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[2]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.532 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[9]/C (clocked by clk_out1_Zed_SPI_clk_wiz_1_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[9]/D (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.562 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[8]/C (clocked by clk_out1_Zed_SPI_clk_wiz_1_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[8]/D (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[10]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[12]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[13]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[3]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[8]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[9]/CE (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.567 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[1]/C (clocked by clk_out1_Zed_SPI_clk_wiz_1_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[1]/D (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.577 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[10]/C (clocked by clk_out1_Zed_SPI_clk_wiz_1_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[10]/D (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.610 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[0]/C (clocked by clk_out1_Zed_SPI_clk_wiz_1_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[0]/D (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.610 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[0]/R (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.610 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[14]/R (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.610 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[1]/R (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.610 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[2]/R (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.611 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[3]/C (clocked by clk_out1_Zed_SPI_clk_wiz_1_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[3]/D (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.633 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[4]/C (clocked by clk_out1_Zed_SPI_clk_wiz_1_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[4]/D (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.637 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[6]/C (clocked by clk_out1_Zed_SPI_clk_wiz_1_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[6]/D (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.653 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[7]/C (clocked by clk_out1_Zed_SPI_clk_wiz_1_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[7]/D (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.661 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[11]/C (clocked by clk_out1_Zed_SPI_clk_wiz_1_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[11]/D (clocked by clk_out1_Zed_SPI_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.705 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[10]/R (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.705 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]/R (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.705 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[12]/R (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.705 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[13]/R (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.705 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[3]/R (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.705 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/R (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.705 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[8]/R (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.705 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[9]/R (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.729 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[15]/R (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.729 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[16]/R (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.729 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[17]/R (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.729 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[18]/R (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.729 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[19]/R (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.729 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[5]/R (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.729 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[6]/R (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.729 ns between Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C (clocked by clk_fpga_0) and Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[7]/R (clocked by clk_out1_Zed_SPI_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on i_Over_GPIO_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on i_SPI_MISO_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on i_SPI_MISO_1 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on i_SPI_MISO_2 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on i_SPI_MISO_3 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on o_GPIO_0[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on o_GPIO_0[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on o_GPIO_0[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on o_GPIO_0[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on o_GPIO_0[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on o_LED_0[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on o_LED_0[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on o_LED_0[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on o_LED_0[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on o_LED_0[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on o_LED_0[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on o_LED_0[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on o_LED_0[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on o_SPI_CLK_1 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on o_SPI_CS_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on o_SPI_CS_1 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on o_SPI_CS_2 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on o_SPI_CS_3 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on o_SPI_Clk_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on o_SPI_Clk_2 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on o_SPI_Clk_3 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on o_SPI_MOSI_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on o_SPI_MOSI_1 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on o_SPI_MOSI_2 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on o_SPI_MOSI_3 relative to clock(s) clk_fpga_0
Related violations: <none>


