// Seed: 3173563835
module module_0;
  wire id_1;
  wire [1 : 1] id_2;
endmodule
module module_0 #(
    parameter id_17 = 32'd11,
    parameter id_25 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_1,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout logic [7:0] id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire _id_17;
  input wire id_16;
  output logic [7:0] id_15;
  module_0 modCall_1 ();
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire _id_25;
  assign id_15[!-1'h0] = -1;
  logic [1 : id_17] id_26;
  ;
  assign id_24[id_25][1] = 1;
  wire id_27;
endmodule
