// Seed: 2099368718
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output id_3
);
  logic id_4;
  assign id_3 = id_1;
  type_0 id_5 (
      (""),
      1,
      1'b0
  );
  type_9(
      1, id_2
  );
  assign id_3 = 1;
endmodule
