
Grup20_Proje.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000082d8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  080084b8  080084b8  000094b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008540  08008540  0000a070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008540  08008540  00009540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008548  08008548  0000a070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008548  08008548  00009548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800854c  0800854c  0000954c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08008550  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000424  20000070  080085c0  0000a070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000494  080085c0  0000a494  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018da2  00000000  00000000  0000a0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f9e  00000000  00000000  00022e42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d0  00000000  00000000  00025de0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010fa  00000000  00000000  000273b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020f5b  00000000  00000000  000284aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000187ea  00000000  00000000  00049405  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dc803  00000000  00000000  00061bef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013e3f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006534  00000000  00000000  0013e438  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0014496c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	080084a0 	.word	0x080084a0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	080084a0 	.word	0x080084a0

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2f>:
 8000b7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b84:	bf24      	itt	cs
 8000b86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b8e:	d90d      	bls.n	8000bac <__aeabi_d2f+0x30>
 8000b90:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b9c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ba0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba4:	bf08      	it	eq
 8000ba6:	f020 0001 	biceq.w	r0, r0, #1
 8000baa:	4770      	bx	lr
 8000bac:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bb0:	d121      	bne.n	8000bf6 <__aeabi_d2f+0x7a>
 8000bb2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bb6:	bfbc      	itt	lt
 8000bb8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bbc:	4770      	bxlt	lr
 8000bbe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bc2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bc6:	f1c2 0218 	rsb	r2, r2, #24
 8000bca:	f1c2 0c20 	rsb	ip, r2, #32
 8000bce:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bd2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bd6:	bf18      	it	ne
 8000bd8:	f040 0001 	orrne.w	r0, r0, #1
 8000bdc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000be8:	ea40 000c 	orr.w	r0, r0, ip
 8000bec:	fa23 f302 	lsr.w	r3, r3, r2
 8000bf0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf4:	e7cc      	b.n	8000b90 <__aeabi_d2f+0x14>
 8000bf6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bfa:	d107      	bne.n	8000c0c <__aeabi_d2f+0x90>
 8000bfc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c00:	bf1e      	ittt	ne
 8000c02:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c06:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c0a:	4770      	bxne	lr
 8000c0c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c10:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c14:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop

08000c1c <__aeabi_uldivmod>:
 8000c1c:	b953      	cbnz	r3, 8000c34 <__aeabi_uldivmod+0x18>
 8000c1e:	b94a      	cbnz	r2, 8000c34 <__aeabi_uldivmod+0x18>
 8000c20:	2900      	cmp	r1, #0
 8000c22:	bf08      	it	eq
 8000c24:	2800      	cmpeq	r0, #0
 8000c26:	bf1c      	itt	ne
 8000c28:	f04f 31ff 	movne.w	r1, #4294967295
 8000c2c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c30:	f000 b988 	b.w	8000f44 <__aeabi_idiv0>
 8000c34:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c3c:	f000 f806 	bl	8000c4c <__udivmoddi4>
 8000c40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c48:	b004      	add	sp, #16
 8000c4a:	4770      	bx	lr

08000c4c <__udivmoddi4>:
 8000c4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c50:	9d08      	ldr	r5, [sp, #32]
 8000c52:	468e      	mov	lr, r1
 8000c54:	4604      	mov	r4, r0
 8000c56:	4688      	mov	r8, r1
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d14a      	bne.n	8000cf2 <__udivmoddi4+0xa6>
 8000c5c:	428a      	cmp	r2, r1
 8000c5e:	4617      	mov	r7, r2
 8000c60:	d962      	bls.n	8000d28 <__udivmoddi4+0xdc>
 8000c62:	fab2 f682 	clz	r6, r2
 8000c66:	b14e      	cbz	r6, 8000c7c <__udivmoddi4+0x30>
 8000c68:	f1c6 0320 	rsb	r3, r6, #32
 8000c6c:	fa01 f806 	lsl.w	r8, r1, r6
 8000c70:	fa20 f303 	lsr.w	r3, r0, r3
 8000c74:	40b7      	lsls	r7, r6
 8000c76:	ea43 0808 	orr.w	r8, r3, r8
 8000c7a:	40b4      	lsls	r4, r6
 8000c7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c80:	fa1f fc87 	uxth.w	ip, r7
 8000c84:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c88:	0c23      	lsrs	r3, r4, #16
 8000c8a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c8e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c92:	fb01 f20c 	mul.w	r2, r1, ip
 8000c96:	429a      	cmp	r2, r3
 8000c98:	d909      	bls.n	8000cae <__udivmoddi4+0x62>
 8000c9a:	18fb      	adds	r3, r7, r3
 8000c9c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ca0:	f080 80ea 	bcs.w	8000e78 <__udivmoddi4+0x22c>
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	f240 80e7 	bls.w	8000e78 <__udivmoddi4+0x22c>
 8000caa:	3902      	subs	r1, #2
 8000cac:	443b      	add	r3, r7
 8000cae:	1a9a      	subs	r2, r3, r2
 8000cb0:	b2a3      	uxth	r3, r4
 8000cb2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cb6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cbe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cc2:	459c      	cmp	ip, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x8e>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ccc:	f080 80d6 	bcs.w	8000e7c <__udivmoddi4+0x230>
 8000cd0:	459c      	cmp	ip, r3
 8000cd2:	f240 80d3 	bls.w	8000e7c <__udivmoddi4+0x230>
 8000cd6:	443b      	add	r3, r7
 8000cd8:	3802      	subs	r0, #2
 8000cda:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cde:	eba3 030c 	sub.w	r3, r3, ip
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	b11d      	cbz	r5, 8000cee <__udivmoddi4+0xa2>
 8000ce6:	40f3      	lsrs	r3, r6
 8000ce8:	2200      	movs	r2, #0
 8000cea:	e9c5 3200 	strd	r3, r2, [r5]
 8000cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d905      	bls.n	8000d02 <__udivmoddi4+0xb6>
 8000cf6:	b10d      	cbz	r5, 8000cfc <__udivmoddi4+0xb0>
 8000cf8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	4608      	mov	r0, r1
 8000d00:	e7f5      	b.n	8000cee <__udivmoddi4+0xa2>
 8000d02:	fab3 f183 	clz	r1, r3
 8000d06:	2900      	cmp	r1, #0
 8000d08:	d146      	bne.n	8000d98 <__udivmoddi4+0x14c>
 8000d0a:	4573      	cmp	r3, lr
 8000d0c:	d302      	bcc.n	8000d14 <__udivmoddi4+0xc8>
 8000d0e:	4282      	cmp	r2, r0
 8000d10:	f200 8105 	bhi.w	8000f1e <__udivmoddi4+0x2d2>
 8000d14:	1a84      	subs	r4, r0, r2
 8000d16:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d1a:	2001      	movs	r0, #1
 8000d1c:	4690      	mov	r8, r2
 8000d1e:	2d00      	cmp	r5, #0
 8000d20:	d0e5      	beq.n	8000cee <__udivmoddi4+0xa2>
 8000d22:	e9c5 4800 	strd	r4, r8, [r5]
 8000d26:	e7e2      	b.n	8000cee <__udivmoddi4+0xa2>
 8000d28:	2a00      	cmp	r2, #0
 8000d2a:	f000 8090 	beq.w	8000e4e <__udivmoddi4+0x202>
 8000d2e:	fab2 f682 	clz	r6, r2
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f040 80a4 	bne.w	8000e80 <__udivmoddi4+0x234>
 8000d38:	1a8a      	subs	r2, r1, r2
 8000d3a:	0c03      	lsrs	r3, r0, #16
 8000d3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d40:	b280      	uxth	r0, r0
 8000d42:	b2bc      	uxth	r4, r7
 8000d44:	2101      	movs	r1, #1
 8000d46:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d4a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d52:	fb04 f20c 	mul.w	r2, r4, ip
 8000d56:	429a      	cmp	r2, r3
 8000d58:	d907      	bls.n	8000d6a <__udivmoddi4+0x11e>
 8000d5a:	18fb      	adds	r3, r7, r3
 8000d5c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d60:	d202      	bcs.n	8000d68 <__udivmoddi4+0x11c>
 8000d62:	429a      	cmp	r2, r3
 8000d64:	f200 80e0 	bhi.w	8000f28 <__udivmoddi4+0x2dc>
 8000d68:	46c4      	mov	ip, r8
 8000d6a:	1a9b      	subs	r3, r3, r2
 8000d6c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d70:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d74:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d78:	fb02 f404 	mul.w	r4, r2, r4
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	d907      	bls.n	8000d90 <__udivmoddi4+0x144>
 8000d80:	18fb      	adds	r3, r7, r3
 8000d82:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d86:	d202      	bcs.n	8000d8e <__udivmoddi4+0x142>
 8000d88:	429c      	cmp	r4, r3
 8000d8a:	f200 80ca 	bhi.w	8000f22 <__udivmoddi4+0x2d6>
 8000d8e:	4602      	mov	r2, r0
 8000d90:	1b1b      	subs	r3, r3, r4
 8000d92:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d96:	e7a5      	b.n	8000ce4 <__udivmoddi4+0x98>
 8000d98:	f1c1 0620 	rsb	r6, r1, #32
 8000d9c:	408b      	lsls	r3, r1
 8000d9e:	fa22 f706 	lsr.w	r7, r2, r6
 8000da2:	431f      	orrs	r7, r3
 8000da4:	fa0e f401 	lsl.w	r4, lr, r1
 8000da8:	fa20 f306 	lsr.w	r3, r0, r6
 8000dac:	fa2e fe06 	lsr.w	lr, lr, r6
 8000db0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000db4:	4323      	orrs	r3, r4
 8000db6:	fa00 f801 	lsl.w	r8, r0, r1
 8000dba:	fa1f fc87 	uxth.w	ip, r7
 8000dbe:	fbbe f0f9 	udiv	r0, lr, r9
 8000dc2:	0c1c      	lsrs	r4, r3, #16
 8000dc4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dc8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dcc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dd0:	45a6      	cmp	lr, r4
 8000dd2:	fa02 f201 	lsl.w	r2, r2, r1
 8000dd6:	d909      	bls.n	8000dec <__udivmoddi4+0x1a0>
 8000dd8:	193c      	adds	r4, r7, r4
 8000dda:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dde:	f080 809c 	bcs.w	8000f1a <__udivmoddi4+0x2ce>
 8000de2:	45a6      	cmp	lr, r4
 8000de4:	f240 8099 	bls.w	8000f1a <__udivmoddi4+0x2ce>
 8000de8:	3802      	subs	r0, #2
 8000dea:	443c      	add	r4, r7
 8000dec:	eba4 040e 	sub.w	r4, r4, lr
 8000df0:	fa1f fe83 	uxth.w	lr, r3
 8000df4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000df8:	fb09 4413 	mls	r4, r9, r3, r4
 8000dfc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e00:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e04:	45a4      	cmp	ip, r4
 8000e06:	d908      	bls.n	8000e1a <__udivmoddi4+0x1ce>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e0e:	f080 8082 	bcs.w	8000f16 <__udivmoddi4+0x2ca>
 8000e12:	45a4      	cmp	ip, r4
 8000e14:	d97f      	bls.n	8000f16 <__udivmoddi4+0x2ca>
 8000e16:	3b02      	subs	r3, #2
 8000e18:	443c      	add	r4, r7
 8000e1a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e1e:	eba4 040c 	sub.w	r4, r4, ip
 8000e22:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e26:	4564      	cmp	r4, ip
 8000e28:	4673      	mov	r3, lr
 8000e2a:	46e1      	mov	r9, ip
 8000e2c:	d362      	bcc.n	8000ef4 <__udivmoddi4+0x2a8>
 8000e2e:	d05f      	beq.n	8000ef0 <__udivmoddi4+0x2a4>
 8000e30:	b15d      	cbz	r5, 8000e4a <__udivmoddi4+0x1fe>
 8000e32:	ebb8 0203 	subs.w	r2, r8, r3
 8000e36:	eb64 0409 	sbc.w	r4, r4, r9
 8000e3a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e3e:	fa22 f301 	lsr.w	r3, r2, r1
 8000e42:	431e      	orrs	r6, r3
 8000e44:	40cc      	lsrs	r4, r1
 8000e46:	e9c5 6400 	strd	r6, r4, [r5]
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	e74f      	b.n	8000cee <__udivmoddi4+0xa2>
 8000e4e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e52:	0c01      	lsrs	r1, r0, #16
 8000e54:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e5e:	463b      	mov	r3, r7
 8000e60:	4638      	mov	r0, r7
 8000e62:	463c      	mov	r4, r7
 8000e64:	46b8      	mov	r8, r7
 8000e66:	46be      	mov	lr, r7
 8000e68:	2620      	movs	r6, #32
 8000e6a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e6e:	eba2 0208 	sub.w	r2, r2, r8
 8000e72:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e76:	e766      	b.n	8000d46 <__udivmoddi4+0xfa>
 8000e78:	4601      	mov	r1, r0
 8000e7a:	e718      	b.n	8000cae <__udivmoddi4+0x62>
 8000e7c:	4610      	mov	r0, r2
 8000e7e:	e72c      	b.n	8000cda <__udivmoddi4+0x8e>
 8000e80:	f1c6 0220 	rsb	r2, r6, #32
 8000e84:	fa2e f302 	lsr.w	r3, lr, r2
 8000e88:	40b7      	lsls	r7, r6
 8000e8a:	40b1      	lsls	r1, r6
 8000e8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e94:	430a      	orrs	r2, r1
 8000e96:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e9a:	b2bc      	uxth	r4, r7
 8000e9c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ea0:	0c11      	lsrs	r1, r2, #16
 8000ea2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea6:	fb08 f904 	mul.w	r9, r8, r4
 8000eaa:	40b0      	lsls	r0, r6
 8000eac:	4589      	cmp	r9, r1
 8000eae:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eb2:	b280      	uxth	r0, r0
 8000eb4:	d93e      	bls.n	8000f34 <__udivmoddi4+0x2e8>
 8000eb6:	1879      	adds	r1, r7, r1
 8000eb8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ebc:	d201      	bcs.n	8000ec2 <__udivmoddi4+0x276>
 8000ebe:	4589      	cmp	r9, r1
 8000ec0:	d81f      	bhi.n	8000f02 <__udivmoddi4+0x2b6>
 8000ec2:	eba1 0109 	sub.w	r1, r1, r9
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ed2:	b292      	uxth	r2, r2
 8000ed4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ed8:	4542      	cmp	r2, r8
 8000eda:	d229      	bcs.n	8000f30 <__udivmoddi4+0x2e4>
 8000edc:	18ba      	adds	r2, r7, r2
 8000ede:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ee2:	d2c4      	bcs.n	8000e6e <__udivmoddi4+0x222>
 8000ee4:	4542      	cmp	r2, r8
 8000ee6:	d2c2      	bcs.n	8000e6e <__udivmoddi4+0x222>
 8000ee8:	f1a9 0102 	sub.w	r1, r9, #2
 8000eec:	443a      	add	r2, r7
 8000eee:	e7be      	b.n	8000e6e <__udivmoddi4+0x222>
 8000ef0:	45f0      	cmp	r8, lr
 8000ef2:	d29d      	bcs.n	8000e30 <__udivmoddi4+0x1e4>
 8000ef4:	ebbe 0302 	subs.w	r3, lr, r2
 8000ef8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000efc:	3801      	subs	r0, #1
 8000efe:	46e1      	mov	r9, ip
 8000f00:	e796      	b.n	8000e30 <__udivmoddi4+0x1e4>
 8000f02:	eba7 0909 	sub.w	r9, r7, r9
 8000f06:	4449      	add	r1, r9
 8000f08:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f0c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f10:	fb09 f804 	mul.w	r8, r9, r4
 8000f14:	e7db      	b.n	8000ece <__udivmoddi4+0x282>
 8000f16:	4673      	mov	r3, lr
 8000f18:	e77f      	b.n	8000e1a <__udivmoddi4+0x1ce>
 8000f1a:	4650      	mov	r0, sl
 8000f1c:	e766      	b.n	8000dec <__udivmoddi4+0x1a0>
 8000f1e:	4608      	mov	r0, r1
 8000f20:	e6fd      	b.n	8000d1e <__udivmoddi4+0xd2>
 8000f22:	443b      	add	r3, r7
 8000f24:	3a02      	subs	r2, #2
 8000f26:	e733      	b.n	8000d90 <__udivmoddi4+0x144>
 8000f28:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f2c:	443b      	add	r3, r7
 8000f2e:	e71c      	b.n	8000d6a <__udivmoddi4+0x11e>
 8000f30:	4649      	mov	r1, r9
 8000f32:	e79c      	b.n	8000e6e <__udivmoddi4+0x222>
 8000f34:	eba1 0109 	sub.w	r1, r1, r9
 8000f38:	46c4      	mov	ip, r8
 8000f3a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3e:	fb09 f804 	mul.w	r8, r9, r4
 8000f42:	e7c4      	b.n	8000ece <__udivmoddi4+0x282>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <delay_us>:
uint8_t temp, hum,status;           // DHT11 ham sıcaklık ve nem değerleri
char ch;                     // UART üzerinden gelen kontrol karakteri (O/C)

// Mikro saniye cinsinden gecikme fonksiyonu (DHT11 iletişimi için şart)
void delay_us(uint16_t us)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim1, 0); // Sayacı sıfırla
 8000f52:	4b09      	ldr	r3, [pc, #36]	@ (8000f78 <delay_us+0x30>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	2200      	movs	r2, #0
 8000f58:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim1) < us); // Belirlenen süreye ulaşana kadar bekle
 8000f5a:	bf00      	nop
 8000f5c:	4b06      	ldr	r3, [pc, #24]	@ (8000f78 <delay_us+0x30>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f62:	88fb      	ldrh	r3, [r7, #6]
 8000f64:	429a      	cmp	r2, r3
 8000f66:	d3f9      	bcc.n	8000f5c <delay_us+0x14>
}
 8000f68:	bf00      	nop
 8000f6a:	bf00      	nop
 8000f6c:	370c      	adds	r7, #12
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	20000174 	.word	0x20000174

08000f7c <DHT11_Pin_Output>:

// DHT11 pini veri göndermek için çıkış moduna alınır
void DHT11_Pin_Output(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b086      	sub	sp, #24
 8000f80:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f82:	1d3b      	adds	r3, r7, #4
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	605a      	str	r2, [r3, #4]
 8000f8a:	609a      	str	r2, [r3, #8]
 8000f8c:	60da      	str	r2, [r3, #12]
 8000f8e:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000f90:	2310      	movs	r3, #16
 8000f92:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f94:	2301      	movs	r3, #1
 8000f96:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa0:	1d3b      	adds	r3, r7, #4
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fa8:	f002 ffce 	bl	8003f48 <HAL_GPIO_Init>
}
 8000fac:	bf00      	nop
 8000fae:	3718      	adds	r7, #24
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}

08000fb4 <DHT11_Pin_Input>:

// DHT11 pini veri okumak için giriş moduna alınır
void DHT11_Pin_Input(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b086      	sub	sp, #24
 8000fb8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fba:	1d3b      	adds	r3, r7, #4
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000fc8:	2310      	movs	r3, #16
 8000fca:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd4:	1d3b      	adds	r3, r7, #4
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fdc:	f002 ffb4 	bl	8003f48 <HAL_GPIO_Init>
}
 8000fe0:	bf00      	nop
 8000fe2:	3718      	adds	r7, #24
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <DHT11_Read>:

// DHT11 sensöründen verileri okuyan ana fonksiyon
uint8_t DHT11_Read(uint8_t *temperature, uint8_t *humidity)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	6039      	str	r1, [r7, #0]
    uint8_t data[5] = {0}; // 40 bitlik veri bu dizide tutulur
 8000ff2:	f107 0308 	add.w	r3, r7, #8
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	711a      	strb	r2, [r3, #4]
    uint8_t i, j;
    uint32_t timeout;

    // --- BAŞLATMA SİNYALİ ---
    DHT11_Pin_Output();
 8000ffc:	f7ff ffbe 	bl	8000f7c <DHT11_Pin_Output>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); // Hattı 18ms boyunca sıfıra çek
 8001000:	2200      	movs	r2, #0
 8001002:	2110      	movs	r1, #16
 8001004:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001008:	f003 f938 	bl	800427c <HAL_GPIO_WritePin>
    HAL_Delay(18);
 800100c:	2012      	movs	r0, #18
 800100e:	f001 f919 	bl	8002244 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);   // Hattı serbest bırak
 8001012:	2201      	movs	r2, #1
 8001014:	2110      	movs	r1, #16
 8001016:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800101a:	f003 f92f 	bl	800427c <HAL_GPIO_WritePin>
    delay_us(40);
 800101e:	2028      	movs	r0, #40	@ 0x28
 8001020:	f7ff ff92 	bl	8000f48 <delay_us>

    DHT11_Pin_Input(); // Sensörün cevap vermesini beklemek için girişe geç
 8001024:	f7ff ffc6 	bl	8000fb4 <DHT11_Pin_Input>

    // Sensörden cevap gelip gelmediğini kontrol eden 'while' döngüleri (Timeout korumalı)
    timeout = 0;
 8001028:	2300      	movs	r3, #0
 800102a:	613b      	str	r3, [r7, #16]
    while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_SET)
 800102c:	e009      	b.n	8001042 <DHT11_Read+0x5a>
        if (++timeout > 10000) return 1;
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	3301      	adds	r3, #1
 8001032:	613b      	str	r3, [r7, #16]
 8001034:	693b      	ldr	r3, [r7, #16]
 8001036:	f242 7210 	movw	r2, #10000	@ 0x2710
 800103a:	4293      	cmp	r3, r2
 800103c:	d901      	bls.n	8001042 <DHT11_Read+0x5a>
 800103e:	2301      	movs	r3, #1
 8001040:	e08c      	b.n	800115c <DHT11_Read+0x174>
    while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_SET)
 8001042:	2110      	movs	r1, #16
 8001044:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001048:	f003 f900 	bl	800424c <HAL_GPIO_ReadPin>
 800104c:	4603      	mov	r3, r0
 800104e:	2b01      	cmp	r3, #1
 8001050:	d0ed      	beq.n	800102e <DHT11_Read+0x46>

    timeout = 0;
 8001052:	2300      	movs	r3, #0
 8001054:	613b      	str	r3, [r7, #16]
    while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_RESET)
 8001056:	e009      	b.n	800106c <DHT11_Read+0x84>
        if (++timeout > 10000) return 2;
 8001058:	693b      	ldr	r3, [r7, #16]
 800105a:	3301      	adds	r3, #1
 800105c:	613b      	str	r3, [r7, #16]
 800105e:	693b      	ldr	r3, [r7, #16]
 8001060:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001064:	4293      	cmp	r3, r2
 8001066:	d901      	bls.n	800106c <DHT11_Read+0x84>
 8001068:	2302      	movs	r3, #2
 800106a:	e077      	b.n	800115c <DHT11_Read+0x174>
    while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_RESET)
 800106c:	2110      	movs	r1, #16
 800106e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001072:	f003 f8eb 	bl	800424c <HAL_GPIO_ReadPin>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d0ed      	beq.n	8001058 <DHT11_Read+0x70>

    timeout = 0;
 800107c:	2300      	movs	r3, #0
 800107e:	613b      	str	r3, [r7, #16]
    while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_SET)
 8001080:	e009      	b.n	8001096 <DHT11_Read+0xae>
        if (++timeout > 10000) return 3;
 8001082:	693b      	ldr	r3, [r7, #16]
 8001084:	3301      	adds	r3, #1
 8001086:	613b      	str	r3, [r7, #16]
 8001088:	693b      	ldr	r3, [r7, #16]
 800108a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800108e:	4293      	cmp	r3, r2
 8001090:	d901      	bls.n	8001096 <DHT11_Read+0xae>
 8001092:	2303      	movs	r3, #3
 8001094:	e062      	b.n	800115c <DHT11_Read+0x174>
    while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_SET)
 8001096:	2110      	movs	r1, #16
 8001098:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800109c:	f003 f8d6 	bl	800424c <HAL_GPIO_ReadPin>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d0ed      	beq.n	8001082 <DHT11_Read+0x9a>

    // --- 40 BİT VERİ OKUMA ---
    for (j = 0; j < 5; j++)
 80010a6:	2300      	movs	r3, #0
 80010a8:	75bb      	strb	r3, [r7, #22]
 80010aa:	e03d      	b.n	8001128 <DHT11_Read+0x140>
    {
        for (i = 0; i < 8; i++)
 80010ac:	2300      	movs	r3, #0
 80010ae:	75fb      	strb	r3, [r7, #23]
 80010b0:	e034      	b.n	800111c <DHT11_Read+0x134>
        {
            while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_RESET); // Sinyal LOW ise bekle
 80010b2:	bf00      	nop
 80010b4:	2110      	movs	r1, #16
 80010b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010ba:	f003 f8c7 	bl	800424c <HAL_GPIO_ReadPin>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d0f7      	beq.n	80010b4 <DHT11_Read+0xcc>
            delay_us(30); // 30us sonra sinyal hala HIGH ise gelen bit '1'dir
 80010c4:	201e      	movs	r0, #30
 80010c6:	f7ff ff3f 	bl	8000f48 <delay_us>

            if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_SET)
 80010ca:	2110      	movs	r1, #16
 80010cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010d0:	f003 f8bc 	bl	800424c <HAL_GPIO_ReadPin>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d11d      	bne.n	8001116 <DHT11_Read+0x12e>
            {
                data[j] |= (1 << (7 - i)); // İlgili biti 1 yap
 80010da:	7dbb      	ldrb	r3, [r7, #22]
 80010dc:	3318      	adds	r3, #24
 80010de:	443b      	add	r3, r7
 80010e0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80010e4:	b25a      	sxtb	r2, r3
 80010e6:	7dfb      	ldrb	r3, [r7, #23]
 80010e8:	f1c3 0307 	rsb	r3, r3, #7
 80010ec:	2101      	movs	r1, #1
 80010ee:	fa01 f303 	lsl.w	r3, r1, r3
 80010f2:	b25b      	sxtb	r3, r3
 80010f4:	4313      	orrs	r3, r2
 80010f6:	b25a      	sxtb	r2, r3
 80010f8:	7dbb      	ldrb	r3, [r7, #22]
 80010fa:	b2d2      	uxtb	r2, r2
 80010fc:	3318      	adds	r3, #24
 80010fe:	443b      	add	r3, r7
 8001100:	f803 2c10 	strb.w	r2, [r3, #-16]
                while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_SET); // Sinyalin düşmesini bekle
 8001104:	bf00      	nop
 8001106:	2110      	movs	r1, #16
 8001108:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800110c:	f003 f89e 	bl	800424c <HAL_GPIO_ReadPin>
 8001110:	4603      	mov	r3, r0
 8001112:	2b01      	cmp	r3, #1
 8001114:	d0f7      	beq.n	8001106 <DHT11_Read+0x11e>
        for (i = 0; i < 8; i++)
 8001116:	7dfb      	ldrb	r3, [r7, #23]
 8001118:	3301      	adds	r3, #1
 800111a:	75fb      	strb	r3, [r7, #23]
 800111c:	7dfb      	ldrb	r3, [r7, #23]
 800111e:	2b07      	cmp	r3, #7
 8001120:	d9c7      	bls.n	80010b2 <DHT11_Read+0xca>
    for (j = 0; j < 5; j++)
 8001122:	7dbb      	ldrb	r3, [r7, #22]
 8001124:	3301      	adds	r3, #1
 8001126:	75bb      	strb	r3, [r7, #22]
 8001128:	7dbb      	ldrb	r3, [r7, #22]
 800112a:	2b04      	cmp	r3, #4
 800112c:	d9be      	bls.n	80010ac <DHT11_Read+0xc4>
            }
        }
    }

    // Checksum (Hata Kontrolü) doğrulaması
    uint8_t sum = data[0] + data[1] + data[2] + data[3];
 800112e:	7a3a      	ldrb	r2, [r7, #8]
 8001130:	7a7b      	ldrb	r3, [r7, #9]
 8001132:	4413      	add	r3, r2
 8001134:	b2da      	uxtb	r2, r3
 8001136:	7abb      	ldrb	r3, [r7, #10]
 8001138:	4413      	add	r3, r2
 800113a:	b2da      	uxtb	r2, r3
 800113c:	7afb      	ldrb	r3, [r7, #11]
 800113e:	4413      	add	r3, r2
 8001140:	73fb      	strb	r3, [r7, #15]
    if (sum != data[4]) return 6; // Veri hatalıysa 6 döndür
 8001142:	7b3b      	ldrb	r3, [r7, #12]
 8001144:	7bfa      	ldrb	r2, [r7, #15]
 8001146:	429a      	cmp	r2, r3
 8001148:	d001      	beq.n	800114e <DHT11_Read+0x166>
 800114a:	2306      	movs	r3, #6
 800114c:	e006      	b.n	800115c <DHT11_Read+0x174>

    *humidity = data[0];    // Nem verisini ata
 800114e:	7a3a      	ldrb	r2, [r7, #8]
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	701a      	strb	r2, [r3, #0]
    *temperature = data[2]; // Sıcaklık verisini ata
 8001154:	7aba      	ldrb	r2, [r7, #10]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	701a      	strb	r2, [r3, #0]

    return 0; // Her şey yolunda
 800115a:	2300      	movs	r3, #0
}
 800115c:	4618      	mov	r0, r3
 800115e:	3718      	adds	r7, #24
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	0000      	movs	r0, r0
	...

08001168 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b09c      	sub	sp, #112	@ 0x70
 800116c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800116e:	f000 fff9 	bl	8002164 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001172:	f000 f99f 	bl	80014b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001176:	f000 fb79 	bl	800186c <MX_GPIO_Init>
  MX_ADC2_Init();
 800117a:	f000 fa71 	bl	8001660 <MX_ADC2_Init>
  MX_ADC1_Init();
 800117e:	f000 f9e5 	bl	800154c <MX_ADC1_Init>
  MX_TIM1_Init();
 8001182:	f000 fad3 	bl	800172c <MX_TIM1_Init>
  MX_UART4_Init();
 8001186:	f000 fb25 	bl	80017d4 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1); // Mikro saniye gecikmesi için timer başlatıldı
 800118a:	48af      	ldr	r0, [pc, #700]	@ (8001448 <main+0x2e0>)
 800118c:	f004 f8b8 	bl	8005300 <HAL_TIM_Base_Start>

  HAL_UART_Receive_IT(&huart4,&ch,1); // UART üzerinden 1 byte veri beklemek için kesme (interrupt) açıldı
 8001190:	2201      	movs	r2, #1
 8001192:	49ae      	ldr	r1, [pc, #696]	@ (800144c <main+0x2e4>)
 8001194:	48ae      	ldr	r0, [pc, #696]	@ (8001450 <main+0x2e8>)
 8001196:	f004 fca7 	bl	8005ae8 <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 800119a:	2000      	movs	r0, #0
 800119c:	f000 fe6a 	bl	8001e74 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80011a0:	2101      	movs	r1, #1
 80011a2:	2000      	movs	r0, #0
 80011a4:	f000 fe9c 	bl	8001ee0 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80011a8:	4baa      	ldr	r3, [pc, #680]	@ (8001454 <main+0x2ec>)
 80011aa:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011ae:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80011b0:	4ba8      	ldr	r3, [pc, #672]	@ (8001454 <main+0x2ec>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80011b6:	4ba7      	ldr	r3, [pc, #668]	@ (8001454 <main+0x2ec>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80011bc:	4ba5      	ldr	r3, [pc, #660]	@ (8001454 <main+0x2ec>)
 80011be:	2200      	movs	r2, #0
 80011c0:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80011c2:	4ba4      	ldr	r3, [pc, #656]	@ (8001454 <main+0x2ec>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80011c8:	49a2      	ldr	r1, [pc, #648]	@ (8001454 <main+0x2ec>)
 80011ca:	2000      	movs	r0, #0
 80011cc:	f000 ff14 	bl	8001ff8 <BSP_COM_Init>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <main+0x72>
  {
    Error_Handler();
 80011d6:	f000 fc2f 	bl	8001a38 <Error_Handler>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	    // --- 1. SENSÖR: IŞIK (LDR) OKUMA ---
	    sConf.Channel = ADC_CHANNEL_7;
 80011da:	4b9f      	ldr	r3, [pc, #636]	@ (8001458 <main+0x2f0>)
 80011dc:	4a9f      	ldr	r2, [pc, #636]	@ (800145c <main+0x2f4>)
 80011de:	601a      	str	r2, [r3, #0]
	    sConf.Rank = 1;
 80011e0:	4b9d      	ldr	r3, [pc, #628]	@ (8001458 <main+0x2f0>)
 80011e2:	2201      	movs	r2, #1
 80011e4:	605a      	str	r2, [r3, #4]
	    HAL_ADC_ConfigChannel(&hadc1, &sConf);
 80011e6:	499c      	ldr	r1, [pc, #624]	@ (8001458 <main+0x2f0>)
 80011e8:	489d      	ldr	r0, [pc, #628]	@ (8001460 <main+0x2f8>)
 80011ea:	f001 fe21 	bl	8002e30 <HAL_ADC_ConfigChannel>

	    HAL_ADC_Start(&hadc1);
 80011ee:	489c      	ldr	r0, [pc, #624]	@ (8001460 <main+0x2f8>)
 80011f0:	f001 fc48 	bl	8002a84 <HAL_ADC_Start>
	    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80011f4:	f04f 31ff 	mov.w	r1, #4294967295
 80011f8:	4899      	ldr	r0, [pc, #612]	@ (8001460 <main+0x2f8>)
 80011fa:	f001 fd33 	bl	8002c64 <HAL_ADC_PollForConversion>
	    data = HAL_ADC_GetValue(&hadc1); // Ham ADC değerini al (0-4095 arası)
 80011fe:	4898      	ldr	r0, [pc, #608]	@ (8001460 <main+0x2f8>)
 8001200:	f001 fe08 	bl	8002e14 <HAL_ADC_GetValue>
 8001204:	ee07 0a90 	vmov	s15, r0
 8001208:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800120c:	4b95      	ldr	r3, [pc, #596]	@ (8001464 <main+0x2fc>)
 800120e:	edc3 7a00 	vstr	s15, [r3]

	    adc_voltage = ((float)data / 4095.0f) * 3.3f; // Voltaj değerine çevir
 8001212:	4b94      	ldr	r3, [pc, #592]	@ (8001464 <main+0x2fc>)
 8001214:	ed93 7a00 	vldr	s14, [r3]
 8001218:	eddf 6a93 	vldr	s13, [pc, #588]	@ 8001468 <main+0x300>
 800121c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001220:	ed9f 7a92 	vldr	s14, [pc, #584]	@ 800146c <main+0x304>
 8001224:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001228:	4b91      	ldr	r3, [pc, #580]	@ (8001470 <main+0x308>)
 800122a:	edc3 7a00 	vstr	s15, [r3]
	    isik = 100 * (3.3f - adc_voltage) / 3.3f;    // Voltajı yüzdeye çevir (Karanlıkta voltaj artar mantığıyla)
 800122e:	4b90      	ldr	r3, [pc, #576]	@ (8001470 <main+0x308>)
 8001230:	edd3 7a00 	vldr	s15, [r3]
 8001234:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 800146c <main+0x304>
 8001238:	ee77 7a67 	vsub.f32	s15, s14, s15
 800123c:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8001474 <main+0x30c>
 8001240:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001244:	eddf 6a89 	vldr	s13, [pc, #548]	@ 800146c <main+0x304>
 8001248:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800124c:	4b8a      	ldr	r3, [pc, #552]	@ (8001478 <main+0x310>)
 800124e:	edc3 7a00 	vstr	s15, [r3]

	    // --- 2. SENSÖR: TOPRAK NEMİ OKUMA ---
	    sConf.Channel = ADC_CHANNEL_5;
 8001252:	4b81      	ldr	r3, [pc, #516]	@ (8001458 <main+0x2f0>)
 8001254:	4a89      	ldr	r2, [pc, #548]	@ (800147c <main+0x314>)
 8001256:	601a      	str	r2, [r3, #0]
	    sConf.Rank = 2; // Rank 2 olarak ayarlanmış
 8001258:	4b7f      	ldr	r3, [pc, #508]	@ (8001458 <main+0x2f0>)
 800125a:	2202      	movs	r2, #2
 800125c:	605a      	str	r2, [r3, #4]
	    HAL_ADC_ConfigChannel(&hadc1, &sConf);
 800125e:	497e      	ldr	r1, [pc, #504]	@ (8001458 <main+0x2f0>)
 8001260:	487f      	ldr	r0, [pc, #508]	@ (8001460 <main+0x2f8>)
 8001262:	f001 fde5 	bl	8002e30 <HAL_ADC_ConfigChannel>
	    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001266:	f04f 31ff 	mov.w	r1, #4294967295
 800126a:	487d      	ldr	r0, [pc, #500]	@ (8001460 <main+0x2f8>)
 800126c:	f001 fcfa 	bl	8002c64 <HAL_ADC_PollForConversion>
	    data2 = HAL_ADC_GetValue(&hadc1);
 8001270:	487b      	ldr	r0, [pc, #492]	@ (8001460 <main+0x2f8>)
 8001272:	f001 fdcf 	bl	8002e14 <HAL_ADC_GetValue>
 8001276:	ee07 0a90 	vmov	s15, r0
 800127a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800127e:	4b80      	ldr	r3, [pc, #512]	@ (8001480 <main+0x318>)
 8001280:	edc3 7a00 	vstr	s15, [r3]

	    adc_voltage2 = ((float)data2 / 4095.0f) * 3.3f;
 8001284:	4b7e      	ldr	r3, [pc, #504]	@ (8001480 <main+0x318>)
 8001286:	ed93 7a00 	vldr	s14, [r3]
 800128a:	eddf 6a77 	vldr	s13, [pc, #476]	@ 8001468 <main+0x300>
 800128e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001292:	ed9f 7a76 	vldr	s14, [pc, #472]	@ 800146c <main+0x304>
 8001296:	ee67 7a87 	vmul.f32	s15, s15, s14
 800129a:	4b7a      	ldr	r3, [pc, #488]	@ (8001484 <main+0x31c>)
 800129c:	edc3 7a00 	vstr	s15, [r3]
	    toprak_nemi = 100 * (3.3f - adc_voltage2) / 3.3f; // Islaklık arttıkça direnç düşer, ters oran hesabı
 80012a0:	4b78      	ldr	r3, [pc, #480]	@ (8001484 <main+0x31c>)
 80012a2:	edd3 7a00 	vldr	s15, [r3]
 80012a6:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 800146c <main+0x304>
 80012aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012ae:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 8001474 <main+0x30c>
 80012b2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012b6:	eddf 6a6d 	vldr	s13, [pc, #436]	@ 800146c <main+0x304>
 80012ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012be:	4b72      	ldr	r3, [pc, #456]	@ (8001488 <main+0x320>)
 80012c0:	edc3 7a00 	vstr	s15, [r3]

	    // Toprak zaten nemliyse (0.30 eşik değeri) pompayı koruma amaçlı kapat
	    if(toprak_nemi > 0.30)
 80012c4:	4b70      	ldr	r3, [pc, #448]	@ (8001488 <main+0x320>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff f965 	bl	8000598 <__aeabi_f2d>
 80012ce:	a35a      	add	r3, pc, #360	@ (adr r3, 8001438 <main+0x2d0>)
 80012d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d4:	f7ff fc48 	bl	8000b68 <__aeabi_dcmpgt>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d005      	beq.n	80012ea <main+0x182>
	        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80012de:	2200      	movs	r2, #0
 80012e0:	2140      	movs	r1, #64	@ 0x40
 80012e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012e6:	f002 ffc9 	bl	800427c <HAL_GPIO_WritePin>

	    HAL_ADC_Stop(&hadc1);
 80012ea:	485d      	ldr	r0, [pc, #372]	@ (8001460 <main+0x2f8>)
 80012ec:	f001 fc86 	bl	8002bfc <HAL_ADC_Stop>
	    HAL_Delay(20);
 80012f0:	2014      	movs	r0, #20
 80012f2:	f000 ffa7 	bl	8002244 <HAL_Delay>

	    // --- 3. SENSÖR: LM35 ANALOG SICAKLIK ---
	    HAL_ADC_Start(&hadc2);
 80012f6:	4865      	ldr	r0, [pc, #404]	@ (800148c <main+0x324>)
 80012f8:	f001 fbc4 	bl	8002a84 <HAL_ADC_Start>
	    HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 80012fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001300:	4862      	ldr	r0, [pc, #392]	@ (800148c <main+0x324>)
 8001302:	f001 fcaf 	bl	8002c64 <HAL_ADC_PollForConversion>
	    data3 = HAL_ADC_GetValue(&hadc2);
 8001306:	4861      	ldr	r0, [pc, #388]	@ (800148c <main+0x324>)
 8001308:	f001 fd84 	bl	8002e14 <HAL_ADC_GetValue>
 800130c:	ee07 0a90 	vmov	s15, r0
 8001310:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001314:	4b5e      	ldr	r3, [pc, #376]	@ (8001490 <main+0x328>)
 8001316:	edc3 7a00 	vstr	s15, [r3]
	    adc_voltage3 = ((float)data3 / 4095.0f) * 3.3f;
 800131a:	4b5d      	ldr	r3, [pc, #372]	@ (8001490 <main+0x328>)
 800131c:	ed93 7a00 	vldr	s14, [r3]
 8001320:	eddf 6a51 	vldr	s13, [pc, #324]	@ 8001468 <main+0x300>
 8001324:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001328:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 800146c <main+0x304>
 800132c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001330:	4b58      	ldr	r3, [pc, #352]	@ (8001494 <main+0x32c>)
 8001332:	edc3 7a00 	vstr	s15, [r3]

	    sicaklik = adc_voltage3 / 0.010; // LM35'de her 10mV = 1 dereceye denk gelir
 8001336:	4b57      	ldr	r3, [pc, #348]	@ (8001494 <main+0x32c>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4618      	mov	r0, r3
 800133c:	f7ff f92c 	bl	8000598 <__aeabi_f2d>
 8001340:	a33f      	add	r3, pc, #252	@ (adr r3, 8001440 <main+0x2d8>)
 8001342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001346:	f7ff faa9 	bl	800089c <__aeabi_ddiv>
 800134a:	4602      	mov	r2, r0
 800134c:	460b      	mov	r3, r1
 800134e:	4610      	mov	r0, r2
 8001350:	4619      	mov	r1, r3
 8001352:	f7ff fc13 	bl	8000b7c <__aeabi_d2f>
 8001356:	4603      	mov	r3, r0
 8001358:	4a4f      	ldr	r2, [pc, #316]	@ (8001498 <main+0x330>)
 800135a:	6013      	str	r3, [r2, #0]

	    HAL_ADC_Stop(&hadc2);
 800135c:	484b      	ldr	r0, [pc, #300]	@ (800148c <main+0x324>)
 800135e:	f001 fc4d 	bl	8002bfc <HAL_ADC_Stop>
	    HAL_Delay(20);
 8001362:	2014      	movs	r0, #20
 8001364:	f000 ff6e 	bl	8002244 <HAL_Delay>

	    // --- 4. SENSÖR: DHT11 DİJİTAL SICAKLIK VE NEM ---
	    status = DHT11_Read(&temp, &hum);
 8001368:	494c      	ldr	r1, [pc, #304]	@ (800149c <main+0x334>)
 800136a:	484d      	ldr	r0, [pc, #308]	@ (80014a0 <main+0x338>)
 800136c:	f7ff fe3c 	bl	8000fe8 <DHT11_Read>
 8001370:	4603      	mov	r3, r0
 8001372:	461a      	mov	r2, r3
 8001374:	4b4b      	ldr	r3, [pc, #300]	@ (80014a4 <main+0x33c>)
 8001376:	701a      	strb	r2, [r3, #0]

	    if (status == 0) // Eğer okuma başarılıysa
 8001378:	4b4a      	ldr	r3, [pc, #296]	@ (80014a4 <main+0x33c>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d121      	bne.n	80013c4 <main+0x25c>
	    {
	        sicaklik2 = temp;
 8001380:	4b47      	ldr	r3, [pc, #284]	@ (80014a0 <main+0x338>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	ee07 3a90 	vmov	s15, r3
 8001388:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800138c:	4b46      	ldr	r3, [pc, #280]	@ (80014a8 <main+0x340>)
 800138e:	edc3 7a00 	vstr	s15, [r3]
	        // İki sensörden (LM35 ve DHT11) hangisi daha düşük gösteriyorsa güvenli tarafta kalmak için onu alıyor
	        if(sicaklik2 < sicaklik){
 8001392:	4b45      	ldr	r3, [pc, #276]	@ (80014a8 <main+0x340>)
 8001394:	ed93 7a00 	vldr	s14, [r3]
 8001398:	4b3f      	ldr	r3, [pc, #252]	@ (8001498 <main+0x330>)
 800139a:	edd3 7a00 	vldr	s15, [r3]
 800139e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013a6:	d503      	bpl.n	80013b0 <main+0x248>
	            sicaklik = sicaklik2;
 80013a8:	4b3f      	ldr	r3, [pc, #252]	@ (80014a8 <main+0x340>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a3a      	ldr	r2, [pc, #232]	@ (8001498 <main+0x330>)
 80013ae:	6013      	str	r3, [r2, #0]
	        }
	        nem = hum;
 80013b0:	4b3a      	ldr	r3, [pc, #232]	@ (800149c <main+0x334>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	ee07 3a90 	vmov	s15, r3
 80013b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013bc:	4b3b      	ldr	r3, [pc, #236]	@ (80014ac <main+0x344>)
 80013be:	edc3 7a00 	vstr	s15, [r3]
 80013c2:	e007      	b.n	80013d4 <main+0x26c>
	    }
	    else // Sensör takılı değilse veya bozuksa değerleri 0 yap
	    {
	        sicaklik2 = 0;
 80013c4:	4b38      	ldr	r3, [pc, #224]	@ (80014a8 <main+0x340>)
 80013c6:	f04f 0200 	mov.w	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
	        nem = 0;
 80013cc:	4b37      	ldr	r3, [pc, #220]	@ (80014ac <main+0x344>)
 80013ce:	f04f 0200 	mov.w	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
	    // --- VERİLERİ UART ÜZERİNDEN GÖNDERME ---
	    char mesaj[100];

	    // Eğer toprak kuruysa ve kullanıcı 'O' (Open) komutu gönderdiyse "SİSTEM AÇIK" mesajı gönder

	    sprintf(mesaj, "%d,%d,%d,%d\r\n",(int)nem, (int)isik, (int)sicaklik, (int)toprak_nemi);
 80013d4:	4b35      	ldr	r3, [pc, #212]	@ (80014ac <main+0x344>)
 80013d6:	edd3 7a00 	vldr	s15, [r3]
 80013da:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80013de:	4b26      	ldr	r3, [pc, #152]	@ (8001478 <main+0x310>)
 80013e0:	edd3 7a00 	vldr	s15, [r3]
 80013e4:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 80013e8:	4b2b      	ldr	r3, [pc, #172]	@ (8001498 <main+0x330>)
 80013ea:	edd3 7a00 	vldr	s15, [r3]
 80013ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013f2:	ee17 2a90 	vmov	r2, s15
 80013f6:	4b24      	ldr	r3, [pc, #144]	@ (8001488 <main+0x320>)
 80013f8:	edd3 7a00 	vldr	s15, [r3]
 80013fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001400:	ee17 3a90 	vmov	r3, s15
 8001404:	1d38      	adds	r0, r7, #4
 8001406:	9301      	str	r3, [sp, #4]
 8001408:	9200      	str	r2, [sp, #0]
 800140a:	ee16 3a90 	vmov	r3, s13
 800140e:	ee17 2a10 	vmov	r2, s14
 8001412:	4927      	ldr	r1, [pc, #156]	@ (80014b0 <main+0x348>)
 8001414:	f006 fba4 	bl	8007b60 <siprintf>
	    HAL_UART_Transmit(&huart4, (uint8_t*)mesaj, strlen(mesaj), 100); // Hazırlanan metni gönder
 8001418:	1d3b      	adds	r3, r7, #4
 800141a:	4618      	mov	r0, r3
 800141c:	f7fe ff00 	bl	8000220 <strlen>
 8001420:	4603      	mov	r3, r0
 8001422:	b29a      	uxth	r2, r3
 8001424:	1d39      	adds	r1, r7, #4
 8001426:	2364      	movs	r3, #100	@ 0x64
 8001428:	4809      	ldr	r0, [pc, #36]	@ (8001450 <main+0x2e8>)
 800142a:	f004 facf 	bl	80059cc <HAL_UART_Transmit>
	    HAL_Delay(1000); // 1 saniye bekle ve döngüyü tekrarla
 800142e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001432:	f000 ff07 	bl	8002244 <HAL_Delay>
  {
 8001436:	e6d0      	b.n	80011da <main+0x72>
 8001438:	33333333 	.word	0x33333333
 800143c:	3fd33333 	.word	0x3fd33333
 8001440:	47ae147b 	.word	0x47ae147b
 8001444:	3f847ae1 	.word	0x3f847ae1
 8001448:	20000174 	.word	0x20000174
 800144c:	20000283 	.word	0x20000283
 8001450:	200001c0 	.word	0x200001c0
 8001454:	2000008c 	.word	0x2000008c
 8001458:	20000284 	.word	0x20000284
 800145c:	1d500080 	.word	0x1d500080
 8001460:	2000009c 	.word	0x2000009c
 8001464:	2000026c 	.word	0x2000026c
 8001468:	457ff000 	.word	0x457ff000
 800146c:	40533333 	.word	0x40533333
 8001470:	20000254 	.word	0x20000254
 8001474:	42c80000 	.word	0x42c80000
 8001478:	20000278 	.word	0x20000278
 800147c:	14f00020 	.word	0x14f00020
 8001480:	20000270 	.word	0x20000270
 8001484:	20000258 	.word	0x20000258
 8001488:	2000027c 	.word	0x2000027c
 800148c:	20000108 	.word	0x20000108
 8001490:	20000274 	.word	0x20000274
 8001494:	2000025c 	.word	0x2000025c
 8001498:	20000260 	.word	0x20000260
 800149c:	20000281 	.word	0x20000281
 80014a0:	20000280 	.word	0x20000280
 80014a4:	20000282 	.word	0x20000282
 80014a8:	20000264 	.word	0x20000264
 80014ac:	20000268 	.word	0x20000268
 80014b0:	080084b8 	.word	0x080084b8

080014b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b094      	sub	sp, #80	@ 0x50
 80014b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ba:	f107 0318 	add.w	r3, r7, #24
 80014be:	2238      	movs	r2, #56	@ 0x38
 80014c0:	2100      	movs	r1, #0
 80014c2:	4618      	mov	r0, r3
 80014c4:	f006 fb6e 	bl	8007ba4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014c8:	1d3b      	adds	r3, r7, #4
 80014ca:	2200      	movs	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]
 80014ce:	605a      	str	r2, [r3, #4]
 80014d0:	609a      	str	r2, [r3, #8]
 80014d2:	60da      	str	r2, [r3, #12]
 80014d4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80014d6:	2000      	movs	r0, #0
 80014d8:	f002 fee8 	bl	80042ac <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014dc:	2302      	movs	r3, #2
 80014de:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014e4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014e6:	2340      	movs	r3, #64	@ 0x40
 80014e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014ea:	2302      	movs	r3, #2
 80014ec:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014ee:	2302      	movs	r3, #2
 80014f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80014f2:	2304      	movs	r3, #4
 80014f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80014f6:	2355      	movs	r3, #85	@ 0x55
 80014f8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014fa:	2302      	movs	r3, #2
 80014fc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014fe:	2302      	movs	r3, #2
 8001500:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001502:	2302      	movs	r3, #2
 8001504:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001506:	f107 0318 	add.w	r3, r7, #24
 800150a:	4618      	mov	r0, r3
 800150c:	f002 ff82 	bl	8004414 <HAL_RCC_OscConfig>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001516:	f000 fa8f 	bl	8001a38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800151a:	230f      	movs	r3, #15
 800151c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800151e:	2303      	movs	r3, #3
 8001520:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001522:	2300      	movs	r3, #0
 8001524:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001526:	2300      	movs	r3, #0
 8001528:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800152a:	2300      	movs	r3, #0
 800152c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800152e:	1d3b      	adds	r3, r7, #4
 8001530:	2104      	movs	r1, #4
 8001532:	4618      	mov	r0, r3
 8001534:	f003 fa80 	bl	8004a38 <HAL_RCC_ClockConfig>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800153e:	f000 fa7b 	bl	8001a38 <Error_Handler>
  }
}
 8001542:	bf00      	nop
 8001544:	3750      	adds	r7, #80	@ 0x50
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
	...

0800154c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b08c      	sub	sp, #48	@ 0x30
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001552:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800155e:	1d3b      	adds	r3, r7, #4
 8001560:	2220      	movs	r2, #32
 8001562:	2100      	movs	r1, #0
 8001564:	4618      	mov	r0, r3
 8001566:	f006 fb1d 	bl	8007ba4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800156a:	4b3a      	ldr	r3, [pc, #232]	@ (8001654 <MX_ADC1_Init+0x108>)
 800156c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001570:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001572:	4b38      	ldr	r3, [pc, #224]	@ (8001654 <MX_ADC1_Init+0x108>)
 8001574:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001578:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800157a:	4b36      	ldr	r3, [pc, #216]	@ (8001654 <MX_ADC1_Init+0x108>)
 800157c:	2200      	movs	r2, #0
 800157e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001580:	4b34      	ldr	r3, [pc, #208]	@ (8001654 <MX_ADC1_Init+0x108>)
 8001582:	2200      	movs	r2, #0
 8001584:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001586:	4b33      	ldr	r3, [pc, #204]	@ (8001654 <MX_ADC1_Init+0x108>)
 8001588:	2200      	movs	r2, #0
 800158a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800158c:	4b31      	ldr	r3, [pc, #196]	@ (8001654 <MX_ADC1_Init+0x108>)
 800158e:	2201      	movs	r2, #1
 8001590:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001592:	4b30      	ldr	r3, [pc, #192]	@ (8001654 <MX_ADC1_Init+0x108>)
 8001594:	2204      	movs	r2, #4
 8001596:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001598:	4b2e      	ldr	r3, [pc, #184]	@ (8001654 <MX_ADC1_Init+0x108>)
 800159a:	2200      	movs	r2, #0
 800159c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800159e:	4b2d      	ldr	r3, [pc, #180]	@ (8001654 <MX_ADC1_Init+0x108>)
 80015a0:	2201      	movs	r2, #1
 80015a2:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 80015a4:	4b2b      	ldr	r3, [pc, #172]	@ (8001654 <MX_ADC1_Init+0x108>)
 80015a6:	2202      	movs	r2, #2
 80015a8:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001654 <MX_ADC1_Init+0x108>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015b2:	4b28      	ldr	r3, [pc, #160]	@ (8001654 <MX_ADC1_Init+0x108>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015b8:	4b26      	ldr	r3, [pc, #152]	@ (8001654 <MX_ADC1_Init+0x108>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80015be:	4b25      	ldr	r3, [pc, #148]	@ (8001654 <MX_ADC1_Init+0x108>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80015c6:	4b23      	ldr	r3, [pc, #140]	@ (8001654 <MX_ADC1_Init+0x108>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80015cc:	4b21      	ldr	r3, [pc, #132]	@ (8001654 <MX_ADC1_Init+0x108>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015d4:	481f      	ldr	r0, [pc, #124]	@ (8001654 <MX_ADC1_Init+0x108>)
 80015d6:	f001 f8d1 	bl	800277c <HAL_ADC_Init>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80015e0:	f000 fa2a 	bl	8001a38 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80015e4:	2300      	movs	r3, #0
 80015e6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80015e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015ec:	4619      	mov	r1, r3
 80015ee:	4819      	ldr	r0, [pc, #100]	@ (8001654 <MX_ADC1_Init+0x108>)
 80015f0:	f002 f9d6 	bl	80039a0 <HAL_ADCEx_MultiModeConfigChannel>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80015fa:	f000 fa1d 	bl	8001a38 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80015fe:	4b16      	ldr	r3, [pc, #88]	@ (8001658 <MX_ADC1_Init+0x10c>)
 8001600:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001602:	2306      	movs	r3, #6
 8001604:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001606:	2300      	movs	r3, #0
 8001608:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800160a:	237f      	movs	r3, #127	@ 0x7f
 800160c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800160e:	2304      	movs	r3, #4
 8001610:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001612:	2300      	movs	r3, #0
 8001614:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001616:	1d3b      	adds	r3, r7, #4
 8001618:	4619      	mov	r1, r3
 800161a:	480e      	ldr	r0, [pc, #56]	@ (8001654 <MX_ADC1_Init+0x108>)
 800161c:	f001 fc08 	bl	8002e30 <HAL_ADC_ConfigChannel>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001626:	f000 fa07 	bl	8001a38 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800162a:	4b0c      	ldr	r3, [pc, #48]	@ (800165c <MX_ADC1_Init+0x110>)
 800162c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800162e:	230c      	movs	r3, #12
 8001630:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8001632:	2305      	movs	r3, #5
 8001634:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001636:	1d3b      	adds	r3, r7, #4
 8001638:	4619      	mov	r1, r3
 800163a:	4806      	ldr	r0, [pc, #24]	@ (8001654 <MX_ADC1_Init+0x108>)
 800163c:	f001 fbf8 	bl	8002e30 <HAL_ADC_ConfigChannel>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d001      	beq.n	800164a <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8001646:	f000 f9f7 	bl	8001a38 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800164a:	bf00      	nop
 800164c:	3730      	adds	r7, #48	@ 0x30
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	2000009c 	.word	0x2000009c
 8001658:	1d500080 	.word	0x1d500080
 800165c:	14f00020 	.word	0x14f00020

08001660 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b088      	sub	sp, #32
 8001664:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001666:	463b      	mov	r3, r7
 8001668:	2220      	movs	r2, #32
 800166a:	2100      	movs	r1, #0
 800166c:	4618      	mov	r0, r3
 800166e:	f006 fa99 	bl	8007ba4 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001672:	4b2b      	ldr	r3, [pc, #172]	@ (8001720 <MX_ADC2_Init+0xc0>)
 8001674:	4a2b      	ldr	r2, [pc, #172]	@ (8001724 <MX_ADC2_Init+0xc4>)
 8001676:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001678:	4b29      	ldr	r3, [pc, #164]	@ (8001720 <MX_ADC2_Init+0xc0>)
 800167a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800167e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001680:	4b27      	ldr	r3, [pc, #156]	@ (8001720 <MX_ADC2_Init+0xc0>)
 8001682:	2200      	movs	r2, #0
 8001684:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001686:	4b26      	ldr	r3, [pc, #152]	@ (8001720 <MX_ADC2_Init+0xc0>)
 8001688:	2200      	movs	r2, #0
 800168a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800168c:	4b24      	ldr	r3, [pc, #144]	@ (8001720 <MX_ADC2_Init+0xc0>)
 800168e:	2200      	movs	r2, #0
 8001690:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001692:	4b23      	ldr	r3, [pc, #140]	@ (8001720 <MX_ADC2_Init+0xc0>)
 8001694:	2200      	movs	r2, #0
 8001696:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001698:	4b21      	ldr	r3, [pc, #132]	@ (8001720 <MX_ADC2_Init+0xc0>)
 800169a:	2204      	movs	r2, #4
 800169c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800169e:	4b20      	ldr	r3, [pc, #128]	@ (8001720 <MX_ADC2_Init+0xc0>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80016a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001720 <MX_ADC2_Init+0xc0>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80016aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001720 <MX_ADC2_Init+0xc0>)
 80016ac:	2201      	movs	r2, #1
 80016ae:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80016b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001720 <MX_ADC2_Init+0xc0>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016b8:	4b19      	ldr	r3, [pc, #100]	@ (8001720 <MX_ADC2_Init+0xc0>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80016be:	4b18      	ldr	r3, [pc, #96]	@ (8001720 <MX_ADC2_Init+0xc0>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80016c4:	4b16      	ldr	r3, [pc, #88]	@ (8001720 <MX_ADC2_Init+0xc0>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80016cc:	4b14      	ldr	r3, [pc, #80]	@ (8001720 <MX_ADC2_Init+0xc0>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80016d2:	4b13      	ldr	r3, [pc, #76]	@ (8001720 <MX_ADC2_Init+0xc0>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80016da:	4811      	ldr	r0, [pc, #68]	@ (8001720 <MX_ADC2_Init+0xc0>)
 80016dc:	f001 f84e 	bl	800277c <HAL_ADC_Init>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80016e6:	f000 f9a7 	bl	8001a38 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80016ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001728 <MX_ADC2_Init+0xc8>)
 80016ec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016ee:	2306      	movs	r3, #6
 80016f0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 80016f2:	2305      	movs	r3, #5
 80016f4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80016f6:	237f      	movs	r3, #127	@ 0x7f
 80016f8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80016fa:	2304      	movs	r3, #4
 80016fc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80016fe:	2300      	movs	r3, #0
 8001700:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001702:	463b      	mov	r3, r7
 8001704:	4619      	mov	r1, r3
 8001706:	4806      	ldr	r0, [pc, #24]	@ (8001720 <MX_ADC2_Init+0xc0>)
 8001708:	f001 fb92 	bl	8002e30 <HAL_ADC_ConfigChannel>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8001712:	f000 f991 	bl	8001a38 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001716:	bf00      	nop
 8001718:	3720      	adds	r7, #32
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	20000108 	.word	0x20000108
 8001724:	50000100 	.word	0x50000100
 8001728:	04300002 	.word	0x04300002

0800172c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b088      	sub	sp, #32
 8001730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001732:	f107 0310 	add.w	r3, r7, #16
 8001736:	2200      	movs	r2, #0
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	605a      	str	r2, [r3, #4]
 800173c:	609a      	str	r2, [r3, #8]
 800173e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001740:	1d3b      	adds	r3, r7, #4
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	605a      	str	r2, [r3, #4]
 8001748:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800174a:	4b20      	ldr	r3, [pc, #128]	@ (80017cc <MX_TIM1_Init+0xa0>)
 800174c:	4a20      	ldr	r2, [pc, #128]	@ (80017d0 <MX_TIM1_Init+0xa4>)
 800174e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 170-1;
 8001750:	4b1e      	ldr	r3, [pc, #120]	@ (80017cc <MX_TIM1_Init+0xa0>)
 8001752:	22a9      	movs	r2, #169	@ 0xa9
 8001754:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001756:	4b1d      	ldr	r3, [pc, #116]	@ (80017cc <MX_TIM1_Init+0xa0>)
 8001758:	2200      	movs	r2, #0
 800175a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800175c:	4b1b      	ldr	r3, [pc, #108]	@ (80017cc <MX_TIM1_Init+0xa0>)
 800175e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001762:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001764:	4b19      	ldr	r3, [pc, #100]	@ (80017cc <MX_TIM1_Init+0xa0>)
 8001766:	2200      	movs	r2, #0
 8001768:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800176a:	4b18      	ldr	r3, [pc, #96]	@ (80017cc <MX_TIM1_Init+0xa0>)
 800176c:	2200      	movs	r2, #0
 800176e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001770:	4b16      	ldr	r3, [pc, #88]	@ (80017cc <MX_TIM1_Init+0xa0>)
 8001772:	2200      	movs	r2, #0
 8001774:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001776:	4815      	ldr	r0, [pc, #84]	@ (80017cc <MX_TIM1_Init+0xa0>)
 8001778:	f003 fd6a 	bl	8005250 <HAL_TIM_Base_Init>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001782:	f000 f959 	bl	8001a38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001786:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800178a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800178c:	f107 0310 	add.w	r3, r7, #16
 8001790:	4619      	mov	r1, r3
 8001792:	480e      	ldr	r0, [pc, #56]	@ (80017cc <MX_TIM1_Init+0xa0>)
 8001794:	f003 fe16 	bl	80053c4 <HAL_TIM_ConfigClockSource>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800179e:	f000 f94b 	bl	8001a38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017a2:	2300      	movs	r3, #0
 80017a4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80017a6:	2300      	movs	r3, #0
 80017a8:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017aa:	2300      	movs	r3, #0
 80017ac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017ae:	1d3b      	adds	r3, r7, #4
 80017b0:	4619      	mov	r1, r3
 80017b2:	4806      	ldr	r0, [pc, #24]	@ (80017cc <MX_TIM1_Init+0xa0>)
 80017b4:	f004 f838 	bl	8005828 <HAL_TIMEx_MasterConfigSynchronization>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80017be:	f000 f93b 	bl	8001a38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80017c2:	bf00      	nop
 80017c4:	3720      	adds	r7, #32
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	20000174 	.word	0x20000174
 80017d0:	40012c00 	.word	0x40012c00

080017d4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80017d8:	4b22      	ldr	r3, [pc, #136]	@ (8001864 <MX_UART4_Init+0x90>)
 80017da:	4a23      	ldr	r2, [pc, #140]	@ (8001868 <MX_UART4_Init+0x94>)
 80017dc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 80017de:	4b21      	ldr	r3, [pc, #132]	@ (8001864 <MX_UART4_Init+0x90>)
 80017e0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80017e4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80017e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001864 <MX_UART4_Init+0x90>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80017ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001864 <MX_UART4_Init+0x90>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80017f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001864 <MX_UART4_Init+0x90>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80017f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001864 <MX_UART4_Init+0x90>)
 80017fa:	220c      	movs	r2, #12
 80017fc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017fe:	4b19      	ldr	r3, [pc, #100]	@ (8001864 <MX_UART4_Init+0x90>)
 8001800:	2200      	movs	r2, #0
 8001802:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001804:	4b17      	ldr	r3, [pc, #92]	@ (8001864 <MX_UART4_Init+0x90>)
 8001806:	2200      	movs	r2, #0
 8001808:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800180a:	4b16      	ldr	r3, [pc, #88]	@ (8001864 <MX_UART4_Init+0x90>)
 800180c:	2200      	movs	r2, #0
 800180e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001810:	4b14      	ldr	r3, [pc, #80]	@ (8001864 <MX_UART4_Init+0x90>)
 8001812:	2200      	movs	r2, #0
 8001814:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001816:	4b13      	ldr	r3, [pc, #76]	@ (8001864 <MX_UART4_Init+0x90>)
 8001818:	2200      	movs	r2, #0
 800181a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800181c:	4811      	ldr	r0, [pc, #68]	@ (8001864 <MX_UART4_Init+0x90>)
 800181e:	f004 f885 	bl	800592c <HAL_UART_Init>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8001828:	f000 f906 	bl	8001a38 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800182c:	2100      	movs	r1, #0
 800182e:	480d      	ldr	r0, [pc, #52]	@ (8001864 <MX_UART4_Init+0x90>)
 8001830:	f006 f8cb 	bl	80079ca <HAL_UARTEx_SetTxFifoThreshold>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800183a:	f000 f8fd 	bl	8001a38 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800183e:	2100      	movs	r1, #0
 8001840:	4808      	ldr	r0, [pc, #32]	@ (8001864 <MX_UART4_Init+0x90>)
 8001842:	f006 f900 	bl	8007a46 <HAL_UARTEx_SetRxFifoThreshold>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 800184c:	f000 f8f4 	bl	8001a38 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001850:	4804      	ldr	r0, [pc, #16]	@ (8001864 <MX_UART4_Init+0x90>)
 8001852:	f006 f881 	bl	8007958 <HAL_UARTEx_DisableFifoMode>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 800185c:	f000 f8ec 	bl	8001a38 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001860:	bf00      	nop
 8001862:	bd80      	pop	{r7, pc}
 8001864:	200001c0 	.word	0x200001c0
 8001868:	40004c00 	.word	0x40004c00

0800186c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b08a      	sub	sp, #40	@ 0x28
 8001870:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001872:	f107 0314 	add.w	r3, r7, #20
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	605a      	str	r2, [r3, #4]
 800187c:	609a      	str	r2, [r3, #8]
 800187e:	60da      	str	r2, [r3, #12]
 8001880:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001882:	4b2b      	ldr	r3, [pc, #172]	@ (8001930 <MX_GPIO_Init+0xc4>)
 8001884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001886:	4a2a      	ldr	r2, [pc, #168]	@ (8001930 <MX_GPIO_Init+0xc4>)
 8001888:	f043 0304 	orr.w	r3, r3, #4
 800188c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800188e:	4b28      	ldr	r3, [pc, #160]	@ (8001930 <MX_GPIO_Init+0xc4>)
 8001890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001892:	f003 0304 	and.w	r3, r3, #4
 8001896:	613b      	str	r3, [r7, #16]
 8001898:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800189a:	4b25      	ldr	r3, [pc, #148]	@ (8001930 <MX_GPIO_Init+0xc4>)
 800189c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800189e:	4a24      	ldr	r2, [pc, #144]	@ (8001930 <MX_GPIO_Init+0xc4>)
 80018a0:	f043 0320 	orr.w	r3, r3, #32
 80018a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018a6:	4b22      	ldr	r3, [pc, #136]	@ (8001930 <MX_GPIO_Init+0xc4>)
 80018a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018aa:	f003 0320 	and.w	r3, r3, #32
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001930 <MX_GPIO_Init+0xc4>)
 80018b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018b6:	4a1e      	ldr	r2, [pc, #120]	@ (8001930 <MX_GPIO_Init+0xc4>)
 80018b8:	f043 0301 	orr.w	r3, r3, #1
 80018bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018be:	4b1c      	ldr	r3, [pc, #112]	@ (8001930 <MX_GPIO_Init+0xc4>)
 80018c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018c2:	f003 0301 	and.w	r3, r3, #1
 80018c6:	60bb      	str	r3, [r7, #8]
 80018c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ca:	4b19      	ldr	r3, [pc, #100]	@ (8001930 <MX_GPIO_Init+0xc4>)
 80018cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ce:	4a18      	ldr	r2, [pc, #96]	@ (8001930 <MX_GPIO_Init+0xc4>)
 80018d0:	f043 0302 	orr.w	r3, r3, #2
 80018d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018d6:	4b16      	ldr	r3, [pc, #88]	@ (8001930 <MX_GPIO_Init+0xc4>)
 80018d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018da:	f003 0302 	and.w	r3, r3, #2
 80018de:	607b      	str	r3, [r7, #4]
 80018e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 80018e2:	2200      	movs	r2, #0
 80018e4:	2180      	movs	r1, #128	@ 0x80
 80018e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018ea:	f002 fcc7 	bl	800427c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018ee:	2310      	movs	r3, #16
 80018f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018f2:	2300      	movs	r3, #0
 80018f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f6:	2300      	movs	r3, #0
 80018f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018fa:	f107 0314 	add.w	r3, r7, #20
 80018fe:	4619      	mov	r1, r3
 8001900:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001904:	f002 fb20 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001908:	2380      	movs	r3, #128	@ 0x80
 800190a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800190c:	2301      	movs	r3, #1
 800190e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001910:	2300      	movs	r3, #0
 8001912:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001914:	2300      	movs	r3, #0
 8001916:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001918:	f107 0314 	add.w	r3, r7, #20
 800191c:	4619      	mov	r1, r3
 800191e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001922:	f002 fb11 	bl	8003f48 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001926:	bf00      	nop
 8001928:	3728      	adds	r7, #40	@ 0x28
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40021000 	.word	0x40021000
 8001934:	00000000 	.word	0x00000000

08001938 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
/* --- KONTROL MEKANİZMASI (INTERRUPT) --- */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  if (huart->Instance == UART4) // UART4'den bir karakter geldiğinde buraya girer
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a38      	ldr	r2, [pc, #224]	@ (8001a28 <HAL_UART_RxCpltCallback+0xf0>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d163      	bne.n	8001a12 <HAL_UART_RxCpltCallback+0xda>
  {

    // Durum 1: Toprak nemli ve kullanıcı AÇMAK istiyor -> Mantıksız, Kapat!
    if(toprak_nemi > 0.30 && (ch == '1')){
 800194a:	4b38      	ldr	r3, [pc, #224]	@ (8001a2c <HAL_UART_RxCpltCallback+0xf4>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4618      	mov	r0, r3
 8001950:	f7fe fe22 	bl	8000598 <__aeabi_f2d>
 8001954:	a332      	add	r3, pc, #200	@ (adr r3, 8001a20 <HAL_UART_RxCpltCallback+0xe8>)
 8001956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195a:	f7ff f905 	bl	8000b68 <__aeabi_dcmpgt>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d00a      	beq.n	800197a <HAL_UART_RxCpltCallback+0x42>
 8001964:	4b32      	ldr	r3, [pc, #200]	@ (8001a30 <HAL_UART_RxCpltCallback+0xf8>)
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	2b31      	cmp	r3, #49	@ 0x31
 800196a:	d106      	bne.n	800197a <HAL_UART_RxCpltCallback+0x42>
         HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 800196c:	2200      	movs	r2, #0
 800196e:	2180      	movs	r1, #128	@ 0x80
 8001970:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001974:	f002 fc82 	bl	800427c <HAL_GPIO_WritePin>
 8001978:	e046      	b.n	8001a08 <HAL_UART_RxCpltCallback+0xd0>

    }
    // Durum 2: Toprak nemli ve kullanıcı KAPATMAK istiyor -> Tamam, Kapat.
    else if (toprak_nemi > 0.30 && (ch =='0')){
 800197a:	4b2c      	ldr	r3, [pc, #176]	@ (8001a2c <HAL_UART_RxCpltCallback+0xf4>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4618      	mov	r0, r3
 8001980:	f7fe fe0a 	bl	8000598 <__aeabi_f2d>
 8001984:	a326      	add	r3, pc, #152	@ (adr r3, 8001a20 <HAL_UART_RxCpltCallback+0xe8>)
 8001986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800198a:	f7ff f8ed 	bl	8000b68 <__aeabi_dcmpgt>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d00a      	beq.n	80019aa <HAL_UART_RxCpltCallback+0x72>
 8001994:	4b26      	ldr	r3, [pc, #152]	@ (8001a30 <HAL_UART_RxCpltCallback+0xf8>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	2b30      	cmp	r3, #48	@ 0x30
 800199a:	d106      	bne.n	80019aa <HAL_UART_RxCpltCallback+0x72>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 800199c:	2200      	movs	r2, #0
 800199e:	2180      	movs	r1, #128	@ 0x80
 80019a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019a4:	f002 fc6a 	bl	800427c <HAL_GPIO_WritePin>
 80019a8:	e02e      	b.n	8001a08 <HAL_UART_RxCpltCallback+0xd0>

    }
    // Durum 3: Toprak kuru ama kullanıcı KAPATMAK istiyor -> Tamam, Kapat.
    else if (toprak_nemi <= 0.30 && (ch == '0')){
 80019aa:	4b20      	ldr	r3, [pc, #128]	@ (8001a2c <HAL_UART_RxCpltCallback+0xf4>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7fe fdf2 	bl	8000598 <__aeabi_f2d>
 80019b4:	a31a      	add	r3, pc, #104	@ (adr r3, 8001a20 <HAL_UART_RxCpltCallback+0xe8>)
 80019b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ba:	f7ff f8c1 	bl	8000b40 <__aeabi_dcmple>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d00a      	beq.n	80019da <HAL_UART_RxCpltCallback+0xa2>
 80019c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001a30 <HAL_UART_RxCpltCallback+0xf8>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	2b30      	cmp	r3, #48	@ 0x30
 80019ca:	d106      	bne.n	80019da <HAL_UART_RxCpltCallback+0xa2>
         HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 80019cc:	2200      	movs	r2, #0
 80019ce:	2180      	movs	r1, #128	@ 0x80
 80019d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019d4:	f002 fc52 	bl	800427c <HAL_GPIO_WritePin>
 80019d8:	e016      	b.n	8001a08 <HAL_UART_RxCpltCallback+0xd0>

    }
    // Durum 4: Toprak kuru ve kullanıcı AÇMAK istiyor -> POMPAYI ÇALIŞTIR (PA7 Pinini Set et)
    else if (toprak_nemi <= 0.30 && (ch == '1')){
 80019da:	4b14      	ldr	r3, [pc, #80]	@ (8001a2c <HAL_UART_RxCpltCallback+0xf4>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4618      	mov	r0, r3
 80019e0:	f7fe fdda 	bl	8000598 <__aeabi_f2d>
 80019e4:	a30e      	add	r3, pc, #56	@ (adr r3, 8001a20 <HAL_UART_RxCpltCallback+0xe8>)
 80019e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ea:	f7ff f8a9 	bl	8000b40 <__aeabi_dcmple>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d009      	beq.n	8001a08 <HAL_UART_RxCpltCallback+0xd0>
 80019f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001a30 <HAL_UART_RxCpltCallback+0xf8>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2b31      	cmp	r3, #49	@ 0x31
 80019fa:	d105      	bne.n	8001a08 <HAL_UART_RxCpltCallback+0xd0>
         HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 80019fc:	2201      	movs	r2, #1
 80019fe:	2180      	movs	r1, #128	@ 0x80
 8001a00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a04:	f002 fc3a 	bl	800427c <HAL_GPIO_WritePin>

    }

    HAL_UART_Receive_IT(&huart4, &ch, 1); // Bir sonraki karakteri beklemeye devam et
 8001a08:	2201      	movs	r2, #1
 8001a0a:	4909      	ldr	r1, [pc, #36]	@ (8001a30 <HAL_UART_RxCpltCallback+0xf8>)
 8001a0c:	4809      	ldr	r0, [pc, #36]	@ (8001a34 <HAL_UART_RxCpltCallback+0xfc>)
 8001a0e:	f004 f86b 	bl	8005ae8 <HAL_UART_Receive_IT>
  }
}
 8001a12:	bf00      	nop
 8001a14:	3708      	adds	r7, #8
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	f3af 8000 	nop.w
 8001a20:	33333333 	.word	0x33333333
 8001a24:	3fd33333 	.word	0x3fd33333
 8001a28:	40004c00 	.word	0x40004c00
 8001a2c:	2000027c 	.word	0x2000027c
 8001a30:	20000283 	.word	0x20000283
 8001a34:	200001c0 	.word	0x200001c0

08001a38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a3c:	b672      	cpsid	i
}
 8001a3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a40:	bf00      	nop
 8001a42:	e7fd      	b.n	8001a40 <Error_Handler+0x8>

08001a44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a4a:	4b0f      	ldr	r3, [pc, #60]	@ (8001a88 <HAL_MspInit+0x44>)
 8001a4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a4e:	4a0e      	ldr	r2, [pc, #56]	@ (8001a88 <HAL_MspInit+0x44>)
 8001a50:	f043 0301 	orr.w	r3, r3, #1
 8001a54:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a56:	4b0c      	ldr	r3, [pc, #48]	@ (8001a88 <HAL_MspInit+0x44>)
 8001a58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a5a:	f003 0301 	and.w	r3, r3, #1
 8001a5e:	607b      	str	r3, [r7, #4]
 8001a60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a62:	4b09      	ldr	r3, [pc, #36]	@ (8001a88 <HAL_MspInit+0x44>)
 8001a64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a66:	4a08      	ldr	r2, [pc, #32]	@ (8001a88 <HAL_MspInit+0x44>)
 8001a68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a6e:	4b06      	ldr	r3, [pc, #24]	@ (8001a88 <HAL_MspInit+0x44>)
 8001a70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a76:	603b      	str	r3, [r7, #0]
 8001a78:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001a7a:	f002 fcbb 	bl	80043f4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	40021000 	.word	0x40021000

08001a8c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b09e      	sub	sp, #120	@ 0x78
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a94:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	605a      	str	r2, [r3, #4]
 8001a9e:	609a      	str	r2, [r3, #8]
 8001aa0:	60da      	str	r2, [r3, #12]
 8001aa2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001aa4:	f107 0320 	add.w	r3, r7, #32
 8001aa8:	2244      	movs	r2, #68	@ 0x44
 8001aaa:	2100      	movs	r1, #0
 8001aac:	4618      	mov	r0, r3
 8001aae:	f006 f879 	bl	8007ba4 <memset>
  if(hadc->Instance==ADC1)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001aba:	d156      	bne.n	8001b6a <HAL_ADC_MspInit+0xde>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001abc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001ac0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001ac2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001ac6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ac8:	f107 0320 	add.w	r3, r7, #32
 8001acc:	4618      	mov	r0, r3
 8001ace:	f003 f9cf 	bl	8004e70 <HAL_RCCEx_PeriphCLKConfig>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001ad8:	f7ff ffae 	bl	8001a38 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001adc:	4b46      	ldr	r3, [pc, #280]	@ (8001bf8 <HAL_ADC_MspInit+0x16c>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	4a45      	ldr	r2, [pc, #276]	@ (8001bf8 <HAL_ADC_MspInit+0x16c>)
 8001ae4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001ae6:	4b44      	ldr	r3, [pc, #272]	@ (8001bf8 <HAL_ADC_MspInit+0x16c>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d10b      	bne.n	8001b06 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001aee:	4b43      	ldr	r3, [pc, #268]	@ (8001bfc <HAL_ADC_MspInit+0x170>)
 8001af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af2:	4a42      	ldr	r2, [pc, #264]	@ (8001bfc <HAL_ADC_MspInit+0x170>)
 8001af4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001af8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001afa:	4b40      	ldr	r3, [pc, #256]	@ (8001bfc <HAL_ADC_MspInit+0x170>)
 8001afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001afe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b02:	61fb      	str	r3, [r7, #28]
 8001b04:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b06:	4b3d      	ldr	r3, [pc, #244]	@ (8001bfc <HAL_ADC_MspInit+0x170>)
 8001b08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b0a:	4a3c      	ldr	r2, [pc, #240]	@ (8001bfc <HAL_ADC_MspInit+0x170>)
 8001b0c:	f043 0304 	orr.w	r3, r3, #4
 8001b10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b12:	4b3a      	ldr	r3, [pc, #232]	@ (8001bfc <HAL_ADC_MspInit+0x170>)
 8001b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b16:	f003 0304 	and.w	r3, r3, #4
 8001b1a:	61bb      	str	r3, [r7, #24]
 8001b1c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b1e:	4b37      	ldr	r3, [pc, #220]	@ (8001bfc <HAL_ADC_MspInit+0x170>)
 8001b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b22:	4a36      	ldr	r2, [pc, #216]	@ (8001bfc <HAL_ADC_MspInit+0x170>)
 8001b24:	f043 0302 	orr.w	r3, r3, #2
 8001b28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b2a:	4b34      	ldr	r3, [pc, #208]	@ (8001bfc <HAL_ADC_MspInit+0x170>)
 8001b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b2e:	f003 0302 	and.w	r3, r3, #2
 8001b32:	617b      	str	r3, [r7, #20]
 8001b34:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN7
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001b36:	2302      	movs	r3, #2
 8001b38:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b42:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001b46:	4619      	mov	r1, r3
 8001b48:	482d      	ldr	r0, [pc, #180]	@ (8001c00 <HAL_ADC_MspInit+0x174>)
 8001b4a:	f002 f9fd 	bl	8003f48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001b4e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001b52:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b54:	2303      	movs	r3, #3
 8001b56:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b5c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001b60:	4619      	mov	r1, r3
 8001b62:	4828      	ldr	r0, [pc, #160]	@ (8001c04 <HAL_ADC_MspInit+0x178>)
 8001b64:	f002 f9f0 	bl	8003f48 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001b68:	e042      	b.n	8001bf0 <HAL_ADC_MspInit+0x164>
  else if(hadc->Instance==ADC2)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a26      	ldr	r2, [pc, #152]	@ (8001c08 <HAL_ADC_MspInit+0x17c>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d13d      	bne.n	8001bf0 <HAL_ADC_MspInit+0x164>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001b74:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001b78:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001b7a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001b7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b80:	f107 0320 	add.w	r3, r7, #32
 8001b84:	4618      	mov	r0, r3
 8001b86:	f003 f973 	bl	8004e70 <HAL_RCCEx_PeriphCLKConfig>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <HAL_ADC_MspInit+0x108>
      Error_Handler();
 8001b90:	f7ff ff52 	bl	8001a38 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001b94:	4b18      	ldr	r3, [pc, #96]	@ (8001bf8 <HAL_ADC_MspInit+0x16c>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	3301      	adds	r3, #1
 8001b9a:	4a17      	ldr	r2, [pc, #92]	@ (8001bf8 <HAL_ADC_MspInit+0x16c>)
 8001b9c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001b9e:	4b16      	ldr	r3, [pc, #88]	@ (8001bf8 <HAL_ADC_MspInit+0x16c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d10b      	bne.n	8001bbe <HAL_ADC_MspInit+0x132>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001ba6:	4b15      	ldr	r3, [pc, #84]	@ (8001bfc <HAL_ADC_MspInit+0x170>)
 8001ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001baa:	4a14      	ldr	r2, [pc, #80]	@ (8001bfc <HAL_ADC_MspInit+0x170>)
 8001bac:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001bb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bb2:	4b12      	ldr	r3, [pc, #72]	@ (8001bfc <HAL_ADC_MspInit+0x170>)
 8001bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bb6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001bba:	613b      	str	r3, [r7, #16]
 8001bbc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bbe:	4b0f      	ldr	r3, [pc, #60]	@ (8001bfc <HAL_ADC_MspInit+0x170>)
 8001bc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bc2:	4a0e      	ldr	r2, [pc, #56]	@ (8001bfc <HAL_ADC_MspInit+0x170>)
 8001bc4:	f043 0301 	orr.w	r3, r3, #1
 8001bc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bca:	4b0c      	ldr	r3, [pc, #48]	@ (8001bfc <HAL_ADC_MspInit+0x170>)
 8001bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bce:	f003 0301 	and.w	r3, r3, #1
 8001bd2:	60fb      	str	r3, [r7, #12]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bde:	2300      	movs	r3, #0
 8001be0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001be6:	4619      	mov	r1, r3
 8001be8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bec:	f002 f9ac 	bl	8003f48 <HAL_GPIO_Init>
}
 8001bf0:	bf00      	nop
 8001bf2:	3778      	adds	r7, #120	@ 0x78
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	200002a4 	.word	0x200002a4
 8001bfc:	40021000 	.word	0x40021000
 8001c00:	48000800 	.word	0x48000800
 8001c04:	48000400 	.word	0x48000400
 8001c08:	50000100 	.word	0x50000100

08001c0c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b085      	sub	sp, #20
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a0a      	ldr	r2, [pc, #40]	@ (8001c44 <HAL_TIM_Base_MspInit+0x38>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d10b      	bne.n	8001c36 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c48 <HAL_TIM_Base_MspInit+0x3c>)
 8001c20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c22:	4a09      	ldr	r2, [pc, #36]	@ (8001c48 <HAL_TIM_Base_MspInit+0x3c>)
 8001c24:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001c28:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c2a:	4b07      	ldr	r3, [pc, #28]	@ (8001c48 <HAL_TIM_Base_MspInit+0x3c>)
 8001c2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c32:	60fb      	str	r3, [r7, #12]
 8001c34:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001c36:	bf00      	nop
 8001c38:	3714      	adds	r7, #20
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	40012c00 	.word	0x40012c00
 8001c48:	40021000 	.word	0x40021000

08001c4c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b09a      	sub	sp, #104	@ 0x68
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c54:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	605a      	str	r2, [r3, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
 8001c60:	60da      	str	r2, [r3, #12]
 8001c62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c64:	f107 0310 	add.w	r3, r7, #16
 8001c68:	2244      	movs	r2, #68	@ 0x44
 8001c6a:	2100      	movs	r1, #0
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f005 ff99 	bl	8007ba4 <memset>
  if(huart->Instance==UART4)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a23      	ldr	r2, [pc, #140]	@ (8001d04 <HAL_UART_MspInit+0xb8>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d13e      	bne.n	8001cfa <HAL_UART_MspInit+0xae>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001c7c:	2308      	movs	r3, #8
 8001c7e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001c80:	2300      	movs	r3, #0
 8001c82:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c84:	f107 0310 	add.w	r3, r7, #16
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f003 f8f1 	bl	8004e70 <HAL_RCCEx_PeriphCLKConfig>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c94:	f7ff fed0 	bl	8001a38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001c98:	4b1b      	ldr	r3, [pc, #108]	@ (8001d08 <HAL_UART_MspInit+0xbc>)
 8001c9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c9c:	4a1a      	ldr	r2, [pc, #104]	@ (8001d08 <HAL_UART_MspInit+0xbc>)
 8001c9e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001ca2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ca4:	4b18      	ldr	r3, [pc, #96]	@ (8001d08 <HAL_UART_MspInit+0xbc>)
 8001ca6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ca8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001cac:	60fb      	str	r3, [r7, #12]
 8001cae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cb0:	4b15      	ldr	r3, [pc, #84]	@ (8001d08 <HAL_UART_MspInit+0xbc>)
 8001cb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cb4:	4a14      	ldr	r2, [pc, #80]	@ (8001d08 <HAL_UART_MspInit+0xbc>)
 8001cb6:	f043 0304 	orr.w	r3, r3, #4
 8001cba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cbc:	4b12      	ldr	r3, [pc, #72]	@ (8001d08 <HAL_UART_MspInit+0xbc>)
 8001cbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cc0:	f003 0304 	and.w	r3, r3, #4
 8001cc4:	60bb      	str	r3, [r7, #8]
 8001cc6:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001cc8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001ccc:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cce:	2302      	movs	r3, #2
 8001cd0:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8001cda:	2305      	movs	r3, #5
 8001cdc:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cde:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	4809      	ldr	r0, [pc, #36]	@ (8001d0c <HAL_UART_MspInit+0xc0>)
 8001ce6:	f002 f92f 	bl	8003f48 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8001cea:	2200      	movs	r2, #0
 8001cec:	2100      	movs	r1, #0
 8001cee:	2034      	movs	r0, #52	@ 0x34
 8001cf0:	f001 ffd5 	bl	8003c9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001cf4:	2034      	movs	r0, #52	@ 0x34
 8001cf6:	f001 ffec 	bl	8003cd2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 8001cfa:	bf00      	nop
 8001cfc:	3768      	adds	r7, #104	@ 0x68
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	40004c00 	.word	0x40004c00
 8001d08:	40021000 	.word	0x40021000
 8001d0c:	48000800 	.word	0x48000800

08001d10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d14:	bf00      	nop
 8001d16:	e7fd      	b.n	8001d14 <NMI_Handler+0x4>

08001d18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d1c:	bf00      	nop
 8001d1e:	e7fd      	b.n	8001d1c <HardFault_Handler+0x4>

08001d20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d24:	bf00      	nop
 8001d26:	e7fd      	b.n	8001d24 <MemManage_Handler+0x4>

08001d28 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d2c:	bf00      	nop
 8001d2e:	e7fd      	b.n	8001d2c <BusFault_Handler+0x4>

08001d30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d34:	bf00      	nop
 8001d36:	e7fd      	b.n	8001d34 <UsageFault_Handler+0x4>

08001d38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d3c:	bf00      	nop
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr

08001d46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d46:	b480      	push	{r7}
 8001d48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d4a:	bf00      	nop
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr

08001d54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr

08001d62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d66:	f000 fa4f 	bl	8002208 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d6a:	bf00      	nop
 8001d6c:	bd80      	pop	{r7, pc}

08001d6e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001d72:	2000      	movs	r0, #0
 8001d74:	f000 f922 	bl	8001fbc <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001d78:	bf00      	nop
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001d80:	4802      	ldr	r0, [pc, #8]	@ (8001d8c <UART4_IRQHandler+0x10>)
 8001d82:	f003 fefd 	bl	8005b80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001d86:	bf00      	nop
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	200001c0 	.word	0x200001c0

08001d90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b086      	sub	sp, #24
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d98:	4a14      	ldr	r2, [pc, #80]	@ (8001dec <_sbrk+0x5c>)
 8001d9a:	4b15      	ldr	r3, [pc, #84]	@ (8001df0 <_sbrk+0x60>)
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001da4:	4b13      	ldr	r3, [pc, #76]	@ (8001df4 <_sbrk+0x64>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d102      	bne.n	8001db2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dac:	4b11      	ldr	r3, [pc, #68]	@ (8001df4 <_sbrk+0x64>)
 8001dae:	4a12      	ldr	r2, [pc, #72]	@ (8001df8 <_sbrk+0x68>)
 8001db0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001db2:	4b10      	ldr	r3, [pc, #64]	@ (8001df4 <_sbrk+0x64>)
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4413      	add	r3, r2
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d207      	bcs.n	8001dd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dc0:	f005 fef8 	bl	8007bb4 <__errno>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	220c      	movs	r2, #12
 8001dc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dca:	f04f 33ff 	mov.w	r3, #4294967295
 8001dce:	e009      	b.n	8001de4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dd0:	4b08      	ldr	r3, [pc, #32]	@ (8001df4 <_sbrk+0x64>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dd6:	4b07      	ldr	r3, [pc, #28]	@ (8001df4 <_sbrk+0x64>)
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4413      	add	r3, r2
 8001dde:	4a05      	ldr	r2, [pc, #20]	@ (8001df4 <_sbrk+0x64>)
 8001de0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001de2:	68fb      	ldr	r3, [r7, #12]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3718      	adds	r7, #24
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	20008000 	.word	0x20008000
 8001df0:	00000400 	.word	0x00000400
 8001df4:	200002a8 	.word	0x200002a8
 8001df8:	20000498 	.word	0x20000498

08001dfc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001e00:	4b06      	ldr	r3, [pc, #24]	@ (8001e1c <SystemInit+0x20>)
 8001e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e06:	4a05      	ldr	r2, [pc, #20]	@ (8001e1c <SystemInit+0x20>)
 8001e08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e10:	bf00      	nop
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	e000ed00 	.word	0xe000ed00

08001e20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e20:	480d      	ldr	r0, [pc, #52]	@ (8001e58 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e22:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e24:	f7ff ffea 	bl	8001dfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e28:	480c      	ldr	r0, [pc, #48]	@ (8001e5c <LoopForever+0x6>)
  ldr r1, =_edata
 8001e2a:	490d      	ldr	r1, [pc, #52]	@ (8001e60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e2c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e64 <LoopForever+0xe>)
  movs r3, #0
 8001e2e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001e30:	e002      	b.n	8001e38 <LoopCopyDataInit>

08001e32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e36:	3304      	adds	r3, #4

08001e38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e3c:	d3f9      	bcc.n	8001e32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e3e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e40:	4c0a      	ldr	r4, [pc, #40]	@ (8001e6c <LoopForever+0x16>)
  movs r3, #0
 8001e42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e44:	e001      	b.n	8001e4a <LoopFillZerobss>

08001e46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e48:	3204      	adds	r2, #4

08001e4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e4c:	d3fb      	bcc.n	8001e46 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001e4e:	f005 feb7 	bl	8007bc0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e52:	f7ff f989 	bl	8001168 <main>

08001e56 <LoopForever>:

LoopForever:
    b LoopForever
 8001e56:	e7fe      	b.n	8001e56 <LoopForever>
  ldr   r0, =_estack
 8001e58:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001e5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e60:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001e64:	08008550 	.word	0x08008550
  ldr r2, =_sbss
 8001e68:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001e6c:	20000494 	.word	0x20000494

08001e70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e70:	e7fe      	b.n	8001e70 <ADC1_2_IRQHandler>
	...

08001e74 <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b088      	sub	sp, #32
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 8001e7e:	4b16      	ldr	r3, [pc, #88]	@ (8001ed8 <BSP_LED_Init+0x64>)
 8001e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e82:	4a15      	ldr	r2, [pc, #84]	@ (8001ed8 <BSP_LED_Init+0x64>)
 8001e84:	f043 0301 	orr.w	r3, r3, #1
 8001e88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e8a:	4b13      	ldr	r3, [pc, #76]	@ (8001ed8 <BSP_LED_Init+0x64>)
 8001e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e8e:	f003 0301 	and.w	r3, r3, #1
 8001e92:	60bb      	str	r3, [r7, #8]
 8001e94:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 8001e96:	2320      	movs	r3, #32
 8001e98:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001ea6:	79fb      	ldrb	r3, [r7, #7]
 8001ea8:	4a0c      	ldr	r2, [pc, #48]	@ (8001edc <BSP_LED_Init+0x68>)
 8001eaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eae:	f107 020c 	add.w	r2, r7, #12
 8001eb2:	4611      	mov	r1, r2
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f002 f847 	bl	8003f48 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001eba:	79fb      	ldrb	r3, [r7, #7]
 8001ebc:	4a07      	ldr	r2, [pc, #28]	@ (8001edc <BSP_LED_Init+0x68>)
 8001ebe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ec2:	2120      	movs	r1, #32
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f002 f9d8 	bl	800427c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001ecc:	2300      	movs	r3, #0
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3720      	adds	r7, #32
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	40021000 	.word	0x40021000
 8001edc:	20000004 	.word	0x20000004

08001ee0 <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b088      	sub	sp, #32
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	460a      	mov	r2, r1
 8001eea:	71fb      	strb	r3, [r7, #7]
 8001eec:	4613      	mov	r3, r2
 8001eee:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 8001ef0:	4b2c      	ldr	r3, [pc, #176]	@ (8001fa4 <BSP_PB_Init+0xc4>)
 8001ef2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ef4:	4a2b      	ldr	r2, [pc, #172]	@ (8001fa4 <BSP_PB_Init+0xc4>)
 8001ef6:	f043 0304 	orr.w	r3, r3, #4
 8001efa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001efc:	4b29      	ldr	r3, [pc, #164]	@ (8001fa4 <BSP_PB_Init+0xc4>)
 8001efe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f00:	f003 0304 	and.w	r3, r3, #4
 8001f04:	60bb      	str	r3, [r7, #8]
 8001f06:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8001f08:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f0c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001f0e:	2302      	movs	r3, #2
 8001f10:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f12:	2302      	movs	r3, #2
 8001f14:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8001f16:	79bb      	ldrb	r3, [r7, #6]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d10c      	bne.n	8001f36 <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001f20:	79fb      	ldrb	r3, [r7, #7]
 8001f22:	4a21      	ldr	r2, [pc, #132]	@ (8001fa8 <BSP_PB_Init+0xc8>)
 8001f24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f28:	f107 020c 	add.w	r2, r7, #12
 8001f2c:	4611      	mov	r1, r2
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f002 f80a 	bl	8003f48 <HAL_GPIO_Init>
 8001f34:	e031      	b.n	8001f9a <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001f36:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f3a:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001f3c:	79fb      	ldrb	r3, [r7, #7]
 8001f3e:	4a1a      	ldr	r2, [pc, #104]	@ (8001fa8 <BSP_PB_Init+0xc8>)
 8001f40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f44:	f107 020c 	add.w	r2, r7, #12
 8001f48:	4611      	mov	r1, r2
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f001 fffc 	bl	8003f48 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001f50:	79fb      	ldrb	r3, [r7, #7]
 8001f52:	00db      	lsls	r3, r3, #3
 8001f54:	4a15      	ldr	r2, [pc, #84]	@ (8001fac <BSP_PB_Init+0xcc>)
 8001f56:	441a      	add	r2, r3
 8001f58:	79fb      	ldrb	r3, [r7, #7]
 8001f5a:	4915      	ldr	r1, [pc, #84]	@ (8001fb0 <BSP_PB_Init+0xd0>)
 8001f5c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001f60:	4619      	mov	r1, r3
 8001f62:	4610      	mov	r0, r2
 8001f64:	f001 ffac 	bl	8003ec0 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001f68:	79fb      	ldrb	r3, [r7, #7]
 8001f6a:	00db      	lsls	r3, r3, #3
 8001f6c:	4a0f      	ldr	r2, [pc, #60]	@ (8001fac <BSP_PB_Init+0xcc>)
 8001f6e:	1898      	adds	r0, r3, r2
 8001f70:	79fb      	ldrb	r3, [r7, #7]
 8001f72:	4a10      	ldr	r2, [pc, #64]	@ (8001fb4 <BSP_PB_Init+0xd4>)
 8001f74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f78:	461a      	mov	r2, r3
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	f001 ff83 	bl	8003e86 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001f80:	2028      	movs	r0, #40	@ 0x28
 8001f82:	79fb      	ldrb	r3, [r7, #7]
 8001f84:	4a0c      	ldr	r2, [pc, #48]	@ (8001fb8 <BSP_PB_Init+0xd8>)
 8001f86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	f001 fe86 	bl	8003c9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001f92:	2328      	movs	r3, #40	@ 0x28
 8001f94:	4618      	mov	r0, r3
 8001f96:	f001 fe9c 	bl	8003cd2 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001f9a:	2300      	movs	r3, #0
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3720      	adds	r7, #32
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	20000008 	.word	0x20000008
 8001fac:	200002ac 	.word	0x200002ac
 8001fb0:	080084e0 	.word	0x080084e0
 8001fb4:	20000010 	.word	0x20000010
 8001fb8:	20000014 	.word	0x20000014

08001fbc <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001fc6:	79fb      	ldrb	r3, [r7, #7]
 8001fc8:	00db      	lsls	r3, r3, #3
 8001fca:	4a04      	ldr	r2, [pc, #16]	@ (8001fdc <BSP_PB_IRQHandler+0x20>)
 8001fcc:	4413      	add	r3, r2
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f001 ff8a 	bl	8003ee8 <HAL_EXTI_IRQHandler>
}
 8001fd4:	bf00      	nop
 8001fd6:	3708      	adds	r7, #8
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	200002ac 	.word	0x200002ac

08001fe0 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001fea:	bf00      	nop
 8001fec:	370c      	adds	r7, #12
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
	...

08001ff8 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	4603      	mov	r3, r0
 8002000:	6039      	str	r1, [r7, #0]
 8002002:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8002004:	2300      	movs	r3, #0
 8002006:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8002008:	79fb      	ldrb	r3, [r7, #7]
 800200a:	2b01      	cmp	r3, #1
 800200c:	d903      	bls.n	8002016 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800200e:	f06f 0301 	mvn.w	r3, #1
 8002012:	60fb      	str	r3, [r7, #12]
 8002014:	e018      	b.n	8002048 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8002016:	79fb      	ldrb	r3, [r7, #7]
 8002018:	2294      	movs	r2, #148	@ 0x94
 800201a:	fb02 f303 	mul.w	r3, r2, r3
 800201e:	4a0d      	ldr	r2, [pc, #52]	@ (8002054 <BSP_COM_Init+0x5c>)
 8002020:	4413      	add	r3, r2
 8002022:	4618      	mov	r0, r3
 8002024:	f000 f852 	bl	80020cc <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8002028:	79fb      	ldrb	r3, [r7, #7]
 800202a:	2294      	movs	r2, #148	@ 0x94
 800202c:	fb02 f303 	mul.w	r3, r2, r3
 8002030:	4a08      	ldr	r2, [pc, #32]	@ (8002054 <BSP_COM_Init+0x5c>)
 8002032:	4413      	add	r3, r2
 8002034:	6839      	ldr	r1, [r7, #0]
 8002036:	4618      	mov	r0, r3
 8002038:	f000 f80e 	bl	8002058 <MX_LPUART1_Init>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d002      	beq.n	8002048 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8002042:	f06f 0303 	mvn.w	r3, #3
 8002046:	e000      	b.n	800204a <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8002048:	68fb      	ldr	r3, [r7, #12]
}
 800204a:	4618      	mov	r0, r3
 800204c:	3710      	adds	r7, #16
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	200002b4 	.word	0x200002b4

08002058 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8002062:	4b15      	ldr	r3, [pc, #84]	@ (80020b8 <MX_LPUART1_Init+0x60>)
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	220c      	movs	r2, #12
 8002076:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	895b      	ldrh	r3, [r3, #10]
 800207c:	461a      	mov	r2, r3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685a      	ldr	r2, [r3, #4]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	891b      	ldrh	r3, [r3, #8]
 800208e:	461a      	mov	r2, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	899b      	ldrh	r3, [r3, #12]
 8002098:	461a      	mov	r2, r3
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80020a4:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f003 fc40 	bl	800592c <HAL_UART_Init>
 80020ac:	4603      	mov	r3, r0
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	2000000c 	.word	0x2000000c

080020bc <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80020c0:	2000      	movs	r0, #0
 80020c2:	f7ff ff8d 	bl	8001fe0 <BSP_PB_Callback>
}
 80020c6:	bf00      	nop
 80020c8:	bd80      	pop	{r7, pc}
	...

080020cc <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b08a      	sub	sp, #40	@ 0x28
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80020d4:	4b22      	ldr	r3, [pc, #136]	@ (8002160 <COM1_MspInit+0x94>)
 80020d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020d8:	4a21      	ldr	r2, [pc, #132]	@ (8002160 <COM1_MspInit+0x94>)
 80020da:	f043 0301 	orr.w	r3, r3, #1
 80020de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020e0:	4b1f      	ldr	r3, [pc, #124]	@ (8002160 <COM1_MspInit+0x94>)
 80020e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020e4:	f003 0301 	and.w	r3, r3, #1
 80020e8:	613b      	str	r3, [r7, #16]
 80020ea:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80020ec:	4b1c      	ldr	r3, [pc, #112]	@ (8002160 <COM1_MspInit+0x94>)
 80020ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020f0:	4a1b      	ldr	r2, [pc, #108]	@ (8002160 <COM1_MspInit+0x94>)
 80020f2:	f043 0301 	orr.w	r3, r3, #1
 80020f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020f8:	4b19      	ldr	r3, [pc, #100]	@ (8002160 <COM1_MspInit+0x94>)
 80020fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020fc:	f003 0301 	and.w	r3, r3, #1
 8002100:	60fb      	str	r3, [r7, #12]
 8002102:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8002104:	4b16      	ldr	r3, [pc, #88]	@ (8002160 <COM1_MspInit+0x94>)
 8002106:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002108:	4a15      	ldr	r2, [pc, #84]	@ (8002160 <COM1_MspInit+0x94>)
 800210a:	f043 0301 	orr.w	r3, r3, #1
 800210e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002110:	4b13      	ldr	r3, [pc, #76]	@ (8002160 <COM1_MspInit+0x94>)
 8002112:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002114:	f003 0301 	and.w	r3, r3, #1
 8002118:	60bb      	str	r3, [r7, #8]
 800211a:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 800211c:	2304      	movs	r3, #4
 800211e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002120:	2302      	movs	r3, #2
 8002122:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8002124:	2302      	movs	r3, #2
 8002126:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002128:	2301      	movs	r3, #1
 800212a:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 800212c:	230c      	movs	r3, #12
 800212e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8002130:	f107 0314 	add.w	r3, r7, #20
 8002134:	4619      	mov	r1, r3
 8002136:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800213a:	f001 ff05 	bl	8003f48 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 800213e:	2308      	movs	r3, #8
 8002140:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8002142:	2302      	movs	r3, #2
 8002144:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8002146:	230c      	movs	r3, #12
 8002148:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 800214a:	f107 0314 	add.w	r3, r7, #20
 800214e:	4619      	mov	r1, r3
 8002150:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002154:	f001 fef8 	bl	8003f48 <HAL_GPIO_Init>
}
 8002158:	bf00      	nop
 800215a:	3728      	adds	r7, #40	@ 0x28
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	40021000 	.word	0x40021000

08002164 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800216a:	2300      	movs	r3, #0
 800216c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800216e:	2003      	movs	r0, #3
 8002170:	f001 fd8a 	bl	8003c88 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002174:	2000      	movs	r0, #0
 8002176:	f000 f80d 	bl	8002194 <HAL_InitTick>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d002      	beq.n	8002186 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	71fb      	strb	r3, [r7, #7]
 8002184:	e001      	b.n	800218a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002186:	f7ff fc5d 	bl	8001a44 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800218a:	79fb      	ldrb	r3, [r7, #7]

}
 800218c:	4618      	mov	r0, r3
 800218e:	3708      	adds	r7, #8
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800219c:	2300      	movs	r3, #0
 800219e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80021a0:	4b16      	ldr	r3, [pc, #88]	@ (80021fc <HAL_InitTick+0x68>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d022      	beq.n	80021ee <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80021a8:	4b15      	ldr	r3, [pc, #84]	@ (8002200 <HAL_InitTick+0x6c>)
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	4b13      	ldr	r3, [pc, #76]	@ (80021fc <HAL_InitTick+0x68>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80021b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80021b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80021bc:	4618      	mov	r0, r3
 80021be:	f001 fd96 	bl	8003cee <HAL_SYSTICK_Config>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d10f      	bne.n	80021e8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2b0f      	cmp	r3, #15
 80021cc:	d809      	bhi.n	80021e2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021ce:	2200      	movs	r2, #0
 80021d0:	6879      	ldr	r1, [r7, #4]
 80021d2:	f04f 30ff 	mov.w	r0, #4294967295
 80021d6:	f001 fd62 	bl	8003c9e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021da:	4a0a      	ldr	r2, [pc, #40]	@ (8002204 <HAL_InitTick+0x70>)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6013      	str	r3, [r2, #0]
 80021e0:	e007      	b.n	80021f2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	73fb      	strb	r3, [r7, #15]
 80021e6:	e004      	b.n	80021f2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80021e8:	2301      	movs	r3, #1
 80021ea:	73fb      	strb	r3, [r7, #15]
 80021ec:	e001      	b.n	80021f2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80021f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	3710      	adds	r7, #16
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	2000001c 	.word	0x2000001c
 8002200:	20000000 	.word	0x20000000
 8002204:	20000018 	.word	0x20000018

08002208 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800220c:	4b05      	ldr	r3, [pc, #20]	@ (8002224 <HAL_IncTick+0x1c>)
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	4b05      	ldr	r3, [pc, #20]	@ (8002228 <HAL_IncTick+0x20>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4413      	add	r3, r2
 8002216:	4a03      	ldr	r2, [pc, #12]	@ (8002224 <HAL_IncTick+0x1c>)
 8002218:	6013      	str	r3, [r2, #0]
}
 800221a:	bf00      	nop
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr
 8002224:	20000348 	.word	0x20000348
 8002228:	2000001c 	.word	0x2000001c

0800222c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  return uwTick;
 8002230:	4b03      	ldr	r3, [pc, #12]	@ (8002240 <HAL_GetTick+0x14>)
 8002232:	681b      	ldr	r3, [r3, #0]
}
 8002234:	4618      	mov	r0, r3
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	20000348 	.word	0x20000348

08002244 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800224c:	f7ff ffee 	bl	800222c <HAL_GetTick>
 8002250:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800225c:	d004      	beq.n	8002268 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800225e:	4b09      	ldr	r3, [pc, #36]	@ (8002284 <HAL_Delay+0x40>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	68fa      	ldr	r2, [r7, #12]
 8002264:	4413      	add	r3, r2
 8002266:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002268:	bf00      	nop
 800226a:	f7ff ffdf 	bl	800222c <HAL_GetTick>
 800226e:	4602      	mov	r2, r0
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	1ad3      	subs	r3, r2, r3
 8002274:	68fa      	ldr	r2, [r7, #12]
 8002276:	429a      	cmp	r2, r3
 8002278:	d8f7      	bhi.n	800226a <HAL_Delay+0x26>
  {
  }
}
 800227a:	bf00      	nop
 800227c:	bf00      	nop
 800227e:	3710      	adds	r7, #16
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	2000001c 	.word	0x2000001c

08002288 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	431a      	orrs	r2, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	609a      	str	r2, [r3, #8]
}
 80022a2:	bf00      	nop
 80022a4:	370c      	adds	r7, #12
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr

080022ae <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80022ae:	b480      	push	{r7}
 80022b0:	b083      	sub	sp, #12
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
 80022b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	431a      	orrs	r2, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	609a      	str	r2, [r3, #8]
}
 80022c8:	bf00      	nop
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr

080022d4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	370c      	adds	r7, #12
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr

080022f0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b087      	sub	sp, #28
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	60f8      	str	r0, [r7, #12]
 80022f8:	60b9      	str	r1, [r7, #8]
 80022fa:	607a      	str	r2, [r7, #4]
 80022fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	3360      	adds	r3, #96	@ 0x60
 8002302:	461a      	mov	r2, r3
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	4413      	add	r3, r2
 800230a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	4b08      	ldr	r3, [pc, #32]	@ (8002334 <LL_ADC_SetOffset+0x44>)
 8002312:	4013      	ands	r3, r2
 8002314:	687a      	ldr	r2, [r7, #4]
 8002316:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800231a:	683a      	ldr	r2, [r7, #0]
 800231c:	430a      	orrs	r2, r1
 800231e:	4313      	orrs	r3, r2
 8002320:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002328:	bf00      	nop
 800232a:	371c      	adds	r7, #28
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr
 8002334:	03fff000 	.word	0x03fff000

08002338 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002338:	b480      	push	{r7}
 800233a:	b085      	sub	sp, #20
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	3360      	adds	r3, #96	@ 0x60
 8002346:	461a      	mov	r2, r3
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	4413      	add	r3, r2
 800234e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002358:	4618      	mov	r0, r3
 800235a:	3714      	adds	r7, #20
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr

08002364 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002364:	b480      	push	{r7}
 8002366:	b087      	sub	sp, #28
 8002368:	af00      	add	r7, sp, #0
 800236a:	60f8      	str	r0, [r7, #12]
 800236c:	60b9      	str	r1, [r7, #8]
 800236e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	3360      	adds	r3, #96	@ 0x60
 8002374:	461a      	mov	r2, r3
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	4413      	add	r3, r2
 800237c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	431a      	orrs	r2, r3
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800238e:	bf00      	nop
 8002390:	371c      	adds	r7, #28
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr

0800239a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800239a:	b480      	push	{r7}
 800239c:	b087      	sub	sp, #28
 800239e:	af00      	add	r7, sp, #0
 80023a0:	60f8      	str	r0, [r7, #12]
 80023a2:	60b9      	str	r1, [r7, #8]
 80023a4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	3360      	adds	r3, #96	@ 0x60
 80023aa:	461a      	mov	r2, r3
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	4413      	add	r3, r2
 80023b2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	431a      	orrs	r2, r3
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80023c4:	bf00      	nop
 80023c6:	371c      	adds	r7, #28
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr

080023d0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b087      	sub	sp, #28
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	60f8      	str	r0, [r7, #12]
 80023d8:	60b9      	str	r1, [r7, #8]
 80023da:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	3360      	adds	r3, #96	@ 0x60
 80023e0:	461a      	mov	r2, r3
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	009b      	lsls	r3, r3, #2
 80023e6:	4413      	add	r3, r2
 80023e8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	431a      	orrs	r2, r3
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80023fa:	bf00      	nop
 80023fc:	371c      	adds	r7, #28
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr

08002406 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002406:	b480      	push	{r7}
 8002408:	b083      	sub	sp, #12
 800240a:	af00      	add	r7, sp, #0
 800240c:	6078      	str	r0, [r7, #4]
 800240e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	695b      	ldr	r3, [r3, #20]
 8002414:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	431a      	orrs	r2, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	615a      	str	r2, [r3, #20]
}
 8002420:	bf00      	nop
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800243c:	2b00      	cmp	r3, #0
 800243e:	d101      	bne.n	8002444 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002440:	2301      	movs	r3, #1
 8002442:	e000      	b.n	8002446 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002444:	2300      	movs	r3, #0
}
 8002446:	4618      	mov	r0, r3
 8002448:	370c      	adds	r7, #12
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr

08002452 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002452:	b480      	push	{r7}
 8002454:	b087      	sub	sp, #28
 8002456:	af00      	add	r7, sp, #0
 8002458:	60f8      	str	r0, [r7, #12]
 800245a:	60b9      	str	r1, [r7, #8]
 800245c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	3330      	adds	r3, #48	@ 0x30
 8002462:	461a      	mov	r2, r3
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	0a1b      	lsrs	r3, r3, #8
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	f003 030c 	and.w	r3, r3, #12
 800246e:	4413      	add	r3, r2
 8002470:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	f003 031f 	and.w	r3, r3, #31
 800247c:	211f      	movs	r1, #31
 800247e:	fa01 f303 	lsl.w	r3, r1, r3
 8002482:	43db      	mvns	r3, r3
 8002484:	401a      	ands	r2, r3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	0e9b      	lsrs	r3, r3, #26
 800248a:	f003 011f 	and.w	r1, r3, #31
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	f003 031f 	and.w	r3, r3, #31
 8002494:	fa01 f303 	lsl.w	r3, r1, r3
 8002498:	431a      	orrs	r2, r3
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800249e:	bf00      	nop
 80024a0:	371c      	adds	r7, #28
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr

080024aa <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80024aa:	b480      	push	{r7}
 80024ac:	b087      	sub	sp, #28
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	60f8      	str	r0, [r7, #12]
 80024b2:	60b9      	str	r1, [r7, #8]
 80024b4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	3314      	adds	r3, #20
 80024ba:	461a      	mov	r2, r3
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	0e5b      	lsrs	r3, r3, #25
 80024c0:	009b      	lsls	r3, r3, #2
 80024c2:	f003 0304 	and.w	r3, r3, #4
 80024c6:	4413      	add	r3, r2
 80024c8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	0d1b      	lsrs	r3, r3, #20
 80024d2:	f003 031f 	and.w	r3, r3, #31
 80024d6:	2107      	movs	r1, #7
 80024d8:	fa01 f303 	lsl.w	r3, r1, r3
 80024dc:	43db      	mvns	r3, r3
 80024de:	401a      	ands	r2, r3
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	0d1b      	lsrs	r3, r3, #20
 80024e4:	f003 031f 	and.w	r3, r3, #31
 80024e8:	6879      	ldr	r1, [r7, #4]
 80024ea:	fa01 f303 	lsl.w	r3, r1, r3
 80024ee:	431a      	orrs	r2, r3
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80024f4:	bf00      	nop
 80024f6:	371c      	adds	r7, #28
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002500:	b480      	push	{r7}
 8002502:	b085      	sub	sp, #20
 8002504:	af00      	add	r7, sp, #0
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	60b9      	str	r1, [r7, #8]
 800250a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002518:	43db      	mvns	r3, r3
 800251a:	401a      	ands	r2, r3
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f003 0318 	and.w	r3, r3, #24
 8002522:	4908      	ldr	r1, [pc, #32]	@ (8002544 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002524:	40d9      	lsrs	r1, r3
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	400b      	ands	r3, r1
 800252a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800252e:	431a      	orrs	r2, r3
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002536:	bf00      	nop
 8002538:	3714      	adds	r7, #20
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	0007ffff 	.word	0x0007ffff

08002548 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f003 031f 	and.w	r3, r3, #31
}
 8002558:	4618      	mov	r0, r3
 800255a:	370c      	adds	r7, #12
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr

08002564 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002574:	4618      	mov	r0, r3
 8002576:	370c      	adds	r7, #12
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr

08002580 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002590:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	6093      	str	r3, [r2, #8]
}
 8002598:	bf00      	nop
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr

080025a4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80025b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80025b8:	d101      	bne.n	80025be <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80025ba:	2301      	movs	r3, #1
 80025bc:	e000      	b.n	80025c0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80025be:	2300      	movs	r3, #0
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	370c      	adds	r7, #12
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr

080025cc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80025dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80025e0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80025e8:	bf00      	nop
 80025ea:	370c      	adds	r7, #12
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr

080025f4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002604:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002608:	d101      	bne.n	800260e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800260a:	2301      	movs	r3, #1
 800260c:	e000      	b.n	8002610 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800260e:	2300      	movs	r3, #0
}
 8002610:	4618      	mov	r0, r3
 8002612:	370c      	adds	r7, #12
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800262c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002630:	f043 0201 	orr.w	r2, r3, #1
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002638:	bf00      	nop
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002654:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002658:	f043 0202 	orr.w	r2, r3, #2
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002660:	bf00      	nop
 8002662:	370c      	adds	r7, #12
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f003 0301 	and.w	r3, r3, #1
 800267c:	2b01      	cmp	r3, #1
 800267e:	d101      	bne.n	8002684 <LL_ADC_IsEnabled+0x18>
 8002680:	2301      	movs	r3, #1
 8002682:	e000      	b.n	8002686 <LL_ADC_IsEnabled+0x1a>
 8002684:	2300      	movs	r3, #0
}
 8002686:	4618      	mov	r0, r3
 8002688:	370c      	adds	r7, #12
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr

08002692 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002692:	b480      	push	{r7}
 8002694:	b083      	sub	sp, #12
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	f003 0302 	and.w	r3, r3, #2
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d101      	bne.n	80026aa <LL_ADC_IsDisableOngoing+0x18>
 80026a6:	2301      	movs	r3, #1
 80026a8:	e000      	b.n	80026ac <LL_ADC_IsDisableOngoing+0x1a>
 80026aa:	2300      	movs	r3, #0
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr

080026b8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80026c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026cc:	f043 0204 	orr.w	r2, r3, #4
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80026d4:	bf00      	nop
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr

080026e0 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80026f0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026f4:	f043 0210 	orr.w	r2, r3, #16
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80026fc:	bf00      	nop
 80026fe:	370c      	adds	r7, #12
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr

08002708 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	f003 0304 	and.w	r3, r3, #4
 8002718:	2b04      	cmp	r3, #4
 800271a:	d101      	bne.n	8002720 <LL_ADC_REG_IsConversionOngoing+0x18>
 800271c:	2301      	movs	r3, #1
 800271e:	e000      	b.n	8002722 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002720:	2300      	movs	r3, #0
}
 8002722:	4618      	mov	r0, r3
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr

0800272e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800272e:	b480      	push	{r7}
 8002730:	b083      	sub	sp, #12
 8002732:	af00      	add	r7, sp, #0
 8002734:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800273e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002742:	f043 0220 	orr.w	r2, r3, #32
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800274a:	bf00      	nop
 800274c:	370c      	adds	r7, #12
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr

08002756 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002756:	b480      	push	{r7}
 8002758:	b083      	sub	sp, #12
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	f003 0308 	and.w	r3, r3, #8
 8002766:	2b08      	cmp	r3, #8
 8002768:	d101      	bne.n	800276e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800276a:	2301      	movs	r3, #1
 800276c:	e000      	b.n	8002770 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800276e:	2300      	movs	r3, #0
}
 8002770:	4618      	mov	r0, r3
 8002772:	370c      	adds	r7, #12
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr

0800277c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800277c:	b590      	push	{r4, r7, lr}
 800277e:	b089      	sub	sp, #36	@ 0x24
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002784:	2300      	movs	r3, #0
 8002786:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002788:	2300      	movs	r3, #0
 800278a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d101      	bne.n	8002796 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e167      	b.n	8002a66 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	695b      	ldr	r3, [r3, #20]
 800279a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d109      	bne.n	80027b8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027a4:	6878      	ldr	r0, [r7, #4]
 80027a6:	f7ff f971 	bl	8001a8c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4618      	mov	r0, r3
 80027be:	f7ff fef1 	bl	80025a4 <LL_ADC_IsDeepPowerDownEnabled>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d004      	beq.n	80027d2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7ff fed7 	bl	8002580 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7ff ff0c 	bl	80025f4 <LL_ADC_IsInternalRegulatorEnabled>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d115      	bne.n	800280e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7ff fef0 	bl	80025cc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80027ec:	4ba0      	ldr	r3, [pc, #640]	@ (8002a70 <HAL_ADC_Init+0x2f4>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	099b      	lsrs	r3, r3, #6
 80027f2:	4aa0      	ldr	r2, [pc, #640]	@ (8002a74 <HAL_ADC_Init+0x2f8>)
 80027f4:	fba2 2303 	umull	r2, r3, r2, r3
 80027f8:	099b      	lsrs	r3, r3, #6
 80027fa:	3301      	adds	r3, #1
 80027fc:	005b      	lsls	r3, r3, #1
 80027fe:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002800:	e002      	b.n	8002808 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	3b01      	subs	r3, #1
 8002806:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d1f9      	bne.n	8002802 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4618      	mov	r0, r3
 8002814:	f7ff feee 	bl	80025f4 <LL_ADC_IsInternalRegulatorEnabled>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d10d      	bne.n	800283a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002822:	f043 0210 	orr.w	r2, r3, #16
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800282e:	f043 0201 	orr.w	r2, r3, #1
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4618      	mov	r0, r3
 8002840:	f7ff ff62 	bl	8002708 <LL_ADC_REG_IsConversionOngoing>
 8002844:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800284a:	f003 0310 	and.w	r3, r3, #16
 800284e:	2b00      	cmp	r3, #0
 8002850:	f040 8100 	bne.w	8002a54 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	2b00      	cmp	r3, #0
 8002858:	f040 80fc 	bne.w	8002a54 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002860:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002864:	f043 0202 	orr.w	r2, r3, #2
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4618      	mov	r0, r3
 8002872:	f7ff fefb 	bl	800266c <LL_ADC_IsEnabled>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d111      	bne.n	80028a0 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800287c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002880:	f7ff fef4 	bl	800266c <LL_ADC_IsEnabled>
 8002884:	4604      	mov	r4, r0
 8002886:	487c      	ldr	r0, [pc, #496]	@ (8002a78 <HAL_ADC_Init+0x2fc>)
 8002888:	f7ff fef0 	bl	800266c <LL_ADC_IsEnabled>
 800288c:	4603      	mov	r3, r0
 800288e:	4323      	orrs	r3, r4
 8002890:	2b00      	cmp	r3, #0
 8002892:	d105      	bne.n	80028a0 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	4619      	mov	r1, r3
 800289a:	4878      	ldr	r0, [pc, #480]	@ (8002a7c <HAL_ADC_Init+0x300>)
 800289c:	f7ff fcf4 	bl	8002288 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	7f5b      	ldrb	r3, [r3, #29]
 80028a4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80028aa:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80028b0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80028b6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028be:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80028c0:	4313      	orrs	r3, r2
 80028c2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d106      	bne.n	80028dc <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d2:	3b01      	subs	r3, #1
 80028d4:	045b      	lsls	r3, r3, #17
 80028d6:	69ba      	ldr	r2, [r7, #24]
 80028d8:	4313      	orrs	r3, r2
 80028da:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d009      	beq.n	80028f8 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028e8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80028f2:	69ba      	ldr	r2, [r7, #24]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	68da      	ldr	r2, [r3, #12]
 80028fe:	4b60      	ldr	r3, [pc, #384]	@ (8002a80 <HAL_ADC_Init+0x304>)
 8002900:	4013      	ands	r3, r2
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	6812      	ldr	r2, [r2, #0]
 8002906:	69b9      	ldr	r1, [r7, #24]
 8002908:	430b      	orrs	r3, r1
 800290a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	691b      	ldr	r3, [r3, #16]
 8002912:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	430a      	orrs	r2, r1
 8002920:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4618      	mov	r0, r3
 8002928:	f7ff ff15 	bl	8002756 <LL_ADC_INJ_IsConversionOngoing>
 800292c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d16d      	bne.n	8002a10 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d16a      	bne.n	8002a10 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800293e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002946:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002948:	4313      	orrs	r3, r2
 800294a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002956:	f023 0302 	bic.w	r3, r3, #2
 800295a:	687a      	ldr	r2, [r7, #4]
 800295c:	6812      	ldr	r2, [r2, #0]
 800295e:	69b9      	ldr	r1, [r7, #24]
 8002960:	430b      	orrs	r3, r1
 8002962:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	691b      	ldr	r3, [r3, #16]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d017      	beq.n	800299c <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	691a      	ldr	r2, [r3, #16]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800297a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002984:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002988:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800298c:	687a      	ldr	r2, [r7, #4]
 800298e:	6911      	ldr	r1, [r2, #16]
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	6812      	ldr	r2, [r2, #0]
 8002994:	430b      	orrs	r3, r1
 8002996:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800299a:	e013      	b.n	80029c4 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	691a      	ldr	r2, [r3, #16]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80029aa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80029b4:	687a      	ldr	r2, [r7, #4]
 80029b6:	6812      	ldr	r2, [r2, #0]
 80029b8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80029bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029c0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d118      	bne.n	8002a00 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	691b      	ldr	r3, [r3, #16]
 80029d4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80029d8:	f023 0304 	bic.w	r3, r3, #4
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80029e4:	4311      	orrs	r1, r2
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80029ea:	4311      	orrs	r1, r2
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80029f0:	430a      	orrs	r2, r1
 80029f2:	431a      	orrs	r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f042 0201 	orr.w	r2, r2, #1
 80029fc:	611a      	str	r2, [r3, #16]
 80029fe:	e007      	b.n	8002a10 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	691a      	ldr	r2, [r3, #16]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f022 0201 	bic.w	r2, r2, #1
 8002a0e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	695b      	ldr	r3, [r3, #20]
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d10c      	bne.n	8002a32 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1e:	f023 010f 	bic.w	r1, r3, #15
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6a1b      	ldr	r3, [r3, #32]
 8002a26:	1e5a      	subs	r2, r3, #1
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002a30:	e007      	b.n	8002a42 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f022 020f 	bic.w	r2, r2, #15
 8002a40:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a46:	f023 0303 	bic.w	r3, r3, #3
 8002a4a:	f043 0201 	orr.w	r2, r3, #1
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a52:	e007      	b.n	8002a64 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a58:	f043 0210 	orr.w	r2, r3, #16
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002a64:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3724      	adds	r7, #36	@ 0x24
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd90      	pop	{r4, r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	20000000 	.word	0x20000000
 8002a74:	053e2d63 	.word	0x053e2d63
 8002a78:	50000100 	.word	0x50000100
 8002a7c:	50000300 	.word	0x50000300
 8002a80:	fff04007 	.word	0xfff04007

08002a84 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b086      	sub	sp, #24
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a8c:	4859      	ldr	r0, [pc, #356]	@ (8002bf4 <HAL_ADC_Start+0x170>)
 8002a8e:	f7ff fd5b 	bl	8002548 <LL_ADC_GetMultimode>
 8002a92:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f7ff fe35 	bl	8002708 <LL_ADC_REG_IsConversionOngoing>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	f040 809f 	bne.w	8002be4 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d101      	bne.n	8002ab4 <HAL_ADC_Start+0x30>
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	e09a      	b.n	8002bea <HAL_ADC_Start+0x166>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002abc:	6878      	ldr	r0, [r7, #4]
 8002abe:	f000 fe63 	bl	8003788 <ADC_Enable>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002ac6:	7dfb      	ldrb	r3, [r7, #23]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	f040 8086 	bne.w	8002bda <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ad2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002ad6:	f023 0301 	bic.w	r3, r3, #1
 8002ada:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a44      	ldr	r2, [pc, #272]	@ (8002bf8 <HAL_ADC_Start+0x174>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d002      	beq.n	8002af2 <HAL_ADC_Start+0x6e>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	e001      	b.n	8002af6 <HAL_ADC_Start+0x72>
 8002af2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002af6:	687a      	ldr	r2, [r7, #4]
 8002af8:	6812      	ldr	r2, [r2, #0]
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d002      	beq.n	8002b04 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d105      	bne.n	8002b10 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b08:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b1c:	d106      	bne.n	8002b2c <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b22:	f023 0206 	bic.w	r2, r3, #6
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	661a      	str	r2, [r3, #96]	@ 0x60
 8002b2a:	e002      	b.n	8002b32 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	221c      	movs	r2, #28
 8002b38:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a2c      	ldr	r2, [pc, #176]	@ (8002bf8 <HAL_ADC_Start+0x174>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d002      	beq.n	8002b52 <HAL_ADC_Start+0xce>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	e001      	b.n	8002b56 <HAL_ADC_Start+0xd2>
 8002b52:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	6812      	ldr	r2, [r2, #0]
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d008      	beq.n	8002b70 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d005      	beq.n	8002b70 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	2b05      	cmp	r3, #5
 8002b68:	d002      	beq.n	8002b70 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	2b09      	cmp	r3, #9
 8002b6e:	d114      	bne.n	8002b9a <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d007      	beq.n	8002b8e <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b82:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002b86:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7ff fd90 	bl	80026b8 <LL_ADC_REG_StartConversion>
 8002b98:	e026      	b.n	8002be8 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b9e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a13      	ldr	r2, [pc, #76]	@ (8002bf8 <HAL_ADC_Start+0x174>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d002      	beq.n	8002bb6 <HAL_ADC_Start+0x132>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	e001      	b.n	8002bba <HAL_ADC_Start+0x136>
 8002bb6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002bba:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d00f      	beq.n	8002be8 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bcc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002bd0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002bd8:	e006      	b.n	8002be8 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002be2:	e001      	b.n	8002be8 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002be4:	2302      	movs	r3, #2
 8002be6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002be8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3718      	adds	r7, #24
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	50000300 	.word	0x50000300
 8002bf8:	50000100 	.word	0x50000100

08002bfc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b084      	sub	sp, #16
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d101      	bne.n	8002c12 <HAL_ADC_Stop+0x16>
 8002c0e:	2302      	movs	r3, #2
 8002c10:	e023      	b.n	8002c5a <HAL_ADC_Stop+0x5e>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2201      	movs	r2, #1
 8002c16:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002c1a:	2103      	movs	r1, #3
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f000 fcf7 	bl	8003610 <ADC_ConversionStop>
 8002c22:	4603      	mov	r3, r0
 8002c24:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002c26:	7bfb      	ldrb	r3, [r7, #15]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d111      	bne.n	8002c50 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f000 fe31 	bl	8003894 <ADC_Disable>
 8002c32:	4603      	mov	r3, r0
 8002c34:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002c36:	7bfb      	ldrb	r3, [r7, #15]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d109      	bne.n	8002c50 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c40:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002c44:	f023 0301 	bic.w	r3, r3, #1
 8002c48:	f043 0201 	orr.w	r2, r3, #1
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3710      	adds	r7, #16
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
	...

08002c64 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b088      	sub	sp, #32
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
 8002c6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c6e:	4867      	ldr	r0, [pc, #412]	@ (8002e0c <HAL_ADC_PollForConversion+0x1a8>)
 8002c70:	f7ff fc6a 	bl	8002548 <LL_ADC_GetMultimode>
 8002c74:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	699b      	ldr	r3, [r3, #24]
 8002c7a:	2b08      	cmp	r3, #8
 8002c7c:	d102      	bne.n	8002c84 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002c7e:	2308      	movs	r3, #8
 8002c80:	61fb      	str	r3, [r7, #28]
 8002c82:	e02a      	b.n	8002cda <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d005      	beq.n	8002c96 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	2b05      	cmp	r3, #5
 8002c8e:	d002      	beq.n	8002c96 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	2b09      	cmp	r3, #9
 8002c94:	d111      	bne.n	8002cba <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	f003 0301 	and.w	r3, r3, #1
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d007      	beq.n	8002cb4 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ca8:	f043 0220 	orr.w	r2, r3, #32
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e0a6      	b.n	8002e02 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002cb4:	2304      	movs	r3, #4
 8002cb6:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002cb8:	e00f      	b.n	8002cda <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002cba:	4854      	ldr	r0, [pc, #336]	@ (8002e0c <HAL_ADC_PollForConversion+0x1a8>)
 8002cbc:	f7ff fc52 	bl	8002564 <LL_ADC_GetMultiDMATransfer>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d007      	beq.n	8002cd6 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cca:	f043 0220 	orr.w	r2, r3, #32
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e095      	b.n	8002e02 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002cd6:	2304      	movs	r3, #4
 8002cd8:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002cda:	f7ff faa7 	bl	800222c <HAL_GetTick>
 8002cde:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002ce0:	e021      	b.n	8002d26 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ce8:	d01d      	beq.n	8002d26 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002cea:	f7ff fa9f 	bl	800222c <HAL_GetTick>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	683a      	ldr	r2, [r7, #0]
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d302      	bcc.n	8002d00 <HAL_ADC_PollForConversion+0x9c>
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d112      	bne.n	8002d26 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	4013      	ands	r3, r2
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d10b      	bne.n	8002d26 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d12:	f043 0204 	orr.w	r2, r3, #4
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e06d      	b.n	8002e02 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	4013      	ands	r3, r2
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d0d6      	beq.n	8002ce2 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d38:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7ff fb71 	bl	800242c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d01c      	beq.n	8002d8a <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	7f5b      	ldrb	r3, [r3, #29]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d118      	bne.n	8002d8a <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0308 	and.w	r3, r3, #8
 8002d62:	2b08      	cmp	r3, #8
 8002d64:	d111      	bne.n	8002d8a <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d6a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d76:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d105      	bne.n	8002d8a <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d82:	f043 0201 	orr.w	r2, r3, #1
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a20      	ldr	r2, [pc, #128]	@ (8002e10 <HAL_ADC_PollForConversion+0x1ac>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d002      	beq.n	8002d9a <HAL_ADC_PollForConversion+0x136>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	e001      	b.n	8002d9e <HAL_ADC_PollForConversion+0x13a>
 8002d9a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	6812      	ldr	r2, [r2, #0]
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d008      	beq.n	8002db8 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d005      	beq.n	8002db8 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	2b05      	cmp	r3, #5
 8002db0:	d002      	beq.n	8002db8 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	2b09      	cmp	r3, #9
 8002db6:	d104      	bne.n	8002dc2 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	61bb      	str	r3, [r7, #24]
 8002dc0:	e00d      	b.n	8002dde <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a12      	ldr	r2, [pc, #72]	@ (8002e10 <HAL_ADC_PollForConversion+0x1ac>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d002      	beq.n	8002dd2 <HAL_ADC_PollForConversion+0x16e>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	e001      	b.n	8002dd6 <HAL_ADC_PollForConversion+0x172>
 8002dd2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002dd6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	2b08      	cmp	r3, #8
 8002de2:	d104      	bne.n	8002dee <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	2208      	movs	r2, #8
 8002dea:	601a      	str	r2, [r3, #0]
 8002dec:	e008      	b.n	8002e00 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d103      	bne.n	8002e00 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	220c      	movs	r2, #12
 8002dfe:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002e00:	2300      	movs	r3, #0
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3720      	adds	r7, #32
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	50000300 	.word	0x50000300
 8002e10:	50000100 	.word	0x50000100

08002e14 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr
	...

08002e30 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b0b6      	sub	sp, #216	@ 0xd8
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002e40:	2300      	movs	r3, #0
 8002e42:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d101      	bne.n	8002e52 <HAL_ADC_ConfigChannel+0x22>
 8002e4e:	2302      	movs	r3, #2
 8002e50:	e3c8      	b.n	80035e4 <HAL_ADC_ConfigChannel+0x7b4>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2201      	movs	r2, #1
 8002e56:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f7ff fc52 	bl	8002708 <LL_ADC_REG_IsConversionOngoing>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	f040 83ad 	bne.w	80035c6 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6818      	ldr	r0, [r3, #0]
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	6859      	ldr	r1, [r3, #4]
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	461a      	mov	r2, r3
 8002e7a:	f7ff faea 	bl	8002452 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4618      	mov	r0, r3
 8002e84:	f7ff fc40 	bl	8002708 <LL_ADC_REG_IsConversionOngoing>
 8002e88:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7ff fc60 	bl	8002756 <LL_ADC_INJ_IsConversionOngoing>
 8002e96:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e9a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	f040 81d9 	bne.w	8003256 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ea4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f040 81d4 	bne.w	8003256 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002eb6:	d10f      	bne.n	8002ed8 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6818      	ldr	r0, [r3, #0]
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	f7ff faf1 	bl	80024aa <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7ff fa98 	bl	8002406 <LL_ADC_SetSamplingTimeCommonConfig>
 8002ed6:	e00e      	b.n	8002ef6 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6818      	ldr	r0, [r3, #0]
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	6819      	ldr	r1, [r3, #0]
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	f7ff fae0 	bl	80024aa <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	2100      	movs	r1, #0
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7ff fa88 	bl	8002406 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	695a      	ldr	r2, [r3, #20]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	08db      	lsrs	r3, r3, #3
 8002f02:	f003 0303 	and.w	r3, r3, #3
 8002f06:	005b      	lsls	r3, r3, #1
 8002f08:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	691b      	ldr	r3, [r3, #16]
 8002f14:	2b04      	cmp	r3, #4
 8002f16:	d022      	beq.n	8002f5e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6818      	ldr	r0, [r3, #0]
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	6919      	ldr	r1, [r3, #16]
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002f28:	f7ff f9e2 	bl	80022f0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6818      	ldr	r0, [r3, #0]
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	6919      	ldr	r1, [r3, #16]
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	699b      	ldr	r3, [r3, #24]
 8002f38:	461a      	mov	r2, r3
 8002f3a:	f7ff fa2e 	bl	800239a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6818      	ldr	r0, [r3, #0]
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d102      	bne.n	8002f54 <HAL_ADC_ConfigChannel+0x124>
 8002f4e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f52:	e000      	b.n	8002f56 <HAL_ADC_ConfigChannel+0x126>
 8002f54:	2300      	movs	r3, #0
 8002f56:	461a      	mov	r2, r3
 8002f58:	f7ff fa3a 	bl	80023d0 <LL_ADC_SetOffsetSaturation>
 8002f5c:	e17b      	b.n	8003256 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	2100      	movs	r1, #0
 8002f64:	4618      	mov	r0, r3
 8002f66:	f7ff f9e7 	bl	8002338 <LL_ADC_GetOffsetChannel>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d10a      	bne.n	8002f8a <HAL_ADC_ConfigChannel+0x15a>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	2100      	movs	r1, #0
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7ff f9dc 	bl	8002338 <LL_ADC_GetOffsetChannel>
 8002f80:	4603      	mov	r3, r0
 8002f82:	0e9b      	lsrs	r3, r3, #26
 8002f84:	f003 021f 	and.w	r2, r3, #31
 8002f88:	e01e      	b.n	8002fc8 <HAL_ADC_ConfigChannel+0x198>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2100      	movs	r1, #0
 8002f90:	4618      	mov	r0, r3
 8002f92:	f7ff f9d1 	bl	8002338 <LL_ADC_GetOffsetChannel>
 8002f96:	4603      	mov	r3, r0
 8002f98:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f9c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002fa0:	fa93 f3a3 	rbit	r3, r3
 8002fa4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002fa8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002fac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002fb0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d101      	bne.n	8002fbc <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8002fb8:	2320      	movs	r3, #32
 8002fba:	e004      	b.n	8002fc6 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8002fbc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002fc0:	fab3 f383 	clz	r3, r3
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d105      	bne.n	8002fe0 <HAL_ADC_ConfigChannel+0x1b0>
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	0e9b      	lsrs	r3, r3, #26
 8002fda:	f003 031f 	and.w	r3, r3, #31
 8002fde:	e018      	b.n	8003012 <HAL_ADC_ConfigChannel+0x1e2>
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fe8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002fec:	fa93 f3a3 	rbit	r3, r3
 8002ff0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002ff4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ff8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002ffc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003000:	2b00      	cmp	r3, #0
 8003002:	d101      	bne.n	8003008 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8003004:	2320      	movs	r3, #32
 8003006:	e004      	b.n	8003012 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003008:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800300c:	fab3 f383 	clz	r3, r3
 8003010:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003012:	429a      	cmp	r2, r3
 8003014:	d106      	bne.n	8003024 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2200      	movs	r2, #0
 800301c:	2100      	movs	r1, #0
 800301e:	4618      	mov	r0, r3
 8003020:	f7ff f9a0 	bl	8002364 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	2101      	movs	r1, #1
 800302a:	4618      	mov	r0, r3
 800302c:	f7ff f984 	bl	8002338 <LL_ADC_GetOffsetChannel>
 8003030:	4603      	mov	r3, r0
 8003032:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003036:	2b00      	cmp	r3, #0
 8003038:	d10a      	bne.n	8003050 <HAL_ADC_ConfigChannel+0x220>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	2101      	movs	r1, #1
 8003040:	4618      	mov	r0, r3
 8003042:	f7ff f979 	bl	8002338 <LL_ADC_GetOffsetChannel>
 8003046:	4603      	mov	r3, r0
 8003048:	0e9b      	lsrs	r3, r3, #26
 800304a:	f003 021f 	and.w	r2, r3, #31
 800304e:	e01e      	b.n	800308e <HAL_ADC_ConfigChannel+0x25e>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2101      	movs	r1, #1
 8003056:	4618      	mov	r0, r3
 8003058:	f7ff f96e 	bl	8002338 <LL_ADC_GetOffsetChannel>
 800305c:	4603      	mov	r3, r0
 800305e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003062:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003066:	fa93 f3a3 	rbit	r3, r3
 800306a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800306e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003072:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003076:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800307a:	2b00      	cmp	r3, #0
 800307c:	d101      	bne.n	8003082 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800307e:	2320      	movs	r3, #32
 8003080:	e004      	b.n	800308c <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8003082:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003086:	fab3 f383 	clz	r3, r3
 800308a:	b2db      	uxtb	r3, r3
 800308c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003096:	2b00      	cmp	r3, #0
 8003098:	d105      	bne.n	80030a6 <HAL_ADC_ConfigChannel+0x276>
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	0e9b      	lsrs	r3, r3, #26
 80030a0:	f003 031f 	and.w	r3, r3, #31
 80030a4:	e018      	b.n	80030d8 <HAL_ADC_ConfigChannel+0x2a8>
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ae:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80030b2:	fa93 f3a3 	rbit	r3, r3
 80030b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80030ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80030c2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d101      	bne.n	80030ce <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80030ca:	2320      	movs	r3, #32
 80030cc:	e004      	b.n	80030d8 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80030ce:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80030d2:	fab3 f383 	clz	r3, r3
 80030d6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80030d8:	429a      	cmp	r2, r3
 80030da:	d106      	bne.n	80030ea <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	2200      	movs	r2, #0
 80030e2:	2101      	movs	r1, #1
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7ff f93d 	bl	8002364 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	2102      	movs	r1, #2
 80030f0:	4618      	mov	r0, r3
 80030f2:	f7ff f921 	bl	8002338 <LL_ADC_GetOffsetChannel>
 80030f6:	4603      	mov	r3, r0
 80030f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d10a      	bne.n	8003116 <HAL_ADC_ConfigChannel+0x2e6>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2102      	movs	r1, #2
 8003106:	4618      	mov	r0, r3
 8003108:	f7ff f916 	bl	8002338 <LL_ADC_GetOffsetChannel>
 800310c:	4603      	mov	r3, r0
 800310e:	0e9b      	lsrs	r3, r3, #26
 8003110:	f003 021f 	and.w	r2, r3, #31
 8003114:	e01e      	b.n	8003154 <HAL_ADC_ConfigChannel+0x324>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	2102      	movs	r1, #2
 800311c:	4618      	mov	r0, r3
 800311e:	f7ff f90b 	bl	8002338 <LL_ADC_GetOffsetChannel>
 8003122:	4603      	mov	r3, r0
 8003124:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003128:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800312c:	fa93 f3a3 	rbit	r3, r3
 8003130:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003134:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003138:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800313c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003140:	2b00      	cmp	r3, #0
 8003142:	d101      	bne.n	8003148 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8003144:	2320      	movs	r3, #32
 8003146:	e004      	b.n	8003152 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8003148:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800314c:	fab3 f383 	clz	r3, r3
 8003150:	b2db      	uxtb	r3, r3
 8003152:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800315c:	2b00      	cmp	r3, #0
 800315e:	d105      	bne.n	800316c <HAL_ADC_ConfigChannel+0x33c>
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	0e9b      	lsrs	r3, r3, #26
 8003166:	f003 031f 	and.w	r3, r3, #31
 800316a:	e016      	b.n	800319a <HAL_ADC_ConfigChannel+0x36a>
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003174:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003178:	fa93 f3a3 	rbit	r3, r3
 800317c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800317e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003180:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003184:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003188:	2b00      	cmp	r3, #0
 800318a:	d101      	bne.n	8003190 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 800318c:	2320      	movs	r3, #32
 800318e:	e004      	b.n	800319a <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8003190:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003194:	fab3 f383 	clz	r3, r3
 8003198:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800319a:	429a      	cmp	r2, r3
 800319c:	d106      	bne.n	80031ac <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	2200      	movs	r2, #0
 80031a4:	2102      	movs	r1, #2
 80031a6:	4618      	mov	r0, r3
 80031a8:	f7ff f8dc 	bl	8002364 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	2103      	movs	r1, #3
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7ff f8c0 	bl	8002338 <LL_ADC_GetOffsetChannel>
 80031b8:	4603      	mov	r3, r0
 80031ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d10a      	bne.n	80031d8 <HAL_ADC_ConfigChannel+0x3a8>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	2103      	movs	r1, #3
 80031c8:	4618      	mov	r0, r3
 80031ca:	f7ff f8b5 	bl	8002338 <LL_ADC_GetOffsetChannel>
 80031ce:	4603      	mov	r3, r0
 80031d0:	0e9b      	lsrs	r3, r3, #26
 80031d2:	f003 021f 	and.w	r2, r3, #31
 80031d6:	e017      	b.n	8003208 <HAL_ADC_ConfigChannel+0x3d8>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	2103      	movs	r1, #3
 80031de:	4618      	mov	r0, r3
 80031e0:	f7ff f8aa 	bl	8002338 <LL_ADC_GetOffsetChannel>
 80031e4:	4603      	mov	r3, r0
 80031e6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031ea:	fa93 f3a3 	rbit	r3, r3
 80031ee:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80031f0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80031f2:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80031f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d101      	bne.n	80031fe <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80031fa:	2320      	movs	r3, #32
 80031fc:	e003      	b.n	8003206 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80031fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003200:	fab3 f383 	clz	r3, r3
 8003204:	b2db      	uxtb	r3, r3
 8003206:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003210:	2b00      	cmp	r3, #0
 8003212:	d105      	bne.n	8003220 <HAL_ADC_ConfigChannel+0x3f0>
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	0e9b      	lsrs	r3, r3, #26
 800321a:	f003 031f 	and.w	r3, r3, #31
 800321e:	e011      	b.n	8003244 <HAL_ADC_ConfigChannel+0x414>
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003226:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003228:	fa93 f3a3 	rbit	r3, r3
 800322c:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800322e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003230:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003232:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003234:	2b00      	cmp	r3, #0
 8003236:	d101      	bne.n	800323c <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003238:	2320      	movs	r3, #32
 800323a:	e003      	b.n	8003244 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 800323c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800323e:	fab3 f383 	clz	r3, r3
 8003242:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003244:	429a      	cmp	r2, r3
 8003246:	d106      	bne.n	8003256 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	2200      	movs	r2, #0
 800324e:	2103      	movs	r1, #3
 8003250:	4618      	mov	r0, r3
 8003252:	f7ff f887 	bl	8002364 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4618      	mov	r0, r3
 800325c:	f7ff fa06 	bl	800266c <LL_ADC_IsEnabled>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	f040 8140 	bne.w	80034e8 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6818      	ldr	r0, [r3, #0]
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	6819      	ldr	r1, [r3, #0]
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	461a      	mov	r2, r3
 8003276:	f7ff f943 	bl	8002500 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	68db      	ldr	r3, [r3, #12]
 800327e:	4a8f      	ldr	r2, [pc, #572]	@ (80034bc <HAL_ADC_ConfigChannel+0x68c>)
 8003280:	4293      	cmp	r3, r2
 8003282:	f040 8131 	bne.w	80034e8 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003292:	2b00      	cmp	r3, #0
 8003294:	d10b      	bne.n	80032ae <HAL_ADC_ConfigChannel+0x47e>
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	0e9b      	lsrs	r3, r3, #26
 800329c:	3301      	adds	r3, #1
 800329e:	f003 031f 	and.w	r3, r3, #31
 80032a2:	2b09      	cmp	r3, #9
 80032a4:	bf94      	ite	ls
 80032a6:	2301      	movls	r3, #1
 80032a8:	2300      	movhi	r3, #0
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	e019      	b.n	80032e2 <HAL_ADC_ConfigChannel+0x4b2>
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80032b6:	fa93 f3a3 	rbit	r3, r3
 80032ba:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80032bc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032be:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80032c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d101      	bne.n	80032ca <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80032c6:	2320      	movs	r3, #32
 80032c8:	e003      	b.n	80032d2 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80032ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032cc:	fab3 f383 	clz	r3, r3
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	3301      	adds	r3, #1
 80032d4:	f003 031f 	and.w	r3, r3, #31
 80032d8:	2b09      	cmp	r3, #9
 80032da:	bf94      	ite	ls
 80032dc:	2301      	movls	r3, #1
 80032de:	2300      	movhi	r3, #0
 80032e0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d079      	beq.n	80033da <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d107      	bne.n	8003302 <HAL_ADC_ConfigChannel+0x4d2>
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	0e9b      	lsrs	r3, r3, #26
 80032f8:	3301      	adds	r3, #1
 80032fa:	069b      	lsls	r3, r3, #26
 80032fc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003300:	e015      	b.n	800332e <HAL_ADC_ConfigChannel+0x4fe>
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003308:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800330a:	fa93 f3a3 	rbit	r3, r3
 800330e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003310:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003312:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003314:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003316:	2b00      	cmp	r3, #0
 8003318:	d101      	bne.n	800331e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800331a:	2320      	movs	r3, #32
 800331c:	e003      	b.n	8003326 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800331e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003320:	fab3 f383 	clz	r3, r3
 8003324:	b2db      	uxtb	r3, r3
 8003326:	3301      	adds	r3, #1
 8003328:	069b      	lsls	r3, r3, #26
 800332a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003336:	2b00      	cmp	r3, #0
 8003338:	d109      	bne.n	800334e <HAL_ADC_ConfigChannel+0x51e>
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	0e9b      	lsrs	r3, r3, #26
 8003340:	3301      	adds	r3, #1
 8003342:	f003 031f 	and.w	r3, r3, #31
 8003346:	2101      	movs	r1, #1
 8003348:	fa01 f303 	lsl.w	r3, r1, r3
 800334c:	e017      	b.n	800337e <HAL_ADC_ConfigChannel+0x54e>
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003354:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003356:	fa93 f3a3 	rbit	r3, r3
 800335a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800335c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800335e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003360:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003362:	2b00      	cmp	r3, #0
 8003364:	d101      	bne.n	800336a <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8003366:	2320      	movs	r3, #32
 8003368:	e003      	b.n	8003372 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800336a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800336c:	fab3 f383 	clz	r3, r3
 8003370:	b2db      	uxtb	r3, r3
 8003372:	3301      	adds	r3, #1
 8003374:	f003 031f 	and.w	r3, r3, #31
 8003378:	2101      	movs	r1, #1
 800337a:	fa01 f303 	lsl.w	r3, r1, r3
 800337e:	ea42 0103 	orr.w	r1, r2, r3
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800338a:	2b00      	cmp	r3, #0
 800338c:	d10a      	bne.n	80033a4 <HAL_ADC_ConfigChannel+0x574>
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	0e9b      	lsrs	r3, r3, #26
 8003394:	3301      	adds	r3, #1
 8003396:	f003 021f 	and.w	r2, r3, #31
 800339a:	4613      	mov	r3, r2
 800339c:	005b      	lsls	r3, r3, #1
 800339e:	4413      	add	r3, r2
 80033a0:	051b      	lsls	r3, r3, #20
 80033a2:	e018      	b.n	80033d6 <HAL_ADC_ConfigChannel+0x5a6>
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033ac:	fa93 f3a3 	rbit	r3, r3
 80033b0:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80033b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80033b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d101      	bne.n	80033c0 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80033bc:	2320      	movs	r3, #32
 80033be:	e003      	b.n	80033c8 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80033c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033c2:	fab3 f383 	clz	r3, r3
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	3301      	adds	r3, #1
 80033ca:	f003 021f 	and.w	r2, r3, #31
 80033ce:	4613      	mov	r3, r2
 80033d0:	005b      	lsls	r3, r3, #1
 80033d2:	4413      	add	r3, r2
 80033d4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033d6:	430b      	orrs	r3, r1
 80033d8:	e081      	b.n	80034de <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d107      	bne.n	80033f6 <HAL_ADC_ConfigChannel+0x5c6>
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	0e9b      	lsrs	r3, r3, #26
 80033ec:	3301      	adds	r3, #1
 80033ee:	069b      	lsls	r3, r3, #26
 80033f0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80033f4:	e015      	b.n	8003422 <HAL_ADC_ConfigChannel+0x5f2>
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033fe:	fa93 f3a3 	rbit	r3, r3
 8003402:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003406:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800340a:	2b00      	cmp	r3, #0
 800340c:	d101      	bne.n	8003412 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800340e:	2320      	movs	r3, #32
 8003410:	e003      	b.n	800341a <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8003412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003414:	fab3 f383 	clz	r3, r3
 8003418:	b2db      	uxtb	r3, r3
 800341a:	3301      	adds	r3, #1
 800341c:	069b      	lsls	r3, r3, #26
 800341e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800342a:	2b00      	cmp	r3, #0
 800342c:	d109      	bne.n	8003442 <HAL_ADC_ConfigChannel+0x612>
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	0e9b      	lsrs	r3, r3, #26
 8003434:	3301      	adds	r3, #1
 8003436:	f003 031f 	and.w	r3, r3, #31
 800343a:	2101      	movs	r1, #1
 800343c:	fa01 f303 	lsl.w	r3, r1, r3
 8003440:	e017      	b.n	8003472 <HAL_ADC_ConfigChannel+0x642>
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003448:	6a3b      	ldr	r3, [r7, #32]
 800344a:	fa93 f3a3 	rbit	r3, r3
 800344e:	61fb      	str	r3, [r7, #28]
  return result;
 8003450:	69fb      	ldr	r3, [r7, #28]
 8003452:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003456:	2b00      	cmp	r3, #0
 8003458:	d101      	bne.n	800345e <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800345a:	2320      	movs	r3, #32
 800345c:	e003      	b.n	8003466 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 800345e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003460:	fab3 f383 	clz	r3, r3
 8003464:	b2db      	uxtb	r3, r3
 8003466:	3301      	adds	r3, #1
 8003468:	f003 031f 	and.w	r3, r3, #31
 800346c:	2101      	movs	r1, #1
 800346e:	fa01 f303 	lsl.w	r3, r1, r3
 8003472:	ea42 0103 	orr.w	r1, r2, r3
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800347e:	2b00      	cmp	r3, #0
 8003480:	d10d      	bne.n	800349e <HAL_ADC_ConfigChannel+0x66e>
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	0e9b      	lsrs	r3, r3, #26
 8003488:	3301      	adds	r3, #1
 800348a:	f003 021f 	and.w	r2, r3, #31
 800348e:	4613      	mov	r3, r2
 8003490:	005b      	lsls	r3, r3, #1
 8003492:	4413      	add	r3, r2
 8003494:	3b1e      	subs	r3, #30
 8003496:	051b      	lsls	r3, r3, #20
 8003498:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800349c:	e01e      	b.n	80034dc <HAL_ADC_ConfigChannel+0x6ac>
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	fa93 f3a3 	rbit	r3, r3
 80034aa:	613b      	str	r3, [r7, #16]
  return result;
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80034b0:	69bb      	ldr	r3, [r7, #24]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d104      	bne.n	80034c0 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80034b6:	2320      	movs	r3, #32
 80034b8:	e006      	b.n	80034c8 <HAL_ADC_ConfigChannel+0x698>
 80034ba:	bf00      	nop
 80034bc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80034c0:	69bb      	ldr	r3, [r7, #24]
 80034c2:	fab3 f383 	clz	r3, r3
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	3301      	adds	r3, #1
 80034ca:	f003 021f 	and.w	r2, r3, #31
 80034ce:	4613      	mov	r3, r2
 80034d0:	005b      	lsls	r3, r3, #1
 80034d2:	4413      	add	r3, r2
 80034d4:	3b1e      	subs	r3, #30
 80034d6:	051b      	lsls	r3, r3, #20
 80034d8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034dc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80034de:	683a      	ldr	r2, [r7, #0]
 80034e0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034e2:	4619      	mov	r1, r3
 80034e4:	f7fe ffe1 	bl	80024aa <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	4b3f      	ldr	r3, [pc, #252]	@ (80035ec <HAL_ADC_ConfigChannel+0x7bc>)
 80034ee:	4013      	ands	r3, r2
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d071      	beq.n	80035d8 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80034f4:	483e      	ldr	r0, [pc, #248]	@ (80035f0 <HAL_ADC_ConfigChannel+0x7c0>)
 80034f6:	f7fe feed 	bl	80022d4 <LL_ADC_GetCommonPathInternalCh>
 80034fa:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a3c      	ldr	r2, [pc, #240]	@ (80035f4 <HAL_ADC_ConfigChannel+0x7c4>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d004      	beq.n	8003512 <HAL_ADC_ConfigChannel+0x6e2>
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a3a      	ldr	r2, [pc, #232]	@ (80035f8 <HAL_ADC_ConfigChannel+0x7c8>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d127      	bne.n	8003562 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003512:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003516:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d121      	bne.n	8003562 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003526:	d157      	bne.n	80035d8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003528:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800352c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003530:	4619      	mov	r1, r3
 8003532:	482f      	ldr	r0, [pc, #188]	@ (80035f0 <HAL_ADC_ConfigChannel+0x7c0>)
 8003534:	f7fe febb 	bl	80022ae <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003538:	4b30      	ldr	r3, [pc, #192]	@ (80035fc <HAL_ADC_ConfigChannel+0x7cc>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	099b      	lsrs	r3, r3, #6
 800353e:	4a30      	ldr	r2, [pc, #192]	@ (8003600 <HAL_ADC_ConfigChannel+0x7d0>)
 8003540:	fba2 2303 	umull	r2, r3, r2, r3
 8003544:	099b      	lsrs	r3, r3, #6
 8003546:	1c5a      	adds	r2, r3, #1
 8003548:	4613      	mov	r3, r2
 800354a:	005b      	lsls	r3, r3, #1
 800354c:	4413      	add	r3, r2
 800354e:	009b      	lsls	r3, r3, #2
 8003550:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003552:	e002      	b.n	800355a <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	3b01      	subs	r3, #1
 8003558:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d1f9      	bne.n	8003554 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003560:	e03a      	b.n	80035d8 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a27      	ldr	r2, [pc, #156]	@ (8003604 <HAL_ADC_ConfigChannel+0x7d4>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d113      	bne.n	8003594 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800356c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003570:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003574:	2b00      	cmp	r3, #0
 8003576:	d10d      	bne.n	8003594 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a22      	ldr	r2, [pc, #136]	@ (8003608 <HAL_ADC_ConfigChannel+0x7d8>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d02a      	beq.n	80035d8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003582:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003586:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800358a:	4619      	mov	r1, r3
 800358c:	4818      	ldr	r0, [pc, #96]	@ (80035f0 <HAL_ADC_ConfigChannel+0x7c0>)
 800358e:	f7fe fe8e 	bl	80022ae <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003592:	e021      	b.n	80035d8 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a1c      	ldr	r2, [pc, #112]	@ (800360c <HAL_ADC_ConfigChannel+0x7dc>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d11c      	bne.n	80035d8 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800359e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80035a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d116      	bne.n	80035d8 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a16      	ldr	r2, [pc, #88]	@ (8003608 <HAL_ADC_ConfigChannel+0x7d8>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d011      	beq.n	80035d8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80035b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80035b8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80035bc:	4619      	mov	r1, r3
 80035be:	480c      	ldr	r0, [pc, #48]	@ (80035f0 <HAL_ADC_ConfigChannel+0x7c0>)
 80035c0:	f7fe fe75 	bl	80022ae <LL_ADC_SetCommonPathInternalCh>
 80035c4:	e008      	b.n	80035d8 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ca:	f043 0220 	orr.w	r2, r3, #32
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80035e0:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	37d8      	adds	r7, #216	@ 0xd8
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	80080000 	.word	0x80080000
 80035f0:	50000300 	.word	0x50000300
 80035f4:	c3210000 	.word	0xc3210000
 80035f8:	90c00010 	.word	0x90c00010
 80035fc:	20000000 	.word	0x20000000
 8003600:	053e2d63 	.word	0x053e2d63
 8003604:	c7520000 	.word	0xc7520000
 8003608:	50000100 	.word	0x50000100
 800360c:	cb840000 	.word	0xcb840000

08003610 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b088      	sub	sp, #32
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
 8003618:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800361a:	2300      	movs	r3, #0
 800361c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4618      	mov	r0, r3
 8003628:	f7ff f86e 	bl	8002708 <LL_ADC_REG_IsConversionOngoing>
 800362c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4618      	mov	r0, r3
 8003634:	f7ff f88f 	bl	8002756 <LL_ADC_INJ_IsConversionOngoing>
 8003638:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d103      	bne.n	8003648 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2b00      	cmp	r3, #0
 8003644:	f000 8098 	beq.w	8003778 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	68db      	ldr	r3, [r3, #12]
 800364e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d02a      	beq.n	80036ac <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	7f5b      	ldrb	r3, [r3, #29]
 800365a:	2b01      	cmp	r3, #1
 800365c:	d126      	bne.n	80036ac <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	7f1b      	ldrb	r3, [r3, #28]
 8003662:	2b01      	cmp	r3, #1
 8003664:	d122      	bne.n	80036ac <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003666:	2301      	movs	r3, #1
 8003668:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800366a:	e014      	b.n	8003696 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	4a45      	ldr	r2, [pc, #276]	@ (8003784 <ADC_ConversionStop+0x174>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d90d      	bls.n	8003690 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003678:	f043 0210 	orr.w	r2, r3, #16
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003684:	f043 0201 	orr.w	r2, r3, #1
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	e074      	b.n	800377a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	3301      	adds	r3, #1
 8003694:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036a0:	2b40      	cmp	r3, #64	@ 0x40
 80036a2:	d1e3      	bne.n	800366c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2240      	movs	r2, #64	@ 0x40
 80036aa:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80036ac:	69bb      	ldr	r3, [r7, #24]
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d014      	beq.n	80036dc <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7ff f826 	bl	8002708 <LL_ADC_REG_IsConversionOngoing>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d00c      	beq.n	80036dc <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4618      	mov	r0, r3
 80036c8:	f7fe ffe3 	bl	8002692 <LL_ADC_IsDisableOngoing>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d104      	bne.n	80036dc <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4618      	mov	r0, r3
 80036d8:	f7ff f802 	bl	80026e0 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80036dc:	69bb      	ldr	r3, [r7, #24]
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d014      	beq.n	800370c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7ff f835 	bl	8002756 <LL_ADC_INJ_IsConversionOngoing>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d00c      	beq.n	800370c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4618      	mov	r0, r3
 80036f8:	f7fe ffcb 	bl	8002692 <LL_ADC_IsDisableOngoing>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d104      	bne.n	800370c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4618      	mov	r0, r3
 8003708:	f7ff f811 	bl	800272e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800370c:	69bb      	ldr	r3, [r7, #24]
 800370e:	2b02      	cmp	r3, #2
 8003710:	d005      	beq.n	800371e <ADC_ConversionStop+0x10e>
 8003712:	69bb      	ldr	r3, [r7, #24]
 8003714:	2b03      	cmp	r3, #3
 8003716:	d105      	bne.n	8003724 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003718:	230c      	movs	r3, #12
 800371a:	617b      	str	r3, [r7, #20]
        break;
 800371c:	e005      	b.n	800372a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800371e:	2308      	movs	r3, #8
 8003720:	617b      	str	r3, [r7, #20]
        break;
 8003722:	e002      	b.n	800372a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003724:	2304      	movs	r3, #4
 8003726:	617b      	str	r3, [r7, #20]
        break;
 8003728:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800372a:	f7fe fd7f 	bl	800222c <HAL_GetTick>
 800372e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003730:	e01b      	b.n	800376a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003732:	f7fe fd7b 	bl	800222c <HAL_GetTick>
 8003736:	4602      	mov	r2, r0
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	1ad3      	subs	r3, r2, r3
 800373c:	2b05      	cmp	r3, #5
 800373e:	d914      	bls.n	800376a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	689a      	ldr	r2, [r3, #8]
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	4013      	ands	r3, r2
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00d      	beq.n	800376a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003752:	f043 0210 	orr.w	r2, r3, #16
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800375e:	f043 0201 	orr.w	r2, r3, #1
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e007      	b.n	800377a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	689a      	ldr	r2, [r3, #8]
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	4013      	ands	r3, r2
 8003774:	2b00      	cmp	r3, #0
 8003776:	d1dc      	bne.n	8003732 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003778:	2300      	movs	r3, #0
}
 800377a:	4618      	mov	r0, r3
 800377c:	3720      	adds	r7, #32
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
 8003782:	bf00      	nop
 8003784:	a33fffff 	.word	0xa33fffff

08003788 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003790:	2300      	movs	r3, #0
 8003792:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4618      	mov	r0, r3
 800379a:	f7fe ff67 	bl	800266c <LL_ADC_IsEnabled>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d169      	bne.n	8003878 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	689a      	ldr	r2, [r3, #8]
 80037aa:	4b36      	ldr	r3, [pc, #216]	@ (8003884 <ADC_Enable+0xfc>)
 80037ac:	4013      	ands	r3, r2
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d00d      	beq.n	80037ce <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037b6:	f043 0210 	orr.w	r2, r3, #16
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037c2:	f043 0201 	orr.w	r2, r3, #1
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e055      	b.n	800387a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4618      	mov	r0, r3
 80037d4:	f7fe ff22 	bl	800261c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80037d8:	482b      	ldr	r0, [pc, #172]	@ (8003888 <ADC_Enable+0x100>)
 80037da:	f7fe fd7b 	bl	80022d4 <LL_ADC_GetCommonPathInternalCh>
 80037de:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80037e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d013      	beq.n	8003810 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80037e8:	4b28      	ldr	r3, [pc, #160]	@ (800388c <ADC_Enable+0x104>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	099b      	lsrs	r3, r3, #6
 80037ee:	4a28      	ldr	r2, [pc, #160]	@ (8003890 <ADC_Enable+0x108>)
 80037f0:	fba2 2303 	umull	r2, r3, r2, r3
 80037f4:	099b      	lsrs	r3, r3, #6
 80037f6:	1c5a      	adds	r2, r3, #1
 80037f8:	4613      	mov	r3, r2
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	4413      	add	r3, r2
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003802:	e002      	b.n	800380a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	3b01      	subs	r3, #1
 8003808:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d1f9      	bne.n	8003804 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003810:	f7fe fd0c 	bl	800222c <HAL_GetTick>
 8003814:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003816:	e028      	b.n	800386a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4618      	mov	r0, r3
 800381e:	f7fe ff25 	bl	800266c <LL_ADC_IsEnabled>
 8003822:	4603      	mov	r3, r0
 8003824:	2b00      	cmp	r3, #0
 8003826:	d104      	bne.n	8003832 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4618      	mov	r0, r3
 800382e:	f7fe fef5 	bl	800261c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003832:	f7fe fcfb 	bl	800222c <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	2b02      	cmp	r3, #2
 800383e:	d914      	bls.n	800386a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0301 	and.w	r3, r3, #1
 800384a:	2b01      	cmp	r3, #1
 800384c:	d00d      	beq.n	800386a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003852:	f043 0210 	orr.w	r2, r3, #16
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800385e:	f043 0201 	orr.w	r2, r3, #1
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e007      	b.n	800387a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 0301 	and.w	r3, r3, #1
 8003874:	2b01      	cmp	r3, #1
 8003876:	d1cf      	bne.n	8003818 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003878:	2300      	movs	r3, #0
}
 800387a:	4618      	mov	r0, r3
 800387c:	3710      	adds	r7, #16
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	8000003f 	.word	0x8000003f
 8003888:	50000300 	.word	0x50000300
 800388c:	20000000 	.word	0x20000000
 8003890:	053e2d63 	.word	0x053e2d63

08003894 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b084      	sub	sp, #16
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4618      	mov	r0, r3
 80038a2:	f7fe fef6 	bl	8002692 <LL_ADC_IsDisableOngoing>
 80038a6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4618      	mov	r0, r3
 80038ae:	f7fe fedd 	bl	800266c <LL_ADC_IsEnabled>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d047      	beq.n	8003948 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d144      	bne.n	8003948 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	f003 030d 	and.w	r3, r3, #13
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d10c      	bne.n	80038e6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4618      	mov	r0, r3
 80038d2:	f7fe feb7 	bl	8002644 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	2203      	movs	r2, #3
 80038dc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80038de:	f7fe fca5 	bl	800222c <HAL_GetTick>
 80038e2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80038e4:	e029      	b.n	800393a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ea:	f043 0210 	orr.w	r2, r3, #16
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038f6:	f043 0201 	orr.w	r2, r3, #1
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e023      	b.n	800394a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003902:	f7fe fc93 	bl	800222c <HAL_GetTick>
 8003906:	4602      	mov	r2, r0
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	2b02      	cmp	r3, #2
 800390e:	d914      	bls.n	800393a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	f003 0301 	and.w	r3, r3, #1
 800391a:	2b00      	cmp	r3, #0
 800391c:	d00d      	beq.n	800393a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003922:	f043 0210 	orr.w	r2, r3, #16
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800392e:	f043 0201 	orr.w	r2, r3, #1
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e007      	b.n	800394a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	f003 0301 	and.w	r3, r3, #1
 8003944:	2b00      	cmp	r3, #0
 8003946:	d1dc      	bne.n	8003902 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003948:	2300      	movs	r3, #0
}
 800394a:	4618      	mov	r0, r3
 800394c:	3710      	adds	r7, #16
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}

08003952 <LL_ADC_IsEnabled>:
{
 8003952:	b480      	push	{r7}
 8003954:	b083      	sub	sp, #12
 8003956:	af00      	add	r7, sp, #0
 8003958:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	f003 0301 	and.w	r3, r3, #1
 8003962:	2b01      	cmp	r3, #1
 8003964:	d101      	bne.n	800396a <LL_ADC_IsEnabled+0x18>
 8003966:	2301      	movs	r3, #1
 8003968:	e000      	b.n	800396c <LL_ADC_IsEnabled+0x1a>
 800396a:	2300      	movs	r3, #0
}
 800396c:	4618      	mov	r0, r3
 800396e:	370c      	adds	r7, #12
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr

08003978 <LL_ADC_REG_IsConversionOngoing>:
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	f003 0304 	and.w	r3, r3, #4
 8003988:	2b04      	cmp	r3, #4
 800398a:	d101      	bne.n	8003990 <LL_ADC_REG_IsConversionOngoing+0x18>
 800398c:	2301      	movs	r3, #1
 800398e:	e000      	b.n	8003992 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	370c      	adds	r7, #12
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr
	...

080039a0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80039a0:	b590      	push	{r4, r7, lr}
 80039a2:	b0a1      	sub	sp, #132	@ 0x84
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039aa:	2300      	movs	r3, #0
 80039ac:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d101      	bne.n	80039be <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80039ba:	2302      	movs	r3, #2
 80039bc:	e08b      	b.n	8003ad6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2201      	movs	r2, #1
 80039c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80039c6:	2300      	movs	r3, #0
 80039c8:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80039ca:	2300      	movs	r3, #0
 80039cc:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039d6:	d102      	bne.n	80039de <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80039d8:	4b41      	ldr	r3, [pc, #260]	@ (8003ae0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80039da:	60bb      	str	r3, [r7, #8]
 80039dc:	e001      	b.n	80039e2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80039de:	2300      	movs	r3, #0
 80039e0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d10b      	bne.n	8003a00 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ec:	f043 0220 	orr.w	r2, r3, #32
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	e06a      	b.n	8003ad6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	4618      	mov	r0, r3
 8003a04:	f7ff ffb8 	bl	8003978 <LL_ADC_REG_IsConversionOngoing>
 8003a08:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f7ff ffb2 	bl	8003978 <LL_ADC_REG_IsConversionOngoing>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d14c      	bne.n	8003ab4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003a1a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d149      	bne.n	8003ab4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003a20:	4b30      	ldr	r3, [pc, #192]	@ (8003ae4 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003a22:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d028      	beq.n	8003a7e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003a2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	6859      	ldr	r1, [r3, #4]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003a3e:	035b      	lsls	r3, r3, #13
 8003a40:	430b      	orrs	r3, r1
 8003a42:	431a      	orrs	r2, r3
 8003a44:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a46:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a48:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003a4c:	f7ff ff81 	bl	8003952 <LL_ADC_IsEnabled>
 8003a50:	4604      	mov	r4, r0
 8003a52:	4823      	ldr	r0, [pc, #140]	@ (8003ae0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003a54:	f7ff ff7d 	bl	8003952 <LL_ADC_IsEnabled>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	4323      	orrs	r3, r4
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d133      	bne.n	8003ac8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003a60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003a68:	f023 030f 	bic.w	r3, r3, #15
 8003a6c:	683a      	ldr	r2, [r7, #0]
 8003a6e:	6811      	ldr	r1, [r2, #0]
 8003a70:	683a      	ldr	r2, [r7, #0]
 8003a72:	6892      	ldr	r2, [r2, #8]
 8003a74:	430a      	orrs	r2, r1
 8003a76:	431a      	orrs	r2, r3
 8003a78:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a7a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a7c:	e024      	b.n	8003ac8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003a7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a88:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a8a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003a8e:	f7ff ff60 	bl	8003952 <LL_ADC_IsEnabled>
 8003a92:	4604      	mov	r4, r0
 8003a94:	4812      	ldr	r0, [pc, #72]	@ (8003ae0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003a96:	f7ff ff5c 	bl	8003952 <LL_ADC_IsEnabled>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	4323      	orrs	r3, r4
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d112      	bne.n	8003ac8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003aa2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003aaa:	f023 030f 	bic.w	r3, r3, #15
 8003aae:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003ab0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003ab2:	e009      	b.n	8003ac8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ab8:	f043 0220 	orr.w	r2, r3, #32
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003ac6:	e000      	b.n	8003aca <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003ac8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2200      	movs	r2, #0
 8003ace:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003ad2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3784      	adds	r7, #132	@ 0x84
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd90      	pop	{r4, r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	50000100 	.word	0x50000100
 8003ae4:	50000300 	.word	0x50000300

08003ae8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b085      	sub	sp, #20
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f003 0307 	and.w	r3, r3, #7
 8003af6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003af8:	4b0c      	ldr	r3, [pc, #48]	@ (8003b2c <__NVIC_SetPriorityGrouping+0x44>)
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003afe:	68ba      	ldr	r2, [r7, #8]
 8003b00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003b04:	4013      	ands	r3, r2
 8003b06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003b14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b1a:	4a04      	ldr	r2, [pc, #16]	@ (8003b2c <__NVIC_SetPriorityGrouping+0x44>)
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	60d3      	str	r3, [r2, #12]
}
 8003b20:	bf00      	nop
 8003b22:	3714      	adds	r7, #20
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr
 8003b2c:	e000ed00 	.word	0xe000ed00

08003b30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b30:	b480      	push	{r7}
 8003b32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b34:	4b04      	ldr	r3, [pc, #16]	@ (8003b48 <__NVIC_GetPriorityGrouping+0x18>)
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	0a1b      	lsrs	r3, r3, #8
 8003b3a:	f003 0307 	and.w	r3, r3, #7
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	46bd      	mov	sp, r7
 8003b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b46:	4770      	bx	lr
 8003b48:	e000ed00 	.word	0xe000ed00

08003b4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	4603      	mov	r3, r0
 8003b54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	db0b      	blt.n	8003b76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b5e:	79fb      	ldrb	r3, [r7, #7]
 8003b60:	f003 021f 	and.w	r2, r3, #31
 8003b64:	4907      	ldr	r1, [pc, #28]	@ (8003b84 <__NVIC_EnableIRQ+0x38>)
 8003b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b6a:	095b      	lsrs	r3, r3, #5
 8003b6c:	2001      	movs	r0, #1
 8003b6e:	fa00 f202 	lsl.w	r2, r0, r2
 8003b72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b76:	bf00      	nop
 8003b78:	370c      	adds	r7, #12
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	e000e100 	.word	0xe000e100

08003b88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	4603      	mov	r3, r0
 8003b90:	6039      	str	r1, [r7, #0]
 8003b92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	db0a      	blt.n	8003bb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	b2da      	uxtb	r2, r3
 8003ba0:	490c      	ldr	r1, [pc, #48]	@ (8003bd4 <__NVIC_SetPriority+0x4c>)
 8003ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ba6:	0112      	lsls	r2, r2, #4
 8003ba8:	b2d2      	uxtb	r2, r2
 8003baa:	440b      	add	r3, r1
 8003bac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003bb0:	e00a      	b.n	8003bc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	b2da      	uxtb	r2, r3
 8003bb6:	4908      	ldr	r1, [pc, #32]	@ (8003bd8 <__NVIC_SetPriority+0x50>)
 8003bb8:	79fb      	ldrb	r3, [r7, #7]
 8003bba:	f003 030f 	and.w	r3, r3, #15
 8003bbe:	3b04      	subs	r3, #4
 8003bc0:	0112      	lsls	r2, r2, #4
 8003bc2:	b2d2      	uxtb	r2, r2
 8003bc4:	440b      	add	r3, r1
 8003bc6:	761a      	strb	r2, [r3, #24]
}
 8003bc8:	bf00      	nop
 8003bca:	370c      	adds	r7, #12
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr
 8003bd4:	e000e100 	.word	0xe000e100
 8003bd8:	e000ed00 	.word	0xe000ed00

08003bdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b089      	sub	sp, #36	@ 0x24
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	60b9      	str	r1, [r7, #8]
 8003be6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f003 0307 	and.w	r3, r3, #7
 8003bee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	f1c3 0307 	rsb	r3, r3, #7
 8003bf6:	2b04      	cmp	r3, #4
 8003bf8:	bf28      	it	cs
 8003bfa:	2304      	movcs	r3, #4
 8003bfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	3304      	adds	r3, #4
 8003c02:	2b06      	cmp	r3, #6
 8003c04:	d902      	bls.n	8003c0c <NVIC_EncodePriority+0x30>
 8003c06:	69fb      	ldr	r3, [r7, #28]
 8003c08:	3b03      	subs	r3, #3
 8003c0a:	e000      	b.n	8003c0e <NVIC_EncodePriority+0x32>
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c10:	f04f 32ff 	mov.w	r2, #4294967295
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1a:	43da      	mvns	r2, r3
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	401a      	ands	r2, r3
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c24:	f04f 31ff 	mov.w	r1, #4294967295
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c2e:	43d9      	mvns	r1, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c34:	4313      	orrs	r3, r2
         );
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	3724      	adds	r7, #36	@ 0x24
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
	...

08003c44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	3b01      	subs	r3, #1
 8003c50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c54:	d301      	bcc.n	8003c5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c56:	2301      	movs	r3, #1
 8003c58:	e00f      	b.n	8003c7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c5a:	4a0a      	ldr	r2, [pc, #40]	@ (8003c84 <SysTick_Config+0x40>)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	3b01      	subs	r3, #1
 8003c60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c62:	210f      	movs	r1, #15
 8003c64:	f04f 30ff 	mov.w	r0, #4294967295
 8003c68:	f7ff ff8e 	bl	8003b88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c6c:	4b05      	ldr	r3, [pc, #20]	@ (8003c84 <SysTick_Config+0x40>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c72:	4b04      	ldr	r3, [pc, #16]	@ (8003c84 <SysTick_Config+0x40>)
 8003c74:	2207      	movs	r2, #7
 8003c76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3708      	adds	r7, #8
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	bf00      	nop
 8003c84:	e000e010 	.word	0xe000e010

08003c88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	f7ff ff29 	bl	8003ae8 <__NVIC_SetPriorityGrouping>
}
 8003c96:	bf00      	nop
 8003c98:	3708      	adds	r7, #8
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}

08003c9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c9e:	b580      	push	{r7, lr}
 8003ca0:	b086      	sub	sp, #24
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	60b9      	str	r1, [r7, #8]
 8003ca8:	607a      	str	r2, [r7, #4]
 8003caa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003cac:	f7ff ff40 	bl	8003b30 <__NVIC_GetPriorityGrouping>
 8003cb0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	68b9      	ldr	r1, [r7, #8]
 8003cb6:	6978      	ldr	r0, [r7, #20]
 8003cb8:	f7ff ff90 	bl	8003bdc <NVIC_EncodePriority>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cc2:	4611      	mov	r1, r2
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f7ff ff5f 	bl	8003b88 <__NVIC_SetPriority>
}
 8003cca:	bf00      	nop
 8003ccc:	3718      	adds	r7, #24
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}

08003cd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	b082      	sub	sp, #8
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	4603      	mov	r3, r0
 8003cda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f7ff ff33 	bl	8003b4c <__NVIC_EnableIRQ>
}
 8003ce6:	bf00      	nop
 8003ce8:	3708      	adds	r7, #8
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}

08003cee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003cee:	b580      	push	{r7, lr}
 8003cf0:	b082      	sub	sp, #8
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	f7ff ffa4 	bl	8003c44 <SysTick_Config>
 8003cfc:	4603      	mov	r3, r0
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3708      	adds	r7, #8
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}

08003d06 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d06:	b480      	push	{r7}
 8003d08:	b085      	sub	sp, #20
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d005      	beq.n	8003d2a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2204      	movs	r2, #4
 8003d22:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	73fb      	strb	r3, [r7, #15]
 8003d28:	e037      	b.n	8003d9a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f022 020e 	bic.w	r2, r2, #14
 8003d38:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d48:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f022 0201 	bic.w	r2, r2, #1
 8003d58:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d5e:	f003 021f 	and.w	r2, r3, #31
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d66:	2101      	movs	r1, #1
 8003d68:	fa01 f202 	lsl.w	r2, r1, r2
 8003d6c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003d76:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d00c      	beq.n	8003d9a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d8a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d8e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d94:	687a      	ldr	r2, [r7, #4]
 8003d96:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003d98:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2200      	movs	r2, #0
 8003da6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3714      	adds	r7, #20
 8003db0:	46bd      	mov	sp, r7
 8003db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db6:	4770      	bx	lr

08003db8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	2b02      	cmp	r3, #2
 8003dce:	d00d      	beq.n	8003dec <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2204      	movs	r2, #4
 8003dd4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2201      	movs	r2, #1
 8003dda:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2200      	movs	r2, #0
 8003de2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	73fb      	strb	r3, [r7, #15]
 8003dea:	e047      	b.n	8003e7c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f022 020e 	bic.w	r2, r2, #14
 8003dfa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f022 0201 	bic.w	r2, r2, #1
 8003e0a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e16:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003e1a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e20:	f003 021f 	and.w	r2, r3, #31
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e28:	2101      	movs	r1, #1
 8003e2a:	fa01 f202 	lsl.w	r2, r1, r2
 8003e2e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e34:	687a      	ldr	r2, [r7, #4]
 8003e36:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003e38:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d00c      	beq.n	8003e5c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e4c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003e50:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003e5a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2200      	movs	r2, #0
 8003e68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d003      	beq.n	8003e7c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	4798      	blx	r3
    }
  }
  return status;
 8003e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3710      	adds	r7, #16
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}

08003e86 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8003e86:	b480      	push	{r7}
 8003e88:	b087      	sub	sp, #28
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	60f8      	str	r0, [r7, #12]
 8003e8e:	460b      	mov	r3, r1
 8003e90:	607a      	str	r2, [r7, #4]
 8003e92:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8003e94:	2300      	movs	r3, #0
 8003e96:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 8003e98:	7afb      	ldrb	r3, [r7, #11]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d103      	bne.n	8003ea6 <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	687a      	ldr	r2, [r7, #4]
 8003ea2:	605a      	str	r2, [r3, #4]
      break;
 8003ea4:	e005      	b.n	8003eb2 <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	75fb      	strb	r3, [r7, #23]
      break;
 8003eb0:	bf00      	nop
  }

  return status;
 8003eb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	371c      	adds	r7, #28
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr

08003ec0 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d101      	bne.n	8003ed4 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e003      	b.n	8003edc <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	683a      	ldr	r2, [r7, #0]
 8003ed8:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003eda:	2300      	movs	r3, #0
  }
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	370c      	adds	r7, #12
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr

08003ee8 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b086      	sub	sp, #24
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	0c1b      	lsrs	r3, r3, #16
 8003ef6:	f003 0301 	and.w	r3, r3, #1
 8003efa:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 031f 	and.w	r3, r3, #31
 8003f04:	2201      	movs	r2, #1
 8003f06:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0a:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	015a      	lsls	r2, r3, #5
 8003f10:	4b0c      	ldr	r3, [pc, #48]	@ (8003f44 <HAL_EXTI_IRQHandler+0x5c>)
 8003f12:	4413      	add	r3, r2
 8003f14:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	693a      	ldr	r2, [r7, #16]
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d009      	beq.n	8003f3a <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	693a      	ldr	r2, [r7, #16]
 8003f2a:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d002      	beq.n	8003f3a <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	4798      	blx	r3
    }
  }
}
 8003f3a:	bf00      	nop
 8003f3c:	3718      	adds	r7, #24
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	40010414 	.word	0x40010414

08003f48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b087      	sub	sp, #28
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003f52:	2300      	movs	r3, #0
 8003f54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003f56:	e15a      	b.n	800420e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	2101      	movs	r1, #1
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	fa01 f303 	lsl.w	r3, r1, r3
 8003f64:	4013      	ands	r3, r2
 8003f66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	f000 814c 	beq.w	8004208 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f003 0303 	and.w	r3, r3, #3
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d005      	beq.n	8003f88 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	d130      	bne.n	8003fea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	005b      	lsls	r3, r3, #1
 8003f92:	2203      	movs	r2, #3
 8003f94:	fa02 f303 	lsl.w	r3, r2, r3
 8003f98:	43db      	mvns	r3, r3
 8003f9a:	693a      	ldr	r2, [r7, #16]
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	68da      	ldr	r2, [r3, #12]
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	005b      	lsls	r3, r3, #1
 8003fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fac:	693a      	ldr	r2, [r7, #16]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	693a      	ldr	r2, [r7, #16]
 8003fb6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc6:	43db      	mvns	r3, r3
 8003fc8:	693a      	ldr	r2, [r7, #16]
 8003fca:	4013      	ands	r3, r2
 8003fcc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	091b      	lsrs	r3, r3, #4
 8003fd4:	f003 0201 	and.w	r2, r3, #1
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	fa02 f303 	lsl.w	r3, r2, r3
 8003fde:	693a      	ldr	r2, [r7, #16]
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	693a      	ldr	r2, [r7, #16]
 8003fe8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	f003 0303 	and.w	r3, r3, #3
 8003ff2:	2b03      	cmp	r3, #3
 8003ff4:	d017      	beq.n	8004026 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	68db      	ldr	r3, [r3, #12]
 8003ffa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	005b      	lsls	r3, r3, #1
 8004000:	2203      	movs	r2, #3
 8004002:	fa02 f303 	lsl.w	r3, r2, r3
 8004006:	43db      	mvns	r3, r3
 8004008:	693a      	ldr	r2, [r7, #16]
 800400a:	4013      	ands	r3, r2
 800400c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	689a      	ldr	r2, [r3, #8]
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	005b      	lsls	r3, r3, #1
 8004016:	fa02 f303 	lsl.w	r3, r2, r3
 800401a:	693a      	ldr	r2, [r7, #16]
 800401c:	4313      	orrs	r3, r2
 800401e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	693a      	ldr	r2, [r7, #16]
 8004024:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	f003 0303 	and.w	r3, r3, #3
 800402e:	2b02      	cmp	r3, #2
 8004030:	d123      	bne.n	800407a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	08da      	lsrs	r2, r3, #3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	3208      	adds	r2, #8
 800403a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800403e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	f003 0307 	and.w	r3, r3, #7
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	220f      	movs	r2, #15
 800404a:	fa02 f303 	lsl.w	r3, r2, r3
 800404e:	43db      	mvns	r3, r3
 8004050:	693a      	ldr	r2, [r7, #16]
 8004052:	4013      	ands	r3, r2
 8004054:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	691a      	ldr	r2, [r3, #16]
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	f003 0307 	and.w	r3, r3, #7
 8004060:	009b      	lsls	r3, r3, #2
 8004062:	fa02 f303 	lsl.w	r3, r2, r3
 8004066:	693a      	ldr	r2, [r7, #16]
 8004068:	4313      	orrs	r3, r2
 800406a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	08da      	lsrs	r2, r3, #3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	3208      	adds	r2, #8
 8004074:	6939      	ldr	r1, [r7, #16]
 8004076:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	005b      	lsls	r3, r3, #1
 8004084:	2203      	movs	r2, #3
 8004086:	fa02 f303 	lsl.w	r3, r2, r3
 800408a:	43db      	mvns	r3, r3
 800408c:	693a      	ldr	r2, [r7, #16]
 800408e:	4013      	ands	r3, r2
 8004090:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	f003 0203 	and.w	r2, r3, #3
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	005b      	lsls	r3, r3, #1
 800409e:	fa02 f303 	lsl.w	r3, r2, r3
 80040a2:	693a      	ldr	r2, [r7, #16]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	f000 80a6 	beq.w	8004208 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040bc:	4b5b      	ldr	r3, [pc, #364]	@ (800422c <HAL_GPIO_Init+0x2e4>)
 80040be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040c0:	4a5a      	ldr	r2, [pc, #360]	@ (800422c <HAL_GPIO_Init+0x2e4>)
 80040c2:	f043 0301 	orr.w	r3, r3, #1
 80040c6:	6613      	str	r3, [r2, #96]	@ 0x60
 80040c8:	4b58      	ldr	r3, [pc, #352]	@ (800422c <HAL_GPIO_Init+0x2e4>)
 80040ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040cc:	f003 0301 	and.w	r3, r3, #1
 80040d0:	60bb      	str	r3, [r7, #8]
 80040d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80040d4:	4a56      	ldr	r2, [pc, #344]	@ (8004230 <HAL_GPIO_Init+0x2e8>)
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	089b      	lsrs	r3, r3, #2
 80040da:	3302      	adds	r3, #2
 80040dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	f003 0303 	and.w	r3, r3, #3
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	220f      	movs	r2, #15
 80040ec:	fa02 f303 	lsl.w	r3, r2, r3
 80040f0:	43db      	mvns	r3, r3
 80040f2:	693a      	ldr	r2, [r7, #16]
 80040f4:	4013      	ands	r3, r2
 80040f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80040fe:	d01f      	beq.n	8004140 <HAL_GPIO_Init+0x1f8>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4a4c      	ldr	r2, [pc, #304]	@ (8004234 <HAL_GPIO_Init+0x2ec>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d019      	beq.n	800413c <HAL_GPIO_Init+0x1f4>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	4a4b      	ldr	r2, [pc, #300]	@ (8004238 <HAL_GPIO_Init+0x2f0>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d013      	beq.n	8004138 <HAL_GPIO_Init+0x1f0>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	4a4a      	ldr	r2, [pc, #296]	@ (800423c <HAL_GPIO_Init+0x2f4>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d00d      	beq.n	8004134 <HAL_GPIO_Init+0x1ec>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	4a49      	ldr	r2, [pc, #292]	@ (8004240 <HAL_GPIO_Init+0x2f8>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d007      	beq.n	8004130 <HAL_GPIO_Init+0x1e8>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	4a48      	ldr	r2, [pc, #288]	@ (8004244 <HAL_GPIO_Init+0x2fc>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d101      	bne.n	800412c <HAL_GPIO_Init+0x1e4>
 8004128:	2305      	movs	r3, #5
 800412a:	e00a      	b.n	8004142 <HAL_GPIO_Init+0x1fa>
 800412c:	2306      	movs	r3, #6
 800412e:	e008      	b.n	8004142 <HAL_GPIO_Init+0x1fa>
 8004130:	2304      	movs	r3, #4
 8004132:	e006      	b.n	8004142 <HAL_GPIO_Init+0x1fa>
 8004134:	2303      	movs	r3, #3
 8004136:	e004      	b.n	8004142 <HAL_GPIO_Init+0x1fa>
 8004138:	2302      	movs	r3, #2
 800413a:	e002      	b.n	8004142 <HAL_GPIO_Init+0x1fa>
 800413c:	2301      	movs	r3, #1
 800413e:	e000      	b.n	8004142 <HAL_GPIO_Init+0x1fa>
 8004140:	2300      	movs	r3, #0
 8004142:	697a      	ldr	r2, [r7, #20]
 8004144:	f002 0203 	and.w	r2, r2, #3
 8004148:	0092      	lsls	r2, r2, #2
 800414a:	4093      	lsls	r3, r2
 800414c:	693a      	ldr	r2, [r7, #16]
 800414e:	4313      	orrs	r3, r2
 8004150:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004152:	4937      	ldr	r1, [pc, #220]	@ (8004230 <HAL_GPIO_Init+0x2e8>)
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	089b      	lsrs	r3, r3, #2
 8004158:	3302      	adds	r3, #2
 800415a:	693a      	ldr	r2, [r7, #16]
 800415c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004160:	4b39      	ldr	r3, [pc, #228]	@ (8004248 <HAL_GPIO_Init+0x300>)
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	43db      	mvns	r3, r3
 800416a:	693a      	ldr	r2, [r7, #16]
 800416c:	4013      	ands	r3, r2
 800416e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004178:	2b00      	cmp	r3, #0
 800417a:	d003      	beq.n	8004184 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800417c:	693a      	ldr	r2, [r7, #16]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	4313      	orrs	r3, r2
 8004182:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004184:	4a30      	ldr	r2, [pc, #192]	@ (8004248 <HAL_GPIO_Init+0x300>)
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800418a:	4b2f      	ldr	r3, [pc, #188]	@ (8004248 <HAL_GPIO_Init+0x300>)
 800418c:	68db      	ldr	r3, [r3, #12]
 800418e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	43db      	mvns	r3, r3
 8004194:	693a      	ldr	r2, [r7, #16]
 8004196:	4013      	ands	r3, r2
 8004198:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d003      	beq.n	80041ae <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80041a6:	693a      	ldr	r2, [r7, #16]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	4313      	orrs	r3, r2
 80041ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80041ae:	4a26      	ldr	r2, [pc, #152]	@ (8004248 <HAL_GPIO_Init+0x300>)
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80041b4:	4b24      	ldr	r3, [pc, #144]	@ (8004248 <HAL_GPIO_Init+0x300>)
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	43db      	mvns	r3, r3
 80041be:	693a      	ldr	r2, [r7, #16]
 80041c0:	4013      	ands	r3, r2
 80041c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d003      	beq.n	80041d8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80041d0:	693a      	ldr	r2, [r7, #16]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	4313      	orrs	r3, r2
 80041d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80041d8:	4a1b      	ldr	r2, [pc, #108]	@ (8004248 <HAL_GPIO_Init+0x300>)
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80041de:	4b1a      	ldr	r3, [pc, #104]	@ (8004248 <HAL_GPIO_Init+0x300>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	43db      	mvns	r3, r3
 80041e8:	693a      	ldr	r2, [r7, #16]
 80041ea:	4013      	ands	r3, r2
 80041ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d003      	beq.n	8004202 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80041fa:	693a      	ldr	r2, [r7, #16]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	4313      	orrs	r3, r2
 8004200:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004202:	4a11      	ldr	r2, [pc, #68]	@ (8004248 <HAL_GPIO_Init+0x300>)
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	3301      	adds	r3, #1
 800420c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	fa22 f303 	lsr.w	r3, r2, r3
 8004218:	2b00      	cmp	r3, #0
 800421a:	f47f ae9d 	bne.w	8003f58 <HAL_GPIO_Init+0x10>
  }
}
 800421e:	bf00      	nop
 8004220:	bf00      	nop
 8004222:	371c      	adds	r7, #28
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr
 800422c:	40021000 	.word	0x40021000
 8004230:	40010000 	.word	0x40010000
 8004234:	48000400 	.word	0x48000400
 8004238:	48000800 	.word	0x48000800
 800423c:	48000c00 	.word	0x48000c00
 8004240:	48001000 	.word	0x48001000
 8004244:	48001400 	.word	0x48001400
 8004248:	40010400 	.word	0x40010400

0800424c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800424c:	b480      	push	{r7}
 800424e:	b085      	sub	sp, #20
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	460b      	mov	r3, r1
 8004256:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	691a      	ldr	r2, [r3, #16]
 800425c:	887b      	ldrh	r3, [r7, #2]
 800425e:	4013      	ands	r3, r2
 8004260:	2b00      	cmp	r3, #0
 8004262:	d002      	beq.n	800426a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004264:	2301      	movs	r3, #1
 8004266:	73fb      	strb	r3, [r7, #15]
 8004268:	e001      	b.n	800426e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800426a:	2300      	movs	r3, #0
 800426c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800426e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004270:	4618      	mov	r0, r3
 8004272:	3714      	adds	r7, #20
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr

0800427c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
 8004284:	460b      	mov	r3, r1
 8004286:	807b      	strh	r3, [r7, #2]
 8004288:	4613      	mov	r3, r2
 800428a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800428c:	787b      	ldrb	r3, [r7, #1]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d003      	beq.n	800429a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004292:	887a      	ldrh	r2, [r7, #2]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004298:	e002      	b.n	80042a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800429a:	887a      	ldrh	r2, [r7, #2]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80042a0:	bf00      	nop
 80042a2:	370c      	adds	r7, #12
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr

080042ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b085      	sub	sp, #20
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d141      	bne.n	800433e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80042ba:	4b4b      	ldr	r3, [pc, #300]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80042c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042c6:	d131      	bne.n	800432c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80042c8:	4b47      	ldr	r3, [pc, #284]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042ce:	4a46      	ldr	r2, [pc, #280]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80042d8:	4b43      	ldr	r3, [pc, #268]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80042e0:	4a41      	ldr	r2, [pc, #260]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80042e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80042e8:	4b40      	ldr	r3, [pc, #256]	@ (80043ec <HAL_PWREx_ControlVoltageScaling+0x140>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	2232      	movs	r2, #50	@ 0x32
 80042ee:	fb02 f303 	mul.w	r3, r2, r3
 80042f2:	4a3f      	ldr	r2, [pc, #252]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80042f4:	fba2 2303 	umull	r2, r3, r2, r3
 80042f8:	0c9b      	lsrs	r3, r3, #18
 80042fa:	3301      	adds	r3, #1
 80042fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80042fe:	e002      	b.n	8004306 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	3b01      	subs	r3, #1
 8004304:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004306:	4b38      	ldr	r3, [pc, #224]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004308:	695b      	ldr	r3, [r3, #20]
 800430a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800430e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004312:	d102      	bne.n	800431a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d1f2      	bne.n	8004300 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800431a:	4b33      	ldr	r3, [pc, #204]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800431c:	695b      	ldr	r3, [r3, #20]
 800431e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004322:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004326:	d158      	bne.n	80043da <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004328:	2303      	movs	r3, #3
 800432a:	e057      	b.n	80043dc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800432c:	4b2e      	ldr	r3, [pc, #184]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800432e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004332:	4a2d      	ldr	r2, [pc, #180]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004334:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004338:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800433c:	e04d      	b.n	80043da <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004344:	d141      	bne.n	80043ca <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004346:	4b28      	ldr	r3, [pc, #160]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800434e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004352:	d131      	bne.n	80043b8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004354:	4b24      	ldr	r3, [pc, #144]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004356:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800435a:	4a23      	ldr	r2, [pc, #140]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800435c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004360:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004364:	4b20      	ldr	r3, [pc, #128]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800436c:	4a1e      	ldr	r2, [pc, #120]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800436e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004372:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004374:	4b1d      	ldr	r3, [pc, #116]	@ (80043ec <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	2232      	movs	r2, #50	@ 0x32
 800437a:	fb02 f303 	mul.w	r3, r2, r3
 800437e:	4a1c      	ldr	r2, [pc, #112]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004380:	fba2 2303 	umull	r2, r3, r2, r3
 8004384:	0c9b      	lsrs	r3, r3, #18
 8004386:	3301      	adds	r3, #1
 8004388:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800438a:	e002      	b.n	8004392 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	3b01      	subs	r3, #1
 8004390:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004392:	4b15      	ldr	r3, [pc, #84]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004394:	695b      	ldr	r3, [r3, #20]
 8004396:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800439a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800439e:	d102      	bne.n	80043a6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d1f2      	bne.n	800438c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80043a6:	4b10      	ldr	r3, [pc, #64]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043a8:	695b      	ldr	r3, [r3, #20]
 80043aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043b2:	d112      	bne.n	80043da <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80043b4:	2303      	movs	r3, #3
 80043b6:	e011      	b.n	80043dc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80043b8:	4b0b      	ldr	r3, [pc, #44]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043be:	4a0a      	ldr	r2, [pc, #40]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80043c8:	e007      	b.n	80043da <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80043ca:	4b07      	ldr	r3, [pc, #28]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80043d2:	4a05      	ldr	r2, [pc, #20]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043d4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80043d8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80043da:	2300      	movs	r3, #0
}
 80043dc:	4618      	mov	r0, r3
 80043de:	3714      	adds	r7, #20
 80043e0:	46bd      	mov	sp, r7
 80043e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e6:	4770      	bx	lr
 80043e8:	40007000 	.word	0x40007000
 80043ec:	20000000 	.word	0x20000000
 80043f0:	431bde83 	.word	0x431bde83

080043f4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80043f4:	b480      	push	{r7}
 80043f6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80043f8:	4b05      	ldr	r3, [pc, #20]	@ (8004410 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	4a04      	ldr	r2, [pc, #16]	@ (8004410 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80043fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004402:	6093      	str	r3, [r2, #8]
}
 8004404:	bf00      	nop
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr
 800440e:	bf00      	nop
 8004410:	40007000 	.word	0x40007000

08004414 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b088      	sub	sp, #32
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d101      	bne.n	8004426 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e2fe      	b.n	8004a24 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 0301 	and.w	r3, r3, #1
 800442e:	2b00      	cmp	r3, #0
 8004430:	d075      	beq.n	800451e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004432:	4b97      	ldr	r3, [pc, #604]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	f003 030c 	and.w	r3, r3, #12
 800443a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800443c:	4b94      	ldr	r3, [pc, #592]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	f003 0303 	and.w	r3, r3, #3
 8004444:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004446:	69bb      	ldr	r3, [r7, #24]
 8004448:	2b0c      	cmp	r3, #12
 800444a:	d102      	bne.n	8004452 <HAL_RCC_OscConfig+0x3e>
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	2b03      	cmp	r3, #3
 8004450:	d002      	beq.n	8004458 <HAL_RCC_OscConfig+0x44>
 8004452:	69bb      	ldr	r3, [r7, #24]
 8004454:	2b08      	cmp	r3, #8
 8004456:	d10b      	bne.n	8004470 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004458:	4b8d      	ldr	r3, [pc, #564]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d05b      	beq.n	800451c <HAL_RCC_OscConfig+0x108>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d157      	bne.n	800451c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e2d9      	b.n	8004a24 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004478:	d106      	bne.n	8004488 <HAL_RCC_OscConfig+0x74>
 800447a:	4b85      	ldr	r3, [pc, #532]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a84      	ldr	r2, [pc, #528]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 8004480:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004484:	6013      	str	r3, [r2, #0]
 8004486:	e01d      	b.n	80044c4 <HAL_RCC_OscConfig+0xb0>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004490:	d10c      	bne.n	80044ac <HAL_RCC_OscConfig+0x98>
 8004492:	4b7f      	ldr	r3, [pc, #508]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a7e      	ldr	r2, [pc, #504]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 8004498:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800449c:	6013      	str	r3, [r2, #0]
 800449e:	4b7c      	ldr	r3, [pc, #496]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a7b      	ldr	r2, [pc, #492]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 80044a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044a8:	6013      	str	r3, [r2, #0]
 80044aa:	e00b      	b.n	80044c4 <HAL_RCC_OscConfig+0xb0>
 80044ac:	4b78      	ldr	r3, [pc, #480]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a77      	ldr	r2, [pc, #476]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 80044b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044b6:	6013      	str	r3, [r2, #0]
 80044b8:	4b75      	ldr	r3, [pc, #468]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a74      	ldr	r2, [pc, #464]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 80044be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d013      	beq.n	80044f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044cc:	f7fd feae 	bl	800222c <HAL_GetTick>
 80044d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044d2:	e008      	b.n	80044e6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044d4:	f7fd feaa 	bl	800222c <HAL_GetTick>
 80044d8:	4602      	mov	r2, r0
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	2b64      	cmp	r3, #100	@ 0x64
 80044e0:	d901      	bls.n	80044e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e29e      	b.n	8004a24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044e6:	4b6a      	ldr	r3, [pc, #424]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d0f0      	beq.n	80044d4 <HAL_RCC_OscConfig+0xc0>
 80044f2:	e014      	b.n	800451e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f4:	f7fd fe9a 	bl	800222c <HAL_GetTick>
 80044f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80044fa:	e008      	b.n	800450e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044fc:	f7fd fe96 	bl	800222c <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	2b64      	cmp	r3, #100	@ 0x64
 8004508:	d901      	bls.n	800450e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800450a:	2303      	movs	r3, #3
 800450c:	e28a      	b.n	8004a24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800450e:	4b60      	ldr	r3, [pc, #384]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004516:	2b00      	cmp	r3, #0
 8004518:	d1f0      	bne.n	80044fc <HAL_RCC_OscConfig+0xe8>
 800451a:	e000      	b.n	800451e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800451c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0302 	and.w	r3, r3, #2
 8004526:	2b00      	cmp	r3, #0
 8004528:	d075      	beq.n	8004616 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800452a:	4b59      	ldr	r3, [pc, #356]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	f003 030c 	and.w	r3, r3, #12
 8004532:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004534:	4b56      	ldr	r3, [pc, #344]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	f003 0303 	and.w	r3, r3, #3
 800453c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800453e:	69bb      	ldr	r3, [r7, #24]
 8004540:	2b0c      	cmp	r3, #12
 8004542:	d102      	bne.n	800454a <HAL_RCC_OscConfig+0x136>
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	2b02      	cmp	r3, #2
 8004548:	d002      	beq.n	8004550 <HAL_RCC_OscConfig+0x13c>
 800454a:	69bb      	ldr	r3, [r7, #24]
 800454c:	2b04      	cmp	r3, #4
 800454e:	d11f      	bne.n	8004590 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004550:	4b4f      	ldr	r3, [pc, #316]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004558:	2b00      	cmp	r3, #0
 800455a:	d005      	beq.n	8004568 <HAL_RCC_OscConfig+0x154>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	68db      	ldr	r3, [r3, #12]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d101      	bne.n	8004568 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	e25d      	b.n	8004a24 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004568:	4b49      	ldr	r3, [pc, #292]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	691b      	ldr	r3, [r3, #16]
 8004574:	061b      	lsls	r3, r3, #24
 8004576:	4946      	ldr	r1, [pc, #280]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 8004578:	4313      	orrs	r3, r2
 800457a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800457c:	4b45      	ldr	r3, [pc, #276]	@ (8004694 <HAL_RCC_OscConfig+0x280>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4618      	mov	r0, r3
 8004582:	f7fd fe07 	bl	8002194 <HAL_InitTick>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d043      	beq.n	8004614 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	e249      	b.n	8004a24 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d023      	beq.n	80045e0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004598:	4b3d      	ldr	r3, [pc, #244]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a3c      	ldr	r2, [pc, #240]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 800459e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045a4:	f7fd fe42 	bl	800222c <HAL_GetTick>
 80045a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045aa:	e008      	b.n	80045be <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045ac:	f7fd fe3e 	bl	800222c <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d901      	bls.n	80045be <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e232      	b.n	8004a24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045be:	4b34      	ldr	r3, [pc, #208]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d0f0      	beq.n	80045ac <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045ca:	4b31      	ldr	r3, [pc, #196]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	061b      	lsls	r3, r3, #24
 80045d8:	492d      	ldr	r1, [pc, #180]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 80045da:	4313      	orrs	r3, r2
 80045dc:	604b      	str	r3, [r1, #4]
 80045de:	e01a      	b.n	8004616 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045e0:	4b2b      	ldr	r3, [pc, #172]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a2a      	ldr	r2, [pc, #168]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 80045e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045ec:	f7fd fe1e 	bl	800222c <HAL_GetTick>
 80045f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80045f2:	e008      	b.n	8004606 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045f4:	f7fd fe1a 	bl	800222c <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	2b02      	cmp	r3, #2
 8004600:	d901      	bls.n	8004606 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004602:	2303      	movs	r3, #3
 8004604:	e20e      	b.n	8004a24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004606:	4b22      	ldr	r3, [pc, #136]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800460e:	2b00      	cmp	r3, #0
 8004610:	d1f0      	bne.n	80045f4 <HAL_RCC_OscConfig+0x1e0>
 8004612:	e000      	b.n	8004616 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004614:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0308 	and.w	r3, r3, #8
 800461e:	2b00      	cmp	r3, #0
 8004620:	d041      	beq.n	80046a6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	695b      	ldr	r3, [r3, #20]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d01c      	beq.n	8004664 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800462a:	4b19      	ldr	r3, [pc, #100]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 800462c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004630:	4a17      	ldr	r2, [pc, #92]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 8004632:	f043 0301 	orr.w	r3, r3, #1
 8004636:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800463a:	f7fd fdf7 	bl	800222c <HAL_GetTick>
 800463e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004640:	e008      	b.n	8004654 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004642:	f7fd fdf3 	bl	800222c <HAL_GetTick>
 8004646:	4602      	mov	r2, r0
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	2b02      	cmp	r3, #2
 800464e:	d901      	bls.n	8004654 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004650:	2303      	movs	r3, #3
 8004652:	e1e7      	b.n	8004a24 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004654:	4b0e      	ldr	r3, [pc, #56]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 8004656:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800465a:	f003 0302 	and.w	r3, r3, #2
 800465e:	2b00      	cmp	r3, #0
 8004660:	d0ef      	beq.n	8004642 <HAL_RCC_OscConfig+0x22e>
 8004662:	e020      	b.n	80046a6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004664:	4b0a      	ldr	r3, [pc, #40]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 8004666:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800466a:	4a09      	ldr	r2, [pc, #36]	@ (8004690 <HAL_RCC_OscConfig+0x27c>)
 800466c:	f023 0301 	bic.w	r3, r3, #1
 8004670:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004674:	f7fd fdda 	bl	800222c <HAL_GetTick>
 8004678:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800467a:	e00d      	b.n	8004698 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800467c:	f7fd fdd6 	bl	800222c <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	2b02      	cmp	r3, #2
 8004688:	d906      	bls.n	8004698 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800468a:	2303      	movs	r3, #3
 800468c:	e1ca      	b.n	8004a24 <HAL_RCC_OscConfig+0x610>
 800468e:	bf00      	nop
 8004690:	40021000 	.word	0x40021000
 8004694:	20000018 	.word	0x20000018
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004698:	4b8c      	ldr	r3, [pc, #560]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 800469a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800469e:	f003 0302 	and.w	r3, r3, #2
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d1ea      	bne.n	800467c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 0304 	and.w	r3, r3, #4
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	f000 80a6 	beq.w	8004800 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046b4:	2300      	movs	r3, #0
 80046b6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80046b8:	4b84      	ldr	r3, [pc, #528]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 80046ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d101      	bne.n	80046c8 <HAL_RCC_OscConfig+0x2b4>
 80046c4:	2301      	movs	r3, #1
 80046c6:	e000      	b.n	80046ca <HAL_RCC_OscConfig+0x2b6>
 80046c8:	2300      	movs	r3, #0
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d00d      	beq.n	80046ea <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046ce:	4b7f      	ldr	r3, [pc, #508]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 80046d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046d2:	4a7e      	ldr	r2, [pc, #504]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 80046d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80046da:	4b7c      	ldr	r3, [pc, #496]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 80046dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046e2:	60fb      	str	r3, [r7, #12]
 80046e4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80046e6:	2301      	movs	r3, #1
 80046e8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046ea:	4b79      	ldr	r3, [pc, #484]	@ (80048d0 <HAL_RCC_OscConfig+0x4bc>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d118      	bne.n	8004728 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046f6:	4b76      	ldr	r3, [pc, #472]	@ (80048d0 <HAL_RCC_OscConfig+0x4bc>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a75      	ldr	r2, [pc, #468]	@ (80048d0 <HAL_RCC_OscConfig+0x4bc>)
 80046fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004700:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004702:	f7fd fd93 	bl	800222c <HAL_GetTick>
 8004706:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004708:	e008      	b.n	800471c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800470a:	f7fd fd8f 	bl	800222c <HAL_GetTick>
 800470e:	4602      	mov	r2, r0
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	2b02      	cmp	r3, #2
 8004716:	d901      	bls.n	800471c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004718:	2303      	movs	r3, #3
 800471a:	e183      	b.n	8004a24 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800471c:	4b6c      	ldr	r3, [pc, #432]	@ (80048d0 <HAL_RCC_OscConfig+0x4bc>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004724:	2b00      	cmp	r3, #0
 8004726:	d0f0      	beq.n	800470a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	2b01      	cmp	r3, #1
 800472e:	d108      	bne.n	8004742 <HAL_RCC_OscConfig+0x32e>
 8004730:	4b66      	ldr	r3, [pc, #408]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 8004732:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004736:	4a65      	ldr	r2, [pc, #404]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 8004738:	f043 0301 	orr.w	r3, r3, #1
 800473c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004740:	e024      	b.n	800478c <HAL_RCC_OscConfig+0x378>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	2b05      	cmp	r3, #5
 8004748:	d110      	bne.n	800476c <HAL_RCC_OscConfig+0x358>
 800474a:	4b60      	ldr	r3, [pc, #384]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 800474c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004750:	4a5e      	ldr	r2, [pc, #376]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 8004752:	f043 0304 	orr.w	r3, r3, #4
 8004756:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800475a:	4b5c      	ldr	r3, [pc, #368]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 800475c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004760:	4a5a      	ldr	r2, [pc, #360]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 8004762:	f043 0301 	orr.w	r3, r3, #1
 8004766:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800476a:	e00f      	b.n	800478c <HAL_RCC_OscConfig+0x378>
 800476c:	4b57      	ldr	r3, [pc, #348]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 800476e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004772:	4a56      	ldr	r2, [pc, #344]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 8004774:	f023 0301 	bic.w	r3, r3, #1
 8004778:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800477c:	4b53      	ldr	r3, [pc, #332]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 800477e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004782:	4a52      	ldr	r2, [pc, #328]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 8004784:	f023 0304 	bic.w	r3, r3, #4
 8004788:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d016      	beq.n	80047c2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004794:	f7fd fd4a 	bl	800222c <HAL_GetTick>
 8004798:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800479a:	e00a      	b.n	80047b2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800479c:	f7fd fd46 	bl	800222c <HAL_GetTick>
 80047a0:	4602      	mov	r2, r0
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	1ad3      	subs	r3, r2, r3
 80047a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d901      	bls.n	80047b2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e138      	b.n	8004a24 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047b2:	4b46      	ldr	r3, [pc, #280]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 80047b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047b8:	f003 0302 	and.w	r3, r3, #2
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d0ed      	beq.n	800479c <HAL_RCC_OscConfig+0x388>
 80047c0:	e015      	b.n	80047ee <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047c2:	f7fd fd33 	bl	800222c <HAL_GetTick>
 80047c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80047c8:	e00a      	b.n	80047e0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047ca:	f7fd fd2f 	bl	800222c <HAL_GetTick>
 80047ce:	4602      	mov	r2, r0
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	1ad3      	subs	r3, r2, r3
 80047d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047d8:	4293      	cmp	r3, r2
 80047da:	d901      	bls.n	80047e0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80047dc:	2303      	movs	r3, #3
 80047de:	e121      	b.n	8004a24 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80047e0:	4b3a      	ldr	r3, [pc, #232]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 80047e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047e6:	f003 0302 	and.w	r3, r3, #2
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d1ed      	bne.n	80047ca <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80047ee:	7ffb      	ldrb	r3, [r7, #31]
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	d105      	bne.n	8004800 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047f4:	4b35      	ldr	r3, [pc, #212]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 80047f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047f8:	4a34      	ldr	r2, [pc, #208]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 80047fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047fe:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 0320 	and.w	r3, r3, #32
 8004808:	2b00      	cmp	r3, #0
 800480a:	d03c      	beq.n	8004886 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	699b      	ldr	r3, [r3, #24]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d01c      	beq.n	800484e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004814:	4b2d      	ldr	r3, [pc, #180]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 8004816:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800481a:	4a2c      	ldr	r2, [pc, #176]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 800481c:	f043 0301 	orr.w	r3, r3, #1
 8004820:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004824:	f7fd fd02 	bl	800222c <HAL_GetTick>
 8004828:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800482a:	e008      	b.n	800483e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800482c:	f7fd fcfe 	bl	800222c <HAL_GetTick>
 8004830:	4602      	mov	r2, r0
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	1ad3      	subs	r3, r2, r3
 8004836:	2b02      	cmp	r3, #2
 8004838:	d901      	bls.n	800483e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800483a:	2303      	movs	r3, #3
 800483c:	e0f2      	b.n	8004a24 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800483e:	4b23      	ldr	r3, [pc, #140]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 8004840:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004844:	f003 0302 	and.w	r3, r3, #2
 8004848:	2b00      	cmp	r3, #0
 800484a:	d0ef      	beq.n	800482c <HAL_RCC_OscConfig+0x418>
 800484c:	e01b      	b.n	8004886 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800484e:	4b1f      	ldr	r3, [pc, #124]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 8004850:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004854:	4a1d      	ldr	r2, [pc, #116]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 8004856:	f023 0301 	bic.w	r3, r3, #1
 800485a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800485e:	f7fd fce5 	bl	800222c <HAL_GetTick>
 8004862:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004864:	e008      	b.n	8004878 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004866:	f7fd fce1 	bl	800222c <HAL_GetTick>
 800486a:	4602      	mov	r2, r0
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	1ad3      	subs	r3, r2, r3
 8004870:	2b02      	cmp	r3, #2
 8004872:	d901      	bls.n	8004878 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004874:	2303      	movs	r3, #3
 8004876:	e0d5      	b.n	8004a24 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004878:	4b14      	ldr	r3, [pc, #80]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 800487a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800487e:	f003 0302 	and.w	r3, r3, #2
 8004882:	2b00      	cmp	r3, #0
 8004884:	d1ef      	bne.n	8004866 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	69db      	ldr	r3, [r3, #28]
 800488a:	2b00      	cmp	r3, #0
 800488c:	f000 80c9 	beq.w	8004a22 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004890:	4b0e      	ldr	r3, [pc, #56]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	f003 030c 	and.w	r3, r3, #12
 8004898:	2b0c      	cmp	r3, #12
 800489a:	f000 8083 	beq.w	80049a4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	69db      	ldr	r3, [r3, #28]
 80048a2:	2b02      	cmp	r3, #2
 80048a4:	d15e      	bne.n	8004964 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048a6:	4b09      	ldr	r3, [pc, #36]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a08      	ldr	r2, [pc, #32]	@ (80048cc <HAL_RCC_OscConfig+0x4b8>)
 80048ac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048b2:	f7fd fcbb 	bl	800222c <HAL_GetTick>
 80048b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048b8:	e00c      	b.n	80048d4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048ba:	f7fd fcb7 	bl	800222c <HAL_GetTick>
 80048be:	4602      	mov	r2, r0
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	1ad3      	subs	r3, r2, r3
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	d905      	bls.n	80048d4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80048c8:	2303      	movs	r3, #3
 80048ca:	e0ab      	b.n	8004a24 <HAL_RCC_OscConfig+0x610>
 80048cc:	40021000 	.word	0x40021000
 80048d0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048d4:	4b55      	ldr	r3, [pc, #340]	@ (8004a2c <HAL_RCC_OscConfig+0x618>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d1ec      	bne.n	80048ba <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048e0:	4b52      	ldr	r3, [pc, #328]	@ (8004a2c <HAL_RCC_OscConfig+0x618>)
 80048e2:	68da      	ldr	r2, [r3, #12]
 80048e4:	4b52      	ldr	r3, [pc, #328]	@ (8004a30 <HAL_RCC_OscConfig+0x61c>)
 80048e6:	4013      	ands	r3, r2
 80048e8:	687a      	ldr	r2, [r7, #4]
 80048ea:	6a11      	ldr	r1, [r2, #32]
 80048ec:	687a      	ldr	r2, [r7, #4]
 80048ee:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80048f0:	3a01      	subs	r2, #1
 80048f2:	0112      	lsls	r2, r2, #4
 80048f4:	4311      	orrs	r1, r2
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80048fa:	0212      	lsls	r2, r2, #8
 80048fc:	4311      	orrs	r1, r2
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004902:	0852      	lsrs	r2, r2, #1
 8004904:	3a01      	subs	r2, #1
 8004906:	0552      	lsls	r2, r2, #21
 8004908:	4311      	orrs	r1, r2
 800490a:	687a      	ldr	r2, [r7, #4]
 800490c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800490e:	0852      	lsrs	r2, r2, #1
 8004910:	3a01      	subs	r2, #1
 8004912:	0652      	lsls	r2, r2, #25
 8004914:	4311      	orrs	r1, r2
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800491a:	06d2      	lsls	r2, r2, #27
 800491c:	430a      	orrs	r2, r1
 800491e:	4943      	ldr	r1, [pc, #268]	@ (8004a2c <HAL_RCC_OscConfig+0x618>)
 8004920:	4313      	orrs	r3, r2
 8004922:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004924:	4b41      	ldr	r3, [pc, #260]	@ (8004a2c <HAL_RCC_OscConfig+0x618>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a40      	ldr	r2, [pc, #256]	@ (8004a2c <HAL_RCC_OscConfig+0x618>)
 800492a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800492e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004930:	4b3e      	ldr	r3, [pc, #248]	@ (8004a2c <HAL_RCC_OscConfig+0x618>)
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	4a3d      	ldr	r2, [pc, #244]	@ (8004a2c <HAL_RCC_OscConfig+0x618>)
 8004936:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800493a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800493c:	f7fd fc76 	bl	800222c <HAL_GetTick>
 8004940:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004942:	e008      	b.n	8004956 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004944:	f7fd fc72 	bl	800222c <HAL_GetTick>
 8004948:	4602      	mov	r2, r0
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	1ad3      	subs	r3, r2, r3
 800494e:	2b02      	cmp	r3, #2
 8004950:	d901      	bls.n	8004956 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004952:	2303      	movs	r3, #3
 8004954:	e066      	b.n	8004a24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004956:	4b35      	ldr	r3, [pc, #212]	@ (8004a2c <HAL_RCC_OscConfig+0x618>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d0f0      	beq.n	8004944 <HAL_RCC_OscConfig+0x530>
 8004962:	e05e      	b.n	8004a22 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004964:	4b31      	ldr	r3, [pc, #196]	@ (8004a2c <HAL_RCC_OscConfig+0x618>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a30      	ldr	r2, [pc, #192]	@ (8004a2c <HAL_RCC_OscConfig+0x618>)
 800496a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800496e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004970:	f7fd fc5c 	bl	800222c <HAL_GetTick>
 8004974:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004976:	e008      	b.n	800498a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004978:	f7fd fc58 	bl	800222c <HAL_GetTick>
 800497c:	4602      	mov	r2, r0
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	1ad3      	subs	r3, r2, r3
 8004982:	2b02      	cmp	r3, #2
 8004984:	d901      	bls.n	800498a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004986:	2303      	movs	r3, #3
 8004988:	e04c      	b.n	8004a24 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800498a:	4b28      	ldr	r3, [pc, #160]	@ (8004a2c <HAL_RCC_OscConfig+0x618>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004992:	2b00      	cmp	r3, #0
 8004994:	d1f0      	bne.n	8004978 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004996:	4b25      	ldr	r3, [pc, #148]	@ (8004a2c <HAL_RCC_OscConfig+0x618>)
 8004998:	68da      	ldr	r2, [r3, #12]
 800499a:	4924      	ldr	r1, [pc, #144]	@ (8004a2c <HAL_RCC_OscConfig+0x618>)
 800499c:	4b25      	ldr	r3, [pc, #148]	@ (8004a34 <HAL_RCC_OscConfig+0x620>)
 800499e:	4013      	ands	r3, r2
 80049a0:	60cb      	str	r3, [r1, #12]
 80049a2:	e03e      	b.n	8004a22 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	69db      	ldr	r3, [r3, #28]
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d101      	bne.n	80049b0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e039      	b.n	8004a24 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80049b0:	4b1e      	ldr	r3, [pc, #120]	@ (8004a2c <HAL_RCC_OscConfig+0x618>)
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	f003 0203 	and.w	r2, r3, #3
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6a1b      	ldr	r3, [r3, #32]
 80049c0:	429a      	cmp	r2, r3
 80049c2:	d12c      	bne.n	8004a1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ce:	3b01      	subs	r3, #1
 80049d0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d123      	bne.n	8004a1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049e0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d11b      	bne.n	8004a1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049f0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80049f2:	429a      	cmp	r2, r3
 80049f4:	d113      	bne.n	8004a1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a00:	085b      	lsrs	r3, r3, #1
 8004a02:	3b01      	subs	r3, #1
 8004a04:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a06:	429a      	cmp	r2, r3
 8004a08:	d109      	bne.n	8004a1e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a14:	085b      	lsrs	r3, r3, #1
 8004a16:	3b01      	subs	r3, #1
 8004a18:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d001      	beq.n	8004a22 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e000      	b.n	8004a24 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004a22:	2300      	movs	r3, #0
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3720      	adds	r7, #32
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}
 8004a2c:	40021000 	.word	0x40021000
 8004a30:	019f800c 	.word	0x019f800c
 8004a34:	feeefffc 	.word	0xfeeefffc

08004a38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b086      	sub	sp, #24
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004a42:	2300      	movs	r3, #0
 8004a44:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d101      	bne.n	8004a50 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e11e      	b.n	8004c8e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a50:	4b91      	ldr	r3, [pc, #580]	@ (8004c98 <HAL_RCC_ClockConfig+0x260>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 030f 	and.w	r3, r3, #15
 8004a58:	683a      	ldr	r2, [r7, #0]
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d910      	bls.n	8004a80 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a5e:	4b8e      	ldr	r3, [pc, #568]	@ (8004c98 <HAL_RCC_ClockConfig+0x260>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f023 020f 	bic.w	r2, r3, #15
 8004a66:	498c      	ldr	r1, [pc, #560]	@ (8004c98 <HAL_RCC_ClockConfig+0x260>)
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a6e:	4b8a      	ldr	r3, [pc, #552]	@ (8004c98 <HAL_RCC_ClockConfig+0x260>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f003 030f 	and.w	r3, r3, #15
 8004a76:	683a      	ldr	r2, [r7, #0]
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d001      	beq.n	8004a80 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e106      	b.n	8004c8e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 0301 	and.w	r3, r3, #1
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d073      	beq.n	8004b74 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	2b03      	cmp	r3, #3
 8004a92:	d129      	bne.n	8004ae8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a94:	4b81      	ldr	r3, [pc, #516]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d101      	bne.n	8004aa4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e0f4      	b.n	8004c8e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004aa4:	f000 f99e 	bl	8004de4 <RCC_GetSysClockFreqFromPLLSource>
 8004aa8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	4a7c      	ldr	r2, [pc, #496]	@ (8004ca0 <HAL_RCC_ClockConfig+0x268>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d93f      	bls.n	8004b32 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004ab2:	4b7a      	ldr	r3, [pc, #488]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d009      	beq.n	8004ad2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d033      	beq.n	8004b32 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d12f      	bne.n	8004b32 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004ad2:	4b72      	ldr	r3, [pc, #456]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ada:	4a70      	ldr	r2, [pc, #448]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004adc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ae0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004ae2:	2380      	movs	r3, #128	@ 0x80
 8004ae4:	617b      	str	r3, [r7, #20]
 8004ae6:	e024      	b.n	8004b32 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	2b02      	cmp	r3, #2
 8004aee:	d107      	bne.n	8004b00 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004af0:	4b6a      	ldr	r3, [pc, #424]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d109      	bne.n	8004b10 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e0c6      	b.n	8004c8e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b00:	4b66      	ldr	r3, [pc, #408]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d101      	bne.n	8004b10 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e0be      	b.n	8004c8e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004b10:	f000 f8ce 	bl	8004cb0 <HAL_RCC_GetSysClockFreq>
 8004b14:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	4a61      	ldr	r2, [pc, #388]	@ (8004ca0 <HAL_RCC_ClockConfig+0x268>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d909      	bls.n	8004b32 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004b1e:	4b5f      	ldr	r3, [pc, #380]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b26:	4a5d      	ldr	r2, [pc, #372]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004b28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b2c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004b2e:	2380      	movs	r3, #128	@ 0x80
 8004b30:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b32:	4b5a      	ldr	r3, [pc, #360]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	f023 0203 	bic.w	r2, r3, #3
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	4957      	ldr	r1, [pc, #348]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004b40:	4313      	orrs	r3, r2
 8004b42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b44:	f7fd fb72 	bl	800222c <HAL_GetTick>
 8004b48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b4a:	e00a      	b.n	8004b62 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b4c:	f7fd fb6e 	bl	800222c <HAL_GetTick>
 8004b50:	4602      	mov	r2, r0
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d901      	bls.n	8004b62 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004b5e:	2303      	movs	r3, #3
 8004b60:	e095      	b.n	8004c8e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b62:	4b4e      	ldr	r3, [pc, #312]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	f003 020c 	and.w	r2, r3, #12
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	009b      	lsls	r3, r3, #2
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d1eb      	bne.n	8004b4c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 0302 	and.w	r3, r3, #2
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d023      	beq.n	8004bc8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0304 	and.w	r3, r3, #4
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d005      	beq.n	8004b98 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b8c:	4b43      	ldr	r3, [pc, #268]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	4a42      	ldr	r2, [pc, #264]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004b92:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004b96:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 0308 	and.w	r3, r3, #8
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d007      	beq.n	8004bb4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004ba4:	4b3d      	ldr	r3, [pc, #244]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004bac:	4a3b      	ldr	r2, [pc, #236]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004bae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004bb2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bb4:	4b39      	ldr	r3, [pc, #228]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	4936      	ldr	r1, [pc, #216]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	608b      	str	r3, [r1, #8]
 8004bc6:	e008      	b.n	8004bda <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	2b80      	cmp	r3, #128	@ 0x80
 8004bcc:	d105      	bne.n	8004bda <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004bce:	4b33      	ldr	r3, [pc, #204]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	4a32      	ldr	r2, [pc, #200]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004bd4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004bd8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004bda:	4b2f      	ldr	r3, [pc, #188]	@ (8004c98 <HAL_RCC_ClockConfig+0x260>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f003 030f 	and.w	r3, r3, #15
 8004be2:	683a      	ldr	r2, [r7, #0]
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d21d      	bcs.n	8004c24 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004be8:	4b2b      	ldr	r3, [pc, #172]	@ (8004c98 <HAL_RCC_ClockConfig+0x260>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f023 020f 	bic.w	r2, r3, #15
 8004bf0:	4929      	ldr	r1, [pc, #164]	@ (8004c98 <HAL_RCC_ClockConfig+0x260>)
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004bf8:	f7fd fb18 	bl	800222c <HAL_GetTick>
 8004bfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bfe:	e00a      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c00:	f7fd fb14 	bl	800222c <HAL_GetTick>
 8004c04:	4602      	mov	r2, r0
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d901      	bls.n	8004c16 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e03b      	b.n	8004c8e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c16:	4b20      	ldr	r3, [pc, #128]	@ (8004c98 <HAL_RCC_ClockConfig+0x260>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 030f 	and.w	r3, r3, #15
 8004c1e:	683a      	ldr	r2, [r7, #0]
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d1ed      	bne.n	8004c00 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0304 	and.w	r3, r3, #4
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d008      	beq.n	8004c42 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c30:	4b1a      	ldr	r3, [pc, #104]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	68db      	ldr	r3, [r3, #12]
 8004c3c:	4917      	ldr	r1, [pc, #92]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0308 	and.w	r3, r3, #8
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d009      	beq.n	8004c62 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c4e:	4b13      	ldr	r3, [pc, #76]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	691b      	ldr	r3, [r3, #16]
 8004c5a:	00db      	lsls	r3, r3, #3
 8004c5c:	490f      	ldr	r1, [pc, #60]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004c62:	f000 f825 	bl	8004cb0 <HAL_RCC_GetSysClockFreq>
 8004c66:	4602      	mov	r2, r0
 8004c68:	4b0c      	ldr	r3, [pc, #48]	@ (8004c9c <HAL_RCC_ClockConfig+0x264>)
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	091b      	lsrs	r3, r3, #4
 8004c6e:	f003 030f 	and.w	r3, r3, #15
 8004c72:	490c      	ldr	r1, [pc, #48]	@ (8004ca4 <HAL_RCC_ClockConfig+0x26c>)
 8004c74:	5ccb      	ldrb	r3, [r1, r3]
 8004c76:	f003 031f 	and.w	r3, r3, #31
 8004c7a:	fa22 f303 	lsr.w	r3, r2, r3
 8004c7e:	4a0a      	ldr	r2, [pc, #40]	@ (8004ca8 <HAL_RCC_ClockConfig+0x270>)
 8004c80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004c82:	4b0a      	ldr	r3, [pc, #40]	@ (8004cac <HAL_RCC_ClockConfig+0x274>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4618      	mov	r0, r3
 8004c88:	f7fd fa84 	bl	8002194 <HAL_InitTick>
 8004c8c:	4603      	mov	r3, r0
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3718      	adds	r7, #24
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}
 8004c96:	bf00      	nop
 8004c98:	40022000 	.word	0x40022000
 8004c9c:	40021000 	.word	0x40021000
 8004ca0:	04c4b400 	.word	0x04c4b400
 8004ca4:	080084c8 	.word	0x080084c8
 8004ca8:	20000000 	.word	0x20000000
 8004cac:	20000018 	.word	0x20000018

08004cb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b087      	sub	sp, #28
 8004cb4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004cb6:	4b2c      	ldr	r3, [pc, #176]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	f003 030c 	and.w	r3, r3, #12
 8004cbe:	2b04      	cmp	r3, #4
 8004cc0:	d102      	bne.n	8004cc8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004cc2:	4b2a      	ldr	r3, [pc, #168]	@ (8004d6c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004cc4:	613b      	str	r3, [r7, #16]
 8004cc6:	e047      	b.n	8004d58 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004cc8:	4b27      	ldr	r3, [pc, #156]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	f003 030c 	and.w	r3, r3, #12
 8004cd0:	2b08      	cmp	r3, #8
 8004cd2:	d102      	bne.n	8004cda <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004cd4:	4b26      	ldr	r3, [pc, #152]	@ (8004d70 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004cd6:	613b      	str	r3, [r7, #16]
 8004cd8:	e03e      	b.n	8004d58 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004cda:	4b23      	ldr	r3, [pc, #140]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	f003 030c 	and.w	r3, r3, #12
 8004ce2:	2b0c      	cmp	r3, #12
 8004ce4:	d136      	bne.n	8004d54 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004ce6:	4b20      	ldr	r3, [pc, #128]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ce8:	68db      	ldr	r3, [r3, #12]
 8004cea:	f003 0303 	and.w	r3, r3, #3
 8004cee:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004cf0:	4b1d      	ldr	r3, [pc, #116]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	091b      	lsrs	r3, r3, #4
 8004cf6:	f003 030f 	and.w	r3, r3, #15
 8004cfa:	3301      	adds	r3, #1
 8004cfc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2b03      	cmp	r3, #3
 8004d02:	d10c      	bne.n	8004d1e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004d04:	4a1a      	ldr	r2, [pc, #104]	@ (8004d70 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d0c:	4a16      	ldr	r2, [pc, #88]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d0e:	68d2      	ldr	r2, [r2, #12]
 8004d10:	0a12      	lsrs	r2, r2, #8
 8004d12:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004d16:	fb02 f303 	mul.w	r3, r2, r3
 8004d1a:	617b      	str	r3, [r7, #20]
      break;
 8004d1c:	e00c      	b.n	8004d38 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004d1e:	4a13      	ldr	r2, [pc, #76]	@ (8004d6c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d26:	4a10      	ldr	r2, [pc, #64]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d28:	68d2      	ldr	r2, [r2, #12]
 8004d2a:	0a12      	lsrs	r2, r2, #8
 8004d2c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004d30:	fb02 f303 	mul.w	r3, r2, r3
 8004d34:	617b      	str	r3, [r7, #20]
      break;
 8004d36:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004d38:	4b0b      	ldr	r3, [pc, #44]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	0e5b      	lsrs	r3, r3, #25
 8004d3e:	f003 0303 	and.w	r3, r3, #3
 8004d42:	3301      	adds	r3, #1
 8004d44:	005b      	lsls	r3, r3, #1
 8004d46:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004d48:	697a      	ldr	r2, [r7, #20]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d50:	613b      	str	r3, [r7, #16]
 8004d52:	e001      	b.n	8004d58 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004d54:	2300      	movs	r3, #0
 8004d56:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004d58:	693b      	ldr	r3, [r7, #16]
}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	371c      	adds	r7, #28
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d64:	4770      	bx	lr
 8004d66:	bf00      	nop
 8004d68:	40021000 	.word	0x40021000
 8004d6c:	00f42400 	.word	0x00f42400
 8004d70:	016e3600 	.word	0x016e3600

08004d74 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d74:	b480      	push	{r7}
 8004d76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d78:	4b03      	ldr	r3, [pc, #12]	@ (8004d88 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr
 8004d86:	bf00      	nop
 8004d88:	20000000 	.word	0x20000000

08004d8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004d90:	f7ff fff0 	bl	8004d74 <HAL_RCC_GetHCLKFreq>
 8004d94:	4602      	mov	r2, r0
 8004d96:	4b06      	ldr	r3, [pc, #24]	@ (8004db0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	0a1b      	lsrs	r3, r3, #8
 8004d9c:	f003 0307 	and.w	r3, r3, #7
 8004da0:	4904      	ldr	r1, [pc, #16]	@ (8004db4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004da2:	5ccb      	ldrb	r3, [r1, r3]
 8004da4:	f003 031f 	and.w	r3, r3, #31
 8004da8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	bd80      	pop	{r7, pc}
 8004db0:	40021000 	.word	0x40021000
 8004db4:	080084d8 	.word	0x080084d8

08004db8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004dbc:	f7ff ffda 	bl	8004d74 <HAL_RCC_GetHCLKFreq>
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	4b06      	ldr	r3, [pc, #24]	@ (8004ddc <HAL_RCC_GetPCLK2Freq+0x24>)
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	0adb      	lsrs	r3, r3, #11
 8004dc8:	f003 0307 	and.w	r3, r3, #7
 8004dcc:	4904      	ldr	r1, [pc, #16]	@ (8004de0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004dce:	5ccb      	ldrb	r3, [r1, r3]
 8004dd0:	f003 031f 	and.w	r3, r3, #31
 8004dd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	bd80      	pop	{r7, pc}
 8004ddc:	40021000 	.word	0x40021000
 8004de0:	080084d8 	.word	0x080084d8

08004de4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b087      	sub	sp, #28
 8004de8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004dea:	4b1e      	ldr	r3, [pc, #120]	@ (8004e64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004dec:	68db      	ldr	r3, [r3, #12]
 8004dee:	f003 0303 	and.w	r3, r3, #3
 8004df2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004df4:	4b1b      	ldr	r3, [pc, #108]	@ (8004e64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	091b      	lsrs	r3, r3, #4
 8004dfa:	f003 030f 	and.w	r3, r3, #15
 8004dfe:	3301      	adds	r3, #1
 8004e00:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	2b03      	cmp	r3, #3
 8004e06:	d10c      	bne.n	8004e22 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004e08:	4a17      	ldr	r2, [pc, #92]	@ (8004e68 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e10:	4a14      	ldr	r2, [pc, #80]	@ (8004e64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e12:	68d2      	ldr	r2, [r2, #12]
 8004e14:	0a12      	lsrs	r2, r2, #8
 8004e16:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004e1a:	fb02 f303 	mul.w	r3, r2, r3
 8004e1e:	617b      	str	r3, [r7, #20]
    break;
 8004e20:	e00c      	b.n	8004e3c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004e22:	4a12      	ldr	r2, [pc, #72]	@ (8004e6c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e2a:	4a0e      	ldr	r2, [pc, #56]	@ (8004e64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e2c:	68d2      	ldr	r2, [r2, #12]
 8004e2e:	0a12      	lsrs	r2, r2, #8
 8004e30:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004e34:	fb02 f303 	mul.w	r3, r2, r3
 8004e38:	617b      	str	r3, [r7, #20]
    break;
 8004e3a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004e3c:	4b09      	ldr	r3, [pc, #36]	@ (8004e64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e3e:	68db      	ldr	r3, [r3, #12]
 8004e40:	0e5b      	lsrs	r3, r3, #25
 8004e42:	f003 0303 	and.w	r3, r3, #3
 8004e46:	3301      	adds	r3, #1
 8004e48:	005b      	lsls	r3, r3, #1
 8004e4a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004e4c:	697a      	ldr	r2, [r7, #20]
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e54:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004e56:	687b      	ldr	r3, [r7, #4]
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	371c      	adds	r7, #28
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr
 8004e64:	40021000 	.word	0x40021000
 8004e68:	016e3600 	.word	0x016e3600
 8004e6c:	00f42400 	.word	0x00f42400

08004e70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b086      	sub	sp, #24
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004e78:	2300      	movs	r3, #0
 8004e7a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	f000 8098 	beq.w	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e92:	4b43      	ldr	r3, [pc, #268]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d10d      	bne.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e9e:	4b40      	ldr	r3, [pc, #256]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ea2:	4a3f      	ldr	r2, [pc, #252]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ea4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ea8:	6593      	str	r3, [r2, #88]	@ 0x58
 8004eaa:	4b3d      	ldr	r3, [pc, #244]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004eac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004eae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eb2:	60bb      	str	r3, [r7, #8]
 8004eb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004eba:	4b3a      	ldr	r3, [pc, #232]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a39      	ldr	r2, [pc, #228]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004ec0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ec4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004ec6:	f7fd f9b1 	bl	800222c <HAL_GetTick>
 8004eca:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004ecc:	e009      	b.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ece:	f7fd f9ad 	bl	800222c <HAL_GetTick>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	2b02      	cmp	r3, #2
 8004eda:	d902      	bls.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004edc:	2303      	movs	r3, #3
 8004ede:	74fb      	strb	r3, [r7, #19]
        break;
 8004ee0:	e005      	b.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004ee2:	4b30      	ldr	r3, [pc, #192]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d0ef      	beq.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004eee:	7cfb      	ldrb	r3, [r7, #19]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d159      	bne.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004ef4:	4b2a      	ldr	r3, [pc, #168]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004efa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004efe:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d01e      	beq.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f0a:	697a      	ldr	r2, [r7, #20]
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d019      	beq.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004f10:	4b23      	ldr	r3, [pc, #140]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f1a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004f1c:	4b20      	ldr	r3, [pc, #128]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f22:	4a1f      	ldr	r2, [pc, #124]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004f2c:	4b1c      	ldr	r3, [pc, #112]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f32:	4a1b      	ldr	r2, [pc, #108]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004f3c:	4a18      	ldr	r2, [pc, #96]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	f003 0301 	and.w	r3, r3, #1
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d016      	beq.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f4e:	f7fd f96d 	bl	800222c <HAL_GetTick>
 8004f52:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f54:	e00b      	b.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f56:	f7fd f969 	bl	800222c <HAL_GetTick>
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	1ad3      	subs	r3, r2, r3
 8004f60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d902      	bls.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004f68:	2303      	movs	r3, #3
 8004f6a:	74fb      	strb	r3, [r7, #19]
            break;
 8004f6c:	e006      	b.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f6e:	4b0c      	ldr	r3, [pc, #48]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f74:	f003 0302 	and.w	r3, r3, #2
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d0ec      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004f7c:	7cfb      	ldrb	r3, [r7, #19]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d10b      	bne.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f82:	4b07      	ldr	r3, [pc, #28]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f88:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f90:	4903      	ldr	r1, [pc, #12]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f92:	4313      	orrs	r3, r2
 8004f94:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004f98:	e008      	b.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f9a:	7cfb      	ldrb	r3, [r7, #19]
 8004f9c:	74bb      	strb	r3, [r7, #18]
 8004f9e:	e005      	b.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004fa0:	40021000 	.word	0x40021000
 8004fa4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fa8:	7cfb      	ldrb	r3, [r7, #19]
 8004faa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004fac:	7c7b      	ldrb	r3, [r7, #17]
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d105      	bne.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fb2:	4ba6      	ldr	r3, [pc, #664]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fb6:	4aa5      	ldr	r2, [pc, #660]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fb8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fbc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f003 0301 	and.w	r3, r3, #1
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00a      	beq.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004fca:	4ba0      	ldr	r3, [pc, #640]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fd0:	f023 0203 	bic.w	r2, r3, #3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	499c      	ldr	r1, [pc, #624]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 0302 	and.w	r3, r3, #2
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d00a      	beq.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004fec:	4b97      	ldr	r3, [pc, #604]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ff2:	f023 020c 	bic.w	r2, r3, #12
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	4994      	ldr	r1, [pc, #592]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0304 	and.w	r3, r3, #4
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00a      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800500e:	4b8f      	ldr	r3, [pc, #572]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005010:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005014:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	498b      	ldr	r1, [pc, #556]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800501e:	4313      	orrs	r3, r2
 8005020:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f003 0308 	and.w	r3, r3, #8
 800502c:	2b00      	cmp	r3, #0
 800502e:	d00a      	beq.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005030:	4b86      	ldr	r3, [pc, #536]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005032:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005036:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	691b      	ldr	r3, [r3, #16]
 800503e:	4983      	ldr	r1, [pc, #524]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005040:	4313      	orrs	r3, r2
 8005042:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0320 	and.w	r3, r3, #32
 800504e:	2b00      	cmp	r3, #0
 8005050:	d00a      	beq.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005052:	4b7e      	ldr	r3, [pc, #504]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005054:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005058:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	695b      	ldr	r3, [r3, #20]
 8005060:	497a      	ldr	r1, [pc, #488]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005062:	4313      	orrs	r3, r2
 8005064:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005070:	2b00      	cmp	r3, #0
 8005072:	d00a      	beq.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005074:	4b75      	ldr	r3, [pc, #468]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005076:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800507a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	699b      	ldr	r3, [r3, #24]
 8005082:	4972      	ldr	r1, [pc, #456]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005084:	4313      	orrs	r3, r2
 8005086:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00a      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005096:	4b6d      	ldr	r3, [pc, #436]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005098:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800509c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	69db      	ldr	r3, [r3, #28]
 80050a4:	4969      	ldr	r1, [pc, #420]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050a6:	4313      	orrs	r3, r2
 80050a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d00a      	beq.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80050b8:	4b64      	ldr	r3, [pc, #400]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050be:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6a1b      	ldr	r3, [r3, #32]
 80050c6:	4961      	ldr	r1, [pc, #388]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050c8:	4313      	orrs	r3, r2
 80050ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d00a      	beq.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80050da:	4b5c      	ldr	r3, [pc, #368]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050e0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e8:	4958      	ldr	r1, [pc, #352]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050ea:	4313      	orrs	r3, r2
 80050ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d015      	beq.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80050fc:	4b53      	ldr	r3, [pc, #332]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005102:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800510a:	4950      	ldr	r1, [pc, #320]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800510c:	4313      	orrs	r3, r2
 800510e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005116:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800511a:	d105      	bne.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800511c:	4b4b      	ldr	r3, [pc, #300]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800511e:	68db      	ldr	r3, [r3, #12]
 8005120:	4a4a      	ldr	r2, [pc, #296]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005122:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005126:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005130:	2b00      	cmp	r3, #0
 8005132:	d015      	beq.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005134:	4b45      	ldr	r3, [pc, #276]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800513a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005142:	4942      	ldr	r1, [pc, #264]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005144:	4313      	orrs	r3, r2
 8005146:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800514e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005152:	d105      	bne.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005154:	4b3d      	ldr	r3, [pc, #244]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005156:	68db      	ldr	r3, [r3, #12]
 8005158:	4a3c      	ldr	r2, [pc, #240]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800515a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800515e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005168:	2b00      	cmp	r3, #0
 800516a:	d015      	beq.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800516c:	4b37      	ldr	r3, [pc, #220]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800516e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005172:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800517a:	4934      	ldr	r1, [pc, #208]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800517c:	4313      	orrs	r3, r2
 800517e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005186:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800518a:	d105      	bne.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800518c:	4b2f      	ldr	r3, [pc, #188]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800518e:	68db      	ldr	r3, [r3, #12]
 8005190:	4a2e      	ldr	r2, [pc, #184]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005192:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005196:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d015      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80051a4:	4b29      	ldr	r3, [pc, #164]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051b2:	4926      	ldr	r1, [pc, #152]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051b4:	4313      	orrs	r3, r2
 80051b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051c2:	d105      	bne.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051c4:	4b21      	ldr	r3, [pc, #132]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	4a20      	ldr	r2, [pc, #128]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051ce:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d015      	beq.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80051dc:	4b1b      	ldr	r3, [pc, #108]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051e2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051ea:	4918      	ldr	r1, [pc, #96]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051ec:	4313      	orrs	r3, r2
 80051ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051fa:	d105      	bne.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051fc:	4b13      	ldr	r3, [pc, #76]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	4a12      	ldr	r2, [pc, #72]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005202:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005206:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005210:	2b00      	cmp	r3, #0
 8005212:	d015      	beq.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005214:	4b0d      	ldr	r3, [pc, #52]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800521a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005222:	490a      	ldr	r1, [pc, #40]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005224:	4313      	orrs	r3, r2
 8005226:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800522e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005232:	d105      	bne.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005234:	4b05      	ldr	r3, [pc, #20]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	4a04      	ldr	r2, [pc, #16]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800523a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800523e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005240:	7cbb      	ldrb	r3, [r7, #18]
}
 8005242:	4618      	mov	r0, r3
 8005244:	3718      	adds	r7, #24
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}
 800524a:	bf00      	nop
 800524c:	40021000 	.word	0x40021000

08005250 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b082      	sub	sp, #8
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d101      	bne.n	8005262 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e049      	b.n	80052f6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005268:	b2db      	uxtb	r3, r3
 800526a:	2b00      	cmp	r3, #0
 800526c:	d106      	bne.n	800527c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2200      	movs	r2, #0
 8005272:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f7fc fcc8 	bl	8001c0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2202      	movs	r2, #2
 8005280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	3304      	adds	r3, #4
 800528c:	4619      	mov	r1, r3
 800528e:	4610      	mov	r0, r2
 8005290:	f000 f992 	bl	80055b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2201      	movs	r2, #1
 80052c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2201      	movs	r2, #1
 80052f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052f4:	2300      	movs	r3, #0
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3708      	adds	r7, #8
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
	...

08005300 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005300:	b480      	push	{r7}
 8005302:	b085      	sub	sp, #20
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800530e:	b2db      	uxtb	r3, r3
 8005310:	2b01      	cmp	r3, #1
 8005312:	d001      	beq.n	8005318 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e042      	b.n	800539e <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2202      	movs	r2, #2
 800531c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a21      	ldr	r2, [pc, #132]	@ (80053ac <HAL_TIM_Base_Start+0xac>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d018      	beq.n	800535c <HAL_TIM_Base_Start+0x5c>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005332:	d013      	beq.n	800535c <HAL_TIM_Base_Start+0x5c>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a1d      	ldr	r2, [pc, #116]	@ (80053b0 <HAL_TIM_Base_Start+0xb0>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d00e      	beq.n	800535c <HAL_TIM_Base_Start+0x5c>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a1c      	ldr	r2, [pc, #112]	@ (80053b4 <HAL_TIM_Base_Start+0xb4>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d009      	beq.n	800535c <HAL_TIM_Base_Start+0x5c>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a1a      	ldr	r2, [pc, #104]	@ (80053b8 <HAL_TIM_Base_Start+0xb8>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d004      	beq.n	800535c <HAL_TIM_Base_Start+0x5c>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a19      	ldr	r2, [pc, #100]	@ (80053bc <HAL_TIM_Base_Start+0xbc>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d115      	bne.n	8005388 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	689a      	ldr	r2, [r3, #8]
 8005362:	4b17      	ldr	r3, [pc, #92]	@ (80053c0 <HAL_TIM_Base_Start+0xc0>)
 8005364:	4013      	ands	r3, r2
 8005366:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2b06      	cmp	r3, #6
 800536c:	d015      	beq.n	800539a <HAL_TIM_Base_Start+0x9a>
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005374:	d011      	beq.n	800539a <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f042 0201 	orr.w	r2, r2, #1
 8005384:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005386:	e008      	b.n	800539a <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f042 0201 	orr.w	r2, r2, #1
 8005396:	601a      	str	r2, [r3, #0]
 8005398:	e000      	b.n	800539c <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800539a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800539c:	2300      	movs	r3, #0
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3714      	adds	r7, #20
 80053a2:	46bd      	mov	sp, r7
 80053a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a8:	4770      	bx	lr
 80053aa:	bf00      	nop
 80053ac:	40012c00 	.word	0x40012c00
 80053b0:	40000400 	.word	0x40000400
 80053b4:	40000800 	.word	0x40000800
 80053b8:	40013400 	.word	0x40013400
 80053bc:	40014000 	.word	0x40014000
 80053c0:	00010007 	.word	0x00010007

080053c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b084      	sub	sp, #16
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
 80053cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053ce:	2300      	movs	r3, #0
 80053d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053d8:	2b01      	cmp	r3, #1
 80053da:	d101      	bne.n	80053e0 <HAL_TIM_ConfigClockSource+0x1c>
 80053dc:	2302      	movs	r3, #2
 80053de:	e0de      	b.n	800559e <HAL_TIM_ConfigClockSource+0x1da>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2201      	movs	r2, #1
 80053e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2202      	movs	r2, #2
 80053ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80053fe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005402:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800540a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	68ba      	ldr	r2, [r7, #8]
 8005412:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a63      	ldr	r2, [pc, #396]	@ (80055a8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800541a:	4293      	cmp	r3, r2
 800541c:	f000 80a9 	beq.w	8005572 <HAL_TIM_ConfigClockSource+0x1ae>
 8005420:	4a61      	ldr	r2, [pc, #388]	@ (80055a8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8005422:	4293      	cmp	r3, r2
 8005424:	f200 80ae 	bhi.w	8005584 <HAL_TIM_ConfigClockSource+0x1c0>
 8005428:	4a60      	ldr	r2, [pc, #384]	@ (80055ac <HAL_TIM_ConfigClockSource+0x1e8>)
 800542a:	4293      	cmp	r3, r2
 800542c:	f000 80a1 	beq.w	8005572 <HAL_TIM_ConfigClockSource+0x1ae>
 8005430:	4a5e      	ldr	r2, [pc, #376]	@ (80055ac <HAL_TIM_ConfigClockSource+0x1e8>)
 8005432:	4293      	cmp	r3, r2
 8005434:	f200 80a6 	bhi.w	8005584 <HAL_TIM_ConfigClockSource+0x1c0>
 8005438:	4a5d      	ldr	r2, [pc, #372]	@ (80055b0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800543a:	4293      	cmp	r3, r2
 800543c:	f000 8099 	beq.w	8005572 <HAL_TIM_ConfigClockSource+0x1ae>
 8005440:	4a5b      	ldr	r2, [pc, #364]	@ (80055b0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005442:	4293      	cmp	r3, r2
 8005444:	f200 809e 	bhi.w	8005584 <HAL_TIM_ConfigClockSource+0x1c0>
 8005448:	4a5a      	ldr	r2, [pc, #360]	@ (80055b4 <HAL_TIM_ConfigClockSource+0x1f0>)
 800544a:	4293      	cmp	r3, r2
 800544c:	f000 8091 	beq.w	8005572 <HAL_TIM_ConfigClockSource+0x1ae>
 8005450:	4a58      	ldr	r2, [pc, #352]	@ (80055b4 <HAL_TIM_ConfigClockSource+0x1f0>)
 8005452:	4293      	cmp	r3, r2
 8005454:	f200 8096 	bhi.w	8005584 <HAL_TIM_ConfigClockSource+0x1c0>
 8005458:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800545c:	f000 8089 	beq.w	8005572 <HAL_TIM_ConfigClockSource+0x1ae>
 8005460:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005464:	f200 808e 	bhi.w	8005584 <HAL_TIM_ConfigClockSource+0x1c0>
 8005468:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800546c:	d03e      	beq.n	80054ec <HAL_TIM_ConfigClockSource+0x128>
 800546e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005472:	f200 8087 	bhi.w	8005584 <HAL_TIM_ConfigClockSource+0x1c0>
 8005476:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800547a:	f000 8086 	beq.w	800558a <HAL_TIM_ConfigClockSource+0x1c6>
 800547e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005482:	d87f      	bhi.n	8005584 <HAL_TIM_ConfigClockSource+0x1c0>
 8005484:	2b70      	cmp	r3, #112	@ 0x70
 8005486:	d01a      	beq.n	80054be <HAL_TIM_ConfigClockSource+0xfa>
 8005488:	2b70      	cmp	r3, #112	@ 0x70
 800548a:	d87b      	bhi.n	8005584 <HAL_TIM_ConfigClockSource+0x1c0>
 800548c:	2b60      	cmp	r3, #96	@ 0x60
 800548e:	d050      	beq.n	8005532 <HAL_TIM_ConfigClockSource+0x16e>
 8005490:	2b60      	cmp	r3, #96	@ 0x60
 8005492:	d877      	bhi.n	8005584 <HAL_TIM_ConfigClockSource+0x1c0>
 8005494:	2b50      	cmp	r3, #80	@ 0x50
 8005496:	d03c      	beq.n	8005512 <HAL_TIM_ConfigClockSource+0x14e>
 8005498:	2b50      	cmp	r3, #80	@ 0x50
 800549a:	d873      	bhi.n	8005584 <HAL_TIM_ConfigClockSource+0x1c0>
 800549c:	2b40      	cmp	r3, #64	@ 0x40
 800549e:	d058      	beq.n	8005552 <HAL_TIM_ConfigClockSource+0x18e>
 80054a0:	2b40      	cmp	r3, #64	@ 0x40
 80054a2:	d86f      	bhi.n	8005584 <HAL_TIM_ConfigClockSource+0x1c0>
 80054a4:	2b30      	cmp	r3, #48	@ 0x30
 80054a6:	d064      	beq.n	8005572 <HAL_TIM_ConfigClockSource+0x1ae>
 80054a8:	2b30      	cmp	r3, #48	@ 0x30
 80054aa:	d86b      	bhi.n	8005584 <HAL_TIM_ConfigClockSource+0x1c0>
 80054ac:	2b20      	cmp	r3, #32
 80054ae:	d060      	beq.n	8005572 <HAL_TIM_ConfigClockSource+0x1ae>
 80054b0:	2b20      	cmp	r3, #32
 80054b2:	d867      	bhi.n	8005584 <HAL_TIM_ConfigClockSource+0x1c0>
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d05c      	beq.n	8005572 <HAL_TIM_ConfigClockSource+0x1ae>
 80054b8:	2b10      	cmp	r3, #16
 80054ba:	d05a      	beq.n	8005572 <HAL_TIM_ConfigClockSource+0x1ae>
 80054bc:	e062      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80054ce:	f000 f98b 	bl	80057e8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80054e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	68ba      	ldr	r2, [r7, #8]
 80054e8:	609a      	str	r2, [r3, #8]
      break;
 80054ea:	e04f      	b.n	800558c <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80054fc:	f000 f974 	bl	80057e8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	689a      	ldr	r2, [r3, #8]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800550e:	609a      	str	r2, [r3, #8]
      break;
 8005510:	e03c      	b.n	800558c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800551e:	461a      	mov	r2, r3
 8005520:	f000 f8e6 	bl	80056f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	2150      	movs	r1, #80	@ 0x50
 800552a:	4618      	mov	r0, r3
 800552c:	f000 f93f 	bl	80057ae <TIM_ITRx_SetConfig>
      break;
 8005530:	e02c      	b.n	800558c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800553e:	461a      	mov	r2, r3
 8005540:	f000 f905 	bl	800574e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	2160      	movs	r1, #96	@ 0x60
 800554a:	4618      	mov	r0, r3
 800554c:	f000 f92f 	bl	80057ae <TIM_ITRx_SetConfig>
      break;
 8005550:	e01c      	b.n	800558c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800555e:	461a      	mov	r2, r3
 8005560:	f000 f8c6 	bl	80056f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	2140      	movs	r1, #64	@ 0x40
 800556a:	4618      	mov	r0, r3
 800556c:	f000 f91f 	bl	80057ae <TIM_ITRx_SetConfig>
      break;
 8005570:	e00c      	b.n	800558c <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4619      	mov	r1, r3
 800557c:	4610      	mov	r0, r2
 800557e:	f000 f916 	bl	80057ae <TIM_ITRx_SetConfig>
      break;
 8005582:	e003      	b.n	800558c <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8005584:	2301      	movs	r3, #1
 8005586:	73fb      	strb	r3, [r7, #15]
      break;
 8005588:	e000      	b.n	800558c <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800558a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2200      	movs	r2, #0
 8005598:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800559c:	7bfb      	ldrb	r3, [r7, #15]
}
 800559e:	4618      	mov	r0, r3
 80055a0:	3710      	adds	r7, #16
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}
 80055a6:	bf00      	nop
 80055a8:	00100070 	.word	0x00100070
 80055ac:	00100040 	.word	0x00100040
 80055b0:	00100030 	.word	0x00100030
 80055b4:	00100020 	.word	0x00100020

080055b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b085      	sub	sp, #20
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	4a42      	ldr	r2, [pc, #264]	@ (80056d4 <TIM_Base_SetConfig+0x11c>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d00f      	beq.n	80055f0 <TIM_Base_SetConfig+0x38>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055d6:	d00b      	beq.n	80055f0 <TIM_Base_SetConfig+0x38>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	4a3f      	ldr	r2, [pc, #252]	@ (80056d8 <TIM_Base_SetConfig+0x120>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d007      	beq.n	80055f0 <TIM_Base_SetConfig+0x38>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	4a3e      	ldr	r2, [pc, #248]	@ (80056dc <TIM_Base_SetConfig+0x124>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d003      	beq.n	80055f0 <TIM_Base_SetConfig+0x38>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	4a3d      	ldr	r2, [pc, #244]	@ (80056e0 <TIM_Base_SetConfig+0x128>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d108      	bne.n	8005602 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	4313      	orrs	r3, r2
 8005600:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	4a33      	ldr	r2, [pc, #204]	@ (80056d4 <TIM_Base_SetConfig+0x11c>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d01b      	beq.n	8005642 <TIM_Base_SetConfig+0x8a>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005610:	d017      	beq.n	8005642 <TIM_Base_SetConfig+0x8a>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	4a30      	ldr	r2, [pc, #192]	@ (80056d8 <TIM_Base_SetConfig+0x120>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d013      	beq.n	8005642 <TIM_Base_SetConfig+0x8a>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	4a2f      	ldr	r2, [pc, #188]	@ (80056dc <TIM_Base_SetConfig+0x124>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d00f      	beq.n	8005642 <TIM_Base_SetConfig+0x8a>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	4a2e      	ldr	r2, [pc, #184]	@ (80056e0 <TIM_Base_SetConfig+0x128>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d00b      	beq.n	8005642 <TIM_Base_SetConfig+0x8a>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	4a2d      	ldr	r2, [pc, #180]	@ (80056e4 <TIM_Base_SetConfig+0x12c>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d007      	beq.n	8005642 <TIM_Base_SetConfig+0x8a>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	4a2c      	ldr	r2, [pc, #176]	@ (80056e8 <TIM_Base_SetConfig+0x130>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d003      	beq.n	8005642 <TIM_Base_SetConfig+0x8a>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	4a2b      	ldr	r2, [pc, #172]	@ (80056ec <TIM_Base_SetConfig+0x134>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d108      	bne.n	8005654 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005648:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	68db      	ldr	r3, [r3, #12]
 800564e:	68fa      	ldr	r2, [r7, #12]
 8005650:	4313      	orrs	r3, r2
 8005652:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	695b      	ldr	r3, [r3, #20]
 800565e:	4313      	orrs	r3, r2
 8005660:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	68fa      	ldr	r2, [r7, #12]
 8005666:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	689a      	ldr	r2, [r3, #8]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	4a16      	ldr	r2, [pc, #88]	@ (80056d4 <TIM_Base_SetConfig+0x11c>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d00f      	beq.n	80056a0 <TIM_Base_SetConfig+0xe8>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	4a17      	ldr	r2, [pc, #92]	@ (80056e0 <TIM_Base_SetConfig+0x128>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d00b      	beq.n	80056a0 <TIM_Base_SetConfig+0xe8>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	4a16      	ldr	r2, [pc, #88]	@ (80056e4 <TIM_Base_SetConfig+0x12c>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d007      	beq.n	80056a0 <TIM_Base_SetConfig+0xe8>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	4a15      	ldr	r2, [pc, #84]	@ (80056e8 <TIM_Base_SetConfig+0x130>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d003      	beq.n	80056a0 <TIM_Base_SetConfig+0xe8>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	4a14      	ldr	r2, [pc, #80]	@ (80056ec <TIM_Base_SetConfig+0x134>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d103      	bne.n	80056a8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	691a      	ldr	r2, [r3, #16]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2201      	movs	r2, #1
 80056ac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	691b      	ldr	r3, [r3, #16]
 80056b2:	f003 0301 	and.w	r3, r3, #1
 80056b6:	2b01      	cmp	r3, #1
 80056b8:	d105      	bne.n	80056c6 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	691b      	ldr	r3, [r3, #16]
 80056be:	f023 0201 	bic.w	r2, r3, #1
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	611a      	str	r2, [r3, #16]
  }
}
 80056c6:	bf00      	nop
 80056c8:	3714      	adds	r7, #20
 80056ca:	46bd      	mov	sp, r7
 80056cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d0:	4770      	bx	lr
 80056d2:	bf00      	nop
 80056d4:	40012c00 	.word	0x40012c00
 80056d8:	40000400 	.word	0x40000400
 80056dc:	40000800 	.word	0x40000800
 80056e0:	40013400 	.word	0x40013400
 80056e4:	40014000 	.word	0x40014000
 80056e8:	40014400 	.word	0x40014400
 80056ec:	40014800 	.word	0x40014800

080056f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b087      	sub	sp, #28
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	60f8      	str	r0, [r7, #12]
 80056f8:	60b9      	str	r1, [r7, #8]
 80056fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6a1b      	ldr	r3, [r3, #32]
 8005700:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	6a1b      	ldr	r3, [r3, #32]
 8005706:	f023 0201 	bic.w	r2, r3, #1
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	699b      	ldr	r3, [r3, #24]
 8005712:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800571a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	011b      	lsls	r3, r3, #4
 8005720:	693a      	ldr	r2, [r7, #16]
 8005722:	4313      	orrs	r3, r2
 8005724:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	f023 030a 	bic.w	r3, r3, #10
 800572c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800572e:	697a      	ldr	r2, [r7, #20]
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	4313      	orrs	r3, r2
 8005734:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	693a      	ldr	r2, [r7, #16]
 800573a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	697a      	ldr	r2, [r7, #20]
 8005740:	621a      	str	r2, [r3, #32]
}
 8005742:	bf00      	nop
 8005744:	371c      	adds	r7, #28
 8005746:	46bd      	mov	sp, r7
 8005748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574c:	4770      	bx	lr

0800574e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800574e:	b480      	push	{r7}
 8005750:	b087      	sub	sp, #28
 8005752:	af00      	add	r7, sp, #0
 8005754:	60f8      	str	r0, [r7, #12]
 8005756:	60b9      	str	r1, [r7, #8]
 8005758:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6a1b      	ldr	r3, [r3, #32]
 800575e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6a1b      	ldr	r3, [r3, #32]
 8005764:	f023 0210 	bic.w	r2, r3, #16
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	699b      	ldr	r3, [r3, #24]
 8005770:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005778:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	031b      	lsls	r3, r3, #12
 800577e:	693a      	ldr	r2, [r7, #16]
 8005780:	4313      	orrs	r3, r2
 8005782:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800578a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	011b      	lsls	r3, r3, #4
 8005790:	697a      	ldr	r2, [r7, #20]
 8005792:	4313      	orrs	r3, r2
 8005794:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	693a      	ldr	r2, [r7, #16]
 800579a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	697a      	ldr	r2, [r7, #20]
 80057a0:	621a      	str	r2, [r3, #32]
}
 80057a2:	bf00      	nop
 80057a4:	371c      	adds	r7, #28
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr

080057ae <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057ae:	b480      	push	{r7}
 80057b0:	b085      	sub	sp, #20
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	6078      	str	r0, [r7, #4]
 80057b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80057c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057ca:	683a      	ldr	r2, [r7, #0]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	f043 0307 	orr.w	r3, r3, #7
 80057d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	68fa      	ldr	r2, [r7, #12]
 80057da:	609a      	str	r2, [r3, #8]
}
 80057dc:	bf00      	nop
 80057de:	3714      	adds	r7, #20
 80057e0:	46bd      	mov	sp, r7
 80057e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e6:	4770      	bx	lr

080057e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b087      	sub	sp, #28
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	60f8      	str	r0, [r7, #12]
 80057f0:	60b9      	str	r1, [r7, #8]
 80057f2:	607a      	str	r2, [r7, #4]
 80057f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005802:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	021a      	lsls	r2, r3, #8
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	431a      	orrs	r2, r3
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	4313      	orrs	r3, r2
 8005810:	697a      	ldr	r2, [r7, #20]
 8005812:	4313      	orrs	r3, r2
 8005814:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	697a      	ldr	r2, [r7, #20]
 800581a:	609a      	str	r2, [r3, #8]
}
 800581c:	bf00      	nop
 800581e:	371c      	adds	r7, #28
 8005820:	46bd      	mov	sp, r7
 8005822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005826:	4770      	bx	lr

08005828 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005828:	b480      	push	{r7}
 800582a:	b085      	sub	sp, #20
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005838:	2b01      	cmp	r3, #1
 800583a:	d101      	bne.n	8005840 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800583c:	2302      	movs	r3, #2
 800583e:	e065      	b.n	800590c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2202      	movs	r2, #2
 800584c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a2c      	ldr	r2, [pc, #176]	@ (8005918 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d004      	beq.n	8005874 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a2b      	ldr	r2, [pc, #172]	@ (800591c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d108      	bne.n	8005886 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800587a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	68fa      	ldr	r2, [r7, #12]
 8005882:	4313      	orrs	r3, r2
 8005884:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800588c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005890:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	68fa      	ldr	r2, [r7, #12]
 8005898:	4313      	orrs	r3, r2
 800589a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	68fa      	ldr	r2, [r7, #12]
 80058a2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a1b      	ldr	r2, [pc, #108]	@ (8005918 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d018      	beq.n	80058e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058b6:	d013      	beq.n	80058e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a18      	ldr	r2, [pc, #96]	@ (8005920 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d00e      	beq.n	80058e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4a17      	ldr	r2, [pc, #92]	@ (8005924 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d009      	beq.n	80058e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a12      	ldr	r2, [pc, #72]	@ (800591c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d004      	beq.n	80058e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a13      	ldr	r2, [pc, #76]	@ (8005928 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d10c      	bne.n	80058fa <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	68ba      	ldr	r2, [r7, #8]
 80058ee:	4313      	orrs	r3, r2
 80058f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	68ba      	ldr	r2, [r7, #8]
 80058f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2201      	movs	r2, #1
 80058fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2200      	movs	r2, #0
 8005906:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800590a:	2300      	movs	r3, #0
}
 800590c:	4618      	mov	r0, r3
 800590e:	3714      	adds	r7, #20
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr
 8005918:	40012c00 	.word	0x40012c00
 800591c:	40013400 	.word	0x40013400
 8005920:	40000400 	.word	0x40000400
 8005924:	40000800 	.word	0x40000800
 8005928:	40014000 	.word	0x40014000

0800592c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b082      	sub	sp, #8
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d101      	bne.n	800593e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e042      	b.n	80059c4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005944:	2b00      	cmp	r3, #0
 8005946:	d106      	bne.n	8005956 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f7fc f97b 	bl	8001c4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2224      	movs	r2, #36	@ 0x24
 800595a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f022 0201 	bic.w	r2, r2, #1
 800596c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005972:	2b00      	cmp	r3, #0
 8005974:	d002      	beq.n	800597c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 ff30 	bl	80067dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f000 fc61 	bl	8006244 <UART_SetConfig>
 8005982:	4603      	mov	r3, r0
 8005984:	2b01      	cmp	r3, #1
 8005986:	d101      	bne.n	800598c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005988:	2301      	movs	r3, #1
 800598a:	e01b      	b.n	80059c4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	685a      	ldr	r2, [r3, #4]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800599a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	689a      	ldr	r2, [r3, #8]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80059aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f042 0201 	orr.w	r2, r2, #1
 80059ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f000 ffaf 	bl	8006920 <UART_CheckIdleState>
 80059c2:	4603      	mov	r3, r0
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	3708      	adds	r7, #8
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}

080059cc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b08a      	sub	sp, #40	@ 0x28
 80059d0:	af02      	add	r7, sp, #8
 80059d2:	60f8      	str	r0, [r7, #12]
 80059d4:	60b9      	str	r1, [r7, #8]
 80059d6:	603b      	str	r3, [r7, #0]
 80059d8:	4613      	mov	r3, r2
 80059da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059e2:	2b20      	cmp	r3, #32
 80059e4:	d17b      	bne.n	8005ade <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d002      	beq.n	80059f2 <HAL_UART_Transmit+0x26>
 80059ec:	88fb      	ldrh	r3, [r7, #6]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d101      	bne.n	80059f6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	e074      	b.n	8005ae0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2200      	movs	r2, #0
 80059fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2221      	movs	r2, #33	@ 0x21
 8005a02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a06:	f7fc fc11 	bl	800222c <HAL_GetTick>
 8005a0a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	88fa      	ldrh	r2, [r7, #6]
 8005a10:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	88fa      	ldrh	r2, [r7, #6]
 8005a18:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a24:	d108      	bne.n	8005a38 <HAL_UART_Transmit+0x6c>
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	691b      	ldr	r3, [r3, #16]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d104      	bne.n	8005a38 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	61bb      	str	r3, [r7, #24]
 8005a36:	e003      	b.n	8005a40 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005a40:	e030      	b.n	8005aa4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	9300      	str	r3, [sp, #0]
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	2180      	movs	r1, #128	@ 0x80
 8005a4c:	68f8      	ldr	r0, [r7, #12]
 8005a4e:	f001 f811 	bl	8006a74 <UART_WaitOnFlagUntilTimeout>
 8005a52:	4603      	mov	r3, r0
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d005      	beq.n	8005a64 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2220      	movs	r2, #32
 8005a5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005a60:	2303      	movs	r3, #3
 8005a62:	e03d      	b.n	8005ae0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005a64:	69fb      	ldr	r3, [r7, #28]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d10b      	bne.n	8005a82 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a6a:	69bb      	ldr	r3, [r7, #24]
 8005a6c:	881b      	ldrh	r3, [r3, #0]
 8005a6e:	461a      	mov	r2, r3
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a78:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005a7a:	69bb      	ldr	r3, [r7, #24]
 8005a7c:	3302      	adds	r3, #2
 8005a7e:	61bb      	str	r3, [r7, #24]
 8005a80:	e007      	b.n	8005a92 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a82:	69fb      	ldr	r3, [r7, #28]
 8005a84:	781a      	ldrb	r2, [r3, #0]
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005a8c:	69fb      	ldr	r3, [r7, #28]
 8005a8e:	3301      	adds	r3, #1
 8005a90:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	3b01      	subs	r3, #1
 8005a9c:	b29a      	uxth	r2, r3
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d1c8      	bne.n	8005a42 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	9300      	str	r3, [sp, #0]
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	2140      	movs	r1, #64	@ 0x40
 8005aba:	68f8      	ldr	r0, [r7, #12]
 8005abc:	f000 ffda 	bl	8006a74 <UART_WaitOnFlagUntilTimeout>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d005      	beq.n	8005ad2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2220      	movs	r2, #32
 8005aca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e006      	b.n	8005ae0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2220      	movs	r2, #32
 8005ad6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005ada:	2300      	movs	r3, #0
 8005adc:	e000      	b.n	8005ae0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005ade:	2302      	movs	r3, #2
  }
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3720      	adds	r7, #32
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}

08005ae8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b08a      	sub	sp, #40	@ 0x28
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	60b9      	str	r1, [r7, #8]
 8005af2:	4613      	mov	r3, r2
 8005af4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005afc:	2b20      	cmp	r3, #32
 8005afe:	d137      	bne.n	8005b70 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d002      	beq.n	8005b0c <HAL_UART_Receive_IT+0x24>
 8005b06:	88fb      	ldrh	r3, [r7, #6]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d101      	bne.n	8005b10 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	e030      	b.n	8005b72 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2200      	movs	r2, #0
 8005b14:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a18      	ldr	r2, [pc, #96]	@ (8005b7c <HAL_UART_Receive_IT+0x94>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d01f      	beq.n	8005b60 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d018      	beq.n	8005b60 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	e853 3f00 	ldrex	r3, [r3]
 8005b3a:	613b      	str	r3, [r7, #16]
   return(result);
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005b42:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	461a      	mov	r2, r3
 8005b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b4c:	623b      	str	r3, [r7, #32]
 8005b4e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b50:	69f9      	ldr	r1, [r7, #28]
 8005b52:	6a3a      	ldr	r2, [r7, #32]
 8005b54:	e841 2300 	strex	r3, r2, [r1]
 8005b58:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b5a:	69bb      	ldr	r3, [r7, #24]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d1e6      	bne.n	8005b2e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005b60:	88fb      	ldrh	r3, [r7, #6]
 8005b62:	461a      	mov	r2, r3
 8005b64:	68b9      	ldr	r1, [r7, #8]
 8005b66:	68f8      	ldr	r0, [r7, #12]
 8005b68:	f000 fff2 	bl	8006b50 <UART_Start_Receive_IT>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	e000      	b.n	8005b72 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005b70:	2302      	movs	r3, #2
  }
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3728      	adds	r7, #40	@ 0x28
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	bf00      	nop
 8005b7c:	40008000 	.word	0x40008000

08005b80 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b0ba      	sub	sp, #232	@ 0xe8
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	69db      	ldr	r3, [r3, #28]
 8005b8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005ba6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005baa:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005bae:	4013      	ands	r3, r2
 8005bb0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005bb4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d11b      	bne.n	8005bf4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005bbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bc0:	f003 0320 	and.w	r3, r3, #32
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d015      	beq.n	8005bf4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005bc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bcc:	f003 0320 	and.w	r3, r3, #32
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d105      	bne.n	8005be0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005bd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005bd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d009      	beq.n	8005bf4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	f000 8300 	beq.w	80061ea <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	4798      	blx	r3
      }
      return;
 8005bf2:	e2fa      	b.n	80061ea <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005bf4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	f000 8123 	beq.w	8005e44 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005bfe:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005c02:	4b8d      	ldr	r3, [pc, #564]	@ (8005e38 <HAL_UART_IRQHandler+0x2b8>)
 8005c04:	4013      	ands	r3, r2
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d106      	bne.n	8005c18 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005c0a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005c0e:	4b8b      	ldr	r3, [pc, #556]	@ (8005e3c <HAL_UART_IRQHandler+0x2bc>)
 8005c10:	4013      	ands	r3, r2
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	f000 8116 	beq.w	8005e44 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005c18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c1c:	f003 0301 	and.w	r3, r3, #1
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d011      	beq.n	8005c48 <HAL_UART_IRQHandler+0xc8>
 8005c24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d00b      	beq.n	8005c48 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	2201      	movs	r2, #1
 8005c36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c3e:	f043 0201 	orr.w	r2, r3, #1
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005c48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c4c:	f003 0302 	and.w	r3, r3, #2
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d011      	beq.n	8005c78 <HAL_UART_IRQHandler+0xf8>
 8005c54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c58:	f003 0301 	and.w	r3, r3, #1
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d00b      	beq.n	8005c78 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	2202      	movs	r2, #2
 8005c66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c6e:	f043 0204 	orr.w	r2, r3, #4
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005c78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c7c:	f003 0304 	and.w	r3, r3, #4
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d011      	beq.n	8005ca8 <HAL_UART_IRQHandler+0x128>
 8005c84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c88:	f003 0301 	and.w	r3, r3, #1
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d00b      	beq.n	8005ca8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	2204      	movs	r2, #4
 8005c96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c9e:	f043 0202 	orr.w	r2, r3, #2
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005ca8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cac:	f003 0308 	and.w	r3, r3, #8
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d017      	beq.n	8005ce4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005cb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005cb8:	f003 0320 	and.w	r3, r3, #32
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d105      	bne.n	8005ccc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005cc0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005cc4:	4b5c      	ldr	r3, [pc, #368]	@ (8005e38 <HAL_UART_IRQHandler+0x2b8>)
 8005cc6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d00b      	beq.n	8005ce4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	2208      	movs	r2, #8
 8005cd2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cda:	f043 0208 	orr.w	r2, r3, #8
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005ce4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ce8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d012      	beq.n	8005d16 <HAL_UART_IRQHandler+0x196>
 8005cf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005cf4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d00c      	beq.n	8005d16 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005d04:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d0c:	f043 0220 	orr.w	r2, r3, #32
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	f000 8266 	beq.w	80061ee <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005d22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d26:	f003 0320 	and.w	r3, r3, #32
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d013      	beq.n	8005d56 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005d2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d32:	f003 0320 	and.w	r3, r3, #32
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d105      	bne.n	8005d46 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005d3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d007      	beq.n	8005d56 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d003      	beq.n	8005d56 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d5c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	689b      	ldr	r3, [r3, #8]
 8005d66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d6a:	2b40      	cmp	r3, #64	@ 0x40
 8005d6c:	d005      	beq.n	8005d7a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005d6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005d72:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d054      	beq.n	8005e24 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f001 f80a 	bl	8006d94 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d8a:	2b40      	cmp	r3, #64	@ 0x40
 8005d8c:	d146      	bne.n	8005e1c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	3308      	adds	r3, #8
 8005d94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d98:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005d9c:	e853 3f00 	ldrex	r3, [r3]
 8005da0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005da4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005da8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005dac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	3308      	adds	r3, #8
 8005db6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005dba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005dbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005dc6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005dca:	e841 2300 	strex	r3, r2, [r1]
 8005dce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005dd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d1d9      	bne.n	8005d8e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d017      	beq.n	8005e14 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005dea:	4a15      	ldr	r2, [pc, #84]	@ (8005e40 <HAL_UART_IRQHandler+0x2c0>)
 8005dec:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005df4:	4618      	mov	r0, r3
 8005df6:	f7fd ffdf 	bl	8003db8 <HAL_DMA_Abort_IT>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d019      	beq.n	8005e34 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e08:	687a      	ldr	r2, [r7, #4]
 8005e0a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005e0e:	4610      	mov	r0, r2
 8005e10:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e12:	e00f      	b.n	8005e34 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f000 f9ff 	bl	8006218 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e1a:	e00b      	b.n	8005e34 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005e1c:	6878      	ldr	r0, [r7, #4]
 8005e1e:	f000 f9fb 	bl	8006218 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e22:	e007      	b.n	8005e34 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f000 f9f7 	bl	8006218 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005e32:	e1dc      	b.n	80061ee <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e34:	bf00      	nop
    return;
 8005e36:	e1da      	b.n	80061ee <HAL_UART_IRQHandler+0x66e>
 8005e38:	10000001 	.word	0x10000001
 8005e3c:	04000120 	.word	0x04000120
 8005e40:	08006e61 	.word	0x08006e61

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	f040 8170 	bne.w	800612e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005e4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e52:	f003 0310 	and.w	r3, r3, #16
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	f000 8169 	beq.w	800612e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005e5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e60:	f003 0310 	and.w	r3, r3, #16
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	f000 8162 	beq.w	800612e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	2210      	movs	r2, #16
 8005e70:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e7c:	2b40      	cmp	r3, #64	@ 0x40
 8005e7e:	f040 80d8 	bne.w	8006032 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005e90:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	f000 80af 	beq.w	8005ff8 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005ea0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	f080 80a7 	bcs.w	8005ff8 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005eb0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f003 0320 	and.w	r3, r3, #32
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	f040 8087 	bne.w	8005fd6 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005ed4:	e853 3f00 	ldrex	r3, [r3]
 8005ed8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005edc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005ee0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ee4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	461a      	mov	r2, r3
 8005eee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005ef2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005ef6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005efa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005efe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005f02:	e841 2300 	strex	r3, r2, [r1]
 8005f06:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005f0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d1da      	bne.n	8005ec8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	3308      	adds	r3, #8
 8005f18:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f1a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005f1c:	e853 3f00 	ldrex	r3, [r3]
 8005f20:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005f22:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005f24:	f023 0301 	bic.w	r3, r3, #1
 8005f28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	3308      	adds	r3, #8
 8005f32:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005f36:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005f3a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f3c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005f3e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005f42:	e841 2300 	strex	r3, r2, [r1]
 8005f46:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005f48:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d1e1      	bne.n	8005f12 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	3308      	adds	r3, #8
 8005f54:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f56:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005f58:	e853 3f00 	ldrex	r3, [r3]
 8005f5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005f5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f64:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	3308      	adds	r3, #8
 8005f6e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005f72:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005f74:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f76:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005f78:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005f7a:	e841 2300 	strex	r3, r2, [r1]
 8005f7e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005f80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d1e3      	bne.n	8005f4e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2220      	movs	r2, #32
 8005f8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2200      	movs	r2, #0
 8005f92:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f9c:	e853 3f00 	ldrex	r3, [r3]
 8005fa0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005fa2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005fa4:	f023 0310 	bic.w	r3, r3, #16
 8005fa8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	461a      	mov	r2, r3
 8005fb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005fb6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005fb8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005fbc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005fbe:	e841 2300 	strex	r3, r2, [r1]
 8005fc2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005fc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d1e4      	bne.n	8005f94 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f7fd fe98 	bl	8003d06 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2202      	movs	r2, #2
 8005fda:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005fe8:	b29b      	uxth	r3, r3
 8005fea:	1ad3      	subs	r3, r2, r3
 8005fec:	b29b      	uxth	r3, r3
 8005fee:	4619      	mov	r1, r3
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f000 f91b 	bl	800622c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005ff6:	e0fc      	b.n	80061f2 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005ffe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006002:	429a      	cmp	r2, r3
 8006004:	f040 80f5 	bne.w	80061f2 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f003 0320 	and.w	r3, r3, #32
 8006016:	2b20      	cmp	r3, #32
 8006018:	f040 80eb 	bne.w	80061f2 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2202      	movs	r2, #2
 8006020:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006028:	4619      	mov	r1, r3
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f000 f8fe 	bl	800622c <HAL_UARTEx_RxEventCallback>
      return;
 8006030:	e0df      	b.n	80061f2 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800603e:	b29b      	uxth	r3, r3
 8006040:	1ad3      	subs	r3, r2, r3
 8006042:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800604c:	b29b      	uxth	r3, r3
 800604e:	2b00      	cmp	r3, #0
 8006050:	f000 80d1 	beq.w	80061f6 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8006054:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006058:	2b00      	cmp	r3, #0
 800605a:	f000 80cc 	beq.w	80061f6 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006066:	e853 3f00 	ldrex	r3, [r3]
 800606a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800606c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800606e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006072:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	461a      	mov	r2, r3
 800607c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006080:	647b      	str	r3, [r7, #68]	@ 0x44
 8006082:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006084:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006086:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006088:	e841 2300 	strex	r3, r2, [r1]
 800608c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800608e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006090:	2b00      	cmp	r3, #0
 8006092:	d1e4      	bne.n	800605e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	3308      	adds	r3, #8
 800609a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800609c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800609e:	e853 3f00 	ldrex	r3, [r3]
 80060a2:	623b      	str	r3, [r7, #32]
   return(result);
 80060a4:	6a3b      	ldr	r3, [r7, #32]
 80060a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80060aa:	f023 0301 	bic.w	r3, r3, #1
 80060ae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	3308      	adds	r3, #8
 80060b8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80060bc:	633a      	str	r2, [r7, #48]	@ 0x30
 80060be:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80060c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060c4:	e841 2300 	strex	r3, r2, [r1]
 80060c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80060ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d1e1      	bne.n	8006094 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2220      	movs	r2, #32
 80060d4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2200      	movs	r2, #0
 80060dc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2200      	movs	r2, #0
 80060e2:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ea:	693b      	ldr	r3, [r7, #16]
 80060ec:	e853 3f00 	ldrex	r3, [r3]
 80060f0:	60fb      	str	r3, [r7, #12]
   return(result);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	f023 0310 	bic.w	r3, r3, #16
 80060f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	461a      	mov	r2, r3
 8006102:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006106:	61fb      	str	r3, [r7, #28]
 8006108:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800610a:	69b9      	ldr	r1, [r7, #24]
 800610c:	69fa      	ldr	r2, [r7, #28]
 800610e:	e841 2300 	strex	r3, r2, [r1]
 8006112:	617b      	str	r3, [r7, #20]
   return(result);
 8006114:	697b      	ldr	r3, [r7, #20]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d1e4      	bne.n	80060e4 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2202      	movs	r2, #2
 800611e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006120:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006124:	4619      	mov	r1, r3
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f000 f880 	bl	800622c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800612c:	e063      	b.n	80061f6 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800612e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006132:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006136:	2b00      	cmp	r3, #0
 8006138:	d00e      	beq.n	8006158 <HAL_UART_IRQHandler+0x5d8>
 800613a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800613e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006142:	2b00      	cmp	r3, #0
 8006144:	d008      	beq.n	8006158 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800614e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	f001 fbe3 	bl	800791c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006156:	e051      	b.n	80061fc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006158:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800615c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006160:	2b00      	cmp	r3, #0
 8006162:	d014      	beq.n	800618e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006164:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006168:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800616c:	2b00      	cmp	r3, #0
 800616e:	d105      	bne.n	800617c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006170:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006174:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006178:	2b00      	cmp	r3, #0
 800617a:	d008      	beq.n	800618e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006180:	2b00      	cmp	r3, #0
 8006182:	d03a      	beq.n	80061fa <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006188:	6878      	ldr	r0, [r7, #4]
 800618a:	4798      	blx	r3
    }
    return;
 800618c:	e035      	b.n	80061fa <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800618e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006196:	2b00      	cmp	r3, #0
 8006198:	d009      	beq.n	80061ae <HAL_UART_IRQHandler+0x62e>
 800619a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800619e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d003      	beq.n	80061ae <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f000 fe6c 	bl	8006e84 <UART_EndTransmit_IT>
    return;
 80061ac:	e026      	b.n	80061fc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80061ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d009      	beq.n	80061ce <HAL_UART_IRQHandler+0x64e>
 80061ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061be:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d003      	beq.n	80061ce <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f001 fbbc 	bl	8007944 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80061cc:	e016      	b.n	80061fc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80061ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061d2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d010      	beq.n	80061fc <HAL_UART_IRQHandler+0x67c>
 80061da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061de:	2b00      	cmp	r3, #0
 80061e0:	da0c      	bge.n	80061fc <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f001 fba4 	bl	8007930 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80061e8:	e008      	b.n	80061fc <HAL_UART_IRQHandler+0x67c>
      return;
 80061ea:	bf00      	nop
 80061ec:	e006      	b.n	80061fc <HAL_UART_IRQHandler+0x67c>
    return;
 80061ee:	bf00      	nop
 80061f0:	e004      	b.n	80061fc <HAL_UART_IRQHandler+0x67c>
      return;
 80061f2:	bf00      	nop
 80061f4:	e002      	b.n	80061fc <HAL_UART_IRQHandler+0x67c>
      return;
 80061f6:	bf00      	nop
 80061f8:	e000      	b.n	80061fc <HAL_UART_IRQHandler+0x67c>
    return;
 80061fa:	bf00      	nop
  }
}
 80061fc:	37e8      	adds	r7, #232	@ 0xe8
 80061fe:	46bd      	mov	sp, r7
 8006200:	bd80      	pop	{r7, pc}
 8006202:	bf00      	nop

08006204 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800620c:	bf00      	nop
 800620e:	370c      	adds	r7, #12
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr

08006218 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006220:	bf00      	nop
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr

0800622c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800622c:	b480      	push	{r7}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
 8006234:	460b      	mov	r3, r1
 8006236:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006238:	bf00      	nop
 800623a:	370c      	adds	r7, #12
 800623c:	46bd      	mov	sp, r7
 800623e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006242:	4770      	bx	lr

08006244 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006244:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006248:	b08c      	sub	sp, #48	@ 0x30
 800624a:	af00      	add	r7, sp, #0
 800624c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800624e:	2300      	movs	r3, #0
 8006250:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	689a      	ldr	r2, [r3, #8]
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	691b      	ldr	r3, [r3, #16]
 800625c:	431a      	orrs	r2, r3
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	695b      	ldr	r3, [r3, #20]
 8006262:	431a      	orrs	r2, r3
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	69db      	ldr	r3, [r3, #28]
 8006268:	4313      	orrs	r3, r2
 800626a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	4bab      	ldr	r3, [pc, #684]	@ (8006520 <UART_SetConfig+0x2dc>)
 8006274:	4013      	ands	r3, r2
 8006276:	697a      	ldr	r2, [r7, #20]
 8006278:	6812      	ldr	r2, [r2, #0]
 800627a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800627c:	430b      	orrs	r3, r1
 800627e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	68da      	ldr	r2, [r3, #12]
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	430a      	orrs	r2, r1
 8006294:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	699b      	ldr	r3, [r3, #24]
 800629a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4aa0      	ldr	r2, [pc, #640]	@ (8006524 <UART_SetConfig+0x2e0>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d004      	beq.n	80062b0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	6a1b      	ldr	r3, [r3, #32]
 80062aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80062ac:	4313      	orrs	r3, r2
 80062ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	689b      	ldr	r3, [r3, #8]
 80062b6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80062ba:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80062be:	697a      	ldr	r2, [r7, #20]
 80062c0:	6812      	ldr	r2, [r2, #0]
 80062c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80062c4:	430b      	orrs	r3, r1
 80062c6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062ce:	f023 010f 	bic.w	r1, r3, #15
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	430a      	orrs	r2, r1
 80062dc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4a91      	ldr	r2, [pc, #580]	@ (8006528 <UART_SetConfig+0x2e4>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d125      	bne.n	8006334 <UART_SetConfig+0xf0>
 80062e8:	4b90      	ldr	r3, [pc, #576]	@ (800652c <UART_SetConfig+0x2e8>)
 80062ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062ee:	f003 0303 	and.w	r3, r3, #3
 80062f2:	2b03      	cmp	r3, #3
 80062f4:	d81a      	bhi.n	800632c <UART_SetConfig+0xe8>
 80062f6:	a201      	add	r2, pc, #4	@ (adr r2, 80062fc <UART_SetConfig+0xb8>)
 80062f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062fc:	0800630d 	.word	0x0800630d
 8006300:	0800631d 	.word	0x0800631d
 8006304:	08006315 	.word	0x08006315
 8006308:	08006325 	.word	0x08006325
 800630c:	2301      	movs	r3, #1
 800630e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006312:	e0d6      	b.n	80064c2 <UART_SetConfig+0x27e>
 8006314:	2302      	movs	r3, #2
 8006316:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800631a:	e0d2      	b.n	80064c2 <UART_SetConfig+0x27e>
 800631c:	2304      	movs	r3, #4
 800631e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006322:	e0ce      	b.n	80064c2 <UART_SetConfig+0x27e>
 8006324:	2308      	movs	r3, #8
 8006326:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800632a:	e0ca      	b.n	80064c2 <UART_SetConfig+0x27e>
 800632c:	2310      	movs	r3, #16
 800632e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006332:	e0c6      	b.n	80064c2 <UART_SetConfig+0x27e>
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a7d      	ldr	r2, [pc, #500]	@ (8006530 <UART_SetConfig+0x2ec>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d138      	bne.n	80063b0 <UART_SetConfig+0x16c>
 800633e:	4b7b      	ldr	r3, [pc, #492]	@ (800652c <UART_SetConfig+0x2e8>)
 8006340:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006344:	f003 030c 	and.w	r3, r3, #12
 8006348:	2b0c      	cmp	r3, #12
 800634a:	d82d      	bhi.n	80063a8 <UART_SetConfig+0x164>
 800634c:	a201      	add	r2, pc, #4	@ (adr r2, 8006354 <UART_SetConfig+0x110>)
 800634e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006352:	bf00      	nop
 8006354:	08006389 	.word	0x08006389
 8006358:	080063a9 	.word	0x080063a9
 800635c:	080063a9 	.word	0x080063a9
 8006360:	080063a9 	.word	0x080063a9
 8006364:	08006399 	.word	0x08006399
 8006368:	080063a9 	.word	0x080063a9
 800636c:	080063a9 	.word	0x080063a9
 8006370:	080063a9 	.word	0x080063a9
 8006374:	08006391 	.word	0x08006391
 8006378:	080063a9 	.word	0x080063a9
 800637c:	080063a9 	.word	0x080063a9
 8006380:	080063a9 	.word	0x080063a9
 8006384:	080063a1 	.word	0x080063a1
 8006388:	2300      	movs	r3, #0
 800638a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800638e:	e098      	b.n	80064c2 <UART_SetConfig+0x27e>
 8006390:	2302      	movs	r3, #2
 8006392:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006396:	e094      	b.n	80064c2 <UART_SetConfig+0x27e>
 8006398:	2304      	movs	r3, #4
 800639a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800639e:	e090      	b.n	80064c2 <UART_SetConfig+0x27e>
 80063a0:	2308      	movs	r3, #8
 80063a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063a6:	e08c      	b.n	80064c2 <UART_SetConfig+0x27e>
 80063a8:	2310      	movs	r3, #16
 80063aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063ae:	e088      	b.n	80064c2 <UART_SetConfig+0x27e>
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a5f      	ldr	r2, [pc, #380]	@ (8006534 <UART_SetConfig+0x2f0>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d125      	bne.n	8006406 <UART_SetConfig+0x1c2>
 80063ba:	4b5c      	ldr	r3, [pc, #368]	@ (800652c <UART_SetConfig+0x2e8>)
 80063bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063c0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80063c4:	2b30      	cmp	r3, #48	@ 0x30
 80063c6:	d016      	beq.n	80063f6 <UART_SetConfig+0x1b2>
 80063c8:	2b30      	cmp	r3, #48	@ 0x30
 80063ca:	d818      	bhi.n	80063fe <UART_SetConfig+0x1ba>
 80063cc:	2b20      	cmp	r3, #32
 80063ce:	d00a      	beq.n	80063e6 <UART_SetConfig+0x1a2>
 80063d0:	2b20      	cmp	r3, #32
 80063d2:	d814      	bhi.n	80063fe <UART_SetConfig+0x1ba>
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d002      	beq.n	80063de <UART_SetConfig+0x19a>
 80063d8:	2b10      	cmp	r3, #16
 80063da:	d008      	beq.n	80063ee <UART_SetConfig+0x1aa>
 80063dc:	e00f      	b.n	80063fe <UART_SetConfig+0x1ba>
 80063de:	2300      	movs	r3, #0
 80063e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063e4:	e06d      	b.n	80064c2 <UART_SetConfig+0x27e>
 80063e6:	2302      	movs	r3, #2
 80063e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063ec:	e069      	b.n	80064c2 <UART_SetConfig+0x27e>
 80063ee:	2304      	movs	r3, #4
 80063f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063f4:	e065      	b.n	80064c2 <UART_SetConfig+0x27e>
 80063f6:	2308      	movs	r3, #8
 80063f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063fc:	e061      	b.n	80064c2 <UART_SetConfig+0x27e>
 80063fe:	2310      	movs	r3, #16
 8006400:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006404:	e05d      	b.n	80064c2 <UART_SetConfig+0x27e>
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a4b      	ldr	r2, [pc, #300]	@ (8006538 <UART_SetConfig+0x2f4>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d125      	bne.n	800645c <UART_SetConfig+0x218>
 8006410:	4b46      	ldr	r3, [pc, #280]	@ (800652c <UART_SetConfig+0x2e8>)
 8006412:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006416:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800641a:	2bc0      	cmp	r3, #192	@ 0xc0
 800641c:	d016      	beq.n	800644c <UART_SetConfig+0x208>
 800641e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006420:	d818      	bhi.n	8006454 <UART_SetConfig+0x210>
 8006422:	2b80      	cmp	r3, #128	@ 0x80
 8006424:	d00a      	beq.n	800643c <UART_SetConfig+0x1f8>
 8006426:	2b80      	cmp	r3, #128	@ 0x80
 8006428:	d814      	bhi.n	8006454 <UART_SetConfig+0x210>
 800642a:	2b00      	cmp	r3, #0
 800642c:	d002      	beq.n	8006434 <UART_SetConfig+0x1f0>
 800642e:	2b40      	cmp	r3, #64	@ 0x40
 8006430:	d008      	beq.n	8006444 <UART_SetConfig+0x200>
 8006432:	e00f      	b.n	8006454 <UART_SetConfig+0x210>
 8006434:	2300      	movs	r3, #0
 8006436:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800643a:	e042      	b.n	80064c2 <UART_SetConfig+0x27e>
 800643c:	2302      	movs	r3, #2
 800643e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006442:	e03e      	b.n	80064c2 <UART_SetConfig+0x27e>
 8006444:	2304      	movs	r3, #4
 8006446:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800644a:	e03a      	b.n	80064c2 <UART_SetConfig+0x27e>
 800644c:	2308      	movs	r3, #8
 800644e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006452:	e036      	b.n	80064c2 <UART_SetConfig+0x27e>
 8006454:	2310      	movs	r3, #16
 8006456:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800645a:	e032      	b.n	80064c2 <UART_SetConfig+0x27e>
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a30      	ldr	r2, [pc, #192]	@ (8006524 <UART_SetConfig+0x2e0>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d12a      	bne.n	80064bc <UART_SetConfig+0x278>
 8006466:	4b31      	ldr	r3, [pc, #196]	@ (800652c <UART_SetConfig+0x2e8>)
 8006468:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800646c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006470:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006474:	d01a      	beq.n	80064ac <UART_SetConfig+0x268>
 8006476:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800647a:	d81b      	bhi.n	80064b4 <UART_SetConfig+0x270>
 800647c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006480:	d00c      	beq.n	800649c <UART_SetConfig+0x258>
 8006482:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006486:	d815      	bhi.n	80064b4 <UART_SetConfig+0x270>
 8006488:	2b00      	cmp	r3, #0
 800648a:	d003      	beq.n	8006494 <UART_SetConfig+0x250>
 800648c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006490:	d008      	beq.n	80064a4 <UART_SetConfig+0x260>
 8006492:	e00f      	b.n	80064b4 <UART_SetConfig+0x270>
 8006494:	2300      	movs	r3, #0
 8006496:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800649a:	e012      	b.n	80064c2 <UART_SetConfig+0x27e>
 800649c:	2302      	movs	r3, #2
 800649e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064a2:	e00e      	b.n	80064c2 <UART_SetConfig+0x27e>
 80064a4:	2304      	movs	r3, #4
 80064a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064aa:	e00a      	b.n	80064c2 <UART_SetConfig+0x27e>
 80064ac:	2308      	movs	r3, #8
 80064ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064b2:	e006      	b.n	80064c2 <UART_SetConfig+0x27e>
 80064b4:	2310      	movs	r3, #16
 80064b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064ba:	e002      	b.n	80064c2 <UART_SetConfig+0x27e>
 80064bc:	2310      	movs	r3, #16
 80064be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4a17      	ldr	r2, [pc, #92]	@ (8006524 <UART_SetConfig+0x2e0>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	f040 80a8 	bne.w	800661e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80064ce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80064d2:	2b08      	cmp	r3, #8
 80064d4:	d834      	bhi.n	8006540 <UART_SetConfig+0x2fc>
 80064d6:	a201      	add	r2, pc, #4	@ (adr r2, 80064dc <UART_SetConfig+0x298>)
 80064d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064dc:	08006501 	.word	0x08006501
 80064e0:	08006541 	.word	0x08006541
 80064e4:	08006509 	.word	0x08006509
 80064e8:	08006541 	.word	0x08006541
 80064ec:	0800650f 	.word	0x0800650f
 80064f0:	08006541 	.word	0x08006541
 80064f4:	08006541 	.word	0x08006541
 80064f8:	08006541 	.word	0x08006541
 80064fc:	08006517 	.word	0x08006517
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006500:	f7fe fc44 	bl	8004d8c <HAL_RCC_GetPCLK1Freq>
 8006504:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006506:	e021      	b.n	800654c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006508:	4b0c      	ldr	r3, [pc, #48]	@ (800653c <UART_SetConfig+0x2f8>)
 800650a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800650c:	e01e      	b.n	800654c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800650e:	f7fe fbcf 	bl	8004cb0 <HAL_RCC_GetSysClockFreq>
 8006512:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006514:	e01a      	b.n	800654c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006516:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800651a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800651c:	e016      	b.n	800654c <UART_SetConfig+0x308>
 800651e:	bf00      	nop
 8006520:	cfff69f3 	.word	0xcfff69f3
 8006524:	40008000 	.word	0x40008000
 8006528:	40013800 	.word	0x40013800
 800652c:	40021000 	.word	0x40021000
 8006530:	40004400 	.word	0x40004400
 8006534:	40004800 	.word	0x40004800
 8006538:	40004c00 	.word	0x40004c00
 800653c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006540:	2300      	movs	r3, #0
 8006542:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800654a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800654c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800654e:	2b00      	cmp	r3, #0
 8006550:	f000 812a 	beq.w	80067a8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006558:	4a9e      	ldr	r2, [pc, #632]	@ (80067d4 <UART_SetConfig+0x590>)
 800655a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800655e:	461a      	mov	r2, r3
 8006560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006562:	fbb3 f3f2 	udiv	r3, r3, r2
 8006566:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	685a      	ldr	r2, [r3, #4]
 800656c:	4613      	mov	r3, r2
 800656e:	005b      	lsls	r3, r3, #1
 8006570:	4413      	add	r3, r2
 8006572:	69ba      	ldr	r2, [r7, #24]
 8006574:	429a      	cmp	r2, r3
 8006576:	d305      	bcc.n	8006584 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800657e:	69ba      	ldr	r2, [r7, #24]
 8006580:	429a      	cmp	r2, r3
 8006582:	d903      	bls.n	800658c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800658a:	e10d      	b.n	80067a8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800658c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800658e:	2200      	movs	r2, #0
 8006590:	60bb      	str	r3, [r7, #8]
 8006592:	60fa      	str	r2, [r7, #12]
 8006594:	697b      	ldr	r3, [r7, #20]
 8006596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006598:	4a8e      	ldr	r2, [pc, #568]	@ (80067d4 <UART_SetConfig+0x590>)
 800659a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800659e:	b29b      	uxth	r3, r3
 80065a0:	2200      	movs	r2, #0
 80065a2:	603b      	str	r3, [r7, #0]
 80065a4:	607a      	str	r2, [r7, #4]
 80065a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80065ae:	f7fa fb35 	bl	8000c1c <__aeabi_uldivmod>
 80065b2:	4602      	mov	r2, r0
 80065b4:	460b      	mov	r3, r1
 80065b6:	4610      	mov	r0, r2
 80065b8:	4619      	mov	r1, r3
 80065ba:	f04f 0200 	mov.w	r2, #0
 80065be:	f04f 0300 	mov.w	r3, #0
 80065c2:	020b      	lsls	r3, r1, #8
 80065c4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80065c8:	0202      	lsls	r2, r0, #8
 80065ca:	6979      	ldr	r1, [r7, #20]
 80065cc:	6849      	ldr	r1, [r1, #4]
 80065ce:	0849      	lsrs	r1, r1, #1
 80065d0:	2000      	movs	r0, #0
 80065d2:	460c      	mov	r4, r1
 80065d4:	4605      	mov	r5, r0
 80065d6:	eb12 0804 	adds.w	r8, r2, r4
 80065da:	eb43 0905 	adc.w	r9, r3, r5
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	2200      	movs	r2, #0
 80065e4:	469a      	mov	sl, r3
 80065e6:	4693      	mov	fp, r2
 80065e8:	4652      	mov	r2, sl
 80065ea:	465b      	mov	r3, fp
 80065ec:	4640      	mov	r0, r8
 80065ee:	4649      	mov	r1, r9
 80065f0:	f7fa fb14 	bl	8000c1c <__aeabi_uldivmod>
 80065f4:	4602      	mov	r2, r0
 80065f6:	460b      	mov	r3, r1
 80065f8:	4613      	mov	r3, r2
 80065fa:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80065fc:	6a3b      	ldr	r3, [r7, #32]
 80065fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006602:	d308      	bcc.n	8006616 <UART_SetConfig+0x3d2>
 8006604:	6a3b      	ldr	r3, [r7, #32]
 8006606:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800660a:	d204      	bcs.n	8006616 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	6a3a      	ldr	r2, [r7, #32]
 8006612:	60da      	str	r2, [r3, #12]
 8006614:	e0c8      	b.n	80067a8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800661c:	e0c4      	b.n	80067a8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	69db      	ldr	r3, [r3, #28]
 8006622:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006626:	d167      	bne.n	80066f8 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8006628:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800662c:	2b08      	cmp	r3, #8
 800662e:	d828      	bhi.n	8006682 <UART_SetConfig+0x43e>
 8006630:	a201      	add	r2, pc, #4	@ (adr r2, 8006638 <UART_SetConfig+0x3f4>)
 8006632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006636:	bf00      	nop
 8006638:	0800665d 	.word	0x0800665d
 800663c:	08006665 	.word	0x08006665
 8006640:	0800666d 	.word	0x0800666d
 8006644:	08006683 	.word	0x08006683
 8006648:	08006673 	.word	0x08006673
 800664c:	08006683 	.word	0x08006683
 8006650:	08006683 	.word	0x08006683
 8006654:	08006683 	.word	0x08006683
 8006658:	0800667b 	.word	0x0800667b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800665c:	f7fe fb96 	bl	8004d8c <HAL_RCC_GetPCLK1Freq>
 8006660:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006662:	e014      	b.n	800668e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006664:	f7fe fba8 	bl	8004db8 <HAL_RCC_GetPCLK2Freq>
 8006668:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800666a:	e010      	b.n	800668e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800666c:	4b5a      	ldr	r3, [pc, #360]	@ (80067d8 <UART_SetConfig+0x594>)
 800666e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006670:	e00d      	b.n	800668e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006672:	f7fe fb1d 	bl	8004cb0 <HAL_RCC_GetSysClockFreq>
 8006676:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006678:	e009      	b.n	800668e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800667a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800667e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006680:	e005      	b.n	800668e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8006682:	2300      	movs	r3, #0
 8006684:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006686:	2301      	movs	r3, #1
 8006688:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800668c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800668e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006690:	2b00      	cmp	r3, #0
 8006692:	f000 8089 	beq.w	80067a8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800669a:	4a4e      	ldr	r2, [pc, #312]	@ (80067d4 <UART_SetConfig+0x590>)
 800669c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80066a0:	461a      	mov	r2, r3
 80066a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80066a8:	005a      	lsls	r2, r3, #1
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	085b      	lsrs	r3, r3, #1
 80066b0:	441a      	add	r2, r3
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80066ba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066bc:	6a3b      	ldr	r3, [r7, #32]
 80066be:	2b0f      	cmp	r3, #15
 80066c0:	d916      	bls.n	80066f0 <UART_SetConfig+0x4ac>
 80066c2:	6a3b      	ldr	r3, [r7, #32]
 80066c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066c8:	d212      	bcs.n	80066f0 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80066ca:	6a3b      	ldr	r3, [r7, #32]
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	f023 030f 	bic.w	r3, r3, #15
 80066d2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80066d4:	6a3b      	ldr	r3, [r7, #32]
 80066d6:	085b      	lsrs	r3, r3, #1
 80066d8:	b29b      	uxth	r3, r3
 80066da:	f003 0307 	and.w	r3, r3, #7
 80066de:	b29a      	uxth	r2, r3
 80066e0:	8bfb      	ldrh	r3, [r7, #30]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	8bfa      	ldrh	r2, [r7, #30]
 80066ec:	60da      	str	r2, [r3, #12]
 80066ee:	e05b      	b.n	80067a8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80066f0:	2301      	movs	r3, #1
 80066f2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80066f6:	e057      	b.n	80067a8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80066f8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80066fc:	2b08      	cmp	r3, #8
 80066fe:	d828      	bhi.n	8006752 <UART_SetConfig+0x50e>
 8006700:	a201      	add	r2, pc, #4	@ (adr r2, 8006708 <UART_SetConfig+0x4c4>)
 8006702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006706:	bf00      	nop
 8006708:	0800672d 	.word	0x0800672d
 800670c:	08006735 	.word	0x08006735
 8006710:	0800673d 	.word	0x0800673d
 8006714:	08006753 	.word	0x08006753
 8006718:	08006743 	.word	0x08006743
 800671c:	08006753 	.word	0x08006753
 8006720:	08006753 	.word	0x08006753
 8006724:	08006753 	.word	0x08006753
 8006728:	0800674b 	.word	0x0800674b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800672c:	f7fe fb2e 	bl	8004d8c <HAL_RCC_GetPCLK1Freq>
 8006730:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006732:	e014      	b.n	800675e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006734:	f7fe fb40 	bl	8004db8 <HAL_RCC_GetPCLK2Freq>
 8006738:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800673a:	e010      	b.n	800675e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800673c:	4b26      	ldr	r3, [pc, #152]	@ (80067d8 <UART_SetConfig+0x594>)
 800673e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006740:	e00d      	b.n	800675e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006742:	f7fe fab5 	bl	8004cb0 <HAL_RCC_GetSysClockFreq>
 8006746:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006748:	e009      	b.n	800675e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800674a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800674e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006750:	e005      	b.n	800675e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8006752:	2300      	movs	r3, #0
 8006754:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006756:	2301      	movs	r3, #1
 8006758:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800675c:	bf00      	nop
    }

    if (pclk != 0U)
 800675e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006760:	2b00      	cmp	r3, #0
 8006762:	d021      	beq.n	80067a8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006768:	4a1a      	ldr	r2, [pc, #104]	@ (80067d4 <UART_SetConfig+0x590>)
 800676a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800676e:	461a      	mov	r2, r3
 8006770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006772:	fbb3 f2f2 	udiv	r2, r3, r2
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	085b      	lsrs	r3, r3, #1
 800677c:	441a      	add	r2, r3
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	fbb2 f3f3 	udiv	r3, r2, r3
 8006786:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006788:	6a3b      	ldr	r3, [r7, #32]
 800678a:	2b0f      	cmp	r3, #15
 800678c:	d909      	bls.n	80067a2 <UART_SetConfig+0x55e>
 800678e:	6a3b      	ldr	r3, [r7, #32]
 8006790:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006794:	d205      	bcs.n	80067a2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006796:	6a3b      	ldr	r3, [r7, #32]
 8006798:	b29a      	uxth	r2, r3
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	60da      	str	r2, [r3, #12]
 80067a0:	e002      	b.n	80067a8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80067a2:	2301      	movs	r3, #1
 80067a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	2201      	movs	r2, #1
 80067ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	2201      	movs	r2, #1
 80067b4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	2200      	movs	r2, #0
 80067bc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80067be:	697b      	ldr	r3, [r7, #20]
 80067c0:	2200      	movs	r2, #0
 80067c2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80067c4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3730      	adds	r7, #48	@ 0x30
 80067cc:	46bd      	mov	sp, r7
 80067ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80067d2:	bf00      	nop
 80067d4:	080084e4 	.word	0x080084e4
 80067d8:	00f42400 	.word	0x00f42400

080067dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80067dc:	b480      	push	{r7}
 80067de:	b083      	sub	sp, #12
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067e8:	f003 0308 	and.w	r3, r3, #8
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d00a      	beq.n	8006806 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	430a      	orrs	r2, r1
 8006804:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800680a:	f003 0301 	and.w	r3, r3, #1
 800680e:	2b00      	cmp	r3, #0
 8006810:	d00a      	beq.n	8006828 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	430a      	orrs	r2, r1
 8006826:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800682c:	f003 0302 	and.w	r3, r3, #2
 8006830:	2b00      	cmp	r3, #0
 8006832:	d00a      	beq.n	800684a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	685b      	ldr	r3, [r3, #4]
 800683a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	430a      	orrs	r2, r1
 8006848:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800684e:	f003 0304 	and.w	r3, r3, #4
 8006852:	2b00      	cmp	r3, #0
 8006854:	d00a      	beq.n	800686c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	430a      	orrs	r2, r1
 800686a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006870:	f003 0310 	and.w	r3, r3, #16
 8006874:	2b00      	cmp	r3, #0
 8006876:	d00a      	beq.n	800688e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	430a      	orrs	r2, r1
 800688c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006892:	f003 0320 	and.w	r3, r3, #32
 8006896:	2b00      	cmp	r3, #0
 8006898:	d00a      	beq.n	80068b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	430a      	orrs	r2, r1
 80068ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d01a      	beq.n	80068f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	430a      	orrs	r2, r1
 80068d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80068da:	d10a      	bne.n	80068f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	430a      	orrs	r2, r1
 80068f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d00a      	beq.n	8006914 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	685b      	ldr	r3, [r3, #4]
 8006904:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	430a      	orrs	r2, r1
 8006912:	605a      	str	r2, [r3, #4]
  }
}
 8006914:	bf00      	nop
 8006916:	370c      	adds	r7, #12
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr

08006920 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b098      	sub	sp, #96	@ 0x60
 8006924:	af02      	add	r7, sp, #8
 8006926:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2200      	movs	r2, #0
 800692c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006930:	f7fb fc7c 	bl	800222c <HAL_GetTick>
 8006934:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 0308 	and.w	r3, r3, #8
 8006940:	2b08      	cmp	r3, #8
 8006942:	d12f      	bne.n	80069a4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006944:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006948:	9300      	str	r3, [sp, #0]
 800694a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800694c:	2200      	movs	r2, #0
 800694e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006952:	6878      	ldr	r0, [r7, #4]
 8006954:	f000 f88e 	bl	8006a74 <UART_WaitOnFlagUntilTimeout>
 8006958:	4603      	mov	r3, r0
 800695a:	2b00      	cmp	r3, #0
 800695c:	d022      	beq.n	80069a4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006966:	e853 3f00 	ldrex	r3, [r3]
 800696a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800696c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800696e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006972:	653b      	str	r3, [r7, #80]	@ 0x50
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	461a      	mov	r2, r3
 800697a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800697c:	647b      	str	r3, [r7, #68]	@ 0x44
 800697e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006980:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006982:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006984:	e841 2300 	strex	r3, r2, [r1]
 8006988:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800698a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800698c:	2b00      	cmp	r3, #0
 800698e:	d1e6      	bne.n	800695e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2220      	movs	r2, #32
 8006994:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069a0:	2303      	movs	r3, #3
 80069a2:	e063      	b.n	8006a6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f003 0304 	and.w	r3, r3, #4
 80069ae:	2b04      	cmp	r3, #4
 80069b0:	d149      	bne.n	8006a46 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069b2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80069b6:	9300      	str	r3, [sp, #0]
 80069b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80069ba:	2200      	movs	r2, #0
 80069bc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	f000 f857 	bl	8006a74 <UART_WaitOnFlagUntilTimeout>
 80069c6:	4603      	mov	r3, r0
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d03c      	beq.n	8006a46 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069d4:	e853 3f00 	ldrex	r3, [r3]
 80069d8:	623b      	str	r3, [r7, #32]
   return(result);
 80069da:	6a3b      	ldr	r3, [r7, #32]
 80069dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	461a      	mov	r2, r3
 80069e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069ea:	633b      	str	r3, [r7, #48]	@ 0x30
 80069ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80069f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069f2:	e841 2300 	strex	r3, r2, [r1]
 80069f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80069f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d1e6      	bne.n	80069cc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	3308      	adds	r3, #8
 8006a04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a06:	693b      	ldr	r3, [r7, #16]
 8006a08:	e853 3f00 	ldrex	r3, [r3]
 8006a0c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	f023 0301 	bic.w	r3, r3, #1
 8006a14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	3308      	adds	r3, #8
 8006a1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a1e:	61fa      	str	r2, [r7, #28]
 8006a20:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a22:	69b9      	ldr	r1, [r7, #24]
 8006a24:	69fa      	ldr	r2, [r7, #28]
 8006a26:	e841 2300 	strex	r3, r2, [r1]
 8006a2a:	617b      	str	r3, [r7, #20]
   return(result);
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d1e5      	bne.n	80069fe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2220      	movs	r2, #32
 8006a36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a42:	2303      	movs	r3, #3
 8006a44:	e012      	b.n	8006a6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2220      	movs	r2, #32
 8006a4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2220      	movs	r2, #32
 8006a52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2200      	movs	r2, #0
 8006a66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006a6a:	2300      	movs	r3, #0
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3758      	adds	r7, #88	@ 0x58
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}

08006a74 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b084      	sub	sp, #16
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	60f8      	str	r0, [r7, #12]
 8006a7c:	60b9      	str	r1, [r7, #8]
 8006a7e:	603b      	str	r3, [r7, #0]
 8006a80:	4613      	mov	r3, r2
 8006a82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a84:	e04f      	b.n	8006b26 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a86:	69bb      	ldr	r3, [r7, #24]
 8006a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a8c:	d04b      	beq.n	8006b26 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a8e:	f7fb fbcd 	bl	800222c <HAL_GetTick>
 8006a92:	4602      	mov	r2, r0
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	1ad3      	subs	r3, r2, r3
 8006a98:	69ba      	ldr	r2, [r7, #24]
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d302      	bcc.n	8006aa4 <UART_WaitOnFlagUntilTimeout+0x30>
 8006a9e:	69bb      	ldr	r3, [r7, #24]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d101      	bne.n	8006aa8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006aa4:	2303      	movs	r3, #3
 8006aa6:	e04e      	b.n	8006b46 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f003 0304 	and.w	r3, r3, #4
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d037      	beq.n	8006b26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	2b80      	cmp	r3, #128	@ 0x80
 8006aba:	d034      	beq.n	8006b26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	2b40      	cmp	r3, #64	@ 0x40
 8006ac0:	d031      	beq.n	8006b26 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	69db      	ldr	r3, [r3, #28]
 8006ac8:	f003 0308 	and.w	r3, r3, #8
 8006acc:	2b08      	cmp	r3, #8
 8006ace:	d110      	bne.n	8006af2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	2208      	movs	r2, #8
 8006ad6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ad8:	68f8      	ldr	r0, [r7, #12]
 8006ada:	f000 f95b 	bl	8006d94 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	2208      	movs	r2, #8
 8006ae2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006aee:	2301      	movs	r3, #1
 8006af0:	e029      	b.n	8006b46 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	69db      	ldr	r3, [r3, #28]
 8006af8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006afc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b00:	d111      	bne.n	8006b26 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006b0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b0c:	68f8      	ldr	r0, [r7, #12]
 8006b0e:	f000 f941 	bl	8006d94 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	2220      	movs	r2, #32
 8006b16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006b22:	2303      	movs	r3, #3
 8006b24:	e00f      	b.n	8006b46 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	69da      	ldr	r2, [r3, #28]
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	4013      	ands	r3, r2
 8006b30:	68ba      	ldr	r2, [r7, #8]
 8006b32:	429a      	cmp	r2, r3
 8006b34:	bf0c      	ite	eq
 8006b36:	2301      	moveq	r3, #1
 8006b38:	2300      	movne	r3, #0
 8006b3a:	b2db      	uxtb	r3, r3
 8006b3c:	461a      	mov	r2, r3
 8006b3e:	79fb      	ldrb	r3, [r7, #7]
 8006b40:	429a      	cmp	r2, r3
 8006b42:	d0a0      	beq.n	8006a86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b44:	2300      	movs	r3, #0
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	3710      	adds	r7, #16
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}
	...

08006b50 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b0a3      	sub	sp, #140	@ 0x8c
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	60f8      	str	r0, [r7, #12]
 8006b58:	60b9      	str	r1, [r7, #8]
 8006b5a:	4613      	mov	r3, r2
 8006b5c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	68ba      	ldr	r2, [r7, #8]
 8006b62:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	88fa      	ldrh	r2, [r7, #6]
 8006b68:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	88fa      	ldrh	r2, [r7, #6]
 8006b70:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	2200      	movs	r2, #0
 8006b78:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b82:	d10e      	bne.n	8006ba2 <UART_Start_Receive_IT+0x52>
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	691b      	ldr	r3, [r3, #16]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d105      	bne.n	8006b98 <UART_Start_Receive_IT+0x48>
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006b92:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006b96:	e02d      	b.n	8006bf4 <UART_Start_Receive_IT+0xa4>
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	22ff      	movs	r2, #255	@ 0xff
 8006b9c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006ba0:	e028      	b.n	8006bf4 <UART_Start_Receive_IT+0xa4>
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	689b      	ldr	r3, [r3, #8]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d10d      	bne.n	8006bc6 <UART_Start_Receive_IT+0x76>
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	691b      	ldr	r3, [r3, #16]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d104      	bne.n	8006bbc <UART_Start_Receive_IT+0x6c>
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	22ff      	movs	r2, #255	@ 0xff
 8006bb6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006bba:	e01b      	b.n	8006bf4 <UART_Start_Receive_IT+0xa4>
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	227f      	movs	r2, #127	@ 0x7f
 8006bc0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006bc4:	e016      	b.n	8006bf4 <UART_Start_Receive_IT+0xa4>
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	689b      	ldr	r3, [r3, #8]
 8006bca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006bce:	d10d      	bne.n	8006bec <UART_Start_Receive_IT+0x9c>
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	691b      	ldr	r3, [r3, #16]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d104      	bne.n	8006be2 <UART_Start_Receive_IT+0x92>
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	227f      	movs	r2, #127	@ 0x7f
 8006bdc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006be0:	e008      	b.n	8006bf4 <UART_Start_Receive_IT+0xa4>
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	223f      	movs	r2, #63	@ 0x3f
 8006be6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006bea:	e003      	b.n	8006bf4 <UART_Start_Receive_IT+0xa4>
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	2222      	movs	r2, #34	@ 0x22
 8006c00:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	3308      	adds	r3, #8
 8006c0a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c0e:	e853 3f00 	ldrex	r3, [r3]
 8006c12:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006c14:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c16:	f043 0301 	orr.w	r3, r3, #1
 8006c1a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	3308      	adds	r3, #8
 8006c24:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006c28:	673a      	str	r2, [r7, #112]	@ 0x70
 8006c2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c2c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006c2e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006c30:	e841 2300 	strex	r3, r2, [r1]
 8006c34:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8006c36:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d1e3      	bne.n	8006c04 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c44:	d14f      	bne.n	8006ce6 <UART_Start_Receive_IT+0x196>
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006c4c:	88fa      	ldrh	r2, [r7, #6]
 8006c4e:	429a      	cmp	r2, r3
 8006c50:	d349      	bcc.n	8006ce6 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	689b      	ldr	r3, [r3, #8]
 8006c56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c5a:	d107      	bne.n	8006c6c <UART_Start_Receive_IT+0x11c>
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	691b      	ldr	r3, [r3, #16]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d103      	bne.n	8006c6c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	4a47      	ldr	r2, [pc, #284]	@ (8006d84 <UART_Start_Receive_IT+0x234>)
 8006c68:	675a      	str	r2, [r3, #116]	@ 0x74
 8006c6a:	e002      	b.n	8006c72 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	4a46      	ldr	r2, [pc, #280]	@ (8006d88 <UART_Start_Receive_IT+0x238>)
 8006c70:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	691b      	ldr	r3, [r3, #16]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d01a      	beq.n	8006cb0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c82:	e853 3f00 	ldrex	r3, [r3]
 8006c86:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006c88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c8e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	461a      	mov	r2, r3
 8006c98:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006c9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006c9e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ca0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006ca2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006ca4:	e841 2300 	strex	r3, r2, [r1]
 8006ca8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8006caa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d1e4      	bne.n	8006c7a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	3308      	adds	r3, #8
 8006cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cba:	e853 3f00 	ldrex	r3, [r3]
 8006cbe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006cc6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	3308      	adds	r3, #8
 8006cce:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006cd0:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006cd2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cd4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006cd6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006cd8:	e841 2300 	strex	r3, r2, [r1]
 8006cdc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006cde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d1e5      	bne.n	8006cb0 <UART_Start_Receive_IT+0x160>
 8006ce4:	e046      	b.n	8006d74 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cee:	d107      	bne.n	8006d00 <UART_Start_Receive_IT+0x1b0>
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	691b      	ldr	r3, [r3, #16]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d103      	bne.n	8006d00 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	4a24      	ldr	r2, [pc, #144]	@ (8006d8c <UART_Start_Receive_IT+0x23c>)
 8006cfc:	675a      	str	r2, [r3, #116]	@ 0x74
 8006cfe:	e002      	b.n	8006d06 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	4a23      	ldr	r2, [pc, #140]	@ (8006d90 <UART_Start_Receive_IT+0x240>)
 8006d04:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	691b      	ldr	r3, [r3, #16]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d019      	beq.n	8006d42 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d16:	e853 3f00 	ldrex	r3, [r3]
 8006d1a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d1e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006d22:	677b      	str	r3, [r7, #116]	@ 0x74
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	461a      	mov	r2, r3
 8006d2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d2e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d30:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006d32:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006d34:	e841 2300 	strex	r3, r2, [r1]
 8006d38:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006d3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d1e6      	bne.n	8006d0e <UART_Start_Receive_IT+0x1be>
 8006d40:	e018      	b.n	8006d74 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	e853 3f00 	ldrex	r3, [r3]
 8006d4e:	613b      	str	r3, [r7, #16]
   return(result);
 8006d50:	693b      	ldr	r3, [r7, #16]
 8006d52:	f043 0320 	orr.w	r3, r3, #32
 8006d56:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	461a      	mov	r2, r3
 8006d5e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d60:	623b      	str	r3, [r7, #32]
 8006d62:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d64:	69f9      	ldr	r1, [r7, #28]
 8006d66:	6a3a      	ldr	r2, [r7, #32]
 8006d68:	e841 2300 	strex	r3, r2, [r1]
 8006d6c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006d6e:	69bb      	ldr	r3, [r7, #24]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d1e6      	bne.n	8006d42 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8006d74:	2300      	movs	r3, #0
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	378c      	adds	r7, #140	@ 0x8c
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d80:	4770      	bx	lr
 8006d82:	bf00      	nop
 8006d84:	080075b1 	.word	0x080075b1
 8006d88:	0800724d 	.word	0x0800724d
 8006d8c:	08007095 	.word	0x08007095
 8006d90:	08006edd 	.word	0x08006edd

08006d94 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b095      	sub	sp, #84	@ 0x54
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006da4:	e853 3f00 	ldrex	r3, [r3]
 8006da8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006db0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	461a      	mov	r2, r3
 8006db8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006dba:	643b      	str	r3, [r7, #64]	@ 0x40
 8006dbc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dbe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006dc0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006dc2:	e841 2300 	strex	r3, r2, [r1]
 8006dc6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006dc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d1e6      	bne.n	8006d9c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	3308      	adds	r3, #8
 8006dd4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dd6:	6a3b      	ldr	r3, [r7, #32]
 8006dd8:	e853 3f00 	ldrex	r3, [r3]
 8006ddc:	61fb      	str	r3, [r7, #28]
   return(result);
 8006dde:	69fb      	ldr	r3, [r7, #28]
 8006de0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006de4:	f023 0301 	bic.w	r3, r3, #1
 8006de8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	3308      	adds	r3, #8
 8006df0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006df2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006df4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006df6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006df8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006dfa:	e841 2300 	strex	r3, r2, [r1]
 8006dfe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d1e3      	bne.n	8006dce <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e0a:	2b01      	cmp	r3, #1
 8006e0c:	d118      	bne.n	8006e40 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	e853 3f00 	ldrex	r3, [r3]
 8006e1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	f023 0310 	bic.w	r3, r3, #16
 8006e22:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	461a      	mov	r2, r3
 8006e2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e2c:	61bb      	str	r3, [r7, #24]
 8006e2e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e30:	6979      	ldr	r1, [r7, #20]
 8006e32:	69ba      	ldr	r2, [r7, #24]
 8006e34:	e841 2300 	strex	r3, r2, [r1]
 8006e38:	613b      	str	r3, [r7, #16]
   return(result);
 8006e3a:	693b      	ldr	r3, [r7, #16]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d1e6      	bne.n	8006e0e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2220      	movs	r2, #32
 8006e44:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2200      	movs	r2, #0
 8006e52:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006e54:	bf00      	nop
 8006e56:	3754      	adds	r7, #84	@ 0x54
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5e:	4770      	bx	lr

08006e60 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b084      	sub	sp, #16
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e6c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	2200      	movs	r2, #0
 8006e72:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e76:	68f8      	ldr	r0, [r7, #12]
 8006e78:	f7ff f9ce 	bl	8006218 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e7c:	bf00      	nop
 8006e7e:	3710      	adds	r7, #16
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bd80      	pop	{r7, pc}

08006e84 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b088      	sub	sp, #32
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	e853 3f00 	ldrex	r3, [r3]
 8006e98:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ea0:	61fb      	str	r3, [r7, #28]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	461a      	mov	r2, r3
 8006ea8:	69fb      	ldr	r3, [r7, #28]
 8006eaa:	61bb      	str	r3, [r7, #24]
 8006eac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eae:	6979      	ldr	r1, [r7, #20]
 8006eb0:	69ba      	ldr	r2, [r7, #24]
 8006eb2:	e841 2300 	strex	r3, r2, [r1]
 8006eb6:	613b      	str	r3, [r7, #16]
   return(result);
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d1e6      	bne.n	8006e8c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2220      	movs	r2, #32
 8006ec2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f7ff f999 	bl	8006204 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ed2:	bf00      	nop
 8006ed4:	3720      	adds	r7, #32
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}
	...

08006edc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b09c      	sub	sp, #112	@ 0x70
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006eea:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ef4:	2b22      	cmp	r3, #34	@ 0x22
 8006ef6:	f040 80be 	bne.w	8007076 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f00:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006f04:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006f08:	b2d9      	uxtb	r1, r3
 8006f0a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006f0e:	b2da      	uxtb	r2, r3
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f14:	400a      	ands	r2, r1
 8006f16:	b2d2      	uxtb	r2, r2
 8006f18:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f1e:	1c5a      	adds	r2, r3, #1
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	3b01      	subs	r3, #1
 8006f2e:	b29a      	uxth	r2, r3
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006f3c:	b29b      	uxth	r3, r3
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	f040 80a1 	bne.w	8007086 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f4c:	e853 3f00 	ldrex	r3, [r3]
 8006f50:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006f52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f58:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	461a      	mov	r2, r3
 8006f60:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006f62:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006f64:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f66:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006f68:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006f6a:	e841 2300 	strex	r3, r2, [r1]
 8006f6e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006f70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d1e6      	bne.n	8006f44 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	3308      	adds	r3, #8
 8006f7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f80:	e853 3f00 	ldrex	r3, [r3]
 8006f84:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006f86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f88:	f023 0301 	bic.w	r3, r3, #1
 8006f8c:	667b      	str	r3, [r7, #100]	@ 0x64
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	3308      	adds	r3, #8
 8006f94:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006f96:	647a      	str	r2, [r7, #68]	@ 0x44
 8006f98:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f9a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006f9c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f9e:	e841 2300 	strex	r3, r2, [r1]
 8006fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006fa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d1e5      	bne.n	8006f76 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2220      	movs	r2, #32
 8006fae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a33      	ldr	r2, [pc, #204]	@ (8007090 <UART_RxISR_8BIT+0x1b4>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d01f      	beq.n	8007008 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d018      	beq.n	8007008 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fde:	e853 3f00 	ldrex	r3, [r3]
 8006fe2:	623b      	str	r3, [r7, #32]
   return(result);
 8006fe4:	6a3b      	ldr	r3, [r7, #32]
 8006fe6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006fea:	663b      	str	r3, [r7, #96]	@ 0x60
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	461a      	mov	r2, r3
 8006ff2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006ff4:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ff6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ff8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ffa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ffc:	e841 2300 	strex	r3, r2, [r1]
 8007000:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007004:	2b00      	cmp	r3, #0
 8007006:	d1e6      	bne.n	8006fd6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800700c:	2b01      	cmp	r3, #1
 800700e:	d12e      	bne.n	800706e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2200      	movs	r2, #0
 8007014:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800701c:	693b      	ldr	r3, [r7, #16]
 800701e:	e853 3f00 	ldrex	r3, [r3]
 8007022:	60fb      	str	r3, [r7, #12]
   return(result);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	f023 0310 	bic.w	r3, r3, #16
 800702a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	461a      	mov	r2, r3
 8007032:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007034:	61fb      	str	r3, [r7, #28]
 8007036:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007038:	69b9      	ldr	r1, [r7, #24]
 800703a:	69fa      	ldr	r2, [r7, #28]
 800703c:	e841 2300 	strex	r3, r2, [r1]
 8007040:	617b      	str	r3, [r7, #20]
   return(result);
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d1e6      	bne.n	8007016 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	69db      	ldr	r3, [r3, #28]
 800704e:	f003 0310 	and.w	r3, r3, #16
 8007052:	2b10      	cmp	r3, #16
 8007054:	d103      	bne.n	800705e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	2210      	movs	r2, #16
 800705c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007064:	4619      	mov	r1, r3
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f7ff f8e0 	bl	800622c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800706c:	e00b      	b.n	8007086 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	f7fa fc62 	bl	8001938 <HAL_UART_RxCpltCallback>
}
 8007074:	e007      	b.n	8007086 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	699a      	ldr	r2, [r3, #24]
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f042 0208 	orr.w	r2, r2, #8
 8007084:	619a      	str	r2, [r3, #24]
}
 8007086:	bf00      	nop
 8007088:	3770      	adds	r7, #112	@ 0x70
 800708a:	46bd      	mov	sp, r7
 800708c:	bd80      	pop	{r7, pc}
 800708e:	bf00      	nop
 8007090:	40008000 	.word	0x40008000

08007094 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b09c      	sub	sp, #112	@ 0x70
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80070a2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070ac:	2b22      	cmp	r3, #34	@ 0x22
 80070ae:	f040 80be 	bne.w	800722e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070b8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070c0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80070c2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80070c6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80070ca:	4013      	ands	r3, r2
 80070cc:	b29a      	uxth	r2, r3
 80070ce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80070d0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070d6:	1c9a      	adds	r2, r3, #2
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80070e2:	b29b      	uxth	r3, r3
 80070e4:	3b01      	subs	r3, #1
 80070e6:	b29a      	uxth	r2, r3
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80070f4:	b29b      	uxth	r3, r3
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	f040 80a1 	bne.w	800723e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007102:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007104:	e853 3f00 	ldrex	r3, [r3]
 8007108:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800710a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800710c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007110:	667b      	str	r3, [r7, #100]	@ 0x64
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	461a      	mov	r2, r3
 8007118:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800711a:	657b      	str	r3, [r7, #84]	@ 0x54
 800711c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007120:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007122:	e841 2300 	strex	r3, r2, [r1]
 8007126:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007128:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800712a:	2b00      	cmp	r3, #0
 800712c:	d1e6      	bne.n	80070fc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	3308      	adds	r3, #8
 8007134:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007136:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007138:	e853 3f00 	ldrex	r3, [r3]
 800713c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800713e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007140:	f023 0301 	bic.w	r3, r3, #1
 8007144:	663b      	str	r3, [r7, #96]	@ 0x60
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	3308      	adds	r3, #8
 800714c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800714e:	643a      	str	r2, [r7, #64]	@ 0x40
 8007150:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007152:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007154:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007156:	e841 2300 	strex	r3, r2, [r1]
 800715a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800715c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800715e:	2b00      	cmp	r3, #0
 8007160:	d1e5      	bne.n	800712e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2220      	movs	r2, #32
 8007166:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2200      	movs	r2, #0
 800716e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4a33      	ldr	r2, [pc, #204]	@ (8007248 <UART_RxISR_16BIT+0x1b4>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d01f      	beq.n	80071c0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	685b      	ldr	r3, [r3, #4]
 8007186:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800718a:	2b00      	cmp	r3, #0
 800718c:	d018      	beq.n	80071c0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007194:	6a3b      	ldr	r3, [r7, #32]
 8007196:	e853 3f00 	ldrex	r3, [r3]
 800719a:	61fb      	str	r3, [r7, #28]
   return(result);
 800719c:	69fb      	ldr	r3, [r7, #28]
 800719e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80071a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	461a      	mov	r2, r3
 80071aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80071ae:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80071b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80071b4:	e841 2300 	strex	r3, r2, [r1]
 80071b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80071ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d1e6      	bne.n	800718e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071c4:	2b01      	cmp	r3, #1
 80071c6:	d12e      	bne.n	8007226 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2200      	movs	r2, #0
 80071cc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	e853 3f00 	ldrex	r3, [r3]
 80071da:	60bb      	str	r3, [r7, #8]
   return(result);
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	f023 0310 	bic.w	r3, r3, #16
 80071e2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	461a      	mov	r2, r3
 80071ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80071ec:	61bb      	str	r3, [r7, #24]
 80071ee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071f0:	6979      	ldr	r1, [r7, #20]
 80071f2:	69ba      	ldr	r2, [r7, #24]
 80071f4:	e841 2300 	strex	r3, r2, [r1]
 80071f8:	613b      	str	r3, [r7, #16]
   return(result);
 80071fa:	693b      	ldr	r3, [r7, #16]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d1e6      	bne.n	80071ce <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	69db      	ldr	r3, [r3, #28]
 8007206:	f003 0310 	and.w	r3, r3, #16
 800720a:	2b10      	cmp	r3, #16
 800720c:	d103      	bne.n	8007216 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	2210      	movs	r2, #16
 8007214:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800721c:	4619      	mov	r1, r3
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f7ff f804 	bl	800622c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007224:	e00b      	b.n	800723e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f7fa fb86 	bl	8001938 <HAL_UART_RxCpltCallback>
}
 800722c:	e007      	b.n	800723e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	699a      	ldr	r2, [r3, #24]
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f042 0208 	orr.w	r2, r2, #8
 800723c:	619a      	str	r2, [r3, #24]
}
 800723e:	bf00      	nop
 8007240:	3770      	adds	r7, #112	@ 0x70
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}
 8007246:	bf00      	nop
 8007248:	40008000 	.word	0x40008000

0800724c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b0ac      	sub	sp, #176	@ 0xb0
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800725a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	69db      	ldr	r3, [r3, #28]
 8007264:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	689b      	ldr	r3, [r3, #8]
 8007278:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007282:	2b22      	cmp	r3, #34	@ 0x22
 8007284:	f040 8183 	bne.w	800758e <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800728e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007292:	e126      	b.n	80074e2 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800729a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800729e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80072a2:	b2d9      	uxtb	r1, r3
 80072a4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80072a8:	b2da      	uxtb	r2, r3
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072ae:	400a      	ands	r2, r1
 80072b0:	b2d2      	uxtb	r2, r2
 80072b2:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072b8:	1c5a      	adds	r2, r3, #1
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	3b01      	subs	r3, #1
 80072c8:	b29a      	uxth	r2, r3
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	69db      	ldr	r3, [r3, #28]
 80072d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80072da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072de:	f003 0307 	and.w	r3, r3, #7
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d053      	beq.n	800738e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80072e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072ea:	f003 0301 	and.w	r3, r3, #1
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d011      	beq.n	8007316 <UART_RxISR_8BIT_FIFOEN+0xca>
 80072f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80072f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d00b      	beq.n	8007316 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	2201      	movs	r2, #1
 8007304:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800730c:	f043 0201 	orr.w	r2, r3, #1
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007316:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800731a:	f003 0302 	and.w	r3, r3, #2
 800731e:	2b00      	cmp	r3, #0
 8007320:	d011      	beq.n	8007346 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8007322:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007326:	f003 0301 	and.w	r3, r3, #1
 800732a:	2b00      	cmp	r3, #0
 800732c:	d00b      	beq.n	8007346 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	2202      	movs	r2, #2
 8007334:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800733c:	f043 0204 	orr.w	r2, r3, #4
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007346:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800734a:	f003 0304 	and.w	r3, r3, #4
 800734e:	2b00      	cmp	r3, #0
 8007350:	d011      	beq.n	8007376 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8007352:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007356:	f003 0301 	and.w	r3, r3, #1
 800735a:	2b00      	cmp	r3, #0
 800735c:	d00b      	beq.n	8007376 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	2204      	movs	r2, #4
 8007364:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800736c:	f043 0202 	orr.w	r2, r3, #2
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800737c:	2b00      	cmp	r3, #0
 800737e:	d006      	beq.n	800738e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f7fe ff49 	bl	8006218 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007394:	b29b      	uxth	r3, r3
 8007396:	2b00      	cmp	r3, #0
 8007398:	f040 80a3 	bne.w	80074e2 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80073a4:	e853 3f00 	ldrex	r3, [r3]
 80073a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80073aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	461a      	mov	r2, r3
 80073ba:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80073be:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80073c0:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c2:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80073c4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80073c6:	e841 2300 	strex	r3, r2, [r1]
 80073ca:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80073cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d1e4      	bne.n	800739c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	3308      	adds	r3, #8
 80073d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80073dc:	e853 3f00 	ldrex	r3, [r3]
 80073e0:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80073e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80073e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80073e8:	f023 0301 	bic.w	r3, r3, #1
 80073ec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	3308      	adds	r3, #8
 80073f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80073fa:	66ba      	str	r2, [r7, #104]	@ 0x68
 80073fc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073fe:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007400:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007402:	e841 2300 	strex	r3, r2, [r1]
 8007406:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007408:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800740a:	2b00      	cmp	r3, #0
 800740c:	d1e1      	bne.n	80073d2 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2220      	movs	r2, #32
 8007412:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2200      	movs	r2, #0
 800741a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2200      	movs	r2, #0
 8007420:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	4a60      	ldr	r2, [pc, #384]	@ (80075a8 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d021      	beq.n	8007470 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007436:	2b00      	cmp	r3, #0
 8007438:	d01a      	beq.n	8007470 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007440:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007442:	e853 3f00 	ldrex	r3, [r3]
 8007446:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007448:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800744a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800744e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	461a      	mov	r2, r3
 8007458:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800745c:	657b      	str	r3, [r7, #84]	@ 0x54
 800745e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007460:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007462:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007464:	e841 2300 	strex	r3, r2, [r1]
 8007468:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800746a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800746c:	2b00      	cmp	r3, #0
 800746e:	d1e4      	bne.n	800743a <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007474:	2b01      	cmp	r3, #1
 8007476:	d130      	bne.n	80074da <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2200      	movs	r2, #0
 800747c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007486:	e853 3f00 	ldrex	r3, [r3]
 800748a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800748c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800748e:	f023 0310 	bic.w	r3, r3, #16
 8007492:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	461a      	mov	r2, r3
 800749c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80074a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80074a2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80074a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80074a8:	e841 2300 	strex	r3, r2, [r1]
 80074ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80074ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d1e4      	bne.n	800747e <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	69db      	ldr	r3, [r3, #28]
 80074ba:	f003 0310 	and.w	r3, r3, #16
 80074be:	2b10      	cmp	r3, #16
 80074c0:	d103      	bne.n	80074ca <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	2210      	movs	r2, #16
 80074c8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80074d0:	4619      	mov	r1, r3
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f7fe feaa 	bl	800622c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80074d8:	e00e      	b.n	80074f8 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f7fa fa2c 	bl	8001938 <HAL_UART_RxCpltCallback>
        break;
 80074e0:	e00a      	b.n	80074f8 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80074e2:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d006      	beq.n	80074f8 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 80074ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80074ee:	f003 0320 	and.w	r3, r3, #32
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	f47f aece 	bne.w	8007294 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80074fe:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007502:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007506:	2b00      	cmp	r3, #0
 8007508:	d049      	beq.n	800759e <UART_RxISR_8BIT_FIFOEN+0x352>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007510:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8007514:	429a      	cmp	r2, r3
 8007516:	d242      	bcs.n	800759e <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	3308      	adds	r3, #8
 800751e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007520:	6a3b      	ldr	r3, [r7, #32]
 8007522:	e853 3f00 	ldrex	r3, [r3]
 8007526:	61fb      	str	r3, [r7, #28]
   return(result);
 8007528:	69fb      	ldr	r3, [r7, #28]
 800752a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800752e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	3308      	adds	r3, #8
 8007538:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800753c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800753e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007540:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007542:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007544:	e841 2300 	strex	r3, r2, [r1]
 8007548:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800754a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800754c:	2b00      	cmp	r3, #0
 800754e:	d1e3      	bne.n	8007518 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	4a16      	ldr	r2, [pc, #88]	@ (80075ac <UART_RxISR_8BIT_FIFOEN+0x360>)
 8007554:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	e853 3f00 	ldrex	r3, [r3]
 8007562:	60bb      	str	r3, [r7, #8]
   return(result);
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	f043 0320 	orr.w	r3, r3, #32
 800756a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	461a      	mov	r2, r3
 8007574:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007578:	61bb      	str	r3, [r7, #24]
 800757a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800757c:	6979      	ldr	r1, [r7, #20]
 800757e:	69ba      	ldr	r2, [r7, #24]
 8007580:	e841 2300 	strex	r3, r2, [r1]
 8007584:	613b      	str	r3, [r7, #16]
   return(result);
 8007586:	693b      	ldr	r3, [r7, #16]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d1e4      	bne.n	8007556 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800758c:	e007      	b.n	800759e <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	699a      	ldr	r2, [r3, #24]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f042 0208 	orr.w	r2, r2, #8
 800759c:	619a      	str	r2, [r3, #24]
}
 800759e:	bf00      	nop
 80075a0:	37b0      	adds	r7, #176	@ 0xb0
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}
 80075a6:	bf00      	nop
 80075a8:	40008000 	.word	0x40008000
 80075ac:	08006edd 	.word	0x08006edd

080075b0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b0ae      	sub	sp, #184	@ 0xb8
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80075be:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	69db      	ldr	r3, [r3, #28]
 80075c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	689b      	ldr	r3, [r3, #8]
 80075dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80075e6:	2b22      	cmp	r3, #34	@ 0x22
 80075e8:	f040 8187 	bne.w	80078fa <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80075f2:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80075f6:	e12a      	b.n	800784e <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075fe:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007606:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800760a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800760e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8007612:	4013      	ands	r3, r2
 8007614:	b29a      	uxth	r2, r3
 8007616:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800761a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007620:	1c9a      	adds	r2, r3, #2
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800762c:	b29b      	uxth	r3, r3
 800762e:	3b01      	subs	r3, #1
 8007630:	b29a      	uxth	r2, r3
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	69db      	ldr	r3, [r3, #28]
 800763e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007642:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007646:	f003 0307 	and.w	r3, r3, #7
 800764a:	2b00      	cmp	r3, #0
 800764c:	d053      	beq.n	80076f6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800764e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007652:	f003 0301 	and.w	r3, r3, #1
 8007656:	2b00      	cmp	r3, #0
 8007658:	d011      	beq.n	800767e <UART_RxISR_16BIT_FIFOEN+0xce>
 800765a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800765e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007662:	2b00      	cmp	r3, #0
 8007664:	d00b      	beq.n	800767e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	2201      	movs	r2, #1
 800766c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007674:	f043 0201 	orr.w	r2, r3, #1
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800767e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007682:	f003 0302 	and.w	r3, r3, #2
 8007686:	2b00      	cmp	r3, #0
 8007688:	d011      	beq.n	80076ae <UART_RxISR_16BIT_FIFOEN+0xfe>
 800768a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800768e:	f003 0301 	and.w	r3, r3, #1
 8007692:	2b00      	cmp	r3, #0
 8007694:	d00b      	beq.n	80076ae <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	2202      	movs	r2, #2
 800769c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076a4:	f043 0204 	orr.w	r2, r3, #4
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80076ae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80076b2:	f003 0304 	and.w	r3, r3, #4
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d011      	beq.n	80076de <UART_RxISR_16BIT_FIFOEN+0x12e>
 80076ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80076be:	f003 0301 	and.w	r3, r3, #1
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d00b      	beq.n	80076de <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	2204      	movs	r2, #4
 80076cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076d4:	f043 0202 	orr.w	r2, r3, #2
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d006      	beq.n	80076f6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80076e8:	6878      	ldr	r0, [r7, #4]
 80076ea:	f7fe fd95 	bl	8006218 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2200      	movs	r2, #0
 80076f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	2b00      	cmp	r3, #0
 8007700:	f040 80a5 	bne.w	800784e <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800770a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800770c:	e853 3f00 	ldrex	r3, [r3]
 8007710:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007712:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007714:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007718:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	461a      	mov	r2, r3
 8007722:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007726:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800772a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800772c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800772e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007732:	e841 2300 	strex	r3, r2, [r1]
 8007736:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007738:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800773a:	2b00      	cmp	r3, #0
 800773c:	d1e2      	bne.n	8007704 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	3308      	adds	r3, #8
 8007744:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007746:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007748:	e853 3f00 	ldrex	r3, [r3]
 800774c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800774e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007750:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007754:	f023 0301 	bic.w	r3, r3, #1
 8007758:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	3308      	adds	r3, #8
 8007762:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8007766:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007768:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800776a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800776c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800776e:	e841 2300 	strex	r3, r2, [r1]
 8007772:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007774:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007776:	2b00      	cmp	r3, #0
 8007778:	d1e1      	bne.n	800773e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2220      	movs	r2, #32
 800777e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2200      	movs	r2, #0
 8007786:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2200      	movs	r2, #0
 800778c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	4a60      	ldr	r2, [pc, #384]	@ (8007914 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d021      	beq.n	80077dc <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	685b      	ldr	r3, [r3, #4]
 800779e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d01a      	beq.n	80077dc <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077ae:	e853 3f00 	ldrex	r3, [r3]
 80077b2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80077b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80077ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	461a      	mov	r2, r3
 80077c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80077c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80077ca:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077cc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80077ce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80077d0:	e841 2300 	strex	r3, r2, [r1]
 80077d4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80077d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d1e4      	bne.n	80077a6 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077e0:	2b01      	cmp	r3, #1
 80077e2:	d130      	bne.n	8007846 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2200      	movs	r2, #0
 80077e8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077f2:	e853 3f00 	ldrex	r3, [r3]
 80077f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80077f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077fa:	f023 0310 	bic.w	r3, r3, #16
 80077fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	461a      	mov	r2, r3
 8007808:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800780c:	647b      	str	r3, [r7, #68]	@ 0x44
 800780e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007810:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007812:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007814:	e841 2300 	strex	r3, r2, [r1]
 8007818:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800781a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800781c:	2b00      	cmp	r3, #0
 800781e:	d1e4      	bne.n	80077ea <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	69db      	ldr	r3, [r3, #28]
 8007826:	f003 0310 	and.w	r3, r3, #16
 800782a:	2b10      	cmp	r3, #16
 800782c:	d103      	bne.n	8007836 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	2210      	movs	r2, #16
 8007834:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800783c:	4619      	mov	r1, r3
 800783e:	6878      	ldr	r0, [r7, #4]
 8007840:	f7fe fcf4 	bl	800622c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007844:	e00e      	b.n	8007864 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f7fa f876 	bl	8001938 <HAL_UART_RxCpltCallback>
        break;
 800784c:	e00a      	b.n	8007864 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800784e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8007852:	2b00      	cmp	r3, #0
 8007854:	d006      	beq.n	8007864 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8007856:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800785a:	f003 0320 	and.w	r3, r3, #32
 800785e:	2b00      	cmp	r3, #0
 8007860:	f47f aeca 	bne.w	80075f8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800786a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800786e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007872:	2b00      	cmp	r3, #0
 8007874:	d049      	beq.n	800790a <UART_RxISR_16BIT_FIFOEN+0x35a>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800787c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8007880:	429a      	cmp	r2, r3
 8007882:	d242      	bcs.n	800790a <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	3308      	adds	r3, #8
 800788a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800788c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800788e:	e853 3f00 	ldrex	r3, [r3]
 8007892:	623b      	str	r3, [r7, #32]
   return(result);
 8007894:	6a3b      	ldr	r3, [r7, #32]
 8007896:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800789a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	3308      	adds	r3, #8
 80078a4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80078a8:	633a      	str	r2, [r7, #48]	@ 0x30
 80078aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078b0:	e841 2300 	strex	r3, r2, [r1]
 80078b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80078b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d1e3      	bne.n	8007884 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	4a16      	ldr	r2, [pc, #88]	@ (8007918 <UART_RxISR_16BIT_FIFOEN+0x368>)
 80078c0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c8:	693b      	ldr	r3, [r7, #16]
 80078ca:	e853 3f00 	ldrex	r3, [r3]
 80078ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f043 0320 	orr.w	r3, r3, #32
 80078d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	461a      	mov	r2, r3
 80078e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80078e4:	61fb      	str	r3, [r7, #28]
 80078e6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e8:	69b9      	ldr	r1, [r7, #24]
 80078ea:	69fa      	ldr	r2, [r7, #28]
 80078ec:	e841 2300 	strex	r3, r2, [r1]
 80078f0:	617b      	str	r3, [r7, #20]
   return(result);
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d1e4      	bne.n	80078c2 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80078f8:	e007      	b.n	800790a <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	699a      	ldr	r2, [r3, #24]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f042 0208 	orr.w	r2, r2, #8
 8007908:	619a      	str	r2, [r3, #24]
}
 800790a:	bf00      	nop
 800790c:	37b8      	adds	r7, #184	@ 0xb8
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}
 8007912:	bf00      	nop
 8007914:	40008000 	.word	0x40008000
 8007918:	08007095 	.word	0x08007095

0800791c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800791c:	b480      	push	{r7}
 800791e:	b083      	sub	sp, #12
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007924:	bf00      	nop
 8007926:	370c      	adds	r7, #12
 8007928:	46bd      	mov	sp, r7
 800792a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792e:	4770      	bx	lr

08007930 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007930:	b480      	push	{r7}
 8007932:	b083      	sub	sp, #12
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007938:	bf00      	nop
 800793a:	370c      	adds	r7, #12
 800793c:	46bd      	mov	sp, r7
 800793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007942:	4770      	bx	lr

08007944 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007944:	b480      	push	{r7}
 8007946:	b083      	sub	sp, #12
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800794c:	bf00      	nop
 800794e:	370c      	adds	r7, #12
 8007950:	46bd      	mov	sp, r7
 8007952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007956:	4770      	bx	lr

08007958 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007958:	b480      	push	{r7}
 800795a:	b085      	sub	sp, #20
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007966:	2b01      	cmp	r3, #1
 8007968:	d101      	bne.n	800796e <HAL_UARTEx_DisableFifoMode+0x16>
 800796a:	2302      	movs	r3, #2
 800796c:	e027      	b.n	80079be <HAL_UARTEx_DisableFifoMode+0x66>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2201      	movs	r2, #1
 8007972:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2224      	movs	r2, #36	@ 0x24
 800797a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	681a      	ldr	r2, [r3, #0]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f022 0201 	bic.w	r2, r2, #1
 8007994:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800799c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2200      	movs	r2, #0
 80079a2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	68fa      	ldr	r2, [r7, #12]
 80079aa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2220      	movs	r2, #32
 80079b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2200      	movs	r2, #0
 80079b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80079bc:	2300      	movs	r3, #0
}
 80079be:	4618      	mov	r0, r3
 80079c0:	3714      	adds	r7, #20
 80079c2:	46bd      	mov	sp, r7
 80079c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c8:	4770      	bx	lr

080079ca <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80079ca:	b580      	push	{r7, lr}
 80079cc:	b084      	sub	sp, #16
 80079ce:	af00      	add	r7, sp, #0
 80079d0:	6078      	str	r0, [r7, #4]
 80079d2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80079da:	2b01      	cmp	r3, #1
 80079dc:	d101      	bne.n	80079e2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80079de:	2302      	movs	r3, #2
 80079e0:	e02d      	b.n	8007a3e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2201      	movs	r2, #1
 80079e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2224      	movs	r2, #36	@ 0x24
 80079ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	681a      	ldr	r2, [r3, #0]
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f022 0201 	bic.w	r2, r2, #1
 8007a08:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	689b      	ldr	r3, [r3, #8]
 8007a10:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	683a      	ldr	r2, [r7, #0]
 8007a1a:	430a      	orrs	r2, r1
 8007a1c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	f000 f850 	bl	8007ac4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	68fa      	ldr	r2, [r7, #12]
 8007a2a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2220      	movs	r2, #32
 8007a30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2200      	movs	r2, #0
 8007a38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007a3c:	2300      	movs	r3, #0
}
 8007a3e:	4618      	mov	r0, r3
 8007a40:	3710      	adds	r7, #16
 8007a42:	46bd      	mov	sp, r7
 8007a44:	bd80      	pop	{r7, pc}

08007a46 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007a46:	b580      	push	{r7, lr}
 8007a48:	b084      	sub	sp, #16
 8007a4a:	af00      	add	r7, sp, #0
 8007a4c:	6078      	str	r0, [r7, #4]
 8007a4e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007a56:	2b01      	cmp	r3, #1
 8007a58:	d101      	bne.n	8007a5e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007a5a:	2302      	movs	r3, #2
 8007a5c:	e02d      	b.n	8007aba <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2201      	movs	r2, #1
 8007a62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2224      	movs	r2, #36	@ 0x24
 8007a6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	681a      	ldr	r2, [r3, #0]
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f022 0201 	bic.w	r2, r2, #1
 8007a84:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	683a      	ldr	r2, [r7, #0]
 8007a96:	430a      	orrs	r2, r1
 8007a98:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f000 f812 	bl	8007ac4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	68fa      	ldr	r2, [r7, #12]
 8007aa6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2220      	movs	r2, #32
 8007aac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007ab8:	2300      	movs	r3, #0
}
 8007aba:	4618      	mov	r0, r3
 8007abc:	3710      	adds	r7, #16
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}
	...

08007ac4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b085      	sub	sp, #20
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d108      	bne.n	8007ae6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2201      	movs	r2, #1
 8007ad8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007ae4:	e031      	b.n	8007b4a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007ae6:	2308      	movs	r3, #8
 8007ae8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007aea:	2308      	movs	r3, #8
 8007aec:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	689b      	ldr	r3, [r3, #8]
 8007af4:	0e5b      	lsrs	r3, r3, #25
 8007af6:	b2db      	uxtb	r3, r3
 8007af8:	f003 0307 	and.w	r3, r3, #7
 8007afc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	689b      	ldr	r3, [r3, #8]
 8007b04:	0f5b      	lsrs	r3, r3, #29
 8007b06:	b2db      	uxtb	r3, r3
 8007b08:	f003 0307 	and.w	r3, r3, #7
 8007b0c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007b0e:	7bbb      	ldrb	r3, [r7, #14]
 8007b10:	7b3a      	ldrb	r2, [r7, #12]
 8007b12:	4911      	ldr	r1, [pc, #68]	@ (8007b58 <UARTEx_SetNbDataToProcess+0x94>)
 8007b14:	5c8a      	ldrb	r2, [r1, r2]
 8007b16:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007b1a:	7b3a      	ldrb	r2, [r7, #12]
 8007b1c:	490f      	ldr	r1, [pc, #60]	@ (8007b5c <UARTEx_SetNbDataToProcess+0x98>)
 8007b1e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007b20:	fb93 f3f2 	sdiv	r3, r3, r2
 8007b24:	b29a      	uxth	r2, r3
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007b2c:	7bfb      	ldrb	r3, [r7, #15]
 8007b2e:	7b7a      	ldrb	r2, [r7, #13]
 8007b30:	4909      	ldr	r1, [pc, #36]	@ (8007b58 <UARTEx_SetNbDataToProcess+0x94>)
 8007b32:	5c8a      	ldrb	r2, [r1, r2]
 8007b34:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007b38:	7b7a      	ldrb	r2, [r7, #13]
 8007b3a:	4908      	ldr	r1, [pc, #32]	@ (8007b5c <UARTEx_SetNbDataToProcess+0x98>)
 8007b3c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007b3e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007b42:	b29a      	uxth	r2, r3
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007b4a:	bf00      	nop
 8007b4c:	3714      	adds	r7, #20
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b54:	4770      	bx	lr
 8007b56:	bf00      	nop
 8007b58:	080084fc 	.word	0x080084fc
 8007b5c:	08008504 	.word	0x08008504

08007b60 <siprintf>:
 8007b60:	b40e      	push	{r1, r2, r3}
 8007b62:	b510      	push	{r4, lr}
 8007b64:	b09d      	sub	sp, #116	@ 0x74
 8007b66:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007b68:	9002      	str	r0, [sp, #8]
 8007b6a:	9006      	str	r0, [sp, #24]
 8007b6c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007b70:	480a      	ldr	r0, [pc, #40]	@ (8007b9c <siprintf+0x3c>)
 8007b72:	9107      	str	r1, [sp, #28]
 8007b74:	9104      	str	r1, [sp, #16]
 8007b76:	490a      	ldr	r1, [pc, #40]	@ (8007ba0 <siprintf+0x40>)
 8007b78:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b7c:	9105      	str	r1, [sp, #20]
 8007b7e:	2400      	movs	r4, #0
 8007b80:	a902      	add	r1, sp, #8
 8007b82:	6800      	ldr	r0, [r0, #0]
 8007b84:	9301      	str	r3, [sp, #4]
 8007b86:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007b88:	f000 f994 	bl	8007eb4 <_svfiprintf_r>
 8007b8c:	9b02      	ldr	r3, [sp, #8]
 8007b8e:	701c      	strb	r4, [r3, #0]
 8007b90:	b01d      	add	sp, #116	@ 0x74
 8007b92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b96:	b003      	add	sp, #12
 8007b98:	4770      	bx	lr
 8007b9a:	bf00      	nop
 8007b9c:	20000020 	.word	0x20000020
 8007ba0:	ffff0208 	.word	0xffff0208

08007ba4 <memset>:
 8007ba4:	4402      	add	r2, r0
 8007ba6:	4603      	mov	r3, r0
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d100      	bne.n	8007bae <memset+0xa>
 8007bac:	4770      	bx	lr
 8007bae:	f803 1b01 	strb.w	r1, [r3], #1
 8007bb2:	e7f9      	b.n	8007ba8 <memset+0x4>

08007bb4 <__errno>:
 8007bb4:	4b01      	ldr	r3, [pc, #4]	@ (8007bbc <__errno+0x8>)
 8007bb6:	6818      	ldr	r0, [r3, #0]
 8007bb8:	4770      	bx	lr
 8007bba:	bf00      	nop
 8007bbc:	20000020 	.word	0x20000020

08007bc0 <__libc_init_array>:
 8007bc0:	b570      	push	{r4, r5, r6, lr}
 8007bc2:	4d0d      	ldr	r5, [pc, #52]	@ (8007bf8 <__libc_init_array+0x38>)
 8007bc4:	4c0d      	ldr	r4, [pc, #52]	@ (8007bfc <__libc_init_array+0x3c>)
 8007bc6:	1b64      	subs	r4, r4, r5
 8007bc8:	10a4      	asrs	r4, r4, #2
 8007bca:	2600      	movs	r6, #0
 8007bcc:	42a6      	cmp	r6, r4
 8007bce:	d109      	bne.n	8007be4 <__libc_init_array+0x24>
 8007bd0:	4d0b      	ldr	r5, [pc, #44]	@ (8007c00 <__libc_init_array+0x40>)
 8007bd2:	4c0c      	ldr	r4, [pc, #48]	@ (8007c04 <__libc_init_array+0x44>)
 8007bd4:	f000 fc64 	bl	80084a0 <_init>
 8007bd8:	1b64      	subs	r4, r4, r5
 8007bda:	10a4      	asrs	r4, r4, #2
 8007bdc:	2600      	movs	r6, #0
 8007bde:	42a6      	cmp	r6, r4
 8007be0:	d105      	bne.n	8007bee <__libc_init_array+0x2e>
 8007be2:	bd70      	pop	{r4, r5, r6, pc}
 8007be4:	f855 3b04 	ldr.w	r3, [r5], #4
 8007be8:	4798      	blx	r3
 8007bea:	3601      	adds	r6, #1
 8007bec:	e7ee      	b.n	8007bcc <__libc_init_array+0xc>
 8007bee:	f855 3b04 	ldr.w	r3, [r5], #4
 8007bf2:	4798      	blx	r3
 8007bf4:	3601      	adds	r6, #1
 8007bf6:	e7f2      	b.n	8007bde <__libc_init_array+0x1e>
 8007bf8:	08008548 	.word	0x08008548
 8007bfc:	08008548 	.word	0x08008548
 8007c00:	08008548 	.word	0x08008548
 8007c04:	0800854c 	.word	0x0800854c

08007c08 <__retarget_lock_acquire_recursive>:
 8007c08:	4770      	bx	lr

08007c0a <__retarget_lock_release_recursive>:
 8007c0a:	4770      	bx	lr

08007c0c <_free_r>:
 8007c0c:	b538      	push	{r3, r4, r5, lr}
 8007c0e:	4605      	mov	r5, r0
 8007c10:	2900      	cmp	r1, #0
 8007c12:	d041      	beq.n	8007c98 <_free_r+0x8c>
 8007c14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c18:	1f0c      	subs	r4, r1, #4
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	bfb8      	it	lt
 8007c1e:	18e4      	addlt	r4, r4, r3
 8007c20:	f000 f8e0 	bl	8007de4 <__malloc_lock>
 8007c24:	4a1d      	ldr	r2, [pc, #116]	@ (8007c9c <_free_r+0x90>)
 8007c26:	6813      	ldr	r3, [r2, #0]
 8007c28:	b933      	cbnz	r3, 8007c38 <_free_r+0x2c>
 8007c2a:	6063      	str	r3, [r4, #4]
 8007c2c:	6014      	str	r4, [r2, #0]
 8007c2e:	4628      	mov	r0, r5
 8007c30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c34:	f000 b8dc 	b.w	8007df0 <__malloc_unlock>
 8007c38:	42a3      	cmp	r3, r4
 8007c3a:	d908      	bls.n	8007c4e <_free_r+0x42>
 8007c3c:	6820      	ldr	r0, [r4, #0]
 8007c3e:	1821      	adds	r1, r4, r0
 8007c40:	428b      	cmp	r3, r1
 8007c42:	bf01      	itttt	eq
 8007c44:	6819      	ldreq	r1, [r3, #0]
 8007c46:	685b      	ldreq	r3, [r3, #4]
 8007c48:	1809      	addeq	r1, r1, r0
 8007c4a:	6021      	streq	r1, [r4, #0]
 8007c4c:	e7ed      	b.n	8007c2a <_free_r+0x1e>
 8007c4e:	461a      	mov	r2, r3
 8007c50:	685b      	ldr	r3, [r3, #4]
 8007c52:	b10b      	cbz	r3, 8007c58 <_free_r+0x4c>
 8007c54:	42a3      	cmp	r3, r4
 8007c56:	d9fa      	bls.n	8007c4e <_free_r+0x42>
 8007c58:	6811      	ldr	r1, [r2, #0]
 8007c5a:	1850      	adds	r0, r2, r1
 8007c5c:	42a0      	cmp	r0, r4
 8007c5e:	d10b      	bne.n	8007c78 <_free_r+0x6c>
 8007c60:	6820      	ldr	r0, [r4, #0]
 8007c62:	4401      	add	r1, r0
 8007c64:	1850      	adds	r0, r2, r1
 8007c66:	4283      	cmp	r3, r0
 8007c68:	6011      	str	r1, [r2, #0]
 8007c6a:	d1e0      	bne.n	8007c2e <_free_r+0x22>
 8007c6c:	6818      	ldr	r0, [r3, #0]
 8007c6e:	685b      	ldr	r3, [r3, #4]
 8007c70:	6053      	str	r3, [r2, #4]
 8007c72:	4408      	add	r0, r1
 8007c74:	6010      	str	r0, [r2, #0]
 8007c76:	e7da      	b.n	8007c2e <_free_r+0x22>
 8007c78:	d902      	bls.n	8007c80 <_free_r+0x74>
 8007c7a:	230c      	movs	r3, #12
 8007c7c:	602b      	str	r3, [r5, #0]
 8007c7e:	e7d6      	b.n	8007c2e <_free_r+0x22>
 8007c80:	6820      	ldr	r0, [r4, #0]
 8007c82:	1821      	adds	r1, r4, r0
 8007c84:	428b      	cmp	r3, r1
 8007c86:	bf04      	itt	eq
 8007c88:	6819      	ldreq	r1, [r3, #0]
 8007c8a:	685b      	ldreq	r3, [r3, #4]
 8007c8c:	6063      	str	r3, [r4, #4]
 8007c8e:	bf04      	itt	eq
 8007c90:	1809      	addeq	r1, r1, r0
 8007c92:	6021      	streq	r1, [r4, #0]
 8007c94:	6054      	str	r4, [r2, #4]
 8007c96:	e7ca      	b.n	8007c2e <_free_r+0x22>
 8007c98:	bd38      	pop	{r3, r4, r5, pc}
 8007c9a:	bf00      	nop
 8007c9c:	20000490 	.word	0x20000490

08007ca0 <sbrk_aligned>:
 8007ca0:	b570      	push	{r4, r5, r6, lr}
 8007ca2:	4e0f      	ldr	r6, [pc, #60]	@ (8007ce0 <sbrk_aligned+0x40>)
 8007ca4:	460c      	mov	r4, r1
 8007ca6:	6831      	ldr	r1, [r6, #0]
 8007ca8:	4605      	mov	r5, r0
 8007caa:	b911      	cbnz	r1, 8007cb2 <sbrk_aligned+0x12>
 8007cac:	f000 fba4 	bl	80083f8 <_sbrk_r>
 8007cb0:	6030      	str	r0, [r6, #0]
 8007cb2:	4621      	mov	r1, r4
 8007cb4:	4628      	mov	r0, r5
 8007cb6:	f000 fb9f 	bl	80083f8 <_sbrk_r>
 8007cba:	1c43      	adds	r3, r0, #1
 8007cbc:	d103      	bne.n	8007cc6 <sbrk_aligned+0x26>
 8007cbe:	f04f 34ff 	mov.w	r4, #4294967295
 8007cc2:	4620      	mov	r0, r4
 8007cc4:	bd70      	pop	{r4, r5, r6, pc}
 8007cc6:	1cc4      	adds	r4, r0, #3
 8007cc8:	f024 0403 	bic.w	r4, r4, #3
 8007ccc:	42a0      	cmp	r0, r4
 8007cce:	d0f8      	beq.n	8007cc2 <sbrk_aligned+0x22>
 8007cd0:	1a21      	subs	r1, r4, r0
 8007cd2:	4628      	mov	r0, r5
 8007cd4:	f000 fb90 	bl	80083f8 <_sbrk_r>
 8007cd8:	3001      	adds	r0, #1
 8007cda:	d1f2      	bne.n	8007cc2 <sbrk_aligned+0x22>
 8007cdc:	e7ef      	b.n	8007cbe <sbrk_aligned+0x1e>
 8007cde:	bf00      	nop
 8007ce0:	2000048c 	.word	0x2000048c

08007ce4 <_malloc_r>:
 8007ce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ce8:	1ccd      	adds	r5, r1, #3
 8007cea:	f025 0503 	bic.w	r5, r5, #3
 8007cee:	3508      	adds	r5, #8
 8007cf0:	2d0c      	cmp	r5, #12
 8007cf2:	bf38      	it	cc
 8007cf4:	250c      	movcc	r5, #12
 8007cf6:	2d00      	cmp	r5, #0
 8007cf8:	4606      	mov	r6, r0
 8007cfa:	db01      	blt.n	8007d00 <_malloc_r+0x1c>
 8007cfc:	42a9      	cmp	r1, r5
 8007cfe:	d904      	bls.n	8007d0a <_malloc_r+0x26>
 8007d00:	230c      	movs	r3, #12
 8007d02:	6033      	str	r3, [r6, #0]
 8007d04:	2000      	movs	r0, #0
 8007d06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d0a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007de0 <_malloc_r+0xfc>
 8007d0e:	f000 f869 	bl	8007de4 <__malloc_lock>
 8007d12:	f8d8 3000 	ldr.w	r3, [r8]
 8007d16:	461c      	mov	r4, r3
 8007d18:	bb44      	cbnz	r4, 8007d6c <_malloc_r+0x88>
 8007d1a:	4629      	mov	r1, r5
 8007d1c:	4630      	mov	r0, r6
 8007d1e:	f7ff ffbf 	bl	8007ca0 <sbrk_aligned>
 8007d22:	1c43      	adds	r3, r0, #1
 8007d24:	4604      	mov	r4, r0
 8007d26:	d158      	bne.n	8007dda <_malloc_r+0xf6>
 8007d28:	f8d8 4000 	ldr.w	r4, [r8]
 8007d2c:	4627      	mov	r7, r4
 8007d2e:	2f00      	cmp	r7, #0
 8007d30:	d143      	bne.n	8007dba <_malloc_r+0xd6>
 8007d32:	2c00      	cmp	r4, #0
 8007d34:	d04b      	beq.n	8007dce <_malloc_r+0xea>
 8007d36:	6823      	ldr	r3, [r4, #0]
 8007d38:	4639      	mov	r1, r7
 8007d3a:	4630      	mov	r0, r6
 8007d3c:	eb04 0903 	add.w	r9, r4, r3
 8007d40:	f000 fb5a 	bl	80083f8 <_sbrk_r>
 8007d44:	4581      	cmp	r9, r0
 8007d46:	d142      	bne.n	8007dce <_malloc_r+0xea>
 8007d48:	6821      	ldr	r1, [r4, #0]
 8007d4a:	1a6d      	subs	r5, r5, r1
 8007d4c:	4629      	mov	r1, r5
 8007d4e:	4630      	mov	r0, r6
 8007d50:	f7ff ffa6 	bl	8007ca0 <sbrk_aligned>
 8007d54:	3001      	adds	r0, #1
 8007d56:	d03a      	beq.n	8007dce <_malloc_r+0xea>
 8007d58:	6823      	ldr	r3, [r4, #0]
 8007d5a:	442b      	add	r3, r5
 8007d5c:	6023      	str	r3, [r4, #0]
 8007d5e:	f8d8 3000 	ldr.w	r3, [r8]
 8007d62:	685a      	ldr	r2, [r3, #4]
 8007d64:	bb62      	cbnz	r2, 8007dc0 <_malloc_r+0xdc>
 8007d66:	f8c8 7000 	str.w	r7, [r8]
 8007d6a:	e00f      	b.n	8007d8c <_malloc_r+0xa8>
 8007d6c:	6822      	ldr	r2, [r4, #0]
 8007d6e:	1b52      	subs	r2, r2, r5
 8007d70:	d420      	bmi.n	8007db4 <_malloc_r+0xd0>
 8007d72:	2a0b      	cmp	r2, #11
 8007d74:	d917      	bls.n	8007da6 <_malloc_r+0xc2>
 8007d76:	1961      	adds	r1, r4, r5
 8007d78:	42a3      	cmp	r3, r4
 8007d7a:	6025      	str	r5, [r4, #0]
 8007d7c:	bf18      	it	ne
 8007d7e:	6059      	strne	r1, [r3, #4]
 8007d80:	6863      	ldr	r3, [r4, #4]
 8007d82:	bf08      	it	eq
 8007d84:	f8c8 1000 	streq.w	r1, [r8]
 8007d88:	5162      	str	r2, [r4, r5]
 8007d8a:	604b      	str	r3, [r1, #4]
 8007d8c:	4630      	mov	r0, r6
 8007d8e:	f000 f82f 	bl	8007df0 <__malloc_unlock>
 8007d92:	f104 000b 	add.w	r0, r4, #11
 8007d96:	1d23      	adds	r3, r4, #4
 8007d98:	f020 0007 	bic.w	r0, r0, #7
 8007d9c:	1ac2      	subs	r2, r0, r3
 8007d9e:	bf1c      	itt	ne
 8007da0:	1a1b      	subne	r3, r3, r0
 8007da2:	50a3      	strne	r3, [r4, r2]
 8007da4:	e7af      	b.n	8007d06 <_malloc_r+0x22>
 8007da6:	6862      	ldr	r2, [r4, #4]
 8007da8:	42a3      	cmp	r3, r4
 8007daa:	bf0c      	ite	eq
 8007dac:	f8c8 2000 	streq.w	r2, [r8]
 8007db0:	605a      	strne	r2, [r3, #4]
 8007db2:	e7eb      	b.n	8007d8c <_malloc_r+0xa8>
 8007db4:	4623      	mov	r3, r4
 8007db6:	6864      	ldr	r4, [r4, #4]
 8007db8:	e7ae      	b.n	8007d18 <_malloc_r+0x34>
 8007dba:	463c      	mov	r4, r7
 8007dbc:	687f      	ldr	r7, [r7, #4]
 8007dbe:	e7b6      	b.n	8007d2e <_malloc_r+0x4a>
 8007dc0:	461a      	mov	r2, r3
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	42a3      	cmp	r3, r4
 8007dc6:	d1fb      	bne.n	8007dc0 <_malloc_r+0xdc>
 8007dc8:	2300      	movs	r3, #0
 8007dca:	6053      	str	r3, [r2, #4]
 8007dcc:	e7de      	b.n	8007d8c <_malloc_r+0xa8>
 8007dce:	230c      	movs	r3, #12
 8007dd0:	6033      	str	r3, [r6, #0]
 8007dd2:	4630      	mov	r0, r6
 8007dd4:	f000 f80c 	bl	8007df0 <__malloc_unlock>
 8007dd8:	e794      	b.n	8007d04 <_malloc_r+0x20>
 8007dda:	6005      	str	r5, [r0, #0]
 8007ddc:	e7d6      	b.n	8007d8c <_malloc_r+0xa8>
 8007dde:	bf00      	nop
 8007de0:	20000490 	.word	0x20000490

08007de4 <__malloc_lock>:
 8007de4:	4801      	ldr	r0, [pc, #4]	@ (8007dec <__malloc_lock+0x8>)
 8007de6:	f7ff bf0f 	b.w	8007c08 <__retarget_lock_acquire_recursive>
 8007dea:	bf00      	nop
 8007dec:	20000488 	.word	0x20000488

08007df0 <__malloc_unlock>:
 8007df0:	4801      	ldr	r0, [pc, #4]	@ (8007df8 <__malloc_unlock+0x8>)
 8007df2:	f7ff bf0a 	b.w	8007c0a <__retarget_lock_release_recursive>
 8007df6:	bf00      	nop
 8007df8:	20000488 	.word	0x20000488

08007dfc <__ssputs_r>:
 8007dfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e00:	688e      	ldr	r6, [r1, #8]
 8007e02:	461f      	mov	r7, r3
 8007e04:	42be      	cmp	r6, r7
 8007e06:	680b      	ldr	r3, [r1, #0]
 8007e08:	4682      	mov	sl, r0
 8007e0a:	460c      	mov	r4, r1
 8007e0c:	4690      	mov	r8, r2
 8007e0e:	d82d      	bhi.n	8007e6c <__ssputs_r+0x70>
 8007e10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e14:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007e18:	d026      	beq.n	8007e68 <__ssputs_r+0x6c>
 8007e1a:	6965      	ldr	r5, [r4, #20]
 8007e1c:	6909      	ldr	r1, [r1, #16]
 8007e1e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e22:	eba3 0901 	sub.w	r9, r3, r1
 8007e26:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007e2a:	1c7b      	adds	r3, r7, #1
 8007e2c:	444b      	add	r3, r9
 8007e2e:	106d      	asrs	r5, r5, #1
 8007e30:	429d      	cmp	r5, r3
 8007e32:	bf38      	it	cc
 8007e34:	461d      	movcc	r5, r3
 8007e36:	0553      	lsls	r3, r2, #21
 8007e38:	d527      	bpl.n	8007e8a <__ssputs_r+0x8e>
 8007e3a:	4629      	mov	r1, r5
 8007e3c:	f7ff ff52 	bl	8007ce4 <_malloc_r>
 8007e40:	4606      	mov	r6, r0
 8007e42:	b360      	cbz	r0, 8007e9e <__ssputs_r+0xa2>
 8007e44:	6921      	ldr	r1, [r4, #16]
 8007e46:	464a      	mov	r2, r9
 8007e48:	f000 fae6 	bl	8008418 <memcpy>
 8007e4c:	89a3      	ldrh	r3, [r4, #12]
 8007e4e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007e52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e56:	81a3      	strh	r3, [r4, #12]
 8007e58:	6126      	str	r6, [r4, #16]
 8007e5a:	6165      	str	r5, [r4, #20]
 8007e5c:	444e      	add	r6, r9
 8007e5e:	eba5 0509 	sub.w	r5, r5, r9
 8007e62:	6026      	str	r6, [r4, #0]
 8007e64:	60a5      	str	r5, [r4, #8]
 8007e66:	463e      	mov	r6, r7
 8007e68:	42be      	cmp	r6, r7
 8007e6a:	d900      	bls.n	8007e6e <__ssputs_r+0x72>
 8007e6c:	463e      	mov	r6, r7
 8007e6e:	6820      	ldr	r0, [r4, #0]
 8007e70:	4632      	mov	r2, r6
 8007e72:	4641      	mov	r1, r8
 8007e74:	f000 faa6 	bl	80083c4 <memmove>
 8007e78:	68a3      	ldr	r3, [r4, #8]
 8007e7a:	1b9b      	subs	r3, r3, r6
 8007e7c:	60a3      	str	r3, [r4, #8]
 8007e7e:	6823      	ldr	r3, [r4, #0]
 8007e80:	4433      	add	r3, r6
 8007e82:	6023      	str	r3, [r4, #0]
 8007e84:	2000      	movs	r0, #0
 8007e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e8a:	462a      	mov	r2, r5
 8007e8c:	f000 fad2 	bl	8008434 <_realloc_r>
 8007e90:	4606      	mov	r6, r0
 8007e92:	2800      	cmp	r0, #0
 8007e94:	d1e0      	bne.n	8007e58 <__ssputs_r+0x5c>
 8007e96:	6921      	ldr	r1, [r4, #16]
 8007e98:	4650      	mov	r0, sl
 8007e9a:	f7ff feb7 	bl	8007c0c <_free_r>
 8007e9e:	230c      	movs	r3, #12
 8007ea0:	f8ca 3000 	str.w	r3, [sl]
 8007ea4:	89a3      	ldrh	r3, [r4, #12]
 8007ea6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007eaa:	81a3      	strh	r3, [r4, #12]
 8007eac:	f04f 30ff 	mov.w	r0, #4294967295
 8007eb0:	e7e9      	b.n	8007e86 <__ssputs_r+0x8a>
	...

08007eb4 <_svfiprintf_r>:
 8007eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eb8:	4698      	mov	r8, r3
 8007eba:	898b      	ldrh	r3, [r1, #12]
 8007ebc:	061b      	lsls	r3, r3, #24
 8007ebe:	b09d      	sub	sp, #116	@ 0x74
 8007ec0:	4607      	mov	r7, r0
 8007ec2:	460d      	mov	r5, r1
 8007ec4:	4614      	mov	r4, r2
 8007ec6:	d510      	bpl.n	8007eea <_svfiprintf_r+0x36>
 8007ec8:	690b      	ldr	r3, [r1, #16]
 8007eca:	b973      	cbnz	r3, 8007eea <_svfiprintf_r+0x36>
 8007ecc:	2140      	movs	r1, #64	@ 0x40
 8007ece:	f7ff ff09 	bl	8007ce4 <_malloc_r>
 8007ed2:	6028      	str	r0, [r5, #0]
 8007ed4:	6128      	str	r0, [r5, #16]
 8007ed6:	b930      	cbnz	r0, 8007ee6 <_svfiprintf_r+0x32>
 8007ed8:	230c      	movs	r3, #12
 8007eda:	603b      	str	r3, [r7, #0]
 8007edc:	f04f 30ff 	mov.w	r0, #4294967295
 8007ee0:	b01d      	add	sp, #116	@ 0x74
 8007ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ee6:	2340      	movs	r3, #64	@ 0x40
 8007ee8:	616b      	str	r3, [r5, #20]
 8007eea:	2300      	movs	r3, #0
 8007eec:	9309      	str	r3, [sp, #36]	@ 0x24
 8007eee:	2320      	movs	r3, #32
 8007ef0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007ef4:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ef8:	2330      	movs	r3, #48	@ 0x30
 8007efa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008098 <_svfiprintf_r+0x1e4>
 8007efe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007f02:	f04f 0901 	mov.w	r9, #1
 8007f06:	4623      	mov	r3, r4
 8007f08:	469a      	mov	sl, r3
 8007f0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f0e:	b10a      	cbz	r2, 8007f14 <_svfiprintf_r+0x60>
 8007f10:	2a25      	cmp	r2, #37	@ 0x25
 8007f12:	d1f9      	bne.n	8007f08 <_svfiprintf_r+0x54>
 8007f14:	ebba 0b04 	subs.w	fp, sl, r4
 8007f18:	d00b      	beq.n	8007f32 <_svfiprintf_r+0x7e>
 8007f1a:	465b      	mov	r3, fp
 8007f1c:	4622      	mov	r2, r4
 8007f1e:	4629      	mov	r1, r5
 8007f20:	4638      	mov	r0, r7
 8007f22:	f7ff ff6b 	bl	8007dfc <__ssputs_r>
 8007f26:	3001      	adds	r0, #1
 8007f28:	f000 80a7 	beq.w	800807a <_svfiprintf_r+0x1c6>
 8007f2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f2e:	445a      	add	r2, fp
 8007f30:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f32:	f89a 3000 	ldrb.w	r3, [sl]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	f000 809f 	beq.w	800807a <_svfiprintf_r+0x1c6>
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	f04f 32ff 	mov.w	r2, #4294967295
 8007f42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f46:	f10a 0a01 	add.w	sl, sl, #1
 8007f4a:	9304      	str	r3, [sp, #16]
 8007f4c:	9307      	str	r3, [sp, #28]
 8007f4e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f52:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f54:	4654      	mov	r4, sl
 8007f56:	2205      	movs	r2, #5
 8007f58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f5c:	484e      	ldr	r0, [pc, #312]	@ (8008098 <_svfiprintf_r+0x1e4>)
 8007f5e:	f7f8 f967 	bl	8000230 <memchr>
 8007f62:	9a04      	ldr	r2, [sp, #16]
 8007f64:	b9d8      	cbnz	r0, 8007f9e <_svfiprintf_r+0xea>
 8007f66:	06d0      	lsls	r0, r2, #27
 8007f68:	bf44      	itt	mi
 8007f6a:	2320      	movmi	r3, #32
 8007f6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f70:	0711      	lsls	r1, r2, #28
 8007f72:	bf44      	itt	mi
 8007f74:	232b      	movmi	r3, #43	@ 0x2b
 8007f76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f7a:	f89a 3000 	ldrb.w	r3, [sl]
 8007f7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f80:	d015      	beq.n	8007fae <_svfiprintf_r+0xfa>
 8007f82:	9a07      	ldr	r2, [sp, #28]
 8007f84:	4654      	mov	r4, sl
 8007f86:	2000      	movs	r0, #0
 8007f88:	f04f 0c0a 	mov.w	ip, #10
 8007f8c:	4621      	mov	r1, r4
 8007f8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f92:	3b30      	subs	r3, #48	@ 0x30
 8007f94:	2b09      	cmp	r3, #9
 8007f96:	d94b      	bls.n	8008030 <_svfiprintf_r+0x17c>
 8007f98:	b1b0      	cbz	r0, 8007fc8 <_svfiprintf_r+0x114>
 8007f9a:	9207      	str	r2, [sp, #28]
 8007f9c:	e014      	b.n	8007fc8 <_svfiprintf_r+0x114>
 8007f9e:	eba0 0308 	sub.w	r3, r0, r8
 8007fa2:	fa09 f303 	lsl.w	r3, r9, r3
 8007fa6:	4313      	orrs	r3, r2
 8007fa8:	9304      	str	r3, [sp, #16]
 8007faa:	46a2      	mov	sl, r4
 8007fac:	e7d2      	b.n	8007f54 <_svfiprintf_r+0xa0>
 8007fae:	9b03      	ldr	r3, [sp, #12]
 8007fb0:	1d19      	adds	r1, r3, #4
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	9103      	str	r1, [sp, #12]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	bfbb      	ittet	lt
 8007fba:	425b      	neglt	r3, r3
 8007fbc:	f042 0202 	orrlt.w	r2, r2, #2
 8007fc0:	9307      	strge	r3, [sp, #28]
 8007fc2:	9307      	strlt	r3, [sp, #28]
 8007fc4:	bfb8      	it	lt
 8007fc6:	9204      	strlt	r2, [sp, #16]
 8007fc8:	7823      	ldrb	r3, [r4, #0]
 8007fca:	2b2e      	cmp	r3, #46	@ 0x2e
 8007fcc:	d10a      	bne.n	8007fe4 <_svfiprintf_r+0x130>
 8007fce:	7863      	ldrb	r3, [r4, #1]
 8007fd0:	2b2a      	cmp	r3, #42	@ 0x2a
 8007fd2:	d132      	bne.n	800803a <_svfiprintf_r+0x186>
 8007fd4:	9b03      	ldr	r3, [sp, #12]
 8007fd6:	1d1a      	adds	r2, r3, #4
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	9203      	str	r2, [sp, #12]
 8007fdc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007fe0:	3402      	adds	r4, #2
 8007fe2:	9305      	str	r3, [sp, #20]
 8007fe4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80080a8 <_svfiprintf_r+0x1f4>
 8007fe8:	7821      	ldrb	r1, [r4, #0]
 8007fea:	2203      	movs	r2, #3
 8007fec:	4650      	mov	r0, sl
 8007fee:	f7f8 f91f 	bl	8000230 <memchr>
 8007ff2:	b138      	cbz	r0, 8008004 <_svfiprintf_r+0x150>
 8007ff4:	9b04      	ldr	r3, [sp, #16]
 8007ff6:	eba0 000a 	sub.w	r0, r0, sl
 8007ffa:	2240      	movs	r2, #64	@ 0x40
 8007ffc:	4082      	lsls	r2, r0
 8007ffe:	4313      	orrs	r3, r2
 8008000:	3401      	adds	r4, #1
 8008002:	9304      	str	r3, [sp, #16]
 8008004:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008008:	4824      	ldr	r0, [pc, #144]	@ (800809c <_svfiprintf_r+0x1e8>)
 800800a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800800e:	2206      	movs	r2, #6
 8008010:	f7f8 f90e 	bl	8000230 <memchr>
 8008014:	2800      	cmp	r0, #0
 8008016:	d036      	beq.n	8008086 <_svfiprintf_r+0x1d2>
 8008018:	4b21      	ldr	r3, [pc, #132]	@ (80080a0 <_svfiprintf_r+0x1ec>)
 800801a:	bb1b      	cbnz	r3, 8008064 <_svfiprintf_r+0x1b0>
 800801c:	9b03      	ldr	r3, [sp, #12]
 800801e:	3307      	adds	r3, #7
 8008020:	f023 0307 	bic.w	r3, r3, #7
 8008024:	3308      	adds	r3, #8
 8008026:	9303      	str	r3, [sp, #12]
 8008028:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800802a:	4433      	add	r3, r6
 800802c:	9309      	str	r3, [sp, #36]	@ 0x24
 800802e:	e76a      	b.n	8007f06 <_svfiprintf_r+0x52>
 8008030:	fb0c 3202 	mla	r2, ip, r2, r3
 8008034:	460c      	mov	r4, r1
 8008036:	2001      	movs	r0, #1
 8008038:	e7a8      	b.n	8007f8c <_svfiprintf_r+0xd8>
 800803a:	2300      	movs	r3, #0
 800803c:	3401      	adds	r4, #1
 800803e:	9305      	str	r3, [sp, #20]
 8008040:	4619      	mov	r1, r3
 8008042:	f04f 0c0a 	mov.w	ip, #10
 8008046:	4620      	mov	r0, r4
 8008048:	f810 2b01 	ldrb.w	r2, [r0], #1
 800804c:	3a30      	subs	r2, #48	@ 0x30
 800804e:	2a09      	cmp	r2, #9
 8008050:	d903      	bls.n	800805a <_svfiprintf_r+0x1a6>
 8008052:	2b00      	cmp	r3, #0
 8008054:	d0c6      	beq.n	8007fe4 <_svfiprintf_r+0x130>
 8008056:	9105      	str	r1, [sp, #20]
 8008058:	e7c4      	b.n	8007fe4 <_svfiprintf_r+0x130>
 800805a:	fb0c 2101 	mla	r1, ip, r1, r2
 800805e:	4604      	mov	r4, r0
 8008060:	2301      	movs	r3, #1
 8008062:	e7f0      	b.n	8008046 <_svfiprintf_r+0x192>
 8008064:	ab03      	add	r3, sp, #12
 8008066:	9300      	str	r3, [sp, #0]
 8008068:	462a      	mov	r2, r5
 800806a:	4b0e      	ldr	r3, [pc, #56]	@ (80080a4 <_svfiprintf_r+0x1f0>)
 800806c:	a904      	add	r1, sp, #16
 800806e:	4638      	mov	r0, r7
 8008070:	f3af 8000 	nop.w
 8008074:	1c42      	adds	r2, r0, #1
 8008076:	4606      	mov	r6, r0
 8008078:	d1d6      	bne.n	8008028 <_svfiprintf_r+0x174>
 800807a:	89ab      	ldrh	r3, [r5, #12]
 800807c:	065b      	lsls	r3, r3, #25
 800807e:	f53f af2d 	bmi.w	8007edc <_svfiprintf_r+0x28>
 8008082:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008084:	e72c      	b.n	8007ee0 <_svfiprintf_r+0x2c>
 8008086:	ab03      	add	r3, sp, #12
 8008088:	9300      	str	r3, [sp, #0]
 800808a:	462a      	mov	r2, r5
 800808c:	4b05      	ldr	r3, [pc, #20]	@ (80080a4 <_svfiprintf_r+0x1f0>)
 800808e:	a904      	add	r1, sp, #16
 8008090:	4638      	mov	r0, r7
 8008092:	f000 f879 	bl	8008188 <_printf_i>
 8008096:	e7ed      	b.n	8008074 <_svfiprintf_r+0x1c0>
 8008098:	0800850c 	.word	0x0800850c
 800809c:	08008516 	.word	0x08008516
 80080a0:	00000000 	.word	0x00000000
 80080a4:	08007dfd 	.word	0x08007dfd
 80080a8:	08008512 	.word	0x08008512

080080ac <_printf_common>:
 80080ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080b0:	4616      	mov	r6, r2
 80080b2:	4698      	mov	r8, r3
 80080b4:	688a      	ldr	r2, [r1, #8]
 80080b6:	690b      	ldr	r3, [r1, #16]
 80080b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80080bc:	4293      	cmp	r3, r2
 80080be:	bfb8      	it	lt
 80080c0:	4613      	movlt	r3, r2
 80080c2:	6033      	str	r3, [r6, #0]
 80080c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80080c8:	4607      	mov	r7, r0
 80080ca:	460c      	mov	r4, r1
 80080cc:	b10a      	cbz	r2, 80080d2 <_printf_common+0x26>
 80080ce:	3301      	adds	r3, #1
 80080d0:	6033      	str	r3, [r6, #0]
 80080d2:	6823      	ldr	r3, [r4, #0]
 80080d4:	0699      	lsls	r1, r3, #26
 80080d6:	bf42      	ittt	mi
 80080d8:	6833      	ldrmi	r3, [r6, #0]
 80080da:	3302      	addmi	r3, #2
 80080dc:	6033      	strmi	r3, [r6, #0]
 80080de:	6825      	ldr	r5, [r4, #0]
 80080e0:	f015 0506 	ands.w	r5, r5, #6
 80080e4:	d106      	bne.n	80080f4 <_printf_common+0x48>
 80080e6:	f104 0a19 	add.w	sl, r4, #25
 80080ea:	68e3      	ldr	r3, [r4, #12]
 80080ec:	6832      	ldr	r2, [r6, #0]
 80080ee:	1a9b      	subs	r3, r3, r2
 80080f0:	42ab      	cmp	r3, r5
 80080f2:	dc26      	bgt.n	8008142 <_printf_common+0x96>
 80080f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80080f8:	6822      	ldr	r2, [r4, #0]
 80080fa:	3b00      	subs	r3, #0
 80080fc:	bf18      	it	ne
 80080fe:	2301      	movne	r3, #1
 8008100:	0692      	lsls	r2, r2, #26
 8008102:	d42b      	bmi.n	800815c <_printf_common+0xb0>
 8008104:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008108:	4641      	mov	r1, r8
 800810a:	4638      	mov	r0, r7
 800810c:	47c8      	blx	r9
 800810e:	3001      	adds	r0, #1
 8008110:	d01e      	beq.n	8008150 <_printf_common+0xa4>
 8008112:	6823      	ldr	r3, [r4, #0]
 8008114:	6922      	ldr	r2, [r4, #16]
 8008116:	f003 0306 	and.w	r3, r3, #6
 800811a:	2b04      	cmp	r3, #4
 800811c:	bf02      	ittt	eq
 800811e:	68e5      	ldreq	r5, [r4, #12]
 8008120:	6833      	ldreq	r3, [r6, #0]
 8008122:	1aed      	subeq	r5, r5, r3
 8008124:	68a3      	ldr	r3, [r4, #8]
 8008126:	bf0c      	ite	eq
 8008128:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800812c:	2500      	movne	r5, #0
 800812e:	4293      	cmp	r3, r2
 8008130:	bfc4      	itt	gt
 8008132:	1a9b      	subgt	r3, r3, r2
 8008134:	18ed      	addgt	r5, r5, r3
 8008136:	2600      	movs	r6, #0
 8008138:	341a      	adds	r4, #26
 800813a:	42b5      	cmp	r5, r6
 800813c:	d11a      	bne.n	8008174 <_printf_common+0xc8>
 800813e:	2000      	movs	r0, #0
 8008140:	e008      	b.n	8008154 <_printf_common+0xa8>
 8008142:	2301      	movs	r3, #1
 8008144:	4652      	mov	r2, sl
 8008146:	4641      	mov	r1, r8
 8008148:	4638      	mov	r0, r7
 800814a:	47c8      	blx	r9
 800814c:	3001      	adds	r0, #1
 800814e:	d103      	bne.n	8008158 <_printf_common+0xac>
 8008150:	f04f 30ff 	mov.w	r0, #4294967295
 8008154:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008158:	3501      	adds	r5, #1
 800815a:	e7c6      	b.n	80080ea <_printf_common+0x3e>
 800815c:	18e1      	adds	r1, r4, r3
 800815e:	1c5a      	adds	r2, r3, #1
 8008160:	2030      	movs	r0, #48	@ 0x30
 8008162:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008166:	4422      	add	r2, r4
 8008168:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800816c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008170:	3302      	adds	r3, #2
 8008172:	e7c7      	b.n	8008104 <_printf_common+0x58>
 8008174:	2301      	movs	r3, #1
 8008176:	4622      	mov	r2, r4
 8008178:	4641      	mov	r1, r8
 800817a:	4638      	mov	r0, r7
 800817c:	47c8      	blx	r9
 800817e:	3001      	adds	r0, #1
 8008180:	d0e6      	beq.n	8008150 <_printf_common+0xa4>
 8008182:	3601      	adds	r6, #1
 8008184:	e7d9      	b.n	800813a <_printf_common+0x8e>
	...

08008188 <_printf_i>:
 8008188:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800818c:	7e0f      	ldrb	r7, [r1, #24]
 800818e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008190:	2f78      	cmp	r7, #120	@ 0x78
 8008192:	4691      	mov	r9, r2
 8008194:	4680      	mov	r8, r0
 8008196:	460c      	mov	r4, r1
 8008198:	469a      	mov	sl, r3
 800819a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800819e:	d807      	bhi.n	80081b0 <_printf_i+0x28>
 80081a0:	2f62      	cmp	r7, #98	@ 0x62
 80081a2:	d80a      	bhi.n	80081ba <_printf_i+0x32>
 80081a4:	2f00      	cmp	r7, #0
 80081a6:	f000 80d1 	beq.w	800834c <_printf_i+0x1c4>
 80081aa:	2f58      	cmp	r7, #88	@ 0x58
 80081ac:	f000 80b8 	beq.w	8008320 <_printf_i+0x198>
 80081b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80081b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80081b8:	e03a      	b.n	8008230 <_printf_i+0xa8>
 80081ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80081be:	2b15      	cmp	r3, #21
 80081c0:	d8f6      	bhi.n	80081b0 <_printf_i+0x28>
 80081c2:	a101      	add	r1, pc, #4	@ (adr r1, 80081c8 <_printf_i+0x40>)
 80081c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80081c8:	08008221 	.word	0x08008221
 80081cc:	08008235 	.word	0x08008235
 80081d0:	080081b1 	.word	0x080081b1
 80081d4:	080081b1 	.word	0x080081b1
 80081d8:	080081b1 	.word	0x080081b1
 80081dc:	080081b1 	.word	0x080081b1
 80081e0:	08008235 	.word	0x08008235
 80081e4:	080081b1 	.word	0x080081b1
 80081e8:	080081b1 	.word	0x080081b1
 80081ec:	080081b1 	.word	0x080081b1
 80081f0:	080081b1 	.word	0x080081b1
 80081f4:	08008333 	.word	0x08008333
 80081f8:	0800825f 	.word	0x0800825f
 80081fc:	080082ed 	.word	0x080082ed
 8008200:	080081b1 	.word	0x080081b1
 8008204:	080081b1 	.word	0x080081b1
 8008208:	08008355 	.word	0x08008355
 800820c:	080081b1 	.word	0x080081b1
 8008210:	0800825f 	.word	0x0800825f
 8008214:	080081b1 	.word	0x080081b1
 8008218:	080081b1 	.word	0x080081b1
 800821c:	080082f5 	.word	0x080082f5
 8008220:	6833      	ldr	r3, [r6, #0]
 8008222:	1d1a      	adds	r2, r3, #4
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	6032      	str	r2, [r6, #0]
 8008228:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800822c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008230:	2301      	movs	r3, #1
 8008232:	e09c      	b.n	800836e <_printf_i+0x1e6>
 8008234:	6833      	ldr	r3, [r6, #0]
 8008236:	6820      	ldr	r0, [r4, #0]
 8008238:	1d19      	adds	r1, r3, #4
 800823a:	6031      	str	r1, [r6, #0]
 800823c:	0606      	lsls	r6, r0, #24
 800823e:	d501      	bpl.n	8008244 <_printf_i+0xbc>
 8008240:	681d      	ldr	r5, [r3, #0]
 8008242:	e003      	b.n	800824c <_printf_i+0xc4>
 8008244:	0645      	lsls	r5, r0, #25
 8008246:	d5fb      	bpl.n	8008240 <_printf_i+0xb8>
 8008248:	f9b3 5000 	ldrsh.w	r5, [r3]
 800824c:	2d00      	cmp	r5, #0
 800824e:	da03      	bge.n	8008258 <_printf_i+0xd0>
 8008250:	232d      	movs	r3, #45	@ 0x2d
 8008252:	426d      	negs	r5, r5
 8008254:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008258:	4858      	ldr	r0, [pc, #352]	@ (80083bc <_printf_i+0x234>)
 800825a:	230a      	movs	r3, #10
 800825c:	e011      	b.n	8008282 <_printf_i+0xfa>
 800825e:	6821      	ldr	r1, [r4, #0]
 8008260:	6833      	ldr	r3, [r6, #0]
 8008262:	0608      	lsls	r0, r1, #24
 8008264:	f853 5b04 	ldr.w	r5, [r3], #4
 8008268:	d402      	bmi.n	8008270 <_printf_i+0xe8>
 800826a:	0649      	lsls	r1, r1, #25
 800826c:	bf48      	it	mi
 800826e:	b2ad      	uxthmi	r5, r5
 8008270:	2f6f      	cmp	r7, #111	@ 0x6f
 8008272:	4852      	ldr	r0, [pc, #328]	@ (80083bc <_printf_i+0x234>)
 8008274:	6033      	str	r3, [r6, #0]
 8008276:	bf14      	ite	ne
 8008278:	230a      	movne	r3, #10
 800827a:	2308      	moveq	r3, #8
 800827c:	2100      	movs	r1, #0
 800827e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008282:	6866      	ldr	r6, [r4, #4]
 8008284:	60a6      	str	r6, [r4, #8]
 8008286:	2e00      	cmp	r6, #0
 8008288:	db05      	blt.n	8008296 <_printf_i+0x10e>
 800828a:	6821      	ldr	r1, [r4, #0]
 800828c:	432e      	orrs	r6, r5
 800828e:	f021 0104 	bic.w	r1, r1, #4
 8008292:	6021      	str	r1, [r4, #0]
 8008294:	d04b      	beq.n	800832e <_printf_i+0x1a6>
 8008296:	4616      	mov	r6, r2
 8008298:	fbb5 f1f3 	udiv	r1, r5, r3
 800829c:	fb03 5711 	mls	r7, r3, r1, r5
 80082a0:	5dc7      	ldrb	r7, [r0, r7]
 80082a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80082a6:	462f      	mov	r7, r5
 80082a8:	42bb      	cmp	r3, r7
 80082aa:	460d      	mov	r5, r1
 80082ac:	d9f4      	bls.n	8008298 <_printf_i+0x110>
 80082ae:	2b08      	cmp	r3, #8
 80082b0:	d10b      	bne.n	80082ca <_printf_i+0x142>
 80082b2:	6823      	ldr	r3, [r4, #0]
 80082b4:	07df      	lsls	r7, r3, #31
 80082b6:	d508      	bpl.n	80082ca <_printf_i+0x142>
 80082b8:	6923      	ldr	r3, [r4, #16]
 80082ba:	6861      	ldr	r1, [r4, #4]
 80082bc:	4299      	cmp	r1, r3
 80082be:	bfde      	ittt	le
 80082c0:	2330      	movle	r3, #48	@ 0x30
 80082c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80082c6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80082ca:	1b92      	subs	r2, r2, r6
 80082cc:	6122      	str	r2, [r4, #16]
 80082ce:	f8cd a000 	str.w	sl, [sp]
 80082d2:	464b      	mov	r3, r9
 80082d4:	aa03      	add	r2, sp, #12
 80082d6:	4621      	mov	r1, r4
 80082d8:	4640      	mov	r0, r8
 80082da:	f7ff fee7 	bl	80080ac <_printf_common>
 80082de:	3001      	adds	r0, #1
 80082e0:	d14a      	bne.n	8008378 <_printf_i+0x1f0>
 80082e2:	f04f 30ff 	mov.w	r0, #4294967295
 80082e6:	b004      	add	sp, #16
 80082e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082ec:	6823      	ldr	r3, [r4, #0]
 80082ee:	f043 0320 	orr.w	r3, r3, #32
 80082f2:	6023      	str	r3, [r4, #0]
 80082f4:	4832      	ldr	r0, [pc, #200]	@ (80083c0 <_printf_i+0x238>)
 80082f6:	2778      	movs	r7, #120	@ 0x78
 80082f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80082fc:	6823      	ldr	r3, [r4, #0]
 80082fe:	6831      	ldr	r1, [r6, #0]
 8008300:	061f      	lsls	r7, r3, #24
 8008302:	f851 5b04 	ldr.w	r5, [r1], #4
 8008306:	d402      	bmi.n	800830e <_printf_i+0x186>
 8008308:	065f      	lsls	r7, r3, #25
 800830a:	bf48      	it	mi
 800830c:	b2ad      	uxthmi	r5, r5
 800830e:	6031      	str	r1, [r6, #0]
 8008310:	07d9      	lsls	r1, r3, #31
 8008312:	bf44      	itt	mi
 8008314:	f043 0320 	orrmi.w	r3, r3, #32
 8008318:	6023      	strmi	r3, [r4, #0]
 800831a:	b11d      	cbz	r5, 8008324 <_printf_i+0x19c>
 800831c:	2310      	movs	r3, #16
 800831e:	e7ad      	b.n	800827c <_printf_i+0xf4>
 8008320:	4826      	ldr	r0, [pc, #152]	@ (80083bc <_printf_i+0x234>)
 8008322:	e7e9      	b.n	80082f8 <_printf_i+0x170>
 8008324:	6823      	ldr	r3, [r4, #0]
 8008326:	f023 0320 	bic.w	r3, r3, #32
 800832a:	6023      	str	r3, [r4, #0]
 800832c:	e7f6      	b.n	800831c <_printf_i+0x194>
 800832e:	4616      	mov	r6, r2
 8008330:	e7bd      	b.n	80082ae <_printf_i+0x126>
 8008332:	6833      	ldr	r3, [r6, #0]
 8008334:	6825      	ldr	r5, [r4, #0]
 8008336:	6961      	ldr	r1, [r4, #20]
 8008338:	1d18      	adds	r0, r3, #4
 800833a:	6030      	str	r0, [r6, #0]
 800833c:	062e      	lsls	r6, r5, #24
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	d501      	bpl.n	8008346 <_printf_i+0x1be>
 8008342:	6019      	str	r1, [r3, #0]
 8008344:	e002      	b.n	800834c <_printf_i+0x1c4>
 8008346:	0668      	lsls	r0, r5, #25
 8008348:	d5fb      	bpl.n	8008342 <_printf_i+0x1ba>
 800834a:	8019      	strh	r1, [r3, #0]
 800834c:	2300      	movs	r3, #0
 800834e:	6123      	str	r3, [r4, #16]
 8008350:	4616      	mov	r6, r2
 8008352:	e7bc      	b.n	80082ce <_printf_i+0x146>
 8008354:	6833      	ldr	r3, [r6, #0]
 8008356:	1d1a      	adds	r2, r3, #4
 8008358:	6032      	str	r2, [r6, #0]
 800835a:	681e      	ldr	r6, [r3, #0]
 800835c:	6862      	ldr	r2, [r4, #4]
 800835e:	2100      	movs	r1, #0
 8008360:	4630      	mov	r0, r6
 8008362:	f7f7 ff65 	bl	8000230 <memchr>
 8008366:	b108      	cbz	r0, 800836c <_printf_i+0x1e4>
 8008368:	1b80      	subs	r0, r0, r6
 800836a:	6060      	str	r0, [r4, #4]
 800836c:	6863      	ldr	r3, [r4, #4]
 800836e:	6123      	str	r3, [r4, #16]
 8008370:	2300      	movs	r3, #0
 8008372:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008376:	e7aa      	b.n	80082ce <_printf_i+0x146>
 8008378:	6923      	ldr	r3, [r4, #16]
 800837a:	4632      	mov	r2, r6
 800837c:	4649      	mov	r1, r9
 800837e:	4640      	mov	r0, r8
 8008380:	47d0      	blx	sl
 8008382:	3001      	adds	r0, #1
 8008384:	d0ad      	beq.n	80082e2 <_printf_i+0x15a>
 8008386:	6823      	ldr	r3, [r4, #0]
 8008388:	079b      	lsls	r3, r3, #30
 800838a:	d413      	bmi.n	80083b4 <_printf_i+0x22c>
 800838c:	68e0      	ldr	r0, [r4, #12]
 800838e:	9b03      	ldr	r3, [sp, #12]
 8008390:	4298      	cmp	r0, r3
 8008392:	bfb8      	it	lt
 8008394:	4618      	movlt	r0, r3
 8008396:	e7a6      	b.n	80082e6 <_printf_i+0x15e>
 8008398:	2301      	movs	r3, #1
 800839a:	4632      	mov	r2, r6
 800839c:	4649      	mov	r1, r9
 800839e:	4640      	mov	r0, r8
 80083a0:	47d0      	blx	sl
 80083a2:	3001      	adds	r0, #1
 80083a4:	d09d      	beq.n	80082e2 <_printf_i+0x15a>
 80083a6:	3501      	adds	r5, #1
 80083a8:	68e3      	ldr	r3, [r4, #12]
 80083aa:	9903      	ldr	r1, [sp, #12]
 80083ac:	1a5b      	subs	r3, r3, r1
 80083ae:	42ab      	cmp	r3, r5
 80083b0:	dcf2      	bgt.n	8008398 <_printf_i+0x210>
 80083b2:	e7eb      	b.n	800838c <_printf_i+0x204>
 80083b4:	2500      	movs	r5, #0
 80083b6:	f104 0619 	add.w	r6, r4, #25
 80083ba:	e7f5      	b.n	80083a8 <_printf_i+0x220>
 80083bc:	0800851d 	.word	0x0800851d
 80083c0:	0800852e 	.word	0x0800852e

080083c4 <memmove>:
 80083c4:	4288      	cmp	r0, r1
 80083c6:	b510      	push	{r4, lr}
 80083c8:	eb01 0402 	add.w	r4, r1, r2
 80083cc:	d902      	bls.n	80083d4 <memmove+0x10>
 80083ce:	4284      	cmp	r4, r0
 80083d0:	4623      	mov	r3, r4
 80083d2:	d807      	bhi.n	80083e4 <memmove+0x20>
 80083d4:	1e43      	subs	r3, r0, #1
 80083d6:	42a1      	cmp	r1, r4
 80083d8:	d008      	beq.n	80083ec <memmove+0x28>
 80083da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80083de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80083e2:	e7f8      	b.n	80083d6 <memmove+0x12>
 80083e4:	4402      	add	r2, r0
 80083e6:	4601      	mov	r1, r0
 80083e8:	428a      	cmp	r2, r1
 80083ea:	d100      	bne.n	80083ee <memmove+0x2a>
 80083ec:	bd10      	pop	{r4, pc}
 80083ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80083f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80083f6:	e7f7      	b.n	80083e8 <memmove+0x24>

080083f8 <_sbrk_r>:
 80083f8:	b538      	push	{r3, r4, r5, lr}
 80083fa:	4d06      	ldr	r5, [pc, #24]	@ (8008414 <_sbrk_r+0x1c>)
 80083fc:	2300      	movs	r3, #0
 80083fe:	4604      	mov	r4, r0
 8008400:	4608      	mov	r0, r1
 8008402:	602b      	str	r3, [r5, #0]
 8008404:	f7f9 fcc4 	bl	8001d90 <_sbrk>
 8008408:	1c43      	adds	r3, r0, #1
 800840a:	d102      	bne.n	8008412 <_sbrk_r+0x1a>
 800840c:	682b      	ldr	r3, [r5, #0]
 800840e:	b103      	cbz	r3, 8008412 <_sbrk_r+0x1a>
 8008410:	6023      	str	r3, [r4, #0]
 8008412:	bd38      	pop	{r3, r4, r5, pc}
 8008414:	20000484 	.word	0x20000484

08008418 <memcpy>:
 8008418:	440a      	add	r2, r1
 800841a:	4291      	cmp	r1, r2
 800841c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008420:	d100      	bne.n	8008424 <memcpy+0xc>
 8008422:	4770      	bx	lr
 8008424:	b510      	push	{r4, lr}
 8008426:	f811 4b01 	ldrb.w	r4, [r1], #1
 800842a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800842e:	4291      	cmp	r1, r2
 8008430:	d1f9      	bne.n	8008426 <memcpy+0xe>
 8008432:	bd10      	pop	{r4, pc}

08008434 <_realloc_r>:
 8008434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008438:	4607      	mov	r7, r0
 800843a:	4614      	mov	r4, r2
 800843c:	460d      	mov	r5, r1
 800843e:	b921      	cbnz	r1, 800844a <_realloc_r+0x16>
 8008440:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008444:	4611      	mov	r1, r2
 8008446:	f7ff bc4d 	b.w	8007ce4 <_malloc_r>
 800844a:	b92a      	cbnz	r2, 8008458 <_realloc_r+0x24>
 800844c:	f7ff fbde 	bl	8007c0c <_free_r>
 8008450:	4625      	mov	r5, r4
 8008452:	4628      	mov	r0, r5
 8008454:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008458:	f000 f81a 	bl	8008490 <_malloc_usable_size_r>
 800845c:	4284      	cmp	r4, r0
 800845e:	4606      	mov	r6, r0
 8008460:	d802      	bhi.n	8008468 <_realloc_r+0x34>
 8008462:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008466:	d8f4      	bhi.n	8008452 <_realloc_r+0x1e>
 8008468:	4621      	mov	r1, r4
 800846a:	4638      	mov	r0, r7
 800846c:	f7ff fc3a 	bl	8007ce4 <_malloc_r>
 8008470:	4680      	mov	r8, r0
 8008472:	b908      	cbnz	r0, 8008478 <_realloc_r+0x44>
 8008474:	4645      	mov	r5, r8
 8008476:	e7ec      	b.n	8008452 <_realloc_r+0x1e>
 8008478:	42b4      	cmp	r4, r6
 800847a:	4622      	mov	r2, r4
 800847c:	4629      	mov	r1, r5
 800847e:	bf28      	it	cs
 8008480:	4632      	movcs	r2, r6
 8008482:	f7ff ffc9 	bl	8008418 <memcpy>
 8008486:	4629      	mov	r1, r5
 8008488:	4638      	mov	r0, r7
 800848a:	f7ff fbbf 	bl	8007c0c <_free_r>
 800848e:	e7f1      	b.n	8008474 <_realloc_r+0x40>

08008490 <_malloc_usable_size_r>:
 8008490:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008494:	1f18      	subs	r0, r3, #4
 8008496:	2b00      	cmp	r3, #0
 8008498:	bfbc      	itt	lt
 800849a:	580b      	ldrlt	r3, [r1, r0]
 800849c:	18c0      	addlt	r0, r0, r3
 800849e:	4770      	bx	lr

080084a0 <_init>:
 80084a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084a2:	bf00      	nop
 80084a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084a6:	bc08      	pop	{r3}
 80084a8:	469e      	mov	lr, r3
 80084aa:	4770      	bx	lr

080084ac <_fini>:
 80084ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084ae:	bf00      	nop
 80084b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084b2:	bc08      	pop	{r3}
 80084b4:	469e      	mov	lr, r3
 80084b6:	4770      	bx	lr
