DISPPLANE_TILED	,	V_383
"LCPLL still locked\n"	,	L_171
private_flags	,	V_1306
tiling	,	V_351
wait_vblank	,	V_590
intel_crtc_active	,	F_54
PLANE_CTL_YUV422_UYVY	,	V_412
PF_PIPE_SEL_IVB	,	F_362
TU_SIZE_SHIFT	,	V_1015
intel_modeset_readout_hw_state	,	F_987
intel_ddi_disable_pipe_clock	,	F_412
ilk_get_display_clock_speed	,	F_522
pipeconf	,	V_930
state_string	,	F_63
has_panel	,	V_966
PIPEDSL	,	F_57
intel_pin_and_fence_fb_obj	,	F_189
plane_ctl	,	V_424
PCH_GTC_CTL	,	V_1039
assert_pch_hdmi_disabled	,	F_124
scratch	,	V_1189
"pipe state doesn't match!\n"	,	L_259
i9xx_pll_refclk	,	F_707
GMBUSFREQ_VLV	,	V_657
HPLLVCO	,	V_805
FDI_RX_CTL	,	F_75
i915_gem_object_attach_phys	,	F_880
DPLL_FPA01_P1_POST_DIV_MASK	,	V_1138
DPLLB_LVDS_P2_CLOCK_DIV_14	,	V_900
"  STAT: %08x\n"	,	L_333
page_flip_flags	,	V_1204
is_crtc_enabled	,	V_1220
"dot out of range\n"	,	L_12
BCS	,	V_1209
cursor_width	,	V_1439
size	,	V_296
for_each_crtc	,	F_217
drm_i915_get_pipe_from_crtc_id	,	V_1349
IS_845G	,	F_82
encoder_retry	,	V_1262
"trying to change cdclk frequency with cdclk not enabled\n"	,	L_177
drm_atomic_get_connector_state	,	F_702
intel_create_plane_state	,	F_892
DISPPLANE_SEL_PIPE_MASK	,	V_174
GFP_ATOMIC	,	V_1467
PCH_DP_D	,	V_206
PCH_DP_C	,	V_204
PLANE_STRIDE	,	F_257
err_most	,	V_102
POWER_DOMAIN_TRANSCODER	,	F_86
PCH_DP_B	,	V_202
lpt_bend_clkout_dp	,	F_609
max_dotclk_freq	,	V_655
broadwell_modeset_calc_cdclk	,	F_660
DISPPLANE_RGBX888	,	V_330
"applying lvds SSC disable quirk\n"	,	L_304
"FDI train 1 done, level %i.\n"	,	L_68
disable_plane	,	V_363
queue_flip	,	V_1213
was_visible	,	V_1223
haswell_get_display_clock_speed	,	F_519
a	,	V_1155
b	,	V_1156
c	,	V_358
d	,	V_1412
e	,	V_683
i	,	V_50
INTEL_OUTPUT_HDMI	,	V_63
j	,	V_487
intel_primary_formats	,	V_1328
m	,	V_79
"%s enabled but not in use, disabling\n"	,	L_323
n	,	V_84
assert_fdi_rx_disabled	,	F_165
p	,	V_81
q	,	V_1415
DPLL_DVO_2X_MODE	,	V_221
blue	,	V_1109
allow_fb_modifiers	,	V_1434
elk_vco	,	V_801
x	,	V_313
y	,	V_314
"only 2 lanes on pipe %c: required %i lanes\n"	,	L_127
__i915_wait_request	,	F_757
PIPE_CSC_COEFF_RY_GY	,	F_614
"failed to enable transcoder %c\n"	,	L_48
FDI_LINK_TRAIN_AUTO	,	V_488
HTOTAL	,	F_327
cursor_base	,	V_1093
PCH_GTC_ENABLE	,	V_1040
chv_disable_pll	,	F_146
intel_fb_align_height	,	F_181
intel_atomic_commit	,	F_862
needs_modeset	,	F_19
PFIT_PIPE_SHIFT	,	V_946
DRM_FORMAT_XRGB1555	,	V_325
allow_modeset	,	V_646
force_thru	,	V_635
dither	,	V_931
hsw_enable_ips	,	F_365
intel_modeset_update_connector_atomic_state	,	F_799
lret	,	V_1318
SDVO_PIPE_SEL_MASK_CPT	,	V_192
"Suspending crtc's failed with %i\n"	,	L_115
PLANE_SIZE	,	F_256
dpll_md	,	V_215
intel_irq_uninstall	,	F_1006
skl_max_scale	,	F_882
pp_reg	,	V_146
skl_primary_formats	,	V_1333
CURSOR_ENABLE	,	V_163
FDI_PLL_FB_CLOCK_MASK	,	V_34
HSW_PWR_WELL_DRIVER	,	V_1026
intel_framebuffer_create	,	F_683
trace_i915_flip_complete	,	F_313
FP1	,	F_482
FP0	,	F_481
get_hw_state	,	V_140
FDI_RX_PHASE_SYNC_POINTER_OVR	,	V_476
SDVO_MULTIPLIER_SHIFT_HIRES	,	V_892
DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS	,	V_1141
intel_gen6_queue_flip	,	F_742
HAS_IPS	,	F_398
"[CRTC:%d] wrong plane connection detected!\n"	,	L_313
spin_unlock_irqrestore	,	F_726
DPIO_DCLKP_EN	,	V_219
DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD	,	V_975
drm_modeset_lock	,	F_701
vlv_force_pll_off	,	F_583
vga_reg	,	V_1424
intel_display_port_power_domain	,	F_418
tile_height	,	V_267
PIPE_CSC_COEFF_BY	,	F_615
check_wm_state	,	F_831
modeset_commit_cdclk	,	V_643
"[CONNECTOR:%d:%s] hw state readout: %s\n"	,	L_321
PIPE_CSC_COEFF_BU	,	F_617
update_scanline_offset	,	F_843
PIPE_CSC_COEFF_BV	,	F_619
GEN4_HDMIB	,	V_1381
drm_kms_helper_poll_fini	,	F_1007
intel_mode_max_pixclk	,	F_465
pipe_src_h	,	V_380
TRANS_DDI_EDP_INPUT_MASK	,	V_1083
mode_set	,	V_240
intel_limits_i8xx_lvds	,	V_75
"(expected (%u,%u), found (%u,%u))\n"	,	L_246
GEN4_HDMIC	,	V_1384
divider	,	V_11
MI_STORE_REGISTER_MEM	,	V_1188
compute_pipe_wm	,	V_1232
surf_addr	,	V_430
old_domains	,	V_639
"attached encoder crtc differs from connector crtc\n"	,	L_120
spin_unlock	,	F_775
BIT	,	F_230
CDCLK_FREQ_337_308	,	V_687
SKL_CDCLK_READY_FOR_CHANGE	,	V_697
"cdclk"	,	L_132
GC_DISPLAY_CLOCK_MASK	,	V_775
DPLL_VCO_ENABLE	,	V_131
dev_private	,	V_17
port_sel	,	V_150
PP_ON	,	V_1031
CHV_DP_D	,	V_1379
tribuf_calcntr	,	V_868
CURSOR_MODE_64_ARGB_AX	,	V_1097
"CURSOR"	,	L_235
PLANE_CTL_PIPE_GAMMA_ENABLE	,	V_437
valleyview_get_display_clock_speed	,	F_521
GAMMA_MODE_MODE_MASK	,	V_576
"iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n"	,	L_73
intel_atomic_setup_scalers	,	F_798
cur_pipe	,	V_173
TRANS_DDI_PORT_MASK	,	V_1079
bestppm	,	V_107
IS_I915GM	,	F_948
"  VBLANK: %08x\n"	,	L_350
scaler_state	,	V_399
intel_ddi_get_crtc_new_encoder	,	F_353
vlv_bunit_write	,	F_461
round_up	,	F_206
PIPE_CSC_PREOFF_LO	,	F_622
has_reduced_clock	,	V_1009
tmp	,	V_218
BUILD_BUG_ON	,	F_819
event_lock	,	V_457
"FDI train 2 done, level %i.\n"	,	L_70
SBI_SSCAUXDIV_FINALDIV2SEL	,	F_324
"Utility pin enabled\n"	,	L_166
FDI_PCDCLK	,	V_493
intel_init_pm	,	F_970
DRM_PLANE_HELPER_NO_SCALING	,	V_1324
DRM_ROTATE_0	,	V_418
"  VTOTAL: %08x\n"	,	L_349
p2_slow	,	V_94
"FDI TX state assertion failure (expected %s, current %s)\n"	,	L_20
gtt	,	V_349
mode_config	,	V_737
PORT_CLK_SEL_SPLL	,	V_1077
hsw_workaround_pipe	,	V_603
PIPE_CSC_POSTOFF_ME	,	F_624
DVSCNTR	,	F_100
adjusted_x	,	V_388
drm_universal_plane_init	,	F_895
PIPE_CONF_CHECK_I_ALT	,	F_827
mdiv	,	V_848
pipe_src_w	,	V_381
"m out of range\n"	,	L_10
ironlake_enable_pch_transcoder	,	F_158
cmd	,	V_707
adjusted_y	,	V_389
PIPECONF_6BPC	,	V_934
DRM_INFO	,	F_952
VGA_RSRC_LEGACY_IO	,	V_1425
"timed out waiting for CDclk change\n"	,	L_113
drm_modeset_backoff	,	F_704
FDI_TX_ENABLE	,	V_142
PIPE_CSC_POSTOFF_LO	,	F_625
DPLL_REF_CLK_ENABLE_VLV	,	V_224
assert_shared_dpll	,	F_69
"  STRIDE: %08x\n"	,	L_336
"PLL %d failed to lock\n"	,	L_41
FDI_RX_PHASE_SYNC_POINTER_EN	,	V_477
to_intel_crtc_state	,	F_284
DPIO_M1DIV_SHIFT	,	V_857
i915_gem_object_pin_fence	,	F_195
intel_connector_init	,	F_496
crtc_vtotal	,	V_908
drm_atomic_crtc_needs_modeset	,	F_20
INTEL_OUTPUT_SDVO	,	V_66
MI_WAIT_FOR_PLANE_A_FLIP	,	V_1166
SBI_SSCAUXDIV6	,	V_520
intel_mode_funcs	,	V_1435
PIXCLK_GATE_UNGATE	,	V_521
haswell_crtc_enable	,	F_399
crtc_hsync_start	,	V_760
GC_DISPLAY_CLOCK_333_MHZ	,	V_783
PIPECONF_INTERLACED_ILK	,	V_251
intel_crtc_page_flip	,	F_776
LCPLL1_CTL	,	V_692
"invalid cdclk frequency\n"	,	L_179
num_pipes_active	,	V_1302
intel_pch_transcoder_get_m_n	,	F_633
DP_A	,	V_1356
DP_B	,	V_1382
DP_C	,	V_1385
DP_D	,	V_1386
snb_b_fdi_train_param	,	V_485
crtc_vsync_start	,	V_917
frontbuffer_bits	,	V_373
"%s PLANE:%d plane: %u.%u idx: %d enabled"	,	L_237
to_intel_crtc	,	F_50
disable	,	V_244
DBUF_CTL	,	V_677
FDI_LINK_TRAIN_PATTERN_1	,	V_475
div_4000	,	V_808
hsw_fdi_link_train	,	V_1405
FDI_LINK_TRAIN_PATTERN_2	,	V_478
this_err	,	V_99
PLANE_CTL_PIPE_CSC_ENABLE	,	V_438
cpu_transcoder	,	V_121
div_5333	,	V_809
"pipe/plane %c/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n"	,	L_145
FP_M1_DIV_SHIFT	,	V_1130
intel_post_enable_primary	,	F_376
ww_ctx	,	V_741
PLL_REF_INPUT_TVCLKINBC	,	V_903
"pll in on but not on in use in sw tracking\n"	,	L_265
"disabling %s\n"	,	L_47
GC_CLOCK_166_266	,	V_797
PIPE_CSC_MODE	,	F_626
i85x_get_display_clock_speed	,	F_530
PLANE_CURSOR	,	V_1283
CURSOR_STRIDE	,	F_674
nlanes	,	V_818
drm_atomic_get_existing_crtc_state	,	F_852
preserve_bios_swizzle	,	V_372
intel_dig_port	,	V_545
PRIMCNSTALPHA	,	F_229
POWER_DOMAIN_AUX_A	,	V_625
POWER_DOMAIN_AUX_B	,	V_626
POWER_DOMAIN_AUX_C	,	V_627
i915_redisable_vga	,	F_984
QUIRK_PIPEA_FORCE	,	V_168
intel_ddi_set_pipe_settings	,	F_403
POWER_DOMAIN_AUX_D	,	V_628
pitches	,	V_288
spin_lock_irq	,	F_275
pipe	,	V_119
skylake_get_display_clock_speed	,	F_516
DISPPLANE_BGRX101010	,	V_332
vlv_pllb_recal_opamp	,	F_547
intel_fb_obj_flush	,	F_938
"CRTC for pipe %c enabled\n"	,	L_157
cpp	,	V_316
skl_update_scaler	,	F_357
for_each_sprite	,	F_95
DRM_FORMAT_RGB565	,	V_327
intel_crtc_load_lut	,	F_370
PIPECONF	,	F_61
crtc_htotal	,	V_912
intel_mark_idle	,	F_714
POWER_DOMAIN_PORT_DDI_B_LANES	,	V_619
"Current CD clock rate: %d kHz\n"	,	L_98
intel_backlight_register	,	F_999
dpio_channel	,	V_216
pipe_name	,	F_80
GC_CLOCK_166_250	,	V_793
DPIO_CHV_N_DIV_SHIFT	,	V_876
TRANS_DDI_EDP_INPUT_A_ONOFF	,	V_1084
BEND_IDX	,	F_610
i9xx_dpll_compute_fp	,	F_545
reservation_object_wait_timeout_rcu	,	F_759
IS_CRESTLINE	,	F_188
cxsr	,	V_587
"failed to allocate framebuffer for load-detection\n"	,	L_189
"Disabling package C8+\n"	,	L_176
list_for_each_entry	,	F_808
intel_fbc_disable	,	F_1009
"FDI train done\n"	,	L_65
"flip queue: previous flip completed, continuing\n"	,	L_196
err_pm	,	V_308
PLANE_CTL_TILED_X	,	V_415
drm_crtc_vblank_on	,	F_395
PLANE_CTL_TILED_Y	,	V_416
intel_finish_page_flip	,	F_727
dst_y	,	V_433
skl_plane_ctl_rotation	,	F_250
dst_x	,	V_432
dst_w	,	V_434
coreclk	,	V_854
LCPLL_CLK_FREQ_MASK	,	V_767
reenable_ips	,	V_575
FDI_LINK_TRAIN_NONE	,	V_464
quirk	,	T_12
PANEL_PORT_SELECT_MASK	,	V_153
I915_SET_COLORKEY_NONE	,	V_564
busy	,	V_1148
TRANS_PROGRESSIVE	,	V_254
dst_h	,	V_435
PIPE_CSC_POSTOFF_HI	,	F_623
CLKCFG_FSB_MASK	,	V_22
lane	,	V_750
"hw max bpp: %i, pipe bpp: %i, dithering: %i\n"	,	L_244
min_width	,	V_1430
crtc_vblank_end	,	V_909
"Cursor dimension %dx%d not supported\n"	,	L_279
PLL_P1_DIVIDE_BY_TWO	,	V_906
crt	,	V_1447
PIPE_CSC_PREOFF_ME	,	F_621
"Enabling package C8+\n"	,	L_175
PIXCLK_GATE	,	V_502
IS_BROADWELL	,	F_236
GC_DISPLAY_CLOCK_167_MHZ_PNV	,	V_781
for_each_intel_plane	,	F_995
PIPE_CONF_CHECK_I	,	F_824
port_name	,	F_149
PIPE_CONF_CHECK_X	,	F_823
pll	,	V_137
"[sw state]"	,	L_261
"DSI PLL state assertion failure (expected %s, current %s)\n"	,	L_17
LCPLL_ROOT_CD_CLOCK_DISABLE	,	V_1059
"m2 out of range\n"	,	L_6
VLV_PIPE_PP_CONTROL	,	F_79
"Plane [%d]:\n"	,	L_334
i915_update_gfx_val	,	F_712
FP_M2_DIV_SHIFT	,	V_1134
IS_ERR	,	F_467
"Restoring old state failed with %i\n"	,	L_324
"CRTC:%d allocated %s\n"	,	L_79
ironlake_compute_clocks	,	F_628
drm_connector_unregister	,	F_1002
DSPFREQGUAR_SHIFT_CHV	,	V_716
old_crtc_state	,	V_459
"Invalid cursor width/stride, width=%u, stride=%u\n"	,	L_184
ADPA_PIPE_SELECT_MASK	,	V_199
"size is out of scaler range\n"	,	L_85
DRM_MODE_TYPE_DRIVER	,	V_927
"Unable to determine CDCLK. HPLL VCO=%u, CFGC=0x%04x\n"	,	L_136
"CRTC:%d sharing existing %s (crtc mask 0x%08x, ative %d)\n"	,	L_78
CLKCFG_FSB_1333	,	V_28
TRANS_DP_HSYNC_ACTIVE_HIGH	,	V_539
intel_unpin_work_fn	,	F_719
len	,	V_1174
POWER_DOMAIN_PORT_CRT	,	V_631
reduced_clock	,	V_833
ctl	,	V_1194
state	,	V_36
file_priv	,	V_1480
chv_enable_pll	,	F_134
chv_find_best_dpll	,	F_51
intel_PLL_is_valid	,	F_40
ctx	,	V_739
"pll hw state mismatch\n"	,	L_269
min_freq	,	V_685
vlv_wait_port_ready	,	F_147
adjusted_mode	,	V_116
IS_I945GM	,	F_586
drm_get_format_name	,	F_940
intel_link_m_n	,	V_821
intel_create_rotation_property	,	F_896
ironlake_crtc_disable	,	F_407
pnv_find_best_dpll	,	F_44
PIPECONF_INTERLACE_W_FIELD_INDICATION	,	V_937
DPLL_DAC_SERIAL_P2_CLOCK_DIV_10	,	V_899
intel_sbi_read	,	F_318
cur	,	V_1216
div_table	,	V_810
quirk_pipeb_force	,	F_953
TRANS_INTERLACE_MASK	,	V_249
IS_CHERRYVIEW	,	F_14
"applying pipe a force quirk\n"	,	L_302
drm_connector_index	,	F_988
TRANS_DP_CTL	,	F_111
PORT_CLK_SEL_WRPLL1	,	V_1073
PORT_CLK_SEL_WRPLL2	,	V_1075
uv_offset	,	V_289
DPIO_CHV_FRAC_DIV_EN	,	V_878
CDCLK_CTL	,	V_666
PIPE_LINK_M2	,	F_560
PIPE_LINK_M1	,	F_556
"IBX PCH dp port still using transcoder B\n"	,	L_35
MI_DISPLAY_FLIP	,	V_1169
found	,	V_101
BUG	,	F_148
pos	,	V_566
intel_ring_emit_reg	,	F_747
lpt_program_iclkip	,	F_320
PLANE_C	,	V_1178
skl_cdclk_frequencies	,	V_681
I915_HI_DISPBASE	,	F_769
intel_limits_g4x_hdmi	,	V_65
intel_enable_gt_powersave	,	F_967
DREF_SSC_SOURCE_MASK	,	V_182
need_scaling	,	V_550
i915_gem_obj_ggtt_offset	,	F_218
release_fb	,	V_1124
SPRCTL	,	F_99
gm45_get_display_clock_speed	,	F_537
M1_N1	,	V_600
GEN3_SDVOC	,	V_1383
GEN3_SDVOB	,	V_1380
ppm	,	V_108
drm_mode_crtc_set_gamma_size	,	F_908
"connector enabled without attached crtc\n"	,	L_117
PIPE_LINK_N2	,	F_561
LCPLL_POWER_DOWN_ALLOW	,	V_1050
check_digital_port_conflicts	,	F_809
out_unref_obj	,	V_357
broxton_uninit_cdclk	,	F_439
FDI_TX_CTL	,	F_73
intel_limits_pineview_sdvo	,	V_71
intel_limits_g4x_dual_channel_lvds	,	V_61
"attached crtc is active, but connector isn't\n"	,	L_121
i9xx_pfit_enable	,	F_414
PIPE_LINK_N1	,	F_557
PCH_DPLL	,	F_869
dmi_system_id	,	V_1409
div_u64	,	F_48
intel_ddi_set_vc_payload_alloc	,	F_405
"DBuf power disable timeout\n"	,	L_110
"waiting returns %li\n"	,	L_277
clips	,	V_1393
DISPLAY_PLANE_ENABLE	,	V_172
"pll6: 0x%x, pll8: 0x%x, pll9: 0x%x, pll10: 0x%x, pcsdw12: 0x%x\n"	,	L_226
PIPE_MULT	,	F_400
divsel	,	V_507
intel_atomic_prepare_commit	,	F_857
source	,	V_1473
intel_crtc_state	,	V_43
intel_default_queue_flip	,	F_765
align	,	V_1321
BXT_DE_PLL_CTL	,	V_671
cdclk_freq	,	V_645
turn_on	,	V_1222
FDI_LINK_TRAIN_PATTERN_MASK_CPT	,	V_465
DRM_MODE_FLAG_PHSYNC	,	V_538
PIPE_CSC_COEFF_RV_GV	,	F_618
bestn	,	V_849
div_3200	,	V_807
PIPE_CSC_PREOFF_HI	,	F_620
assert_fdi_rx_pll	,	F_77
intel_crtc_disable_noatomic	,	F_486
intel_dmi_quirks	,	V_1421
DPLL_ID_SKL_DPLL1	,	V_1064
FORCEWAKE_ALL	,	V_1051
IS_I865G	,	F_83
DPIO_CHV_PROP_COEFF_SHIFT	,	V_883
DPLL_ID_SKL_DPLL3	,	V_1068
DPLL_ID_SKL_DPLL2	,	V_1066
"Unknown DPLL mode %08x in programmed "	,	L_192
clear_intel_crtc_state	,	F_812
lane_count	,	V_1239
"type: 0x%x flags: 0x%x\n"	,	L_205
KHz	,	F_506
GC_DISPLAY_CLOCK_133_MHZ_PNV	,	V_780
intel_modeset_init	,	F_968
intel_modeset_vga_set_state	,	F_1018
"failed to find PLL for pipe %c\n"	,	L_155
TU_SIZE_MASK	,	V_527
intel_runtime_pm_enable_interrupts	,	F_273
FDI_COMPOSITE_SYNC	,	V_490
"Requesting pfit without getting a scaler first\n"	,	L_92
intel_check_cursor_plane	,	F_900
DPIO_PHY_STATUS	,	V_237
"on"	,	L_14
"failed to inform pcode about cdclk change\n"	,	L_178
drm_atomic_add_affected_planes	,	F_848
"PWR_WELL_CTL2: %08x\n"	,	L_329
crtc_hsync_end	,	V_915
kzalloc	,	F_499
czclk_freq	,	V_31
dp_encoder_is_mst	,	V_606
broxton_set_cdclk	,	F_436
intel_modeset_preclose	,	F_1025
"failed to inform PCU about cdclk change\n"	,	L_109
intel_dp_is_edp	,	F_923
PF_FILTER_MED_3x3	,	V_568
intel_crtc_to_shared_dpll	,	F_68
"best encoder set without crtc!\n"	,	L_122
has_ck505	,	V_967
DRM_FORMAT_ABGR2101010	,	V_1399
fb_format_modifier	,	V_266
vdisplay	,	V_919
FDI_MPHY_IOSFSB_RESET_STATUS	,	V_981
SKL_DFSM_CDCLK_LIMIT_675	,	V_650
"Unsupported fb modifier 0x%llx!\n"	,	L_293
rotation	,	V_285
start	,	V_395
vlv_cck_read	,	F_3
"ggtt vma for display object not found! (view=%u)\n"	,	L_58
hsync	,	V_928
PFI_CREDIT	,	F_472
SOUTH_CHICKEN2	,	V_979
SOUTH_CHICKEN1	,	V_522
skl_cdclk_decimal	,	F_440
DRM_FORMAT_XBGR2101010	,	V_335
"Timed out waiting for IPS disable\n"	,	L_95
PORT_TRANS_SEL_MASK	,	V_196
current_freq	,	V_660
for_each_plane_in_state	,	F_860
get_initial_plane_config	,	V_1404
IPS_ENABLE	,	V_574
intel_crtc	,	V_37
ddi_pll_sel	,	V_1063
flip_queued_req	,	V_1152
modeset	,	V_1310
mmio_flip	,	V_1196
"CPU transcoder: %c\n"	,	L_344
"DBuf power disable timeout!\n"	,	L_106
intel_limits_ironlake_dual_lvds	,	V_57
dotclock	,	V_1291
drm_plane_cleanup	,	F_890
"swapping pipes &amp; planes for FBC\n"	,	L_283
"unsupported pixel format: %s\n"	,	L_299
SWF_ILK	,	F_455
intel_init_audio	,	F_971
"LCPLL not locked yet\n"	,	L_173
intel_is_dual_link_lvds	,	F_27
drm_encoder_cleanup	,	F_494
old_obj	,	V_1317
VSYNC	,	F_337
MI_NOOP	,	V_1168
compute_config	,	V_1264
"fdi link B uses too many lanes to enable link C\n"	,	L_128
drm_vblank_count	,	F_773
"SPLL enabled\n"	,	L_159
"WRPLL2 enabled\n"	,	L_161
haswell_set_pipeconf	,	F_401
"CHV cursor C not allowed to straddle the left screen edge\n"	,	L_282
hw_entry	,	V_1281
DRM_DEBUG_DRIVER	,	F_16
"intel fb init failed\n"	,	L_56
BXT_CDCLK_CD2X_DIV_SEL_1_5	,	V_663
"HPLL VCO %u kHz\n"	,	L_135
DPIO_CHV_S1_DIV_SHIFT	,	V_871
destroy	,	V_1126
"PCH PWM1 enabled\n"	,	L_165
intel_user_framebuffer_create	,	F_943
intel_engine_cs	,	V_1162
i9xx_enable_pll	,	F_141
CLKCFG_FSB_533	,	V_24
"PLL state assertion failure (expected %s, current %s)\n"	,	L_16
connection_mutex	,	V_1116
old_state	,	V_727
intel_rotation_info	,	V_279
drm_calc_timestamping_constants	,	F_989
assert_pll_enabled	,	F_172
primary	,	V_113
"requested pixel clock (%d kHz) too high (max: %d kHz, double wide: %s)\n"	,	L_130
intel_get_crtc_for_pipe	,	F_503
DP_PIPE_MASK_CHV	,	V_189
GC_CLOCK_133_200_2	,	V_791
"Unknown cd freq selection\n"	,	L_131
ibx_pch_dpll_init	,	F_875
ibx_pch_dpll_get_hw_state	,	F_868
vlv_enable_pll	,	F_126
dport	,	V_227
hsw_compute_ips_config	,	F_511
DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE	,	V_881
DISPPLANE_SEL_PIPE_SHIFT	,	V_175
CHV_CANVAS	,	F_476
GC_DISPLAY_CLOCK_444_MHZ_PNV	,	V_778
PORT_CLK_SEL	,	F_668
"m1 &lt;= m2\n"	,	L_8
PF_ENABLE	,	V_567
CURSOR_X_SHIFT	,	V_1105
PLANE_CTL_FORMAT_INDEXED	,	V_403
intel_limits_g4x_sdvo	,	V_67
ironlake_needs_fb_cb_tune	,	F_629
intel_helper_funcs	,	V_1346
tiling_mode	,	V_315
"FDI_RX_IIR 0x%x\n"	,	L_60
INTEL_FRONTBUFFER_PRIMARY	,	F_893
DSPFREQSTAT_MASK	,	V_711
intel_runtime_pm_disable_interrupts	,	F_272
"timout waiting for DE PLL unlock\n"	,	L_101
DP_PIPEB_SELECT	,	V_200
clip	,	V_1327
pixel_bytes	,	V_268
load_detect_mode	,	V_1125
pch_transcoder	,	V_259
BXT_DE_PLL_RATIO	,	F_437
intel_link_compute_m_n	,	F_508
GC_CLOCK_133_266_2	,	V_796
drm_clip_rect	,	V_1392
i915_disable_vga	,	F_960
wm_config	,	V_1301
IS_BROADWATER	,	F_187
PLANE_CTL_TILED_LINEAR	,	V_1021
SDVO_PIPE_SEL_MASK_CHV	,	V_193
drm_for_each_crtc	,	F_851
PIPECONF_DITHER_TYPE_SP	,	V_933
DPLL_MD_UDI_MULTIPLIER_MASK	,	V_961
i915_gem_alloc_object	,	F_689
atomic_dec	,	F_723
enabled_crtcs	,	V_1289
PLANE_B	,	V_382
PLANE_A	,	V_1175
SBI_SSCCTL6	,	V_504
DPIO_P1_SHIFT	,	V_859
format	,	V_321
"scaler_user index %u.%u: "	,	L_82
intel_modeset_pipe_config	,	F_813
check_crtc_state	,	F_837
intel_fb_pitch_limit	,	F_939
lpt_disable_iclkip	,	F_317
HAS_FBC	,	F_894
enable_ips	,	V_758
intel_pipe_to_cpu_transcoder	,	F_55
DSPFREQSTAT_SHIFT	,	V_712
alt_name	,	T_11
intel_initial_plane_config	,	V_343
"[ENCODER:%d:%s] manually disabled\n"	,	L_316
first_pipe	,	V_1294
check_encoder_cloning	,	F_796
"planes on this crtc\n"	,	L_232
broadwell_modeset_commit_cdclk	,	F_661
i845_update_cursor	,	F_672
enabled_power_domains	,	V_640
request	,	V_1205
pipe_to_crtc_mapping	,	V_120
LVDS_BORDER_ENABLE	,	V_948
INTEL_PCH_TYPE	,	F_632
intel_modeset_init_hw	,	F_274
gmch_pfit	,	V_611
p2_fast	,	V_93
mappable_base	,	V_1446
intel_mark_page_flip_active	,	F_733
intel_check_plane_mapping	,	F_976
fdi_link_train	,	V_528
htotal	,	V_921
for_each_intel_encoder	,	F_602
"connector's atomic encoder doesn't match legacy encoder\n"	,	L_248
DISPPLANE_BGRX888	,	V_328
post_enable_primary	,	V_595
lpt_disable_clkout_dp	,	F_608
CURSIZE	,	V_1095
vrefresh	,	V_929
DPLL_PORTD_READY_MASK	,	V_236
pipe_dsl_stopped	,	F_56
ironlake_get_pfit_config	,	F_639
DSPFREQGUAR_MASK_CHV	,	V_715
intel_mmio_flip	,	V_1195
target_freq	,	V_103
assert_cursor	,	F_81
FP_M2_DIV_MASK	,	V_1136
"Couldn't release load detect pipe.\n"	,	L_191
temp	,	V_461
ddb	,	V_1279
GC_LOW_FREQUENCY_ENABLE	,	V_782
skl_set_cdclk	,	F_451
DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW	,	V_1137
refclk	,	V_53
rotation_info	,	V_282
WARN_ON	,	F_9
INTEL_OUTPUT_DP_MST	,	V_630
pcu_ack	,	V_699
SFUSE_STRAP	,	V_1359
g4x_flip_count_after_eq	,	F_728
drm_atomic_get_existing_plane_state	,	F_816
for_each_plane	,	F_833
round_down	,	F_205
min_t	,	F_542
intel_crtc_compute_config	,	F_514
PIPECONF_PROGRESSIVE	,	V_939
funcs	,	V_1122
intel_crtc_destroy	,	F_716
pending_flip_queue	,	V_498
"%s\n"	,	L_262
freq_select	,	V_698
DPIO_CHV_P2_DIV_SHIFT	,	V_873
intel_ring_cacheline_align	,	F_745
ident	,	V_1410
TRANS_DP_PORT_SEL_NONE	,	V_610
stride	,	V_353
den	,	V_814
gmch_ctrl	,	V_1460
upper_32_bits	,	F_241
skl_ddb_get_hw_state	,	F_832
i9xx_find_best_dpll	,	F_43
assert_dsi_pll_enabled	,	F_171
dev	,	V_16
SUPPORTS_TV	,	F_929
PLL_REF_INPUT_DREFCLK	,	V_905
intel_ddi_pll_init	,	F_877
SKL_DPLL0	,	V_689
SKL_DPLL2	,	V_1067
DERRMR	,	V_1182
broxton_init_cdclk	,	F_438
DPLL_INTEGRATED_REF_CLK_VLV	,	V_846
SKL_DPLL1	,	V_1065
intel_limit_t	,	T_3
drm_framebuffer_init	,	F_942
SKL_DPLL3	,	V_1072
ARRAY_SIZE	,	F_302
intel_fuzzy_clock_check	,	F_817
intel_release_load_detect_pipe	,	F_705
vlv_wm_get_hw_state	,	F_990
FDI_LINK_TRAIN_VOL_EMP_MASK	,	V_480
IS_HASWELL	,	F_235
assert_shared_dpll_disabled	,	F_151
active	,	V_112
intel_crtc_funcs	,	V_1345
"m1 out of range\n"	,	L_7
yesno	,	F_515
num_clips	,	V_1394
intel_update_primary_planes	,	F_265
DSPPOS	,	F_226
required_vco	,	V_684
intel_crtc_scaler_state	,	V_398
bestm2_frac	,	V_869
domain	,	V_636
FP_N_PINEVIEW_DIV_MASK	,	V_1131
"cpu_transcoder: %c\n"	,	L_207
busaddr	,	V_1340
plane_offset	,	V_426
for_each_intel_crtc	,	F_140
"enabling %s\n"	,	L_45
drm_plane	,	V_301
DPLL_DAC_SERIAL_P2_CLOCK_DIV_5	,	V_897
"[CRTC:%d]\n"	,	L_254
DRM_FORMAT_UYVY	,	V_411
pci_read_config_word	,	F_527
PLL_LOAD_PULSE_PHASE_SHIFT	,	V_901
""	,	L_311
DBUF_POWER_REQUEST	,	V_678
drm_mode_hsync	,	F_590
drm_format_plane_cpp	,	F_178
"FDI train 1 fail!\n"	,	L_62
LCPLL_PLL_LOCK	,	V_694
hdisplay	,	V_920
drm_atomic_helper_prepare_planes	,	F_859
i915_redisable_vga_power_on	,	F_983
stolen_usable_size	,	V_350
assert_pch_ports_disabled	,	F_125
pixel_size	,	V_377
"cursor cannot be tiled\n"	,	L_281
reg_val	,	V_837
IS_GEN2	,	F_33
i915_get_display_clock_speed	,	F_524
ironlake_fdi_link_train	,	F_292
IS_GEN8	,	F_744
skylake_scaler_disable	,	F_360
IS_GEN7	,	F_640
wait_for	,	F_62
IS_GEN9	,	F_991
IS_GEN3	,	F_972
IS_GEN6	,	F_300
IS_GEN5	,	F_18
subsystem_device	,	V_1419
"%d display pipe%s available.\n"	,	L_309
"  SIZE: %08x\n"	,	L_337
lpt_enable_pch_transcoder	,	F_162
msb_divisor_value	,	V_514
INTEL_OUTPUT_LVDS	,	V_55
SNB_GMCH_CTRL	,	V_1458
num_shared_dpll	,	V_544
drm_atomic_set_fb_for_plane	,	F_698
vblank	,	V_1478
drm_modeset_unlock_all	,	F_279
intel_dotclock_calculate	,	F_709
crtc_vblank_start	,	V_916
BXT_CDCLK_CD2X_DIV_SEL_MASK	,	V_673
vsync_end	,	V_926
SBI_MPHY	,	V_982
"flip queue: crtc already busy\n"	,	L_197
LCPLL_CLK_FREQ_675_BDW	,	V_1062
intel_plane	,	V_359
"Unknown pnv display core clock 0x%04x\n"	,	L_133
intel_display_power_domain	,	V_165
match_clock	,	V_96
pending_flip_obj	,	V_500
drm_crtc_cleanup	,	F_718
assert_vblank_disabled	,	F_101
user_mode_cmd	,	V_1402
SR01	,	V_1426
intel_prepare_ddi	,	F_656
valleyview_get_vco	,	F_1
plane_name	,	F_91
vlv_dpio_read	,	F_136
PLANE_SURF	,	F_252
intel_linear_alignment	,	F_186
INTEL_FLIP_COMPLETE	,	V_1153
pre_pll_enable	,	V_731
valid_fb	,	V_360
phaseinc	,	V_508
DPLL_CTRL1_HDMI_MODE	,	F_443
SFUSE_STRAP_DDIB_DETECTED	,	V_1365
"128-bit pixels are not supported for display!"	,	L_54
"DBuf power enable timeout\n"	,	L_112
PCH_TRANS_LINK_M1	,	F_553
info	,	V_280
IS_SKYLAKE	,	F_431
GC_CLOCK_133_266	,	V_795
drm_object_attach_property	,	F_899
i915_gem_track_fb	,	F_784
DRM_MODE_FLAG_NHSYNC	,	V_1260
SPLL_CTL	,	V_1027
count	,	V_220
"Bad HPLL VCO (HPLLVCO=0x%02x)\n"	,	L_134
best_clock	,	V_97
PLANE_CTL_FORMAT_YUV422	,	V_407
intel_plane_state	,	V_431
link_m_n_set	,	V_841
max_scale	,	V_1323
I915_MODE_FLAG_INHERITED	,	V_1455
link_freq	,	V_1144
vga_get_uninterruptible	,	F_962
pch_pfit	,	V_460
final	,	V_963
to_intel_connector	,	F_803
haswell_get_pipe_config	,	F_670
assert_fdi_tx_disabled	,	F_164
gcfgc	,	V_772
intel_plane_destroy	,	F_889
FDI_FE_ERRC_ENABLE	,	V_469
TRANS_LEGACY_INTERLACED_ILK	,	V_252
ibx_pch_dpll_names	,	V_1314
PLANE_CTL_ALPHA_MASK	,	V_1019
"plane %c assertion failure, should be off on pipe %c but is still active\n"	,	L_29
FDI_RX_CHICKEN	,	F_296
i9xx_crtc_enable	,	F_483
CDCLK_FREQ_450_432	,	V_700
intel_gen4_queue_flip	,	F_741
ddi_port_info	,	V_1368
"%sabling fdi C rx\n"	,	L_74
drm_atomic_get_existing_connector_state	,	F_811
intel_update_cdclk	,	F_435
cancel_work_sync	,	F_717
i915_gem_request_alloc	,	F_782
alpha	,	V_337
assert_pch_transcoder_disabled	,	F_108
retry	,	V_479
assert_fdi_tx_enabled	,	F_159
ironlake_fdi_compute_config	,	F_504
"FDI_RX_IIR before link train 0x%x\n"	,	L_67
"transitional active state does not match atomic hw state "	,	L_256
i865_get_display_clock_speed	,	F_529
intel_atomic_state	,	V_1297
crtc_vsync_end	,	V_918
DRM_ROTATE_90	,	V_419
CDCLK_FREQ_675_617	,	V_702
pre_enable	,	V_602
prefer_shadow	,	V_1433
best_error_ppm	,	V_105
valleyview_set_cdclk	,	F_456
ORIGIN_DIRTYFB	,	V_1395
HAS_DDI	,	F_71
intel_frontbuffer_flip	,	F_381
ironlake_fdi_pll_disable	,	F_304
PFI_CREDIT_RESEND	,	V_726
SDVO_PIPE_SEL	,	F_116
PCH_TRANS_LINK_N1	,	F_554
VGA_SR_DATA	,	V_1428
INTEL_ERR_OR_DBG_KMS	,	F_822
PCI_ANY_ID	,	V_1418
intel_limits_chv	,	V_72
intel_wait_for_vblank	,	F_307
intel_atomic_get_crtc_state	,	F_466
enable_execlists	,	V_1190
ENOMEM	,	V_742
PFIT_PIPE_MASK	,	V_945
skylake_get_initial_plane_config	,	F_638
intel_prepare_page_flip	,	F_263
GC_DISPLAY_CLOCK_267_MHZ_PNV	,	V_776
compute_baseline_pipe_bpp	,	F_802
cursor_cntl	,	V_1092
shared_dpll	,	V_135
trans_edp_pipe	,	V_1082
"pipe %c sprite %c init failed: %d\n"	,	L_312
tiles	,	V_319
hook	,	V_1420
TRANS_DDI_EDP_INPUT_B_ONOFF	,	V_1086
vtot	,	V_1146
POWER_DOMAIN_MODESET	,	V_1311
drm_modeset_lock_crtc	,	F_266
"pipe_off wait timed out\n"	,	L_13
"CPU PWM2 enabled\n"	,	L_164
intel_limits_i8xx_dac	,	V_78
intel_commit_cursor_plane	,	F_903
pitch	,	V_287
intel_get_pipe_from_crtc_id	,	F_912
IS_G33	,	F_536
m_n	,	V_822
"Failed to write to D_COMP\n"	,	L_169
calc_watermark_data	,	F_850
intel_iommu_gfx_mapped	,	V_264
has_vga	,	V_995
intel_crt_init	,	F_921
get_crtc_power_domains	,	F_421
"enabling CxSR downclocking\n"	,	L_141
"fp0: 0x%x, fp1: 0x%x\n"	,	L_231
hsw_disable_ips	,	F_369
encoder	,	V_42
PCH_TRANS_HSYNC	,	F_330
intel_update_czclk	,	F_15
intel_check_cpu_fifo_underruns	,	F_377
DSPSTRIDE	,	F_231
intel_ddi_init	,	F_922
DPIO_ENABLE_CALIBRATION	,	V_865
intel_cursor_plane_create	,	F_904
plane_bit	,	V_1173
DPLL_FPA1_P1_POST_DIV_SHIFT	,	V_896
PCH_RAWCLK_FREQ	,	V_18
"timeout waiting for DE PLL lock\n"	,	L_102
intel_fb	,	V_952
best_encoder	,	V_52
hpllcc	,	V_785
max_pixel_rate	,	V_1055
intel_plane_init	,	F_973
MI_DISPLAY_FLIP_IVB_PLANE_B	,	V_1177
ebb4	,	V_1243
MI_DISPLAY_FLIP_IVB_PLANE_A	,	V_1176
DRM_PLANE_TYPE_PRIMARY	,	V_1225
ebb0	,	V_1242
vga_put	,	F_965
MI_DISPLAY_FLIP_IVB_PLANE_C	,	V_1179
dot	,	V_86
has_infoframe	,	V_1241
vlv_crtc_clock_get	,	F_596
modeset_put_power_domains	,	F_426
"FDI train done.\n"	,	L_66
"Y tiling bo slipped through, driver bug!\n"	,	L_55
file	,	V_1348
i915_gem_request_get_ring	,	F_750
clamp_bpp	,	V_1235
intel_cursor_formats	,	V_1341
CLKCFG_FSB_1600_ALT	,	V_30
cursor_addr	,	V_1103
SDVO_PIPE_SEL_MASK	,	V_194
max	,	V_91
"disabling CxSR downclocking\n"	,	L_142
HSW_BLC_PWM2_CTL	,	V_1034
drm_connector_state	,	V_48
ironlake_get_refclk	,	F_613
"Num Pipes: %d\n"	,	L_328
intel_digital_port	,	V_226
DISPPLANE_GAMMA_ENABLE	,	V_378
drm_mode_legacy_fb_format	,	F_690
sw_ddb	,	V_1277
cstate	,	V_1299
"CPU PWM1 enabled\n"	,	L_163
LCPLL_PLL_DISABLE	,	V_1047
TRANS_DDI_EDP_INPUT_C_ONOFF	,	V_1087
PCH_LP_PARTITION_LEVEL_DISABLE	,	V_1054
intel_queue_rps_boost_for_request	,	F_774
CDCLK_FREQ_540	,	V_701
__work	,	V_1150
DPLL_MODE_MASK	,	V_1139
intel_queue_mmio_flip	,	F_760
QUIRK_LVDS_SSC_DISABLE	,	V_831
crtc_enable	,	V_1312
vsync_start	,	V_925
intel_limits_pineview_lvds	,	V_70
flip_queued_vblank	,	V_1202
err_unpin	,	V_312
intel_shared_dpll_config	,	V_542
ilk_pipe_pixel_rate	,	F_510
i915_gem_request_completed	,	F_767
SBI_DBUFF0	,	V_988
SDVO_PIPE_B_SELECT	,	V_201
intel_display_capture_error_state	,	F_1020
DVS_ENABLE	,	V_180
framebuffer_references	,	V_1388
intel_clock_t	,	T_4
intel_framebuffer_create_for_mode	,	F_688
SKL_PS_CTRL	,	F_244
pipe_from_crtc_id	,	V_1350
filp	,	V_1401
wm_changed	,	V_593
"pll active crtcs mismatch (expected %i, found %i)\n"	,	L_267
FDI_BC_BIFURCATION_SELECT	,	V_523
steps	,	V_990
VGA_SR_INDEX	,	V_1427
haswell_crtc_disable	,	F_410
intel_ddi_fdi_disable	,	F_413
intel_quirks	,	V_1413
ADPA_DAC_ENABLE	,	V_198
SBI_SSCDIVINTPHASE_DIR	,	F_322
new_domains	,	V_638
MI_STORE_REGISTER_MEM_GEN8	,	V_1186
cleanup	,	V_1208
drm_plane_helper_add	,	F_897
intel_connector_attach_encoder	,	F_1016
position	,	V_1470
ironlake_update_primary_plane	,	F_234
LVDS_PORT_EN	,	V_195
update_state_fb	,	F_211
"PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n"	,	L_34
"unsupported CDCLK freq %d"	,	L_99
compute_m_n	,	F_541
dst	,	V_442
INTEL_FLIP_PENDING	,	V_1159
tile_pitch	,	V_283
WARN_ON_ONCE	,	F_47
dp_m2_n2	,	V_843
"disabled, scaler_id = %d\n"	,	L_234
__drm_atomic_helper_crtc_destroy_state	,	F_838
has_active_crtc	,	V_1452
PIPE_DATA_M_G4X	,	F_562
intel_dmi_reverse_brightness	,	F_957
IS_G4X	,	F_31
dpll_hw_state	,	V_213
can_ssc	,	V_968
atomic_inc_not_zero	,	F_732
check_shared_dpll_state	,	F_839
has_dp_encoder	,	V_532
subsystem_vendor	,	V_1417
max_downscale	,	V_1331
"plane %c assertion failure (expected %s, current %s)\n"	,	L_27
drm_mode_create_rotation_property	,	F_898
unregister	,	V_1457
clock_limit	,	V_759
MI_DISPLAY_FLIP_I915	,	V_1170
GC_DISPLAY_CLOCK_190_200_MHZ	,	V_784
container_of	,	F_720
SBI_SSCCTL_DISABLE	,	V_506
drm_file	,	V_1347
with_spread	,	V_983
DISPLAY_RATE_SELECT_FPA1	,	V_1128
intel_encoder_destroy	,	F_493
drm_atomic_state_alloc	,	F_488
FDI_RX_ENHANCE_FRAME_ENABLE	,	V_467
VGA_DISP_DISABLE	,	V_1429
has_edp_a	,	F_915
"ctrl1: 0x%x, cfgcr1: 0x%x, cfgcr2: 0x%x\n"	,	L_228
CCK_FREQUENCY_STATUS	,	V_13
CLKCFG_FSB_800	,	V_26
vlv_cck_write	,	F_459
"FDI train 1 done.\n"	,	L_61
intel_fbc_enable	,	F_396
FUSE_STRAP	,	V_653
pixel_format	,	V_265
"IRQs enabled\n"	,	L_168
intel_crtc_gamma_set	,	F_680
intel_encoder_clones	,	F_914
__intel_display_power_is_enabled	,	F_1021
SBI_ICLK	,	V_505
drm_atomic_helper_check_planes	,	F_856
GEN2_CURSOR_HEIGHT	,	V_1442
hsw_crtc_supports_ips	,	F_397
fdi_m_n	,	V_601
crtc_clock	,	V_117
height	,	V_273
drm_atomic_state_clear	,	F_789
ret_n	,	V_817
intel_modeset_clear_plls	,	F_844
PS_PLANE_SEL_MASK	,	V_1016
"unknown pipe linked to edp transcoder\n"	,	L_183
"[ENCODER:%d:%s]\n"	,	L_249
check_connector_state	,	F_835
dpio_val	,	V_870
intel_ring_emit	,	F_738
DPLL_CTRL1	,	V_688
to_intel_encoder	,	F_25
ret_m	,	V_816
uint8_t	,	T_8
intel_dump_pipe_config	,	F_805
num_scalers	,	V_400
PIPEMISC_DITHER_10_BPC	,	V_1005
ivybridge_update_fdi_bc_bifurcation	,	F_341
DPLL_CTRL2	,	V_1070
intel_hrawclk	,	F_12
flip_mask	,	V_1164
src_h	,	V_367
freq	,	V_680
skl_hw	,	V_1278
i9xx_get_pfit_config	,	F_595
DPLL_ID_WRPLL1	,	V_1074
DPIO_CHV_FEEDFWD_GAIN_MASK	,	V_877
DPLL_ID_WRPLL2	,	V_1076
can_scale	,	V_1330
intel_g4x_limit	,	F_28
PIPECONF_INTERLACE_MASK	,	V_250
min	,	V_90
DPLL_CTRL1_LINK_RATE_1080	,	V_690
src_x	,	V_364
src_w	,	V_366
vlv_bunit_read	,	F_460
PCH_TRANS_DATA_M1	,	F_550
src_y	,	V_365
coeff	,	V_998
DISPPLANE_BGRX565	,	V_326
intel_ddi_disable_transcoder_func	,	F_411
dpms_mode	,	V_1118
ironlake_crtc_enable	,	F_389
stat	,	V_1474
intel_pre_plane_update	,	F_384
drm_framebuffer_reference	,	F_213
needs_scaling	,	F_791
IS_VALLEYVIEW	,	F_13
CURSOR_GAMMA_ENABLE	,	V_1090
port_to_power_domain	,	F_416
drm_i915_private	,	V_1
connected_sink_compute_bpp	,	F_801
"ips: %i\n"	,	L_222
VLV_HDMIB	,	V_1374
PLANE_CTL_FORMAT_MASK	,	V_1018
VLV_HDMIC	,	V_1376
vlv_disable_pll	,	F_145
CURSOR_FORMAT_ARGB	,	V_1091
i9xx_get_initial_plane_config	,	F_597
intel_display_port_aux_power_domain	,	F_420
intel_tile_height	,	F_177
DPLLB_LVDS_P2_CLOCK_DIV_7	,	V_898
PCH_TRANSCONF	,	F_109
DSPSIZE	,	F_225
current_config	,	V_1272
"rejecting conflicting digital port configuration\n"	,	L_271
"sprite %c assertion failure, should be off on pipe %c but is still active\n"	,	L_31
DISPPLANE_BGRX555	,	V_324
ratio	,	V_659
"Using SSC on panel\n"	,	L_147
irq_lock	,	V_452
DPLL_ID_PRIVATE	,	V_959
"%s assertion failure (expected %s, current %s)\n"	,	L_19
num_formats	,	V_1329
intel_limit	,	F_29
intel_mmio_flip_work_func	,	F_756
cloneable	,	V_1229
CCK_FREQUENCY_STATUS_SHIFT	,	V_14
intel_check_page_flip	,	F_770
"mode set failed: pipe %c stuck\n"	,	L_81
drm_mode_debug_printmodeline	,	F_807
sprites_enabled	,	V_1303
intel_crtc_dpms_overlay_disable	,	F_374
FDI_DP_PORT_WIDTH_MASK	,	V_473
LCPLL_PLL_ENABLE	,	V_693
DPIO_N_SHIFT	,	V_861
connector_type	,	V_1234
quirk_invert_brightness	,	F_955
intel_output_type	,	V_39
assert_sprites_disabled	,	F_94
PAGE_ALIGN	,	F_687
"applying backlight present quirk\n"	,	L_306
I915_TILING_NONE	,	V_317
vsync	,	V_1147
"No Y tiling for legacy addfb\n"	,	L_291
drm_atomic_state	,	V_45
broxton_calc_cdclk	,	F_464
intel_limits_bxt	,	V_69
intel_overlay_switch_off	,	F_375
FDI_LINK_TRAIN_PATTERN_1_CPT	,	V_484
"[CONNECTOR:%d:%s] checking for sink bpp constrains\n"	,	L_201
PRIMSIZE	,	F_227
SKL_PCODE_CDCLK_CONTROL	,	V_696
intel_uncore_forcewake_get	,	F_652
CHV_HDMID	,	V_1378
intel_user_framebuffer_destroy	,	F_933
intel_dp_set_m_n	,	F_391
intel_connector_alloc	,	F_498
PCH_TRANS_DATA_N1	,	F_552
i9xx_crtc_disable	,	F_485
"Incorrect port type\n"	,	L_182
"panel assertion failure, pipe %c regs locked\n"	,	L_24
idx	,	V_991
index_mask	,	V_1354
possible_clones	,	V_1387
has_audio	,	V_1240
__intel_pageflip_stall_check	,	F_766
SKL_MIN_DST_H	,	V_555
"for crtc_state = %p\n"	,	L_91
"[CRTC:%i] has [PLANE:%i] with fb %i\n"	,	L_198
"pipe %c assertion failure (expected %s, current %s)\n"	,	L_26
DPLL_CTRL2_DDI_CLK_SEL_MASK	,	F_666
bxt_find_best_dpll	,	F_52
MAX_CURSOR_HEIGHT	,	V_1444
"gmch pfit: control: 0x%08x, ratios: 0x%08x, lvds border: 0x%08x\n"	,	L_218
DRM_FORMAT_NV12	,	V_297
dpll_ctl1	,	V_1069
mask	,	V_634
skl_ddb_entry	,	V_1280
active_crtcs	,	V_1290
height_pages	,	V_295
hblank	,	V_1477
LCPLL_CD_SOURCE_FCLK	,	V_768
intel_dsi_init	,	F_927
hpll_freq	,	V_3
HSW_PCODE_DE_WRITE_FREQ_REQ	,	V_665
DPLL_VGA_MODE_DIS	,	V_222
PCH_TRANS_HBLANK	,	F_328
intel_fbdev_output_poll_changed	,	F_946
BXT_DE_PLL_ENABLE	,	V_668
pitch_limit	,	V_1396
BXT_CDCLK_SSA_PRECHARGE_ENABLE	,	V_674
flush_workqueue	,	F_778
intel_set_memory_cxsr	,	F_379
fb_bits	,	V_591
"pitch (%d) must be at least %u byte aligned\n"	,	L_294
LPT_TRANSCONF	,	V_258
wake_up_all	,	F_311
SKL_MIN_DST_W	,	V_554
disable_ips	,	V_597
PIPE_CSC_COEFF_RU_GU	,	F_616
page_flip_completed	,	F_308
base	,	V_40
quirks	,	V_167
intel_atomic_check	,	F_854
skl_cdclk_entry	,	V_682
skl_init_scalers	,	F_671
"audio: %i, infoframes: %i\n"	,	L_212
IS_IVYBRIDGE	,	F_291
mmioflips	,	V_1197
vlv_punit_write	,	F_458
SBI_GEN0	,	V_987
PIPE_LINK_N_G4X	,	F_565
ironlake_pfit_enable	,	F_288
skl_init_cdclk	,	F_453
CLKCFG_FSB_400	,	V_23
enable	,	V_243
DISPPLANE_RGBX101010	,	V_334
PIPEMISC_DITHER_12_BPC	,	V_1006
D_COMP_BDW	,	V_1042
"SSC %sabled by BIOS, overriding VBT which says %sabled\n"	,	L_308
dpms	,	V_1119
drm_atomic_helper_update_legacy_modeset_state	,	F_864
PCH_PP_CONTROL	,	V_151
drm_for_each_legacy_plane	,	F_853
val	,	V_10
dpll	,	V_87
i915	,	V_757
work	,	V_496
assert_pch_dp_disabled	,	F_122
PIPE_DATA_M2	,	F_558
PIPE_DATA_M1	,	F_346
"Max CD clock rate: %d kHz\n"	,	L_96
fail	,	V_811
intel_modeset_setup_plane_state	,	F_694
IS_KABYLAKE	,	F_432
SBI_SSCCTL_PATHALT	,	V_986
intel_prepare_reset	,	F_268
intel_ironlake_limit	,	F_26
FP_M2_PINEVIEW_DIV_MASK	,	V_1133
WARN_ONCE	,	F_179
intel_connector_get_hw_state	,	F_500
DSL_LINEMASK_GEN3	,	V_126
ENODEV	,	V_1180
intel_plane_helper_funcs	,	V_1337
PIPE_DATA_N1	,	F_555
page_flip_finished	,	F_729
"Using SSC on eDP\n"	,	L_148
BLC_PWM_CPU_CTL2	,	V_1032
LCPLL_CD_CLOCK_DISABLE	,	V_1058
flip_count	,	V_1158
I915_READ	,	F_11
bestm1	,	V_850
vbt	,	V_829
PIPE_DATA_N2	,	F_559
bestm2	,	V_851
mutex	,	V_1117
"FDI TX PLL assertion failure, should be active but is disabled\n"	,	L_22
intel_begin_crtc_commit	,	F_887
POWER_DOMAIN_PIPE	,	F_422
intel_limits_ironlake_dual_lvds_100m	,	V_56
BLM_PCH_PWM_ENABLE	,	V_1036
needs_recompute	,	V_753
haswell_get_ddi_pll	,	F_667
intel_panel_destroy_backlight	,	F_1001
supports_hdmi	,	V_1371
iclk_pi_range	,	V_512
DDI_BUF_CTL	,	F_918
DSPTILEOFF	,	F_232
event	,	V_497
div_4800	,	V_812
CCK_FREQUENCY_VALUES	,	V_12
vco	,	V_85
CHV_PLL_DW9	,	F_579
ips_enabled	,	V_569
CHV_PLL_DW8	,	F_581
i915_gem_object_sync	,	F_781
"pipe bpp: %i, dithering: %i\n"	,	L_208
assert_cursor_disabled	,	F_168
EDEADLK	,	V_310
CCK_DISPLAY_CLOCK_CONTROL	,	V_713
CHV_PLL_DW6	,	F_580
drm_send_vblank_event	,	F_310
CHV_PLL_DW1	,	F_576
CHV_PLL_DW0	,	F_575
intel_commit_primary_plane	,	F_885
CHV_PLL_DW3	,	F_578
CHV_PLL_DW2	,	F_577
DRM_FORMAT_YUYV	,	V_406
drm_atomic_state_free	,	F_492
drm_framebuffer_cleanup	,	F_934
intel_dvo_init	,	F_928
FDI_LINK_TRAIN_PATTERN_2_IVB	,	V_491
DRM_FORMAT_XRGB2101010	,	V_333
udelay	,	F_131
DRM_FORMAT_XBGR8888	,	V_331
vsyncshift	,	V_910
MI_SRM_LRM_GLOBAL_GTT	,	V_1187
intel_init_display	,	F_947
PCH_TRANS_VBLANK	,	F_334
FDI_RX_TP1_TO_TP2_48	,	V_482
hsw_disable_lcpll	,	F_649
"clamping display bpp (was %d) to EDID reported max of %d\n"	,	L_202
DSL_LINEMASK_GEN2	,	V_125
"pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n"	,	L_156
"  TILEOFF: %08x\n"	,	L_341
PS_SCALER_EN	,	V_444
DREF_CPU_SOURCE_OUTPUT_MASK	,	V_972
atomic_inc	,	F_780
assert_planes_disabled	,	F_92
LCPLL_CTL	,	V_766
PIPE_CONF_CHECK_M_N_ALT	,	F_826
intel_dpll_id	,	V_543
"n out of range\n"	,	L_4
"failed to write control word\n"	,	L_327
"transcoder assertion failed, should be off on pipe %c but is still active\n"	,	L_33
drm_helper_move_panel_connectors_to_head	,	F_932
power_domain	,	V_166
i915_add_request_no_flush	,	F_783
enc_to_dig_port	,	F_343
ironlake_init_pch_refclk	,	F_601
"only 2 lanes on haswell, required: %i lanes\n"	,	L_125
IS_I945G	,	F_585
intel_get_pipe_timings	,	F_588
i9xx_update_pll_dividers	,	F_546
TRANS_DP_SYNC_MASK	,	V_535
BCLRPAT	,	F_415
bw_constrained	,	V_755
need_vtd_wa	,	F_175
scaler_user	,	V_549
DSPOFFSET	,	F_237
i915_gem_request_unreference__unlocked	,	F_758
offset	,	V_320
bestp1	,	V_852
TRANS_INTERLACED	,	V_253
bestp2	,	V_853
force_detach	,	V_548
"PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n"	,	L_36
PTR_ERR	,	F_468
revision	,	V_786
i9xx_update_cursor	,	F_676
drm_i915_error_state_buf	,	V_1479
intel_crtc_wait_for_pending_flips	,	F_314
modeset_get_crtc_power_domains	,	F_424
__intel_framebuffer_create	,	F_681
intel_get_load_detect_pipe	,	F_699
CURCNTR	,	F_84
hsw_restore_lcpll	,	F_651
LVDS	,	V_159
intel_update_watermarks	,	F_382
DBUF_POWER_STATE	,	V_679
PIPE_FLIPCOUNT_G4X	,	F_731
schedule_work	,	F_764
TRANS_ENABLE	,	V_185
for_each_crtc_in_state	,	F_428
htot	,	V_1145
vlv_dpio_write	,	F_138
drm_crtc_init_with_planes	,	F_907
TRANS_CHICKEN2	,	F_161
chv_calc_dpll_params	,	F_38
intel_limits_g4x_single_channel_lvds	,	V_62
BDW_PCODE_DISPLAY_FREQ_CHANGE_REQ	,	V_1061
TRANS_DP_VSYNC_ACTIVE_HIGH	,	V_541
old_conn_state	,	V_1284
drm_gem_object_lookup	,	F_945
FDI_RX_ENABLE	,	V_143
FDI_LINK_TRAIN_400MV_0DB_SNB_B	,	V_481
"  ADDR: %08x\n"	,	L_339
old_plane_state	,	V_1217
to_intel_atomic_state	,	F_355
DSI_PLL_VCO_EN	,	V_133
PLANE_CTL_ALPHA_SW_PREMULTIPLY	,	V_405
ironlake_get_fdi_m_n_config	,	F_636
PIXCLK_GATE_GATE	,	V_503
SFUSE_STRAP_CRT_DISABLED	,	V_1360
plane_state	,	V_278
SKL_PS_WIN_SZ	,	F_246
intel_frontbuffer_flip_complete	,	F_722
sw_entry	,	V_1282
inb	,	F_964
"failed to alloc fb\n"	,	L_144
VLV_REF_DW13	,	V_838
readout_plane_state	,	F_986
GC_CLOCK_133_200	,	V_790
PIPEMISC	,	F_627
PCH_HDMIC	,	V_210
PCH_HDMIB	,	V_209
drm_atomic_helper_check_modeset	,	F_855
PIPECONF_12BPC	,	V_997
"[fastset]"	,	L_273
PCH_HDMID	,	V_211
"probing SDVOC\n"	,	L_287
skl_plane_ctl_tiling	,	F_249
intel_user_framebuffer_dirty	,	F_937
"[CRTC:%d] hw state adjusted, was %s, now %s\n"	,	L_314
DIV_ROUND_CLOSEST_ULL	,	F_39
async	,	V_1308
intel_hdmi_init	,	F_926
drm_modeset_unlock_crtc	,	F_267
sprites_scaled	,	V_1304
wrpll	,	V_1255
drm_i915_gem_request	,	V_1160
"CRTC fixup failed\n"	,	L_241
"PCH VGA enabled on transcoder %c, should be disabled\n"	,	L_38
crtc_id	,	V_1352
TRANS_DDI_FUNC_CTL	,	F_72
intel_hpd_init	,	F_278
crtc_mask	,	V_238
cfgcr2	,	V_1254
cfgcr1	,	V_1253
assert_can_disable_lcpll	,	F_644
unpin_work	,	V_458
i9xx_crtc_compute_clock	,	F_594
i915_gem_request_reference	,	F_762
for_each_intel_plane_on_crtc	,	F_980
intel_set_pipe_timings	,	F_392
drm_atomic_get_plane_state	,	F_695
check_encoder_state	,	F_836
fbdev	,	V_1112
DREF_NONSPREAD_CK505_ENABLE	,	V_970
VBLANK	,	F_335
DRM_MODE_CONNECTOR_DisplayPort	,	V_1236
HAS_PCH_LPT	,	F_169
RESET_PCH_HANDSHAKE_ENABLE	,	V_676
SDVO_ENABLE	,	V_191
mode_fits_in_fbdev	,	F_692
modeset_update_crtc_power_domains	,	F_427
quirk_pipea_force	,	F_951
drm_plane_state	,	V_277
fb_base	,	V_1445
drm_mode_set_name	,	F_592
assert_plane	,	F_89
commit_plane	,	V_451
intel_modeset_setup_hw_state	,	F_974
drm_atomic_add_affected_connectors	,	F_847
update_primary_plane	,	V_450
i945_get_display_clock_speed	,	F_523
aligned_height	,	V_950
CURSOR_POS_SIGN	,	V_1104
intel_crt_present	,	F_916
PIPEMISC_DITHER_ENABLE	,	V_1007
GEN6_PCODE_WRITE_D_COMP	,	V_1043
scaler_id	,	V_436
FDI_PLL_BIOS_0	,	V_33
haswell_crtc_compute_clock	,	F_662
CURSOR_MODE_128_ARGB_AX	,	V_1098
sprite	,	V_176
BXT_DE_PLL_LOCK	,	V_670
tile_offset	,	V_1472
PIPESRC	,	F_286
INVALID_PIPE	,	V_607
"Display already initialized\n"	,	L_104
drm_crtc	,	V_111
WRPLL_PLL_ENABLE	,	V_1029
DSPFREQGUAR_MASK	,	V_709
postoff	,	V_999
PANEL_PORT_SELECT_LVDS	,	V_154
PF_WIN_POS	,	F_363
has_dsi_encoder	,	V_260
num_connectors	,	V_51
drm_i915_gem_object	,	V_302
PCH_TRANS_VTOTAL	,	F_332
ENOENT	,	V_1353
intel_crtc_atomic_commit	,	V_588
"invalid shared fdi lane config on pipe %c: %i lanes\n"	,	L_126
PIPECONF_CXSR_DOWNCLOCK	,	V_936
wait_req	,	V_1309
PLL_P2_DIVIDE_BY_4	,	V_907
DREF_CPU_SOURCE_OUTPUT_NONSPREAD	,	V_976
"crtc timings: %d %d %d %d %d %d %d %d %d, "	,	L_204
userptr	,	V_1390
intel_init_pch_refclk	,	F_612
intel_unregister_dsm_handler	,	F_1008
vlv	,	V_586
cdclk	,	V_644
hw_ddb	,	V_1276
"rejecting invalid cloning configuration\n"	,	L_200
m2_n2	,	V_839
DERRMR_PIPEA_PRI_FLIP_DONE	,	V_1183
pps_mutex	,	V_1406
vma	,	V_393
"crtc active state doesn't match with hw state "	,	L_255
post_pll_disable	,	V_734
lockdep_assert_held	,	F_487
"tiled"	,	L_296
deactivate	,	V_448
red	,	V_1107
FP_N_DIV_SHIFT	,	V_1132
"timed out waiting for port %c ready: got 0x%x, expected 0x%x\n"	,	L_42
i9xx_crtc_clock_get	,	F_600
reg	,	V_9
"encoder's enabled state mismatch "	,	L_251
has_hdmi_sink	,	V_1273
line2	,	V_123
line1	,	V_122
req	,	V_1161
ret	,	V_305
TRANS_DP_BPC_MASK	,	V_536
pnv_get_display_clock_speed	,	F_526
"Updating scaler for [CRTC:%i] scaler_user index %u.%u\n"	,	L_87
enabled_pipe	,	V_1295
intel_user_framebuffer_create_handle	,	F_935
assert_dsi_pll	,	F_67
PTR_ERR_OR_ZERO	,	F_490
spll	,	V_1256
pixel_rate	,	V_1056
intel_fbc_deactivate	,	F_385
POSTING_READ	,	F_130
ironlake_check_fdi_lanes	,	F_502
vco_table	,	V_803
i915_vgacntrl_reg	,	F_961
"pll in active use but not on in sw tracking\n"	,	L_264
LVDS_PIPE	,	F_119
DATA_LINK_M_N_MASK	,	V_815
port	,	V_217
vlv_prepare_pll	,	F_479
intel_plane_obj_offset	,	F_239
intel_display_print_error_state	,	F_1023
PF_CTL	,	F_361
DDI_A_4_LANES	,	V_1361
alignment	,	V_304
PIPECONF_FRAME_START_DELAY_MASK	,	V_1448
SDVO_PIPE_SEL_CPT	,	F_114
skylake_get_ddi_pll	,	F_665
drm_helper_mode_fill_fb_struct	,	F_941
drm_crtc_vblank_get	,	F_103
train_done	,	V_492
intel_cleanup_overlay	,	F_1012
switch_to_fclk	,	V_1044
"i915 does not yet support async commit\n"	,	L_274
pci_write_config_word	,	F_1019
roundup_pow_of_two	,	F_673
intel_connector_unregister	,	F_1000
CLKCFG_FSB_667	,	V_25
drm_gem_object_reference	,	F_779
last_write_req	,	V_1193
DISPPLANE_8BPP	,	V_322
update_fbc	,	V_594
PS_PLANE_SEL	,	F_258
"Unexpected PCH type %d\n"	,	L_154
kmalloc	,	F_761
flip_ready_vblank	,	V_1201
smp_rmb	,	F_309
end	,	V_1110
"Updating scaler for [PLANE:%d] scaler_user index %u.%u\n"	,	L_88
ERESTARTSYS	,	V_1319
supports_dvi	,	V_1370
"ddi_pll_sel: %u; dpll_hw_state: ebb0: 0x%x, ebb4: 0x%x,"	,	L_224
valleyview_crtc_enable	,	F_474
linkrate	,	V_761
"has_panel %d has_lvds %d has_ck505 %d\n"	,	L_146
"Failed to disable PCH transcoder\n"	,	L_51
sandybridge_pcode_write	,	F_367
intel_fdi_link_freq	,	F_17
i9xx_set_pipeconf	,	F_477
plane_mask	,	V_362
DPLL_CTRL1_LINK_RATE_MASK	,	F_445
drm_atomic_helper_commit_planes_on_crtc	,	F_865
crtc_h	,	V_371
iclk_virtual_root_freq	,	V_511
"%s change in progress\n"	,	L_1
"Failed to enable PCH transcoder\n"	,	L_49
FP_N_DIV_MASK	,	V_1135
crtc_y	,	V_369
IS_PINEVIEW	,	F_32
intel_runtime_pm_get	,	F_192
"FDI train 2 fail!\n"	,	L_64
crtc_w	,	V_370
PLANE_CTL_PLANE_GAMMA_DISABLE	,	V_439
TRANSCODER_C	,	V_1466
crtc_x	,	V_368
PLANE_CTL_ORDER_RGBX	,	V_404
clock_set	,	V_943
DRM_DEBUG	,	F_901
TRANSCODER_B	,	V_1465
"FDI RX state assertion failure (expected %s, current %s)\n"	,	L_21
vlv_pipe_to_channel	,	F_135
use_mmio_flip	,	F_748
tries	,	V_470
drm_crtc_vblank_count	,	F_768
SBI_SSCDITHPHASE	,	V_993
ILK_eDP_A_DISABLE	,	V_1358
skl_uninit_cdclk	,	F_452
haswell_mode_set_planes_workaround	,	F_845
IS_I830	,	F_143
TRANSCODER_A	,	V_256
"Encoder config failure\n"	,	L_240
intel_compare_link_m_n	,	F_820
gmch_m	,	V_824
gmch_n	,	V_825
y_offset	,	V_429
sb_lock	,	V_5
DRM_FORMAT_C8	,	V_323
POWER_DOMAIN_PORT_OTHER	,	V_624
max_width	,	V_1437
HZ	,	V_501
cursor_state	,	V_1102
intel_limits_ironlake_single_lvds	,	V_59
double_wide	,	V_262
CSC_MODE_YUV_TO_RGB	,	V_1000
assert_plane_enabled	,	F_366
drm_mode_config	,	V_736
i9xx_get_pipe_config	,	F_599
intel_dump_crtc_timings	,	F_804
CURSOR_ROTATE_180	,	V_1101
PFIT_CONTROL	,	V_613
CURBASE	,	F_675
gen6_fdi_link_train	,	F_298
"loop in pipe configuration computation\n"	,	L_242
intel_best_encoder	,	F_1015
"Pipe [%d]:\n"	,	L_330
"[CONNECTOR:%d:%s]\n"	,	L_116
ironlake_crtc_compute_clock	,	F_631
cursor_size	,	V_1094
cursor_needs_physical	,	V_1320
phasedir	,	V_510
drm_mode_vrefresh	,	F_591
handle	,	V_1389
i915_reg_t	,	T_5
cherryview_set_cdclk	,	F_462
PFIT_PGM_RATIOS	,	V_615
i8xx_compute_dpll	,	F_587
DISPLAY_IPS_CONTROL	,	V_572
DERRMR_PIPEB_PRI_FLIP_DONE	,	V_1184
connector	,	V_47
"[ENCODER:%i] active %i with crtc active %i\n"	,	L_257
"p out of range\n"	,	L_9
default_context	,	V_1212
intel_cpu_transcoder_set_m_n	,	F_393
FDI_RX_MISC	,	F_299
GEN2_CURSOR_WIDTH	,	V_1441
get_pipe_config	,	V_1287
intel_framebuffer_init	,	F_208
drm_crtc_get_hv_timing	,	F_696
ironlake_pch_clock_get	,	F_643
drm_for_each_connector	,	F_810
ps_ctrl	,	V_443
vlv_find_best_dpll	,	F_49
SBI_SSCCTL	,	V_985
haswell_get_ddi_port_state	,	F_669
HAS_PCH_LPT_H	,	F_917
GAMMA_MODE	,	F_371
can_position	,	V_1326
num_transcoders	,	V_1475
QUIRK_INVERT_BRIGHTNESS	,	V_1407
skl_ddb_entry_equal	,	F_834
CONFIG_INTEL_IOMMU	,	F_176
err	,	V_98
"[ENCODER:%d:%s] hw state readout: %s, pipe %c\n"	,	L_320
PIPECONF_INTERLACE_MASK_HSW	,	V_257
DPIO_K_SHIFT	,	V_862
"plane %c assertion failure, should be disabled but not\n"	,	L_28
plane_config	,	V_344
"framebuffer init failed %d\n"	,	L_300
assert_fdi_rx_pll_enabled	,	F_173
min_height	,	V_1431
PALETTE	,	F_372
cleanup_unpin	,	V_1211
drm_plane_helper_check_update	,	F_884
hsw_enable_pc8	,	F_654
PIPESTAT	,	F_1022
trans_dp_ctl	,	V_187
"more active pll users than references: %i vs %i\n"	,	L_263
intel_modeset_gem_init	,	F_996
DISPPLANE_ROTATE_180	,	V_387
"  Power: %s\n"	,	L_331
tile_rows	,	V_318
cl_vco	,	V_800
modifier	,	V_292
i915_ggtt_view_rotated	,	V_286
intel_sbi_write	,	F_319
LCPLL_CD2X_CLOCK_DISABLE	,	V_1060
i915_terminally_wedged	,	F_777
HPLLCC	,	V_788
"enable %s (active %d, on? %d) for crtc %d\n"	,	L_44
mode	,	V_445
SKL_NUM_SCALERS	,	V_1344
DSPFREQSTAT_MASK_CHV	,	V_717
"CZ clock rate: %d kHz\n"	,	L_3
supports_dp	,	V_1369
intel_pipe_update_start	,	F_754
CCK_REG_DSI_PLL_CONTROL	,	V_132
gtt_offset	,	V_1157
DPLL_SSC_REF_CLK_CHV	,	V_225
drm_crtc_index	,	F_157
broxton_modeset_calc_cdclk	,	F_470
DPIO_CHV_M1_DIV_BY_2	,	V_875
is_lvds	,	V_996
GC_CLOCK_100_200	,	V_792
PCH_TRANS_HTOTAL	,	F_326
"connector is active, but attached crtc isn't\n"	,	L_118
i915_gem_request_assign	,	F_721
DRM_FORMAT_VYUY	,	V_413
IPS_CTL	,	V_573
intel_display_power_get	,	F_155
new	,	V_1215
skl_cdclk_get_vco	,	F_441
"connector's crtc doesn't match encoder crtc\n"	,	L_250
domains	,	V_637
"FDI requires downspread\n"	,	L_152
"[CRTC:%d] crtc restore failed, out of memory"	,	L_276
height_pages_uv	,	V_299
first_crtc_state	,	V_1293
DDI_INIT_DISPLAY_DETECTED	,	V_1364
"staged scaling request for %ux%u-&gt;%ux%u scaler_users = 0x%x\n"	,	L_86
crtc_disable	,	V_735
uint16_t	,	T_9
DPLL_PORTB_READY_MASK	,	V_232
DSPFREQGUAR_SHIFT	,	V_710
struct_mutex	,	V_306
skl_detach_scaler	,	F_243
skl_update_scaler_crtc	,	F_358
allow_power_down	,	V_1045
"encoder detached but still enabled on pipe %c.\n"	,	L_253
intel_check_pch_fifo_underruns	,	F_378
DRM_MODE_CONNECTOR_eDP	,	V_1237
DRM_FORMAT_ABGR8888	,	V_340
CHV_BLEND_LEGACY	,	V_730
"dp: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n"	,	L_210
D_COMP_RCOMP_IN_PROGRESS	,	V_1049
ironlake_fdi_pll_enable	,	F_303
SFUSE_STRAP_DDID_DETECTED	,	V_1367
DRM_MODE_FB_MODIFIERS	,	V_356
"double wide: %i\n"	,	L_223
intel_backlight_unregister	,	F_1005
PRIMPOS	,	F_228
INTEL_OUTPUT_UNKNOWN	,	V_629
FDI_TX_PLL_ENABLE	,	V_144
VLV_CMN_DW0	,	V_856
crtc_compute_clock	,	V_1231
linear_offset	,	V_375
PANEL_UNLOCK_REGS	,	V_162
TRANS_STATE_ENABLE	,	V_255
intel_connector	,	V_744
credits	,	V_721
SDVO_PIPE_SEL_CHV	,	F_115
PIPECONF_DITHER_EN	,	V_932
intel_sanitize_crtc	,	F_978
new_state	,	V_1316
"initial plane fb obj %p\n"	,	L_57
"enabled"	,	L_220
i9xx_disable_pll	,	F_144
drm_modeset_is_locked	,	F_911
to_intel_plane	,	F_215
PLANE_CTL_FORMAT_RGB_565	,	V_338
SKL_CDCLK_PREPARE_FOR_CHANGE	,	V_695
DPLL_CTRL1_LINK_RATE	,	F_447
"PCode CDCLK freq set failed, (err %d, freq %d)\n"	,	L_103
req_cdclk	,	V_728
pci_bus_read_config_word	,	F_531
rps	,	V_570
INTEL_FRONTBUFFER_ALL_MASK	,	F_388
CLKCFG_FSB_1600	,	V_29
POWER_DOMAIN_PORT_DDI_C_LANES	,	V_620
out_hang	,	V_1206
PIPECONF_8BPC	,	V_248
blb_vco	,	V_798
intel_fbc_update	,	F_383
ironlake_get_lanes_required	,	F_507
intel_prepare_plane_fb	,	F_878
disable_fbc	,	V_596
intel_gen3_queue_flip	,	F_740
"mismatch in DDB state pipe %c cursor "	,	L_247
FDI_DP_PORT_WIDTH	,	F_295
lpt_pch_enable	,	F_350
ring	,	V_1163
ilk_do_mmio_flip	,	F_752
DIV_ROUND_UP	,	F_185
intel_pre_disable_primary	,	F_221
drm_atomic_helper_connector_reset	,	F_497
SKL_CRTC_INDEX	,	V_560
PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS	,	V_1274
"%s pitch (%u) must be at less than %d\n"	,	L_295
msleep	,	F_58
mode_changed	,	V_1218
intel_panel_use_ssc	,	F_543
dp_m_n	,	V_842
PLANE_CTL_FORMAT_XRGB_2101010	,	V_342
DSPCNTR	,	F_90
vlv_punit_read	,	F_457
base_bpp	,	V_1259
DRM_ROTATE_270	,	V_422
SPLL_PLL_ENABLE	,	V_1028
size_uv	,	V_300
intel_num_dvo_pipes	,	F_139
pnv_calc_dpll_params	,	F_34
"[modeset]"	,	L_272
i965gm_get_display_clock_speed	,	F_538
PIPEMISC_DITHER_6_BPC	,	V_1003
DRM_MODE_DPMS_OFF	,	V_1453
SPCNTR	,	F_97
valleyview_modeset_commit_cdclk	,	F_473
assert_shared_dpll_enabled	,	F_154
atomic	,	V_589
PCH_LVDS	,	V_155
transcoders	,	V_1464
GFP_KERNEL	,	V_746
intel_finish_page_flip_plane	,	F_264
enable_stall_check	,	V_1200
skl_dpll0_enable	,	F_442
MHz	,	F_505
drm_atomic_set_mode_for_crtc	,	F_981
"Staged freeing scaler id %d scaler_users = 0x%x\n"	,	L_83
MAX_CURSOR_WIDTH	,	V_1443
TRANS_DPLL_ENABLE	,	F_348
intel_get_shared_dpll	,	F_351
"[PLANE:%d] FB:%d unsupported scaling format 0x%x\n"	,	L_90
skl_detach_scalers	,	F_247
intel_finish_reset	,	F_271
intel_modeset_update_crtc_state	,	F_815
mutex_init	,	F_950
intel_enable_pipe	,	F_167
drm_mode_connector_attach_encoder	,	F_1017
mutex_unlock	,	F_4
"  SURF: %08x\n"	,	L_340
pll10	,	V_1251
intel_dpll_hw_state	,	V_138
DPLL_MD	,	F_133
intel_attached_encoder	,	F_700
dpd_is_edp	,	V_1363
ibx_pch_dpll_mode_set	,	F_872
intel_plane_funcs	,	V_1336
DSPADDR	,	F_224
pll_ratio	,	V_763
scaler_users	,	V_551
POWER_DOMAIN_PLLS	,	V_242
"pipe src size: %dx%d\n"	,	L_216
for_each_power_domain	,	F_425
get_display_clock_speed	,	V_656
PLANE_CTL_ROTATE_270	,	V_420
"disable %s (active %d, on? %d) for crtc %d\n"	,	L_46
intel_atomic_get_shared_dpll_state	,	F_352
DSPSURF	,	F_223
drm_gem_object_unreference_unlocked	,	F_691
PIPE_CONF_CHECK_CLOCK_FUZZY	,	F_829
FDI_RX_IMR	,	F_294
PLANE_POS	,	F_260
intel_shared_dpll_commit	,	F_354
skl_sanitize_cdclk	,	F_454
i915_gem_object_wait_rendering	,	F_879
mutex_lock	,	F_2
dspaddr_offset	,	V_385
I915_FORMAT_MOD_Y_TILED	,	V_271
intel_uncore_forcewake_put	,	F_653
ERR_PTR	,	F_682
intel_crtc_init	,	F_906
DPIO_M2DIV_MASK	,	V_858
intel_disable_pipe	,	F_174
sandybridge_pcode_read	,	F_449
CURSOR_Y_SHIFT	,	V_1106
drm_for_each_plane_mask	,	F_387
primary_get_hw_state	,	F_985
size_aligned	,	V_348
encoders_cloneable	,	F_794
view	,	V_275
intel_crtc_supports_double_wide	,	F_512
"Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%04x\n"	,	L_137
"[PLANE:%d] scaling with color key not allowed"	,	L_89
TRANSCODER_EDP	,	V_604
BXT_DE_PLL_PLL_ENABLE	,	V_669
IS_I85X	,	F_949
overlay	,	V_582
DPLLB_MODE_LVDS	,	V_890
crtc_state	,	V_44
SKL_DFSM_CDCLK_LIMIT_450	,	V_652
intel_framebuffer_pitch_for_width	,	F_685
i9xx_calc_dpll_params	,	F_36
WARN	,	F_6
palreg	,	V_578
pci_dev	,	V_1411
update_pipe	,	V_1286
mutex_lock_interruptible	,	F_858
pipe_config_supports_ips	,	F_509
transcoder_name	,	F_806
"Unsupported tiling 0x%llx!\n"	,	L_292
name	,	V_8
PLANE_CTL	,	F_96
PLLB_REF_INPUT_SPREADSPECTRUMIN	,	V_904
"FDI RX PLL assertion failure (expected %s, current %s)\n"	,	L_23
drm_atomic_helper_swap_state	,	F_863
dmi_id_list	,	V_1422
intel_modeset_all_pipes	,	F_846
for_each_intel_connector	,	F_800
D_COMP_COMP_DISABLE	,	V_1048
intel_trans_dp_port_sel	,	F_342
INTEL_GMCH_VGA_DISABLE	,	V_1462
color	,	V_1391
lowfreq_avail	,	V_836
"tiling_mode doesn't match fb modifier\n"	,	L_290
"checking fdi config on pipe %c, lanes %i\n"	,	L_123
intel_modeset_check_state	,	F_841
"Timed out waiting for IPS enable\n"	,	L_94
DRM_MODE_FLAG_PVSYNC	,	V_540
BLM_PWM_ENABLE	,	V_1033
cpt_verify_modeset	,	F_356
"clamping display bpp (was %d) to default limit of %d\n"	,	L_203
skl_ddb_allocation	,	V_1275
factor	,	V_1012
intel_dp_get_m_n	,	F_635
outb	,	F_963
valleyview_modeset_calc_cdclk	,	F_469
green	,	V_1108
"failed to pin boot fb on pipe %d\n"	,	L_325
BLC_PWM_PCH_CTL1	,	V_1035
DP_DETECTED	,	V_1357
intel_init_gt_powersave	,	F_997
target	,	V_92
DPLL_LOCK_VLV	,	V_214
enc_to_mst	,	F_419
clock2	,	V_1267
"applying pipe b force quirk\n"	,	L_303
i9xx_format_to_fourcc	,	F_201
FDI_RX_IIR	,	F_297
intel_quirk	,	V_1414
clock1	,	V_1266
drm_crtc_vblank_off	,	F_408
"pitch (%d) must match tiling stride (%d)\n"	,	L_298
ggtt_view	,	V_396
PIPECONF_DOUBLE_WIDE	,	V_263
adpa_pipe_enabled	,	F_120
HSYNC	,	F_331
max_cdclk_freq	,	V_647
"Changing CDCLK to %dKHz\n"	,	L_108
DRM_MODE_FLAG_INTERLACE	,	V_911
FDI_DP_PORT_WIDTH_SHIFT	,	V_1023
uint64_t	,	V_89
"\tscaler:%d src (%u, %u) %ux%u dst (%u, %u) %ux%u\n"	,	L_239
"Disabling SSC entirely\n"	,	L_149
waitqueue_active	,	F_315
GAMMA_MODE_MODE_SPLIT	,	V_577
broadwell_get_display_clock_speed	,	F_518
max_height	,	V_1438
DPIO_P2_SHIFT	,	V_860
g33_get_display_clock_speed	,	F_539
intel_gen2_queue_flip	,	F_736
intel_disable_primary_plane	,	F_886
clkcfg	,	V_20
loopfilter	,	V_867
drm_device	,	V_15
PIPECONF_COLOR_RANGE_SELECT	,	V_941
"asserting DPLL %s with no DPLL\n"	,	L_18
PCH_TRANS_VSYNCSHIFT	,	F_338
any_ms	,	V_1305
"Switching to FCLK failed\n"	,	L_170
intel_update_max_cdclk	,	F_430
intel_sdvo_init	,	F_925
intel_check_primary_plane	,	F_883
intel_crtc_has_pending_flip	,	F_280
phys_handle	,	V_1339
BXT_CDCLK_CD2X_DIV_SEL_4	,	V_661
broadwell_set_cdclk	,	F_659
intel_limits_ironlake_dac	,	V_60
assert_pipe	,	F_85
fbc	,	V_447
BXT_CDCLK_CD2X_DIV_SEL_1	,	V_664
DPIO_CHV_INT_COEFF_SHIFT	,	V_884
BXT_CDCLK_CD2X_DIV_SEL_2	,	V_662
lpt_reset_fdi_mphy	,	F_603
intel_wm_need_update	,	F_790
skl_cdclk_pcu_ready	,	F_448
desired_divisor	,	V_513
crtc_vdisplay	,	V_562
link_m	,	V_826
link_n	,	V_827
free_work	,	V_1207
crtc	,	V_38
DRM_FORMAT_YVYU	,	V_409
HAS_PCH_IBX	,	F_106
pipesrc	,	V_1172
PAGE_SIZE	,	V_293
DRM_FORMAT_ARGB8888	,	V_341
drm_rect_width	,	F_253
lcpll	,	V_765
pipeconf_val	,	V_245
i915gm_get_display_clock_speed	,	F_528
CURPOS	,	F_678
wait_for_atomic_us	,	F_604
to_intel_bo	,	F_944
DPLL_INTEGRATED_CRI_CLK_VLV	,	V_223
update_sprite_watermarks	,	V_1228
"applying inverted panel brightness quirk\n"	,	L_305
intel_scaler	,	V_1342
post_disable	,	V_609
"Couldn't find PLL settings for mode!\n"	,	L_143
DREF_CPU_SOURCE_OUTPUT_DISABLE	,	V_977
flags	,	V_355
vlv_get_cck_clock_hpll	,	F_5
I915_GGTT_VIEW_NORMAL	,	V_309
"unknown plane in flip command\n"	,	L_194
ironlake_get_initial_plane_config	,	F_641
I965_PIPECONF_ACTIVE	,	V_128
enabled	,	V_129
HBLANK	,	F_329
stride_alignment	,	V_1397
"  SRC: %08x\n"	,	L_332
"atomic encoder doesn't match attached encoder\n"	,	L_119
INT_MAX	,	V_109
stride_mult	,	V_1017
intel_disable_gt_powersave	,	F_1004
drm_atomic_commit	,	F_491
num_pipes	,	V_749
spin_unlock_irq	,	F_276
"%s hw state readout: crtc_mask 0x%08x, on %i\n"	,	L_319
cxsr_allowed	,	V_592
DPIO_CHV_TDC_TARGET_CNT_MASK	,	V_886
DPLL_ID_SPLL	,	V_1078
display	,	V_449
"no such CRTC id\n"	,	L_284
intel_setup_overlay	,	F_998
GC_CLOCK_CONTROL_MASK	,	V_789
intel_ddi_pll_select	,	F_663
intel_crtc_update_cursor	,	F_677
interruptible	,	V_584
intel_pipe_has_type	,	F_21
"setting up %s\n"	,	L_43
intel_init_clock_gating	,	F_966
has_pch_encoder	,	V_261
width	,	V_354
intel_find_initial_plane_obj	,	F_214
vtotal	,	V_924
IS_HSW_ULT	,	F_520
"dpll_hw_state: dpll: 0x%x, dpll_md: 0x%x, "	,	L_230
"pll on state mismatch (expected %i, found %i)\n"	,	L_266
"  HBLANK: %08x\n"	,	L_347
do_intel_finish_page_flip	,	F_724
IS_MOBILE	,	F_128
num	,	V_813
bxt_get_ddi_pll	,	F_664
TRANS_DDI_FUNC_ENABLE	,	V_141
mode_cmd	,	V_346
"probing SDVOB\n"	,	L_285
"  POS: %08x\n"	,	L_338
vlv_PLL_is_optimal	,	F_46
BUNIT_REG_BISOC	,	V_714
intel_connector_check_state	,	F_495
panel_use_ssc	,	V_828
PCH_PP_STATUS	,	V_1030
intel_crtc_has_encoders	,	F_977
gpu_error	,	V_455
intel_cleanup_gt_powersave	,	F_1013
freq_320	,	V_720
chv_compute_dpll	,	F_573
PLANE_CTL_YUV422_YVYU	,	V_410
used_ports	,	V_1257
"enabling pipe %c\n"	,	L_52
for_each_pipe	,	F_93
visible	,	V_361
drm_pending_vblank_event	,	V_1203
power_domain_on	,	V_1469
intel_limits_i8xx_dvo	,	V_77
PIPE_CONF_CHECK_M_N	,	F_825
UTIL_PIN_ENABLE	,	V_1038
"  HTOTAL: %08x\n"	,	L_346
ffs	,	F_708
skylake_get_pfit_config	,	F_637
check_single_encoder_cloning	,	F_795
intel_complete_page_flips	,	F_262
SBI_SSCDIVINTPHASE_PROPAGATE	,	V_519
dpll_set	,	V_546
SKL_MIN_SRC_W	,	V_552
PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT	,	V_1014
skl_update_scaler_plane	,	F_359
cdctl	,	V_705
fdi_dotclock	,	V_752
SKL_DFSM_CDCLK_LIMIT_MASK	,	V_649
chv_crtc_clock_get	,	F_598
"requested cdclk (%d kHz) exceeds max (%d kHz)\n"	,	L_181
ironlake_get_pipe_config	,	F_642
MI_WAIT_FOR_PLANE_B_FLIP	,	V_1165
POWER_DOMAIN_PIPE_A	,	V_729
pnv_vco	,	V_799
DPIO_AFC_RECAL	,	V_888
valleyview_calc_cdclk	,	F_463
intel_update_pipe_config	,	F_283
"creating tmp fb for load-detection\n"	,	L_187
SKL_MIN_SRC_H	,	V_553
drm_connector	,	V_46
"dp: %i, lanes: %i, gmch_m2: %u, gmch_n2: %u, link_m2: %u, link_n2: %u, tu2: %u\n"	,	L_211
lvds_ssc_freq	,	V_832
lcpll1	,	V_704
"adjusted mode:\n"	,	L_214
err_printf	,	F_1024
intel_framebuffer	,	V_951
PORT_TRANS_SEL_CPT	,	F_118
intel_fdi_normal_train	,	F_290
VLV_DP_B	,	V_1375
PIPEMISC_DITHER_8_BPC	,	V_1004
VLV_DP_C	,	V_1377
POWER_DOMAIN_VGA	,	V_1454
intel_fill_fb_ggtt_view	,	F_183
HSW_CDCLK_LIMIT	,	V_654
unpin_work_count	,	V_494
lpt_enable_clkout_dp	,	F_606
addr	,	V_1199
RAWCLK_FREQ_MASK	,	V_19
DPLL_CTRL1_OVERRIDE	,	F_446
hpd_irq_setup	,	V_453
DPIO_CHV_P1_DIV_SHIFT	,	V_872
resv	,	V_1192
DSPLINOFF	,	F_233
int_crt_support	,	V_1362
INTEL_OUTPUT_DISPLAYPORT	,	V_525
frontbuffer_bit	,	V_374
"Max dotclock rate: %d kHz\n"	,	L_97
PCH_DREF_CONTROL	,	V_181
"reusing fbdev for load-detection framebuffer\n"	,	L_188
queue_work	,	F_312
hsw_read_dcomp	,	F_647
GC_DISPLAY_CLOCK_333_MHZ_PNV	,	V_777
other_crtc	,	V_747
"probing HDMI on SDVOC\n"	,	L_288
limited_color_range	,	V_940
HAS_PIPE_CXSR	,	F_593
plane	,	V_171
"[CRTC:%d]%s config %p for pipe %c\n"	,	L_206
atomic_set	,	F_735
intel_fb_obj	,	F_190
pll_dw1	,	V_956
pll_dw0	,	V_955
cntl	,	V_1088
x_offset	,	V_428
cursor_size_ok	,	F_679
pll_dw3	,	V_958
pll_dw2	,	V_957
SBI_SSCDIVINTPHASE_DIVSEL	,	F_321
DRM_DEBUG_ATOMIC	,	F_793
error_ppm	,	V_106
"Unsupported divider value\n"	,	L_140
FDI_TX_ENHANCE_FRAME_ENABLE	,	V_463
DPLL_PORTC_READY_MASK	,	V_234
cpu_fifo_underrun_disabled	,	V_1450
intel_unpin_fb_obj	,	F_198
i9xx_misc_get_display_clock_speed	,	F_525
IS_I915G	,	F_513
PANEL_POWER_ON	,	V_160
HAS_PCH_SPLIT	,	F_10
CDCLK_FREQ_SEL_MASK	,	V_686
EIO	,	V_1214
tmp_state	,	V_1258
diff	,	V_1268
CONFIG_DRM_FBDEV_EMULATION	,	F_693
PS_SCALER_MODE_DYN	,	V_1343
intel_unpin_work	,	V_495
link_bw	,	V_751
DPIO_CHV_INT_LOCK_THRESHOLD_MASK	,	V_880
DRM_FORMAT_MOD_NONE	,	V_269
QUIRK_BACKLIGHT_PRESENT	,	V_1408
base_aligned	,	V_347
LVDS_PIPEB_SELECT	,	V_156
i915_reset_in_progress	,	F_281
"invalid fdi lane config on pipe %c: %i lanes\n"	,	L_124
RCS	,	V_1181
TRANS_DP_PORT_SEL_MASK	,	V_188
put_domains	,	V_641
"plane %d assertion failure, should be off on pipe %c but is still active\n"	,	L_30
find_dpll	,	V_944
skl_plane_ctl_format	,	F_248
drm_atomic_set_crtc_for_plane	,	F_697
PCH_ADPA	,	V_208
intel_has_pending_fb_unpin	,	F_306
PCH_SDVOB	,	V_1373
intel_init_quirks	,	F_958
"  CONF: %08x\n"	,	L_345
quirk_backlight_present	,	F_956
ironlake_set_pipeconf	,	F_394
"PCH GTC enabled\n"	,	L_167
EBUSY	,	V_311
intel_prepare_shared_dpll	,	F_150
sel	,	V_529
DREF_NONSPREAD_SOURCE_ENABLE	,	V_971
skl_do_mmio_flip	,	F_751
hw_lock	,	V_571
PANEL_UNLOCK_MASK	,	V_161
INIT_WORK	,	F_763
"Panel power on\n"	,	L_162
sw_config	,	V_1285
fourcc	,	V_949
skylake_pfit_enable	,	F_287
crtc_hblank_start	,	V_913
CURSOR_MODE	,	V_164
intel_pipe_config_compare	,	F_821
"IBX PCH hdmi port still using transcoder B\n"	,	L_37
i915_gem_object_create_stolen_for_preallocated	,	F_207
scanline_offset	,	V_1292
pll6	,	V_1248
vlv_program_pfi_credits	,	F_471
pll0	,	V_1244
pll1	,	V_1245
uv_start_page	,	V_397
pll2	,	V_1246
PCH_FP0	,	F_870
pll3	,	V_1247
PCH_FP1	,	F_871
intel_mark_busy	,	F_711
ibx_pch_dpll_disable	,	F_874
I915_NUM_PLLS	,	V_1315
pll8	,	V_1249
config	,	V_115
pll9	,	V_1250
ilk_wm_get_hw_state	,	F_993
DRM_DEBUG_KMS	,	F_153
intel_runtime_pm_put	,	F_196
drmmode_crtc	,	V_1351
i9xx_pfit_disable	,	F_484
DPLL_CTRL1_LINK_RATE_810	,	V_691
intel_psr_init	,	F_931
fmt	,	T_10
intel_modeset_checks	,	F_849
fastboot	,	V_1307
DP_PIPE_SELECT_CHV	,	F_112
SBI_SSCDIVINTPHASE_DIVSEL_MASK	,	V_516
"for crtc_state = %p scaler_id = %d\n"	,	L_93
HPLLVCO_MOBILE	,	V_804
DP_PORT_EN	,	V_186
TRANS_DP_OUTPUT_ENABLE	,	V_537
in_interrupt	,	F_771
INTEL_FRONTBUFFER_CURSOR	,	F_905
drm_crtc_vblank_put	,	F_104
dslreg	,	V_547
intel_teardown_gmbus	,	F_1014
vco_freq	,	V_4
intel_primary_plane_create	,	F_891
intel_shared_dpll	,	V_134
calculated_clock	,	V_104
I915_FORMAT_MOD_Yf_TILED	,	V_272
fp1	,	V_733
fp0	,	V_732
gen6_rps_busy	,	F_713
fp2	,	V_835
i9xx_compute_dpll	,	F_584
broxton_get_display_clock_speed	,	F_517
was_crtc_enabled	,	V_1219
target_clock	,	V_110
"czclk"	,	L_2
ndelay	,	F_650
hdmi_pipe_enabled	,	F_113
INTEL_OUTPUT_DSI	,	V_632
WRPLL_CTL	,	F_645
CCK_CZ_CLOCK_CONTROL	,	V_32
DRM_ERROR	,	F_132
dot_limit	,	V_95
adjust	,	V_1271
line_mask	,	V_124
SBI_SSCDIVINTPHASE_INCVAL	,	F_323
fb	,	V_114
i915_mutex_lock_interruptible	,	F_684
intel_display_suspend	,	F_270
"FDI train 1 fail on vswing %d\n"	,	L_69
intel_opregion_notify_encoder	,	F_406
SOUTH_DSPCLK_GATE_D	,	V_1053
cursor	,	V_1089
work_struct	,	V_1149
SKL_PS_WIN_POS	,	F_245
reset_counter	,	V_456
DPIO_POST_DIV_HDMIDP	,	V_863
power_domain_mask	,	V_1081
"Encoder connected to wrong pipe %c\n"	,	L_258
fp	,	V_834
"  CNTR: %08x\n"	,	L_335
intel_shared_dpll_init	,	F_876
ironlake_check_encoder_dotclock	,	F_842
"Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%08x\n"	,	L_138
pipe_required_fdi_lanes	,	F_501
drm_modeset_lock_all	,	F_269
DPIO_CHV_INT_LOCK_THRESHOLD_SHIFT	,	V_882
PLL_REF_SDVO_HDMI_MULTIPLIER_MASK	,	V_1025
INTEL_OUTPUT_DVO	,	V_76
pgm_ratios	,	V_616
"vco out of range\n"	,	L_11
i8xx_primary_formats	,	V_1335
intel_disable_cursor_plane	,	F_902
"Preparing state failed with %i\n"	,	L_275
GC_CLOCK_100_133	,	V_794
lpt_init_pch_refclk	,	F_611
i915_gem_obj_to_ggtt_view	,	F_240
"Cursor [%d]:\n"	,	L_342
scalers	,	V_401
intel_dp_init	,	F_924
intel_fb_stride_alignment	,	F_238
obj	,	V_303
FDI_FS_ERRC_ENABLE	,	V_468
"Something enabled VGA plane, disabling it\n"	,	L_317
intel_sanitize_encoder	,	F_982
intel_disable_shared_dpll	,	F_156
PIPECONF_BPC_MASK	,	V_247
"FDI dotclock and encoder dotclock mismatch, fdi: %i, encoder: %i\n"	,	L_270
intel_irqs_enabled	,	F_646
PORT_A	,	V_617
"[ENCODER:%d:%s] has active connectors but no active pipe!\n"	,	L_315
PORT_E	,	V_622
PORT_D	,	V_235
PORT_C	,	V_233
PORT_B	,	V_231
sprite_name	,	F_98
ibx_assert_pch_refclk_enabled	,	F_105
crtc_hdisplay	,	V_561
DPIO_CHV_K_DIV_SHIFT	,	V_874
MISSING_CASE	,	F_180
fb_modifier	,	V_291
intel_ddi_enable_pipe_clock	,	F_402
"FDI mPHY reset de-assert timeout\n"	,	L_151
g4x_find_best_dpll	,	F_45
mutex_is_locked	,	F_191
bits_per_pixel	,	V_391
drm_atomic_helper_cleanup_planes	,	F_861
intel_limits_vlv	,	V_73
"Power well on\n"	,	L_158
dev_priv	,	V_2
skylake_update_primary_plane	,	F_251
DPLL_FPA01_P1_POST_DIV_MASK_I830	,	V_1143
min_scale	,	V_1325
context	,	V_1238
FDI_RX_SYMBOL_LOCK	,	V_471
id	,	V_241
PLANE_CTL_TILED_MASK	,	V_1020
"mismatch in DDB state pipe %c plane %d "	,	L_245
"Kicking stuck page flip: queued at %d, now %d\n"	,	L_195
intel_fb_funcs	,	V_1400
FDI_MPHY_IOSFSB_RESET_CTL	,	V_980
PLL_REF_INPUT_MASK	,	V_1127
"cdclk requested %d kHz but got %d kHz\n"	,	L_180
intel_load_detect_pipe	,	V_1113
surface	,	V_1471
PLANE_OFFSET	,	F_255
"disabled"	,	L_221
"en"	,	L_75
FP_CB_TUNE	,	V_1013
skl_wm_get_hw_state	,	F_992
params	,	V_281
"failed to disable transcoder %c\n"	,	L_50
i915_ggtt_view	,	V_274
drm_modeset_acquire_ctx	,	V_738
DREF_NONSPREAD_SOURCE_MASK	,	V_183
skl_cdclk_wait_for_pcu_ready	,	F_450
IS_BROXTON	,	F_30
planes_changed	,	V_1313
has_cpu_edp	,	V_965
i830_get_display_clock_speed	,	F_533
"[hw state]"	,	L_260
intel_finish_crtc_commit	,	F_888
"linear"	,	L_297
i915_gem_request_cancel	,	F_787
LCPLL_CLK_FREQ_337_5_BDW	,	V_771
GCFGC	,	V_774
drm_framebuffer_unregister_private	,	F_706
ALIGN	,	F_182
intel_limits_i9xx_lvds	,	V_74
ivb_manual_fdi_link_train	,	F_301
"CRTC bw constrained, retrying\n"	,	L_243
drm_atomic_get_crtc_state	,	F_489
PIPE_DATA_N_G4X	,	F_563
GC_DISPLAY_CLOCK_200_MHZ_PNV	,	V_779
"num_scalers: %d, scaler_users: 0x%x, scaler_id: %d\n"	,	L_217
u16	,	T_7
PIPE_B	,	V_157
PIPE_A	,	V_148
"no pipe available for load-detect\n"	,	L_186
crtc_hblank_end	,	V_914
intel_pipe_update_end	,	F_755
PIPE_C	,	V_524
drm_gem_object_unreference	,	F_210
SKL_MAX_DST_W	,	V_558
m1	,	V_88
m2	,	V_80
flush_scheduled_work	,	F_1010
VLV_PLL_DW10	,	F_569
VLV_PLL_DW11	,	F_572
"WRPLL1 enabled\n"	,	L_160
PFIT_ENABLE	,	V_614
ctg_vco	,	V_802
DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW	,	V_894
to_i915	,	F_204
intel_tv_init	,	F_930
expected_mask	,	V_228
i915_gem_object_unpin_from_display_plane	,	F_197
SBI_SSCDIVINTPHASE	,	V_994
intel_display_power_put	,	F_88
power_well_driver	,	V_1468
SKL_MAX_DST_H	,	V_559
ironlake_pch_transcoder_set_timings	,	F_325
default_credits	,	V_722
wait_event_interruptible_timeout	,	F_316
POWER_DOMAIN_PIPE_PANEL_FITTER	,	F_423
SP_ENABLE	,	V_178
SBI_SSCDIVINTPHASE_INCVAL_MASK	,	V_517
hsync_end	,	V_923
n2	,	V_1269
intel_hpll_vco	,	F_534
has_drrs	,	V_840
possible_crtcs	,	V_1123
i915_vma	,	V_392
vlv_force_pll_on	,	F_582
pdev	,	V_773
dmi_check_system	,	F_959
for_each_encoder_on_crtc	,	F_22
drm_encoder	,	V_743
drm_mode_copy	,	F_703
drm_crtc_vblank_reset	,	F_979
port_mask	,	V_229
PUNIT_REG_DSPFREQ	,	V_708
hsw_disable_pc8	,	F_655
"ddi_pll_sel: %u; dpll_hw_state: "	,	L_227
u32	,	T_1
SBI_GEN0_CFG_BUFFENABLE_DISABLE	,	V_989
PP_CONTROL	,	V_158
I915_FORMAT_MOD_X_TILED	,	V_270
limit	,	V_54
"failed to set mode on load-detect pipe\n"	,	L_190
CHV_CMN_DW14	,	F_137
CHV_CMN_DW13	,	F_574
locked	,	V_149
intel_cleanup_plane_fb	,	F_881
"(expected %i, found %i)\n"	,	L_252
mm	,	V_583
"PCH LVDS enabled on transcoder %c, should be disabled\n"	,	L_39
DISPPLANE_TRICKLE_FEED_DISABLE	,	V_384
intel_enable_pipe_a	,	F_975
FDI_RX_BIT_LOCK	,	V_472
"off"	,	L_15
ironlake_fdi_disable	,	F_305
BXT_DE_PLL_RATIO_MASK	,	V_672
entry	,	V_1355
"s"	,	L_310
intel_display_set_init_power	,	F_994
"  BASE: %08x\n"	,	L_343
sr1	,	V_1423
DPLL_FPA01_P1_POST_DIV_SHIFT	,	V_895
I915_STATE_WARN	,	F_66
POWER_DOMAIN_PORT_DDI_E_LANES	,	V_623
spin_lock_irqsave	,	F_725
"cursor on pipe %c assertion failure (expected %s, current %s)\n"	,	L_25
DREF_SSC1_ENABLE	,	V_973
DRM_PLANE_TYPE_CURSOR	,	V_1224
intel_set_cpu_fifo_underrun_reporting	,	F_347
intel_gen7_queue_flip	,	F_743
DPLL_MD_UDI_MULTIPLIER_SHIFT	,	V_847
disable_cxsr	,	V_599
p1	,	V_82
p2	,	V_83
DPIO_CHV_TDC_TARGET_CNT_SHIFT	,	V_887
"pll0: 0x%x, pll1: 0x%x, pll2: 0x%x, pll3: 0x%x, "	,	L_225
drm_crtc_state	,	V_35
intel_set_pipe_csc	,	F_285
i915_gem_object_get_fence	,	F_194
vlv_compute_dpll	,	F_566
PLANE_CTL_YUV422_VYUY	,	V_414
"pch pfit: pos: 0x%08x, size: 0x%08x, %s\n"	,	L_219
"attempting to use a userptr for a framebuffer, denied\n"	,	L_289
drm_framebuffer	,	V_276
"Updating pipe size %ix%i -&gt; %ix%i\n"	,	L_59
POWER_DOMAIN_PORT_DDI_D_LANES	,	V_621
for_each_connector_in_state	,	F_24
assert_pll	,	F_64
bpc	,	V_534
intel_limits_ironlake_single_lvds_100m	,	V_58
conn_state	,	V_745
pre_disable_primary	,	V_598
ok	,	V_942
on	,	V_239
bpp	,	V_1010
bps	,	V_1011
src	,	V_440
control	,	V_612
intel_pipe_set_base_atomic	,	F_261
cdclk_sel	,	V_806
cleanup_pending	,	V_1210
dspcntr	,	V_376
QUIRK_PIPEB_FORCE	,	V_169
u64	,	T_6
offsets	,	V_290
pf	,	V_1171
PLANE_CTL_ENABLE	,	V_177
FDI_LINK_TRAIN_NONE_IVB	,	V_462
VGA_FAST_MODE_DISABLE	,	V_725
broxton_modeset_commit_cdclk	,	F_657
handles	,	V_1403
DPLL_EXT_BUFFER_ENABLE_VLV	,	V_845
PIPEMISC_DITHER_TYPE_SP	,	V_1008
I915_TILING_X	,	V_352
TRANS_DPLLB_SEL	,	F_349
assert_pipe_enabled	,	F_293
I915_WRITE	,	F_129
width_pages_uv	,	V_298
in_use	,	V_402
FDI_RX_TUSIZE1	,	F_345
plane_size	,	V_427
TRANS_DDI_PORT_SHIFT	,	V_1080
DPLL_CTRL1_SSC	,	F_444
DPIO_CHV_GAIN_CTRL_SHIFT	,	V_885
pi_value	,	V_515
ADPA_PIPE_SELECT	,	F_121
SDVO_MULTIPLIER_MASK	,	V_962
VLV_PLL_DW9	,	F_548
intel_rotation_90_or_270	,	F_184
intel_ring_begin	,	F_737
intel_state	,	V_1298
VLV_PLL_DW5	,	F_570
HAS_PCH_CPT	,	F_107
HAS_GMCH_DISPLAY	,	F_170
VLV_PLL_DW7	,	F_571
VLV_PLL_DW8	,	F_567
"STANDARD"	,	L_236
old_intel_state	,	V_1322
"scaler_user index %u.%u: src %ux%u dst %ux%u "	,	L_84
pipe_bpp	,	V_754
I915_TILING_Y	,	V_1398
VLV_PLL_DW3	,	F_568
dp_pipe_enabled	,	F_110
lvds_border_bits	,	V_947
pll_enab	,	V_764
old	,	V_1114
smp_wmb	,	F_734
intel_mode_from_pipe_config	,	F_589
PIPECONF_10BPC	,	V_935
RETRY	,	V_756
ibx_pch_dpll_enable	,	F_873
skl_boot_cdclk	,	V_703
intel_display_resume	,	F_277
intel_crtc_mode_get	,	F_710
node	,	V_394
DPLL_CTRL1_LINK_RATE_2160	,	V_762
"  VSYNC: %08x\n"	,	L_351
DRM_PLANE_TYPE_OVERLAY	,	V_1226
drm_mode_config_init	,	F_969
FP_M1_DIV_MASK	,	V_1129
skl_format_to_fourcc	,	F_202
device	,	V_1416
reservation_object_test_signaled_rcu	,	F_749
POWER_DOMAIN_PORT_DDI_A_LANES	,	V_618
POWER_DOMAIN_PORT_DSI	,	V_633
link_clock	,	V_820
VSYNCSHIFT	,	F_339
to_intel_plane_state	,	F_219
hw_state	,	V_139
FDI_LINK_TRAIN_PATTERN_2_CPT	,	V_486
PCI_DEVFN	,	F_532
INTEL_OUTPUT_EDP	,	V_526
drm_mode_set_crtcinfo	,	F_814
display_info	,	V_1233
lpt_disable_pch_transcoder	,	F_166
intel_get_pipe_from_connector	,	F_910
PLANE_CTL_TILED_YF	,	V_417
INTEL_GMCH_CTRL	,	V_1459
"Switching back to LCPLL failed\n"	,	L_174
pipe_config	,	V_212
drm_framebuffer_unreference	,	F_212
"FDI mPHY reset assert timeout\n"	,	L_150
sscdivintphase	,	V_992
intel_wait_for_pipe_off	,	F_59
INTEL_INFO	,	F_60
old_fb	,	V_1151
cur_state	,	V_130
atomic_read	,	F_282
u8	,	T_13
"%s PLANE:%d plane: %u.%u idx: %d "	,	L_233
hweight32	,	F_840
uint32_t	,	T_2
panel_pipe	,	V_147
drm_rect_height	,	F_254
intel_crtc_disable_planes	,	F_386
"DPLL0 not locked\n"	,	L_107
check_plane	,	V_1332
DREF_SUPERSPREAD_SOURCE_MASK	,	V_184
SBI_SSCDIVINTPHASE6	,	V_518
load_detect_temp	,	V_1120
INTEL_OUTPUT_ANALOG	,	V_64
i9xx_dpll_compute_m	,	F_35
i9xx_update_primary_plane	,	F_222
i915_mmio_reg_offset	,	F_123
"dis"	,	L_76
cursor_height	,	V_1440
max_n	,	V_100
HAS_PCH_LPT_LP	,	F_607
has_lvds	,	V_964
bus	,	V_787
tu	,	V_823
DPIO_POST_DIV_SHIFT	,	V_864
mode_set_atomic	,	V_446
gen6_rps_idle	,	F_715
intel_setup_outputs	,	F_919
"fdi link bw constraint, reducing pipe bpp to %i\n"	,	L_129
frequency	,	V_658
ctrl1	,	V_1071
intel_frontbuffer_flip_prepare	,	F_785
"PCode CDCLK freq change notify failed (err %d, freq %d)\n"	,	L_100
hsync_start	,	V_922
PLANE_CTL_ROTATE_90	,	V_423
transcoder	,	V_118
MI_LOAD_REGISTER_IMM	,	F_746
plane_to_crtc_mapping	,	V_1154
"  HSYNC: %08x\n"	,	L_348
lpt_program_fdi_mphy	,	F_605
"failed to read control word\n"	,	L_326
drm_display_mode	,	V_533
DPLL_SDVO_HIGH_SPEED	,	V_893
is_sdvo	,	V_889
CLKCFG	,	V_21
intel_limits_i9xx_sdvo	,	V_68
"port clock: %d\n"	,	L_215
"using %s for pipe %c\n"	,	L_80
turn_off	,	V_1221
MI_WAIT_FOR_EVENT	,	V_1167
LGC_PALETTE	,	F_373
"disabling pfit, current: 0x%08x\n"	,	L_114
VLV_PLL_DW9_BCAST	,	V_855
pixel_multiplier	,	V_605
other_crtc_state	,	V_748
SKL_DFSM	,	V_648
x1	,	V_441
i9xx_select_p2_div	,	F_42
intel_crtc_restore_mode	,	F_867
pnv_dpll_compute_fp	,	F_544
"Unknown platform. Assuming 133 MHz CDCLK\n"	,	L_301
disable_lp_wm	,	V_1227
DRM_ROTATE_180	,	V_386
intel_ddi_enable_transcoder_func	,	F_404
DRM_MODE_DPMS_ON	,	V_1121
BUG_ON	,	F_142
MAX_SCHEDULE_TIMEOUT	,	V_1198
pending	,	V_454
"buffer is too small\n"	,	L_280
intel_pipe_will_have_type	,	F_23
SKL_DFSM_CDCLK_LIMIT_540	,	V_651
M2_N2	,	V_844
"[CRTC:%d] hw state readout: %s\n"	,	L_318
D_COMP_HSW	,	V_1041
intel_crtc_atomic_check	,	F_797
"Removing stuck page flip\n"	,	L_72
ironlake_compute_dpll	,	F_630
"LP PCH doesn't have FDI\n"	,	L_153
intel_modeset_cleanup	,	F_1003
"disabling pipe %c\n"	,	L_53
wm	,	V_585
wq	,	V_499
DERRMR_PIPEC_PRI_FLIP_DONE	,	V_1185
acquire_ctx	,	V_740
"mode\n"	,	L_193
drm_atomic_helper_wait_for_vblanks	,	F_866
intel_compute_max_dotclk	,	F_429
connector_mask	,	V_1449
DSPSURFLIVE	,	F_730
"DPLL %d failed to lock\n"	,	L_40
drm_mode_fb_cmd2	,	V_345
"[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n"	,	L_185
DSPFREQSTAT_SHIFT_CHV	,	V_718
port_clock	,	V_866
DISPPLANE_SEL_PIPE_B	,	V_379
pcsdw12	,	V_1252
DRM_FORMAT_XRGB8888	,	V_329
"failed to attach phys object\n"	,	L_278
"CRTC:%d using pre-allocated %s\n"	,	L_77
CURSOR_MODE_256_ARGB_AX	,	V_1099
intel_encoder	,	V_41
INTELPllInvalid	,	F_41
intel_set_pch_fifo_underrun_reporting	,	F_390
HSW_NDE_RSTWRN_OPT	,	V_675
conn	,	V_1456
TRANS_DDI_EDP_INPUT_A_ON	,	V_1085
connector_state	,	V_49
lut_b	,	V_581
DPLL_ID_PCH_PLL_A	,	V_1024
TU_SIZE	,	F_551
DPLL_ID_PCH_PLL_B	,	V_531
hwmode	,	V_1265
conf	,	V_1476
VTOTAL	,	F_333
modeset_calc_cdclk	,	V_1296
FDI_LINK_TRAIN_NORMAL_CPT	,	V_466
"\tFB:%d, fb = %ux%u format = 0x%x"	,	L_238
get_config	,	V_1288
max_pixclk	,	V_719
possible_crtc	,	V_1115
PIPE_CONF_CHECK_FLAGS	,	F_828
"requested mode:\n"	,	L_213
shared_dplls	,	V_136
lut_r	,	V_579
DIV_ROUND_CLOSEST	,	F_7
PCH_PP_ON_DELAYS	,	V_152
intel_pch_rawclk	,	F_8
lut_g	,	V_580
intel_fbc_disable_crtc	,	F_409
SKL_MAX_SRC_H	,	V_557
UTIL_PIN_CTL	,	V_1037
intel_framebuffer_size_for_mode	,	F_686
i915_gem_object_pin_to_display_plane	,	F_193
assert_panel_unlocked	,	F_78
i915_ggtt_view_normal	,	V_284
width_pages	,	V_294
chv_prepare_pll	,	F_478
CSC_BLACK_SCREEN_OFFSET	,	V_1001
lvds_use_ssc	,	V_830
intel_pch_transcoder_set_m_n	,	F_549
assert_fdi_tx	,	F_70
cmn_dw13	,	V_954
DPLL	,	F_65
assert_fdi_rx_enabled	,	F_160
SKL_MAX_SRC_W	,	V_556
ckey	,	V_563
bios_lvds_use_ssc	,	V_1436
"FDI train 2 done.\n"	,	L_63
intel_compare_m_n	,	F_818
PS_FILTER_MEDIUM	,	V_565
port_to_aux_power_domain	,	F_417
sdvo_tv_clock	,	V_902
DISPPLANE_PIPE_CSC_ENABLE	,	V_390
PF_WIN_SZ	,	F_364
exact	,	V_1270
TRANS_DP_PORT_SEL_B	,	V_203
force	,	V_608
intel_plane_atomic_calc_changes	,	F_792
CLKCFG_FSB_1067	,	V_27
TRANS_DP_PORT_SEL_C	,	V_205
TRANS_DP_PORT_SEL_D	,	V_207
stride_div	,	V_425
bridge_dev	,	V_1461
trace_i915_flip_request	,	F_786
kfree	,	F_216
ilk_max_pixel_rate	,	F_658
I915_STATE_WARN_ON	,	F_102
drm_gem_handle_create	,	F_936
"D_COMP RCOMP still in progress\n"	,	L_172
MI_DISPLAY_FLIP_PLANE	,	F_739
FDI_RX_FDI_DELAY_90	,	V_483
out	,	V_960
gen	,	V_127
LVDS_CLKB_POWER_UP	,	V_1142
drm_crtc_helper_add	,	F_909
intel_alloc_initial_plane_obj	,	F_203
DPLLB_MODE_DAC_SERIAL	,	V_891
LCPLL_CLK_FREQ_450	,	V_769
source_encoder	,	V_1230
drm_plane_index	,	F_220
"probing HDMI on SDVOB\n"	,	L_286
i9xx_get_refclk	,	F_53
PLANE_CTL_FORMAT_XRGB_8888	,	V_339
PLANE_CTL_YUV422_YUYV	,	V_408
"p1 out of range\n"	,	L_5
"Couldn't disable DPLL0\n"	,	L_111
cpt_set_fdi_bc_bifurcation	,	F_340
auxdiv	,	V_509
to_intel_framebuffer	,	F_209
PCH_TRANS_VSYNC	,	F_336
i915_gem_object_unpin_fence	,	F_199
assert_fdi_rx	,	F_74
drm_modeset_legacy_acquire_ctx	,	F_788
"[PLANE:%i] visible %i -&gt; %i, off %i, on %i, ms %i\n"	,	L_199
CURSOR_PIPE_CSC_ENABLE	,	V_1100
assert_pipe_disabled	,	F_127
CDCLK_FREQ_DECIMAL_MASK	,	V_667
SFUSE_STRAP_DDIC_DETECTED	,	V_1366
EINVAL	,	V_307
"pll enabled crtcs mismatch (expected %i, found %i)\n"	,	L_268
DISPPLANE_PIXFORMAT_MASK	,	V_953
PIPECONF_INTERLACE_W_SYNC_SHIFT	,	V_938
depth	,	V_1111
intel_lvds_init	,	F_920
CHV_BLEND	,	F_475
assert_fdi_tx_pll_enabled	,	F_76
DRM_MODE_FLAG_NVSYNC	,	V_1261
hsw_write_dcomp	,	F_648
IS_GM45	,	F_535
intel_display_power_get_if_enabled	,	F_87
DP_PIPE_MASK	,	V_190
ironlake_pfit_disable	,	F_289
intel_gen4_compute_page_offset	,	F_200
sanitize	,	V_706
with_fdi	,	V_984
ironlake_pch_enable	,	F_344
PIPE_LINK_M_G4X	,	F_564
data	,	V_1057
FDI_LINK_TRAIN_PATTERN_1_IVB	,	V_489
MCURSOR_GAMMA_ENABLE	,	V_1096
pstate	,	V_1300
CCK_FUSE_REG	,	V_6
PLANE_CTL_ROTATE_180	,	V_421
lower_32_bits	,	F_242
CRTC_STEREO_DOUBLE	,	V_1263
IS_BDW_ULT	,	F_434
"PCH refclk assertion failure, should be active but is disabled\n"	,	L_32
pch_fifo_underrun_disabled	,	V_1451
intel_do_mmio_flip	,	F_753
i9xx_set_pll_dividers	,	F_480
I915_READ_NOTRACE	,	F_368
DPIO_CHV_FEEDFWD_GAIN_SHIFT	,	V_879
ironlake_disable_pch_transcoder	,	F_163
lvds	,	V_1140
LVDS_PIPE_MASK	,	V_197
drm_mode_config_cleanup	,	F_1011
IS_BDW_ULX	,	F_433
PF_PIPE_SEL_MASK_IVB	,	V_1022
preferred_depth	,	V_1432
lvds_pipe_enabled	,	F_117
LCPLL_CD_SOURCE_FCLK_DONE	,	V_1046
PIPECONF_ENABLE	,	V_170
"Backlight polarity reversed on %s\n"	,	L_307
CCK_FUSE_HPLL_FREQ_MASK	,	V_7
"ddi_pll_sel: %u; dpll_hw_state: wrpll: 0x%x spll: 0x%x\n"	,	L_229
intel_reduce_m_n_ratio	,	F_540
intel_display_error_state	,	V_1463
I915_MAX_PIPES	,	V_642
drm_crtc_find	,	F_913
DREF_SSC_SOURCE_ENABLE	,	V_974
SKL_PS_PWR_GATE	,	F_259
SPRITE_ENABLE	,	V_179
intel_post_plane_update	,	F_380
PIPE_CONF_QUIRK	,	F_830
fdi_lanes	,	V_474
GCI_CONTROL	,	V_724
"using SSC reference clock of %d kHz\n"	,	L_139
quirk_ssc_force_disable	,	F_954
D_COMP_COMP_FORCE	,	V_1052
FDI_RX_PLL_ENABLE	,	V_145
spin_lock	,	F_772
PFI_CREDIT_63	,	V_723
dma_buf	,	V_1191
i965_primary_formats	,	V_1334
vlv_calc_dpll_params	,	F_37
PCH_DPLL_SEL	,	V_530
"DBuf power enable timeout!\n"	,	L_105
LCPLL_CLK_FREQ_54O_BDW	,	V_770
"FDI train 2 fail on vswing %d\n"	,	L_71
pixel_clock	,	V_819
intel_cpu_transcoder_get_m_n	,	F_634
"[setup_hw_state]"	,	L_322
TRANS_CHICKEN2_TIMING_OVERRIDE	,	V_246
GAMMA_MODE_MODE_8BIT	,	V_1002
rotation_property	,	V_1338
dpll_reg	,	V_230
DREF_SSC_SOURCE_DISABLE	,	V_978
SDVO_DETECTED	,	V_1372
intel_enable_shared_dpll	,	F_152
rgb_order	,	V_336
display_clock_mode	,	V_969
"fdi/pch: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n"	,	L_209
