// Seed: 2555091129
module module_0 (
    input supply0 id_0
    , id_5,
    output tri0 id_1,
    output supply1 id_2,
    output tri id_3
);
  assign id_1 = id_5;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wor id_3,
    output wire id_4
);
  supply1 id_6 = 1 == 1 | 1;
  wor id_7 = 1;
  supply0 id_8;
  assign id_2 = id_7 ? id_6++ : 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4,
      id_0
  );
  wire id_9;
  assign id_8 = id_6;
endmodule
