// Seed: 3251028117
module module_0 (
    output wand id_0,
    output wand id_1
);
  assign module_2.id_3 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input wand id_2
    , id_10,
    input wor id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    input supply0 id_7,
    output uwire id_8
);
  wire id_11;
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
module module_2 #(
    parameter id_4 = 32'd50,
    parameter id_5 = 32'd31
) (
    input wor id_0,
    output wor id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply0 _id_4,
    input tri1 _id_5
);
  generate
    wire  id_7;
    logic id_8;
    ;
  endgenerate
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign id_8 = id_7;
  wire id_9[id_5 : id_4];
  ;
endmodule
