// Seed: 2027769314
module module_0 (
    output wand id_0
    , id_2
);
  wire id_3;
  module_2 modCall_1 (id_3);
  assign modCall_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd7,
    parameter id_4 = 32'd78
) (
    input tri1 id_0
);
  supply0 id_2;
  assign id_2 = id_0;
  defparam id_3.id_4 = 1;
  module_0 modCall_1 (id_2);
  wire id_5;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  assign id_2 = 1;
  assign id_2 = (1);
  assign id_2 = (id_2);
  assign module_3.type_0 = 0;
endmodule
module module_3 (
    input logic id_0,
    input supply0 id_1,
    input wand id_2,
    input wire id_3,
    output logic id_4
);
  assign id_4 = id_0;
  bufif1 primCall (id_4, id_6, id_0);
  wire id_6;
  module_2 modCall_1 (id_6);
  assign id_6 = 1;
  always_comb id_4 <= 1;
endmodule
