{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707311630017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707311630018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 07 21:13:49 2024 " "Processing started: Wed Feb 07 21:13:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707311630018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707311630018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_fpga -c top_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_fpga -c top_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707311630018 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1707311630826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_udp/mii_to_rmii.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_udp/mii_to_rmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 mii_to_rmii " "Found entity 1: mii_to_rmii" {  } { { "rtl/eth_udp/mii_to_rmii.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/eth_udp/mii_to_rmii.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311630926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311630926 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "send_data SEND_DATA ip_send.v(15) " "Verilog HDL Declaration information at ip_send.v(15): object \"send_data\" differs only in case from object \"SEND_DATA\" in the same scope" {  } { { "rtl/eth_udp/ip_send.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/eth_udp/ip_send.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1707311630933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PACKET_HEAD packet_head ip_send.v(31) " "Verilog HDL Declaration information at ip_send.v(31): object \"PACKET_HEAD\" differs only in case from object \"packet_head\" in the same scope" {  } { { "rtl/eth_udp/ip_send.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/eth_udp/ip_send.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1707311630933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ETH_HEAD eth_head ip_send.v(32) " "Verilog HDL Declaration information at ip_send.v(32): object \"ETH_HEAD\" differs only in case from object \"eth_head\" in the same scope" {  } { { "rtl/eth_udp/ip_send.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/eth_udp/ip_send.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1707311630933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IP_UDP_HEAD ip_udp_head ip_send.v(33) " "Verilog HDL Declaration information at ip_send.v(33): object \"IP_UDP_HEAD\" differs only in case from object \"ip_udp_head\" in the same scope" {  } { { "rtl/eth_udp/ip_send.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/eth_udp/ip_send.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1707311630933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHECK_SUM check_sum ip_send.v(30) " "Verilog HDL Declaration information at ip_send.v(30): object \"CHECK_SUM\" differs only in case from object \"check_sum\" in the same scope" {  } { { "rtl/eth_udp/ip_send.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/eth_udp/ip_send.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1707311630933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_udp/ip_send.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_udp/ip_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_send " "Found entity 1: ip_send" {  } { { "rtl/eth_udp/ip_send.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/eth_udp/ip_send.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311630934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311630934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_udp/eth_udp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_udp/eth_udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_udp " "Found entity 1: eth_udp" {  } { { "rtl/eth_udp/eth_udp.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/eth_udp/eth_udp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311630938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311630938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_udp/crc32.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_udp/crc32.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32 " "Found entity 1: crc32" {  } { { "rtl/eth_udp/crc32.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/eth_udp/crc32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311630943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311630943 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "I2C_OV7670_Config.v(29) " "Verilog HDL information at I2C_OV7670_Config.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/I2C_OV7670_Config.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/I2C_OV7670_Config.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1707311630948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/i2c_ov7670_config.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/i2c_ov7670_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV7670_Config " "Found entity 1: I2C_OV7670_Config" {  } { { "rtl/I2C_OV7670_Config.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/I2C_OV7670_Config.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311630948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311630948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "rtl/I2C_Controller.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/I2C_Controller.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311630954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311630954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "rtl/I2C_AV_Config.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/I2C_AV_Config.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311630958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311630958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmos1_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmos1_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos1_fifo " "Found entity 1: cmos1_fifo" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311630969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311630969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/alt_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/alt_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pll " "Found entity 1: alt_pll" {  } { { "rtl/alt_pll.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/alt_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311630975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311630975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/camera_if.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/camera_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_if " "Found entity 1: camera_if" {  } { { "rtl/camera_if.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/camera_if.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311630981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311630981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_fpga " "Found entity 1: top_fpga" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311630986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311630986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "line_count top_fpga.v(92) " "Verilog HDL Implicit Net warning at top_fpga.v(92): created implicit net for \"line_count\"" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707311630987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Config_Done top_fpga.v(93) " "Verilog HDL Implicit Net warning at top_fpga.v(93): created implicit net for \"Config_Done\"" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707311630987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_fpga " "Elaborating entity \"top_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1707311632128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pll alt_pll:alt_pll_inst " "Elaborating entity \"alt_pll\" for hierarchy \"alt_pll:alt_pll_inst\"" {  } { { "rtl/top_fpga.v" "alt_pll_inst" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll alt_pll:alt_pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"alt_pll:alt_pll_inst\|altpll:altpll_component\"" {  } { { "rtl/alt_pll.v" "altpll_component" { Text "D:/jichuang/CNN/quartus_prj/rtl/alt_pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_pll:alt_pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"alt_pll:alt_pll_inst\|altpll:altpll_component\"" {  } { { "rtl/alt_pll.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/alt_pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707311632217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_pll:alt_pll_inst\|altpll:altpll_component " "Instantiated megafunction \"alt_pll:alt_pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=alt_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=alt_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632219 ""}  } { { "rtl/alt_pll.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/alt_pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1707311632219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_pll_altpll " "Found entity 1: alt_pll_altpll" {  } { { "db/alt_pll_altpll.v" "" { Text "D:/jichuang/CNN/quartus_prj/db/alt_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311632363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311632363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_pll_altpll alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated " "Elaborating entity \"alt_pll_altpll\" for hierarchy \"alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/qyartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_if camera_if:camera_if_inst " "Elaborating entity \"camera_if\" for hierarchy \"camera_if:camera_if_inst\"" {  } { { "rtl/top_fpga.v" "camera_if_inst" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632370 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cam_hsync_pos camera_if.v(88) " "Verilog HDL or VHDL warning at camera_if.v(88): object \"cam_hsync_pos\" assigned a value but never read" {  } { { "rtl/camera_if.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/camera_if.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1707311632373 "|top_fpga|camera_if:camera_if_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cam_vsync_pos camera_if.v(89) " "Verilog HDL or VHDL warning at camera_if.v(89): object \"cam_vsync_pos\" assigned a value but never read" {  } { { "rtl/camera_if.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/camera_if.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1707311632373 "|top_fpga|camera_if:camera_if_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 camera_if.v(62) " "Verilog HDL assignment warning at camera_if.v(62): truncated value with size 32 to match size of target (8)" {  } { { "rtl/camera_if.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/camera_if.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632374 "|top_fpga|camera_if:camera_if_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 camera_if.v(67) " "Verilog HDL assignment warning at camera_if.v(67): truncated value with size 32 to match size of target (5)" {  } { { "rtl/camera_if.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/camera_if.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632374 "|top_fpga|camera_if:camera_if_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config camera_if:camera_if_inst\|I2C_AV_Config:u_I2C_AV_Config " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"camera_if:camera_if_inst\|I2C_AV_Config:u_I2C_AV_Config\"" {  } { { "rtl/camera_if.v" "u_I2C_AV_Config" { Text "D:/jichuang/CNN/quartus_prj/rtl/camera_if.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_OV7670_Config camera_if:camera_if_inst\|I2C_AV_Config:u_I2C_AV_Config\|I2C_OV7670_Config:u_I2C_OV7670_Config " "Elaborating entity \"I2C_OV7670_Config\" for hierarchy \"camera_if:camera_if_inst\|I2C_AV_Config:u_I2C_AV_Config\|I2C_OV7670_Config:u_I2C_OV7670_Config\"" {  } { { "rtl/I2C_AV_Config.v" "u_I2C_OV7670_Config" { Text "D:/jichuang/CNN/quartus_prj/rtl/I2C_AV_Config.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller camera_if:camera_if_inst\|I2C_AV_Config:u_I2C_AV_Config\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"camera_if:camera_if_inst\|I2C_AV_Config:u_I2C_AV_Config\|I2C_Controller:u0\"" {  } { { "rtl/I2C_AV_Config.v" "u0" { Text "D:/jichuang/CNN/quartus_prj/rtl/I2C_AV_Config.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos1_fifo cmos1_fifo:cmos1_fifo_inst " "Elaborating entity \"cmos1_fifo\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\"" {  } { { "rtl/top_fpga.v" "cmos1_fifo_inst" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632390 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(390) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(390): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 390 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632433 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(390) " "Verilog HDL assignment warning at cmos1_fifo.v(390): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632433 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(391) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(391): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 391 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632434 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(391) " "Verilog HDL assignment warning at cmos1_fifo.v(391): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632434 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(392) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(392): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 392 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632435 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(392) " "Verilog HDL assignment warning at cmos1_fifo.v(392): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632435 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(393) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(393): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 393 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632435 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(393) " "Verilog HDL assignment warning at cmos1_fifo.v(393): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632435 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(394) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(394): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 394 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632436 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(394) " "Verilog HDL assignment warning at cmos1_fifo.v(394): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632436 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(395) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(395): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 395 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632437 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(395) " "Verilog HDL assignment warning at cmos1_fifo.v(395): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632437 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(396) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(396): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 396 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632437 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(396) " "Verilog HDL assignment warning at cmos1_fifo.v(396): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632437 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(397) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(397): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 397 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632438 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(397) " "Verilog HDL assignment warning at cmos1_fifo.v(397): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632438 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(398) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(398): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 398 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632438 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(398) " "Verilog HDL assignment warning at cmos1_fifo.v(398): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632439 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(399) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(399): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 399 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632439 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(399) " "Verilog HDL assignment warning at cmos1_fifo.v(399): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632439 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(400) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(400): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 400 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632440 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(400) " "Verilog HDL assignment warning at cmos1_fifo.v(400): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632440 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(401) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(401): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 401 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632440 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(401) " "Verilog HDL assignment warning at cmos1_fifo.v(401): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632440 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(402) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(402): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 402 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632441 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(402) " "Verilog HDL assignment warning at cmos1_fifo.v(402): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632441 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(403) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(403): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 403 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632442 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(403) " "Verilog HDL assignment warning at cmos1_fifo.v(403): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632442 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(404) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(404): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 404 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632442 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(404) " "Verilog HDL assignment warning at cmos1_fifo.v(404): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632442 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(405) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(405): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 405 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632443 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(405) " "Verilog HDL assignment warning at cmos1_fifo.v(405): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632443 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(406) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(406): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 406 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632443 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(406) " "Verilog HDL assignment warning at cmos1_fifo.v(406): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632444 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(407) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(407): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 407 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632444 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(407) " "Verilog HDL assignment warning at cmos1_fifo.v(407): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632444 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(408) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(408): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 408 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632445 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(408) " "Verilog HDL assignment warning at cmos1_fifo.v(408): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632445 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(409) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(409): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 409 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632445 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(409) " "Verilog HDL assignment warning at cmos1_fifo.v(409): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632445 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(410) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(410): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 410 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632446 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(410) " "Verilog HDL assignment warning at cmos1_fifo.v(410): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632446 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(411) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(411): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 411 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632446 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(411) " "Verilog HDL assignment warning at cmos1_fifo.v(411): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632447 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(412) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(412): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 412 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632447 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(412) " "Verilog HDL assignment warning at cmos1_fifo.v(412): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632447 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(413) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(413): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 413 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632448 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(413) " "Verilog HDL assignment warning at cmos1_fifo.v(413): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632448 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(414) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(414): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 414 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632448 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(414) " "Verilog HDL assignment warning at cmos1_fifo.v(414): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632449 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(415) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(415): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 415 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632449 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(415) " "Verilog HDL assignment warning at cmos1_fifo.v(415): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632449 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(416) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(416): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 416 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632450 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(416) " "Verilog HDL assignment warning at cmos1_fifo.v(416): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632450 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(417) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(417): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 417 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632450 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(417) " "Verilog HDL assignment warning at cmos1_fifo.v(417): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632450 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(418) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(418): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 418 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632451 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(418) " "Verilog HDL assignment warning at cmos1_fifo.v(418): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632451 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(419) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(419): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 419 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632451 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(419) " "Verilog HDL assignment warning at cmos1_fifo.v(419): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632452 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(420) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(420): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 420 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632452 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(420) " "Verilog HDL assignment warning at cmos1_fifo.v(420): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632452 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(421) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(421): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 421 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632453 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cmos1_fifo.v(421) " "Verilog HDL assignment warning at cmos1_fifo.v(421): truncated value with size 32 to match size of target (8)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632453 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(458) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(458): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 458 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632458 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(458) " "Verilog HDL assignment warning at cmos1_fifo.v(458): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632459 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(459) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(459): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 459 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632459 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(459) " "Verilog HDL assignment warning at cmos1_fifo.v(459): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632459 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(460) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(460): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 460 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632460 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(460) " "Verilog HDL assignment warning at cmos1_fifo.v(460): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632460 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(461) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(461): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 461 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632460 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(461) " "Verilog HDL assignment warning at cmos1_fifo.v(461): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632460 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(462) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(462): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 462 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632460 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(462) " "Verilog HDL assignment warning at cmos1_fifo.v(462): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632461 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(463) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(463): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 463 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632461 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(463) " "Verilog HDL assignment warning at cmos1_fifo.v(463): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632461 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(464) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(464): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 464 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632462 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(464) " "Verilog HDL assignment warning at cmos1_fifo.v(464): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632462 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(465) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(465): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 465 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632463 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(465) " "Verilog HDL assignment warning at cmos1_fifo.v(465): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632464 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(466) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(466): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 466 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632464 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(466) " "Verilog HDL assignment warning at cmos1_fifo.v(466): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632464 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(467) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(467): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 467 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632464 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(467) " "Verilog HDL assignment warning at cmos1_fifo.v(467): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632465 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(468) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(468): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 468 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632465 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(468) " "Verilog HDL assignment warning at cmos1_fifo.v(468): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632465 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(469) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(469): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 469 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632465 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(469) " "Verilog HDL assignment warning at cmos1_fifo.v(469): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632465 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(470) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(470): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 470 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632466 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(470) " "Verilog HDL assignment warning at cmos1_fifo.v(470): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632466 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(471) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(471): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 471 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632466 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(471) " "Verilog HDL assignment warning at cmos1_fifo.v(471): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632466 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(472) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(472): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 472 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632467 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(472) " "Verilog HDL assignment warning at cmos1_fifo.v(472): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632467 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(473) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(473): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 473 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632467 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(473) " "Verilog HDL assignment warning at cmos1_fifo.v(473): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632467 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(474) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(474): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 474 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632468 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(474) " "Verilog HDL assignment warning at cmos1_fifo.v(474): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632468 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(475) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(475): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 475 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632468 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(475) " "Verilog HDL assignment warning at cmos1_fifo.v(475): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632468 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(476) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(476): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 476 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632468 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(476) " "Verilog HDL assignment warning at cmos1_fifo.v(476): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632469 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(477) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(477): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 477 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632469 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(477) " "Verilog HDL assignment warning at cmos1_fifo.v(477): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632469 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(478) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(478): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 478 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632469 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(478) " "Verilog HDL assignment warning at cmos1_fifo.v(478): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632470 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(479) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(479): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 479 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632470 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(479) " "Verilog HDL assignment warning at cmos1_fifo.v(479): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632470 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(480) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(480): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 480 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632470 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(480) " "Verilog HDL assignment warning at cmos1_fifo.v(480): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632471 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(481) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(481): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 481 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632471 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(481) " "Verilog HDL assignment warning at cmos1_fifo.v(481): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632471 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(482) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(482): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 482 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632471 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(482) " "Verilog HDL assignment warning at cmos1_fifo.v(482): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632472 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(483) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(483): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 483 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632472 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(483) " "Verilog HDL assignment warning at cmos1_fifo.v(483): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632472 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(484) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(484): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 484 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632472 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(484) " "Verilog HDL assignment warning at cmos1_fifo.v(484): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632473 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(485) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(485): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 485 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632473 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(485) " "Verilog HDL assignment warning at cmos1_fifo.v(485): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632473 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(486) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(486): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 486 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632473 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(486) " "Verilog HDL assignment warning at cmos1_fifo.v(486): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632474 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(487) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(487): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 487 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632474 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(487) " "Verilog HDL assignment warning at cmos1_fifo.v(487): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632474 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(488) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(488): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 488 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632474 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(488) " "Verilog HDL assignment warning at cmos1_fifo.v(488): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632475 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cmos1_fifo.v(489) " "Verilog HDL or VHDL warning at the cmos1_fifo.v(489): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 489 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1707311632475 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cmos1_fifo.v(489) " "Verilog HDL assignment warning at cmos1_fifo.v(489): truncated value with size 8 to match size of target (1)" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707311632475 "|top_fpga|cmos1_fifo:cmos1_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/cmos1_fifo.v" "dcfifo_mixed_widths_component" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 543 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707311632696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632696 ""}  } { { "rtl/cmos1_fifo.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v" 543 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1707311632696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3tl1 " "Found entity 1: dcfifo_3tl1" {  } { { "db/dcfifo_3tl1.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/dcfifo_3tl1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311632820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311632820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3tl1 cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated " "Elaborating entity \"dcfifo_3tl1\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/qyartus/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311632848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311632848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_3tl1.tdf" "rdptr_g_gray2bin" { Text "D:/jichuang/CNN/quartus_prj/db/dcfifo_3tl1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311632975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311632975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_3tl1.tdf" "rdptr_g1p" { Text "D:/jichuang/CNN/quartus_prj/db/dcfifo_3tl1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311632977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311633105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311633105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_3tl1.tdf" "wrptr_g1p" { Text "D:/jichuang/CNN/quartus_prj/db/dcfifo_3tl1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311633107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vk31 " "Found entity 1: altsyncram_vk31" {  } { { "db/altsyncram_vk31.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/altsyncram_vk31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311633238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311633238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vk31 cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|altsyncram_vk31:fifo_ram " "Elaborating entity \"altsyncram_vk31\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|altsyncram_vk31:fifo_ram\"" {  } { { "db/dcfifo_3tl1.tdf" "fifo_ram" { Text "D:/jichuang/CNN/quartus_prj/db/dcfifo_3tl1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311633240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311633266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311633266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_3tl1.tdf" "rs_brp" { Text "D:/jichuang/CNN/quartus_prj/db/dcfifo_3tl1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311633267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rld " "Found entity 1: alt_synch_pipe_rld" {  } { { "db/alt_synch_pipe_rld.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/alt_synch_pipe_rld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311633294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311633294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rld cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|alt_synch_pipe_rld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_rld\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\"" {  } { { "db/dcfifo_3tl1.tdf" "rs_dgwp" { Text "D:/jichuang/CNN/quartus_prj/db/dcfifo_3tl1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311633296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/dffpipe_2f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311633321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311633321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\|dffpipe_2f9:dffpipe13 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\|dffpipe_2f9:dffpipe13\"" {  } { { "db/alt_synch_pipe_rld.tdf" "dffpipe13" { Text "D:/jichuang/CNN/quartus_prj/db/alt_synch_pipe_rld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311633322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311633348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311633348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|dffpipe_te9:ws_bwp " "Elaborating entity \"dffpipe_te9\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|dffpipe_te9:ws_bwp\"" {  } { { "db/dcfifo_3tl1.tdf" "ws_bwp" { Text "D:/jichuang/CNN/quartus_prj/db/dcfifo_3tl1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311633349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2md " "Found entity 1: alt_synch_pipe_2md" {  } { { "db/alt_synch_pipe_2md.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/alt_synch_pipe_2md.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311633374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311633374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2md cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|alt_synch_pipe_2md:ws_dgrp " "Elaborating entity \"alt_synch_pipe_2md\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|alt_synch_pipe_2md:ws_dgrp\"" {  } { { "db/dcfifo_3tl1.tdf" "ws_dgrp" { Text "D:/jichuang/CNN/quartus_prj/db/dcfifo_3tl1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311633375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3f9 " "Found entity 1: dffpipe_3f9" {  } { { "db/dffpipe_3f9.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/dffpipe_3f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311633403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311633403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3f9 cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|alt_synch_pipe_2md:ws_dgrp\|dffpipe_3f9:dffpipe17 " "Elaborating entity \"dffpipe_3f9\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|alt_synch_pipe_2md:ws_dgrp\|dffpipe_3f9:dffpipe17\"" {  } { { "db/alt_synch_pipe_2md.tdf" "dffpipe17" { Text "D:/jichuang/CNN/quartus_prj/db/alt_synch_pipe_2md.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311633404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311633533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311633533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_3tl1.tdf" "rdempty_eq_comp" { Text "D:/jichuang/CNN/quartus_prj/db/dcfifo_3tl1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311633535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_64e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_64e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_64e " "Found entity 1: cntr_64e" {  } { { "db/cntr_64e.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/cntr_64e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311633659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311633659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_64e cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|cntr_64e:cntr_b " "Elaborating entity \"cntr_64e\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3tl1:auto_generated\|cntr_64e:cntr_b\"" {  } { { "db/dcfifo_3tl1.tdf" "cntr_b" { Text "D:/jichuang/CNN/quartus_prj/db/dcfifo_3tl1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311633661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_udp eth_udp:eth_udp_inst " "Elaborating entity \"eth_udp\" for hierarchy \"eth_udp:eth_udp_inst\"" {  } { { "rtl/top_fpga.v" "eth_udp_inst" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311633666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_send eth_udp:eth_udp_inst\|ip_send:ip_send_inst " "Elaborating entity \"ip_send\" for hierarchy \"eth_udp:eth_udp_inst\|ip_send:ip_send_inst\"" {  } { { "rtl/eth_udp/eth_udp.v" "ip_send_inst" { Text "D:/jichuang/CNN/quartus_prj/rtl/eth_udp/eth_udp.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311633669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32 eth_udp:eth_udp_inst\|crc32:crc32_inst " "Elaborating entity \"crc32\" for hierarchy \"eth_udp:eth_udp_inst\|crc32:crc32_inst\"" {  } { { "rtl/eth_udp/eth_udp.v" "crc32_inst" { Text "D:/jichuang/CNN/quartus_prj/rtl/eth_udp/eth_udp.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311633682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mii_to_rmii mii_to_rmii:mii_to_rmii_inst " "Elaborating entity \"mii_to_rmii\" for hierarchy \"mii_to_rmii:mii_to_rmii_inst\"" {  } { { "rtl/top_fpga.v" "mii_to_rmii_inst" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707311633687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gr14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gr14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gr14 " "Found entity 1: altsyncram_gr14" {  } { { "db/altsyncram_gr14.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/altsyncram_gr14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311636045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311636045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311636327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311636327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311636495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311636495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vei " "Found entity 1: cntr_vei" {  } { { "db/cntr_vei.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/cntr_vei.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311636718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311636718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311636892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311636892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311637077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311637077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311637198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311637198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311637374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311637374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707311637497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707311637497 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707311637632 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1707311638307 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_PARAMETER_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes made to the parameters on the partition's root instance" {  } {  } 0 12217 "Partition \"%1!s!\" requires synthesis because there were changes made to the parameters on the partition's root instance" 0 0 "Quartus II" 0 -1 1707311638307 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1707311638307 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1707311638307 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Quartus II" 0 -1 1707311638307 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1707311639075 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "4 2 " "Using 4 processors to synthesize 2 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Quartus II" 0 -1 1707311639243 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 2 1707311640672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 2 1707311640672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 07 21:14:00 2024 " "Processing started: Wed Feb 07 21:14:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 2 1707311640672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 2 1707311640672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub top_fpga -c top_fpga " "Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub top_fpga -c top_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 2 1707311640672 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 0 1707311640708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 0 1707311640708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 07 21:14:00 2024 " "Processing started: Wed Feb 07 21:14:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 0 1707311640708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 0 1707311640708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top top_fpga -c top_fpga " "Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top top_fpga -c top_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 0 1707311640709 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 2 1707311642289 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/qyartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/qyartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 2 1707311642308 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 2 1707311642308 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/qyartus/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1707311642460 "|top_fpga|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 2 1707311642460 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 2 1707311642717 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "211 " "Implemented 211 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 2 1707311643270 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 2 1707311643270 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 2 1707311643270 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 2 1707311643270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 2 1707311643334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 07 21:14:03 2024 " "Processing ended: Wed Feb 07 21:14:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 2 1707311643334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 2 1707311643334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 2 1707311643334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 2 1707311643334 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1707311643881 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/I2C_Controller.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/I2C_Controller.v" 38 -1 0 } } { "rtl/I2C_Controller.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/I2C_Controller.v" 71 -1 0 } } { "rtl/I2C_Controller.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/I2C_Controller.v" 70 -1 0 } } { "rtl/I2C_Controller.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/I2C_Controller.v" 37 -1 0 } } { "rtl/eth_udp/crc32.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/eth_udp/crc32.v" 85 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/a_graycounter_677.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/a_graycounter_677.tdf" 46 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "D:/jichuang/CNN/quartus_prj/db/a_graycounter_1lc.tdf" 37 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1707311643921 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1707311643921 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cam_pdown GND " "Pin \"cam_pdown\" is stuck at GND" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1707311645226 "|top_fpga|cam_pdown"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1707311645226 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1707311645583 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1707311654528 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1155 " "Implemented 1155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1707311654550 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1707311654550 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1707311654550 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1119 " "Implemented 1119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1707311654550 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1707311654550 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 0 1707311654550 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1707311654550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1707311654707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 07 21:14:14 2024 " "Processing ended: Wed Feb 07 21:14:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1707311654707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1707311654707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1707311654707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1707311654707 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Quartus II" 0 -1 1707311655365 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/jichuang/CNN/quartus_prj/output_files/top_fpga.map.smsg " "Generated suppressed messages file D:/jichuang/CNN/quartus_prj/output_files/top_fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1707311655548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707311655975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 07 21:14:15 2024 " "Processing ended: Wed Feb 07 21:14:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707311655975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707311655975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707311655975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707311655975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707311658108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707311658109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 07 21:14:17 2024 " "Processing started: Wed Feb 07 21:14:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707311658109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707311658109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off top_fpga -c top_fpga --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off top_fpga -c top_fpga --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707311658109 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" 0 0 "Quartus II" 0 -1 1707311658759 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Quartus II" 0 -1 1707311658759 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707311658760 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707311658917 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707311659029 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 17 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 17 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1707311659173 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1707311659177 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1707311659248 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707311659248 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707311659967 "|top_fpga|rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxer " "No output dependent on input pin \"e_rxer\"" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707311659967 "|top_fpga|e_rxer"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxdv " "No output dependent on input pin \"e_rxdv\"" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707311659967 "|top_fpga|e_rxdv"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rx\[0\] " "No output dependent on input pin \"e_rx\[0\]\"" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707311659967 "|top_fpga|e_rx[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rx\[1\] " "No output dependent on input pin \"e_rx\[1\]\"" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707311659967 "|top_fpga|e_rx[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1707311659967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1798 " "Implemented 1798 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1707311659970 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1707311659970 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1707311659970 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1749 " "Implemented 1749 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1707311659970 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1707311659970 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1707311659970 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1707311659970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707311660249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 07 21:14:20 2024 " "Processing ended: Wed Feb 07 21:14:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707311660249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707311660249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707311660249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707311660249 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707311662673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707311662675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 07 21:14:21 2024 " "Processing started: Wed Feb 07 21:14:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707311662675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1707311662675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_fpga -c top_fpga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_fpga -c top_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1707311662675 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1707311662829 ""}
{ "Info" "0" "" "Project  = top_fpga" {  } {  } 0 0 "Project  = top_fpga" 0 0 "Fitter" 0 0 1707311662830 ""}
{ "Info" "0" "" "Revision = top_fpga" {  } {  } 0 0 "Revision = top_fpga" 0 0 "Fitter" 0 0 1707311662830 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1707311663094 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_fpga EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"top_fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707311663183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707311663280 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707311663280 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/alt_pll_altpll.v" "" { Text "D:/jichuang/CNN/quartus_prj/db/alt_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 726 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1707311663400 ""}  } { { "db/alt_pll_altpll.v" "" { Text "D:/jichuang/CNN/quartus_prj/db/alt_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 726 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1707311663400 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1707311663780 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1707311664205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1707311664205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1707311664205 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1707311664205 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707311664215 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707311664215 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707311664215 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707311664215 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1707311664218 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1707311664223 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3tl1 " "Entity dcfifo_3tl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1707311665747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1707311665747 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1707311665747 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1707311665747 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1707311665747 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1707311665747 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1707311665747 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1707311665770 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{alt_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{alt_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1707311665774 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1707311665774 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_25m " "Node: clk_25m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1707311665788 "|top_fpga|clk_25m"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311665811 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311665811 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50m (Rise) clk_50m (Rise) setup and hold " "From clk_50m (Rise) to clk_50m (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311665811 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cmos_pclk (Rise) cmos_pclk (Rise) setup and hold " "From cmos_pclk (Rise) to cmos_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311665811 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_net (Fall) clk_net (Rise) setup and hold " "From clk_net (Fall) to clk_net (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311665811 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_net (Rise) clk_net (Fall) setup and hold " "From clk_net (Rise) to clk_net (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311665811 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_net (Fall) clk_net (Fall) setup and hold " "From clk_net (Fall) to clk_net (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311665811 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311665811 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1707311665811 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1707311665813 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1707311665813 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1707311665813 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1707311665813 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1707311665813 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clk_50m " "  20.000      clk_50m" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1707311665813 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      clk_net " "  40.000      clk_net" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1707311665813 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000    cmos_pclk " "  40.000    cmos_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1707311665813 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1707311665813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707311666096 ""}  } { { "db/alt_pll_altpll.v" "" { Text "D:/jichuang/CNN/quartus_prj/db/alt_pll_altpll.v" 92 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 726 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707311666096 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node clk~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707311666096 ""}  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 9 0 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 3764 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707311666096 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707311666096 ""}  } { { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 2313 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707311666096 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_25m  " "Automatically promoted node clk_25m " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707311666097 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_25m~0 " "Destination node clk_25m~0" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 140 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_25m~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 2094 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707311666097 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1707311666097 ""}  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 140 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_25m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 784 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707311666097 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|locked  " "Automatically promoted node alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707311666097 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[0\] " "Destination node timer\[0\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 203 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 751 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707311666097 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[1\] " "Destination node timer\[1\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 203 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 752 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707311666097 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[2\] " "Destination node timer\[2\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 203 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 753 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707311666097 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[3\] " "Destination node timer\[3\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 203 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 754 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707311666097 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[4\] " "Destination node timer\[4\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 203 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 755 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707311666097 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[5\] " "Destination node timer\[5\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 203 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 756 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707311666097 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[6\] " "Destination node timer\[6\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 203 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 757 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707311666097 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[7\] " "Destination node timer\[7\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 203 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 758 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707311666097 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[8\] " "Destination node timer\[8\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 203 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 759 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707311666097 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[9\] " "Destination node timer\[9\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 203 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 760 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707311666097 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1707311666097 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1707311666097 ""}  } { { "db/alt_pll_altpll.v" "" { Text "D:/jichuang/CNN/quartus_prj/db/alt_pll_altpll.v" 39 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated|locked } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 732 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707311666097 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "camera_if:camera_if_inst\|Equal4~0  " "Automatically promoted node camera_if:camera_if_inst\|Equal4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707311666100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "camera_if:camera_if_inst\|f_cnt\[0\]~5 " "Destination node camera_if:camera_if_inst\|f_cnt\[0\]~5" {  } { { "rtl/camera_if.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/camera_if.v" 92 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { camera_if:camera_if_inst|f_cnt[0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 1982 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707311666100 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1707311666100 ""}  } { { "rtl/camera_if.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/camera_if.v" 90 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { camera_if:camera_if_inst|Equal4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 1598 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707311666100 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707311666101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/qyartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 3471 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707311666101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/qyartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 2783 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707311666101 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1707311666101 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/qyartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 3102 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707311666101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_init\[5\]  " "Automatically promoted node reset_init\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707311666103 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add0~8 " "Destination node Add0~8" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 46 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add0~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 960 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707311666103 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_init\[4\] " "Destination node reset_init\[4\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 44 -1 0 } } { "d:/qyartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qyartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_init\[4\]" } } } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_init[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 779 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707311666103 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_init\[3\] " "Destination node reset_init\[3\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 44 -1 0 } } { "d:/qyartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qyartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_init\[3\]" } } } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_init[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 778 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707311666103 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_init\[2\] " "Destination node reset_init\[2\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 44 -1 0 } } { "d:/qyartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qyartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_init\[2\]" } } } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_init[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 777 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707311666103 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_init\[1\] " "Destination node reset_init\[1\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 44 -1 0 } } { "d:/qyartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qyartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_init\[1\]" } } } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_init[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 776 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707311666103 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_init\[0\] " "Destination node reset_init\[0\]" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 44 -1 0 } } { "d:/qyartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qyartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_init\[0\]" } } } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_init[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 750 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707311666103 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_init\[5\]~0 " "Destination node reset_init\[5\]~0" {  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 44 -1 0 } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_init[5]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 962 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707311666103 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1707311666103 ""}  } { { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 44 -1 0 } } { "d:/qyartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qyartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_init\[5\]" } } } } { "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/qyartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_init[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 0 { 0 ""} 0 780 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707311666103 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1707311667096 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707311667105 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707311667106 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707311667116 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707311667127 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1707311667136 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1707311667137 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1707311667144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1707311668140 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1707311668149 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707311668149 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|pll1 clk\[0\] cam_xclk~output " "PLL \"alt_pll:alt_pll_inst\|altpll:altpll_component\|alt_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"cam_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/alt_pll_altpll.v" "" { Text "D:/jichuang/CNN/quartus_prj/db/alt_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/qyartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "rtl/alt_pll.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/alt_pll.v" 103 0 0 } } { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 58 0 0 } } { "rtl/top_fpga.v" "" { Text "D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v" 20 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1707311668209 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707311668562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707311670073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707311670896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707311670932 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707311672463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707311672463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707311673607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/jichuang/CNN/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1707311676207 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707311676207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707311676555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1707311676558 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1707311676558 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1707311676558 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.95 " "Total time spent on timing analysis during the Fitter is 1.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1707311676670 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707311676818 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707311677457 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707311677595 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707311678422 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707311679685 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/jichuang/CNN/quartus_prj/output_files/top_fpga.fit.smsg " "Generated suppressed messages file D:/jichuang/CNN/quartus_prj/output_files/top_fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707311681288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5395 " "Peak virtual memory: 5395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707311683049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 07 21:14:43 2024 " "Processing ended: Wed Feb 07 21:14:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707311683049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707311683049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707311683049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707311683049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1707311685218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707311685219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 07 21:14:44 2024 " "Processing started: Wed Feb 07 21:14:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707311685219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1707311685219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_fpga -c top_fpga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_fpga -c top_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1707311685219 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1707311686756 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1707311686800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707311687329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 07 21:14:47 2024 " "Processing ended: Wed Feb 07 21:14:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707311687329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707311687329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707311687329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1707311687329 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1707311688034 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1707311689767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707311689769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 07 21:14:49 2024 " "Processing started: Wed Feb 07 21:14:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707311689769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707311689769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_fpga -c top_fpga " "Command: quartus_sta top_fpga -c top_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707311689769 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1707311689938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1707311690362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1707311690469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1707311690469 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3tl1 " "Entity dcfifo_3tl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691173 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1707311691173 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691173 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1707311691173 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1707311691173 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1707311691197 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{alt_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{alt_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691199 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691199 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_25m " "Node: clk_25m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1707311691211 "|top_fpga|clk_25m"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311691360 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311691360 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50m (Rise) clk_50m (Rise) setup and hold " "From clk_50m (Rise) to clk_50m (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311691360 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cmos_pclk (Rise) cmos_pclk (Rise) setup and hold " "From cmos_pclk (Rise) to cmos_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311691360 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_net (Fall) clk_net (Rise) setup and hold " "From clk_net (Fall) to clk_net (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311691360 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_net (Rise) clk_net (Fall) setup and hold " "From clk_net (Rise) to clk_net (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311691360 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_net (Fall) clk_net (Fall) setup and hold " "From clk_net (Fall) to clk_net (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311691360 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311691360 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1707311691360 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1707311691363 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1707311691385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.672 " "Worst-case setup slack is 13.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.672               0.000 clk_50m  " "   13.672               0.000 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.308               0.000 clk_net  " "   18.308               0.000 clk_net " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.890               0.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   29.890               0.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.175               0.000 cmos_pclk  " "   33.175               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.300               0.000 altera_reserved_tck  " "   41.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707311691465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.438 " "Worst-case hold slack is 0.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 clk_50m  " "    0.438               0.000 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.454               0.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 cmos_pclk  " "    0.485               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 clk_net  " "    0.497               0.000 clk_net " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707311691483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 35.048 " "Worst-case recovery slack is 35.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.048               0.000 cmos_pclk  " "   35.048               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.292               0.000 altera_reserved_tck  " "   48.292               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707311691493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.136 " "Worst-case removal slack is 1.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.136               0.000 altera_reserved_tck  " "    1.136               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.022               0.000 cmos_pclk  " "    3.022               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707311691503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.661 " "Worst-case minimum pulse width slack is 9.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.661               0.000 clk_50m  " "    9.661               0.000 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.626               0.000 cmos_pclk  " "   19.626               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.683               0.000 clk_net  " "   19.683               0.000 clk_net " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.719               0.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.719               0.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.462               0.000 altera_reserved_tck  " "   49.462               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707311691509 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691950 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691950 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691950 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691950 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 72.977 ns " "Worst Case Available Settling Time: 72.977 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691950 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691950 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691950 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691950 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311691950 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1707311691968 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1707311692036 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1707311692964 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_25m " "Node: clk_25m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1707311693376 "|top_fpga|clk_25m"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311693384 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311693384 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50m (Rise) clk_50m (Rise) setup and hold " "From clk_50m (Rise) to clk_50m (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311693384 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cmos_pclk (Rise) cmos_pclk (Rise) setup and hold " "From cmos_pclk (Rise) to cmos_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311693384 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_net (Fall) clk_net (Rise) setup and hold " "From clk_net (Fall) to clk_net (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311693384 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_net (Rise) clk_net (Fall) setup and hold " "From clk_net (Rise) to clk_net (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311693384 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_net (Fall) clk_net (Fall) setup and hold " "From clk_net (Fall) to clk_net (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311693384 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311693384 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1707311693384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.082 " "Worst-case setup slack is 14.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.082               0.000 clk_50m  " "   14.082               0.000 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518               0.000 clk_net  " "   18.518               0.000 clk_net " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.376               0.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   30.376               0.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.522               0.000 cmos_pclk  " "   33.522               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.833               0.000 altera_reserved_tck  " "   41.833               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707311693452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk_50m  " "    0.401               0.000 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 cmos_pclk  " "    0.430               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 clk_net  " "    0.447               0.000 clk_net " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707311693479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 35.428 " "Worst-case recovery slack is 35.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.428               0.000 cmos_pclk  " "   35.428               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.556               0.000 altera_reserved_tck  " "   48.556               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707311693498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.035 " "Worst-case removal slack is 1.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.035               0.000 altera_reserved_tck  " "    1.035               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.716               0.000 cmos_pclk  " "    2.716               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707311693518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.671 " "Worst-case minimum pulse width slack is 9.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.671               0.000 clk_50m  " "    9.671               0.000 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.481               0.000 cmos_pclk  " "   19.481               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.594               0.000 clk_net  " "   19.594               0.000 clk_net " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.718               0.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.718               0.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.319               0.000 altera_reserved_tck  " "   49.319               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311693533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707311693533 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 73.407 ns " "Worst Case Available Settling Time: 73.407 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694131 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694131 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1707311694161 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_25m " "Node: clk_25m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1707311694651 "|top_fpga|clk_25m"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311694658 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311694658 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50m (Rise) clk_50m (Rise) setup and hold " "From clk_50m (Rise) to clk_50m (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311694658 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cmos_pclk (Rise) cmos_pclk (Rise) setup and hold " "From cmos_pclk (Rise) to cmos_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311694658 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_net (Fall) clk_net (Rise) setup and hold " "From clk_net (Fall) to clk_net (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311694658 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_net (Rise) clk_net (Fall) setup and hold " "From clk_net (Rise) to clk_net (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311694658 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_net (Fall) clk_net (Fall) setup and hold " "From clk_net (Fall) to clk_net (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311694658 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1707311694658 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1707311694658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.031 " "Worst-case setup slack is 17.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.031               0.000 clk_50m  " "   17.031               0.000 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.811               0.000 clk_net  " "   18.811               0.000 clk_net " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.498               0.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.498               0.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.025               0.000 cmos_pclk  " "   37.025               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.320               0.000 altera_reserved_tck  " "   46.320               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707311694696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clk_50m  " "    0.151               0.000 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 cmos_pclk  " "    0.201               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 clk_net  " "    0.206               0.000 clk_net " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707311694731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.810 " "Worst-case recovery slack is 37.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.810               0.000 cmos_pclk  " "   37.810               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.448               0.000 altera_reserved_tck  " "   49.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707311694759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.498 " "Worst-case removal slack is 0.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 altera_reserved_tck  " "    0.498               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.348               0.000 cmos_pclk  " "    1.348               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707311694787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.372 " "Worst-case minimum pulse width slack is 9.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.372               0.000 clk_50m  " "    9.372               0.000 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.343               0.000 clk_net  " "   19.343               0.000 clk_net " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.344               0.000 cmos_pclk  " "   19.344               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.797               0.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.797               0.000 alt_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.450               0.000 altera_reserved_tck  " "   49.450               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707311694812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707311694812 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311695614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311695614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311695614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311695614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 77.001 ns " "Worst Case Available Settling Time: 77.001 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311695614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311695614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311695614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311695614 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1707311695614 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1707311696452 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1707311696453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707311696906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 07 21:14:56 2024 " "Processing ended: Wed Feb 07 21:14:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707311696906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707311696906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707311696906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707311696906 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707311699398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707311699399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 07 21:14:59 2024 " "Processing started: Wed Feb 07 21:14:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707311699399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707311699399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top_fpga -c top_fpga " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top_fpga -c top_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707311699400 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga_8_1200mv_85c_slow.vo D:/jichuang/CNN/quartus_prj/simulation/modelsim/ simulation " "Generated file top_fpga_8_1200mv_85c_slow.vo in folder \"D:/jichuang/CNN/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707311701184 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga_8_1200mv_0c_slow.vo D:/jichuang/CNN/quartus_prj/simulation/modelsim/ simulation " "Generated file top_fpga_8_1200mv_0c_slow.vo in folder \"D:/jichuang/CNN/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707311701715 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga_min_1200mv_0c_fast.vo D:/jichuang/CNN/quartus_prj/simulation/modelsim/ simulation " "Generated file top_fpga_min_1200mv_0c_fast.vo in folder \"D:/jichuang/CNN/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707311702241 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga.vo D:/jichuang/CNN/quartus_prj/simulation/modelsim/ simulation " "Generated file top_fpga.vo in folder \"D:/jichuang/CNN/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707311702768 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga_8_1200mv_85c_v_slow.sdo D:/jichuang/CNN/quartus_prj/simulation/modelsim/ simulation " "Generated file top_fpga_8_1200mv_85c_v_slow.sdo in folder \"D:/jichuang/CNN/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707311703238 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga_8_1200mv_0c_v_slow.sdo D:/jichuang/CNN/quartus_prj/simulation/modelsim/ simulation " "Generated file top_fpga_8_1200mv_0c_v_slow.sdo in folder \"D:/jichuang/CNN/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707311703704 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga_min_1200mv_0c_v_fast.sdo D:/jichuang/CNN/quartus_prj/simulation/modelsim/ simulation " "Generated file top_fpga_min_1200mv_0c_v_fast.sdo in folder \"D:/jichuang/CNN/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707311704170 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga_v.sdo D:/jichuang/CNN/quartus_prj/simulation/modelsim/ simulation " "Generated file top_fpga_v.sdo in folder \"D:/jichuang/CNN/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707311704636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707311704980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 07 21:15:04 2024 " "Processing ended: Wed Feb 07 21:15:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707311704980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707311704980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707311704980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707311704980 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 188 s " "Quartus II Full Compilation was successful. 0 errors, 188 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707311705730 ""}
