#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffbc2805e0 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffbc255a00 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffbc255a40 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffbc255a80 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffbc255ac0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000100000000000000>;
P_0x7fffbc255b00 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x7fffbc255b40 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000001001>;
P_0x7fffbc255b80 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010011>;
P_0x7fffbc255bc0 .param/str "TRACE_FILE" 0 2 37, "helloc.mem";
P_0x7fffbc255c00 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffbc2b0420_0 .var/i "address_file", 31 0;
v0x7fffbc2b0520_0 .var "address_in", 31 0;
v0x7fffbc2b0610_0 .var "clk", 0 0;
v0x7fffbc2b06e0_0 .var "data_in", 31 0;
v0x7fffbc2b0780_0 .net "data_out", 31 0, v0x7fffbc2af850_0;  1 drivers
v0x7fffbc2b0820_0 .var "enable", 0 0;
v0x7fffbc2b0910_0 .net "hit", 0 0, L_0x7fffbc2b21b0;  1 drivers
v0x7fffbc2b09b0_0 .var/i "miss_count", 31 0;
v0x7fffbc2b0a50_0 .var "rst", 0 0;
v0x7fffbc2b0b80_0 .var/i "scan_file", 31 0;
v0x7fffbc2b0c60_0 .var/i "total_count", 31 0;
E_0x7fffbc2507b0 .event negedge, v0x7fffbc2ab2d0_0;
S_0x7fffbc2812b0 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffbc2805e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffbc26a890 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffbc26a8d0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffbc26a910 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffbc26a950 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffbc26a990 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x7fffbc26a9d0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000001001>;
P_0x7fffbc26aa10 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010011>;
P_0x7fffbc26aa50 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffbc2af360_0 .net *"_ivl_5", 9 0, L_0x7fffbc2b22f0;  1 drivers
v0x7fffbc2af440_0 .net "address_in", 31 0, v0x7fffbc2b0520_0;  1 drivers
v0x7fffbc2af520_0 .net "clk", 0 0, v0x7fffbc2b0610_0;  1 drivers
v0x7fffbc2af5f0 .array "data", 0 1;
v0x7fffbc2af5f0_0 .net v0x7fffbc2af5f0 0, 31 0, L_0x7fffbc2877c0; 1 drivers
v0x7fffbc2af5f0_1 .net v0x7fffbc2af5f0 1, 31 0, L_0x7fffbc2b1fb0; 1 drivers
v0x7fffbc2af710_0 .net "data_in", 31 0, v0x7fffbc2b06e0_0;  1 drivers
v0x7fffbc2af850_0 .var "data_out", 31 0;
v0x7fffbc2af910_0 .net "enable", 0 0, v0x7fffbc2b0820_0;  1 drivers
v0x7fffbc2af9b0_0 .var "enables", 1 0;
v0x7fffbc2afa70_0 .net "hit_out", 0 0, L_0x7fffbc2b21b0;  alias, 1 drivers
v0x7fffbc2afb30_0 .var "hits", 1 0;
v0x7fffbc2afbf0_0 .net "match", 1 0, v0x7fffbc2af230_0;  1 drivers
v0x7fffbc2afc90_0 .net "rst", 0 0, v0x7fffbc2b0a50_0;  1 drivers
v0x7fffbc2afd30_0 .net "set_idx", 8 0, L_0x7fffbc2b23e0;  1 drivers
v0x7fffbc2afdf0_0 .net "tag", 18 0, L_0x7fffbc2b24d0;  1 drivers
v0x7fffbc2aff00 .array "tags", 0 1;
v0x7fffbc2aff00_0 .net v0x7fffbc2aff00 0, 18 0, L_0x7fffbc28fb60; 1 drivers
v0x7fffbc2aff00_1 .net v0x7fffbc2aff00 1, 18 0, L_0x7fffbc27e610; 1 drivers
v0x7fffbc2affe0 .array "valids", 0 1;
v0x7fffbc2affe0_0 .net v0x7fffbc2affe0 0, 0 0, L_0x7fffbc28e860; 1 drivers
v0x7fffbc2affe0_1 .net v0x7fffbc2affe0 1, 0 0, L_0x7fffbc283570; 1 drivers
v0x7fffbc2b00e0_0 .var/i "w", 31 0;
v0x7fffbc2b0290_0 .net "way", 1 0, L_0x7fffbc2b0d40;  1 drivers
E_0x7fffbc24e980 .event edge, v0x7fffbc2ab1f0_0, v0x7fffbc28fcc0_0;
E_0x7fffbc249b60 .event edge, v0x7fffbc2ab390_0, v0x7fffbc2ace50_0;
L_0x7fffbc2b1660 .part v0x7fffbc2af9b0_0, 0, 1;
L_0x7fffbc2b20c0 .part v0x7fffbc2af9b0_0, 1, 1;
L_0x7fffbc2b21b0 .reduce/or v0x7fffbc2afb30_0;
L_0x7fffbc2b22f0 .part v0x7fffbc2b0520_0, 4, 10;
L_0x7fffbc2b23e0 .part L_0x7fffbc2b22f0, 0, 9;
L_0x7fffbc2b24d0 .part v0x7fffbc2b0520_0, 13, 19;
S_0x7fffbc282010 .scope generate, "genblk3" "genblk3" 3 71, 3 71 0, S_0x7fffbc2812b0;
 .timescale -9 -12;
S_0x7fffbc2763d0 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x7fffbc282010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffbc210620 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000000010>;
P_0x7fffbc210660 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000001001>;
P_0x7fffbc2106a0 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000010>;
v0x7fffbc263700_0 .net "clk", 0 0, v0x7fffbc2b0610_0;  alias, 1 drivers
v0x7fffbc28df10 .array/i "counts", 1023 0, 31 0;
v0x7fffbc28fcc0_0 .net "enable", 0 0, v0x7fffbc2b0820_0;  alias, 1 drivers
v0x7fffbc287960_0 .var/i "i", 31 0;
v0x7fffbc282870_0 .var/i "j", 31 0;
v0x7fffbc27d910_0 .var "min_idx", 8 0;
v0x7fffbc2ab110_0 .var "new_idx", 8 0;
v0x7fffbc2ab1f0_0 .net "next_out", 1 0, L_0x7fffbc2b0d40;  alias, 1 drivers
v0x7fffbc2ab2d0_0 .net "rst", 0 0, v0x7fffbc2b0a50_0;  alias, 1 drivers
v0x7fffbc2ab390_0 .net "set_in", 8 0, L_0x7fffbc2b23e0;  alias, 1 drivers
v0x7fffbc2ab470_0 .var/i "tick", 31 0;
v0x7fffbc2ab550_0 .net "way_in", 1 0, v0x7fffbc2af230_0;  alias, 1 drivers
E_0x7fffbc28fc30 .event edge, v0x7fffbc28fcc0_0, v0x7fffbc2ab550_0, v0x7fffbc2ab390_0;
E_0x7fffbc245dd0 .event posedge, v0x7fffbc263700_0;
L_0x7fffbc2b0d40 .part v0x7fffbc2ab110_0, 0, 2;
S_0x7fffbc2ab6f0 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffbc2812b0;
 .timescale -9 -12;
P_0x7fffbc2ab8c0 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffbc2ab980 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffbc2ab6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "index_in";
    .port_info 4 /INPUT 19 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 19 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffbc2abb60 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffbc2abba0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001001>;
P_0x7fffbc2abbe0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010011>;
L_0x7fffbc28e860 .functor BUFZ 1, L_0x7fffbc2b0de0, C4<0>, C4<0>, C4<0>;
L_0x7fffbc28fb60 .functor BUFZ 19, L_0x7fffbc2b10f0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x7fffbc2877c0 .functor BUFZ 32, L_0x7fffbc2b13a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc2abd50_0 .net *"_ivl_0", 0 0, L_0x7fffbc2b0de0;  1 drivers
v0x7fffbc2abff0_0 .net *"_ivl_10", 10 0, L_0x7fffbc2b1190;  1 drivers
L_0x7fbdeed50060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbc2ac0d0_0 .net *"_ivl_13", 1 0, L_0x7fbdeed50060;  1 drivers
v0x7fffbc2ac1c0_0 .net *"_ivl_16", 31 0, L_0x7fffbc2b13a0;  1 drivers
v0x7fffbc2ac2a0_0 .net *"_ivl_18", 10 0, L_0x7fffbc2b1440;  1 drivers
v0x7fffbc2ac3d0_0 .net *"_ivl_2", 10 0, L_0x7fffbc2b0f00;  1 drivers
L_0x7fbdeed500a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbc2ac4b0_0 .net *"_ivl_21", 1 0, L_0x7fbdeed500a8;  1 drivers
L_0x7fbdeed50018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbc2ac590_0 .net *"_ivl_5", 1 0, L_0x7fbdeed50018;  1 drivers
v0x7fffbc2ac670_0 .net *"_ivl_8", 18 0, L_0x7fffbc2b10f0;  1 drivers
v0x7fffbc2ac750_0 .var/i "block", 31 0;
v0x7fffbc2ac830_0 .net "clk", 0 0, v0x7fffbc2b0610_0;  alias, 1 drivers
v0x7fffbc2ac8d0 .array "data", 0 511, 31 0;
v0x7fffbc2ac970_0 .net "data_in", 31 0, v0x7fffbc2b06e0_0;  alias, 1 drivers
v0x7fffbc2aca50_0 .net "data_out", 31 0, L_0x7fffbc2877c0;  alias, 1 drivers
v0x7fffbc2acb30_0 .net "enable", 0 0, L_0x7fffbc2b1660;  1 drivers
v0x7fffbc2acbf0_0 .net "index_in", 8 0, L_0x7fffbc2b23e0;  alias, 1 drivers
v0x7fffbc2acce0_0 .net "rst", 0 0, v0x7fffbc2b0a50_0;  alias, 1 drivers
v0x7fffbc2acdb0 .array "tag", 0 511, 18 0;
v0x7fffbc2ace50_0 .net "tag_in", 18 0, L_0x7fffbc2b24d0;  alias, 1 drivers
v0x7fffbc2acf10_0 .net "tag_out", 18 0, L_0x7fffbc28fb60;  alias, 1 drivers
v0x7fffbc2acff0 .array "valid", 0 511, 0 0;
v0x7fffbc2ad090_0 .net "valid_out", 0 0, L_0x7fffbc28e860;  alias, 1 drivers
E_0x7fffbc232b90 .event posedge, v0x7fffbc2acb30_0;
L_0x7fffbc2b0de0 .array/port v0x7fffbc2acff0, L_0x7fffbc2b0f00;
L_0x7fffbc2b0f00 .concat [ 9 2 0 0], L_0x7fffbc2b23e0, L_0x7fbdeed50018;
L_0x7fffbc2b10f0 .array/port v0x7fffbc2acdb0, L_0x7fffbc2b1190;
L_0x7fffbc2b1190 .concat [ 9 2 0 0], L_0x7fffbc2b23e0, L_0x7fbdeed50060;
L_0x7fffbc2b13a0 .array/port v0x7fffbc2ac8d0, L_0x7fffbc2b1440;
L_0x7fffbc2b1440 .concat [ 9 2 0 0], L_0x7fffbc2b23e0, L_0x7fbdeed500a8;
S_0x7fffbc2ad270 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffbc2812b0;
 .timescale -9 -12;
P_0x7fffbc2ad450 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffbc2ad510 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffbc2ad270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "index_in";
    .port_info 4 /INPUT 19 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 19 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffbc2ad6f0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffbc2ad730 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001001>;
P_0x7fffbc2ad770 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010011>;
L_0x7fffbc283570 .functor BUFZ 1, L_0x7fffbc2b1700, C4<0>, C4<0>, C4<0>;
L_0x7fffbc27e610 .functor BUFZ 19, L_0x7fffbc2b1980, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x7fffbc2b1fb0 .functor BUFZ 32, L_0x7fffbc2b1d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc2ad910_0 .net *"_ivl_0", 0 0, L_0x7fffbc2b1700;  1 drivers
v0x7fffbc2adbb0_0 .net *"_ivl_10", 10 0, L_0x7fffbc2b1a20;  1 drivers
L_0x7fbdeed50138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbc2adc90_0 .net *"_ivl_13", 1 0, L_0x7fbdeed50138;  1 drivers
v0x7fffbc2add80_0 .net *"_ivl_16", 31 0, L_0x7fffbc2b1d90;  1 drivers
v0x7fffbc2ade60_0 .net *"_ivl_18", 10 0, L_0x7fffbc2b1e30;  1 drivers
v0x7fffbc2adf90_0 .net *"_ivl_2", 10 0, L_0x7fffbc2b17a0;  1 drivers
L_0x7fbdeed50180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbc2ae070_0 .net *"_ivl_21", 1 0, L_0x7fbdeed50180;  1 drivers
L_0x7fbdeed500f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbc2ae150_0 .net *"_ivl_5", 1 0, L_0x7fbdeed500f0;  1 drivers
v0x7fffbc2ae230_0 .net *"_ivl_8", 18 0, L_0x7fffbc2b1980;  1 drivers
v0x7fffbc2ae310_0 .var/i "block", 31 0;
v0x7fffbc2ae3f0_0 .net "clk", 0 0, v0x7fffbc2b0610_0;  alias, 1 drivers
v0x7fffbc2ae490 .array "data", 0 511, 31 0;
v0x7fffbc2ae550_0 .net "data_in", 31 0, v0x7fffbc2b06e0_0;  alias, 1 drivers
v0x7fffbc2ae610_0 .net "data_out", 31 0, L_0x7fffbc2b1fb0;  alias, 1 drivers
v0x7fffbc2ae6d0_0 .net "enable", 0 0, L_0x7fffbc2b20c0;  1 drivers
v0x7fffbc2ae790_0 .net "index_in", 8 0, L_0x7fffbc2b23e0;  alias, 1 drivers
v0x7fffbc2ae8a0_0 .net "rst", 0 0, v0x7fffbc2b0a50_0;  alias, 1 drivers
v0x7fffbc2ae990 .array "tag", 0 511, 18 0;
v0x7fffbc2aea50_0 .net "tag_in", 18 0, L_0x7fffbc2b24d0;  alias, 1 drivers
v0x7fffbc2aeb10_0 .net "tag_out", 18 0, L_0x7fffbc27e610;  alias, 1 drivers
v0x7fffbc2aebd0 .array "valid", 0 511, 0 0;
v0x7fffbc2aec70_0 .net "valid_out", 0 0, L_0x7fffbc283570;  alias, 1 drivers
E_0x7fffbc239ba0 .event posedge, v0x7fffbc2ae6d0_0;
L_0x7fffbc2b1700 .array/port v0x7fffbc2aebd0, L_0x7fffbc2b17a0;
L_0x7fffbc2b17a0 .concat [ 9 2 0 0], L_0x7fffbc2b23e0, L_0x7fbdeed500f0;
L_0x7fffbc2b1980 .array/port v0x7fffbc2ae990, L_0x7fffbc2b1a20;
L_0x7fffbc2b1a20 .concat [ 9 2 0 0], L_0x7fffbc2b23e0, L_0x7fbdeed50138;
L_0x7fffbc2b1d90 .array/port v0x7fffbc2ae490, L_0x7fffbc2b1e30;
L_0x7fffbc2b1e30 .concat [ 9 2 0 0], L_0x7fffbc2b23e0, L_0x7fbdeed50180;
S_0x7fffbc2aeea0 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffbc2812b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffbc28ee10 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffbc28ee50 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffbc2af130_0 .net "in", 1 0, v0x7fffbc2afb30_0;  1 drivers
v0x7fffbc2af230_0 .var "out", 1 0;
E_0x7fffbc2593b0 .event edge, v0x7fffbc2af130_0;
    .scope S_0x7fffbc2763d0;
T_0 ;
    %wait E_0x7fffbc245dd0;
    %load/vec4 v0x7fffbc2ab2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbc2ab470_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fffbc2ab110_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbc287960_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffbc287960_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbc282870_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fffbc282870_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffbc287960_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fffbc282870_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fffbc28df10, 4, 0;
    %load/vec4 v0x7fffbc282870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbc282870_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x7fffbc287960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbc287960_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffbc2ab470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbc2ab470_0, 0, 32;
    %load/vec4 v0x7fffbc2ab550_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x7fffbc2ab470_0;
    %load/vec4 v0x7fffbc2ab390_0;
    %pad/u 13;
    %pad/u 14;
    %muli 2, 0, 14;
    %pad/u 15;
    %load/vec4 v0x7fffbc2ab550_0;
    %pad/u 3;
    %pad/u 15;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7fffbc28df10, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffbc2763d0;
T_1 ;
    %wait E_0x7fffbc28fc30;
    %load/vec4 v0x7fffbc28fcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffbc2ab550_0;
    %pad/u 9;
    %store/vec4 v0x7fffbc2ab110_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fffbc27d910_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbc287960_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffbc287960_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fffbc2ab390_0;
    %pad/u 13;
    %pad/u 14;
    %muli 2, 0, 14;
    %pad/u 15;
    %load/vec4 v0x7fffbc287960_0;
    %pad/s 15;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc28df10, 4;
    %load/vec4 v0x7fffbc2ab390_0;
    %pad/u 13;
    %pad/u 14;
    %muli 2, 0, 14;
    %pad/u 15;
    %load/vec4 v0x7fffbc27d910_0;
    %pad/u 15;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc28df10, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7fffbc287960_0;
    %pad/s 9;
    %store/vec4 v0x7fffbc27d910_0, 0, 9;
T_1.4 ;
    %load/vec4 v0x7fffbc287960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbc287960_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x7fffbc2ab470_0;
    %load/vec4 v0x7fffbc2ab390_0;
    %pad/u 13;
    %pad/u 14;
    %muli 2, 0, 14;
    %pad/u 15;
    %load/vec4 v0x7fffbc27d910_0;
    %pad/u 15;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc28df10, 0, 4;
    %load/vec4 v0x7fffbc27d910_0;
    %assign/vec4 v0x7fffbc2ab110_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffbc2ab980;
T_2 ;
    %wait E_0x7fffbc245dd0;
    %load/vec4 v0x7fffbc2acce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbc2ac750_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffbc2ac750_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffbc2ac750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc2acff0, 0, 4;
    %pushi/vec4 0, 0, 19;
    %ix/getv/s 3, v0x7fffbc2ac750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc2acdb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffbc2ac750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc2ac8d0, 0, 4;
    %load/vec4 v0x7fffbc2ac750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbc2ac750_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffbc2ab980;
T_3 ;
    %wait E_0x7fffbc232b90;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffbc2acbf0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc2acff0, 0, 4;
    %load/vec4 v0x7fffbc2ace50_0;
    %load/vec4 v0x7fffbc2acbf0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc2acdb0, 0, 4;
    %load/vec4 v0x7fffbc2ac970_0;
    %load/vec4 v0x7fffbc2acbf0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc2ac8d0, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffbc2ad510;
T_4 ;
    %wait E_0x7fffbc245dd0;
    %load/vec4 v0x7fffbc2ae8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbc2ae310_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffbc2ae310_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffbc2ae310_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc2aebd0, 0, 4;
    %pushi/vec4 0, 0, 19;
    %ix/getv/s 3, v0x7fffbc2ae310_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc2ae990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffbc2ae310_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc2ae490, 0, 4;
    %load/vec4 v0x7fffbc2ae310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbc2ae310_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffbc2ad510;
T_5 ;
    %wait E_0x7fffbc239ba0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffbc2ae790_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc2aebd0, 0, 4;
    %load/vec4 v0x7fffbc2aea50_0;
    %load/vec4 v0x7fffbc2ae790_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc2ae990, 0, 4;
    %load/vec4 v0x7fffbc2ae550_0;
    %load/vec4 v0x7fffbc2ae790_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc2ae490, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffbc2aeea0;
T_6 ;
    %wait E_0x7fffbc2593b0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffbc2af230_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffbc2af230_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffbc2af130_0;
    %load/vec4 v0x7fffbc2af230_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffbc2af230_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffbc2af230_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffbc2812b0;
T_7 ;
    %wait E_0x7fffbc245dd0;
    %load/vec4 v0x7fffbc2afc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffbc2afb30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffbc2af9b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbc2af850_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffbc2af910_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffbc2b0290_0;
    %shiftl 4;
    %assign/vec4 v0x7fffbc2af9b0_0, 0;
    %load/vec4 v0x7fffbc2af910_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffbc2b0290_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffbc2afbf0_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc2af5f0, 4;
    %assign/vec4 v0x7fffbc2af850_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbc2b00e0_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffbc2b00e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffbc2afdf0_0;
    %ix/getv/s 4, v0x7fffbc2b00e0_0;
    %load/vec4a v0x7fffbc2aff00, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffbc2b00e0_0;
    %load/vec4a v0x7fffbc2affe0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffbc2b00e0_0;
    %store/vec4 v0x7fffbc2afb30_0, 4, 1;
    %load/vec4 v0x7fffbc2b00e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbc2b00e0_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffbc2812b0;
T_8 ;
    %wait E_0x7fffbc249b60;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbc2b00e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffbc2b00e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffbc2afdf0_0;
    %ix/getv/s 4, v0x7fffbc2b00e0_0;
    %load/vec4a v0x7fffbc2aff00, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffbc2b00e0_0;
    %load/vec4a v0x7fffbc2affe0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffbc2b00e0_0;
    %store/vec4 v0x7fffbc2afb30_0, 4, 1;
    %load/vec4 v0x7fffbc2b00e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbc2b00e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffbc2812b0;
T_9 ;
    %wait E_0x7fffbc24e980;
    %load/vec4 v0x7fffbc2af910_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffbc2b0290_0;
    %shiftl 4;
    %assign/vec4 v0x7fffbc2af9b0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffbc2805e0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbc2b09b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbc2b0c60_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffbc2805e0;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffbc2812b0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffbc2805e0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc2b0610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc2b0a50_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc2b0610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc2b0a50_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc2b0610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc2b0a50_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffbc2b0610_0;
    %inv;
    %store/vec4 v0x7fffbc2b0610_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffbc2805e0;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffbc255bc0, "r" {0 0 0};
    %store/vec4 v0x7fffbc2b0420_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffbc2b0420_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffbc2b0420_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffbc2805e0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc2b0820_0, 0;
    %wait E_0x7fffbc2507b0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffbc2b0420_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffbc2b09b0_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffbc2b0c60_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffbc2b09b0_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffbc2b0c60_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffbc26aa50 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffbc26a9d0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffbc26aa10 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffbc255a40 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000100000000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffbc255b00 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffbc2b0420_0, "%x\012", v0x7fffbc2b0520_0 {0 0 0};
    %store/vec4 v0x7fffbc2b0b80_0, 0, 32;
    %wait E_0x7fffbc245dd0;
    %load/vec4 v0x7fffbc2b0c60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffbc2b0c60_0, 0;
    %load/vec4 v0x7fffbc2b0910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffbc2b09b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffbc2b09b0_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffbc2b06e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbc2b0820_0, 0;
T_14.3 ;
    %wait E_0x7fffbc245dd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc2b0820_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
