
WINC1500_MQTT_CHAT_EXAMPLE_MQTT_Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009210  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000b0  20000000  00009210  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000003c8  200000b0  000092c0  000200b0  2**2
                  ALLOC
  3 .stack        00002000  20000478  00009688  000200b0  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
  5 .comment      000000ca  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY
  6 .debug_info   000577bc  00000000  00000000  000201a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00007d05  00000000  00000000  0007795e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000125fa  00000000  00000000  0007f663  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000db0  00000000  00000000  00091c5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001360  00000000  00000000  00092a0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00022efb  00000000  00000000  00093d6d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001b2b1  00000000  00000000  000b6c68  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00098cce  00000000  00000000  000d1f19  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002f44  00000000  00000000  0016abe8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	78 24 00 20 05 52 00 00 01 52 00 00 01 52 00 00     x$. .R...R...R..
	...
      2c:	01 52 00 00 00 00 00 00 00 00 00 00 01 52 00 00     .R...........R..
      3c:	01 52 00 00 01 52 00 00 01 52 00 00 01 52 00 00     .R...R...R...R..
      4c:	01 52 00 00 11 34 00 00 01 52 00 00 01 52 00 00     .R...4...R...R..
      5c:	01 52 00 00 01 52 00 00 7d 39 00 00 8d 39 00 00     .R...R..}9...9..
      6c:	9d 39 00 00 ad 39 00 00 bd 39 00 00 cd 39 00 00     .9...9...9...9..
      7c:	d1 51 00 00 e1 51 00 00 f1 51 00 00 01 52 00 00     .Q...Q...Q...R..
      8c:	01 52 00 00 01 52 00 00 01 52 00 00 01 52 00 00     .R...R...R...R..
      9c:	01 52 00 00 01 52 00 00 01 52 00 00 01 52 00 00     .R...R...R...R..
      ac:	01 52 00 00 00 00 00 00                             .R......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200000b0 	.word	0x200000b0
      d4:	00000000 	.word	0x00000000
      d8:	00009210 	.word	0x00009210

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200000b4 	.word	0x200000b4
     108:	00009210 	.word	0x00009210
     10c:	00009210 	.word	0x00009210
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	00004931 	.word	0x00004931
     140:	00006749 	.word	0x00006749
     144:	20000000 	.word	0x20000000
     148:	000f4240 	.word	0x000f4240
     14c:	20000004 	.word	0x20000004
     150:	e000e010 	.word	0xe000e010

00000154 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     154:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     156:	4b08      	ldr	r3, [pc, #32]	; (178 <delay_cycles_ms+0x24>)
     158:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     15a:	4a08      	ldr	r2, [pc, #32]	; (17c <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     15c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15e:	2180      	movs	r1, #128	; 0x80
     160:	0249      	lsls	r1, r1, #9
	while (n--) {
     162:	3801      	subs	r0, #1
     164:	d307      	bcc.n	176 <delay_cycles_ms+0x22>
	if (n > 0) {
     166:	2c00      	cmp	r4, #0
     168:	d0fb      	beq.n	162 <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     16a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     16c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     16e:	6813      	ldr	r3, [r2, #0]
     170:	420b      	tst	r3, r1
     172:	d0fc      	beq.n	16e <delay_cycles_ms+0x1a>
     174:	e7f5      	b.n	162 <delay_cycles_ms+0xe>
	}
}
     176:	bd30      	pop	{r4, r5, pc}
     178:	20000000 	.word	0x20000000
     17c:	e000e010 	.word	0xe000e010

00000180 <chip_isr>:
#include "conf_winc.h"

static tpfNmBspIsr gpfIsr;

static void chip_isr(void)
{
     180:	b510      	push	{r4, lr}
	if (gpfIsr) {
     182:	4b03      	ldr	r3, [pc, #12]	; (190 <chip_isr+0x10>)
     184:	681b      	ldr	r3, [r3, #0]
     186:	2b00      	cmp	r3, #0
     188:	d000      	beq.n	18c <chip_isr+0xc>
		gpfIsr();
     18a:	4798      	blx	r3
	}
}
     18c:	bd10      	pop	{r4, pc}
     18e:	46c0      	nop			; (mov r8, r8)
     190:	200000cc 	.word	0x200000cc

00000194 <nm_bsp_sleep>:
 *	@brief	Sleep in units of mSec
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
     194:	b570      	push	{r4, r5, r6, lr}
	while (u32TimeMsec--) {
     196:	1e44      	subs	r4, r0, #1
     198:	2800      	cmp	r0, #0
     19a:	d004      	beq.n	1a6 <nm_bsp_sleep+0x12>
		delay_ms(1);
     19c:	4d02      	ldr	r5, [pc, #8]	; (1a8 <nm_bsp_sleep+0x14>)
     19e:	2001      	movs	r0, #1
     1a0:	47a8      	blx	r5
	while (u32TimeMsec--) {
     1a2:	3c01      	subs	r4, #1
     1a4:	d2fb      	bcs.n	19e <nm_bsp_sleep+0xa>
	}
}
     1a6:	bd70      	pop	{r4, r5, r6, pc}
     1a8:	00000155 	.word	0x00000155

000001ac <nm_bsp_reset>:
{
     1ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     1ae:	4c07      	ldr	r4, [pc, #28]	; (1cc <nm_bsp_reset+0x20>)
     1b0:	2720      	movs	r7, #32
     1b2:	6167      	str	r7, [r4, #20]
     1b4:	2640      	movs	r6, #64	; 0x40
     1b6:	6166      	str	r6, [r4, #20]
	nm_bsp_sleep(100);
     1b8:	2064      	movs	r0, #100	; 0x64
     1ba:	4d05      	ldr	r5, [pc, #20]	; (1d0 <nm_bsp_reset+0x24>)
     1bc:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
     1be:	61a7      	str	r7, [r4, #24]
	nm_bsp_sleep(100);
     1c0:	2064      	movs	r0, #100	; 0x64
     1c2:	47a8      	blx	r5
     1c4:	61a6      	str	r6, [r4, #24]
	nm_bsp_sleep(100);
     1c6:	2064      	movs	r0, #100	; 0x64
     1c8:	47a8      	blx	r5
}
     1ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     1cc:	41004480 	.word	0x41004480
     1d0:	00000195 	.word	0x00000195

000001d4 <nm_bsp_init>:
{
     1d4:	b570      	push	{r4, r5, r6, lr}
     1d6:	b082      	sub	sp, #8
	gpfIsr = NULL;
     1d8:	2300      	movs	r3, #0
     1da:	4a15      	ldr	r2, [pc, #84]	; (230 <nm_bsp_init+0x5c>)
     1dc:	6013      	str	r3, [r2, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     1de:	ac01      	add	r4, sp, #4
     1e0:	2501      	movs	r5, #1
     1e2:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     1e4:	70a3      	strb	r3, [r4, #2]
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     1e6:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(CONF_WINC_PIN_RESET, &pin_conf);
     1e8:	0021      	movs	r1, r4
     1ea:	2026      	movs	r0, #38	; 0x26
     1ec:	4e11      	ldr	r6, [pc, #68]	; (234 <nm_bsp_init+0x60>)
     1ee:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_CHIP_ENABLE, &pin_conf);
     1f0:	0021      	movs	r1, r4
     1f2:	2025      	movs	r0, #37	; 0x25
     1f4:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_WAKE, &pin_conf);
     1f6:	0021      	movs	r1, r4
     1f8:	2027      	movs	r0, #39	; 0x27
     1fa:	47b0      	blx	r6
		port_base->OUTCLR.reg = pin_mask;
     1fc:	4b0e      	ldr	r3, [pc, #56]	; (238 <nm_bsp_init+0x64>)
     1fe:	2220      	movs	r2, #32
     200:	615a      	str	r2, [r3, #20]
     202:	3220      	adds	r2, #32
     204:	615a      	str	r2, [r3, #20]
    if (!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) {
     206:	4b0d      	ldr	r3, [pc, #52]	; (23c <nm_bsp_init+0x68>)
     208:	681b      	ldr	r3, [r3, #0]
     20a:	421d      	tst	r5, r3
     20c:	d003      	beq.n	216 <nm_bsp_init+0x42>
     20e:	4b0b      	ldr	r3, [pc, #44]	; (23c <nm_bsp_init+0x68>)
     210:	681b      	ldr	r3, [r3, #0]
     212:	079b      	lsls	r3, r3, #30
     214:	d401      	bmi.n	21a <nm_bsp_init+0x46>
	    delay_init();
     216:	4b0a      	ldr	r3, [pc, #40]	; (240 <nm_bsp_init+0x6c>)
     218:	4798      	blx	r3
	nm_bsp_reset();
     21a:	4b0a      	ldr	r3, [pc, #40]	; (244 <nm_bsp_init+0x70>)
     21c:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
     21e:	2201      	movs	r2, #1
     220:	4b09      	ldr	r3, [pc, #36]	; (248 <nm_bsp_init+0x74>)
     222:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     224:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     228:	b662      	cpsie	i
}
     22a:	2000      	movs	r0, #0
     22c:	b002      	add	sp, #8
     22e:	bd70      	pop	{r4, r5, r6, pc}
     230:	200000cc 	.word	0x200000cc
     234:	00003575 	.word	0x00003575
     238:	41004480 	.word	0x41004480
     23c:	e000e010 	.word	0xe000e010
     240:	00000115 	.word	0x00000115
     244:	000001ad 	.word	0x000001ad
     248:	2000000a 	.word	0x2000000a

0000024c <nm_bsp_register_isr>:
 *	@brief	Register interrupt service routine
 *	@param[IN]	pfIsr
 *				Pointer to ISR handler
 */
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
     24c:	b510      	push	{r4, lr}
     24e:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;

	gpfIsr = pfIsr;
     250:	4b0e      	ldr	r3, [pc, #56]	; (28c <nm_bsp_register_isr+0x40>)
     252:	6018      	str	r0, [r3, #0]

	extint_chan_get_config_defaults(&config_extint_chan);
     254:	ac01      	add	r4, sp, #4
     256:	0020      	movs	r0, r4
     258:	4b0d      	ldr	r3, [pc, #52]	; (290 <nm_bsp_register_isr+0x44>)
     25a:	4798      	blx	r3
	config_extint_chan.gpio_pin = CONF_WINC_SPI_INT_PIN;
     25c:	2324      	movs	r3, #36	; 0x24
     25e:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux = CONF_WINC_SPI_INT_MUX;
     260:	2300      	movs	r3, #0
     262:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_UP;
     264:	3301      	adds	r3, #1
     266:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
     268:	3301      	adds	r3, #1
     26a:	72e3      	strb	r3, [r4, #11]

	extint_chan_set_config(CONF_WINC_SPI_INT_EIC, &config_extint_chan);
     26c:	0021      	movs	r1, r4
     26e:	2004      	movs	r0, #4
     270:	4b08      	ldr	r3, [pc, #32]	; (294 <nm_bsp_register_isr+0x48>)
     272:	4798      	blx	r3
	extint_register_callback(chip_isr, CONF_WINC_SPI_INT_EIC,
     274:	2200      	movs	r2, #0
     276:	2104      	movs	r1, #4
     278:	4807      	ldr	r0, [pc, #28]	; (298 <nm_bsp_register_isr+0x4c>)
     27a:	4b08      	ldr	r3, [pc, #32]	; (29c <nm_bsp_register_isr+0x50>)
     27c:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
     27e:	2100      	movs	r1, #0
     280:	2004      	movs	r0, #4
     282:	4b07      	ldr	r3, [pc, #28]	; (2a0 <nm_bsp_register_isr+0x54>)
     284:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
}
     286:	b004      	add	sp, #16
     288:	bd10      	pop	{r4, pc}
     28a:	46c0      	nop			; (mov r8, r8)
     28c:	200000cc 	.word	0x200000cc
     290:	000034e9 	.word	0x000034e9
     294:	000034fd 	.word	0x000034fd
     298:	00000181 	.word	0x00000181
     29c:	000033a5 	.word	0x000033a5
     2a0:	000033d1 	.word	0x000033d1

000002a4 <nm_bsp_interrupt_ctrl>:
 *	@brief	Enable/Disable interrupts
 *	@param[IN]	u8Enable
 *				'0' disable interrupts. '1' enable interrupts
 */
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
     2a4:	b510      	push	{r4, lr}
	if (u8Enable) {
     2a6:	2800      	cmp	r0, #0
     2a8:	d104      	bne.n	2b4 <nm_bsp_interrupt_ctrl+0x10>
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
				EXTINT_CALLBACK_TYPE_DETECT);
	} else {
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
     2aa:	2100      	movs	r1, #0
     2ac:	2004      	movs	r0, #4
     2ae:	4b04      	ldr	r3, [pc, #16]	; (2c0 <nm_bsp_interrupt_ctrl+0x1c>)
     2b0:	4798      	blx	r3
				EXTINT_CALLBACK_TYPE_DETECT);
	}
}
     2b2:	bd10      	pop	{r4, pc}
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
     2b4:	2100      	movs	r1, #0
     2b6:	2004      	movs	r0, #4
     2b8:	4b02      	ldr	r3, [pc, #8]	; (2c4 <nm_bsp_interrupt_ctrl+0x20>)
     2ba:	4798      	blx	r3
     2bc:	e7f9      	b.n	2b2 <nm_bsp_interrupt_ctrl+0xe>
     2be:	46c0      	nop			; (mov r8, r8)
     2c0:	000033f1 	.word	0x000033f1
     2c4:	000033d1 	.word	0x000033d1

000002c8 <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
     2c8:	b530      	push	{r4, r5, lr}
     2ca:	b091      	sub	sp, #68	; 0x44
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     2cc:	4c30      	ldr	r4, [pc, #192]	; (390 <nm_bus_init+0xc8>)
     2ce:	2305      	movs	r3, #5
     2d0:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     2d2:	2300      	movs	r3, #0
     2d4:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     2d6:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
     2d8:	a901      	add	r1, sp, #4
     2da:	2201      	movs	r2, #1
     2dc:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     2de:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     2e0:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     2e2:	2005      	movs	r0, #5
     2e4:	4b2b      	ldr	r3, [pc, #172]	; (394 <nm_bus_init+0xcc>)
     2e6:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     2e8:	7822      	ldrb	r2, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     2ea:	09d1      	lsrs	r1, r2, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     2ec:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     2ee:	2900      	cmp	r1, #0
     2f0:	d104      	bne.n	2fc <nm_bus_init+0x34>
		return &(ports[port_index]->Group[group_index]);
     2f2:	0953      	lsrs	r3, r2, #5
     2f4:	01db      	lsls	r3, r3, #7
     2f6:	4928      	ldr	r1, [pc, #160]	; (398 <nm_bus_init+0xd0>)
     2f8:	468c      	mov	ip, r1
     2fa:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     2fc:	211f      	movs	r1, #31
     2fe:	4011      	ands	r1, r2
     300:	2201      	movs	r2, #1
     302:	0010      	movs	r0, r2
     304:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
     306:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
     308:	ac02      	add	r4, sp, #8
     30a:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     30c:	2300      	movs	r3, #0
     30e:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     310:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     312:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
     314:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
     316:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
     318:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
     31a:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
     31c:	3223      	adds	r2, #35	; 0x23
     31e:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     320:	3a18      	subs	r2, #24
     322:	2100      	movs	r1, #0
     324:	a808      	add	r0, sp, #32
     326:	4b1d      	ldr	r3, [pc, #116]	; (39c <nm_bus_init+0xd4>)
     328:	4798      	blx	r3
	slave_config.ss_pin = CONF_WINC_SPI_CS_PIN;
	spi_attach_slave(&slave_inst, &slave_config);

	/* Configure the SPI master. */
	spi_get_config_defaults(&config);
	config.mux_setting = CONF_WINC_SPI_SERCOM_MUX;
     32a:	2380      	movs	r3, #128	; 0x80
     32c:	025b      	lsls	r3, r3, #9
     32e:	60e3      	str	r3, [r4, #12]
	config.pinmux_pad0 = CONF_WINC_SPI_PINMUX_PAD0;
     330:	4b1b      	ldr	r3, [pc, #108]	; (3a0 <nm_bus_init+0xd8>)
     332:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = CONF_WINC_SPI_PINMUX_PAD1;
     334:	2301      	movs	r3, #1
     336:	425b      	negs	r3, r3
     338:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = CONF_WINC_SPI_PINMUX_PAD2;
     33a:	4b1a      	ldr	r3, [pc, #104]	; (3a4 <nm_bus_init+0xdc>)
     33c:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = CONF_WINC_SPI_PINMUX_PAD3;
     33e:	4b1a      	ldr	r3, [pc, #104]	; (3a8 <nm_bus_init+0xe0>)
     340:	6363      	str	r3, [r4, #52]	; 0x34
	config.master_slave_select_enable = false;
	
	config.mode_specific.master.baudrate = CONF_WINC_SPI_CLOCK;
     342:	4b1a      	ldr	r3, [pc, #104]	; (3ac <nm_bus_init+0xe4>)
     344:	61a3      	str	r3, [r4, #24]
	if (spi_init(&master, CONF_WINC_SPI_MODULE, &config) != STATUS_OK) {
     346:	0022      	movs	r2, r4
     348:	4919      	ldr	r1, [pc, #100]	; (3b0 <nm_bus_init+0xe8>)
     34a:	481a      	ldr	r0, [pc, #104]	; (3b4 <nm_bus_init+0xec>)
     34c:	4b1a      	ldr	r3, [pc, #104]	; (3b8 <nm_bus_init+0xf0>)
     34e:	4798      	blx	r3
     350:	2800      	cmp	r0, #0
     352:	d11a      	bne.n	38a <nm_bus_init+0xc2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     354:	4d17      	ldr	r5, [pc, #92]	; (3b4 <nm_bus_init+0xec>)
     356:	682c      	ldr	r4, [r5, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     358:	0020      	movs	r0, r4
     35a:	4b18      	ldr	r3, [pc, #96]	; (3bc <nm_bus_init+0xf4>)
     35c:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     35e:	231f      	movs	r3, #31
     360:	4018      	ands	r0, r3
     362:	3b1e      	subs	r3, #30
     364:	4083      	lsls	r3, r0
     366:	4a16      	ldr	r2, [pc, #88]	; (3c0 <nm_bus_init+0xf8>)
     368:	6013      	str	r3, [r2, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
     36a:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
     36c:	69d3      	ldr	r3, [r2, #28]
#  endif

	while (spi_is_syncing(module)) {
     36e:	2b00      	cmp	r3, #0
     370:	d1fc      	bne.n	36c <nm_bus_init+0xa4>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     372:	6823      	ldr	r3, [r4, #0]
     374:	2202      	movs	r2, #2
     376:	4313      	orrs	r3, r2
     378:	6023      	str	r3, [r4, #0]
	}

	/* Enable the SPI master. */
	spi_enable(&master);

	nm_bsp_reset();
     37a:	4b12      	ldr	r3, [pc, #72]	; (3c4 <nm_bus_init+0xfc>)
     37c:	4798      	blx	r3
	nm_bsp_sleep(1);
     37e:	2001      	movs	r0, #1
     380:	4b11      	ldr	r3, [pc, #68]	; (3c8 <nm_bus_init+0x100>)
     382:	4798      	blx	r3
#endif
	return result;
     384:	2000      	movs	r0, #0
}
     386:	b011      	add	sp, #68	; 0x44
     388:	bd30      	pop	{r4, r5, pc}
		return M2M_ERR_BUS_FAIL;
     38a:	2006      	movs	r0, #6
     38c:	4240      	negs	r0, r0
     38e:	e7fa      	b.n	386 <nm_bus_init+0xbe>
     390:	2000027c 	.word	0x2000027c
     394:	00003575 	.word	0x00003575
     398:	41004400 	.word	0x41004400
     39c:	00006b1b 	.word	0x00006b1b
     3a0:	00040003 	.word	0x00040003
     3a4:	00060003 	.word	0x00060003
     3a8:	00070003 	.word	0x00070003
     3ac:	00b71b00 	.word	0x00b71b00
     3b0:	42000800 	.word	0x42000800
     3b4:	20000280 	.word	0x20000280
     3b8:	000039dd 	.word	0x000039dd
     3bc:	0000394d 	.word	0x0000394d
     3c0:	e000e100 	.word	0xe000e100
     3c4:	000001ad 	.word	0x000001ad
     3c8:	00000195 	.word	0x00000195

000003cc <nm_bus_ioctl>:
*					Arbitrary parameter depenging on IOCTL
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@note	For SPI only, it's important to be able to send/receive at the same time
*/
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
     3cc:	b5f0      	push	{r4, r5, r6, r7, lr}
     3ce:	46de      	mov	lr, fp
     3d0:	4657      	mov	r7, sl
     3d2:	464e      	mov	r6, r9
     3d4:	4645      	mov	r5, r8
     3d6:	b5e0      	push	{r5, r6, r7, lr}
     3d8:	b083      	sub	sp, #12
	sint8 s8Ret = 0;
	switch(u8Cmd)
     3da:	2803      	cmp	r0, #3
     3dc:	d000      	beq.n	3e0 <nm_bus_ioctl+0x14>
     3de:	e075      	b.n	4cc <nm_bus_ioctl+0x100>
		}
		break;
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
     3e0:	680e      	ldr	r6, [r1, #0]
     3e2:	684d      	ldr	r5, [r1, #4]
     3e4:	890c      	ldrh	r4, [r1, #8]
	uint8 u8Dummy = 0;
     3e6:	2200      	movs	r2, #0
     3e8:	466b      	mov	r3, sp
     3ea:	71da      	strb	r2, [r3, #7]
	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
     3ec:	2d00      	cmp	r5, #0
     3ee:	d027      	beq.n	440 <nm_bus_ioctl+0x74>
     3f0:	2c00      	cmp	r4, #0
     3f2:	d065      	beq.n	4c0 <nm_bus_ioctl+0xf4>
	if (pu8Mosi == NULL) {
     3f4:	2e00      	cmp	r6, #0
     3f6:	d100      	bne.n	3fa <nm_bus_ioctl+0x2e>
     3f8:	e077      	b.n	4ea <nm_bus_ioctl+0x11e>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
     3fa:	2300      	movs	r3, #0
     3fc:	4698      	mov	r8, r3
     3fe:	2300      	movs	r3, #0
     400:	469b      	mov	fp, r3
	spi_select_slave(&master, &slave_inst, true);
     402:	2201      	movs	r2, #1
     404:	493b      	ldr	r1, [pc, #236]	; (4f4 <nm_bus_ioctl+0x128>)
     406:	483c      	ldr	r0, [pc, #240]	; (4f8 <nm_bus_ioctl+0x12c>)
     408:	4b3c      	ldr	r3, [pc, #240]	; (4fc <nm_bus_ioctl+0x130>)
     40a:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     40c:	4b3a      	ldr	r3, [pc, #232]	; (4f8 <nm_bus_ioctl+0x12c>)
     40e:	469a      	mov	sl, r3
		while (!spi_is_ready_to_write(&master))
     410:	2701      	movs	r7, #1
		while (!spi_is_ready_to_read(&master))
     412:	2204      	movs	r2, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     414:	4699      	mov	r9, r3
			pu8Miso++;
     416:	4659      	mov	r1, fp
     418:	424b      	negs	r3, r1
     41a:	4159      	adcs	r1, r3
     41c:	468b      	mov	fp, r1
		txd_data = *pu8Mosi;
     41e:	7830      	ldrb	r0, [r6, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
     420:	4653      	mov	r3, sl
     422:	681b      	ldr	r3, [r3, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     424:	7e19      	ldrb	r1, [r3, #24]
		while (!spi_is_ready_to_write(&master))
     426:	4239      	tst	r1, r7
     428:	d0fc      	beq.n	424 <nm_bus_ioctl+0x58>
     42a:	7e19      	ldrb	r1, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
     42c:	4239      	tst	r1, r7
     42e:	d0fc      	beq.n	42a <nm_bus_ioctl+0x5e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     430:	6298      	str	r0, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     432:	7e19      	ldrb	r1, [r3, #24]
		while (!spi_is_ready_to_read(&master))
     434:	4211      	tst	r1, r2
     436:	d0fc      	beq.n	432 <nm_bus_ioctl+0x66>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     438:	4649      	mov	r1, r9
     43a:	7989      	ldrb	r1, [r1, #6]
     43c:	468c      	mov	ip, r1
     43e:	e011      	b.n	464 <nm_bus_ioctl+0x98>
	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
     440:	2e00      	cmp	r6, #0
     442:	d03a      	beq.n	4ba <nm_bus_ioctl+0xee>
     444:	2c00      	cmp	r4, #0
     446:	d03e      	beq.n	4c6 <nm_bus_ioctl+0xfa>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
     448:	2300      	movs	r3, #0
     44a:	4698      	mov	r8, r3
		u8SkipMiso = 1;
     44c:	3301      	adds	r3, #1
     44e:	469b      	mov	fp, r3
		pu8Miso = &u8Dummy;
     450:	466b      	mov	r3, sp
     452:	1ddd      	adds	r5, r3, #7
     454:	e7d5      	b.n	402 <nm_bus_ioctl+0x36>
     456:	4660      	mov	r0, ip
     458:	2801      	cmp	r0, #1
     45a:	d00d      	beq.n	478 <nm_bus_ioctl+0xac>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     45c:	6a98      	ldr	r0, [r3, #40]	; 0x28
     45e:	b2c0      	uxtb	r0, r0
		while (spi_read(&master, &rxd_data) != STATUS_OK)
     460:	2900      	cmp	r1, #0
     462:	d00d      	beq.n	480 <nm_bus_ioctl+0xb4>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     464:	7e19      	ldrb	r1, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
     466:	4211      	tst	r1, r2
     468:	d0fc      	beq.n	464 <nm_bus_ioctl+0x98>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     46a:	8b58      	ldrh	r0, [r3, #26]
	enum status_code retval = STATUS_OK;
     46c:	2100      	movs	r1, #0
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     46e:	4210      	tst	r0, r2
     470:	d0f1      	beq.n	456 <nm_bus_ioctl+0x8a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     472:	835a      	strh	r2, [r3, #26]
		retval = STATUS_ERR_OVERFLOW;
     474:	311e      	adds	r1, #30
     476:	e7ee      	b.n	456 <nm_bus_ioctl+0x8a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     478:	6a98      	ldr	r0, [r3, #40]	; 0x28
     47a:	05c0      	lsls	r0, r0, #23
     47c:	0dc0      	lsrs	r0, r0, #23
     47e:	e7ef      	b.n	460 <nm_bus_ioctl+0x94>
		*pu8Miso = rxd_data;
     480:	7028      	strb	r0, [r5, #0]
		u16Sz--;
     482:	3c01      	subs	r4, #1
     484:	b2a4      	uxth	r4, r4
			pu8Miso++;
     486:	445d      	add	r5, fp
			pu8Mosi++;
     488:	4643      	mov	r3, r8
     48a:	4259      	negs	r1, r3
     48c:	414b      	adcs	r3, r1
     48e:	18f6      	adds	r6, r6, r3
	while (u16Sz) {
     490:	2c00      	cmp	r4, #0
     492:	d1c4      	bne.n	41e <nm_bus_ioctl+0x52>
	SercomSpi *const spi_module = &(module->hw->SPI);
     494:	4b18      	ldr	r3, [pc, #96]	; (4f8 <nm_bus_ioctl+0x12c>)
     496:	6819      	ldr	r1, [r3, #0]
	while (!spi_is_write_complete(&master))
     498:	2202      	movs	r2, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     49a:	7e0b      	ldrb	r3, [r1, #24]
     49c:	4213      	tst	r3, r2
     49e:	d0fc      	beq.n	49a <nm_bus_ioctl+0xce>
	spi_select_slave(&master, &slave_inst, false);
     4a0:	2200      	movs	r2, #0
     4a2:	4914      	ldr	r1, [pc, #80]	; (4f4 <nm_bus_ioctl+0x128>)
     4a4:	4814      	ldr	r0, [pc, #80]	; (4f8 <nm_bus_ioctl+0x12c>)
     4a6:	4b15      	ldr	r3, [pc, #84]	; (4fc <nm_bus_ioctl+0x130>)
     4a8:	4798      	blx	r3
	return M2M_SUCCESS;
     4aa:	2000      	movs	r0, #0
			M2M_ERR("invalide ioclt cmd\n");
			break;
	}

	return s8Ret;
}
     4ac:	b003      	add	sp, #12
     4ae:	bc3c      	pop	{r2, r3, r4, r5}
     4b0:	4690      	mov	r8, r2
     4b2:	4699      	mov	r9, r3
     4b4:	46a2      	mov	sl, r4
     4b6:	46ab      	mov	fp, r5
     4b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return M2M_ERR_INVALID_ARG;
     4ba:	200f      	movs	r0, #15
     4bc:	4240      	negs	r0, r0
     4be:	e7f5      	b.n	4ac <nm_bus_ioctl+0xe0>
     4c0:	200f      	movs	r0, #15
     4c2:	4240      	negs	r0, r0
     4c4:	e7f2      	b.n	4ac <nm_bus_ioctl+0xe0>
     4c6:	200f      	movs	r0, #15
     4c8:	4240      	negs	r0, r0
		break;
     4ca:	e7ef      	b.n	4ac <nm_bus_ioctl+0xe0>
			M2M_ERR("invalide ioclt cmd\n");
     4cc:	220e      	movs	r2, #14
     4ce:	32ff      	adds	r2, #255	; 0xff
     4d0:	490b      	ldr	r1, [pc, #44]	; (500 <nm_bus_ioctl+0x134>)
     4d2:	480c      	ldr	r0, [pc, #48]	; (504 <nm_bus_ioctl+0x138>)
     4d4:	4b0c      	ldr	r3, [pc, #48]	; (508 <nm_bus_ioctl+0x13c>)
     4d6:	4798      	blx	r3
     4d8:	480c      	ldr	r0, [pc, #48]	; (50c <nm_bus_ioctl+0x140>)
     4da:	4b0d      	ldr	r3, [pc, #52]	; (510 <nm_bus_ioctl+0x144>)
     4dc:	4798      	blx	r3
     4de:	200d      	movs	r0, #13
     4e0:	4b0c      	ldr	r3, [pc, #48]	; (514 <nm_bus_ioctl+0x148>)
     4e2:	4798      	blx	r3
			s8Ret = -1;
     4e4:	2001      	movs	r0, #1
     4e6:	4240      	negs	r0, r0
	return s8Ret;
     4e8:	e7e0      	b.n	4ac <nm_bus_ioctl+0xe0>
		u8SkipMosi = 1;
     4ea:	2301      	movs	r3, #1
     4ec:	4698      	mov	r8, r3
		pu8Mosi = &u8Dummy;
     4ee:	466b      	mov	r3, sp
     4f0:	1dde      	adds	r6, r3, #7
     4f2:	e784      	b.n	3fe <nm_bus_ioctl+0x32>
     4f4:	2000027c 	.word	0x2000027c
     4f8:	20000280 	.word	0x20000280
     4fc:	00003bb5 	.word	0x00003bb5
     500:	00008018 	.word	0x00008018
     504:	00008028 	.word	0x00008028
     508:	00006c7d 	.word	0x00006c7d
     50c:	0000803c 	.word	0x0000803c
     510:	00006d99 	.word	0x00006d99
     514:	00006cb1 	.word	0x00006cb1

00000518 <nm_bus_deinit>:
/*
*	@fn		nm_bus_deinit
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
     518:	b530      	push	{r4, r5, lr}
     51a:	b083      	sub	sp, #12
	config->direction  = PORT_PIN_DIR_INPUT;
     51c:	ab01      	add	r3, sp, #4
     51e:	2200      	movs	r2, #0
     520:	701a      	strb	r2, [r3, #0]
	config->powersave  = false;
     522:	709a      	strb	r2, [r3, #2]
	struct port_config pin_conf;
		
	port_get_config_defaults(&pin_conf);
	/* Configure control pins as input no pull up. */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
     524:	705a      	strb	r2, [r3, #1]
	SercomSpi *const spi_module = &(module->hw->SPI);
     526:	4d13      	ldr	r5, [pc, #76]	; (574 <nm_bus_deinit+0x5c>)
     528:	682c      	ldr	r4, [r5, #0]
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
     52a:	0020      	movs	r0, r4
     52c:	4b12      	ldr	r3, [pc, #72]	; (578 <nm_bus_deinit+0x60>)
     52e:	4798      	blx	r3
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     530:	231f      	movs	r3, #31
     532:	4018      	ands	r0, r3
     534:	3b1e      	subs	r3, #30
     536:	4083      	lsls	r3, r0
     538:	2280      	movs	r2, #128	; 0x80
     53a:	4910      	ldr	r1, [pc, #64]	; (57c <nm_bus_deinit+0x64>)
     53c:	508b      	str	r3, [r1, r2]
	SercomSpi *const spi_module = &(module->hw->SPI);
     53e:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
     540:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
     542:	2b00      	cmp	r3, #0
     544:	d1fc      	bne.n	540 <nm_bus_deinit+0x28>
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
     546:	338f      	adds	r3, #143	; 0x8f
     548:	7523      	strb	r3, [r4, #20]
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
     54a:	7623      	strb	r3, [r4, #24]
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
     54c:	6823      	ldr	r3, [r4, #0]
     54e:	2202      	movs	r2, #2
     550:	4393      	bics	r3, r2
     552:	6023      	str	r3, [r4, #0]
	port_pin_set_config(CONF_WINC_I2C_SCL, &pin_conf);
	port_pin_set_config(CONF_WINC_I2C_SDA, &pin_conf);
#endif /* CONF_WINC_USE_I2C */
#ifdef CONF_WINC_USE_SPI
	spi_disable(&master);
	port_pin_set_config(CONF_WINC_SPI_MOSI, &pin_conf);
     554:	a901      	add	r1, sp, #4
     556:	2006      	movs	r0, #6
     558:	4c09      	ldr	r4, [pc, #36]	; (580 <nm_bus_deinit+0x68>)
     55a:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_MISO, &pin_conf);
     55c:	a901      	add	r1, sp, #4
     55e:	2004      	movs	r0, #4
     560:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SCK,  &pin_conf);
     562:	a901      	add	r1, sp, #4
     564:	2007      	movs	r0, #7
     566:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SS,   &pin_conf);
     568:	a901      	add	r1, sp, #4
     56a:	2005      	movs	r0, #5
     56c:	47a0      	blx	r4
	//port_pin_set_output_level(CONF_WINC_SPI_MISO, false);
	//port_pin_set_output_level(CONF_WINC_SPI_SCK,  false);
	//port_pin_set_output_level(CONF_WINC_SPI_SS,   false);
#endif /* CONF_WINC_USE_SPI */
	return result;
}
     56e:	2000      	movs	r0, #0
     570:	b003      	add	sp, #12
     572:	bd30      	pop	{r4, r5, pc}
     574:	20000280 	.word	0x20000280
     578:	0000394d 	.word	0x0000394d
     57c:	e000e100 	.word	0xe000e100
     580:	00003575 	.word	0x00003575

00000584 <m2m_memcpy>:
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
     584:	2a00      	cmp	r2, #0
     586:	d006      	beq.n	596 <m2m_memcpy+0x12>
     588:	1882      	adds	r2, r0, r2
	do
	{
		*pDst = *pSrc;
     58a:	780b      	ldrb	r3, [r1, #0]
     58c:	7003      	strb	r3, [r0, #0]
		pDst++;
     58e:	3001      	adds	r0, #1
		pSrc++;
     590:	3101      	adds	r1, #1
	}while(--sz);
     592:	4290      	cmp	r0, r2
     594:	d1f9      	bne.n	58a <m2m_memcpy+0x6>
}
     596:	4770      	bx	lr

00000598 <m2m_memset>:
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
     598:	2a00      	cmp	r2, #0
     59a:	d004      	beq.n	5a6 <m2m_memset+0xe>
     59c:	1882      	adds	r2, r0, r2
	do
	{
		*pBuf = val;
     59e:	7001      	strb	r1, [r0, #0]
		pBuf++;
     5a0:	3001      	adds	r0, #1
	}while(--sz);
     5a2:	4290      	cmp	r0, r2
     5a4:	d1fb      	bne.n	59e <m2m_memset+0x6>
}
     5a6:	4770      	bx	lr

000005a8 <m2m_strlen>:

uint16 m2m_strlen(uint8 * pcStr)
{
     5a8:	0003      	movs	r3, r0
	uint16	u16StrLen = 0;
	while(*pcStr)
     5aa:	7802      	ldrb	r2, [r0, #0]
     5ac:	2a00      	cmp	r2, #0
     5ae:	d007      	beq.n	5c0 <m2m_strlen+0x18>
     5b0:	2000      	movs	r0, #0
	{
		u16StrLen ++;
     5b2:	3001      	adds	r0, #1
     5b4:	b280      	uxth	r0, r0
		pcStr++;
     5b6:	3301      	adds	r3, #1
	while(*pcStr)
     5b8:	781a      	ldrb	r2, [r3, #0]
     5ba:	2a00      	cmp	r2, #0
     5bc:	d1f9      	bne.n	5b2 <m2m_strlen+0xa>
	}
	return u16StrLen;
}
     5be:	4770      	bx	lr
	uint16	u16StrLen = 0;
     5c0:	2000      	movs	r0, #0
     5c2:	e7fc      	b.n	5be <m2m_strlen+0x16>

000005c4 <isr>:

volatile tstrHifContext gstrHifCxt;

static void isr(void)
{
	gstrHifCxt.u8Interrupt++;
     5c4:	4a02      	ldr	r2, [pc, #8]	; (5d0 <isr+0xc>)
     5c6:	78d3      	ldrb	r3, [r2, #3]
     5c8:	3301      	adds	r3, #1
     5ca:	b2db      	uxtb	r3, r3
     5cc:	70d3      	strb	r3, [r2, #3]
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(0);
#endif
}
     5ce:	4770      	bx	lr
     5d0:	200002bc 	.word	0x200002bc

000005d4 <m2m_hif_cb>:
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{


}
     5d4:	4770      	bx	lr
	...

000005d8 <hif_set_rx_done>:
{
     5d8:	b500      	push	{lr}
     5da:	b083      	sub	sp, #12
	gstrHifCxt.u8HifRXDone = 0;
     5dc:	2200      	movs	r2, #0
     5de:	4b0a      	ldr	r3, [pc, #40]	; (608 <hif_set_rx_done+0x30>)
     5e0:	709a      	strb	r2, [r3, #2]
	nm_bsp_interrupt_ctrl(1);
     5e2:	2001      	movs	r0, #1
     5e4:	4b09      	ldr	r3, [pc, #36]	; (60c <hif_set_rx_done+0x34>)
     5e6:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
     5e8:	a901      	add	r1, sp, #4
     5ea:	4809      	ldr	r0, [pc, #36]	; (610 <hif_set_rx_done+0x38>)
     5ec:	4b09      	ldr	r3, [pc, #36]	; (614 <hif_set_rx_done+0x3c>)
     5ee:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
     5f0:	2800      	cmp	r0, #0
     5f2:	d001      	beq.n	5f8 <hif_set_rx_done+0x20>
}
     5f4:	b003      	add	sp, #12
     5f6:	bd00      	pop	{pc}
	reg |= NBIT1;
     5f8:	2102      	movs	r1, #2
     5fa:	9b01      	ldr	r3, [sp, #4]
     5fc:	4319      	orrs	r1, r3
     5fe:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
     600:	4803      	ldr	r0, [pc, #12]	; (610 <hif_set_rx_done+0x38>)
     602:	4b05      	ldr	r3, [pc, #20]	; (618 <hif_set_rx_done+0x40>)
     604:	4798      	blx	r3
     606:	e7f5      	b.n	5f4 <hif_set_rx_done+0x1c>
     608:	200002bc 	.word	0x200002bc
     60c:	000002a5 	.word	0x000002a5
     610:	00001070 	.word	0x00001070
     614:	000019e1 	.word	0x000019e1
     618:	000019ed 	.word	0x000019ed

0000061c <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
     61c:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	if(gstrHifCxt.u8HifRXDone)
     61e:	4b0c      	ldr	r3, [pc, #48]	; (650 <hif_chip_wake+0x34>)
     620:	789b      	ldrb	r3, [r3, #2]
	{
		/*chip already wake for the rx not done no need to send wake request*/
		return ret;
     622:	2000      	movs	r0, #0
	if(gstrHifCxt.u8HifRXDone)
     624:	2b00      	cmp	r3, #0
     626:	d10d      	bne.n	644 <hif_chip_wake+0x28>
	}
	if(gstrHifCxt.u8ChipSleep == 0)
     628:	4b09      	ldr	r3, [pc, #36]	; (650 <hif_chip_wake+0x34>)
     62a:	785b      	ldrb	r3, [r3, #1]
     62c:	2b00      	cmp	r3, #0
     62e:	d103      	bne.n	638 <hif_chip_wake+0x1c>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
     630:	4b07      	ldr	r3, [pc, #28]	; (650 <hif_chip_wake+0x34>)
     632:	781b      	ldrb	r3, [r3, #0]
     634:	2b00      	cmp	r3, #0
     636:	d106      	bne.n	646 <hif_chip_wake+0x2a>
		}
		else
		{
		}
	}
	gstrHifCxt.u8ChipSleep++;
     638:	4a05      	ldr	r2, [pc, #20]	; (650 <hif_chip_wake+0x34>)
     63a:	7853      	ldrb	r3, [r2, #1]
     63c:	3301      	adds	r3, #1
     63e:	b2db      	uxtb	r3, r3
     640:	7053      	strb	r3, [r2, #1]
     642:	2000      	movs	r0, #0
ERR1:
	return ret;
}
     644:	bd10      	pop	{r4, pc}
			ret = chip_wake();
     646:	4b03      	ldr	r3, [pc, #12]	; (654 <hif_chip_wake+0x38>)
     648:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
     64a:	2800      	cmp	r0, #0
     64c:	d0f4      	beq.n	638 <hif_chip_wake+0x1c>
     64e:	e7f9      	b.n	644 <hif_chip_wake+0x28>
     650:	200002bc 	.word	0x200002bc
     654:	000016c9 	.word	0x000016c9

00000658 <hif_chip_sleep_sc>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep_sc(void)
{
	if(gstrHifCxt.u8ChipSleep >= 1)
     658:	4b05      	ldr	r3, [pc, #20]	; (670 <hif_chip_sleep_sc+0x18>)
     65a:	785b      	ldrb	r3, [r3, #1]
     65c:	2b00      	cmp	r3, #0
     65e:	d004      	beq.n	66a <hif_chip_sleep_sc+0x12>
	{
		gstrHifCxt.u8ChipSleep--;
     660:	4a03      	ldr	r2, [pc, #12]	; (670 <hif_chip_sleep_sc+0x18>)
     662:	7853      	ldrb	r3, [r2, #1]
     664:	3b01      	subs	r3, #1
     666:	b2db      	uxtb	r3, r3
     668:	7053      	strb	r3, [r2, #1]
	}
	return M2M_SUCCESS;
}
     66a:	2000      	movs	r0, #0
     66c:	4770      	bx	lr
     66e:	46c0      	nop			; (mov r8, r8)
     670:	200002bc 	.word	0x200002bc

00000674 <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
     674:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;

	if(gstrHifCxt.u8ChipSleep >= 1)
     676:	4b0b      	ldr	r3, [pc, #44]	; (6a4 <hif_chip_sleep+0x30>)
     678:	785b      	ldrb	r3, [r3, #1]
     67a:	2b00      	cmp	r3, #0
     67c:	d004      	beq.n	688 <hif_chip_sleep+0x14>
	{
		gstrHifCxt.u8ChipSleep--;
     67e:	4a09      	ldr	r2, [pc, #36]	; (6a4 <hif_chip_sleep+0x30>)
     680:	7853      	ldrb	r3, [r2, #1]
     682:	3b01      	subs	r3, #1
     684:	b2db      	uxtb	r3, r3
     686:	7053      	strb	r3, [r2, #1]
	}
	
	if(gstrHifCxt.u8ChipSleep == 0)
     688:	4b06      	ldr	r3, [pc, #24]	; (6a4 <hif_chip_sleep+0x30>)
     68a:	785b      	ldrb	r3, [r3, #1]
	sint8 ret = M2M_SUCCESS;
     68c:	2000      	movs	r0, #0
	if(gstrHifCxt.u8ChipSleep == 0)
     68e:	2b00      	cmp	r3, #0
     690:	d103      	bne.n	69a <hif_chip_sleep+0x26>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
     692:	4b04      	ldr	r3, [pc, #16]	; (6a4 <hif_chip_sleep+0x30>)
     694:	781b      	ldrb	r3, [r3, #0]
     696:	2b00      	cmp	r3, #0
     698:	d100      	bne.n	69c <hif_chip_sleep+0x28>
		{
		}
	}
ERR1:
	return ret;
}
     69a:	bd10      	pop	{r4, pc}
			ret = chip_sleep();
     69c:	4b02      	ldr	r3, [pc, #8]	; (6a8 <hif_chip_sleep+0x34>)
     69e:	4798      	blx	r3
     6a0:	e7fb      	b.n	69a <hif_chip_sleep+0x26>
     6a2:	46c0      	nop			; (mov r8, r8)
     6a4:	200002bc 	.word	0x200002bc
     6a8:	00001661 	.word	0x00001661

000006ac <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
     6ac:	b5f0      	push	{r4, r5, r6, r7, lr}
     6ae:	46de      	mov	lr, fp
     6b0:	4657      	mov	r7, sl
     6b2:	b580      	push	{r7, lr}
     6b4:	b089      	sub	sp, #36	; 0x24
     6b6:	4683      	mov	fp, r0
     6b8:	468a      	mov	sl, r1
     6ba:	9201      	str	r2, [sp, #4]
     6bc:	9300      	str	r3, [sp, #0]
     6be:	ab10      	add	r3, sp, #64	; 0x40
     6c0:	cb80      	ldmia	r3!, {r7}
     6c2:	881e      	ldrh	r6, [r3, #0]
     6c4:	ab12      	add	r3, sp, #72	; 0x48
     6c6:	881d      	ldrh	r5, [r3, #0]
	sint8		ret = M2M_ERR_SEND;
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
     6c8:	227f      	movs	r2, #127	; 0x7f
     6ca:	400a      	ands	r2, r1
     6cc:	ab07      	add	r3, sp, #28
     6ce:	705a      	strb	r2, [r3, #1]
	strHif.u8Gid		= u8Gid;
     6d0:	7018      	strb	r0, [r3, #0]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
     6d2:	2208      	movs	r2, #8
     6d4:	805a      	strh	r2, [r3, #2]
	if(pu8DataBuf != NULL)
     6d6:	2f00      	cmp	r7, #0
     6d8:	d03d      	beq.n	756 <hif_send+0xaa>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
     6da:	885a      	ldrh	r2, [r3, #2]
     6dc:	1992      	adds	r2, r2, r6
     6de:	18aa      	adds	r2, r5, r2
     6e0:	b292      	uxth	r2, r2
     6e2:	805a      	strh	r2, [r3, #2]
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
	}
	ret = hif_chip_wake();
     6e4:	4b69      	ldr	r3, [pc, #420]	; (88c <hif_send+0x1e0>)
     6e6:	4798      	blx	r3
     6e8:	1e04      	subs	r4, r0, #0
	if(ret == M2M_SUCCESS)
     6ea:	d000      	beq.n	6ee <hif_send+0x42>
     6ec:	e0c1      	b.n	872 <hif_send+0x1c6>
	{
		volatile uint32 reg, dma_addr = 0;
     6ee:	2300      	movs	r3, #0
     6f0:	9305      	str	r3, [sp, #20]
		volatile uint16 cnt = 0;
     6f2:	aa02      	add	r2, sp, #8
     6f4:	80d3      	strh	r3, [r2, #6]
//#define OPTIMIZE_BUS 
/*please define in firmware also*/
#ifndef OPTIMIZE_BUS
		reg = 0UL;
     6f6:	9304      	str	r3, [sp, #16]
		reg |= (uint32)u8Gid;
     6f8:	9b04      	ldr	r3, [sp, #16]
     6fa:	465a      	mov	r2, fp
     6fc:	431a      	orrs	r2, r3
     6fe:	9204      	str	r2, [sp, #16]
		reg |= ((uint32)u8Opcode<<8);
     700:	9a04      	ldr	r2, [sp, #16]
     702:	4653      	mov	r3, sl
     704:	021b      	lsls	r3, r3, #8
     706:	4313      	orrs	r3, r2
     708:	9304      	str	r3, [sp, #16]
		reg |= ((uint32)strHif.u16Length<<16);
     70a:	ab07      	add	r3, sp, #28
     70c:	885b      	ldrh	r3, [r3, #2]
     70e:	9a04      	ldr	r2, [sp, #16]
     710:	041b      	lsls	r3, r3, #16
     712:	4313      	orrs	r3, r2
     714:	9304      	str	r3, [sp, #16]
		ret = nm_write_reg(NMI_STATE_REG,reg);
     716:	9904      	ldr	r1, [sp, #16]
     718:	485d      	ldr	r0, [pc, #372]	; (890 <hif_send+0x1e4>)
     71a:	4b5e      	ldr	r3, [pc, #376]	; (894 <hif_send+0x1e8>)
     71c:	4798      	blx	r3
     71e:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
     720:	d157      	bne.n	7d2 <hif_send+0x126>

		reg = 0UL;
     722:	2300      	movs	r3, #0
     724:	9304      	str	r3, [sp, #16]
		reg |= NBIT1;
     726:	9b04      	ldr	r3, [sp, #16]
     728:	2202      	movs	r2, #2
     72a:	4313      	orrs	r3, r2
     72c:	9304      	str	r3, [sp, #16]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
     72e:	9904      	ldr	r1, [sp, #16]
     730:	4859      	ldr	r0, [pc, #356]	; (898 <hif_send+0x1ec>)
     732:	4b58      	ldr	r3, [pc, #352]	; (894 <hif_send+0x1e8>)
     734:	4798      	blx	r3
     736:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
     738:	d14b      	bne.n	7d2 <hif_send+0x126>
		reg |= (u8Gid == M2M_REQ_GROUP_IP) ? (NBIT3):(0); /*IP = 1 or non IP*/
		reg |= ((uint32)strHif.u16Length << 4); /*length of pkt max = 4096*/
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
#endif
		dma_addr = 0;
     73a:	2200      	movs	r2, #0
     73c:	9205      	str	r2, [sp, #20]
		
		for(cnt = 0; cnt < 1000; cnt ++)
     73e:	ab02      	add	r3, sp, #8
     740:	80da      	strh	r2, [r3, #6]
     742:	3306      	adds	r3, #6
     744:	881b      	ldrh	r3, [r3, #0]
     746:	b29b      	uxth	r3, r3
     748:	4a54      	ldr	r2, [pc, #336]	; (89c <hif_send+0x1f0>)
     74a:	4293      	cmp	r3, r2
     74c:	d849      	bhi.n	7e2 <hif_send+0x136>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
     74e:	4c54      	ldr	r4, [pc, #336]	; (8a0 <hif_send+0x1f4>)
			 */
			if(cnt >= 500) {
				if(cnt < 501) {
					M2M_INFO("Slowing down...\n");
				}
				nm_bsp_sleep(1);
     750:	4b54      	ldr	r3, [pc, #336]	; (8a4 <hif_send+0x1f8>)
     752:	469a      	mov	sl, r3
     754:	e017      	b.n	786 <hif_send+0xda>
		strHif.u16Length += u16CtrlBufSize;
     756:	ab07      	add	r3, sp, #28
     758:	885a      	ldrh	r2, [r3, #2]
     75a:	9900      	ldr	r1, [sp, #0]
     75c:	468c      	mov	ip, r1
     75e:	4462      	add	r2, ip
     760:	b292      	uxth	r2, r2
     762:	805a      	strh	r2, [r3, #2]
     764:	e7be      	b.n	6e4 <hif_send+0x38>
				nm_bsp_sleep(1);
     766:	2001      	movs	r0, #1
     768:	47d0      	blx	sl
			}
			if (!(reg & NBIT1))
     76a:	9b04      	ldr	r3, [sp, #16]
     76c:	079b      	lsls	r3, r3, #30
     76e:	d528      	bpl.n	7c2 <hif_send+0x116>
		for(cnt = 0; cnt < 1000; cnt ++)
     770:	ab02      	add	r3, sp, #8
     772:	88da      	ldrh	r2, [r3, #6]
     774:	3201      	adds	r2, #1
     776:	b292      	uxth	r2, r2
     778:	80da      	strh	r2, [r3, #6]
     77a:	3306      	adds	r3, #6
     77c:	881b      	ldrh	r3, [r3, #0]
     77e:	b29b      	uxth	r3, r3
     780:	4a46      	ldr	r2, [pc, #280]	; (89c <hif_send+0x1f0>)
     782:	4293      	cmp	r3, r2
     784:	d82d      	bhi.n	7e2 <hif_send+0x136>
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
     786:	a904      	add	r1, sp, #16
     788:	4843      	ldr	r0, [pc, #268]	; (898 <hif_send+0x1ec>)
     78a:	47a0      	blx	r4
			if(ret != M2M_SUCCESS) break;
     78c:	2800      	cmp	r0, #0
     78e:	d128      	bne.n	7e2 <hif_send+0x136>
			if(cnt >= 500) {
     790:	ab02      	add	r3, sp, #8
     792:	3306      	adds	r3, #6
     794:	881b      	ldrh	r3, [r3, #0]
     796:	b29b      	uxth	r3, r3
     798:	22f4      	movs	r2, #244	; 0xf4
     79a:	32ff      	adds	r2, #255	; 0xff
     79c:	4293      	cmp	r3, r2
     79e:	d9e4      	bls.n	76a <hif_send+0xbe>
				if(cnt < 501) {
     7a0:	ab02      	add	r3, sp, #8
     7a2:	3306      	adds	r3, #6
     7a4:	881b      	ldrh	r3, [r3, #0]
     7a6:	b29b      	uxth	r3, r3
     7a8:	3201      	adds	r2, #1
     7aa:	4293      	cmp	r3, r2
     7ac:	d8db      	bhi.n	766 <hif_send+0xba>
					M2M_INFO("Slowing down...\n");
     7ae:	483e      	ldr	r0, [pc, #248]	; (8a8 <hif_send+0x1fc>)
     7b0:	4b3e      	ldr	r3, [pc, #248]	; (8ac <hif_send+0x200>)
     7b2:	4798      	blx	r3
     7b4:	483e      	ldr	r0, [pc, #248]	; (8b0 <hif_send+0x204>)
     7b6:	4b3f      	ldr	r3, [pc, #252]	; (8b4 <hif_send+0x208>)
     7b8:	4798      	blx	r3
     7ba:	200d      	movs	r0, #13
     7bc:	4b3e      	ldr	r3, [pc, #248]	; (8b8 <hif_send+0x20c>)
     7be:	4798      	blx	r3
     7c0:	e7d1      	b.n	766 <hif_send+0xba>
			{
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_4,(uint32 *)&dma_addr);
     7c2:	a905      	add	r1, sp, #20
     7c4:	483d      	ldr	r0, [pc, #244]	; (8bc <hif_send+0x210>)
     7c6:	4b36      	ldr	r3, [pc, #216]	; (8a0 <hif_send+0x1f4>)
     7c8:	4798      	blx	r3
     7ca:	1e04      	subs	r4, r0, #0
				if(ret != M2M_SUCCESS) {
     7cc:	d009      	beq.n	7e2 <hif_send+0x136>
					/*in case of read error clear the DMA address and return error*/
					dma_addr = 0;
     7ce:	2300      	movs	r3, #0
     7d0:	9305      	str	r3, [sp, #20]
	/*actual sleep ret = M2M_SUCCESS*/
 	ret = hif_chip_sleep();
	return ret;
ERR1:
	/*reset the count but no actual sleep as it already bus error*/
	hif_chip_sleep_sc();
     7d2:	4b3b      	ldr	r3, [pc, #236]	; (8c0 <hif_send+0x214>)
     7d4:	4798      	blx	r3
ERR2:
	/*logical error*/
	return ret;
}
     7d6:	0020      	movs	r0, r4
     7d8:	b009      	add	sp, #36	; 0x24
     7da:	bc0c      	pop	{r2, r3}
     7dc:	4692      	mov	sl, r2
     7de:	469b      	mov	fp, r3
     7e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (dma_addr != 0)
     7e2:	9b05      	ldr	r3, [sp, #20]
     7e4:	2b00      	cmp	r3, #0
     7e6:	d03f      	beq.n	868 <hif_send+0x1bc>
			u32CurrAddr = dma_addr;
     7e8:	9b05      	ldr	r3, [sp, #20]
     7ea:	9306      	str	r3, [sp, #24]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
     7ec:	a907      	add	r1, sp, #28
     7ee:	884b      	ldrh	r3, [r1, #2]
     7f0:	b29b      	uxth	r3, r3
     7f2:	804b      	strh	r3, [r1, #2]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
     7f4:	9806      	ldr	r0, [sp, #24]
     7f6:	2208      	movs	r2, #8
     7f8:	4b32      	ldr	r3, [pc, #200]	; (8c4 <hif_send+0x218>)
     7fa:	4798      	blx	r3
     7fc:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
     7fe:	d1e8      	bne.n	7d2 <hif_send+0x126>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
     800:	9b06      	ldr	r3, [sp, #24]
     802:	3308      	adds	r3, #8
     804:	9306      	str	r3, [sp, #24]
			if(pu8CtrlBuf != NULL)
     806:	9b01      	ldr	r3, [sp, #4]
     808:	2b00      	cmp	r3, #0
     80a:	d00b      	beq.n	824 <hif_send+0x178>
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
     80c:	9806      	ldr	r0, [sp, #24]
     80e:	9a00      	ldr	r2, [sp, #0]
     810:	0019      	movs	r1, r3
     812:	4b2c      	ldr	r3, [pc, #176]	; (8c4 <hif_send+0x218>)
     814:	4798      	blx	r3
     816:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
     818:	d1db      	bne.n	7d2 <hif_send+0x126>
				u32CurrAddr += u16CtrlBufSize;
     81a:	9b06      	ldr	r3, [sp, #24]
     81c:	9a00      	ldr	r2, [sp, #0]
     81e:	4694      	mov	ip, r2
     820:	4463      	add	r3, ip
     822:	9306      	str	r3, [sp, #24]
			if(pu8DataBuf != NULL)
     824:	2f00      	cmp	r7, #0
     826:	d00e      	beq.n	846 <hif_send+0x19a>
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
     828:	9b06      	ldr	r3, [sp, #24]
     82a:	9a00      	ldr	r2, [sp, #0]
     82c:	1aad      	subs	r5, r5, r2
     82e:	18ed      	adds	r5, r5, r3
     830:	9506      	str	r5, [sp, #24]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
     832:	9806      	ldr	r0, [sp, #24]
     834:	0032      	movs	r2, r6
     836:	0039      	movs	r1, r7
     838:	4b22      	ldr	r3, [pc, #136]	; (8c4 <hif_send+0x218>)
     83a:	4798      	blx	r3
     83c:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
     83e:	d1c8      	bne.n	7d2 <hif_send+0x126>
				u32CurrAddr += u16DataSize;
     840:	9b06      	ldr	r3, [sp, #24]
     842:	18f3      	adds	r3, r6, r3
     844:	9306      	str	r3, [sp, #24]
			reg = dma_addr << 2;
     846:	9b05      	ldr	r3, [sp, #20]
     848:	009b      	lsls	r3, r3, #2
     84a:	9304      	str	r3, [sp, #16]
			reg |= NBIT1;
     84c:	9b04      	ldr	r3, [sp, #16]
     84e:	2202      	movs	r2, #2
     850:	4313      	orrs	r3, r2
     852:	9304      	str	r3, [sp, #16]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
     854:	9904      	ldr	r1, [sp, #16]
     856:	481c      	ldr	r0, [pc, #112]	; (8c8 <hif_send+0x21c>)
     858:	4b0e      	ldr	r3, [pc, #56]	; (894 <hif_send+0x1e8>)
     85a:	4798      	blx	r3
     85c:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
     85e:	d1b8      	bne.n	7d2 <hif_send+0x126>
 	ret = hif_chip_sleep();
     860:	4b1a      	ldr	r3, [pc, #104]	; (8cc <hif_send+0x220>)
     862:	4798      	blx	r3
     864:	0004      	movs	r4, r0
	return ret;
     866:	e7b6      	b.n	7d6 <hif_send+0x12a>
			ret = hif_chip_sleep();
     868:	4b18      	ldr	r3, [pc, #96]	; (8cc <hif_send+0x220>)
     86a:	4798      	blx	r3
			ret = M2M_ERR_MEM_ALLOC;
     86c:	2403      	movs	r4, #3
     86e:	4264      	negs	r4, r4
			goto ERR2;
     870:	e7b1      	b.n	7d6 <hif_send+0x12a>
		M2M_ERR("(HIF)Fail to wakup the chip\n");
     872:	22cb      	movs	r2, #203	; 0xcb
     874:	0052      	lsls	r2, r2, #1
     876:	4916      	ldr	r1, [pc, #88]	; (8d0 <hif_send+0x224>)
     878:	4816      	ldr	r0, [pc, #88]	; (8d4 <hif_send+0x228>)
     87a:	4b0c      	ldr	r3, [pc, #48]	; (8ac <hif_send+0x200>)
     87c:	4798      	blx	r3
     87e:	4816      	ldr	r0, [pc, #88]	; (8d8 <hif_send+0x22c>)
     880:	4b0c      	ldr	r3, [pc, #48]	; (8b4 <hif_send+0x208>)
     882:	4798      	blx	r3
     884:	200d      	movs	r0, #13
     886:	4b0c      	ldr	r3, [pc, #48]	; (8b8 <hif_send+0x20c>)
     888:	4798      	blx	r3
		goto ERR2;
     88a:	e7a4      	b.n	7d6 <hif_send+0x12a>
     88c:	0000061d 	.word	0x0000061d
     890:	0000108c 	.word	0x0000108c
     894:	000019ed 	.word	0x000019ed
     898:	00001078 	.word	0x00001078
     89c:	000003e7 	.word	0x000003e7
     8a0:	000019e1 	.word	0x000019e1
     8a4:	00000195 	.word	0x00000195
     8a8:	00008358 	.word	0x00008358
     8ac:	00006c7d 	.word	0x00006c7d
     8b0:	00008364 	.word	0x00008364
     8b4:	00006d99 	.word	0x00006d99
     8b8:	00006cb1 	.word	0x00006cb1
     8bc:	00150400 	.word	0x00150400
     8c0:	00000659 	.word	0x00000659
     8c4:	00001a61 	.word	0x00001a61
     8c8:	0000106c 	.word	0x0000106c
     8cc:	00000675 	.word	0x00000675
     8d0:	00008070 	.word	0x00008070
     8d4:	00008028 	.word	0x00008028
     8d8:	00008374 	.word	0x00008374

000008dc <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
     8dc:	b5f0      	push	{r4, r5, r6, r7, lr}
     8de:	46ce      	mov	lr, r9
     8e0:	4647      	mov	r7, r8
     8e2:	b580      	push	{r7, lr}
     8e4:	b087      	sub	sp, #28
	sint8 ret = M2M_SUCCESS;	
	while (gstrHifCxt.u8Interrupt) {
     8e6:	4bcf      	ldr	r3, [pc, #828]	; (c24 <hif_handle_isr+0x348>)
     8e8:	4698      	mov	r8, r3
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gstrHifCxt.u8Interrupt--;
     8ea:	4699      	mov	r9, r3
	while (gstrHifCxt.u8Interrupt) {
     8ec:	e080      	b.n	9f0 <hif_handle_isr+0x114>
				gstrHifCxt.u32RxAddr = address;
     8ee:	4bcd      	ldr	r3, [pc, #820]	; (c24 <hif_handle_isr+0x348>)
     8f0:	9a05      	ldr	r2, [sp, #20]
     8f2:	605a      	str	r2, [r3, #4]
				gstrHifCxt.u32RxSize = size;
     8f4:	609d      	str	r5, [r3, #8]
				ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
     8f6:	af04      	add	r7, sp, #16
     8f8:	2204      	movs	r2, #4
     8fa:	0039      	movs	r1, r7
     8fc:	9805      	ldr	r0, [sp, #20]
     8fe:	4bca      	ldr	r3, [pc, #808]	; (c28 <hif_handle_isr+0x34c>)
     900:	4798      	blx	r3
     902:	0004      	movs	r4, r0
				strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
     904:	887b      	ldrh	r3, [r7, #2]
     906:	b29b      	uxth	r3, r3
     908:	807b      	strh	r3, [r7, #2]
				if(M2M_SUCCESS != ret)
     90a:	2800      	cmp	r0, #0
     90c:	d133      	bne.n	976 <hif_handle_isr+0x9a>
				if(strHif.u16Length != size)
     90e:	ab04      	add	r3, sp, #16
     910:	885b      	ldrh	r3, [r3, #2]
     912:	b29b      	uxth	r3, r3
     914:	429d      	cmp	r5, r3
     916:	d004      	beq.n	922 <hif_handle_isr+0x46>
					if((size - strHif.u16Length) > 4)
     918:	ab04      	add	r3, sp, #16
     91a:	885b      	ldrh	r3, [r3, #2]
     91c:	1aeb      	subs	r3, r5, r3
     91e:	2b04      	cmp	r3, #4
     920:	dc39      	bgt.n	996 <hif_handle_isr+0xba>
				if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
     922:	ab04      	add	r3, sp, #16
     924:	781b      	ldrb	r3, [r3, #0]
     926:	2b01      	cmp	r3, #1
     928:	d04e      	beq.n	9c8 <hif_handle_isr+0xec>
				else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
     92a:	ab04      	add	r3, sp, #16
     92c:	781b      	ldrb	r3, [r3, #0]
     92e:	2b02      	cmp	r3, #2
     930:	d078      	beq.n	a24 <hif_handle_isr+0x148>
				else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
     932:	ab04      	add	r3, sp, #16
     934:	781b      	ldrb	r3, [r3, #0]
     936:	2b04      	cmp	r3, #4
     938:	d100      	bne.n	93c <hif_handle_isr+0x60>
     93a:	e090      	b.n	a5e <hif_handle_isr+0x182>
				else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
     93c:	ab04      	add	r3, sp, #16
     93e:	781b      	ldrb	r3, [r3, #0]
     940:	2b06      	cmp	r3, #6
     942:	d100      	bne.n	946 <hif_handle_isr+0x6a>
     944:	e0a8      	b.n	a98 <hif_handle_isr+0x1bc>
				else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
     946:	ab04      	add	r3, sp, #16
     948:	781b      	ldrb	r3, [r3, #0]
     94a:	2b07      	cmp	r3, #7
     94c:	d100      	bne.n	950 <hif_handle_isr+0x74>
     94e:	e0bf      	b.n	ad0 <hif_handle_isr+0x1f4>
				else if(M2M_REQ_GROUP_SSL == strHif.u8Gid)
     950:	ab04      	add	r3, sp, #16
     952:	781b      	ldrb	r3, [r3, #0]
     954:	2b05      	cmp	r3, #5
     956:	d100      	bne.n	95a <hif_handle_isr+0x7e>
     958:	e0d6      	b.n	b08 <hif_handle_isr+0x22c>
					M2M_ERR("(hif) invalid group ID\n");
     95a:	4ab4      	ldr	r2, [pc, #720]	; (c2c <hif_handle_isr+0x350>)
     95c:	49b4      	ldr	r1, [pc, #720]	; (c30 <hif_handle_isr+0x354>)
     95e:	48b5      	ldr	r0, [pc, #724]	; (c34 <hif_handle_isr+0x358>)
     960:	4bb5      	ldr	r3, [pc, #724]	; (c38 <hif_handle_isr+0x35c>)
     962:	4798      	blx	r3
     964:	48b5      	ldr	r0, [pc, #724]	; (c3c <hif_handle_isr+0x360>)
     966:	4bb6      	ldr	r3, [pc, #728]	; (c40 <hif_handle_isr+0x364>)
     968:	4798      	blx	r3
     96a:	200d      	movs	r0, #13
     96c:	4bb5      	ldr	r3, [pc, #724]	; (c44 <hif_handle_isr+0x368>)
     96e:	4798      	blx	r3
					ret = M2M_ERR_BUS_FAIL;
     970:	2406      	movs	r4, #6
     972:	4264      	negs	r4, r4
     974:	e116      	b.n	ba4 <hif_handle_isr+0x2c8>
					M2M_ERR("(hif) address bus fail\n");
     976:	22d2      	movs	r2, #210	; 0xd2
     978:	32ff      	adds	r2, #255	; 0xff
     97a:	49ad      	ldr	r1, [pc, #692]	; (c30 <hif_handle_isr+0x354>)
     97c:	48ad      	ldr	r0, [pc, #692]	; (c34 <hif_handle_isr+0x358>)
     97e:	4bae      	ldr	r3, [pc, #696]	; (c38 <hif_handle_isr+0x35c>)
     980:	4798      	blx	r3
     982:	48b1      	ldr	r0, [pc, #708]	; (c48 <hif_handle_isr+0x36c>)
     984:	4bae      	ldr	r3, [pc, #696]	; (c40 <hif_handle_isr+0x364>)
     986:	4798      	blx	r3
     988:	200d      	movs	r0, #13
     98a:	4bae      	ldr	r3, [pc, #696]	; (c44 <hif_handle_isr+0x368>)
     98c:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
     98e:	2001      	movs	r0, #1
     990:	4bae      	ldr	r3, [pc, #696]	; (c4c <hif_handle_isr+0x370>)
     992:	4798      	blx	r3
     994:	e106      	b.n	ba4 <hif_handle_isr+0x2c8>
						M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
     996:	22ed      	movs	r2, #237	; 0xed
     998:	0052      	lsls	r2, r2, #1
     99a:	49a5      	ldr	r1, [pc, #660]	; (c30 <hif_handle_isr+0x354>)
     99c:	48a5      	ldr	r0, [pc, #660]	; (c34 <hif_handle_isr+0x358>)
     99e:	4ca6      	ldr	r4, [pc, #664]	; (c38 <hif_handle_isr+0x35c>)
     9a0:	47a0      	blx	r4
     9a2:	a904      	add	r1, sp, #16
     9a4:	884a      	ldrh	r2, [r1, #2]
     9a6:	b292      	uxth	r2, r2
     9a8:	780b      	ldrb	r3, [r1, #0]
     9aa:	b2db      	uxtb	r3, r3
     9ac:	7849      	ldrb	r1, [r1, #1]
     9ae:	9100      	str	r1, [sp, #0]
     9b0:	0029      	movs	r1, r5
     9b2:	48a7      	ldr	r0, [pc, #668]	; (c50 <hif_handle_isr+0x374>)
     9b4:	47a0      	blx	r4
     9b6:	200d      	movs	r0, #13
     9b8:	4ba2      	ldr	r3, [pc, #648]	; (c44 <hif_handle_isr+0x368>)
     9ba:	4798      	blx	r3
						nm_bsp_interrupt_ctrl(1);
     9bc:	2001      	movs	r0, #1
     9be:	4ba3      	ldr	r3, [pc, #652]	; (c4c <hif_handle_isr+0x370>)
     9c0:	4798      	blx	r3
						ret = M2M_ERR_BUS_FAIL;
     9c2:	2406      	movs	r4, #6
     9c4:	4264      	negs	r4, r4
     9c6:	e0ed      	b.n	ba4 <hif_handle_isr+0x2c8>
					if(gstrHifCxt.pfWifiCb)
     9c8:	4b96      	ldr	r3, [pc, #600]	; (c24 <hif_handle_isr+0x348>)
     9ca:	68db      	ldr	r3, [r3, #12]
     9cc:	2b00      	cmp	r3, #0
     9ce:	d01c      	beq.n	a0a <hif_handle_isr+0x12e>
						gstrHifCxt.pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     9d0:	4b94      	ldr	r3, [pc, #592]	; (c24 <hif_handle_isr+0x348>)
     9d2:	68db      	ldr	r3, [r3, #12]
     9d4:	aa04      	add	r2, sp, #16
     9d6:	7850      	ldrb	r0, [r2, #1]
     9d8:	b2c0      	uxtb	r0, r0
     9da:	8851      	ldrh	r1, [r2, #2]
     9dc:	9a05      	ldr	r2, [sp, #20]
     9de:	3208      	adds	r2, #8
     9e0:	3908      	subs	r1, #8
     9e2:	b289      	uxth	r1, r1
     9e4:	4798      	blx	r3
				if(gstrHifCxt.u8HifRXDone)
     9e6:	4b8f      	ldr	r3, [pc, #572]	; (c24 <hif_handle_isr+0x348>)
     9e8:	789b      	ldrb	r3, [r3, #2]
     9ea:	2b00      	cmp	r3, #0
     9ec:	d000      	beq.n	9f0 <hif_handle_isr+0x114>
     9ee:	e09c      	b.n	b2a <hif_handle_isr+0x24e>
	while (gstrHifCxt.u8Interrupt) {
     9f0:	4643      	mov	r3, r8
     9f2:	78db      	ldrb	r3, [r3, #3]
     9f4:	2b00      	cmp	r3, #0
     9f6:	d100      	bne.n	9fa <hif_handle_isr+0x11e>
     9f8:	e158      	b.n	cac <hif_handle_isr+0x3d0>
		gstrHifCxt.u8Interrupt--;
     9fa:	464b      	mov	r3, r9
     9fc:	78db      	ldrb	r3, [r3, #3]
     9fe:	3b01      	subs	r3, #1
     a00:	b2db      	uxtb	r3, r3
     a02:	464a      	mov	r2, r9
     a04:	70d3      	strb	r3, [r2, #3]
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
     a06:	4e93      	ldr	r6, [pc, #588]	; (c54 <hif_handle_isr+0x378>)
     a08:	e0d7      	b.n	bba <hif_handle_isr+0x2de>
						M2M_ERR("WIFI callback is not registered\n");
     a0a:	22f3      	movs	r2, #243	; 0xf3
     a0c:	0052      	lsls	r2, r2, #1
     a0e:	4988      	ldr	r1, [pc, #544]	; (c30 <hif_handle_isr+0x354>)
     a10:	4888      	ldr	r0, [pc, #544]	; (c34 <hif_handle_isr+0x358>)
     a12:	4b89      	ldr	r3, [pc, #548]	; (c38 <hif_handle_isr+0x35c>)
     a14:	4798      	blx	r3
     a16:	4890      	ldr	r0, [pc, #576]	; (c58 <hif_handle_isr+0x37c>)
     a18:	4b89      	ldr	r3, [pc, #548]	; (c40 <hif_handle_isr+0x364>)
     a1a:	4798      	blx	r3
     a1c:	200d      	movs	r0, #13
     a1e:	4b89      	ldr	r3, [pc, #548]	; (c44 <hif_handle_isr+0x368>)
     a20:	4798      	blx	r3
     a22:	e7e0      	b.n	9e6 <hif_handle_isr+0x10a>
					if(gstrHifCxt.pfIpCb)
     a24:	4b7f      	ldr	r3, [pc, #508]	; (c24 <hif_handle_isr+0x348>)
     a26:	691b      	ldr	r3, [r3, #16]
     a28:	2b00      	cmp	r3, #0
     a2a:	d00b      	beq.n	a44 <hif_handle_isr+0x168>
						gstrHifCxt.pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     a2c:	4b7d      	ldr	r3, [pc, #500]	; (c24 <hif_handle_isr+0x348>)
     a2e:	691b      	ldr	r3, [r3, #16]
     a30:	aa04      	add	r2, sp, #16
     a32:	7850      	ldrb	r0, [r2, #1]
     a34:	b2c0      	uxtb	r0, r0
     a36:	8851      	ldrh	r1, [r2, #2]
     a38:	9a05      	ldr	r2, [sp, #20]
     a3a:	3208      	adds	r2, #8
     a3c:	3908      	subs	r1, #8
     a3e:	b289      	uxth	r1, r1
     a40:	4798      	blx	r3
     a42:	e7d0      	b.n	9e6 <hif_handle_isr+0x10a>
						M2M_ERR("Scoket callback is not registered\n");
     a44:	22f7      	movs	r2, #247	; 0xf7
     a46:	0052      	lsls	r2, r2, #1
     a48:	4979      	ldr	r1, [pc, #484]	; (c30 <hif_handle_isr+0x354>)
     a4a:	487a      	ldr	r0, [pc, #488]	; (c34 <hif_handle_isr+0x358>)
     a4c:	4b7a      	ldr	r3, [pc, #488]	; (c38 <hif_handle_isr+0x35c>)
     a4e:	4798      	blx	r3
     a50:	4882      	ldr	r0, [pc, #520]	; (c5c <hif_handle_isr+0x380>)
     a52:	4b7b      	ldr	r3, [pc, #492]	; (c40 <hif_handle_isr+0x364>)
     a54:	4798      	blx	r3
     a56:	200d      	movs	r0, #13
     a58:	4b7a      	ldr	r3, [pc, #488]	; (c44 <hif_handle_isr+0x368>)
     a5a:	4798      	blx	r3
     a5c:	e7c3      	b.n	9e6 <hif_handle_isr+0x10a>
					if(gstrHifCxt.pfOtaCb)
     a5e:	4b71      	ldr	r3, [pc, #452]	; (c24 <hif_handle_isr+0x348>)
     a60:	695b      	ldr	r3, [r3, #20]
     a62:	2b00      	cmp	r3, #0
     a64:	d00b      	beq.n	a7e <hif_handle_isr+0x1a2>
						gstrHifCxt.pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     a66:	4b6f      	ldr	r3, [pc, #444]	; (c24 <hif_handle_isr+0x348>)
     a68:	695b      	ldr	r3, [r3, #20]
     a6a:	aa04      	add	r2, sp, #16
     a6c:	7850      	ldrb	r0, [r2, #1]
     a6e:	b2c0      	uxtb	r0, r0
     a70:	8851      	ldrh	r1, [r2, #2]
     a72:	9a05      	ldr	r2, [sp, #20]
     a74:	3208      	adds	r2, #8
     a76:	3908      	subs	r1, #8
     a78:	b289      	uxth	r1, r1
     a7a:	4798      	blx	r3
     a7c:	e7b3      	b.n	9e6 <hif_handle_isr+0x10a>
						M2M_ERR("Ota callback is not registered\n");
     a7e:	22fb      	movs	r2, #251	; 0xfb
     a80:	0052      	lsls	r2, r2, #1
     a82:	496b      	ldr	r1, [pc, #428]	; (c30 <hif_handle_isr+0x354>)
     a84:	486b      	ldr	r0, [pc, #428]	; (c34 <hif_handle_isr+0x358>)
     a86:	4b6c      	ldr	r3, [pc, #432]	; (c38 <hif_handle_isr+0x35c>)
     a88:	4798      	blx	r3
     a8a:	4875      	ldr	r0, [pc, #468]	; (c60 <hif_handle_isr+0x384>)
     a8c:	4b6c      	ldr	r3, [pc, #432]	; (c40 <hif_handle_isr+0x364>)
     a8e:	4798      	blx	r3
     a90:	200d      	movs	r0, #13
     a92:	4b6c      	ldr	r3, [pc, #432]	; (c44 <hif_handle_isr+0x368>)
     a94:	4798      	blx	r3
     a96:	e7a6      	b.n	9e6 <hif_handle_isr+0x10a>
					if(gstrHifCxt.pfCryptoCb)
     a98:	4b62      	ldr	r3, [pc, #392]	; (c24 <hif_handle_isr+0x348>)
     a9a:	6a1b      	ldr	r3, [r3, #32]
     a9c:	2b00      	cmp	r3, #0
     a9e:	d00b      	beq.n	ab8 <hif_handle_isr+0x1dc>
						gstrHifCxt.pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     aa0:	4b60      	ldr	r3, [pc, #384]	; (c24 <hif_handle_isr+0x348>)
     aa2:	6a1b      	ldr	r3, [r3, #32]
     aa4:	aa04      	add	r2, sp, #16
     aa6:	7850      	ldrb	r0, [r2, #1]
     aa8:	b2c0      	uxtb	r0, r0
     aaa:	8851      	ldrh	r1, [r2, #2]
     aac:	9a05      	ldr	r2, [sp, #20]
     aae:	3208      	adds	r2, #8
     ab0:	3908      	subs	r1, #8
     ab2:	b289      	uxth	r1, r1
     ab4:	4798      	blx	r3
     ab6:	e796      	b.n	9e6 <hif_handle_isr+0x10a>
						M2M_ERR("Crypto callback is not registered\n");
     ab8:	4a6a      	ldr	r2, [pc, #424]	; (c64 <hif_handle_isr+0x388>)
     aba:	495d      	ldr	r1, [pc, #372]	; (c30 <hif_handle_isr+0x354>)
     abc:	485d      	ldr	r0, [pc, #372]	; (c34 <hif_handle_isr+0x358>)
     abe:	4b5e      	ldr	r3, [pc, #376]	; (c38 <hif_handle_isr+0x35c>)
     ac0:	4798      	blx	r3
     ac2:	4869      	ldr	r0, [pc, #420]	; (c68 <hif_handle_isr+0x38c>)
     ac4:	4b5e      	ldr	r3, [pc, #376]	; (c40 <hif_handle_isr+0x364>)
     ac6:	4798      	blx	r3
     ac8:	200d      	movs	r0, #13
     aca:	4b5e      	ldr	r3, [pc, #376]	; (c44 <hif_handle_isr+0x368>)
     acc:	4798      	blx	r3
     ace:	e78a      	b.n	9e6 <hif_handle_isr+0x10a>
					if(gstrHifCxt.pfSigmaCb)
     ad0:	4b54      	ldr	r3, [pc, #336]	; (c24 <hif_handle_isr+0x348>)
     ad2:	699b      	ldr	r3, [r3, #24]
     ad4:	2b00      	cmp	r3, #0
     ad6:	d00b      	beq.n	af0 <hif_handle_isr+0x214>
						gstrHifCxt.pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     ad8:	4b52      	ldr	r3, [pc, #328]	; (c24 <hif_handle_isr+0x348>)
     ada:	699b      	ldr	r3, [r3, #24]
     adc:	aa04      	add	r2, sp, #16
     ade:	7850      	ldrb	r0, [r2, #1]
     ae0:	b2c0      	uxtb	r0, r0
     ae2:	8851      	ldrh	r1, [r2, #2]
     ae4:	9a05      	ldr	r2, [sp, #20]
     ae6:	3208      	adds	r2, #8
     ae8:	3908      	subs	r1, #8
     aea:	b289      	uxth	r1, r1
     aec:	4798      	blx	r3
     aee:	e77a      	b.n	9e6 <hif_handle_isr+0x10a>
						M2M_ERR("Sigma callback is not registered\n");
     af0:	4a5e      	ldr	r2, [pc, #376]	; (c6c <hif_handle_isr+0x390>)
     af2:	494f      	ldr	r1, [pc, #316]	; (c30 <hif_handle_isr+0x354>)
     af4:	484f      	ldr	r0, [pc, #316]	; (c34 <hif_handle_isr+0x358>)
     af6:	4b50      	ldr	r3, [pc, #320]	; (c38 <hif_handle_isr+0x35c>)
     af8:	4798      	blx	r3
     afa:	485d      	ldr	r0, [pc, #372]	; (c70 <hif_handle_isr+0x394>)
     afc:	4b50      	ldr	r3, [pc, #320]	; (c40 <hif_handle_isr+0x364>)
     afe:	4798      	blx	r3
     b00:	200d      	movs	r0, #13
     b02:	4b50      	ldr	r3, [pc, #320]	; (c44 <hif_handle_isr+0x368>)
     b04:	4798      	blx	r3
     b06:	e76e      	b.n	9e6 <hif_handle_isr+0x10a>
				    if(gstrHifCxt.pfSslCb)
     b08:	4b46      	ldr	r3, [pc, #280]	; (c24 <hif_handle_isr+0x348>)
     b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     b0c:	2b00      	cmp	r3, #0
     b0e:	d100      	bne.n	b12 <hif_handle_isr+0x236>
     b10:	e769      	b.n	9e6 <hif_handle_isr+0x10a>
						gstrHifCxt.pfSslCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     b12:	4b44      	ldr	r3, [pc, #272]	; (c24 <hif_handle_isr+0x348>)
     b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     b16:	aa04      	add	r2, sp, #16
     b18:	7850      	ldrb	r0, [r2, #1]
     b1a:	b2c0      	uxtb	r0, r0
     b1c:	8851      	ldrh	r1, [r2, #2]
     b1e:	9a05      	ldr	r2, [sp, #20]
     b20:	3208      	adds	r2, #8
     b22:	3908      	subs	r1, #8
     b24:	b289      	uxth	r1, r1
     b26:	4798      	blx	r3
     b28:	e75d      	b.n	9e6 <hif_handle_isr+0x10a>
					M2M_ERR("(hif) host app didn't set RX Done <%u><%X>\n", strHif.u8Gid, strHif.u8Opcode);
     b2a:	4a52      	ldr	r2, [pc, #328]	; (c74 <hif_handle_isr+0x398>)
     b2c:	4940      	ldr	r1, [pc, #256]	; (c30 <hif_handle_isr+0x354>)
     b2e:	4841      	ldr	r0, [pc, #260]	; (c34 <hif_handle_isr+0x358>)
     b30:	4c41      	ldr	r4, [pc, #260]	; (c38 <hif_handle_isr+0x35c>)
     b32:	47a0      	blx	r4
     b34:	ab04      	add	r3, sp, #16
     b36:	7819      	ldrb	r1, [r3, #0]
     b38:	b2c9      	uxtb	r1, r1
     b3a:	785a      	ldrb	r2, [r3, #1]
     b3c:	b2d2      	uxtb	r2, r2
     b3e:	484e      	ldr	r0, [pc, #312]	; (c78 <hif_handle_isr+0x39c>)
     b40:	47a0      	blx	r4
     b42:	200d      	movs	r0, #13
     b44:	4b3f      	ldr	r3, [pc, #252]	; (c44 <hif_handle_isr+0x368>)
     b46:	4798      	blx	r3
					ret = hif_set_rx_done();
     b48:	4b4c      	ldr	r3, [pc, #304]	; (c7c <hif_handle_isr+0x3a0>)
     b4a:	4798      	blx	r3
     b4c:	1e04      	subs	r4, r0, #0
					if(ret != M2M_SUCCESS) goto ERR1;
     b4e:	d129      	bne.n	ba4 <hif_handle_isr+0x2c8>
     b50:	e74e      	b.n	9f0 <hif_handle_isr+0x114>
				M2M_ERR("(hif) Wrong Size\n");
     b52:	2287      	movs	r2, #135	; 0x87
     b54:	0092      	lsls	r2, r2, #2
     b56:	4936      	ldr	r1, [pc, #216]	; (c30 <hif_handle_isr+0x354>)
     b58:	4836      	ldr	r0, [pc, #216]	; (c34 <hif_handle_isr+0x358>)
     b5a:	4b37      	ldr	r3, [pc, #220]	; (c38 <hif_handle_isr+0x35c>)
     b5c:	4798      	blx	r3
     b5e:	4848      	ldr	r0, [pc, #288]	; (c80 <hif_handle_isr+0x3a4>)
     b60:	4b37      	ldr	r3, [pc, #220]	; (c40 <hif_handle_isr+0x364>)
     b62:	4798      	blx	r3
     b64:	200d      	movs	r0, #13
     b66:	4b37      	ldr	r3, [pc, #220]	; (c44 <hif_handle_isr+0x368>)
     b68:	4798      	blx	r3
				ret = M2M_ERR_RCV;
     b6a:	2402      	movs	r4, #2
     b6c:	4264      	negs	r4, r4
     b6e:	e019      	b.n	ba4 <hif_handle_isr+0x2c8>
			M2M_ERR("(hif) False interrupt %lx",reg);
     b70:	2289      	movs	r2, #137	; 0x89
     b72:	0092      	lsls	r2, r2, #2
     b74:	492e      	ldr	r1, [pc, #184]	; (c30 <hif_handle_isr+0x354>)
     b76:	482f      	ldr	r0, [pc, #188]	; (c34 <hif_handle_isr+0x358>)
     b78:	4c2f      	ldr	r4, [pc, #188]	; (c38 <hif_handle_isr+0x35c>)
     b7a:	47a0      	blx	r4
     b7c:	9903      	ldr	r1, [sp, #12]
     b7e:	4841      	ldr	r0, [pc, #260]	; (c84 <hif_handle_isr+0x3a8>)
     b80:	47a0      	blx	r4
     b82:	200d      	movs	r0, #13
     b84:	4b2f      	ldr	r3, [pc, #188]	; (c44 <hif_handle_isr+0x368>)
     b86:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     b88:	240c      	movs	r4, #12
     b8a:	4264      	negs	r4, r4
     b8c:	e00a      	b.n	ba4 <hif_handle_isr+0x2c8>
		M2M_ERR("(hif) Fail to Read interrupt reg\n");
     b8e:	4a3e      	ldr	r2, [pc, #248]	; (c88 <hif_handle_isr+0x3ac>)
     b90:	4927      	ldr	r1, [pc, #156]	; (c30 <hif_handle_isr+0x354>)
     b92:	4828      	ldr	r0, [pc, #160]	; (c34 <hif_handle_isr+0x358>)
     b94:	4b28      	ldr	r3, [pc, #160]	; (c38 <hif_handle_isr+0x35c>)
     b96:	4798      	blx	r3
     b98:	483c      	ldr	r0, [pc, #240]	; (c8c <hif_handle_isr+0x3b0>)
     b9a:	4b29      	ldr	r3, [pc, #164]	; (c40 <hif_handle_isr+0x364>)
     b9c:	4798      	blx	r3
     b9e:	200d      	movs	r0, #13
     ba0:	4b28      	ldr	r3, [pc, #160]	; (c44 <hif_handle_isr+0x368>)
     ba2:	4798      	blx	r3
			if(ret == M2M_SUCCESS) {
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
     ba4:	4a3a      	ldr	r2, [pc, #232]	; (c90 <hif_handle_isr+0x3b4>)
     ba6:	493b      	ldr	r1, [pc, #236]	; (c94 <hif_handle_isr+0x3b8>)
     ba8:	4822      	ldr	r0, [pc, #136]	; (c34 <hif_handle_isr+0x358>)
     baa:	4f23      	ldr	r7, [pc, #140]	; (c38 <hif_handle_isr+0x35c>)
     bac:	47b8      	blx	r7
     bae:	0021      	movs	r1, r4
     bb0:	4839      	ldr	r0, [pc, #228]	; (c98 <hif_handle_isr+0x3bc>)
     bb2:	47b8      	blx	r7
     bb4:	200d      	movs	r0, #13
     bb6:	4b23      	ldr	r3, [pc, #140]	; (c44 <hif_handle_isr+0x368>)
     bb8:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
     bba:	a903      	add	r1, sp, #12
     bbc:	4837      	ldr	r0, [pc, #220]	; (c9c <hif_handle_isr+0x3c0>)
     bbe:	47b0      	blx	r6
     bc0:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS == ret)
     bc2:	d1e4      	bne.n	b8e <hif_handle_isr+0x2b2>
		if(reg & 0x1)	/* New interrupt has been received */
     bc4:	9b03      	ldr	r3, [sp, #12]
     bc6:	07db      	lsls	r3, r3, #31
     bc8:	d5d2      	bpl.n	b70 <hif_handle_isr+0x294>
			nm_bsp_interrupt_ctrl(0);
     bca:	2000      	movs	r0, #0
     bcc:	4b1f      	ldr	r3, [pc, #124]	; (c4c <hif_handle_isr+0x370>)
     bce:	4798      	blx	r3
			reg &= ~NBIT0;
     bd0:	2301      	movs	r3, #1
     bd2:	9903      	ldr	r1, [sp, #12]
     bd4:	4399      	bics	r1, r3
     bd6:	9103      	str	r1, [sp, #12]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
     bd8:	4830      	ldr	r0, [pc, #192]	; (c9c <hif_handle_isr+0x3c0>)
     bda:	4b31      	ldr	r3, [pc, #196]	; (ca0 <hif_handle_isr+0x3c4>)
     bdc:	4798      	blx	r3
     bde:	1e04      	subs	r4, r0, #0
			if(ret != M2M_SUCCESS)goto ERR1;
     be0:	d1e0      	bne.n	ba4 <hif_handle_isr+0x2c8>
			gstrHifCxt.u8HifRXDone = 1;
     be2:	2201      	movs	r2, #1
     be4:	4b0f      	ldr	r3, [pc, #60]	; (c24 <hif_handle_isr+0x348>)
     be6:	709a      	strb	r2, [r3, #2]
			size = (uint16)((reg >> 2) & 0xfff);
     be8:	9b03      	ldr	r3, [sp, #12]
     bea:	049d      	lsls	r5, r3, #18
     bec:	0d2d      	lsrs	r5, r5, #20
			if (size > 0) {
     bee:	d0b0      	beq.n	b52 <hif_handle_isr+0x276>
				uint32 address = 0;
     bf0:	2300      	movs	r3, #0
     bf2:	9305      	str	r3, [sp, #20]
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
     bf4:	a905      	add	r1, sp, #20
     bf6:	482b      	ldr	r0, [pc, #172]	; (ca4 <hif_handle_isr+0x3c8>)
     bf8:	4b16      	ldr	r3, [pc, #88]	; (c54 <hif_handle_isr+0x378>)
     bfa:	4798      	blx	r3
     bfc:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret)
     bfe:	d100      	bne.n	c02 <hif_handle_isr+0x326>
     c00:	e675      	b.n	8ee <hif_handle_isr+0x12>
					M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
     c02:	22c8      	movs	r2, #200	; 0xc8
     c04:	32ff      	adds	r2, #255	; 0xff
     c06:	490a      	ldr	r1, [pc, #40]	; (c30 <hif_handle_isr+0x354>)
     c08:	480a      	ldr	r0, [pc, #40]	; (c34 <hif_handle_isr+0x358>)
     c0a:	4b0b      	ldr	r3, [pc, #44]	; (c38 <hif_handle_isr+0x35c>)
     c0c:	4798      	blx	r3
     c0e:	4826      	ldr	r0, [pc, #152]	; (ca8 <hif_handle_isr+0x3cc>)
     c10:	4b0b      	ldr	r3, [pc, #44]	; (c40 <hif_handle_isr+0x364>)
     c12:	4798      	blx	r3
     c14:	200d      	movs	r0, #13
     c16:	4b0b      	ldr	r3, [pc, #44]	; (c44 <hif_handle_isr+0x368>)
     c18:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
     c1a:	2001      	movs	r0, #1
     c1c:	4b0b      	ldr	r3, [pc, #44]	; (c4c <hif_handle_isr+0x370>)
     c1e:	4798      	blx	r3
     c20:	e7c0      	b.n	ba4 <hif_handle_isr+0x2c8>
     c22:	46c0      	nop			; (mov r8, r8)
     c24:	200002bc 	.word	0x200002bc
     c28:	000019f9 	.word	0x000019f9
     c2c:	0000020f 	.word	0x0000020f
     c30:	0000807c 	.word	0x0000807c
     c34:	00008028 	.word	0x00008028
     c38:	00006c7d 	.word	0x00006c7d
     c3c:	000081d8 	.word	0x000081d8
     c40:	00006d99 	.word	0x00006d99
     c44:	00006cb1 	.word	0x00006cb1
     c48:	000080d4 	.word	0x000080d4
     c4c:	000002a5 	.word	0x000002a5
     c50:	000080ec 	.word	0x000080ec
     c54:	000019e1 	.word	0x000019e1
     c58:	0000812c 	.word	0x0000812c
     c5c:	0000814c 	.word	0x0000814c
     c60:	00008170 	.word	0x00008170
     c64:	000001ff 	.word	0x000001ff
     c68:	00008190 	.word	0x00008190
     c6c:	00000206 	.word	0x00000206
     c70:	000081b4 	.word	0x000081b4
     c74:	00000215 	.word	0x00000215
     c78:	000081f0 	.word	0x000081f0
     c7c:	000005d9 	.word	0x000005d9
     c80:	0000821c 	.word	0x0000821c
     c84:	00008230 	.word	0x00008230
     c88:	0000022d 	.word	0x0000022d
     c8c:	0000824c 	.word	0x0000824c
     c90:	0000024a 	.word	0x0000024a
     c94:	00008084 	.word	0x00008084
     c98:	00008270 	.word	0x00008270
     c9c:	00001070 	.word	0x00001070
     ca0:	000019ed 	.word	0x000019ed
     ca4:	00001084 	.word	0x00001084
     ca8:	000080b0 	.word	0x000080b0
			}
		}
	}

	return ret;
}
     cac:	2000      	movs	r0, #0
     cae:	b007      	add	sp, #28
     cb0:	bc0c      	pop	{r2, r3}
     cb2:	4690      	mov	r8, r2
     cb4:	4699      	mov	r9, r3
     cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000cb8 <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
     cb8:	b570      	push	{r4, r5, r6, lr}
     cba:	0014      	movs	r4, r2
     cbc:	001d      	movs	r5, r3
	sint8 ret = M2M_SUCCESS;
	if((u32Addr == 0)||(pu8Buf == NULL) || (u16Sz == 0))
     cbe:	2800      	cmp	r0, #0
     cc0:	d003      	beq.n	cca <hif_receive+0x12>
     cc2:	2900      	cmp	r1, #0
     cc4:	d001      	beq.n	cca <hif_receive+0x12>
     cc6:	2a00      	cmp	r2, #0
     cc8:	d112      	bne.n	cf0 <hif_receive+0x38>
	{
		if(isDone)
     cca:	2d00      	cmp	r5, #0
     ccc:	d002      	beq.n	cd4 <hif_receive+0x1c>
		{			
			/* set RX done */
			ret = hif_set_rx_done();
     cce:	4b27      	ldr	r3, [pc, #156]	; (d6c <hif_receive+0xb4>)
     cd0:	4798      	blx	r3
		ret = hif_set_rx_done();
	}

ERR1:
	return ret;
}
     cd2:	bd70      	pop	{r4, r5, r6, pc}
			M2M_ERR(" hif_receive: Invalid argument\n");
     cd4:	4a26      	ldr	r2, [pc, #152]	; (d70 <hif_receive+0xb8>)
     cd6:	4927      	ldr	r1, [pc, #156]	; (d74 <hif_receive+0xbc>)
     cd8:	4827      	ldr	r0, [pc, #156]	; (d78 <hif_receive+0xc0>)
     cda:	4b28      	ldr	r3, [pc, #160]	; (d7c <hif_receive+0xc4>)
     cdc:	4798      	blx	r3
     cde:	4828      	ldr	r0, [pc, #160]	; (d80 <hif_receive+0xc8>)
     ce0:	4b28      	ldr	r3, [pc, #160]	; (d84 <hif_receive+0xcc>)
     ce2:	4798      	blx	r3
     ce4:	200d      	movs	r0, #13
     ce6:	4b28      	ldr	r3, [pc, #160]	; (d88 <hif_receive+0xd0>)
     ce8:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     cea:	200c      	movs	r0, #12
     cec:	4240      	negs	r0, r0
     cee:	e7f0      	b.n	cd2 <hif_receive+0x1a>
	if(u16Sz > gstrHifCxt.u32RxSize)
     cf0:	4b26      	ldr	r3, [pc, #152]	; (d8c <hif_receive+0xd4>)
     cf2:	689b      	ldr	r3, [r3, #8]
     cf4:	429a      	cmp	r2, r3
     cf6:	d81a      	bhi.n	d2e <hif_receive+0x76>
	if((u32Addr < gstrHifCxt.u32RxAddr)||((u32Addr + u16Sz)>(gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize)))
     cf8:	4b24      	ldr	r3, [pc, #144]	; (d8c <hif_receive+0xd4>)
     cfa:	685b      	ldr	r3, [r3, #4]
     cfc:	4298      	cmp	r0, r3
     cfe:	d326      	bcc.n	d4e <hif_receive+0x96>
     d00:	1886      	adds	r6, r0, r2
     d02:	4a22      	ldr	r2, [pc, #136]	; (d8c <hif_receive+0xd4>)
     d04:	6853      	ldr	r3, [r2, #4]
     d06:	6892      	ldr	r2, [r2, #8]
     d08:	189b      	adds	r3, r3, r2
     d0a:	429e      	cmp	r6, r3
     d0c:	d81f      	bhi.n	d4e <hif_receive+0x96>
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
     d0e:	0022      	movs	r2, r4
     d10:	4b1f      	ldr	r3, [pc, #124]	; (d90 <hif_receive+0xd8>)
     d12:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
     d14:	2800      	cmp	r0, #0
     d16:	d1dc      	bne.n	cd2 <hif_receive+0x1a>
	if((((gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize) - (u32Addr + u16Sz)) <= 0) || isDone)
     d18:	4a1c      	ldr	r2, [pc, #112]	; (d8c <hif_receive+0xd4>)
     d1a:	6853      	ldr	r3, [r2, #4]
     d1c:	6892      	ldr	r2, [r2, #8]
     d1e:	189b      	adds	r3, r3, r2
     d20:	429e      	cmp	r6, r3
     d22:	d001      	beq.n	d28 <hif_receive+0x70>
     d24:	2d00      	cmp	r5, #0
     d26:	d0d4      	beq.n	cd2 <hif_receive+0x1a>
		ret = hif_set_rx_done();
     d28:	4b10      	ldr	r3, [pc, #64]	; (d6c <hif_receive+0xb4>)
     d2a:	4798      	blx	r3
     d2c:	e7d1      	b.n	cd2 <hif_receive+0x1a>
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%u><%lu>\n",u16Sz, gstrHifCxt.u32RxSize);
     d2e:	4a19      	ldr	r2, [pc, #100]	; (d94 <hif_receive+0xdc>)
     d30:	4910      	ldr	r1, [pc, #64]	; (d74 <hif_receive+0xbc>)
     d32:	4811      	ldr	r0, [pc, #68]	; (d78 <hif_receive+0xc0>)
     d34:	4d11      	ldr	r5, [pc, #68]	; (d7c <hif_receive+0xc4>)
     d36:	47a8      	blx	r5
     d38:	4b14      	ldr	r3, [pc, #80]	; (d8c <hif_receive+0xd4>)
     d3a:	689a      	ldr	r2, [r3, #8]
     d3c:	0021      	movs	r1, r4
     d3e:	4816      	ldr	r0, [pc, #88]	; (d98 <hif_receive+0xe0>)
     d40:	47a8      	blx	r5
     d42:	200d      	movs	r0, #13
     d44:	4b10      	ldr	r3, [pc, #64]	; (d88 <hif_receive+0xd0>)
     d46:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
     d48:	200c      	movs	r0, #12
     d4a:	4240      	negs	r0, r0
		goto ERR1;
     d4c:	e7c1      	b.n	cd2 <hif_receive+0x1a>
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
     d4e:	4a13      	ldr	r2, [pc, #76]	; (d9c <hif_receive+0xe4>)
     d50:	4908      	ldr	r1, [pc, #32]	; (d74 <hif_receive+0xbc>)
     d52:	4809      	ldr	r0, [pc, #36]	; (d78 <hif_receive+0xc0>)
     d54:	4b09      	ldr	r3, [pc, #36]	; (d7c <hif_receive+0xc4>)
     d56:	4798      	blx	r3
     d58:	4811      	ldr	r0, [pc, #68]	; (da0 <hif_receive+0xe8>)
     d5a:	4b0a      	ldr	r3, [pc, #40]	; (d84 <hif_receive+0xcc>)
     d5c:	4798      	blx	r3
     d5e:	200d      	movs	r0, #13
     d60:	4b09      	ldr	r3, [pc, #36]	; (d88 <hif_receive+0xd0>)
     d62:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
     d64:	200c      	movs	r0, #12
     d66:	4240      	negs	r0, r0
		goto ERR1;
     d68:	e7b3      	b.n	cd2 <hif_receive+0x1a>
     d6a:	46c0      	nop			; (mov r8, r8)
     d6c:	000005d9 	.word	0x000005d9
     d70:	0000026b 	.word	0x0000026b
     d74:	00008094 	.word	0x00008094
     d78:	00008028 	.word	0x00008028
     d7c:	00006c7d 	.word	0x00006c7d
     d80:	000082a0 	.word	0x000082a0
     d84:	00006d99 	.word	0x00006d99
     d88:	00006cb1 	.word	0x00006cb1
     d8c:	200002bc 	.word	0x200002bc
     d90:	000019f9 	.word	0x000019f9
     d94:	00000273 	.word	0x00000273
     d98:	000082c0 	.word	0x000082c0
     d9c:	00000279 	.word	0x00000279
     da0:	00008308 	.word	0x00008308

00000da4 <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
     da4:	b570      	push	{r4, r5, r6, lr}
     da6:	0004      	movs	r4, r0
	sint8 ret = M2M_SUCCESS;
	switch(u8Grp)
     da8:	2807      	cmp	r0, #7
     daa:	d81f      	bhi.n	dec <hif_register_cb+0x48>
     dac:	0083      	lsls	r3, r0, #2
     dae:	4a16      	ldr	r2, [pc, #88]	; (e08 <hif_register_cb+0x64>)
     db0:	58d3      	ldr	r3, [r2, r3]
     db2:	469f      	mov	pc, r3
	{
		case M2M_REQ_GROUP_IP:
			gstrHifCxt.pfIpCb = fn;
     db4:	4b15      	ldr	r3, [pc, #84]	; (e0c <hif_register_cb+0x68>)
     db6:	6119      	str	r1, [r3, #16]
	sint8 ret = M2M_SUCCESS;
     db8:	2000      	movs	r0, #0
			M2M_ERR("GRp ? %d\n",u8Grp);
			ret = M2M_ERR_FAIL;
			break;
	}
	return ret;
}
     dba:	bd70      	pop	{r4, r5, r6, pc}
			gstrHifCxt.pfWifiCb = fn;
     dbc:	4b13      	ldr	r3, [pc, #76]	; (e0c <hif_register_cb+0x68>)
     dbe:	60d9      	str	r1, [r3, #12]
	sint8 ret = M2M_SUCCESS;
     dc0:	2000      	movs	r0, #0
			break;
     dc2:	e7fa      	b.n	dba <hif_register_cb+0x16>
			gstrHifCxt.pfOtaCb = fn;
     dc4:	4b11      	ldr	r3, [pc, #68]	; (e0c <hif_register_cb+0x68>)
     dc6:	6159      	str	r1, [r3, #20]
	sint8 ret = M2M_SUCCESS;
     dc8:	2000      	movs	r0, #0
			break;
     dca:	e7f6      	b.n	dba <hif_register_cb+0x16>
			gstrHifCxt.pfHifCb = fn;
     dcc:	4b0f      	ldr	r3, [pc, #60]	; (e0c <hif_register_cb+0x68>)
     dce:	61d9      	str	r1, [r3, #28]
	sint8 ret = M2M_SUCCESS;
     dd0:	2000      	movs	r0, #0
			break;
     dd2:	e7f2      	b.n	dba <hif_register_cb+0x16>
			gstrHifCxt.pfCryptoCb = fn;
     dd4:	4b0d      	ldr	r3, [pc, #52]	; (e0c <hif_register_cb+0x68>)
     dd6:	6219      	str	r1, [r3, #32]
	sint8 ret = M2M_SUCCESS;
     dd8:	2000      	movs	r0, #0
			break;
     dda:	e7ee      	b.n	dba <hif_register_cb+0x16>
			gstrHifCxt.pfSigmaCb = fn;
     ddc:	4b0b      	ldr	r3, [pc, #44]	; (e0c <hif_register_cb+0x68>)
     dde:	6199      	str	r1, [r3, #24]
	sint8 ret = M2M_SUCCESS;
     de0:	2000      	movs	r0, #0
			break;
     de2:	e7ea      	b.n	dba <hif_register_cb+0x16>
			gstrHifCxt.pfSslCb = fn;
     de4:	4b09      	ldr	r3, [pc, #36]	; (e0c <hif_register_cb+0x68>)
     de6:	6259      	str	r1, [r3, #36]	; 0x24
	sint8 ret = M2M_SUCCESS;
     de8:	2000      	movs	r0, #0
			break;
     dea:	e7e6      	b.n	dba <hif_register_cb+0x16>
			M2M_ERR("GRp ? %d\n",u8Grp);
     dec:	4a08      	ldr	r2, [pc, #32]	; (e10 <hif_register_cb+0x6c>)
     dee:	4909      	ldr	r1, [pc, #36]	; (e14 <hif_register_cb+0x70>)
     df0:	4809      	ldr	r0, [pc, #36]	; (e18 <hif_register_cb+0x74>)
     df2:	4d0a      	ldr	r5, [pc, #40]	; (e1c <hif_register_cb+0x78>)
     df4:	47a8      	blx	r5
     df6:	0021      	movs	r1, r4
     df8:	4809      	ldr	r0, [pc, #36]	; (e20 <hif_register_cb+0x7c>)
     dfa:	47a8      	blx	r5
     dfc:	200d      	movs	r0, #13
     dfe:	4b09      	ldr	r3, [pc, #36]	; (e24 <hif_register_cb+0x80>)
     e00:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     e02:	200c      	movs	r0, #12
     e04:	4240      	negs	r0, r0
			break;
     e06:	e7d8      	b.n	dba <hif_register_cb+0x16>
     e08:	00008050 	.word	0x00008050
     e0c:	200002bc 	.word	0x200002bc
     e10:	000002b1 	.word	0x000002b1
     e14:	000080a0 	.word	0x000080a0
     e18:	00008028 	.word	0x00008028
     e1c:	00006c7d 	.word	0x00006c7d
     e20:	0000834c 	.word	0x0000834c
     e24:	00006cb1 	.word	0x00006cb1

00000e28 <hif_init>:
{
     e28:	b510      	push	{r4, lr}
	m2m_memset((uint8*)&gstrHifCxt,0,sizeof(tstrHifContext));
     e2a:	2228      	movs	r2, #40	; 0x28
     e2c:	2100      	movs	r1, #0
     e2e:	4806      	ldr	r0, [pc, #24]	; (e48 <hif_init+0x20>)
     e30:	4b06      	ldr	r3, [pc, #24]	; (e4c <hif_init+0x24>)
     e32:	4798      	blx	r3
	nm_bsp_register_isr(isr);
     e34:	4806      	ldr	r0, [pc, #24]	; (e50 <hif_init+0x28>)
     e36:	4b07      	ldr	r3, [pc, #28]	; (e54 <hif_init+0x2c>)
     e38:	4798      	blx	r3
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
     e3a:	4907      	ldr	r1, [pc, #28]	; (e58 <hif_init+0x30>)
     e3c:	2003      	movs	r0, #3
     e3e:	4b07      	ldr	r3, [pc, #28]	; (e5c <hif_init+0x34>)
     e40:	4798      	blx	r3
}
     e42:	2000      	movs	r0, #0
     e44:	bd10      	pop	{r4, pc}
     e46:	46c0      	nop			; (mov r8, r8)
     e48:	200002bc 	.word	0x200002bc
     e4c:	00000599 	.word	0x00000599
     e50:	000005c5 	.word	0x000005c5
     e54:	0000024d 	.word	0x0000024d
     e58:	000005d5 	.word	0x000005d5
     e5c:	00000da5 	.word	0x00000da5

00000e60 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
     e60:	b530      	push	{r4, r5, lr}
     e62:	b09f      	sub	sp, #124	; 0x7c
     e64:	0004      	movs	r4, r0
     e66:	0015      	movs	r5, r2
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
     e68:	282c      	cmp	r0, #44	; 0x2c
     e6a:	d02f      	beq.n	ecc <m2m_wifi_cb+0x6c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
     e6c:	281b      	cmp	r0, #27
     e6e:	d03d      	beq.n	eec <m2m_wifi_cb+0x8c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
     e70:	2806      	cmp	r0, #6
     e72:	d04b      	beq.n	f0c <m2m_wifi_cb+0xac>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
     e74:	280e      	cmp	r0, #14
     e76:	d027      	beq.n	ec8 <m2m_wifi_cb+0x68>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
     e78:	2832      	cmp	r0, #50	; 0x32
     e7a:	d057      	beq.n	f2c <m2m_wifi_cb+0xcc>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
     e7c:	282f      	cmp	r0, #47	; 0x2f
     e7e:	d065      	beq.n	f4c <m2m_wifi_cb+0xec>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
     e80:	2834      	cmp	r0, #52	; 0x34
     e82:	d100      	bne.n	e86 <m2m_wifi_cb+0x26>
     e84:	e077      	b.n	f76 <m2m_wifi_cb+0x116>
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
     e86:	2811      	cmp	r0, #17
     e88:	d100      	bne.n	e8c <m2m_wifi_cb+0x2c>
     e8a:	e096      	b.n	fba <m2m_wifi_cb+0x15a>
			gu8ChNum = strState.u8NumofCh;
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
     e8c:	2813      	cmp	r0, #19
     e8e:	d100      	bne.n	e92 <m2m_wifi_cb+0x32>
     e90:	e0ac      	b.n	fec <m2m_wifi_cb+0x18c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
     e92:	2804      	cmp	r0, #4
     e94:	d100      	bne.n	e98 <m2m_wifi_cb+0x38>
     e96:	e0bb      	b.n	1010 <m2m_wifi_cb+0x1b0>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
     e98:	2865      	cmp	r0, #101	; 0x65
     e9a:	d100      	bne.n	e9e <m2m_wifi_cb+0x3e>
     e9c:	e0ca      	b.n	1034 <m2m_wifi_cb+0x1d4>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
     e9e:	2809      	cmp	r0, #9
     ea0:	d100      	bne.n	ea4 <m2m_wifi_cb+0x44>
     ea2:	e0d9      	b.n	1058 <m2m_wifi_cb+0x1f8>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
     ea4:	282a      	cmp	r0, #42	; 0x2a
     ea6:	d100      	bne.n	eaa <m2m_wifi_cb+0x4a>
     ea8:	e0e8      	b.n	107c <m2m_wifi_cb+0x21c>
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
		}
	}
	
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
     eaa:	2820      	cmp	r0, #32
     eac:	d100      	bne.n	eb0 <m2m_wifi_cb+0x50>
     eae:	e0f7      	b.n	10a0 <m2m_wifi_cb+0x240>
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
     eb0:	2292      	movs	r2, #146	; 0x92
     eb2:	0052      	lsls	r2, r2, #1
     eb4:	4989      	ldr	r1, [pc, #548]	; (10dc <m2m_wifi_cb+0x27c>)
     eb6:	488a      	ldr	r0, [pc, #552]	; (10e0 <m2m_wifi_cb+0x280>)
     eb8:	4d8a      	ldr	r5, [pc, #552]	; (10e4 <m2m_wifi_cb+0x284>)
     eba:	47a8      	blx	r5
     ebc:	0021      	movs	r1, r4
     ebe:	488a      	ldr	r0, [pc, #552]	; (10e8 <m2m_wifi_cb+0x288>)
     ec0:	47a8      	blx	r5
     ec2:	200d      	movs	r0, #13
     ec4:	4b89      	ldr	r3, [pc, #548]	; (10ec <m2m_wifi_cb+0x28c>)
     ec6:	4798      	blx	r3
	}
}
     ec8:	b01f      	add	sp, #124	; 0x7c
     eca:	bd30      	pop	{r4, r5, pc}
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
     ecc:	2300      	movs	r3, #0
     ece:	2204      	movs	r2, #4
     ed0:	a903      	add	r1, sp, #12
     ed2:	0028      	movs	r0, r5
     ed4:	4c86      	ldr	r4, [pc, #536]	; (10f0 <m2m_wifi_cb+0x290>)
     ed6:	47a0      	blx	r4
     ed8:	2800      	cmp	r0, #0
     eda:	d1f5      	bne.n	ec8 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     edc:	4b85      	ldr	r3, [pc, #532]	; (10f4 <m2m_wifi_cb+0x294>)
     ede:	681b      	ldr	r3, [r3, #0]
     ee0:	2b00      	cmp	r3, #0
     ee2:	d0f1      	beq.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
     ee4:	a903      	add	r1, sp, #12
     ee6:	302c      	adds	r0, #44	; 0x2c
     ee8:	4798      	blx	r3
     eea:	e7ed      	b.n	ec8 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
     eec:	2300      	movs	r3, #0
     eee:	2208      	movs	r2, #8
     ef0:	a903      	add	r1, sp, #12
     ef2:	0028      	movs	r0, r5
     ef4:	4c7e      	ldr	r4, [pc, #504]	; (10f0 <m2m_wifi_cb+0x290>)
     ef6:	47a0      	blx	r4
     ef8:	2800      	cmp	r0, #0
     efa:	d1e5      	bne.n	ec8 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     efc:	4b7d      	ldr	r3, [pc, #500]	; (10f4 <m2m_wifi_cb+0x294>)
     efe:	681b      	ldr	r3, [r3, #0]
     f00:	2b00      	cmp	r3, #0
     f02:	d0e1      	beq.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
     f04:	a903      	add	r1, sp, #12
     f06:	301b      	adds	r0, #27
     f08:	4798      	blx	r3
     f0a:	e7dd      	b.n	ec8 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
     f0c:	2301      	movs	r3, #1
     f0e:	2230      	movs	r2, #48	; 0x30
     f10:	a903      	add	r1, sp, #12
     f12:	0028      	movs	r0, r5
     f14:	4c76      	ldr	r4, [pc, #472]	; (10f0 <m2m_wifi_cb+0x290>)
     f16:	47a0      	blx	r4
     f18:	2800      	cmp	r0, #0
     f1a:	d1d5      	bne.n	ec8 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
     f1c:	4b75      	ldr	r3, [pc, #468]	; (10f4 <m2m_wifi_cb+0x294>)
     f1e:	681b      	ldr	r3, [r3, #0]
     f20:	2b00      	cmp	r3, #0
     f22:	d0d1      	beq.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
     f24:	a903      	add	r1, sp, #12
     f26:	3006      	adds	r0, #6
     f28:	4798      	blx	r3
     f2a:	e7cd      	b.n	ec8 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
     f2c:	2300      	movs	r3, #0
     f2e:	2214      	movs	r2, #20
     f30:	a903      	add	r1, sp, #12
     f32:	0028      	movs	r0, r5
     f34:	4c6e      	ldr	r4, [pc, #440]	; (10f0 <m2m_wifi_cb+0x290>)
     f36:	47a0      	blx	r4
     f38:	2800      	cmp	r0, #0
     f3a:	d1c5      	bne.n	ec8 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     f3c:	4b6d      	ldr	r3, [pc, #436]	; (10f4 <m2m_wifi_cb+0x294>)
     f3e:	681b      	ldr	r3, [r3, #0]
     f40:	2b00      	cmp	r3, #0
     f42:	d0c1      	beq.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
     f44:	a903      	add	r1, sp, #12
     f46:	3032      	adds	r0, #50	; 0x32
     f48:	4798      	blx	r3
     f4a:	e7bd      	b.n	ec8 <m2m_wifi_cb+0x68>
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
     f4c:	2264      	movs	r2, #100	; 0x64
     f4e:	2100      	movs	r1, #0
     f50:	a803      	add	r0, sp, #12
     f52:	4b69      	ldr	r3, [pc, #420]	; (10f8 <m2m_wifi_cb+0x298>)
     f54:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
     f56:	2300      	movs	r3, #0
     f58:	2264      	movs	r2, #100	; 0x64
     f5a:	a903      	add	r1, sp, #12
     f5c:	0028      	movs	r0, r5
     f5e:	4c64      	ldr	r4, [pc, #400]	; (10f0 <m2m_wifi_cb+0x290>)
     f60:	47a0      	blx	r4
     f62:	2800      	cmp	r0, #0
     f64:	d1b0      	bne.n	ec8 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     f66:	4b63      	ldr	r3, [pc, #396]	; (10f4 <m2m_wifi_cb+0x294>)
     f68:	681b      	ldr	r3, [r3, #0]
     f6a:	2b00      	cmp	r3, #0
     f6c:	d0ac      	beq.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
     f6e:	a903      	add	r1, sp, #12
     f70:	302f      	adds	r0, #47	; 0x2f
     f72:	4798      	blx	r3
     f74:	e7a8      	b.n	ec8 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
     f76:	2300      	movs	r3, #0
     f78:	2204      	movs	r2, #4
     f7a:	a903      	add	r1, sp, #12
     f7c:	0028      	movs	r0, r5
     f7e:	4c5c      	ldr	r4, [pc, #368]	; (10f0 <m2m_wifi_cb+0x290>)
     f80:	47a0      	blx	r4
     f82:	2800      	cmp	r0, #0
     f84:	d1a0      	bne.n	ec8 <m2m_wifi_cb+0x68>
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
     f86:	485d      	ldr	r0, [pc, #372]	; (10fc <m2m_wifi_cb+0x29c>)
     f88:	4d56      	ldr	r5, [pc, #344]	; (10e4 <m2m_wifi_cb+0x284>)
     f8a:	47a8      	blx	r5
     f8c:	9c03      	ldr	r4, [sp, #12]
     f8e:	0a23      	lsrs	r3, r4, #8
     f90:	20ff      	movs	r0, #255	; 0xff
     f92:	4003      	ands	r3, r0
     f94:	0c22      	lsrs	r2, r4, #16
     f96:	4002      	ands	r2, r0
     f98:	0e21      	lsrs	r1, r4, #24
     f9a:	4020      	ands	r0, r4
     f9c:	9000      	str	r0, [sp, #0]
     f9e:	4858      	ldr	r0, [pc, #352]	; (1100 <m2m_wifi_cb+0x2a0>)
     fa0:	47a8      	blx	r5
     fa2:	200d      	movs	r0, #13
     fa4:	4b51      	ldr	r3, [pc, #324]	; (10ec <m2m_wifi_cb+0x28c>)
     fa6:	4798      	blx	r3
			if (gpfAppWifiCb)
     fa8:	4b52      	ldr	r3, [pc, #328]	; (10f4 <m2m_wifi_cb+0x294>)
     faa:	681b      	ldr	r3, [r3, #0]
     fac:	2b00      	cmp	r3, #0
     fae:	d100      	bne.n	fb2 <m2m_wifi_cb+0x152>
     fb0:	e78a      	b.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
     fb2:	2100      	movs	r1, #0
     fb4:	2034      	movs	r0, #52	; 0x34
     fb6:	4798      	blx	r3
     fb8:	e786      	b.n	ec8 <m2m_wifi_cb+0x68>
		gu8scanInProgress = 0;
     fba:	2200      	movs	r2, #0
     fbc:	4b51      	ldr	r3, [pc, #324]	; (1104 <m2m_wifi_cb+0x2a4>)
     fbe:	701a      	strb	r2, [r3, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
     fc0:	2300      	movs	r3, #0
     fc2:	3204      	adds	r2, #4
     fc4:	a903      	add	r1, sp, #12
     fc6:	0028      	movs	r0, r5
     fc8:	4c49      	ldr	r4, [pc, #292]	; (10f0 <m2m_wifi_cb+0x290>)
     fca:	47a0      	blx	r4
     fcc:	2800      	cmp	r0, #0
     fce:	d000      	beq.n	fd2 <m2m_wifi_cb+0x172>
     fd0:	e77a      	b.n	ec8 <m2m_wifi_cb+0x68>
			gu8ChNum = strState.u8NumofCh;
     fd2:	ab03      	add	r3, sp, #12
     fd4:	781a      	ldrb	r2, [r3, #0]
     fd6:	4b4c      	ldr	r3, [pc, #304]	; (1108 <m2m_wifi_cb+0x2a8>)
     fd8:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
     fda:	4b46      	ldr	r3, [pc, #280]	; (10f4 <m2m_wifi_cb+0x294>)
     fdc:	681b      	ldr	r3, [r3, #0]
     fde:	2b00      	cmp	r3, #0
     fe0:	d100      	bne.n	fe4 <m2m_wifi_cb+0x184>
     fe2:	e771      	b.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
     fe4:	a903      	add	r1, sp, #12
     fe6:	3011      	adds	r0, #17
     fe8:	4798      	blx	r3
     fea:	e76d      	b.n	ec8 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
     fec:	2300      	movs	r3, #0
     fee:	222c      	movs	r2, #44	; 0x2c
     ff0:	a903      	add	r1, sp, #12
     ff2:	0028      	movs	r0, r5
     ff4:	4c3e      	ldr	r4, [pc, #248]	; (10f0 <m2m_wifi_cb+0x290>)
     ff6:	47a0      	blx	r4
     ff8:	2800      	cmp	r0, #0
     ffa:	d000      	beq.n	ffe <m2m_wifi_cb+0x19e>
     ffc:	e764      	b.n	ec8 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     ffe:	4b3d      	ldr	r3, [pc, #244]	; (10f4 <m2m_wifi_cb+0x294>)
    1000:	681b      	ldr	r3, [r3, #0]
    1002:	2b00      	cmp	r3, #0
    1004:	d100      	bne.n	1008 <m2m_wifi_cb+0x1a8>
    1006:	e75f      	b.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
    1008:	a903      	add	r1, sp, #12
    100a:	3013      	adds	r0, #19
    100c:	4798      	blx	r3
    100e:	e75b      	b.n	ec8 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    1010:	2300      	movs	r3, #0
    1012:	2204      	movs	r2, #4
    1014:	a91c      	add	r1, sp, #112	; 0x70
    1016:	0028      	movs	r0, r5
    1018:	4c35      	ldr	r4, [pc, #212]	; (10f0 <m2m_wifi_cb+0x290>)
    101a:	47a0      	blx	r4
    101c:	2800      	cmp	r0, #0
    101e:	d000      	beq.n	1022 <m2m_wifi_cb+0x1c2>
    1020:	e752      	b.n	ec8 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    1022:	4b34      	ldr	r3, [pc, #208]	; (10f4 <m2m_wifi_cb+0x294>)
    1024:	681b      	ldr	r3, [r3, #0]
    1026:	2b00      	cmp	r3, #0
    1028:	d100      	bne.n	102c <m2m_wifi_cb+0x1cc>
    102a:	e74d      	b.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
    102c:	a91c      	add	r1, sp, #112	; 0x70
    102e:	3004      	adds	r0, #4
    1030:	4798      	blx	r3
    1032:	e749      	b.n	ec8 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    1034:	2300      	movs	r3, #0
    1036:	2204      	movs	r2, #4
    1038:	a91c      	add	r1, sp, #112	; 0x70
    103a:	0028      	movs	r0, r5
    103c:	4c2c      	ldr	r4, [pc, #176]	; (10f0 <m2m_wifi_cb+0x290>)
    103e:	47a0      	blx	r4
    1040:	2800      	cmp	r0, #0
    1042:	d000      	beq.n	1046 <m2m_wifi_cb+0x1e6>
    1044:	e740      	b.n	ec8 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    1046:	4b2b      	ldr	r3, [pc, #172]	; (10f4 <m2m_wifi_cb+0x294>)
    1048:	681b      	ldr	r3, [r3, #0]
    104a:	2b00      	cmp	r3, #0
    104c:	d100      	bne.n	1050 <m2m_wifi_cb+0x1f0>
    104e:	e73b      	b.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
    1050:	a91c      	add	r1, sp, #112	; 0x70
    1052:	3065      	adds	r0, #101	; 0x65
    1054:	4798      	blx	r3
    1056:	e737      	b.n	ec8 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
    1058:	2301      	movs	r3, #1
    105a:	2264      	movs	r2, #100	; 0x64
    105c:	a903      	add	r1, sp, #12
    105e:	0028      	movs	r0, r5
    1060:	4c23      	ldr	r4, [pc, #140]	; (10f0 <m2m_wifi_cb+0x290>)
    1062:	47a0      	blx	r4
    1064:	2800      	cmp	r0, #0
    1066:	d000      	beq.n	106a <m2m_wifi_cb+0x20a>
    1068:	e72e      	b.n	ec8 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
    106a:	4b22      	ldr	r3, [pc, #136]	; (10f4 <m2m_wifi_cb+0x294>)
    106c:	681b      	ldr	r3, [r3, #0]
    106e:	2b00      	cmp	r3, #0
    1070:	d100      	bne.n	1074 <m2m_wifi_cb+0x214>
    1072:	e729      	b.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
    1074:	a903      	add	r1, sp, #12
    1076:	3009      	adds	r0, #9
    1078:	4798      	blx	r3
    107a:	e725      	b.n	ec8 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
    107c:	2301      	movs	r3, #1
    107e:	2204      	movs	r2, #4
    1080:	a903      	add	r1, sp, #12
    1082:	0028      	movs	r0, r5
    1084:	4c1a      	ldr	r4, [pc, #104]	; (10f0 <m2m_wifi_cb+0x290>)
    1086:	47a0      	blx	r4
    1088:	2800      	cmp	r0, #0
    108a:	d000      	beq.n	108e <m2m_wifi_cb+0x22e>
    108c:	e71c      	b.n	ec8 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
    108e:	4b19      	ldr	r3, [pc, #100]	; (10f4 <m2m_wifi_cb+0x294>)
    1090:	681b      	ldr	r3, [r3, #0]
    1092:	2b00      	cmp	r3, #0
    1094:	d100      	bne.n	1098 <m2m_wifi_cb+0x238>
    1096:	e717      	b.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
    1098:	a903      	add	r1, sp, #12
    109a:	302a      	adds	r0, #42	; 0x2a
    109c:	4798      	blx	r3
    109e:	e713      	b.n	ec8 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
    10a0:	2300      	movs	r3, #0
    10a2:	2208      	movs	r2, #8
    10a4:	a903      	add	r1, sp, #12
    10a6:	0028      	movs	r0, r5
    10a8:	4c11      	ldr	r4, [pc, #68]	; (10f0 <m2m_wifi_cb+0x290>)
    10aa:	47a0      	blx	r4
    10ac:	2800      	cmp	r0, #0
    10ae:	d000      	beq.n	10b2 <m2m_wifi_cb+0x252>
    10b0:	e70a      	b.n	ec8 <m2m_wifi_cb+0x68>
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
    10b2:	ab03      	add	r3, sp, #12
    10b4:	889a      	ldrh	r2, [r3, #4]
    10b6:	0028      	movs	r0, r5
    10b8:	3008      	adds	r0, #8
    10ba:	2301      	movs	r3, #1
    10bc:	9903      	ldr	r1, [sp, #12]
    10be:	4c0c      	ldr	r4, [pc, #48]	; (10f0 <m2m_wifi_cb+0x290>)
    10c0:	47a0      	blx	r4
    10c2:	2800      	cmp	r0, #0
    10c4:	d000      	beq.n	10c8 <m2m_wifi_cb+0x268>
    10c6:	e6ff      	b.n	ec8 <m2m_wifi_cb+0x68>
				if(gpfAppWifiCb)
    10c8:	4b0a      	ldr	r3, [pc, #40]	; (10f4 <m2m_wifi_cb+0x294>)
    10ca:	681b      	ldr	r3, [r3, #0]
    10cc:	2b00      	cmp	r3, #0
    10ce:	d100      	bne.n	10d2 <m2m_wifi_cb+0x272>
    10d0:	e6fa      	b.n	ec8 <m2m_wifi_cb+0x68>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
    10d2:	a903      	add	r1, sp, #12
    10d4:	3020      	adds	r0, #32
    10d6:	4798      	blx	r3
    10d8:	e6f6      	b.n	ec8 <m2m_wifi_cb+0x68>
    10da:	46c0      	nop			; (mov r8, r8)
    10dc:	00008390 	.word	0x00008390
    10e0:	00008028 	.word	0x00008028
    10e4:	00006c7d 	.word	0x00006c7d
    10e8:	000083e0 	.word	0x000083e0
    10ec:	00006cb1 	.word	0x00006cb1
    10f0:	00000cb9 	.word	0x00000cb9
    10f4:	200000d0 	.word	0x200000d0
    10f8:	00000599 	.word	0x00000599
    10fc:	00008358 	.word	0x00008358
    1100:	000083c0 	.word	0x000083c0
    1104:	200000d5 	.word	0x200000d5
    1108:	200000d4 	.word	0x200000d4

0000110c <m2m_wifi_init>:
	s8Ret = hif_send(M2M_REQ_GROUP_SSL, M2M_SSL_IND_CRL|M2M_REQ_DATA_PKT, NULL, 0, (uint8*)pCRL, sizeof(tstrTlsCrlInfo), 0);
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
    110c:	b5f0      	push	{r4, r5, r6, r7, lr}
    110e:	b08f      	sub	sp, #60	; 0x3c
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
    1110:	2201      	movs	r2, #1
    1112:	230f      	movs	r3, #15
    1114:	446b      	add	r3, sp
    1116:	701a      	strb	r2, [r3, #0]
	
	if(param == NULL) {
    1118:	2800      	cmp	r0, #0
    111a:	d061      	beq.n	11e0 <m2m_wifi_init+0xd4>
		ret = M2M_ERR_FAIL;
		goto _EXIT0;
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
    111c:	6802      	ldr	r2, [r0, #0]
    111e:	4b32      	ldr	r3, [pc, #200]	; (11e8 <m2m_wifi_init+0xdc>)
    1120:	601a      	str	r2, [r3, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
    1122:	2200      	movs	r2, #0
    1124:	4b31      	ldr	r3, [pc, #196]	; (11ec <m2m_wifi_init+0xe0>)
    1126:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
    1128:	200f      	movs	r0, #15
    112a:	4468      	add	r0, sp
    112c:	4b30      	ldr	r3, [pc, #192]	; (11f0 <m2m_wifi_init+0xe4>)
    112e:	4798      	blx	r3
    1130:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
    1132:	d002      	beq.n	113a <m2m_wifi_init+0x2e>

_EXIT1:
	nm_drv_deinit(NULL);
_EXIT0:
	return ret;
}
    1134:	0020      	movs	r0, r4
    1136:	b00f      	add	sp, #60	; 0x3c
    1138:	bdf0      	pop	{r4, r5, r6, r7, pc}
	ret = hif_init(NULL);
    113a:	2000      	movs	r0, #0
    113c:	4b2d      	ldr	r3, [pc, #180]	; (11f4 <m2m_wifi_init+0xe8>)
    113e:	4798      	blx	r3
    1140:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
    1142:	d149      	bne.n	11d8 <m2m_wifi_init+0xcc>
	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
    1144:	492c      	ldr	r1, [pc, #176]	; (11f8 <m2m_wifi_init+0xec>)
    1146:	2001      	movs	r0, #1
    1148:	4b2c      	ldr	r3, [pc, #176]	; (11fc <m2m_wifi_init+0xf0>)
    114a:	4798      	blx	r3
	ret = nm_get_firmware_full_info(&strtmp);
    114c:	ae04      	add	r6, sp, #16
    114e:	0030      	movs	r0, r6
    1150:	4b2b      	ldr	r3, [pc, #172]	; (1200 <m2m_wifi_init+0xf4>)
    1152:	4798      	blx	r3
    1154:	0004      	movs	r4, r0
	M2M_INFO("Firmware ver   : %u.%u.%u Svnrev %u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch,strtmp.u16FirmwareSvnNum);
    1156:	482b      	ldr	r0, [pc, #172]	; (1204 <m2m_wifi_init+0xf8>)
    1158:	4d2b      	ldr	r5, [pc, #172]	; (1208 <m2m_wifi_init+0xfc>)
    115a:	47a8      	blx	r5
    115c:	79b3      	ldrb	r3, [r6, #6]
    115e:	7972      	ldrb	r2, [r6, #5]
    1160:	7931      	ldrb	r1, [r6, #4]
    1162:	8c30      	ldrh	r0, [r6, #32]
    1164:	9000      	str	r0, [sp, #0]
    1166:	4829      	ldr	r0, [pc, #164]	; (120c <m2m_wifi_init+0x100>)
    1168:	47a8      	blx	r5
    116a:	200d      	movs	r0, #13
    116c:	4f28      	ldr	r7, [pc, #160]	; (1210 <m2m_wifi_init+0x104>)
    116e:	47b8      	blx	r7
	M2M_INFO("Firmware Build %s Time %s\n",strtmp.BuildDate,strtmp.BuildTime);
    1170:	4824      	ldr	r0, [pc, #144]	; (1204 <m2m_wifi_init+0xf8>)
    1172:	47a8      	blx	r5
    1174:	2226      	movs	r2, #38	; 0x26
    1176:	446a      	add	r2, sp
    1178:	211a      	movs	r1, #26
    117a:	4469      	add	r1, sp
    117c:	4825      	ldr	r0, [pc, #148]	; (1214 <m2m_wifi_init+0x108>)
    117e:	47a8      	blx	r5
    1180:	200d      	movs	r0, #13
    1182:	47b8      	blx	r7
	M2M_INFO("Firmware Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
    1184:	481f      	ldr	r0, [pc, #124]	; (1204 <m2m_wifi_init+0xf8>)
    1186:	47a8      	blx	r5
    1188:	7a73      	ldrb	r3, [r6, #9]
    118a:	7a32      	ldrb	r2, [r6, #8]
    118c:	79f1      	ldrb	r1, [r6, #7]
    118e:	4822      	ldr	r0, [pc, #136]	; (1218 <m2m_wifi_init+0x10c>)
    1190:	47a8      	blx	r5
    1192:	200d      	movs	r0, #13
    1194:	47b8      	blx	r7
	M2M_INFO("Driver ver: %u.%u.%u\n", M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
    1196:	481b      	ldr	r0, [pc, #108]	; (1204 <m2m_wifi_init+0xf8>)
    1198:	47a8      	blx	r5
    119a:	2302      	movs	r3, #2
    119c:	2205      	movs	r2, #5
    119e:	2113      	movs	r1, #19
    11a0:	481e      	ldr	r0, [pc, #120]	; (121c <m2m_wifi_init+0x110>)
    11a2:	47a8      	blx	r5
    11a4:	200d      	movs	r0, #13
    11a6:	47b8      	blx	r7
	M2M_INFO("Driver built at %s\t%s\n",__DATE__,__TIME__);
    11a8:	4816      	ldr	r0, [pc, #88]	; (1204 <m2m_wifi_init+0xf8>)
    11aa:	47a8      	blx	r5
    11ac:	4a1c      	ldr	r2, [pc, #112]	; (1220 <m2m_wifi_init+0x114>)
    11ae:	491d      	ldr	r1, [pc, #116]	; (1224 <m2m_wifi_init+0x118>)
    11b0:	481d      	ldr	r0, [pc, #116]	; (1228 <m2m_wifi_init+0x11c>)
    11b2:	47a8      	blx	r5
    11b4:	200d      	movs	r0, #13
    11b6:	47b8      	blx	r7
	if(M2M_ERR_FW_VER_MISMATCH == ret)
    11b8:	0023      	movs	r3, r4
    11ba:	330d      	adds	r3, #13
    11bc:	d1ba      	bne.n	1134 <m2m_wifi_init+0x28>
		M2M_ERR("Mismatch Firmawre Version\n");
    11be:	22e8      	movs	r2, #232	; 0xe8
    11c0:	32ff      	adds	r2, #255	; 0xff
    11c2:	491a      	ldr	r1, [pc, #104]	; (122c <m2m_wifi_init+0x120>)
    11c4:	481a      	ldr	r0, [pc, #104]	; (1230 <m2m_wifi_init+0x124>)
    11c6:	4b10      	ldr	r3, [pc, #64]	; (1208 <m2m_wifi_init+0xfc>)
    11c8:	4798      	blx	r3
    11ca:	481a      	ldr	r0, [pc, #104]	; (1234 <m2m_wifi_init+0x128>)
    11cc:	4b1a      	ldr	r3, [pc, #104]	; (1238 <m2m_wifi_init+0x12c>)
    11ce:	4798      	blx	r3
    11d0:	200d      	movs	r0, #13
    11d2:	4b0f      	ldr	r3, [pc, #60]	; (1210 <m2m_wifi_init+0x104>)
    11d4:	4798      	blx	r3
    11d6:	e7ad      	b.n	1134 <m2m_wifi_init+0x28>
	nm_drv_deinit(NULL);
    11d8:	2000      	movs	r0, #0
    11da:	4b18      	ldr	r3, [pc, #96]	; (123c <m2m_wifi_init+0x130>)
    11dc:	4798      	blx	r3
    11de:	e7a9      	b.n	1134 <m2m_wifi_init+0x28>
		ret = M2M_ERR_FAIL;
    11e0:	240c      	movs	r4, #12
    11e2:	4264      	negs	r4, r4
    11e4:	e7a6      	b.n	1134 <m2m_wifi_init+0x28>
    11e6:	46c0      	nop			; (mov r8, r8)
    11e8:	200000d0 	.word	0x200000d0
    11ec:	200000d5 	.word	0x200000d5
    11f0:	00001bad 	.word	0x00001bad
    11f4:	00000e29 	.word	0x00000e29
    11f8:	00000e61 	.word	0x00000e61
    11fc:	00000da5 	.word	0x00000da5
    1200:	00001ac9 	.word	0x00001ac9
    1204:	00008358 	.word	0x00008358
    1208:	00006c7d 	.word	0x00006c7d
    120c:	0000849c 	.word	0x0000849c
    1210:	00006cb1 	.word	0x00006cb1
    1214:	000084c4 	.word	0x000084c4
    1218:	000084e0 	.word	0x000084e0
    121c:	00008504 	.word	0x00008504
    1220:	0000851c 	.word	0x0000851c
    1224:	00008528 	.word	0x00008528
    1228:	00008534 	.word	0x00008534
    122c:	0000839c 	.word	0x0000839c
    1230:	00008028 	.word	0x00008028
    1234:	0000854c 	.word	0x0000854c
    1238:	00006d99 	.word	0x00006d99
    123c:	00001c81 	.word	0x00001c81

00001240 <m2m_wifi_handle_events>:
	return M2M_SUCCESS;
}


sint8 m2m_wifi_handle_events(void * arg)
{
    1240:	b510      	push	{r4, lr}
	return hif_handle_isr();
    1242:	4b01      	ldr	r3, [pc, #4]	; (1248 <m2m_wifi_handle_events+0x8>)
    1244:	4798      	blx	r3
}
    1246:	bd10      	pop	{r4, pc}
    1248:	000008dd 	.word	0x000008dd

0000124c <m2m_wifi_connect_sc>:
sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
}
sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
    124c:	b5f0      	push	{r4, r5, r6, r7, lr}
    124e:	46ce      	mov	lr, r9
    1250:	4647      	mov	r7, r8
    1252:	b580      	push	{r7, lr}
    1254:	b0a3      	sub	sp, #140	; 0x8c
    1256:	9005      	str	r0, [sp, #20]
    1258:	000c      	movs	r4, r1
    125a:	0015      	movs	r5, r2
    125c:	001f      	movs	r7, r3
    125e:	ab2a      	add	r3, sp, #168	; 0xa8
    1260:	881b      	ldrh	r3, [r3, #0]
    1262:	4699      	mov	r9, r3
    1264:	ab2b      	add	r3, sp, #172	; 0xac
    1266:	781b      	ldrb	r3, [r3, #0]
    1268:	4698      	mov	r8, r3
	sint8				ret = M2M_SUCCESS;
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
    126a:	2a01      	cmp	r2, #1
    126c:	d003      	beq.n	1276 <m2m_wifi_connect_sc+0x2a>
	{
		if(pvAuthInfo == NULL)
    126e:	2f00      	cmp	r7, #0
    1270:	d040      	beq.n	12f4 <m2m_wifi_connect_sc+0xa8>
		{
			M2M_ERR("Key is not valid\n");
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    1272:	2a02      	cmp	r2, #2
    1274:	d04c      	beq.n	1310 <m2m_wifi_connect_sc+0xc4>
				}
				i++;
			}
		}
	}
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
    1276:	1e63      	subs	r3, r4, #1
    1278:	2b1f      	cmp	r3, #31
    127a:	d900      	bls.n	127e <m2m_wifi_connect_sc+0x32>
    127c:	e078      	b.n	1370 <m2m_wifi_connect_sc+0x124>
		M2M_ERR("SSID LEN INVALID\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	if(u16Ch < M2M_WIFI_CH_1|| u16Ch > M2M_WIFI_CH_14)
    127e:	464b      	mov	r3, r9
    1280:	3b01      	subs	r3, #1
    1282:	b29b      	uxth	r3, r3
    1284:	2b0d      	cmp	r3, #13
    1286:	d903      	bls.n	1290 <m2m_wifi_connect_sc+0x44>
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
    1288:	464b      	mov	r3, r9
    128a:	2bff      	cmp	r3, #255	; 0xff
    128c:	d000      	beq.n	1290 <m2m_wifi_connect_sc+0x44>
    128e:	e07d      	b.n	138c <m2m_wifi_connect_sc+0x140>
			goto ERR1;
		}
	}


	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
    1290:	ae07      	add	r6, sp, #28
    1292:	0022      	movs	r2, r4
    1294:	9905      	ldr	r1, [sp, #20]
    1296:	205a      	movs	r0, #90	; 0x5a
    1298:	ab02      	add	r3, sp, #8
    129a:	469c      	mov	ip, r3
    129c:	4460      	add	r0, ip
    129e:	4b78      	ldr	r3, [pc, #480]	; (1480 <m2m_wifi_connect_sc+0x234>)
    12a0:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen]	= 0;
    12a2:	1934      	adds	r4, r6, r4
    12a4:	3446      	adds	r4, #70	; 0x46
    12a6:	2300      	movs	r3, #0
    12a8:	7023      	strb	r3, [r4, #0]
	strConnect.u16Ch				= NM_BSP_B_L_16(u16Ch);
    12aa:	3344      	adds	r3, #68	; 0x44
    12ac:	464a      	mov	r2, r9
    12ae:	52f2      	strh	r2, [r6, r3]
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred 			= u8NoSaveCred ? 1:0;
    12b0:	4643      	mov	r3, r8
    12b2:	1e5a      	subs	r2, r3, #1
    12b4:	4193      	sbcs	r3, r2
    12b6:	2267      	movs	r2, #103	; 0x67
    12b8:	54b3      	strb	r3, [r6, r2]
	pstrAuthInfo = &strConnect.strSec;
	pstrAuthInfo->u8SecType		= u8SecType;
    12ba:	2341      	movs	r3, #65	; 0x41
    12bc:	54f5      	strb	r5, [r6, r3]

	if(u8SecType == M2M_WIFI_SEC_WEP)
    12be:	2d03      	cmp	r5, #3
    12c0:	d100      	bne.n	12c4 <m2m_wifi_connect_sc+0x78>
    12c2:	e072      	b.n	13aa <m2m_wifi_connect_sc+0x15e>
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;

	}


	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
    12c4:	2d02      	cmp	r5, #2
    12c6:	d100      	bne.n	12ca <m2m_wifi_connect_sc+0x7e>
    12c8:	e0ab      	b.n	1422 <m2m_wifi_connect_sc+0x1d6>
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
    12ca:	2d04      	cmp	r5, #4
    12cc:	d100      	bne.n	12d0 <m2m_wifi_connect_sc+0x84>
    12ce:	e0c3      	b.n	1458 <m2m_wifi_connect_sc+0x20c>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN)
    12d0:	2d01      	cmp	r5, #1
    12d2:	d000      	beq.n	12d6 <m2m_wifi_connect_sc+0x8a>
    12d4:	e0c6      	b.n	1464 <m2m_wifi_connect_sc+0x218>
		M2M_ERR("undefined sec type\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
    12d6:	2300      	movs	r3, #0
    12d8:	9302      	str	r3, [sp, #8]
    12da:	9301      	str	r3, [sp, #4]
    12dc:	9300      	str	r3, [sp, #0]
    12de:	336c      	adds	r3, #108	; 0x6c
    12e0:	aa07      	add	r2, sp, #28
    12e2:	2128      	movs	r1, #40	; 0x28
    12e4:	2001      	movs	r0, #1
    12e6:	4c67      	ldr	r4, [pc, #412]	; (1484 <m2m_wifi_connect_sc+0x238>)
    12e8:	47a0      	blx	r4

ERR1:
	return ret;
}
    12ea:	b023      	add	sp, #140	; 0x8c
    12ec:	bc0c      	pop	{r2, r3}
    12ee:	4690      	mov	r8, r2
    12f0:	4699      	mov	r9, r3
    12f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
			M2M_ERR("Key is not valid\n");
    12f4:	4a64      	ldr	r2, [pc, #400]	; (1488 <m2m_wifi_connect_sc+0x23c>)
    12f6:	4965      	ldr	r1, [pc, #404]	; (148c <m2m_wifi_connect_sc+0x240>)
    12f8:	4865      	ldr	r0, [pc, #404]	; (1490 <m2m_wifi_connect_sc+0x244>)
    12fa:	4b66      	ldr	r3, [pc, #408]	; (1494 <m2m_wifi_connect_sc+0x248>)
    12fc:	4798      	blx	r3
    12fe:	4866      	ldr	r0, [pc, #408]	; (1498 <m2m_wifi_connect_sc+0x24c>)
    1300:	4b66      	ldr	r3, [pc, #408]	; (149c <m2m_wifi_connect_sc+0x250>)
    1302:	4798      	blx	r3
    1304:	200d      	movs	r0, #13
    1306:	4b66      	ldr	r3, [pc, #408]	; (14a0 <m2m_wifi_connect_sc+0x254>)
    1308:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    130a:	200c      	movs	r0, #12
    130c:	4240      	negs	r0, r0
			goto ERR1;
    130e:	e7ec      	b.n	12ea <m2m_wifi_connect_sc+0x9e>
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    1310:	0038      	movs	r0, r7
    1312:	4b64      	ldr	r3, [pc, #400]	; (14a4 <m2m_wifi_connect_sc+0x258>)
    1314:	4798      	blx	r3
    1316:	2840      	cmp	r0, #64	; 0x40
    1318:	d1ad      	bne.n	1276 <m2m_wifi_connect_sc+0x2a>
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
    131a:	783b      	ldrb	r3, [r7, #0]
    131c:	001a      	movs	r2, r3
    131e:	3a30      	subs	r2, #48	; 0x30
    1320:	2a36      	cmp	r2, #54	; 0x36
    1322:	d817      	bhi.n	1354 <m2m_wifi_connect_sc+0x108>
    1324:	3a0a      	subs	r2, #10
    1326:	2a06      	cmp	r2, #6
    1328:	d914      	bls.n	1354 <m2m_wifi_connect_sc+0x108>
    132a:	3b47      	subs	r3, #71	; 0x47
    132c:	2b19      	cmp	r3, #25
    132e:	d911      	bls.n	1354 <m2m_wifi_connect_sc+0x108>
    1330:	1c7a      	adds	r2, r7, #1
    1332:	0038      	movs	r0, r7
    1334:	3040      	adds	r0, #64	; 0x40
    1336:	7813      	ldrb	r3, [r2, #0]
    1338:	0019      	movs	r1, r3
    133a:	3930      	subs	r1, #48	; 0x30
    133c:	2936      	cmp	r1, #54	; 0x36
    133e:	d809      	bhi.n	1354 <m2m_wifi_connect_sc+0x108>
    1340:	390a      	subs	r1, #10
    1342:	2906      	cmp	r1, #6
    1344:	d906      	bls.n	1354 <m2m_wifi_connect_sc+0x108>
    1346:	3b47      	subs	r3, #71	; 0x47
    1348:	2b19      	cmp	r3, #25
    134a:	d903      	bls.n	1354 <m2m_wifi_connect_sc+0x108>
    134c:	3201      	adds	r2, #1
			while(i < (M2M_MAX_PSK_LEN-1))
    134e:	4282      	cmp	r2, r0
    1350:	d1f1      	bne.n	1336 <m2m_wifi_connect_sc+0xea>
    1352:	e790      	b.n	1276 <m2m_wifi_connect_sc+0x2a>
					M2M_ERR("Invalid Key\n");
    1354:	4a54      	ldr	r2, [pc, #336]	; (14a8 <m2m_wifi_connect_sc+0x25c>)
    1356:	494d      	ldr	r1, [pc, #308]	; (148c <m2m_wifi_connect_sc+0x240>)
    1358:	484d      	ldr	r0, [pc, #308]	; (1490 <m2m_wifi_connect_sc+0x244>)
    135a:	4b4e      	ldr	r3, [pc, #312]	; (1494 <m2m_wifi_connect_sc+0x248>)
    135c:	4798      	blx	r3
    135e:	4853      	ldr	r0, [pc, #332]	; (14ac <m2m_wifi_connect_sc+0x260>)
    1360:	4b4e      	ldr	r3, [pc, #312]	; (149c <m2m_wifi_connect_sc+0x250>)
    1362:	4798      	blx	r3
    1364:	200d      	movs	r0, #13
    1366:	4b4e      	ldr	r3, [pc, #312]	; (14a0 <m2m_wifi_connect_sc+0x254>)
    1368:	4798      	blx	r3
					ret = M2M_ERR_FAIL;
    136a:	200c      	movs	r0, #12
    136c:	4240      	negs	r0, r0
					goto ERR1;
    136e:	e7bc      	b.n	12ea <m2m_wifi_connect_sc+0x9e>
		M2M_ERR("SSID LEN INVALID\n");
    1370:	4a4f      	ldr	r2, [pc, #316]	; (14b0 <m2m_wifi_connect_sc+0x264>)
    1372:	4946      	ldr	r1, [pc, #280]	; (148c <m2m_wifi_connect_sc+0x240>)
    1374:	4846      	ldr	r0, [pc, #280]	; (1490 <m2m_wifi_connect_sc+0x244>)
    1376:	4b47      	ldr	r3, [pc, #284]	; (1494 <m2m_wifi_connect_sc+0x248>)
    1378:	4798      	blx	r3
    137a:	484e      	ldr	r0, [pc, #312]	; (14b4 <m2m_wifi_connect_sc+0x268>)
    137c:	4b47      	ldr	r3, [pc, #284]	; (149c <m2m_wifi_connect_sc+0x250>)
    137e:	4798      	blx	r3
    1380:	200d      	movs	r0, #13
    1382:	4b47      	ldr	r3, [pc, #284]	; (14a0 <m2m_wifi_connect_sc+0x254>)
    1384:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    1386:	200c      	movs	r0, #12
    1388:	4240      	negs	r0, r0
		goto ERR1;
    138a:	e7ae      	b.n	12ea <m2m_wifi_connect_sc+0x9e>
			M2M_ERR("CH INVALID\n");
    138c:	228d      	movs	r2, #141	; 0x8d
    138e:	0092      	lsls	r2, r2, #2
    1390:	493e      	ldr	r1, [pc, #248]	; (148c <m2m_wifi_connect_sc+0x240>)
    1392:	483f      	ldr	r0, [pc, #252]	; (1490 <m2m_wifi_connect_sc+0x244>)
    1394:	4b3f      	ldr	r3, [pc, #252]	; (1494 <m2m_wifi_connect_sc+0x248>)
    1396:	4798      	blx	r3
    1398:	4847      	ldr	r0, [pc, #284]	; (14b8 <m2m_wifi_connect_sc+0x26c>)
    139a:	4b40      	ldr	r3, [pc, #256]	; (149c <m2m_wifi_connect_sc+0x250>)
    139c:	4798      	blx	r3
    139e:	200d      	movs	r0, #13
    13a0:	4b3f      	ldr	r3, [pc, #252]	; (14a0 <m2m_wifi_connect_sc+0x254>)
    13a2:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    13a4:	200c      	movs	r0, #12
    13a6:	4240      	negs	r0, r0
			goto ERR1;
    13a8:	e79f      	b.n	12ea <m2m_wifi_connect_sc+0x9e>
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
    13aa:	783b      	ldrb	r3, [r7, #0]
    13ac:	3b01      	subs	r3, #1
    13ae:	b2db      	uxtb	r3, r3
    13b0:	aa07      	add	r2, sp, #28
    13b2:	7013      	strb	r3, [r2, #0]
		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
    13b4:	2b03      	cmp	r3, #3
    13b6:	d817      	bhi.n	13e8 <m2m_wifi_connect_sc+0x19c>
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
    13b8:	787a      	ldrb	r2, [r7, #1]
    13ba:	1e51      	subs	r1, r2, #1
    13bc:	ab07      	add	r3, sp, #28
    13be:	7059      	strb	r1, [r3, #1]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
    13c0:	2310      	movs	r3, #16
    13c2:	0011      	movs	r1, r2
    13c4:	4399      	bics	r1, r3
    13c6:	290b      	cmp	r1, #11
    13c8:	d01d      	beq.n	1406 <m2m_wifi_connect_sc+0x1ba>
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
    13ca:	4a3c      	ldr	r2, [pc, #240]	; (14bc <m2m_wifi_connect_sc+0x270>)
    13cc:	492f      	ldr	r1, [pc, #188]	; (148c <m2m_wifi_connect_sc+0x240>)
    13ce:	4830      	ldr	r0, [pc, #192]	; (1490 <m2m_wifi_connect_sc+0x244>)
    13d0:	4c30      	ldr	r4, [pc, #192]	; (1494 <m2m_wifi_connect_sc+0x248>)
    13d2:	47a0      	blx	r4
    13d4:	ab07      	add	r3, sp, #28
    13d6:	7859      	ldrb	r1, [r3, #1]
    13d8:	4839      	ldr	r0, [pc, #228]	; (14c0 <m2m_wifi_connect_sc+0x274>)
    13da:	47a0      	blx	r4
    13dc:	200d      	movs	r0, #13
    13de:	4b30      	ldr	r3, [pc, #192]	; (14a0 <m2m_wifi_connect_sc+0x254>)
    13e0:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    13e2:	200c      	movs	r0, #12
    13e4:	4240      	negs	r0, r0
			goto ERR1;
    13e6:	e780      	b.n	12ea <m2m_wifi_connect_sc+0x9e>
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
    13e8:	4a36      	ldr	r2, [pc, #216]	; (14c4 <m2m_wifi_connect_sc+0x278>)
    13ea:	4928      	ldr	r1, [pc, #160]	; (148c <m2m_wifi_connect_sc+0x240>)
    13ec:	4828      	ldr	r0, [pc, #160]	; (1490 <m2m_wifi_connect_sc+0x244>)
    13ee:	4c29      	ldr	r4, [pc, #164]	; (1494 <m2m_wifi_connect_sc+0x248>)
    13f0:	47a0      	blx	r4
    13f2:	ab07      	add	r3, sp, #28
    13f4:	7819      	ldrb	r1, [r3, #0]
    13f6:	4834      	ldr	r0, [pc, #208]	; (14c8 <m2m_wifi_connect_sc+0x27c>)
    13f8:	47a0      	blx	r4
    13fa:	200d      	movs	r0, #13
    13fc:	4b28      	ldr	r3, [pc, #160]	; (14a0 <m2m_wifi_connect_sc+0x254>)
    13fe:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    1400:	200c      	movs	r0, #12
    1402:	4240      	negs	r0, r0
			goto ERR1;
    1404:	e771      	b.n	12ea <m2m_wifi_connect_sc+0x9e>
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
    1406:	1cb9      	adds	r1, r7, #2
    1408:	2016      	movs	r0, #22
    140a:	ab02      	add	r3, sp, #8
    140c:	469c      	mov	ip, r3
    140e:	4460      	add	r0, ip
    1410:	4b1b      	ldr	r3, [pc, #108]	; (1480 <m2m_wifi_connect_sc+0x234>)
    1412:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
    1414:	787b      	ldrb	r3, [r7, #1]
    1416:	aa07      	add	r2, sp, #28
    1418:	4694      	mov	ip, r2
    141a:	4463      	add	r3, ip
    141c:	2200      	movs	r2, #0
    141e:	709a      	strb	r2, [r3, #2]
    1420:	e759      	b.n	12d6 <m2m_wifi_connect_sc+0x8a>
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
    1422:	0038      	movs	r0, r7
    1424:	4b1f      	ldr	r3, [pc, #124]	; (14a4 <m2m_wifi_connect_sc+0x258>)
    1426:	4798      	blx	r3
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
    1428:	1e43      	subs	r3, r0, #1
    142a:	b29b      	uxth	r3, r3
    142c:	2b3f      	cmp	r3, #63	; 0x3f
    142e:	d805      	bhi.n	143c <m2m_wifi_connect_sc+0x1f0>
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
    1430:	1c42      	adds	r2, r0, #1
    1432:	0039      	movs	r1, r7
    1434:	a807      	add	r0, sp, #28
    1436:	4b12      	ldr	r3, [pc, #72]	; (1480 <m2m_wifi_connect_sc+0x234>)
    1438:	4798      	blx	r3
    143a:	e74c      	b.n	12d6 <m2m_wifi_connect_sc+0x8a>
			M2M_ERR("Incorrect PSK key length\n");
    143c:	4a23      	ldr	r2, [pc, #140]	; (14cc <m2m_wifi_connect_sc+0x280>)
    143e:	4913      	ldr	r1, [pc, #76]	; (148c <m2m_wifi_connect_sc+0x240>)
    1440:	4813      	ldr	r0, [pc, #76]	; (1490 <m2m_wifi_connect_sc+0x244>)
    1442:	4b14      	ldr	r3, [pc, #80]	; (1494 <m2m_wifi_connect_sc+0x248>)
    1444:	4798      	blx	r3
    1446:	4822      	ldr	r0, [pc, #136]	; (14d0 <m2m_wifi_connect_sc+0x284>)
    1448:	4b14      	ldr	r3, [pc, #80]	; (149c <m2m_wifi_connect_sc+0x250>)
    144a:	4798      	blx	r3
    144c:	200d      	movs	r0, #13
    144e:	4b14      	ldr	r3, [pc, #80]	; (14a0 <m2m_wifi_connect_sc+0x254>)
    1450:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    1452:	200c      	movs	r0, #12
    1454:	4240      	negs	r0, r0
			goto ERR1;
    1456:	e748      	b.n	12ea <m2m_wifi_connect_sc+0x9e>
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
    1458:	223e      	movs	r2, #62	; 0x3e
    145a:	0039      	movs	r1, r7
    145c:	a807      	add	r0, sp, #28
    145e:	4b08      	ldr	r3, [pc, #32]	; (1480 <m2m_wifi_connect_sc+0x234>)
    1460:	4798      	blx	r3
    1462:	e738      	b.n	12d6 <m2m_wifi_connect_sc+0x8a>
		M2M_ERR("undefined sec type\n");
    1464:	4a1b      	ldr	r2, [pc, #108]	; (14d4 <m2m_wifi_connect_sc+0x288>)
    1466:	4909      	ldr	r1, [pc, #36]	; (148c <m2m_wifi_connect_sc+0x240>)
    1468:	4809      	ldr	r0, [pc, #36]	; (1490 <m2m_wifi_connect_sc+0x244>)
    146a:	4b0a      	ldr	r3, [pc, #40]	; (1494 <m2m_wifi_connect_sc+0x248>)
    146c:	4798      	blx	r3
    146e:	481a      	ldr	r0, [pc, #104]	; (14d8 <m2m_wifi_connect_sc+0x28c>)
    1470:	4b0a      	ldr	r3, [pc, #40]	; (149c <m2m_wifi_connect_sc+0x250>)
    1472:	4798      	blx	r3
    1474:	200d      	movs	r0, #13
    1476:	4b0a      	ldr	r3, [pc, #40]	; (14a0 <m2m_wifi_connect_sc+0x254>)
    1478:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    147a:	200c      	movs	r0, #12
    147c:	4240      	negs	r0, r0
		goto ERR1;
    147e:	e734      	b.n	12ea <m2m_wifi_connect_sc+0x9e>
    1480:	00000585 	.word	0x00000585
    1484:	000006ad 	.word	0x000006ad
    1488:	00000215 	.word	0x00000215
    148c:	000083ac 	.word	0x000083ac
    1490:	00008028 	.word	0x00008028
    1494:	00006c7d 	.word	0x00006c7d
    1498:	000083f4 	.word	0x000083f4
    149c:	00006d99 	.word	0x00006d99
    14a0:	00006cb1 	.word	0x00006cb1
    14a4:	000005a9 	.word	0x000005a9
    14a8:	00000221 	.word	0x00000221
    14ac:	00008408 	.word	0x00008408
    14b0:	0000022b 	.word	0x0000022b
    14b4:	00008414 	.word	0x00008414
    14b8:	00008428 	.word	0x00008428
    14bc:	00000252 	.word	0x00000252
    14c0:	00008450 	.word	0x00008450
    14c4:	0000024b 	.word	0x0000024b
    14c8:	00008434 	.word	0x00008434
    14cc:	00000261 	.word	0x00000261
    14d0:	0000846c 	.word	0x0000846c
    14d4:	00000271 	.word	0x00000271
    14d8:	00008488 	.word	0x00008488

000014dc <m2m_wifi_connect>:
{
    14dc:	b530      	push	{r4, r5, lr}
    14de:	b083      	sub	sp, #12
    14e0:	ac06      	add	r4, sp, #24
    14e2:	8824      	ldrh	r4, [r4, #0]
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
    14e4:	2500      	movs	r5, #0
    14e6:	9501      	str	r5, [sp, #4]
    14e8:	9400      	str	r4, [sp, #0]
    14ea:	4c02      	ldr	r4, [pc, #8]	; (14f4 <m2m_wifi_connect+0x18>)
    14ec:	47a0      	blx	r4
}
    14ee:	b003      	add	sp, #12
    14f0:	bd30      	pop	{r4, r5, pc}
    14f2:	46c0      	nop			; (mov r8, r8)
    14f4:	0000124d 	.word	0x0000124d

000014f8 <m2m_wifi_request_dhcp_client>:

sint8 m2m_wifi_request_dhcp_client(void)
{
	/*legacy API should be removed */
	return 0;
}
    14f8:	2000      	movs	r0, #0
    14fa:	4770      	bx	lr

000014fc <chip_apply_conf>:

#define TIMEOUT						(0xfffffffful)
#define WAKUP_TRAILS_TIMEOUT		(4)

sint8 chip_apply_conf(uint32 u32Conf)
{
    14fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    14fe:	b083      	sub	sp, #12
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif

	val32 |= rHAVE_RESERVED1_BIT;
    1500:	2580      	movs	r5, #128	; 0x80
    1502:	006d      	lsls	r5, r5, #1
    1504:	4305      	orrs	r5, r0
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
    1506:	24a5      	movs	r4, #165	; 0xa5
    1508:	0164      	lsls	r4, r4, #5
    150a:	4f08      	ldr	r7, [pc, #32]	; (152c <chip_apply_conf+0x30>)
		if(val32 != 0) {		
			uint32 reg = 0;
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    150c:	4e08      	ldr	r6, [pc, #32]	; (1530 <chip_apply_conf+0x34>)
		nm_write_reg(rNMI_GP_REG_1, val32);
    150e:	0029      	movs	r1, r5
    1510:	0020      	movs	r0, r4
    1512:	47b8      	blx	r7
			uint32 reg = 0;
    1514:	2300      	movs	r3, #0
    1516:	9301      	str	r3, [sp, #4]
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    1518:	a901      	add	r1, sp, #4
    151a:	0020      	movs	r0, r4
    151c:	47b0      	blx	r6
			if(ret == M2M_SUCCESS) {
    151e:	2800      	cmp	r0, #0
    1520:	d1f5      	bne.n	150e <chip_apply_conf+0x12>
				if(reg == val32)
    1522:	9b01      	ldr	r3, [sp, #4]
    1524:	429d      	cmp	r5, r3
    1526:	d1f2      	bne.n	150e <chip_apply_conf+0x12>
			break;
		}
	} while(1);

	return M2M_SUCCESS;
}
    1528:	b003      	add	sp, #12
    152a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    152c:	000019ed 	.word	0x000019ed
    1530:	000019e1 	.word	0x000019e1

00001534 <enable_interrupts>:
		nm_write_reg(WAKE_CLK_REG, reg);
	}
}

sint8 enable_interrupts(void)
{
    1534:	b500      	push	{lr}
    1536:	b083      	sub	sp, #12
	uint32 reg = 0;
    1538:	2300      	movs	r3, #0
    153a:	9301      	str	r3, [sp, #4]
	sint8 ret = M2M_SUCCESS;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
    153c:	a901      	add	r1, sp, #4
    153e:	4811      	ldr	r0, [pc, #68]	; (1584 <enable_interrupts+0x50>)
    1540:	4b11      	ldr	r3, [pc, #68]	; (1588 <enable_interrupts+0x54>)
    1542:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    1544:	2800      	cmp	r0, #0
    1546:	d001      	beq.n	154c <enable_interrupts+0x18>
	reg |= ((uint32) 1 << 16);
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
	if (M2M_SUCCESS != ret) goto ERR1;
ERR1:	
	return ret;
}
    1548:	b003      	add	sp, #12
    154a:	bd00      	pop	{pc}
	reg |= ((uint32) 1 << 8);
    154c:	2180      	movs	r1, #128	; 0x80
    154e:	0049      	lsls	r1, r1, #1
    1550:	9b01      	ldr	r3, [sp, #4]
    1552:	4319      	orrs	r1, r3
    1554:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
    1556:	480b      	ldr	r0, [pc, #44]	; (1584 <enable_interrupts+0x50>)
    1558:	4b0c      	ldr	r3, [pc, #48]	; (158c <enable_interrupts+0x58>)
    155a:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    155c:	2800      	cmp	r0, #0
    155e:	d1f3      	bne.n	1548 <enable_interrupts+0x14>
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
    1560:	a901      	add	r1, sp, #4
    1562:	20d0      	movs	r0, #208	; 0xd0
    1564:	0140      	lsls	r0, r0, #5
    1566:	4b08      	ldr	r3, [pc, #32]	; (1588 <enable_interrupts+0x54>)
    1568:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    156a:	2800      	cmp	r0, #0
    156c:	d1ec      	bne.n	1548 <enable_interrupts+0x14>
	reg |= ((uint32) 1 << 16);
    156e:	2180      	movs	r1, #128	; 0x80
    1570:	0249      	lsls	r1, r1, #9
    1572:	9b01      	ldr	r3, [sp, #4]
    1574:	4319      	orrs	r1, r3
    1576:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
    1578:	20d0      	movs	r0, #208	; 0xd0
    157a:	0140      	lsls	r0, r0, #5
    157c:	4b03      	ldr	r3, [pc, #12]	; (158c <enable_interrupts+0x58>)
    157e:	4798      	blx	r3
    1580:	e7e2      	b.n	1548 <enable_interrupts+0x14>
    1582:	46c0      	nop			; (mov r8, r8)
    1584:	00001408 	.word	0x00001408
    1588:	000019e1 	.word	0x000019e1
    158c:	000019ed 	.word	0x000019ed

00001590 <nmi_get_chipid>:
	nm_bsp_sleep(1);
	return ret;
}

uint32 nmi_get_chipid(void)
{
    1590:	b510      	push	{r4, lr}
    1592:	b082      	sub	sp, #8
	static uint32 chipid = 0;

	if (chipid == 0) {
    1594:	4b28      	ldr	r3, [pc, #160]	; (1638 <nmi_get_chipid+0xa8>)
    1596:	681c      	ldr	r4, [r3, #0]
    1598:	2c00      	cmp	r4, #0
    159a:	d004      	beq.n	15a6 <nmi_get_chipid+0x16>
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
		chipid |= 0x050000;
#endif /* PROBE_FLASH */
	}
	return chipid;
    159c:	4b26      	ldr	r3, [pc, #152]	; (1638 <nmi_get_chipid+0xa8>)
    159e:	681c      	ldr	r4, [r3, #0]
}
    15a0:	0020      	movs	r0, r4
    15a2:	b002      	add	sp, #8
    15a4:	bd10      	pop	{r4, pc}
		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
    15a6:	0019      	movs	r1, r3
    15a8:	2080      	movs	r0, #128	; 0x80
    15aa:	0140      	lsls	r0, r0, #5
    15ac:	4b23      	ldr	r3, [pc, #140]	; (163c <nmi_get_chipid+0xac>)
    15ae:	4798      	blx	r3
    15b0:	2800      	cmp	r0, #0
    15b2:	d003      	beq.n	15bc <nmi_get_chipid+0x2c>
			chipid = 0;
    15b4:	2200      	movs	r2, #0
    15b6:	4b20      	ldr	r3, [pc, #128]	; (1638 <nmi_get_chipid+0xa8>)
    15b8:	601a      	str	r2, [r3, #0]
			return 0;
    15ba:	e7f1      	b.n	15a0 <nmi_get_chipid+0x10>
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
    15bc:	a901      	add	r1, sp, #4
    15be:	4820      	ldr	r0, [pc, #128]	; (1640 <nmi_get_chipid+0xb0>)
    15c0:	4b1e      	ldr	r3, [pc, #120]	; (163c <nmi_get_chipid+0xac>)
    15c2:	4798      	blx	r3
    15c4:	2800      	cmp	r0, #0
    15c6:	d003      	beq.n	15d0 <nmi_get_chipid+0x40>
			chipid = 0;
    15c8:	2200      	movs	r2, #0
    15ca:	4b1b      	ldr	r3, [pc, #108]	; (1638 <nmi_get_chipid+0xa8>)
    15cc:	601a      	str	r2, [r3, #0]
			return 0;
    15ce:	e7e7      	b.n	15a0 <nmi_get_chipid+0x10>
		if (chipid == 0x1002a0)  {
    15d0:	4b19      	ldr	r3, [pc, #100]	; (1638 <nmi_get_chipid+0xa8>)
    15d2:	681b      	ldr	r3, [r3, #0]
    15d4:	4a1b      	ldr	r2, [pc, #108]	; (1644 <nmi_get_chipid+0xb4>)
    15d6:	4293      	cmp	r3, r2
    15d8:	d00e      	beq.n	15f8 <nmi_get_chipid+0x68>
		} else if(chipid == 0x1002b0) {
    15da:	4a1b      	ldr	r2, [pc, #108]	; (1648 <nmi_get_chipid+0xb8>)
    15dc:	4293      	cmp	r3, r2
    15de:	d012      	beq.n	1606 <nmi_get_chipid+0x76>
		}else if(chipid == 0x1000F0) { 
    15e0:	4a1a      	ldr	r2, [pc, #104]	; (164c <nmi_get_chipid+0xbc>)
    15e2:	4293      	cmp	r3, r2
    15e4:	d01c      	beq.n	1620 <nmi_get_chipid+0x90>
		chipid |= 0x050000;
    15e6:	4914      	ldr	r1, [pc, #80]	; (1638 <nmi_get_chipid+0xa8>)
		chipid &= ~(0x0f0000);
    15e8:	4a19      	ldr	r2, [pc, #100]	; (1650 <nmi_get_chipid+0xc0>)
    15ea:	680b      	ldr	r3, [r1, #0]
    15ec:	401a      	ands	r2, r3
		chipid |= 0x050000;
    15ee:	23a0      	movs	r3, #160	; 0xa0
    15f0:	02db      	lsls	r3, r3, #11
    15f2:	4313      	orrs	r3, r2
    15f4:	600b      	str	r3, [r1, #0]
    15f6:	e7d1      	b.n	159c <nmi_get_chipid+0xc>
			if (rfrevid == 0x1) { /* 1002A0 */
    15f8:	9b01      	ldr	r3, [sp, #4]
    15fa:	2b01      	cmp	r3, #1
    15fc:	d0f3      	beq.n	15e6 <nmi_get_chipid+0x56>
				chipid = 0x1002a1;
    15fe:	4a15      	ldr	r2, [pc, #84]	; (1654 <nmi_get_chipid+0xc4>)
    1600:	4b0d      	ldr	r3, [pc, #52]	; (1638 <nmi_get_chipid+0xa8>)
    1602:	601a      	str	r2, [r3, #0]
    1604:	e7ef      	b.n	15e6 <nmi_get_chipid+0x56>
			if(rfrevid == 3) { /* 1002B0 */
    1606:	9b01      	ldr	r3, [sp, #4]
    1608:	2b03      	cmp	r3, #3
    160a:	d0ec      	beq.n	15e6 <nmi_get_chipid+0x56>
			} else if(rfrevid == 4) { /* 1002B1 */
    160c:	2b04      	cmp	r3, #4
    160e:	d003      	beq.n	1618 <nmi_get_chipid+0x88>
				chipid = 0x1002b2;
    1610:	4a11      	ldr	r2, [pc, #68]	; (1658 <nmi_get_chipid+0xc8>)
    1612:	4b09      	ldr	r3, [pc, #36]	; (1638 <nmi_get_chipid+0xa8>)
    1614:	601a      	str	r2, [r3, #0]
    1616:	e7e6      	b.n	15e6 <nmi_get_chipid+0x56>
				chipid = 0x1002b1;
    1618:	4a10      	ldr	r2, [pc, #64]	; (165c <nmi_get_chipid+0xcc>)
    161a:	4b07      	ldr	r3, [pc, #28]	; (1638 <nmi_get_chipid+0xa8>)
    161c:	601a      	str	r2, [r3, #0]
    161e:	e7e2      	b.n	15e6 <nmi_get_chipid+0x56>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
    1620:	4905      	ldr	r1, [pc, #20]	; (1638 <nmi_get_chipid+0xa8>)
    1622:	20ec      	movs	r0, #236	; 0xec
    1624:	0380      	lsls	r0, r0, #14
    1626:	4b05      	ldr	r3, [pc, #20]	; (163c <nmi_get_chipid+0xac>)
    1628:	4798      	blx	r3
    162a:	2800      	cmp	r0, #0
    162c:	d0db      	beq.n	15e6 <nmi_get_chipid+0x56>
			chipid = 0;
    162e:	2200      	movs	r2, #0
    1630:	4b01      	ldr	r3, [pc, #4]	; (1638 <nmi_get_chipid+0xa8>)
    1632:	601a      	str	r2, [r3, #0]
			return 0;
    1634:	e7b4      	b.n	15a0 <nmi_get_chipid+0x10>
    1636:	46c0      	nop			; (mov r8, r8)
    1638:	200000d8 	.word	0x200000d8
    163c:	000019e1 	.word	0x000019e1
    1640:	000013f4 	.word	0x000013f4
    1644:	001002a0 	.word	0x001002a0
    1648:	001002b0 	.word	0x001002b0
    164c:	001000f0 	.word	0x001000f0
    1650:	fff0ffff 	.word	0xfff0ffff
    1654:	001002a1 	.word	0x001002a1
    1658:	001002b2 	.word	0x001002b2
    165c:	001002b1 	.word	0x001002b1

00001660 <chip_sleep>:

	/* Do PLL update */
	nmi_update_pll();
}
sint8 chip_sleep(void)
{
    1660:	b530      	push	{r4, r5, lr}
    1662:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
	
	while(1)
	{
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    1664:	4c16      	ldr	r4, [pc, #88]	; (16c0 <chip_sleep+0x60>)
		if(ret != M2M_SUCCESS) goto ERR1;
		if((reg & NBIT0) == 0) break;
    1666:	2501      	movs	r5, #1
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    1668:	a901      	add	r1, sp, #4
    166a:	2010      	movs	r0, #16
    166c:	47a0      	blx	r4
		if(ret != M2M_SUCCESS) goto ERR1;
    166e:	2800      	cmp	r0, #0
    1670:	d11c      	bne.n	16ac <chip_sleep+0x4c>
		if((reg & NBIT0) == 0) break;
    1672:	9b01      	ldr	r3, [sp, #4]
    1674:	422b      	tst	r3, r5
    1676:	d1f7      	bne.n	1668 <chip_sleep+0x8>
	}
	
	/* Clear bit 1 */
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    1678:	a901      	add	r1, sp, #4
    167a:	3001      	adds	r0, #1
    167c:	4b10      	ldr	r3, [pc, #64]	; (16c0 <chip_sleep+0x60>)
    167e:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    1680:	2800      	cmp	r0, #0
    1682:	d113      	bne.n	16ac <chip_sleep+0x4c>
	if(reg & NBIT1)
    1684:	9901      	ldr	r1, [sp, #4]
    1686:	078b      	lsls	r3, r1, #30
    1688:	d507      	bpl.n	169a <chip_sleep+0x3a>
	{
		reg &=~NBIT1;
    168a:	2302      	movs	r3, #2
    168c:	4399      	bics	r1, r3
    168e:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(WAKE_CLK_REG, reg);
    1690:	3001      	adds	r0, #1
    1692:	4b0c      	ldr	r3, [pc, #48]	; (16c4 <chip_sleep+0x64>)
    1694:	4798      	blx	r3
		if(ret != M2M_SUCCESS)goto ERR1;
    1696:	2800      	cmp	r0, #0
    1698:	d108      	bne.n	16ac <chip_sleep+0x4c>
	}
	
	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    169a:	a901      	add	r1, sp, #4
    169c:	200b      	movs	r0, #11
    169e:	4b08      	ldr	r3, [pc, #32]	; (16c0 <chip_sleep+0x60>)
    16a0:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    16a2:	2800      	cmp	r0, #0
    16a4:	d102      	bne.n	16ac <chip_sleep+0x4c>
	if(reg & NBIT0)
    16a6:	9901      	ldr	r1, [sp, #4]
    16a8:	07cb      	lsls	r3, r1, #31
    16aa:	d401      	bmi.n	16b0 <chip_sleep+0x50>
		if(ret != M2M_SUCCESS)goto ERR1;
	}

ERR1:
	return ret;
}
    16ac:	b003      	add	sp, #12
    16ae:	bd30      	pop	{r4, r5, pc}
		reg &= ~NBIT0;
    16b0:	2301      	movs	r3, #1
    16b2:	4399      	bics	r1, r3
    16b4:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(HOST_CORT_COMM, reg);
    16b6:	300b      	adds	r0, #11
    16b8:	4b02      	ldr	r3, [pc, #8]	; (16c4 <chip_sleep+0x64>)
    16ba:	4798      	blx	r3
    16bc:	e7f6      	b.n	16ac <chip_sleep+0x4c>
    16be:	46c0      	nop			; (mov r8, r8)
    16c0:	000019e1 	.word	0x000019e1
    16c4:	000019ed 	.word	0x000019ed

000016c8 <chip_wake>:
sint8 chip_wake(void)
{
    16c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    16ca:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, clk_status_reg = 0,trials = 0;
    16cc:	2300      	movs	r3, #0
    16ce:	9301      	str	r3, [sp, #4]
    16d0:	9300      	str	r3, [sp, #0]

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    16d2:	a901      	add	r1, sp, #4
    16d4:	200b      	movs	r0, #11
    16d6:	4b28      	ldr	r3, [pc, #160]	; (1778 <chip_wake+0xb0>)
    16d8:	4798      	blx	r3
    16da:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    16dc:	d130      	bne.n	1740 <chip_wake+0x78>
	
	if(!(reg & NBIT0))
    16de:	9901      	ldr	r1, [sp, #4]
    16e0:	07cb      	lsls	r3, r1, #31
    16e2:	d406      	bmi.n	16f2 <chip_wake+0x2a>
	{
		/*USE bit 0 to indicate host wakeup*/
		ret = nm_write_reg(HOST_CORT_COMM, reg|NBIT0);
    16e4:	2301      	movs	r3, #1
    16e6:	4319      	orrs	r1, r3
    16e8:	200b      	movs	r0, #11
    16ea:	4b24      	ldr	r3, [pc, #144]	; (177c <chip_wake+0xb4>)
    16ec:	4798      	blx	r3
    16ee:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    16f0:	d126      	bne.n	1740 <chip_wake+0x78>
	}
		
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    16f2:	a901      	add	r1, sp, #4
    16f4:	2001      	movs	r0, #1
    16f6:	4b20      	ldr	r3, [pc, #128]	; (1778 <chip_wake+0xb0>)
    16f8:	4798      	blx	r3
    16fa:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    16fc:	d120      	bne.n	1740 <chip_wake+0x78>
	/* Set bit 1 */
	if(!(reg & NBIT1))
    16fe:	9901      	ldr	r1, [sp, #4]
    1700:	078b      	lsls	r3, r1, #30
    1702:	d520      	bpl.n	1746 <chip_wake+0x7e>
{
    1704:	2505      	movs	r5, #5
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
	}

	do
	{
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    1706:	4f1c      	ldr	r7, [pc, #112]	; (1778 <chip_wake+0xb0>)
			goto _WAKE_EXIT;
		}
		if(clk_status_reg & NBIT2) {
			break;
		}
		nm_bsp_sleep(2);
    1708:	4e1d      	ldr	r6, [pc, #116]	; (1780 <chip_wake+0xb8>)
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    170a:	4669      	mov	r1, sp
    170c:	200f      	movs	r0, #15
    170e:	47b8      	blx	r7
    1710:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) {
    1712:	d120      	bne.n	1756 <chip_wake+0x8e>
		if(clk_status_reg & NBIT2) {
    1714:	9b00      	ldr	r3, [sp, #0]
    1716:	075b      	lsls	r3, r3, #29
    1718:	d42b      	bmi.n	1772 <chip_wake+0xaa>
		nm_bsp_sleep(2);
    171a:	2002      	movs	r0, #2
    171c:	47b0      	blx	r6
    171e:	3d01      	subs	r5, #1
		trials++;
		if(trials > WAKUP_TRAILS_TIMEOUT)
    1720:	2d00      	cmp	r5, #0
    1722:	d1f2      	bne.n	170a <chip_wake+0x42>
		{
			M2M_ERR("Failed to wakup the chip\n");
    1724:	22af      	movs	r2, #175	; 0xaf
    1726:	0052      	lsls	r2, r2, #1
    1728:	4916      	ldr	r1, [pc, #88]	; (1784 <chip_wake+0xbc>)
    172a:	4817      	ldr	r0, [pc, #92]	; (1788 <chip_wake+0xc0>)
    172c:	4b17      	ldr	r3, [pc, #92]	; (178c <chip_wake+0xc4>)
    172e:	4798      	blx	r3
    1730:	4817      	ldr	r0, [pc, #92]	; (1790 <chip_wake+0xc8>)
    1732:	4b18      	ldr	r3, [pc, #96]	; (1794 <chip_wake+0xcc>)
    1734:	4798      	blx	r3
    1736:	200d      	movs	r0, #13
    1738:	4b17      	ldr	r3, [pc, #92]	; (1798 <chip_wake+0xd0>)
    173a:	4798      	blx	r3
			ret = M2M_ERR_TIME_OUT;
    173c:	2404      	movs	r4, #4
    173e:	4264      	negs	r4, r4
	/*workaround sometimes spi fail to read clock regs after reading/writing clockless registers*/
	nm_bus_reset();
	
_WAKE_EXIT:
	return ret;
}
    1740:	0020      	movs	r0, r4
    1742:	b003      	add	sp, #12
    1744:	bdf0      	pop	{r4, r5, r6, r7, pc}
		ret = nm_write_reg(WAKE_CLK_REG, reg | NBIT1);
    1746:	2302      	movs	r3, #2
    1748:	4319      	orrs	r1, r3
    174a:	2001      	movs	r0, #1
    174c:	4b0b      	ldr	r3, [pc, #44]	; (177c <chip_wake+0xb4>)
    174e:	4798      	blx	r3
    1750:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
    1752:	d0d7      	beq.n	1704 <chip_wake+0x3c>
    1754:	e7f4      	b.n	1740 <chip_wake+0x78>
			M2M_ERR("Bus error (5).%d %lx\n",ret,clk_status_reg);
    1756:	22aa      	movs	r2, #170	; 0xaa
    1758:	0052      	lsls	r2, r2, #1
    175a:	490a      	ldr	r1, [pc, #40]	; (1784 <chip_wake+0xbc>)
    175c:	480a      	ldr	r0, [pc, #40]	; (1788 <chip_wake+0xc0>)
    175e:	4d0b      	ldr	r5, [pc, #44]	; (178c <chip_wake+0xc4>)
    1760:	47a8      	blx	r5
    1762:	9a00      	ldr	r2, [sp, #0]
    1764:	0021      	movs	r1, r4
    1766:	480d      	ldr	r0, [pc, #52]	; (179c <chip_wake+0xd4>)
    1768:	47a8      	blx	r5
    176a:	200d      	movs	r0, #13
    176c:	4b0a      	ldr	r3, [pc, #40]	; (1798 <chip_wake+0xd0>)
    176e:	4798      	blx	r3
			goto _WAKE_EXIT;
    1770:	e7e6      	b.n	1740 <chip_wake+0x78>
	nm_bus_reset();
    1772:	4b0b      	ldr	r3, [pc, #44]	; (17a0 <chip_wake+0xd8>)
    1774:	4798      	blx	r3
    1776:	e7e3      	b.n	1740 <chip_wake+0x78>
    1778:	000019e1 	.word	0x000019e1
    177c:	000019ed 	.word	0x000019ed
    1780:	00000195 	.word	0x00000195
    1784:	00008568 	.word	0x00008568
    1788:	00008028 	.word	0x00008028
    178c:	00006c7d 	.word	0x00006c7d
    1790:	000085b0 	.word	0x000085b0
    1794:	00006d99 	.word	0x00006d99
    1798:	00006cb1 	.word	0x00006cb1
    179c:	00008598 	.word	0x00008598
    17a0:	000019c9 	.word	0x000019c9

000017a4 <wait_for_bootrom>:
	nm_bsp_sleep(50);
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
    17a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    17a6:	0007      	movs	r7, r0
				M2M_RELEASE_VERSION_PATCH_NO);


	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    17a8:	4d2d      	ldr	r5, [pc, #180]	; (1860 <wait_for_bootrom+0xbc>)
    17aa:	4c2e      	ldr	r4, [pc, #184]	; (1864 <wait_for_bootrom+0xc0>)
		if (reg & 0x80000000) {
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    17ac:	4e2e      	ldr	r6, [pc, #184]	; (1868 <wait_for_bootrom+0xc4>)
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    17ae:	0028      	movs	r0, r5
    17b0:	47a0      	blx	r4
		if (reg & 0x80000000) {
    17b2:	2800      	cmp	r0, #0
    17b4:	db02      	blt.n	17bc <wait_for_bootrom+0x18>
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    17b6:	2001      	movs	r0, #1
    17b8:	47b0      	blx	r6
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    17ba:	e7f8      	b.n	17ae <wait_for_bootrom+0xa>
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
    17bc:	482b      	ldr	r0, [pc, #172]	; (186c <wait_for_bootrom+0xc8>)
    17be:	4b29      	ldr	r3, [pc, #164]	; (1864 <wait_for_bootrom+0xc0>)
    17c0:	4798      	blx	r3
	reg &= 0x1;

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
    17c2:	07c3      	lsls	r3, r0, #31
    17c4:	d409      	bmi.n	17da <wait_for_bootrom+0x36>
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
    17c6:	4e28      	ldr	r6, [pc, #160]	; (1868 <wait_for_bootrom+0xc4>)
			reg = nm_read_reg(BOOTROM_REG);
    17c8:	4c29      	ldr	r4, [pc, #164]	; (1870 <wait_for_bootrom+0xcc>)
    17ca:	4d26      	ldr	r5, [pc, #152]	; (1864 <wait_for_bootrom+0xc0>)
			nm_bsp_sleep(1);
    17cc:	2001      	movs	r0, #1
    17ce:	47b0      	blx	r6
			reg = nm_read_reg(BOOTROM_REG);
    17d0:	0020      	movs	r0, r4
    17d2:	47a8      	blx	r5
		while(reg != M2M_FINISH_BOOT_ROM)
    17d4:	4b27      	ldr	r3, [pc, #156]	; (1874 <wait_for_bootrom+0xd0>)
    17d6:	4298      	cmp	r0, r3
    17d8:	d1f8      	bne.n	17cc <wait_for_bootrom+0x28>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
    17da:	2f02      	cmp	r7, #2
    17dc:	d021      	beq.n	1822 <wait_for_bootrom+0x7e>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
    17de:	2f03      	cmp	r7, #3
    17e0:	d029      	beq.n	1836 <wait_for_bootrom+0x92>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, 0);
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
    17e2:	2f04      	cmp	r7, #4
    17e4:	d030      	beq.n	1848 <wait_for_bootrom+0xa4>
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
	} else {
		/*bypass this step*/
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    17e6:	4924      	ldr	r1, [pc, #144]	; (1878 <wait_for_bootrom+0xd4>)
    17e8:	4824      	ldr	r0, [pc, #144]	; (187c <wait_for_bootrom+0xd8>)
    17ea:	4b25      	ldr	r3, [pc, #148]	; (1880 <wait_for_bootrom+0xdc>)
    17ec:	4798      	blx	r3
	uint32 u32GpReg1 = 0;
    17ee:	2400      	movs	r4, #0
	}

	if(REV(nmi_get_chipid()) >= REV_3A0){
    17f0:	4b24      	ldr	r3, [pc, #144]	; (1884 <wait_for_bootrom+0xe0>)
    17f2:	4798      	blx	r3
    17f4:	0500      	lsls	r0, r0, #20
    17f6:	0d00      	lsrs	r0, r0, #20
    17f8:	4b23      	ldr	r3, [pc, #140]	; (1888 <wait_for_bootrom+0xe4>)
    17fa:	4298      	cmp	r0, r3
    17fc:	d82a      	bhi.n	1854 <wait_for_bootrom+0xb0>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
	} else {
		chip_apply_conf(u32GpReg1);
    17fe:	0020      	movs	r0, r4
    1800:	4b22      	ldr	r3, [pc, #136]	; (188c <wait_for_bootrom+0xe8>)
    1802:	4798      	blx	r3
	}
	M2M_INFO("DriverVerInfo: 0x%08lx\n",u32DriverVerInfo);
    1804:	4822      	ldr	r0, [pc, #136]	; (1890 <wait_for_bootrom+0xec>)
    1806:	4c23      	ldr	r4, [pc, #140]	; (1894 <wait_for_bootrom+0xf0>)
    1808:	47a0      	blx	r4
    180a:	491b      	ldr	r1, [pc, #108]	; (1878 <wait_for_bootrom+0xd4>)
    180c:	4822      	ldr	r0, [pc, #136]	; (1898 <wait_for_bootrom+0xf4>)
    180e:	47a0      	blx	r4
    1810:	200d      	movs	r0, #13
    1812:	4b22      	ldr	r3, [pc, #136]	; (189c <wait_for_bootrom+0xf8>)
    1814:	4798      	blx	r3

	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
    1816:	4922      	ldr	r1, [pc, #136]	; (18a0 <wait_for_bootrom+0xfc>)
    1818:	4815      	ldr	r0, [pc, #84]	; (1870 <wait_for_bootrom+0xcc>)
    181a:	4b19      	ldr	r3, [pc, #100]	; (1880 <wait_for_bootrom+0xdc>)
    181c:	4798      	blx	r3
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
}
    181e:	2000      	movs	r0, #0
    1820:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    1822:	4920      	ldr	r1, [pc, #128]	; (18a4 <wait_for_bootrom+0x100>)
    1824:	4820      	ldr	r0, [pc, #128]	; (18a8 <wait_for_bootrom+0x104>)
    1826:	4c16      	ldr	r4, [pc, #88]	; (1880 <wait_for_bootrom+0xdc>)
    1828:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, NBIT20);
    182a:	2180      	movs	r1, #128	; 0x80
    182c:	0349      	lsls	r1, r1, #13
    182e:	4813      	ldr	r0, [pc, #76]	; (187c <wait_for_bootrom+0xd8>)
    1830:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
    1832:	2400      	movs	r4, #0
    1834:	e7dc      	b.n	17f0 <wait_for_bootrom+0x4c>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    1836:	491b      	ldr	r1, [pc, #108]	; (18a4 <wait_for_bootrom+0x100>)
    1838:	481b      	ldr	r0, [pc, #108]	; (18a8 <wait_for_bootrom+0x104>)
    183a:	4c11      	ldr	r4, [pc, #68]	; (1880 <wait_for_bootrom+0xdc>)
    183c:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, 0);
    183e:	2100      	movs	r1, #0
    1840:	480e      	ldr	r0, [pc, #56]	; (187c <wait_for_bootrom+0xd8>)
    1842:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
    1844:	2400      	movs	r4, #0
    1846:	e7d3      	b.n	17f0 <wait_for_bootrom+0x4c>
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    1848:	490b      	ldr	r1, [pc, #44]	; (1878 <wait_for_bootrom+0xd4>)
    184a:	480c      	ldr	r0, [pc, #48]	; (187c <wait_for_bootrom+0xd8>)
    184c:	4b0c      	ldr	r3, [pc, #48]	; (1880 <wait_for_bootrom+0xdc>)
    184e:	4798      	blx	r3
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
    1850:	2480      	movs	r4, #128	; 0x80
    1852:	e7cd      	b.n	17f0 <wait_for_bootrom+0x4c>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
    1854:	2002      	movs	r0, #2
    1856:	4320      	orrs	r0, r4
    1858:	4b0c      	ldr	r3, [pc, #48]	; (188c <wait_for_bootrom+0xe8>)
    185a:	4798      	blx	r3
    185c:	e7d2      	b.n	1804 <wait_for_bootrom+0x60>
    185e:	46c0      	nop			; (mov r8, r8)
    1860:	00001014 	.word	0x00001014
    1864:	000019d5 	.word	0x000019d5
    1868:	00000195 	.word	0x00000195
    186c:	000207bc 	.word	0x000207bc
    1870:	000c000c 	.word	0x000c000c
    1874:	10add09e 	.word	0x10add09e
    1878:	13521352 	.word	0x13521352
    187c:	0000108c 	.word	0x0000108c
    1880:	000019ed 	.word	0x000019ed
    1884:	00001591 	.word	0x00001591
    1888:	0000039f 	.word	0x0000039f
    188c:	000014fd 	.word	0x000014fd
    1890:	00008358 	.word	0x00008358
    1894:	00006c7d 	.word	0x00006c7d
    1898:	000085cc 	.word	0x000085cc
    189c:	00006cb1 	.word	0x00006cb1
    18a0:	ef522f61 	.word	0xef522f61
    18a4:	3c1cd57d 	.word	0x3c1cd57d
    18a8:	000207ac 	.word	0x000207ac

000018ac <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
    18ac:	b570      	push	{r4, r5, r6, lr}
    18ae:	b082      	sub	sp, #8
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32Timeout = TIMEOUT;
	volatile uint32 regAddress = NMI_STATE_REG;
    18b0:	4b15      	ldr	r3, [pc, #84]	; (1908 <wait_for_firmware_start+0x5c>)
    18b2:	9301      	str	r3, [sp, #4]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
    18b4:	4b15      	ldr	r3, [pc, #84]	; (190c <wait_for_firmware_start+0x60>)
    18b6:	9300      	str	r3, [sp, #0]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
    18b8:	3802      	subs	r0, #2
    18ba:	2801      	cmp	r0, #1
    18bc:	d911      	bls.n	18e2 <wait_for_firmware_start+0x36>
{
    18be:	2401      	movs	r4, #1
    18c0:	4264      	negs	r4, r4
    18c2:	2000      	movs	r0, #0
	}
	
	
	while (checkValue != reg)
	{
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    18c4:	4e12      	ldr	r6, [pc, #72]	; (1910 <wait_for_firmware_start+0x64>)
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
    18c6:	4d13      	ldr	r5, [pc, #76]	; (1914 <wait_for_firmware_start+0x68>)
	while (checkValue != reg)
    18c8:	9b00      	ldr	r3, [sp, #0]
    18ca:	4298      	cmp	r0, r3
    18cc:	d00e      	beq.n	18ec <wait_for_firmware_start+0x40>
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    18ce:	2002      	movs	r0, #2
    18d0:	47b0      	blx	r6
		reg = nm_read_reg(regAddress);
    18d2:	9801      	ldr	r0, [sp, #4]
    18d4:	47a8      	blx	r5
    18d6:	3c01      	subs	r4, #1
		if(++cnt >= u32Timeout)
    18d8:	2c00      	cmp	r4, #0
    18da:	d1f5      	bne.n	18c8 <wait_for_firmware_start+0x1c>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
    18dc:	2005      	movs	r0, #5
    18de:	4240      	negs	r0, r0
    18e0:	e009      	b.n	18f6 <wait_for_firmware_start+0x4a>
		regAddress = NMI_REV_REG;
    18e2:	4b0d      	ldr	r3, [pc, #52]	; (1918 <wait_for_firmware_start+0x6c>)
    18e4:	9301      	str	r3, [sp, #4]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
    18e6:	4b0d      	ldr	r3, [pc, #52]	; (191c <wait_for_firmware_start+0x70>)
    18e8:	9300      	str	r3, [sp, #0]
    18ea:	e7e8      	b.n	18be <wait_for_firmware_start+0x12>
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
    18ec:	9a00      	ldr	r2, [sp, #0]
    18ee:	4b07      	ldr	r3, [pc, #28]	; (190c <wait_for_firmware_start+0x60>)
	sint8 ret = M2M_SUCCESS;
    18f0:	2000      	movs	r0, #0
	if(M2M_FINISH_INIT_STATE == checkValue)
    18f2:	429a      	cmp	r2, r3
    18f4:	d001      	beq.n	18fa <wait_for_firmware_start+0x4e>
	{
		nm_write_reg(NMI_STATE_REG, 0);
	}
ERR:
	return ret;
}
    18f6:	b002      	add	sp, #8
    18f8:	bd70      	pop	{r4, r5, r6, pc}
		nm_write_reg(NMI_STATE_REG, 0);
    18fa:	2100      	movs	r1, #0
    18fc:	4802      	ldr	r0, [pc, #8]	; (1908 <wait_for_firmware_start+0x5c>)
    18fe:	4b08      	ldr	r3, [pc, #32]	; (1920 <wait_for_firmware_start+0x74>)
    1900:	4798      	blx	r3
	sint8 ret = M2M_SUCCESS;
    1902:	2000      	movs	r0, #0
    1904:	e7f7      	b.n	18f6 <wait_for_firmware_start+0x4a>
    1906:	46c0      	nop			; (mov r8, r8)
    1908:	0000108c 	.word	0x0000108c
    190c:	02532636 	.word	0x02532636
    1910:	00000195 	.word	0x00000195
    1914:	000019d5 	.word	0x000019d5
    1918:	000207ac 	.word	0x000207ac
    191c:	d75dc1c3 	.word	0xd75dc1c3
    1920:	000019ed 	.word	0x000019ed

00001924 <chip_deinit>:

sint8 chip_deinit(void)
{
    1924:	b510      	push	{r4, lr}
    1926:	b082      	sub	sp, #8
	uint32 reg = 0;
    1928:	2300      	movs	r3, #0
    192a:	9301      	str	r3, [sp, #4]
	sint8 ret;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    192c:	a901      	add	r1, sp, #4
    192e:	20a0      	movs	r0, #160	; 0xa0
    1930:	0140      	lsls	r0, r0, #5
    1932:	4b14      	ldr	r3, [pc, #80]	; (1984 <chip_deinit+0x60>)
    1934:	4798      	blx	r3
    1936:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    1938:	d115      	bne.n	1966 <chip_deinit+0x42>
		M2M_ERR("failed to de-initialize\n");
		goto ERR1;
	}
	reg &= ~(1 << 10);
    193a:	4913      	ldr	r1, [pc, #76]	; (1988 <chip_deinit+0x64>)
    193c:	9b01      	ldr	r3, [sp, #4]
    193e:	4019      	ands	r1, r3
    1940:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
    1942:	20a0      	movs	r0, #160	; 0xa0
    1944:	0140      	lsls	r0, r0, #5
    1946:	4b11      	ldr	r3, [pc, #68]	; (198c <chip_deinit+0x68>)
    1948:	4798      	blx	r3
    194a:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    194c:	d016      	beq.n	197c <chip_deinit+0x58>
		M2M_ERR("failed to de-initialize\n");
    194e:	4a10      	ldr	r2, [pc, #64]	; (1990 <chip_deinit+0x6c>)
    1950:	4910      	ldr	r1, [pc, #64]	; (1994 <chip_deinit+0x70>)
    1952:	4811      	ldr	r0, [pc, #68]	; (1998 <chip_deinit+0x74>)
    1954:	4b11      	ldr	r3, [pc, #68]	; (199c <chip_deinit+0x78>)
    1956:	4798      	blx	r3
    1958:	4811      	ldr	r0, [pc, #68]	; (19a0 <chip_deinit+0x7c>)
    195a:	4b12      	ldr	r3, [pc, #72]	; (19a4 <chip_deinit+0x80>)
    195c:	4798      	blx	r3
    195e:	200d      	movs	r0, #13
    1960:	4b11      	ldr	r3, [pc, #68]	; (19a8 <chip_deinit+0x84>)
    1962:	4798      	blx	r3
		goto ERR1;
    1964:	e00a      	b.n	197c <chip_deinit+0x58>
		M2M_ERR("failed to de-initialize\n");
    1966:	4a11      	ldr	r2, [pc, #68]	; (19ac <chip_deinit+0x88>)
    1968:	490a      	ldr	r1, [pc, #40]	; (1994 <chip_deinit+0x70>)
    196a:	480b      	ldr	r0, [pc, #44]	; (1998 <chip_deinit+0x74>)
    196c:	4b0b      	ldr	r3, [pc, #44]	; (199c <chip_deinit+0x78>)
    196e:	4798      	blx	r3
    1970:	480b      	ldr	r0, [pc, #44]	; (19a0 <chip_deinit+0x7c>)
    1972:	4b0c      	ldr	r3, [pc, #48]	; (19a4 <chip_deinit+0x80>)
    1974:	4798      	blx	r3
    1976:	200d      	movs	r0, #13
    1978:	4b0b      	ldr	r3, [pc, #44]	; (19a8 <chip_deinit+0x84>)
    197a:	4798      	blx	r3
	}

ERR1:
	return ret;
}
    197c:	0020      	movs	r0, r4
    197e:	b002      	add	sp, #8
    1980:	bd10      	pop	{r4, pc}
    1982:	46c0      	nop			; (mov r8, r8)
    1984:	000019e1 	.word	0x000019e1
    1988:	fffffbff 	.word	0xfffffbff
    198c:	000019ed 	.word	0x000019ed
    1990:	0000020b 	.word	0x0000020b
    1994:	00008574 	.word	0x00008574
    1998:	00008028 	.word	0x00008028
    199c:	00006c7d 	.word	0x00006c7d
    19a0:	00008580 	.word	0x00008580
    19a4:	00006d99 	.word	0x00006d99
    19a8:	00006cb1 	.word	0x00006cb1
    19ac:	00000205 	.word	0x00000205

000019b0 <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
    19b0:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_init(pvInitVal);
    19b2:	4b01      	ldr	r3, [pc, #4]	; (19b8 <nm_bus_iface_init+0x8>)
    19b4:	4798      	blx	r3
	return ret;
}
    19b6:	bd10      	pop	{r4, pc}
    19b8:	000002c9 	.word	0x000002c9

000019bc <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
    19bc:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_deinit();
    19be:	4b01      	ldr	r3, [pc, #4]	; (19c4 <nm_bus_iface_deinit+0x8>)
    19c0:	4798      	blx	r3

	return ret;
}
    19c2:	bd10      	pop	{r4, pc}
    19c4:	00000519 	.word	0x00000519

000019c8 <nm_bus_reset>:
*	@brief	reset bus interface
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@version	1.0
*/
sint8 nm_bus_reset(void)
{
    19c8:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
#ifdef CONF_WINC_USE_UART
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_reset();
    19ca:	4b01      	ldr	r3, [pc, #4]	; (19d0 <nm_bus_reset+0x8>)
    19cc:	4798      	blx	r3
#else
#error "Plesae define bus usage"
#endif

	return ret;
}
    19ce:	bd10      	pop	{r4, pc}
    19d0:	00002379 	.word	0x00002379

000019d4 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
    19d4:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
    19d6:	4b01      	ldr	r3, [pc, #4]	; (19dc <nm_read_reg+0x8>)
    19d8:	4798      	blx	r3
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
    19da:	bd10      	pop	{r4, pc}
    19dc:	000023b1 	.word	0x000023b1

000019e0 <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    19e0:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
    19e2:	4b01      	ldr	r3, [pc, #4]	; (19e8 <nm_read_reg_with_ret+0x8>)
    19e4:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
    19e6:	bd10      	pop	{r4, pc}
    19e8:	000023c5 	.word	0x000023c5

000019ec <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
    19ec:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
    19ee:	4b01      	ldr	r3, [pc, #4]	; (19f4 <nm_write_reg+0x8>)
    19f0:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
    19f2:	bd10      	pop	{r4, pc}
    19f4:	000023dd 	.word	0x000023dd

000019f8 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    19f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    19fa:	46d6      	mov	lr, sl
    19fc:	464f      	mov	r7, r9
    19fe:	4646      	mov	r6, r8
    1a00:	b5c0      	push	{r6, r7, lr}
    1a02:	b082      	sub	sp, #8
    1a04:	4680      	mov	r8, r0
    1a06:	4689      	mov	r9, r1
    1a08:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    1a0a:	4b13      	ldr	r3, [pc, #76]	; (1a58 <nm_read_block+0x60>)
    1a0c:	881f      	ldrh	r7, [r3, #0]
    1a0e:	3f08      	subs	r7, #8
    1a10:	b2bb      	uxth	r3, r7
    1a12:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    1a14:	001e      	movs	r6, r3
    1a16:	0004      	movs	r4, r0
    1a18:	429a      	cmp	r2, r3
    1a1a:	d91a      	bls.n	1a52 <nm_read_block+0x5a>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    1a1c:	4b0f      	ldr	r3, [pc, #60]	; (1a5c <nm_read_block+0x64>)
    1a1e:	469a      	mov	sl, r3
    1a20:	1a37      	subs	r7, r6, r0
    1a22:	4643      	mov	r3, r8
    1a24:	1ae1      	subs	r1, r4, r3
    1a26:	4449      	add	r1, r9
    1a28:	9a01      	ldr	r2, [sp, #4]
    1a2a:	0020      	movs	r0, r4
    1a2c:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    1a2e:	2800      	cmp	r0, #0
    1a30:	d109      	bne.n	1a46 <nm_read_block+0x4e>
			u32Sz -= u16MaxTrxSz;
    1a32:	1bad      	subs	r5, r5, r6
    1a34:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    1a36:	19a4      	adds	r4, r4, r6
		if(u32Sz <= u16MaxTrxSz)
    1a38:	42b5      	cmp	r5, r6
    1a3a:	d8f2      	bhi.n	1a22 <nm_read_block+0x2a>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    1a3c:	b2aa      	uxth	r2, r5
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    1a3e:	4449      	add	r1, r9
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    1a40:	0020      	movs	r0, r4
    1a42:	4b06      	ldr	r3, [pc, #24]	; (1a5c <nm_read_block+0x64>)
    1a44:	4798      	blx	r3
		}
	}

	return s8Ret;
}
    1a46:	b002      	add	sp, #8
    1a48:	bc1c      	pop	{r2, r3, r4}
    1a4a:	4690      	mov	r8, r2
    1a4c:	4699      	mov	r9, r3
    1a4e:	46a2      	mov	sl, r4
    1a50:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32 off = 0;
    1a52:	2100      	movs	r1, #0
    1a54:	e7f2      	b.n	1a3c <nm_read_block+0x44>
    1a56:	46c0      	nop			; (mov r8, r8)
    1a58:	20000008 	.word	0x20000008
    1a5c:	00002521 	.word	0x00002521

00001a60 <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    1a60:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a62:	46d6      	mov	lr, sl
    1a64:	464f      	mov	r7, r9
    1a66:	4646      	mov	r6, r8
    1a68:	b5c0      	push	{r6, r7, lr}
    1a6a:	b082      	sub	sp, #8
    1a6c:	4680      	mov	r8, r0
    1a6e:	4689      	mov	r9, r1
    1a70:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    1a72:	4b13      	ldr	r3, [pc, #76]	; (1ac0 <nm_write_block+0x60>)
    1a74:	881f      	ldrh	r7, [r3, #0]
    1a76:	3f08      	subs	r7, #8
    1a78:	b2bb      	uxth	r3, r7
    1a7a:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    1a7c:	001e      	movs	r6, r3
    1a7e:	0004      	movs	r4, r0
    1a80:	429a      	cmp	r2, r3
    1a82:	d91a      	bls.n	1aba <nm_write_block+0x5a>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    1a84:	4b0f      	ldr	r3, [pc, #60]	; (1ac4 <nm_write_block+0x64>)
    1a86:	469a      	mov	sl, r3
    1a88:	1a37      	subs	r7, r6, r0
    1a8a:	4643      	mov	r3, r8
    1a8c:	1ae1      	subs	r1, r4, r3
    1a8e:	4449      	add	r1, r9
    1a90:	9a01      	ldr	r2, [sp, #4]
    1a92:	0020      	movs	r0, r4
    1a94:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    1a96:	2800      	cmp	r0, #0
    1a98:	d109      	bne.n	1aae <nm_write_block+0x4e>
			u32Sz -= u16MaxTrxSz;
    1a9a:	1bad      	subs	r5, r5, r6
    1a9c:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    1a9e:	19a4      	adds	r4, r4, r6
		if(u32Sz <= u16MaxTrxSz)
    1aa0:	42b5      	cmp	r5, r6
    1aa2:	d8f2      	bhi.n	1a8a <nm_write_block+0x2a>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    1aa4:	b2aa      	uxth	r2, r5
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    1aa6:	4449      	add	r1, r9
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    1aa8:	0020      	movs	r0, r4
    1aaa:	4b06      	ldr	r3, [pc, #24]	; (1ac4 <nm_write_block+0x64>)
    1aac:	4798      	blx	r3
		}
	}

	return s8Ret;
}
    1aae:	b002      	add	sp, #8
    1ab0:	bc1c      	pop	{r2, r3, r4}
    1ab2:	4690      	mov	r8, r2
    1ab4:	4699      	mov	r9, r3
    1ab6:	46a2      	mov	sl, r4
    1ab8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32 off = 0;
    1aba:	2100      	movs	r1, #0
    1abc:	e7f2      	b.n	1aa4 <nm_write_block+0x44>
    1abe:	46c0      	nop			; (mov r8, r8)
    1ac0:	20000008 	.word	0x20000008
    1ac4:	0000267d 	.word	0x0000267d

00001ac8 <nm_get_firmware_full_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_full_info(tstrM2mRev* pstrRev)
{
    1ac8:	b570      	push	{r4, r5, r6, lr}
    1aca:	b084      	sub	sp, #16
    1acc:	0004      	movs	r4, r0
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
    1ace:	2300      	movs	r3, #0
    1ad0:	9303      	str	r3, [sp, #12]
	sint8	ret = M2M_SUCCESS;
	tstrGpRegs strgp = {0};
    1ad2:	2208      	movs	r2, #8
    1ad4:	2100      	movs	r1, #0
    1ad6:	a801      	add	r0, sp, #4
    1ad8:	4b2d      	ldr	r3, [pc, #180]	; (1b90 <nm_get_firmware_full_info+0xc8>)
    1ada:	4798      	blx	r3
	if (pstrRev != NULL)
    1adc:	2c00      	cmp	r4, #0
    1ade:	d044      	beq.n	1b6a <nm_get_firmware_full_info+0xa2>
	{
		m2m_memset((uint8*)pstrRev,0,sizeof(tstrM2mRev));
    1ae0:	2228      	movs	r2, #40	; 0x28
    1ae2:	2100      	movs	r1, #0
    1ae4:	0020      	movs	r0, r4
    1ae6:	4b2b      	ldr	r3, [pc, #172]	; (1b94 <nm_get_firmware_full_info+0xcc>)
    1ae8:	4798      	blx	r3
		ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &reg);
    1aea:	a903      	add	r1, sp, #12
    1aec:	482a      	ldr	r0, [pc, #168]	; (1b98 <nm_get_firmware_full_info+0xd0>)
    1aee:	4b2b      	ldr	r3, [pc, #172]	; (1b9c <nm_get_firmware_full_info+0xd4>)
    1af0:	4798      	blx	r3
		if(ret == M2M_SUCCESS)
    1af2:	2800      	cmp	r0, #0
    1af4:	d13a      	bne.n	1b6c <nm_get_firmware_full_info+0xa4>
		{
			if(reg != 0)
    1af6:	9b03      	ldr	r3, [sp, #12]
    1af8:	2b00      	cmp	r3, #0
    1afa:	d039      	beq.n	1b70 <nm_get_firmware_full_info+0xa8>
			{
				ret = nm_read_block(reg|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
    1afc:	20c0      	movs	r0, #192	; 0xc0
    1afe:	0280      	lsls	r0, r0, #10
    1b00:	4318      	orrs	r0, r3
    1b02:	2208      	movs	r2, #8
    1b04:	a901      	add	r1, sp, #4
    1b06:	4b26      	ldr	r3, [pc, #152]	; (1ba0 <nm_get_firmware_full_info+0xd8>)
    1b08:	4798      	blx	r3
				if(ret == M2M_SUCCESS)
    1b0a:	2800      	cmp	r0, #0
    1b0c:	d12e      	bne.n	1b6c <nm_get_firmware_full_info+0xa4>
				{
					reg = strgp.u32Firmware_Ota_rev;
					reg &= 0x0000ffff;
    1b0e:	9b02      	ldr	r3, [sp, #8]
    1b10:	0418      	lsls	r0, r3, #16
    1b12:	0c00      	lsrs	r0, r0, #16
    1b14:	9003      	str	r0, [sp, #12]
					if(reg != 0)
    1b16:	d02e      	beq.n	1b76 <nm_get_firmware_full_info+0xae>
					{
						ret = nm_read_block(reg|0x30000,(uint8*)pstrRev,sizeof(tstrM2mRev));
    1b18:	23c0      	movs	r3, #192	; 0xc0
    1b1a:	029b      	lsls	r3, r3, #10
    1b1c:	4318      	orrs	r0, r3
    1b1e:	2228      	movs	r2, #40	; 0x28
    1b20:	0021      	movs	r1, r4
    1b22:	4b1f      	ldr	r3, [pc, #124]	; (1ba0 <nm_get_firmware_full_info+0xd8>)
    1b24:	4798      	blx	r3
						if(ret == M2M_SUCCESS)
    1b26:	2800      	cmp	r0, #0
    1b28:	d120      	bne.n	1b6c <nm_get_firmware_full_info+0xa4>
						{
							curr_firm_ver   = M2M_MAKE_VERSION(pstrRev->u8FirmwareMajor, pstrRev->u8FirmwareMinor,pstrRev->u8FirmwarePatch);
    1b2a:	7921      	ldrb	r1, [r4, #4]
    1b2c:	0209      	lsls	r1, r1, #8
    1b2e:	79a2      	ldrb	r2, [r4, #6]
    1b30:	230f      	movs	r3, #15
    1b32:	401a      	ands	r2, r3
    1b34:	430a      	orrs	r2, r1
    1b36:	7961      	ldrb	r1, [r4, #5]
    1b38:	0109      	lsls	r1, r1, #4
    1b3a:	25ff      	movs	r5, #255	; 0xff
    1b3c:	4029      	ands	r1, r5
    1b3e:	430a      	orrs	r2, r1
							curr_drv_ver    = M2M_MAKE_VERSION(M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
							min_req_drv_ver = M2M_MAKE_VERSION(pstrRev->u8DriverMajor, pstrRev->u8DriverMinor,pstrRev->u8DriverPatch);
    1b40:	79e1      	ldrb	r1, [r4, #7]
    1b42:	0209      	lsls	r1, r1, #8
    1b44:	7a66      	ldrb	r6, [r4, #9]
    1b46:	4033      	ands	r3, r6
    1b48:	430b      	orrs	r3, r1
    1b4a:	7a21      	ldrb	r1, [r4, #8]
    1b4c:	0109      	lsls	r1, r1, #4
    1b4e:	400d      	ands	r5, r1
    1b50:	432b      	orrs	r3, r5
							if((curr_firm_ver == 0)||(min_req_drv_ver == 0)||(min_req_drv_ver == 0)){
    1b52:	2a00      	cmp	r2, #0
    1b54:	d012      	beq.n	1b7c <nm_get_firmware_full_info+0xb4>
    1b56:	2b00      	cmp	r3, #0
    1b58:	d013      	beq.n	1b82 <nm_get_firmware_full_info+0xba>
								ret = M2M_ERR_FAIL;
								goto EXIT;
							}
							if(curr_drv_ver <  min_req_drv_ver) {
    1b5a:	4912      	ldr	r1, [pc, #72]	; (1ba4 <nm_get_firmware_full_info+0xdc>)
    1b5c:	428b      	cmp	r3, r1
    1b5e:	d813      	bhi.n	1b88 <nm_get_firmware_full_info+0xc0>
								/*The current driver version should be larger or equal 
								than the min driver that the current firmware support  */
								ret = M2M_ERR_FW_VER_MISMATCH;
								goto EXIT;
							}
							if(curr_drv_ver >  curr_firm_ver) {
    1b60:	4b11      	ldr	r3, [pc, #68]	; (1ba8 <nm_get_firmware_full_info+0xe0>)
    1b62:	429a      	cmp	r2, r3
    1b64:	d802      	bhi.n	1b6c <nm_get_firmware_full_info+0xa4>
								/*The current driver should be equal or less than the firmware version*/
								ret = M2M_ERR_FW_VER_MISMATCH;
    1b66:	380d      	subs	r0, #13
    1b68:	e000      	b.n	1b6c <nm_get_firmware_full_info+0xa4>
	sint8	ret = M2M_SUCCESS;
    1b6a:	2000      	movs	r0, #0
			}
		}
	}
EXIT:
	return ret;
}
    1b6c:	b004      	add	sp, #16
    1b6e:	bd70      	pop	{r4, r5, r6, pc}
				ret = M2M_ERR_FAIL;
    1b70:	200c      	movs	r0, #12
    1b72:	4240      	negs	r0, r0
    1b74:	e7fa      	b.n	1b6c <nm_get_firmware_full_info+0xa4>
						ret = M2M_ERR_FAIL;
    1b76:	200c      	movs	r0, #12
    1b78:	4240      	negs	r0, r0
    1b7a:	e7f7      	b.n	1b6c <nm_get_firmware_full_info+0xa4>
								ret = M2M_ERR_FAIL;
    1b7c:	200c      	movs	r0, #12
    1b7e:	4240      	negs	r0, r0
    1b80:	e7f4      	b.n	1b6c <nm_get_firmware_full_info+0xa4>
    1b82:	200c      	movs	r0, #12
    1b84:	4240      	negs	r0, r0
    1b86:	e7f1      	b.n	1b6c <nm_get_firmware_full_info+0xa4>
								ret = M2M_ERR_FW_VER_MISMATCH;
    1b88:	200d      	movs	r0, #13
    1b8a:	4240      	negs	r0, r0
    1b8c:	e7ee      	b.n	1b6c <nm_get_firmware_full_info+0xa4>
    1b8e:	46c0      	nop			; (mov r8, r8)
    1b90:	00006b1b 	.word	0x00006b1b
    1b94:	00000599 	.word	0x00000599
    1b98:	000c0008 	.word	0x000c0008
    1b9c:	000019e1 	.word	0x000019e1
    1ba0:	000019f9 	.word	0x000019f9
    1ba4:	00001352 	.word	0x00001352
    1ba8:	00001351 	.word	0x00001351

00001bac <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
    1bac:	b570      	push	{r4, r5, r6, lr}
	sint8 ret = M2M_SUCCESS;
	uint8 u8Mode;
	
	if(NULL != arg) {
    1bae:	2800      	cmp	r0, #0
    1bb0:	d037      	beq.n	1c22 <nm_drv_init+0x76>
		u8Mode = *((uint8 *)arg);
    1bb2:	7805      	ldrb	r5, [r0, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
    1bb4:	1e6b      	subs	r3, r5, #1
    1bb6:	2b03      	cmp	r3, #3
    1bb8:	d900      	bls.n	1bbc <nm_drv_init+0x10>
			u8Mode = M2M_WIFI_MODE_NORMAL;
    1bba:	2501      	movs	r5, #1
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
	}
	
	ret = nm_bus_iface_init(NULL);
    1bbc:	2000      	movs	r0, #0
    1bbe:	4b20      	ldr	r3, [pc, #128]	; (1c40 <nm_drv_init+0x94>)
    1bc0:	4798      	blx	r3
    1bc2:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1bc4:	d12f      	bne.n	1c26 <nm_drv_init+0x7a>
	ret = chip_reset();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
    1bc6:	481f      	ldr	r0, [pc, #124]	; (1c44 <nm_drv_init+0x98>)
    1bc8:	4c1f      	ldr	r4, [pc, #124]	; (1c48 <nm_drv_init+0x9c>)
    1bca:	47a0      	blx	r4
    1bcc:	4b1f      	ldr	r3, [pc, #124]	; (1c4c <nm_drv_init+0xa0>)
    1bce:	4798      	blx	r3
    1bd0:	0001      	movs	r1, r0
    1bd2:	481f      	ldr	r0, [pc, #124]	; (1c50 <nm_drv_init+0xa4>)
    1bd4:	47a0      	blx	r4
    1bd6:	200d      	movs	r0, #13
    1bd8:	4b1e      	ldr	r3, [pc, #120]	; (1c54 <nm_drv_init+0xa8>)
    1bda:	4798      	blx	r3
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
    1bdc:	4b1e      	ldr	r3, [pc, #120]	; (1c58 <nm_drv_init+0xac>)
    1bde:	4798      	blx	r3
#endif
	ret = wait_for_bootrom(u8Mode);
    1be0:	0028      	movs	r0, r5
    1be2:	4b1e      	ldr	r3, [pc, #120]	; (1c5c <nm_drv_init+0xb0>)
    1be4:	4798      	blx	r3
    1be6:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1be8:	d117      	bne.n	1c1a <nm_drv_init+0x6e>
		goto ERR2;
	}
		
	ret = wait_for_firmware_start(u8Mode);
    1bea:	0028      	movs	r0, r5
    1bec:	4b1c      	ldr	r3, [pc, #112]	; (1c60 <nm_drv_init+0xb4>)
    1bee:	4798      	blx	r3
    1bf0:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1bf2:	d112      	bne.n	1c1a <nm_drv_init+0x6e>
		goto ERR2;
	}
	
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
    1bf4:	3d02      	subs	r5, #2
    1bf6:	2d01      	cmp	r5, #1
    1bf8:	d911      	bls.n	1c1e <nm_drv_init+0x72>
		goto ERR1;
	} else {
		/*continue running*/
	}
	
	ret = enable_interrupts();
    1bfa:	4b1a      	ldr	r3, [pc, #104]	; (1c64 <nm_drv_init+0xb8>)
    1bfc:	4798      	blx	r3
    1bfe:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c00:	d00d      	beq.n	1c1e <nm_drv_init+0x72>
		M2M_ERR("failed to enable interrupts..\n");
    1c02:	2256      	movs	r2, #86	; 0x56
    1c04:	32ff      	adds	r2, #255	; 0xff
    1c06:	4918      	ldr	r1, [pc, #96]	; (1c68 <nm_drv_init+0xbc>)
    1c08:	4818      	ldr	r0, [pc, #96]	; (1c6c <nm_drv_init+0xc0>)
    1c0a:	4b0f      	ldr	r3, [pc, #60]	; (1c48 <nm_drv_init+0x9c>)
    1c0c:	4798      	blx	r3
    1c0e:	4818      	ldr	r0, [pc, #96]	; (1c70 <nm_drv_init+0xc4>)
    1c10:	4b18      	ldr	r3, [pc, #96]	; (1c74 <nm_drv_init+0xc8>)
    1c12:	4798      	blx	r3
    1c14:	200d      	movs	r0, #13
    1c16:	4b0f      	ldr	r3, [pc, #60]	; (1c54 <nm_drv_init+0xa8>)
    1c18:	4798      	blx	r3
		goto ERR2;
	}
	return ret;
ERR2:
	nm_bus_iface_deinit();
    1c1a:	4b17      	ldr	r3, [pc, #92]	; (1c78 <nm_drv_init+0xcc>)
    1c1c:	4798      	blx	r3
ERR1:
	return ret;
}
    1c1e:	0020      	movs	r0, r4
    1c20:	bd70      	pop	{r4, r5, r6, pc}
		u8Mode = M2M_WIFI_MODE_NORMAL;
    1c22:	2501      	movs	r5, #1
    1c24:	e7ca      	b.n	1bbc <nm_drv_init+0x10>
		M2M_ERR("[nmi start]: fail init bus\n");
    1c26:	2228      	movs	r2, #40	; 0x28
    1c28:	32ff      	adds	r2, #255	; 0xff
    1c2a:	490f      	ldr	r1, [pc, #60]	; (1c68 <nm_drv_init+0xbc>)
    1c2c:	480f      	ldr	r0, [pc, #60]	; (1c6c <nm_drv_init+0xc0>)
    1c2e:	4b06      	ldr	r3, [pc, #24]	; (1c48 <nm_drv_init+0x9c>)
    1c30:	4798      	blx	r3
    1c32:	4812      	ldr	r0, [pc, #72]	; (1c7c <nm_drv_init+0xd0>)
    1c34:	4b0f      	ldr	r3, [pc, #60]	; (1c74 <nm_drv_init+0xc8>)
    1c36:	4798      	blx	r3
    1c38:	200d      	movs	r0, #13
    1c3a:	4b06      	ldr	r3, [pc, #24]	; (1c54 <nm_drv_init+0xa8>)
    1c3c:	4798      	blx	r3
		goto ERR1;
    1c3e:	e7ee      	b.n	1c1e <nm_drv_init+0x72>
    1c40:	000019b1 	.word	0x000019b1
    1c44:	00008358 	.word	0x00008358
    1c48:	00006c7d 	.word	0x00006c7d
    1c4c:	00001591 	.word	0x00001591
    1c50:	0000869c 	.word	0x0000869c
    1c54:	00006cb1 	.word	0x00006cb1
    1c58:	000023f5 	.word	0x000023f5
    1c5c:	000017a5 	.word	0x000017a5
    1c60:	000018ad 	.word	0x000018ad
    1c64:	00001535 	.word	0x00001535
    1c68:	000085e4 	.word	0x000085e4
    1c6c:	00008028 	.word	0x00008028
    1c70:	00008660 	.word	0x00008660
    1c74:	00006d99 	.word	0x00006d99
    1c78:	000019bd 	.word	0x000019bd
    1c7c:	00008680 	.word	0x00008680

00001c80 <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
    1c80:	b510      	push	{r4, lr}
	sint8 ret;

	ret = chip_deinit();
    1c82:	4b1c      	ldr	r3, [pc, #112]	; (1cf4 <nm_drv_deinit+0x74>)
    1c84:	4798      	blx	r3
    1c86:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c88:	d10b      	bne.n	1ca2 <nm_drv_deinit+0x22>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
		goto ERR1;
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
    1c8a:	2000      	movs	r0, #0
    1c8c:	4b1a      	ldr	r3, [pc, #104]	; (1cf8 <nm_drv_deinit+0x78>)
    1c8e:	4798      	blx	r3
    1c90:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c92:	d114      	bne.n	1cbe <nm_drv_deinit+0x3e>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
		goto ERR1;
	}

	ret = nm_bus_iface_deinit();
    1c94:	4b19      	ldr	r3, [pc, #100]	; (1cfc <nm_drv_deinit+0x7c>)
    1c96:	4798      	blx	r3
    1c98:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c9a:	d11d      	bne.n	1cd8 <nm_drv_deinit+0x58>
		M2M_ERR("[nmi stop]: fail init bus\n");
		goto ERR1;
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
    1c9c:	4b18      	ldr	r3, [pc, #96]	; (1d00 <nm_drv_deinit+0x80>)
    1c9e:	4798      	blx	r3
    1ca0:	e00b      	b.n	1cba <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
    1ca2:	22b6      	movs	r2, #182	; 0xb6
    1ca4:	0052      	lsls	r2, r2, #1
    1ca6:	4917      	ldr	r1, [pc, #92]	; (1d04 <nm_drv_deinit+0x84>)
    1ca8:	4817      	ldr	r0, [pc, #92]	; (1d08 <nm_drv_deinit+0x88>)
    1caa:	4b18      	ldr	r3, [pc, #96]	; (1d0c <nm_drv_deinit+0x8c>)
    1cac:	4798      	blx	r3
    1cae:	4818      	ldr	r0, [pc, #96]	; (1d10 <nm_drv_deinit+0x90>)
    1cb0:	4b18      	ldr	r3, [pc, #96]	; (1d14 <nm_drv_deinit+0x94>)
    1cb2:	4798      	blx	r3
    1cb4:	200d      	movs	r0, #13
    1cb6:	4b18      	ldr	r3, [pc, #96]	; (1d18 <nm_drv_deinit+0x98>)
    1cb8:	4798      	blx	r3
#endif

ERR1:
	return ret;
}
    1cba:	0020      	movs	r0, r4
    1cbc:	bd10      	pop	{r4, pc}
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
    1cbe:	2274      	movs	r2, #116	; 0x74
    1cc0:	32ff      	adds	r2, #255	; 0xff
    1cc2:	4910      	ldr	r1, [pc, #64]	; (1d04 <nm_drv_deinit+0x84>)
    1cc4:	4810      	ldr	r0, [pc, #64]	; (1d08 <nm_drv_deinit+0x88>)
    1cc6:	4b11      	ldr	r3, [pc, #68]	; (1d0c <nm_drv_deinit+0x8c>)
    1cc8:	4798      	blx	r3
    1cca:	4814      	ldr	r0, [pc, #80]	; (1d1c <nm_drv_deinit+0x9c>)
    1ccc:	4b11      	ldr	r3, [pc, #68]	; (1d14 <nm_drv_deinit+0x94>)
    1cce:	4798      	blx	r3
    1cd0:	200d      	movs	r0, #13
    1cd2:	4b11      	ldr	r3, [pc, #68]	; (1d18 <nm_drv_deinit+0x98>)
    1cd4:	4798      	blx	r3
		goto ERR1;
    1cd6:	e7f0      	b.n	1cba <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: fail init bus\n");
    1cd8:	227a      	movs	r2, #122	; 0x7a
    1cda:	32ff      	adds	r2, #255	; 0xff
    1cdc:	4909      	ldr	r1, [pc, #36]	; (1d04 <nm_drv_deinit+0x84>)
    1cde:	480a      	ldr	r0, [pc, #40]	; (1d08 <nm_drv_deinit+0x88>)
    1ce0:	4b0a      	ldr	r3, [pc, #40]	; (1d0c <nm_drv_deinit+0x8c>)
    1ce2:	4798      	blx	r3
    1ce4:	480e      	ldr	r0, [pc, #56]	; (1d20 <nm_drv_deinit+0xa0>)
    1ce6:	4b0b      	ldr	r3, [pc, #44]	; (1d14 <nm_drv_deinit+0x94>)
    1ce8:	4798      	blx	r3
    1cea:	200d      	movs	r0, #13
    1cec:	4b0a      	ldr	r3, [pc, #40]	; (1d18 <nm_drv_deinit+0x98>)
    1cee:	4798      	blx	r3
		goto ERR1;
    1cf0:	e7e3      	b.n	1cba <nm_drv_deinit+0x3a>
    1cf2:	46c0      	nop			; (mov r8, r8)
    1cf4:	00001925 	.word	0x00001925
    1cf8:	00003215 	.word	0x00003215
    1cfc:	000019bd 	.word	0x000019bd
    1d00:	000023a1 	.word	0x000023a1
    1d04:	000085f0 	.word	0x000085f0
    1d08:	00008028 	.word	0x00008028
    1d0c:	00006c7d 	.word	0x00006c7d
    1d10:	00008600 	.word	0x00008600
    1d14:	00006d99 	.word	0x00006d99
    1d18:	00006cb1 	.word	0x00006cb1
    1d1c:	00008620 	.word	0x00008620
    1d20:	00008644 	.word	0x00008644

00001d24 <nmi_spi_write>:
	spi.u16Sz = sz;
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
}

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
    1d24:	b500      	push	{lr}
    1d26:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
    1d28:	ab01      	add	r3, sp, #4
    1d2a:	9001      	str	r0, [sp, #4]
	spi.pu8OutBuf = NULL;
    1d2c:	2200      	movs	r2, #0
    1d2e:	9202      	str	r2, [sp, #8]
	spi.u16Sz = sz;
    1d30:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    1d32:	0019      	movs	r1, r3
    1d34:	2003      	movs	r0, #3
    1d36:	4b02      	ldr	r3, [pc, #8]	; (1d40 <nmi_spi_write+0x1c>)
    1d38:	4798      	blx	r3
}
    1d3a:	b005      	add	sp, #20
    1d3c:	bd00      	pop	{pc}
    1d3e:	46c0      	nop			; (mov r8, r8)
    1d40:	000003cd 	.word	0x000003cd

00001d44 <spi_cmd>:
#define DATA_PKT_SZ_4K			(4 * 1024)
#define DATA_PKT_SZ_8K			(8 * 1024)
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
    1d44:	b570      	push	{r4, r5, r6, lr}
    1d46:	b084      	sub	sp, #16
    1d48:	ac08      	add	r4, sp, #32
    1d4a:	7825      	ldrb	r5, [r4, #0]
	uint8 bc[9];
	uint8 len = 5;
	sint8 result = N_OK;

	bc[0] = cmd;
    1d4c:	ac01      	add	r4, sp, #4
    1d4e:	7020      	strb	r0, [r4, #0]
	switch (cmd) {
    1d50:	303f      	adds	r0, #63	; 0x3f
    1d52:	b2c4      	uxtb	r4, r0
    1d54:	2c0e      	cmp	r4, #14
    1d56:	d900      	bls.n	1d5a <spi_cmd+0x16>
    1d58:	e084      	b.n	1e64 <spi_cmd+0x120>
    1d5a:	00a0      	lsls	r0, r4, #2
    1d5c:	4c4f      	ldr	r4, [pc, #316]	; (1e9c <spi_cmd+0x158>)
    1d5e:	5820      	ldr	r0, [r4, r0]
    1d60:	4687      	mov	pc, r0
	case CMD_SINGLE_READ:				/* single word (4 bytes) read */
		bc[1] = (uint8)(adr >> 16);
    1d62:	ab01      	add	r3, sp, #4
    1d64:	0c0a      	lsrs	r2, r1, #16
    1d66:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    1d68:	0a0a      	lsrs	r2, r1, #8
    1d6a:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    1d6c:	70d9      	strb	r1, [r3, #3]
		len = 5;
    1d6e:	2105      	movs	r1, #5
		result = N_FAIL;
		break;
	}

	if (result) {
		if (!gu8Crc_off)
    1d70:	4b4b      	ldr	r3, [pc, #300]	; (1ea0 <spi_cmd+0x15c>)
    1d72:	781b      	ldrb	r3, [r3, #0]
    1d74:	2b00      	cmp	r3, #0
    1d76:	d077      	beq.n	1e68 <spi_cmd+0x124>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
		else
			len-=1;
    1d78:	3901      	subs	r1, #1
    1d7a:	b2c9      	uxtb	r1, r1
    1d7c:	e083      	b.n	1e86 <spi_cmd+0x142>
		bc[1] = (uint8)(adr >> 8);
    1d7e:	0a0b      	lsrs	r3, r1, #8
    1d80:	b2db      	uxtb	r3, r3
		if(clockless)  bc[1] |= (1 << 7);
    1d82:	2d00      	cmp	r5, #0
    1d84:	d107      	bne.n	1d96 <spi_cmd+0x52>
		bc[1] = (uint8)(adr >> 8);
    1d86:	aa01      	add	r2, sp, #4
    1d88:	7053      	strb	r3, [r2, #1]
		bc[2] = (uint8)adr;
    1d8a:	ab01      	add	r3, sp, #4
    1d8c:	7099      	strb	r1, [r3, #2]
		bc[3] = 0x00;
    1d8e:	2200      	movs	r2, #0
    1d90:	70da      	strb	r2, [r3, #3]
		len = 5;
    1d92:	2105      	movs	r1, #5
		break;
    1d94:	e7ec      	b.n	1d70 <spi_cmd+0x2c>
		if(clockless)  bc[1] |= (1 << 7);
    1d96:	2280      	movs	r2, #128	; 0x80
    1d98:	4252      	negs	r2, r2
    1d9a:	4313      	orrs	r3, r2
    1d9c:	aa01      	add	r2, sp, #4
    1d9e:	7053      	strb	r3, [r2, #1]
    1da0:	e7f3      	b.n	1d8a <spi_cmd+0x46>
		bc[1] = 0x00;
    1da2:	ab01      	add	r3, sp, #4
    1da4:	2200      	movs	r2, #0
    1da6:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    1da8:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    1daa:	70da      	strb	r2, [r3, #3]
		len = 5;
    1dac:	2105      	movs	r1, #5
		break;
    1dae:	e7df      	b.n	1d70 <spi_cmd+0x2c>
		bc[1] = 0x00;
    1db0:	ab01      	add	r3, sp, #4
    1db2:	2200      	movs	r2, #0
    1db4:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    1db6:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    1db8:	70da      	strb	r2, [r3, #3]
		len = 5;
    1dba:	2105      	movs	r1, #5
		break;
    1dbc:	e7d8      	b.n	1d70 <spi_cmd+0x2c>
		bc[1] = 0xff;
    1dbe:	ab01      	add	r3, sp, #4
    1dc0:	22ff      	movs	r2, #255	; 0xff
    1dc2:	705a      	strb	r2, [r3, #1]
		bc[2] = 0xff;
    1dc4:	709a      	strb	r2, [r3, #2]
		bc[3] = 0xff;
    1dc6:	70da      	strb	r2, [r3, #3]
		len = 5;
    1dc8:	2105      	movs	r1, #5
		break;
    1dca:	e7d1      	b.n	1d70 <spi_cmd+0x2c>
		bc[1] = (uint8)(adr >> 16);
    1dcc:	aa01      	add	r2, sp, #4
    1dce:	0c08      	lsrs	r0, r1, #16
    1dd0:	7050      	strb	r0, [r2, #1]
		bc[2] = (uint8)(adr >> 8);
    1dd2:	0a08      	lsrs	r0, r1, #8
    1dd4:	7090      	strb	r0, [r2, #2]
		bc[3] = (uint8)adr;
    1dd6:	70d1      	strb	r1, [r2, #3]
		bc[4] = (uint8)(sz >> 8);
    1dd8:	0a19      	lsrs	r1, r3, #8
    1dda:	7111      	strb	r1, [r2, #4]
		bc[5] = (uint8)(sz);
    1ddc:	7153      	strb	r3, [r2, #5]
		len = 7;
    1dde:	2107      	movs	r1, #7
		break;
    1de0:	e7c6      	b.n	1d70 <spi_cmd+0x2c>
		bc[1] = (uint8)(adr >> 16);
    1de2:	aa01      	add	r2, sp, #4
    1de4:	0c08      	lsrs	r0, r1, #16
    1de6:	7050      	strb	r0, [r2, #1]
		bc[2] = (uint8)(adr >> 8);
    1de8:	0a08      	lsrs	r0, r1, #8
    1dea:	7090      	strb	r0, [r2, #2]
		bc[3] = (uint8)adr;
    1dec:	70d1      	strb	r1, [r2, #3]
		bc[4] = (uint8)(sz >> 16);
    1dee:	0c19      	lsrs	r1, r3, #16
    1df0:	7111      	strb	r1, [r2, #4]
		bc[5] = (uint8)(sz >> 8);
    1df2:	0a19      	lsrs	r1, r3, #8
    1df4:	7151      	strb	r1, [r2, #5]
		bc[6] = (uint8)(sz);
    1df6:	7193      	strb	r3, [r2, #6]
		len = 8;
    1df8:	2108      	movs	r1, #8
		break;
    1dfa:	e7b9      	b.n	1d70 <spi_cmd+0x2c>
		bc[1] = (uint8)(adr >> 8);
    1dfc:	0a0b      	lsrs	r3, r1, #8
    1dfe:	b2db      	uxtb	r3, r3
		if(clockless)  bc[1] |= (1 << 7);
    1e00:	2d00      	cmp	r5, #0
    1e02:	d10c      	bne.n	1e1e <spi_cmd+0xda>
		bc[1] = (uint8)(adr >> 8);
    1e04:	a801      	add	r0, sp, #4
    1e06:	7043      	strb	r3, [r0, #1]
		bc[2] = (uint8)(adr);
    1e08:	ab01      	add	r3, sp, #4
    1e0a:	7099      	strb	r1, [r3, #2]
		bc[3] = (uint8)(u32data >> 24);
    1e0c:	0e11      	lsrs	r1, r2, #24
    1e0e:	70d9      	strb	r1, [r3, #3]
		bc[4] = (uint8)(u32data >> 16);
    1e10:	0c11      	lsrs	r1, r2, #16
    1e12:	7119      	strb	r1, [r3, #4]
		bc[5] = (uint8)(u32data >> 8);
    1e14:	0a11      	lsrs	r1, r2, #8
    1e16:	7159      	strb	r1, [r3, #5]
		bc[6] = (uint8)(u32data);
    1e18:	719a      	strb	r2, [r3, #6]
		len = 8;
    1e1a:	2108      	movs	r1, #8
		break;
    1e1c:	e7a8      	b.n	1d70 <spi_cmd+0x2c>
		if(clockless)  bc[1] |= (1 << 7);
    1e1e:	2080      	movs	r0, #128	; 0x80
    1e20:	4240      	negs	r0, r0
    1e22:	4303      	orrs	r3, r0
    1e24:	a801      	add	r0, sp, #4
    1e26:	7043      	strb	r3, [r0, #1]
    1e28:	e7ee      	b.n	1e08 <spi_cmd+0xc4>
		bc[1] = (uint8)(adr >> 16);
    1e2a:	ab01      	add	r3, sp, #4
    1e2c:	0c08      	lsrs	r0, r1, #16
    1e2e:	7058      	strb	r0, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    1e30:	0a08      	lsrs	r0, r1, #8
    1e32:	7098      	strb	r0, [r3, #2]
		bc[3] = (uint8)(adr);
    1e34:	70d9      	strb	r1, [r3, #3]
		bc[4] = (uint8)(u32data >> 24);
    1e36:	0e11      	lsrs	r1, r2, #24
    1e38:	7119      	strb	r1, [r3, #4]
		bc[5] = (uint8)(u32data >> 16);
    1e3a:	0c11      	lsrs	r1, r2, #16
    1e3c:	7159      	strb	r1, [r3, #5]
		bc[6] = (uint8)(u32data >> 8);
    1e3e:	0a11      	lsrs	r1, r2, #8
    1e40:	7199      	strb	r1, [r3, #6]
		bc[7] = (uint8)(u32data);
    1e42:	71da      	strb	r2, [r3, #7]
		len = 9;
    1e44:	2109      	movs	r1, #9
		break;
    1e46:	e793      	b.n	1d70 <spi_cmd+0x2c>

		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
    1e48:	2228      	movs	r2, #40	; 0x28
    1e4a:	32ff      	adds	r2, #255	; 0xff
    1e4c:	4915      	ldr	r1, [pc, #84]	; (1ea4 <spi_cmd+0x160>)
    1e4e:	4816      	ldr	r0, [pc, #88]	; (1ea8 <spi_cmd+0x164>)
    1e50:	4b16      	ldr	r3, [pc, #88]	; (1eac <spi_cmd+0x168>)
    1e52:	4798      	blx	r3
    1e54:	4816      	ldr	r0, [pc, #88]	; (1eb0 <spi_cmd+0x16c>)
    1e56:	4b17      	ldr	r3, [pc, #92]	; (1eb4 <spi_cmd+0x170>)
    1e58:	4798      	blx	r3
    1e5a:	200d      	movs	r0, #13
    1e5c:	4b16      	ldr	r3, [pc, #88]	; (1eb8 <spi_cmd+0x174>)
    1e5e:	4798      	blx	r3
			result = N_FAIL;
    1e60:	2300      	movs	r3, #0
    1e62:	e017      	b.n	1e94 <spi_cmd+0x150>
	switch (cmd) {
    1e64:	2300      	movs	r3, #0
    1e66:	e015      	b.n	1e94 <spi_cmd+0x150>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    1e68:	1e4e      	subs	r6, r1, #1
    1e6a:	aa01      	add	r2, sp, #4
    1e6c:	1995      	adds	r5, r2, r6
    1e6e:	237f      	movs	r3, #127	; 0x7f
	return crc7_syndrome_table[(crc << 1) ^ data];
    1e70:	4c12      	ldr	r4, [pc, #72]	; (1ebc <spi_cmd+0x178>)
    1e72:	005b      	lsls	r3, r3, #1
    1e74:	7810      	ldrb	r0, [r2, #0]
    1e76:	4043      	eors	r3, r0
    1e78:	5ce3      	ldrb	r3, [r4, r3]
    1e7a:	3201      	adds	r2, #1
	while (len--)
    1e7c:	42aa      	cmp	r2, r5
    1e7e:	d1f8      	bne.n	1e72 <spi_cmd+0x12e>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    1e80:	005b      	lsls	r3, r3, #1
    1e82:	aa01      	add	r2, sp, #4
    1e84:	5593      	strb	r3, [r2, r6]
		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
    1e86:	b289      	uxth	r1, r1
    1e88:	a801      	add	r0, sp, #4
    1e8a:	4b0d      	ldr	r3, [pc, #52]	; (1ec0 <spi_cmd+0x17c>)
    1e8c:	4798      	blx	r3
    1e8e:	2301      	movs	r3, #1
    1e90:	2800      	cmp	r0, #0
    1e92:	d1d9      	bne.n	1e48 <spi_cmd+0x104>
		}
	}

	return result;
}
    1e94:	0018      	movs	r0, r3
    1e96:	b004      	add	sp, #16
    1e98:	bd70      	pop	{r4, r5, r6, pc}
    1e9a:	46c0      	nop			; (mov r8, r8)
    1e9c:	000086ac 	.word	0x000086ac
    1ea0:	200000dc 	.word	0x200000dc
    1ea4:	000086ec 	.word	0x000086ec
    1ea8:	00008028 	.word	0x00008028
    1eac:	00006c7d 	.word	0x00006c7d
    1eb0:	00008b7c 	.word	0x00008b7c
    1eb4:	00006d99 	.word	0x00006d99
    1eb8:	00006cb1 	.word	0x00006cb1
    1ebc:	00008778 	.word	0x00008778
    1ec0:	00001d25 	.word	0x00001d25

00001ec4 <nmi_spi_read>:
{
    1ec4:	b500      	push	{lr}
    1ec6:	b085      	sub	sp, #20
	spi.pu8InBuf = NULL;
    1ec8:	ab01      	add	r3, sp, #4
    1eca:	2200      	movs	r2, #0
    1ecc:	9201      	str	r2, [sp, #4]
	spi.pu8OutBuf = b;
    1ece:	9002      	str	r0, [sp, #8]
	spi.u16Sz = sz;
    1ed0:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    1ed2:	0019      	movs	r1, r3
    1ed4:	2003      	movs	r0, #3
    1ed6:	4b02      	ldr	r3, [pc, #8]	; (1ee0 <nmi_spi_read+0x1c>)
    1ed8:	4798      	blx	r3
}
    1eda:	b005      	add	sp, #20
    1edc:	bd00      	pop	{pc}
    1ede:	46c0      	nop			; (mov r8, r8)
    1ee0:	000003cd 	.word	0x000003cd

00001ee4 <spi_cmd_rsp>:

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
    1ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ee6:	46c6      	mov	lr, r8
    1ee8:	b500      	push	{lr}
    1eea:	b082      	sub	sp, #8
    1eec:	0007      	movs	r7, r0
	sint8 s8RetryCnt;

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
    1eee:	28cf      	cmp	r0, #207	; 0xcf
    1ef0:	d02b      	beq.n	1f4a <spi_cmd_rsp+0x66>
    1ef2:	0003      	movs	r3, r0
    1ef4:	333b      	adds	r3, #59	; 0x3b
    1ef6:	b2db      	uxtb	r3, r3
    1ef8:	2b01      	cmp	r3, #1
    1efa:	d926      	bls.n	1f4a <spi_cmd_rsp+0x66>
{
    1efc:	240b      	movs	r4, #11

	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1efe:	466b      	mov	r3, sp
    1f00:	1dde      	adds	r6, r3, #7
    1f02:	4b26      	ldr	r3, [pc, #152]	; (1f9c <spi_cmd_rsp+0xb8>)
    1f04:	4698      	mov	r8, r3
    1f06:	2101      	movs	r1, #1
    1f08:	0030      	movs	r0, r6
    1f0a:	47c0      	blx	r8
    1f0c:	1e05      	subs	r5, r0, #0
    1f0e:	d125      	bne.n	1f5c <spi_cmd_rsp+0x78>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
    1f10:	7833      	ldrb	r3, [r6, #0]
    1f12:	42bb      	cmp	r3, r7
    1f14:	d030      	beq.n	1f78 <spi_cmd_rsp+0x94>
    1f16:	3c01      	subs	r4, #1
    1f18:	b2e4      	uxtb	r4, r4
    1f1a:	2c00      	cmp	r4, #0
    1f1c:	d1f3      	bne.n	1f06 <spi_cmd_rsp+0x22>
    1f1e:	340b      	adds	r4, #11
	**/
	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1f20:	466b      	mov	r3, sp
    1f22:	1dde      	adds	r6, r3, #7
    1f24:	4f1d      	ldr	r7, [pc, #116]	; (1f9c <spi_cmd_rsp+0xb8>)
    1f26:	2101      	movs	r1, #1
    1f28:	0030      	movs	r0, r6
    1f2a:	47b8      	blx	r7
    1f2c:	2800      	cmp	r0, #0
    1f2e:	d125      	bne.n	1f7c <spi_cmd_rsp+0x98>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
    1f30:	7833      	ldrb	r3, [r6, #0]
    1f32:	2b00      	cmp	r3, #0
    1f34:	d02f      	beq.n	1f96 <spi_cmd_rsp+0xb2>
    1f36:	3c01      	subs	r4, #1
    1f38:	b2e4      	uxtb	r4, r4
    1f3a:	2c00      	cmp	r4, #0
    1f3c:	d1f3      	bne.n	1f26 <spi_cmd_rsp+0x42>
	sint8 result = N_OK;
    1f3e:	2501      	movs	r5, #1

_fail_:

	return result;
}
    1f40:	0028      	movs	r0, r5
    1f42:	b002      	add	sp, #8
    1f44:	bc04      	pop	{r2}
    1f46:	4690      	mov	r8, r2
    1f48:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1f4a:	2101      	movs	r1, #1
    1f4c:	466b      	mov	r3, sp
    1f4e:	1dd8      	adds	r0, r3, #7
    1f50:	4b12      	ldr	r3, [pc, #72]	; (1f9c <spi_cmd_rsp+0xb8>)
    1f52:	4798      	blx	r3
			result = N_FAIL;
    1f54:	2500      	movs	r5, #0
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1f56:	2800      	cmp	r0, #0
    1f58:	d0d0      	beq.n	1efc <spi_cmd_rsp+0x18>
    1f5a:	e7f1      	b.n	1f40 <spi_cmd_rsp+0x5c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    1f5c:	22b1      	movs	r2, #177	; 0xb1
    1f5e:	0052      	lsls	r2, r2, #1
    1f60:	490f      	ldr	r1, [pc, #60]	; (1fa0 <spi_cmd_rsp+0xbc>)
    1f62:	4810      	ldr	r0, [pc, #64]	; (1fa4 <spi_cmd_rsp+0xc0>)
    1f64:	4b10      	ldr	r3, [pc, #64]	; (1fa8 <spi_cmd_rsp+0xc4>)
    1f66:	4798      	blx	r3
    1f68:	4810      	ldr	r0, [pc, #64]	; (1fac <spi_cmd_rsp+0xc8>)
    1f6a:	4b11      	ldr	r3, [pc, #68]	; (1fb0 <spi_cmd_rsp+0xcc>)
    1f6c:	4798      	blx	r3
    1f6e:	200d      	movs	r0, #13
    1f70:	4b10      	ldr	r3, [pc, #64]	; (1fb4 <spi_cmd_rsp+0xd0>)
    1f72:	4798      	blx	r3
			result = N_FAIL;
    1f74:	2500      	movs	r5, #0
			goto _fail_;
    1f76:	e7e3      	b.n	1f40 <spi_cmd_rsp+0x5c>
    1f78:	240b      	movs	r4, #11
    1f7a:	e7d1      	b.n	1f20 <spi_cmd_rsp+0x3c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    1f7c:	22b8      	movs	r2, #184	; 0xb8
    1f7e:	0052      	lsls	r2, r2, #1
    1f80:	4907      	ldr	r1, [pc, #28]	; (1fa0 <spi_cmd_rsp+0xbc>)
    1f82:	4808      	ldr	r0, [pc, #32]	; (1fa4 <spi_cmd_rsp+0xc0>)
    1f84:	4b08      	ldr	r3, [pc, #32]	; (1fa8 <spi_cmd_rsp+0xc4>)
    1f86:	4798      	blx	r3
    1f88:	4808      	ldr	r0, [pc, #32]	; (1fac <spi_cmd_rsp+0xc8>)
    1f8a:	4b09      	ldr	r3, [pc, #36]	; (1fb0 <spi_cmd_rsp+0xcc>)
    1f8c:	4798      	blx	r3
    1f8e:	200d      	movs	r0, #13
    1f90:	4b08      	ldr	r3, [pc, #32]	; (1fb4 <spi_cmd_rsp+0xd0>)
    1f92:	4798      	blx	r3
			goto _fail_;
    1f94:	e7d4      	b.n	1f40 <spi_cmd_rsp+0x5c>
	sint8 result = N_OK;
    1f96:	2501      	movs	r5, #1
    1f98:	e7d2      	b.n	1f40 <spi_cmd_rsp+0x5c>
    1f9a:	46c0      	nop			; (mov r8, r8)
    1f9c:	00001ec5 	.word	0x00001ec5
    1fa0:	00008704 	.word	0x00008704
    1fa4:	00008028 	.word	0x00008028
    1fa8:	00006c7d 	.word	0x00006c7d
    1fac:	00008ba8 	.word	0x00008ba8
    1fb0:	00006d99 	.word	0x00006d99
    1fb4:	00006cb1 	.word	0x00006cb1

00001fb8 <spi_data_read>:
_error_:
	return result;
}
#endif
static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
    1fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fba:	46de      	mov	lr, fp
    1fbc:	4657      	mov	r7, sl
    1fbe:	464e      	mov	r6, r9
    1fc0:	4645      	mov	r5, r8
    1fc2:	b5e0      	push	{r5, r6, r7, lr}
    1fc4:	b087      	sub	sp, #28
    1fc6:	9001      	str	r0, [sp, #4]
    1fc8:	4689      	mov	r9, r1
    1fca:	9202      	str	r2, [sp, #8]
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    1fcc:	2300      	movs	r3, #0
    1fce:	469a      	mov	sl, r3
    1fd0:	2380      	movs	r3, #128	; 0x80
    1fd2:	019b      	lsls	r3, r3, #6
    1fd4:	469b      	mov	fp, r3
    1fd6:	466a      	mov	r2, sp
    1fd8:	81d3      	strh	r3, [r2, #14]
		/**
			Data Respnose header
		**/
		retry = SPI_RESP_RETRY_COUNT;
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1fda:	4b3b      	ldr	r3, [pc, #236]	; (20c8 <STACK_SIZE+0xc8>)
    1fdc:	4698      	mov	r8, r3
    1fde:	e02e      	b.n	203e <STACK_SIZE+0x3e>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
    1fe0:	4a3a      	ldr	r2, [pc, #232]	; (20cc <STACK_SIZE+0xcc>)
    1fe2:	493b      	ldr	r1, [pc, #236]	; (20d0 <STACK_SIZE+0xd0>)
    1fe4:	483b      	ldr	r0, [pc, #236]	; (20d4 <STACK_SIZE+0xd4>)
    1fe6:	4b3c      	ldr	r3, [pc, #240]	; (20d8 <STACK_SIZE+0xd8>)
    1fe8:	4798      	blx	r3
    1fea:	483c      	ldr	r0, [pc, #240]	; (20dc <STACK_SIZE+0xdc>)
    1fec:	4b3c      	ldr	r3, [pc, #240]	; (20e0 <STACK_SIZE+0xe0>)
    1fee:	4798      	blx	r3
    1ff0:	200d      	movs	r0, #13
    1ff2:	4b3c      	ldr	r3, [pc, #240]	; (20e4 <STACK_SIZE+0xe4>)
    1ff4:	4798      	blx	r3
    1ff6:	2500      	movs	r5, #0
		sz -= nbytes;

	} while (sz);

	return result;
}
    1ff8:	0028      	movs	r0, r5
    1ffa:	b007      	add	sp, #28
    1ffc:	bc3c      	pop	{r2, r3, r4, r5}
    1ffe:	4690      	mov	r8, r2
    2000:	4699      	mov	r9, r3
    2002:	46a2      	mov	sl, r4
    2004:	46ab      	mov	fp, r5
    2006:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (retry <= 0) {
    2008:	2c00      	cmp	r4, #0
    200a:	dd2e      	ble.n	206a <STACK_SIZE+0x6a>
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
    200c:	9b01      	ldr	r3, [sp, #4]
    200e:	4453      	add	r3, sl
    2010:	0018      	movs	r0, r3
    2012:	0039      	movs	r1, r7
    2014:	4b2c      	ldr	r3, [pc, #176]	; (20c8 <STACK_SIZE+0xc8>)
    2016:	4798      	blx	r3
    2018:	1e04      	subs	r4, r0, #0
    201a:	d133      	bne.n	2084 <STACK_SIZE+0x84>
		if(!clockless)
    201c:	9b02      	ldr	r3, [sp, #8]
    201e:	2b00      	cmp	r3, #0
    2020:	d103      	bne.n	202a <STACK_SIZE+0x2a>
			if (!gu8Crc_off) {
    2022:	4b31      	ldr	r3, [pc, #196]	; (20e8 <STACK_SIZE+0xe8>)
    2024:	781b      	ldrb	r3, [r3, #0]
    2026:	2b00      	cmp	r3, #0
    2028:	d039      	beq.n	209e <STACK_SIZE+0x9e>
		ix += nbytes;
    202a:	4653      	mov	r3, sl
    202c:	18fb      	adds	r3, r7, r3
    202e:	b21b      	sxth	r3, r3
    2030:	469a      	mov	sl, r3
		sz -= nbytes;
    2032:	464b      	mov	r3, r9
    2034:	1bdf      	subs	r7, r3, r7
    2036:	b2bb      	uxth	r3, r7
    2038:	4699      	mov	r9, r3
	} while (sz);
    203a:	2b00      	cmp	r3, #0
    203c:	d042      	beq.n	20c4 <STACK_SIZE+0xc4>
    203e:	464f      	mov	r7, r9
    2040:	45d9      	cmp	r9, fp
    2042:	d901      	bls.n	2048 <STACK_SIZE+0x48>
    2044:	466b      	mov	r3, sp
    2046:	89df      	ldrh	r7, [r3, #14]
    2048:	b2bf      	uxth	r7, r7
		retry = SPI_RESP_RETRY_COUNT;
    204a:	240a      	movs	r4, #10
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    204c:	ab04      	add	r3, sp, #16
    204e:	1cde      	adds	r6, r3, #3
    2050:	2101      	movs	r1, #1
    2052:	0030      	movs	r0, r6
    2054:	47c0      	blx	r8
    2056:	1e05      	subs	r5, r0, #0
    2058:	d1c2      	bne.n	1fe0 <spi_data_read+0x28>
			if (((rsp >> 4) & 0xf) == 0xf)
    205a:	7833      	ldrb	r3, [r6, #0]
    205c:	091b      	lsrs	r3, r3, #4
    205e:	2b0f      	cmp	r3, #15
    2060:	d0d2      	beq.n	2008 <STACK_SIZE+0x8>
    2062:	3c01      	subs	r4, #1
    2064:	b224      	sxth	r4, r4
		} while (retry--);
    2066:	1c63      	adds	r3, r4, #1
    2068:	d1f2      	bne.n	2050 <STACK_SIZE+0x50>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
    206a:	4a20      	ldr	r2, [pc, #128]	; (20ec <STACK_SIZE+0xec>)
    206c:	4918      	ldr	r1, [pc, #96]	; (20d0 <STACK_SIZE+0xd0>)
    206e:	4819      	ldr	r0, [pc, #100]	; (20d4 <STACK_SIZE+0xd4>)
    2070:	4c19      	ldr	r4, [pc, #100]	; (20d8 <STACK_SIZE+0xd8>)
    2072:	47a0      	blx	r4
    2074:	ab04      	add	r3, sp, #16
    2076:	78d9      	ldrb	r1, [r3, #3]
    2078:	481d      	ldr	r0, [pc, #116]	; (20f0 <STACK_SIZE+0xf0>)
    207a:	47a0      	blx	r4
    207c:	200d      	movs	r0, #13
    207e:	4b19      	ldr	r3, [pc, #100]	; (20e4 <STACK_SIZE+0xe4>)
    2080:	4798      	blx	r3
			break;
    2082:	e7b9      	b.n	1ff8 <spi_data_read+0x40>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
    2084:	22c5      	movs	r2, #197	; 0xc5
    2086:	0092      	lsls	r2, r2, #2
    2088:	4911      	ldr	r1, [pc, #68]	; (20d0 <STACK_SIZE+0xd0>)
    208a:	4812      	ldr	r0, [pc, #72]	; (20d4 <STACK_SIZE+0xd4>)
    208c:	4b12      	ldr	r3, [pc, #72]	; (20d8 <STACK_SIZE+0xd8>)
    208e:	4798      	blx	r3
    2090:	4818      	ldr	r0, [pc, #96]	; (20f4 <STACK_SIZE+0xf4>)
    2092:	4b13      	ldr	r3, [pc, #76]	; (20e0 <STACK_SIZE+0xe0>)
    2094:	4798      	blx	r3
    2096:	200d      	movs	r0, #13
    2098:	4b12      	ldr	r3, [pc, #72]	; (20e4 <STACK_SIZE+0xe4>)
    209a:	4798      	blx	r3
			break;
    209c:	e7ac      	b.n	1ff8 <spi_data_read+0x40>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
    209e:	2102      	movs	r1, #2
    20a0:	a805      	add	r0, sp, #20
    20a2:	4b09      	ldr	r3, [pc, #36]	; (20c8 <STACK_SIZE+0xc8>)
    20a4:	4798      	blx	r3
    20a6:	2800      	cmp	r0, #0
    20a8:	d0bf      	beq.n	202a <STACK_SIZE+0x2a>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
    20aa:	4a13      	ldr	r2, [pc, #76]	; (20f8 <STACK_SIZE+0xf8>)
    20ac:	4908      	ldr	r1, [pc, #32]	; (20d0 <STACK_SIZE+0xd0>)
    20ae:	4809      	ldr	r0, [pc, #36]	; (20d4 <STACK_SIZE+0xd4>)
    20b0:	4b09      	ldr	r3, [pc, #36]	; (20d8 <STACK_SIZE+0xd8>)
    20b2:	4798      	blx	r3
    20b4:	4811      	ldr	r0, [pc, #68]	; (20fc <STACK_SIZE+0xfc>)
    20b6:	4b0a      	ldr	r3, [pc, #40]	; (20e0 <STACK_SIZE+0xe0>)
    20b8:	4798      	blx	r3
    20ba:	200d      	movs	r0, #13
    20bc:	4b09      	ldr	r3, [pc, #36]	; (20e4 <STACK_SIZE+0xe4>)
    20be:	4798      	blx	r3
					result = N_FAIL;
    20c0:	0025      	movs	r5, r4
					break;
    20c2:	e799      	b.n	1ff8 <spi_data_read+0x40>
    20c4:	2501      	movs	r5, #1
    20c6:	e797      	b.n	1ff8 <spi_data_read+0x40>
    20c8:	00001ec5 	.word	0x00001ec5
    20cc:	000002ff 	.word	0x000002ff
    20d0:	00008710 	.word	0x00008710
    20d4:	00008028 	.word	0x00008028
    20d8:	00006c7d 	.word	0x00006c7d
    20dc:	00008bdc 	.word	0x00008bdc
    20e0:	00006d99 	.word	0x00006d99
    20e4:	00006cb1 	.word	0x00006cb1
    20e8:	200000dc 	.word	0x200000dc
    20ec:	0000030b 	.word	0x0000030b
    20f0:	00008c10 	.word	0x00008c10
    20f4:	00008c40 	.word	0x00008c40
    20f8:	0000031f 	.word	0x0000031f
    20fc:	00008c70 	.word	0x00008c70

00002100 <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
    2100:	b5f0      	push	{r4, r5, r6, r7, lr}
    2102:	46d6      	mov	lr, sl
    2104:	464f      	mov	r7, r9
    2106:	4646      	mov	r6, r8
    2108:	b5c0      	push	{r6, r7, lr}
    210a:	b086      	sub	sp, #24
    210c:	9003      	str	r0, [sp, #12]
    210e:	9104      	str	r1, [sp, #16]
    2110:	2830      	cmp	r0, #48	; 0x30
    2112:	d80f      	bhi.n	2134 <spi_write_reg+0x34>
    2114:	4b30      	ldr	r3, [pc, #192]	; (21d8 <spi_write_reg+0xd8>)
    2116:	781f      	ldrb	r7, [r3, #0]
    2118:	b2fb      	uxtb	r3, r7
    211a:	9305      	str	r3, [sp, #20]
    211c:	2300      	movs	r3, #0
    211e:	2230      	movs	r2, #48	; 0x30
    2120:	9903      	ldr	r1, [sp, #12]
    2122:	428a      	cmp	r2, r1
    2124:	415b      	adcs	r3, r3
    2126:	b2db      	uxtb	r3, r3
    2128:	469a      	mov	sl, r3
    212a:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_WRITE;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    212c:	4b2b      	ldr	r3, [pc, #172]	; (21dc <spi_write_reg+0xdc>)
    212e:	4698      	mov	r8, r3
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
	if (result != N_OK) {
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    2130:	46d1      	mov	r9, sl
    2132:	e033      	b.n	219c <spi_write_reg+0x9c>
    2134:	4b2a      	ldr	r3, [pc, #168]	; (21e0 <spi_write_reg+0xe0>)
    2136:	781f      	ldrb	r7, [r3, #0]
    2138:	e7ee      	b.n	2118 <spi_write_reg+0x18>
	result = spi_cmd_rsp(cmd);
    213a:	9805      	ldr	r0, [sp, #20]
    213c:	4b29      	ldr	r3, [pc, #164]	; (21e4 <spi_write_reg+0xe4>)
    213e:	4798      	blx	r3
    2140:	0004      	movs	r4, r0
	if (result != N_OK) {
    2142:	2801      	cmp	r0, #1
    2144:	d041      	beq.n	21ca <spi_write_reg+0xca>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    2146:	22e7      	movs	r2, #231	; 0xe7
    2148:	0092      	lsls	r2, r2, #2
    214a:	4927      	ldr	r1, [pc, #156]	; (21e8 <spi_write_reg+0xe8>)
    214c:	4827      	ldr	r0, [pc, #156]	; (21ec <spi_write_reg+0xec>)
    214e:	4e28      	ldr	r6, [pc, #160]	; (21f0 <spi_write_reg+0xf0>)
    2150:	47b0      	blx	r6
    2152:	9903      	ldr	r1, [sp, #12]
    2154:	4827      	ldr	r0, [pc, #156]	; (21f4 <spi_write_reg+0xf4>)
    2156:	47b0      	blx	r6
    2158:	200d      	movs	r0, #13
    215a:	4b27      	ldr	r3, [pc, #156]	; (21f8 <spi_write_reg+0xf8>)
    215c:	4798      	blx	r3

#endif
_FAIL_:
	if(result != N_OK)
	{
		nm_bsp_sleep(1);
    215e:	2001      	movs	r0, #1
    2160:	4e26      	ldr	r6, [pc, #152]	; (21fc <spi_write_reg+0xfc>)
    2162:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    2164:	2300      	movs	r3, #0
    2166:	9300      	str	r3, [sp, #0]
    2168:	2200      	movs	r2, #0
    216a:	2100      	movs	r1, #0
    216c:	20cf      	movs	r0, #207	; 0xcf
    216e:	4f1b      	ldr	r7, [pc, #108]	; (21dc <spi_write_reg+0xdc>)
    2170:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    2172:	20cf      	movs	r0, #207	; 0xcf
    2174:	4b1b      	ldr	r3, [pc, #108]	; (21e4 <spi_write_reg+0xe4>)
    2176:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %lx\n",retry,addr,u32data);
    2178:	4a21      	ldr	r2, [pc, #132]	; (2200 <spi_write_reg+0x100>)
    217a:	491b      	ldr	r1, [pc, #108]	; (21e8 <spi_write_reg+0xe8>)
    217c:	481b      	ldr	r0, [pc, #108]	; (21ec <spi_write_reg+0xec>)
    217e:	4f1c      	ldr	r7, [pc, #112]	; (21f0 <spi_write_reg+0xf0>)
    2180:	47b8      	blx	r7
    2182:	9b04      	ldr	r3, [sp, #16]
    2184:	9a03      	ldr	r2, [sp, #12]
    2186:	0029      	movs	r1, r5
    2188:	481e      	ldr	r0, [pc, #120]	; (2204 <spi_write_reg+0x104>)
    218a:	47b8      	blx	r7
    218c:	200d      	movs	r0, #13
    218e:	4b1a      	ldr	r3, [pc, #104]	; (21f8 <spi_write_reg+0xf8>)
    2190:	4798      	blx	r3
		nm_bsp_sleep(1);
    2192:	2001      	movs	r0, #1
    2194:	47b0      	blx	r6
    2196:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    2198:	2d00      	cmp	r5, #0
    219a:	d016      	beq.n	21ca <spi_write_reg+0xca>
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    219c:	464b      	mov	r3, r9
    219e:	9300      	str	r3, [sp, #0]
    21a0:	2304      	movs	r3, #4
    21a2:	9a04      	ldr	r2, [sp, #16]
    21a4:	9f03      	ldr	r7, [sp, #12]
    21a6:	0039      	movs	r1, r7
    21a8:	9805      	ldr	r0, [sp, #20]
    21aa:	47c0      	blx	r8
    21ac:	0004      	movs	r4, r0
	if (result != N_OK) {
    21ae:	2801      	cmp	r0, #1
    21b0:	d0c3      	beq.n	213a <spi_write_reg+0x3a>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
    21b2:	4a15      	ldr	r2, [pc, #84]	; (2208 <spi_write_reg+0x108>)
    21b4:	490c      	ldr	r1, [pc, #48]	; (21e8 <spi_write_reg+0xe8>)
    21b6:	480d      	ldr	r0, [pc, #52]	; (21ec <spi_write_reg+0xec>)
    21b8:	4e0d      	ldr	r6, [pc, #52]	; (21f0 <spi_write_reg+0xf0>)
    21ba:	47b0      	blx	r6
    21bc:	0039      	movs	r1, r7
    21be:	4813      	ldr	r0, [pc, #76]	; (220c <spi_write_reg+0x10c>)
    21c0:	47b0      	blx	r6
    21c2:	200d      	movs	r0, #13
    21c4:	4b0c      	ldr	r3, [pc, #48]	; (21f8 <spi_write_reg+0xf8>)
    21c6:	4798      	blx	r3
		goto _FAIL_;
    21c8:	e7c9      	b.n	215e <spi_write_reg+0x5e>
	}

	return result;
}
    21ca:	0020      	movs	r0, r4
    21cc:	b006      	add	sp, #24
    21ce:	bc1c      	pop	{r2, r3, r4}
    21d0:	4690      	mov	r8, r2
    21d2:	4699      	mov	r9, r3
    21d4:	46a2      	mov	sl, r4
    21d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21d8:	000086e8 	.word	0x000086e8
    21dc:	00001d45 	.word	0x00001d45
    21e0:	000086e9 	.word	0x000086e9
    21e4:	00001ee5 	.word	0x00001ee5
    21e8:	00008730 	.word	0x00008730
    21ec:	00008028 	.word	0x00008028
    21f0:	00006c7d 	.word	0x00006c7d
    21f4:	00008d68 	.word	0x00008d68
    21f8:	00006cb1 	.word	0x00006cb1
    21fc:	00000195 	.word	0x00000195
    2200:	000003af 	.word	0x000003af
    2204:	00008da0 	.word	0x00008da0
    2208:	00000396 	.word	0x00000396
    220c:	00008d3c 	.word	0x00008d3c

00002210 <spi_read_reg>:

	return result;
}

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
    2210:	b5f0      	push	{r4, r5, r6, r7, lr}
    2212:	46de      	mov	lr, fp
    2214:	4657      	mov	r7, sl
    2216:	464e      	mov	r6, r9
    2218:	4645      	mov	r5, r8
    221a:	b5e0      	push	{r5, r6, r7, lr}
    221c:	b087      	sub	sp, #28
    221e:	9002      	str	r0, [sp, #8]
    2220:	468b      	mov	fp, r1
    2222:	28ff      	cmp	r0, #255	; 0xff
    2224:	d80f      	bhi.n	2246 <spi_read_reg+0x36>
    2226:	4b41      	ldr	r3, [pc, #260]	; (232c <spi_read_reg+0x11c>)
    2228:	781f      	ldrb	r7, [r3, #0]
    222a:	b2fb      	uxtb	r3, r7
    222c:	9303      	str	r3, [sp, #12]
    222e:	2300      	movs	r3, #0
    2230:	22ff      	movs	r2, #255	; 0xff
    2232:	9902      	ldr	r1, [sp, #8]
    2234:	428a      	cmp	r2, r1
    2236:	415b      	adcs	r3, r3
    2238:	b2db      	uxtb	r3, r3
    223a:	469a      	mov	sl, r3
    223c:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_READ;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    223e:	4b3c      	ldr	r3, [pc, #240]	; (2330 <spi_read_reg+0x120>)
    2240:	4698      	mov	r8, r3
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
    2242:	46d1      	mov	r9, sl
    2244:	e031      	b.n	22aa <spi_read_reg+0x9a>
    2246:	4b3b      	ldr	r3, [pc, #236]	; (2334 <spi_read_reg+0x124>)
    2248:	781f      	ldrb	r7, [r3, #0]
    224a:	e7ee      	b.n	222a <spi_read_reg+0x1a>
	result = spi_cmd_rsp(cmd);
    224c:	9803      	ldr	r0, [sp, #12]
    224e:	4b3a      	ldr	r3, [pc, #232]	; (2338 <spi_read_reg+0x128>)
    2250:	4798      	blx	r3
    2252:	0004      	movs	r4, r0
	if (result != N_OK) {
    2254:	2801      	cmp	r0, #1
    2256:	d03f      	beq.n	22d8 <spi_read_reg+0xc8>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
    2258:	4a38      	ldr	r2, [pc, #224]	; (233c <spi_read_reg+0x12c>)
    225a:	4939      	ldr	r1, [pc, #228]	; (2340 <spi_read_reg+0x130>)
    225c:	4839      	ldr	r0, [pc, #228]	; (2344 <spi_read_reg+0x134>)
    225e:	4e3a      	ldr	r6, [pc, #232]	; (2348 <spi_read_reg+0x138>)
    2260:	47b0      	blx	r6
    2262:	9902      	ldr	r1, [sp, #8]
    2264:	4839      	ldr	r0, [pc, #228]	; (234c <spi_read_reg+0x13c>)
    2266:	47b0      	blx	r6
    2268:	200d      	movs	r0, #13
    226a:	4b39      	ldr	r3, [pc, #228]	; (2350 <spi_read_reg+0x140>)
    226c:	4798      	blx	r3
		
_FAIL_:
	if(result != N_OK)
	{
		
		nm_bsp_sleep(1);
    226e:	2001      	movs	r0, #1
    2270:	4e38      	ldr	r6, [pc, #224]	; (2354 <spi_read_reg+0x144>)
    2272:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    2274:	2300      	movs	r3, #0
    2276:	9300      	str	r3, [sp, #0]
    2278:	2200      	movs	r2, #0
    227a:	2100      	movs	r1, #0
    227c:	20cf      	movs	r0, #207	; 0xcf
    227e:	4f2c      	ldr	r7, [pc, #176]	; (2330 <spi_read_reg+0x120>)
    2280:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    2282:	20cf      	movs	r0, #207	; 0xcf
    2284:	4b2c      	ldr	r3, [pc, #176]	; (2338 <spi_read_reg+0x128>)
    2286:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx\n",retry,addr);
    2288:	4a33      	ldr	r2, [pc, #204]	; (2358 <spi_read_reg+0x148>)
    228a:	492d      	ldr	r1, [pc, #180]	; (2340 <spi_read_reg+0x130>)
    228c:	482d      	ldr	r0, [pc, #180]	; (2344 <spi_read_reg+0x134>)
    228e:	4f2e      	ldr	r7, [pc, #184]	; (2348 <spi_read_reg+0x138>)
    2290:	47b8      	blx	r7
    2292:	9a02      	ldr	r2, [sp, #8]
    2294:	0029      	movs	r1, r5
    2296:	4831      	ldr	r0, [pc, #196]	; (235c <spi_read_reg+0x14c>)
    2298:	47b8      	blx	r7
    229a:	200d      	movs	r0, #13
    229c:	4b2c      	ldr	r3, [pc, #176]	; (2350 <spi_read_reg+0x140>)
    229e:	4798      	blx	r3
		nm_bsp_sleep(1);
    22a0:	2001      	movs	r0, #1
    22a2:	47b0      	blx	r6
    22a4:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    22a6:	2d00      	cmp	r5, #0
    22a8:	d037      	beq.n	231a <spi_read_reg+0x10a>
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    22aa:	464b      	mov	r3, r9
    22ac:	9300      	str	r3, [sp, #0]
    22ae:	2304      	movs	r3, #4
    22b0:	2200      	movs	r2, #0
    22b2:	9f02      	ldr	r7, [sp, #8]
    22b4:	0039      	movs	r1, r7
    22b6:	9803      	ldr	r0, [sp, #12]
    22b8:	47c0      	blx	r8
    22ba:	0004      	movs	r4, r0
	if (result != N_OK) {
    22bc:	2801      	cmp	r0, #1
    22be:	d0c5      	beq.n	224c <spi_read_reg+0x3c>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
    22c0:	4a27      	ldr	r2, [pc, #156]	; (2360 <spi_read_reg+0x150>)
    22c2:	491f      	ldr	r1, [pc, #124]	; (2340 <spi_read_reg+0x130>)
    22c4:	481f      	ldr	r0, [pc, #124]	; (2344 <spi_read_reg+0x134>)
    22c6:	4e20      	ldr	r6, [pc, #128]	; (2348 <spi_read_reg+0x138>)
    22c8:	47b0      	blx	r6
    22ca:	0039      	movs	r1, r7
    22cc:	4825      	ldr	r0, [pc, #148]	; (2364 <spi_read_reg+0x154>)
    22ce:	47b0      	blx	r6
    22d0:	200d      	movs	r0, #13
    22d2:	4b1f      	ldr	r3, [pc, #124]	; (2350 <spi_read_reg+0x140>)
    22d4:	4798      	blx	r3
		goto _FAIL_;
    22d6:	e7ca      	b.n	226e <spi_read_reg+0x5e>
	result = spi_data_read(&tmp[0], 4, clockless);
    22d8:	464a      	mov	r2, r9
    22da:	2104      	movs	r1, #4
    22dc:	a805      	add	r0, sp, #20
    22de:	4b22      	ldr	r3, [pc, #136]	; (2368 <spi_read_reg+0x158>)
    22e0:	4798      	blx	r3
    22e2:	0004      	movs	r4, r0
	if (result != N_OK) {
    22e4:	2801      	cmp	r0, #1
    22e6:	d00b      	beq.n	2300 <spi_read_reg+0xf0>
		M2M_ERR("[nmi spi]: Failed data read...\n");
    22e8:	4a20      	ldr	r2, [pc, #128]	; (236c <spi_read_reg+0x15c>)
    22ea:	4915      	ldr	r1, [pc, #84]	; (2340 <spi_read_reg+0x130>)
    22ec:	4815      	ldr	r0, [pc, #84]	; (2344 <spi_read_reg+0x134>)
    22ee:	4b16      	ldr	r3, [pc, #88]	; (2348 <spi_read_reg+0x138>)
    22f0:	4798      	blx	r3
    22f2:	481f      	ldr	r0, [pc, #124]	; (2370 <spi_read_reg+0x160>)
    22f4:	4b1f      	ldr	r3, [pc, #124]	; (2374 <spi_read_reg+0x164>)
    22f6:	4798      	blx	r3
    22f8:	200d      	movs	r0, #13
    22fa:	4b15      	ldr	r3, [pc, #84]	; (2350 <spi_read_reg+0x140>)
    22fc:	4798      	blx	r3
		goto _FAIL_;
    22fe:	e7b6      	b.n	226e <spi_read_reg+0x5e>
		((uint32)tmp[1] << 8) |
    2300:	aa05      	add	r2, sp, #20
    2302:	7853      	ldrb	r3, [r2, #1]
    2304:	021b      	lsls	r3, r3, #8
		((uint32)tmp[2] << 16) |
    2306:	7891      	ldrb	r1, [r2, #2]
    2308:	0409      	lsls	r1, r1, #16
		((uint32)tmp[1] << 8) |
    230a:	430b      	orrs	r3, r1
	*u32data = tmp[0] |
    230c:	7811      	ldrb	r1, [r2, #0]
		((uint32)tmp[1] << 8) |
    230e:	430b      	orrs	r3, r1
		((uint32)tmp[3] << 24);
    2310:	78d2      	ldrb	r2, [r2, #3]
    2312:	0612      	lsls	r2, r2, #24
		((uint32)tmp[2] << 16) |
    2314:	4313      	orrs	r3, r2
	*u32data = tmp[0] |
    2316:	465a      	mov	r2, fp
    2318:	6013      	str	r3, [r2, #0]
	}
		
	return result;
}
    231a:	0020      	movs	r0, r4
    231c:	b007      	add	sp, #28
    231e:	bc3c      	pop	{r2, r3, r4, r5}
    2320:	4690      	mov	r8, r2
    2322:	4699      	mov	r9, r3
    2324:	46a2      	mov	sl, r4
    2326:	46ab      	mov	fp, r5
    2328:	bdf0      	pop	{r4, r5, r6, r7, pc}
    232a:	46c0      	nop			; (mov r8, r8)
    232c:	000086ea 	.word	0x000086ea
    2330:	00001d45 	.word	0x00001d45
    2334:	000086eb 	.word	0x000086eb
    2338:	00001ee5 	.word	0x00001ee5
    233c:	0000041d 	.word	0x0000041d
    2340:	00008750 	.word	0x00008750
    2344:	00008028 	.word	0x00008028
    2348:	00006c7d 	.word	0x00006c7d
    234c:	00008cd0 	.word	0x00008cd0
    2350:	00006cb1 	.word	0x00006cb1
    2354:	00000195 	.word	0x00000195
    2358:	0000043c 	.word	0x0000043c
    235c:	00008d24 	.word	0x00008d24
    2360:	00000417 	.word	0x00000417
    2364:	00008ca4 	.word	0x00008ca4
    2368:	00001fb9 	.word	0x00001fb9
    236c:	00000424 	.word	0x00000424
    2370:	00008d04 	.word	0x00008d04
    2374:	00006d99 	.word	0x00006d99

00002378 <nm_spi_reset>:
	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
}

sint8 nm_spi_reset(void)
{
    2378:	b510      	push	{r4, lr}
    237a:	b082      	sub	sp, #8
	spi_cmd(CMD_RESET, 0, 0, 0, 0);
    237c:	2300      	movs	r3, #0
    237e:	9300      	str	r3, [sp, #0]
    2380:	2200      	movs	r2, #0
    2382:	2100      	movs	r1, #0
    2384:	20cf      	movs	r0, #207	; 0xcf
    2386:	4c04      	ldr	r4, [pc, #16]	; (2398 <nm_spi_reset+0x20>)
    2388:	47a0      	blx	r4
	spi_cmd_rsp(CMD_RESET);
    238a:	20cf      	movs	r0, #207	; 0xcf
    238c:	4b03      	ldr	r3, [pc, #12]	; (239c <nm_spi_reset+0x24>)
    238e:	4798      	blx	r3
	return M2M_SUCCESS;
}
    2390:	2000      	movs	r0, #0
    2392:	b002      	add	sp, #8
    2394:	bd10      	pop	{r4, pc}
    2396:	46c0      	nop			; (mov r8, r8)
    2398:	00001d45 	.word	0x00001d45
    239c:	00001ee5 	.word	0x00001ee5

000023a0 <nm_spi_deinit>:
*	@date	27 Feb 2015
*	@version	1.0
*/ 
sint8 nm_spi_deinit(void)
{
	gu8Crc_off = 0;
    23a0:	2200      	movs	r2, #0
    23a2:	4b02      	ldr	r3, [pc, #8]	; (23ac <nm_spi_deinit+0xc>)
    23a4:	701a      	strb	r2, [r3, #0]
	return M2M_SUCCESS;
}
    23a6:	2000      	movs	r0, #0
    23a8:	4770      	bx	lr
    23aa:	46c0      	nop			; (mov r8, r8)
    23ac:	200000dc 	.word	0x200000dc

000023b0 <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
    23b0:	b500      	push	{lr}
    23b2:	b083      	sub	sp, #12
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
    23b4:	a901      	add	r1, sp, #4
    23b6:	4b02      	ldr	r3, [pc, #8]	; (23c0 <nm_spi_read_reg+0x10>)
    23b8:	4798      	blx	r3

	return u32Val;
}
    23ba:	9801      	ldr	r0, [sp, #4]
    23bc:	b003      	add	sp, #12
    23be:	bd00      	pop	{pc}
    23c0:	00002211 	.word	0x00002211

000023c4 <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    23c4:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
    23c6:	4b04      	ldr	r3, [pc, #16]	; (23d8 <nm_spi_read_reg_with_ret+0x14>)
    23c8:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    23ca:	2300      	movs	r3, #0
    23cc:	2801      	cmp	r0, #1
    23ce:	d101      	bne.n	23d4 <nm_spi_read_reg_with_ret+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
}
    23d0:	0018      	movs	r0, r3
    23d2:	bd10      	pop	{r4, pc}
	else s8Ret = M2M_ERR_BUS_FAIL;
    23d4:	3b06      	subs	r3, #6
    23d6:	e7fb      	b.n	23d0 <nm_spi_read_reg_with_ret+0xc>
    23d8:	00002211 	.word	0x00002211

000023dc <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
    23dc:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
    23de:	4b04      	ldr	r3, [pc, #16]	; (23f0 <nm_spi_write_reg+0x14>)
    23e0:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    23e2:	2300      	movs	r3, #0
    23e4:	2801      	cmp	r0, #1
    23e6:	d101      	bne.n	23ec <nm_spi_write_reg+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
}
    23e8:	0018      	movs	r0, r3
    23ea:	bd10      	pop	{r4, pc}
	else s8Ret = M2M_ERR_BUS_FAIL;
    23ec:	3b06      	subs	r3, #6
    23ee:	e7fb      	b.n	23e8 <nm_spi_write_reg+0xc>
    23f0:	00002101 	.word	0x00002101

000023f4 <nm_spi_init>:
{
    23f4:	b510      	push	{r4, lr}
    23f6:	b082      	sub	sp, #8
	uint32 reg = 0;
    23f8:	2300      	movs	r3, #0
    23fa:	9300      	str	r3, [sp, #0]
	gu8Crc_off = 0;
    23fc:	4a35      	ldr	r2, [pc, #212]	; (24d4 <nm_spi_init+0xe0>)
    23fe:	7013      	strb	r3, [r2, #0]
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
    2400:	4669      	mov	r1, sp
    2402:	4835      	ldr	r0, [pc, #212]	; (24d8 <nm_spi_init+0xe4>)
    2404:	4b35      	ldr	r3, [pc, #212]	; (24dc <nm_spi_init+0xe8>)
    2406:	4798      	blx	r3
    2408:	2800      	cmp	r0, #0
    240a:	d028      	beq.n	245e <nm_spi_init+0x6a>
	if(gu8Crc_off == 0)
    240c:	4b31      	ldr	r3, [pc, #196]	; (24d4 <nm_spi_init+0xe0>)
    240e:	781b      	ldrb	r3, [r3, #0]
    2410:	2b00      	cmp	r3, #0
    2412:	d10d      	bne.n	2430 <nm_spi_init+0x3c>
		reg &= ~0x70;
    2414:	337c      	adds	r3, #124	; 0x7c
    2416:	9900      	ldr	r1, [sp, #0]
    2418:	4399      	bics	r1, r3
		reg |= (0x5 << 4);
    241a:	3b2c      	subs	r3, #44	; 0x2c
    241c:	4319      	orrs	r1, r3
    241e:	9100      	str	r1, [sp, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
    2420:	482d      	ldr	r0, [pc, #180]	; (24d8 <nm_spi_init+0xe4>)
    2422:	4b2f      	ldr	r3, [pc, #188]	; (24e0 <nm_spi_init+0xec>)
    2424:	4798      	blx	r3
    2426:	1e04      	subs	r4, r0, #0
    2428:	d039      	beq.n	249e <nm_spi_init+0xaa>
		gu8Crc_off = 1;
    242a:	2201      	movs	r2, #1
    242c:	4b29      	ldr	r3, [pc, #164]	; (24d4 <nm_spi_init+0xe0>)
    242e:	701a      	strb	r2, [r3, #0]
	if (!spi_read_reg(0x1000, &chipid)) {
    2430:	a901      	add	r1, sp, #4
    2432:	2080      	movs	r0, #128	; 0x80
    2434:	0140      	lsls	r0, r0, #5
    2436:	4b29      	ldr	r3, [pc, #164]	; (24dc <nm_spi_init+0xe8>)
    2438:	4798      	blx	r3
    243a:	2800      	cmp	r0, #0
    243c:	d03b      	beq.n	24b6 <nm_spi_init+0xc2>
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
    243e:	4c26      	ldr	r4, [pc, #152]	; (24d8 <nm_spi_init+0xe4>)
    2440:	0020      	movs	r0, r4
    2442:	4b28      	ldr	r3, [pc, #160]	; (24e4 <nm_spi_init+0xf0>)
    2444:	4798      	blx	r3
	val32 &= ~(0x7 << 4);
    2446:	2370      	movs	r3, #112	; 0x70
    2448:	0001      	movs	r1, r0
    244a:	4399      	bics	r1, r3
	case 8192: val32 |= (5 << 4); break;
    244c:	2050      	movs	r0, #80	; 0x50
    244e:	4301      	orrs	r1, r0
	nm_spi_write_reg(SPI_BASE+0x24, val32);
    2450:	0020      	movs	r0, r4
    2452:	4b25      	ldr	r3, [pc, #148]	; (24e8 <nm_spi_init+0xf4>)
    2454:	4798      	blx	r3
	return M2M_SUCCESS;
    2456:	2400      	movs	r4, #0
}
    2458:	0020      	movs	r0, r4
    245a:	b002      	add	sp, #8
    245c:	bd10      	pop	{r4, pc}
		gu8Crc_off = 1;
    245e:	2201      	movs	r2, #1
    2460:	4b1c      	ldr	r3, [pc, #112]	; (24d4 <nm_spi_init+0xe0>)
    2462:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
    2464:	4a21      	ldr	r2, [pc, #132]	; (24ec <nm_spi_init+0xf8>)
    2466:	4922      	ldr	r1, [pc, #136]	; (24f0 <nm_spi_init+0xfc>)
    2468:	4822      	ldr	r0, [pc, #136]	; (24f4 <nm_spi_init+0x100>)
    246a:	4b23      	ldr	r3, [pc, #140]	; (24f8 <nm_spi_init+0x104>)
    246c:	4798      	blx	r3
    246e:	4823      	ldr	r0, [pc, #140]	; (24fc <nm_spi_init+0x108>)
    2470:	4b23      	ldr	r3, [pc, #140]	; (2500 <nm_spi_init+0x10c>)
    2472:	4798      	blx	r3
    2474:	200d      	movs	r0, #13
    2476:	4b23      	ldr	r3, [pc, #140]	; (2504 <nm_spi_init+0x110>)
    2478:	4798      	blx	r3
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
    247a:	4669      	mov	r1, sp
    247c:	4816      	ldr	r0, [pc, #88]	; (24d8 <nm_spi_init+0xe4>)
    247e:	4b17      	ldr	r3, [pc, #92]	; (24dc <nm_spi_init+0xe8>)
    2480:	4798      	blx	r3
    2482:	1e04      	subs	r4, r0, #0
    2484:	d1c2      	bne.n	240c <nm_spi_init+0x18>
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
    2486:	4a20      	ldr	r2, [pc, #128]	; (2508 <nm_spi_init+0x114>)
    2488:	4919      	ldr	r1, [pc, #100]	; (24f0 <nm_spi_init+0xfc>)
    248a:	481a      	ldr	r0, [pc, #104]	; (24f4 <nm_spi_init+0x100>)
    248c:	4b1a      	ldr	r3, [pc, #104]	; (24f8 <nm_spi_init+0x104>)
    248e:	4798      	blx	r3
    2490:	481e      	ldr	r0, [pc, #120]	; (250c <nm_spi_init+0x118>)
    2492:	4b1b      	ldr	r3, [pc, #108]	; (2500 <nm_spi_init+0x10c>)
    2494:	4798      	blx	r3
    2496:	200d      	movs	r0, #13
    2498:	4b1a      	ldr	r3, [pc, #104]	; (2504 <nm_spi_init+0x110>)
    249a:	4798      	blx	r3
			return 0;
    249c:	e7dc      	b.n	2458 <nm_spi_init+0x64>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
    249e:	4a1c      	ldr	r2, [pc, #112]	; (2510 <nm_spi_init+0x11c>)
    24a0:	4913      	ldr	r1, [pc, #76]	; (24f0 <nm_spi_init+0xfc>)
    24a2:	4814      	ldr	r0, [pc, #80]	; (24f4 <nm_spi_init+0x100>)
    24a4:	4b14      	ldr	r3, [pc, #80]	; (24f8 <nm_spi_init+0x104>)
    24a6:	4798      	blx	r3
    24a8:	481a      	ldr	r0, [pc, #104]	; (2514 <nm_spi_init+0x120>)
    24aa:	4b15      	ldr	r3, [pc, #84]	; (2500 <nm_spi_init+0x10c>)
    24ac:	4798      	blx	r3
    24ae:	200d      	movs	r0, #13
    24b0:	4b14      	ldr	r3, [pc, #80]	; (2504 <nm_spi_init+0x110>)
    24b2:	4798      	blx	r3
			return 0;
    24b4:	e7d0      	b.n	2458 <nm_spi_init+0x64>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
    24b6:	4a18      	ldr	r2, [pc, #96]	; (2518 <nm_spi_init+0x124>)
    24b8:	490d      	ldr	r1, [pc, #52]	; (24f0 <nm_spi_init+0xfc>)
    24ba:	480e      	ldr	r0, [pc, #56]	; (24f4 <nm_spi_init+0x100>)
    24bc:	4b0e      	ldr	r3, [pc, #56]	; (24f8 <nm_spi_init+0x104>)
    24be:	4798      	blx	r3
    24c0:	4816      	ldr	r0, [pc, #88]	; (251c <nm_spi_init+0x128>)
    24c2:	4b0f      	ldr	r3, [pc, #60]	; (2500 <nm_spi_init+0x10c>)
    24c4:	4798      	blx	r3
    24c6:	200d      	movs	r0, #13
    24c8:	4b0e      	ldr	r3, [pc, #56]	; (2504 <nm_spi_init+0x110>)
    24ca:	4798      	blx	r3
		return M2M_ERR_BUS_FAIL;
    24cc:	2406      	movs	r4, #6
    24ce:	4264      	negs	r4, r4
    24d0:	e7c2      	b.n	2458 <nm_spi_init+0x64>
    24d2:	46c0      	nop			; (mov r8, r8)
    24d4:	200000dc 	.word	0x200000dc
    24d8:	0000e824 	.word	0x0000e824
    24dc:	00002211 	.word	0x00002211
    24e0:	00002101 	.word	0x00002101
    24e4:	000023b1 	.word	0x000023b1
    24e8:	000023dd 	.word	0x000023dd
    24ec:	000004c7 	.word	0x000004c7
    24f0:	0000876c 	.word	0x0000876c
    24f4:	00008028 	.word	0x00008028
    24f8:	00006c7d 	.word	0x00006c7d
    24fc:	00008878 	.word	0x00008878
    2500:	00006d99 	.word	0x00006d99
    2504:	00006cb1 	.word	0x00006cb1
    2508:	000004ca 	.word	0x000004ca
    250c:	000088c8 	.word	0x000088c8
    2510:	000004d4 	.word	0x000004d4
    2514:	000088f4 	.word	0x000088f4
    2518:	000004de 	.word	0x000004de
    251c:	00008928 	.word	0x00008928

00002520 <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    2520:	b5f0      	push	{r4, r5, r6, r7, lr}
    2522:	46de      	mov	lr, fp
    2524:	4657      	mov	r7, sl
    2526:	464e      	mov	r6, r9
    2528:	4645      	mov	r5, r8
    252a:	b5e0      	push	{r5, r6, r7, lr}
    252c:	b087      	sub	sp, #28
    252e:	9002      	str	r0, [sp, #8]
    2530:	9103      	str	r1, [sp, #12]
    2532:	0016      	movs	r6, r2
    2534:	250a      	movs	r5, #10
	uint8 single_byte_workaround = 0;
    2536:	2300      	movs	r3, #0
    2538:	469b      	mov	fp, r3
	result = spi_cmd(cmd, addr, 0, size,0);
    253a:	2400      	movs	r4, #0
    253c:	4b3e      	ldr	r3, [pc, #248]	; (2638 <nm_spi_read_block+0x118>)
    253e:	4698      	mov	r8, r3
	result = spi_cmd_rsp(cmd);
    2540:	46a9      	mov	r9, r5
    2542:	e037      	b.n	25b4 <nm_spi_read_block+0x94>
		single_byte_workaround = 1;
    2544:	2301      	movs	r3, #1
    2546:	469b      	mov	fp, r3
		size = 2;
    2548:	3601      	adds	r6, #1
    254a:	e035      	b.n	25b8 <nm_spi_read_block+0x98>
	result = spi_cmd_rsp(cmd);
    254c:	20c8      	movs	r0, #200	; 0xc8
    254e:	4b3b      	ldr	r3, [pc, #236]	; (263c <nm_spi_read_block+0x11c>)
    2550:	4798      	blx	r3
	if (result != N_OK) {
    2552:	2801      	cmp	r0, #1
    2554:	d045      	beq.n	25e2 <nm_spi_read_block+0xc2>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
    2556:	4a3a      	ldr	r2, [pc, #232]	; (2640 <nm_spi_read_block+0x120>)
    2558:	493a      	ldr	r1, [pc, #232]	; (2644 <nm_spi_read_block+0x124>)
    255a:	483b      	ldr	r0, [pc, #236]	; (2648 <nm_spi_read_block+0x128>)
    255c:	4f3b      	ldr	r7, [pc, #236]	; (264c <nm_spi_read_block+0x12c>)
    255e:	47b8      	blx	r7
    2560:	9902      	ldr	r1, [sp, #8]
    2562:	483b      	ldr	r0, [pc, #236]	; (2650 <nm_spi_read_block+0x130>)
    2564:	47b8      	blx	r7
    2566:	200d      	movs	r0, #13
    2568:	4b3a      	ldr	r3, [pc, #232]	; (2654 <nm_spi_read_block+0x134>)
    256a:	4798      	blx	r3
		nm_bsp_sleep(1);
    256c:	2001      	movs	r0, #1
    256e:	4f3a      	ldr	r7, [pc, #232]	; (2658 <nm_spi_read_block+0x138>)
    2570:	47b8      	blx	r7
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    2572:	9400      	str	r4, [sp, #0]
    2574:	0023      	movs	r3, r4
    2576:	0022      	movs	r2, r4
    2578:	0021      	movs	r1, r4
    257a:	20cf      	movs	r0, #207	; 0xcf
    257c:	4d2e      	ldr	r5, [pc, #184]	; (2638 <nm_spi_read_block+0x118>)
    257e:	47a8      	blx	r5
		spi_cmd_rsp(CMD_RESET);
    2580:	20cf      	movs	r0, #207	; 0xcf
    2582:	4b2e      	ldr	r3, [pc, #184]	; (263c <nm_spi_read_block+0x11c>)
    2584:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    2586:	4a35      	ldr	r2, [pc, #212]	; (265c <nm_spi_read_block+0x13c>)
    2588:	492e      	ldr	r1, [pc, #184]	; (2644 <nm_spi_read_block+0x124>)
    258a:	482f      	ldr	r0, [pc, #188]	; (2648 <nm_spi_read_block+0x128>)
    258c:	4b2f      	ldr	r3, [pc, #188]	; (264c <nm_spi_read_block+0x12c>)
    258e:	469a      	mov	sl, r3
    2590:	4798      	blx	r3
    2592:	0033      	movs	r3, r6
    2594:	9a02      	ldr	r2, [sp, #8]
    2596:	4649      	mov	r1, r9
    2598:	4831      	ldr	r0, [pc, #196]	; (2660 <nm_spi_read_block+0x140>)
    259a:	47d0      	blx	sl
    259c:	200d      	movs	r0, #13
    259e:	4b2d      	ldr	r3, [pc, #180]	; (2654 <nm_spi_read_block+0x134>)
    25a0:	4798      	blx	r3
		nm_bsp_sleep(1);
    25a2:	2001      	movs	r0, #1
    25a4:	47b8      	blx	r7
    25a6:	2301      	movs	r3, #1
    25a8:	425b      	negs	r3, r3
    25aa:	469c      	mov	ip, r3
    25ac:	44e1      	add	r9, ip
		if(retry) goto _RETRY_;
    25ae:	464b      	mov	r3, r9
    25b0:	2b00      	cmp	r3, #0
    25b2:	d038      	beq.n	2626 <nm_spi_read_block+0x106>
	if (size == 1)
    25b4:	2e01      	cmp	r6, #1
    25b6:	d0c5      	beq.n	2544 <nm_spi_read_block+0x24>
	result = spi_cmd(cmd, addr, 0, size,0);
    25b8:	9400      	str	r4, [sp, #0]
    25ba:	0033      	movs	r3, r6
    25bc:	0022      	movs	r2, r4
    25be:	9d02      	ldr	r5, [sp, #8]
    25c0:	0029      	movs	r1, r5
    25c2:	20c8      	movs	r0, #200	; 0xc8
    25c4:	47c0      	blx	r8
	if (result != N_OK) {
    25c6:	2801      	cmp	r0, #1
    25c8:	d0c0      	beq.n	254c <nm_spi_read_block+0x2c>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
    25ca:	4a26      	ldr	r2, [pc, #152]	; (2664 <nm_spi_read_block+0x144>)
    25cc:	491d      	ldr	r1, [pc, #116]	; (2644 <nm_spi_read_block+0x124>)
    25ce:	481e      	ldr	r0, [pc, #120]	; (2648 <nm_spi_read_block+0x128>)
    25d0:	4f1e      	ldr	r7, [pc, #120]	; (264c <nm_spi_read_block+0x12c>)
    25d2:	47b8      	blx	r7
    25d4:	0029      	movs	r1, r5
    25d6:	4824      	ldr	r0, [pc, #144]	; (2668 <nm_spi_read_block+0x148>)
    25d8:	47b8      	blx	r7
    25da:	200d      	movs	r0, #13
    25dc:	4b1d      	ldr	r3, [pc, #116]	; (2654 <nm_spi_read_block+0x134>)
    25de:	4798      	blx	r3
    25e0:	e7c4      	b.n	256c <nm_spi_read_block+0x4c>
	if (single_byte_workaround)
    25e2:	465b      	mov	r3, fp
    25e4:	2b00      	cmp	r3, #0
    25e6:	d016      	beq.n	2616 <nm_spi_read_block+0xf6>
		result = spi_data_read(tmp, size,0);
    25e8:	af05      	add	r7, sp, #20
    25ea:	0022      	movs	r2, r4
    25ec:	0031      	movs	r1, r6
    25ee:	0038      	movs	r0, r7
    25f0:	4b1e      	ldr	r3, [pc, #120]	; (266c <nm_spi_read_block+0x14c>)
    25f2:	4798      	blx	r3
		buf[0] = tmp[0];
    25f4:	783b      	ldrb	r3, [r7, #0]
    25f6:	9a03      	ldr	r2, [sp, #12]
    25f8:	7013      	strb	r3, [r2, #0]
	if (result != N_OK) {
    25fa:	2801      	cmp	r0, #1
    25fc:	d011      	beq.n	2622 <nm_spi_read_block+0x102>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
    25fe:	4a1c      	ldr	r2, [pc, #112]	; (2670 <nm_spi_read_block+0x150>)
    2600:	4910      	ldr	r1, [pc, #64]	; (2644 <nm_spi_read_block+0x124>)
    2602:	4811      	ldr	r0, [pc, #68]	; (2648 <nm_spi_read_block+0x128>)
    2604:	4b11      	ldr	r3, [pc, #68]	; (264c <nm_spi_read_block+0x12c>)
    2606:	4798      	blx	r3
    2608:	481a      	ldr	r0, [pc, #104]	; (2674 <nm_spi_read_block+0x154>)
    260a:	4b1b      	ldr	r3, [pc, #108]	; (2678 <nm_spi_read_block+0x158>)
    260c:	4798      	blx	r3
    260e:	200d      	movs	r0, #13
    2610:	4b10      	ldr	r3, [pc, #64]	; (2654 <nm_spi_read_block+0x134>)
    2612:	4798      	blx	r3
    2614:	e7aa      	b.n	256c <nm_spi_read_block+0x4c>
		result = spi_data_read(buf, size,0);
    2616:	0022      	movs	r2, r4
    2618:	0031      	movs	r1, r6
    261a:	9803      	ldr	r0, [sp, #12]
    261c:	4b13      	ldr	r3, [pc, #76]	; (266c <nm_spi_read_block+0x14c>)
    261e:	4798      	blx	r3
    2620:	e7eb      	b.n	25fa <nm_spi_read_block+0xda>
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    2622:	2000      	movs	r0, #0
    2624:	e001      	b.n	262a <nm_spi_read_block+0x10a>
	else s8Ret = M2M_ERR_BUS_FAIL;
    2626:	2006      	movs	r0, #6
    2628:	4240      	negs	r0, r0

	return s8Ret;
}
    262a:	b007      	add	sp, #28
    262c:	bc3c      	pop	{r2, r3, r4, r5}
    262e:	4690      	mov	r8, r2
    2630:	4699      	mov	r9, r3
    2632:	46a2      	mov	sl, r4
    2634:	46ab      	mov	fp, r5
    2636:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2638:	00001d45 	.word	0x00001d45
    263c:	00001ee5 	.word	0x00001ee5
    2640:	00000463 	.word	0x00000463
    2644:	00008760 	.word	0x00008760
    2648:	00008028 	.word	0x00008028
    264c:	00006c7d 	.word	0x00006c7d
    2650:	0000897c 	.word	0x0000897c
    2654:	00006cb1 	.word	0x00006cb1
    2658:	00000195 	.word	0x00000195
    265c:	00000484 	.word	0x00000484
    2660:	000089dc 	.word	0x000089dc
    2664:	0000045d 	.word	0x0000045d
    2668:	0000894c 	.word	0x0000894c
    266c:	00001fb9 	.word	0x00001fb9
    2670:	00000473 	.word	0x00000473
    2674:	000089b4 	.word	0x000089b4
    2678:	00006d99 	.word	0x00006d99

0000267c <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    267c:	b5f0      	push	{r4, r5, r6, r7, lr}
    267e:	46de      	mov	lr, fp
    2680:	4647      	mov	r7, r8
    2682:	b580      	push	{r7, lr}
    2684:	b089      	sub	sp, #36	; 0x24
    2686:	9004      	str	r0, [sp, #16]
    2688:	468b      	mov	fp, r1
    268a:	9203      	str	r2, [sp, #12]
    268c:	260a      	movs	r6, #10
    268e:	2780      	movs	r7, #128	; 0x80
    2690:	01bf      	lsls	r7, r7, #6
    2692:	466b      	mov	r3, sp
    2694:	82df      	strh	r7, [r3, #22]
    2696:	0035      	movs	r5, r6
    2698:	e02d      	b.n	26f6 <nm_spi_write_block+0x7a>
		size = 2;
    269a:	3301      	adds	r3, #1
    269c:	9303      	str	r3, [sp, #12]
    269e:	e02d      	b.n	26fc <nm_spi_write_block+0x80>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
    26a0:	4a83      	ldr	r2, [pc, #524]	; (28b0 <nm_spi_write_block+0x234>)
    26a2:	4984      	ldr	r1, [pc, #528]	; (28b4 <nm_spi_write_block+0x238>)
    26a4:	4884      	ldr	r0, [pc, #528]	; (28b8 <nm_spi_write_block+0x23c>)
    26a6:	4c85      	ldr	r4, [pc, #532]	; (28bc <nm_spi_write_block+0x240>)
    26a8:	47a0      	blx	r4
    26aa:	0031      	movs	r1, r6
    26ac:	4884      	ldr	r0, [pc, #528]	; (28c0 <nm_spi_write_block+0x244>)
    26ae:	47a0      	blx	r4
    26b0:	200d      	movs	r0, #13
    26b2:	4b84      	ldr	r3, [pc, #528]	; (28c4 <nm_spi_write_block+0x248>)
    26b4:	4798      	blx	r3
		nm_bsp_sleep(1);
    26b6:	2001      	movs	r0, #1
    26b8:	4c83      	ldr	r4, [pc, #524]	; (28c8 <nm_spi_write_block+0x24c>)
    26ba:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    26bc:	2300      	movs	r3, #0
    26be:	9300      	str	r3, [sp, #0]
    26c0:	2200      	movs	r2, #0
    26c2:	2100      	movs	r1, #0
    26c4:	20cf      	movs	r0, #207	; 0xcf
    26c6:	4e81      	ldr	r6, [pc, #516]	; (28cc <nm_spi_write_block+0x250>)
    26c8:	47b0      	blx	r6
		spi_cmd_rsp(CMD_RESET);
    26ca:	20cf      	movs	r0, #207	; 0xcf
    26cc:	4b80      	ldr	r3, [pc, #512]	; (28d0 <nm_spi_write_block+0x254>)
    26ce:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    26d0:	4a80      	ldr	r2, [pc, #512]	; (28d4 <nm_spi_write_block+0x258>)
    26d2:	4978      	ldr	r1, [pc, #480]	; (28b4 <nm_spi_write_block+0x238>)
    26d4:	4878      	ldr	r0, [pc, #480]	; (28b8 <nm_spi_write_block+0x23c>)
    26d6:	4e79      	ldr	r6, [pc, #484]	; (28bc <nm_spi_write_block+0x240>)
    26d8:	47b0      	blx	r6
    26da:	9b03      	ldr	r3, [sp, #12]
    26dc:	9a04      	ldr	r2, [sp, #16]
    26de:	0029      	movs	r1, r5
    26e0:	487d      	ldr	r0, [pc, #500]	; (28d8 <nm_spi_write_block+0x25c>)
    26e2:	47b0      	blx	r6
    26e4:	200d      	movs	r0, #13
    26e6:	4b77      	ldr	r3, [pc, #476]	; (28c4 <nm_spi_write_block+0x248>)
    26e8:	4798      	blx	r3
		nm_bsp_sleep(1);
    26ea:	2001      	movs	r0, #1
    26ec:	47a0      	blx	r4
    26ee:	3d01      	subs	r5, #1
		if(retry) goto _RETRY_;
    26f0:	2d00      	cmp	r5, #0
    26f2:	d100      	bne.n	26f6 <nm_spi_write_block+0x7a>
    26f4:	e0d5      	b.n	28a2 <nm_spi_write_block+0x226>
	if (size == 1)
    26f6:	9b03      	ldr	r3, [sp, #12]
    26f8:	2b01      	cmp	r3, #1
    26fa:	d0ce      	beq.n	269a <nm_spi_write_block+0x1e>
	result = spi_cmd(cmd, addr, 0, size,0);
    26fc:	2300      	movs	r3, #0
    26fe:	9300      	str	r3, [sp, #0]
    2700:	9b03      	ldr	r3, [sp, #12]
    2702:	2200      	movs	r2, #0
    2704:	9e04      	ldr	r6, [sp, #16]
    2706:	0031      	movs	r1, r6
    2708:	20c7      	movs	r0, #199	; 0xc7
    270a:	4c70      	ldr	r4, [pc, #448]	; (28cc <nm_spi_write_block+0x250>)
    270c:	47a0      	blx	r4
	if (result != N_OK) {
    270e:	2801      	cmp	r0, #1
    2710:	d1c6      	bne.n	26a0 <nm_spi_write_block+0x24>
	result = spi_cmd_rsp(cmd);
    2712:	20c7      	movs	r0, #199	; 0xc7
    2714:	4b6e      	ldr	r3, [pc, #440]	; (28d0 <nm_spi_write_block+0x254>)
    2716:	4798      	blx	r3
	if (result != N_OK) {
    2718:	2801      	cmp	r0, #1
    271a:	d00c      	beq.n	2736 <nm_spi_write_block+0xba>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
    271c:	22f4      	movs	r2, #244	; 0xf4
    271e:	0092      	lsls	r2, r2, #2
    2720:	4964      	ldr	r1, [pc, #400]	; (28b4 <nm_spi_write_block+0x238>)
    2722:	4865      	ldr	r0, [pc, #404]	; (28b8 <nm_spi_write_block+0x23c>)
    2724:	4c65      	ldr	r4, [pc, #404]	; (28bc <nm_spi_write_block+0x240>)
    2726:	47a0      	blx	r4
    2728:	9904      	ldr	r1, [sp, #16]
    272a:	486c      	ldr	r0, [pc, #432]	; (28dc <nm_spi_write_block+0x260>)
    272c:	47a0      	blx	r4
    272e:	200d      	movs	r0, #13
    2730:	4b64      	ldr	r3, [pc, #400]	; (28c4 <nm_spi_write_block+0x248>)
    2732:	4798      	blx	r3
    2734:	e7bf      	b.n	26b6 <nm_spi_write_block+0x3a>
	uint8 cmd, order, crc[2] = {0};
    2736:	2200      	movs	r2, #0
    2738:	ab07      	add	r3, sp, #28
    273a:	801a      	strh	r2, [r3, #0]
    273c:	9c03      	ldr	r4, [sp, #12]
	ix = 0;
    273e:	2600      	movs	r6, #0
				order = 0x1;
    2740:	46a8      	mov	r8, r5
    2742:	0035      	movs	r5, r6
    2744:	0026      	movs	r6, r4
    2746:	e021      	b.n	278c <nm_spi_write_block+0x110>
				order = 0x2;
    2748:	2300      	movs	r3, #0
    274a:	42b7      	cmp	r7, r6
    274c:	415b      	adcs	r3, r3
    274e:	3302      	adds	r3, #2
		cmd |= order;
    2750:	200b      	movs	r0, #11
    2752:	aa04      	add	r2, sp, #16
    2754:	4694      	mov	ip, r2
    2756:	4460      	add	r0, ip
    2758:	2210      	movs	r2, #16
    275a:	4252      	negs	r2, r2
    275c:	4313      	orrs	r3, r2
    275e:	7003      	strb	r3, [r0, #0]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
    2760:	2101      	movs	r1, #1
    2762:	4b5f      	ldr	r3, [pc, #380]	; (28e0 <nm_spi_write_block+0x264>)
    2764:	4798      	blx	r3
    2766:	2800      	cmp	r0, #0
    2768:	d11d      	bne.n	27a6 <nm_spi_write_block+0x12a>
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
    276a:	465b      	mov	r3, fp
    276c:	1958      	adds	r0, r3, r5
    276e:	0021      	movs	r1, r4
    2770:	4b5b      	ldr	r3, [pc, #364]	; (28e0 <nm_spi_write_block+0x264>)
    2772:	4798      	blx	r3
    2774:	2800      	cmp	r0, #0
    2776:	d130      	bne.n	27da <nm_spi_write_block+0x15e>
		if (!gu8Crc_off) {
    2778:	4b5a      	ldr	r3, [pc, #360]	; (28e4 <nm_spi_write_block+0x268>)
    277a:	781b      	ldrb	r3, [r3, #0]
    277c:	2b00      	cmp	r3, #0
    277e:	d039      	beq.n	27f4 <nm_spi_write_block+0x178>
		ix += nbytes;
    2780:	1965      	adds	r5, r4, r5
    2782:	b22d      	sxth	r5, r5
		sz -= nbytes;
    2784:	1b36      	subs	r6, r6, r4
    2786:	b2b6      	uxth	r6, r6
	} while (sz);
    2788:	2e00      	cmp	r6, #0
    278a:	d053      	beq.n	2834 <nm_spi_write_block+0x1b8>
    278c:	1c34      	adds	r4, r6, #0
    278e:	42be      	cmp	r6, r7
    2790:	d901      	bls.n	2796 <nm_spi_write_block+0x11a>
    2792:	466b      	mov	r3, sp
    2794:	8adc      	ldrh	r4, [r3, #22]
    2796:	b2a4      	uxth	r4, r4
		if (ix == 0)  {
    2798:	2d00      	cmp	r5, #0
    279a:	d1d5      	bne.n	2748 <nm_spi_write_block+0xcc>
				order = 0x3;
    279c:	2303      	movs	r3, #3
			if (sz <= DATA_PKT_SZ)
    279e:	42be      	cmp	r6, r7
    27a0:	d9d6      	bls.n	2750 <nm_spi_write_block+0xd4>
				order = 0x1;
    27a2:	3b02      	subs	r3, #2
    27a4:	e7d4      	b.n	2750 <nm_spi_write_block+0xd4>
    27a6:	4645      	mov	r5, r8
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
    27a8:	22d4      	movs	r2, #212	; 0xd4
    27aa:	0092      	lsls	r2, r2, #2
    27ac:	494e      	ldr	r1, [pc, #312]	; (28e8 <nm_spi_write_block+0x26c>)
    27ae:	4842      	ldr	r0, [pc, #264]	; (28b8 <nm_spi_write_block+0x23c>)
    27b0:	4b42      	ldr	r3, [pc, #264]	; (28bc <nm_spi_write_block+0x240>)
    27b2:	4798      	blx	r3
    27b4:	484d      	ldr	r0, [pc, #308]	; (28ec <nm_spi_write_block+0x270>)
    27b6:	4b4e      	ldr	r3, [pc, #312]	; (28f0 <nm_spi_write_block+0x274>)
    27b8:	4798      	blx	r3
    27ba:	200d      	movs	r0, #13
    27bc:	4b41      	ldr	r3, [pc, #260]	; (28c4 <nm_spi_write_block+0x248>)
    27be:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    27c0:	22f8      	movs	r2, #248	; 0xf8
    27c2:	0092      	lsls	r2, r2, #2
    27c4:	493b      	ldr	r1, [pc, #236]	; (28b4 <nm_spi_write_block+0x238>)
    27c6:	483c      	ldr	r0, [pc, #240]	; (28b8 <nm_spi_write_block+0x23c>)
    27c8:	4b3c      	ldr	r3, [pc, #240]	; (28bc <nm_spi_write_block+0x240>)
    27ca:	4798      	blx	r3
    27cc:	4849      	ldr	r0, [pc, #292]	; (28f4 <nm_spi_write_block+0x278>)
    27ce:	4b48      	ldr	r3, [pc, #288]	; (28f0 <nm_spi_write_block+0x274>)
    27d0:	4798      	blx	r3
    27d2:	200d      	movs	r0, #13
    27d4:	4b3b      	ldr	r3, [pc, #236]	; (28c4 <nm_spi_write_block+0x248>)
    27d6:	4798      	blx	r3
    27d8:	e76d      	b.n	26b6 <nm_spi_write_block+0x3a>
    27da:	4645      	mov	r5, r8
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
    27dc:	4a46      	ldr	r2, [pc, #280]	; (28f8 <nm_spi_write_block+0x27c>)
    27de:	4942      	ldr	r1, [pc, #264]	; (28e8 <nm_spi_write_block+0x26c>)
    27e0:	4835      	ldr	r0, [pc, #212]	; (28b8 <nm_spi_write_block+0x23c>)
    27e2:	4b36      	ldr	r3, [pc, #216]	; (28bc <nm_spi_write_block+0x240>)
    27e4:	4798      	blx	r3
    27e6:	4845      	ldr	r0, [pc, #276]	; (28fc <nm_spi_write_block+0x280>)
    27e8:	4b41      	ldr	r3, [pc, #260]	; (28f0 <nm_spi_write_block+0x274>)
    27ea:	4798      	blx	r3
    27ec:	200d      	movs	r0, #13
    27ee:	4b35      	ldr	r3, [pc, #212]	; (28c4 <nm_spi_write_block+0x248>)
    27f0:	4798      	blx	r3
    27f2:	e7e5      	b.n	27c0 <nm_spi_write_block+0x144>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
    27f4:	2102      	movs	r1, #2
    27f6:	a807      	add	r0, sp, #28
    27f8:	4b39      	ldr	r3, [pc, #228]	; (28e0 <nm_spi_write_block+0x264>)
    27fa:	4798      	blx	r3
    27fc:	2800      	cmp	r0, #0
    27fe:	d0bf      	beq.n	2780 <nm_spi_write_block+0x104>
    2800:	4645      	mov	r5, r8
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
    2802:	4a3f      	ldr	r2, [pc, #252]	; (2900 <nm_spi_write_block+0x284>)
    2804:	4938      	ldr	r1, [pc, #224]	; (28e8 <nm_spi_write_block+0x26c>)
    2806:	482c      	ldr	r0, [pc, #176]	; (28b8 <nm_spi_write_block+0x23c>)
    2808:	4b2c      	ldr	r3, [pc, #176]	; (28bc <nm_spi_write_block+0x240>)
    280a:	4798      	blx	r3
    280c:	483d      	ldr	r0, [pc, #244]	; (2904 <nm_spi_write_block+0x288>)
    280e:	4b38      	ldr	r3, [pc, #224]	; (28f0 <nm_spi_write_block+0x274>)
    2810:	4798      	blx	r3
    2812:	200d      	movs	r0, #13
    2814:	4b2b      	ldr	r3, [pc, #172]	; (28c4 <nm_spi_write_block+0x248>)
    2816:	4798      	blx	r3
    2818:	e7d2      	b.n	27c0 <nm_spi_write_block+0x144>
		M2M_ERR("[nmi spi]: Failed bus error...\n");
    281a:	223c      	movs	r2, #60	; 0x3c
    281c:	32ff      	adds	r2, #255	; 0xff
    281e:	493a      	ldr	r1, [pc, #232]	; (2908 <nm_spi_write_block+0x28c>)
    2820:	4825      	ldr	r0, [pc, #148]	; (28b8 <nm_spi_write_block+0x23c>)
    2822:	4b26      	ldr	r3, [pc, #152]	; (28bc <nm_spi_write_block+0x240>)
    2824:	4798      	blx	r3
    2826:	4839      	ldr	r0, [pc, #228]	; (290c <nm_spi_write_block+0x290>)
    2828:	4b31      	ldr	r3, [pc, #196]	; (28f0 <nm_spi_write_block+0x274>)
    282a:	4798      	blx	r3
    282c:	200d      	movs	r0, #13
    282e:	4b25      	ldr	r3, [pc, #148]	; (28c4 <nm_spi_write_block+0x248>)
    2830:	4798      	blx	r3
    2832:	e027      	b.n	2884 <nm_spi_write_block+0x208>
    2834:	4645      	mov	r5, r8
    if (!gu8Crc_off)
    2836:	4b2b      	ldr	r3, [pc, #172]	; (28e4 <nm_spi_write_block+0x268>)
    2838:	781c      	ldrb	r4, [r3, #0]
		len = 3;
    283a:	1e63      	subs	r3, r4, #1
    283c:	419c      	sbcs	r4, r3
    283e:	3402      	adds	r4, #2
	if (M2M_SUCCESS != nmi_spi_read(&rsp[0], len)) {
    2840:	b2a1      	uxth	r1, r4
    2842:	a807      	add	r0, sp, #28
    2844:	4b32      	ldr	r3, [pc, #200]	; (2910 <nm_spi_write_block+0x294>)
    2846:	4798      	blx	r3
    2848:	2800      	cmp	r0, #0
    284a:	d1e6      	bne.n	281a <nm_spi_write_block+0x19e>
	if((rsp[len-1] != 0)||(rsp[len-2] != 0xC3))
    284c:	ab08      	add	r3, sp, #32
    284e:	191b      	adds	r3, r3, r4
    2850:	3b05      	subs	r3, #5
    2852:	781b      	ldrb	r3, [r3, #0]
    2854:	2b00      	cmp	r3, #0
    2856:	d106      	bne.n	2866 <nm_spi_write_block+0x1ea>
    2858:	ab08      	add	r3, sp, #32
    285a:	469c      	mov	ip, r3
    285c:	4464      	add	r4, ip
    285e:	3c06      	subs	r4, #6
    2860:	7823      	ldrb	r3, [r4, #0]
    2862:	2bc3      	cmp	r3, #195	; 0xc3
    2864:	d01b      	beq.n	289e <nm_spi_write_block+0x222>
		M2M_ERR("[nmi spi]: Failed data response read, %x %x %x\n",rsp[0],rsp[1],rsp[2]);
    2866:	22a1      	movs	r2, #161	; 0xa1
    2868:	0052      	lsls	r2, r2, #1
    286a:	4927      	ldr	r1, [pc, #156]	; (2908 <nm_spi_write_block+0x28c>)
    286c:	4812      	ldr	r0, [pc, #72]	; (28b8 <nm_spi_write_block+0x23c>)
    286e:	4c13      	ldr	r4, [pc, #76]	; (28bc <nm_spi_write_block+0x240>)
    2870:	47a0      	blx	r4
    2872:	a907      	add	r1, sp, #28
    2874:	788b      	ldrb	r3, [r1, #2]
    2876:	784a      	ldrb	r2, [r1, #1]
    2878:	7809      	ldrb	r1, [r1, #0]
    287a:	4826      	ldr	r0, [pc, #152]	; (2914 <nm_spi_write_block+0x298>)
    287c:	47a0      	blx	r4
    287e:	200d      	movs	r0, #13
    2880:	4b10      	ldr	r3, [pc, #64]	; (28c4 <nm_spi_write_block+0x248>)
    2882:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    2884:	22fa      	movs	r2, #250	; 0xfa
    2886:	0092      	lsls	r2, r2, #2
    2888:	490a      	ldr	r1, [pc, #40]	; (28b4 <nm_spi_write_block+0x238>)
    288a:	480b      	ldr	r0, [pc, #44]	; (28b8 <nm_spi_write_block+0x23c>)
    288c:	4b0b      	ldr	r3, [pc, #44]	; (28bc <nm_spi_write_block+0x240>)
    288e:	4798      	blx	r3
    2890:	4818      	ldr	r0, [pc, #96]	; (28f4 <nm_spi_write_block+0x278>)
    2892:	4b17      	ldr	r3, [pc, #92]	; (28f0 <nm_spi_write_block+0x274>)
    2894:	4798      	blx	r3
    2896:	200d      	movs	r0, #13
    2898:	4b0a      	ldr	r3, [pc, #40]	; (28c4 <nm_spi_write_block+0x248>)
    289a:	4798      	blx	r3
    289c:	e70b      	b.n	26b6 <nm_spi_write_block+0x3a>
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    289e:	2000      	movs	r0, #0
    28a0:	e001      	b.n	28a6 <nm_spi_write_block+0x22a>
	else s8Ret = M2M_ERR_BUS_FAIL;
    28a2:	2006      	movs	r0, #6
    28a4:	4240      	negs	r0, r0

	return s8Ret;
}
    28a6:	b009      	add	sp, #36	; 0x24
    28a8:	bc0c      	pop	{r2, r3}
    28aa:	4690      	mov	r8, r2
    28ac:	469b      	mov	fp, r3
    28ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    28b0:	000003ca 	.word	0x000003ca
    28b4:	00008740 	.word	0x00008740
    28b8:	00008028 	.word	0x00008028
    28bc:	00006c7d 	.word	0x00006c7d
    28c0:	000089f8 	.word	0x000089f8
    28c4:	00006cb1 	.word	0x00006cb1
    28c8:	00000195 	.word	0x00000195
    28cc:	00001d45 	.word	0x00001d45
    28d0:	00001ee5 	.word	0x00001ee5
    28d4:	000003f2 	.word	0x000003f2
    28d8:	000089dc 	.word	0x000089dc
    28dc:	00008a28 	.word	0x00008a28
    28e0:	00001d25 	.word	0x00001d25
    28e4:	200000dc 	.word	0x200000dc
    28e8:	00008720 	.word	0x00008720
    28ec:	00008a60 	.word	0x00008a60
    28f0:	00006d99 	.word	0x00006d99
    28f4:	00008b54 	.word	0x00008b54
    28f8:	00000359 	.word	0x00000359
    28fc:	00008a98 	.word	0x00008a98
    2900:	00000363 	.word	0x00000363
    2904:	00008acc 	.word	0x00008acc
    2908:	000086f4 	.word	0x000086f4
    290c:	00008b04 	.word	0x00008b04
    2910:	00001ec5 	.word	0x00001ec5
    2914:	00008b24 	.word	0x00008b24

00002918 <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
    2918:	b5f0      	push	{r4, r5, r6, r7, lr}
    291a:	46de      	mov	lr, fp
    291c:	4657      	mov	r7, sl
    291e:	464e      	mov	r6, r9
    2920:	4645      	mov	r5, r8
    2922:	b5e0      	push	{r5, r6, r7, lr}
    2924:	b085      	sub	sp, #20
    2926:	9001      	str	r0, [sp, #4]
    2928:	000e      	movs	r6, r1
    292a:	9202      	str	r2, [sp, #8]
    292c:	001d      	movs	r5, r3
    292e:	ab0e      	add	r3, sp, #56	; 0x38
    2930:	881c      	ldrh	r4, [r3, #0]
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
    2932:	2c00      	cmp	r4, #0
    2934:	d064      	beq.n	2a00 <Socket_ReadSocketData+0xe8>
    2936:	0103      	lsls	r3, r0, #4
    2938:	4935      	ldr	r1, [pc, #212]	; (2a10 <Socket_ReadSocketData+0xf8>)
    293a:	585b      	ldr	r3, [r3, r1]
    293c:	2b00      	cmp	r3, #0
    293e:	d05f      	beq.n	2a00 <Socket_ReadSocketData+0xe8>
    2940:	0101      	lsls	r1, r0, #4
    2942:	4b33      	ldr	r3, [pc, #204]	; (2a10 <Socket_ReadSocketData+0xf8>)
    2944:	185b      	adds	r3, r3, r1
    2946:	889b      	ldrh	r3, [r3, #4]
    2948:	b29b      	uxth	r3, r3
    294a:	2b00      	cmp	r3, #0
    294c:	d058      	beq.n	2a00 <Socket_ReadSocketData+0xe8>
    294e:	4b30      	ldr	r3, [pc, #192]	; (2a10 <Socket_ReadSocketData+0xf8>)
    2950:	185b      	adds	r3, r3, r1
    2952:	7a9b      	ldrb	r3, [r3, #10]
    2954:	2b01      	cmp	r3, #1
    2956:	d153      	bne.n	2a00 <Socket_ReadSocketData+0xe8>
		uint32	u32Address = u32StartAddress;
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
    2958:	80f4      	strh	r4, [r6, #6]
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    295a:	4b2d      	ldr	r3, [pc, #180]	; (2a10 <Socket_ReadSocketData+0xf8>)
    295c:	469b      	mov	fp, r3
    295e:	448b      	add	fp, r1
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);

				u16ReadCount -= u16Read;
				u32Address += u16Read;

				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    2960:	465b      	mov	r3, fp
    2962:	220a      	movs	r2, #10
    2964:	4690      	mov	r8, r2
    2966:	44d8      	add	r8, fp
    2968:	468a      	mov	sl, r1
    296a:	9500      	str	r5, [sp, #0]
    296c:	9303      	str	r3, [sp, #12]
    296e:	e015      	b.n	299c <Socket_ReadSocketData+0x84>
    2970:	0025      	movs	r5, r4
			u8SetRxDone = 1;
    2972:	2301      	movs	r3, #1
    2974:	e01c      	b.n	29b0 <Socket_ReadSocketData+0x98>
				{
					M2M_DBG("Application Closed Socket While Rx Is not Complete\n");
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    2976:	3301      	adds	r3, #1
    2978:	2200      	movs	r2, #0
    297a:	2100      	movs	r1, #0
    297c:	2000      	movs	r0, #0
    297e:	4c25      	ldr	r4, [pc, #148]	; (2a14 <Socket_ReadSocketData+0xfc>)
    2980:	47a0      	blx	r4
    2982:	e03d      	b.n	2a00 <Socket_ReadSocketData+0xe8>
					break;
				}
			}
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
    2984:	4824      	ldr	r0, [pc, #144]	; (2a18 <Socket_ReadSocketData+0x100>)
    2986:	4d25      	ldr	r5, [pc, #148]	; (2a1c <Socket_ReadSocketData+0x104>)
    2988:	47a8      	blx	r5
    298a:	0021      	movs	r1, r4
    298c:	4824      	ldr	r0, [pc, #144]	; (2a20 <Socket_ReadSocketData+0x108>)
    298e:	47a8      	blx	r5
    2990:	200d      	movs	r0, #13
    2992:	4b24      	ldr	r3, [pc, #144]	; (2a24 <Socket_ReadSocketData+0x10c>)
    2994:	4798      	blx	r3
				break;
    2996:	e033      	b.n	2a00 <Socket_ReadSocketData+0xe8>
			}
		}while(u16ReadCount != 0);
    2998:	2c00      	cmp	r4, #0
    299a:	d031      	beq.n	2a00 <Socket_ReadSocketData+0xe8>
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    299c:	465b      	mov	r3, fp
    299e:	889b      	ldrh	r3, [r3, #4]
    29a0:	1ae3      	subs	r3, r4, r3
			if(s16Diff > 0)
    29a2:	b21b      	sxth	r3, r3
    29a4:	2b00      	cmp	r3, #0
    29a6:	dde3      	ble.n	2970 <Socket_ReadSocketData+0x58>
				u16Read		= gastrSockets[sock].u16UserBufferSize;
    29a8:	9b03      	ldr	r3, [sp, #12]
    29aa:	889d      	ldrh	r5, [r3, #4]
    29ac:	b2ad      	uxth	r5, r5
				u8SetRxDone = 0;
    29ae:	2300      	movs	r3, #0
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
    29b0:	4a17      	ldr	r2, [pc, #92]	; (2a10 <Socket_ReadSocketData+0xf8>)
    29b2:	4651      	mov	r1, sl
    29b4:	5889      	ldr	r1, [r1, r2]
    29b6:	002a      	movs	r2, r5
    29b8:	9800      	ldr	r0, [sp, #0]
    29ba:	4f16      	ldr	r7, [pc, #88]	; (2a14 <Socket_ReadSocketData+0xfc>)
    29bc:	47b8      	blx	r7
    29be:	2800      	cmp	r0, #0
    29c0:	d1e0      	bne.n	2984 <Socket_ReadSocketData+0x6c>
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
    29c2:	4b13      	ldr	r3, [pc, #76]	; (2a10 <Socket_ReadSocketData+0xf8>)
    29c4:	4652      	mov	r2, sl
    29c6:	58d3      	ldr	r3, [r2, r3]
    29c8:	6033      	str	r3, [r6, #0]
				pstrRecv->s16BufferSize		= u16Read;
    29ca:	80b5      	strh	r5, [r6, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
    29cc:	88f3      	ldrh	r3, [r6, #6]
    29ce:	1b5b      	subs	r3, r3, r5
    29d0:	80f3      	strh	r3, [r6, #6]
				if (gpfAppSocketCb)
    29d2:	4b15      	ldr	r3, [pc, #84]	; (2a28 <Socket_ReadSocketData+0x110>)
    29d4:	681b      	ldr	r3, [r3, #0]
    29d6:	2b00      	cmp	r3, #0
    29d8:	d005      	beq.n	29e6 <Socket_ReadSocketData+0xce>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
    29da:	4b13      	ldr	r3, [pc, #76]	; (2a28 <Socket_ReadSocketData+0x110>)
    29dc:	681b      	ldr	r3, [r3, #0]
    29de:	0032      	movs	r2, r6
    29e0:	9902      	ldr	r1, [sp, #8]
    29e2:	9801      	ldr	r0, [sp, #4]
    29e4:	4798      	blx	r3
				u16ReadCount -= u16Read;
    29e6:	1b64      	subs	r4, r4, r5
    29e8:	b2a4      	uxth	r4, r4
				u32Address += u16Read;
    29ea:	9b00      	ldr	r3, [sp, #0]
    29ec:	469c      	mov	ip, r3
    29ee:	44ac      	add	ip, r5
    29f0:	4663      	mov	r3, ip
    29f2:	9300      	str	r3, [sp, #0]
				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    29f4:	4643      	mov	r3, r8
    29f6:	781b      	ldrb	r3, [r3, #0]
    29f8:	2b00      	cmp	r3, #0
    29fa:	d1cd      	bne.n	2998 <Socket_ReadSocketData+0x80>
    29fc:	2c00      	cmp	r4, #0
    29fe:	d1ba      	bne.n	2976 <Socket_ReadSocketData+0x5e>
	}
}
    2a00:	b005      	add	sp, #20
    2a02:	bc3c      	pop	{r2, r3, r4, r5}
    2a04:	4690      	mov	r8, r2
    2a06:	4699      	mov	r9, r3
    2a08:	46a2      	mov	sl, r4
    2a0a:	46ab      	mov	fp, r5
    2a0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a0e:	46c0      	nop			; (mov r8, r8)
    2a10:	200002e8 	.word	0x200002e8
    2a14:	00000cb9 	.word	0x00000cb9
    2a18:	00008358 	.word	0x00008358
    2a1c:	00006c7d 	.word	0x00006c7d
    2a20:	00008dbc 	.word	0x00008dbc
    2a24:	00006cb1 	.word	0x00006cb1
    2a28:	20000398 	.word	0x20000398

00002a2c <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{	
    2a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a2e:	46d6      	mov	lr, sl
    2a30:	464f      	mov	r7, r9
    2a32:	4646      	mov	r6, r8
    2a34:	b5c0      	push	{r6, r7, lr}
    2a36:	b09a      	sub	sp, #104	; 0x68
    2a38:	000d      	movs	r5, r1
    2a3a:	0014      	movs	r4, r2
	if((u8OpCode == SOCKET_CMD_BIND) || (u8OpCode == SOCKET_CMD_SSL_BIND))
    2a3c:	2841      	cmp	r0, #65	; 0x41
    2a3e:	d039      	beq.n	2ab4 <m2m_ip_cb+0x88>
    2a40:	2854      	cmp	r0, #84	; 0x54
    2a42:	d037      	beq.n	2ab4 <m2m_ip_cb+0x88>
			strBind.status = strBindReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
    2a44:	2842      	cmp	r0, #66	; 0x42
    2a46:	d053      	beq.n	2af0 <m2m_ip_cb+0xc4>
			strListen.status = strListenReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
		}
	}
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
    2a48:	2843      	cmp	r0, #67	; 0x43
    2a4a:	d06a      	beq.n	2b22 <m2m_ip_cb+0xf6>
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
    2a4c:	2844      	cmp	r0, #68	; 0x44
    2a4e:	d100      	bne.n	2a52 <m2m_ip_cb+0x26>
    2a50:	e0af      	b.n	2bb2 <m2m_ip_cb+0x186>
    2a52:	284b      	cmp	r0, #75	; 0x4b
    2a54:	d100      	bne.n	2a58 <m2m_ip_cb+0x2c>
    2a56:	e0ac      	b.n	2bb2 <m2m_ip_cb+0x186>
			}
			if(gpfAppSocketCb)
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
		}
	}
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
    2a58:	284a      	cmp	r0, #74	; 0x4a
    2a5a:	d100      	bne.n	2a5e <m2m_ip_cb+0x32>
    2a5c:	e0cf      	b.n	2bfe <m2m_ip_cb+0x1d2>
		{
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
    2a5e:	2846      	cmp	r0, #70	; 0x46
    2a60:	d100      	bne.n	2a64 <m2m_ip_cb+0x38>
    2a62:	e0e5      	b.n	2c30 <m2m_ip_cb+0x204>
    2a64:	2848      	cmp	r0, #72	; 0x48
    2a66:	d100      	bne.n	2a6a <m2m_ip_cb+0x3e>
    2a68:	e10e      	b.n	2c88 <m2m_ip_cb+0x25c>
    2a6a:	284d      	cmp	r0, #77	; 0x4d
    2a6c:	d100      	bne.n	2a70 <m2m_ip_cb+0x44>
    2a6e:	e0dc      	b.n	2c2a <m2m_ip_cb+0x1fe>
						M2M_DBG("hif_receive Fail\n");
				}
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    2a70:	2845      	cmp	r0, #69	; 0x45
    2a72:	d100      	bne.n	2a76 <m2m_ip_cb+0x4a>
    2a74:	e12c      	b.n	2cd0 <m2m_ip_cb+0x2a4>
    2a76:	2847      	cmp	r0, #71	; 0x47
    2a78:	d100      	bne.n	2a7c <m2m_ip_cb+0x50>
    2a7a:	e14d      	b.n	2d18 <m2m_ip_cb+0x2ec>
	{
		SOCKET			sock;
		sint16			s16Rcvd;
		tstrSendReply	strReply;
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    2a7c:	2507      	movs	r5, #7
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    2a7e:	284c      	cmp	r0, #76	; 0x4c
    2a80:	d100      	bne.n	2a84 <m2m_ip_cb+0x58>
    2a82:	e126      	b.n	2cd2 <m2m_ip_cb+0x2a6>
			{
				M2M_DBG("Discard send callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
			}
		}
	}
	else if(u8OpCode == SOCKET_CMD_PING)
    2a84:	2852      	cmp	r0, #82	; 0x52
    2a86:	d12d      	bne.n	2ae4 <m2m_ip_cb+0xb8>
	{
		tstrPingReply	strPingReply;
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
    2a88:	2301      	movs	r3, #1
    2a8a:	2214      	movs	r2, #20
    2a8c:	a909      	add	r1, sp, #36	; 0x24
    2a8e:	0020      	movs	r0, r4
    2a90:	4ca2      	ldr	r4, [pc, #648]	; (2d1c <m2m_ip_cb+0x2f0>)
    2a92:	47a0      	blx	r4
    2a94:	2800      	cmp	r0, #0
    2a96:	d125      	bne.n	2ae4 <m2m_ip_cb+0xb8>
		{
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
    2a98:	4ba1      	ldr	r3, [pc, #644]	; (2d20 <m2m_ip_cb+0x2f4>)
    2a9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2a9c:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
    2a9e:	681b      	ldr	r3, [r3, #0]
    2aa0:	2b00      	cmp	r3, #0
    2aa2:	d01f      	beq.n	2ae4 <m2m_ip_cb+0xb8>
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
    2aa4:	4b9e      	ldr	r3, [pc, #632]	; (2d20 <m2m_ip_cb+0x2f4>)
    2aa6:	681c      	ldr	r4, [r3, #0]
    2aa8:	ab09      	add	r3, sp, #36	; 0x24
    2aaa:	7c1a      	ldrb	r2, [r3, #16]
    2aac:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2aae:	9809      	ldr	r0, [sp, #36]	; 0x24
    2ab0:	47a0      	blx	r4
			}
		}
	}
}
    2ab2:	e017      	b.n	2ae4 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
    2ab4:	2300      	movs	r3, #0
    2ab6:	2204      	movs	r2, #4
    2ab8:	a909      	add	r1, sp, #36	; 0x24
    2aba:	0020      	movs	r0, r4
    2abc:	4c97      	ldr	r4, [pc, #604]	; (2d1c <m2m_ip_cb+0x2f0>)
    2abe:	47a0      	blx	r4
    2ac0:	2800      	cmp	r0, #0
    2ac2:	d10f      	bne.n	2ae4 <m2m_ip_cb+0xb8>
			strBind.status = strBindReply.s8Status;
    2ac4:	ab09      	add	r3, sp, #36	; 0x24
    2ac6:	785a      	ldrb	r2, [r3, #1]
    2ac8:	ab05      	add	r3, sp, #20
    2aca:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    2acc:	4b95      	ldr	r3, [pc, #596]	; (2d24 <m2m_ip_cb+0x2f8>)
    2ace:	681b      	ldr	r3, [r3, #0]
    2ad0:	2b00      	cmp	r3, #0
    2ad2:	d007      	beq.n	2ae4 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
    2ad4:	4b93      	ldr	r3, [pc, #588]	; (2d24 <m2m_ip_cb+0x2f8>)
    2ad6:	681b      	ldr	r3, [r3, #0]
    2ad8:	aa09      	add	r2, sp, #36	; 0x24
    2ada:	2000      	movs	r0, #0
    2adc:	5610      	ldrsb	r0, [r2, r0]
    2ade:	aa05      	add	r2, sp, #20
    2ae0:	2101      	movs	r1, #1
    2ae2:	4798      	blx	r3
}
    2ae4:	b01a      	add	sp, #104	; 0x68
    2ae6:	bc1c      	pop	{r2, r3, r4}
    2ae8:	4690      	mov	r8, r2
    2aea:	4699      	mov	r9, r3
    2aec:	46a2      	mov	sl, r4
    2aee:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
    2af0:	2300      	movs	r3, #0
    2af2:	2204      	movs	r2, #4
    2af4:	a909      	add	r1, sp, #36	; 0x24
    2af6:	0020      	movs	r0, r4
    2af8:	4c88      	ldr	r4, [pc, #544]	; (2d1c <m2m_ip_cb+0x2f0>)
    2afa:	47a0      	blx	r4
    2afc:	2800      	cmp	r0, #0
    2afe:	d1f1      	bne.n	2ae4 <m2m_ip_cb+0xb8>
			strListen.status = strListenReply.s8Status;
    2b00:	ab09      	add	r3, sp, #36	; 0x24
    2b02:	785a      	ldrb	r2, [r3, #1]
    2b04:	ab05      	add	r3, sp, #20
    2b06:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    2b08:	4b86      	ldr	r3, [pc, #536]	; (2d24 <m2m_ip_cb+0x2f8>)
    2b0a:	681b      	ldr	r3, [r3, #0]
    2b0c:	2b00      	cmp	r3, #0
    2b0e:	d0e9      	beq.n	2ae4 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
    2b10:	4b84      	ldr	r3, [pc, #528]	; (2d24 <m2m_ip_cb+0x2f8>)
    2b12:	681b      	ldr	r3, [r3, #0]
    2b14:	aa09      	add	r2, sp, #36	; 0x24
    2b16:	2000      	movs	r0, #0
    2b18:	5610      	ldrsb	r0, [r2, r0]
    2b1a:	aa05      	add	r2, sp, #20
    2b1c:	2102      	movs	r1, #2
    2b1e:	4798      	blx	r3
    2b20:	e7e0      	b.n	2ae4 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
    2b22:	2300      	movs	r3, #0
    2b24:	220c      	movs	r2, #12
    2b26:	a905      	add	r1, sp, #20
    2b28:	0020      	movs	r0, r4
    2b2a:	4c7c      	ldr	r4, [pc, #496]	; (2d1c <m2m_ip_cb+0x2f0>)
    2b2c:	47a0      	blx	r4
    2b2e:	2800      	cmp	r0, #0
    2b30:	d1d8      	bne.n	2ae4 <m2m_ip_cb+0xb8>
			if(strAcceptReply.sConnectedSock >= 0)
    2b32:	ab05      	add	r3, sp, #20
    2b34:	2209      	movs	r2, #9
    2b36:	569a      	ldrsb	r2, [r3, r2]
    2b38:	2a00      	cmp	r2, #0
    2b3a:	db24      	blt.n	2b86 <m2m_ip_cb+0x15a>
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 		= gastrSockets[strAcceptReply.sListenSock].u8SSLFlags;
    2b3c:	0018      	movs	r0, r3
    2b3e:	2108      	movs	r1, #8
    2b40:	5659      	ldrsb	r1, [r3, r1]
    2b42:	4b79      	ldr	r3, [pc, #484]	; (2d28 <m2m_ip_cb+0x2fc>)
    2b44:	0109      	lsls	r1, r1, #4
    2b46:	1859      	adds	r1, r3, r1
    2b48:	7ac9      	ldrb	r1, [r1, #11]
    2b4a:	b2c9      	uxtb	r1, r1
    2b4c:	0114      	lsls	r4, r2, #4
    2b4e:	191b      	adds	r3, r3, r4
    2b50:	72d9      	strb	r1, [r3, #11]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 		= 1;
    2b52:	2101      	movs	r1, #1
    2b54:	7299      	strb	r1, [r3, #10]
				gastrSockets[strAcceptReply.sConnectedSock].u16DataOffset 	= strAcceptReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    2b56:	8941      	ldrh	r1, [r0, #10]
    2b58:	3908      	subs	r1, #8
    2b5a:	b289      	uxth	r1, r1
    2b5c:	8119      	strh	r1, [r3, #8]
				++gu16SessionID;
    2b5e:	4973      	ldr	r1, [pc, #460]	; (2d2c <m2m_ip_cb+0x300>)
    2b60:	880b      	ldrh	r3, [r1, #0]
    2b62:	3301      	adds	r3, #1
    2b64:	b29b      	uxth	r3, r3
    2b66:	800b      	strh	r3, [r1, #0]
				if(gu16SessionID == 0)
    2b68:	880b      	ldrh	r3, [r1, #0]
    2b6a:	b29b      	uxth	r3, r3
    2b6c:	2b00      	cmp	r3, #0
    2b6e:	d103      	bne.n	2b78 <m2m_ip_cb+0x14c>
					++gu16SessionID;
    2b70:	880b      	ldrh	r3, [r1, #0]
    2b72:	3301      	adds	r3, #1
    2b74:	b29b      	uxth	r3, r3
    2b76:	800b      	strh	r3, [r1, #0]
				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
    2b78:	4b6c      	ldr	r3, [pc, #432]	; (2d2c <m2m_ip_cb+0x300>)
    2b7a:	8819      	ldrh	r1, [r3, #0]
    2b7c:	b289      	uxth	r1, r1
    2b7e:	0110      	lsls	r0, r2, #4
    2b80:	4b69      	ldr	r3, [pc, #420]	; (2d28 <m2m_ip_cb+0x2fc>)
    2b82:	181b      	adds	r3, r3, r0
    2b84:	80d9      	strh	r1, [r3, #6]
			strAccept.sock = strAcceptReply.sConnectedSock;
    2b86:	ab09      	add	r3, sp, #36	; 0x24
    2b88:	701a      	strb	r2, [r3, #0]
			strAccept.strAddr.sin_family		= AF_INET;
    2b8a:	2202      	movs	r2, #2
    2b8c:	809a      	strh	r2, [r3, #4]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
    2b8e:	aa05      	add	r2, sp, #20
    2b90:	8851      	ldrh	r1, [r2, #2]
    2b92:	80d9      	strh	r1, [r3, #6]
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
    2b94:	9a06      	ldr	r2, [sp, #24]
    2b96:	920b      	str	r2, [sp, #44]	; 0x2c
			if(gpfAppSocketCb)
    2b98:	4b62      	ldr	r3, [pc, #392]	; (2d24 <m2m_ip_cb+0x2f8>)
    2b9a:	681b      	ldr	r3, [r3, #0]
    2b9c:	2b00      	cmp	r3, #0
    2b9e:	d0a1      	beq.n	2ae4 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
    2ba0:	4b60      	ldr	r3, [pc, #384]	; (2d24 <m2m_ip_cb+0x2f8>)
    2ba2:	681b      	ldr	r3, [r3, #0]
    2ba4:	aa05      	add	r2, sp, #20
    2ba6:	2008      	movs	r0, #8
    2ba8:	5610      	ldrsb	r0, [r2, r0]
    2baa:	aa09      	add	r2, sp, #36	; 0x24
    2bac:	2104      	movs	r1, #4
    2bae:	4798      	blx	r3
    2bb0:	e798      	b.n	2ae4 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
    2bb2:	2300      	movs	r3, #0
    2bb4:	2204      	movs	r2, #4
    2bb6:	a909      	add	r1, sp, #36	; 0x24
    2bb8:	0020      	movs	r0, r4
    2bba:	4c58      	ldr	r4, [pc, #352]	; (2d1c <m2m_ip_cb+0x2f0>)
    2bbc:	47a0      	blx	r4
    2bbe:	2800      	cmp	r0, #0
    2bc0:	d000      	beq.n	2bc4 <m2m_ip_cb+0x198>
    2bc2:	e78f      	b.n	2ae4 <m2m_ip_cb+0xb8>
			strConnMsg.sock		= strConnectReply.sock;
    2bc4:	ab09      	add	r3, sp, #36	; 0x24
    2bc6:	2000      	movs	r0, #0
    2bc8:	5618      	ldrsb	r0, [r3, r0]
    2bca:	aa05      	add	r2, sp, #20
    2bcc:	7010      	strb	r0, [r2, #0]
			strConnMsg.s8Error	= strConnectReply.s8Error;
    2bce:	785b      	ldrb	r3, [r3, #1]
    2bd0:	b25b      	sxtb	r3, r3
    2bd2:	7053      	strb	r3, [r2, #1]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
    2bd4:	2b00      	cmp	r3, #0
    2bd6:	d107      	bne.n	2be8 <m2m_ip_cb+0x1bc>
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    2bd8:	ab09      	add	r3, sp, #36	; 0x24
    2bda:	885b      	ldrh	r3, [r3, #2]
    2bdc:	3b08      	subs	r3, #8
    2bde:	b29b      	uxth	r3, r3
    2be0:	0101      	lsls	r1, r0, #4
    2be2:	4a51      	ldr	r2, [pc, #324]	; (2d28 <m2m_ip_cb+0x2fc>)
    2be4:	1852      	adds	r2, r2, r1
    2be6:	8113      	strh	r3, [r2, #8]
			if(gpfAppSocketCb)
    2be8:	4b4e      	ldr	r3, [pc, #312]	; (2d24 <m2m_ip_cb+0x2f8>)
    2bea:	681b      	ldr	r3, [r3, #0]
    2bec:	2b00      	cmp	r3, #0
    2bee:	d100      	bne.n	2bf2 <m2m_ip_cb+0x1c6>
    2bf0:	e778      	b.n	2ae4 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
    2bf2:	4b4c      	ldr	r3, [pc, #304]	; (2d24 <m2m_ip_cb+0x2f8>)
    2bf4:	681b      	ldr	r3, [r3, #0]
    2bf6:	aa05      	add	r2, sp, #20
    2bf8:	2105      	movs	r1, #5
    2bfa:	4798      	blx	r3
	{
    2bfc:	e772      	b.n	2ae4 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
    2bfe:	2300      	movs	r3, #0
    2c00:	2244      	movs	r2, #68	; 0x44
    2c02:	a909      	add	r1, sp, #36	; 0x24
    2c04:	0020      	movs	r0, r4
    2c06:	4c45      	ldr	r4, [pc, #276]	; (2d1c <m2m_ip_cb+0x2f0>)
    2c08:	47a0      	blx	r4
    2c0a:	2800      	cmp	r0, #0
    2c0c:	d000      	beq.n	2c10 <m2m_ip_cb+0x1e4>
    2c0e:	e769      	b.n	2ae4 <m2m_ip_cb+0xb8>
			if(gpfAppResolveCb)
    2c10:	4b47      	ldr	r3, [pc, #284]	; (2d30 <m2m_ip_cb+0x304>)
    2c12:	681b      	ldr	r3, [r3, #0]
    2c14:	2b00      	cmp	r3, #0
    2c16:	d100      	bne.n	2c1a <m2m_ip_cb+0x1ee>
    2c18:	e764      	b.n	2ae4 <m2m_ip_cb+0xb8>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
    2c1a:	4b45      	ldr	r3, [pc, #276]	; (2d30 <m2m_ip_cb+0x304>)
    2c1c:	681b      	ldr	r3, [r3, #0]
    2c1e:	9a19      	ldr	r2, [sp, #100]	; 0x64
    2c20:	9203      	str	r2, [sp, #12]
    2c22:	0011      	movs	r1, r2
    2c24:	a809      	add	r0, sp, #36	; 0x24
    2c26:	4798      	blx	r3
    2c28:	e75c      	b.n	2ae4 <m2m_ip_cb+0xb8>
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
    2c2a:	2306      	movs	r3, #6
    2c2c:	469a      	mov	sl, r3
    2c2e:	e001      	b.n	2c34 <m2m_ip_cb+0x208>
    2c30:	2306      	movs	r3, #6
    2c32:	469a      	mov	sl, r3
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
    2c34:	2300      	movs	r3, #0
    2c36:	2210      	movs	r2, #16
    2c38:	a905      	add	r1, sp, #20
    2c3a:	0020      	movs	r0, r4
    2c3c:	4f37      	ldr	r7, [pc, #220]	; (2d1c <m2m_ip_cb+0x2f0>)
    2c3e:	47b8      	blx	r7
    2c40:	2800      	cmp	r0, #0
    2c42:	d000      	beq.n	2c46 <m2m_ip_cb+0x21a>
    2c44:	e74e      	b.n	2ae4 <m2m_ip_cb+0xb8>
			sock			= strRecvReply.sock;
    2c46:	aa05      	add	r2, sp, #20
    2c48:	200c      	movs	r0, #12
    2c4a:	5610      	ldrsb	r0, [r2, r0]
			u16SessionID = strRecvReply.u16SessionID;
    2c4c:	89d3      	ldrh	r3, [r2, #14]
			gastrSockets[sock].bIsRecvPending = 0;
    2c4e:	0107      	lsls	r7, r0, #4
    2c50:	4935      	ldr	r1, [pc, #212]	; (2d28 <m2m_ip_cb+0x2fc>)
    2c52:	19c9      	adds	r1, r1, r7
    2c54:	2700      	movs	r7, #0
    2c56:	730f      	strb	r7, [r1, #12]
			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
    2c58:	2608      	movs	r6, #8
    2c5a:	5f97      	ldrsh	r7, [r2, r6]
    2c5c:	46b8      	mov	r8, r7
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
    2c5e:	8957      	ldrh	r7, [r2, #10]
    2c60:	46b9      	mov	r9, r7
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
    2c62:	af09      	add	r7, sp, #36	; 0x24
    2c64:	8856      	ldrh	r6, [r2, #2]
    2c66:	817e      	strh	r6, [r7, #10]
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
    2c68:	9a06      	ldr	r2, [sp, #24]
    2c6a:	920c      	str	r2, [sp, #48]	; 0x30
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    2c6c:	88ca      	ldrh	r2, [r1, #6]
    2c6e:	b292      	uxth	r2, r2
    2c70:	4293      	cmp	r3, r2
    2c72:	d00c      	beq.n	2c8e <m2m_ip_cb+0x262>
				if(u16ReadSize < u16BufferSize)
    2c74:	2d10      	cmp	r5, #16
    2c76:	d800      	bhi.n	2c7a <m2m_ip_cb+0x24e>
    2c78:	e734      	b.n	2ae4 <m2m_ip_cb+0xb8>
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    2c7a:	2301      	movs	r3, #1
    2c7c:	2200      	movs	r2, #0
    2c7e:	2100      	movs	r1, #0
    2c80:	2000      	movs	r0, #0
    2c82:	4c26      	ldr	r4, [pc, #152]	; (2d1c <m2m_ip_cb+0x2f0>)
    2c84:	47a0      	blx	r4
	{
    2c86:	e72d      	b.n	2ae4 <m2m_ip_cb+0xb8>
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
    2c88:	2309      	movs	r3, #9
    2c8a:	469a      	mov	sl, r3
    2c8c:	e7d2      	b.n	2c34 <m2m_ip_cb+0x208>
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
    2c8e:	4643      	mov	r3, r8
    2c90:	2b00      	cmp	r3, #0
    2c92:	dd01      	ble.n	2c98 <m2m_ip_cb+0x26c>
    2c94:	45a8      	cmp	r8, r5
    2c96:	db0f      	blt.n	2cb8 <m2m_ip_cb+0x28c>
					strRecvMsg.s16BufferSize	= s16RecvStatus;
    2c98:	ab09      	add	r3, sp, #36	; 0x24
    2c9a:	4642      	mov	r2, r8
    2c9c:	809a      	strh	r2, [r3, #4]
					strRecvMsg.pu8Buffer		= NULL;
    2c9e:	2300      	movs	r3, #0
    2ca0:	9309      	str	r3, [sp, #36]	; 0x24
					if(gpfAppSocketCb)
    2ca2:	4b20      	ldr	r3, [pc, #128]	; (2d24 <m2m_ip_cb+0x2f8>)
    2ca4:	681b      	ldr	r3, [r3, #0]
    2ca6:	2b00      	cmp	r3, #0
    2ca8:	d100      	bne.n	2cac <m2m_ip_cb+0x280>
    2caa:	e71b      	b.n	2ae4 <m2m_ip_cb+0xb8>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
    2cac:	4b1d      	ldr	r3, [pc, #116]	; (2d24 <m2m_ip_cb+0x2f8>)
    2cae:	681b      	ldr	r3, [r3, #0]
    2cb0:	aa09      	add	r2, sp, #36	; 0x24
    2cb2:	4651      	mov	r1, sl
    2cb4:	4798      	blx	r3
    2cb6:	e715      	b.n	2ae4 <m2m_ip_cb+0xb8>
					u32Address += u16DataOffset;
    2cb8:	0023      	movs	r3, r4
    2cba:	444b      	add	r3, r9
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
    2cbc:	4642      	mov	r2, r8
    2cbe:	4669      	mov	r1, sp
    2cc0:	818a      	strh	r2, [r1, #12]
    2cc2:	898a      	ldrh	r2, [r1, #12]
    2cc4:	9200      	str	r2, [sp, #0]
    2cc6:	4652      	mov	r2, sl
    2cc8:	0039      	movs	r1, r7
    2cca:	4c1a      	ldr	r4, [pc, #104]	; (2d34 <m2m_ip_cb+0x308>)
    2ccc:	47a0      	blx	r4
    2cce:	e709      	b.n	2ae4 <m2m_ip_cb+0xb8>
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    2cd0:	2507      	movs	r5, #7
		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
    2cd2:	2300      	movs	r3, #0
    2cd4:	2208      	movs	r2, #8
    2cd6:	a909      	add	r1, sp, #36	; 0x24
    2cd8:	0020      	movs	r0, r4
    2cda:	4c10      	ldr	r4, [pc, #64]	; (2d1c <m2m_ip_cb+0x2f0>)
    2cdc:	47a0      	blx	r4
    2cde:	2800      	cmp	r0, #0
    2ce0:	d000      	beq.n	2ce4 <m2m_ip_cb+0x2b8>
    2ce2:	e6ff      	b.n	2ae4 <m2m_ip_cb+0xb8>
			sock = strReply.sock;
    2ce4:	ab09      	add	r3, sp, #36	; 0x24
    2ce6:	2000      	movs	r0, #0
    2ce8:	5618      	ldrsb	r0, [r3, r0]
			u16SessionID = strReply.u16SessionID;
    2cea:	889a      	ldrh	r2, [r3, #4]
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
    2cec:	8859      	ldrh	r1, [r3, #2]
    2cee:	ab05      	add	r3, sp, #20
    2cf0:	8019      	strh	r1, [r3, #0]
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    2cf2:	0101      	lsls	r1, r0, #4
    2cf4:	4b0c      	ldr	r3, [pc, #48]	; (2d28 <m2m_ip_cb+0x2fc>)
    2cf6:	185b      	adds	r3, r3, r1
    2cf8:	88db      	ldrh	r3, [r3, #6]
    2cfa:	b29b      	uxth	r3, r3
    2cfc:	429a      	cmp	r2, r3
    2cfe:	d000      	beq.n	2d02 <m2m_ip_cb+0x2d6>
    2d00:	e6f0      	b.n	2ae4 <m2m_ip_cb+0xb8>
				if(gpfAppSocketCb)
    2d02:	4b08      	ldr	r3, [pc, #32]	; (2d24 <m2m_ip_cb+0x2f8>)
    2d04:	681b      	ldr	r3, [r3, #0]
    2d06:	2b00      	cmp	r3, #0
    2d08:	d100      	bne.n	2d0c <m2m_ip_cb+0x2e0>
    2d0a:	e6eb      	b.n	2ae4 <m2m_ip_cb+0xb8>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
    2d0c:	4b05      	ldr	r3, [pc, #20]	; (2d24 <m2m_ip_cb+0x2f8>)
    2d0e:	681b      	ldr	r3, [r3, #0]
    2d10:	aa05      	add	r2, sp, #20
    2d12:	0029      	movs	r1, r5
    2d14:	4798      	blx	r3
	{
    2d16:	e6e5      	b.n	2ae4 <m2m_ip_cb+0xb8>
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
    2d18:	2508      	movs	r5, #8
    2d1a:	e7da      	b.n	2cd2 <m2m_ip_cb+0x2a6>
    2d1c:	00000cb9 	.word	0x00000cb9
    2d20:	2000039c 	.word	0x2000039c
    2d24:	20000398 	.word	0x20000398
    2d28:	200002e8 	.word	0x200002e8
    2d2c:	200000de 	.word	0x200000de
    2d30:	200003a0 	.word	0x200003a0
    2d34:	00002919 	.word	0x00002919

00002d38 <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
    2d38:	b510      	push	{r4, lr}
	if(gbSocketInit == 0)
    2d3a:	4b0a      	ldr	r3, [pc, #40]	; (2d64 <socketInit+0x2c>)
    2d3c:	781b      	ldrb	r3, [r3, #0]
    2d3e:	2b00      	cmp	r3, #0
    2d40:	d000      	beq.n	2d44 <socketInit+0xc>
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
		gbSocketInit	= 1;
		gu16SessionID	= 0;
	}
}
    2d42:	bd10      	pop	{r4, pc}
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
    2d44:	22b0      	movs	r2, #176	; 0xb0
    2d46:	2100      	movs	r1, #0
    2d48:	4807      	ldr	r0, [pc, #28]	; (2d68 <socketInit+0x30>)
    2d4a:	4b08      	ldr	r3, [pc, #32]	; (2d6c <socketInit+0x34>)
    2d4c:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
    2d4e:	4908      	ldr	r1, [pc, #32]	; (2d70 <socketInit+0x38>)
    2d50:	2002      	movs	r0, #2
    2d52:	4b08      	ldr	r3, [pc, #32]	; (2d74 <socketInit+0x3c>)
    2d54:	4798      	blx	r3
		gbSocketInit	= 1;
    2d56:	2201      	movs	r2, #1
    2d58:	4b02      	ldr	r3, [pc, #8]	; (2d64 <socketInit+0x2c>)
    2d5a:	701a      	strb	r2, [r3, #0]
		gu16SessionID	= 0;
    2d5c:	2200      	movs	r2, #0
    2d5e:	4b06      	ldr	r3, [pc, #24]	; (2d78 <socketInit+0x40>)
    2d60:	801a      	strh	r2, [r3, #0]
}
    2d62:	e7ee      	b.n	2d42 <socketInit+0xa>
    2d64:	200000dd 	.word	0x200000dd
    2d68:	200002e8 	.word	0x200002e8
    2d6c:	00000599 	.word	0x00000599
    2d70:	00002a2d 	.word	0x00002a2d
    2d74:	00000da5 	.word	0x00000da5
    2d78:	200000de 	.word	0x200000de

00002d7c <registerSocketCallback>:
Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
	gpfAppSocketCb = pfAppSocketCb;
    2d7c:	4b02      	ldr	r3, [pc, #8]	; (2d88 <registerSocketCallback+0xc>)
    2d7e:	6018      	str	r0, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
    2d80:	4b02      	ldr	r3, [pc, #8]	; (2d8c <registerSocketCallback+0x10>)
    2d82:	6019      	str	r1, [r3, #0]
}
    2d84:	4770      	bx	lr
    2d86:	46c0      	nop			; (mov r8, r8)
    2d88:	20000398 	.word	0x20000398
    2d8c:	200003a0 	.word	0x200003a0

00002d90 <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
    2d90:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d92:	46d6      	mov	lr, sl
    2d94:	4647      	mov	r7, r8
    2d96:	b580      	push	{r7, lr}
    2d98:	b089      	sub	sp, #36	; 0x24
    2d9a:	9205      	str	r2, [sp, #20]
	volatile tstrSocket		*pstrSock;
	static volatile uint8	u8NextTcpSock	= 0;
	static volatile uint8	u8NextUdpSock	= 0;

	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
    2d9c:	2802      	cmp	r0, #2
    2d9e:	d000      	beq.n	2da2 <socket+0x12>
    2da0:	e09c      	b.n	2edc <socket+0x14c>
	{
		if(u8Type == SOCK_STREAM)
    2da2:	2901      	cmp	r1, #1
    2da4:	d00a      	beq.n	2dbc <socket+0x2c>
					sock = (SOCKET)u8SockID;
					break;
				}
			}
		}
		else if(u8Type == SOCK_DGRAM)
    2da6:	2902      	cmp	r1, #2
    2da8:	d100      	bne.n	2dac <socket+0x1c>
    2daa:	e070      	b.n	2e8e <socket+0xfe>
	SOCKET					sock = -1;
    2dac:	2501      	movs	r5, #1
    2dae:	426d      	negs	r5, r5
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
			}
		}
	}
	return sock;
}
    2db0:	0028      	movs	r0, r5
    2db2:	b009      	add	sp, #36	; 0x24
    2db4:	bc0c      	pop	{r2, r3}
    2db6:	4690      	mov	r8, r2
    2db8:	469a      	mov	sl, r3
    2dba:	bdf0      	pop	{r4, r5, r6, r7, pc}
				u8SockID	= u8NextTcpSock;
    2dbc:	4c49      	ldr	r4, [pc, #292]	; (2ee4 <socket+0x154>)
    2dbe:	7827      	ldrb	r7, [r4, #0]
    2dc0:	b2ff      	uxtb	r7, r7
				pstrSock	= &gastrSockets[u8NextTcpSock];
    2dc2:	7826      	ldrb	r6, [r4, #0]
    2dc4:	b2f6      	uxtb	r6, r6
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    2dc6:	7820      	ldrb	r0, [r4, #0]
    2dc8:	3001      	adds	r0, #1
    2dca:	3106      	adds	r1, #6
    2dcc:	4b46      	ldr	r3, [pc, #280]	; (2ee8 <socket+0x158>)
    2dce:	4798      	blx	r3
    2dd0:	b2c9      	uxtb	r1, r1
    2dd2:	7021      	strb	r1, [r4, #0]
				if(!pstrSock->bIsUsed)
    2dd4:	0132      	lsls	r2, r6, #4
    2dd6:	4b45      	ldr	r3, [pc, #276]	; (2eec <socket+0x15c>)
    2dd8:	189b      	adds	r3, r3, r2
    2dda:	7a9b      	ldrb	r3, [r3, #10]
    2ddc:	2506      	movs	r5, #6
    2dde:	2b00      	cmp	r3, #0
    2de0:	d018      	beq.n	2e14 <socket+0x84>
				u8SockID	= u8NextTcpSock;
    2de2:	4e40      	ldr	r6, [pc, #256]	; (2ee4 <socket+0x154>)
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    2de4:	4b40      	ldr	r3, [pc, #256]	; (2ee8 <socket+0x158>)
    2de6:	469a      	mov	sl, r3
				if(!pstrSock->bIsUsed)
    2de8:	4b40      	ldr	r3, [pc, #256]	; (2eec <socket+0x15c>)
    2dea:	4698      	mov	r8, r3
				u8SockID	= u8NextTcpSock;
    2dec:	7837      	ldrb	r7, [r6, #0]
    2dee:	b2ff      	uxtb	r7, r7
				pstrSock	= &gastrSockets[u8NextTcpSock];
    2df0:	7834      	ldrb	r4, [r6, #0]
    2df2:	b2e4      	uxtb	r4, r4
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    2df4:	7830      	ldrb	r0, [r6, #0]
    2df6:	3001      	adds	r0, #1
    2df8:	2107      	movs	r1, #7
    2dfa:	47d0      	blx	sl
    2dfc:	b2c9      	uxtb	r1, r1
    2dfe:	7031      	strb	r1, [r6, #0]
				if(!pstrSock->bIsUsed)
    2e00:	0123      	lsls	r3, r4, #4
    2e02:	4443      	add	r3, r8
    2e04:	7a9b      	ldrb	r3, [r3, #10]
    2e06:	2b00      	cmp	r3, #0
    2e08:	d007      	beq.n	2e1a <socket+0x8a>
    2e0a:	3d01      	subs	r5, #1
    2e0c:	b2ed      	uxtb	r5, r5
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
    2e0e:	2d00      	cmp	r5, #0
    2e10:	d1ec      	bne.n	2dec <socket+0x5c>
    2e12:	e7cb      	b.n	2dac <socket+0x1c>
				pstrSock	= &gastrSockets[u8NextTcpSock];
    2e14:	4b35      	ldr	r3, [pc, #212]	; (2eec <socket+0x15c>)
    2e16:	18d4      	adds	r4, r2, r3
    2e18:	e002      	b.n	2e20 <socket+0x90>
    2e1a:	0124      	lsls	r4, r4, #4
    2e1c:	4b33      	ldr	r3, [pc, #204]	; (2eec <socket+0x15c>)
    2e1e:	18e4      	adds	r4, r4, r3
					sock = (SOCKET)u8SockID;
    2e20:	b27d      	sxtb	r5, r7
		if(sock >= 0)
    2e22:	2d00      	cmp	r5, #0
    2e24:	dbc4      	blt.n	2db0 <socket+0x20>
			m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
    2e26:	2210      	movs	r2, #16
    2e28:	2100      	movs	r1, #0
    2e2a:	0020      	movs	r0, r4
    2e2c:	4b30      	ldr	r3, [pc, #192]	; (2ef0 <socket+0x160>)
    2e2e:	4798      	blx	r3
			pstrSock->bIsUsed = 1;
    2e30:	2301      	movs	r3, #1
    2e32:	72a3      	strb	r3, [r4, #10]
			++gu16SessionID;
    2e34:	4a2f      	ldr	r2, [pc, #188]	; (2ef4 <socket+0x164>)
    2e36:	8813      	ldrh	r3, [r2, #0]
    2e38:	3301      	adds	r3, #1
    2e3a:	b29b      	uxth	r3, r3
    2e3c:	8013      	strh	r3, [r2, #0]
			if(gu16SessionID == 0)
    2e3e:	8813      	ldrh	r3, [r2, #0]
    2e40:	b29b      	uxth	r3, r3
    2e42:	2b00      	cmp	r3, #0
    2e44:	d103      	bne.n	2e4e <socket+0xbe>
				++gu16SessionID;
    2e46:	8813      	ldrh	r3, [r2, #0]
    2e48:	3301      	adds	r3, #1
    2e4a:	b29b      	uxth	r3, r3
    2e4c:	8013      	strh	r3, [r2, #0]
			pstrSock->u16SessionID = gu16SessionID;
    2e4e:	4e29      	ldr	r6, [pc, #164]	; (2ef4 <socket+0x164>)
    2e50:	8833      	ldrh	r3, [r6, #0]
    2e52:	b29b      	uxth	r3, r3
    2e54:	80e3      	strh	r3, [r4, #6]
            M2M_INFO("Socket %d session ID = %d\r\n",sock, gu16SessionID );
    2e56:	4828      	ldr	r0, [pc, #160]	; (2ef8 <socket+0x168>)
    2e58:	4f28      	ldr	r7, [pc, #160]	; (2efc <socket+0x16c>)
    2e5a:	47b8      	blx	r7
    2e5c:	8832      	ldrh	r2, [r6, #0]
    2e5e:	b292      	uxth	r2, r2
    2e60:	0029      	movs	r1, r5
    2e62:	4827      	ldr	r0, [pc, #156]	; (2f00 <socket+0x170>)
    2e64:	47b8      	blx	r7
    2e66:	200d      	movs	r0, #13
    2e68:	4b26      	ldr	r3, [pc, #152]	; (2f04 <socket+0x174>)
    2e6a:	4798      	blx	r3
			if(u8Flags & SOCKET_FLAGS_SSL)
    2e6c:	9b05      	ldr	r3, [sp, #20]
    2e6e:	07db      	lsls	r3, r3, #31
    2e70:	d59e      	bpl.n	2db0 <socket+0x20>
				strSSLCreate.sslSock = sock;
    2e72:	aa07      	add	r2, sp, #28
    2e74:	7015      	strb	r5, [r2, #0]
				pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
    2e76:	2321      	movs	r3, #33	; 0x21
    2e78:	72e3      	strb	r3, [r4, #11]
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
    2e7a:	2300      	movs	r3, #0
    2e7c:	9302      	str	r3, [sp, #8]
    2e7e:	9301      	str	r3, [sp, #4]
    2e80:	9300      	str	r3, [sp, #0]
    2e82:	3304      	adds	r3, #4
    2e84:	2150      	movs	r1, #80	; 0x50
    2e86:	2002      	movs	r0, #2
    2e88:	4c1f      	ldr	r4, [pc, #124]	; (2f08 <socket+0x178>)
    2e8a:	47a0      	blx	r4
    2e8c:	e790      	b.n	2db0 <socket+0x20>
				u8SockID		= u8NextUdpSock;
    2e8e:	4b1f      	ldr	r3, [pc, #124]	; (2f0c <socket+0x17c>)
    2e90:	781d      	ldrb	r5, [r3, #0]
    2e92:	b2ed      	uxtb	r5, r5
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    2e94:	781c      	ldrb	r4, [r3, #0]
    2e96:	0124      	lsls	r4, r4, #4
    2e98:	4a1d      	ldr	r2, [pc, #116]	; (2f10 <socket+0x180>)
    2e9a:	18a4      	adds	r4, r4, r2
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    2e9c:	7819      	ldrb	r1, [r3, #0]
    2e9e:	3101      	adds	r1, #1
    2ea0:	2203      	movs	r2, #3
    2ea2:	400a      	ands	r2, r1
    2ea4:	701a      	strb	r2, [r3, #0]
				if(!pstrSock->bIsUsed)
    2ea6:	7aa3      	ldrb	r3, [r4, #10]
    2ea8:	2b00      	cmp	r3, #0
    2eaa:	d014      	beq.n	2ed6 <socket+0x146>
    2eac:	2203      	movs	r2, #3
				u8SockID		= u8NextUdpSock;
    2eae:	4917      	ldr	r1, [pc, #92]	; (2f0c <socket+0x17c>)
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    2eb0:	4f17      	ldr	r7, [pc, #92]	; (2f10 <socket+0x180>)
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    2eb2:	2003      	movs	r0, #3
				u8SockID		= u8NextUdpSock;
    2eb4:	780d      	ldrb	r5, [r1, #0]
    2eb6:	b2ed      	uxtb	r5, r5
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    2eb8:	780c      	ldrb	r4, [r1, #0]
    2eba:	0124      	lsls	r4, r4, #4
    2ebc:	19e4      	adds	r4, r4, r7
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    2ebe:	780b      	ldrb	r3, [r1, #0]
    2ec0:	3301      	adds	r3, #1
    2ec2:	4003      	ands	r3, r0
    2ec4:	700b      	strb	r3, [r1, #0]
				if(!pstrSock->bIsUsed)
    2ec6:	7aa3      	ldrb	r3, [r4, #10]
    2ec8:	2b00      	cmp	r3, #0
    2eca:	d004      	beq.n	2ed6 <socket+0x146>
    2ecc:	3a01      	subs	r2, #1
    2ece:	b2d2      	uxtb	r2, r2
			for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
    2ed0:	2a00      	cmp	r2, #0
    2ed2:	d1ef      	bne.n	2eb4 <socket+0x124>
    2ed4:	e76a      	b.n	2dac <socket+0x1c>
					sock = (SOCKET)(u8SockID + TCP_SOCK_MAX);
    2ed6:	3507      	adds	r5, #7
    2ed8:	b26d      	sxtb	r5, r5
					break;
    2eda:	e7a2      	b.n	2e22 <socket+0x92>
	SOCKET					sock = -1;
    2edc:	2501      	movs	r5, #1
    2ede:	426d      	negs	r5, r5
    2ee0:	e766      	b.n	2db0 <socket+0x20>
    2ee2:	46c0      	nop			; (mov r8, r8)
    2ee4:	200000e0 	.word	0x200000e0
    2ee8:	00006a29 	.word	0x00006a29
    2eec:	200002e8 	.word	0x200002e8
    2ef0:	00000599 	.word	0x00000599
    2ef4:	200000de 	.word	0x200000de
    2ef8:	00008358 	.word	0x00008358
    2efc:	00006c7d 	.word	0x00006c7d
    2f00:	00008de8 	.word	0x00008de8
    2f04:	00006cb1 	.word	0x00006cb1
    2f08:	000006ad 	.word	0x000006ad
    2f0c:	200000e1 	.word	0x200000e1
    2f10:	20000358 	.word	0x20000358

00002f14 <connect>:

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
    2f14:	b570      	push	{r4, r5, r6, lr}
    2f16:	b088      	sub	sp, #32
    2f18:	1e04      	subs	r4, r0, #0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
    2f1a:	db30      	blt.n	2f7e <connect+0x6a>
    2f1c:	2900      	cmp	r1, #0
    2f1e:	d031      	beq.n	2f84 <connect+0x70>
    2f20:	0100      	lsls	r0, r0, #4
    2f22:	4b1d      	ldr	r3, [pc, #116]	; (2f98 <connect+0x84>)
    2f24:	181b      	adds	r3, r3, r0
    2f26:	7a9b      	ldrb	r3, [r3, #10]
    2f28:	2b01      	cmp	r3, #1
    2f2a:	d12e      	bne.n	2f8a <connect+0x76>
    2f2c:	2a00      	cmp	r2, #0
    2f2e:	d02f      	beq.n	2f90 <connect+0x7c>
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    2f30:	4b19      	ldr	r3, [pc, #100]	; (2f98 <connect+0x84>)
    2f32:	181b      	adds	r3, r3, r0
    2f34:	7adb      	ldrb	r3, [r3, #11]
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
    2f36:	2644      	movs	r6, #68	; 0x44
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    2f38:	07db      	lsls	r3, r3, #31
    2f3a:	d505      	bpl.n	2f48 <connect+0x34>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
    2f3c:	4b16      	ldr	r3, [pc, #88]	; (2f98 <connect+0x84>)
    2f3e:	181b      	adds	r3, r3, r0
    2f40:	7ada      	ldrb	r2, [r3, #11]
    2f42:	ab05      	add	r3, sp, #20
    2f44:	725a      	strb	r2, [r3, #9]
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
    2f46:	3607      	adds	r6, #7
		}
		strConnect.sock = sock;
    2f48:	ad05      	add	r5, sp, #20
    2f4a:	722c      	strb	r4, [r5, #8]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
    2f4c:	2208      	movs	r2, #8
    2f4e:	0028      	movs	r0, r5
    2f50:	4b12      	ldr	r3, [pc, #72]	; (2f9c <connect+0x88>)
    2f52:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
    2f54:	0124      	lsls	r4, r4, #4
    2f56:	4b10      	ldr	r3, [pc, #64]	; (2f98 <connect+0x84>)
    2f58:	191c      	adds	r4, r3, r4
    2f5a:	88e3      	ldrh	r3, [r4, #6]
    2f5c:	816b      	strh	r3, [r5, #10]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
    2f5e:	2300      	movs	r3, #0
    2f60:	9302      	str	r3, [sp, #8]
    2f62:	9301      	str	r3, [sp, #4]
    2f64:	9300      	str	r3, [sp, #0]
    2f66:	330c      	adds	r3, #12
    2f68:	002a      	movs	r2, r5
    2f6a:	0031      	movs	r1, r6
    2f6c:	2002      	movs	r0, #2
    2f6e:	4c0c      	ldr	r4, [pc, #48]	; (2fa0 <connect+0x8c>)
    2f70:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
    2f72:	2800      	cmp	r0, #0
    2f74:	d001      	beq.n	2f7a <connect+0x66>
		{
			s8Ret = SOCK_ERR_INVALID;
    2f76:	2009      	movs	r0, #9
    2f78:	4240      	negs	r0, r0
		}
	}
	return s8Ret;
}
    2f7a:	b008      	add	sp, #32
    2f7c:	bd70      	pop	{r4, r5, r6, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2f7e:	2006      	movs	r0, #6
    2f80:	4240      	negs	r0, r0
    2f82:	e7fa      	b.n	2f7a <connect+0x66>
    2f84:	2006      	movs	r0, #6
    2f86:	4240      	negs	r0, r0
    2f88:	e7f7      	b.n	2f7a <connect+0x66>
    2f8a:	2006      	movs	r0, #6
    2f8c:	4240      	negs	r0, r0
    2f8e:	e7f4      	b.n	2f7a <connect+0x66>
    2f90:	2006      	movs	r0, #6
    2f92:	4240      	negs	r0, r0
    2f94:	e7f1      	b.n	2f7a <connect+0x66>
    2f96:	46c0      	nop			; (mov r8, r8)
    2f98:	200002e8 	.word	0x200002e8
    2f9c:	00000585 	.word	0x00000585
    2fa0:	000006ad 	.word	0x000006ad

00002fa4 <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
    2fa4:	b530      	push	{r4, r5, lr}
    2fa6:	b089      	sub	sp, #36	; 0x24
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
    2fa8:	2800      	cmp	r0, #0
    2faa:	db36      	blt.n	301a <send+0x76>
    2fac:	2900      	cmp	r1, #0
    2fae:	d037      	beq.n	3020 <send+0x7c>
    2fb0:	23af      	movs	r3, #175	; 0xaf
    2fb2:	00db      	lsls	r3, r3, #3
    2fb4:	429a      	cmp	r2, r3
    2fb6:	d836      	bhi.n	3026 <send+0x82>
    2fb8:	0104      	lsls	r4, r0, #4
    2fba:	4b1e      	ldr	r3, [pc, #120]	; (3034 <send+0x90>)
    2fbc:	191b      	adds	r3, r3, r4
    2fbe:	7a9b      	ldrb	r3, [r3, #10]
    2fc0:	2b01      	cmp	r3, #1
    2fc2:	d133      	bne.n	302c <send+0x88>
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
		u16DataOffset	= TCP_TX_PACKET_OFFSET;

		strSend.sock			= sock;
    2fc4:	ab04      	add	r3, sp, #16
    2fc6:	7018      	strb	r0, [r3, #0]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
    2fc8:	805a      	strh	r2, [r3, #2]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
    2fca:	0025      	movs	r5, r4
    2fcc:	4c19      	ldr	r4, [pc, #100]	; (3034 <send+0x90>)
    2fce:	1964      	adds	r4, r4, r5
    2fd0:	88e4      	ldrh	r4, [r4, #6]
    2fd2:	819c      	strh	r4, [r3, #12]
		u16DataOffset	= TCP_TX_PACKET_OFFSET;
    2fd4:	2550      	movs	r5, #80	; 0x50

		if(sock >= TCP_SOCK_MAX)
    2fd6:	2806      	cmp	r0, #6
    2fd8:	dd00      	ble.n	2fdc <send+0x38>
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
    2fda:	3d0c      	subs	r5, #12
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2fdc:	0104      	lsls	r4, r0, #4
    2fde:	4b15      	ldr	r3, [pc, #84]	; (3034 <send+0x90>)
    2fe0:	191b      	adds	r3, r3, r4
    2fe2:	7adc      	ldrb	r4, [r3, #11]
		u8Cmd			= SOCKET_CMD_SEND;
    2fe4:	2345      	movs	r3, #69	; 0x45
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2fe6:	07e4      	lsls	r4, r4, #31
    2fe8:	d505      	bpl.n	2ff6 <send+0x52>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
    2fea:	0100      	lsls	r0, r0, #4
    2fec:	4b11      	ldr	r3, [pc, #68]	; (3034 <send+0x90>)
    2fee:	1818      	adds	r0, r3, r0
    2ff0:	8905      	ldrh	r5, [r0, #8]
    2ff2:	b2ad      	uxth	r5, r5
			u8Cmd			= SOCKET_CMD_SSL_SEND;
    2ff4:	234c      	movs	r3, #76	; 0x4c
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
    2ff6:	2080      	movs	r0, #128	; 0x80
    2ff8:	4318      	orrs	r0, r3
    2ffa:	9502      	str	r5, [sp, #8]
    2ffc:	9201      	str	r2, [sp, #4]
    2ffe:	9100      	str	r1, [sp, #0]
    3000:	2310      	movs	r3, #16
    3002:	aa04      	add	r2, sp, #16
    3004:	0001      	movs	r1, r0
    3006:	2002      	movs	r0, #2
    3008:	4c0b      	ldr	r4, [pc, #44]	; (3038 <send+0x94>)
    300a:	47a0      	blx	r4
    300c:	2300      	movs	r3, #0
		if(s16Ret != SOCK_ERR_NO_ERROR)
    300e:	2800      	cmp	r0, #0
    3010:	d000      	beq.n	3014 <send+0x70>
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
    3012:	3b0e      	subs	r3, #14
		}
	}
	return s16Ret;
}
    3014:	0018      	movs	r0, r3
    3016:	b009      	add	sp, #36	; 0x24
    3018:	bd30      	pop	{r4, r5, pc}
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    301a:	2306      	movs	r3, #6
    301c:	425b      	negs	r3, r3
    301e:	e7f9      	b.n	3014 <send+0x70>
    3020:	2306      	movs	r3, #6
    3022:	425b      	negs	r3, r3
    3024:	e7f6      	b.n	3014 <send+0x70>
    3026:	2306      	movs	r3, #6
    3028:	425b      	negs	r3, r3
    302a:	e7f3      	b.n	3014 <send+0x70>
    302c:	2306      	movs	r3, #6
    302e:	425b      	negs	r3, r3
    3030:	e7f0      	b.n	3014 <send+0x70>
    3032:	46c0      	nop			; (mov r8, r8)
    3034:	200002e8 	.word	0x200002e8
    3038:	000006ad 	.word	0x000006ad

0000303c <recv>:

Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
    303c:	b530      	push	{r4, r5, lr}
    303e:	b087      	sub	sp, #28
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
    3040:	2800      	cmp	r0, #0
    3042:	db34      	blt.n	30ae <recv+0x72>
    3044:	2900      	cmp	r1, #0
    3046:	d035      	beq.n	30b4 <recv+0x78>
    3048:	2a00      	cmp	r2, #0
    304a:	d036      	beq.n	30ba <recv+0x7e>
    304c:	0105      	lsls	r5, r0, #4
    304e:	4c1e      	ldr	r4, [pc, #120]	; (30c8 <recv+0x8c>)
    3050:	1964      	adds	r4, r4, r5
    3052:	7aa4      	ldrb	r4, [r4, #10]
    3054:	2c01      	cmp	r4, #1
    3056:	d133      	bne.n	30c0 <recv+0x84>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
    3058:	4c1b      	ldr	r4, [pc, #108]	; (30c8 <recv+0x8c>)
    305a:	5129      	str	r1, [r5, r4]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
    305c:	1964      	adds	r4, r4, r5
    305e:	80a2      	strh	r2, [r4, #4]

		if(!gastrSockets[sock].bIsRecvPending)
    3060:	7b21      	ldrb	r1, [r4, #12]
		s16Ret = SOCK_ERR_NO_ERROR;
    3062:	2200      	movs	r2, #0
		if(!gastrSockets[sock].bIsRecvPending)
    3064:	2900      	cmp	r1, #0
    3066:	d11d      	bne.n	30a4 <recv+0x68>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;

			gastrSockets[sock].bIsRecvPending = 1;
    3068:	2101      	movs	r1, #1
    306a:	7321      	strb	r1, [r4, #12]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    306c:	7ae2      	ldrb	r2, [r4, #11]
			uint8		u8Cmd = SOCKET_CMD_RECV;
    306e:	3145      	adds	r1, #69	; 0x45
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    3070:	07d2      	lsls	r2, r2, #31
    3072:	d500      	bpl.n	3076 <recv+0x3a>
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
    3074:	3107      	adds	r1, #7
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
    3076:	2b00      	cmp	r3, #0
    3078:	d117      	bne.n	30aa <recv+0x6e>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
    307a:	3b01      	subs	r3, #1
    307c:	9304      	str	r3, [sp, #16]
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
			strRecv.sock = sock;
    307e:	aa04      	add	r2, sp, #16
    3080:	7110      	strb	r0, [r2, #4]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
    3082:	0100      	lsls	r0, r0, #4
    3084:	4b10      	ldr	r3, [pc, #64]	; (30c8 <recv+0x8c>)
    3086:	1818      	adds	r0, r3, r0
    3088:	88c3      	ldrh	r3, [r0, #6]
    308a:	80d3      	strh	r3, [r2, #6]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
    308c:	2300      	movs	r3, #0
    308e:	9302      	str	r3, [sp, #8]
    3090:	9301      	str	r3, [sp, #4]
    3092:	9300      	str	r3, [sp, #0]
    3094:	3308      	adds	r3, #8
    3096:	2002      	movs	r0, #2
    3098:	4c0c      	ldr	r4, [pc, #48]	; (30cc <recv+0x90>)
    309a:	47a0      	blx	r4
    309c:	2200      	movs	r2, #0
			if(s16Ret != SOCK_ERR_NO_ERROR)
    309e:	2800      	cmp	r0, #0
    30a0:	d000      	beq.n	30a4 <recv+0x68>
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
    30a2:	3a0e      	subs	r2, #14
			}
		}
	}
	return s16Ret;
}
    30a4:	0010      	movs	r0, r2
    30a6:	b007      	add	sp, #28
    30a8:	bd30      	pop	{r4, r5, pc}
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
    30aa:	9304      	str	r3, [sp, #16]
    30ac:	e7e7      	b.n	307e <recv+0x42>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    30ae:	2206      	movs	r2, #6
    30b0:	4252      	negs	r2, r2
    30b2:	e7f7      	b.n	30a4 <recv+0x68>
    30b4:	2206      	movs	r2, #6
    30b6:	4252      	negs	r2, r2
    30b8:	e7f4      	b.n	30a4 <recv+0x68>
    30ba:	2206      	movs	r2, #6
    30bc:	4252      	negs	r2, r2
    30be:	e7f1      	b.n	30a4 <recv+0x68>
    30c0:	2206      	movs	r2, #6
    30c2:	4252      	negs	r2, r2
    30c4:	e7ee      	b.n	30a4 <recv+0x68>
    30c6:	46c0      	nop			; (mov r8, r8)
    30c8:	200002e8 	.word	0x200002e8
    30cc:	000006ad 	.word	0x000006ad

000030d0 <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
    30d0:	b530      	push	{r4, r5, lr}
    30d2:	b087      	sub	sp, #28
    30d4:	0004      	movs	r4, r0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    M2M_INFO("Sock to delete <%d>\n", sock);
    30d6:	481e      	ldr	r0, [pc, #120]	; (3150 <close+0x80>)
    30d8:	4d1e      	ldr	r5, [pc, #120]	; (3154 <close+0x84>)
    30da:	47a8      	blx	r5
    30dc:	0021      	movs	r1, r4
    30de:	481e      	ldr	r0, [pc, #120]	; (3158 <close+0x88>)
    30e0:	47a8      	blx	r5
    30e2:	200d      	movs	r0, #13
    30e4:	4b1d      	ldr	r3, [pc, #116]	; (315c <close+0x8c>)
    30e6:	4798      	blx	r3
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    30e8:	2c00      	cmp	r4, #0
    30ea:	db2a      	blt.n	3142 <close+0x72>
    30ec:	0122      	lsls	r2, r4, #4
    30ee:	4b1c      	ldr	r3, [pc, #112]	; (3160 <close+0x90>)
    30f0:	189b      	adds	r3, r3, r2
    30f2:	7a9b      	ldrb	r3, [r3, #10]
    30f4:	2b01      	cmp	r3, #1
    30f6:	d127      	bne.n	3148 <close+0x78>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
		tstrCloseCmd strclose;
		strclose.sock = sock; 
    30f8:	a905      	add	r1, sp, #20
    30fa:	700c      	strb	r4, [r1, #0]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
    30fc:	4b18      	ldr	r3, [pc, #96]	; (3160 <close+0x90>)
    30fe:	189b      	adds	r3, r3, r2
    3100:	88da      	ldrh	r2, [r3, #6]
    3102:	804a      	strh	r2, [r1, #2]
		
		gastrSockets[sock].bIsUsed = 0;
    3104:	2200      	movs	r2, #0
    3106:	729a      	strb	r2, [r3, #10]
		gastrSockets[sock].u16SessionID =0;
    3108:	80da      	strh	r2, [r3, #6]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    310a:	7adb      	ldrb	r3, [r3, #11]
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
    310c:	2149      	movs	r1, #73	; 0x49
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    310e:	07db      	lsls	r3, r3, #31
    3110:	d500      	bpl.n	3114 <close+0x44>
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
    3112:	3105      	adds	r1, #5
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
    3114:	2300      	movs	r3, #0
    3116:	9302      	str	r3, [sp, #8]
    3118:	9301      	str	r3, [sp, #4]
    311a:	9300      	str	r3, [sp, #0]
    311c:	3304      	adds	r3, #4
    311e:	aa05      	add	r2, sp, #20
    3120:	2002      	movs	r0, #2
    3122:	4d10      	ldr	r5, [pc, #64]	; (3164 <close+0x94>)
    3124:	47a8      	blx	r5
    3126:	1e05      	subs	r5, r0, #0
		if(s8Ret != SOCK_ERR_NO_ERROR)
    3128:	d001      	beq.n	312e <close+0x5e>
		{
			s8Ret = SOCK_ERR_INVALID;
    312a:	2509      	movs	r5, #9
    312c:	426d      	negs	r5, r5
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
    312e:	0124      	lsls	r4, r4, #4
    3130:	480b      	ldr	r0, [pc, #44]	; (3160 <close+0x90>)
    3132:	1820      	adds	r0, r4, r0
    3134:	2210      	movs	r2, #16
    3136:	2100      	movs	r1, #0
    3138:	4b0b      	ldr	r3, [pc, #44]	; (3168 <close+0x98>)
    313a:	4798      	blx	r3
	}
	return s8Ret;
}
    313c:	0028      	movs	r0, r5
    313e:	b007      	add	sp, #28
    3140:	bd30      	pop	{r4, r5, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    3142:	2506      	movs	r5, #6
    3144:	426d      	negs	r5, r5
    3146:	e7f9      	b.n	313c <close+0x6c>
    3148:	2506      	movs	r5, #6
    314a:	426d      	negs	r5, r5
    314c:	e7f6      	b.n	313c <close+0x6c>
    314e:	46c0      	nop			; (mov r8, r8)
    3150:	00008358 	.word	0x00008358
    3154:	00006c7d 	.word	0x00006c7d
    3158:	00008dd0 	.word	0x00008dd0
    315c:	00006cb1 	.word	0x00006cb1
    3160:	200002e8 	.word	0x200002e8
    3164:	000006ad 	.word	0x000006ad
    3168:	00000599 	.word	0x00000599

0000316c <nmi_inet_addr>:

Date
		4 June 2012
*********************************************************************/
uint32 nmi_inet_addr(char *pcIpAddr)
{
    316c:	b570      	push	{r4, r5, r6, lr}
    316e:	b082      	sub	sp, #8
	uint8	tmp;
	uint32	u32IP = 0;
    3170:	2300      	movs	r3, #0
    3172:	9301      	str	r3, [sp, #4]
    3174:	2600      	movs	r6, #0
	for(i = 0; i < 4; ++i)
	{
		j = 0;
		do
		{
			c = *pcIpAddr;
    3176:	2100      	movs	r1, #0
    3178:	7802      	ldrb	r2, [r0, #0]
    317a:	1c44      	adds	r4, r0, #1
    317c:	3005      	adds	r0, #5
    317e:	000b      	movs	r3, r1
    3180:	e009      	b.n	3196 <nmi_inet_addr+0x2a>
				au8IP[i] = tmp;
				tmp = 0;
			}
			else if(c >= '0' && c <= '9')
			{
				tmp = (tmp * 10) + (c - '0');
    3182:	009d      	lsls	r5, r3, #2
    3184:	195b      	adds	r3, r3, r5
    3186:	005b      	lsls	r3, r3, #1
    3188:	189b      	adds	r3, r3, r2
    318a:	b2db      	uxtb	r3, r3
			}
			else
			{
				return 0;
			}
			++pcIpAddr;
    318c:	0022      	movs	r2, r4
    318e:	3401      	adds	r4, #1
			if(j > 4)
    3190:	42a0      	cmp	r0, r4
    3192:	d00a      	beq.n	31aa <nmi_inet_addr+0x3e>
			c = *pcIpAddr;
    3194:	7812      	ldrb	r2, [r2, #0]
			if(c == '.' || c == 0)
    3196:	2a2e      	cmp	r2, #46	; 0x2e
    3198:	d00a      	beq.n	31b0 <nmi_inet_addr+0x44>
    319a:	2a00      	cmp	r2, #0
    319c:	d00c      	beq.n	31b8 <nmi_inet_addr+0x4c>
			else if(c >= '0' && c <= '9')
    319e:	3a30      	subs	r2, #48	; 0x30
    31a0:	b2d2      	uxtb	r2, r2
    31a2:	2a09      	cmp	r2, #9
    31a4:	d9ed      	bls.n	3182 <nmi_inet_addr+0x16>
				return 0;
    31a6:	2000      	movs	r0, #0
    31a8:	e000      	b.n	31ac <nmi_inet_addr+0x40>
				return 0;
    31aa:	2000      	movs	r0, #0
		} while(c != '.' && c != 0);
	}
	m2m_memcpy((uint8*)&u32IP, au8IP, 4);
	return u32IP;
}
    31ac:	b002      	add	sp, #8
    31ae:	bd70      	pop	{r4, r5, r6, pc}
				au8IP[i] = tmp;
    31b0:	466a      	mov	r2, sp
    31b2:	54b3      	strb	r3, [r6, r2]
			++pcIpAddr;
    31b4:	0020      	movs	r0, r4
    31b6:	e002      	b.n	31be <nmi_inet_addr+0x52>
				au8IP[i] = tmp;
    31b8:	466a      	mov	r2, sp
    31ba:	54b3      	strb	r3, [r6, r2]
			++pcIpAddr;
    31bc:	0020      	movs	r0, r4
    31be:	3601      	adds	r6, #1
	for(i = 0; i < 4; ++i)
    31c0:	2e04      	cmp	r6, #4
    31c2:	d1d9      	bne.n	3178 <nmi_inet_addr+0xc>
	m2m_memcpy((uint8*)&u32IP, au8IP, 4);
    31c4:	2204      	movs	r2, #4
    31c6:	4669      	mov	r1, sp
    31c8:	a801      	add	r0, sp, #4
    31ca:	4b02      	ldr	r3, [pc, #8]	; (31d4 <nmi_inet_addr+0x68>)
    31cc:	4798      	blx	r3
	return u32IP;
    31ce:	9801      	ldr	r0, [sp, #4]
    31d0:	e7ec      	b.n	31ac <nmi_inet_addr+0x40>
    31d2:	46c0      	nop			; (mov r8, r8)
    31d4:	00000585 	.word	0x00000585

000031d8 <gethostbyname>:

Date
		4 June 2012
*********************************************************************/
sint8 gethostbyname(uint8 * pcHostName)
{
    31d8:	b510      	push	{r4, lr}
    31da:	b084      	sub	sp, #16
    31dc:	0004      	movs	r4, r0
	sint8	s8Err = SOCK_ERR_INVALID_ARG;
	uint8	u8HostNameSize = (uint8)m2m_strlen(pcHostName);
    31de:	4b0b      	ldr	r3, [pc, #44]	; (320c <gethostbyname+0x34>)
    31e0:	4798      	blx	r3
	if(u8HostNameSize <= HOSTNAME_MAX_SIZE)
    31e2:	b2c3      	uxtb	r3, r0
    31e4:	2b40      	cmp	r3, #64	; 0x40
    31e6:	d80d      	bhi.n	3204 <gethostbyname+0x2c>
	{
		s8Err = SOCKET_REQUEST(SOCKET_CMD_DNS_RESOLVE, (uint8*)pcHostName, u8HostNameSize + 1, NULL,0, 0);
    31e8:	23ff      	movs	r3, #255	; 0xff
    31ea:	4003      	ands	r3, r0
    31ec:	3301      	adds	r3, #1
    31ee:	2200      	movs	r2, #0
    31f0:	9202      	str	r2, [sp, #8]
    31f2:	9201      	str	r2, [sp, #4]
    31f4:	9200      	str	r2, [sp, #0]
    31f6:	0022      	movs	r2, r4
    31f8:	214a      	movs	r1, #74	; 0x4a
    31fa:	2002      	movs	r0, #2
    31fc:	4c04      	ldr	r4, [pc, #16]	; (3210 <gethostbyname+0x38>)
    31fe:	47a0      	blx	r4
	}
	return s8Err;
}
    3200:	b004      	add	sp, #16
    3202:	bd10      	pop	{r4, pc}
	sint8	s8Err = SOCK_ERR_INVALID_ARG;
    3204:	2006      	movs	r0, #6
    3206:	4240      	negs	r0, r0
    3208:	e7fa      	b.n	3200 <gethostbyname+0x28>
    320a:	46c0      	nop			; (mov r8, r8)
    320c:	000005a9 	.word	0x000005a9
    3210:	000006ad 	.word	0x000006ad

00003214 <spi_flash_enable>:
 *	@brief	Enable spi flash operations
 *	@author	M. Abdelmawla
 *	@version	1.0
 */
sint8 spi_flash_enable(uint8 enable)
{
    3214:	b570      	push	{r4, r5, r6, lr}
    3216:	b082      	sub	sp, #8
    3218:	0004      	movs	r4, r0
	sint8 s8Ret = M2M_SUCCESS;
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    321a:	4b2a      	ldr	r3, [pc, #168]	; (32c4 <spi_flash_enable+0xb0>)
    321c:	4798      	blx	r3
    321e:	0500      	lsls	r0, r0, #20
    3220:	0d00      	lsrs	r0, r0, #20
    3222:	4b29      	ldr	r3, [pc, #164]	; (32c8 <spi_flash_enable+0xb4>)
	sint8 s8Ret = M2M_SUCCESS;
    3224:	2500      	movs	r5, #0
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    3226:	4298      	cmp	r0, r3
    3228:	d802      	bhi.n	3230 <spi_flash_enable+0x1c>
		u32Val |= ((0x0010ul) << 12);
		nm_write_reg(0x1410, u32Val);
	}
ERR1:
	return s8Ret;
}
    322a:	0028      	movs	r0, r5
    322c:	b002      	add	sp, #8
    322e:	bd70      	pop	{r4, r5, r6, pc}
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
    3230:	a901      	add	r1, sp, #4
    3232:	4826      	ldr	r0, [pc, #152]	; (32cc <spi_flash_enable+0xb8>)
    3234:	4b26      	ldr	r3, [pc, #152]	; (32d0 <spi_flash_enable+0xbc>)
    3236:	4798      	blx	r3
    3238:	1e05      	subs	r5, r0, #0
		if(s8Ret != M2M_SUCCESS) {
    323a:	d1f6      	bne.n	322a <spi_flash_enable+0x16>
		u32Val &= ~((0x7777ul) << 12);
    323c:	4b25      	ldr	r3, [pc, #148]	; (32d4 <spi_flash_enable+0xc0>)
    323e:	9a01      	ldr	r2, [sp, #4]
    3240:	4013      	ands	r3, r2
		u32Val |= ((0x1111ul) << 12);
    3242:	4925      	ldr	r1, [pc, #148]	; (32d8 <spi_flash_enable+0xc4>)
    3244:	4319      	orrs	r1, r3
    3246:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    3248:	4820      	ldr	r0, [pc, #128]	; (32cc <spi_flash_enable+0xb8>)
    324a:	4b24      	ldr	r3, [pc, #144]	; (32dc <spi_flash_enable+0xc8>)
    324c:	4798      	blx	r3
		if(enable) {
    324e:	2c00      	cmp	r4, #0
    3250:	d020      	beq.n	3294 <spi_flash_enable+0x80>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    3252:	2100      	movs	r1, #0
    3254:	4822      	ldr	r0, [pc, #136]	; (32e0 <spi_flash_enable+0xcc>)
    3256:	4c21      	ldr	r4, [pc, #132]	; (32dc <spi_flash_enable+0xc8>)
    3258:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    325a:	21ab      	movs	r1, #171	; 0xab
    325c:	4821      	ldr	r0, [pc, #132]	; (32e4 <spi_flash_enable+0xd0>)
    325e:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    3260:	2101      	movs	r1, #1
    3262:	4821      	ldr	r0, [pc, #132]	; (32e8 <spi_flash_enable+0xd4>)
    3264:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    3266:	2100      	movs	r1, #0
    3268:	4820      	ldr	r0, [pc, #128]	; (32ec <spi_flash_enable+0xd8>)
    326a:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
    326c:	2181      	movs	r1, #129	; 0x81
    326e:	4820      	ldr	r0, [pc, #128]	; (32f0 <spi_flash_enable+0xdc>)
    3270:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    3272:	4e20      	ldr	r6, [pc, #128]	; (32f4 <spi_flash_enable+0xe0>)
    3274:	4c20      	ldr	r4, [pc, #128]	; (32f8 <spi_flash_enable+0xe4>)
    3276:	0030      	movs	r0, r6
    3278:	47a0      	blx	r4
    327a:	2801      	cmp	r0, #1
    327c:	d1fb      	bne.n	3276 <spi_flash_enable+0x62>
		u32Val &= ~((0x7777ul) << 12);
    327e:	4b15      	ldr	r3, [pc, #84]	; (32d4 <spi_flash_enable+0xc0>)
    3280:	9a01      	ldr	r2, [sp, #4]
    3282:	4013      	ands	r3, r2
		u32Val |= ((0x0010ul) << 12);
    3284:	2180      	movs	r1, #128	; 0x80
    3286:	0249      	lsls	r1, r1, #9
    3288:	4319      	orrs	r1, r3
    328a:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    328c:	480f      	ldr	r0, [pc, #60]	; (32cc <spi_flash_enable+0xb8>)
    328e:	4b13      	ldr	r3, [pc, #76]	; (32dc <spi_flash_enable+0xc8>)
    3290:	4798      	blx	r3
    3292:	e7ca      	b.n	322a <spi_flash_enable+0x16>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    3294:	2100      	movs	r1, #0
    3296:	4812      	ldr	r0, [pc, #72]	; (32e0 <spi_flash_enable+0xcc>)
    3298:	4c10      	ldr	r4, [pc, #64]	; (32dc <spi_flash_enable+0xc8>)
    329a:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    329c:	21b9      	movs	r1, #185	; 0xb9
    329e:	4811      	ldr	r0, [pc, #68]	; (32e4 <spi_flash_enable+0xd0>)
    32a0:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    32a2:	2101      	movs	r1, #1
    32a4:	4810      	ldr	r0, [pc, #64]	; (32e8 <spi_flash_enable+0xd4>)
    32a6:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    32a8:	2100      	movs	r1, #0
    32aa:	4810      	ldr	r0, [pc, #64]	; (32ec <spi_flash_enable+0xd8>)
    32ac:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
    32ae:	2181      	movs	r1, #129	; 0x81
    32b0:	480f      	ldr	r0, [pc, #60]	; (32f0 <spi_flash_enable+0xdc>)
    32b2:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    32b4:	4e0f      	ldr	r6, [pc, #60]	; (32f4 <spi_flash_enable+0xe0>)
    32b6:	4c10      	ldr	r4, [pc, #64]	; (32f8 <spi_flash_enable+0xe4>)
    32b8:	0030      	movs	r0, r6
    32ba:	47a0      	blx	r4
    32bc:	2801      	cmp	r0, #1
    32be:	d1fb      	bne.n	32b8 <spi_flash_enable+0xa4>
    32c0:	e7dd      	b.n	327e <spi_flash_enable+0x6a>
    32c2:	46c0      	nop			; (mov r8, r8)
    32c4:	00001591 	.word	0x00001591
    32c8:	0000039f 	.word	0x0000039f
    32cc:	00001410 	.word	0x00001410
    32d0:	000019e1 	.word	0x000019e1
    32d4:	f8888fff 	.word	0xf8888fff
    32d8:	01111000 	.word	0x01111000
    32dc:	000019ed 	.word	0x000019ed
    32e0:	00010208 	.word	0x00010208
    32e4:	0001020c 	.word	0x0001020c
    32e8:	00010214 	.word	0x00010214
    32ec:	0001021c 	.word	0x0001021c
    32f0:	00010204 	.word	0x00010204
    32f4:	00010218 	.word	0x00010218
    32f8:	000019d5 	.word	0x000019d5

000032fc <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    32fc:	4b0c      	ldr	r3, [pc, #48]	; (3330 <cpu_irq_enter_critical+0x34>)
    32fe:	681b      	ldr	r3, [r3, #0]
    3300:	2b00      	cmp	r3, #0
    3302:	d106      	bne.n	3312 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3304:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    3308:	2b00      	cmp	r3, #0
    330a:	d007      	beq.n	331c <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    330c:	2200      	movs	r2, #0
    330e:	4b09      	ldr	r3, [pc, #36]	; (3334 <cpu_irq_enter_critical+0x38>)
    3310:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    3312:	4a07      	ldr	r2, [pc, #28]	; (3330 <cpu_irq_enter_critical+0x34>)
    3314:	6813      	ldr	r3, [r2, #0]
    3316:	3301      	adds	r3, #1
    3318:	6013      	str	r3, [r2, #0]
}
    331a:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    331c:	b672      	cpsid	i
    331e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    3322:	2200      	movs	r2, #0
    3324:	4b04      	ldr	r3, [pc, #16]	; (3338 <cpu_irq_enter_critical+0x3c>)
    3326:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    3328:	3201      	adds	r2, #1
    332a:	4b02      	ldr	r3, [pc, #8]	; (3334 <cpu_irq_enter_critical+0x38>)
    332c:	701a      	strb	r2, [r3, #0]
    332e:	e7f0      	b.n	3312 <cpu_irq_enter_critical+0x16>
    3330:	200000e4 	.word	0x200000e4
    3334:	200000e8 	.word	0x200000e8
    3338:	2000000a 	.word	0x2000000a

0000333c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    333c:	4b08      	ldr	r3, [pc, #32]	; (3360 <cpu_irq_leave_critical+0x24>)
    333e:	681a      	ldr	r2, [r3, #0]
    3340:	3a01      	subs	r2, #1
    3342:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    3344:	681b      	ldr	r3, [r3, #0]
    3346:	2b00      	cmp	r3, #0
    3348:	d109      	bne.n	335e <cpu_irq_leave_critical+0x22>
    334a:	4b06      	ldr	r3, [pc, #24]	; (3364 <cpu_irq_leave_critical+0x28>)
    334c:	781b      	ldrb	r3, [r3, #0]
    334e:	2b00      	cmp	r3, #0
    3350:	d005      	beq.n	335e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    3352:	2201      	movs	r2, #1
    3354:	4b04      	ldr	r3, [pc, #16]	; (3368 <cpu_irq_leave_critical+0x2c>)
    3356:	701a      	strb	r2, [r3, #0]
    3358:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    335c:	b662      	cpsie	i
	}
}
    335e:	4770      	bx	lr
    3360:	200000e4 	.word	0x200000e4
    3364:	200000e8 	.word	0x200000e8
    3368:	2000000a 	.word	0x2000000a

0000336c <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    336c:	b5f0      	push	{r4, r5, r6, r7, lr}
    336e:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    3370:	ac01      	add	r4, sp, #4
    3372:	2501      	movs	r5, #1
    3374:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    3376:	2700      	movs	r7, #0
    3378:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    337a:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    337c:	0021      	movs	r1, r4
    337e:	203e      	movs	r0, #62	; 0x3e
    3380:	4e06      	ldr	r6, [pc, #24]	; (339c <system_board_init+0x30>)
    3382:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    3384:	2280      	movs	r2, #128	; 0x80
    3386:	05d2      	lsls	r2, r2, #23
    3388:	4b05      	ldr	r3, [pc, #20]	; (33a0 <system_board_init+0x34>)
    338a:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    338c:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    338e:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    3390:	0021      	movs	r1, r4
    3392:	200f      	movs	r0, #15
    3394:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
    3396:	b003      	add	sp, #12
    3398:	bdf0      	pop	{r4, r5, r6, r7, pc}
    339a:	46c0      	nop			; (mov r8, r8)
    339c:	00003575 	.word	0x00003575
    33a0:	41004480 	.word	0x41004480

000033a4 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    33a4:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    33a6:	2a00      	cmp	r2, #0
    33a8:	d001      	beq.n	33ae <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    33aa:	0018      	movs	r0, r3
    33ac:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
    33ae:	008b      	lsls	r3, r1, #2
    33b0:	4a06      	ldr	r2, [pc, #24]	; (33cc <extint_register_callback+0x28>)
    33b2:	589b      	ldr	r3, [r3, r2]
    33b4:	2b00      	cmp	r3, #0
    33b6:	d003      	beq.n	33c0 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
    33b8:	4283      	cmp	r3, r0
    33ba:	d005      	beq.n	33c8 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
    33bc:	231d      	movs	r3, #29
    33be:	e7f4      	b.n	33aa <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
    33c0:	0089      	lsls	r1, r1, #2
    33c2:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    33c4:	2300      	movs	r3, #0
    33c6:	e7f0      	b.n	33aa <extint_register_callback+0x6>
		return STATUS_OK;
    33c8:	2300      	movs	r3, #0
    33ca:	e7ee      	b.n	33aa <extint_register_callback+0x6>
    33cc:	200003a8 	.word	0x200003a8

000033d0 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    33d0:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    33d2:	2900      	cmp	r1, #0
    33d4:	d001      	beq.n	33da <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
    33d6:	0018      	movs	r0, r3
    33d8:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    33da:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    33dc:	281f      	cmp	r0, #31
    33de:	d800      	bhi.n	33e2 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
    33e0:	4a02      	ldr	r2, [pc, #8]	; (33ec <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
    33e2:	2301      	movs	r3, #1
    33e4:	4083      	lsls	r3, r0
    33e6:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
    33e8:	2300      	movs	r3, #0
    33ea:	e7f4      	b.n	33d6 <extint_chan_enable_callback+0x6>
    33ec:	40001800 	.word	0x40001800

000033f0 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    33f0:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    33f2:	2900      	cmp	r1, #0
    33f4:	d001      	beq.n	33fa <extint_chan_disable_callback+0xa>
	}

	return STATUS_OK;
}
    33f6:	0018      	movs	r0, r3
    33f8:	4770      	bx	lr
		return NULL;
    33fa:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    33fc:	281f      	cmp	r0, #31
    33fe:	d800      	bhi.n	3402 <extint_chan_disable_callback+0x12>
		return eics[eic_index];
    3400:	4a02      	ldr	r2, [pc, #8]	; (340c <extint_chan_disable_callback+0x1c>)
		eic->INTENCLR.reg = (1UL << channel);
    3402:	2301      	movs	r3, #1
    3404:	4083      	lsls	r3, r0
    3406:	6093      	str	r3, [r2, #8]
	return STATUS_OK;
    3408:	2300      	movs	r3, #0
    340a:	e7f4      	b.n	33f6 <extint_chan_disable_callback+0x6>
    340c:	40001800 	.word	0x40001800

00003410 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    3410:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    3412:	2200      	movs	r2, #0
    3414:	4b10      	ldr	r3, [pc, #64]	; (3458 <EIC_Handler+0x48>)
    3416:	701a      	strb	r2, [r3, #0]
    3418:	2300      	movs	r3, #0
    341a:	4910      	ldr	r1, [pc, #64]	; (345c <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    341c:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    341e:	4e10      	ldr	r6, [pc, #64]	; (3460 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    3420:	4c0d      	ldr	r4, [pc, #52]	; (3458 <EIC_Handler+0x48>)
    3422:	e00a      	b.n	343a <EIC_Handler+0x2a>
		return eics[eic_index];
    3424:	490d      	ldr	r1, [pc, #52]	; (345c <EIC_Handler+0x4c>)
    3426:	e008      	b.n	343a <EIC_Handler+0x2a>
    3428:	7823      	ldrb	r3, [r4, #0]
    342a:	3301      	adds	r3, #1
    342c:	b2db      	uxtb	r3, r3
    342e:	7023      	strb	r3, [r4, #0]
    3430:	2b0f      	cmp	r3, #15
    3432:	d810      	bhi.n	3456 <EIC_Handler+0x46>
		return NULL;
    3434:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    3436:	2b1f      	cmp	r3, #31
    3438:	d9f4      	bls.n	3424 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
    343a:	0028      	movs	r0, r5
    343c:	4018      	ands	r0, r3
    343e:	2201      	movs	r2, #1
    3440:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
    3442:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    3444:	4210      	tst	r0, r2
    3446:	d0ef      	beq.n	3428 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    3448:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    344a:	009b      	lsls	r3, r3, #2
    344c:	599b      	ldr	r3, [r3, r6]
    344e:	2b00      	cmp	r3, #0
    3450:	d0ea      	beq.n	3428 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    3452:	4798      	blx	r3
    3454:	e7e8      	b.n	3428 <EIC_Handler+0x18>
			}
		}
	}
}
    3456:	bd70      	pop	{r4, r5, r6, pc}
    3458:	200003a4 	.word	0x200003a4
    345c:	40001800 	.word	0x40001800
    3460:	200003a8 	.word	0x200003a8

00003464 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    3464:	4a04      	ldr	r2, [pc, #16]	; (3478 <_extint_enable+0x14>)
    3466:	7813      	ldrb	r3, [r2, #0]
    3468:	2102      	movs	r1, #2
    346a:	430b      	orrs	r3, r1
    346c:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    346e:	7853      	ldrb	r3, [r2, #1]
    3470:	b25b      	sxtb	r3, r3
    3472:	2b00      	cmp	r3, #0
    3474:	dbfb      	blt.n	346e <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    3476:	4770      	bx	lr
    3478:	40001800 	.word	0x40001800

0000347c <_system_extint_init>:
{
    347c:	b500      	push	{lr}
    347e:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    3480:	4a12      	ldr	r2, [pc, #72]	; (34cc <_system_extint_init+0x50>)
    3482:	6993      	ldr	r3, [r2, #24]
    3484:	2140      	movs	r1, #64	; 0x40
    3486:	430b      	orrs	r3, r1
    3488:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    348a:	a901      	add	r1, sp, #4
    348c:	2300      	movs	r3, #0
    348e:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    3490:	2005      	movs	r0, #5
    3492:	4b0f      	ldr	r3, [pc, #60]	; (34d0 <_system_extint_init+0x54>)
    3494:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
    3496:	2005      	movs	r0, #5
    3498:	4b0e      	ldr	r3, [pc, #56]	; (34d4 <_system_extint_init+0x58>)
    349a:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    349c:	4a0e      	ldr	r2, [pc, #56]	; (34d8 <_system_extint_init+0x5c>)
    349e:	7813      	ldrb	r3, [r2, #0]
    34a0:	2101      	movs	r1, #1
    34a2:	430b      	orrs	r3, r1
    34a4:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    34a6:	7853      	ldrb	r3, [r2, #1]
    34a8:	b25b      	sxtb	r3, r3
    34aa:	2b00      	cmp	r3, #0
    34ac:	dbfb      	blt.n	34a6 <_system_extint_init+0x2a>
    34ae:	4b0b      	ldr	r3, [pc, #44]	; (34dc <_system_extint_init+0x60>)
    34b0:	0019      	movs	r1, r3
    34b2:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
    34b4:	2200      	movs	r2, #0
    34b6:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    34b8:	4299      	cmp	r1, r3
    34ba:	d1fc      	bne.n	34b6 <_system_extint_init+0x3a>
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    34bc:	2210      	movs	r2, #16
    34be:	4b08      	ldr	r3, [pc, #32]	; (34e0 <_system_extint_init+0x64>)
    34c0:	601a      	str	r2, [r3, #0]
	_extint_enable();
    34c2:	4b08      	ldr	r3, [pc, #32]	; (34e4 <_system_extint_init+0x68>)
    34c4:	4798      	blx	r3
}
    34c6:	b003      	add	sp, #12
    34c8:	bd00      	pop	{pc}
    34ca:	46c0      	nop			; (mov r8, r8)
    34cc:	40000400 	.word	0x40000400
    34d0:	00004a49 	.word	0x00004a49
    34d4:	000049bd 	.word	0x000049bd
    34d8:	40001800 	.word	0x40001800
    34dc:	200003a8 	.word	0x200003a8
    34e0:	e000e100 	.word	0xe000e100
    34e4:	00003465 	.word	0x00003465

000034e8 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    34e8:	2300      	movs	r3, #0
    34ea:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    34ec:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    34ee:	2201      	movs	r2, #1
    34f0:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
    34f2:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
    34f4:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    34f6:	3302      	adds	r3, #2
    34f8:	72c3      	strb	r3, [r0, #11]
}
    34fa:	4770      	bx	lr

000034fc <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    34fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    34fe:	b083      	sub	sp, #12
    3500:	0005      	movs	r5, r0
    3502:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3504:	a901      	add	r1, sp, #4
    3506:	2300      	movs	r3, #0
    3508:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    350a:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    350c:	7923      	ldrb	r3, [r4, #4]
    350e:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    3510:	7a23      	ldrb	r3, [r4, #8]
    3512:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    3514:	7820      	ldrb	r0, [r4, #0]
    3516:	4b15      	ldr	r3, [pc, #84]	; (356c <extint_chan_set_config+0x70>)
    3518:	4798      	blx	r3
		return NULL;
    351a:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
    351c:	2d1f      	cmp	r5, #31
    351e:	d800      	bhi.n	3522 <extint_chan_set_config+0x26>
		return eics[eic_index];
    3520:	4813      	ldr	r0, [pc, #76]	; (3570 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    3522:	2207      	movs	r2, #7
    3524:	402a      	ands	r2, r5
    3526:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    3528:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    352a:	7aa3      	ldrb	r3, [r4, #10]
    352c:	2b00      	cmp	r3, #0
    352e:	d001      	beq.n	3534 <extint_chan_set_config+0x38>
    3530:	2308      	movs	r3, #8
    3532:	431f      	orrs	r7, r3
    3534:	08eb      	lsrs	r3, r5, #3
    3536:	009b      	lsls	r3, r3, #2
    3538:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    353a:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    353c:	260f      	movs	r6, #15
    353e:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    3540:	43b1      	bics	r1, r6
			(new_config << config_pos);
    3542:	4097      	lsls	r7, r2
    3544:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    3546:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
    3548:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    354a:	7a63      	ldrb	r3, [r4, #9]
    354c:	2b00      	cmp	r3, #0
    354e:	d106      	bne.n	355e <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    3550:	6943      	ldr	r3, [r0, #20]
    3552:	2201      	movs	r2, #1
    3554:	40aa      	lsls	r2, r5
    3556:	4393      	bics	r3, r2
    3558:	6143      	str	r3, [r0, #20]
	}
}
    355a:	b003      	add	sp, #12
    355c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    355e:	6942      	ldr	r2, [r0, #20]
    3560:	2301      	movs	r3, #1
    3562:	40ab      	lsls	r3, r5
    3564:	4313      	orrs	r3, r2
    3566:	6143      	str	r3, [r0, #20]
    3568:	e7f7      	b.n	355a <extint_chan_set_config+0x5e>
    356a:	46c0      	nop			; (mov r8, r8)
    356c:	00004b41 	.word	0x00004b41
    3570:	40001800 	.word	0x40001800

00003574 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    3574:	b500      	push	{lr}
    3576:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3578:	ab01      	add	r3, sp, #4
    357a:	2280      	movs	r2, #128	; 0x80
    357c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    357e:	780a      	ldrb	r2, [r1, #0]
    3580:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    3582:	784a      	ldrb	r2, [r1, #1]
    3584:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    3586:	788a      	ldrb	r2, [r1, #2]
    3588:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    358a:	0019      	movs	r1, r3
    358c:	4b01      	ldr	r3, [pc, #4]	; (3594 <port_pin_set_config+0x20>)
    358e:	4798      	blx	r3
}
    3590:	b003      	add	sp, #12
    3592:	bd00      	pop	{pc}
    3594:	00004b41 	.word	0x00004b41

00003598 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    3598:	b5f0      	push	{r4, r5, r6, r7, lr}
    359a:	46de      	mov	lr, fp
    359c:	4657      	mov	r7, sl
    359e:	464e      	mov	r6, r9
    35a0:	4645      	mov	r5, r8
    35a2:	b5e0      	push	{r5, r6, r7, lr}
    35a4:	b087      	sub	sp, #28
    35a6:	4680      	mov	r8, r0
    35a8:	9104      	str	r1, [sp, #16]
    35aa:	0016      	movs	r6, r2
    35ac:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    35ae:	2200      	movs	r2, #0
    35b0:	2300      	movs	r3, #0
    35b2:	2100      	movs	r1, #0
    35b4:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    35b6:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    35b8:	2001      	movs	r0, #1
    35ba:	0021      	movs	r1, r4
    35bc:	9600      	str	r6, [sp, #0]
    35be:	9701      	str	r7, [sp, #4]
    35c0:	465c      	mov	r4, fp
    35c2:	9403      	str	r4, [sp, #12]
    35c4:	4644      	mov	r4, r8
    35c6:	9405      	str	r4, [sp, #20]
    35c8:	e013      	b.n	35f2 <long_division+0x5a>
    35ca:	2420      	movs	r4, #32
    35cc:	1a64      	subs	r4, r4, r1
    35ce:	0005      	movs	r5, r0
    35d0:	40e5      	lsrs	r5, r4
    35d2:	46a8      	mov	r8, r5
    35d4:	e014      	b.n	3600 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    35d6:	9c00      	ldr	r4, [sp, #0]
    35d8:	9d01      	ldr	r5, [sp, #4]
    35da:	1b12      	subs	r2, r2, r4
    35dc:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    35de:	465c      	mov	r4, fp
    35e0:	464d      	mov	r5, r9
    35e2:	432c      	orrs	r4, r5
    35e4:	46a3      	mov	fp, r4
    35e6:	9c03      	ldr	r4, [sp, #12]
    35e8:	4645      	mov	r5, r8
    35ea:	432c      	orrs	r4, r5
    35ec:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    35ee:	3901      	subs	r1, #1
    35f0:	d325      	bcc.n	363e <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    35f2:	2420      	movs	r4, #32
    35f4:	4264      	negs	r4, r4
    35f6:	190c      	adds	r4, r1, r4
    35f8:	d4e7      	bmi.n	35ca <long_division+0x32>
    35fa:	0005      	movs	r5, r0
    35fc:	40a5      	lsls	r5, r4
    35fe:	46a8      	mov	r8, r5
    3600:	0004      	movs	r4, r0
    3602:	408c      	lsls	r4, r1
    3604:	46a1      	mov	r9, r4
		r = r << 1;
    3606:	1892      	adds	r2, r2, r2
    3608:	415b      	adcs	r3, r3
    360a:	0014      	movs	r4, r2
    360c:	001d      	movs	r5, r3
		if (n & bit_shift) {
    360e:	9e05      	ldr	r6, [sp, #20]
    3610:	464f      	mov	r7, r9
    3612:	403e      	ands	r6, r7
    3614:	46b4      	mov	ip, r6
    3616:	9e04      	ldr	r6, [sp, #16]
    3618:	4647      	mov	r7, r8
    361a:	403e      	ands	r6, r7
    361c:	46b2      	mov	sl, r6
    361e:	4666      	mov	r6, ip
    3620:	4657      	mov	r7, sl
    3622:	433e      	orrs	r6, r7
    3624:	d003      	beq.n	362e <long_division+0x96>
			r |= 0x01;
    3626:	0006      	movs	r6, r0
    3628:	4326      	orrs	r6, r4
    362a:	0032      	movs	r2, r6
    362c:	002b      	movs	r3, r5
		if (r >= d) {
    362e:	9c00      	ldr	r4, [sp, #0]
    3630:	9d01      	ldr	r5, [sp, #4]
    3632:	429d      	cmp	r5, r3
    3634:	d8db      	bhi.n	35ee <long_division+0x56>
    3636:	d1ce      	bne.n	35d6 <long_division+0x3e>
    3638:	4294      	cmp	r4, r2
    363a:	d8d8      	bhi.n	35ee <long_division+0x56>
    363c:	e7cb      	b.n	35d6 <long_division+0x3e>
    363e:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    3640:	4658      	mov	r0, fp
    3642:	0019      	movs	r1, r3
    3644:	b007      	add	sp, #28
    3646:	bc3c      	pop	{r2, r3, r4, r5}
    3648:	4690      	mov	r8, r2
    364a:	4699      	mov	r9, r3
    364c:	46a2      	mov	sl, r4
    364e:	46ab      	mov	fp, r5
    3650:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003652 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    3652:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    3654:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3656:	2340      	movs	r3, #64	; 0x40
    3658:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    365a:	4281      	cmp	r1, r0
    365c:	d202      	bcs.n	3664 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    365e:	0018      	movs	r0, r3
    3660:	bd10      	pop	{r4, pc}
		baud_calculated++;
    3662:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    3664:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    3666:	1c63      	adds	r3, r4, #1
    3668:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    366a:	4288      	cmp	r0, r1
    366c:	d9f9      	bls.n	3662 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    366e:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    3670:	2cff      	cmp	r4, #255	; 0xff
    3672:	d8f4      	bhi.n	365e <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    3674:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    3676:	2300      	movs	r3, #0
    3678:	e7f1      	b.n	365e <_sercom_get_sync_baud_val+0xc>
	...

0000367c <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    367c:	b5f0      	push	{r4, r5, r6, r7, lr}
    367e:	b083      	sub	sp, #12
    3680:	000f      	movs	r7, r1
    3682:	0016      	movs	r6, r2
    3684:	aa08      	add	r2, sp, #32
    3686:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    3688:	0004      	movs	r4, r0
    368a:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    368c:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    368e:	42bc      	cmp	r4, r7
    3690:	d902      	bls.n	3698 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    3692:	0010      	movs	r0, r2
    3694:	b003      	add	sp, #12
    3696:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    3698:	2b00      	cmp	r3, #0
    369a:	d114      	bne.n	36c6 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    369c:	0002      	movs	r2, r0
    369e:	0008      	movs	r0, r1
    36a0:	2100      	movs	r1, #0
    36a2:	4c19      	ldr	r4, [pc, #100]	; (3708 <_sercom_get_async_baud_val+0x8c>)
    36a4:	47a0      	blx	r4
    36a6:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    36a8:	003a      	movs	r2, r7
    36aa:	2300      	movs	r3, #0
    36ac:	2000      	movs	r0, #0
    36ae:	4c17      	ldr	r4, [pc, #92]	; (370c <_sercom_get_async_baud_val+0x90>)
    36b0:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    36b2:	2200      	movs	r2, #0
    36b4:	2301      	movs	r3, #1
    36b6:	1a12      	subs	r2, r2, r0
    36b8:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    36ba:	0c12      	lsrs	r2, r2, #16
    36bc:	041b      	lsls	r3, r3, #16
    36be:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    36c0:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    36c2:	2200      	movs	r2, #0
    36c4:	e7e5      	b.n	3692 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    36c6:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    36c8:	2b01      	cmp	r3, #1
    36ca:	d1f9      	bne.n	36c0 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    36cc:	000a      	movs	r2, r1
    36ce:	2300      	movs	r3, #0
    36d0:	2100      	movs	r1, #0
    36d2:	4c0d      	ldr	r4, [pc, #52]	; (3708 <_sercom_get_async_baud_val+0x8c>)
    36d4:	47a0      	blx	r4
    36d6:	0002      	movs	r2, r0
    36d8:	000b      	movs	r3, r1
    36da:	9200      	str	r2, [sp, #0]
    36dc:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    36de:	0038      	movs	r0, r7
    36e0:	2100      	movs	r1, #0
    36e2:	4c0a      	ldr	r4, [pc, #40]	; (370c <_sercom_get_async_baud_val+0x90>)
    36e4:	47a0      	blx	r4
    36e6:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    36e8:	2380      	movs	r3, #128	; 0x80
    36ea:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    36ec:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    36ee:	4298      	cmp	r0, r3
    36f0:	d8cf      	bhi.n	3692 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    36f2:	0f79      	lsrs	r1, r7, #29
    36f4:	00f8      	lsls	r0, r7, #3
    36f6:	9a00      	ldr	r2, [sp, #0]
    36f8:	9b01      	ldr	r3, [sp, #4]
    36fa:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    36fc:	00ea      	lsls	r2, r5, #3
    36fe:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    3700:	b2d2      	uxtb	r2, r2
    3702:	0352      	lsls	r2, r2, #13
    3704:	432a      	orrs	r2, r5
    3706:	e7db      	b.n	36c0 <_sercom_get_async_baud_val+0x44>
    3708:	00006a35 	.word	0x00006a35
    370c:	00003599 	.word	0x00003599

00003710 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    3710:	b510      	push	{r4, lr}
    3712:	b082      	sub	sp, #8
    3714:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    3716:	4b0e      	ldr	r3, [pc, #56]	; (3750 <sercom_set_gclk_generator+0x40>)
    3718:	781b      	ldrb	r3, [r3, #0]
    371a:	2b00      	cmp	r3, #0
    371c:	d007      	beq.n	372e <sercom_set_gclk_generator+0x1e>
    371e:	2900      	cmp	r1, #0
    3720:	d105      	bne.n	372e <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    3722:	4b0b      	ldr	r3, [pc, #44]	; (3750 <sercom_set_gclk_generator+0x40>)
    3724:	785b      	ldrb	r3, [r3, #1]
    3726:	4283      	cmp	r3, r0
    3728:	d010      	beq.n	374c <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    372a:	201d      	movs	r0, #29
    372c:	e00c      	b.n	3748 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    372e:	a901      	add	r1, sp, #4
    3730:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    3732:	2013      	movs	r0, #19
    3734:	4b07      	ldr	r3, [pc, #28]	; (3754 <sercom_set_gclk_generator+0x44>)
    3736:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    3738:	2013      	movs	r0, #19
    373a:	4b07      	ldr	r3, [pc, #28]	; (3758 <sercom_set_gclk_generator+0x48>)
    373c:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    373e:	4b04      	ldr	r3, [pc, #16]	; (3750 <sercom_set_gclk_generator+0x40>)
    3740:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    3742:	2201      	movs	r2, #1
    3744:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    3746:	2000      	movs	r0, #0
}
    3748:	b002      	add	sp, #8
    374a:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    374c:	2000      	movs	r0, #0
    374e:	e7fb      	b.n	3748 <sercom_set_gclk_generator+0x38>
    3750:	200000ec 	.word	0x200000ec
    3754:	00004a49 	.word	0x00004a49
    3758:	000049bd 	.word	0x000049bd

0000375c <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    375c:	4b40      	ldr	r3, [pc, #256]	; (3860 <_sercom_get_default_pad+0x104>)
    375e:	4298      	cmp	r0, r3
    3760:	d031      	beq.n	37c6 <_sercom_get_default_pad+0x6a>
    3762:	d90a      	bls.n	377a <_sercom_get_default_pad+0x1e>
    3764:	4b3f      	ldr	r3, [pc, #252]	; (3864 <_sercom_get_default_pad+0x108>)
    3766:	4298      	cmp	r0, r3
    3768:	d04d      	beq.n	3806 <_sercom_get_default_pad+0xaa>
    376a:	4b3f      	ldr	r3, [pc, #252]	; (3868 <_sercom_get_default_pad+0x10c>)
    376c:	4298      	cmp	r0, r3
    376e:	d05a      	beq.n	3826 <_sercom_get_default_pad+0xca>
    3770:	4b3e      	ldr	r3, [pc, #248]	; (386c <_sercom_get_default_pad+0x110>)
    3772:	4298      	cmp	r0, r3
    3774:	d037      	beq.n	37e6 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    3776:	2000      	movs	r0, #0
}
    3778:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    377a:	4b3d      	ldr	r3, [pc, #244]	; (3870 <_sercom_get_default_pad+0x114>)
    377c:	4298      	cmp	r0, r3
    377e:	d00c      	beq.n	379a <_sercom_get_default_pad+0x3e>
    3780:	4b3c      	ldr	r3, [pc, #240]	; (3874 <_sercom_get_default_pad+0x118>)
    3782:	4298      	cmp	r0, r3
    3784:	d1f7      	bne.n	3776 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3786:	2901      	cmp	r1, #1
    3788:	d017      	beq.n	37ba <_sercom_get_default_pad+0x5e>
    378a:	2900      	cmp	r1, #0
    378c:	d05d      	beq.n	384a <_sercom_get_default_pad+0xee>
    378e:	2902      	cmp	r1, #2
    3790:	d015      	beq.n	37be <_sercom_get_default_pad+0x62>
    3792:	2903      	cmp	r1, #3
    3794:	d015      	beq.n	37c2 <_sercom_get_default_pad+0x66>
	return 0;
    3796:	2000      	movs	r0, #0
    3798:	e7ee      	b.n	3778 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    379a:	2901      	cmp	r1, #1
    379c:	d007      	beq.n	37ae <_sercom_get_default_pad+0x52>
    379e:	2900      	cmp	r1, #0
    37a0:	d051      	beq.n	3846 <_sercom_get_default_pad+0xea>
    37a2:	2902      	cmp	r1, #2
    37a4:	d005      	beq.n	37b2 <_sercom_get_default_pad+0x56>
    37a6:	2903      	cmp	r1, #3
    37a8:	d005      	beq.n	37b6 <_sercom_get_default_pad+0x5a>
	return 0;
    37aa:	2000      	movs	r0, #0
    37ac:	e7e4      	b.n	3778 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    37ae:	4832      	ldr	r0, [pc, #200]	; (3878 <_sercom_get_default_pad+0x11c>)
    37b0:	e7e2      	b.n	3778 <_sercom_get_default_pad+0x1c>
    37b2:	4832      	ldr	r0, [pc, #200]	; (387c <_sercom_get_default_pad+0x120>)
    37b4:	e7e0      	b.n	3778 <_sercom_get_default_pad+0x1c>
    37b6:	4832      	ldr	r0, [pc, #200]	; (3880 <_sercom_get_default_pad+0x124>)
    37b8:	e7de      	b.n	3778 <_sercom_get_default_pad+0x1c>
    37ba:	4832      	ldr	r0, [pc, #200]	; (3884 <_sercom_get_default_pad+0x128>)
    37bc:	e7dc      	b.n	3778 <_sercom_get_default_pad+0x1c>
    37be:	4832      	ldr	r0, [pc, #200]	; (3888 <_sercom_get_default_pad+0x12c>)
    37c0:	e7da      	b.n	3778 <_sercom_get_default_pad+0x1c>
    37c2:	4832      	ldr	r0, [pc, #200]	; (388c <_sercom_get_default_pad+0x130>)
    37c4:	e7d8      	b.n	3778 <_sercom_get_default_pad+0x1c>
    37c6:	2901      	cmp	r1, #1
    37c8:	d007      	beq.n	37da <_sercom_get_default_pad+0x7e>
    37ca:	2900      	cmp	r1, #0
    37cc:	d03f      	beq.n	384e <_sercom_get_default_pad+0xf2>
    37ce:	2902      	cmp	r1, #2
    37d0:	d005      	beq.n	37de <_sercom_get_default_pad+0x82>
    37d2:	2903      	cmp	r1, #3
    37d4:	d005      	beq.n	37e2 <_sercom_get_default_pad+0x86>
	return 0;
    37d6:	2000      	movs	r0, #0
    37d8:	e7ce      	b.n	3778 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    37da:	482d      	ldr	r0, [pc, #180]	; (3890 <_sercom_get_default_pad+0x134>)
    37dc:	e7cc      	b.n	3778 <_sercom_get_default_pad+0x1c>
    37de:	482d      	ldr	r0, [pc, #180]	; (3894 <_sercom_get_default_pad+0x138>)
    37e0:	e7ca      	b.n	3778 <_sercom_get_default_pad+0x1c>
    37e2:	482d      	ldr	r0, [pc, #180]	; (3898 <_sercom_get_default_pad+0x13c>)
    37e4:	e7c8      	b.n	3778 <_sercom_get_default_pad+0x1c>
    37e6:	2901      	cmp	r1, #1
    37e8:	d007      	beq.n	37fa <_sercom_get_default_pad+0x9e>
    37ea:	2900      	cmp	r1, #0
    37ec:	d031      	beq.n	3852 <_sercom_get_default_pad+0xf6>
    37ee:	2902      	cmp	r1, #2
    37f0:	d005      	beq.n	37fe <_sercom_get_default_pad+0xa2>
    37f2:	2903      	cmp	r1, #3
    37f4:	d005      	beq.n	3802 <_sercom_get_default_pad+0xa6>
	return 0;
    37f6:	2000      	movs	r0, #0
    37f8:	e7be      	b.n	3778 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    37fa:	4828      	ldr	r0, [pc, #160]	; (389c <_sercom_get_default_pad+0x140>)
    37fc:	e7bc      	b.n	3778 <_sercom_get_default_pad+0x1c>
    37fe:	4828      	ldr	r0, [pc, #160]	; (38a0 <_sercom_get_default_pad+0x144>)
    3800:	e7ba      	b.n	3778 <_sercom_get_default_pad+0x1c>
    3802:	4828      	ldr	r0, [pc, #160]	; (38a4 <_sercom_get_default_pad+0x148>)
    3804:	e7b8      	b.n	3778 <_sercom_get_default_pad+0x1c>
    3806:	2901      	cmp	r1, #1
    3808:	d007      	beq.n	381a <_sercom_get_default_pad+0xbe>
    380a:	2900      	cmp	r1, #0
    380c:	d023      	beq.n	3856 <_sercom_get_default_pad+0xfa>
    380e:	2902      	cmp	r1, #2
    3810:	d005      	beq.n	381e <_sercom_get_default_pad+0xc2>
    3812:	2903      	cmp	r1, #3
    3814:	d005      	beq.n	3822 <_sercom_get_default_pad+0xc6>
	return 0;
    3816:	2000      	movs	r0, #0
    3818:	e7ae      	b.n	3778 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    381a:	4823      	ldr	r0, [pc, #140]	; (38a8 <_sercom_get_default_pad+0x14c>)
    381c:	e7ac      	b.n	3778 <_sercom_get_default_pad+0x1c>
    381e:	4823      	ldr	r0, [pc, #140]	; (38ac <_sercom_get_default_pad+0x150>)
    3820:	e7aa      	b.n	3778 <_sercom_get_default_pad+0x1c>
    3822:	4823      	ldr	r0, [pc, #140]	; (38b0 <_sercom_get_default_pad+0x154>)
    3824:	e7a8      	b.n	3778 <_sercom_get_default_pad+0x1c>
    3826:	2901      	cmp	r1, #1
    3828:	d007      	beq.n	383a <_sercom_get_default_pad+0xde>
    382a:	2900      	cmp	r1, #0
    382c:	d015      	beq.n	385a <_sercom_get_default_pad+0xfe>
    382e:	2902      	cmp	r1, #2
    3830:	d005      	beq.n	383e <_sercom_get_default_pad+0xe2>
    3832:	2903      	cmp	r1, #3
    3834:	d005      	beq.n	3842 <_sercom_get_default_pad+0xe6>
	return 0;
    3836:	2000      	movs	r0, #0
    3838:	e79e      	b.n	3778 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    383a:	481e      	ldr	r0, [pc, #120]	; (38b4 <_sercom_get_default_pad+0x158>)
    383c:	e79c      	b.n	3778 <_sercom_get_default_pad+0x1c>
    383e:	481e      	ldr	r0, [pc, #120]	; (38b8 <_sercom_get_default_pad+0x15c>)
    3840:	e79a      	b.n	3778 <_sercom_get_default_pad+0x1c>
    3842:	481e      	ldr	r0, [pc, #120]	; (38bc <_sercom_get_default_pad+0x160>)
    3844:	e798      	b.n	3778 <_sercom_get_default_pad+0x1c>
    3846:	481e      	ldr	r0, [pc, #120]	; (38c0 <_sercom_get_default_pad+0x164>)
    3848:	e796      	b.n	3778 <_sercom_get_default_pad+0x1c>
    384a:	2003      	movs	r0, #3
    384c:	e794      	b.n	3778 <_sercom_get_default_pad+0x1c>
    384e:	481d      	ldr	r0, [pc, #116]	; (38c4 <_sercom_get_default_pad+0x168>)
    3850:	e792      	b.n	3778 <_sercom_get_default_pad+0x1c>
    3852:	481d      	ldr	r0, [pc, #116]	; (38c8 <_sercom_get_default_pad+0x16c>)
    3854:	e790      	b.n	3778 <_sercom_get_default_pad+0x1c>
    3856:	481d      	ldr	r0, [pc, #116]	; (38cc <_sercom_get_default_pad+0x170>)
    3858:	e78e      	b.n	3778 <_sercom_get_default_pad+0x1c>
    385a:	481d      	ldr	r0, [pc, #116]	; (38d0 <_sercom_get_default_pad+0x174>)
    385c:	e78c      	b.n	3778 <_sercom_get_default_pad+0x1c>
    385e:	46c0      	nop			; (mov r8, r8)
    3860:	42001000 	.word	0x42001000
    3864:	42001800 	.word	0x42001800
    3868:	42001c00 	.word	0x42001c00
    386c:	42001400 	.word	0x42001400
    3870:	42000800 	.word	0x42000800
    3874:	42000c00 	.word	0x42000c00
    3878:	00050003 	.word	0x00050003
    387c:	00060003 	.word	0x00060003
    3880:	00070003 	.word	0x00070003
    3884:	00010003 	.word	0x00010003
    3888:	001e0003 	.word	0x001e0003
    388c:	001f0003 	.word	0x001f0003
    3890:	00090003 	.word	0x00090003
    3894:	000a0003 	.word	0x000a0003
    3898:	000b0003 	.word	0x000b0003
    389c:	00110003 	.word	0x00110003
    38a0:	00120003 	.word	0x00120003
    38a4:	00130003 	.word	0x00130003
    38a8:	000d0003 	.word	0x000d0003
    38ac:	000e0003 	.word	0x000e0003
    38b0:	000f0003 	.word	0x000f0003
    38b4:	00170003 	.word	0x00170003
    38b8:	00180003 	.word	0x00180003
    38bc:	00190003 	.word	0x00190003
    38c0:	00040003 	.word	0x00040003
    38c4:	00080003 	.word	0x00080003
    38c8:	00100003 	.word	0x00100003
    38cc:	000c0003 	.word	0x000c0003
    38d0:	00160003 	.word	0x00160003

000038d4 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    38d4:	b530      	push	{r4, r5, lr}
    38d6:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    38d8:	4b0b      	ldr	r3, [pc, #44]	; (3908 <_sercom_get_sercom_inst_index+0x34>)
    38da:	466a      	mov	r2, sp
    38dc:	cb32      	ldmia	r3!, {r1, r4, r5}
    38de:	c232      	stmia	r2!, {r1, r4, r5}
    38e0:	cb32      	ldmia	r3!, {r1, r4, r5}
    38e2:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    38e4:	9b00      	ldr	r3, [sp, #0]
    38e6:	4283      	cmp	r3, r0
    38e8:	d00b      	beq.n	3902 <_sercom_get_sercom_inst_index+0x2e>
    38ea:	2301      	movs	r3, #1
    38ec:	009a      	lsls	r2, r3, #2
    38ee:	4669      	mov	r1, sp
    38f0:	5852      	ldr	r2, [r2, r1]
    38f2:	4282      	cmp	r2, r0
    38f4:	d006      	beq.n	3904 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    38f6:	3301      	adds	r3, #1
    38f8:	2b06      	cmp	r3, #6
    38fa:	d1f7      	bne.n	38ec <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    38fc:	2000      	movs	r0, #0
}
    38fe:	b007      	add	sp, #28
    3900:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3902:	2300      	movs	r3, #0
			return i;
    3904:	b2d8      	uxtb	r0, r3
    3906:	e7fa      	b.n	38fe <_sercom_get_sercom_inst_index+0x2a>
    3908:	00008e04 	.word	0x00008e04

0000390c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    390c:	4770      	bx	lr
	...

00003910 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    3910:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    3912:	4b0a      	ldr	r3, [pc, #40]	; (393c <_sercom_set_handler+0x2c>)
    3914:	781b      	ldrb	r3, [r3, #0]
    3916:	2b00      	cmp	r3, #0
    3918:	d10c      	bne.n	3934 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    391a:	4f09      	ldr	r7, [pc, #36]	; (3940 <_sercom_set_handler+0x30>)
    391c:	4e09      	ldr	r6, [pc, #36]	; (3944 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    391e:	4d0a      	ldr	r5, [pc, #40]	; (3948 <_sercom_set_handler+0x38>)
    3920:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    3922:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    3924:	195a      	adds	r2, r3, r5
    3926:	6014      	str	r4, [r2, #0]
    3928:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    392a:	2b18      	cmp	r3, #24
    392c:	d1f9      	bne.n	3922 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    392e:	2201      	movs	r2, #1
    3930:	4b02      	ldr	r3, [pc, #8]	; (393c <_sercom_set_handler+0x2c>)
    3932:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    3934:	0080      	lsls	r0, r0, #2
    3936:	4b02      	ldr	r3, [pc, #8]	; (3940 <_sercom_set_handler+0x30>)
    3938:	50c1      	str	r1, [r0, r3]
}
    393a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    393c:	200000ee 	.word	0x200000ee
    3940:	200000f0 	.word	0x200000f0
    3944:	0000390d 	.word	0x0000390d
    3948:	200003e8 	.word	0x200003e8

0000394c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    394c:	b500      	push	{lr}
    394e:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    3950:	2309      	movs	r3, #9
    3952:	466a      	mov	r2, sp
    3954:	7013      	strb	r3, [r2, #0]
    3956:	3301      	adds	r3, #1
    3958:	7053      	strb	r3, [r2, #1]
    395a:	3301      	adds	r3, #1
    395c:	7093      	strb	r3, [r2, #2]
    395e:	3301      	adds	r3, #1
    3960:	70d3      	strb	r3, [r2, #3]
    3962:	3301      	adds	r3, #1
    3964:	7113      	strb	r3, [r2, #4]
    3966:	3301      	adds	r3, #1
    3968:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    396a:	4b03      	ldr	r3, [pc, #12]	; (3978 <_sercom_get_interrupt_vector+0x2c>)
    396c:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    396e:	466b      	mov	r3, sp
    3970:	5618      	ldrsb	r0, [r3, r0]
}
    3972:	b003      	add	sp, #12
    3974:	bd00      	pop	{pc}
    3976:	46c0      	nop			; (mov r8, r8)
    3978:	000038d5 	.word	0x000038d5

0000397c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    397c:	b510      	push	{r4, lr}
    397e:	4b02      	ldr	r3, [pc, #8]	; (3988 <SERCOM0_Handler+0xc>)
    3980:	681b      	ldr	r3, [r3, #0]
    3982:	2000      	movs	r0, #0
    3984:	4798      	blx	r3
    3986:	bd10      	pop	{r4, pc}
    3988:	200000f0 	.word	0x200000f0

0000398c <SERCOM1_Handler>:
    398c:	b510      	push	{r4, lr}
    398e:	4b02      	ldr	r3, [pc, #8]	; (3998 <SERCOM1_Handler+0xc>)
    3990:	685b      	ldr	r3, [r3, #4]
    3992:	2001      	movs	r0, #1
    3994:	4798      	blx	r3
    3996:	bd10      	pop	{r4, pc}
    3998:	200000f0 	.word	0x200000f0

0000399c <SERCOM2_Handler>:
    399c:	b510      	push	{r4, lr}
    399e:	4b02      	ldr	r3, [pc, #8]	; (39a8 <SERCOM2_Handler+0xc>)
    39a0:	689b      	ldr	r3, [r3, #8]
    39a2:	2002      	movs	r0, #2
    39a4:	4798      	blx	r3
    39a6:	bd10      	pop	{r4, pc}
    39a8:	200000f0 	.word	0x200000f0

000039ac <SERCOM3_Handler>:
    39ac:	b510      	push	{r4, lr}
    39ae:	4b02      	ldr	r3, [pc, #8]	; (39b8 <SERCOM3_Handler+0xc>)
    39b0:	68db      	ldr	r3, [r3, #12]
    39b2:	2003      	movs	r0, #3
    39b4:	4798      	blx	r3
    39b6:	bd10      	pop	{r4, pc}
    39b8:	200000f0 	.word	0x200000f0

000039bc <SERCOM4_Handler>:
    39bc:	b510      	push	{r4, lr}
    39be:	4b02      	ldr	r3, [pc, #8]	; (39c8 <SERCOM4_Handler+0xc>)
    39c0:	691b      	ldr	r3, [r3, #16]
    39c2:	2004      	movs	r0, #4
    39c4:	4798      	blx	r3
    39c6:	bd10      	pop	{r4, pc}
    39c8:	200000f0 	.word	0x200000f0

000039cc <SERCOM5_Handler>:
    39cc:	b510      	push	{r4, lr}
    39ce:	4b02      	ldr	r3, [pc, #8]	; (39d8 <SERCOM5_Handler+0xc>)
    39d0:	695b      	ldr	r3, [r3, #20]
    39d2:	2005      	movs	r0, #5
    39d4:	4798      	blx	r3
    39d6:	bd10      	pop	{r4, pc}
    39d8:	200000f0 	.word	0x200000f0

000039dc <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    39dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    39de:	b08b      	sub	sp, #44	; 0x2c
    39e0:	0005      	movs	r5, r0
    39e2:	000c      	movs	r4, r1
    39e4:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    39e6:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    39e8:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    39ea:	201c      	movs	r0, #28
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    39ec:	079b      	lsls	r3, r3, #30
    39ee:	d501      	bpl.n	39f4 <spi_init+0x18>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    39f0:	b00b      	add	sp, #44	; 0x2c
    39f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    39f4:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    39f6:	3817      	subs	r0, #23
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    39f8:	07db      	lsls	r3, r3, #31
    39fa:	d4f9      	bmi.n	39f0 <spi_init+0x14>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    39fc:	0008      	movs	r0, r1
    39fe:	4b60      	ldr	r3, [pc, #384]	; (3b80 <spi_init+0x1a4>)
    3a00:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    3a02:	4a60      	ldr	r2, [pc, #384]	; (3b84 <spi_init+0x1a8>)
    3a04:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    3a06:	1c87      	adds	r7, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    3a08:	2301      	movs	r3, #1
    3a0a:	40bb      	lsls	r3, r7
    3a0c:	430b      	orrs	r3, r1
    3a0e:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    3a10:	a909      	add	r1, sp, #36	; 0x24
    3a12:	2724      	movs	r7, #36	; 0x24
    3a14:	5df3      	ldrb	r3, [r6, r7]
    3a16:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3a18:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    3a1a:	b2c3      	uxtb	r3, r0
    3a1c:	9301      	str	r3, [sp, #4]
    3a1e:	0018      	movs	r0, r3
    3a20:	4b59      	ldr	r3, [pc, #356]	; (3b88 <spi_init+0x1ac>)
    3a22:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3a24:	9801      	ldr	r0, [sp, #4]
    3a26:	4b59      	ldr	r3, [pc, #356]	; (3b8c <spi_init+0x1b0>)
    3a28:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    3a2a:	5df0      	ldrb	r0, [r6, r7]
    3a2c:	2100      	movs	r1, #0
    3a2e:	4b58      	ldr	r3, [pc, #352]	; (3b90 <spi_init+0x1b4>)
    3a30:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    3a32:	7833      	ldrb	r3, [r6, #0]
    3a34:	2b01      	cmp	r3, #1
    3a36:	d038      	beq.n	3aaa <spi_init+0xce>
    3a38:	002b      	movs	r3, r5
    3a3a:	330c      	adds	r3, #12
    3a3c:	0029      	movs	r1, r5
    3a3e:	3128      	adds	r1, #40	; 0x28
		module->callback[i]        = NULL;
    3a40:	2200      	movs	r2, #0
    3a42:	c304      	stmia	r3!, {r2}
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    3a44:	428b      	cmp	r3, r1
    3a46:	d1fc      	bne.n	3a42 <spi_init+0x66>
	module->tx_buffer_ptr              = NULL;
    3a48:	2300      	movs	r3, #0
    3a4a:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    3a4c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    3a4e:	2400      	movs	r4, #0
    3a50:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    3a52:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    3a54:	3336      	adds	r3, #54	; 0x36
    3a56:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    3a58:	3301      	adds	r3, #1
    3a5a:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    3a5c:	3301      	adds	r3, #1
    3a5e:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    3a60:	3b35      	subs	r3, #53	; 0x35
    3a62:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    3a64:	712c      	strb	r4, [r5, #4]
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    3a66:	6828      	ldr	r0, [r5, #0]
    3a68:	4b45      	ldr	r3, [pc, #276]	; (3b80 <spi_init+0x1a4>)
    3a6a:	4798      	blx	r3
    3a6c:	0007      	movs	r7, r0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    3a6e:	4949      	ldr	r1, [pc, #292]	; (3b94 <spi_init+0x1b8>)
    3a70:	4b49      	ldr	r3, [pc, #292]	; (3b98 <spi_init+0x1bc>)
    3a72:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    3a74:	00bf      	lsls	r7, r7, #2
    3a76:	4b49      	ldr	r3, [pc, #292]	; (3b9c <spi_init+0x1c0>)
    3a78:	50fd      	str	r5, [r7, r3]
	SercomSpi *const spi_module = &(module->hw->SPI);
    3a7a:	682f      	ldr	r7, [r5, #0]
    3a7c:	ab04      	add	r3, sp, #16
    3a7e:	2280      	movs	r2, #128	; 0x80
    3a80:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3a82:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3a84:	3a7f      	subs	r2, #127	; 0x7f
    3a86:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    3a88:	70dc      	strb	r4, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    3a8a:	7833      	ldrb	r3, [r6, #0]
    3a8c:	2b00      	cmp	r3, #0
    3a8e:	d102      	bne.n	3a96 <spi_init+0xba>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    3a90:	2200      	movs	r2, #0
    3a92:	ab04      	add	r3, sp, #16
    3a94:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    3a96:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    3a98:	9305      	str	r3, [sp, #20]
    3a9a:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    3a9c:	9306      	str	r3, [sp, #24]
    3a9e:	6b33      	ldr	r3, [r6, #48]	; 0x30
    3aa0:	9307      	str	r3, [sp, #28]
    3aa2:	6b73      	ldr	r3, [r6, #52]	; 0x34
    3aa4:	9308      	str	r3, [sp, #32]
    3aa6:	2400      	movs	r4, #0
    3aa8:	e00b      	b.n	3ac2 <spi_init+0xe6>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    3aaa:	6823      	ldr	r3, [r4, #0]
    3aac:	220c      	movs	r2, #12
    3aae:	4313      	orrs	r3, r2
    3ab0:	6023      	str	r3, [r4, #0]
    3ab2:	e7c1      	b.n	3a38 <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    3ab4:	0038      	movs	r0, r7
    3ab6:	4b3a      	ldr	r3, [pc, #232]	; (3ba0 <spi_init+0x1c4>)
    3ab8:	4798      	blx	r3
    3aba:	e00a      	b.n	3ad2 <spi_init+0xf6>
    3abc:	3401      	adds	r4, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    3abe:	2c04      	cmp	r4, #4
    3ac0:	d010      	beq.n	3ae4 <spi_init+0x108>
    3ac2:	b2e1      	uxtb	r1, r4
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3ac4:	00a3      	lsls	r3, r4, #2
    3ac6:	aa02      	add	r2, sp, #8
    3ac8:	200c      	movs	r0, #12
    3aca:	1812      	adds	r2, r2, r0
    3acc:	58d0      	ldr	r0, [r2, r3]
		if (current_pinmux == PINMUX_DEFAULT) {
    3ace:	2800      	cmp	r0, #0
    3ad0:	d0f0      	beq.n	3ab4 <spi_init+0xd8>
		if (current_pinmux != PINMUX_UNUSED) {
    3ad2:	1c43      	adds	r3, r0, #1
    3ad4:	d0f2      	beq.n	3abc <spi_init+0xe0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    3ad6:	a904      	add	r1, sp, #16
    3ad8:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    3ada:	0c00      	lsrs	r0, r0, #16
    3adc:	b2c0      	uxtb	r0, r0
    3ade:	4b31      	ldr	r3, [pc, #196]	; (3ba4 <spi_init+0x1c8>)
    3ae0:	4798      	blx	r3
    3ae2:	e7eb      	b.n	3abc <spi_init+0xe0>
	module->mode             = config->mode;
    3ae4:	7833      	ldrb	r3, [r6, #0]
    3ae6:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    3ae8:	7c33      	ldrb	r3, [r6, #16]
    3aea:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    3aec:	7cb3      	ldrb	r3, [r6, #18]
    3aee:	71eb      	strb	r3, [r5, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    3af0:	7d33      	ldrb	r3, [r6, #20]
    3af2:	722b      	strb	r3, [r5, #8]
	uint16_t baud = 0;
    3af4:	2200      	movs	r2, #0
    3af6:	ab02      	add	r3, sp, #8
    3af8:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    3afa:	7833      	ldrb	r3, [r6, #0]
    3afc:	2b01      	cmp	r3, #1
    3afe:	d028      	beq.n	3b52 <spi_init+0x176>
	ctrla |= config->transfer_mode;
    3b00:	6873      	ldr	r3, [r6, #4]
    3b02:	68b2      	ldr	r2, [r6, #8]
    3b04:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    3b06:	68f2      	ldr	r2, [r6, #12]
    3b08:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    3b0a:	7c31      	ldrb	r1, [r6, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    3b0c:	7c72      	ldrb	r2, [r6, #17]
    3b0e:	2a00      	cmp	r2, #0
    3b10:	d103      	bne.n	3b1a <spi_init+0x13e>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    3b12:	4a25      	ldr	r2, [pc, #148]	; (3ba8 <spi_init+0x1cc>)
    3b14:	7892      	ldrb	r2, [r2, #2]
    3b16:	0792      	lsls	r2, r2, #30
    3b18:	d501      	bpl.n	3b1e <spi_init+0x142>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    3b1a:	2280      	movs	r2, #128	; 0x80
    3b1c:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    3b1e:	7cb2      	ldrb	r2, [r6, #18]
    3b20:	2a00      	cmp	r2, #0
    3b22:	d002      	beq.n	3b2a <spi_init+0x14e>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    3b24:	2280      	movs	r2, #128	; 0x80
    3b26:	0292      	lsls	r2, r2, #10
    3b28:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    3b2a:	7cf2      	ldrb	r2, [r6, #19]
    3b2c:	2a00      	cmp	r2, #0
    3b2e:	d002      	beq.n	3b36 <spi_init+0x15a>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    3b30:	2280      	movs	r2, #128	; 0x80
    3b32:	0092      	lsls	r2, r2, #2
    3b34:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    3b36:	7d32      	ldrb	r2, [r6, #20]
    3b38:	2a00      	cmp	r2, #0
    3b3a:	d002      	beq.n	3b42 <spi_init+0x166>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    3b3c:	2280      	movs	r2, #128	; 0x80
    3b3e:	0192      	lsls	r2, r2, #6
    3b40:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    3b42:	683a      	ldr	r2, [r7, #0]
    3b44:	4313      	orrs	r3, r2
    3b46:	603b      	str	r3, [r7, #0]
	spi_module->CTRLB.reg |= ctrlb;
    3b48:	687b      	ldr	r3, [r7, #4]
    3b4a:	430b      	orrs	r3, r1
    3b4c:	607b      	str	r3, [r7, #4]
	return STATUS_OK;
    3b4e:	2000      	movs	r0, #0
    3b50:	e74e      	b.n	39f0 <spi_init+0x14>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3b52:	6828      	ldr	r0, [r5, #0]
    3b54:	4b0a      	ldr	r3, [pc, #40]	; (3b80 <spi_init+0x1a4>)
    3b56:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3b58:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    3b5a:	b2c0      	uxtb	r0, r0
    3b5c:	4b13      	ldr	r3, [pc, #76]	; (3bac <spi_init+0x1d0>)
    3b5e:	4798      	blx	r3
    3b60:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    3b62:	ab02      	add	r3, sp, #8
    3b64:	1d9a      	adds	r2, r3, #6
    3b66:	69b0      	ldr	r0, [r6, #24]
    3b68:	4b11      	ldr	r3, [pc, #68]	; (3bb0 <spi_init+0x1d4>)
    3b6a:	4798      	blx	r3
    3b6c:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    3b6e:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    3b70:	2b00      	cmp	r3, #0
    3b72:	d000      	beq.n	3b76 <spi_init+0x19a>
    3b74:	e73c      	b.n	39f0 <spi_init+0x14>
		spi_module->BAUD.reg = (uint8_t)baud;
    3b76:	ab02      	add	r3, sp, #8
    3b78:	3306      	adds	r3, #6
    3b7a:	781b      	ldrb	r3, [r3, #0]
    3b7c:	733b      	strb	r3, [r7, #12]
    3b7e:	e7bf      	b.n	3b00 <spi_init+0x124>
    3b80:	000038d5 	.word	0x000038d5
    3b84:	40000400 	.word	0x40000400
    3b88:	00004a49 	.word	0x00004a49
    3b8c:	000049bd 	.word	0x000049bd
    3b90:	00003711 	.word	0x00003711
    3b94:	00003ca9 	.word	0x00003ca9
    3b98:	00003911 	.word	0x00003911
    3b9c:	200003e8 	.word	0x200003e8
    3ba0:	0000375d 	.word	0x0000375d
    3ba4:	00004b41 	.word	0x00004b41
    3ba8:	41002000 	.word	0x41002000
    3bac:	00004a65 	.word	0x00004a65
    3bb0:	00003653 	.word	0x00003653

00003bb4 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    3bb4:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    3bb6:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    3bb8:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    3bba:	2c01      	cmp	r4, #1
    3bbc:	d001      	beq.n	3bc2 <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    3bbe:	0018      	movs	r0, r3
    3bc0:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    3bc2:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    3bc4:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    3bc6:	2c00      	cmp	r4, #0
    3bc8:	d1f9      	bne.n	3bbe <spi_select_slave+0xa>
		if (select) {
    3bca:	2a00      	cmp	r2, #0
    3bcc:	d058      	beq.n	3c80 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    3bce:	784b      	ldrb	r3, [r1, #1]
    3bd0:	2b00      	cmp	r3, #0
    3bd2:	d044      	beq.n	3c5e <spi_select_slave+0xaa>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3bd4:	6803      	ldr	r3, [r0, #0]
    3bd6:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    3bd8:	07db      	lsls	r3, r3, #31
    3bda:	d410      	bmi.n	3bfe <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    3bdc:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    3bde:	09d1      	lsrs	r1, r2, #7
		return NULL;
    3be0:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3be2:	2900      	cmp	r1, #0
    3be4:	d104      	bne.n	3bf0 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    3be6:	0953      	lsrs	r3, r2, #5
    3be8:	01db      	lsls	r3, r3, #7
    3bea:	492e      	ldr	r1, [pc, #184]	; (3ca4 <spi_select_slave+0xf0>)
    3bec:	468c      	mov	ip, r1
    3bee:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3bf0:	211f      	movs	r1, #31
    3bf2:	4011      	ands	r1, r2
    3bf4:	2201      	movs	r2, #1
    3bf6:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    3bf8:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    3bfa:	2305      	movs	r3, #5
    3bfc:	e7df      	b.n	3bbe <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    3bfe:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    3c00:	09d4      	lsrs	r4, r2, #7
		return NULL;
    3c02:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3c04:	2c00      	cmp	r4, #0
    3c06:	d104      	bne.n	3c12 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    3c08:	0953      	lsrs	r3, r2, #5
    3c0a:	01db      	lsls	r3, r3, #7
    3c0c:	4c25      	ldr	r4, [pc, #148]	; (3ca4 <spi_select_slave+0xf0>)
    3c0e:	46a4      	mov	ip, r4
    3c10:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3c12:	241f      	movs	r4, #31
    3c14:	4014      	ands	r4, r2
    3c16:	2201      	movs	r2, #1
    3c18:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    3c1a:	615a      	str	r2, [r3, #20]
	SercomSpi *const spi_module = &(module->hw->SPI);
    3c1c:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3c1e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3c20:	07d2      	lsls	r2, r2, #31
    3c22:	d501      	bpl.n	3c28 <spi_select_slave+0x74>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3c24:	788a      	ldrb	r2, [r1, #2]
    3c26:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    3c28:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    3c2a:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    3c2c:	2a00      	cmp	r2, #0
    3c2e:	d1c6      	bne.n	3bbe <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    3c30:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    3c32:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3c34:	7e13      	ldrb	r3, [r2, #24]
    3c36:	420b      	tst	r3, r1
    3c38:	d0fc      	beq.n	3c34 <spi_select_slave+0x80>
    3c3a:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    3c3c:	2300      	movs	r3, #0
	if (!spi_is_ready_to_read(module)) {
    3c3e:	0749      	lsls	r1, r1, #29
    3c40:	d5bd      	bpl.n	3bbe <spi_select_slave+0xa>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3c42:	8b53      	ldrh	r3, [r2, #26]
    3c44:	075b      	lsls	r3, r3, #29
    3c46:	d501      	bpl.n	3c4c <spi_select_slave+0x98>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3c48:	2304      	movs	r3, #4
    3c4a:	8353      	strh	r3, [r2, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3c4c:	7983      	ldrb	r3, [r0, #6]
    3c4e:	2b01      	cmp	r3, #1
    3c50:	d002      	beq.n	3c58 <spi_select_slave+0xa4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3c52:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3c54:	2300      	movs	r3, #0
    3c56:	e7b2      	b.n	3bbe <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3c58:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3c5a:	2300      	movs	r3, #0
    3c5c:	e7af      	b.n	3bbe <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    3c5e:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    3c60:	09d1      	lsrs	r1, r2, #7
		return NULL;
    3c62:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3c64:	2900      	cmp	r1, #0
    3c66:	d104      	bne.n	3c72 <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    3c68:	0953      	lsrs	r3, r2, #5
    3c6a:	01db      	lsls	r3, r3, #7
    3c6c:	490d      	ldr	r1, [pc, #52]	; (3ca4 <spi_select_slave+0xf0>)
    3c6e:	468c      	mov	ip, r1
    3c70:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3c72:	211f      	movs	r1, #31
    3c74:	4011      	ands	r1, r2
    3c76:	2201      	movs	r2, #1
    3c78:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    3c7a:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    3c7c:	2300      	movs	r3, #0
    3c7e:	e79e      	b.n	3bbe <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    3c80:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    3c82:	09d1      	lsrs	r1, r2, #7
		return NULL;
    3c84:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3c86:	2900      	cmp	r1, #0
    3c88:	d104      	bne.n	3c94 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    3c8a:	0953      	lsrs	r3, r2, #5
    3c8c:	01db      	lsls	r3, r3, #7
    3c8e:	4905      	ldr	r1, [pc, #20]	; (3ca4 <spi_select_slave+0xf0>)
    3c90:	468c      	mov	ip, r1
    3c92:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3c94:	211f      	movs	r1, #31
    3c96:	4011      	ands	r1, r2
    3c98:	2201      	movs	r2, #1
    3c9a:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    3c9c:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    3c9e:	2300      	movs	r3, #0
    3ca0:	e78d      	b.n	3bbe <spi_select_slave+0xa>
    3ca2:	46c0      	nop			; (mov r8, r8)
    3ca4:	41004400 	.word	0x41004400

00003ca8 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    3ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    3caa:	0080      	lsls	r0, r0, #2
    3cac:	4b70      	ldr	r3, [pc, #448]	; (3e70 <_spi_interrupt_handler+0x1c8>)
    3cae:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    3cb0:	6826      	ldr	r6, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    3cb2:	2337      	movs	r3, #55	; 0x37
	uint8_t callback_mask =
    3cb4:	5ce7      	ldrb	r7, [r4, r3]
    3cb6:	2236      	movs	r2, #54	; 0x36
    3cb8:	5ca2      	ldrb	r2, [r4, r2]
    3cba:	4017      	ands	r7, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    3cbc:	7e33      	ldrb	r3, [r6, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    3cbe:	7db5      	ldrb	r5, [r6, #22]
    3cc0:	401d      	ands	r5, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    3cc2:	07eb      	lsls	r3, r5, #31
    3cc4:	d502      	bpl.n	3ccc <_spi_interrupt_handler+0x24>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    3cc6:	7963      	ldrb	r3, [r4, #5]
    3cc8:	2b01      	cmp	r3, #1
    3cca:	d01e      	beq.n	3d0a <_spi_interrupt_handler+0x62>
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    3ccc:	076b      	lsls	r3, r5, #29
    3cce:	d511      	bpl.n	3cf4 <_spi_interrupt_handler+0x4c>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3cd0:	8b73      	ldrh	r3, [r6, #26]
    3cd2:	075b      	lsls	r3, r3, #29
    3cd4:	d55a      	bpl.n	3d8c <_spi_interrupt_handler+0xe4>
			if (module->dir != SPI_DIRECTION_WRITE) {
    3cd6:	7a63      	ldrb	r3, [r4, #9]
    3cd8:	2b01      	cmp	r3, #1
    3cda:	d008      	beq.n	3cee <_spi_interrupt_handler+0x46>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    3cdc:	221e      	movs	r2, #30
    3cde:	2338      	movs	r3, #56	; 0x38
    3ce0:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    3ce2:	3b35      	subs	r3, #53	; 0x35
    3ce4:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    3ce6:	3302      	adds	r3, #2
    3ce8:	7533      	strb	r3, [r6, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    3cea:	073b      	lsls	r3, r7, #28
    3cec:	d44a      	bmi.n	3d84 <_spi_interrupt_handler+0xdc>
					(module->callback[SPI_CALLBACK_ERROR])(module);
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    3cee:	6ab3      	ldr	r3, [r6, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3cf0:	2304      	movs	r3, #4
    3cf2:	8373      	strh	r3, [r6, #26]
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    3cf4:	07ab      	lsls	r3, r5, #30
    3cf6:	d503      	bpl.n	3d00 <_spi_interrupt_handler+0x58>
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    3cf8:	7963      	ldrb	r3, [r4, #5]
    3cfa:	2b01      	cmp	r3, #1
    3cfc:	d100      	bne.n	3d00 <_spi_interrupt_handler+0x58>
    3cfe:	e097      	b.n	3e30 <_spi_interrupt_handler+0x188>
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    3d00:	b26d      	sxtb	r5, r5
    3d02:	2d00      	cmp	r5, #0
    3d04:	da00      	bge.n	3d08 <_spi_interrupt_handler+0x60>
    3d06:	e0a9      	b.n	3e5c <_spi_interrupt_handler+0x1b4>
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
		}
	}
#  endif
}
    3d08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(module->dir == SPI_DIRECTION_READ)) {
    3d0a:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    3d0c:	2b00      	cmp	r3, #0
    3d0e:	d022      	beq.n	3d56 <_spi_interrupt_handler+0xae>
			(module->dir != SPI_DIRECTION_READ))
    3d10:	7a63      	ldrb	r3, [r4, #9]
		|| ((module->mode == SPI_MODE_MASTER) &&
    3d12:	2b00      	cmp	r3, #0
    3d14:	d0da      	beq.n	3ccc <_spi_interrupt_handler+0x24>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    3d16:	6821      	ldr	r1, [r4, #0]
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    3d18:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    3d1a:	7813      	ldrb	r3, [r2, #0]
    3d1c:	b2db      	uxtb	r3, r3
	(module->tx_buffer_ptr)++;
    3d1e:	1c50      	adds	r0, r2, #1
    3d20:	62e0      	str	r0, [r4, #44]	; 0x2c
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3d22:	79a0      	ldrb	r0, [r4, #6]
    3d24:	2801      	cmp	r0, #1
    3d26:	d027      	beq.n	3d78 <_spi_interrupt_handler+0xd0>
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    3d28:	b29b      	uxth	r3, r3
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    3d2a:	05db      	lsls	r3, r3, #23
    3d2c:	0ddb      	lsrs	r3, r3, #23
    3d2e:	628b      	str	r3, [r1, #40]	; 0x28
	(module->remaining_tx_buffer_length)--;
    3d30:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    3d32:	3b01      	subs	r3, #1
    3d34:	b29b      	uxth	r3, r3
    3d36:	86a3      	strh	r3, [r4, #52]	; 0x34
			if (module->remaining_tx_buffer_length == 0) {
    3d38:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    3d3a:	b29b      	uxth	r3, r3
    3d3c:	2b00      	cmp	r3, #0
    3d3e:	d1c5      	bne.n	3ccc <_spi_interrupt_handler+0x24>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    3d40:	3301      	adds	r3, #1
    3d42:	7533      	strb	r3, [r6, #20]
				if (module->dir == SPI_DIRECTION_WRITE &&
    3d44:	7a63      	ldrb	r3, [r4, #9]
    3d46:	2b01      	cmp	r3, #1
    3d48:	d1c0      	bne.n	3ccc <_spi_interrupt_handler+0x24>
    3d4a:	79e3      	ldrb	r3, [r4, #7]
    3d4c:	2b00      	cmp	r3, #0
    3d4e:	d1bd      	bne.n	3ccc <_spi_interrupt_handler+0x24>
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    3d50:	3302      	adds	r3, #2
    3d52:	75b3      	strb	r3, [r6, #22]
    3d54:	e7ba      	b.n	3ccc <_spi_interrupt_handler+0x24>
	spi_hw->DATA.reg = dummy_write;
    3d56:	4b47      	ldr	r3, [pc, #284]	; (3e74 <_spi_interrupt_handler+0x1cc>)
    3d58:	881b      	ldrh	r3, [r3, #0]
    3d5a:	62b3      	str	r3, [r6, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
    3d5c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    3d5e:	3b01      	subs	r3, #1
    3d60:	b29b      	uxth	r3, r3
    3d62:	8663      	strh	r3, [r4, #50]	; 0x32
			if (module->remaining_dummy_buffer_length == 0) {
    3d64:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    3d66:	b29b      	uxth	r3, r3
    3d68:	2b00      	cmp	r3, #0
    3d6a:	d101      	bne.n	3d70 <_spi_interrupt_handler+0xc8>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    3d6c:	3301      	adds	r3, #1
    3d6e:	7533      	strb	r3, [r6, #20]
		if (0
    3d70:	7963      	ldrb	r3, [r4, #5]
    3d72:	2b01      	cmp	r3, #1
    3d74:	d0cc      	beq.n	3d10 <_spi_interrupt_handler+0x68>
    3d76:	e7a9      	b.n	3ccc <_spi_interrupt_handler+0x24>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    3d78:	7850      	ldrb	r0, [r2, #1]
    3d7a:	0200      	lsls	r0, r0, #8
    3d7c:	4303      	orrs	r3, r0
		(module->tx_buffer_ptr)++;
    3d7e:	3202      	adds	r2, #2
    3d80:	62e2      	str	r2, [r4, #44]	; 0x2c
    3d82:	e7d2      	b.n	3d2a <_spi_interrupt_handler+0x82>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    3d84:	0020      	movs	r0, r4
    3d86:	69a3      	ldr	r3, [r4, #24]
    3d88:	4798      	blx	r3
    3d8a:	e7b0      	b.n	3cee <_spi_interrupt_handler+0x46>
			if (module->dir == SPI_DIRECTION_WRITE) {
    3d8c:	7a63      	ldrb	r3, [r4, #9]
    3d8e:	2b01      	cmp	r3, #1
    3d90:	d028      	beq.n	3de4 <_spi_interrupt_handler+0x13c>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    3d92:	6823      	ldr	r3, [r4, #0]
	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    3d94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3d96:	05db      	lsls	r3, r3, #23
    3d98:	0ddb      	lsrs	r3, r3, #23
	*(module->rx_buffer_ptr) = received_data;
    3d9a:	b2da      	uxtb	r2, r3
    3d9c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    3d9e:	700a      	strb	r2, [r1, #0]
	module->rx_buffer_ptr += 1;
    3da0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    3da2:	1c51      	adds	r1, r2, #1
    3da4:	62a1      	str	r1, [r4, #40]	; 0x28
	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3da6:	79a1      	ldrb	r1, [r4, #6]
    3da8:	2901      	cmp	r1, #1
    3daa:	d034      	beq.n	3e16 <_spi_interrupt_handler+0x16e>
	module->remaining_rx_buffer_length--;
    3dac:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    3dae:	3b01      	subs	r3, #1
    3db0:	b29b      	uxth	r3, r3
    3db2:	8623      	strh	r3, [r4, #48]	; 0x30
				if (module->remaining_rx_buffer_length == 0) {
    3db4:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    3db6:	b29b      	uxth	r3, r3
    3db8:	2b00      	cmp	r3, #0
    3dba:	d000      	beq.n	3dbe <_spi_interrupt_handler+0x116>
    3dbc:	e79a      	b.n	3cf4 <_spi_interrupt_handler+0x4c>
					module->status = STATUS_OK;
    3dbe:	2200      	movs	r2, #0
    3dc0:	3338      	adds	r3, #56	; 0x38
    3dc2:	54e2      	strb	r2, [r4, r3]
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    3dc4:	3b34      	subs	r3, #52	; 0x34
    3dc6:	7533      	strb	r3, [r6, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    3dc8:	7a63      	ldrb	r3, [r4, #9]
    3dca:	2b02      	cmp	r3, #2
    3dcc:	d029      	beq.n	3e22 <_spi_interrupt_handler+0x17a>
					} else if (module->dir == SPI_DIRECTION_READ) {
    3dce:	7a63      	ldrb	r3, [r4, #9]
    3dd0:	2b00      	cmp	r3, #0
    3dd2:	d000      	beq.n	3dd6 <_spi_interrupt_handler+0x12e>
    3dd4:	e78e      	b.n	3cf4 <_spi_interrupt_handler+0x4c>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    3dd6:	07bb      	lsls	r3, r7, #30
    3dd8:	d400      	bmi.n	3ddc <_spi_interrupt_handler+0x134>
    3dda:	e78b      	b.n	3cf4 <_spi_interrupt_handler+0x4c>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    3ddc:	0020      	movs	r0, r4
    3dde:	6923      	ldr	r3, [r4, #16]
    3de0:	4798      	blx	r3
    3de2:	e787      	b.n	3cf4 <_spi_interrupt_handler+0x4c>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    3de4:	6823      	ldr	r3, [r4, #0]
	flush = spi_hw->DATA.reg;
    3de6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
    3de8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    3dea:	3b01      	subs	r3, #1
    3dec:	b29b      	uxth	r3, r3
    3dee:	8663      	strh	r3, [r4, #50]	; 0x32
				if (module->remaining_dummy_buffer_length == 0) {
    3df0:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    3df2:	b29b      	uxth	r3, r3
    3df4:	2b00      	cmp	r3, #0
    3df6:	d000      	beq.n	3dfa <_spi_interrupt_handler+0x152>
    3df8:	e77c      	b.n	3cf4 <_spi_interrupt_handler+0x4c>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    3dfa:	3304      	adds	r3, #4
    3dfc:	7533      	strb	r3, [r6, #20]
					module->status = STATUS_OK;
    3dfe:	2200      	movs	r2, #0
    3e00:	3334      	adds	r3, #52	; 0x34
    3e02:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    3e04:	3b35      	subs	r3, #53	; 0x35
    3e06:	7263      	strb	r3, [r4, #9]
					if (callback_mask &
    3e08:	07fb      	lsls	r3, r7, #31
    3e0a:	d400      	bmi.n	3e0e <_spi_interrupt_handler+0x166>
    3e0c:	e772      	b.n	3cf4 <_spi_interrupt_handler+0x4c>
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    3e0e:	0020      	movs	r0, r4
    3e10:	68e3      	ldr	r3, [r4, #12]
    3e12:	4798      	blx	r3
    3e14:	e76e      	b.n	3cf4 <_spi_interrupt_handler+0x4c>
		*(module->rx_buffer_ptr) = (received_data >> 8);
    3e16:	0a1b      	lsrs	r3, r3, #8
    3e18:	7053      	strb	r3, [r2, #1]
		module->rx_buffer_ptr += 1;
    3e1a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    3e1c:	3301      	adds	r3, #1
    3e1e:	62a3      	str	r3, [r4, #40]	; 0x28
    3e20:	e7c4      	b.n	3dac <_spi_interrupt_handler+0x104>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    3e22:	077b      	lsls	r3, r7, #29
    3e24:	d400      	bmi.n	3e28 <_spi_interrupt_handler+0x180>
    3e26:	e765      	b.n	3cf4 <_spi_interrupt_handler+0x4c>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    3e28:	0020      	movs	r0, r4
    3e2a:	6963      	ldr	r3, [r4, #20]
    3e2c:	4798      	blx	r3
    3e2e:	e761      	b.n	3cf4 <_spi_interrupt_handler+0x4c>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    3e30:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    3e32:	2b01      	cmp	r3, #1
    3e34:	d000      	beq.n	3e38 <_spi_interrupt_handler+0x190>
    3e36:	e763      	b.n	3d00 <_spi_interrupt_handler+0x58>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    3e38:	79e3      	ldrb	r3, [r4, #7]
    3e3a:	2b00      	cmp	r3, #0
    3e3c:	d000      	beq.n	3e40 <_spi_interrupt_handler+0x198>
    3e3e:	e75f      	b.n	3d00 <_spi_interrupt_handler+0x58>
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    3e40:	3302      	adds	r3, #2
    3e42:	7533      	strb	r3, [r6, #20]
			module->dir = SPI_DIRECTION_IDLE;
    3e44:	3301      	adds	r3, #1
    3e46:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    3e48:	2200      	movs	r2, #0
    3e4a:	3335      	adds	r3, #53	; 0x35
    3e4c:	54e2      	strb	r2, [r4, r3]
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    3e4e:	07fb      	lsls	r3, r7, #31
    3e50:	d400      	bmi.n	3e54 <_spi_interrupt_handler+0x1ac>
    3e52:	e755      	b.n	3d00 <_spi_interrupt_handler+0x58>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    3e54:	0020      	movs	r0, r4
    3e56:	68e3      	ldr	r3, [r4, #12]
    3e58:	4798      	blx	r3
    3e5a:	e751      	b.n	3d00 <_spi_interrupt_handler+0x58>
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    3e5c:	2380      	movs	r3, #128	; 0x80
    3e5e:	7533      	strb	r3, [r6, #20]
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    3e60:	7633      	strb	r3, [r6, #24]
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    3e62:	067b      	lsls	r3, r7, #25
    3e64:	d400      	bmi.n	3e68 <_spi_interrupt_handler+0x1c0>
    3e66:	e74f      	b.n	3d08 <_spi_interrupt_handler+0x60>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    3e68:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3e6a:	0020      	movs	r0, r4
    3e6c:	4798      	blx	r3
}
    3e6e:	e74b      	b.n	3d08 <_spi_interrupt_handler+0x60>
    3e70:	200003e8 	.word	0x200003e8
    3e74:	20000400 	.word	0x20000400

00003e78 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    3e78:	b5f0      	push	{r4, r5, r6, r7, lr}
    3e7a:	46de      	mov	lr, fp
    3e7c:	4657      	mov	r7, sl
    3e7e:	464e      	mov	r6, r9
    3e80:	4645      	mov	r5, r8
    3e82:	b5e0      	push	{r5, r6, r7, lr}
    3e84:	b091      	sub	sp, #68	; 0x44
    3e86:	0005      	movs	r5, r0
    3e88:	000c      	movs	r4, r1
    3e8a:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    3e8c:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3e8e:	0008      	movs	r0, r1
    3e90:	4bbc      	ldr	r3, [pc, #752]	; (4184 <usart_init+0x30c>)
    3e92:	4798      	blx	r3
    3e94:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    3e96:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    3e98:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    3e9a:	07db      	lsls	r3, r3, #31
    3e9c:	d506      	bpl.n	3eac <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    3e9e:	b011      	add	sp, #68	; 0x44
    3ea0:	bc3c      	pop	{r2, r3, r4, r5}
    3ea2:	4690      	mov	r8, r2
    3ea4:	4699      	mov	r9, r3
    3ea6:	46a2      	mov	sl, r4
    3ea8:	46ab      	mov	fp, r5
    3eaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    3eac:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    3eae:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    3eb0:	079b      	lsls	r3, r3, #30
    3eb2:	d4f4      	bmi.n	3e9e <usart_init+0x26>
    3eb4:	49b4      	ldr	r1, [pc, #720]	; (4188 <usart_init+0x310>)
    3eb6:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    3eb8:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    3eba:	2301      	movs	r3, #1
    3ebc:	40bb      	lsls	r3, r7
    3ebe:	4303      	orrs	r3, r0
    3ec0:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    3ec2:	a90f      	add	r1, sp, #60	; 0x3c
    3ec4:	272d      	movs	r7, #45	; 0x2d
    3ec6:	5df3      	ldrb	r3, [r6, r7]
    3ec8:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3eca:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    3ecc:	b2d3      	uxtb	r3, r2
    3ece:	9302      	str	r3, [sp, #8]
    3ed0:	0018      	movs	r0, r3
    3ed2:	4bae      	ldr	r3, [pc, #696]	; (418c <usart_init+0x314>)
    3ed4:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3ed6:	9802      	ldr	r0, [sp, #8]
    3ed8:	4bad      	ldr	r3, [pc, #692]	; (4190 <usart_init+0x318>)
    3eda:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    3edc:	5df0      	ldrb	r0, [r6, r7]
    3ede:	2100      	movs	r1, #0
    3ee0:	4bac      	ldr	r3, [pc, #688]	; (4194 <usart_init+0x31c>)
    3ee2:	4798      	blx	r3
	module->character_size = config->character_size;
    3ee4:	7af3      	ldrb	r3, [r6, #11]
    3ee6:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    3ee8:	2324      	movs	r3, #36	; 0x24
    3eea:	5cf3      	ldrb	r3, [r6, r3]
    3eec:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    3eee:	2325      	movs	r3, #37	; 0x25
    3ef0:	5cf3      	ldrb	r3, [r6, r3]
    3ef2:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    3ef4:	7ef3      	ldrb	r3, [r6, #27]
    3ef6:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    3ef8:	7f33      	ldrb	r3, [r6, #28]
    3efa:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    3efc:	682b      	ldr	r3, [r5, #0]
    3efe:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3f00:	0018      	movs	r0, r3
    3f02:	4ba0      	ldr	r3, [pc, #640]	; (4184 <usart_init+0x30c>)
    3f04:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3f06:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    3f08:	2200      	movs	r2, #0
    3f0a:	230e      	movs	r3, #14
    3f0c:	a906      	add	r1, sp, #24
    3f0e:	468c      	mov	ip, r1
    3f10:	4463      	add	r3, ip
    3f12:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    3f14:	8a32      	ldrh	r2, [r6, #16]
    3f16:	9202      	str	r2, [sp, #8]
    3f18:	2380      	movs	r3, #128	; 0x80
    3f1a:	01db      	lsls	r3, r3, #7
    3f1c:	429a      	cmp	r2, r3
    3f1e:	d100      	bne.n	3f22 <usart_init+0xaa>
    3f20:	e09e      	b.n	4060 <usart_init+0x1e8>
    3f22:	d90f      	bls.n	3f44 <usart_init+0xcc>
    3f24:	23c0      	movs	r3, #192	; 0xc0
    3f26:	01db      	lsls	r3, r3, #7
    3f28:	9a02      	ldr	r2, [sp, #8]
    3f2a:	429a      	cmp	r2, r3
    3f2c:	d100      	bne.n	3f30 <usart_init+0xb8>
    3f2e:	e092      	b.n	4056 <usart_init+0x1de>
    3f30:	2380      	movs	r3, #128	; 0x80
    3f32:	021b      	lsls	r3, r3, #8
    3f34:	429a      	cmp	r2, r3
    3f36:	d000      	beq.n	3f3a <usart_init+0xc2>
    3f38:	e11f      	b.n	417a <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    3f3a:	2303      	movs	r3, #3
    3f3c:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    3f3e:	2300      	movs	r3, #0
    3f40:	9307      	str	r3, [sp, #28]
    3f42:	e008      	b.n	3f56 <usart_init+0xde>
	switch (config->sample_rate) {
    3f44:	2380      	movs	r3, #128	; 0x80
    3f46:	019b      	lsls	r3, r3, #6
    3f48:	429a      	cmp	r2, r3
    3f4a:	d000      	beq.n	3f4e <usart_init+0xd6>
    3f4c:	e115      	b.n	417a <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    3f4e:	2310      	movs	r3, #16
    3f50:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    3f52:	3b0f      	subs	r3, #15
    3f54:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    3f56:	6833      	ldr	r3, [r6, #0]
    3f58:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    3f5a:	68f3      	ldr	r3, [r6, #12]
    3f5c:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    3f5e:	6973      	ldr	r3, [r6, #20]
    3f60:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    3f62:	7e33      	ldrb	r3, [r6, #24]
    3f64:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    3f66:	2326      	movs	r3, #38	; 0x26
    3f68:	5cf3      	ldrb	r3, [r6, r3]
    3f6a:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    3f6c:	6873      	ldr	r3, [r6, #4]
    3f6e:	4699      	mov	r9, r3
	switch (transfer_mode)
    3f70:	2b00      	cmp	r3, #0
    3f72:	d100      	bne.n	3f76 <usart_init+0xfe>
    3f74:	e0a0      	b.n	40b8 <usart_init+0x240>
    3f76:	2380      	movs	r3, #128	; 0x80
    3f78:	055b      	lsls	r3, r3, #21
    3f7a:	4599      	cmp	r9, r3
    3f7c:	d100      	bne.n	3f80 <usart_init+0x108>
    3f7e:	e084      	b.n	408a <usart_init+0x212>
	if(config->encoding_format_enable) {
    3f80:	7e73      	ldrb	r3, [r6, #25]
    3f82:	2b00      	cmp	r3, #0
    3f84:	d002      	beq.n	3f8c <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    3f86:	7eb3      	ldrb	r3, [r6, #26]
    3f88:	4642      	mov	r2, r8
    3f8a:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    3f8c:	682a      	ldr	r2, [r5, #0]
    3f8e:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    3f90:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    3f92:	2b00      	cmp	r3, #0
    3f94:	d1fc      	bne.n	3f90 <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    3f96:	330e      	adds	r3, #14
    3f98:	aa06      	add	r2, sp, #24
    3f9a:	4694      	mov	ip, r2
    3f9c:	4463      	add	r3, ip
    3f9e:	881b      	ldrh	r3, [r3, #0]
    3fa0:	4642      	mov	r2, r8
    3fa2:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    3fa4:	9b05      	ldr	r3, [sp, #20]
    3fa6:	9a03      	ldr	r2, [sp, #12]
    3fa8:	4313      	orrs	r3, r2
    3faa:	9a04      	ldr	r2, [sp, #16]
    3fac:	4313      	orrs	r3, r2
    3fae:	464a      	mov	r2, r9
    3fb0:	4313      	orrs	r3, r2
    3fb2:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    3fb4:	465b      	mov	r3, fp
    3fb6:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    3fb8:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    3fba:	4653      	mov	r3, sl
    3fbc:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    3fbe:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    3fc0:	2327      	movs	r3, #39	; 0x27
    3fc2:	5cf3      	ldrb	r3, [r6, r3]
    3fc4:	2b00      	cmp	r3, #0
    3fc6:	d101      	bne.n	3fcc <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    3fc8:	3304      	adds	r3, #4
    3fca:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    3fcc:	7e73      	ldrb	r3, [r6, #25]
    3fce:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    3fd0:	7f32      	ldrb	r2, [r6, #28]
    3fd2:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    3fd4:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    3fd6:	7f72      	ldrb	r2, [r6, #29]
    3fd8:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    3fda:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    3fdc:	2224      	movs	r2, #36	; 0x24
    3fde:	5cb2      	ldrb	r2, [r6, r2]
    3fe0:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    3fe2:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    3fe4:	2225      	movs	r2, #37	; 0x25
    3fe6:	5cb2      	ldrb	r2, [r6, r2]
    3fe8:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    3fea:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    3fec:	7ab1      	ldrb	r1, [r6, #10]
    3fee:	7af2      	ldrb	r2, [r6, #11]
    3ff0:	4311      	orrs	r1, r2
    3ff2:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    3ff4:	8933      	ldrh	r3, [r6, #8]
    3ff6:	2bff      	cmp	r3, #255	; 0xff
    3ff8:	d100      	bne.n	3ffc <usart_init+0x184>
    3ffa:	e081      	b.n	4100 <usart_init+0x288>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    3ffc:	2280      	movs	r2, #128	; 0x80
    3ffe:	0452      	lsls	r2, r2, #17
    4000:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    4002:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    4004:	232c      	movs	r3, #44	; 0x2c
    4006:	5cf3      	ldrb	r3, [r6, r3]
    4008:	2b00      	cmp	r3, #0
    400a:	d103      	bne.n	4014 <usart_init+0x19c>
    400c:	4b62      	ldr	r3, [pc, #392]	; (4198 <usart_init+0x320>)
    400e:	789b      	ldrb	r3, [r3, #2]
    4010:	079b      	lsls	r3, r3, #30
    4012:	d501      	bpl.n	4018 <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    4014:	2380      	movs	r3, #128	; 0x80
    4016:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    4018:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    401a:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    401c:	2b00      	cmp	r3, #0
    401e:	d1fc      	bne.n	401a <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
    4020:	4643      	mov	r3, r8
    4022:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    4024:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    4026:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    4028:	2b00      	cmp	r3, #0
    402a:	d1fc      	bne.n	4026 <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
    402c:	4643      	mov	r3, r8
    402e:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    4030:	ab0e      	add	r3, sp, #56	; 0x38
    4032:	2280      	movs	r2, #128	; 0x80
    4034:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4036:	2200      	movs	r2, #0
    4038:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    403a:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    403c:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    403e:	6b33      	ldr	r3, [r6, #48]	; 0x30
    4040:	930a      	str	r3, [sp, #40]	; 0x28
    4042:	6b73      	ldr	r3, [r6, #52]	; 0x34
    4044:	930b      	str	r3, [sp, #44]	; 0x2c
    4046:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    4048:	930c      	str	r3, [sp, #48]	; 0x30
    404a:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    404c:	9302      	str	r3, [sp, #8]
    404e:	930d      	str	r3, [sp, #52]	; 0x34
    4050:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    4052:	ae0a      	add	r6, sp, #40	; 0x28
    4054:	e063      	b.n	411e <usart_init+0x2a6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    4056:	2308      	movs	r3, #8
    4058:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    405a:	3b07      	subs	r3, #7
    405c:	9307      	str	r3, [sp, #28]
    405e:	e77a      	b.n	3f56 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    4060:	6833      	ldr	r3, [r6, #0]
    4062:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    4064:	68f3      	ldr	r3, [r6, #12]
    4066:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    4068:	6973      	ldr	r3, [r6, #20]
    406a:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    406c:	7e33      	ldrb	r3, [r6, #24]
    406e:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    4070:	2326      	movs	r3, #38	; 0x26
    4072:	5cf3      	ldrb	r3, [r6, r3]
    4074:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    4076:	6873      	ldr	r3, [r6, #4]
    4078:	4699      	mov	r9, r3
	switch (transfer_mode)
    407a:	2b00      	cmp	r3, #0
    407c:	d018      	beq.n	40b0 <usart_init+0x238>
    407e:	2380      	movs	r3, #128	; 0x80
    4080:	055b      	lsls	r3, r3, #21
    4082:	4599      	cmp	r9, r3
    4084:	d001      	beq.n	408a <usart_init+0x212>
	enum status_code status_code = STATUS_OK;
    4086:	2000      	movs	r0, #0
    4088:	e025      	b.n	40d6 <usart_init+0x25e>
			if (!config->use_external_clock) {
    408a:	2327      	movs	r3, #39	; 0x27
    408c:	5cf3      	ldrb	r3, [r6, r3]
    408e:	2b00      	cmp	r3, #0
    4090:	d000      	beq.n	4094 <usart_init+0x21c>
    4092:	e775      	b.n	3f80 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    4094:	6a33      	ldr	r3, [r6, #32]
    4096:	001f      	movs	r7, r3
    4098:	b2c0      	uxtb	r0, r0
    409a:	4b40      	ldr	r3, [pc, #256]	; (419c <usart_init+0x324>)
    409c:	4798      	blx	r3
    409e:	0001      	movs	r1, r0
    40a0:	220e      	movs	r2, #14
    40a2:	ab06      	add	r3, sp, #24
    40a4:	469c      	mov	ip, r3
    40a6:	4462      	add	r2, ip
    40a8:	0038      	movs	r0, r7
    40aa:	4b3d      	ldr	r3, [pc, #244]	; (41a0 <usart_init+0x328>)
    40ac:	4798      	blx	r3
    40ae:	e012      	b.n	40d6 <usart_init+0x25e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    40b0:	2308      	movs	r3, #8
    40b2:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    40b4:	2300      	movs	r3, #0
    40b6:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    40b8:	2327      	movs	r3, #39	; 0x27
    40ba:	5cf3      	ldrb	r3, [r6, r3]
    40bc:	2b00      	cmp	r3, #0
    40be:	d00e      	beq.n	40de <usart_init+0x266>
				status_code =
    40c0:	9b06      	ldr	r3, [sp, #24]
    40c2:	9300      	str	r3, [sp, #0]
    40c4:	9b07      	ldr	r3, [sp, #28]
    40c6:	220e      	movs	r2, #14
    40c8:	a906      	add	r1, sp, #24
    40ca:	468c      	mov	ip, r1
    40cc:	4462      	add	r2, ip
    40ce:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    40d0:	6a30      	ldr	r0, [r6, #32]
    40d2:	4f34      	ldr	r7, [pc, #208]	; (41a4 <usart_init+0x32c>)
    40d4:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    40d6:	2800      	cmp	r0, #0
    40d8:	d000      	beq.n	40dc <usart_init+0x264>
    40da:	e6e0      	b.n	3e9e <usart_init+0x26>
    40dc:	e750      	b.n	3f80 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    40de:	6a33      	ldr	r3, [r6, #32]
    40e0:	001f      	movs	r7, r3
    40e2:	b2c0      	uxtb	r0, r0
    40e4:	4b2d      	ldr	r3, [pc, #180]	; (419c <usart_init+0x324>)
    40e6:	4798      	blx	r3
    40e8:	0001      	movs	r1, r0
				status_code =
    40ea:	9b06      	ldr	r3, [sp, #24]
    40ec:	9300      	str	r3, [sp, #0]
    40ee:	9b07      	ldr	r3, [sp, #28]
    40f0:	220e      	movs	r2, #14
    40f2:	a806      	add	r0, sp, #24
    40f4:	4684      	mov	ip, r0
    40f6:	4462      	add	r2, ip
    40f8:	0038      	movs	r0, r7
    40fa:	4f2a      	ldr	r7, [pc, #168]	; (41a4 <usart_init+0x32c>)
    40fc:	47b8      	blx	r7
    40fe:	e7ea      	b.n	40d6 <usart_init+0x25e>
		if(config->lin_slave_enable) {
    4100:	7ef3      	ldrb	r3, [r6, #27]
    4102:	2b00      	cmp	r3, #0
    4104:	d100      	bne.n	4108 <usart_init+0x290>
    4106:	e77d      	b.n	4004 <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    4108:	2380      	movs	r3, #128	; 0x80
    410a:	04db      	lsls	r3, r3, #19
    410c:	431f      	orrs	r7, r3
    410e:	e779      	b.n	4004 <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    4110:	0020      	movs	r0, r4
    4112:	4b25      	ldr	r3, [pc, #148]	; (41a8 <usart_init+0x330>)
    4114:	4798      	blx	r3
    4116:	e007      	b.n	4128 <usart_init+0x2b0>
    4118:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    411a:	2f04      	cmp	r7, #4
    411c:	d00d      	beq.n	413a <usart_init+0x2c2>
    411e:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    4120:	00bb      	lsls	r3, r7, #2
    4122:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    4124:	2800      	cmp	r0, #0
    4126:	d0f3      	beq.n	4110 <usart_init+0x298>
		if (current_pinmux != PINMUX_UNUSED) {
    4128:	1c43      	adds	r3, r0, #1
    412a:	d0f5      	beq.n	4118 <usart_init+0x2a0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    412c:	a90e      	add	r1, sp, #56	; 0x38
    412e:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    4130:	0c00      	lsrs	r0, r0, #16
    4132:	b2c0      	uxtb	r0, r0
    4134:	4b1d      	ldr	r3, [pc, #116]	; (41ac <usart_init+0x334>)
    4136:	4798      	blx	r3
    4138:	e7ee      	b.n	4118 <usart_init+0x2a0>
		module->callback[i]            = NULL;
    413a:	2300      	movs	r3, #0
    413c:	60eb      	str	r3, [r5, #12]
    413e:	612b      	str	r3, [r5, #16]
    4140:	616b      	str	r3, [r5, #20]
    4142:	61ab      	str	r3, [r5, #24]
    4144:	61eb      	str	r3, [r5, #28]
    4146:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    4148:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    414a:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    414c:	2200      	movs	r2, #0
    414e:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    4150:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    4152:	3330      	adds	r3, #48	; 0x30
    4154:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    4156:	3301      	adds	r3, #1
    4158:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    415a:	3301      	adds	r3, #1
    415c:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    415e:	3301      	adds	r3, #1
    4160:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    4162:	6828      	ldr	r0, [r5, #0]
    4164:	4b07      	ldr	r3, [pc, #28]	; (4184 <usart_init+0x30c>)
    4166:	4798      	blx	r3
    4168:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    416a:	4911      	ldr	r1, [pc, #68]	; (41b0 <usart_init+0x338>)
    416c:	4b11      	ldr	r3, [pc, #68]	; (41b4 <usart_init+0x33c>)
    416e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    4170:	00a4      	lsls	r4, r4, #2
    4172:	4b11      	ldr	r3, [pc, #68]	; (41b8 <usart_init+0x340>)
    4174:	50e5      	str	r5, [r4, r3]
	return status_code;
    4176:	2000      	movs	r0, #0
    4178:	e691      	b.n	3e9e <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    417a:	2310      	movs	r3, #16
    417c:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    417e:	2300      	movs	r3, #0
    4180:	9307      	str	r3, [sp, #28]
    4182:	e6e8      	b.n	3f56 <usart_init+0xde>
    4184:	000038d5 	.word	0x000038d5
    4188:	40000400 	.word	0x40000400
    418c:	00004a49 	.word	0x00004a49
    4190:	000049bd 	.word	0x000049bd
    4194:	00003711 	.word	0x00003711
    4198:	41002000 	.word	0x41002000
    419c:	00004a65 	.word	0x00004a65
    41a0:	00003653 	.word	0x00003653
    41a4:	0000367d 	.word	0x0000367d
    41a8:	0000375d 	.word	0x0000375d
    41ac:	00004b41 	.word	0x00004b41
    41b0:	00004271 	.word	0x00004271
    41b4:	00003911 	.word	0x00003911
    41b8:	200003e8 	.word	0x200003e8

000041bc <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    41bc:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    41be:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    41c0:	2a00      	cmp	r2, #0
    41c2:	d101      	bne.n	41c8 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    41c4:	0018      	movs	r0, r3
    41c6:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    41c8:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    41ca:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    41cc:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    41ce:	2a00      	cmp	r2, #0
    41d0:	d1f8      	bne.n	41c4 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    41d2:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    41d4:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    41d6:	2a00      	cmp	r2, #0
    41d8:	d1fc      	bne.n	41d4 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    41da:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    41dc:	2102      	movs	r1, #2
    41de:	7e1a      	ldrb	r2, [r3, #24]
    41e0:	420a      	tst	r2, r1
    41e2:	d0fc      	beq.n	41de <usart_write_wait+0x22>
	return STATUS_OK;
    41e4:	2300      	movs	r3, #0
    41e6:	e7ed      	b.n	41c4 <usart_write_wait+0x8>

000041e8 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    41e8:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    41ea:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    41ec:	2a00      	cmp	r2, #0
    41ee:	d101      	bne.n	41f4 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    41f0:	0018      	movs	r0, r3
    41f2:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    41f4:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    41f6:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    41f8:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    41fa:	2a00      	cmp	r2, #0
    41fc:	d1f8      	bne.n	41f0 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    41fe:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    4200:	7e10      	ldrb	r0, [r2, #24]
    4202:	0740      	lsls	r0, r0, #29
    4204:	d5f4      	bpl.n	41f0 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    4206:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    4208:	2b00      	cmp	r3, #0
    420a:	d1fc      	bne.n	4206 <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    420c:	8b53      	ldrh	r3, [r2, #26]
    420e:	b2db      	uxtb	r3, r3
	if (error_code) {
    4210:	0698      	lsls	r0, r3, #26
    4212:	d01d      	beq.n	4250 <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    4214:	0798      	lsls	r0, r3, #30
    4216:	d503      	bpl.n	4220 <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    4218:	2302      	movs	r3, #2
    421a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    421c:	3318      	adds	r3, #24
    421e:	e7e7      	b.n	41f0 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    4220:	0758      	lsls	r0, r3, #29
    4222:	d503      	bpl.n	422c <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    4224:	2304      	movs	r3, #4
    4226:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    4228:	331a      	adds	r3, #26
    422a:	e7e1      	b.n	41f0 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    422c:	07d8      	lsls	r0, r3, #31
    422e:	d503      	bpl.n	4238 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    4230:	2301      	movs	r3, #1
    4232:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    4234:	3312      	adds	r3, #18
    4236:	e7db      	b.n	41f0 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    4238:	06d8      	lsls	r0, r3, #27
    423a:	d503      	bpl.n	4244 <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    423c:	2310      	movs	r3, #16
    423e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    4240:	3332      	adds	r3, #50	; 0x32
    4242:	e7d5      	b.n	41f0 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    4244:	069b      	lsls	r3, r3, #26
    4246:	d503      	bpl.n	4250 <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    4248:	2320      	movs	r3, #32
    424a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    424c:	3321      	adds	r3, #33	; 0x21
    424e:	e7cf      	b.n	41f0 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    4250:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    4252:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    4254:	2300      	movs	r3, #0
    4256:	e7cb      	b.n	41f0 <usart_read_wait+0x8>

00004258 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    4258:	1c93      	adds	r3, r2, #2
    425a:	009b      	lsls	r3, r3, #2
    425c:	18c3      	adds	r3, r0, r3
    425e:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    4260:	2130      	movs	r1, #48	; 0x30
    4262:	2301      	movs	r3, #1
    4264:	4093      	lsls	r3, r2
    4266:	001a      	movs	r2, r3
    4268:	5c43      	ldrb	r3, [r0, r1]
    426a:	4313      	orrs	r3, r2
    426c:	5443      	strb	r3, [r0, r1]
}
    426e:	4770      	bx	lr

00004270 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    4270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    4272:	0080      	lsls	r0, r0, #2
    4274:	4b62      	ldr	r3, [pc, #392]	; (4400 <_usart_interrupt_handler+0x190>)
    4276:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    4278:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    427a:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    427c:	2b00      	cmp	r3, #0
    427e:	d1fc      	bne.n	427a <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    4280:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    4282:	7da6      	ldrb	r6, [r4, #22]
    4284:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    4286:	2330      	movs	r3, #48	; 0x30
    4288:	5ceb      	ldrb	r3, [r5, r3]
    428a:	2231      	movs	r2, #49	; 0x31
    428c:	5caf      	ldrb	r7, [r5, r2]
    428e:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    4290:	07f3      	lsls	r3, r6, #31
    4292:	d522      	bpl.n	42da <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    4294:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    4296:	b29b      	uxth	r3, r3
    4298:	2b00      	cmp	r3, #0
    429a:	d01c      	beq.n	42d6 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    429c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    429e:	7813      	ldrb	r3, [r2, #0]
    42a0:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    42a2:	1c51      	adds	r1, r2, #1
    42a4:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    42a6:	7969      	ldrb	r1, [r5, #5]
    42a8:	2901      	cmp	r1, #1
    42aa:	d00e      	beq.n	42ca <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    42ac:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    42ae:	05db      	lsls	r3, r3, #23
    42b0:	0ddb      	lsrs	r3, r3, #23
    42b2:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    42b4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    42b6:	3b01      	subs	r3, #1
    42b8:	b29b      	uxth	r3, r3
    42ba:	85eb      	strh	r3, [r5, #46]	; 0x2e
    42bc:	2b00      	cmp	r3, #0
    42be:	d10c      	bne.n	42da <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    42c0:	3301      	adds	r3, #1
    42c2:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    42c4:	3301      	adds	r3, #1
    42c6:	75a3      	strb	r3, [r4, #22]
    42c8:	e007      	b.n	42da <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    42ca:	7851      	ldrb	r1, [r2, #1]
    42cc:	0209      	lsls	r1, r1, #8
    42ce:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    42d0:	3202      	adds	r2, #2
    42d2:	62aa      	str	r2, [r5, #40]	; 0x28
    42d4:	e7eb      	b.n	42ae <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    42d6:	2301      	movs	r3, #1
    42d8:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    42da:	07b3      	lsls	r3, r6, #30
    42dc:	d506      	bpl.n	42ec <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    42de:	2302      	movs	r3, #2
    42e0:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    42e2:	2200      	movs	r2, #0
    42e4:	3331      	adds	r3, #49	; 0x31
    42e6:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    42e8:	07fb      	lsls	r3, r7, #31
    42ea:	d41a      	bmi.n	4322 <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    42ec:	0773      	lsls	r3, r6, #29
    42ee:	d565      	bpl.n	43bc <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    42f0:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    42f2:	b29b      	uxth	r3, r3
    42f4:	2b00      	cmp	r3, #0
    42f6:	d05f      	beq.n	43b8 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    42f8:	8b63      	ldrh	r3, [r4, #26]
    42fa:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    42fc:	071a      	lsls	r2, r3, #28
    42fe:	d414      	bmi.n	432a <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4300:	223f      	movs	r2, #63	; 0x3f
    4302:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    4304:	2b00      	cmp	r3, #0
    4306:	d034      	beq.n	4372 <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    4308:	079a      	lsls	r2, r3, #30
    430a:	d511      	bpl.n	4330 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    430c:	221a      	movs	r2, #26
    430e:	2332      	movs	r3, #50	; 0x32
    4310:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    4312:	3b30      	subs	r3, #48	; 0x30
    4314:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    4316:	077b      	lsls	r3, r7, #29
    4318:	d550      	bpl.n	43bc <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    431a:	0028      	movs	r0, r5
    431c:	696b      	ldr	r3, [r5, #20]
    431e:	4798      	blx	r3
    4320:	e04c      	b.n	43bc <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    4322:	0028      	movs	r0, r5
    4324:	68eb      	ldr	r3, [r5, #12]
    4326:	4798      	blx	r3
    4328:	e7e0      	b.n	42ec <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    432a:	2237      	movs	r2, #55	; 0x37
    432c:	4013      	ands	r3, r2
    432e:	e7e9      	b.n	4304 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    4330:	075a      	lsls	r2, r3, #29
    4332:	d505      	bpl.n	4340 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    4334:	221e      	movs	r2, #30
    4336:	2332      	movs	r3, #50	; 0x32
    4338:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    433a:	3b2e      	subs	r3, #46	; 0x2e
    433c:	8363      	strh	r3, [r4, #26]
    433e:	e7ea      	b.n	4316 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    4340:	07da      	lsls	r2, r3, #31
    4342:	d505      	bpl.n	4350 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    4344:	2213      	movs	r2, #19
    4346:	2332      	movs	r3, #50	; 0x32
    4348:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    434a:	3b31      	subs	r3, #49	; 0x31
    434c:	8363      	strh	r3, [r4, #26]
    434e:	e7e2      	b.n	4316 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    4350:	06da      	lsls	r2, r3, #27
    4352:	d505      	bpl.n	4360 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    4354:	2242      	movs	r2, #66	; 0x42
    4356:	2332      	movs	r3, #50	; 0x32
    4358:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    435a:	3b22      	subs	r3, #34	; 0x22
    435c:	8363      	strh	r3, [r4, #26]
    435e:	e7da      	b.n	4316 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    4360:	2220      	movs	r2, #32
    4362:	421a      	tst	r2, r3
    4364:	d0d7      	beq.n	4316 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    4366:	3221      	adds	r2, #33	; 0x21
    4368:	2332      	movs	r3, #50	; 0x32
    436a:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    436c:	3b12      	subs	r3, #18
    436e:	8363      	strh	r3, [r4, #26]
    4370:	e7d1      	b.n	4316 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    4372:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    4374:	05db      	lsls	r3, r3, #23
    4376:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    4378:	b2da      	uxtb	r2, r3
    437a:	6a69      	ldr	r1, [r5, #36]	; 0x24
    437c:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    437e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    4380:	1c51      	adds	r1, r2, #1
    4382:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    4384:	7969      	ldrb	r1, [r5, #5]
    4386:	2901      	cmp	r1, #1
    4388:	d010      	beq.n	43ac <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    438a:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    438c:	3b01      	subs	r3, #1
    438e:	b29b      	uxth	r3, r3
    4390:	85ab      	strh	r3, [r5, #44]	; 0x2c
    4392:	2b00      	cmp	r3, #0
    4394:	d112      	bne.n	43bc <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    4396:	3304      	adds	r3, #4
    4398:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    439a:	2200      	movs	r2, #0
    439c:	332e      	adds	r3, #46	; 0x2e
    439e:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    43a0:	07bb      	lsls	r3, r7, #30
    43a2:	d50b      	bpl.n	43bc <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    43a4:	0028      	movs	r0, r5
    43a6:	692b      	ldr	r3, [r5, #16]
    43a8:	4798      	blx	r3
    43aa:	e007      	b.n	43bc <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    43ac:	0a1b      	lsrs	r3, r3, #8
    43ae:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    43b0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    43b2:	3301      	adds	r3, #1
    43b4:	626b      	str	r3, [r5, #36]	; 0x24
    43b6:	e7e8      	b.n	438a <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    43b8:	2304      	movs	r3, #4
    43ba:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    43bc:	06f3      	lsls	r3, r6, #27
    43be:	d504      	bpl.n	43ca <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    43c0:	2310      	movs	r3, #16
    43c2:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    43c4:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    43c6:	06fb      	lsls	r3, r7, #27
    43c8:	d40e      	bmi.n	43e8 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    43ca:	06b3      	lsls	r3, r6, #26
    43cc:	d504      	bpl.n	43d8 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    43ce:	2320      	movs	r3, #32
    43d0:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    43d2:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    43d4:	073b      	lsls	r3, r7, #28
    43d6:	d40b      	bmi.n	43f0 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    43d8:	0733      	lsls	r3, r6, #28
    43da:	d504      	bpl.n	43e6 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    43dc:	2308      	movs	r3, #8
    43de:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    43e0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    43e2:	06bb      	lsls	r3, r7, #26
    43e4:	d408      	bmi.n	43f8 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    43e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    43e8:	0028      	movs	r0, r5
    43ea:	69eb      	ldr	r3, [r5, #28]
    43ec:	4798      	blx	r3
    43ee:	e7ec      	b.n	43ca <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    43f0:	0028      	movs	r0, r5
    43f2:	69ab      	ldr	r3, [r5, #24]
    43f4:	4798      	blx	r3
    43f6:	e7ef      	b.n	43d8 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    43f8:	6a2b      	ldr	r3, [r5, #32]
    43fa:	0028      	movs	r0, r5
    43fc:	4798      	blx	r3
}
    43fe:	e7f2      	b.n	43e6 <_usart_interrupt_handler+0x176>
    4400:	200003e8 	.word	0x200003e8

00004404 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    4404:	b510      	push	{r4, lr}
	switch (clock_source) {
    4406:	2808      	cmp	r0, #8
    4408:	d803      	bhi.n	4412 <system_clock_source_get_hz+0xe>
    440a:	0080      	lsls	r0, r0, #2
    440c:	4b1b      	ldr	r3, [pc, #108]	; (447c <system_clock_source_get_hz+0x78>)
    440e:	581b      	ldr	r3, [r3, r0]
    4410:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    4412:	2000      	movs	r0, #0
    4414:	e030      	b.n	4478 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    4416:	4b1a      	ldr	r3, [pc, #104]	; (4480 <system_clock_source_get_hz+0x7c>)
    4418:	6918      	ldr	r0, [r3, #16]
    441a:	e02d      	b.n	4478 <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    441c:	4b19      	ldr	r3, [pc, #100]	; (4484 <system_clock_source_get_hz+0x80>)
    441e:	6a1b      	ldr	r3, [r3, #32]
    4420:	059b      	lsls	r3, r3, #22
    4422:	0f9b      	lsrs	r3, r3, #30
    4424:	4818      	ldr	r0, [pc, #96]	; (4488 <system_clock_source_get_hz+0x84>)
    4426:	40d8      	lsrs	r0, r3
    4428:	e026      	b.n	4478 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    442a:	4b15      	ldr	r3, [pc, #84]	; (4480 <system_clock_source_get_hz+0x7c>)
    442c:	6958      	ldr	r0, [r3, #20]
    442e:	e023      	b.n	4478 <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    4430:	4b13      	ldr	r3, [pc, #76]	; (4480 <system_clock_source_get_hz+0x7c>)
    4432:	681b      	ldr	r3, [r3, #0]
			return 0;
    4434:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    4436:	079b      	lsls	r3, r3, #30
    4438:	d51e      	bpl.n	4478 <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    443a:	4912      	ldr	r1, [pc, #72]	; (4484 <system_clock_source_get_hz+0x80>)
    443c:	2210      	movs	r2, #16
    443e:	68cb      	ldr	r3, [r1, #12]
    4440:	421a      	tst	r2, r3
    4442:	d0fc      	beq.n	443e <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    4444:	4b0e      	ldr	r3, [pc, #56]	; (4480 <system_clock_source_get_hz+0x7c>)
    4446:	681b      	ldr	r3, [r3, #0]
    4448:	075b      	lsls	r3, r3, #29
    444a:	d401      	bmi.n	4450 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    444c:	480f      	ldr	r0, [pc, #60]	; (448c <system_clock_source_get_hz+0x88>)
    444e:	e013      	b.n	4478 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    4450:	2000      	movs	r0, #0
    4452:	4b0f      	ldr	r3, [pc, #60]	; (4490 <system_clock_source_get_hz+0x8c>)
    4454:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    4456:	4b0a      	ldr	r3, [pc, #40]	; (4480 <system_clock_source_get_hz+0x7c>)
    4458:	689b      	ldr	r3, [r3, #8]
    445a:	041b      	lsls	r3, r3, #16
    445c:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    445e:	4358      	muls	r0, r3
    4460:	e00a      	b.n	4478 <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    4462:	2350      	movs	r3, #80	; 0x50
    4464:	4a07      	ldr	r2, [pc, #28]	; (4484 <system_clock_source_get_hz+0x80>)
    4466:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    4468:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    446a:	075b      	lsls	r3, r3, #29
    446c:	d504      	bpl.n	4478 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    446e:	4b04      	ldr	r3, [pc, #16]	; (4480 <system_clock_source_get_hz+0x7c>)
    4470:	68d8      	ldr	r0, [r3, #12]
    4472:	e001      	b.n	4478 <system_clock_source_get_hz+0x74>
		return 32768UL;
    4474:	2080      	movs	r0, #128	; 0x80
    4476:	0200      	lsls	r0, r0, #8
	}
}
    4478:	bd10      	pop	{r4, pc}
    447a:	46c0      	nop			; (mov r8, r8)
    447c:	00008e1c 	.word	0x00008e1c
    4480:	20000108 	.word	0x20000108
    4484:	40000800 	.word	0x40000800
    4488:	007a1200 	.word	0x007a1200
    448c:	02dc6c00 	.word	0x02dc6c00
    4490:	00004a65 	.word	0x00004a65

00004494 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    4494:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    4496:	490c      	ldr	r1, [pc, #48]	; (44c8 <system_clock_source_osc8m_set_config+0x34>)
    4498:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    449a:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    449c:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    449e:	7840      	ldrb	r0, [r0, #1]
    44a0:	2201      	movs	r2, #1
    44a2:	4010      	ands	r0, r2
    44a4:	0180      	lsls	r0, r0, #6
    44a6:	2640      	movs	r6, #64	; 0x40
    44a8:	43b3      	bics	r3, r6
    44aa:	4303      	orrs	r3, r0
    44ac:	402a      	ands	r2, r5
    44ae:	01d2      	lsls	r2, r2, #7
    44b0:	2080      	movs	r0, #128	; 0x80
    44b2:	4383      	bics	r3, r0
    44b4:	4313      	orrs	r3, r2
    44b6:	2203      	movs	r2, #3
    44b8:	4022      	ands	r2, r4
    44ba:	0212      	lsls	r2, r2, #8
    44bc:	4803      	ldr	r0, [pc, #12]	; (44cc <system_clock_source_osc8m_set_config+0x38>)
    44be:	4003      	ands	r3, r0
    44c0:	4313      	orrs	r3, r2
    44c2:	620b      	str	r3, [r1, #32]
}
    44c4:	bd70      	pop	{r4, r5, r6, pc}
    44c6:	46c0      	nop			; (mov r8, r8)
    44c8:	40000800 	.word	0x40000800
    44cc:	fffffcff 	.word	0xfffffcff

000044d0 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    44d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    44d2:	46de      	mov	lr, fp
    44d4:	4657      	mov	r7, sl
    44d6:	464e      	mov	r6, r9
    44d8:	4645      	mov	r5, r8
    44da:	b5e0      	push	{r5, r6, r7, lr}
    44dc:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    44de:	4b26      	ldr	r3, [pc, #152]	; (4578 <system_clock_source_xosc32k_set_config+0xa8>)
    44e0:	469b      	mov	fp, r3
    44e2:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    44e4:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    44e6:	7800      	ldrb	r0, [r0, #0]
    44e8:	4242      	negs	r2, r0
    44ea:	4142      	adcs	r2, r0
    44ec:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    44ee:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    44f0:	78ca      	ldrb	r2, [r1, #3]
    44f2:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    44f4:	790a      	ldrb	r2, [r1, #4]
    44f6:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    44f8:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    44fa:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    44fc:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    44fe:	688a      	ldr	r2, [r1, #8]
    4500:	491e      	ldr	r1, [pc, #120]	; (457c <system_clock_source_xosc32k_set_config+0xac>)
    4502:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    4504:	2101      	movs	r1, #1
    4506:	464a      	mov	r2, r9
    4508:	0092      	lsls	r2, r2, #2
    450a:	4691      	mov	r9, r2
    450c:	2204      	movs	r2, #4
    450e:	4393      	bics	r3, r2
    4510:	464a      	mov	r2, r9
    4512:	4313      	orrs	r3, r2
    4514:	4642      	mov	r2, r8
    4516:	400a      	ands	r2, r1
    4518:	00d2      	lsls	r2, r2, #3
    451a:	4690      	mov	r8, r2
    451c:	2208      	movs	r2, #8
    451e:	4393      	bics	r3, r2
    4520:	4642      	mov	r2, r8
    4522:	4313      	orrs	r3, r2
    4524:	4662      	mov	r2, ip
    4526:	400a      	ands	r2, r1
    4528:	0112      	lsls	r2, r2, #4
    452a:	4694      	mov	ip, r2
    452c:	2210      	movs	r2, #16
    452e:	4393      	bics	r3, r2
    4530:	4662      	mov	r2, ip
    4532:	4313      	orrs	r3, r2
    4534:	4008      	ands	r0, r1
    4536:	0140      	lsls	r0, r0, #5
    4538:	2220      	movs	r2, #32
    453a:	4393      	bics	r3, r2
    453c:	4303      	orrs	r3, r0
    453e:	400f      	ands	r7, r1
    4540:	01bf      	lsls	r7, r7, #6
    4542:	2040      	movs	r0, #64	; 0x40
    4544:	4383      	bics	r3, r0
    4546:	433b      	orrs	r3, r7
    4548:	400e      	ands	r6, r1
    454a:	01f6      	lsls	r6, r6, #7
    454c:	3040      	adds	r0, #64	; 0x40
    454e:	4383      	bics	r3, r0
    4550:	4333      	orrs	r3, r6
    4552:	3879      	subs	r0, #121	; 0x79
    4554:	4005      	ands	r5, r0
    4556:	022d      	lsls	r5, r5, #8
    4558:	4809      	ldr	r0, [pc, #36]	; (4580 <system_clock_source_xosc32k_set_config+0xb0>)
    455a:	4003      	ands	r3, r0
    455c:	432b      	orrs	r3, r5
    455e:	4021      	ands	r1, r4
    4560:	0309      	lsls	r1, r1, #12
    4562:	4808      	ldr	r0, [pc, #32]	; (4584 <system_clock_source_xosc32k_set_config+0xb4>)
    4564:	4003      	ands	r3, r0
    4566:	430b      	orrs	r3, r1
    4568:	465a      	mov	r2, fp
    456a:	8293      	strh	r3, [r2, #20]
}
    456c:	bc3c      	pop	{r2, r3, r4, r5}
    456e:	4690      	mov	r8, r2
    4570:	4699      	mov	r9, r3
    4572:	46a2      	mov	sl, r4
    4574:	46ab      	mov	fp, r5
    4576:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4578:	40000800 	.word	0x40000800
    457c:	20000108 	.word	0x20000108
    4580:	fffff8ff 	.word	0xfffff8ff
    4584:	ffffefff 	.word	0xffffefff

00004588 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    4588:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    458a:	7a03      	ldrb	r3, [r0, #8]
    458c:	069b      	lsls	r3, r3, #26
    458e:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    4590:	8942      	ldrh	r2, [r0, #10]
    4592:	0592      	lsls	r2, r2, #22
    4594:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    4596:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    4598:	4918      	ldr	r1, [pc, #96]	; (45fc <system_clock_source_dfll_set_config+0x74>)
    459a:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    459c:	7983      	ldrb	r3, [r0, #6]
    459e:	79c2      	ldrb	r2, [r0, #7]
    45a0:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    45a2:	8842      	ldrh	r2, [r0, #2]
    45a4:	8884      	ldrh	r4, [r0, #4]
    45a6:	4322      	orrs	r2, r4
    45a8:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    45aa:	7842      	ldrb	r2, [r0, #1]
    45ac:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    45ae:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    45b0:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    45b2:	7803      	ldrb	r3, [r0, #0]
    45b4:	2b04      	cmp	r3, #4
    45b6:	d011      	beq.n	45dc <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    45b8:	2b20      	cmp	r3, #32
    45ba:	d10e      	bne.n	45da <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    45bc:	7b03      	ldrb	r3, [r0, #12]
    45be:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    45c0:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    45c2:	4313      	orrs	r3, r2
    45c4:	89c2      	ldrh	r2, [r0, #14]
    45c6:	0412      	lsls	r2, r2, #16
    45c8:	490d      	ldr	r1, [pc, #52]	; (4600 <system_clock_source_dfll_set_config+0x78>)
    45ca:	400a      	ands	r2, r1
    45cc:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    45ce:	4a0b      	ldr	r2, [pc, #44]	; (45fc <system_clock_source_dfll_set_config+0x74>)
    45d0:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    45d2:	6811      	ldr	r1, [r2, #0]
    45d4:	4b0b      	ldr	r3, [pc, #44]	; (4604 <system_clock_source_dfll_set_config+0x7c>)
    45d6:	430b      	orrs	r3, r1
    45d8:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    45da:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    45dc:	7b03      	ldrb	r3, [r0, #12]
    45de:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    45e0:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    45e2:	4313      	orrs	r3, r2
    45e4:	89c2      	ldrh	r2, [r0, #14]
    45e6:	0412      	lsls	r2, r2, #16
    45e8:	4905      	ldr	r1, [pc, #20]	; (4600 <system_clock_source_dfll_set_config+0x78>)
    45ea:	400a      	ands	r2, r1
    45ec:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    45ee:	4a03      	ldr	r2, [pc, #12]	; (45fc <system_clock_source_dfll_set_config+0x74>)
    45f0:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    45f2:	6813      	ldr	r3, [r2, #0]
    45f4:	2104      	movs	r1, #4
    45f6:	430b      	orrs	r3, r1
    45f8:	6013      	str	r3, [r2, #0]
    45fa:	e7ee      	b.n	45da <system_clock_source_dfll_set_config+0x52>
    45fc:	20000108 	.word	0x20000108
    4600:	03ff0000 	.word	0x03ff0000
    4604:	00000424 	.word	0x00000424

00004608 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    4608:	2808      	cmp	r0, #8
    460a:	d803      	bhi.n	4614 <system_clock_source_enable+0xc>
    460c:	0080      	lsls	r0, r0, #2
    460e:	4b25      	ldr	r3, [pc, #148]	; (46a4 <system_clock_source_enable+0x9c>)
    4610:	581b      	ldr	r3, [r3, r0]
    4612:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    4614:	2017      	movs	r0, #23
    4616:	e044      	b.n	46a2 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    4618:	4a23      	ldr	r2, [pc, #140]	; (46a8 <system_clock_source_enable+0xa0>)
    461a:	6a13      	ldr	r3, [r2, #32]
    461c:	2102      	movs	r1, #2
    461e:	430b      	orrs	r3, r1
    4620:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    4622:	2000      	movs	r0, #0
    4624:	e03d      	b.n	46a2 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    4626:	4a20      	ldr	r2, [pc, #128]	; (46a8 <system_clock_source_enable+0xa0>)
    4628:	6993      	ldr	r3, [r2, #24]
    462a:	2102      	movs	r1, #2
    462c:	430b      	orrs	r3, r1
    462e:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    4630:	2000      	movs	r0, #0
		break;
    4632:	e036      	b.n	46a2 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    4634:	4a1c      	ldr	r2, [pc, #112]	; (46a8 <system_clock_source_enable+0xa0>)
    4636:	8a13      	ldrh	r3, [r2, #16]
    4638:	2102      	movs	r1, #2
    463a:	430b      	orrs	r3, r1
    463c:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    463e:	2000      	movs	r0, #0
		break;
    4640:	e02f      	b.n	46a2 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    4642:	4a19      	ldr	r2, [pc, #100]	; (46a8 <system_clock_source_enable+0xa0>)
    4644:	8a93      	ldrh	r3, [r2, #20]
    4646:	2102      	movs	r1, #2
    4648:	430b      	orrs	r3, r1
    464a:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    464c:	2000      	movs	r0, #0
		break;
    464e:	e028      	b.n	46a2 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    4650:	4916      	ldr	r1, [pc, #88]	; (46ac <system_clock_source_enable+0xa4>)
    4652:	680b      	ldr	r3, [r1, #0]
    4654:	2202      	movs	r2, #2
    4656:	4313      	orrs	r3, r2
    4658:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    465a:	4b13      	ldr	r3, [pc, #76]	; (46a8 <system_clock_source_enable+0xa0>)
    465c:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    465e:	0019      	movs	r1, r3
    4660:	320e      	adds	r2, #14
    4662:	68cb      	ldr	r3, [r1, #12]
    4664:	421a      	tst	r2, r3
    4666:	d0fc      	beq.n	4662 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    4668:	4a10      	ldr	r2, [pc, #64]	; (46ac <system_clock_source_enable+0xa4>)
    466a:	6891      	ldr	r1, [r2, #8]
    466c:	4b0e      	ldr	r3, [pc, #56]	; (46a8 <system_clock_source_enable+0xa0>)
    466e:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    4670:	6852      	ldr	r2, [r2, #4]
    4672:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    4674:	2200      	movs	r2, #0
    4676:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    4678:	0019      	movs	r1, r3
    467a:	3210      	adds	r2, #16
    467c:	68cb      	ldr	r3, [r1, #12]
    467e:	421a      	tst	r2, r3
    4680:	d0fc      	beq.n	467c <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    4682:	4b0a      	ldr	r3, [pc, #40]	; (46ac <system_clock_source_enable+0xa4>)
    4684:	681b      	ldr	r3, [r3, #0]
    4686:	b29b      	uxth	r3, r3
    4688:	4a07      	ldr	r2, [pc, #28]	; (46a8 <system_clock_source_enable+0xa0>)
    468a:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    468c:	2000      	movs	r0, #0
    468e:	e008      	b.n	46a2 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    4690:	4905      	ldr	r1, [pc, #20]	; (46a8 <system_clock_source_enable+0xa0>)
    4692:	2244      	movs	r2, #68	; 0x44
    4694:	5c8b      	ldrb	r3, [r1, r2]
    4696:	2002      	movs	r0, #2
    4698:	4303      	orrs	r3, r0
    469a:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    469c:	2000      	movs	r0, #0
		break;
    469e:	e000      	b.n	46a2 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    46a0:	2000      	movs	r0, #0
}
    46a2:	4770      	bx	lr
    46a4:	00008e40 	.word	0x00008e40
    46a8:	40000800 	.word	0x40000800
    46ac:	20000108 	.word	0x20000108

000046b0 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    46b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    46b2:	b08f      	sub	sp, #60	; 0x3c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    46b4:	22c2      	movs	r2, #194	; 0xc2
    46b6:	00d2      	lsls	r2, r2, #3
    46b8:	4b47      	ldr	r3, [pc, #284]	; (47d8 <system_clock_init+0x128>)
    46ba:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    46bc:	4a47      	ldr	r2, [pc, #284]	; (47dc <system_clock_init+0x12c>)
    46be:	6853      	ldr	r3, [r2, #4]
    46c0:	211e      	movs	r1, #30
    46c2:	438b      	bics	r3, r1
    46c4:	391a      	subs	r1, #26
    46c6:	430b      	orrs	r3, r1
    46c8:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    46ca:	2202      	movs	r2, #2
    46cc:	ab01      	add	r3, sp, #4
    46ce:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    46d0:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    46d2:	4d43      	ldr	r5, [pc, #268]	; (47e0 <system_clock_init+0x130>)
    46d4:	b2e0      	uxtb	r0, r4
    46d6:	a901      	add	r1, sp, #4
    46d8:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    46da:	3401      	adds	r4, #1
    46dc:	2c25      	cmp	r4, #37	; 0x25
    46de:	d1f9      	bne.n	46d4 <system_clock_init+0x24>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    46e0:	a80a      	add	r0, sp, #40	; 0x28
    46e2:	2300      	movs	r3, #0
    46e4:	7003      	strb	r3, [r0, #0]
	config->auto_gain_control   = false;
    46e6:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
    46e8:	2280      	movs	r2, #128	; 0x80
    46ea:	0212      	lsls	r2, r2, #8
    46ec:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    46ee:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    46f0:	2201      	movs	r2, #1
    46f2:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    46f4:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    46f6:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    46f8:	3202      	adds	r2, #2
    46fa:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    46fc:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    46fe:	4b39      	ldr	r3, [pc, #228]	; (47e4 <system_clock_init+0x134>)
    4700:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    4702:	2005      	movs	r0, #5
    4704:	4b38      	ldr	r3, [pc, #224]	; (47e8 <system_clock_init+0x138>)
    4706:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    4708:	4933      	ldr	r1, [pc, #204]	; (47d8 <system_clock_init+0x128>)
    470a:	2202      	movs	r2, #2
    470c:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    470e:	421a      	tst	r2, r3
    4710:	d0fc      	beq.n	470c <system_clock_init+0x5c>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    4712:	4a31      	ldr	r2, [pc, #196]	; (47d8 <system_clock_init+0x128>)
    4714:	8a93      	ldrh	r3, [r2, #20]
    4716:	2180      	movs	r1, #128	; 0x80
    4718:	430b      	orrs	r3, r1
    471a:	8293      	strh	r3, [r2, #20]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    471c:	ab05      	add	r3, sp, #20
    471e:	2100      	movs	r1, #0
    4720:	2200      	movs	r2, #0
    4722:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    4724:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    4726:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    4728:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    472a:	313f      	adds	r1, #63	; 0x3f
    472c:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    472e:	393b      	subs	r1, #59	; 0x3b
    4730:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    4732:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    4734:	4b2d      	ldr	r3, [pc, #180]	; (47ec <system_clock_init+0x13c>)
    4736:	681b      	ldr	r3, [r3, #0]
    4738:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    473a:	2b3f      	cmp	r3, #63	; 0x3f
    473c:	d04a      	beq.n	47d4 <system_clock_init+0x124>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    473e:	a805      	add	r0, sp, #20
    4740:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    4742:	4b2b      	ldr	r3, [pc, #172]	; (47f0 <system_clock_init+0x140>)
    4744:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    4746:	2307      	movs	r3, #7
    4748:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    474a:	3338      	adds	r3, #56	; 0x38
    474c:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    474e:	4b29      	ldr	r3, [pc, #164]	; (47f4 <system_clock_init+0x144>)
    4750:	4798      	blx	r3
	config->run_in_standby  = false;
    4752:	a804      	add	r0, sp, #16
    4754:	2500      	movs	r5, #0
    4756:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    4758:	2601      	movs	r6, #1
    475a:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    475c:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    475e:	4b26      	ldr	r3, [pc, #152]	; (47f8 <system_clock_init+0x148>)
    4760:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    4762:	2006      	movs	r0, #6
    4764:	4f20      	ldr	r7, [pc, #128]	; (47e8 <system_clock_init+0x138>)
    4766:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    4768:	4b24      	ldr	r3, [pc, #144]	; (47fc <system_clock_init+0x14c>)
    476a:	4798      	blx	r3
	config->division_factor    = 1;
    476c:	ac01      	add	r4, sp, #4
    476e:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    4770:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    4772:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    4774:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    4776:	2305      	movs	r3, #5
    4778:	7023      	strb	r3, [r4, #0]
    477a:	0021      	movs	r1, r4
    477c:	2001      	movs	r0, #1
    477e:	4b20      	ldr	r3, [pc, #128]	; (4800 <system_clock_init+0x150>)
    4780:	4798      	blx	r3
    4782:	2001      	movs	r0, #1
    4784:	4b1f      	ldr	r3, [pc, #124]	; (4804 <system_clock_init+0x154>)
    4786:	4798      	blx	r3
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    4788:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    478a:	0021      	movs	r1, r4
    478c:	2000      	movs	r0, #0
    478e:	4b14      	ldr	r3, [pc, #80]	; (47e0 <system_clock_init+0x130>)
    4790:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    4792:	2000      	movs	r0, #0
    4794:	4b1c      	ldr	r3, [pc, #112]	; (4808 <system_clock_init+0x158>)
    4796:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    4798:	2007      	movs	r0, #7
    479a:	47b8      	blx	r7
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    479c:	490e      	ldr	r1, [pc, #56]	; (47d8 <system_clock_init+0x128>)
    479e:	22d0      	movs	r2, #208	; 0xd0
    47a0:	68cb      	ldr	r3, [r1, #12]
    47a2:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    47a4:	2bd0      	cmp	r3, #208	; 0xd0
    47a6:	d1fb      	bne.n	47a0 <system_clock_init+0xf0>
	PM->CPUSEL.reg = (uint32_t)divider;
    47a8:	4a18      	ldr	r2, [pc, #96]	; (480c <system_clock_init+0x15c>)
    47aa:	2300      	movs	r3, #0
    47ac:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    47ae:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    47b0:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    47b2:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    47b4:	a901      	add	r1, sp, #4
    47b6:	2201      	movs	r2, #1
    47b8:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    47ba:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    47bc:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    47be:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    47c0:	3307      	adds	r3, #7
    47c2:	700b      	strb	r3, [r1, #0]
    47c4:	2000      	movs	r0, #0
    47c6:	4b0e      	ldr	r3, [pc, #56]	; (4800 <system_clock_init+0x150>)
    47c8:	4798      	blx	r3
    47ca:	2000      	movs	r0, #0
    47cc:	4b0d      	ldr	r3, [pc, #52]	; (4804 <system_clock_init+0x154>)
    47ce:	4798      	blx	r3
#endif
}
    47d0:	b00f      	add	sp, #60	; 0x3c
    47d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    47d4:	3b20      	subs	r3, #32
    47d6:	e7b2      	b.n	473e <system_clock_init+0x8e>
    47d8:	40000800 	.word	0x40000800
    47dc:	41004000 	.word	0x41004000
    47e0:	00004a49 	.word	0x00004a49
    47e4:	000044d1 	.word	0x000044d1
    47e8:	00004609 	.word	0x00004609
    47ec:	00806024 	.word	0x00806024
    47f0:	000005b9 	.word	0x000005b9
    47f4:	00004589 	.word	0x00004589
    47f8:	00004495 	.word	0x00004495
    47fc:	00004811 	.word	0x00004811
    4800:	00004835 	.word	0x00004835
    4804:	000048ed 	.word	0x000048ed
    4808:	000049bd 	.word	0x000049bd
    480c:	40000400 	.word	0x40000400

00004810 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    4810:	4a06      	ldr	r2, [pc, #24]	; (482c <system_gclk_init+0x1c>)
    4812:	6993      	ldr	r3, [r2, #24]
    4814:	2108      	movs	r1, #8
    4816:	430b      	orrs	r3, r1
    4818:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    481a:	2201      	movs	r2, #1
    481c:	4b04      	ldr	r3, [pc, #16]	; (4830 <system_gclk_init+0x20>)
    481e:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    4820:	0019      	movs	r1, r3
    4822:	780b      	ldrb	r3, [r1, #0]
    4824:	4213      	tst	r3, r2
    4826:	d1fc      	bne.n	4822 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    4828:	4770      	bx	lr
    482a:	46c0      	nop			; (mov r8, r8)
    482c:	40000400 	.word	0x40000400
    4830:	40000c00 	.word	0x40000c00

00004834 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    4834:	b570      	push	{r4, r5, r6, lr}
    4836:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    4838:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    483a:	780d      	ldrb	r5, [r1, #0]
    483c:	022d      	lsls	r5, r5, #8
    483e:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    4840:	784b      	ldrb	r3, [r1, #1]
    4842:	2b00      	cmp	r3, #0
    4844:	d002      	beq.n	484c <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    4846:	2380      	movs	r3, #128	; 0x80
    4848:	02db      	lsls	r3, r3, #11
    484a:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    484c:	7a4b      	ldrb	r3, [r1, #9]
    484e:	2b00      	cmp	r3, #0
    4850:	d002      	beq.n	4858 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    4852:	2380      	movs	r3, #128	; 0x80
    4854:	031b      	lsls	r3, r3, #12
    4856:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    4858:	6848      	ldr	r0, [r1, #4]
    485a:	2801      	cmp	r0, #1
    485c:	d910      	bls.n	4880 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    485e:	1e43      	subs	r3, r0, #1
    4860:	4218      	tst	r0, r3
    4862:	d134      	bne.n	48ce <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    4864:	2802      	cmp	r0, #2
    4866:	d930      	bls.n	48ca <system_gclk_gen_set_config+0x96>
    4868:	2302      	movs	r3, #2
    486a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    486c:	3201      	adds	r2, #1
						mask <<= 1) {
    486e:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    4870:	4298      	cmp	r0, r3
    4872:	d8fb      	bhi.n	486c <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    4874:	0212      	lsls	r2, r2, #8
    4876:	4332      	orrs	r2, r6
    4878:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    487a:	2380      	movs	r3, #128	; 0x80
    487c:	035b      	lsls	r3, r3, #13
    487e:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    4880:	7a0b      	ldrb	r3, [r1, #8]
    4882:	2b00      	cmp	r3, #0
    4884:	d002      	beq.n	488c <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    4886:	2380      	movs	r3, #128	; 0x80
    4888:	039b      	lsls	r3, r3, #14
    488a:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    488c:	4a13      	ldr	r2, [pc, #76]	; (48dc <system_gclk_gen_set_config+0xa8>)
    488e:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    4890:	b25b      	sxtb	r3, r3
    4892:	2b00      	cmp	r3, #0
    4894:	dbfb      	blt.n	488e <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    4896:	4b12      	ldr	r3, [pc, #72]	; (48e0 <system_gclk_gen_set_config+0xac>)
    4898:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    489a:	4b12      	ldr	r3, [pc, #72]	; (48e4 <system_gclk_gen_set_config+0xb0>)
    489c:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    489e:	4a0f      	ldr	r2, [pc, #60]	; (48dc <system_gclk_gen_set_config+0xa8>)
    48a0:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    48a2:	b25b      	sxtb	r3, r3
    48a4:	2b00      	cmp	r3, #0
    48a6:	dbfb      	blt.n	48a0 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    48a8:	4b0c      	ldr	r3, [pc, #48]	; (48dc <system_gclk_gen_set_config+0xa8>)
    48aa:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    48ac:	001a      	movs	r2, r3
    48ae:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    48b0:	b25b      	sxtb	r3, r3
    48b2:	2b00      	cmp	r3, #0
    48b4:	dbfb      	blt.n	48ae <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    48b6:	4a09      	ldr	r2, [pc, #36]	; (48dc <system_gclk_gen_set_config+0xa8>)
    48b8:	6853      	ldr	r3, [r2, #4]
    48ba:	2180      	movs	r1, #128	; 0x80
    48bc:	0249      	lsls	r1, r1, #9
    48be:	400b      	ands	r3, r1
    48c0:	431d      	orrs	r5, r3
    48c2:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    48c4:	4b08      	ldr	r3, [pc, #32]	; (48e8 <system_gclk_gen_set_config+0xb4>)
    48c6:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    48c8:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    48ca:	2200      	movs	r2, #0
    48cc:	e7d2      	b.n	4874 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    48ce:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    48d0:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    48d2:	2380      	movs	r3, #128	; 0x80
    48d4:	029b      	lsls	r3, r3, #10
    48d6:	431d      	orrs	r5, r3
    48d8:	e7d2      	b.n	4880 <system_gclk_gen_set_config+0x4c>
    48da:	46c0      	nop			; (mov r8, r8)
    48dc:	40000c00 	.word	0x40000c00
    48e0:	000032fd 	.word	0x000032fd
    48e4:	40000c08 	.word	0x40000c08
    48e8:	0000333d 	.word	0x0000333d

000048ec <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    48ec:	b510      	push	{r4, lr}
    48ee:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    48f0:	4a0b      	ldr	r2, [pc, #44]	; (4920 <system_gclk_gen_enable+0x34>)
    48f2:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    48f4:	b25b      	sxtb	r3, r3
    48f6:	2b00      	cmp	r3, #0
    48f8:	dbfb      	blt.n	48f2 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    48fa:	4b0a      	ldr	r3, [pc, #40]	; (4924 <system_gclk_gen_enable+0x38>)
    48fc:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    48fe:	4b0a      	ldr	r3, [pc, #40]	; (4928 <system_gclk_gen_enable+0x3c>)
    4900:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4902:	4a07      	ldr	r2, [pc, #28]	; (4920 <system_gclk_gen_enable+0x34>)
    4904:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4906:	b25b      	sxtb	r3, r3
    4908:	2b00      	cmp	r3, #0
    490a:	dbfb      	blt.n	4904 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    490c:	4a04      	ldr	r2, [pc, #16]	; (4920 <system_gclk_gen_enable+0x34>)
    490e:	6851      	ldr	r1, [r2, #4]
    4910:	2380      	movs	r3, #128	; 0x80
    4912:	025b      	lsls	r3, r3, #9
    4914:	430b      	orrs	r3, r1
    4916:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    4918:	4b04      	ldr	r3, [pc, #16]	; (492c <system_gclk_gen_enable+0x40>)
    491a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    491c:	bd10      	pop	{r4, pc}
    491e:	46c0      	nop			; (mov r8, r8)
    4920:	40000c00 	.word	0x40000c00
    4924:	000032fd 	.word	0x000032fd
    4928:	40000c04 	.word	0x40000c04
    492c:	0000333d 	.word	0x0000333d

00004930 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    4930:	b570      	push	{r4, r5, r6, lr}
    4932:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4934:	4a1a      	ldr	r2, [pc, #104]	; (49a0 <system_gclk_gen_get_hz+0x70>)
    4936:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4938:	b25b      	sxtb	r3, r3
    493a:	2b00      	cmp	r3, #0
    493c:	dbfb      	blt.n	4936 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    493e:	4b19      	ldr	r3, [pc, #100]	; (49a4 <system_gclk_gen_get_hz+0x74>)
    4940:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    4942:	4b19      	ldr	r3, [pc, #100]	; (49a8 <system_gclk_gen_get_hz+0x78>)
    4944:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4946:	4a16      	ldr	r2, [pc, #88]	; (49a0 <system_gclk_gen_get_hz+0x70>)
    4948:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    494a:	b25b      	sxtb	r3, r3
    494c:	2b00      	cmp	r3, #0
    494e:	dbfb      	blt.n	4948 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    4950:	4e13      	ldr	r6, [pc, #76]	; (49a0 <system_gclk_gen_get_hz+0x70>)
    4952:	6870      	ldr	r0, [r6, #4]
    4954:	04c0      	lsls	r0, r0, #19
    4956:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    4958:	4b14      	ldr	r3, [pc, #80]	; (49ac <system_gclk_gen_get_hz+0x7c>)
    495a:	4798      	blx	r3
    495c:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    495e:	4b12      	ldr	r3, [pc, #72]	; (49a8 <system_gclk_gen_get_hz+0x78>)
    4960:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    4962:	6876      	ldr	r6, [r6, #4]
    4964:	02f6      	lsls	r6, r6, #11
    4966:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    4968:	4b11      	ldr	r3, [pc, #68]	; (49b0 <system_gclk_gen_get_hz+0x80>)
    496a:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    496c:	4a0c      	ldr	r2, [pc, #48]	; (49a0 <system_gclk_gen_get_hz+0x70>)
    496e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4970:	b25b      	sxtb	r3, r3
    4972:	2b00      	cmp	r3, #0
    4974:	dbfb      	blt.n	496e <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    4976:	4b0a      	ldr	r3, [pc, #40]	; (49a0 <system_gclk_gen_get_hz+0x70>)
    4978:	689c      	ldr	r4, [r3, #8]
    497a:	0224      	lsls	r4, r4, #8
    497c:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    497e:	4b0d      	ldr	r3, [pc, #52]	; (49b4 <system_gclk_gen_get_hz+0x84>)
    4980:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    4982:	2e00      	cmp	r6, #0
    4984:	d107      	bne.n	4996 <system_gclk_gen_get_hz+0x66>
    4986:	2c01      	cmp	r4, #1
    4988:	d907      	bls.n	499a <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    498a:	0021      	movs	r1, r4
    498c:	0028      	movs	r0, r5
    498e:	4b0a      	ldr	r3, [pc, #40]	; (49b8 <system_gclk_gen_get_hz+0x88>)
    4990:	4798      	blx	r3
    4992:	0005      	movs	r5, r0
    4994:	e001      	b.n	499a <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    4996:	3401      	adds	r4, #1
    4998:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    499a:	0028      	movs	r0, r5
    499c:	bd70      	pop	{r4, r5, r6, pc}
    499e:	46c0      	nop			; (mov r8, r8)
    49a0:	40000c00 	.word	0x40000c00
    49a4:	000032fd 	.word	0x000032fd
    49a8:	40000c04 	.word	0x40000c04
    49ac:	00004405 	.word	0x00004405
    49b0:	40000c08 	.word	0x40000c08
    49b4:	0000333d 	.word	0x0000333d
    49b8:	00006749 	.word	0x00006749

000049bc <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    49bc:	b510      	push	{r4, lr}
    49be:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    49c0:	4b06      	ldr	r3, [pc, #24]	; (49dc <system_gclk_chan_enable+0x20>)
    49c2:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    49c4:	4b06      	ldr	r3, [pc, #24]	; (49e0 <system_gclk_chan_enable+0x24>)
    49c6:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    49c8:	4a06      	ldr	r2, [pc, #24]	; (49e4 <system_gclk_chan_enable+0x28>)
    49ca:	8853      	ldrh	r3, [r2, #2]
    49cc:	2180      	movs	r1, #128	; 0x80
    49ce:	01c9      	lsls	r1, r1, #7
    49d0:	430b      	orrs	r3, r1
    49d2:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    49d4:	4b04      	ldr	r3, [pc, #16]	; (49e8 <system_gclk_chan_enable+0x2c>)
    49d6:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    49d8:	bd10      	pop	{r4, pc}
    49da:	46c0      	nop			; (mov r8, r8)
    49dc:	000032fd 	.word	0x000032fd
    49e0:	40000c02 	.word	0x40000c02
    49e4:	40000c00 	.word	0x40000c00
    49e8:	0000333d 	.word	0x0000333d

000049ec <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    49ec:	b510      	push	{r4, lr}
    49ee:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    49f0:	4b0f      	ldr	r3, [pc, #60]	; (4a30 <system_gclk_chan_disable+0x44>)
    49f2:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    49f4:	4b0f      	ldr	r3, [pc, #60]	; (4a34 <system_gclk_chan_disable+0x48>)
    49f6:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    49f8:	4a0f      	ldr	r2, [pc, #60]	; (4a38 <system_gclk_chan_disable+0x4c>)
    49fa:	8853      	ldrh	r3, [r2, #2]
    49fc:	051b      	lsls	r3, r3, #20
    49fe:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    4a00:	8853      	ldrh	r3, [r2, #2]
    4a02:	490e      	ldr	r1, [pc, #56]	; (4a3c <system_gclk_chan_disable+0x50>)
    4a04:	400b      	ands	r3, r1
    4a06:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    4a08:	8853      	ldrh	r3, [r2, #2]
    4a0a:	490d      	ldr	r1, [pc, #52]	; (4a40 <system_gclk_chan_disable+0x54>)
    4a0c:	400b      	ands	r3, r1
    4a0e:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    4a10:	0011      	movs	r1, r2
    4a12:	2280      	movs	r2, #128	; 0x80
    4a14:	01d2      	lsls	r2, r2, #7
    4a16:	884b      	ldrh	r3, [r1, #2]
    4a18:	4213      	tst	r3, r2
    4a1a:	d1fc      	bne.n	4a16 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    4a1c:	4906      	ldr	r1, [pc, #24]	; (4a38 <system_gclk_chan_disable+0x4c>)
    4a1e:	884a      	ldrh	r2, [r1, #2]
    4a20:	0203      	lsls	r3, r0, #8
    4a22:	4806      	ldr	r0, [pc, #24]	; (4a3c <system_gclk_chan_disable+0x50>)
    4a24:	4002      	ands	r2, r0
    4a26:	4313      	orrs	r3, r2
    4a28:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    4a2a:	4b06      	ldr	r3, [pc, #24]	; (4a44 <system_gclk_chan_disable+0x58>)
    4a2c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4a2e:	bd10      	pop	{r4, pc}
    4a30:	000032fd 	.word	0x000032fd
    4a34:	40000c02 	.word	0x40000c02
    4a38:	40000c00 	.word	0x40000c00
    4a3c:	fffff0ff 	.word	0xfffff0ff
    4a40:	ffffbfff 	.word	0xffffbfff
    4a44:	0000333d 	.word	0x0000333d

00004a48 <system_gclk_chan_set_config>:
{
    4a48:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    4a4a:	780c      	ldrb	r4, [r1, #0]
    4a4c:	0224      	lsls	r4, r4, #8
    4a4e:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    4a50:	4b02      	ldr	r3, [pc, #8]	; (4a5c <system_gclk_chan_set_config+0x14>)
    4a52:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    4a54:	b2a4      	uxth	r4, r4
    4a56:	4b02      	ldr	r3, [pc, #8]	; (4a60 <system_gclk_chan_set_config+0x18>)
    4a58:	805c      	strh	r4, [r3, #2]
}
    4a5a:	bd10      	pop	{r4, pc}
    4a5c:	000049ed 	.word	0x000049ed
    4a60:	40000c00 	.word	0x40000c00

00004a64 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    4a64:	b510      	push	{r4, lr}
    4a66:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    4a68:	4b06      	ldr	r3, [pc, #24]	; (4a84 <system_gclk_chan_get_hz+0x20>)
    4a6a:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4a6c:	4b06      	ldr	r3, [pc, #24]	; (4a88 <system_gclk_chan_get_hz+0x24>)
    4a6e:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    4a70:	4b06      	ldr	r3, [pc, #24]	; (4a8c <system_gclk_chan_get_hz+0x28>)
    4a72:	885c      	ldrh	r4, [r3, #2]
    4a74:	0524      	lsls	r4, r4, #20
    4a76:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    4a78:	4b05      	ldr	r3, [pc, #20]	; (4a90 <system_gclk_chan_get_hz+0x2c>)
    4a7a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    4a7c:	0020      	movs	r0, r4
    4a7e:	4b05      	ldr	r3, [pc, #20]	; (4a94 <system_gclk_chan_get_hz+0x30>)
    4a80:	4798      	blx	r3
}
    4a82:	bd10      	pop	{r4, pc}
    4a84:	000032fd 	.word	0x000032fd
    4a88:	40000c02 	.word	0x40000c02
    4a8c:	40000c00 	.word	0x40000c00
    4a90:	0000333d 	.word	0x0000333d
    4a94:	00004931 	.word	0x00004931

00004a98 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    4a98:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    4a9a:	78d3      	ldrb	r3, [r2, #3]
    4a9c:	2b00      	cmp	r3, #0
    4a9e:	d135      	bne.n	4b0c <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    4aa0:	7813      	ldrb	r3, [r2, #0]
    4aa2:	2b80      	cmp	r3, #128	; 0x80
    4aa4:	d029      	beq.n	4afa <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    4aa6:	061b      	lsls	r3, r3, #24
    4aa8:	2480      	movs	r4, #128	; 0x80
    4aaa:	0264      	lsls	r4, r4, #9
    4aac:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    4aae:	7854      	ldrb	r4, [r2, #1]
    4ab0:	2502      	movs	r5, #2
    4ab2:	43ac      	bics	r4, r5
    4ab4:	d106      	bne.n	4ac4 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    4ab6:	7894      	ldrb	r4, [r2, #2]
    4ab8:	2c00      	cmp	r4, #0
    4aba:	d120      	bne.n	4afe <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    4abc:	2480      	movs	r4, #128	; 0x80
    4abe:	02a4      	lsls	r4, r4, #10
    4ac0:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    4ac2:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    4ac4:	7854      	ldrb	r4, [r2, #1]
    4ac6:	3c01      	subs	r4, #1
    4ac8:	2c01      	cmp	r4, #1
    4aca:	d91c      	bls.n	4b06 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    4acc:	040d      	lsls	r5, r1, #16
    4ace:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    4ad0:	24a0      	movs	r4, #160	; 0xa0
    4ad2:	05e4      	lsls	r4, r4, #23
    4ad4:	432c      	orrs	r4, r5
    4ad6:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4ad8:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    4ada:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    4adc:	24d0      	movs	r4, #208	; 0xd0
    4ade:	0624      	lsls	r4, r4, #24
    4ae0:	432c      	orrs	r4, r5
    4ae2:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4ae4:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    4ae6:	78d4      	ldrb	r4, [r2, #3]
    4ae8:	2c00      	cmp	r4, #0
    4aea:	d122      	bne.n	4b32 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    4aec:	035b      	lsls	r3, r3, #13
    4aee:	d51c      	bpl.n	4b2a <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    4af0:	7893      	ldrb	r3, [r2, #2]
    4af2:	2b01      	cmp	r3, #1
    4af4:	d01e      	beq.n	4b34 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    4af6:	6141      	str	r1, [r0, #20]
    4af8:	e017      	b.n	4b2a <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    4afa:	2300      	movs	r3, #0
    4afc:	e7d7      	b.n	4aae <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    4afe:	24c0      	movs	r4, #192	; 0xc0
    4b00:	02e4      	lsls	r4, r4, #11
    4b02:	4323      	orrs	r3, r4
    4b04:	e7dd      	b.n	4ac2 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    4b06:	4c0d      	ldr	r4, [pc, #52]	; (4b3c <_system_pinmux_config+0xa4>)
    4b08:	4023      	ands	r3, r4
    4b0a:	e7df      	b.n	4acc <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    4b0c:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    4b0e:	040c      	lsls	r4, r1, #16
    4b10:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    4b12:	23a0      	movs	r3, #160	; 0xa0
    4b14:	05db      	lsls	r3, r3, #23
    4b16:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4b18:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    4b1a:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    4b1c:	23d0      	movs	r3, #208	; 0xd0
    4b1e:	061b      	lsls	r3, r3, #24
    4b20:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4b22:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    4b24:	78d3      	ldrb	r3, [r2, #3]
    4b26:	2b00      	cmp	r3, #0
    4b28:	d103      	bne.n	4b32 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    4b2a:	7853      	ldrb	r3, [r2, #1]
    4b2c:	3b01      	subs	r3, #1
    4b2e:	2b01      	cmp	r3, #1
    4b30:	d902      	bls.n	4b38 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    4b32:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    4b34:	6181      	str	r1, [r0, #24]
    4b36:	e7f8      	b.n	4b2a <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    4b38:	6081      	str	r1, [r0, #8]
}
    4b3a:	e7fa      	b.n	4b32 <_system_pinmux_config+0x9a>
    4b3c:	fffbffff 	.word	0xfffbffff

00004b40 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    4b40:	b510      	push	{r4, lr}
    4b42:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    4b44:	09c1      	lsrs	r1, r0, #7
		return NULL;
    4b46:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    4b48:	2900      	cmp	r1, #0
    4b4a:	d104      	bne.n	4b56 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    4b4c:	0943      	lsrs	r3, r0, #5
    4b4e:	01db      	lsls	r3, r3, #7
    4b50:	4905      	ldr	r1, [pc, #20]	; (4b68 <system_pinmux_pin_set_config+0x28>)
    4b52:	468c      	mov	ip, r1
    4b54:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    4b56:	241f      	movs	r4, #31
    4b58:	4020      	ands	r0, r4
    4b5a:	2101      	movs	r1, #1
    4b5c:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    4b5e:	0018      	movs	r0, r3
    4b60:	4b02      	ldr	r3, [pc, #8]	; (4b6c <system_pinmux_pin_set_config+0x2c>)
    4b62:	4798      	blx	r3
}
    4b64:	bd10      	pop	{r4, pc}
    4b66:	46c0      	nop			; (mov r8, r8)
    4b68:	41004400 	.word	0x41004400
    4b6c:	00004a99 	.word	0x00004a99

00004b70 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    4b70:	4770      	bx	lr
	...

00004b74 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    4b74:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    4b76:	4b05      	ldr	r3, [pc, #20]	; (4b8c <system_init+0x18>)
    4b78:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    4b7a:	4b05      	ldr	r3, [pc, #20]	; (4b90 <system_init+0x1c>)
    4b7c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    4b7e:	4b05      	ldr	r3, [pc, #20]	; (4b94 <system_init+0x20>)
    4b80:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    4b82:	4b05      	ldr	r3, [pc, #20]	; (4b98 <system_init+0x24>)
    4b84:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    4b86:	4b05      	ldr	r3, [pc, #20]	; (4b9c <system_init+0x28>)
    4b88:	4798      	blx	r3
}
    4b8a:	bd10      	pop	{r4, pc}
    4b8c:	000046b1 	.word	0x000046b1
    4b90:	0000336d 	.word	0x0000336d
    4b94:	00004b71 	.word	0x00004b71
    4b98:	0000347d 	.word	0x0000347d
    4b9c:	00004b71 	.word	0x00004b71

00004ba0 <_tcc_get_inst_index>:
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
		if (hw == tcc_modules[i]) {
    4ba0:	4b09      	ldr	r3, [pc, #36]	; (4bc8 <_tcc_get_inst_index+0x28>)
    4ba2:	4298      	cmp	r0, r3
    4ba4:	d00c      	beq.n	4bc0 <_tcc_get_inst_index+0x20>
    4ba6:	4b09      	ldr	r3, [pc, #36]	; (4bcc <_tcc_get_inst_index+0x2c>)
    4ba8:	4298      	cmp	r0, r3
    4baa:	d007      	beq.n	4bbc <_tcc_get_inst_index+0x1c>
    4bac:	4a08      	ldr	r2, [pc, #32]	; (4bd0 <_tcc_get_inst_index+0x30>)
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    4bae:	2300      	movs	r3, #0
		if (hw == tcc_modules[i]) {
    4bb0:	4290      	cmp	r0, r2
    4bb2:	d001      	beq.n	4bb8 <_tcc_get_inst_index+0x18>
}
    4bb4:	0018      	movs	r0, r3
    4bb6:	4770      	bx	lr
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    4bb8:	3302      	adds	r3, #2
    4bba:	e002      	b.n	4bc2 <_tcc_get_inst_index+0x22>
    4bbc:	2301      	movs	r3, #1
    4bbe:	e000      	b.n	4bc2 <_tcc_get_inst_index+0x22>
    4bc0:	2300      	movs	r3, #0
			return i;
    4bc2:	b2db      	uxtb	r3, r3
    4bc4:	e7f6      	b.n	4bb4 <_tcc_get_inst_index+0x14>
    4bc6:	46c0      	nop			; (mov r8, r8)
    4bc8:	42002000 	.word	0x42002000
    4bcc:	42002400 	.word	0x42002400
    4bd0:	42002800 	.word	0x42002800

00004bd4 <tcc_get_config_defaults>:
 *
 */
void tcc_get_config_defaults(
		struct tcc_config *const config,
		Tcc *const hw)
{
    4bd4:	b510      	push	{r4, lr}
    4bd6:	0004      	movs	r4, r0
	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    4bd8:	0008      	movs	r0, r1
    4bda:	4b4f      	ldr	r3, [pc, #316]	; (4d18 <tcc_get_config_defaults+0x144>)
    4bdc:	4798      	blx	r3

	/* Base counter defaults */
	config->counter.count                  = 0;
    4bde:	2300      	movs	r3, #0
    4be0:	6023      	str	r3, [r4, #0]

	config->counter.period                 = _tcc_maxs[module_index];
    4be2:	0080      	lsls	r0, r0, #2
    4be4:	4a4d      	ldr	r2, [pc, #308]	; (4d1c <tcc_get_config_defaults+0x148>)
    4be6:	5882      	ldr	r2, [r0, r2]
    4be8:	6062      	str	r2, [r4, #4]

	config->counter.clock_source           = GCLK_GENERATOR_0;
    4bea:	72a3      	strb	r3, [r4, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
    4bec:	72e3      	strb	r3, [r4, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
    4bee:	7323      	strb	r3, [r4, #12]

	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
    4bf0:	7263      	strb	r3, [r4, #9]
	config->counter.oneshot                = false;
    4bf2:	7223      	strb	r3, [r4, #8]
#endif

	/* Match/Capture defaults */
#  define _TCC_CHANNEL_MATCH_VALUE_INIT(n, value) \
		config->compare.match[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    4bf4:	61e3      	str	r3, [r4, #28]
    4bf6:	6223      	str	r3, [r4, #32]
    4bf8:	6263      	str	r3, [r4, #36]	; 0x24
    4bfa:	62a3      	str	r3, [r4, #40]	; 0x28
#  undef _TCC_CHANNEL_MATCH_VALUE_INIT

	/* Wave polarity defaults */
#  define _TCC_CHANNEL_WAVE_POLARITY_INIT(n, value) \
		config->compare.wave_polarity[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    4bfc:	7523      	strb	r3, [r4, #20]
    4bfe:	7563      	strb	r3, [r4, #21]
    4c00:	75a3      	strb	r3, [r4, #22]
    4c02:	75e3      	strb	r3, [r4, #23]
		_TCC_CHANNEL_WAVE_POLARITY_INIT, TCC_WAVE_POLARITY_0)
#  undef _TCC_CHANNEL_WAVE_POLARITY_INIT

	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
    4c04:	7623      	strb	r3, [r4, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
    4c06:	7663      	strb	r3, [r4, #25]

#  define _TCC_CHANNEL_FUNCTION_INIT(n, value) \
		config->compare.channel_function[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    4c08:	7423      	strb	r3, [r4, #16]
    4c0a:	7463      	strb	r3, [r4, #17]
    4c0c:	74a3      	strb	r3, [r4, #18]
    4c0e:	74e3      	strb	r3, [r4, #19]
		config->wave_ext.recoverable_fault[n].source = TCC_FAULT_SOURCE_DISABLE;           \
		config->wave_ext.recoverable_fault[n].blanking = TCC_FAULT_BLANKING_DISABLE;       \
		config->wave_ext.recoverable_fault[n].halt_action = TCC_FAULT_HALT_ACTION_DISABLE; \
		config->wave_ext.recoverable_fault[n].capture_action = TCC_FAULT_CAPTURE_DISABLE;  \
		config->wave_ext.recoverable_fault[n].capture_channel = TCC_FAULT_CAPTURE_CHANNEL_0;
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
    4c10:	222c      	movs	r2, #44	; 0x2c
    4c12:	54a3      	strb	r3, [r4, r2]
    4c14:	3201      	adds	r2, #1
    4c16:	54a3      	strb	r3, [r4, r2]
    4c18:	3201      	adds	r2, #1
    4c1a:	54a3      	strb	r3, [r4, r2]
    4c1c:	3201      	adds	r2, #1
    4c1e:	54a3      	strb	r3, [r4, r2]
    4c20:	3201      	adds	r2, #1
    4c22:	54a3      	strb	r3, [r4, r2]
    4c24:	3201      	adds	r2, #1
    4c26:	54a3      	strb	r3, [r4, r2]
    4c28:	3201      	adds	r2, #1
    4c2a:	54a3      	strb	r3, [r4, r2]
    4c2c:	3201      	adds	r2, #1
    4c2e:	54a3      	strb	r3, [r4, r2]
    4c30:	3201      	adds	r2, #1
    4c32:	54a3      	strb	r3, [r4, r2]
    4c34:	3201      	adds	r2, #1
    4c36:	54a3      	strb	r3, [r4, r2]
    4c38:	3201      	adds	r2, #1
    4c3a:	54a3      	strb	r3, [r4, r2]
    4c3c:	3201      	adds	r2, #1
    4c3e:	54a3      	strb	r3, [r4, r2]
    4c40:	3201      	adds	r2, #1
    4c42:	54a3      	strb	r3, [r4, r2]
    4c44:	3201      	adds	r2, #1
    4c46:	54a3      	strb	r3, [r4, r2]
    4c48:	3201      	adds	r2, #1
    4c4a:	54a3      	strb	r3, [r4, r2]
    4c4c:	3201      	adds	r2, #1
    4c4e:	54a3      	strb	r3, [r4, r2]
    4c50:	3201      	adds	r2, #1
    4c52:	54a3      	strb	r3, [r4, r2]
    4c54:	3201      	adds	r2, #1
    4c56:	54a3      	strb	r3, [r4, r2]
    4c58:	3201      	adds	r2, #1
    4c5a:	54a3      	strb	r3, [r4, r2]
    4c5c:	3201      	adds	r2, #1
    4c5e:	54a3      	strb	r3, [r4, r2]

	/* Non-recoverable fault defaults */
#  define _TCC_NRF_FUNCTION_INIT(n, dummy) \
		config->wave_ext.non_recoverable_fault[n].filter_value = 0; \
		config->wave_ext.non_recoverable_fault[n].output = TCC_FAULT_STATE_OUTPUT_OFF;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    4c60:	3201      	adds	r2, #1
    4c62:	54a3      	strb	r3, [r4, r2]
    4c64:	3201      	adds	r2, #1
    4c66:	54a3      	strb	r3, [r4, r2]
    4c68:	3201      	adds	r2, #1
    4c6a:	54a3      	strb	r3, [r4, r2]
    4c6c:	3201      	adds	r2, #1
    4c6e:	54a3      	strb	r3, [r4, r2]
    4c70:	3201      	adds	r2, #1
    4c72:	54a3      	strb	r3, [r4, r2]
    4c74:	3201      	adds	r2, #1
    4c76:	54a3      	strb	r3, [r4, r2]
    4c78:	3201      	adds	r2, #1
    4c7a:	54a3      	strb	r3, [r4, r2]
    4c7c:	3201      	adds	r2, #1
    4c7e:	54a3      	strb	r3, [r4, r2]
    4c80:	3201      	adds	r2, #1
    4c82:	54a3      	strb	r3, [r4, r2]
    4c84:	3201      	adds	r2, #1
    4c86:	54a3      	strb	r3, [r4, r2]
    4c88:	3201      	adds	r2, #1
    4c8a:	54a3      	strb	r3, [r4, r2]
    4c8c:	3201      	adds	r2, #1
    4c8e:	54a3      	strb	r3, [r4, r2]
    4c90:	3201      	adds	r2, #1
    4c92:	54a3      	strb	r3, [r4, r2]
    4c94:	3201      	adds	r2, #1
    4c96:	54a3      	strb	r3, [r4, r2]
    4c98:	3201      	adds	r2, #1
    4c9a:	54a3      	strb	r3, [r4, r2]
    4c9c:	3201      	adds	r2, #1
    4c9e:	54a3      	strb	r3, [r4, r2]
#  undef _TCC_NRF_FUNCTION_INIT

	/* Output inversion defaults */
#  define _TCC_OUT_INVERT_INIT(n, value) \
		config->wave_ext.invert[n] = value;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
    4ca0:	3201      	adds	r2, #1
    4ca2:	54a3      	strb	r3, [r4, r2]
    4ca4:	3201      	adds	r2, #1
    4ca6:	54a3      	strb	r3, [r4, r2]
    4ca8:	3201      	adds	r2, #1
    4caa:	54a3      	strb	r3, [r4, r2]
    4cac:	3201      	adds	r2, #1
    4cae:	54a3      	strb	r3, [r4, r2]
    4cb0:	3201      	adds	r2, #1
    4cb2:	54a3      	strb	r3, [r4, r2]
    4cb4:	3201      	adds	r2, #1
    4cb6:	54a3      	strb	r3, [r4, r2]
    4cb8:	3201      	adds	r2, #1
    4cba:	54a3      	strb	r3, [r4, r2]
    4cbc:	3201      	adds	r2, #1
    4cbe:	54a3      	strb	r3, [r4, r2]

#  define _TCC_CHANNEL_OUT_PIN_INIT(n, dummy) \
		config->pins.enable_wave_out_pin[n]                = false;\
		config->pins.wave_out_pin[TCC_WAVE_OUTPUT_##n]     = 0;    \
		config->pins.wave_out_pin_mux[TCC_WAVE_OUTPUT_##n] = 0;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
    4cc0:	3241      	adds	r2, #65	; 0x41
    4cc2:	54a3      	strb	r3, [r4, r2]
    4cc4:	65a3      	str	r3, [r4, #88]	; 0x58
    4cc6:	67a3      	str	r3, [r4, #120]	; 0x78
    4cc8:	3201      	adds	r2, #1
    4cca:	54a3      	strb	r3, [r4, r2]
    4ccc:	65e3      	str	r3, [r4, #92]	; 0x5c
    4cce:	67e3      	str	r3, [r4, #124]	; 0x7c
    4cd0:	3201      	adds	r2, #1
    4cd2:	54a3      	strb	r3, [r4, r2]
    4cd4:	6623      	str	r3, [r4, #96]	; 0x60
    4cd6:	3a1a      	subs	r2, #26
    4cd8:	50a3      	str	r3, [r4, r2]
    4cda:	321b      	adds	r2, #27
    4cdc:	54a3      	strb	r3, [r4, r2]
    4cde:	6663      	str	r3, [r4, #100]	; 0x64
    4ce0:	3a17      	subs	r2, #23
    4ce2:	50a3      	str	r3, [r4, r2]
    4ce4:	3218      	adds	r2, #24
    4ce6:	54a3      	strb	r3, [r4, r2]
    4ce8:	66a3      	str	r3, [r4, #104]	; 0x68
    4cea:	3a14      	subs	r2, #20
    4cec:	50a3      	str	r3, [r4, r2]
    4cee:	3215      	adds	r2, #21
    4cf0:	54a3      	strb	r3, [r4, r2]
    4cf2:	66e3      	str	r3, [r4, #108]	; 0x6c
    4cf4:	3a11      	subs	r2, #17
    4cf6:	50a3      	str	r3, [r4, r2]
    4cf8:	3212      	adds	r2, #18
    4cfa:	54a3      	strb	r3, [r4, r2]
    4cfc:	6723      	str	r3, [r4, #112]	; 0x70
    4cfe:	3a0e      	subs	r2, #14
    4d00:	50a3      	str	r3, [r4, r2]
    4d02:	320f      	adds	r2, #15
    4d04:	54a3      	strb	r3, [r4, r2]
    4d06:	6763      	str	r3, [r4, #116]	; 0x74
    4d08:	3a0b      	subs	r2, #11
    4d0a:	50a3      	str	r3, [r4, r2]
#  undef _TCC_CHANNEL_OUT_PIN_INIT

	config->double_buffering_enabled  = true;
    4d0c:	2101      	movs	r1, #1
    4d0e:	320c      	adds	r2, #12
    4d10:	54a1      	strb	r1, [r4, r2]
	config->run_in_standby            = false;
    4d12:	3201      	adds	r2, #1
    4d14:	54a3      	strb	r3, [r4, r2]
}
    4d16:	bd10      	pop	{r4, pc}
    4d18:	00004ba1 	.word	0x00004ba1
    4d1c:	00008e78 	.word	0x00008e78

00004d20 <tcc_init>:
 */
enum status_code tcc_init(
		struct tcc_module *const module_inst,
		Tcc *const hw,
		const struct tcc_config *const config)
{
    4d20:	b5f0      	push	{r4, r5, r6, r7, lr}
    4d22:	46de      	mov	lr, fp
    4d24:	4657      	mov	r7, sl
    4d26:	464e      	mov	r6, r9
    4d28:	4645      	mov	r5, r8
    4d2a:	b5e0      	push	{r5, r6, r7, lr}
    4d2c:	b091      	sub	sp, #68	; 0x44
    4d2e:	9001      	str	r0, [sp, #4]
    4d30:	000c      	movs	r4, r1
    4d32:	0015      	movs	r5, r2
	Assert(hw);
	Assert(module_inst);
	Assert(config);

	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    4d34:	0008      	movs	r0, r1
    4d36:	4bc3      	ldr	r3, [pc, #780]	; (5044 <tcc_init+0x324>)
    4d38:	4798      	blx	r3
    4d3a:	0003      	movs	r3, r0

	/* Enable the user interface clock for TCC */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    4d3c:	0001      	movs	r1, r0
			PM->APBCMASK.reg |= mask;
    4d3e:	48c2      	ldr	r0, [pc, #776]	; (5048 <tcc_init+0x328>)
    4d40:	6a02      	ldr	r2, [r0, #32]
    4d42:	009e      	lsls	r6, r3, #2
    4d44:	4fc1      	ldr	r7, [pc, #772]	; (504c <tcc_init+0x32c>)
    4d46:	59f7      	ldr	r7, [r6, r7]
    4d48:	433a      	orrs	r2, r7
    4d4a:	6202      	str	r2, [r0, #32]
			_tcc_apbcmasks[module_index]);

	/* Check if it's enabled. */
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    4d4c:	6822      	ldr	r2, [r4, #0]
		return STATUS_ERR_DENIED;
    4d4e:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    4d50:	0792      	lsls	r2, r2, #30
    4d52:	d506      	bpl.n	4d62 <tcc_init+0x42>
#endif
		hw->CC[i].reg = (config->compare.match[i]);
	}

	return STATUS_OK;
}
    4d54:	b011      	add	sp, #68	; 0x44
    4d56:	bc3c      	pop	{r2, r3, r4, r5}
    4d58:	4690      	mov	r8, r2
    4d5a:	4699      	mov	r9, r3
    4d5c:	46a2      	mov	sl, r4
    4d5e:	46ab      	mov	fp, r5
    4d60:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
    4d62:	6822      	ldr	r2, [r4, #0]
    4d64:	2701      	movs	r7, #1
    4d66:	4017      	ands	r7, r2
    4d68:	d1f4      	bne.n	4d54 <tcc_init+0x34>
	uint32_t count_max  = _tcc_maxs[module_index];
    4d6a:	48b9      	ldr	r0, [pc, #740]	; (5050 <tcc_init+0x330>)
    4d6c:	5832      	ldr	r2, [r6, r0]
		return STATUS_ERR_INVALID_ARG;
    4d6e:	2017      	movs	r0, #23
	if ((config->counter.count > count_max)
    4d70:	682e      	ldr	r6, [r5, #0]
    4d72:	42b2      	cmp	r2, r6
    4d74:	d3ee      	bcc.n	4d54 <tcc_init+0x34>
		|| (config->counter.period > count_max)
    4d76:	686e      	ldr	r6, [r5, #4]
    4d78:	42b2      	cmp	r2, r6
    4d7a:	d3eb      	bcc.n	4d54 <tcc_init+0x34>
		if ((config->compare.match[i] > count_max)
    4d7c:	69e8      	ldr	r0, [r5, #28]
    4d7e:	4282      	cmp	r2, r0
    4d80:	d200      	bcs.n	4d84 <tcc_init+0x64>
    4d82:	e1b9      	b.n	50f8 <tcc_init+0x3d8>
    4d84:	6a28      	ldr	r0, [r5, #32]
    4d86:	4282      	cmp	r2, r0
    4d88:	d200      	bcs.n	4d8c <tcc_init+0x6c>
    4d8a:	e1b7      	b.n	50fc <tcc_init+0x3dc>
    4d8c:	6a68      	ldr	r0, [r5, #36]	; 0x24
    4d8e:	4282      	cmp	r2, r0
    4d90:	d200      	bcs.n	4d94 <tcc_init+0x74>
    4d92:	e1b5      	b.n	5100 <tcc_init+0x3e0>
    4d94:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    4d96:	4282      	cmp	r2, r0
    4d98:	d200      	bcs.n	4d9c <tcc_init+0x7c>
    4d9a:	e1b3      	b.n	5104 <tcc_init+0x3e4>
    4d9c:	2298      	movs	r2, #152	; 0x98
    4d9e:	4694      	mov	ip, r2
    4da0:	44ac      	add	ip, r5
    4da2:	4662      	mov	r2, ip
    4da4:	9208      	str	r2, [sp, #32]
    4da6:	2000      	movs	r0, #0
    4da8:	e003      	b.n	4db2 <tcc_init+0x92>
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    4daa:	3001      	adds	r0, #1
    4dac:	3201      	adds	r2, #1
    4dae:	2808      	cmp	r0, #8
    4db0:	d008      	beq.n	4dc4 <tcc_init+0xa4>
		if (!config->pins.enable_wave_out_pin[i]) {
    4db2:	7816      	ldrb	r6, [r2, #0]
    4db4:	2e00      	cmp	r6, #0
    4db6:	d0f8      	beq.n	4daa <tcc_init+0x8a>
		if (i >= _tcc_ow_nums[module_index]) {
    4db8:	4ea6      	ldr	r6, [pc, #664]	; (5054 <tcc_init+0x334>)
    4dba:	5c76      	ldrb	r6, [r6, r1]
    4dbc:	4286      	cmp	r6, r0
    4dbe:	dcf4      	bgt.n	4daa <tcc_init+0x8a>
			return STATUS_ERR_INVALID_ARG;
    4dc0:	2017      	movs	r0, #23
    4dc2:	e7c7      	b.n	4d54 <tcc_init+0x34>
    4dc4:	2200      	movs	r2, #0
    4dc6:	9202      	str	r2, [sp, #8]
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    4dc8:	2080      	movs	r0, #128	; 0x80
    4dca:	0440      	lsls	r0, r0, #17
    4dcc:	4684      	mov	ip, r0
    4dce:	e002      	b.n	4dd6 <tcc_init+0xb6>
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    4dd0:	3201      	adds	r2, #1
    4dd2:	2a04      	cmp	r2, #4
    4dd4:	d00e      	beq.n	4df4 <tcc_init+0xd4>
		if (config->capture.channel_function[i] ==
    4dd6:	18a8      	adds	r0, r5, r2
    4dd8:	7c00      	ldrb	r0, [r0, #16]
    4dda:	2801      	cmp	r0, #1
    4ddc:	d1f8      	bne.n	4dd0 <tcc_init+0xb0>
			if (i > _tcc_cc_nums[module_index]) {
    4dde:	489e      	ldr	r0, [pc, #632]	; (5058 <tcc_init+0x338>)
    4de0:	5c40      	ldrb	r0, [r0, r1]
    4de2:	4290      	cmp	r0, r2
    4de4:	da00      	bge.n	4de8 <tcc_init+0xc8>
    4de6:	e18f      	b.n	5108 <tcc_init+0x3e8>
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    4de8:	4660      	mov	r0, ip
    4dea:	4090      	lsls	r0, r2
    4dec:	9e02      	ldr	r6, [sp, #8]
    4dee:	4306      	orrs	r6, r0
    4df0:	9602      	str	r6, [sp, #8]
    4df2:	e7ed      	b.n	4dd0 <tcc_init+0xb0>
	if (config->run_in_standby) {
    4df4:	329d      	adds	r2, #157	; 0x9d
    4df6:	5caa      	ldrb	r2, [r5, r2]
    4df8:	2a00      	cmp	r2, #0
    4dfa:	d004      	beq.n	4e06 <tcc_init+0xe6>
		ctrla |= TCC_CTRLA_RUNSTDBY;
    4dfc:	2280      	movs	r2, #128	; 0x80
    4dfe:	0112      	lsls	r2, r2, #4
    4e00:	9902      	ldr	r1, [sp, #8]
    4e02:	4311      	orrs	r1, r2
    4e04:	9102      	str	r1, [sp, #8]
	if (config->counter.oneshot) {
    4e06:	7a2a      	ldrb	r2, [r5, #8]
		ctrlb |= TCC_CTRLBSET_ONESHOT;
    4e08:	1e51      	subs	r1, r2, #1
    4e0a:	418a      	sbcs	r2, r1
    4e0c:	0092      	lsls	r2, r2, #2
    4e0e:	9206      	str	r2, [sp, #24]
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
    4e10:	7a6a      	ldrb	r2, [r5, #9]
    4e12:	2a01      	cmp	r2, #1
    4e14:	d022      	beq.n	4e5c <tcc_init+0x13c>
	uint8_t cc_num = _tcc_cc_nums[module_index];
    4e16:	4a90      	ldr	r2, [pc, #576]	; (5058 <tcc_init+0x338>)
    4e18:	5cd2      	ldrb	r2, [r2, r3]
    4e1a:	0011      	movs	r1, r2
    4e1c:	9205      	str	r2, [sp, #20]
		if (cfg->capture_channel >= cc_num) {
    4e1e:	2235      	movs	r2, #53	; 0x35
    4e20:	5caa      	ldrb	r2, [r5, r2]
    4e22:	428a      	cmp	r2, r1
    4e24:	d300      	bcc.n	4e28 <tcc_init+0x108>
    4e26:	e179      	b.n	511c <tcc_init+0x3fc>
		if (cfg->filter_value > 0xF) {
    4e28:	212c      	movs	r1, #44	; 0x2c
    4e2a:	5c69      	ldrb	r1, [r5, r1]
    4e2c:	290f      	cmp	r1, #15
    4e2e:	d900      	bls.n	4e32 <tcc_init+0x112>
    4e30:	e174      	b.n	511c <tcc_init+0x3fc>
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    4e32:	7b28      	ldrb	r0, [r5, #12]
    4e34:	900a      	str	r0, [sp, #40]	; 0x28
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    4e36:	7ae8      	ldrb	r0, [r5, #11]
    4e38:	900b      	str	r0, [sp, #44]	; 0x2c
    4e3a:	202d      	movs	r0, #45	; 0x2d
    4e3c:	4682      	mov	sl, r0
    4e3e:	44aa      	add	sl, r5
    4e40:	2000      	movs	r0, #0
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    4e42:	9704      	str	r7, [sp, #16]
		value_buffer[i] = fault;
    4e44:	ae0e      	add	r6, sp, #56	; 0x38
    4e46:	9607      	str	r6, [sp, #28]
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    4e48:	26c0      	movs	r6, #192	; 0xc0
    4e4a:	0136      	lsls	r6, r6, #4
    4e4c:	46b1      	mov	r9, r6
    4e4e:	4684      	mov	ip, r0
    4e50:	46a0      	mov	r8, r4
    4e52:	0028      	movs	r0, r5
    4e54:	4655      	mov	r5, sl
    4e56:	9309      	str	r3, [sp, #36]	; 0x24
    4e58:	4682      	mov	sl, r0
    4e5a:	e035      	b.n	4ec8 <tcc_init+0x1a8>
		ctrlb |= TCC_CTRLBSET_DIR;
    4e5c:	9906      	ldr	r1, [sp, #24]
    4e5e:	4311      	orrs	r1, r2
    4e60:	9106      	str	r1, [sp, #24]
    4e62:	e7d8      	b.n	4e16 <tcc_init+0xf6>
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    4e64:	0292      	lsls	r2, r2, #10
    4e66:	464f      	mov	r7, r9
    4e68:	403a      	ands	r2, r7
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    4e6a:	430a      	orrs	r2, r1
				| TCC_FCTRLA_SRC(cfg->source)
    4e6c:	7919      	ldrb	r1, [r3, #4]
    4e6e:	468b      	mov	fp, r1
    4e70:	2103      	movs	r1, #3
    4e72:	465f      	mov	r7, fp
    4e74:	4039      	ands	r1, r7
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    4e76:	430a      	orrs	r2, r1
    4e78:	4316      	orrs	r6, r2
				| TCC_FCTRLA_BLANK(cfg->blanking)
    4e7a:	795a      	ldrb	r2, [r3, #5]
    4e7c:	0152      	lsls	r2, r2, #5
    4e7e:	2160      	movs	r1, #96	; 0x60
    4e80:	400a      	ands	r2, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    4e82:	4332      	orrs	r2, r6
				| TCC_FCTRLA_HALT(cfg->halt_action)
    4e84:	7999      	ldrb	r1, [r3, #6]
    4e86:	0209      	lsls	r1, r1, #8
    4e88:	26c0      	movs	r6, #192	; 0xc0
    4e8a:	00b6      	lsls	r6, r6, #2
    4e8c:	400e      	ands	r6, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    4e8e:	4316      	orrs	r6, r2
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
    4e90:	79da      	ldrb	r2, [r3, #7]
    4e92:	0312      	lsls	r2, r2, #12
    4e94:	21e0      	movs	r1, #224	; 0xe0
    4e96:	01c9      	lsls	r1, r1, #7
    4e98:	400a      	ands	r2, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    4e9a:	4316      	orrs	r6, r2
    4e9c:	4334      	orrs	r4, r6
    4e9e:	9a03      	ldr	r2, [sp, #12]
    4ea0:	4314      	orrs	r4, r2
    4ea2:	4320      	orrs	r0, r4
		value_buffer[i] = fault;
    4ea4:	4662      	mov	r2, ip
    4ea6:	9907      	ldr	r1, [sp, #28]
    4ea8:	5050      	str	r0, [r2, r1]
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    4eaa:	2a04      	cmp	r2, #4
    4eac:	d02a      	beq.n	4f04 <tcc_init+0x1e4>
		if (cfg->capture_channel >= cc_num) {
    4eae:	7c9a      	ldrb	r2, [r3, #18]
    4eb0:	9905      	ldr	r1, [sp, #20]
    4eb2:	4291      	cmp	r1, r2
    4eb4:	d800      	bhi.n	4eb8 <tcc_init+0x198>
    4eb6:	e131      	b.n	511c <tcc_init+0x3fc>
		if (cfg->filter_value > 0xF) {
    4eb8:	7a59      	ldrb	r1, [r3, #9]
    4eba:	350a      	adds	r5, #10
    4ebc:	2304      	movs	r3, #4
    4ebe:	469b      	mov	fp, r3
    4ec0:	44dc      	add	ip, fp
    4ec2:	290f      	cmp	r1, #15
    4ec4:	d900      	bls.n	4ec8 <tcc_init+0x1a8>
    4ec6:	e129      	b.n	511c <tcc_init+0x3fc>
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    4ec8:	0609      	lsls	r1, r1, #24
    4eca:	23f0      	movs	r3, #240	; 0xf0
    4ecc:	051b      	lsls	r3, r3, #20
    4ece:	4019      	ands	r1, r3
    4ed0:	002b      	movs	r3, r5
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    4ed2:	782e      	ldrb	r6, [r5, #0]
    4ed4:	0436      	lsls	r6, r6, #16
    4ed6:	20ff      	movs	r0, #255	; 0xff
    4ed8:	0400      	lsls	r0, r0, #16
    4eda:	4006      	ands	r6, r0
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    4edc:	7868      	ldrb	r0, [r5, #1]
    4ede:	2480      	movs	r4, #128	; 0x80
    4ee0:	2800      	cmp	r0, #0
    4ee2:	d100      	bne.n	4ee6 <tcc_init+0x1c6>
    4ee4:	9c04      	ldr	r4, [sp, #16]
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    4ee6:	7898      	ldrb	r0, [r3, #2]
    4ee8:	2708      	movs	r7, #8
    4eea:	9703      	str	r7, [sp, #12]
    4eec:	2800      	cmp	r0, #0
    4eee:	d101      	bne.n	4ef4 <tcc_init+0x1d4>
    4ef0:	9804      	ldr	r0, [sp, #16]
    4ef2:	9003      	str	r0, [sp, #12]
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    4ef4:	78d8      	ldrb	r0, [r3, #3]
    4ef6:	4683      	mov	fp, r0
    4ef8:	2010      	movs	r0, #16
    4efa:	465f      	mov	r7, fp
    4efc:	2f00      	cmp	r7, #0
    4efe:	d1b1      	bne.n	4e64 <tcc_init+0x144>
    4f00:	9804      	ldr	r0, [sp, #16]
    4f02:	e7af      	b.n	4e64 <tcc_init+0x144>
    4f04:	4644      	mov	r4, r8
    4f06:	4655      	mov	r5, sl
    4f08:	9b09      	ldr	r3, [sp, #36]	; 0x24
	uint8_t ow_num = _tcc_ow_nums[module_index];
    4f0a:	4a52      	ldr	r2, [pc, #328]	; (5054 <tcc_init+0x334>)
    4f0c:	5cd2      	ldrb	r2, [r2, r3]
    4f0e:	4691      	mov	r9, r2
    4f10:	4651      	mov	r1, sl
    4f12:	3150      	adds	r1, #80	; 0x50
    4f14:	4650      	mov	r0, sl
    4f16:	3041      	adds	r0, #65	; 0x41
	drvctrl = 0;
    4f18:	2700      	movs	r7, #0
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    4f1a:	2200      	movs	r2, #0
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    4f1c:	2601      	movs	r6, #1
    4f1e:	46b2      	mov	sl, r6
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    4f20:	2602      	movs	r6, #2
    4f22:	36ff      	adds	r6, #255	; 0xff
    4f24:	46b3      	mov	fp, r6
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    4f26:	2680      	movs	r6, #128	; 0x80
    4f28:	0276      	lsls	r6, r6, #9
    4f2a:	46b0      	mov	r8, r6
    4f2c:	46a4      	mov	ip, r4
    4f2e:	001c      	movs	r4, r3
    4f30:	464b      	mov	r3, r9
    4f32:	e00f      	b.n	4f54 <tcc_init+0x234>
		if (config->wave_ext.non_recoverable_fault[i].output !=
    4f34:	7806      	ldrb	r6, [r0, #0]
    4f36:	2e00      	cmp	r6, #0
    4f38:	d007      	beq.n	4f4a <tcc_init+0x22a>
			if (i >= ow_num) {
    4f3a:	4293      	cmp	r3, r2
    4f3c:	d800      	bhi.n	4f40 <tcc_init+0x220>
    4f3e:	e0e7      	b.n	5110 <tcc_init+0x3f0>
			if (config->wave_ext.non_recoverable_fault[i].output ==
    4f40:	2e02      	cmp	r6, #2
    4f42:	d014      	beq.n	4f6e <tcc_init+0x24e>
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    4f44:	4656      	mov	r6, sl
    4f46:	4096      	lsls	r6, r2
    4f48:	4337      	orrs	r7, r6
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    4f4a:	3201      	adds	r2, #1
    4f4c:	3101      	adds	r1, #1
    4f4e:	3002      	adds	r0, #2
    4f50:	2a08      	cmp	r2, #8
    4f52:	d010      	beq.n	4f76 <tcc_init+0x256>
		if (config->wave_ext.invert[i]) {
    4f54:	780e      	ldrb	r6, [r1, #0]
    4f56:	2e00      	cmp	r6, #0
    4f58:	d0ec      	beq.n	4f34 <tcc_init+0x214>
			if (i >= ow_num) {
    4f5a:	4293      	cmp	r3, r2
    4f5c:	d800      	bhi.n	4f60 <tcc_init+0x240>
    4f5e:	e0d5      	b.n	510c <tcc_init+0x3ec>
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    4f60:	4646      	mov	r6, r8
    4f62:	4096      	lsls	r6, r2
    4f64:	4337      	orrs	r7, r6
		if (config->wave_ext.non_recoverable_fault[i].output !=
    4f66:	7806      	ldrb	r6, [r0, #0]
    4f68:	2e00      	cmp	r6, #0
    4f6a:	d1e9      	bne.n	4f40 <tcc_init+0x220>
    4f6c:	e7ed      	b.n	4f4a <tcc_init+0x22a>
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    4f6e:	465e      	mov	r6, fp
    4f70:	4096      	lsls	r6, r2
    4f72:	4337      	orrs	r7, r6
    4f74:	e7e9      	b.n	4f4a <tcc_init+0x22a>
    4f76:	4699      	mov	r9, r3
    4f78:	0023      	movs	r3, r4
    4f7a:	4664      	mov	r4, ip
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    4f7c:	7e6a      	ldrb	r2, [r5, #25]
    4f7e:	0112      	lsls	r2, r2, #4
    4f80:	2130      	movs	r1, #48	; 0x30
    4f82:	4011      	ands	r1, r2
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
    4f84:	7e28      	ldrb	r0, [r5, #24]
    4f86:	2207      	movs	r2, #7
    4f88:	4002      	ands	r2, r0
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    4f8a:	4311      	orrs	r1, r2
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    4f8c:	2200      	movs	r2, #0
			wave |= (TCC_WAVE_POL0 << n);
    4f8e:	2080      	movs	r0, #128	; 0x80
    4f90:	0240      	lsls	r0, r0, #9
    4f92:	000e      	movs	r6, r1
    4f94:	e002      	b.n	4f9c <tcc_init+0x27c>
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    4f96:	3201      	adds	r2, #1
    4f98:	2a04      	cmp	r2, #4
    4f9a:	d00b      	beq.n	4fb4 <tcc_init+0x294>
		if (wav_cfg->wave_polarity[n]) {
    4f9c:	18a9      	adds	r1, r5, r2
    4f9e:	7d09      	ldrb	r1, [r1, #20]
    4fa0:	2900      	cmp	r1, #0
    4fa2:	d0f8      	beq.n	4f96 <tcc_init+0x276>
			if (n >= cc_num) {
    4fa4:	9905      	ldr	r1, [sp, #20]
    4fa6:	4291      	cmp	r1, r2
    4fa8:	dc00      	bgt.n	4fac <tcc_init+0x28c>
    4faa:	e0b3      	b.n	5114 <tcc_init+0x3f4>
			wave |= (TCC_WAVE_POL0 << n);
    4fac:	0001      	movs	r1, r0
    4fae:	4091      	lsls	r1, r2
    4fb0:	430e      	orrs	r6, r1
    4fb2:	e7f0      	b.n	4f96 <tcc_init+0x276>
    4fb4:	46b2      	mov	sl, r6
    4fb6:	9801      	ldr	r0, [sp, #4]
    4fb8:	0002      	movs	r2, r0
    4fba:	3204      	adds	r2, #4
    4fbc:	3034      	adds	r0, #52	; 0x34
		module_inst->callback[i] = NULL;
    4fbe:	2100      	movs	r1, #0
    4fc0:	c202      	stmia	r2!, {r1}
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    4fc2:	4282      	cmp	r2, r0
    4fc4:	d1fc      	bne.n	4fc0 <tcc_init+0x2a0>
	module_inst->register_callback_mask = 0;
    4fc6:	2200      	movs	r2, #0
    4fc8:	9801      	ldr	r0, [sp, #4]
    4fca:	6342      	str	r2, [r0, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
    4fcc:	6382      	str	r2, [r0, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
    4fce:	0099      	lsls	r1, r3, #2
    4fd0:	4a22      	ldr	r2, [pc, #136]	; (505c <tcc_init+0x33c>)
    4fd2:	5088      	str	r0, [r1, r2]
	module_inst->hw = hw;
    4fd4:	6004      	str	r4, [r0, #0]
	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    4fd6:	22a0      	movs	r2, #160	; 0xa0
    4fd8:	5ca9      	ldrb	r1, [r5, r2]
    4fda:	3a64      	subs	r2, #100	; 0x64
    4fdc:	5481      	strb	r1, [r0, r2]
	gclk_chan_config.source_generator = config->counter.clock_source;
    4fde:	a90d      	add	r1, sp, #52	; 0x34
    4fe0:	7aaa      	ldrb	r2, [r5, #10]
    4fe2:	700a      	strb	r2, [r1, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    4fe4:	4a1e      	ldr	r2, [pc, #120]	; (5060 <tcc_init+0x340>)
    4fe6:	5cd6      	ldrb	r6, [r2, r3]
    4fe8:	0030      	movs	r0, r6
    4fea:	4b1e      	ldr	r3, [pc, #120]	; (5064 <tcc_init+0x344>)
    4fec:	4798      	blx	r3
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
    4fee:	0030      	movs	r0, r6
    4ff0:	4b1d      	ldr	r3, [pc, #116]	; (5068 <tcc_init+0x348>)
    4ff2:	4798      	blx	r3
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    4ff4:	464b      	mov	r3, r9
    4ff6:	2b00      	cmp	r3, #0
    4ff8:	dd3c      	ble.n	5074 <tcc_init+0x354>
    4ffa:	002e      	movs	r6, r5
    4ffc:	3658      	adds	r6, #88	; 0x58
    4ffe:	3398      	adds	r3, #152	; 0x98
    5000:	4698      	mov	r8, r3
    5002:	44a8      	add	r8, r5
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    5004:	2301      	movs	r3, #1
    5006:	4699      	mov	r9, r3
		system_pinmux_pin_set_config(
    5008:	46ab      	mov	fp, r5
    500a:	4645      	mov	r5, r8
    500c:	46a0      	mov	r8, r4
    500e:	9c08      	ldr	r4, [sp, #32]
    5010:	e003      	b.n	501a <tcc_init+0x2fa>
    5012:	3401      	adds	r4, #1
    5014:	3604      	adds	r6, #4
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    5016:	42ac      	cmp	r4, r5
    5018:	d02a      	beq.n	5070 <tcc_init+0x350>
		if (!config->pins.enable_wave_out_pin[i]) {
    501a:	7823      	ldrb	r3, [r4, #0]
    501c:	2b00      	cmp	r3, #0
    501e:	d0f8      	beq.n	5012 <tcc_init+0x2f2>
    5020:	ab0c      	add	r3, sp, #48	; 0x30
    5022:	464a      	mov	r2, r9
    5024:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    5026:	2300      	movs	r3, #0
    5028:	aa0c      	add	r2, sp, #48	; 0x30
    502a:	70d3      	strb	r3, [r2, #3]
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
    502c:	0013      	movs	r3, r2
    502e:	2220      	movs	r2, #32
    5030:	18b2      	adds	r2, r6, r2
    5032:	7812      	ldrb	r2, [r2, #0]
    5034:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    5036:	464a      	mov	r2, r9
    5038:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
    503a:	7830      	ldrb	r0, [r6, #0]
    503c:	0019      	movs	r1, r3
    503e:	4b0b      	ldr	r3, [pc, #44]	; (506c <tcc_init+0x34c>)
    5040:	4798      	blx	r3
    5042:	e7e6      	b.n	5012 <tcc_init+0x2f2>
    5044:	00004ba1 	.word	0x00004ba1
    5048:	40000400 	.word	0x40000400
    504c:	00008e64 	.word	0x00008e64
    5050:	00008e78 	.word	0x00008e78
    5054:	00008e84 	.word	0x00008e84
    5058:	00008e70 	.word	0x00008e70
    505c:	20000404 	.word	0x20000404
    5060:	00008e74 	.word	0x00008e74
    5064:	00004a49 	.word	0x00004a49
    5068:	000049bd 	.word	0x000049bd
    506c:	00004b41 	.word	0x00004b41
    5070:	4644      	mov	r4, r8
    5072:	465d      	mov	r5, fp
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    5074:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5076:	031b      	lsls	r3, r3, #12
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    5078:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    507a:	0212      	lsls	r2, r2, #8
    507c:	4313      	orrs	r3, r2
    507e:	9a02      	ldr	r2, [sp, #8]
    5080:	4313      	orrs	r3, r2
	hw->CTRLA.reg = ctrla;
    5082:	6023      	str	r3, [r4, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    5084:	2204      	movs	r2, #4
    5086:	68a3      	ldr	r3, [r4, #8]
    5088:	421a      	tst	r2, r3
    508a:	d1fc      	bne.n	5086 <tcc_init+0x366>
	hw->CTRLBCLR.reg = 0xFF;
    508c:	23ff      	movs	r3, #255	; 0xff
    508e:	7123      	strb	r3, [r4, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    5090:	2204      	movs	r2, #4
    5092:	68a3      	ldr	r3, [r4, #8]
    5094:	421a      	tst	r2, r3
    5096:	d1fc      	bne.n	5092 <tcc_init+0x372>
	hw->CTRLBSET.reg = ctrlb;
    5098:	466b      	mov	r3, sp
    509a:	7e1b      	ldrb	r3, [r3, #24]
    509c:	7163      	strb	r3, [r4, #5]
	hw->FCTRLA.reg = faults[0];
    509e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    50a0:	60e3      	str	r3, [r4, #12]
	hw->FCTRLB.reg = faults[1];
    50a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    50a4:	6123      	str	r3, [r4, #16]
	hw->DRVCTRL.reg = drvctrl;
    50a6:	61a7      	str	r7, [r4, #24]
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
    50a8:	4a1d      	ldr	r2, [pc, #116]	; (5120 <tcc_init+0x400>)
    50aa:	68a3      	ldr	r3, [r4, #8]
    50ac:	4213      	tst	r3, r2
    50ae:	d1fc      	bne.n	50aa <tcc_init+0x38a>
	hw->WAVE.reg = waves[0];
    50b0:	4653      	mov	r3, sl
    50b2:	63e3      	str	r3, [r4, #60]	; 0x3c
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
    50b4:	2210      	movs	r2, #16
    50b6:	68a3      	ldr	r3, [r4, #8]
    50b8:	421a      	tst	r2, r3
    50ba:	d1fc      	bne.n	50b6 <tcc_init+0x396>
	hw->COUNT.reg = config->counter.count;
    50bc:	682b      	ldr	r3, [r5, #0]
    50be:	6363      	str	r3, [r4, #52]	; 0x34
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
    50c0:	4a18      	ldr	r2, [pc, #96]	; (5124 <tcc_init+0x404>)
    50c2:	68a3      	ldr	r3, [r4, #8]
    50c4:	4213      	tst	r3, r2
    50c6:	d1fc      	bne.n	50c2 <tcc_init+0x3a2>
	hw->PER.reg = (config->counter.period);
    50c8:	686b      	ldr	r3, [r5, #4]
    50ca:	6423      	str	r3, [r4, #64]	; 0x40
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    50cc:	9805      	ldr	r0, [sp, #20]
    50ce:	2800      	cmp	r0, #0
    50d0:	dd22      	ble.n	5118 <tcc_init+0x3f8>
    50d2:	351c      	adds	r5, #28
    50d4:	2100      	movs	r1, #0
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
    50d6:	4e14      	ldr	r6, [pc, #80]	; (5128 <tcc_init+0x408>)
    50d8:	0032      	movs	r2, r6
    50da:	408a      	lsls	r2, r1
		while (hw->SYNCBUSY.reg & (
    50dc:	68a3      	ldr	r3, [r4, #8]
    50de:	421a      	tst	r2, r3
    50e0:	d1fc      	bne.n	50dc <tcc_init+0x3bc>
		hw->CC[i].reg = (config->compare.match[i]);
    50e2:	cd04      	ldmia	r5!, {r2}
    50e4:	000b      	movs	r3, r1
    50e6:	3310      	adds	r3, #16
    50e8:	009b      	lsls	r3, r3, #2
    50ea:	18e3      	adds	r3, r4, r3
    50ec:	605a      	str	r2, [r3, #4]
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    50ee:	3101      	adds	r1, #1
    50f0:	4288      	cmp	r0, r1
    50f2:	dcf1      	bgt.n	50d8 <tcc_init+0x3b8>
	return STATUS_OK;
    50f4:	2000      	movs	r0, #0
    50f6:	e62d      	b.n	4d54 <tcc_init+0x34>
			return STATUS_ERR_INVALID_ARG;
    50f8:	2017      	movs	r0, #23
    50fa:	e62b      	b.n	4d54 <tcc_init+0x34>
    50fc:	2017      	movs	r0, #23
    50fe:	e629      	b.n	4d54 <tcc_init+0x34>
    5100:	2017      	movs	r0, #23
    5102:	e627      	b.n	4d54 <tcc_init+0x34>
    5104:	2017      	movs	r0, #23
    5106:	e625      	b.n	4d54 <tcc_init+0x34>
				return STATUS_ERR_INVALID_ARG;
    5108:	2017      	movs	r0, #23
    510a:	e623      	b.n	4d54 <tcc_init+0x34>
			if (i >= ow_num) {
    510c:	2017      	movs	r0, #23
    510e:	e621      	b.n	4d54 <tcc_init+0x34>
			if (i >= ow_num) {
    5110:	2017      	movs	r0, #23
    5112:	e61f      	b.n	4d54 <tcc_init+0x34>
				return STATUS_ERR_INVALID_ARG;
    5114:	2017      	movs	r0, #23
    5116:	e61d      	b.n	4d54 <tcc_init+0x34>
	return STATUS_OK;
    5118:	2000      	movs	r0, #0
    511a:	e61b      	b.n	4d54 <tcc_init+0x34>
				return STATUS_ERR_INVALID_ARG;
    511c:	2017      	movs	r0, #23
    511e:	e619      	b.n	4d54 <tcc_init+0x34>
    5120:	00020040 	.word	0x00020040
    5124:	00040080 	.word	0x00040080
    5128:	00080100 	.word	0x00080100

0000512c <tcc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    512c:	0092      	lsls	r2, r2, #2
    512e:	1883      	adds	r3, r0, r2
    5130:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->register_callback_mask |= _tcc_intflag[callback_type];
    5132:	4b03      	ldr	r3, [pc, #12]	; (5140 <tcc_register_callback+0x14>)
    5134:	58d3      	ldr	r3, [r2, r3]
    5136:	6b42      	ldr	r2, [r0, #52]	; 0x34
    5138:	4313      	orrs	r3, r2
    513a:	6343      	str	r3, [r0, #52]	; 0x34

	return STATUS_OK;
}
    513c:	2000      	movs	r0, #0
    513e:	4770      	bx	lr
    5140:	00008e88 	.word	0x00008e88

00005144 <tcc_enable_callback>:
 * \param[in]     callback_type Callback type given by an enum
 */
void tcc_enable_callback(
		struct tcc_module *const module,
		const enum tcc_callback callback_type)
{
    5144:	b570      	push	{r4, r5, r6, lr}
    5146:	0004      	movs	r4, r0
    5148:	000d      	movs	r5, r1
	Assert(module);
	Assert(module->hw);

	/* Enable interrupts for this TCC module */
	system_interrupt_enable(_tcc_interrupt_get_interrupt_vector(
			_tcc_get_inst_index(module->hw)));
    514a:	6800      	ldr	r0, [r0, #0]
    514c:	4b09      	ldr	r3, [pc, #36]	; (5174 <tcc_enable_callback+0x30>)
    514e:	4798      	blx	r3
	return (enum system_interrupt_vector)tcc_interrupt_vectors[inst_num];
    5150:	4b09      	ldr	r3, [pc, #36]	; (5178 <tcc_enable_callback+0x34>)
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    5152:	5c1b      	ldrb	r3, [r3, r0]
    5154:	221f      	movs	r2, #31
    5156:	401a      	ands	r2, r3
    5158:	2301      	movs	r3, #1
    515a:	4093      	lsls	r3, r2
    515c:	4a07      	ldr	r2, [pc, #28]	; (517c <tcc_enable_callback+0x38>)
    515e:	6013      	str	r3, [r2, #0]

	/* Enable channel or other callbacks */
	module->enable_callback_mask |= _tcc_intflag[callback_type];
    5160:	00ad      	lsls	r5, r5, #2
    5162:	4b07      	ldr	r3, [pc, #28]	; (5180 <tcc_enable_callback+0x3c>)
    5164:	58ea      	ldr	r2, [r5, r3]
    5166:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    5168:	4313      	orrs	r3, r2
    516a:	63a3      	str	r3, [r4, #56]	; 0x38
	module->hw->INTENSET.reg = _tcc_intflag[callback_type];
    516c:	6823      	ldr	r3, [r4, #0]
    516e:	629a      	str	r2, [r3, #40]	; 0x28
}
    5170:	bd70      	pop	{r4, r5, r6, pc}
    5172:	46c0      	nop			; (mov r8, r8)
    5174:	00004ba1 	.word	0x00004ba1
    5178:	00008eb8 	.word	0x00008eb8
    517c:	e000e100 	.word	0xe000e100
    5180:	00008e88 	.word	0x00008e88

00005184 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    5184:	b5f0      	push	{r4, r5, r6, r7, lr}
    5186:	46c6      	mov	lr, r8
    5188:	b500      	push	{lr}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
    518a:	0080      	lsls	r0, r0, #2
    518c:	4b0e      	ldr	r3, [pc, #56]	; (51c8 <_tcc_interrupt_handler+0x44>)
    518e:	58c7      	ldr	r7, [r0, r3]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    5190:	683b      	ldr	r3, [r7, #0]
    5192:	6ade      	ldr	r6, [r3, #44]	; 0x2c
    5194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    5196:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    5198:	4013      	ands	r3, r2
    519a:	401e      	ands	r6, r3
    519c:	2400      	movs	r4, #0
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    519e:	4b0b      	ldr	r3, [pc, #44]	; (51cc <_tcc_interrupt_handler+0x48>)
    51a0:	4698      	mov	r8, r3
    51a2:	e002      	b.n	51aa <_tcc_interrupt_handler+0x26>
    51a4:	3404      	adds	r4, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    51a6:	2c30      	cmp	r4, #48	; 0x30
    51a8:	d00a      	beq.n	51c0 <_tcc_interrupt_handler+0x3c>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    51aa:	4643      	mov	r3, r8
    51ac:	58e5      	ldr	r5, [r4, r3]
    51ae:	4235      	tst	r5, r6
    51b0:	d0f8      	beq.n	51a4 <_tcc_interrupt_handler+0x20>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    51b2:	193b      	adds	r3, r7, r4
    51b4:	685b      	ldr	r3, [r3, #4]
    51b6:	0038      	movs	r0, r7
    51b8:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    51ba:	683b      	ldr	r3, [r7, #0]
    51bc:	62dd      	str	r5, [r3, #44]	; 0x2c
    51be:	e7f1      	b.n	51a4 <_tcc_interrupt_handler+0x20>
		}
	}
}
    51c0:	bc04      	pop	{r2}
    51c2:	4690      	mov	r8, r2
    51c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    51c6:	46c0      	nop			; (mov r8, r8)
    51c8:	20000404 	.word	0x20000404
    51cc:	00008e88 	.word	0x00008e88

000051d0 <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    51d0:	b510      	push	{r4, lr}
    51d2:	2000      	movs	r0, #0
    51d4:	4b01      	ldr	r3, [pc, #4]	; (51dc <TCC0_Handler+0xc>)
    51d6:	4798      	blx	r3
    51d8:	bd10      	pop	{r4, pc}
    51da:	46c0      	nop			; (mov r8, r8)
    51dc:	00005185 	.word	0x00005185

000051e0 <TCC1_Handler>:
    51e0:	b510      	push	{r4, lr}
    51e2:	2001      	movs	r0, #1
    51e4:	4b01      	ldr	r3, [pc, #4]	; (51ec <TCC1_Handler+0xc>)
    51e6:	4798      	blx	r3
    51e8:	bd10      	pop	{r4, pc}
    51ea:	46c0      	nop			; (mov r8, r8)
    51ec:	00005185 	.word	0x00005185

000051f0 <TCC2_Handler>:
    51f0:	b510      	push	{r4, lr}
    51f2:	2002      	movs	r0, #2
    51f4:	4b01      	ldr	r3, [pc, #4]	; (51fc <TCC2_Handler+0xc>)
    51f6:	4798      	blx	r3
    51f8:	bd10      	pop	{r4, pc}
    51fa:	46c0      	nop			; (mov r8, r8)
    51fc:	00005185 	.word	0x00005185

00005200 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    5200:	e7fe      	b.n	5200 <Dummy_Handler>
	...

00005204 <Reset_Handler>:
{
    5204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    5206:	4a2a      	ldr	r2, [pc, #168]	; (52b0 <Reset_Handler+0xac>)
    5208:	4b2a      	ldr	r3, [pc, #168]	; (52b4 <Reset_Handler+0xb0>)
    520a:	429a      	cmp	r2, r3
    520c:	d011      	beq.n	5232 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    520e:	001a      	movs	r2, r3
    5210:	4b29      	ldr	r3, [pc, #164]	; (52b8 <Reset_Handler+0xb4>)
    5212:	429a      	cmp	r2, r3
    5214:	d20d      	bcs.n	5232 <Reset_Handler+0x2e>
    5216:	4a29      	ldr	r2, [pc, #164]	; (52bc <Reset_Handler+0xb8>)
    5218:	3303      	adds	r3, #3
    521a:	1a9b      	subs	r3, r3, r2
    521c:	089b      	lsrs	r3, r3, #2
    521e:	3301      	adds	r3, #1
    5220:	009b      	lsls	r3, r3, #2
    5222:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    5224:	4823      	ldr	r0, [pc, #140]	; (52b4 <Reset_Handler+0xb0>)
    5226:	4922      	ldr	r1, [pc, #136]	; (52b0 <Reset_Handler+0xac>)
    5228:	588c      	ldr	r4, [r1, r2]
    522a:	5084      	str	r4, [r0, r2]
    522c:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    522e:	429a      	cmp	r2, r3
    5230:	d1fa      	bne.n	5228 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    5232:	4a23      	ldr	r2, [pc, #140]	; (52c0 <Reset_Handler+0xbc>)
    5234:	4b23      	ldr	r3, [pc, #140]	; (52c4 <Reset_Handler+0xc0>)
    5236:	429a      	cmp	r2, r3
    5238:	d20a      	bcs.n	5250 <Reset_Handler+0x4c>
    523a:	43d3      	mvns	r3, r2
    523c:	4921      	ldr	r1, [pc, #132]	; (52c4 <Reset_Handler+0xc0>)
    523e:	185b      	adds	r3, r3, r1
    5240:	2103      	movs	r1, #3
    5242:	438b      	bics	r3, r1
    5244:	3304      	adds	r3, #4
    5246:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    5248:	2100      	movs	r1, #0
    524a:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    524c:	4293      	cmp	r3, r2
    524e:	d1fc      	bne.n	524a <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    5250:	4a1d      	ldr	r2, [pc, #116]	; (52c8 <Reset_Handler+0xc4>)
    5252:	21ff      	movs	r1, #255	; 0xff
    5254:	4b1d      	ldr	r3, [pc, #116]	; (52cc <Reset_Handler+0xc8>)
    5256:	438b      	bics	r3, r1
    5258:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    525a:	39fd      	subs	r1, #253	; 0xfd
    525c:	2390      	movs	r3, #144	; 0x90
    525e:	005b      	lsls	r3, r3, #1
    5260:	4a1b      	ldr	r2, [pc, #108]	; (52d0 <Reset_Handler+0xcc>)
    5262:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    5264:	4a1b      	ldr	r2, [pc, #108]	; (52d4 <Reset_Handler+0xd0>)
    5266:	78d3      	ldrb	r3, [r2, #3]
    5268:	2503      	movs	r5, #3
    526a:	43ab      	bics	r3, r5
    526c:	2402      	movs	r4, #2
    526e:	4323      	orrs	r3, r4
    5270:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    5272:	78d3      	ldrb	r3, [r2, #3]
    5274:	270c      	movs	r7, #12
    5276:	43bb      	bics	r3, r7
    5278:	2608      	movs	r6, #8
    527a:	4333      	orrs	r3, r6
    527c:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    527e:	4b16      	ldr	r3, [pc, #88]	; (52d8 <Reset_Handler+0xd4>)
    5280:	7b98      	ldrb	r0, [r3, #14]
    5282:	2230      	movs	r2, #48	; 0x30
    5284:	4390      	bics	r0, r2
    5286:	2220      	movs	r2, #32
    5288:	4310      	orrs	r0, r2
    528a:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    528c:	7b99      	ldrb	r1, [r3, #14]
    528e:	43b9      	bics	r1, r7
    5290:	4331      	orrs	r1, r6
    5292:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    5294:	7b9a      	ldrb	r2, [r3, #14]
    5296:	43aa      	bics	r2, r5
    5298:	4322      	orrs	r2, r4
    529a:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    529c:	4a0f      	ldr	r2, [pc, #60]	; (52dc <Reset_Handler+0xd8>)
    529e:	6853      	ldr	r3, [r2, #4]
    52a0:	2180      	movs	r1, #128	; 0x80
    52a2:	430b      	orrs	r3, r1
    52a4:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    52a6:	4b0e      	ldr	r3, [pc, #56]	; (52e0 <Reset_Handler+0xdc>)
    52a8:	4798      	blx	r3
        main();
    52aa:	4b0e      	ldr	r3, [pc, #56]	; (52e4 <Reset_Handler+0xe0>)
    52ac:	4798      	blx	r3
    52ae:	e7fe      	b.n	52ae <Reset_Handler+0xaa>
    52b0:	00009210 	.word	0x00009210
    52b4:	20000000 	.word	0x20000000
    52b8:	200000b0 	.word	0x200000b0
    52bc:	20000004 	.word	0x20000004
    52c0:	200000b0 	.word	0x200000b0
    52c4:	20000478 	.word	0x20000478
    52c8:	e000ed00 	.word	0xe000ed00
    52cc:	00000000 	.word	0x00000000
    52d0:	41007000 	.word	0x41007000
    52d4:	41005000 	.word	0x41005000
    52d8:	41004800 	.word	0x41004800
    52dc:	41004000 	.word	0x41004000
    52e0:	00006a89 	.word	0x00006a89
    52e4:	00005829 	.word	0x00005829

000052e8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    52e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    52ea:	46c6      	mov	lr, r8
    52ec:	b500      	push	{lr}
    52ee:	000c      	movs	r4, r1
    52f0:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    52f2:	2800      	cmp	r0, #0
    52f4:	d10f      	bne.n	5316 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    52f6:	2a00      	cmp	r2, #0
    52f8:	dd11      	ble.n	531e <_read+0x36>
    52fa:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    52fc:	4e09      	ldr	r6, [pc, #36]	; (5324 <_read+0x3c>)
    52fe:	4d0a      	ldr	r5, [pc, #40]	; (5328 <_read+0x40>)
    5300:	6830      	ldr	r0, [r6, #0]
    5302:	0021      	movs	r1, r4
    5304:	682b      	ldr	r3, [r5, #0]
    5306:	4798      	blx	r3
		ptr++;
    5308:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    530a:	42bc      	cmp	r4, r7
    530c:	d1f8      	bne.n	5300 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    530e:	4640      	mov	r0, r8
    5310:	bc04      	pop	{r2}
    5312:	4690      	mov	r8, r2
    5314:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    5316:	2301      	movs	r3, #1
    5318:	425b      	negs	r3, r3
    531a:	4698      	mov	r8, r3
    531c:	e7f7      	b.n	530e <_read+0x26>
	for (; len > 0; --len) {
    531e:	4680      	mov	r8, r0
    5320:	e7f5      	b.n	530e <_read+0x26>
    5322:	46c0      	nop			; (mov r8, r8)
    5324:	20000418 	.word	0x20000418
    5328:	20000410 	.word	0x20000410

0000532c <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    532c:	b5f0      	push	{r4, r5, r6, r7, lr}
    532e:	46c6      	mov	lr, r8
    5330:	b500      	push	{lr}
    5332:	000e      	movs	r6, r1
    5334:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    5336:	3801      	subs	r0, #1
    5338:	2802      	cmp	r0, #2
    533a:	d810      	bhi.n	535e <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    533c:	2a00      	cmp	r2, #0
    533e:	d011      	beq.n	5364 <_write+0x38>
    5340:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    5342:	4b0c      	ldr	r3, [pc, #48]	; (5374 <_write+0x48>)
    5344:	4698      	mov	r8, r3
    5346:	4f0c      	ldr	r7, [pc, #48]	; (5378 <_write+0x4c>)
    5348:	4643      	mov	r3, r8
    534a:	6818      	ldr	r0, [r3, #0]
    534c:	5d31      	ldrb	r1, [r6, r4]
    534e:	683b      	ldr	r3, [r7, #0]
    5350:	4798      	blx	r3
    5352:	2800      	cmp	r0, #0
    5354:	db08      	blt.n	5368 <_write+0x3c>
			return -1;
		}
		++nChars;
    5356:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    5358:	42a5      	cmp	r5, r4
    535a:	d1f5      	bne.n	5348 <_write+0x1c>
    535c:	e006      	b.n	536c <_write+0x40>
		return -1;
    535e:	2401      	movs	r4, #1
    5360:	4264      	negs	r4, r4
    5362:	e003      	b.n	536c <_write+0x40>
	for (; len != 0; --len) {
    5364:	0014      	movs	r4, r2
    5366:	e001      	b.n	536c <_write+0x40>
			return -1;
    5368:	2401      	movs	r4, #1
    536a:	4264      	negs	r4, r4
	}
	return nChars;
}
    536c:	0020      	movs	r0, r4
    536e:	bc04      	pop	{r2}
    5370:	4690      	mov	r8, r2
    5372:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5374:	20000418 	.word	0x20000418
    5378:	20000414 	.word	0x20000414

0000537c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    537c:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    537e:	4a06      	ldr	r2, [pc, #24]	; (5398 <_sbrk+0x1c>)
    5380:	6812      	ldr	r2, [r2, #0]
    5382:	2a00      	cmp	r2, #0
    5384:	d004      	beq.n	5390 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    5386:	4a04      	ldr	r2, [pc, #16]	; (5398 <_sbrk+0x1c>)
    5388:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    538a:	18c3      	adds	r3, r0, r3
    538c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    538e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    5390:	4902      	ldr	r1, [pc, #8]	; (539c <_sbrk+0x20>)
    5392:	4a01      	ldr	r2, [pc, #4]	; (5398 <_sbrk+0x1c>)
    5394:	6011      	str	r1, [r2, #0]
    5396:	e7f6      	b.n	5386 <_sbrk+0xa>
    5398:	20000120 	.word	0x20000120
    539c:	20002478 	.word	0x20002478

000053a0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    53a0:	2001      	movs	r0, #1
    53a2:	4240      	negs	r0, r0
    53a4:	4770      	bx	lr

000053a6 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    53a6:	2380      	movs	r3, #128	; 0x80
    53a8:	019b      	lsls	r3, r3, #6
    53aa:	604b      	str	r3, [r1, #4]

	return 0;
}
    53ac:	2000      	movs	r0, #0
    53ae:	4770      	bx	lr

000053b0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    53b0:	2001      	movs	r0, #1
    53b2:	4770      	bx	lr

000053b4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    53b4:	2000      	movs	r0, #0
    53b6:	4770      	bx	lr

000053b8 <stream_writer_init>:
#include <string.h>
#include <asf.h>

void stream_writer_init(struct stream_writer * writer, char *buffer, size_t max_length, stream_writer_write_func_t func, void *priv_data)
{
	writer->max_size = max_length;
    53b8:	6002      	str	r2, [r0, #0]
	writer->buffer = buffer;
    53ba:	6101      	str	r1, [r0, #16]
	writer->written = 0;
    53bc:	2200      	movs	r2, #0
    53be:	6042      	str	r2, [r0, #4]
	writer->write_func = func;
    53c0:	6083      	str	r3, [r0, #8]
	writer->priv_data = priv_data;
    53c2:	9b00      	ldr	r3, [sp, #0]
    53c4:	60c3      	str	r3, [r0, #12]
}
    53c6:	4770      	bx	lr

000053c8 <stream_writer_send_remain>:
		stream_writer_send_8(writer, *buffer);
	}
}

void stream_writer_send_remain(struct stream_writer * writer)
{
    53c8:	b510      	push	{r4, lr}
    53ca:	0004      	movs	r4, r0
	if(writer->written > 0) {
    53cc:	6842      	ldr	r2, [r0, #4]
    53ce:	2a00      	cmp	r2, #0
    53d0:	d100      	bne.n	53d4 <stream_writer_send_remain+0xc>
		writer->write_func(writer->priv_data, writer->buffer, writer->written);
		writer->written = 0;
	}
}
    53d2:	bd10      	pop	{r4, pc}
		writer->write_func(writer->priv_data, writer->buffer, writer->written);
    53d4:	6901      	ldr	r1, [r0, #16]
    53d6:	68c0      	ldr	r0, [r0, #12]
    53d8:	68a3      	ldr	r3, [r4, #8]
    53da:	4798      	blx	r3
		writer->written = 0;
    53dc:	2300      	movs	r3, #0
    53de:	6063      	str	r3, [r4, #4]
}
    53e0:	e7f7      	b.n	53d2 <stream_writer_send_remain+0xa>
	...

000053e4 <stream_writer_send_8>:
{
    53e4:	b570      	push	{r4, r5, r6, lr}
    53e6:	0004      	movs	r4, r0
    53e8:	000d      	movs	r5, r1
	int remain = writer->max_size - writer->written;
    53ea:	6803      	ldr	r3, [r0, #0]
    53ec:	6842      	ldr	r2, [r0, #4]
    53ee:	1a9b      	subs	r3, r3, r2
	if (remain < 1) {
    53f0:	2b00      	cmp	r3, #0
    53f2:	dd05      	ble.n	5400 <stream_writer_send_8+0x1c>
	writer->buffer[writer->written++] = (char)value;
    53f4:	6922      	ldr	r2, [r4, #16]
    53f6:	6863      	ldr	r3, [r4, #4]
    53f8:	1c59      	adds	r1, r3, #1
    53fa:	6061      	str	r1, [r4, #4]
    53fc:	54d5      	strb	r5, [r2, r3]
}
    53fe:	bd70      	pop	{r4, r5, r6, pc}
		stream_writer_send_remain(writer);
    5400:	4b01      	ldr	r3, [pc, #4]	; (5408 <stream_writer_send_8+0x24>)
    5402:	4798      	blx	r3
    5404:	e7f6      	b.n	53f4 <stream_writer_send_8+0x10>
    5406:	46c0      	nop			; (mov r8, r8)
    5408:	000053c9 	.word	0x000053c9

0000540c <stream_writer_send_16BE>:
{
    540c:	b570      	push	{r4, r5, r6, lr}
    540e:	0006      	movs	r6, r0
    5410:	000c      	movs	r4, r1
	stream_writer_send_8(writer, (value >> 8) & 0xFF);
    5412:	1209      	asrs	r1, r1, #8
    5414:	4d02      	ldr	r5, [pc, #8]	; (5420 <stream_writer_send_16BE+0x14>)
    5416:	47a8      	blx	r5
	stream_writer_send_8(writer, value & 0xFF);
    5418:	b261      	sxtb	r1, r4
    541a:	0030      	movs	r0, r6
    541c:	47a8      	blx	r5
}
    541e:	bd70      	pop	{r4, r5, r6, pc}
    5420:	000053e5 	.word	0x000053e5

00005424 <stream_writer_send_buffer>:
{
    5424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5426:	0006      	movs	r6, r0
    5428:	000c      	movs	r4, r1
	for (; length > 0; length--, buffer++) {
    542a:	2a00      	cmp	r2, #0
    542c:	d008      	beq.n	5440 <stream_writer_send_buffer+0x1c>
    542e:	188d      	adds	r5, r1, r2
		stream_writer_send_8(writer, *buffer);
    5430:	4f04      	ldr	r7, [pc, #16]	; (5444 <stream_writer_send_buffer+0x20>)
    5432:	2100      	movs	r1, #0
    5434:	5661      	ldrsb	r1, [r4, r1]
    5436:	0030      	movs	r0, r6
    5438:	47b8      	blx	r7
	for (; length > 0; length--, buffer++) {
    543a:	3401      	adds	r4, #1
    543c:	42a5      	cmp	r5, r4
    543e:	d1f8      	bne.n	5432 <stream_writer_send_buffer+0xe>
}
    5440:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5442:	46c0      	nop			; (mov r8, r8)
    5444:	000053e5 	.word	0x000053e5

00005448 <sw_timer_tcc_callback>:
 *
 * \param[in] module Instance of the TCC.
 */
static void sw_timer_tcc_callback(struct tcc_module *const module)
{
	sw_timer_tick++;
    5448:	4a02      	ldr	r2, [pc, #8]	; (5454 <sw_timer_tcc_callback+0xc>)
    544a:	6813      	ldr	r3, [r2, #0]
    544c:	3301      	adds	r3, #1
    544e:	6013      	str	r3, [r2, #0]
}
    5450:	4770      	bx	lr
    5452:	46c0      	nop			; (mov r8, r8)
    5454:	20000124 	.word	0x20000124

00005458 <sw_timer_get_config_defaults>:

void sw_timer_get_config_defaults(struct sw_timer_config *const config)
{
	Assert(config);

	config->accuracy = 100;
    5458:	2364      	movs	r3, #100	; 0x64
    545a:	8043      	strh	r3, [r0, #2]
	config->tcc_dev = 0;
    545c:	2300      	movs	r3, #0
    545e:	7003      	strb	r3, [r0, #0]
	config->tcc_callback_channel = 0;
    5460:	7043      	strb	r3, [r0, #1]
}
    5462:	4770      	bx	lr

00005464 <sw_timer_init>:

void sw_timer_init(struct sw_timer_module *const module_inst, struct sw_timer_config *const config)
{
    5464:	b5f0      	push	{r4, r5, r6, r7, lr}
    5466:	46c6      	mov	lr, r8
    5468:	b500      	push	{lr}
    546a:	b0ac      	sub	sp, #176	; 0xb0
    546c:	000d      	movs	r5, r1
	struct tcc_config tcc_conf;
	struct tcc_module *tcc_module;
	Tcc *hw[] = TCC_INSTS;
    546e:	466e      	mov	r6, sp
    5470:	4b1d      	ldr	r3, [pc, #116]	; (54e8 <sw_timer_init+0x84>)
    5472:	466a      	mov	r2, sp
    5474:	cb92      	ldmia	r3!, {r1, r4, r7}
    5476:	c292      	stmia	r2!, {r1, r4, r7}
	Assert(module_inst);
	Assert(config);
	Assert(config->tcc_dev < TCC_INST_NUM);
	Assert(config->tcc_callback_channel < TCC_NUM_CHANNELS);

	module_inst->accuracy = config->accuracy;
    5478:	886b      	ldrh	r3, [r5, #2]
    547a:	6543      	str	r3, [r0, #84]	; 0x54

	/* Start the TCC module. */
	tcc_module = &module_inst->tcc_inst;
    547c:	3014      	adds	r0, #20
    547e:	0004      	movs	r4, r0
	tcc_get_config_defaults(&tcc_conf, hw[config->tcc_dev]);
    5480:	782b      	ldrb	r3, [r5, #0]
    5482:	009b      	lsls	r3, r3, #2
    5484:	5999      	ldr	r1, [r3, r6]
    5486:	0017      	movs	r7, r2
    5488:	0010      	movs	r0, r2
    548a:	4b18      	ldr	r3, [pc, #96]	; (54ec <sw_timer_init+0x88>)
    548c:	4798      	blx	r3
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) >> PM->CPUSEL.reg);
    548e:	2000      	movs	r0, #0
    5490:	4b17      	ldr	r3, [pc, #92]	; (54f0 <sw_timer_init+0x8c>)
    5492:	4798      	blx	r3
    5494:	4b17      	ldr	r3, [pc, #92]	; (54f4 <sw_timer_init+0x90>)
    5496:	7a1b      	ldrb	r3, [r3, #8]
    5498:	b2db      	uxtb	r3, r3
    549a:	40d8      	lsrs	r0, r3
    549c:	4680      	mov	r8, r0
	tcc_conf.counter.period = system_cpu_clock_get_hz() / (64 * 1000 / config->accuracy);
    549e:	8869      	ldrh	r1, [r5, #2]
    54a0:	20fa      	movs	r0, #250	; 0xfa
    54a2:	0200      	lsls	r0, r0, #8
    54a4:	4b14      	ldr	r3, [pc, #80]	; (54f8 <sw_timer_init+0x94>)
    54a6:	4798      	blx	r3
    54a8:	0001      	movs	r1, r0
    54aa:	4640      	mov	r0, r8
    54ac:	4b13      	ldr	r3, [pc, #76]	; (54fc <sw_timer_init+0x98>)
    54ae:	4798      	blx	r3
    54b0:	6078      	str	r0, [r7, #4]
	tcc_conf.counter.clock_prescaler = TCC_CLOCK_PRESCALER_DIV64;
    54b2:	2305      	movs	r3, #5
    54b4:	72fb      	strb	r3, [r7, #11]
	tcc_init(tcc_module, hw[config->tcc_dev], &tcc_conf);
    54b6:	782b      	ldrb	r3, [r5, #0]
    54b8:	009b      	lsls	r3, r3, #2
    54ba:	5999      	ldr	r1, [r3, r6]
    54bc:	003a      	movs	r2, r7
    54be:	0020      	movs	r0, r4
    54c0:	4b0f      	ldr	r3, [pc, #60]	; (5500 <sw_timer_init+0x9c>)
    54c2:	4798      	blx	r3
	tcc_register_callback(tcc_module, sw_timer_tcc_callback, config->tcc_callback_channel + TCC_CALLBACK_CHANNEL_0);
    54c4:	786a      	ldrb	r2, [r5, #1]
    54c6:	3208      	adds	r2, #8
    54c8:	b2d2      	uxtb	r2, r2
    54ca:	490e      	ldr	r1, [pc, #56]	; (5504 <sw_timer_init+0xa0>)
    54cc:	0020      	movs	r0, r4
    54ce:	4b0e      	ldr	r3, [pc, #56]	; (5508 <sw_timer_init+0xa4>)
    54d0:	4798      	blx	r3
	tcc_enable_callback(tcc_module, config->tcc_callback_channel + TCC_CALLBACK_CHANNEL_0);
    54d2:	7869      	ldrb	r1, [r5, #1]
    54d4:	3108      	adds	r1, #8
    54d6:	b2c9      	uxtb	r1, r1
    54d8:	0020      	movs	r0, r4
    54da:	4b0c      	ldr	r3, [pc, #48]	; (550c <sw_timer_init+0xa8>)
    54dc:	4798      	blx	r3
}
    54de:	b02c      	add	sp, #176	; 0xb0
    54e0:	bc04      	pop	{r2}
    54e2:	4690      	mov	r8, r2
    54e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    54e6:	46c0      	nop			; (mov r8, r8)
    54e8:	00008ebc 	.word	0x00008ebc
    54ec:	00004bd5 	.word	0x00004bd5
    54f0:	00004931 	.word	0x00004931
    54f4:	40000400 	.word	0x40000400
    54f8:	0000685d 	.word	0x0000685d
    54fc:	00006749 	.word	0x00006749
    5500:	00004d21 	.word	0x00004d21
    5504:	00005449 	.word	0x00005449
    5508:	0000512d 	.word	0x0000512d
    550c:	00005145 	.word	0x00005145

00005510 <sw_timer_enable>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
    5510:	6942      	ldr	r2, [r0, #20]

	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
    5512:	2102      	movs	r1, #2
    5514:	6893      	ldr	r3, [r2, #8]
    5516:	4219      	tst	r1, r3
    5518:	d1fc      	bne.n	5514 <sw_timer_enable+0x4>
		/* Wait for sync */
	}

	/* Enable the TCC module */
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
    551a:	6813      	ldr	r3, [r2, #0]
    551c:	2102      	movs	r1, #2
    551e:	430b      	orrs	r3, r1
    5520:	6013      	str	r3, [r2, #0]
	Assert(module_inst);

	tcc_module = &module_inst->tcc_inst;

	tcc_enable(tcc_module);
}
    5522:	4770      	bx	lr

00005524 <sw_timer_register_callback>:
	tcc_disable(tcc_module);
}

int sw_timer_register_callback(struct sw_timer_module *const module_inst,
	sw_timer_callback_t callback, void *context, uint32_t period)
{
    5524:	b570      	push	{r4, r5, r6, lr}
    5526:	0004      	movs	r4, r0
	struct sw_timer_handle *handler;

	Assert(module_inst);

	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
		if (module_inst->handler[index].used == 0) {
    5528:	7805      	ldrb	r5, [r0, #0]
    552a:	07e8      	lsls	r0, r5, #31
    552c:	d502      	bpl.n	5534 <sw_timer_register_callback+0x10>
			handler->used = 1;
			return index;
		}
	}

	return -1;
    552e:	2001      	movs	r0, #1
    5530:	4240      	negs	r0, r0
}
    5532:	bd70      	pop	{r4, r5, r6, pc}
			handler->callback = callback;
    5534:	6061      	str	r1, [r4, #4]
			handler->callback_enable = 0;
    5536:	0029      	movs	r1, r5
    5538:	2002      	movs	r0, #2
    553a:	4381      	bics	r1, r0
    553c:	7021      	strb	r1, [r4, #0]
			handler->context = context;
    553e:	60a2      	str	r2, [r4, #8]
			handler->period = period / module_inst->accuracy;
    5540:	6d61      	ldr	r1, [r4, #84]	; 0x54
    5542:	0018      	movs	r0, r3
    5544:	4b04      	ldr	r3, [pc, #16]	; (5558 <sw_timer_register_callback+0x34>)
    5546:	4798      	blx	r3
    5548:	60e0      	str	r0, [r4, #12]
			handler->used = 1;
    554a:	7823      	ldrb	r3, [r4, #0]
    554c:	2201      	movs	r2, #1
    554e:	4313      	orrs	r3, r2
    5550:	7023      	strb	r3, [r4, #0]
			return index;
    5552:	2000      	movs	r0, #0
    5554:	e7ed      	b.n	5532 <sw_timer_register_callback+0xe>
    5556:	46c0      	nop			; (mov r8, r8)
    5558:	00006749 	.word	0x00006749

0000555c <sw_timer_enable_callback>:

	handler->used = 0;
}

void sw_timer_enable_callback(struct sw_timer_module *const module_inst, int timer_id, uint32_t delay)
{
    555c:	b570      	push	{r4, r5, r6, lr}
	Assert(module_inst);
	Assert((timer_id >= 0 && timer_id < CONF_SW_TIMER_COUNT));

	handler = &module_inst->handler[timer_id];

	handler->callback_enable = 1;
    555e:	008b      	lsls	r3, r1, #2
    5560:	185d      	adds	r5, r3, r1
    5562:	00ad      	lsls	r5, r5, #2
    5564:	5c29      	ldrb	r1, [r5, r0]
    5566:	2602      	movs	r6, #2
    5568:	4331      	orrs	r1, r6
    556a:	5429      	strb	r1, [r5, r0]
	handler->expire_time = sw_timer_tick + (delay / module_inst->accuracy);
    556c:	1944      	adds	r4, r0, r5
    556e:	6d41      	ldr	r1, [r0, #84]	; 0x54
    5570:	0010      	movs	r0, r2
    5572:	4b03      	ldr	r3, [pc, #12]	; (5580 <sw_timer_enable_callback+0x24>)
    5574:	4798      	blx	r3
    5576:	4b03      	ldr	r3, [pc, #12]	; (5584 <sw_timer_enable_callback+0x28>)
    5578:	681b      	ldr	r3, [r3, #0]
    557a:	18c0      	adds	r0, r0, r3
    557c:	6120      	str	r0, [r4, #16]
}
    557e:	bd70      	pop	{r4, r5, r6, pc}
    5580:	00006749 	.word	0x00006749
    5584:	20000124 	.word	0x20000124

00005588 <sw_timer_disable_callback>:
	Assert(module_inst);
	Assert((timer_id >= 0 && timer_id < CONF_SW_TIMER_COUNT));

	handler = &module_inst->handler[timer_id];

	handler->callback_enable = 0;
    5588:	008b      	lsls	r3, r1, #2
    558a:	1859      	adds	r1, r3, r1
    558c:	0089      	lsls	r1, r1, #2
    558e:	5c0b      	ldrb	r3, [r1, r0]
    5590:	2202      	movs	r2, #2
    5592:	4393      	bics	r3, r2
    5594:	540b      	strb	r3, [r1, r0]
}
    5596:	4770      	bx	lr

00005598 <sw_timer_task>:

void sw_timer_task(struct sw_timer_module *const module_inst)
{
    5598:	b570      	push	{r4, r5, r6, lr}
    559a:	0004      	movs	r4, r0
	struct sw_timer_handle *handler;

	Assert(module_inst);

	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
		if (module_inst->handler[index].used && module_inst->handler[index].callback_enable) {
    559c:	7803      	ldrb	r3, [r0, #0]
    559e:	07db      	lsls	r3, r3, #31
    55a0:	d507      	bpl.n	55b2 <sw_timer_task+0x1a>
    55a2:	7803      	ldrb	r3, [r0, #0]
    55a4:	079b      	lsls	r3, r3, #30
    55a6:	d504      	bpl.n	55b2 <sw_timer_task+0x1a>
			handler = &module_inst->handler[index];
			if ((int)(handler->expire_time - sw_timer_tick) < 0 && handler->busy == 0) {
    55a8:	4b11      	ldr	r3, [pc, #68]	; (55f0 <sw_timer_task+0x58>)
    55aa:	681b      	ldr	r3, [r3, #0]
    55ac:	6902      	ldr	r2, [r0, #16]
    55ae:	1ad3      	subs	r3, r2, r3
    55b0:	d400      	bmi.n	55b4 <sw_timer_task+0x1c>
				handler->busy = 0;
			}
		}
	}

}
    55b2:	bd70      	pop	{r4, r5, r6, pc}
			if ((int)(handler->expire_time - sw_timer_tick) < 0 && handler->busy == 0) {
    55b4:	7803      	ldrb	r3, [r0, #0]
    55b6:	075b      	lsls	r3, r3, #29
    55b8:	d4fb      	bmi.n	55b2 <sw_timer_task+0x1a>
				handler->busy = 1;
    55ba:	7803      	ldrb	r3, [r0, #0]
    55bc:	2204      	movs	r2, #4
    55be:	4313      	orrs	r3, r2
    55c0:	7003      	strb	r3, [r0, #0]
				handler->callback(module_inst, index, handler->context, handler->period);
    55c2:	68c3      	ldr	r3, [r0, #12]
    55c4:	6882      	ldr	r2, [r0, #8]
    55c6:	2100      	movs	r1, #0
    55c8:	6845      	ldr	r5, [r0, #4]
    55ca:	47a8      	blx	r5
				if (handler->period > 0) {
    55cc:	68e3      	ldr	r3, [r4, #12]
    55ce:	2b00      	cmp	r3, #0
    55d0:	d008      	beq.n	55e4 <sw_timer_task+0x4c>
					handler->expire_time = sw_timer_tick + handler->period;
    55d2:	4a07      	ldr	r2, [pc, #28]	; (55f0 <sw_timer_task+0x58>)
    55d4:	6812      	ldr	r2, [r2, #0]
    55d6:	18d3      	adds	r3, r2, r3
    55d8:	6123      	str	r3, [r4, #16]
				handler->busy = 0;
    55da:	7823      	ldrb	r3, [r4, #0]
    55dc:	2204      	movs	r2, #4
    55de:	4393      	bics	r3, r2
    55e0:	7023      	strb	r3, [r4, #0]
}
    55e2:	e7e6      	b.n	55b2 <sw_timer_task+0x1a>
					handler->callback_enable = 0;
    55e4:	7823      	ldrb	r3, [r4, #0]
    55e6:	2202      	movs	r2, #2
    55e8:	4393      	bics	r3, r2
    55ea:	7023      	strb	r3, [r4, #0]
    55ec:	e7f5      	b.n	55da <sw_timer_task+0x42>
    55ee:	46c0      	nop			; (mov r8, r8)
    55f0:	20000124 	.word	0x20000124

000055f4 <uart_callback>:


	static void uart_callback(const struct usart_module *const module)
	{
		/* If input string is bigger than buffer size limit, ignore the excess part. */
		if (uart_buffer_written < MAIN_CHAT_BUFFER_SIZE) {
    55f4:	4b03      	ldr	r3, [pc, #12]	; (5604 <uart_callback+0x10>)
    55f6:	681b      	ldr	r3, [r3, #0]
    55f8:	2b09      	cmp	r3, #9
    55fa:	dc02      	bgt.n	5602 <uart_callback+0xe>
			uart_buffer[uart_buffer_written++] = uart_ch_buffer & 0xFF;
    55fc:	3301      	adds	r3, #1
    55fe:	4a01      	ldr	r2, [pc, #4]	; (5604 <uart_callback+0x10>)
    5600:	6013      	str	r3, [r2, #0]
		}
	}
    5602:	4770      	bx	lr
    5604:	20000254 	.word	0x20000254

00005608 <socket_resolve_handler>:
 *
 * \param[in] doamin_name Domain name.
 * \param[in] server_ip IP of server.
 */
static void socket_resolve_handler(uint8_t *doamin_name, uint32_t server_ip)
{
    5608:	b510      	push	{r4, lr}
	mqtt_socket_resolve_handler(doamin_name, server_ip);
    560a:	4b01      	ldr	r3, [pc, #4]	; (5610 <socket_resolve_handler+0x8>)
    560c:	4798      	blx	r3
}
    560e:	bd10      	pop	{r4, pc}
    5610:	00005c3d 	.word	0x00005c3d

00005614 <socket_event_handler>:
{
    5614:	b510      	push	{r4, lr}
	mqtt_socket_event_handler(sock, msg_type, msg_data);
    5616:	4b01      	ldr	r3, [pc, #4]	; (561c <socket_event_handler+0x8>)
    5618:	4798      	blx	r3
}
    561a:	bd10      	pop	{r4, pc}
    561c:	00006635 	.word	0x00006635

00005620 <wifi_callback>:
{
    5620:	b510      	push	{r4, lr}
    5622:	b082      	sub	sp, #8
	switch (msg_type) {
    5624:	282c      	cmp	r0, #44	; 0x2c
    5626:	d003      	beq.n	5630 <wifi_callback+0x10>
    5628:	2832      	cmp	r0, #50	; 0x32
    562a:	d01c      	beq.n	5666 <wifi_callback+0x46>
}
    562c:	b002      	add	sp, #8
    562e:	bd10      	pop	{r4, pc}
		if (msg_wifi_state->u8CurrState == M2M_WIFI_CONNECTED) {
    5630:	780b      	ldrb	r3, [r1, #0]
    5632:	2b01      	cmp	r3, #1
    5634:	d011      	beq.n	565a <wifi_callback+0x3a>
		} else if (msg_wifi_state->u8CurrState == M2M_WIFI_DISCONNECTED) {
    5636:	2b00      	cmp	r3, #0
    5638:	d1f8      	bne.n	562c <wifi_callback+0xc>
			printf("Wi-Fi disconnected\r\n");
    563a:	4812      	ldr	r0, [pc, #72]	; (5684 <wifi_callback+0x64>)
    563c:	4b12      	ldr	r3, [pc, #72]	; (5688 <wifi_callback+0x68>)
    563e:	4798      	blx	r3
			m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
    5640:	23ff      	movs	r3, #255	; 0xff
    5642:	9300      	str	r3, [sp, #0]
    5644:	4b11      	ldr	r3, [pc, #68]	; (568c <wifi_callback+0x6c>)
    5646:	2202      	movs	r2, #2
    5648:	210e      	movs	r1, #14
    564a:	4811      	ldr	r0, [pc, #68]	; (5690 <wifi_callback+0x70>)
    564c:	4c11      	ldr	r4, [pc, #68]	; (5694 <wifi_callback+0x74>)
    564e:	47a0      	blx	r4
			mqtt_disconnect(&mqtt_inst, 1);
    5650:	2101      	movs	r1, #1
    5652:	4811      	ldr	r0, [pc, #68]	; (5698 <wifi_callback+0x78>)
    5654:	4b11      	ldr	r3, [pc, #68]	; (569c <wifi_callback+0x7c>)
    5656:	4798      	blx	r3
    5658:	e7e8      	b.n	562c <wifi_callback+0xc>
			printf("Wi-Fi connected\r\n");
    565a:	4811      	ldr	r0, [pc, #68]	; (56a0 <wifi_callback+0x80>)
    565c:	4b0a      	ldr	r3, [pc, #40]	; (5688 <wifi_callback+0x68>)
    565e:	4798      	blx	r3
			m2m_wifi_request_dhcp_client();
    5660:	4b10      	ldr	r3, [pc, #64]	; (56a4 <wifi_callback+0x84>)
    5662:	4798      	blx	r3
    5664:	e7e2      	b.n	562c <wifi_callback+0xc>
		printf("Wi-Fi IP is %u.%u.%u.%u\r\n",
    5666:	788b      	ldrb	r3, [r1, #2]
    5668:	784a      	ldrb	r2, [r1, #1]
    566a:	7808      	ldrb	r0, [r1, #0]
    566c:	78c9      	ldrb	r1, [r1, #3]
    566e:	9100      	str	r1, [sp, #0]
    5670:	0001      	movs	r1, r0
    5672:	480d      	ldr	r0, [pc, #52]	; (56a8 <wifi_callback+0x88>)
    5674:	4c0d      	ldr	r4, [pc, #52]	; (56ac <wifi_callback+0x8c>)
    5676:	47a0      	blx	r4
		mqtt_connect(&mqtt_inst, main_mqtt_broker);
    5678:	490d      	ldr	r1, [pc, #52]	; (56b0 <wifi_callback+0x90>)
    567a:	4807      	ldr	r0, [pc, #28]	; (5698 <wifi_callback+0x78>)
    567c:	4b0d      	ldr	r3, [pc, #52]	; (56b4 <wifi_callback+0x94>)
    567e:	4798      	blx	r3
}
    5680:	e7d4      	b.n	562c <wifi_callback+0xc>
    5682:	46c0      	nop			; (mov r8, r8)
    5684:	00009104 	.word	0x00009104
    5688:	00006d99 	.word	0x00006d99
    568c:	00009118 	.word	0x00009118
    5690:	00009124 	.word	0x00009124
    5694:	000014dd 	.word	0x000014dd
    5698:	200001e0 	.word	0x200001e0
    569c:	000062f5 	.word	0x000062f5
    56a0:	000090f0 	.word	0x000090f0
    56a4:	000014f9 	.word	0x000014f9
    56a8:	00009134 	.word	0x00009134
    56ac:	00006c7d 	.word	0x00006c7d
    56b0:	00008fec 	.word	0x00008fec
    56b4:	00005c91 	.word	0x00005c91

000056b8 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    56b8:	b570      	push	{r4, r5, r6, lr}
    56ba:	b082      	sub	sp, #8
    56bc:	0005      	movs	r5, r0
    56be:	000e      	movs	r6, r1
	uint16_t temp = 0;
    56c0:	2200      	movs	r2, #0
    56c2:	466b      	mov	r3, sp
    56c4:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    56c6:	4c06      	ldr	r4, [pc, #24]	; (56e0 <usart_serial_getchar+0x28>)
    56c8:	466b      	mov	r3, sp
    56ca:	1d99      	adds	r1, r3, #6
    56cc:	0028      	movs	r0, r5
    56ce:	47a0      	blx	r4
    56d0:	2800      	cmp	r0, #0
    56d2:	d1f9      	bne.n	56c8 <usart_serial_getchar+0x10>

	*c = temp;
    56d4:	466b      	mov	r3, sp
    56d6:	3306      	adds	r3, #6
    56d8:	881b      	ldrh	r3, [r3, #0]
    56da:	7033      	strb	r3, [r6, #0]
}
    56dc:	b002      	add	sp, #8
    56de:	bd70      	pop	{r4, r5, r6, pc}
    56e0:	000041e9 	.word	0x000041e9

000056e4 <usart_serial_putchar>:
{
    56e4:	b570      	push	{r4, r5, r6, lr}
    56e6:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    56e8:	b28c      	uxth	r4, r1
    56ea:	4e03      	ldr	r6, [pc, #12]	; (56f8 <usart_serial_putchar+0x14>)
    56ec:	0021      	movs	r1, r4
    56ee:	0028      	movs	r0, r5
    56f0:	47b0      	blx	r6
    56f2:	2800      	cmp	r0, #0
    56f4:	d1fa      	bne.n	56ec <usart_serial_putchar+0x8>
}
    56f6:	bd70      	pop	{r4, r5, r6, pc}
    56f8:	000041bd 	.word	0x000041bd

000056fc <mqtt_callback>:
 *  - [MQTT_CALLBACK_DISCONNECTED](@ref MQTT_CALLBACK_DISCONNECTED)
 *  - [MQTT_CALLBACK_RECV_PUBLISH](@ref MQTT_CALLBACK_RECV_PUBLISH)
 * \param[in] data A structure contains notification informations. @ref mqtt_data
 */
static void mqtt_callback(struct mqtt_module *module_inst, int type, union mqtt_data *data)
{
    56fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    56fe:	b087      	sub	sp, #28
    5700:	0005      	movs	r5, r0
    5702:	0014      	movs	r4, r2
	switch (type) {
    5704:	2901      	cmp	r1, #1
    5706:	d04b      	beq.n	57a0 <mqtt_callback+0xa4>
    5708:	dd2d      	ble.n	5766 <mqtt_callback+0x6a>
    570a:	2905      	cmp	r1, #5
    570c:	d05b      	beq.n	57c6 <mqtt_callback+0xca>
    570e:	2906      	cmp	r1, #6
    5710:	d162      	bne.n	57d8 <mqtt_callback+0xdc>

		break;

	case MQTT_CALLBACK_RECV_PUBLISH:
		/* You received publish message which you had subscribed. */
		if (data->recv_publish.topic != NULL && data->recv_publish.msg != NULL) {
    5712:	6810      	ldr	r0, [r2, #0]
    5714:	2800      	cmp	r0, #0
    5716:	d05f      	beq.n	57d8 <mqtt_callback+0xdc>
    5718:	6893      	ldr	r3, [r2, #8]
    571a:	2b00      	cmp	r3, #0
    571c:	d05c      	beq.n	57d8 <mqtt_callback+0xdc>
			if (!strncmp(data->recv_publish.topic, MAIN_CHAT_TOPIC, strlen(MAIN_CHAT_TOPIC))) {
    571e:	220a      	movs	r2, #10
    5720:	492e      	ldr	r1, [pc, #184]	; (57dc <mqtt_callback+0xe0>)
    5722:	4b2f      	ldr	r3, [pc, #188]	; (57e0 <mqtt_callback+0xe4>)
    5724:	4798      	blx	r3
    5726:	1e05      	subs	r5, r0, #0
    5728:	d156      	bne.n	57d8 <mqtt_callback+0xdc>
				/* Print user name and message */
				for (int i = strlen(MAIN_CHAT_TOPIC); i < data->recv_publish.topic_size; i++) {
    572a:	6863      	ldr	r3, [r4, #4]
    572c:	2b0a      	cmp	r3, #10
    572e:	dd08      	ble.n	5742 <mqtt_callback+0x46>
    5730:	260a      	movs	r6, #10
					printf("%c", data->recv_publish.topic[i]);
    5732:	4f2c      	ldr	r7, [pc, #176]	; (57e4 <mqtt_callback+0xe8>)
    5734:	6823      	ldr	r3, [r4, #0]
    5736:	5d98      	ldrb	r0, [r3, r6]
    5738:	47b8      	blx	r7
				for (int i = strlen(MAIN_CHAT_TOPIC); i < data->recv_publish.topic_size; i++) {
    573a:	3601      	adds	r6, #1
    573c:	6863      	ldr	r3, [r4, #4]
    573e:	42b3      	cmp	r3, r6
    5740:	dcf8      	bgt.n	5734 <mqtt_callback+0x38>
				}
				printf(" >> ");
    5742:	4829      	ldr	r0, [pc, #164]	; (57e8 <mqtt_callback+0xec>)
    5744:	4b29      	ldr	r3, [pc, #164]	; (57ec <mqtt_callback+0xf0>)
    5746:	4798      	blx	r3
				for (int i = 0; i < data->recv_publish.msg_size; i++) {
    5748:	68e3      	ldr	r3, [r4, #12]
    574a:	2b00      	cmp	r3, #0
    574c:	dd07      	ble.n	575e <mqtt_callback+0x62>
					printf("%c", data->recv_publish.msg[i]);
    574e:	4e25      	ldr	r6, [pc, #148]	; (57e4 <mqtt_callback+0xe8>)
    5750:	68a3      	ldr	r3, [r4, #8]
    5752:	5d58      	ldrb	r0, [r3, r5]
    5754:	47b0      	blx	r6
				for (int i = 0; i < data->recv_publish.msg_size; i++) {
    5756:	3501      	adds	r5, #1
    5758:	68e3      	ldr	r3, [r4, #12]
    575a:	42ab      	cmp	r3, r5
    575c:	dcf8      	bgt.n	5750 <mqtt_callback+0x54>
				}
				printf("\r\n");
    575e:	4824      	ldr	r0, [pc, #144]	; (57f0 <mqtt_callback+0xf4>)
    5760:	4b24      	ldr	r3, [pc, #144]	; (57f4 <mqtt_callback+0xf8>)
    5762:	4798      	blx	r3
    5764:	e038      	b.n	57d8 <mqtt_callback+0xdc>
	switch (type) {
    5766:	2900      	cmp	r1, #0
    5768:	d136      	bne.n	57d8 <mqtt_callback+0xdc>
		if (data->sock_connected.result >= 0) {
    576a:	6813      	ldr	r3, [r2, #0]
    576c:	2b00      	cmp	r3, #0
    576e:	db0d      	blt.n	578c <mqtt_callback+0x90>
			mqtt_connect_broker(module_inst, 1, NULL, NULL, mqtt_user, NULL, NULL, 0, 0, 0);
    5770:	2300      	movs	r3, #0
    5772:	9305      	str	r3, [sp, #20]
    5774:	9304      	str	r3, [sp, #16]
    5776:	9303      	str	r3, [sp, #12]
    5778:	9302      	str	r3, [sp, #8]
    577a:	9301      	str	r3, [sp, #4]
    577c:	4b1e      	ldr	r3, [pc, #120]	; (57f8 <mqtt_callback+0xfc>)
    577e:	9300      	str	r3, [sp, #0]
    5780:	2300      	movs	r3, #0
    5782:	2200      	movs	r2, #0
    5784:	2101      	movs	r1, #1
    5786:	4c1d      	ldr	r4, [pc, #116]	; (57fc <mqtt_callback+0x100>)
    5788:	47a0      	blx	r4
    578a:	e025      	b.n	57d8 <mqtt_callback+0xdc>
			printf("Connect fail to server(%s)! retry it automatically.\r\n", main_mqtt_broker);
    578c:	4c1c      	ldr	r4, [pc, #112]	; (5800 <mqtt_callback+0x104>)
    578e:	0021      	movs	r1, r4
    5790:	481c      	ldr	r0, [pc, #112]	; (5804 <mqtt_callback+0x108>)
    5792:	4b16      	ldr	r3, [pc, #88]	; (57ec <mqtt_callback+0xf0>)
    5794:	4798      	blx	r3
			mqtt_connect(module_inst, main_mqtt_broker); /* Retry that. */
    5796:	0021      	movs	r1, r4
    5798:	0028      	movs	r0, r5
    579a:	4b1b      	ldr	r3, [pc, #108]	; (5808 <mqtt_callback+0x10c>)
    579c:	4798      	blx	r3
    579e:	e01b      	b.n	57d8 <mqtt_callback+0xdc>
		if (data->connected.result == MQTT_CONN_RESULT_ACCEPT) {
    57a0:	7811      	ldrb	r1, [r2, #0]
    57a2:	2900      	cmp	r1, #0
    57a4:	d10b      	bne.n	57be <mqtt_callback+0xc2>
			mqtt_subscribe(module_inst, MAIN_CHAT_TOPIC "#", 0);
    57a6:	2200      	movs	r2, #0
    57a8:	4918      	ldr	r1, [pc, #96]	; (580c <mqtt_callback+0x110>)
    57aa:	4b19      	ldr	r3, [pc, #100]	; (5810 <mqtt_callback+0x114>)
    57ac:	4798      	blx	r3
			printf("Subscribed to the topic: %s\r\n", MAIN_CHAT_TOPIC);
    57ae:	490b      	ldr	r1, [pc, #44]	; (57dc <mqtt_callback+0xe0>)
    57b0:	4818      	ldr	r0, [pc, #96]	; (5814 <mqtt_callback+0x118>)
    57b2:	4b0e      	ldr	r3, [pc, #56]	; (57ec <mqtt_callback+0xf0>)
    57b4:	4798      	blx	r3
			printf("Preparation of the chat has been completed.\r\n");
    57b6:	4818      	ldr	r0, [pc, #96]	; (5818 <mqtt_callback+0x11c>)
    57b8:	4b0e      	ldr	r3, [pc, #56]	; (57f4 <mqtt_callback+0xf8>)
    57ba:	4798      	blx	r3
    57bc:	e00c      	b.n	57d8 <mqtt_callback+0xdc>
			printf("MQTT broker decline your access! error code %d\r\n", data->connected.result);
    57be:	4817      	ldr	r0, [pc, #92]	; (581c <mqtt_callback+0x120>)
    57c0:	4b0a      	ldr	r3, [pc, #40]	; (57ec <mqtt_callback+0xf0>)
    57c2:	4798      	blx	r3
    57c4:	e008      	b.n	57d8 <mqtt_callback+0xdc>

		break;

	case MQTT_CALLBACK_DISCONNECTED:
		/* Stop timer and USART callback. */
		printf("MQTT disconnected\r\n");
    57c6:	4816      	ldr	r0, [pc, #88]	; (5820 <mqtt_callback+0x124>)
    57c8:	4b0a      	ldr	r3, [pc, #40]	; (57f4 <mqtt_callback+0xf8>)
    57ca:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	module->callback_enable_mask &= ~(1 << callback_type);
    57cc:	4915      	ldr	r1, [pc, #84]	; (5824 <mqtt_callback+0x128>)
    57ce:	2231      	movs	r2, #49	; 0x31
    57d0:	5c8b      	ldrb	r3, [r1, r2]
    57d2:	2002      	movs	r0, #2
    57d4:	4383      	bics	r3, r0
    57d6:	548b      	strb	r3, [r1, r2]
		usart_disable_callback(&cdc_uart_module, USART_CALLBACK_BUFFER_RECEIVED);
		break;
	}
}
    57d8:	b007      	add	sp, #28
    57da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    57dc:	00009040 	.word	0x00009040
    57e0:	00006fb3 	.word	0x00006fb3
    57e4:	00006cb1 	.word	0x00006cb1
    57e8:	000090d0 	.word	0x000090d0
    57ec:	00006c7d 	.word	0x00006c7d
    57f0:	000090d8 	.word	0x000090d8
    57f4:	00006d99 	.word	0x00006d99
    57f8:	2000000c 	.word	0x2000000c
    57fc:	00005da5 	.word	0x00005da5
    5800:	00008fec 	.word	0x00008fec
    5804:	00008ffc 	.word	0x00008ffc
    5808:	00005c91 	.word	0x00005c91
    580c:	00009034 	.word	0x00009034
    5810:	00006055 	.word	0x00006055
    5814:	0000904c 	.word	0x0000904c
    5818:	0000906c 	.word	0x0000906c
    581c:	0000909c 	.word	0x0000909c
    5820:	000090dc 	.word	0x000090dc
    5824:	20000128 	.word	0x20000128

00005828 <main>:
 * Application entry point.
 *
 * \return program return value.
 */
int main(void)
{
    5828:	b5f0      	push	{r4, r5, r6, r7, lr}
    582a:	b09d      	sub	sp, #116	; 0x74
	tstrWifiInitParam param;
	int8_t ret;
	char topic[strlen(MAIN_CHAT_TOPIC) + MAIN_CHAT_USER_NAME_SIZE + 1];

	/* Initialize the board. */
	system_init();
    582c:	4b6e      	ldr	r3, [pc, #440]	; (59e8 <main+0x1c0>)
    582e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    5830:	aa03      	add	r2, sp, #12
    5832:	2380      	movs	r3, #128	; 0x80
    5834:	05db      	lsls	r3, r3, #23
    5836:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    5838:	2300      	movs	r3, #0
    583a:	6053      	str	r3, [r2, #4]
	config->parity           = USART_PARITY_NONE;
    583c:	21ff      	movs	r1, #255	; 0xff
    583e:	8111      	strh	r1, [r2, #8]
	config->stopbits         = USART_STOPBITS_1;
    5840:	2100      	movs	r1, #0
    5842:	7293      	strb	r3, [r2, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    5844:	72d3      	strb	r3, [r2, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    5846:	2501      	movs	r5, #1
    5848:	2024      	movs	r0, #36	; 0x24
    584a:	5415      	strb	r5, [r2, r0]
	config->transmitter_enable = true;
    584c:	3001      	adds	r0, #1
    584e:	5415      	strb	r5, [r2, r0]
	config->clock_polarity_inverted = false;
    5850:	3001      	adds	r0, #1
    5852:	5413      	strb	r3, [r2, r0]
	config->use_external_clock = false;
    5854:	3001      	adds	r0, #1
    5856:	5413      	strb	r3, [r2, r0]
	config->ext_clock_freq   = 0;
    5858:	6293      	str	r3, [r2, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    585a:	3005      	adds	r0, #5
    585c:	5413      	strb	r3, [r2, r0]
	config->generator_source = GCLK_GENERATOR_0;
    585e:	3001      	adds	r0, #1
    5860:	5413      	strb	r3, [r2, r0]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    5862:	6153      	str	r3, [r2, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    5864:	8213      	strh	r3, [r2, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    5866:	76d3      	strb	r3, [r2, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    5868:	7611      	strb	r1, [r2, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    586a:	7711      	strb	r1, [r2, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    586c:	7651      	strb	r1, [r2, #25]
	config->receive_pulse_length                    = 19;
    586e:	2313      	movs	r3, #19
    5870:	7693      	strb	r3, [r2, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    5872:	7751      	strb	r1, [r2, #29]
	usart_conf.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    5874:	2380      	movs	r3, #128	; 0x80
    5876:	035b      	lsls	r3, r3, #13
    5878:	60d3      	str	r3, [r2, #12]
	usart_conf.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    587a:	4b5c      	ldr	r3, [pc, #368]	; (59ec <main+0x1c4>)
    587c:	6313      	str	r3, [r2, #48]	; 0x30
	usart_conf.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    587e:	4b5c      	ldr	r3, [pc, #368]	; (59f0 <main+0x1c8>)
    5880:	6353      	str	r3, [r2, #52]	; 0x34
	usart_conf.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    5882:	2301      	movs	r3, #1
    5884:	425b      	negs	r3, r3
    5886:	6393      	str	r3, [r2, #56]	; 0x38
	usart_conf.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    5888:	63d3      	str	r3, [r2, #60]	; 0x3c
	usart_conf.baudrate    = 115200;
    588a:	23e1      	movs	r3, #225	; 0xe1
    588c:	025b      	lsls	r3, r3, #9
    588e:	6213      	str	r3, [r2, #32]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    5890:	4c58      	ldr	r4, [pc, #352]	; (59f4 <main+0x1cc>)
    5892:	4b59      	ldr	r3, [pc, #356]	; (59f8 <main+0x1d0>)
    5894:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    5896:	4959      	ldr	r1, [pc, #356]	; (59fc <main+0x1d4>)
    5898:	4b59      	ldr	r3, [pc, #356]	; (5a00 <main+0x1d8>)
    589a:	6019      	str	r1, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    589c:	4959      	ldr	r1, [pc, #356]	; (5a04 <main+0x1dc>)
    589e:	4b5a      	ldr	r3, [pc, #360]	; (5a08 <main+0x1e0>)
    58a0:	6019      	str	r1, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    58a2:	495a      	ldr	r1, [pc, #360]	; (5a0c <main+0x1e4>)
    58a4:	0020      	movs	r0, r4
    58a6:	4b5a      	ldr	r3, [pc, #360]	; (5a10 <main+0x1e8>)
    58a8:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    58aa:	4f5a      	ldr	r7, [pc, #360]	; (5a14 <main+0x1ec>)
    58ac:	683b      	ldr	r3, [r7, #0]
    58ae:	6898      	ldr	r0, [r3, #8]
    58b0:	2100      	movs	r1, #0
    58b2:	4e59      	ldr	r6, [pc, #356]	; (5a18 <main+0x1f0>)
    58b4:	47b0      	blx	r6
	setbuf(stdin, NULL);
    58b6:	683b      	ldr	r3, [r7, #0]
    58b8:	6858      	ldr	r0, [r3, #4]
    58ba:	2100      	movs	r1, #0
    58bc:	47b0      	blx	r6
	usart_register_callback(&cdc_uart_module, (usart_callback_t)uart_callback, USART_CALLBACK_BUFFER_RECEIVED);
    58be:	2201      	movs	r2, #1
    58c0:	4956      	ldr	r1, [pc, #344]	; (5a1c <main+0x1f4>)
    58c2:	0020      	movs	r0, r4
    58c4:	4b56      	ldr	r3, [pc, #344]	; (5a20 <main+0x1f8>)
    58c6:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    58c8:	6826      	ldr	r6, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    58ca:	0030      	movs	r0, r6
    58cc:	4b55      	ldr	r3, [pc, #340]	; (5a24 <main+0x1fc>)
    58ce:	4798      	blx	r3
    58d0:	231f      	movs	r3, #31
    58d2:	4018      	ands	r0, r3
    58d4:	4085      	lsls	r5, r0
    58d6:	4b54      	ldr	r3, [pc, #336]	; (5a28 <main+0x200>)
    58d8:	601d      	str	r5, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    58da:	6823      	ldr	r3, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
    58dc:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    58de:	2a00      	cmp	r2, #0
    58e0:	d1fc      	bne.n	58dc <main+0xb4>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    58e2:	6833      	ldr	r3, [r6, #0]
    58e4:	3202      	adds	r2, #2
    58e6:	4313      	orrs	r3, r2
    58e8:	6033      	str	r3, [r6, #0]

	/* Initialize the UART console. */
	configure_console();

	/* Output example information */
	printf(STRING_HEADER);
    58ea:	4850      	ldr	r0, [pc, #320]	; (5a2c <main+0x204>)
    58ec:	4b50      	ldr	r3, [pc, #320]	; (5a30 <main+0x208>)
    58ee:	4798      	blx	r3
	sw_timer_get_config_defaults(&swt_conf);
    58f0:	a803      	add	r0, sp, #12
    58f2:	4b50      	ldr	r3, [pc, #320]	; (5a34 <main+0x20c>)
    58f4:	4798      	blx	r3
	sw_timer_init(&swt_module_inst, &swt_conf);
    58f6:	4c50      	ldr	r4, [pc, #320]	; (5a38 <main+0x210>)
    58f8:	a903      	add	r1, sp, #12
    58fa:	0020      	movs	r0, r4
    58fc:	4b4f      	ldr	r3, [pc, #316]	; (5a3c <main+0x214>)
    58fe:	4798      	blx	r3
	sw_timer_enable(&swt_module_inst);
    5900:	0020      	movs	r0, r4
    5902:	4b4f      	ldr	r3, [pc, #316]	; (5a40 <main+0x218>)
    5904:	4798      	blx	r3
	mqtt_get_config_defaults(&mqtt_conf);
    5906:	a803      	add	r0, sp, #12
    5908:	4b4e      	ldr	r3, [pc, #312]	; (5a44 <main+0x21c>)
    590a:	4798      	blx	r3
	mqtt_conf.timer_inst = &swt_module_inst;
    590c:	9404      	str	r4, [sp, #16]
	mqtt_conf.recv_buffer = mqtt_buffer;
    590e:	4b4e      	ldr	r3, [pc, #312]	; (5a48 <main+0x220>)
    5910:	9306      	str	r3, [sp, #24]
	mqtt_conf.recv_buffer_size = MAIN_MQTT_BUFFER_SIZE;
    5912:	2380      	movs	r3, #128	; 0x80
    5914:	9307      	str	r3, [sp, #28]
	result = mqtt_init(&mqtt_inst, &mqtt_conf);
    5916:	a903      	add	r1, sp, #12
    5918:	484c      	ldr	r0, [pc, #304]	; (5a4c <main+0x224>)
    591a:	4b4d      	ldr	r3, [pc, #308]	; (5a50 <main+0x228>)
    591c:	4798      	blx	r3
    591e:	1e01      	subs	r1, r0, #0
	if (result < 0) {
    5920:	da03      	bge.n	592a <main+0x102>
		printf("MQTT initialization failed. Error code is (%d)\r\n", result);
    5922:	484c      	ldr	r0, [pc, #304]	; (5a54 <main+0x22c>)
    5924:	4b4c      	ldr	r3, [pc, #304]	; (5a58 <main+0x230>)
    5926:	4798      	blx	r3
    5928:	e7fe      	b.n	5928 <main+0x100>
	result = mqtt_register_callback(&mqtt_inst, mqtt_callback);
    592a:	494c      	ldr	r1, [pc, #304]	; (5a5c <main+0x234>)
    592c:	4847      	ldr	r0, [pc, #284]	; (5a4c <main+0x224>)
    592e:	4b4c      	ldr	r3, [pc, #304]	; (5a60 <main+0x238>)
    5930:	4798      	blx	r3
    5932:	1e01      	subs	r1, r0, #0
	if (result < 0) {
    5934:	da03      	bge.n	593e <main+0x116>
		printf("MQTT register callback failed. Error code is (%d)\r\n", result);
    5936:	484b      	ldr	r0, [pc, #300]	; (5a64 <main+0x23c>)
    5938:	4b47      	ldr	r3, [pc, #284]	; (5a58 <main+0x230>)
    593a:	4798      	blx	r3
    593c:	e7fe      	b.n	593c <main+0x114>

	/* Initialize the MQTT service. */
	configure_mqtt();

	/* Initialize the BSP. */
	nm_bsp_init();
    593e:	4b4a      	ldr	r3, [pc, #296]	; (5a68 <main+0x240>)
    5940:	4798      	blx	r3

	/* Setup user name first */
	//printf("Enter the user name (Max %d characters)\r\n", MAIN_CHAT_USER_NAME_SIZE);
	//scanf("%64s", mqtt_user);
	printf("User : %s\r\n", mqtt_user);
    5942:	4c4a      	ldr	r4, [pc, #296]	; (5a6c <main+0x244>)
    5944:	0021      	movs	r1, r4
    5946:	484a      	ldr	r0, [pc, #296]	; (5a70 <main+0x248>)
    5948:	4b43      	ldr	r3, [pc, #268]	; (5a58 <main+0x230>)
    594a:	4798      	blx	r3
	sprintf(topic, "%s%s", MAIN_CHAT_TOPIC, mqtt_user);
    594c:	0023      	movs	r3, r4
    594e:	4a49      	ldr	r2, [pc, #292]	; (5a74 <main+0x24c>)
    5950:	4949      	ldr	r1, [pc, #292]	; (5a78 <main+0x250>)
    5952:	a803      	add	r0, sp, #12
    5954:	4c49      	ldr	r4, [pc, #292]	; (5a7c <main+0x254>)
    5956:	47a0      	blx	r4

	/* Initialize Wi-Fi parameters structure. */
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));
    5958:	2218      	movs	r2, #24
    595a:	2100      	movs	r1, #0
    595c:	a816      	add	r0, sp, #88	; 0x58
    595e:	4b48      	ldr	r3, [pc, #288]	; (5a80 <main+0x258>)
    5960:	4798      	blx	r3

	/* Initialize Wi-Fi driver with data and status callbacks. */
	param.pfAppWifiCb = wifi_callback; /* Set Wi-Fi event callback. */
    5962:	4b48      	ldr	r3, [pc, #288]	; (5a84 <main+0x25c>)
    5964:	9316      	str	r3, [sp, #88]	; 0x58
	ret = m2m_wifi_init(&param);
    5966:	a816      	add	r0, sp, #88	; 0x58
    5968:	4b47      	ldr	r3, [pc, #284]	; (5a88 <main+0x260>)
    596a:	4798      	blx	r3
    596c:	1e01      	subs	r1, r0, #0
	if (M2M_SUCCESS != ret) { //if returned status is not M2M_SUCCESS
    596e:	d003      	beq.n	5978 <main+0x150>
		printf("main: m2m_wifi_init call error!(%d)\r\n", ret);
    5970:	4846      	ldr	r0, [pc, #280]	; (5a8c <main+0x264>)
    5972:	4b39      	ldr	r3, [pc, #228]	; (5a58 <main+0x230>)
    5974:	4798      	blx	r3
    5976:	e7fe      	b.n	5976 <main+0x14e>
		while (1) { /* Loop forever. */
		}
	}

	/* Initialize socket interface. */
	socketInit();
    5978:	4b45      	ldr	r3, [pc, #276]	; (5a90 <main+0x268>)
    597a:	4798      	blx	r3
	registerSocketCallback(socket_event_handler, socket_resolve_handler);
    597c:	4945      	ldr	r1, [pc, #276]	; (5a94 <main+0x26c>)
    597e:	4846      	ldr	r0, [pc, #280]	; (5a98 <main+0x270>)
    5980:	4b46      	ldr	r3, [pc, #280]	; (5a9c <main+0x274>)
    5982:	4798      	blx	r3

	/* Connect to router. */
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
    5984:	23ff      	movs	r3, #255	; 0xff
    5986:	9300      	str	r3, [sp, #0]
    5988:	4b45      	ldr	r3, [pc, #276]	; (5aa0 <main+0x278>)
    598a:	2202      	movs	r2, #2
    598c:	210e      	movs	r1, #14
    598e:	4845      	ldr	r0, [pc, #276]	; (5aa4 <main+0x27c>)
    5990:	4c45      	ldr	r4, [pc, #276]	; (5aa8 <main+0x280>)
    5992:	47a0      	blx	r4
			MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);

	while (1) {
		
		loopCounter++;
    5994:	4d45      	ldr	r5, [pc, #276]	; (5aac <main+0x284>)
		/* Handle pending events from network controller. */
		m2m_wifi_handle_events(NULL);
    5996:	4e46      	ldr	r6, [pc, #280]	; (5ab0 <main+0x288>)
		/* Try to read user input from USART. */
		//usart_read_job(&cdc_uart_module, &uart_ch_buffer);
		/* Checks the timer timeout. */
		sw_timer_task(&swt_module_inst);
    5998:	4c27      	ldr	r4, [pc, #156]	; (5a38 <main+0x210>)
    599a:	e009      	b.n	59b0 <main+0x188>
    599c:	2280      	movs	r2, #128	; 0x80
    599e:	05d2      	lsls	r2, r2, #23
    59a0:	4b44      	ldr	r3, [pc, #272]	; (5ab4 <main+0x28c>)
    59a2:	619a      	str	r2, [r3, #24]
			}
			
			else if (isLedOn=true)
			{
				port_pin_set_output_level(LED_0_PIN,	LED_0_INACTIVE);
				isLedOn=false;
    59a4:	2200      	movs	r2, #0
    59a6:	4b44      	ldr	r3, [pc, #272]	; (5ab8 <main+0x290>)
    59a8:	701a      	strb	r2, [r3, #0]
				printf("LED OFF\r\n");
    59aa:	4844      	ldr	r0, [pc, #272]	; (5abc <main+0x294>)
    59ac:	4b20      	ldr	r3, [pc, #128]	; (5a30 <main+0x208>)
    59ae:	4798      	blx	r3
		loopCounter++;
    59b0:	882b      	ldrh	r3, [r5, #0]
    59b2:	3301      	adds	r3, #1
    59b4:	b29b      	uxth	r3, r3
    59b6:	802b      	strh	r3, [r5, #0]
		m2m_wifi_handle_events(NULL);
    59b8:	2000      	movs	r0, #0
    59ba:	47b0      	blx	r6
		sw_timer_task(&swt_module_inst);
    59bc:	0020      	movs	r0, r4
    59be:	4b40      	ldr	r3, [pc, #256]	; (5ac0 <main+0x298>)
    59c0:	4798      	blx	r3
	return (port_base->IN.reg & pin_mask);
    59c2:	4b40      	ldr	r3, [pc, #256]	; (5ac4 <main+0x29c>)
    59c4:	6a1b      	ldr	r3, [r3, #32]
		if (port_pin_get_input_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE) {
    59c6:	041b      	lsls	r3, r3, #16
    59c8:	d4f2      	bmi.n	59b0 <main+0x188>
			if (isLedOn==false)
    59ca:	4b3b      	ldr	r3, [pc, #236]	; (5ab8 <main+0x290>)
    59cc:	781b      	ldrb	r3, [r3, #0]
    59ce:	2b00      	cmp	r3, #0
    59d0:	d1e4      	bne.n	599c <main+0x174>
		port_base->OUTCLR.reg = pin_mask;
    59d2:	2280      	movs	r2, #128	; 0x80
    59d4:	05d2      	lsls	r2, r2, #23
    59d6:	4b37      	ldr	r3, [pc, #220]	; (5ab4 <main+0x28c>)
    59d8:	615a      	str	r2, [r3, #20]
				isLedOn=true;
    59da:	2201      	movs	r2, #1
    59dc:	4b36      	ldr	r3, [pc, #216]	; (5ab8 <main+0x290>)
    59de:	701a      	strb	r2, [r3, #0]
				printf("LED ON\r\n");
    59e0:	4839      	ldr	r0, [pc, #228]	; (5ac8 <main+0x2a0>)
    59e2:	4b13      	ldr	r3, [pc, #76]	; (5a30 <main+0x208>)
    59e4:	4798      	blx	r3
    59e6:	e7e3      	b.n	59b0 <main+0x188>
    59e8:	00004b75 	.word	0x00004b75
    59ec:	00160002 	.word	0x00160002
    59f0:	00170002 	.word	0x00170002
    59f4:	20000128 	.word	0x20000128
    59f8:	20000418 	.word	0x20000418
    59fc:	000056e5 	.word	0x000056e5
    5a00:	20000414 	.word	0x20000414
    5a04:	000056b9 	.word	0x000056b9
    5a08:	20000410 	.word	0x20000410
    5a0c:	42001400 	.word	0x42001400
    5a10:	00003e79 	.word	0x00003e79
    5a14:	2000004c 	.word	0x2000004c
    5a18:	00006dd1 	.word	0x00006dd1
    5a1c:	000055f5 	.word	0x000055f5
    5a20:	00004259 	.word	0x00004259
    5a24:	0000394d 	.word	0x0000394d
    5a28:	e000e100 	.word	0xe000e100
    5a2c:	00008ec8 	.word	0x00008ec8
    5a30:	00006d99 	.word	0x00006d99
    5a34:	00005459 	.word	0x00005459
    5a38:	2000041c 	.word	0x2000041c
    5a3c:	00005465 	.word	0x00005465
    5a40:	00005511 	.word	0x00005511
    5a44:	00005b7d 	.word	0x00005b7d
    5a48:	20000160 	.word	0x20000160
    5a4c:	200001e0 	.word	0x200001e0
    5a50:	00005ba1 	.word	0x00005ba1
    5a54:	00008f34 	.word	0x00008f34
    5a58:	00006c7d 	.word	0x00006c7d
    5a5c:	000056fd 	.word	0x000056fd
    5a60:	00005c2d 	.word	0x00005c2d
    5a64:	00008f68 	.word	0x00008f68
    5a68:	000001d5 	.word	0x000001d5
    5a6c:	2000000c 	.word	0x2000000c
    5a70:	00008f9c 	.word	0x00008f9c
    5a74:	00009040 	.word	0x00009040
    5a78:	00008fa8 	.word	0x00008fa8
    5a7c:	00006f3d 	.word	0x00006f3d
    5a80:	00006b1b 	.word	0x00006b1b
    5a84:	00005621 	.word	0x00005621
    5a88:	0000110d 	.word	0x0000110d
    5a8c:	00008fb0 	.word	0x00008fb0
    5a90:	00002d39 	.word	0x00002d39
    5a94:	00005609 	.word	0x00005609
    5a98:	00005615 	.word	0x00005615
    5a9c:	00002d7d 	.word	0x00002d7d
    5aa0:	00009118 	.word	0x00009118
    5aa4:	00009124 	.word	0x00009124
    5aa8:	000014dd 	.word	0x000014dd
    5aac:	2000015e 	.word	0x2000015e
    5ab0:	00001241 	.word	0x00001241
    5ab4:	41004480 	.word	0x41004480
    5ab8:	2000015c 	.word	0x2000015c
    5abc:	00008fe0 	.word	0x00008fe0
    5ac0:	00005599 	.word	0x00005599
    5ac4:	41004400 	.word	0x41004400
    5ac8:	00008fd8 	.word	0x00008fd8

00005acc <_hwerr_to_stderr>:
    5acc:	1c03      	adds	r3, r0, #0
    5ace:	300e      	adds	r0, #14
    5ad0:	b500      	push	{lr}
    5ad2:	280e      	cmp	r0, #14
    5ad4:	d819      	bhi.n	5b0a <_hwerr_to_stderr+0x3e>
    5ad6:	f000 fe2d 	bl	6734 <__gnu_thumb1_case_uqi>
    5ada:	1416      	.short	0x1416
    5adc:	1b181012 	.word	0x1b181012
    5ae0:	180c0e18 	.word	0x180c0e18
    5ae4:	1d0a0e0e 	.word	0x1d0a0e0e
    5ae8:	08          	.byte	0x08
    5ae9:	00          	.byte	0x00
    5aea:	2000      	movs	r0, #0
    5aec:	e014      	b.n	5b18 <_hwerr_to_stderr+0x4c>
    5aee:	2070      	movs	r0, #112	; 0x70
    5af0:	e011      	b.n	5b16 <_hwerr_to_stderr+0x4a>
    5af2:	2016      	movs	r0, #22
    5af4:	e00f      	b.n	5b16 <_hwerr_to_stderr+0x4a>
    5af6:	200c      	movs	r0, #12
    5af8:	e00d      	b.n	5b16 <_hwerr_to_stderr+0x4a>
    5afa:	2079      	movs	r0, #121	; 0x79
    5afc:	e00b      	b.n	5b16 <_hwerr_to_stderr+0x4a>
    5afe:	2068      	movs	r0, #104	; 0x68
    5b00:	e009      	b.n	5b16 <_hwerr_to_stderr+0x4a>
    5b02:	200b      	movs	r0, #11
    5b04:	e007      	b.n	5b16 <_hwerr_to_stderr+0x4a>
    5b06:	2010      	movs	r0, #16
    5b08:	e005      	b.n	5b16 <_hwerr_to_stderr+0x4a>
    5b0a:	2000      	movs	r0, #0
    5b0c:	4283      	cmp	r3, r0
    5b0e:	da03      	bge.n	5b18 <_hwerr_to_stderr+0x4c>
    5b10:	2005      	movs	r0, #5
    5b12:	e000      	b.n	5b16 <_hwerr_to_stderr+0x4a>
    5b14:	2002      	movs	r0, #2
    5b16:	4240      	negs	r0, r0
    5b18:	bd00      	pop	{pc}
	...

00005b1c <_mqtt_send_wait>:
    5b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5b1e:	1c04      	adds	r4, r0, #0
    5b20:	3443      	adds	r4, #67	; 0x43
    5b22:	7823      	ldrb	r3, [r4, #0]
    5b24:	1c05      	adds	r5, r0, #0
    5b26:	07d8      	lsls	r0, r3, #31
    5b28:	d51c      	bpl.n	5b64 <_mqtt_send_wait+0x48>
    5b2a:	2604      	movs	r6, #4
    5b2c:	4333      	orrs	r3, r6
    5b2e:	7023      	strb	r3, [r4, #0]
    5b30:	2002      	movs	r0, #2
    5b32:	5628      	ldrsb	r0, [r5, r0]
    5b34:	b292      	uxth	r2, r2
    5b36:	2300      	movs	r3, #0
    5b38:	4f0c      	ldr	r7, [pc, #48]	; (5b6c <_mqtt_send_wait+0x50>)
    5b3a:	47b8      	blx	r7
    5b3c:	2800      	cmp	r0, #0
    5b3e:	da05      	bge.n	5b4c <_mqtt_send_wait+0x30>
    5b40:	7823      	ldrb	r3, [r4, #0]
    5b42:	43b3      	bics	r3, r6
    5b44:	7023      	strb	r3, [r4, #0]
    5b46:	4b0a      	ldr	r3, [pc, #40]	; (5b70 <_mqtt_send_wait+0x54>)
    5b48:	4798      	blx	r3
    5b4a:	e00d      	b.n	5b68 <_mqtt_send_wait+0x4c>
    5b4c:	7822      	ldrb	r2, [r4, #0]
    5b4e:	2314      	movs	r3, #20
    5b50:	4013      	ands	r3, r2
    5b52:	2000      	movs	r0, #0
    5b54:	2b04      	cmp	r3, #4
    5b56:	d107      	bne.n	5b68 <_mqtt_send_wait+0x4c>
    5b58:	4b06      	ldr	r3, [pc, #24]	; (5b74 <_mqtt_send_wait+0x58>)
    5b5a:	4798      	blx	r3
    5b5c:	6de8      	ldr	r0, [r5, #92]	; 0x5c
    5b5e:	4b06      	ldr	r3, [pc, #24]	; (5b78 <_mqtt_send_wait+0x5c>)
    5b60:	4798      	blx	r3
    5b62:	e7f3      	b.n	5b4c <_mqtt_send_wait+0x30>
    5b64:	2001      	movs	r0, #1
    5b66:	4240      	negs	r0, r0
    5b68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5b6a:	46c0      	nop			; (mov r8, r8)
    5b6c:	00002fa5 	.word	0x00002fa5
    5b70:	00005acd 	.word	0x00005acd
    5b74:	00001241 	.word	0x00001241
    5b78:	00005599 	.word	0x00005599

00005b7c <mqtt_get_config_defaults>:
    5b7c:	4b07      	ldr	r3, [pc, #28]	; (5b9c <mqtt_get_config_defaults+0x20>)
    5b7e:	2240      	movs	r2, #64	; 0x40
    5b80:	8003      	strh	r3, [r0, #0]
    5b82:	2396      	movs	r3, #150	; 0x96
    5b84:	009b      	lsls	r3, r3, #2
    5b86:	8103      	strh	r3, [r0, #8]
    5b88:	6102      	str	r2, [r0, #16]
    5b8a:	2300      	movs	r3, #0
    5b8c:	2220      	movs	r2, #32
    5b8e:	7083      	strb	r3, [r0, #2]
    5b90:	6043      	str	r3, [r0, #4]
    5b92:	60c3      	str	r3, [r0, #12]
    5b94:	6142      	str	r2, [r0, #20]
    5b96:	7603      	strb	r3, [r0, #24]
    5b98:	4770      	bx	lr
    5b9a:	46c0      	nop			; (mov r8, r8)
    5b9c:	0000075b 	.word	0x0000075b

00005ba0 <mqtt_init>:
    5ba0:	b538      	push	{r3, r4, r5, lr}
    5ba2:	1c04      	adds	r4, r0, #0
    5ba4:	1c0d      	adds	r5, r1, #0
    5ba6:	2800      	cmp	r0, #0
    5ba8:	d030      	beq.n	5c0c <mqtt_init+0x6c>
    5baa:	2900      	cmp	r1, #0
    5bac:	d02e      	beq.n	5c0c <mqtt_init+0x6c>
    5bae:	690b      	ldr	r3, [r1, #16]
    5bb0:	2b00      	cmp	r3, #0
    5bb2:	d02b      	beq.n	5c0c <mqtt_init+0x6c>
    5bb4:	684b      	ldr	r3, [r1, #4]
    5bb6:	2b00      	cmp	r3, #0
    5bb8:	d028      	beq.n	5c0c <mqtt_init+0x6c>
    5bba:	2100      	movs	r1, #0
    5bbc:	2274      	movs	r2, #116	; 0x74
    5bbe:	4b16      	ldr	r3, [pc, #88]	; (5c18 <mqtt_init+0x78>)
    5bc0:	4798      	blx	r3
    5bc2:	1c20      	adds	r0, r4, #0
    5bc4:	4b15      	ldr	r3, [pc, #84]	; (5c1c <mqtt_init+0x7c>)
    5bc6:	3058      	adds	r0, #88	; 0x58
    5bc8:	1c29      	adds	r1, r5, #0
    5bca:	221c      	movs	r2, #28
    5bcc:	4798      	blx	r3
    5bce:	6e63      	ldr	r3, [r4, #100]	; 0x64
    5bd0:	2b00      	cmp	r3, #0
    5bd2:	d10b      	bne.n	5bec <mqtt_init+0x4c>
    5bd4:	6928      	ldr	r0, [r5, #16]
    5bd6:	4b12      	ldr	r3, [pc, #72]	; (5c20 <mqtt_init+0x80>)
    5bd8:	4798      	blx	r3
    5bda:	6660      	str	r0, [r4, #100]	; 0x64
    5bdc:	2800      	cmp	r0, #0
    5bde:	d017      	beq.n	5c10 <mqtt_init+0x70>
    5be0:	1c23      	adds	r3, r4, #0
    5be2:	3343      	adds	r3, #67	; 0x43
    5be4:	781a      	ldrb	r2, [r3, #0]
    5be6:	2120      	movs	r1, #32
    5be8:	430a      	orrs	r2, r1
    5bea:	701a      	strb	r2, [r3, #0]
    5bec:	892a      	ldrh	r2, [r5, #8]
    5bee:	23fa      	movs	r3, #250	; 0xfa
    5bf0:	005b      	lsls	r3, r3, #1
    5bf2:	4353      	muls	r3, r2
    5bf4:	6868      	ldr	r0, [r5, #4]
    5bf6:	490b      	ldr	r1, [pc, #44]	; (5c24 <mqtt_init+0x84>)
    5bf8:	1c22      	adds	r2, r4, #0
    5bfa:	4d0b      	ldr	r5, [pc, #44]	; (5c28 <mqtt_init+0x88>)
    5bfc:	47a8      	blx	r5
    5bfe:	1c03      	adds	r3, r0, #0
    5c00:	6520      	str	r0, [r4, #80]	; 0x50
    5c02:	2000      	movs	r0, #0
    5c04:	4283      	cmp	r3, r0
    5c06:	da05      	bge.n	5c14 <mqtt_init+0x74>
    5c08:	201c      	movs	r0, #28
    5c0a:	e002      	b.n	5c12 <mqtt_init+0x72>
    5c0c:	2016      	movs	r0, #22
    5c0e:	e000      	b.n	5c12 <mqtt_init+0x72>
    5c10:	200c      	movs	r0, #12
    5c12:	4240      	negs	r0, r0
    5c14:	bd38      	pop	{r3, r4, r5, pc}
    5c16:	46c0      	nop			; (mov r8, r8)
    5c18:	00006b1b 	.word	0x00006b1b
    5c1c:	00006ae5 	.word	0x00006ae5
    5c20:	00006ad1 	.word	0x00006ad1
    5c24:	00006201 	.word	0x00006201
    5c28:	00005525 	.word	0x00005525

00005c2c <mqtt_register_callback>:
    5c2c:	2800      	cmp	r0, #0
    5c2e:	d002      	beq.n	5c36 <mqtt_register_callback+0xa>
    5c30:	6541      	str	r1, [r0, #84]	; 0x54
    5c32:	2000      	movs	r0, #0
    5c34:	e001      	b.n	5c3a <mqtt_register_callback+0xe>
    5c36:	2016      	movs	r0, #22
    5c38:	4240      	negs	r0, r0
    5c3a:	4770      	bx	lr

00005c3c <mqtt_socket_resolve_handler>:
    5c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5c3e:	1c06      	adds	r6, r0, #0
    5c40:	b085      	sub	sp, #20
    5c42:	1c0f      	adds	r7, r1, #0
    5c44:	2400      	movs	r4, #0
    5c46:	4b0f      	ldr	r3, [pc, #60]	; (5c84 <mqtt_socket_resolve_handler+0x48>)
    5c48:	58e5      	ldr	r5, [r4, r3]
    5c4a:	2d00      	cmp	r5, #0
    5c4c:	d015      	beq.n	5c7a <mqtt_socket_resolve_handler+0x3e>
    5c4e:	1ce9      	adds	r1, r5, #3
    5c50:	1c30      	adds	r0, r6, #0
    5c52:	4b0d      	ldr	r3, [pc, #52]	; (5c88 <mqtt_socket_resolve_handler+0x4c>)
    5c54:	4798      	blx	r3
    5c56:	2800      	cmp	r0, #0
    5c58:	d10f      	bne.n	5c7a <mqtt_socket_resolve_handler+0x3e>
    5c5a:	466a      	mov	r2, sp
    5c5c:	2302      	movs	r3, #2
    5c5e:	8013      	strh	r3, [r2, #0]
    5c60:	1c2b      	adds	r3, r5, #0
    5c62:	3358      	adds	r3, #88	; 0x58
    5c64:	881b      	ldrh	r3, [r3, #0]
    5c66:	9701      	str	r7, [sp, #4]
    5c68:	ba5b      	rev16	r3, r3
    5c6a:	8053      	strh	r3, [r2, #2]
    5c6c:	2002      	movs	r0, #2
    5c6e:	5628      	ldrsb	r0, [r5, r0]
    5c70:	4669      	mov	r1, sp
    5c72:	2210      	movs	r2, #16
    5c74:	4b05      	ldr	r3, [pc, #20]	; (5c8c <mqtt_socket_resolve_handler+0x50>)
    5c76:	4798      	blx	r3
    5c78:	e002      	b.n	5c80 <mqtt_socket_resolve_handler+0x44>
    5c7a:	3404      	adds	r4, #4
    5c7c:	2c1c      	cmp	r4, #28
    5c7e:	d1e2      	bne.n	5c46 <mqtt_socket_resolve_handler+0xa>
    5c80:	b005      	add	sp, #20
    5c82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5c84:	20000258 	.word	0x20000258
    5c88:	00006f81 	.word	0x00006f81
    5c8c:	00002f15 	.word	0x00002f15

00005c90 <mqtt_connect>:
    5c90:	b5f0      	push	{r4, r5, r6, r7, lr}
    5c92:	1c04      	adds	r4, r0, #0
    5c94:	b089      	sub	sp, #36	; 0x24
    5c96:	1c0d      	adds	r5, r1, #0
    5c98:	2800      	cmp	r0, #0
    5c9a:	d051      	beq.n	5d40 <mqtt_connect+0xb0>
    5c9c:	2900      	cmp	r1, #0
    5c9e:	d04f      	beq.n	5d40 <mqtt_connect+0xb0>
    5ca0:	1c08      	adds	r0, r1, #0
    5ca2:	4b39      	ldr	r3, [pc, #228]	; (5d88 <mqtt_connect+0xf8>)
    5ca4:	4798      	blx	r3
    5ca6:	2840      	cmp	r0, #64	; 0x40
    5ca8:	d84c      	bhi.n	5d44 <mqtt_connect+0xb4>
    5caa:	1c21      	adds	r1, r4, #0
    5cac:	3143      	adds	r1, #67	; 0x43
    5cae:	780b      	ldrb	r3, [r1, #0]
    5cb0:	9101      	str	r1, [sp, #4]
    5cb2:	07db      	lsls	r3, r3, #31
    5cb4:	0fd9      	lsrs	r1, r3, #31
    5cb6:	466a      	mov	r2, sp
    5cb8:	b2ce      	uxtb	r6, r1
    5cba:	1ce0      	adds	r0, r4, #3
    5cbc:	7211      	strb	r1, [r2, #8]
    5cbe:	2e00      	cmp	r6, #0
    5cc0:	d142      	bne.n	5d48 <mqtt_connect+0xb8>
    5cc2:	2701      	movs	r7, #1
    5cc4:	1c29      	adds	r1, r5, #0
    5cc6:	4b31      	ldr	r3, [pc, #196]	; (5d8c <mqtt_connect+0xfc>)
    5cc8:	8027      	strh	r7, [r4, #0]
    5cca:	4798      	blx	r3
    5ccc:	9a01      	ldr	r2, [sp, #4]
    5cce:	2002      	movs	r0, #2
    5cd0:	7813      	ldrb	r3, [r2, #0]
    5cd2:	9901      	ldr	r1, [sp, #4]
    5cd4:	43bb      	bics	r3, r7
    5cd6:	4383      	bics	r3, r0
    5cd8:	22e3      	movs	r2, #227	; 0xe3
    5cda:	4013      	ands	r3, r2
    5cdc:	466a      	mov	r2, sp
    5cde:	700b      	strb	r3, [r1, #0]
    5ce0:	7a12      	ldrb	r2, [r2, #8]
    5ce2:	1c23      	adds	r3, r4, #0
    5ce4:	3348      	adds	r3, #72	; 0x48
    5ce6:	6466      	str	r6, [r4, #68]	; 0x44
    5ce8:	701a      	strb	r2, [r3, #0]
    5cea:	7c9a      	ldrb	r2, [r3, #18]
    5cec:	805e      	strh	r6, [r3, #2]
    5cee:	1e53      	subs	r3, r2, #1
    5cf0:	419a      	sbcs	r2, r3
    5cf2:	b2d2      	uxtb	r2, r2
    5cf4:	1c39      	adds	r1, r7, #0
    5cf6:	4b26      	ldr	r3, [pc, #152]	; (5d90 <mqtt_connect+0x100>)
    5cf8:	4798      	blx	r3
    5cfa:	70a0      	strb	r0, [r4, #2]
    5cfc:	2800      	cmp	r0, #0
    5cfe:	db25      	blt.n	5d4c <mqtt_connect+0xbc>
    5d00:	4b24      	ldr	r3, [pc, #144]	; (5d94 <mqtt_connect+0x104>)
    5d02:	0080      	lsls	r0, r0, #2
    5d04:	50c4      	str	r4, [r0, r3]
    5d06:	1c2b      	adds	r3, r5, #0
    5d08:	781f      	ldrb	r7, [r3, #0]
    5d0a:	2f00      	cmp	r7, #0
    5d0c:	d026      	beq.n	5d5c <mqtt_connect+0xcc>
    5d0e:	2220      	movs	r2, #32
    5d10:	1c39      	adds	r1, r7, #0
    5d12:	4391      	bics	r1, r2
    5d14:	1c0a      	adds	r2, r1, #0
    5d16:	3a41      	subs	r2, #65	; 0x41
    5d18:	b2d2      	uxtb	r2, r2
    5d1a:	3301      	adds	r3, #1
    5d1c:	2a05      	cmp	r2, #5
    5d1e:	d90d      	bls.n	5d3c <mqtt_connect+0xac>
    5d20:	2f3a      	cmp	r7, #58	; 0x3a
    5d22:	d00b      	beq.n	5d3c <mqtt_connect+0xac>
    5d24:	2f2f      	cmp	r7, #47	; 0x2f
    5d26:	d009      	beq.n	5d3c <mqtt_connect+0xac>
    5d28:	2f2e      	cmp	r7, #46	; 0x2e
    5d2a:	d102      	bne.n	5d32 <mqtt_connect+0xa2>
    5d2c:	2e00      	cmp	r6, #0
    5d2e:	d0eb      	beq.n	5d08 <mqtt_connect+0x78>
    5d30:	e00f      	b.n	5d52 <mqtt_connect+0xc2>
    5d32:	2230      	movs	r2, #48	; 0x30
    5d34:	4017      	ands	r7, r2
    5d36:	4297      	cmp	r7, r2
    5d38:	d0e6      	beq.n	5d08 <mqtt_connect+0x78>
    5d3a:	e00a      	b.n	5d52 <mqtt_connect+0xc2>
    5d3c:	2601      	movs	r6, #1
    5d3e:	e7e3      	b.n	5d08 <mqtt_connect+0x78>
    5d40:	2016      	movs	r0, #22
    5d42:	e004      	b.n	5d4e <mqtt_connect+0xbe>
    5d44:	205b      	movs	r0, #91	; 0x5b
    5d46:	e002      	b.n	5d4e <mqtt_connect+0xbe>
    5d48:	2078      	movs	r0, #120	; 0x78
    5d4a:	e000      	b.n	5d4e <mqtt_connect+0xbe>
    5d4c:	201c      	movs	r0, #28
    5d4e:	4240      	negs	r0, r0
    5d50:	e017      	b.n	5d82 <mqtt_connect+0xf2>
    5d52:	1c28      	adds	r0, r5, #0
    5d54:	4b10      	ldr	r3, [pc, #64]	; (5d98 <mqtt_connect+0x108>)
    5d56:	4798      	blx	r3
    5d58:	2000      	movs	r0, #0
    5d5a:	e012      	b.n	5d82 <mqtt_connect+0xf2>
    5d5c:	466a      	mov	r2, sp
    5d5e:	2302      	movs	r3, #2
    5d60:	8213      	strh	r3, [r2, #16]
    5d62:	1c23      	adds	r3, r4, #0
    5d64:	3358      	adds	r3, #88	; 0x58
    5d66:	881b      	ldrh	r3, [r3, #0]
    5d68:	1c28      	adds	r0, r5, #0
    5d6a:	ba5b      	rev16	r3, r3
    5d6c:	8253      	strh	r3, [r2, #18]
    5d6e:	4b0b      	ldr	r3, [pc, #44]	; (5d9c <mqtt_connect+0x10c>)
    5d70:	4798      	blx	r3
    5d72:	9005      	str	r0, [sp, #20]
    5d74:	2002      	movs	r0, #2
    5d76:	5620      	ldrsb	r0, [r4, r0]
    5d78:	a904      	add	r1, sp, #16
    5d7a:	2210      	movs	r2, #16
    5d7c:	4b08      	ldr	r3, [pc, #32]	; (5da0 <mqtt_connect+0x110>)
    5d7e:	4798      	blx	r3
    5d80:	1c38      	adds	r0, r7, #0
    5d82:	b009      	add	sp, #36	; 0x24
    5d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5d86:	46c0      	nop			; (mov r8, r8)
    5d88:	00006fa5 	.word	0x00006fa5
    5d8c:	00006f95 	.word	0x00006f95
    5d90:	00002d91 	.word	0x00002d91
    5d94:	20000258 	.word	0x20000258
    5d98:	000031d9 	.word	0x000031d9
    5d9c:	0000316d 	.word	0x0000316d
    5da0:	00002f15 	.word	0x00002f15

00005da4 <mqtt_connect_broker>:
    5da4:	b5f0      	push	{r4, r5, r6, r7, lr}
    5da6:	b095      	sub	sp, #84	; 0x54
    5da8:	af02      	add	r7, sp, #8
    5daa:	617b      	str	r3, [r7, #20]
    5dac:	1c3b      	adds	r3, r7, #0
    5dae:	3370      	adds	r3, #112	; 0x70
    5db0:	781b      	ldrb	r3, [r3, #0]
    5db2:	1c05      	adds	r5, r0, #0
    5db4:	60fb      	str	r3, [r7, #12]
    5db6:	1c3b      	adds	r3, r7, #0
    5db8:	3374      	adds	r3, #116	; 0x74
    5dba:	781b      	ldrb	r3, [r3, #0]
    5dbc:	6139      	str	r1, [r7, #16]
    5dbe:	61fa      	str	r2, [r7, #28]
    5dc0:	60bb      	str	r3, [r7, #8]
    5dc2:	2800      	cmp	r0, #0
    5dc4:	d101      	bne.n	5dca <mqtt_connect_broker+0x26>
    5dc6:	2016      	movs	r0, #22
    5dc8:	e129      	b.n	601e <mqtt_connect_broker+0x27a>
    5dca:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
    5dcc:	4668      	mov	r0, sp
    5dce:	3307      	adds	r3, #7
    5dd0:	08db      	lsrs	r3, r3, #3
    5dd2:	00db      	lsls	r3, r3, #3
    5dd4:	1ac0      	subs	r0, r0, r3
    5dd6:	4685      	mov	sp, r0
    5dd8:	ac02      	add	r4, sp, #8
    5dda:	607c      	str	r4, [r7, #4]
    5ddc:	6e3c      	ldr	r4, [r7, #96]	; 0x60
    5dde:	2c00      	cmp	r4, #0
    5de0:	d0f1      	beq.n	5dc6 <mqtt_connect_broker+0x22>
    5de2:	1c2b      	adds	r3, r5, #0
    5de4:	3343      	adds	r3, #67	; 0x43
    5de6:	781b      	ldrb	r3, [r3, #0]
    5de8:	07d8      	lsls	r0, r3, #31
    5dea:	d400      	bmi.n	5dee <mqtt_connect_broker+0x4a>
    5dec:	e112      	b.n	6014 <mqtt_connect_broker+0x270>
    5dee:	079a      	lsls	r2, r3, #30
    5df0:	d500      	bpl.n	5df4 <mqtt_connect_broker+0x50>
    5df2:	e111      	b.n	6018 <mqtt_connect_broker+0x274>
    5df4:	071c      	lsls	r4, r3, #28
    5df6:	d40b      	bmi.n	5e10 <mqtt_connect_broker+0x6c>
    5df8:	4e8b      	ldr	r6, [pc, #556]	; (6028 <mqtt_connect_broker+0x284>)
    5dfa:	6e38      	ldr	r0, [r7, #96]	; 0x60
    5dfc:	47b0      	blx	r6
    5dfe:	1c03      	adds	r3, r0, #0
    5e00:	61b8      	str	r0, [r7, #24]
    5e02:	69f8      	ldr	r0, [r7, #28]
    5e04:	330e      	adds	r3, #14
    5e06:	1c34      	adds	r4, r6, #0
    5e08:	2800      	cmp	r0, #0
    5e0a:	d113      	bne.n	5e34 <mqtt_connect_broker+0x90>
    5e0c:	1c1e      	adds	r6, r3, #0
    5e0e:	e01d      	b.n	5e4c <mqtt_connect_broker+0xa8>
    5e10:	1c2b      	adds	r3, r5, #0
    5e12:	3370      	adds	r3, #112	; 0x70
    5e14:	781b      	ldrb	r3, [r3, #0]
    5e16:	2b00      	cmp	r3, #0
    5e18:	d000      	beq.n	5e1c <mqtt_connect_broker+0x78>
    5e1a:	e0ff      	b.n	601c <mqtt_connect_broker+0x278>
    5e1c:	1c2b      	adds	r3, r5, #0
    5e1e:	3343      	adds	r3, #67	; 0x43
    5e20:	781b      	ldrb	r3, [r3, #0]
    5e22:	071a      	lsls	r2, r3, #28
    5e24:	d5e8      	bpl.n	5df8 <mqtt_connect_broker+0x54>
    5e26:	4b81      	ldr	r3, [pc, #516]	; (602c <mqtt_connect_broker+0x288>)
    5e28:	2000      	movs	r0, #0
    5e2a:	4798      	blx	r3
    5e2c:	6de8      	ldr	r0, [r5, #92]	; 0x5c
    5e2e:	4b80      	ldr	r3, [pc, #512]	; (6030 <mqtt_connect_broker+0x28c>)
    5e30:	4798      	blx	r3
    5e32:	e7f3      	b.n	5e1c <mqtt_connect_broker+0x78>
    5e34:	69f8      	ldr	r0, [r7, #28]
    5e36:	47b0      	blx	r6
    5e38:	69be      	ldr	r6, [r7, #24]
    5e3a:	697b      	ldr	r3, [r7, #20]
    5e3c:	3610      	adds	r6, #16
    5e3e:	1836      	adds	r6, r6, r0
    5e40:	2b00      	cmp	r3, #0
    5e42:	d003      	beq.n	5e4c <mqtt_connect_broker+0xa8>
    5e44:	1c18      	adds	r0, r3, #0
    5e46:	47a0      	blx	r4
    5e48:	3602      	adds	r6, #2
    5e4a:	1836      	adds	r6, r6, r0
    5e4c:	6e78      	ldr	r0, [r7, #100]	; 0x64
    5e4e:	2800      	cmp	r0, #0
    5e50:	d007      	beq.n	5e62 <mqtt_connect_broker+0xbe>
    5e52:	47a0      	blx	r4
    5e54:	3602      	adds	r6, #2
    5e56:	6efc      	ldr	r4, [r7, #108]	; 0x6c
    5e58:	1830      	adds	r0, r6, r0
    5e5a:	1906      	adds	r6, r0, r4
    5e5c:	2c00      	cmp	r4, #0
    5e5e:	d100      	bne.n	5e62 <mqtt_connect_broker+0xbe>
    5e60:	1c06      	adds	r6, r0, #0
    5e62:	69fc      	ldr	r4, [r7, #28]
    5e64:	2c00      	cmp	r4, #0
    5e66:	d006      	beq.n	5e76 <mqtt_connect_broker+0xd2>
    5e68:	24c0      	movs	r4, #192	; 0xc0
    5e6a:	61bc      	str	r4, [r7, #24]
    5e6c:	697c      	ldr	r4, [r7, #20]
    5e6e:	2c00      	cmp	r4, #0
    5e70:	d103      	bne.n	5e7a <mqtt_connect_broker+0xd6>
    5e72:	2480      	movs	r4, #128	; 0x80
    5e74:	e000      	b.n	5e78 <mqtt_connect_broker+0xd4>
    5e76:	69fc      	ldr	r4, [r7, #28]
    5e78:	61bc      	str	r4, [r7, #24]
    5e7a:	6e7c      	ldr	r4, [r7, #100]	; 0x64
    5e7c:	2c00      	cmp	r4, #0
    5e7e:	d00f      	beq.n	5ea0 <mqtt_connect_broker+0xfc>
    5e80:	68bc      	ldr	r4, [r7, #8]
    5e82:	2c00      	cmp	r4, #0
    5e84:	d003      	beq.n	5e8e <mqtt_connect_broker+0xea>
    5e86:	69bc      	ldr	r4, [r7, #24]
    5e88:	2320      	movs	r3, #32
    5e8a:	431c      	orrs	r4, r3
    5e8c:	61bc      	str	r4, [r7, #24]
    5e8e:	68fc      	ldr	r4, [r7, #12]
    5e90:	2303      	movs	r3, #3
    5e92:	4023      	ands	r3, r4
    5e94:	00db      	lsls	r3, r3, #3
    5e96:	69bc      	ldr	r4, [r7, #24]
    5e98:	2204      	movs	r2, #4
    5e9a:	4313      	orrs	r3, r2
    5e9c:	431c      	orrs	r4, r3
    5e9e:	61bc      	str	r4, [r7, #24]
    5ea0:	693c      	ldr	r4, [r7, #16]
    5ea2:	2c00      	cmp	r4, #0
    5ea4:	d003      	beq.n	5eae <mqtt_connect_broker+0x10a>
    5ea6:	69bc      	ldr	r4, [r7, #24]
    5ea8:	2302      	movs	r3, #2
    5eaa:	431c      	orrs	r4, r3
    5eac:	61bc      	str	r4, [r7, #24]
    5eae:	1c2b      	adds	r3, r5, #0
    5eb0:	3343      	adds	r3, #67	; 0x43
    5eb2:	781a      	ldrb	r2, [r3, #0]
    5eb4:	2108      	movs	r1, #8
    5eb6:	430a      	orrs	r2, r1
    5eb8:	701a      	strb	r2, [r3, #0]
    5eba:	1c38      	adds	r0, r7, #0
    5ebc:	9500      	str	r5, [sp, #0]
    5ebe:	3020      	adds	r0, #32
    5ec0:	6879      	ldr	r1, [r7, #4]
    5ec2:	4b5c      	ldr	r3, [pc, #368]	; (6034 <mqtt_connect_broker+0x290>)
    5ec4:	6eea      	ldr	r2, [r5, #108]	; 0x6c
    5ec6:	4c5c      	ldr	r4, [pc, #368]	; (6038 <mqtt_connect_broker+0x294>)
    5ec8:	47a0      	blx	r4
    5eca:	1c38      	adds	r0, r7, #0
    5ecc:	3020      	adds	r0, #32
    5ece:	2110      	movs	r1, #16
    5ed0:	4b5a      	ldr	r3, [pc, #360]	; (603c <mqtt_connect_broker+0x298>)
    5ed2:	4798      	blx	r3
    5ed4:	2e80      	cmp	r6, #128	; 0x80
    5ed6:	dd09      	ble.n	5eec <mqtt_connect_broker+0x148>
    5ed8:	2180      	movs	r1, #128	; 0x80
    5eda:	4249      	negs	r1, r1
    5edc:	4331      	orrs	r1, r6
    5ede:	1c38      	adds	r0, r7, #0
    5ee0:	b249      	sxtb	r1, r1
    5ee2:	3020      	adds	r0, #32
    5ee4:	4c55      	ldr	r4, [pc, #340]	; (603c <mqtt_connect_broker+0x298>)
    5ee6:	47a0      	blx	r4
    5ee8:	11f6      	asrs	r6, r6, #7
    5eea:	e7f3      	b.n	5ed4 <mqtt_connect_broker+0x130>
    5eec:	4b54      	ldr	r3, [pc, #336]	; (6040 <mqtt_connect_broker+0x29c>)
    5eee:	401e      	ands	r6, r3
    5ef0:	d504      	bpl.n	5efc <mqtt_connect_broker+0x158>
    5ef2:	2380      	movs	r3, #128	; 0x80
    5ef4:	3e01      	subs	r6, #1
    5ef6:	425b      	negs	r3, r3
    5ef8:	431e      	orrs	r6, r3
    5efa:	3601      	adds	r6, #1
    5efc:	1c38      	adds	r0, r7, #0
    5efe:	b271      	sxtb	r1, r6
    5f00:	3020      	adds	r0, #32
    5f02:	4c4e      	ldr	r4, [pc, #312]	; (603c <mqtt_connect_broker+0x298>)
    5f04:	47a0      	blx	r4
    5f06:	1c38      	adds	r0, r7, #0
    5f08:	4c4e      	ldr	r4, [pc, #312]	; (6044 <mqtt_connect_broker+0x2a0>)
    5f0a:	3020      	adds	r0, #32
    5f0c:	2106      	movs	r1, #6
    5f0e:	47a0      	blx	r4
    5f10:	1c38      	adds	r0, r7, #0
    5f12:	4b4d      	ldr	r3, [pc, #308]	; (6048 <mqtt_connect_broker+0x2a4>)
    5f14:	3020      	adds	r0, #32
    5f16:	494d      	ldr	r1, [pc, #308]	; (604c <mqtt_connect_broker+0x2a8>)
    5f18:	2206      	movs	r2, #6
    5f1a:	4798      	blx	r3
    5f1c:	1c38      	adds	r0, r7, #0
    5f1e:	3020      	adds	r0, #32
    5f20:	2103      	movs	r1, #3
    5f22:	4a46      	ldr	r2, [pc, #280]	; (603c <mqtt_connect_broker+0x298>)
    5f24:	4790      	blx	r2
    5f26:	69bb      	ldr	r3, [r7, #24]
    5f28:	1c38      	adds	r0, r7, #0
    5f2a:	4a44      	ldr	r2, [pc, #272]	; (603c <mqtt_connect_broker+0x298>)
    5f2c:	b259      	sxtb	r1, r3
    5f2e:	3020      	adds	r0, #32
    5f30:	4790      	blx	r2
    5f32:	1c2b      	adds	r3, r5, #0
    5f34:	3360      	adds	r3, #96	; 0x60
    5f36:	2000      	movs	r0, #0
    5f38:	5e19      	ldrsh	r1, [r3, r0]
    5f3a:	1c38      	adds	r0, r7, #0
    5f3c:	3020      	adds	r0, #32
    5f3e:	47a0      	blx	r4
    5f40:	4e39      	ldr	r6, [pc, #228]	; (6028 <mqtt_connect_broker+0x284>)
    5f42:	6e38      	ldr	r0, [r7, #96]	; 0x60
    5f44:	47b0      	blx	r6
    5f46:	b201      	sxth	r1, r0
    5f48:	1c38      	adds	r0, r7, #0
    5f4a:	3020      	adds	r0, #32
    5f4c:	47a0      	blx	r4
    5f4e:	6e38      	ldr	r0, [r7, #96]	; 0x60
    5f50:	47b0      	blx	r6
    5f52:	1c02      	adds	r2, r0, #0
    5f54:	1c38      	adds	r0, r7, #0
    5f56:	3020      	adds	r0, #32
    5f58:	6e39      	ldr	r1, [r7, #96]	; 0x60
    5f5a:	4b3b      	ldr	r3, [pc, #236]	; (6048 <mqtt_connect_broker+0x2a4>)
    5f5c:	4798      	blx	r3
    5f5e:	6e78      	ldr	r0, [r7, #100]	; 0x64
    5f60:	2800      	cmp	r0, #0
    5f62:	d015      	beq.n	5f90 <mqtt_connect_broker+0x1ec>
    5f64:	47b0      	blx	r6
    5f66:	b201      	sxth	r1, r0
    5f68:	1c38      	adds	r0, r7, #0
    5f6a:	3020      	adds	r0, #32
    5f6c:	47a0      	blx	r4
    5f6e:	6e78      	ldr	r0, [r7, #100]	; 0x64
    5f70:	47b0      	blx	r6
    5f72:	1c02      	adds	r2, r0, #0
    5f74:	1c38      	adds	r0, r7, #0
    5f76:	4c34      	ldr	r4, [pc, #208]	; (6048 <mqtt_connect_broker+0x2a4>)
    5f78:	3020      	adds	r0, #32
    5f7a:	6e79      	ldr	r1, [r7, #100]	; 0x64
    5f7c:	47a0      	blx	r4
    5f7e:	6ebc      	ldr	r4, [r7, #104]	; 0x68
    5f80:	2c00      	cmp	r4, #0
    5f82:	d005      	beq.n	5f90 <mqtt_connect_broker+0x1ec>
    5f84:	1c38      	adds	r0, r7, #0
    5f86:	1c21      	adds	r1, r4, #0
    5f88:	3020      	adds	r0, #32
    5f8a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    5f8c:	4c2e      	ldr	r4, [pc, #184]	; (6048 <mqtt_connect_broker+0x2a4>)
    5f8e:	47a0      	blx	r4
    5f90:	69fc      	ldr	r4, [r7, #28]
    5f92:	2c00      	cmp	r4, #0
    5f94:	d01f      	beq.n	5fd6 <mqtt_connect_broker+0x232>
    5f96:	4e24      	ldr	r6, [pc, #144]	; (6028 <mqtt_connect_broker+0x284>)
    5f98:	1c20      	adds	r0, r4, #0
    5f9a:	47b0      	blx	r6
    5f9c:	b201      	sxth	r1, r0
    5f9e:	1c38      	adds	r0, r7, #0
    5fa0:	3020      	adds	r0, #32
    5fa2:	4c28      	ldr	r4, [pc, #160]	; (6044 <mqtt_connect_broker+0x2a0>)
    5fa4:	47a0      	blx	r4
    5fa6:	69f8      	ldr	r0, [r7, #28]
    5fa8:	47b0      	blx	r6
    5faa:	1c02      	adds	r2, r0, #0
    5fac:	1c38      	adds	r0, r7, #0
    5fae:	3020      	adds	r0, #32
    5fb0:	69f9      	ldr	r1, [r7, #28]
    5fb2:	4c25      	ldr	r4, [pc, #148]	; (6048 <mqtt_connect_broker+0x2a4>)
    5fb4:	47a0      	blx	r4
    5fb6:	6978      	ldr	r0, [r7, #20]
    5fb8:	2800      	cmp	r0, #0
    5fba:	d00c      	beq.n	5fd6 <mqtt_connect_broker+0x232>
    5fbc:	47b0      	blx	r6
    5fbe:	b201      	sxth	r1, r0
    5fc0:	1c38      	adds	r0, r7, #0
    5fc2:	4a20      	ldr	r2, [pc, #128]	; (6044 <mqtt_connect_broker+0x2a0>)
    5fc4:	3020      	adds	r0, #32
    5fc6:	4790      	blx	r2
    5fc8:	6978      	ldr	r0, [r7, #20]
    5fca:	47b0      	blx	r6
    5fcc:	1c02      	adds	r2, r0, #0
    5fce:	1c38      	adds	r0, r7, #0
    5fd0:	3020      	adds	r0, #32
    5fd2:	6979      	ldr	r1, [r7, #20]
    5fd4:	47a0      	blx	r4
    5fd6:	1c38      	adds	r0, r7, #0
    5fd8:	1c2c      	adds	r4, r5, #0
    5fda:	3020      	adds	r0, #32
    5fdc:	4b1c      	ldr	r3, [pc, #112]	; (6050 <mqtt_connect_broker+0x2ac>)
    5fde:	3443      	adds	r4, #67	; 0x43
    5fe0:	4798      	blx	r3
    5fe2:	7821      	ldrb	r1, [r4, #0]
    5fe4:	0789      	lsls	r1, r1, #30
    5fe6:	0fc9      	lsrs	r1, r1, #31
    5fe8:	2901      	cmp	r1, #1
    5fea:	d10b      	bne.n	6004 <mqtt_connect_broker+0x260>
    5fec:	6cea      	ldr	r2, [r5, #76]	; 0x4c
    5fee:	2a00      	cmp	r2, #0
    5ff0:	d108      	bne.n	6004 <mqtt_connect_broker+0x260>
    5ff2:	6d6b      	ldr	r3, [r5, #84]	; 0x54
    5ff4:	2b00      	cmp	r3, #0
    5ff6:	d005      	beq.n	6004 <mqtt_connect_broker+0x260>
    5ff8:	2034      	movs	r0, #52	; 0x34
    5ffa:	55c2      	strb	r2, [r0, r7]
    5ffc:	1c3a      	adds	r2, r7, #0
    5ffe:	1c28      	adds	r0, r5, #0
    6000:	3234      	adds	r2, #52	; 0x34
    6002:	4798      	blx	r3
    6004:	7823      	ldrb	r3, [r4, #0]
    6006:	2202      	movs	r2, #2
    6008:	4313      	orrs	r3, r2
    600a:	2208      	movs	r2, #8
    600c:	4393      	bics	r3, r2
    600e:	7023      	strb	r3, [r4, #0]
    6010:	2000      	movs	r0, #0
    6012:	e005      	b.n	6020 <mqtt_connect_broker+0x27c>
    6014:	2080      	movs	r0, #128	; 0x80
    6016:	e002      	b.n	601e <mqtt_connect_broker+0x27a>
    6018:	2078      	movs	r0, #120	; 0x78
    601a:	e000      	b.n	601e <mqtt_connect_broker+0x27a>
    601c:	200b      	movs	r0, #11
    601e:	4240      	negs	r0, r0
    6020:	46bd      	mov	sp, r7
    6022:	b013      	add	sp, #76	; 0x4c
    6024:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6026:	46c0      	nop			; (mov r8, r8)
    6028:	00006fa5 	.word	0x00006fa5
    602c:	00001241 	.word	0x00001241
    6030:	00005599 	.word	0x00005599
    6034:	00005b1d 	.word	0x00005b1d
    6038:	000053b9 	.word	0x000053b9
    603c:	000053e5 	.word	0x000053e5
    6040:	8000007f 	.word	0x8000007f
    6044:	0000540d 	.word	0x0000540d
    6048:	00005425 	.word	0x00005425
    604c:	00009150 	.word	0x00009150
    6050:	000053c9 	.word	0x000053c9

00006054 <mqtt_subscribe>:
    6054:	b5f0      	push	{r4, r5, r6, r7, lr}
    6056:	b08d      	sub	sp, #52	; 0x34
    6058:	af02      	add	r7, sp, #8
    605a:	1c04      	adds	r4, r0, #0
    605c:	60b9      	str	r1, [r7, #8]
    605e:	607a      	str	r2, [r7, #4]
    6060:	d101      	bne.n	6066 <mqtt_subscribe+0x12>
    6062:	2016      	movs	r0, #22
    6064:	e086      	b.n	6174 <mqtt_subscribe+0x120>
    6066:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
    6068:	466a      	mov	r2, sp
    606a:	3307      	adds	r3, #7
    606c:	08db      	lsrs	r3, r3, #3
    606e:	00db      	lsls	r3, r3, #3
    6070:	1ad2      	subs	r2, r2, r3
    6072:	4695      	mov	sp, r2
    6074:	ad02      	add	r5, sp, #8
    6076:	603d      	str	r5, [r7, #0]
    6078:	68bd      	ldr	r5, [r7, #8]
    607a:	2d00      	cmp	r5, #0
    607c:	d0f1      	beq.n	6062 <mqtt_subscribe+0xe>
    607e:	687d      	ldr	r5, [r7, #4]
    6080:	2d02      	cmp	r5, #2
    6082:	d8ee      	bhi.n	6062 <mqtt_subscribe+0xe>
    6084:	1c05      	adds	r5, r0, #0
    6086:	3543      	adds	r5, #67	; 0x43
    6088:	782b      	ldrb	r3, [r5, #0]
    608a:	079a      	lsls	r2, r3, #30
    608c:	d56f      	bpl.n	616e <mqtt_subscribe+0x11a>
    608e:	071a      	lsls	r2, r3, #28
    6090:	d41a      	bmi.n	60c8 <mqtt_subscribe+0x74>
    6092:	68b8      	ldr	r0, [r7, #8]
    6094:	4d39      	ldr	r5, [pc, #228]	; (617c <mqtt_subscribe+0x128>)
    6096:	47a8      	blx	r5
    6098:	1c25      	adds	r5, r4, #0
    609a:	3543      	adds	r5, #67	; 0x43
    609c:	782b      	ldrb	r3, [r5, #0]
    609e:	2208      	movs	r2, #8
    60a0:	4313      	orrs	r3, r2
    60a2:	702b      	strb	r3, [r5, #0]
    60a4:	60fd      	str	r5, [r7, #12]
    60a6:	1d46      	adds	r6, r0, #5
    60a8:	9400      	str	r4, [sp, #0]
    60aa:	1c38      	adds	r0, r7, #0
    60ac:	3014      	adds	r0, #20
    60ae:	6839      	ldr	r1, [r7, #0]
    60b0:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
    60b2:	4b33      	ldr	r3, [pc, #204]	; (6180 <mqtt_subscribe+0x12c>)
    60b4:	4d33      	ldr	r5, [pc, #204]	; (6184 <mqtt_subscribe+0x130>)
    60b6:	47a8      	blx	r5
    60b8:	1c38      	adds	r0, r7, #0
    60ba:	217e      	movs	r1, #126	; 0x7e
    60bc:	3014      	adds	r0, #20
    60be:	4249      	negs	r1, r1
    60c0:	4b31      	ldr	r3, [pc, #196]	; (6188 <mqtt_subscribe+0x134>)
    60c2:	4798      	blx	r3
    60c4:	4d2d      	ldr	r5, [pc, #180]	; (617c <mqtt_subscribe+0x128>)
    60c6:	e00e      	b.n	60e6 <mqtt_subscribe+0x92>
    60c8:	1c03      	adds	r3, r0, #0
    60ca:	3370      	adds	r3, #112	; 0x70
    60cc:	781b      	ldrb	r3, [r3, #0]
    60ce:	2b00      	cmp	r3, #0
    60d0:	d14f      	bne.n	6172 <mqtt_subscribe+0x11e>
    60d2:	782b      	ldrb	r3, [r5, #0]
    60d4:	071a      	lsls	r2, r3, #28
    60d6:	d5dc      	bpl.n	6092 <mqtt_subscribe+0x3e>
    60d8:	4b2c      	ldr	r3, [pc, #176]	; (618c <mqtt_subscribe+0x138>)
    60da:	2000      	movs	r0, #0
    60dc:	4798      	blx	r3
    60de:	6de0      	ldr	r0, [r4, #92]	; 0x5c
    60e0:	4b2b      	ldr	r3, [pc, #172]	; (6190 <mqtt_subscribe+0x13c>)
    60e2:	4798      	blx	r3
    60e4:	e7f5      	b.n	60d2 <mqtt_subscribe+0x7e>
    60e6:	4b28      	ldr	r3, [pc, #160]	; (6188 <mqtt_subscribe+0x134>)
    60e8:	2e80      	cmp	r6, #128	; 0x80
    60ea:	dd08      	ble.n	60fe <mqtt_subscribe+0xaa>
    60ec:	2180      	movs	r1, #128	; 0x80
    60ee:	4249      	negs	r1, r1
    60f0:	4331      	orrs	r1, r6
    60f2:	1c38      	adds	r0, r7, #0
    60f4:	b249      	sxtb	r1, r1
    60f6:	3014      	adds	r0, #20
    60f8:	4798      	blx	r3
    60fa:	11f6      	asrs	r6, r6, #7
    60fc:	e7f3      	b.n	60e6 <mqtt_subscribe+0x92>
    60fe:	4925      	ldr	r1, [pc, #148]	; (6194 <mqtt_subscribe+0x140>)
    6100:	4031      	ands	r1, r6
    6102:	d504      	bpl.n	610e <mqtt_subscribe+0xba>
    6104:	2280      	movs	r2, #128	; 0x80
    6106:	3901      	subs	r1, #1
    6108:	4252      	negs	r2, r2
    610a:	4311      	orrs	r1, r2
    610c:	3101      	adds	r1, #1
    610e:	1c38      	adds	r0, r7, #0
    6110:	b249      	sxtb	r1, r1
    6112:	3014      	adds	r0, #20
    6114:	4798      	blx	r3
    6116:	8821      	ldrh	r1, [r4, #0]
    6118:	1c38      	adds	r0, r7, #0
    611a:	1c4b      	adds	r3, r1, #1
    611c:	8023      	strh	r3, [r4, #0]
    611e:	b209      	sxth	r1, r1
    6120:	3014      	adds	r0, #20
    6122:	4e1d      	ldr	r6, [pc, #116]	; (6198 <mqtt_subscribe+0x144>)
    6124:	47b0      	blx	r6
    6126:	8823      	ldrh	r3, [r4, #0]
    6128:	2b00      	cmp	r3, #0
    612a:	d101      	bne.n	6130 <mqtt_subscribe+0xdc>
    612c:	2301      	movs	r3, #1
    612e:	8023      	strh	r3, [r4, #0]
    6130:	68b8      	ldr	r0, [r7, #8]
    6132:	47a8      	blx	r5
    6134:	b201      	sxth	r1, r0
    6136:	1c38      	adds	r0, r7, #0
    6138:	3014      	adds	r0, #20
    613a:	47b0      	blx	r6
    613c:	68b8      	ldr	r0, [r7, #8]
    613e:	47a8      	blx	r5
    6140:	1c02      	adds	r2, r0, #0
    6142:	1c38      	adds	r0, r7, #0
    6144:	3014      	adds	r0, #20
    6146:	68b9      	ldr	r1, [r7, #8]
    6148:	4b14      	ldr	r3, [pc, #80]	; (619c <mqtt_subscribe+0x148>)
    614a:	4798      	blx	r3
    614c:	687d      	ldr	r5, [r7, #4]
    614e:	1c38      	adds	r0, r7, #0
    6150:	b269      	sxtb	r1, r5
    6152:	3014      	adds	r0, #20
    6154:	4b0c      	ldr	r3, [pc, #48]	; (6188 <mqtt_subscribe+0x134>)
    6156:	4798      	blx	r3
    6158:	1c38      	adds	r0, r7, #0
    615a:	3014      	adds	r0, #20
    615c:	4b10      	ldr	r3, [pc, #64]	; (61a0 <mqtt_subscribe+0x14c>)
    615e:	4798      	blx	r3
    6160:	68fd      	ldr	r5, [r7, #12]
    6162:	2208      	movs	r2, #8
    6164:	782b      	ldrb	r3, [r5, #0]
    6166:	2000      	movs	r0, #0
    6168:	4393      	bics	r3, r2
    616a:	702b      	strb	r3, [r5, #0]
    616c:	e003      	b.n	6176 <mqtt_subscribe+0x122>
    616e:	2080      	movs	r0, #128	; 0x80
    6170:	e000      	b.n	6174 <mqtt_subscribe+0x120>
    6172:	200b      	movs	r0, #11
    6174:	4240      	negs	r0, r0
    6176:	46bd      	mov	sp, r7
    6178:	b00b      	add	sp, #44	; 0x2c
    617a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    617c:	00006fa5 	.word	0x00006fa5
    6180:	00005b1d 	.word	0x00005b1d
    6184:	000053b9 	.word	0x000053b9
    6188:	000053e5 	.word	0x000053e5
    618c:	00001241 	.word	0x00001241
    6190:	00005599 	.word	0x00005599
    6194:	8000007f 	.word	0x8000007f
    6198:	0000540d 	.word	0x0000540d
    619c:	00005425 	.word	0x00005425
    61a0:	000053c9 	.word	0x000053c9

000061a4 <_mqtt_ping>:
    61a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    61a6:	23c0      	movs	r3, #192	; 0xc0
    61a8:	a901      	add	r1, sp, #4
    61aa:	2500      	movs	r5, #0
    61ac:	700b      	strb	r3, [r1, #0]
    61ae:	704d      	strb	r5, [r1, #1]
    61b0:	42a8      	cmp	r0, r5
    61b2:	d019      	beq.n	61e8 <_mqtt_ping+0x44>
    61b4:	1c04      	adds	r4, r0, #0
    61b6:	3443      	adds	r4, #67	; 0x43
    61b8:	7823      	ldrb	r3, [r4, #0]
    61ba:	079a      	lsls	r2, r3, #30
    61bc:	d516      	bpl.n	61ec <_mqtt_ping+0x48>
    61be:	071a      	lsls	r2, r3, #28
    61c0:	d416      	bmi.n	61f0 <_mqtt_ping+0x4c>
    61c2:	2608      	movs	r6, #8
    61c4:	4333      	orrs	r3, r6
    61c6:	7023      	strb	r3, [r4, #0]
    61c8:	7880      	ldrb	r0, [r0, #2]
    61ca:	1c2b      	adds	r3, r5, #0
    61cc:	b240      	sxtb	r0, r0
    61ce:	2202      	movs	r2, #2
    61d0:	4f09      	ldr	r7, [pc, #36]	; (61f8 <_mqtt_ping+0x54>)
    61d2:	47b8      	blx	r7
    61d4:	1c2b      	adds	r3, r5, #0
    61d6:	42a8      	cmp	r0, r5
    61d8:	da0c      	bge.n	61f4 <_mqtt_ping+0x50>
    61da:	7823      	ldrb	r3, [r4, #0]
    61dc:	43b3      	bics	r3, r6
    61de:	7023      	strb	r3, [r4, #0]
    61e0:	4b06      	ldr	r3, [pc, #24]	; (61fc <_mqtt_ping+0x58>)
    61e2:	4798      	blx	r3
    61e4:	1c03      	adds	r3, r0, #0
    61e6:	e005      	b.n	61f4 <_mqtt_ping+0x50>
    61e8:	2316      	movs	r3, #22
    61ea:	e002      	b.n	61f2 <_mqtt_ping+0x4e>
    61ec:	2380      	movs	r3, #128	; 0x80
    61ee:	e000      	b.n	61f2 <_mqtt_ping+0x4e>
    61f0:	230b      	movs	r3, #11
    61f2:	425b      	negs	r3, r3
    61f4:	1c18      	adds	r0, r3, #0
    61f6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    61f8:	00002fa5 	.word	0x00002fa5
    61fc:	00005acd 	.word	0x00005acd

00006200 <mqtt_timer_callback>:
    6200:	b570      	push	{r4, r5, r6, lr}
    6202:	1c05      	adds	r5, r0, #0
    6204:	b086      	sub	sp, #24
    6206:	1c0e      	adds	r6, r1, #0
    6208:	1c14      	adds	r4, r2, #0
    620a:	2800      	cmp	r0, #0
    620c:	d012      	beq.n	6234 <mqtt_timer_callback+0x34>
    620e:	2a00      	cmp	r2, #0
    6210:	d010      	beq.n	6234 <mqtt_timer_callback+0x34>
    6212:	1c10      	adds	r0, r2, #0
    6214:	4b08      	ldr	r3, [pc, #32]	; (6238 <mqtt_timer_callback+0x38>)
    6216:	4798      	blx	r3
    6218:	2800      	cmp	r0, #0
    621a:	da04      	bge.n	6226 <mqtt_timer_callback+0x26>
    621c:	1c28      	adds	r0, r5, #0
    621e:	1c31      	adds	r1, r6, #0
    6220:	2200      	movs	r2, #0
    6222:	4b06      	ldr	r3, [pc, #24]	; (623c <mqtt_timer_callback+0x3c>)
    6224:	e005      	b.n	6232 <mqtt_timer_callback+0x32>
    6226:	6d63      	ldr	r3, [r4, #84]	; 0x54
    6228:	2b00      	cmp	r3, #0
    622a:	d003      	beq.n	6234 <mqtt_timer_callback+0x34>
    622c:	1c20      	adds	r0, r4, #0
    622e:	2107      	movs	r1, #7
    6230:	aa01      	add	r2, sp, #4
    6232:	4798      	blx	r3
    6234:	b006      	add	sp, #24
    6236:	bd70      	pop	{r4, r5, r6, pc}
    6238:	000061a5 	.word	0x000061a5
    623c:	0000555d 	.word	0x0000555d

00006240 <_mqtt_puback>:
    6240:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6242:	2302      	movs	r3, #2
    6244:	ac01      	add	r4, sp, #4
    6246:	2700      	movs	r7, #0
    6248:	7063      	strb	r3, [r4, #1]
    624a:	42b8      	cmp	r0, r7
    624c:	d01e      	beq.n	628c <_mqtt_puback+0x4c>
    624e:	1c05      	adds	r5, r0, #0
    6250:	3543      	adds	r5, #67	; 0x43
    6252:	782b      	ldrb	r3, [r5, #0]
    6254:	079e      	lsls	r6, r3, #30
    6256:	d51b      	bpl.n	6290 <_mqtt_puback+0x50>
    6258:	071e      	lsls	r6, r3, #28
    625a:	d41b      	bmi.n	6294 <_mqtt_puback+0x54>
    625c:	2608      	movs	r6, #8
    625e:	4333      	orrs	r3, r6
    6260:	702b      	strb	r3, [r5, #0]
    6262:	7880      	ldrb	r0, [r0, #2]
    6264:	7021      	strb	r1, [r4, #0]
    6266:	0a11      	lsrs	r1, r2, #8
    6268:	70a1      	strb	r1, [r4, #2]
    626a:	70e2      	strb	r2, [r4, #3]
    626c:	1c21      	adds	r1, r4, #0
    626e:	1c3b      	adds	r3, r7, #0
    6270:	b240      	sxtb	r0, r0
    6272:	2204      	movs	r2, #4
    6274:	4c09      	ldr	r4, [pc, #36]	; (629c <_mqtt_puback+0x5c>)
    6276:	47a0      	blx	r4
    6278:	1c3b      	adds	r3, r7, #0
    627a:	42b8      	cmp	r0, r7
    627c:	da0c      	bge.n	6298 <_mqtt_puback+0x58>
    627e:	782b      	ldrb	r3, [r5, #0]
    6280:	43b3      	bics	r3, r6
    6282:	702b      	strb	r3, [r5, #0]
    6284:	4b06      	ldr	r3, [pc, #24]	; (62a0 <_mqtt_puback+0x60>)
    6286:	4798      	blx	r3
    6288:	1c03      	adds	r3, r0, #0
    628a:	e005      	b.n	6298 <_mqtt_puback+0x58>
    628c:	2316      	movs	r3, #22
    628e:	e002      	b.n	6296 <_mqtt_puback+0x56>
    6290:	2380      	movs	r3, #128	; 0x80
    6292:	e000      	b.n	6296 <_mqtt_puback+0x56>
    6294:	230b      	movs	r3, #11
    6296:	425b      	negs	r3, r3
    6298:	1c18      	adds	r0, r3, #0
    629a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    629c:	00002fa5 	.word	0x00002fa5
    62a0:	00005acd 	.word	0x00005acd

000062a4 <mqtt_clear_conn>:
    62a4:	b530      	push	{r4, r5, lr}
    62a6:	1c04      	adds	r4, r0, #0
    62a8:	b087      	sub	sp, #28
    62aa:	2800      	cmp	r0, #0
    62ac:	d01c      	beq.n	62e8 <mqtt_clear_conn+0x44>
    62ae:	2002      	movs	r0, #2
    62b0:	4b0e      	ldr	r3, [pc, #56]	; (62ec <mqtt_clear_conn+0x48>)
    62b2:	5620      	ldrsb	r0, [r4, r0]
    62b4:	4798      	blx	r3
    62b6:	1c23      	adds	r3, r4, #0
    62b8:	3343      	adds	r3, #67	; 0x43
    62ba:	781a      	ldrb	r2, [r3, #0]
    62bc:	21fc      	movs	r1, #252	; 0xfc
    62be:	0795      	lsls	r5, r2, #30
    62c0:	400a      	ands	r2, r1
    62c2:	701a      	strb	r2, [r3, #0]
    62c4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    62c6:	6de0      	ldr	r0, [r4, #92]	; 0x5c
    62c8:	9301      	str	r3, [sp, #4]
    62ca:	2300      	movs	r3, #0
    62cc:	64e3      	str	r3, [r4, #76]	; 0x4c
    62ce:	6d21      	ldr	r1, [r4, #80]	; 0x50
    62d0:	4b07      	ldr	r3, [pc, #28]	; (62f0 <mqtt_clear_conn+0x4c>)
    62d2:	4798      	blx	r3
    62d4:	6d63      	ldr	r3, [r4, #84]	; 0x54
    62d6:	0fed      	lsrs	r5, r5, #31
    62d8:	2b00      	cmp	r3, #0
    62da:	d005      	beq.n	62e8 <mqtt_clear_conn+0x44>
    62dc:	2d00      	cmp	r5, #0
    62de:	d003      	beq.n	62e8 <mqtt_clear_conn+0x44>
    62e0:	1c20      	adds	r0, r4, #0
    62e2:	2105      	movs	r1, #5
    62e4:	aa01      	add	r2, sp, #4
    62e6:	4798      	blx	r3
    62e8:	b007      	add	sp, #28
    62ea:	bd30      	pop	{r4, r5, pc}
    62ec:	000030d1 	.word	0x000030d1
    62f0:	00005589 	.word	0x00005589

000062f4 <mqtt_disconnect>:
    62f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    62f6:	23e0      	movs	r3, #224	; 0xe0
    62f8:	ae01      	add	r6, sp, #4
    62fa:	2700      	movs	r7, #0
    62fc:	1c05      	adds	r5, r0, #0
    62fe:	7033      	strb	r3, [r6, #0]
    6300:	7077      	strb	r7, [r6, #1]
    6302:	42b8      	cmp	r0, r7
    6304:	d036      	beq.n	6374 <mqtt_disconnect+0x80>
    6306:	1c04      	adds	r4, r0, #0
    6308:	3443      	adds	r4, #67	; 0x43
    630a:	7823      	ldrb	r3, [r4, #0]
    630c:	079a      	lsls	r2, r3, #30
    630e:	d533      	bpl.n	6378 <mqtt_disconnect+0x84>
    6310:	42b9      	cmp	r1, r7
    6312:	d12b      	bne.n	636c <mqtt_disconnect+0x78>
    6314:	071a      	lsls	r2, r3, #28
    6316:	d414      	bmi.n	6342 <mqtt_disconnect+0x4e>
    6318:	7823      	ldrb	r3, [r4, #0]
    631a:	2210      	movs	r2, #16
    631c:	4313      	orrs	r3, r2
    631e:	2708      	movs	r7, #8
    6320:	433b      	orrs	r3, r7
    6322:	7023      	strb	r3, [r4, #0]
    6324:	2002      	movs	r0, #2
    6326:	5628      	ldrsb	r0, [r5, r0]
    6328:	1c31      	adds	r1, r6, #0
    632a:	2202      	movs	r2, #2
    632c:	2300      	movs	r3, #0
    632e:	4d15      	ldr	r5, [pc, #84]	; (6384 <mqtt_disconnect+0x90>)
    6330:	47a8      	blx	r5
    6332:	2800      	cmp	r0, #0
    6334:	da14      	bge.n	6360 <mqtt_disconnect+0x6c>
    6336:	7823      	ldrb	r3, [r4, #0]
    6338:	43bb      	bics	r3, r7
    633a:	7023      	strb	r3, [r4, #0]
    633c:	4b12      	ldr	r3, [pc, #72]	; (6388 <mqtt_disconnect+0x94>)
    633e:	4798      	blx	r3
    6340:	e01e      	b.n	6380 <mqtt_disconnect+0x8c>
    6342:	1c03      	adds	r3, r0, #0
    6344:	3370      	adds	r3, #112	; 0x70
    6346:	781b      	ldrb	r3, [r3, #0]
    6348:	2b00      	cmp	r3, #0
    634a:	d117      	bne.n	637c <mqtt_disconnect+0x88>
    634c:	7823      	ldrb	r3, [r4, #0]
    634e:	071a      	lsls	r2, r3, #28
    6350:	d5e2      	bpl.n	6318 <mqtt_disconnect+0x24>
    6352:	4b0e      	ldr	r3, [pc, #56]	; (638c <mqtt_disconnect+0x98>)
    6354:	2000      	movs	r0, #0
    6356:	4798      	blx	r3
    6358:	6de8      	ldr	r0, [r5, #92]	; 0x5c
    635a:	4b0d      	ldr	r3, [pc, #52]	; (6390 <mqtt_disconnect+0x9c>)
    635c:	4798      	blx	r3
    635e:	e7f5      	b.n	634c <mqtt_disconnect+0x58>
    6360:	7823      	ldrb	r3, [r4, #0]
    6362:	2202      	movs	r2, #2
    6364:	4393      	bics	r3, r2
    6366:	7023      	strb	r3, [r4, #0]
    6368:	2000      	movs	r0, #0
    636a:	e009      	b.n	6380 <mqtt_disconnect+0x8c>
    636c:	4b09      	ldr	r3, [pc, #36]	; (6394 <mqtt_disconnect+0xa0>)
    636e:	4798      	blx	r3
    6370:	1c38      	adds	r0, r7, #0
    6372:	e005      	b.n	6380 <mqtt_disconnect+0x8c>
    6374:	2016      	movs	r0, #22
    6376:	e002      	b.n	637e <mqtt_disconnect+0x8a>
    6378:	2080      	movs	r0, #128	; 0x80
    637a:	e000      	b.n	637e <mqtt_disconnect+0x8a>
    637c:	200b      	movs	r0, #11
    637e:	4240      	negs	r0, r0
    6380:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6382:	46c0      	nop			; (mov r8, r8)
    6384:	00002fa5 	.word	0x00002fa5
    6388:	00005acd 	.word	0x00005acd
    638c:	00001241 	.word	0x00001241
    6390:	00005599 	.word	0x00005599
    6394:	000062a5 	.word	0x000062a5

00006398 <_mqtt_recv_handler>:
    6398:	b5f0      	push	{r4, r5, r6, r7, lr}
    639a:	1c04      	adds	r4, r0, #0
    639c:	6e40      	ldr	r0, [r0, #100]	; 0x64
    639e:	230f      	movs	r3, #15
    63a0:	7802      	ldrb	r2, [r0, #0]
    63a2:	b087      	sub	sp, #28
    63a4:	1c15      	adds	r5, r2, #0
    63a6:	439d      	bics	r5, r3
    63a8:	2d50      	cmp	r5, #80	; 0x50
    63aa:	d100      	bne.n	63ae <_mqtt_recv_handler+0x16>
    63ac:	e098      	b.n	64e0 <_mqtt_recv_handler+0x148>
    63ae:	d808      	bhi.n	63c2 <_mqtt_recv_handler+0x2a>
    63b0:	2d30      	cmp	r5, #48	; 0x30
    63b2:	d03f      	beq.n	6434 <_mqtt_recv_handler+0x9c>
    63b4:	2d40      	cmp	r5, #64	; 0x40
    63b6:	d100      	bne.n	63ba <_mqtt_recv_handler+0x22>
    63b8:	e0b3      	b.n	6522 <_mqtt_recv_handler+0x18a>
    63ba:	2d20      	cmp	r5, #32
    63bc:	d000      	beq.n	63c0 <_mqtt_recv_handler+0x28>
    63be:	e0c3      	b.n	6548 <_mqtt_recv_handler+0x1b0>
    63c0:	e00e      	b.n	63e0 <_mqtt_recv_handler+0x48>
    63c2:	2d70      	cmp	r5, #112	; 0x70
    63c4:	d100      	bne.n	63c8 <_mqtt_recv_handler+0x30>
    63c6:	e0ac      	b.n	6522 <_mqtt_recv_handler+0x18a>
    63c8:	d803      	bhi.n	63d2 <_mqtt_recv_handler+0x3a>
    63ca:	2d60      	cmp	r5, #96	; 0x60
    63cc:	d100      	bne.n	63d0 <_mqtt_recv_handler+0x38>
    63ce:	e096      	b.n	64fe <_mqtt_recv_handler+0x166>
    63d0:	e0ba      	b.n	6548 <_mqtt_recv_handler+0x1b0>
    63d2:	2d90      	cmp	r5, #144	; 0x90
    63d4:	d100      	bne.n	63d8 <_mqtt_recv_handler+0x40>
    63d6:	e0aa      	b.n	652e <_mqtt_recv_handler+0x196>
    63d8:	2db0      	cmp	r5, #176	; 0xb0
    63da:	d100      	bne.n	63de <_mqtt_recv_handler+0x46>
    63dc:	e0ad      	b.n	653a <_mqtt_recv_handler+0x1a2>
    63de:	e0b3      	b.n	6548 <_mqtt_recv_handler+0x1b0>
    63e0:	aa01      	add	r2, sp, #4
    63e2:	2303      	movs	r3, #3
    63e4:	2901      	cmp	r1, #1
    63e6:	d900      	bls.n	63ea <_mqtt_recv_handler+0x52>
    63e8:	78c3      	ldrb	r3, [r0, #3]
    63ea:	7013      	strb	r3, [r2, #0]
    63ec:	7813      	ldrb	r3, [r2, #0]
    63ee:	2b00      	cmp	r3, #0
    63f0:	d00d      	beq.n	640e <_mqtt_recv_handler+0x76>
    63f2:	6d63      	ldr	r3, [r4, #84]	; 0x54
    63f4:	2b00      	cmp	r3, #0
    63f6:	d002      	beq.n	63fe <_mqtt_recv_handler+0x66>
    63f8:	1c20      	adds	r0, r4, #0
    63fa:	2101      	movs	r1, #1
    63fc:	4798      	blx	r3
    63fe:	236f      	movs	r3, #111	; 0x6f
    6400:	425b      	negs	r3, r3
    6402:	64e3      	str	r3, [r4, #76]	; 0x4c
    6404:	1c20      	adds	r0, r4, #0
    6406:	2100      	movs	r1, #0
    6408:	4b50      	ldr	r3, [pc, #320]	; (654c <_mqtt_recv_handler+0x1b4>)
    640a:	4798      	blx	r3
    640c:	e09c      	b.n	6548 <_mqtt_recv_handler+0x1b0>
    640e:	1c23      	adds	r3, r4, #0
    6410:	3343      	adds	r3, #67	; 0x43
    6412:	7819      	ldrb	r1, [r3, #0]
    6414:	0789      	lsls	r1, r1, #30
    6416:	0fc9      	lsrs	r1, r1, #31
    6418:	d105      	bne.n	6426 <_mqtt_recv_handler+0x8e>
    641a:	781a      	ldrb	r2, [r3, #0]
    641c:	64e1      	str	r1, [r4, #76]	; 0x4c
    641e:	2102      	movs	r1, #2
    6420:	430a      	orrs	r2, r1
    6422:	701a      	strb	r2, [r3, #0]
    6424:	e090      	b.n	6548 <_mqtt_recv_handler+0x1b0>
    6426:	6d63      	ldr	r3, [r4, #84]	; 0x54
    6428:	2b00      	cmp	r3, #0
    642a:	d100      	bne.n	642e <_mqtt_recv_handler+0x96>
    642c:	e08c      	b.n	6548 <_mqtt_recv_handler+0x1b0>
    642e:	1c20      	adds	r0, r4, #0
    6430:	2101      	movs	r1, #1
    6432:	e088      	b.n	6546 <_mqtt_recv_handler+0x1ae>
    6434:	ad01      	add	r5, sp, #4
    6436:	0713      	lsls	r3, r2, #28
    6438:	7c2a      	ldrb	r2, [r5, #16]
    643a:	0fdb      	lsrs	r3, r3, #31
    643c:	2604      	movs	r6, #4
    643e:	009b      	lsls	r3, r3, #2
    6440:	43b2      	bics	r2, r6
    6442:	431a      	orrs	r2, r3
    6444:	742a      	strb	r2, [r5, #16]
    6446:	7807      	ldrb	r7, [r0, #0]
    6448:	2303      	movs	r3, #3
    644a:	b2d2      	uxtb	r2, r2
    644c:	087f      	lsrs	r7, r7, #1
    644e:	439a      	bics	r2, r3
    6450:	401f      	ands	r7, r3
    6452:	1c13      	adds	r3, r2, #0
    6454:	433b      	orrs	r3, r7
    6456:	742b      	strb	r3, [r5, #16]
    6458:	1c43      	adds	r3, r0, #1
    645a:	7818      	ldrb	r0, [r3, #0]
    645c:	1c5a      	adds	r2, r3, #1
    645e:	287f      	cmp	r0, #127	; 0x7f
    6460:	d901      	bls.n	6466 <_mqtt_recv_handler+0xce>
    6462:	1c13      	adds	r3, r2, #0
    6464:	e7f9      	b.n	645a <_mqtt_recv_handler+0xc2>
    6466:	7858      	ldrb	r0, [r3, #1]
    6468:	789e      	ldrb	r6, [r3, #2]
    646a:	0200      	lsls	r0, r0, #8
    646c:	4330      	orrs	r0, r6
    646e:	3303      	adds	r3, #3
    6470:	2600      	movs	r6, #0
    6472:	6068      	str	r0, [r5, #4]
    6474:	9301      	str	r3, [sp, #4]
    6476:	1818      	adds	r0, r3, r0
    6478:	42b7      	cmp	r7, r6
    647a:	d004      	beq.n	6486 <_mqtt_recv_handler+0xee>
    647c:	7806      	ldrb	r6, [r0, #0]
    647e:	7843      	ldrb	r3, [r0, #1]
    6480:	0236      	lsls	r6, r6, #8
    6482:	431e      	orrs	r6, r3
    6484:	3002      	adds	r0, #2
    6486:	1851      	adds	r1, r2, r1
    6488:	6d63      	ldr	r3, [r4, #84]	; 0x54
    648a:	60a8      	str	r0, [r5, #8]
    648c:	1a08      	subs	r0, r1, r0
    648e:	60e8      	str	r0, [r5, #12]
    6490:	2b00      	cmp	r3, #0
    6492:	d003      	beq.n	649c <_mqtt_recv_handler+0x104>
    6494:	1c20      	adds	r0, r4, #0
    6496:	2106      	movs	r1, #6
    6498:	1c2a      	adds	r2, r5, #0
    649a:	4798      	blx	r3
    649c:	7c2b      	ldrb	r3, [r5, #16]
    649e:	079b      	lsls	r3, r3, #30
    64a0:	0f9b      	lsrs	r3, r3, #30
    64a2:	2b01      	cmp	r3, #1
    64a4:	d10b      	bne.n	64be <_mqtt_recv_handler+0x126>
    64a6:	b2b6      	uxth	r6, r6
    64a8:	1c20      	adds	r0, r4, #0
    64aa:	2140      	movs	r1, #64	; 0x40
    64ac:	1c32      	adds	r2, r6, #0
    64ae:	4b28      	ldr	r3, [pc, #160]	; (6550 <_mqtt_recv_handler+0x1b8>)
    64b0:	4798      	blx	r3
    64b2:	2800      	cmp	r0, #0
    64b4:	d048      	beq.n	6548 <_mqtt_recv_handler+0x1b0>
    64b6:	1c23      	adds	r3, r4, #0
    64b8:	3348      	adds	r3, #72	; 0x48
    64ba:	2240      	movs	r2, #64	; 0x40
    64bc:	e00c      	b.n	64d8 <_mqtt_recv_handler+0x140>
    64be:	2b02      	cmp	r3, #2
    64c0:	d142      	bne.n	6548 <_mqtt_recv_handler+0x1b0>
    64c2:	b2b6      	uxth	r6, r6
    64c4:	1c20      	adds	r0, r4, #0
    64c6:	2150      	movs	r1, #80	; 0x50
    64c8:	1c32      	adds	r2, r6, #0
    64ca:	4b21      	ldr	r3, [pc, #132]	; (6550 <_mqtt_recv_handler+0x1b8>)
    64cc:	4798      	blx	r3
    64ce:	2800      	cmp	r0, #0
    64d0:	d03a      	beq.n	6548 <_mqtt_recv_handler+0x1b0>
    64d2:	1c23      	adds	r3, r4, #0
    64d4:	3348      	adds	r3, #72	; 0x48
    64d6:	2250      	movs	r2, #80	; 0x50
    64d8:	344a      	adds	r4, #74	; 0x4a
    64da:	701a      	strb	r2, [r3, #0]
    64dc:	8026      	strh	r6, [r4, #0]
    64de:	e033      	b.n	6548 <_mqtt_recv_handler+0x1b0>
    64e0:	7885      	ldrb	r5, [r0, #2]
    64e2:	78c3      	ldrb	r3, [r0, #3]
    64e4:	022d      	lsls	r5, r5, #8
    64e6:	431d      	orrs	r5, r3
    64e8:	1c20      	adds	r0, r4, #0
    64ea:	2162      	movs	r1, #98	; 0x62
    64ec:	1c2a      	adds	r2, r5, #0
    64ee:	4b18      	ldr	r3, [pc, #96]	; (6550 <_mqtt_recv_handler+0x1b8>)
    64f0:	4798      	blx	r3
    64f2:	2800      	cmp	r0, #0
    64f4:	d028      	beq.n	6548 <_mqtt_recv_handler+0x1b0>
    64f6:	1c23      	adds	r3, r4, #0
    64f8:	3348      	adds	r3, #72	; 0x48
    64fa:	2260      	movs	r2, #96	; 0x60
    64fc:	e00d      	b.n	651a <_mqtt_recv_handler+0x182>
    64fe:	7885      	ldrb	r5, [r0, #2]
    6500:	78c3      	ldrb	r3, [r0, #3]
    6502:	022d      	lsls	r5, r5, #8
    6504:	431d      	orrs	r5, r3
    6506:	1c20      	adds	r0, r4, #0
    6508:	2170      	movs	r1, #112	; 0x70
    650a:	1c2a      	adds	r2, r5, #0
    650c:	4b10      	ldr	r3, [pc, #64]	; (6550 <_mqtt_recv_handler+0x1b8>)
    650e:	4798      	blx	r3
    6510:	2800      	cmp	r0, #0
    6512:	d019      	beq.n	6548 <_mqtt_recv_handler+0x1b0>
    6514:	1c23      	adds	r3, r4, #0
    6516:	3348      	adds	r3, #72	; 0x48
    6518:	2270      	movs	r2, #112	; 0x70
    651a:	344a      	adds	r4, #74	; 0x4a
    651c:	701a      	strb	r2, [r3, #0]
    651e:	8025      	strh	r5, [r4, #0]
    6520:	e012      	b.n	6548 <_mqtt_recv_handler+0x1b0>
    6522:	6d63      	ldr	r3, [r4, #84]	; 0x54
    6524:	2b00      	cmp	r3, #0
    6526:	d00f      	beq.n	6548 <_mqtt_recv_handler+0x1b0>
    6528:	1c20      	adds	r0, r4, #0
    652a:	2102      	movs	r1, #2
    652c:	e00a      	b.n	6544 <_mqtt_recv_handler+0x1ac>
    652e:	6d63      	ldr	r3, [r4, #84]	; 0x54
    6530:	2b00      	cmp	r3, #0
    6532:	d009      	beq.n	6548 <_mqtt_recv_handler+0x1b0>
    6534:	1c20      	adds	r0, r4, #0
    6536:	2103      	movs	r1, #3
    6538:	e004      	b.n	6544 <_mqtt_recv_handler+0x1ac>
    653a:	6d63      	ldr	r3, [r4, #84]	; 0x54
    653c:	2b00      	cmp	r3, #0
    653e:	d003      	beq.n	6548 <_mqtt_recv_handler+0x1b0>
    6540:	1c20      	adds	r0, r4, #0
    6542:	2104      	movs	r1, #4
    6544:	aa01      	add	r2, sp, #4
    6546:	4798      	blx	r3
    6548:	b007      	add	sp, #28
    654a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    654c:	000062f5 	.word	0x000062f5
    6550:	00006241 	.word	0x00006241

00006554 <mqtt_recv_packet>:
    6554:	b538      	push	{r3, r4, r5, lr}
    6556:	1e04      	subs	r4, r0, #0
    6558:	d017      	beq.n	658a <mqtt_recv_packet+0x36>
    655a:	6c42      	ldr	r2, [r0, #68]	; 0x44
    655c:	6e83      	ldr	r3, [r0, #104]	; 0x68
    655e:	429a      	cmp	r2, r3
    6560:	d906      	bls.n	6570 <mqtt_recv_packet+0x1c>
    6562:	238b      	movs	r3, #139	; 0x8b
    6564:	425b      	negs	r3, r3
    6566:	64c3      	str	r3, [r0, #76]	; 0x4c
    6568:	2100      	movs	r1, #0
    656a:	4b08      	ldr	r3, [pc, #32]	; (658c <mqtt_recv_packet+0x38>)
    656c:	4798      	blx	r3
    656e:	e00c      	b.n	658a <mqtt_recv_packet+0x36>
    6570:	6c62      	ldr	r2, [r4, #68]	; 0x44
    6572:	6e63      	ldr	r3, [r4, #100]	; 0x64
    6574:	2002      	movs	r0, #2
    6576:	1899      	adds	r1, r3, r2
    6578:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    657a:	5620      	ldrsb	r0, [r4, r0]
    657c:	1a9a      	subs	r2, r3, r2
    657e:	b292      	uxth	r2, r2
    6580:	2300      	movs	r3, #0
    6582:	4d03      	ldr	r5, [pc, #12]	; (6590 <mqtt_recv_packet+0x3c>)
    6584:	47a8      	blx	r5
    6586:	2800      	cmp	r0, #0
    6588:	d1f2      	bne.n	6570 <mqtt_recv_packet+0x1c>
    658a:	bd38      	pop	{r3, r4, r5, pc}
    658c:	000062f5 	.word	0x000062f5
    6590:	0000303d 	.word	0x0000303d

00006594 <mqtt_recved_packet>:
    6594:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6596:	1e04      	subs	r4, r0, #0
    6598:	d042      	beq.n	6620 <mqtt_recved_packet+0x8c>
    659a:	6c63      	ldr	r3, [r4, #68]	; 0x44
    659c:	6e67      	ldr	r7, [r4, #100]	; 0x64
    659e:	18ca      	adds	r2, r1, r3
    65a0:	2301      	movs	r3, #1
    65a2:	9701      	str	r7, [sp, #4]
    65a4:	6462      	str	r2, [r4, #68]	; 0x44
    65a6:	2600      	movs	r6, #0
    65a8:	1c1d      	adds	r5, r3, #0
    65aa:	42a9      	cmp	r1, r5
    65ac:	dc03      	bgt.n	65b6 <mqtt_recved_packet+0x22>
    65ae:	1c20      	adds	r0, r4, #0
    65b0:	4b1c      	ldr	r3, [pc, #112]	; (6624 <mqtt_recved_packet+0x90>)
    65b2:	4798      	blx	r3
    65b4:	e034      	b.n	6620 <mqtt_recved_packet+0x8c>
    65b6:	9f01      	ldr	r7, [sp, #4]
    65b8:	5d78      	ldrb	r0, [r7, r5]
    65ba:	01df      	lsls	r7, r3, #7
    65bc:	46bc      	mov	ip, r7
    65be:	2d03      	cmp	r5, #3
    65c0:	d101      	bne.n	65c6 <mqtt_recved_packet+0x32>
    65c2:	234d      	movs	r3, #77	; 0x4d
    65c4:	e00e      	b.n	65e4 <mqtt_recved_packet+0x50>
    65c6:	277f      	movs	r7, #127	; 0x7f
    65c8:	4007      	ands	r7, r0
    65ca:	437b      	muls	r3, r7
    65cc:	b240      	sxtb	r0, r0
    65ce:	3501      	adds	r5, #1
    65d0:	18f6      	adds	r6, r6, r3
    65d2:	2800      	cmp	r0, #0
    65d4:	da01      	bge.n	65da <mqtt_recved_packet+0x46>
    65d6:	4663      	mov	r3, ip
    65d8:	e7e7      	b.n	65aa <mqtt_recved_packet+0x16>
    65da:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    65dc:	19af      	adds	r7, r5, r6
    65de:	429f      	cmp	r7, r3
    65e0:	d907      	bls.n	65f2 <mqtt_recved_packet+0x5e>
    65e2:	238b      	movs	r3, #139	; 0x8b
    65e4:	425b      	negs	r3, r3
    65e6:	64e3      	str	r3, [r4, #76]	; 0x4c
    65e8:	1c20      	adds	r0, r4, #0
    65ea:	2100      	movs	r1, #0
    65ec:	4b0e      	ldr	r3, [pc, #56]	; (6628 <mqtt_recved_packet+0x94>)
    65ee:	4798      	blx	r3
    65f0:	e016      	b.n	6620 <mqtt_recved_packet+0x8c>
    65f2:	42ba      	cmp	r2, r7
    65f4:	d314      	bcc.n	6620 <mqtt_recved_packet+0x8c>
    65f6:	4b0d      	ldr	r3, [pc, #52]	; (662c <mqtt_recved_packet+0x98>)
    65f8:	1c20      	adds	r0, r4, #0
    65fa:	1c31      	adds	r1, r6, #0
    65fc:	4798      	blx	r3
    65fe:	6c63      	ldr	r3, [r4, #68]	; 0x44
    6600:	42bb      	cmp	r3, r7
    6602:	d102      	bne.n	660a <mqtt_recved_packet+0x76>
    6604:	2300      	movs	r3, #0
    6606:	6463      	str	r3, [r4, #68]	; 0x44
    6608:	e00a      	b.n	6620 <mqtt_recved_packet+0x8c>
    660a:	1b9e      	subs	r6, r3, r6
    660c:	9b01      	ldr	r3, [sp, #4]
    660e:	1b75      	subs	r5, r6, r5
    6610:	19d9      	adds	r1, r3, r7
    6612:	1c18      	adds	r0, r3, #0
    6614:	1c2a      	adds	r2, r5, #0
    6616:	4b06      	ldr	r3, [pc, #24]	; (6630 <mqtt_recved_packet+0x9c>)
    6618:	4798      	blx	r3
    661a:	6465      	str	r5, [r4, #68]	; 0x44
    661c:	2100      	movs	r1, #0
    661e:	e7bc      	b.n	659a <mqtt_recved_packet+0x6>
    6620:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    6622:	46c0      	nop			; (mov r8, r8)
    6624:	00006555 	.word	0x00006555
    6628:	000062f5 	.word	0x000062f5
    662c:	00006399 	.word	0x00006399
    6630:	00006af7 	.word	0x00006af7

00006634 <mqtt_socket_event_handler>:
    6634:	b570      	push	{r4, r5, r6, lr}
    6636:	4d37      	ldr	r5, [pc, #220]	; (6714 <mqtt_socket_event_handler+0xe0>)
    6638:	0086      	lsls	r6, r0, #2
    663a:	5974      	ldr	r4, [r6, r5]
    663c:	b086      	sub	sp, #24
    663e:	2c00      	cmp	r4, #0
    6640:	d066      	beq.n	6710 <mqtt_socket_event_handler+0xdc>
    6642:	2906      	cmp	r1, #6
    6644:	d02b      	beq.n	669e <mqtt_socket_event_handler+0x6a>
    6646:	2907      	cmp	r1, #7
    6648:	d039      	beq.n	66be <mqtt_socket_event_handler+0x8a>
    664a:	2905      	cmp	r1, #5
    664c:	d160      	bne.n	6710 <mqtt_socket_event_handler+0xdc>
    664e:	2001      	movs	r0, #1
    6650:	5610      	ldrsb	r0, [r2, r0]
    6652:	4b31      	ldr	r3, [pc, #196]	; (6718 <mqtt_socket_event_handler+0xe4>)
    6654:	4798      	blx	r3
    6656:	9001      	str	r0, [sp, #4]
    6658:	2800      	cmp	r0, #0
    665a:	da06      	bge.n	666a <mqtt_socket_event_handler+0x36>
    665c:	2002      	movs	r0, #2
    665e:	4b2f      	ldr	r3, [pc, #188]	; (671c <mqtt_socket_event_handler+0xe8>)
    6660:	5620      	ldrsb	r0, [r4, r0]
    6662:	4798      	blx	r3
    6664:	2300      	movs	r3, #0
    6666:	5173      	str	r3, [r6, r5]
    6668:	e011      	b.n	668e <mqtt_socket_event_handler+0x5a>
    666a:	1c23      	adds	r3, r4, #0
    666c:	3343      	adds	r3, #67	; 0x43
    666e:	781a      	ldrb	r2, [r3, #0]
    6670:	2101      	movs	r1, #1
    6672:	430a      	orrs	r2, r1
    6674:	701a      	strb	r2, [r3, #0]
    6676:	331d      	adds	r3, #29
    6678:	881b      	ldrh	r3, [r3, #0]
    667a:	2b00      	cmp	r3, #0
    667c:	d004      	beq.n	6688 <mqtt_socket_event_handler+0x54>
    667e:	6de0      	ldr	r0, [r4, #92]	; 0x5c
    6680:	6d21      	ldr	r1, [r4, #80]	; 0x50
    6682:	2200      	movs	r2, #0
    6684:	4b26      	ldr	r3, [pc, #152]	; (6720 <mqtt_socket_event_handler+0xec>)
    6686:	4798      	blx	r3
    6688:	1c20      	adds	r0, r4, #0
    668a:	4b26      	ldr	r3, [pc, #152]	; (6724 <mqtt_socket_event_handler+0xf0>)
    668c:	4798      	blx	r3
    668e:	6d63      	ldr	r3, [r4, #84]	; 0x54
    6690:	2b00      	cmp	r3, #0
    6692:	d03d      	beq.n	6710 <mqtt_socket_event_handler+0xdc>
    6694:	1c20      	adds	r0, r4, #0
    6696:	2100      	movs	r1, #0
    6698:	aa01      	add	r2, sp, #4
    669a:	4798      	blx	r3
    669c:	e038      	b.n	6710 <mqtt_socket_event_handler+0xdc>
    669e:	2304      	movs	r3, #4
    66a0:	5ed1      	ldrsh	r1, [r2, r3]
    66a2:	2900      	cmp	r1, #0
    66a4:	dd03      	ble.n	66ae <mqtt_socket_event_handler+0x7a>
    66a6:	1c20      	adds	r0, r4, #0
    66a8:	4b1f      	ldr	r3, [pc, #124]	; (6728 <mqtt_socket_event_handler+0xf4>)
    66aa:	4798      	blx	r3
    66ac:	e003      	b.n	66b6 <mqtt_socket_event_handler+0x82>
    66ae:	1c0b      	adds	r3, r1, #0
    66b0:	1c08      	adds	r0, r1, #0
    66b2:	330d      	adds	r3, #13
    66b4:	d11a      	bne.n	66ec <mqtt_socket_event_handler+0xb8>
    66b6:	4b1b      	ldr	r3, [pc, #108]	; (6724 <mqtt_socket_event_handler+0xf0>)
    66b8:	1c20      	adds	r0, r4, #0
    66ba:	4798      	blx	r3
    66bc:	e028      	b.n	6710 <mqtt_socket_event_handler+0xdc>
    66be:	1c23      	adds	r3, r4, #0
    66c0:	3343      	adds	r3, #67	; 0x43
    66c2:	8810      	ldrh	r0, [r2, #0]
    66c4:	781a      	ldrb	r2, [r3, #0]
    66c6:	0751      	lsls	r1, r2, #29
    66c8:	d402      	bmi.n	66d0 <mqtt_socket_event_handler+0x9c>
    66ca:	2108      	movs	r1, #8
    66cc:	438a      	bics	r2, r1
    66ce:	701a      	strb	r2, [r3, #0]
    66d0:	781a      	ldrb	r2, [r3, #0]
    66d2:	2104      	movs	r1, #4
    66d4:	438a      	bics	r2, r1
    66d6:	701a      	strb	r2, [r3, #0]
    66d8:	06d3      	lsls	r3, r2, #27
    66da:	0fde      	lsrs	r6, r3, #31
    66dc:	b200      	sxth	r0, r0
    66de:	2b00      	cmp	r3, #0
    66e0:	db02      	blt.n	66e8 <mqtt_socket_event_handler+0xb4>
    66e2:	2800      	cmp	r0, #0
    66e4:	da08      	bge.n	66f8 <mqtt_socket_event_handler+0xc4>
    66e6:	e001      	b.n	66ec <mqtt_socket_event_handler+0xb8>
    66e8:	2800      	cmp	r0, #0
    66ea:	da02      	bge.n	66f2 <mqtt_socket_event_handler+0xbe>
    66ec:	4b0a      	ldr	r3, [pc, #40]	; (6718 <mqtt_socket_event_handler+0xe4>)
    66ee:	4798      	blx	r3
    66f0:	64e0      	str	r0, [r4, #76]	; 0x4c
    66f2:	1c20      	adds	r0, r4, #0
    66f4:	4b0d      	ldr	r3, [pc, #52]	; (672c <mqtt_socket_event_handler+0xf8>)
    66f6:	e7e0      	b.n	66ba <mqtt_socket_event_handler+0x86>
    66f8:	1c25      	adds	r5, r4, #0
    66fa:	3548      	adds	r5, #72	; 0x48
    66fc:	7829      	ldrb	r1, [r5, #0]
    66fe:	2900      	cmp	r1, #0
    6700:	d006      	beq.n	6710 <mqtt_socket_event_handler+0xdc>
    6702:	1c23      	adds	r3, r4, #0
    6704:	334a      	adds	r3, #74	; 0x4a
    6706:	881a      	ldrh	r2, [r3, #0]
    6708:	1c20      	adds	r0, r4, #0
    670a:	4b09      	ldr	r3, [pc, #36]	; (6730 <mqtt_socket_event_handler+0xfc>)
    670c:	4798      	blx	r3
    670e:	702e      	strb	r6, [r5, #0]
    6710:	b006      	add	sp, #24
    6712:	bd70      	pop	{r4, r5, r6, pc}
    6714:	20000258 	.word	0x20000258
    6718:	00005acd 	.word	0x00005acd
    671c:	000030d1 	.word	0x000030d1
    6720:	0000555d 	.word	0x0000555d
    6724:	00006555 	.word	0x00006555
    6728:	00006595 	.word	0x00006595
    672c:	000062a5 	.word	0x000062a5
    6730:	00006241 	.word	0x00006241

00006734 <__gnu_thumb1_case_uqi>:
    6734:	b402      	push	{r1}
    6736:	4671      	mov	r1, lr
    6738:	0849      	lsrs	r1, r1, #1
    673a:	0049      	lsls	r1, r1, #1
    673c:	5c09      	ldrb	r1, [r1, r0]
    673e:	0049      	lsls	r1, r1, #1
    6740:	448e      	add	lr, r1
    6742:	bc02      	pop	{r1}
    6744:	4770      	bx	lr
    6746:	46c0      	nop			; (mov r8, r8)

00006748 <__udivsi3>:
    6748:	2200      	movs	r2, #0
    674a:	0843      	lsrs	r3, r0, #1
    674c:	428b      	cmp	r3, r1
    674e:	d374      	bcc.n	683a <__udivsi3+0xf2>
    6750:	0903      	lsrs	r3, r0, #4
    6752:	428b      	cmp	r3, r1
    6754:	d35f      	bcc.n	6816 <__udivsi3+0xce>
    6756:	0a03      	lsrs	r3, r0, #8
    6758:	428b      	cmp	r3, r1
    675a:	d344      	bcc.n	67e6 <__udivsi3+0x9e>
    675c:	0b03      	lsrs	r3, r0, #12
    675e:	428b      	cmp	r3, r1
    6760:	d328      	bcc.n	67b4 <__udivsi3+0x6c>
    6762:	0c03      	lsrs	r3, r0, #16
    6764:	428b      	cmp	r3, r1
    6766:	d30d      	bcc.n	6784 <__udivsi3+0x3c>
    6768:	22ff      	movs	r2, #255	; 0xff
    676a:	0209      	lsls	r1, r1, #8
    676c:	ba12      	rev	r2, r2
    676e:	0c03      	lsrs	r3, r0, #16
    6770:	428b      	cmp	r3, r1
    6772:	d302      	bcc.n	677a <__udivsi3+0x32>
    6774:	1212      	asrs	r2, r2, #8
    6776:	0209      	lsls	r1, r1, #8
    6778:	d065      	beq.n	6846 <__udivsi3+0xfe>
    677a:	0b03      	lsrs	r3, r0, #12
    677c:	428b      	cmp	r3, r1
    677e:	d319      	bcc.n	67b4 <__udivsi3+0x6c>
    6780:	e000      	b.n	6784 <__udivsi3+0x3c>
    6782:	0a09      	lsrs	r1, r1, #8
    6784:	0bc3      	lsrs	r3, r0, #15
    6786:	428b      	cmp	r3, r1
    6788:	d301      	bcc.n	678e <__udivsi3+0x46>
    678a:	03cb      	lsls	r3, r1, #15
    678c:	1ac0      	subs	r0, r0, r3
    678e:	4152      	adcs	r2, r2
    6790:	0b83      	lsrs	r3, r0, #14
    6792:	428b      	cmp	r3, r1
    6794:	d301      	bcc.n	679a <__udivsi3+0x52>
    6796:	038b      	lsls	r3, r1, #14
    6798:	1ac0      	subs	r0, r0, r3
    679a:	4152      	adcs	r2, r2
    679c:	0b43      	lsrs	r3, r0, #13
    679e:	428b      	cmp	r3, r1
    67a0:	d301      	bcc.n	67a6 <__udivsi3+0x5e>
    67a2:	034b      	lsls	r3, r1, #13
    67a4:	1ac0      	subs	r0, r0, r3
    67a6:	4152      	adcs	r2, r2
    67a8:	0b03      	lsrs	r3, r0, #12
    67aa:	428b      	cmp	r3, r1
    67ac:	d301      	bcc.n	67b2 <__udivsi3+0x6a>
    67ae:	030b      	lsls	r3, r1, #12
    67b0:	1ac0      	subs	r0, r0, r3
    67b2:	4152      	adcs	r2, r2
    67b4:	0ac3      	lsrs	r3, r0, #11
    67b6:	428b      	cmp	r3, r1
    67b8:	d301      	bcc.n	67be <__udivsi3+0x76>
    67ba:	02cb      	lsls	r3, r1, #11
    67bc:	1ac0      	subs	r0, r0, r3
    67be:	4152      	adcs	r2, r2
    67c0:	0a83      	lsrs	r3, r0, #10
    67c2:	428b      	cmp	r3, r1
    67c4:	d301      	bcc.n	67ca <__udivsi3+0x82>
    67c6:	028b      	lsls	r3, r1, #10
    67c8:	1ac0      	subs	r0, r0, r3
    67ca:	4152      	adcs	r2, r2
    67cc:	0a43      	lsrs	r3, r0, #9
    67ce:	428b      	cmp	r3, r1
    67d0:	d301      	bcc.n	67d6 <__udivsi3+0x8e>
    67d2:	024b      	lsls	r3, r1, #9
    67d4:	1ac0      	subs	r0, r0, r3
    67d6:	4152      	adcs	r2, r2
    67d8:	0a03      	lsrs	r3, r0, #8
    67da:	428b      	cmp	r3, r1
    67dc:	d301      	bcc.n	67e2 <__udivsi3+0x9a>
    67de:	020b      	lsls	r3, r1, #8
    67e0:	1ac0      	subs	r0, r0, r3
    67e2:	4152      	adcs	r2, r2
    67e4:	d2cd      	bcs.n	6782 <__udivsi3+0x3a>
    67e6:	09c3      	lsrs	r3, r0, #7
    67e8:	428b      	cmp	r3, r1
    67ea:	d301      	bcc.n	67f0 <__udivsi3+0xa8>
    67ec:	01cb      	lsls	r3, r1, #7
    67ee:	1ac0      	subs	r0, r0, r3
    67f0:	4152      	adcs	r2, r2
    67f2:	0983      	lsrs	r3, r0, #6
    67f4:	428b      	cmp	r3, r1
    67f6:	d301      	bcc.n	67fc <__udivsi3+0xb4>
    67f8:	018b      	lsls	r3, r1, #6
    67fa:	1ac0      	subs	r0, r0, r3
    67fc:	4152      	adcs	r2, r2
    67fe:	0943      	lsrs	r3, r0, #5
    6800:	428b      	cmp	r3, r1
    6802:	d301      	bcc.n	6808 <__udivsi3+0xc0>
    6804:	014b      	lsls	r3, r1, #5
    6806:	1ac0      	subs	r0, r0, r3
    6808:	4152      	adcs	r2, r2
    680a:	0903      	lsrs	r3, r0, #4
    680c:	428b      	cmp	r3, r1
    680e:	d301      	bcc.n	6814 <__udivsi3+0xcc>
    6810:	010b      	lsls	r3, r1, #4
    6812:	1ac0      	subs	r0, r0, r3
    6814:	4152      	adcs	r2, r2
    6816:	08c3      	lsrs	r3, r0, #3
    6818:	428b      	cmp	r3, r1
    681a:	d301      	bcc.n	6820 <__udivsi3+0xd8>
    681c:	00cb      	lsls	r3, r1, #3
    681e:	1ac0      	subs	r0, r0, r3
    6820:	4152      	adcs	r2, r2
    6822:	0883      	lsrs	r3, r0, #2
    6824:	428b      	cmp	r3, r1
    6826:	d301      	bcc.n	682c <__udivsi3+0xe4>
    6828:	008b      	lsls	r3, r1, #2
    682a:	1ac0      	subs	r0, r0, r3
    682c:	4152      	adcs	r2, r2
    682e:	0843      	lsrs	r3, r0, #1
    6830:	428b      	cmp	r3, r1
    6832:	d301      	bcc.n	6838 <__udivsi3+0xf0>
    6834:	004b      	lsls	r3, r1, #1
    6836:	1ac0      	subs	r0, r0, r3
    6838:	4152      	adcs	r2, r2
    683a:	1a41      	subs	r1, r0, r1
    683c:	d200      	bcs.n	6840 <__udivsi3+0xf8>
    683e:	4601      	mov	r1, r0
    6840:	4152      	adcs	r2, r2
    6842:	4610      	mov	r0, r2
    6844:	4770      	bx	lr
    6846:	e7ff      	b.n	6848 <__udivsi3+0x100>
    6848:	b501      	push	{r0, lr}
    684a:	2000      	movs	r0, #0
    684c:	f000 f8f0 	bl	6a30 <__aeabi_idiv0>
    6850:	bd02      	pop	{r1, pc}
    6852:	46c0      	nop			; (mov r8, r8)

00006854 <__aeabi_uidivmod>:
    6854:	2900      	cmp	r1, #0
    6856:	d0f7      	beq.n	6848 <__udivsi3+0x100>
    6858:	e776      	b.n	6748 <__udivsi3>
    685a:	4770      	bx	lr

0000685c <__divsi3>:
    685c:	4603      	mov	r3, r0
    685e:	430b      	orrs	r3, r1
    6860:	d47f      	bmi.n	6962 <__divsi3+0x106>
    6862:	2200      	movs	r2, #0
    6864:	0843      	lsrs	r3, r0, #1
    6866:	428b      	cmp	r3, r1
    6868:	d374      	bcc.n	6954 <__divsi3+0xf8>
    686a:	0903      	lsrs	r3, r0, #4
    686c:	428b      	cmp	r3, r1
    686e:	d35f      	bcc.n	6930 <__divsi3+0xd4>
    6870:	0a03      	lsrs	r3, r0, #8
    6872:	428b      	cmp	r3, r1
    6874:	d344      	bcc.n	6900 <__divsi3+0xa4>
    6876:	0b03      	lsrs	r3, r0, #12
    6878:	428b      	cmp	r3, r1
    687a:	d328      	bcc.n	68ce <__divsi3+0x72>
    687c:	0c03      	lsrs	r3, r0, #16
    687e:	428b      	cmp	r3, r1
    6880:	d30d      	bcc.n	689e <__divsi3+0x42>
    6882:	22ff      	movs	r2, #255	; 0xff
    6884:	0209      	lsls	r1, r1, #8
    6886:	ba12      	rev	r2, r2
    6888:	0c03      	lsrs	r3, r0, #16
    688a:	428b      	cmp	r3, r1
    688c:	d302      	bcc.n	6894 <__divsi3+0x38>
    688e:	1212      	asrs	r2, r2, #8
    6890:	0209      	lsls	r1, r1, #8
    6892:	d065      	beq.n	6960 <__divsi3+0x104>
    6894:	0b03      	lsrs	r3, r0, #12
    6896:	428b      	cmp	r3, r1
    6898:	d319      	bcc.n	68ce <__divsi3+0x72>
    689a:	e000      	b.n	689e <__divsi3+0x42>
    689c:	0a09      	lsrs	r1, r1, #8
    689e:	0bc3      	lsrs	r3, r0, #15
    68a0:	428b      	cmp	r3, r1
    68a2:	d301      	bcc.n	68a8 <__divsi3+0x4c>
    68a4:	03cb      	lsls	r3, r1, #15
    68a6:	1ac0      	subs	r0, r0, r3
    68a8:	4152      	adcs	r2, r2
    68aa:	0b83      	lsrs	r3, r0, #14
    68ac:	428b      	cmp	r3, r1
    68ae:	d301      	bcc.n	68b4 <__divsi3+0x58>
    68b0:	038b      	lsls	r3, r1, #14
    68b2:	1ac0      	subs	r0, r0, r3
    68b4:	4152      	adcs	r2, r2
    68b6:	0b43      	lsrs	r3, r0, #13
    68b8:	428b      	cmp	r3, r1
    68ba:	d301      	bcc.n	68c0 <__divsi3+0x64>
    68bc:	034b      	lsls	r3, r1, #13
    68be:	1ac0      	subs	r0, r0, r3
    68c0:	4152      	adcs	r2, r2
    68c2:	0b03      	lsrs	r3, r0, #12
    68c4:	428b      	cmp	r3, r1
    68c6:	d301      	bcc.n	68cc <__divsi3+0x70>
    68c8:	030b      	lsls	r3, r1, #12
    68ca:	1ac0      	subs	r0, r0, r3
    68cc:	4152      	adcs	r2, r2
    68ce:	0ac3      	lsrs	r3, r0, #11
    68d0:	428b      	cmp	r3, r1
    68d2:	d301      	bcc.n	68d8 <__divsi3+0x7c>
    68d4:	02cb      	lsls	r3, r1, #11
    68d6:	1ac0      	subs	r0, r0, r3
    68d8:	4152      	adcs	r2, r2
    68da:	0a83      	lsrs	r3, r0, #10
    68dc:	428b      	cmp	r3, r1
    68de:	d301      	bcc.n	68e4 <__divsi3+0x88>
    68e0:	028b      	lsls	r3, r1, #10
    68e2:	1ac0      	subs	r0, r0, r3
    68e4:	4152      	adcs	r2, r2
    68e6:	0a43      	lsrs	r3, r0, #9
    68e8:	428b      	cmp	r3, r1
    68ea:	d301      	bcc.n	68f0 <__divsi3+0x94>
    68ec:	024b      	lsls	r3, r1, #9
    68ee:	1ac0      	subs	r0, r0, r3
    68f0:	4152      	adcs	r2, r2
    68f2:	0a03      	lsrs	r3, r0, #8
    68f4:	428b      	cmp	r3, r1
    68f6:	d301      	bcc.n	68fc <__divsi3+0xa0>
    68f8:	020b      	lsls	r3, r1, #8
    68fa:	1ac0      	subs	r0, r0, r3
    68fc:	4152      	adcs	r2, r2
    68fe:	d2cd      	bcs.n	689c <__divsi3+0x40>
    6900:	09c3      	lsrs	r3, r0, #7
    6902:	428b      	cmp	r3, r1
    6904:	d301      	bcc.n	690a <__divsi3+0xae>
    6906:	01cb      	lsls	r3, r1, #7
    6908:	1ac0      	subs	r0, r0, r3
    690a:	4152      	adcs	r2, r2
    690c:	0983      	lsrs	r3, r0, #6
    690e:	428b      	cmp	r3, r1
    6910:	d301      	bcc.n	6916 <__divsi3+0xba>
    6912:	018b      	lsls	r3, r1, #6
    6914:	1ac0      	subs	r0, r0, r3
    6916:	4152      	adcs	r2, r2
    6918:	0943      	lsrs	r3, r0, #5
    691a:	428b      	cmp	r3, r1
    691c:	d301      	bcc.n	6922 <__divsi3+0xc6>
    691e:	014b      	lsls	r3, r1, #5
    6920:	1ac0      	subs	r0, r0, r3
    6922:	4152      	adcs	r2, r2
    6924:	0903      	lsrs	r3, r0, #4
    6926:	428b      	cmp	r3, r1
    6928:	d301      	bcc.n	692e <__divsi3+0xd2>
    692a:	010b      	lsls	r3, r1, #4
    692c:	1ac0      	subs	r0, r0, r3
    692e:	4152      	adcs	r2, r2
    6930:	08c3      	lsrs	r3, r0, #3
    6932:	428b      	cmp	r3, r1
    6934:	d301      	bcc.n	693a <__divsi3+0xde>
    6936:	00cb      	lsls	r3, r1, #3
    6938:	1ac0      	subs	r0, r0, r3
    693a:	4152      	adcs	r2, r2
    693c:	0883      	lsrs	r3, r0, #2
    693e:	428b      	cmp	r3, r1
    6940:	d301      	bcc.n	6946 <__divsi3+0xea>
    6942:	008b      	lsls	r3, r1, #2
    6944:	1ac0      	subs	r0, r0, r3
    6946:	4152      	adcs	r2, r2
    6948:	0843      	lsrs	r3, r0, #1
    694a:	428b      	cmp	r3, r1
    694c:	d301      	bcc.n	6952 <__divsi3+0xf6>
    694e:	004b      	lsls	r3, r1, #1
    6950:	1ac0      	subs	r0, r0, r3
    6952:	4152      	adcs	r2, r2
    6954:	1a41      	subs	r1, r0, r1
    6956:	d200      	bcs.n	695a <__divsi3+0xfe>
    6958:	4601      	mov	r1, r0
    695a:	4152      	adcs	r2, r2
    695c:	4610      	mov	r0, r2
    695e:	4770      	bx	lr
    6960:	e05d      	b.n	6a1e <__divsi3+0x1c2>
    6962:	0fca      	lsrs	r2, r1, #31
    6964:	d000      	beq.n	6968 <__divsi3+0x10c>
    6966:	4249      	negs	r1, r1
    6968:	1003      	asrs	r3, r0, #32
    696a:	d300      	bcc.n	696e <__divsi3+0x112>
    696c:	4240      	negs	r0, r0
    696e:	4053      	eors	r3, r2
    6970:	2200      	movs	r2, #0
    6972:	469c      	mov	ip, r3
    6974:	0903      	lsrs	r3, r0, #4
    6976:	428b      	cmp	r3, r1
    6978:	d32d      	bcc.n	69d6 <__divsi3+0x17a>
    697a:	0a03      	lsrs	r3, r0, #8
    697c:	428b      	cmp	r3, r1
    697e:	d312      	bcc.n	69a6 <__divsi3+0x14a>
    6980:	22fc      	movs	r2, #252	; 0xfc
    6982:	0189      	lsls	r1, r1, #6
    6984:	ba12      	rev	r2, r2
    6986:	0a03      	lsrs	r3, r0, #8
    6988:	428b      	cmp	r3, r1
    698a:	d30c      	bcc.n	69a6 <__divsi3+0x14a>
    698c:	0189      	lsls	r1, r1, #6
    698e:	1192      	asrs	r2, r2, #6
    6990:	428b      	cmp	r3, r1
    6992:	d308      	bcc.n	69a6 <__divsi3+0x14a>
    6994:	0189      	lsls	r1, r1, #6
    6996:	1192      	asrs	r2, r2, #6
    6998:	428b      	cmp	r3, r1
    699a:	d304      	bcc.n	69a6 <__divsi3+0x14a>
    699c:	0189      	lsls	r1, r1, #6
    699e:	d03a      	beq.n	6a16 <__divsi3+0x1ba>
    69a0:	1192      	asrs	r2, r2, #6
    69a2:	e000      	b.n	69a6 <__divsi3+0x14a>
    69a4:	0989      	lsrs	r1, r1, #6
    69a6:	09c3      	lsrs	r3, r0, #7
    69a8:	428b      	cmp	r3, r1
    69aa:	d301      	bcc.n	69b0 <__divsi3+0x154>
    69ac:	01cb      	lsls	r3, r1, #7
    69ae:	1ac0      	subs	r0, r0, r3
    69b0:	4152      	adcs	r2, r2
    69b2:	0983      	lsrs	r3, r0, #6
    69b4:	428b      	cmp	r3, r1
    69b6:	d301      	bcc.n	69bc <__divsi3+0x160>
    69b8:	018b      	lsls	r3, r1, #6
    69ba:	1ac0      	subs	r0, r0, r3
    69bc:	4152      	adcs	r2, r2
    69be:	0943      	lsrs	r3, r0, #5
    69c0:	428b      	cmp	r3, r1
    69c2:	d301      	bcc.n	69c8 <__divsi3+0x16c>
    69c4:	014b      	lsls	r3, r1, #5
    69c6:	1ac0      	subs	r0, r0, r3
    69c8:	4152      	adcs	r2, r2
    69ca:	0903      	lsrs	r3, r0, #4
    69cc:	428b      	cmp	r3, r1
    69ce:	d301      	bcc.n	69d4 <__divsi3+0x178>
    69d0:	010b      	lsls	r3, r1, #4
    69d2:	1ac0      	subs	r0, r0, r3
    69d4:	4152      	adcs	r2, r2
    69d6:	08c3      	lsrs	r3, r0, #3
    69d8:	428b      	cmp	r3, r1
    69da:	d301      	bcc.n	69e0 <__divsi3+0x184>
    69dc:	00cb      	lsls	r3, r1, #3
    69de:	1ac0      	subs	r0, r0, r3
    69e0:	4152      	adcs	r2, r2
    69e2:	0883      	lsrs	r3, r0, #2
    69e4:	428b      	cmp	r3, r1
    69e6:	d301      	bcc.n	69ec <__divsi3+0x190>
    69e8:	008b      	lsls	r3, r1, #2
    69ea:	1ac0      	subs	r0, r0, r3
    69ec:	4152      	adcs	r2, r2
    69ee:	d2d9      	bcs.n	69a4 <__divsi3+0x148>
    69f0:	0843      	lsrs	r3, r0, #1
    69f2:	428b      	cmp	r3, r1
    69f4:	d301      	bcc.n	69fa <__divsi3+0x19e>
    69f6:	004b      	lsls	r3, r1, #1
    69f8:	1ac0      	subs	r0, r0, r3
    69fa:	4152      	adcs	r2, r2
    69fc:	1a41      	subs	r1, r0, r1
    69fe:	d200      	bcs.n	6a02 <__divsi3+0x1a6>
    6a00:	4601      	mov	r1, r0
    6a02:	4663      	mov	r3, ip
    6a04:	4152      	adcs	r2, r2
    6a06:	105b      	asrs	r3, r3, #1
    6a08:	4610      	mov	r0, r2
    6a0a:	d301      	bcc.n	6a10 <__divsi3+0x1b4>
    6a0c:	4240      	negs	r0, r0
    6a0e:	2b00      	cmp	r3, #0
    6a10:	d500      	bpl.n	6a14 <__divsi3+0x1b8>
    6a12:	4249      	negs	r1, r1
    6a14:	4770      	bx	lr
    6a16:	4663      	mov	r3, ip
    6a18:	105b      	asrs	r3, r3, #1
    6a1a:	d300      	bcc.n	6a1e <__divsi3+0x1c2>
    6a1c:	4240      	negs	r0, r0
    6a1e:	b501      	push	{r0, lr}
    6a20:	2000      	movs	r0, #0
    6a22:	f000 f805 	bl	6a30 <__aeabi_idiv0>
    6a26:	bd02      	pop	{r1, pc}

00006a28 <__aeabi_idivmod>:
    6a28:	2900      	cmp	r1, #0
    6a2a:	d0f8      	beq.n	6a1e <__divsi3+0x1c2>
    6a2c:	e716      	b.n	685c <__divsi3>
    6a2e:	4770      	bx	lr

00006a30 <__aeabi_idiv0>:
    6a30:	4770      	bx	lr
    6a32:	46c0      	nop			; (mov r8, r8)

00006a34 <__aeabi_lmul>:
    6a34:	b5f0      	push	{r4, r5, r6, r7, lr}
    6a36:	46ce      	mov	lr, r9
    6a38:	4647      	mov	r7, r8
    6a3a:	0415      	lsls	r5, r2, #16
    6a3c:	0c2d      	lsrs	r5, r5, #16
    6a3e:	002e      	movs	r6, r5
    6a40:	b580      	push	{r7, lr}
    6a42:	0407      	lsls	r7, r0, #16
    6a44:	0c14      	lsrs	r4, r2, #16
    6a46:	0c3f      	lsrs	r7, r7, #16
    6a48:	4699      	mov	r9, r3
    6a4a:	0c03      	lsrs	r3, r0, #16
    6a4c:	437e      	muls	r6, r7
    6a4e:	435d      	muls	r5, r3
    6a50:	4367      	muls	r7, r4
    6a52:	4363      	muls	r3, r4
    6a54:	197f      	adds	r7, r7, r5
    6a56:	0c34      	lsrs	r4, r6, #16
    6a58:	19e4      	adds	r4, r4, r7
    6a5a:	469c      	mov	ip, r3
    6a5c:	42a5      	cmp	r5, r4
    6a5e:	d903      	bls.n	6a68 <__aeabi_lmul+0x34>
    6a60:	2380      	movs	r3, #128	; 0x80
    6a62:	025b      	lsls	r3, r3, #9
    6a64:	4698      	mov	r8, r3
    6a66:	44c4      	add	ip, r8
    6a68:	464b      	mov	r3, r9
    6a6a:	4351      	muls	r1, r2
    6a6c:	4343      	muls	r3, r0
    6a6e:	0436      	lsls	r6, r6, #16
    6a70:	0c36      	lsrs	r6, r6, #16
    6a72:	0c25      	lsrs	r5, r4, #16
    6a74:	0424      	lsls	r4, r4, #16
    6a76:	4465      	add	r5, ip
    6a78:	19a4      	adds	r4, r4, r6
    6a7a:	1859      	adds	r1, r3, r1
    6a7c:	1949      	adds	r1, r1, r5
    6a7e:	0020      	movs	r0, r4
    6a80:	bc0c      	pop	{r2, r3}
    6a82:	4690      	mov	r8, r2
    6a84:	4699      	mov	r9, r3
    6a86:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006a88 <__libc_init_array>:
    6a88:	b570      	push	{r4, r5, r6, lr}
    6a8a:	2600      	movs	r6, #0
    6a8c:	4d0c      	ldr	r5, [pc, #48]	; (6ac0 <__libc_init_array+0x38>)
    6a8e:	4c0d      	ldr	r4, [pc, #52]	; (6ac4 <__libc_init_array+0x3c>)
    6a90:	1b64      	subs	r4, r4, r5
    6a92:	10a4      	asrs	r4, r4, #2
    6a94:	42a6      	cmp	r6, r4
    6a96:	d109      	bne.n	6aac <__libc_init_array+0x24>
    6a98:	2600      	movs	r6, #0
    6a9a:	f002 fba9 	bl	91f0 <_init>
    6a9e:	4d0a      	ldr	r5, [pc, #40]	; (6ac8 <__libc_init_array+0x40>)
    6aa0:	4c0a      	ldr	r4, [pc, #40]	; (6acc <__libc_init_array+0x44>)
    6aa2:	1b64      	subs	r4, r4, r5
    6aa4:	10a4      	asrs	r4, r4, #2
    6aa6:	42a6      	cmp	r6, r4
    6aa8:	d105      	bne.n	6ab6 <__libc_init_array+0x2e>
    6aaa:	bd70      	pop	{r4, r5, r6, pc}
    6aac:	00b3      	lsls	r3, r6, #2
    6aae:	58eb      	ldr	r3, [r5, r3]
    6ab0:	4798      	blx	r3
    6ab2:	3601      	adds	r6, #1
    6ab4:	e7ee      	b.n	6a94 <__libc_init_array+0xc>
    6ab6:	00b3      	lsls	r3, r6, #2
    6ab8:	58eb      	ldr	r3, [r5, r3]
    6aba:	4798      	blx	r3
    6abc:	3601      	adds	r6, #1
    6abe:	e7f2      	b.n	6aa6 <__libc_init_array+0x1e>
    6ac0:	000091fc 	.word	0x000091fc
    6ac4:	000091fc 	.word	0x000091fc
    6ac8:	000091fc 	.word	0x000091fc
    6acc:	00009200 	.word	0x00009200

00006ad0 <malloc>:
    6ad0:	b510      	push	{r4, lr}
    6ad2:	4b03      	ldr	r3, [pc, #12]	; (6ae0 <malloc+0x10>)
    6ad4:	0001      	movs	r1, r0
    6ad6:	6818      	ldr	r0, [r3, #0]
    6ad8:	f000 f872 	bl	6bc0 <_malloc_r>
    6adc:	bd10      	pop	{r4, pc}
    6ade:	46c0      	nop			; (mov r8, r8)
    6ae0:	2000004c 	.word	0x2000004c

00006ae4 <memcpy>:
    6ae4:	2300      	movs	r3, #0
    6ae6:	b510      	push	{r4, lr}
    6ae8:	429a      	cmp	r2, r3
    6aea:	d100      	bne.n	6aee <memcpy+0xa>
    6aec:	bd10      	pop	{r4, pc}
    6aee:	5ccc      	ldrb	r4, [r1, r3]
    6af0:	54c4      	strb	r4, [r0, r3]
    6af2:	3301      	adds	r3, #1
    6af4:	e7f8      	b.n	6ae8 <memcpy+0x4>

00006af6 <memmove>:
    6af6:	b510      	push	{r4, lr}
    6af8:	4288      	cmp	r0, r1
    6afa:	d902      	bls.n	6b02 <memmove+0xc>
    6afc:	188b      	adds	r3, r1, r2
    6afe:	4298      	cmp	r0, r3
    6b00:	d308      	bcc.n	6b14 <memmove+0x1e>
    6b02:	2300      	movs	r3, #0
    6b04:	429a      	cmp	r2, r3
    6b06:	d007      	beq.n	6b18 <memmove+0x22>
    6b08:	5ccc      	ldrb	r4, [r1, r3]
    6b0a:	54c4      	strb	r4, [r0, r3]
    6b0c:	3301      	adds	r3, #1
    6b0e:	e7f9      	b.n	6b04 <memmove+0xe>
    6b10:	5c8b      	ldrb	r3, [r1, r2]
    6b12:	5483      	strb	r3, [r0, r2]
    6b14:	3a01      	subs	r2, #1
    6b16:	d2fb      	bcs.n	6b10 <memmove+0x1a>
    6b18:	bd10      	pop	{r4, pc}

00006b1a <memset>:
    6b1a:	0003      	movs	r3, r0
    6b1c:	1882      	adds	r2, r0, r2
    6b1e:	4293      	cmp	r3, r2
    6b20:	d100      	bne.n	6b24 <memset+0xa>
    6b22:	4770      	bx	lr
    6b24:	7019      	strb	r1, [r3, #0]
    6b26:	3301      	adds	r3, #1
    6b28:	e7f9      	b.n	6b1e <memset+0x4>
	...

00006b2c <_free_r>:
    6b2c:	b570      	push	{r4, r5, r6, lr}
    6b2e:	0005      	movs	r5, r0
    6b30:	2900      	cmp	r1, #0
    6b32:	d010      	beq.n	6b56 <_free_r+0x2a>
    6b34:	1f0c      	subs	r4, r1, #4
    6b36:	6823      	ldr	r3, [r4, #0]
    6b38:	2b00      	cmp	r3, #0
    6b3a:	da00      	bge.n	6b3e <_free_r+0x12>
    6b3c:	18e4      	adds	r4, r4, r3
    6b3e:	0028      	movs	r0, r5
    6b40:	f000 fd08 	bl	7554 <__malloc_lock>
    6b44:	4a1d      	ldr	r2, [pc, #116]	; (6bbc <_free_r+0x90>)
    6b46:	6813      	ldr	r3, [r2, #0]
    6b48:	2b00      	cmp	r3, #0
    6b4a:	d105      	bne.n	6b58 <_free_r+0x2c>
    6b4c:	6063      	str	r3, [r4, #4]
    6b4e:	6014      	str	r4, [r2, #0]
    6b50:	0028      	movs	r0, r5
    6b52:	f000 fd00 	bl	7556 <__malloc_unlock>
    6b56:	bd70      	pop	{r4, r5, r6, pc}
    6b58:	42a3      	cmp	r3, r4
    6b5a:	d909      	bls.n	6b70 <_free_r+0x44>
    6b5c:	6821      	ldr	r1, [r4, #0]
    6b5e:	1860      	adds	r0, r4, r1
    6b60:	4283      	cmp	r3, r0
    6b62:	d1f3      	bne.n	6b4c <_free_r+0x20>
    6b64:	6818      	ldr	r0, [r3, #0]
    6b66:	685b      	ldr	r3, [r3, #4]
    6b68:	1841      	adds	r1, r0, r1
    6b6a:	6021      	str	r1, [r4, #0]
    6b6c:	e7ee      	b.n	6b4c <_free_r+0x20>
    6b6e:	0013      	movs	r3, r2
    6b70:	685a      	ldr	r2, [r3, #4]
    6b72:	2a00      	cmp	r2, #0
    6b74:	d001      	beq.n	6b7a <_free_r+0x4e>
    6b76:	42a2      	cmp	r2, r4
    6b78:	d9f9      	bls.n	6b6e <_free_r+0x42>
    6b7a:	6819      	ldr	r1, [r3, #0]
    6b7c:	1858      	adds	r0, r3, r1
    6b7e:	42a0      	cmp	r0, r4
    6b80:	d10b      	bne.n	6b9a <_free_r+0x6e>
    6b82:	6820      	ldr	r0, [r4, #0]
    6b84:	1809      	adds	r1, r1, r0
    6b86:	1858      	adds	r0, r3, r1
    6b88:	6019      	str	r1, [r3, #0]
    6b8a:	4282      	cmp	r2, r0
    6b8c:	d1e0      	bne.n	6b50 <_free_r+0x24>
    6b8e:	6810      	ldr	r0, [r2, #0]
    6b90:	6852      	ldr	r2, [r2, #4]
    6b92:	1841      	adds	r1, r0, r1
    6b94:	6019      	str	r1, [r3, #0]
    6b96:	605a      	str	r2, [r3, #4]
    6b98:	e7da      	b.n	6b50 <_free_r+0x24>
    6b9a:	42a0      	cmp	r0, r4
    6b9c:	d902      	bls.n	6ba4 <_free_r+0x78>
    6b9e:	230c      	movs	r3, #12
    6ba0:	602b      	str	r3, [r5, #0]
    6ba2:	e7d5      	b.n	6b50 <_free_r+0x24>
    6ba4:	6821      	ldr	r1, [r4, #0]
    6ba6:	1860      	adds	r0, r4, r1
    6ba8:	4282      	cmp	r2, r0
    6baa:	d103      	bne.n	6bb4 <_free_r+0x88>
    6bac:	6810      	ldr	r0, [r2, #0]
    6bae:	6852      	ldr	r2, [r2, #4]
    6bb0:	1841      	adds	r1, r0, r1
    6bb2:	6021      	str	r1, [r4, #0]
    6bb4:	6062      	str	r2, [r4, #4]
    6bb6:	605c      	str	r4, [r3, #4]
    6bb8:	e7ca      	b.n	6b50 <_free_r+0x24>
    6bba:	46c0      	nop			; (mov r8, r8)
    6bbc:	20000274 	.word	0x20000274

00006bc0 <_malloc_r>:
    6bc0:	2303      	movs	r3, #3
    6bc2:	b570      	push	{r4, r5, r6, lr}
    6bc4:	1ccd      	adds	r5, r1, #3
    6bc6:	439d      	bics	r5, r3
    6bc8:	3508      	adds	r5, #8
    6bca:	0006      	movs	r6, r0
    6bcc:	2d0c      	cmp	r5, #12
    6bce:	d21e      	bcs.n	6c0e <_malloc_r+0x4e>
    6bd0:	250c      	movs	r5, #12
    6bd2:	42a9      	cmp	r1, r5
    6bd4:	d81d      	bhi.n	6c12 <_malloc_r+0x52>
    6bd6:	0030      	movs	r0, r6
    6bd8:	f000 fcbc 	bl	7554 <__malloc_lock>
    6bdc:	4a25      	ldr	r2, [pc, #148]	; (6c74 <_malloc_r+0xb4>)
    6bde:	6814      	ldr	r4, [r2, #0]
    6be0:	0021      	movs	r1, r4
    6be2:	2900      	cmp	r1, #0
    6be4:	d119      	bne.n	6c1a <_malloc_r+0x5a>
    6be6:	4c24      	ldr	r4, [pc, #144]	; (6c78 <_malloc_r+0xb8>)
    6be8:	6823      	ldr	r3, [r4, #0]
    6bea:	2b00      	cmp	r3, #0
    6bec:	d103      	bne.n	6bf6 <_malloc_r+0x36>
    6bee:	0030      	movs	r0, r6
    6bf0:	f000 f8dc 	bl	6dac <_sbrk_r>
    6bf4:	6020      	str	r0, [r4, #0]
    6bf6:	0029      	movs	r1, r5
    6bf8:	0030      	movs	r0, r6
    6bfa:	f000 f8d7 	bl	6dac <_sbrk_r>
    6bfe:	1c43      	adds	r3, r0, #1
    6c00:	d12c      	bne.n	6c5c <_malloc_r+0x9c>
    6c02:	230c      	movs	r3, #12
    6c04:	0030      	movs	r0, r6
    6c06:	6033      	str	r3, [r6, #0]
    6c08:	f000 fca5 	bl	7556 <__malloc_unlock>
    6c0c:	e003      	b.n	6c16 <_malloc_r+0x56>
    6c0e:	2d00      	cmp	r5, #0
    6c10:	dadf      	bge.n	6bd2 <_malloc_r+0x12>
    6c12:	230c      	movs	r3, #12
    6c14:	6033      	str	r3, [r6, #0]
    6c16:	2000      	movs	r0, #0
    6c18:	bd70      	pop	{r4, r5, r6, pc}
    6c1a:	680b      	ldr	r3, [r1, #0]
    6c1c:	1b5b      	subs	r3, r3, r5
    6c1e:	d41a      	bmi.n	6c56 <_malloc_r+0x96>
    6c20:	2b0b      	cmp	r3, #11
    6c22:	d903      	bls.n	6c2c <_malloc_r+0x6c>
    6c24:	600b      	str	r3, [r1, #0]
    6c26:	18cc      	adds	r4, r1, r3
    6c28:	6025      	str	r5, [r4, #0]
    6c2a:	e003      	b.n	6c34 <_malloc_r+0x74>
    6c2c:	428c      	cmp	r4, r1
    6c2e:	d10e      	bne.n	6c4e <_malloc_r+0x8e>
    6c30:	6863      	ldr	r3, [r4, #4]
    6c32:	6013      	str	r3, [r2, #0]
    6c34:	0030      	movs	r0, r6
    6c36:	f000 fc8e 	bl	7556 <__malloc_unlock>
    6c3a:	0020      	movs	r0, r4
    6c3c:	2207      	movs	r2, #7
    6c3e:	300b      	adds	r0, #11
    6c40:	1d23      	adds	r3, r4, #4
    6c42:	4390      	bics	r0, r2
    6c44:	1ac3      	subs	r3, r0, r3
    6c46:	d0e7      	beq.n	6c18 <_malloc_r+0x58>
    6c48:	425a      	negs	r2, r3
    6c4a:	50e2      	str	r2, [r4, r3]
    6c4c:	e7e4      	b.n	6c18 <_malloc_r+0x58>
    6c4e:	684b      	ldr	r3, [r1, #4]
    6c50:	6063      	str	r3, [r4, #4]
    6c52:	000c      	movs	r4, r1
    6c54:	e7ee      	b.n	6c34 <_malloc_r+0x74>
    6c56:	000c      	movs	r4, r1
    6c58:	6849      	ldr	r1, [r1, #4]
    6c5a:	e7c2      	b.n	6be2 <_malloc_r+0x22>
    6c5c:	2303      	movs	r3, #3
    6c5e:	1cc4      	adds	r4, r0, #3
    6c60:	439c      	bics	r4, r3
    6c62:	42a0      	cmp	r0, r4
    6c64:	d0e0      	beq.n	6c28 <_malloc_r+0x68>
    6c66:	1a21      	subs	r1, r4, r0
    6c68:	0030      	movs	r0, r6
    6c6a:	f000 f89f 	bl	6dac <_sbrk_r>
    6c6e:	1c43      	adds	r3, r0, #1
    6c70:	d1da      	bne.n	6c28 <_malloc_r+0x68>
    6c72:	e7c6      	b.n	6c02 <_malloc_r+0x42>
    6c74:	20000274 	.word	0x20000274
    6c78:	20000278 	.word	0x20000278

00006c7c <iprintf>:
    6c7c:	b40f      	push	{r0, r1, r2, r3}
    6c7e:	4b0b      	ldr	r3, [pc, #44]	; (6cac <iprintf+0x30>)
    6c80:	b513      	push	{r0, r1, r4, lr}
    6c82:	681c      	ldr	r4, [r3, #0]
    6c84:	2c00      	cmp	r4, #0
    6c86:	d005      	beq.n	6c94 <iprintf+0x18>
    6c88:	69a3      	ldr	r3, [r4, #24]
    6c8a:	2b00      	cmp	r3, #0
    6c8c:	d102      	bne.n	6c94 <iprintf+0x18>
    6c8e:	0020      	movs	r0, r4
    6c90:	f000 fb64 	bl	735c <__sinit>
    6c94:	ab05      	add	r3, sp, #20
    6c96:	9a04      	ldr	r2, [sp, #16]
    6c98:	68a1      	ldr	r1, [r4, #8]
    6c9a:	0020      	movs	r0, r4
    6c9c:	9301      	str	r3, [sp, #4]
    6c9e:	f000 fde9 	bl	7874 <_vfiprintf_r>
    6ca2:	bc16      	pop	{r1, r2, r4}
    6ca4:	bc08      	pop	{r3}
    6ca6:	b004      	add	sp, #16
    6ca8:	4718      	bx	r3
    6caa:	46c0      	nop			; (mov r8, r8)
    6cac:	2000004c 	.word	0x2000004c

00006cb0 <putchar>:
    6cb0:	4b08      	ldr	r3, [pc, #32]	; (6cd4 <putchar+0x24>)
    6cb2:	b570      	push	{r4, r5, r6, lr}
    6cb4:	681c      	ldr	r4, [r3, #0]
    6cb6:	0005      	movs	r5, r0
    6cb8:	2c00      	cmp	r4, #0
    6cba:	d005      	beq.n	6cc8 <putchar+0x18>
    6cbc:	69a3      	ldr	r3, [r4, #24]
    6cbe:	2b00      	cmp	r3, #0
    6cc0:	d102      	bne.n	6cc8 <putchar+0x18>
    6cc2:	0020      	movs	r0, r4
    6cc4:	f000 fb4a 	bl	735c <__sinit>
    6cc8:	0029      	movs	r1, r5
    6cca:	68a2      	ldr	r2, [r4, #8]
    6ccc:	0020      	movs	r0, r4
    6cce:	f001 f875 	bl	7dbc <_putc_r>
    6cd2:	bd70      	pop	{r4, r5, r6, pc}
    6cd4:	2000004c 	.word	0x2000004c

00006cd8 <_puts_r>:
    6cd8:	b570      	push	{r4, r5, r6, lr}
    6cda:	0005      	movs	r5, r0
    6cdc:	000e      	movs	r6, r1
    6cde:	2800      	cmp	r0, #0
    6ce0:	d004      	beq.n	6cec <_puts_r+0x14>
    6ce2:	6983      	ldr	r3, [r0, #24]
    6ce4:	2b00      	cmp	r3, #0
    6ce6:	d101      	bne.n	6cec <_puts_r+0x14>
    6ce8:	f000 fb38 	bl	735c <__sinit>
    6cec:	69ab      	ldr	r3, [r5, #24]
    6cee:	68ac      	ldr	r4, [r5, #8]
    6cf0:	2b00      	cmp	r3, #0
    6cf2:	d102      	bne.n	6cfa <_puts_r+0x22>
    6cf4:	0028      	movs	r0, r5
    6cf6:	f000 fb31 	bl	735c <__sinit>
    6cfa:	4b24      	ldr	r3, [pc, #144]	; (6d8c <_puts_r+0xb4>)
    6cfc:	429c      	cmp	r4, r3
    6cfe:	d10f      	bne.n	6d20 <_puts_r+0x48>
    6d00:	686c      	ldr	r4, [r5, #4]
    6d02:	89a3      	ldrh	r3, [r4, #12]
    6d04:	071b      	lsls	r3, r3, #28
    6d06:	d502      	bpl.n	6d0e <_puts_r+0x36>
    6d08:	6923      	ldr	r3, [r4, #16]
    6d0a:	2b00      	cmp	r3, #0
    6d0c:	d120      	bne.n	6d50 <_puts_r+0x78>
    6d0e:	0021      	movs	r1, r4
    6d10:	0028      	movs	r0, r5
    6d12:	f000 f9b5 	bl	7080 <__swsetup_r>
    6d16:	2800      	cmp	r0, #0
    6d18:	d01a      	beq.n	6d50 <_puts_r+0x78>
    6d1a:	2001      	movs	r0, #1
    6d1c:	4240      	negs	r0, r0
    6d1e:	bd70      	pop	{r4, r5, r6, pc}
    6d20:	4b1b      	ldr	r3, [pc, #108]	; (6d90 <_puts_r+0xb8>)
    6d22:	429c      	cmp	r4, r3
    6d24:	d101      	bne.n	6d2a <_puts_r+0x52>
    6d26:	68ac      	ldr	r4, [r5, #8]
    6d28:	e7eb      	b.n	6d02 <_puts_r+0x2a>
    6d2a:	4b1a      	ldr	r3, [pc, #104]	; (6d94 <_puts_r+0xbc>)
    6d2c:	429c      	cmp	r4, r3
    6d2e:	d1e8      	bne.n	6d02 <_puts_r+0x2a>
    6d30:	68ec      	ldr	r4, [r5, #12]
    6d32:	e7e6      	b.n	6d02 <_puts_r+0x2a>
    6d34:	3b01      	subs	r3, #1
    6d36:	3601      	adds	r6, #1
    6d38:	60a3      	str	r3, [r4, #8]
    6d3a:	2b00      	cmp	r3, #0
    6d3c:	da04      	bge.n	6d48 <_puts_r+0x70>
    6d3e:	69a2      	ldr	r2, [r4, #24]
    6d40:	4293      	cmp	r3, r2
    6d42:	db16      	blt.n	6d72 <_puts_r+0x9a>
    6d44:	290a      	cmp	r1, #10
    6d46:	d014      	beq.n	6d72 <_puts_r+0x9a>
    6d48:	6823      	ldr	r3, [r4, #0]
    6d4a:	1c5a      	adds	r2, r3, #1
    6d4c:	6022      	str	r2, [r4, #0]
    6d4e:	7019      	strb	r1, [r3, #0]
    6d50:	7831      	ldrb	r1, [r6, #0]
    6d52:	68a3      	ldr	r3, [r4, #8]
    6d54:	2900      	cmp	r1, #0
    6d56:	d1ed      	bne.n	6d34 <_puts_r+0x5c>
    6d58:	3b01      	subs	r3, #1
    6d5a:	60a3      	str	r3, [r4, #8]
    6d5c:	2b00      	cmp	r3, #0
    6d5e:	da0f      	bge.n	6d80 <_puts_r+0xa8>
    6d60:	0022      	movs	r2, r4
    6d62:	310a      	adds	r1, #10
    6d64:	0028      	movs	r0, r5
    6d66:	f000 f935 	bl	6fd4 <__swbuf_r>
    6d6a:	1c43      	adds	r3, r0, #1
    6d6c:	d0d5      	beq.n	6d1a <_puts_r+0x42>
    6d6e:	200a      	movs	r0, #10
    6d70:	e7d5      	b.n	6d1e <_puts_r+0x46>
    6d72:	0022      	movs	r2, r4
    6d74:	0028      	movs	r0, r5
    6d76:	f000 f92d 	bl	6fd4 <__swbuf_r>
    6d7a:	1c43      	adds	r3, r0, #1
    6d7c:	d1e8      	bne.n	6d50 <_puts_r+0x78>
    6d7e:	e7cc      	b.n	6d1a <_puts_r+0x42>
    6d80:	200a      	movs	r0, #10
    6d82:	6823      	ldr	r3, [r4, #0]
    6d84:	1c5a      	adds	r2, r3, #1
    6d86:	6022      	str	r2, [r4, #0]
    6d88:	7018      	strb	r0, [r3, #0]
    6d8a:	e7c8      	b.n	6d1e <_puts_r+0x46>
    6d8c:	0000917c 	.word	0x0000917c
    6d90:	0000919c 	.word	0x0000919c
    6d94:	0000915c 	.word	0x0000915c

00006d98 <puts>:
    6d98:	b510      	push	{r4, lr}
    6d9a:	4b03      	ldr	r3, [pc, #12]	; (6da8 <puts+0x10>)
    6d9c:	0001      	movs	r1, r0
    6d9e:	6818      	ldr	r0, [r3, #0]
    6da0:	f7ff ff9a 	bl	6cd8 <_puts_r>
    6da4:	bd10      	pop	{r4, pc}
    6da6:	46c0      	nop			; (mov r8, r8)
    6da8:	2000004c 	.word	0x2000004c

00006dac <_sbrk_r>:
    6dac:	2300      	movs	r3, #0
    6dae:	b570      	push	{r4, r5, r6, lr}
    6db0:	4c06      	ldr	r4, [pc, #24]	; (6dcc <_sbrk_r+0x20>)
    6db2:	0005      	movs	r5, r0
    6db4:	0008      	movs	r0, r1
    6db6:	6023      	str	r3, [r4, #0]
    6db8:	f7fe fae0 	bl	537c <_sbrk>
    6dbc:	1c43      	adds	r3, r0, #1
    6dbe:	d103      	bne.n	6dc8 <_sbrk_r+0x1c>
    6dc0:	6823      	ldr	r3, [r4, #0]
    6dc2:	2b00      	cmp	r3, #0
    6dc4:	d000      	beq.n	6dc8 <_sbrk_r+0x1c>
    6dc6:	602b      	str	r3, [r5, #0]
    6dc8:	bd70      	pop	{r4, r5, r6, pc}
    6dca:	46c0      	nop			; (mov r8, r8)
    6dcc:	20000474 	.word	0x20000474

00006dd0 <setbuf>:
    6dd0:	424a      	negs	r2, r1
    6dd2:	414a      	adcs	r2, r1
    6dd4:	2380      	movs	r3, #128	; 0x80
    6dd6:	b510      	push	{r4, lr}
    6dd8:	0052      	lsls	r2, r2, #1
    6dda:	00db      	lsls	r3, r3, #3
    6ddc:	f000 f802 	bl	6de4 <setvbuf>
    6de0:	bd10      	pop	{r4, pc}
	...

00006de4 <setvbuf>:
    6de4:	b5f0      	push	{r4, r5, r6, r7, lr}
    6de6:	001d      	movs	r5, r3
    6de8:	4b4f      	ldr	r3, [pc, #316]	; (6f28 <setvbuf+0x144>)
    6dea:	b085      	sub	sp, #20
    6dec:	681e      	ldr	r6, [r3, #0]
    6dee:	0004      	movs	r4, r0
    6df0:	000f      	movs	r7, r1
    6df2:	9200      	str	r2, [sp, #0]
    6df4:	2e00      	cmp	r6, #0
    6df6:	d005      	beq.n	6e04 <setvbuf+0x20>
    6df8:	69b3      	ldr	r3, [r6, #24]
    6dfa:	2b00      	cmp	r3, #0
    6dfc:	d102      	bne.n	6e04 <setvbuf+0x20>
    6dfe:	0030      	movs	r0, r6
    6e00:	f000 faac 	bl	735c <__sinit>
    6e04:	4b49      	ldr	r3, [pc, #292]	; (6f2c <setvbuf+0x148>)
    6e06:	429c      	cmp	r4, r3
    6e08:	d150      	bne.n	6eac <setvbuf+0xc8>
    6e0a:	6874      	ldr	r4, [r6, #4]
    6e0c:	9b00      	ldr	r3, [sp, #0]
    6e0e:	2b02      	cmp	r3, #2
    6e10:	d005      	beq.n	6e1e <setvbuf+0x3a>
    6e12:	2b01      	cmp	r3, #1
    6e14:	d900      	bls.n	6e18 <setvbuf+0x34>
    6e16:	e084      	b.n	6f22 <setvbuf+0x13e>
    6e18:	2d00      	cmp	r5, #0
    6e1a:	da00      	bge.n	6e1e <setvbuf+0x3a>
    6e1c:	e081      	b.n	6f22 <setvbuf+0x13e>
    6e1e:	0021      	movs	r1, r4
    6e20:	0030      	movs	r0, r6
    6e22:	f000 fa2d 	bl	7280 <_fflush_r>
    6e26:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6e28:	2900      	cmp	r1, #0
    6e2a:	d008      	beq.n	6e3e <setvbuf+0x5a>
    6e2c:	0023      	movs	r3, r4
    6e2e:	3344      	adds	r3, #68	; 0x44
    6e30:	4299      	cmp	r1, r3
    6e32:	d002      	beq.n	6e3a <setvbuf+0x56>
    6e34:	0030      	movs	r0, r6
    6e36:	f7ff fe79 	bl	6b2c <_free_r>
    6e3a:	2300      	movs	r3, #0
    6e3c:	6363      	str	r3, [r4, #52]	; 0x34
    6e3e:	2300      	movs	r3, #0
    6e40:	61a3      	str	r3, [r4, #24]
    6e42:	6063      	str	r3, [r4, #4]
    6e44:	89a3      	ldrh	r3, [r4, #12]
    6e46:	061b      	lsls	r3, r3, #24
    6e48:	d503      	bpl.n	6e52 <setvbuf+0x6e>
    6e4a:	6921      	ldr	r1, [r4, #16]
    6e4c:	0030      	movs	r0, r6
    6e4e:	f7ff fe6d 	bl	6b2c <_free_r>
    6e52:	89a3      	ldrh	r3, [r4, #12]
    6e54:	4a36      	ldr	r2, [pc, #216]	; (6f30 <setvbuf+0x14c>)
    6e56:	4013      	ands	r3, r2
    6e58:	81a3      	strh	r3, [r4, #12]
    6e5a:	9b00      	ldr	r3, [sp, #0]
    6e5c:	2b02      	cmp	r3, #2
    6e5e:	d05a      	beq.n	6f16 <setvbuf+0x132>
    6e60:	ab03      	add	r3, sp, #12
    6e62:	aa02      	add	r2, sp, #8
    6e64:	0021      	movs	r1, r4
    6e66:	0030      	movs	r0, r6
    6e68:	f000 fb0e 	bl	7488 <__swhatbuf_r>
    6e6c:	89a3      	ldrh	r3, [r4, #12]
    6e6e:	4318      	orrs	r0, r3
    6e70:	81a0      	strh	r0, [r4, #12]
    6e72:	2d00      	cmp	r5, #0
    6e74:	d124      	bne.n	6ec0 <setvbuf+0xdc>
    6e76:	9d02      	ldr	r5, [sp, #8]
    6e78:	0028      	movs	r0, r5
    6e7a:	f7ff fe29 	bl	6ad0 <malloc>
    6e7e:	9501      	str	r5, [sp, #4]
    6e80:	1e07      	subs	r7, r0, #0
    6e82:	d142      	bne.n	6f0a <setvbuf+0x126>
    6e84:	9b02      	ldr	r3, [sp, #8]
    6e86:	9301      	str	r3, [sp, #4]
    6e88:	42ab      	cmp	r3, r5
    6e8a:	d139      	bne.n	6f00 <setvbuf+0x11c>
    6e8c:	2001      	movs	r0, #1
    6e8e:	4240      	negs	r0, r0
    6e90:	2302      	movs	r3, #2
    6e92:	89a2      	ldrh	r2, [r4, #12]
    6e94:	4313      	orrs	r3, r2
    6e96:	81a3      	strh	r3, [r4, #12]
    6e98:	2300      	movs	r3, #0
    6e9a:	60a3      	str	r3, [r4, #8]
    6e9c:	0023      	movs	r3, r4
    6e9e:	3347      	adds	r3, #71	; 0x47
    6ea0:	6023      	str	r3, [r4, #0]
    6ea2:	6123      	str	r3, [r4, #16]
    6ea4:	2301      	movs	r3, #1
    6ea6:	6163      	str	r3, [r4, #20]
    6ea8:	b005      	add	sp, #20
    6eaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6eac:	4b21      	ldr	r3, [pc, #132]	; (6f34 <setvbuf+0x150>)
    6eae:	429c      	cmp	r4, r3
    6eb0:	d101      	bne.n	6eb6 <setvbuf+0xd2>
    6eb2:	68b4      	ldr	r4, [r6, #8]
    6eb4:	e7aa      	b.n	6e0c <setvbuf+0x28>
    6eb6:	4b20      	ldr	r3, [pc, #128]	; (6f38 <setvbuf+0x154>)
    6eb8:	429c      	cmp	r4, r3
    6eba:	d1a7      	bne.n	6e0c <setvbuf+0x28>
    6ebc:	68f4      	ldr	r4, [r6, #12]
    6ebe:	e7a5      	b.n	6e0c <setvbuf+0x28>
    6ec0:	2f00      	cmp	r7, #0
    6ec2:	d0d9      	beq.n	6e78 <setvbuf+0x94>
    6ec4:	69b3      	ldr	r3, [r6, #24]
    6ec6:	2b00      	cmp	r3, #0
    6ec8:	d102      	bne.n	6ed0 <setvbuf+0xec>
    6eca:	0030      	movs	r0, r6
    6ecc:	f000 fa46 	bl	735c <__sinit>
    6ed0:	9b00      	ldr	r3, [sp, #0]
    6ed2:	2b01      	cmp	r3, #1
    6ed4:	d103      	bne.n	6ede <setvbuf+0xfa>
    6ed6:	89a3      	ldrh	r3, [r4, #12]
    6ed8:	9a00      	ldr	r2, [sp, #0]
    6eda:	431a      	orrs	r2, r3
    6edc:	81a2      	strh	r2, [r4, #12]
    6ede:	2008      	movs	r0, #8
    6ee0:	89a3      	ldrh	r3, [r4, #12]
    6ee2:	6027      	str	r7, [r4, #0]
    6ee4:	6127      	str	r7, [r4, #16]
    6ee6:	6165      	str	r5, [r4, #20]
    6ee8:	4018      	ands	r0, r3
    6eea:	d018      	beq.n	6f1e <setvbuf+0x13a>
    6eec:	2001      	movs	r0, #1
    6eee:	4018      	ands	r0, r3
    6ef0:	2300      	movs	r3, #0
    6ef2:	4298      	cmp	r0, r3
    6ef4:	d011      	beq.n	6f1a <setvbuf+0x136>
    6ef6:	426d      	negs	r5, r5
    6ef8:	60a3      	str	r3, [r4, #8]
    6efa:	61a5      	str	r5, [r4, #24]
    6efc:	0018      	movs	r0, r3
    6efe:	e7d3      	b.n	6ea8 <setvbuf+0xc4>
    6f00:	9801      	ldr	r0, [sp, #4]
    6f02:	f7ff fde5 	bl	6ad0 <malloc>
    6f06:	1e07      	subs	r7, r0, #0
    6f08:	d0c0      	beq.n	6e8c <setvbuf+0xa8>
    6f0a:	2380      	movs	r3, #128	; 0x80
    6f0c:	89a2      	ldrh	r2, [r4, #12]
    6f0e:	9d01      	ldr	r5, [sp, #4]
    6f10:	4313      	orrs	r3, r2
    6f12:	81a3      	strh	r3, [r4, #12]
    6f14:	e7d6      	b.n	6ec4 <setvbuf+0xe0>
    6f16:	2000      	movs	r0, #0
    6f18:	e7ba      	b.n	6e90 <setvbuf+0xac>
    6f1a:	60a5      	str	r5, [r4, #8]
    6f1c:	e7c4      	b.n	6ea8 <setvbuf+0xc4>
    6f1e:	60a0      	str	r0, [r4, #8]
    6f20:	e7c2      	b.n	6ea8 <setvbuf+0xc4>
    6f22:	2001      	movs	r0, #1
    6f24:	4240      	negs	r0, r0
    6f26:	e7bf      	b.n	6ea8 <setvbuf+0xc4>
    6f28:	2000004c 	.word	0x2000004c
    6f2c:	0000917c 	.word	0x0000917c
    6f30:	fffff35c 	.word	0xfffff35c
    6f34:	0000919c 	.word	0x0000919c
    6f38:	0000915c 	.word	0x0000915c

00006f3c <siprintf>:
    6f3c:	b40e      	push	{r1, r2, r3}
    6f3e:	b510      	push	{r4, lr}
    6f40:	b09d      	sub	sp, #116	; 0x74
    6f42:	a902      	add	r1, sp, #8
    6f44:	9002      	str	r0, [sp, #8]
    6f46:	6108      	str	r0, [r1, #16]
    6f48:	480b      	ldr	r0, [pc, #44]	; (6f78 <siprintf+0x3c>)
    6f4a:	2482      	movs	r4, #130	; 0x82
    6f4c:	6088      	str	r0, [r1, #8]
    6f4e:	6148      	str	r0, [r1, #20]
    6f50:	2001      	movs	r0, #1
    6f52:	4240      	negs	r0, r0
    6f54:	ab1f      	add	r3, sp, #124	; 0x7c
    6f56:	81c8      	strh	r0, [r1, #14]
    6f58:	4808      	ldr	r0, [pc, #32]	; (6f7c <siprintf+0x40>)
    6f5a:	cb04      	ldmia	r3!, {r2}
    6f5c:	00a4      	lsls	r4, r4, #2
    6f5e:	6800      	ldr	r0, [r0, #0]
    6f60:	9301      	str	r3, [sp, #4]
    6f62:	818c      	strh	r4, [r1, #12]
    6f64:	f000 fb5a 	bl	761c <_svfiprintf_r>
    6f68:	2300      	movs	r3, #0
    6f6a:	9a02      	ldr	r2, [sp, #8]
    6f6c:	7013      	strb	r3, [r2, #0]
    6f6e:	b01d      	add	sp, #116	; 0x74
    6f70:	bc10      	pop	{r4}
    6f72:	bc08      	pop	{r3}
    6f74:	b003      	add	sp, #12
    6f76:	4718      	bx	r3
    6f78:	7fffffff 	.word	0x7fffffff
    6f7c:	2000004c 	.word	0x2000004c

00006f80 <strcmp>:
    6f80:	7802      	ldrb	r2, [r0, #0]
    6f82:	780b      	ldrb	r3, [r1, #0]
    6f84:	2a00      	cmp	r2, #0
    6f86:	d003      	beq.n	6f90 <strcmp+0x10>
    6f88:	3001      	adds	r0, #1
    6f8a:	3101      	adds	r1, #1
    6f8c:	429a      	cmp	r2, r3
    6f8e:	d0f7      	beq.n	6f80 <strcmp>
    6f90:	1ad0      	subs	r0, r2, r3
    6f92:	4770      	bx	lr

00006f94 <strcpy>:
    6f94:	1c03      	adds	r3, r0, #0
    6f96:	780a      	ldrb	r2, [r1, #0]
    6f98:	3101      	adds	r1, #1
    6f9a:	701a      	strb	r2, [r3, #0]
    6f9c:	3301      	adds	r3, #1
    6f9e:	2a00      	cmp	r2, #0
    6fa0:	d1f9      	bne.n	6f96 <strcpy+0x2>
    6fa2:	4770      	bx	lr

00006fa4 <strlen>:
    6fa4:	2300      	movs	r3, #0
    6fa6:	5cc2      	ldrb	r2, [r0, r3]
    6fa8:	3301      	adds	r3, #1
    6faa:	2a00      	cmp	r2, #0
    6fac:	d1fb      	bne.n	6fa6 <strlen+0x2>
    6fae:	1e58      	subs	r0, r3, #1
    6fb0:	4770      	bx	lr

00006fb2 <strncmp>:
    6fb2:	2300      	movs	r3, #0
    6fb4:	b530      	push	{r4, r5, lr}
    6fb6:	429a      	cmp	r2, r3
    6fb8:	d00a      	beq.n	6fd0 <strncmp+0x1e>
    6fba:	3a01      	subs	r2, #1
    6fbc:	5cc4      	ldrb	r4, [r0, r3]
    6fbe:	5ccd      	ldrb	r5, [r1, r3]
    6fc0:	42ac      	cmp	r4, r5
    6fc2:	d104      	bne.n	6fce <strncmp+0x1c>
    6fc4:	429a      	cmp	r2, r3
    6fc6:	d002      	beq.n	6fce <strncmp+0x1c>
    6fc8:	3301      	adds	r3, #1
    6fca:	2c00      	cmp	r4, #0
    6fcc:	d1f6      	bne.n	6fbc <strncmp+0xa>
    6fce:	1b63      	subs	r3, r4, r5
    6fd0:	0018      	movs	r0, r3
    6fd2:	bd30      	pop	{r4, r5, pc}

00006fd4 <__swbuf_r>:
    6fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6fd6:	0005      	movs	r5, r0
    6fd8:	000e      	movs	r6, r1
    6fda:	0014      	movs	r4, r2
    6fdc:	2800      	cmp	r0, #0
    6fde:	d004      	beq.n	6fea <__swbuf_r+0x16>
    6fe0:	6983      	ldr	r3, [r0, #24]
    6fe2:	2b00      	cmp	r3, #0
    6fe4:	d101      	bne.n	6fea <__swbuf_r+0x16>
    6fe6:	f000 f9b9 	bl	735c <__sinit>
    6fea:	4b22      	ldr	r3, [pc, #136]	; (7074 <__swbuf_r+0xa0>)
    6fec:	429c      	cmp	r4, r3
    6fee:	d12d      	bne.n	704c <__swbuf_r+0x78>
    6ff0:	686c      	ldr	r4, [r5, #4]
    6ff2:	69a3      	ldr	r3, [r4, #24]
    6ff4:	60a3      	str	r3, [r4, #8]
    6ff6:	89a3      	ldrh	r3, [r4, #12]
    6ff8:	071b      	lsls	r3, r3, #28
    6ffa:	d531      	bpl.n	7060 <__swbuf_r+0x8c>
    6ffc:	6923      	ldr	r3, [r4, #16]
    6ffe:	2b00      	cmp	r3, #0
    7000:	d02e      	beq.n	7060 <__swbuf_r+0x8c>
    7002:	6823      	ldr	r3, [r4, #0]
    7004:	6922      	ldr	r2, [r4, #16]
    7006:	b2f7      	uxtb	r7, r6
    7008:	1a98      	subs	r0, r3, r2
    700a:	6963      	ldr	r3, [r4, #20]
    700c:	b2f6      	uxtb	r6, r6
    700e:	4298      	cmp	r0, r3
    7010:	db05      	blt.n	701e <__swbuf_r+0x4a>
    7012:	0021      	movs	r1, r4
    7014:	0028      	movs	r0, r5
    7016:	f000 f933 	bl	7280 <_fflush_r>
    701a:	2800      	cmp	r0, #0
    701c:	d126      	bne.n	706c <__swbuf_r+0x98>
    701e:	68a3      	ldr	r3, [r4, #8]
    7020:	3001      	adds	r0, #1
    7022:	3b01      	subs	r3, #1
    7024:	60a3      	str	r3, [r4, #8]
    7026:	6823      	ldr	r3, [r4, #0]
    7028:	1c5a      	adds	r2, r3, #1
    702a:	6022      	str	r2, [r4, #0]
    702c:	701f      	strb	r7, [r3, #0]
    702e:	6963      	ldr	r3, [r4, #20]
    7030:	4298      	cmp	r0, r3
    7032:	d004      	beq.n	703e <__swbuf_r+0x6a>
    7034:	89a3      	ldrh	r3, [r4, #12]
    7036:	07db      	lsls	r3, r3, #31
    7038:	d51a      	bpl.n	7070 <__swbuf_r+0x9c>
    703a:	2e0a      	cmp	r6, #10
    703c:	d118      	bne.n	7070 <__swbuf_r+0x9c>
    703e:	0021      	movs	r1, r4
    7040:	0028      	movs	r0, r5
    7042:	f000 f91d 	bl	7280 <_fflush_r>
    7046:	2800      	cmp	r0, #0
    7048:	d012      	beq.n	7070 <__swbuf_r+0x9c>
    704a:	e00f      	b.n	706c <__swbuf_r+0x98>
    704c:	4b0a      	ldr	r3, [pc, #40]	; (7078 <__swbuf_r+0xa4>)
    704e:	429c      	cmp	r4, r3
    7050:	d101      	bne.n	7056 <__swbuf_r+0x82>
    7052:	68ac      	ldr	r4, [r5, #8]
    7054:	e7cd      	b.n	6ff2 <__swbuf_r+0x1e>
    7056:	4b09      	ldr	r3, [pc, #36]	; (707c <__swbuf_r+0xa8>)
    7058:	429c      	cmp	r4, r3
    705a:	d1ca      	bne.n	6ff2 <__swbuf_r+0x1e>
    705c:	68ec      	ldr	r4, [r5, #12]
    705e:	e7c8      	b.n	6ff2 <__swbuf_r+0x1e>
    7060:	0021      	movs	r1, r4
    7062:	0028      	movs	r0, r5
    7064:	f000 f80c 	bl	7080 <__swsetup_r>
    7068:	2800      	cmp	r0, #0
    706a:	d0ca      	beq.n	7002 <__swbuf_r+0x2e>
    706c:	2601      	movs	r6, #1
    706e:	4276      	negs	r6, r6
    7070:	0030      	movs	r0, r6
    7072:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7074:	0000917c 	.word	0x0000917c
    7078:	0000919c 	.word	0x0000919c
    707c:	0000915c 	.word	0x0000915c

00007080 <__swsetup_r>:
    7080:	4b36      	ldr	r3, [pc, #216]	; (715c <__swsetup_r+0xdc>)
    7082:	b570      	push	{r4, r5, r6, lr}
    7084:	681d      	ldr	r5, [r3, #0]
    7086:	0006      	movs	r6, r0
    7088:	000c      	movs	r4, r1
    708a:	2d00      	cmp	r5, #0
    708c:	d005      	beq.n	709a <__swsetup_r+0x1a>
    708e:	69ab      	ldr	r3, [r5, #24]
    7090:	2b00      	cmp	r3, #0
    7092:	d102      	bne.n	709a <__swsetup_r+0x1a>
    7094:	0028      	movs	r0, r5
    7096:	f000 f961 	bl	735c <__sinit>
    709a:	4b31      	ldr	r3, [pc, #196]	; (7160 <__swsetup_r+0xe0>)
    709c:	429c      	cmp	r4, r3
    709e:	d10f      	bne.n	70c0 <__swsetup_r+0x40>
    70a0:	686c      	ldr	r4, [r5, #4]
    70a2:	230c      	movs	r3, #12
    70a4:	5ee2      	ldrsh	r2, [r4, r3]
    70a6:	b293      	uxth	r3, r2
    70a8:	0719      	lsls	r1, r3, #28
    70aa:	d42d      	bmi.n	7108 <__swsetup_r+0x88>
    70ac:	06d9      	lsls	r1, r3, #27
    70ae:	d411      	bmi.n	70d4 <__swsetup_r+0x54>
    70b0:	2309      	movs	r3, #9
    70b2:	2001      	movs	r0, #1
    70b4:	6033      	str	r3, [r6, #0]
    70b6:	3337      	adds	r3, #55	; 0x37
    70b8:	4313      	orrs	r3, r2
    70ba:	81a3      	strh	r3, [r4, #12]
    70bc:	4240      	negs	r0, r0
    70be:	bd70      	pop	{r4, r5, r6, pc}
    70c0:	4b28      	ldr	r3, [pc, #160]	; (7164 <__swsetup_r+0xe4>)
    70c2:	429c      	cmp	r4, r3
    70c4:	d101      	bne.n	70ca <__swsetup_r+0x4a>
    70c6:	68ac      	ldr	r4, [r5, #8]
    70c8:	e7eb      	b.n	70a2 <__swsetup_r+0x22>
    70ca:	4b27      	ldr	r3, [pc, #156]	; (7168 <__swsetup_r+0xe8>)
    70cc:	429c      	cmp	r4, r3
    70ce:	d1e8      	bne.n	70a2 <__swsetup_r+0x22>
    70d0:	68ec      	ldr	r4, [r5, #12]
    70d2:	e7e6      	b.n	70a2 <__swsetup_r+0x22>
    70d4:	075b      	lsls	r3, r3, #29
    70d6:	d513      	bpl.n	7100 <__swsetup_r+0x80>
    70d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
    70da:	2900      	cmp	r1, #0
    70dc:	d008      	beq.n	70f0 <__swsetup_r+0x70>
    70de:	0023      	movs	r3, r4
    70e0:	3344      	adds	r3, #68	; 0x44
    70e2:	4299      	cmp	r1, r3
    70e4:	d002      	beq.n	70ec <__swsetup_r+0x6c>
    70e6:	0030      	movs	r0, r6
    70e8:	f7ff fd20 	bl	6b2c <_free_r>
    70ec:	2300      	movs	r3, #0
    70ee:	6363      	str	r3, [r4, #52]	; 0x34
    70f0:	2224      	movs	r2, #36	; 0x24
    70f2:	89a3      	ldrh	r3, [r4, #12]
    70f4:	4393      	bics	r3, r2
    70f6:	81a3      	strh	r3, [r4, #12]
    70f8:	2300      	movs	r3, #0
    70fa:	6063      	str	r3, [r4, #4]
    70fc:	6923      	ldr	r3, [r4, #16]
    70fe:	6023      	str	r3, [r4, #0]
    7100:	2308      	movs	r3, #8
    7102:	89a2      	ldrh	r2, [r4, #12]
    7104:	4313      	orrs	r3, r2
    7106:	81a3      	strh	r3, [r4, #12]
    7108:	6923      	ldr	r3, [r4, #16]
    710a:	2b00      	cmp	r3, #0
    710c:	d10b      	bne.n	7126 <__swsetup_r+0xa6>
    710e:	21a0      	movs	r1, #160	; 0xa0
    7110:	2280      	movs	r2, #128	; 0x80
    7112:	89a3      	ldrh	r3, [r4, #12]
    7114:	0089      	lsls	r1, r1, #2
    7116:	0092      	lsls	r2, r2, #2
    7118:	400b      	ands	r3, r1
    711a:	4293      	cmp	r3, r2
    711c:	d003      	beq.n	7126 <__swsetup_r+0xa6>
    711e:	0021      	movs	r1, r4
    7120:	0030      	movs	r0, r6
    7122:	f000 f9d9 	bl	74d8 <__smakebuf_r>
    7126:	2301      	movs	r3, #1
    7128:	89a2      	ldrh	r2, [r4, #12]
    712a:	4013      	ands	r3, r2
    712c:	d011      	beq.n	7152 <__swsetup_r+0xd2>
    712e:	2300      	movs	r3, #0
    7130:	60a3      	str	r3, [r4, #8]
    7132:	6963      	ldr	r3, [r4, #20]
    7134:	425b      	negs	r3, r3
    7136:	61a3      	str	r3, [r4, #24]
    7138:	2000      	movs	r0, #0
    713a:	6923      	ldr	r3, [r4, #16]
    713c:	4283      	cmp	r3, r0
    713e:	d1be      	bne.n	70be <__swsetup_r+0x3e>
    7140:	230c      	movs	r3, #12
    7142:	5ee2      	ldrsh	r2, [r4, r3]
    7144:	0613      	lsls	r3, r2, #24
    7146:	d5ba      	bpl.n	70be <__swsetup_r+0x3e>
    7148:	2340      	movs	r3, #64	; 0x40
    714a:	4313      	orrs	r3, r2
    714c:	81a3      	strh	r3, [r4, #12]
    714e:	3801      	subs	r0, #1
    7150:	e7b5      	b.n	70be <__swsetup_r+0x3e>
    7152:	0792      	lsls	r2, r2, #30
    7154:	d400      	bmi.n	7158 <__swsetup_r+0xd8>
    7156:	6963      	ldr	r3, [r4, #20]
    7158:	60a3      	str	r3, [r4, #8]
    715a:	e7ed      	b.n	7138 <__swsetup_r+0xb8>
    715c:	2000004c 	.word	0x2000004c
    7160:	0000917c 	.word	0x0000917c
    7164:	0000919c 	.word	0x0000919c
    7168:	0000915c 	.word	0x0000915c

0000716c <__sflush_r>:
    716c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    716e:	898a      	ldrh	r2, [r1, #12]
    7170:	0005      	movs	r5, r0
    7172:	000c      	movs	r4, r1
    7174:	0713      	lsls	r3, r2, #28
    7176:	d460      	bmi.n	723a <__sflush_r+0xce>
    7178:	684b      	ldr	r3, [r1, #4]
    717a:	2b00      	cmp	r3, #0
    717c:	dc04      	bgt.n	7188 <__sflush_r+0x1c>
    717e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    7180:	2b00      	cmp	r3, #0
    7182:	dc01      	bgt.n	7188 <__sflush_r+0x1c>
    7184:	2000      	movs	r0, #0
    7186:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7188:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    718a:	2f00      	cmp	r7, #0
    718c:	d0fa      	beq.n	7184 <__sflush_r+0x18>
    718e:	2300      	movs	r3, #0
    7190:	682e      	ldr	r6, [r5, #0]
    7192:	602b      	str	r3, [r5, #0]
    7194:	2380      	movs	r3, #128	; 0x80
    7196:	015b      	lsls	r3, r3, #5
    7198:	401a      	ands	r2, r3
    719a:	d034      	beq.n	7206 <__sflush_r+0x9a>
    719c:	6d60      	ldr	r0, [r4, #84]	; 0x54
    719e:	89a3      	ldrh	r3, [r4, #12]
    71a0:	075b      	lsls	r3, r3, #29
    71a2:	d506      	bpl.n	71b2 <__sflush_r+0x46>
    71a4:	6863      	ldr	r3, [r4, #4]
    71a6:	1ac0      	subs	r0, r0, r3
    71a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
    71aa:	2b00      	cmp	r3, #0
    71ac:	d001      	beq.n	71b2 <__sflush_r+0x46>
    71ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
    71b0:	1ac0      	subs	r0, r0, r3
    71b2:	0002      	movs	r2, r0
    71b4:	6a21      	ldr	r1, [r4, #32]
    71b6:	2300      	movs	r3, #0
    71b8:	0028      	movs	r0, r5
    71ba:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    71bc:	47b8      	blx	r7
    71be:	89a1      	ldrh	r1, [r4, #12]
    71c0:	1c43      	adds	r3, r0, #1
    71c2:	d106      	bne.n	71d2 <__sflush_r+0x66>
    71c4:	682b      	ldr	r3, [r5, #0]
    71c6:	2b1d      	cmp	r3, #29
    71c8:	d831      	bhi.n	722e <__sflush_r+0xc2>
    71ca:	4a2c      	ldr	r2, [pc, #176]	; (727c <__sflush_r+0x110>)
    71cc:	40da      	lsrs	r2, r3
    71ce:	07d3      	lsls	r3, r2, #31
    71d0:	d52d      	bpl.n	722e <__sflush_r+0xc2>
    71d2:	2300      	movs	r3, #0
    71d4:	6063      	str	r3, [r4, #4]
    71d6:	6923      	ldr	r3, [r4, #16]
    71d8:	6023      	str	r3, [r4, #0]
    71da:	04cb      	lsls	r3, r1, #19
    71dc:	d505      	bpl.n	71ea <__sflush_r+0x7e>
    71de:	1c43      	adds	r3, r0, #1
    71e0:	d102      	bne.n	71e8 <__sflush_r+0x7c>
    71e2:	682b      	ldr	r3, [r5, #0]
    71e4:	2b00      	cmp	r3, #0
    71e6:	d100      	bne.n	71ea <__sflush_r+0x7e>
    71e8:	6560      	str	r0, [r4, #84]	; 0x54
    71ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
    71ec:	602e      	str	r6, [r5, #0]
    71ee:	2900      	cmp	r1, #0
    71f0:	d0c8      	beq.n	7184 <__sflush_r+0x18>
    71f2:	0023      	movs	r3, r4
    71f4:	3344      	adds	r3, #68	; 0x44
    71f6:	4299      	cmp	r1, r3
    71f8:	d002      	beq.n	7200 <__sflush_r+0x94>
    71fa:	0028      	movs	r0, r5
    71fc:	f7ff fc96 	bl	6b2c <_free_r>
    7200:	2000      	movs	r0, #0
    7202:	6360      	str	r0, [r4, #52]	; 0x34
    7204:	e7bf      	b.n	7186 <__sflush_r+0x1a>
    7206:	2301      	movs	r3, #1
    7208:	6a21      	ldr	r1, [r4, #32]
    720a:	0028      	movs	r0, r5
    720c:	47b8      	blx	r7
    720e:	1c43      	adds	r3, r0, #1
    7210:	d1c5      	bne.n	719e <__sflush_r+0x32>
    7212:	682b      	ldr	r3, [r5, #0]
    7214:	2b00      	cmp	r3, #0
    7216:	d0c2      	beq.n	719e <__sflush_r+0x32>
    7218:	2b1d      	cmp	r3, #29
    721a:	d001      	beq.n	7220 <__sflush_r+0xb4>
    721c:	2b16      	cmp	r3, #22
    721e:	d101      	bne.n	7224 <__sflush_r+0xb8>
    7220:	602e      	str	r6, [r5, #0]
    7222:	e7af      	b.n	7184 <__sflush_r+0x18>
    7224:	2340      	movs	r3, #64	; 0x40
    7226:	89a2      	ldrh	r2, [r4, #12]
    7228:	4313      	orrs	r3, r2
    722a:	81a3      	strh	r3, [r4, #12]
    722c:	e7ab      	b.n	7186 <__sflush_r+0x1a>
    722e:	2340      	movs	r3, #64	; 0x40
    7230:	430b      	orrs	r3, r1
    7232:	2001      	movs	r0, #1
    7234:	81a3      	strh	r3, [r4, #12]
    7236:	4240      	negs	r0, r0
    7238:	e7a5      	b.n	7186 <__sflush_r+0x1a>
    723a:	690f      	ldr	r7, [r1, #16]
    723c:	2f00      	cmp	r7, #0
    723e:	d0a1      	beq.n	7184 <__sflush_r+0x18>
    7240:	680b      	ldr	r3, [r1, #0]
    7242:	600f      	str	r7, [r1, #0]
    7244:	1bdb      	subs	r3, r3, r7
    7246:	9301      	str	r3, [sp, #4]
    7248:	2300      	movs	r3, #0
    724a:	0792      	lsls	r2, r2, #30
    724c:	d100      	bne.n	7250 <__sflush_r+0xe4>
    724e:	694b      	ldr	r3, [r1, #20]
    7250:	60a3      	str	r3, [r4, #8]
    7252:	9b01      	ldr	r3, [sp, #4]
    7254:	2b00      	cmp	r3, #0
    7256:	dc00      	bgt.n	725a <__sflush_r+0xee>
    7258:	e794      	b.n	7184 <__sflush_r+0x18>
    725a:	9b01      	ldr	r3, [sp, #4]
    725c:	003a      	movs	r2, r7
    725e:	6a21      	ldr	r1, [r4, #32]
    7260:	0028      	movs	r0, r5
    7262:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    7264:	47b0      	blx	r6
    7266:	2800      	cmp	r0, #0
    7268:	dc03      	bgt.n	7272 <__sflush_r+0x106>
    726a:	2340      	movs	r3, #64	; 0x40
    726c:	89a2      	ldrh	r2, [r4, #12]
    726e:	4313      	orrs	r3, r2
    7270:	e7df      	b.n	7232 <__sflush_r+0xc6>
    7272:	9b01      	ldr	r3, [sp, #4]
    7274:	183f      	adds	r7, r7, r0
    7276:	1a1b      	subs	r3, r3, r0
    7278:	9301      	str	r3, [sp, #4]
    727a:	e7ea      	b.n	7252 <__sflush_r+0xe6>
    727c:	20400001 	.word	0x20400001

00007280 <_fflush_r>:
    7280:	690b      	ldr	r3, [r1, #16]
    7282:	b570      	push	{r4, r5, r6, lr}
    7284:	0005      	movs	r5, r0
    7286:	000c      	movs	r4, r1
    7288:	2b00      	cmp	r3, #0
    728a:	d101      	bne.n	7290 <_fflush_r+0x10>
    728c:	2000      	movs	r0, #0
    728e:	bd70      	pop	{r4, r5, r6, pc}
    7290:	2800      	cmp	r0, #0
    7292:	d004      	beq.n	729e <_fflush_r+0x1e>
    7294:	6983      	ldr	r3, [r0, #24]
    7296:	2b00      	cmp	r3, #0
    7298:	d101      	bne.n	729e <_fflush_r+0x1e>
    729a:	f000 f85f 	bl	735c <__sinit>
    729e:	4b0b      	ldr	r3, [pc, #44]	; (72cc <_fflush_r+0x4c>)
    72a0:	429c      	cmp	r4, r3
    72a2:	d109      	bne.n	72b8 <_fflush_r+0x38>
    72a4:	686c      	ldr	r4, [r5, #4]
    72a6:	220c      	movs	r2, #12
    72a8:	5ea3      	ldrsh	r3, [r4, r2]
    72aa:	2b00      	cmp	r3, #0
    72ac:	d0ee      	beq.n	728c <_fflush_r+0xc>
    72ae:	0021      	movs	r1, r4
    72b0:	0028      	movs	r0, r5
    72b2:	f7ff ff5b 	bl	716c <__sflush_r>
    72b6:	e7ea      	b.n	728e <_fflush_r+0xe>
    72b8:	4b05      	ldr	r3, [pc, #20]	; (72d0 <_fflush_r+0x50>)
    72ba:	429c      	cmp	r4, r3
    72bc:	d101      	bne.n	72c2 <_fflush_r+0x42>
    72be:	68ac      	ldr	r4, [r5, #8]
    72c0:	e7f1      	b.n	72a6 <_fflush_r+0x26>
    72c2:	4b04      	ldr	r3, [pc, #16]	; (72d4 <_fflush_r+0x54>)
    72c4:	429c      	cmp	r4, r3
    72c6:	d1ee      	bne.n	72a6 <_fflush_r+0x26>
    72c8:	68ec      	ldr	r4, [r5, #12]
    72ca:	e7ec      	b.n	72a6 <_fflush_r+0x26>
    72cc:	0000917c 	.word	0x0000917c
    72d0:	0000919c 	.word	0x0000919c
    72d4:	0000915c 	.word	0x0000915c

000072d8 <_cleanup_r>:
    72d8:	b510      	push	{r4, lr}
    72da:	4902      	ldr	r1, [pc, #8]	; (72e4 <_cleanup_r+0xc>)
    72dc:	f000 f8b2 	bl	7444 <_fwalk_reent>
    72e0:	bd10      	pop	{r4, pc}
    72e2:	46c0      	nop			; (mov r8, r8)
    72e4:	00007281 	.word	0x00007281

000072e8 <std.isra.0>:
    72e8:	2300      	movs	r3, #0
    72ea:	b510      	push	{r4, lr}
    72ec:	0004      	movs	r4, r0
    72ee:	6003      	str	r3, [r0, #0]
    72f0:	6043      	str	r3, [r0, #4]
    72f2:	6083      	str	r3, [r0, #8]
    72f4:	8181      	strh	r1, [r0, #12]
    72f6:	6643      	str	r3, [r0, #100]	; 0x64
    72f8:	81c2      	strh	r2, [r0, #14]
    72fa:	6103      	str	r3, [r0, #16]
    72fc:	6143      	str	r3, [r0, #20]
    72fe:	6183      	str	r3, [r0, #24]
    7300:	0019      	movs	r1, r3
    7302:	2208      	movs	r2, #8
    7304:	305c      	adds	r0, #92	; 0x5c
    7306:	f7ff fc08 	bl	6b1a <memset>
    730a:	4b05      	ldr	r3, [pc, #20]	; (7320 <std.isra.0+0x38>)
    730c:	6224      	str	r4, [r4, #32]
    730e:	6263      	str	r3, [r4, #36]	; 0x24
    7310:	4b04      	ldr	r3, [pc, #16]	; (7324 <std.isra.0+0x3c>)
    7312:	62a3      	str	r3, [r4, #40]	; 0x28
    7314:	4b04      	ldr	r3, [pc, #16]	; (7328 <std.isra.0+0x40>)
    7316:	62e3      	str	r3, [r4, #44]	; 0x2c
    7318:	4b04      	ldr	r3, [pc, #16]	; (732c <std.isra.0+0x44>)
    731a:	6323      	str	r3, [r4, #48]	; 0x30
    731c:	bd10      	pop	{r4, pc}
    731e:	46c0      	nop			; (mov r8, r8)
    7320:	00007e29 	.word	0x00007e29
    7324:	00007e51 	.word	0x00007e51
    7328:	00007e89 	.word	0x00007e89
    732c:	00007eb5 	.word	0x00007eb5

00007330 <__sfmoreglue>:
    7330:	b570      	push	{r4, r5, r6, lr}
    7332:	2568      	movs	r5, #104	; 0x68
    7334:	1e4a      	subs	r2, r1, #1
    7336:	4355      	muls	r5, r2
    7338:	000e      	movs	r6, r1
    733a:	0029      	movs	r1, r5
    733c:	3174      	adds	r1, #116	; 0x74
    733e:	f7ff fc3f 	bl	6bc0 <_malloc_r>
    7342:	1e04      	subs	r4, r0, #0
    7344:	d008      	beq.n	7358 <__sfmoreglue+0x28>
    7346:	2100      	movs	r1, #0
    7348:	002a      	movs	r2, r5
    734a:	6001      	str	r1, [r0, #0]
    734c:	6046      	str	r6, [r0, #4]
    734e:	300c      	adds	r0, #12
    7350:	60a0      	str	r0, [r4, #8]
    7352:	3268      	adds	r2, #104	; 0x68
    7354:	f7ff fbe1 	bl	6b1a <memset>
    7358:	0020      	movs	r0, r4
    735a:	bd70      	pop	{r4, r5, r6, pc}

0000735c <__sinit>:
    735c:	6983      	ldr	r3, [r0, #24]
    735e:	b513      	push	{r0, r1, r4, lr}
    7360:	0004      	movs	r4, r0
    7362:	2b00      	cmp	r3, #0
    7364:	d128      	bne.n	73b8 <__sinit+0x5c>
    7366:	6483      	str	r3, [r0, #72]	; 0x48
    7368:	64c3      	str	r3, [r0, #76]	; 0x4c
    736a:	6503      	str	r3, [r0, #80]	; 0x50
    736c:	4b13      	ldr	r3, [pc, #76]	; (73bc <__sinit+0x60>)
    736e:	4a14      	ldr	r2, [pc, #80]	; (73c0 <__sinit+0x64>)
    7370:	681b      	ldr	r3, [r3, #0]
    7372:	6282      	str	r2, [r0, #40]	; 0x28
    7374:	9301      	str	r3, [sp, #4]
    7376:	4298      	cmp	r0, r3
    7378:	d101      	bne.n	737e <__sinit+0x22>
    737a:	2301      	movs	r3, #1
    737c:	6183      	str	r3, [r0, #24]
    737e:	0020      	movs	r0, r4
    7380:	f000 f820 	bl	73c4 <__sfp>
    7384:	6060      	str	r0, [r4, #4]
    7386:	0020      	movs	r0, r4
    7388:	f000 f81c 	bl	73c4 <__sfp>
    738c:	60a0      	str	r0, [r4, #8]
    738e:	0020      	movs	r0, r4
    7390:	f000 f818 	bl	73c4 <__sfp>
    7394:	2200      	movs	r2, #0
    7396:	60e0      	str	r0, [r4, #12]
    7398:	2104      	movs	r1, #4
    739a:	6860      	ldr	r0, [r4, #4]
    739c:	f7ff ffa4 	bl	72e8 <std.isra.0>
    73a0:	2201      	movs	r2, #1
    73a2:	2109      	movs	r1, #9
    73a4:	68a0      	ldr	r0, [r4, #8]
    73a6:	f7ff ff9f 	bl	72e8 <std.isra.0>
    73aa:	2202      	movs	r2, #2
    73ac:	2112      	movs	r1, #18
    73ae:	68e0      	ldr	r0, [r4, #12]
    73b0:	f7ff ff9a 	bl	72e8 <std.isra.0>
    73b4:	2301      	movs	r3, #1
    73b6:	61a3      	str	r3, [r4, #24]
    73b8:	bd13      	pop	{r0, r1, r4, pc}
    73ba:	46c0      	nop			; (mov r8, r8)
    73bc:	00009158 	.word	0x00009158
    73c0:	000072d9 	.word	0x000072d9

000073c4 <__sfp>:
    73c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    73c6:	4b1e      	ldr	r3, [pc, #120]	; (7440 <__sfp+0x7c>)
    73c8:	0007      	movs	r7, r0
    73ca:	681e      	ldr	r6, [r3, #0]
    73cc:	69b3      	ldr	r3, [r6, #24]
    73ce:	2b00      	cmp	r3, #0
    73d0:	d102      	bne.n	73d8 <__sfp+0x14>
    73d2:	0030      	movs	r0, r6
    73d4:	f7ff ffc2 	bl	735c <__sinit>
    73d8:	3648      	adds	r6, #72	; 0x48
    73da:	68b4      	ldr	r4, [r6, #8]
    73dc:	6873      	ldr	r3, [r6, #4]
    73de:	3b01      	subs	r3, #1
    73e0:	d504      	bpl.n	73ec <__sfp+0x28>
    73e2:	6833      	ldr	r3, [r6, #0]
    73e4:	2b00      	cmp	r3, #0
    73e6:	d007      	beq.n	73f8 <__sfp+0x34>
    73e8:	6836      	ldr	r6, [r6, #0]
    73ea:	e7f6      	b.n	73da <__sfp+0x16>
    73ec:	220c      	movs	r2, #12
    73ee:	5ea5      	ldrsh	r5, [r4, r2]
    73f0:	2d00      	cmp	r5, #0
    73f2:	d00d      	beq.n	7410 <__sfp+0x4c>
    73f4:	3468      	adds	r4, #104	; 0x68
    73f6:	e7f2      	b.n	73de <__sfp+0x1a>
    73f8:	2104      	movs	r1, #4
    73fa:	0038      	movs	r0, r7
    73fc:	f7ff ff98 	bl	7330 <__sfmoreglue>
    7400:	6030      	str	r0, [r6, #0]
    7402:	2800      	cmp	r0, #0
    7404:	d1f0      	bne.n	73e8 <__sfp+0x24>
    7406:	230c      	movs	r3, #12
    7408:	0004      	movs	r4, r0
    740a:	603b      	str	r3, [r7, #0]
    740c:	0020      	movs	r0, r4
    740e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7410:	2301      	movs	r3, #1
    7412:	0020      	movs	r0, r4
    7414:	425b      	negs	r3, r3
    7416:	81e3      	strh	r3, [r4, #14]
    7418:	3302      	adds	r3, #2
    741a:	81a3      	strh	r3, [r4, #12]
    741c:	6665      	str	r5, [r4, #100]	; 0x64
    741e:	6025      	str	r5, [r4, #0]
    7420:	60a5      	str	r5, [r4, #8]
    7422:	6065      	str	r5, [r4, #4]
    7424:	6125      	str	r5, [r4, #16]
    7426:	6165      	str	r5, [r4, #20]
    7428:	61a5      	str	r5, [r4, #24]
    742a:	2208      	movs	r2, #8
    742c:	0029      	movs	r1, r5
    742e:	305c      	adds	r0, #92	; 0x5c
    7430:	f7ff fb73 	bl	6b1a <memset>
    7434:	6365      	str	r5, [r4, #52]	; 0x34
    7436:	63a5      	str	r5, [r4, #56]	; 0x38
    7438:	64a5      	str	r5, [r4, #72]	; 0x48
    743a:	64e5      	str	r5, [r4, #76]	; 0x4c
    743c:	e7e6      	b.n	740c <__sfp+0x48>
    743e:	46c0      	nop			; (mov r8, r8)
    7440:	00009158 	.word	0x00009158

00007444 <_fwalk_reent>:
    7444:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7446:	0004      	movs	r4, r0
    7448:	0007      	movs	r7, r0
    744a:	2600      	movs	r6, #0
    744c:	9101      	str	r1, [sp, #4]
    744e:	3448      	adds	r4, #72	; 0x48
    7450:	2c00      	cmp	r4, #0
    7452:	d101      	bne.n	7458 <_fwalk_reent+0x14>
    7454:	0030      	movs	r0, r6
    7456:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7458:	6863      	ldr	r3, [r4, #4]
    745a:	68a5      	ldr	r5, [r4, #8]
    745c:	9300      	str	r3, [sp, #0]
    745e:	9b00      	ldr	r3, [sp, #0]
    7460:	3b01      	subs	r3, #1
    7462:	9300      	str	r3, [sp, #0]
    7464:	d501      	bpl.n	746a <_fwalk_reent+0x26>
    7466:	6824      	ldr	r4, [r4, #0]
    7468:	e7f2      	b.n	7450 <_fwalk_reent+0xc>
    746a:	89ab      	ldrh	r3, [r5, #12]
    746c:	2b01      	cmp	r3, #1
    746e:	d908      	bls.n	7482 <_fwalk_reent+0x3e>
    7470:	220e      	movs	r2, #14
    7472:	5eab      	ldrsh	r3, [r5, r2]
    7474:	3301      	adds	r3, #1
    7476:	d004      	beq.n	7482 <_fwalk_reent+0x3e>
    7478:	0029      	movs	r1, r5
    747a:	0038      	movs	r0, r7
    747c:	9b01      	ldr	r3, [sp, #4]
    747e:	4798      	blx	r3
    7480:	4306      	orrs	r6, r0
    7482:	3568      	adds	r5, #104	; 0x68
    7484:	e7eb      	b.n	745e <_fwalk_reent+0x1a>
	...

00007488 <__swhatbuf_r>:
    7488:	b570      	push	{r4, r5, r6, lr}
    748a:	000e      	movs	r6, r1
    748c:	001d      	movs	r5, r3
    748e:	230e      	movs	r3, #14
    7490:	5ec9      	ldrsh	r1, [r1, r3]
    7492:	b090      	sub	sp, #64	; 0x40
    7494:	0014      	movs	r4, r2
    7496:	2900      	cmp	r1, #0
    7498:	da07      	bge.n	74aa <__swhatbuf_r+0x22>
    749a:	2300      	movs	r3, #0
    749c:	602b      	str	r3, [r5, #0]
    749e:	89b3      	ldrh	r3, [r6, #12]
    74a0:	061b      	lsls	r3, r3, #24
    74a2:	d411      	bmi.n	74c8 <__swhatbuf_r+0x40>
    74a4:	2380      	movs	r3, #128	; 0x80
    74a6:	00db      	lsls	r3, r3, #3
    74a8:	e00f      	b.n	74ca <__swhatbuf_r+0x42>
    74aa:	aa01      	add	r2, sp, #4
    74ac:	f000 fd2e 	bl	7f0c <_fstat_r>
    74b0:	2800      	cmp	r0, #0
    74b2:	dbf2      	blt.n	749a <__swhatbuf_r+0x12>
    74b4:	22f0      	movs	r2, #240	; 0xf0
    74b6:	9b02      	ldr	r3, [sp, #8]
    74b8:	0212      	lsls	r2, r2, #8
    74ba:	4013      	ands	r3, r2
    74bc:	4a05      	ldr	r2, [pc, #20]	; (74d4 <__swhatbuf_r+0x4c>)
    74be:	189b      	adds	r3, r3, r2
    74c0:	425a      	negs	r2, r3
    74c2:	4153      	adcs	r3, r2
    74c4:	602b      	str	r3, [r5, #0]
    74c6:	e7ed      	b.n	74a4 <__swhatbuf_r+0x1c>
    74c8:	2340      	movs	r3, #64	; 0x40
    74ca:	2000      	movs	r0, #0
    74cc:	6023      	str	r3, [r4, #0]
    74ce:	b010      	add	sp, #64	; 0x40
    74d0:	bd70      	pop	{r4, r5, r6, pc}
    74d2:	46c0      	nop			; (mov r8, r8)
    74d4:	ffffe000 	.word	0xffffe000

000074d8 <__smakebuf_r>:
    74d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    74da:	2602      	movs	r6, #2
    74dc:	898b      	ldrh	r3, [r1, #12]
    74de:	0005      	movs	r5, r0
    74e0:	000c      	movs	r4, r1
    74e2:	4233      	tst	r3, r6
    74e4:	d006      	beq.n	74f4 <__smakebuf_r+0x1c>
    74e6:	0023      	movs	r3, r4
    74e8:	3347      	adds	r3, #71	; 0x47
    74ea:	6023      	str	r3, [r4, #0]
    74ec:	6123      	str	r3, [r4, #16]
    74ee:	2301      	movs	r3, #1
    74f0:	6163      	str	r3, [r4, #20]
    74f2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    74f4:	ab01      	add	r3, sp, #4
    74f6:	466a      	mov	r2, sp
    74f8:	f7ff ffc6 	bl	7488 <__swhatbuf_r>
    74fc:	9900      	ldr	r1, [sp, #0]
    74fe:	0007      	movs	r7, r0
    7500:	0028      	movs	r0, r5
    7502:	f7ff fb5d 	bl	6bc0 <_malloc_r>
    7506:	2800      	cmp	r0, #0
    7508:	d106      	bne.n	7518 <__smakebuf_r+0x40>
    750a:	220c      	movs	r2, #12
    750c:	5ea3      	ldrsh	r3, [r4, r2]
    750e:	059a      	lsls	r2, r3, #22
    7510:	d4ef      	bmi.n	74f2 <__smakebuf_r+0x1a>
    7512:	431e      	orrs	r6, r3
    7514:	81a6      	strh	r6, [r4, #12]
    7516:	e7e6      	b.n	74e6 <__smakebuf_r+0xe>
    7518:	4b0d      	ldr	r3, [pc, #52]	; (7550 <__smakebuf_r+0x78>)
    751a:	62ab      	str	r3, [r5, #40]	; 0x28
    751c:	2380      	movs	r3, #128	; 0x80
    751e:	89a2      	ldrh	r2, [r4, #12]
    7520:	6020      	str	r0, [r4, #0]
    7522:	4313      	orrs	r3, r2
    7524:	81a3      	strh	r3, [r4, #12]
    7526:	9b00      	ldr	r3, [sp, #0]
    7528:	6120      	str	r0, [r4, #16]
    752a:	6163      	str	r3, [r4, #20]
    752c:	9b01      	ldr	r3, [sp, #4]
    752e:	2b00      	cmp	r3, #0
    7530:	d00a      	beq.n	7548 <__smakebuf_r+0x70>
    7532:	230e      	movs	r3, #14
    7534:	5ee1      	ldrsh	r1, [r4, r3]
    7536:	0028      	movs	r0, r5
    7538:	f000 fcfa 	bl	7f30 <_isatty_r>
    753c:	2800      	cmp	r0, #0
    753e:	d003      	beq.n	7548 <__smakebuf_r+0x70>
    7540:	2301      	movs	r3, #1
    7542:	89a2      	ldrh	r2, [r4, #12]
    7544:	4313      	orrs	r3, r2
    7546:	81a3      	strh	r3, [r4, #12]
    7548:	89a0      	ldrh	r0, [r4, #12]
    754a:	4338      	orrs	r0, r7
    754c:	81a0      	strh	r0, [r4, #12]
    754e:	e7d0      	b.n	74f2 <__smakebuf_r+0x1a>
    7550:	000072d9 	.word	0x000072d9

00007554 <__malloc_lock>:
    7554:	4770      	bx	lr

00007556 <__malloc_unlock>:
    7556:	4770      	bx	lr

00007558 <__ssputs_r>:
    7558:	b5f0      	push	{r4, r5, r6, r7, lr}
    755a:	688e      	ldr	r6, [r1, #8]
    755c:	b085      	sub	sp, #20
    755e:	0007      	movs	r7, r0
    7560:	000c      	movs	r4, r1
    7562:	9203      	str	r2, [sp, #12]
    7564:	9301      	str	r3, [sp, #4]
    7566:	429e      	cmp	r6, r3
    7568:	d839      	bhi.n	75de <__ssputs_r+0x86>
    756a:	2390      	movs	r3, #144	; 0x90
    756c:	898a      	ldrh	r2, [r1, #12]
    756e:	00db      	lsls	r3, r3, #3
    7570:	421a      	tst	r2, r3
    7572:	d034      	beq.n	75de <__ssputs_r+0x86>
    7574:	2503      	movs	r5, #3
    7576:	6909      	ldr	r1, [r1, #16]
    7578:	6823      	ldr	r3, [r4, #0]
    757a:	1a5b      	subs	r3, r3, r1
    757c:	9302      	str	r3, [sp, #8]
    757e:	6963      	ldr	r3, [r4, #20]
    7580:	9802      	ldr	r0, [sp, #8]
    7582:	435d      	muls	r5, r3
    7584:	0feb      	lsrs	r3, r5, #31
    7586:	195d      	adds	r5, r3, r5
    7588:	9b01      	ldr	r3, [sp, #4]
    758a:	106d      	asrs	r5, r5, #1
    758c:	3301      	adds	r3, #1
    758e:	181b      	adds	r3, r3, r0
    7590:	42ab      	cmp	r3, r5
    7592:	d900      	bls.n	7596 <__ssputs_r+0x3e>
    7594:	001d      	movs	r5, r3
    7596:	0553      	lsls	r3, r2, #21
    7598:	d532      	bpl.n	7600 <__ssputs_r+0xa8>
    759a:	0029      	movs	r1, r5
    759c:	0038      	movs	r0, r7
    759e:	f7ff fb0f 	bl	6bc0 <_malloc_r>
    75a2:	1e06      	subs	r6, r0, #0
    75a4:	d109      	bne.n	75ba <__ssputs_r+0x62>
    75a6:	230c      	movs	r3, #12
    75a8:	603b      	str	r3, [r7, #0]
    75aa:	2340      	movs	r3, #64	; 0x40
    75ac:	2001      	movs	r0, #1
    75ae:	89a2      	ldrh	r2, [r4, #12]
    75b0:	4240      	negs	r0, r0
    75b2:	4313      	orrs	r3, r2
    75b4:	81a3      	strh	r3, [r4, #12]
    75b6:	b005      	add	sp, #20
    75b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    75ba:	9a02      	ldr	r2, [sp, #8]
    75bc:	6921      	ldr	r1, [r4, #16]
    75be:	f7ff fa91 	bl	6ae4 <memcpy>
    75c2:	89a3      	ldrh	r3, [r4, #12]
    75c4:	4a14      	ldr	r2, [pc, #80]	; (7618 <__ssputs_r+0xc0>)
    75c6:	401a      	ands	r2, r3
    75c8:	2380      	movs	r3, #128	; 0x80
    75ca:	4313      	orrs	r3, r2
    75cc:	81a3      	strh	r3, [r4, #12]
    75ce:	9b02      	ldr	r3, [sp, #8]
    75d0:	6126      	str	r6, [r4, #16]
    75d2:	18f6      	adds	r6, r6, r3
    75d4:	6026      	str	r6, [r4, #0]
    75d6:	6165      	str	r5, [r4, #20]
    75d8:	9e01      	ldr	r6, [sp, #4]
    75da:	1aed      	subs	r5, r5, r3
    75dc:	60a5      	str	r5, [r4, #8]
    75de:	9b01      	ldr	r3, [sp, #4]
    75e0:	42b3      	cmp	r3, r6
    75e2:	d200      	bcs.n	75e6 <__ssputs_r+0x8e>
    75e4:	001e      	movs	r6, r3
    75e6:	0032      	movs	r2, r6
    75e8:	9903      	ldr	r1, [sp, #12]
    75ea:	6820      	ldr	r0, [r4, #0]
    75ec:	f7ff fa83 	bl	6af6 <memmove>
    75f0:	68a3      	ldr	r3, [r4, #8]
    75f2:	2000      	movs	r0, #0
    75f4:	1b9b      	subs	r3, r3, r6
    75f6:	60a3      	str	r3, [r4, #8]
    75f8:	6823      	ldr	r3, [r4, #0]
    75fa:	199e      	adds	r6, r3, r6
    75fc:	6026      	str	r6, [r4, #0]
    75fe:	e7da      	b.n	75b6 <__ssputs_r+0x5e>
    7600:	002a      	movs	r2, r5
    7602:	0038      	movs	r0, r7
    7604:	f000 fcc5 	bl	7f92 <_realloc_r>
    7608:	1e06      	subs	r6, r0, #0
    760a:	d1e0      	bne.n	75ce <__ssputs_r+0x76>
    760c:	6921      	ldr	r1, [r4, #16]
    760e:	0038      	movs	r0, r7
    7610:	f7ff fa8c 	bl	6b2c <_free_r>
    7614:	e7c7      	b.n	75a6 <__ssputs_r+0x4e>
    7616:	46c0      	nop			; (mov r8, r8)
    7618:	fffffb7f 	.word	0xfffffb7f

0000761c <_svfiprintf_r>:
    761c:	b5f0      	push	{r4, r5, r6, r7, lr}
    761e:	b09f      	sub	sp, #124	; 0x7c
    7620:	9002      	str	r0, [sp, #8]
    7622:	9305      	str	r3, [sp, #20]
    7624:	898b      	ldrh	r3, [r1, #12]
    7626:	000f      	movs	r7, r1
    7628:	0016      	movs	r6, r2
    762a:	061b      	lsls	r3, r3, #24
    762c:	d511      	bpl.n	7652 <_svfiprintf_r+0x36>
    762e:	690b      	ldr	r3, [r1, #16]
    7630:	2b00      	cmp	r3, #0
    7632:	d10e      	bne.n	7652 <_svfiprintf_r+0x36>
    7634:	2140      	movs	r1, #64	; 0x40
    7636:	f7ff fac3 	bl	6bc0 <_malloc_r>
    763a:	6038      	str	r0, [r7, #0]
    763c:	6138      	str	r0, [r7, #16]
    763e:	2800      	cmp	r0, #0
    7640:	d105      	bne.n	764e <_svfiprintf_r+0x32>
    7642:	230c      	movs	r3, #12
    7644:	9a02      	ldr	r2, [sp, #8]
    7646:	3801      	subs	r0, #1
    7648:	6013      	str	r3, [r2, #0]
    764a:	b01f      	add	sp, #124	; 0x7c
    764c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    764e:	2340      	movs	r3, #64	; 0x40
    7650:	617b      	str	r3, [r7, #20]
    7652:	2300      	movs	r3, #0
    7654:	ad06      	add	r5, sp, #24
    7656:	616b      	str	r3, [r5, #20]
    7658:	3320      	adds	r3, #32
    765a:	766b      	strb	r3, [r5, #25]
    765c:	3310      	adds	r3, #16
    765e:	76ab      	strb	r3, [r5, #26]
    7660:	0034      	movs	r4, r6
    7662:	7823      	ldrb	r3, [r4, #0]
    7664:	2b00      	cmp	r3, #0
    7666:	d147      	bne.n	76f8 <_svfiprintf_r+0xdc>
    7668:	1ba3      	subs	r3, r4, r6
    766a:	9304      	str	r3, [sp, #16]
    766c:	d00d      	beq.n	768a <_svfiprintf_r+0x6e>
    766e:	1ba3      	subs	r3, r4, r6
    7670:	0032      	movs	r2, r6
    7672:	0039      	movs	r1, r7
    7674:	9802      	ldr	r0, [sp, #8]
    7676:	f7ff ff6f 	bl	7558 <__ssputs_r>
    767a:	1c43      	adds	r3, r0, #1
    767c:	d100      	bne.n	7680 <_svfiprintf_r+0x64>
    767e:	e0b5      	b.n	77ec <_svfiprintf_r+0x1d0>
    7680:	696a      	ldr	r2, [r5, #20]
    7682:	9b04      	ldr	r3, [sp, #16]
    7684:	4694      	mov	ip, r2
    7686:	4463      	add	r3, ip
    7688:	616b      	str	r3, [r5, #20]
    768a:	7823      	ldrb	r3, [r4, #0]
    768c:	2b00      	cmp	r3, #0
    768e:	d100      	bne.n	7692 <_svfiprintf_r+0x76>
    7690:	e0ac      	b.n	77ec <_svfiprintf_r+0x1d0>
    7692:	2201      	movs	r2, #1
    7694:	2300      	movs	r3, #0
    7696:	4252      	negs	r2, r2
    7698:	606a      	str	r2, [r5, #4]
    769a:	a902      	add	r1, sp, #8
    769c:	3254      	adds	r2, #84	; 0x54
    769e:	1852      	adds	r2, r2, r1
    76a0:	3401      	adds	r4, #1
    76a2:	602b      	str	r3, [r5, #0]
    76a4:	60eb      	str	r3, [r5, #12]
    76a6:	60ab      	str	r3, [r5, #8]
    76a8:	7013      	strb	r3, [r2, #0]
    76aa:	65ab      	str	r3, [r5, #88]	; 0x58
    76ac:	4e58      	ldr	r6, [pc, #352]	; (7810 <_svfiprintf_r+0x1f4>)
    76ae:	2205      	movs	r2, #5
    76b0:	7821      	ldrb	r1, [r4, #0]
    76b2:	0030      	movs	r0, r6
    76b4:	f000 fc62 	bl	7f7c <memchr>
    76b8:	1c62      	adds	r2, r4, #1
    76ba:	2800      	cmp	r0, #0
    76bc:	d120      	bne.n	7700 <_svfiprintf_r+0xe4>
    76be:	6829      	ldr	r1, [r5, #0]
    76c0:	06cb      	lsls	r3, r1, #27
    76c2:	d504      	bpl.n	76ce <_svfiprintf_r+0xb2>
    76c4:	2353      	movs	r3, #83	; 0x53
    76c6:	ae02      	add	r6, sp, #8
    76c8:	3020      	adds	r0, #32
    76ca:	199b      	adds	r3, r3, r6
    76cc:	7018      	strb	r0, [r3, #0]
    76ce:	070b      	lsls	r3, r1, #28
    76d0:	d504      	bpl.n	76dc <_svfiprintf_r+0xc0>
    76d2:	2353      	movs	r3, #83	; 0x53
    76d4:	202b      	movs	r0, #43	; 0x2b
    76d6:	ae02      	add	r6, sp, #8
    76d8:	199b      	adds	r3, r3, r6
    76da:	7018      	strb	r0, [r3, #0]
    76dc:	7823      	ldrb	r3, [r4, #0]
    76de:	2b2a      	cmp	r3, #42	; 0x2a
    76e0:	d016      	beq.n	7710 <_svfiprintf_r+0xf4>
    76e2:	2000      	movs	r0, #0
    76e4:	210a      	movs	r1, #10
    76e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    76e8:	7822      	ldrb	r2, [r4, #0]
    76ea:	3a30      	subs	r2, #48	; 0x30
    76ec:	2a09      	cmp	r2, #9
    76ee:	d955      	bls.n	779c <_svfiprintf_r+0x180>
    76f0:	2800      	cmp	r0, #0
    76f2:	d015      	beq.n	7720 <_svfiprintf_r+0x104>
    76f4:	9309      	str	r3, [sp, #36]	; 0x24
    76f6:	e013      	b.n	7720 <_svfiprintf_r+0x104>
    76f8:	2b25      	cmp	r3, #37	; 0x25
    76fa:	d0b5      	beq.n	7668 <_svfiprintf_r+0x4c>
    76fc:	3401      	adds	r4, #1
    76fe:	e7b0      	b.n	7662 <_svfiprintf_r+0x46>
    7700:	2301      	movs	r3, #1
    7702:	1b80      	subs	r0, r0, r6
    7704:	4083      	lsls	r3, r0
    7706:	6829      	ldr	r1, [r5, #0]
    7708:	0014      	movs	r4, r2
    770a:	430b      	orrs	r3, r1
    770c:	602b      	str	r3, [r5, #0]
    770e:	e7cd      	b.n	76ac <_svfiprintf_r+0x90>
    7710:	9b05      	ldr	r3, [sp, #20]
    7712:	1d18      	adds	r0, r3, #4
    7714:	681b      	ldr	r3, [r3, #0]
    7716:	9005      	str	r0, [sp, #20]
    7718:	2b00      	cmp	r3, #0
    771a:	db39      	blt.n	7790 <_svfiprintf_r+0x174>
    771c:	9309      	str	r3, [sp, #36]	; 0x24
    771e:	0014      	movs	r4, r2
    7720:	7823      	ldrb	r3, [r4, #0]
    7722:	2b2e      	cmp	r3, #46	; 0x2e
    7724:	d10b      	bne.n	773e <_svfiprintf_r+0x122>
    7726:	7863      	ldrb	r3, [r4, #1]
    7728:	1c62      	adds	r2, r4, #1
    772a:	2b2a      	cmp	r3, #42	; 0x2a
    772c:	d13e      	bne.n	77ac <_svfiprintf_r+0x190>
    772e:	9b05      	ldr	r3, [sp, #20]
    7730:	3402      	adds	r4, #2
    7732:	1d1a      	adds	r2, r3, #4
    7734:	681b      	ldr	r3, [r3, #0]
    7736:	9205      	str	r2, [sp, #20]
    7738:	2b00      	cmp	r3, #0
    773a:	db34      	blt.n	77a6 <_svfiprintf_r+0x18a>
    773c:	9307      	str	r3, [sp, #28]
    773e:	4e35      	ldr	r6, [pc, #212]	; (7814 <_svfiprintf_r+0x1f8>)
    7740:	7821      	ldrb	r1, [r4, #0]
    7742:	2203      	movs	r2, #3
    7744:	0030      	movs	r0, r6
    7746:	f000 fc19 	bl	7f7c <memchr>
    774a:	2800      	cmp	r0, #0
    774c:	d006      	beq.n	775c <_svfiprintf_r+0x140>
    774e:	2340      	movs	r3, #64	; 0x40
    7750:	1b80      	subs	r0, r0, r6
    7752:	4083      	lsls	r3, r0
    7754:	682a      	ldr	r2, [r5, #0]
    7756:	3401      	adds	r4, #1
    7758:	4313      	orrs	r3, r2
    775a:	602b      	str	r3, [r5, #0]
    775c:	7821      	ldrb	r1, [r4, #0]
    775e:	2206      	movs	r2, #6
    7760:	482d      	ldr	r0, [pc, #180]	; (7818 <_svfiprintf_r+0x1fc>)
    7762:	1c66      	adds	r6, r4, #1
    7764:	7629      	strb	r1, [r5, #24]
    7766:	f000 fc09 	bl	7f7c <memchr>
    776a:	2800      	cmp	r0, #0
    776c:	d046      	beq.n	77fc <_svfiprintf_r+0x1e0>
    776e:	4b2b      	ldr	r3, [pc, #172]	; (781c <_svfiprintf_r+0x200>)
    7770:	2b00      	cmp	r3, #0
    7772:	d12f      	bne.n	77d4 <_svfiprintf_r+0x1b8>
    7774:	6829      	ldr	r1, [r5, #0]
    7776:	9b05      	ldr	r3, [sp, #20]
    7778:	2207      	movs	r2, #7
    777a:	05c9      	lsls	r1, r1, #23
    777c:	d528      	bpl.n	77d0 <_svfiprintf_r+0x1b4>
    777e:	189b      	adds	r3, r3, r2
    7780:	4393      	bics	r3, r2
    7782:	3308      	adds	r3, #8
    7784:	9305      	str	r3, [sp, #20]
    7786:	696b      	ldr	r3, [r5, #20]
    7788:	9a03      	ldr	r2, [sp, #12]
    778a:	189b      	adds	r3, r3, r2
    778c:	616b      	str	r3, [r5, #20]
    778e:	e767      	b.n	7660 <_svfiprintf_r+0x44>
    7790:	425b      	negs	r3, r3
    7792:	60eb      	str	r3, [r5, #12]
    7794:	2302      	movs	r3, #2
    7796:	430b      	orrs	r3, r1
    7798:	602b      	str	r3, [r5, #0]
    779a:	e7c0      	b.n	771e <_svfiprintf_r+0x102>
    779c:	434b      	muls	r3, r1
    779e:	3401      	adds	r4, #1
    77a0:	189b      	adds	r3, r3, r2
    77a2:	2001      	movs	r0, #1
    77a4:	e7a0      	b.n	76e8 <_svfiprintf_r+0xcc>
    77a6:	2301      	movs	r3, #1
    77a8:	425b      	negs	r3, r3
    77aa:	e7c7      	b.n	773c <_svfiprintf_r+0x120>
    77ac:	2300      	movs	r3, #0
    77ae:	0014      	movs	r4, r2
    77b0:	200a      	movs	r0, #10
    77b2:	001a      	movs	r2, r3
    77b4:	606b      	str	r3, [r5, #4]
    77b6:	7821      	ldrb	r1, [r4, #0]
    77b8:	3930      	subs	r1, #48	; 0x30
    77ba:	2909      	cmp	r1, #9
    77bc:	d903      	bls.n	77c6 <_svfiprintf_r+0x1aa>
    77be:	2b00      	cmp	r3, #0
    77c0:	d0bd      	beq.n	773e <_svfiprintf_r+0x122>
    77c2:	9207      	str	r2, [sp, #28]
    77c4:	e7bb      	b.n	773e <_svfiprintf_r+0x122>
    77c6:	4342      	muls	r2, r0
    77c8:	3401      	adds	r4, #1
    77ca:	1852      	adds	r2, r2, r1
    77cc:	2301      	movs	r3, #1
    77ce:	e7f2      	b.n	77b6 <_svfiprintf_r+0x19a>
    77d0:	3307      	adds	r3, #7
    77d2:	e7d5      	b.n	7780 <_svfiprintf_r+0x164>
    77d4:	ab05      	add	r3, sp, #20
    77d6:	9300      	str	r3, [sp, #0]
    77d8:	003a      	movs	r2, r7
    77da:	4b11      	ldr	r3, [pc, #68]	; (7820 <_svfiprintf_r+0x204>)
    77dc:	0029      	movs	r1, r5
    77de:	9802      	ldr	r0, [sp, #8]
    77e0:	e000      	b.n	77e4 <_svfiprintf_r+0x1c8>
    77e2:	bf00      	nop
    77e4:	9003      	str	r0, [sp, #12]
    77e6:	9b03      	ldr	r3, [sp, #12]
    77e8:	3301      	adds	r3, #1
    77ea:	d1cc      	bne.n	7786 <_svfiprintf_r+0x16a>
    77ec:	89bb      	ldrh	r3, [r7, #12]
    77ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
    77f0:	065b      	lsls	r3, r3, #25
    77f2:	d400      	bmi.n	77f6 <_svfiprintf_r+0x1da>
    77f4:	e729      	b.n	764a <_svfiprintf_r+0x2e>
    77f6:	2001      	movs	r0, #1
    77f8:	4240      	negs	r0, r0
    77fa:	e726      	b.n	764a <_svfiprintf_r+0x2e>
    77fc:	ab05      	add	r3, sp, #20
    77fe:	9300      	str	r3, [sp, #0]
    7800:	003a      	movs	r2, r7
    7802:	4b07      	ldr	r3, [pc, #28]	; (7820 <_svfiprintf_r+0x204>)
    7804:	0029      	movs	r1, r5
    7806:	9802      	ldr	r0, [sp, #8]
    7808:	f000 f9be 	bl	7b88 <_printf_i>
    780c:	e7ea      	b.n	77e4 <_svfiprintf_r+0x1c8>
    780e:	46c0      	nop			; (mov r8, r8)
    7810:	000091bc 	.word	0x000091bc
    7814:	000091c2 	.word	0x000091c2
    7818:	000091c6 	.word	0x000091c6
    781c:	00000000 	.word	0x00000000
    7820:	00007559 	.word	0x00007559

00007824 <__sfputc_r>:
    7824:	6893      	ldr	r3, [r2, #8]
    7826:	b510      	push	{r4, lr}
    7828:	3b01      	subs	r3, #1
    782a:	6093      	str	r3, [r2, #8]
    782c:	2b00      	cmp	r3, #0
    782e:	da05      	bge.n	783c <__sfputc_r+0x18>
    7830:	6994      	ldr	r4, [r2, #24]
    7832:	42a3      	cmp	r3, r4
    7834:	db08      	blt.n	7848 <__sfputc_r+0x24>
    7836:	b2cb      	uxtb	r3, r1
    7838:	2b0a      	cmp	r3, #10
    783a:	d005      	beq.n	7848 <__sfputc_r+0x24>
    783c:	6813      	ldr	r3, [r2, #0]
    783e:	1c58      	adds	r0, r3, #1
    7840:	6010      	str	r0, [r2, #0]
    7842:	7019      	strb	r1, [r3, #0]
    7844:	b2c8      	uxtb	r0, r1
    7846:	bd10      	pop	{r4, pc}
    7848:	f7ff fbc4 	bl	6fd4 <__swbuf_r>
    784c:	e7fb      	b.n	7846 <__sfputc_r+0x22>

0000784e <__sfputs_r>:
    784e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7850:	0006      	movs	r6, r0
    7852:	000f      	movs	r7, r1
    7854:	0014      	movs	r4, r2
    7856:	18d5      	adds	r5, r2, r3
    7858:	42ac      	cmp	r4, r5
    785a:	d101      	bne.n	7860 <__sfputs_r+0x12>
    785c:	2000      	movs	r0, #0
    785e:	e007      	b.n	7870 <__sfputs_r+0x22>
    7860:	7821      	ldrb	r1, [r4, #0]
    7862:	003a      	movs	r2, r7
    7864:	0030      	movs	r0, r6
    7866:	f7ff ffdd 	bl	7824 <__sfputc_r>
    786a:	3401      	adds	r4, #1
    786c:	1c43      	adds	r3, r0, #1
    786e:	d1f3      	bne.n	7858 <__sfputs_r+0xa>
    7870:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00007874 <_vfiprintf_r>:
    7874:	b5f0      	push	{r4, r5, r6, r7, lr}
    7876:	b09f      	sub	sp, #124	; 0x7c
    7878:	0006      	movs	r6, r0
    787a:	000f      	movs	r7, r1
    787c:	0014      	movs	r4, r2
    787e:	9305      	str	r3, [sp, #20]
    7880:	2800      	cmp	r0, #0
    7882:	d004      	beq.n	788e <_vfiprintf_r+0x1a>
    7884:	6983      	ldr	r3, [r0, #24]
    7886:	2b00      	cmp	r3, #0
    7888:	d101      	bne.n	788e <_vfiprintf_r+0x1a>
    788a:	f7ff fd67 	bl	735c <__sinit>
    788e:	4b7f      	ldr	r3, [pc, #508]	; (7a8c <_vfiprintf_r+0x218>)
    7890:	429f      	cmp	r7, r3
    7892:	d15c      	bne.n	794e <_vfiprintf_r+0xda>
    7894:	6877      	ldr	r7, [r6, #4]
    7896:	89bb      	ldrh	r3, [r7, #12]
    7898:	071b      	lsls	r3, r3, #28
    789a:	d562      	bpl.n	7962 <_vfiprintf_r+0xee>
    789c:	693b      	ldr	r3, [r7, #16]
    789e:	2b00      	cmp	r3, #0
    78a0:	d05f      	beq.n	7962 <_vfiprintf_r+0xee>
    78a2:	2300      	movs	r3, #0
    78a4:	ad06      	add	r5, sp, #24
    78a6:	616b      	str	r3, [r5, #20]
    78a8:	3320      	adds	r3, #32
    78aa:	766b      	strb	r3, [r5, #25]
    78ac:	3310      	adds	r3, #16
    78ae:	76ab      	strb	r3, [r5, #26]
    78b0:	9402      	str	r4, [sp, #8]
    78b2:	9c02      	ldr	r4, [sp, #8]
    78b4:	7823      	ldrb	r3, [r4, #0]
    78b6:	2b00      	cmp	r3, #0
    78b8:	d15d      	bne.n	7976 <_vfiprintf_r+0x102>
    78ba:	9b02      	ldr	r3, [sp, #8]
    78bc:	1ae3      	subs	r3, r4, r3
    78be:	9304      	str	r3, [sp, #16]
    78c0:	d00d      	beq.n	78de <_vfiprintf_r+0x6a>
    78c2:	9b04      	ldr	r3, [sp, #16]
    78c4:	9a02      	ldr	r2, [sp, #8]
    78c6:	0039      	movs	r1, r7
    78c8:	0030      	movs	r0, r6
    78ca:	f7ff ffc0 	bl	784e <__sfputs_r>
    78ce:	1c43      	adds	r3, r0, #1
    78d0:	d100      	bne.n	78d4 <_vfiprintf_r+0x60>
    78d2:	e0cc      	b.n	7a6e <_vfiprintf_r+0x1fa>
    78d4:	696a      	ldr	r2, [r5, #20]
    78d6:	9b04      	ldr	r3, [sp, #16]
    78d8:	4694      	mov	ip, r2
    78da:	4463      	add	r3, ip
    78dc:	616b      	str	r3, [r5, #20]
    78de:	7823      	ldrb	r3, [r4, #0]
    78e0:	2b00      	cmp	r3, #0
    78e2:	d100      	bne.n	78e6 <_vfiprintf_r+0x72>
    78e4:	e0c3      	b.n	7a6e <_vfiprintf_r+0x1fa>
    78e6:	2201      	movs	r2, #1
    78e8:	2300      	movs	r3, #0
    78ea:	4252      	negs	r2, r2
    78ec:	606a      	str	r2, [r5, #4]
    78ee:	a902      	add	r1, sp, #8
    78f0:	3254      	adds	r2, #84	; 0x54
    78f2:	1852      	adds	r2, r2, r1
    78f4:	3401      	adds	r4, #1
    78f6:	602b      	str	r3, [r5, #0]
    78f8:	60eb      	str	r3, [r5, #12]
    78fa:	60ab      	str	r3, [r5, #8]
    78fc:	7013      	strb	r3, [r2, #0]
    78fe:	65ab      	str	r3, [r5, #88]	; 0x58
    7900:	7821      	ldrb	r1, [r4, #0]
    7902:	2205      	movs	r2, #5
    7904:	4862      	ldr	r0, [pc, #392]	; (7a90 <_vfiprintf_r+0x21c>)
    7906:	f000 fb39 	bl	7f7c <memchr>
    790a:	1c63      	adds	r3, r4, #1
    790c:	469c      	mov	ip, r3
    790e:	2800      	cmp	r0, #0
    7910:	d135      	bne.n	797e <_vfiprintf_r+0x10a>
    7912:	6829      	ldr	r1, [r5, #0]
    7914:	06cb      	lsls	r3, r1, #27
    7916:	d504      	bpl.n	7922 <_vfiprintf_r+0xae>
    7918:	2353      	movs	r3, #83	; 0x53
    791a:	aa02      	add	r2, sp, #8
    791c:	3020      	adds	r0, #32
    791e:	189b      	adds	r3, r3, r2
    7920:	7018      	strb	r0, [r3, #0]
    7922:	070b      	lsls	r3, r1, #28
    7924:	d504      	bpl.n	7930 <_vfiprintf_r+0xbc>
    7926:	2353      	movs	r3, #83	; 0x53
    7928:	202b      	movs	r0, #43	; 0x2b
    792a:	aa02      	add	r2, sp, #8
    792c:	189b      	adds	r3, r3, r2
    792e:	7018      	strb	r0, [r3, #0]
    7930:	7823      	ldrb	r3, [r4, #0]
    7932:	2b2a      	cmp	r3, #42	; 0x2a
    7934:	d02c      	beq.n	7990 <_vfiprintf_r+0x11c>
    7936:	2000      	movs	r0, #0
    7938:	210a      	movs	r1, #10
    793a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    793c:	7822      	ldrb	r2, [r4, #0]
    793e:	3a30      	subs	r2, #48	; 0x30
    7940:	2a09      	cmp	r2, #9
    7942:	d800      	bhi.n	7946 <_vfiprintf_r+0xd2>
    7944:	e06b      	b.n	7a1e <_vfiprintf_r+0x1aa>
    7946:	2800      	cmp	r0, #0
    7948:	d02a      	beq.n	79a0 <_vfiprintf_r+0x12c>
    794a:	9309      	str	r3, [sp, #36]	; 0x24
    794c:	e028      	b.n	79a0 <_vfiprintf_r+0x12c>
    794e:	4b51      	ldr	r3, [pc, #324]	; (7a94 <_vfiprintf_r+0x220>)
    7950:	429f      	cmp	r7, r3
    7952:	d101      	bne.n	7958 <_vfiprintf_r+0xe4>
    7954:	68b7      	ldr	r7, [r6, #8]
    7956:	e79e      	b.n	7896 <_vfiprintf_r+0x22>
    7958:	4b4f      	ldr	r3, [pc, #316]	; (7a98 <_vfiprintf_r+0x224>)
    795a:	429f      	cmp	r7, r3
    795c:	d19b      	bne.n	7896 <_vfiprintf_r+0x22>
    795e:	68f7      	ldr	r7, [r6, #12]
    7960:	e799      	b.n	7896 <_vfiprintf_r+0x22>
    7962:	0039      	movs	r1, r7
    7964:	0030      	movs	r0, r6
    7966:	f7ff fb8b 	bl	7080 <__swsetup_r>
    796a:	2800      	cmp	r0, #0
    796c:	d099      	beq.n	78a2 <_vfiprintf_r+0x2e>
    796e:	2001      	movs	r0, #1
    7970:	4240      	negs	r0, r0
    7972:	b01f      	add	sp, #124	; 0x7c
    7974:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7976:	2b25      	cmp	r3, #37	; 0x25
    7978:	d09f      	beq.n	78ba <_vfiprintf_r+0x46>
    797a:	3401      	adds	r4, #1
    797c:	e79a      	b.n	78b4 <_vfiprintf_r+0x40>
    797e:	4b44      	ldr	r3, [pc, #272]	; (7a90 <_vfiprintf_r+0x21c>)
    7980:	6829      	ldr	r1, [r5, #0]
    7982:	1ac0      	subs	r0, r0, r3
    7984:	2301      	movs	r3, #1
    7986:	4083      	lsls	r3, r0
    7988:	430b      	orrs	r3, r1
    798a:	602b      	str	r3, [r5, #0]
    798c:	4664      	mov	r4, ip
    798e:	e7b7      	b.n	7900 <_vfiprintf_r+0x8c>
    7990:	9b05      	ldr	r3, [sp, #20]
    7992:	1d18      	adds	r0, r3, #4
    7994:	681b      	ldr	r3, [r3, #0]
    7996:	9005      	str	r0, [sp, #20]
    7998:	2b00      	cmp	r3, #0
    799a:	db3a      	blt.n	7a12 <_vfiprintf_r+0x19e>
    799c:	9309      	str	r3, [sp, #36]	; 0x24
    799e:	4664      	mov	r4, ip
    79a0:	7823      	ldrb	r3, [r4, #0]
    79a2:	2b2e      	cmp	r3, #46	; 0x2e
    79a4:	d10b      	bne.n	79be <_vfiprintf_r+0x14a>
    79a6:	7863      	ldrb	r3, [r4, #1]
    79a8:	1c62      	adds	r2, r4, #1
    79aa:	2b2a      	cmp	r3, #42	; 0x2a
    79ac:	d13f      	bne.n	7a2e <_vfiprintf_r+0x1ba>
    79ae:	9b05      	ldr	r3, [sp, #20]
    79b0:	3402      	adds	r4, #2
    79b2:	1d1a      	adds	r2, r3, #4
    79b4:	681b      	ldr	r3, [r3, #0]
    79b6:	9205      	str	r2, [sp, #20]
    79b8:	2b00      	cmp	r3, #0
    79ba:	db35      	blt.n	7a28 <_vfiprintf_r+0x1b4>
    79bc:	9307      	str	r3, [sp, #28]
    79be:	7821      	ldrb	r1, [r4, #0]
    79c0:	2203      	movs	r2, #3
    79c2:	4836      	ldr	r0, [pc, #216]	; (7a9c <_vfiprintf_r+0x228>)
    79c4:	f000 fada 	bl	7f7c <memchr>
    79c8:	2800      	cmp	r0, #0
    79ca:	d007      	beq.n	79dc <_vfiprintf_r+0x168>
    79cc:	4b33      	ldr	r3, [pc, #204]	; (7a9c <_vfiprintf_r+0x228>)
    79ce:	682a      	ldr	r2, [r5, #0]
    79d0:	1ac0      	subs	r0, r0, r3
    79d2:	2340      	movs	r3, #64	; 0x40
    79d4:	4083      	lsls	r3, r0
    79d6:	4313      	orrs	r3, r2
    79d8:	602b      	str	r3, [r5, #0]
    79da:	3401      	adds	r4, #1
    79dc:	7821      	ldrb	r1, [r4, #0]
    79de:	1c63      	adds	r3, r4, #1
    79e0:	2206      	movs	r2, #6
    79e2:	482f      	ldr	r0, [pc, #188]	; (7aa0 <_vfiprintf_r+0x22c>)
    79e4:	9302      	str	r3, [sp, #8]
    79e6:	7629      	strb	r1, [r5, #24]
    79e8:	f000 fac8 	bl	7f7c <memchr>
    79ec:	2800      	cmp	r0, #0
    79ee:	d044      	beq.n	7a7a <_vfiprintf_r+0x206>
    79f0:	4b2c      	ldr	r3, [pc, #176]	; (7aa4 <_vfiprintf_r+0x230>)
    79f2:	2b00      	cmp	r3, #0
    79f4:	d12f      	bne.n	7a56 <_vfiprintf_r+0x1e2>
    79f6:	6829      	ldr	r1, [r5, #0]
    79f8:	9b05      	ldr	r3, [sp, #20]
    79fa:	2207      	movs	r2, #7
    79fc:	05c9      	lsls	r1, r1, #23
    79fe:	d528      	bpl.n	7a52 <_vfiprintf_r+0x1de>
    7a00:	189b      	adds	r3, r3, r2
    7a02:	4393      	bics	r3, r2
    7a04:	3308      	adds	r3, #8
    7a06:	9305      	str	r3, [sp, #20]
    7a08:	696b      	ldr	r3, [r5, #20]
    7a0a:	9a03      	ldr	r2, [sp, #12]
    7a0c:	189b      	adds	r3, r3, r2
    7a0e:	616b      	str	r3, [r5, #20]
    7a10:	e74f      	b.n	78b2 <_vfiprintf_r+0x3e>
    7a12:	425b      	negs	r3, r3
    7a14:	60eb      	str	r3, [r5, #12]
    7a16:	2302      	movs	r3, #2
    7a18:	430b      	orrs	r3, r1
    7a1a:	602b      	str	r3, [r5, #0]
    7a1c:	e7bf      	b.n	799e <_vfiprintf_r+0x12a>
    7a1e:	434b      	muls	r3, r1
    7a20:	3401      	adds	r4, #1
    7a22:	189b      	adds	r3, r3, r2
    7a24:	2001      	movs	r0, #1
    7a26:	e789      	b.n	793c <_vfiprintf_r+0xc8>
    7a28:	2301      	movs	r3, #1
    7a2a:	425b      	negs	r3, r3
    7a2c:	e7c6      	b.n	79bc <_vfiprintf_r+0x148>
    7a2e:	2300      	movs	r3, #0
    7a30:	0014      	movs	r4, r2
    7a32:	200a      	movs	r0, #10
    7a34:	001a      	movs	r2, r3
    7a36:	606b      	str	r3, [r5, #4]
    7a38:	7821      	ldrb	r1, [r4, #0]
    7a3a:	3930      	subs	r1, #48	; 0x30
    7a3c:	2909      	cmp	r1, #9
    7a3e:	d903      	bls.n	7a48 <_vfiprintf_r+0x1d4>
    7a40:	2b00      	cmp	r3, #0
    7a42:	d0bc      	beq.n	79be <_vfiprintf_r+0x14a>
    7a44:	9207      	str	r2, [sp, #28]
    7a46:	e7ba      	b.n	79be <_vfiprintf_r+0x14a>
    7a48:	4342      	muls	r2, r0
    7a4a:	3401      	adds	r4, #1
    7a4c:	1852      	adds	r2, r2, r1
    7a4e:	2301      	movs	r3, #1
    7a50:	e7f2      	b.n	7a38 <_vfiprintf_r+0x1c4>
    7a52:	3307      	adds	r3, #7
    7a54:	e7d5      	b.n	7a02 <_vfiprintf_r+0x18e>
    7a56:	ab05      	add	r3, sp, #20
    7a58:	9300      	str	r3, [sp, #0]
    7a5a:	003a      	movs	r2, r7
    7a5c:	4b12      	ldr	r3, [pc, #72]	; (7aa8 <_vfiprintf_r+0x234>)
    7a5e:	0029      	movs	r1, r5
    7a60:	0030      	movs	r0, r6
    7a62:	e000      	b.n	7a66 <_vfiprintf_r+0x1f2>
    7a64:	bf00      	nop
    7a66:	9003      	str	r0, [sp, #12]
    7a68:	9b03      	ldr	r3, [sp, #12]
    7a6a:	3301      	adds	r3, #1
    7a6c:	d1cc      	bne.n	7a08 <_vfiprintf_r+0x194>
    7a6e:	89bb      	ldrh	r3, [r7, #12]
    7a70:	065b      	lsls	r3, r3, #25
    7a72:	d500      	bpl.n	7a76 <_vfiprintf_r+0x202>
    7a74:	e77b      	b.n	796e <_vfiprintf_r+0xfa>
    7a76:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7a78:	e77b      	b.n	7972 <_vfiprintf_r+0xfe>
    7a7a:	ab05      	add	r3, sp, #20
    7a7c:	9300      	str	r3, [sp, #0]
    7a7e:	003a      	movs	r2, r7
    7a80:	4b09      	ldr	r3, [pc, #36]	; (7aa8 <_vfiprintf_r+0x234>)
    7a82:	0029      	movs	r1, r5
    7a84:	0030      	movs	r0, r6
    7a86:	f000 f87f 	bl	7b88 <_printf_i>
    7a8a:	e7ec      	b.n	7a66 <_vfiprintf_r+0x1f2>
    7a8c:	0000917c 	.word	0x0000917c
    7a90:	000091bc 	.word	0x000091bc
    7a94:	0000919c 	.word	0x0000919c
    7a98:	0000915c 	.word	0x0000915c
    7a9c:	000091c2 	.word	0x000091c2
    7aa0:	000091c6 	.word	0x000091c6
    7aa4:	00000000 	.word	0x00000000
    7aa8:	0000784f 	.word	0x0000784f

00007aac <_printf_common>:
    7aac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7aae:	0015      	movs	r5, r2
    7ab0:	9301      	str	r3, [sp, #4]
    7ab2:	688a      	ldr	r2, [r1, #8]
    7ab4:	690b      	ldr	r3, [r1, #16]
    7ab6:	9000      	str	r0, [sp, #0]
    7ab8:	000c      	movs	r4, r1
    7aba:	4293      	cmp	r3, r2
    7abc:	da00      	bge.n	7ac0 <_printf_common+0x14>
    7abe:	0013      	movs	r3, r2
    7ac0:	0022      	movs	r2, r4
    7ac2:	602b      	str	r3, [r5, #0]
    7ac4:	3243      	adds	r2, #67	; 0x43
    7ac6:	7812      	ldrb	r2, [r2, #0]
    7ac8:	2a00      	cmp	r2, #0
    7aca:	d001      	beq.n	7ad0 <_printf_common+0x24>
    7acc:	3301      	adds	r3, #1
    7ace:	602b      	str	r3, [r5, #0]
    7ad0:	6823      	ldr	r3, [r4, #0]
    7ad2:	069b      	lsls	r3, r3, #26
    7ad4:	d502      	bpl.n	7adc <_printf_common+0x30>
    7ad6:	682b      	ldr	r3, [r5, #0]
    7ad8:	3302      	adds	r3, #2
    7ada:	602b      	str	r3, [r5, #0]
    7adc:	2706      	movs	r7, #6
    7ade:	6823      	ldr	r3, [r4, #0]
    7ae0:	401f      	ands	r7, r3
    7ae2:	d027      	beq.n	7b34 <_printf_common+0x88>
    7ae4:	0023      	movs	r3, r4
    7ae6:	3343      	adds	r3, #67	; 0x43
    7ae8:	781b      	ldrb	r3, [r3, #0]
    7aea:	1e5a      	subs	r2, r3, #1
    7aec:	4193      	sbcs	r3, r2
    7aee:	6822      	ldr	r2, [r4, #0]
    7af0:	0692      	lsls	r2, r2, #26
    7af2:	d430      	bmi.n	7b56 <_printf_common+0xaa>
    7af4:	0022      	movs	r2, r4
    7af6:	9901      	ldr	r1, [sp, #4]
    7af8:	3243      	adds	r2, #67	; 0x43
    7afa:	9800      	ldr	r0, [sp, #0]
    7afc:	9e08      	ldr	r6, [sp, #32]
    7afe:	47b0      	blx	r6
    7b00:	1c43      	adds	r3, r0, #1
    7b02:	d025      	beq.n	7b50 <_printf_common+0xa4>
    7b04:	2306      	movs	r3, #6
    7b06:	6820      	ldr	r0, [r4, #0]
    7b08:	682a      	ldr	r2, [r5, #0]
    7b0a:	68e1      	ldr	r1, [r4, #12]
    7b0c:	4003      	ands	r3, r0
    7b0e:	2500      	movs	r5, #0
    7b10:	2b04      	cmp	r3, #4
    7b12:	d103      	bne.n	7b1c <_printf_common+0x70>
    7b14:	1a8d      	subs	r5, r1, r2
    7b16:	43eb      	mvns	r3, r5
    7b18:	17db      	asrs	r3, r3, #31
    7b1a:	401d      	ands	r5, r3
    7b1c:	68a3      	ldr	r3, [r4, #8]
    7b1e:	6922      	ldr	r2, [r4, #16]
    7b20:	4293      	cmp	r3, r2
    7b22:	dd01      	ble.n	7b28 <_printf_common+0x7c>
    7b24:	1a9b      	subs	r3, r3, r2
    7b26:	18ed      	adds	r5, r5, r3
    7b28:	2700      	movs	r7, #0
    7b2a:	42bd      	cmp	r5, r7
    7b2c:	d120      	bne.n	7b70 <_printf_common+0xc4>
    7b2e:	2000      	movs	r0, #0
    7b30:	e010      	b.n	7b54 <_printf_common+0xa8>
    7b32:	3701      	adds	r7, #1
    7b34:	68e3      	ldr	r3, [r4, #12]
    7b36:	682a      	ldr	r2, [r5, #0]
    7b38:	1a9b      	subs	r3, r3, r2
    7b3a:	429f      	cmp	r7, r3
    7b3c:	dad2      	bge.n	7ae4 <_printf_common+0x38>
    7b3e:	0022      	movs	r2, r4
    7b40:	2301      	movs	r3, #1
    7b42:	3219      	adds	r2, #25
    7b44:	9901      	ldr	r1, [sp, #4]
    7b46:	9800      	ldr	r0, [sp, #0]
    7b48:	9e08      	ldr	r6, [sp, #32]
    7b4a:	47b0      	blx	r6
    7b4c:	1c43      	adds	r3, r0, #1
    7b4e:	d1f0      	bne.n	7b32 <_printf_common+0x86>
    7b50:	2001      	movs	r0, #1
    7b52:	4240      	negs	r0, r0
    7b54:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7b56:	2030      	movs	r0, #48	; 0x30
    7b58:	18e1      	adds	r1, r4, r3
    7b5a:	3143      	adds	r1, #67	; 0x43
    7b5c:	7008      	strb	r0, [r1, #0]
    7b5e:	0021      	movs	r1, r4
    7b60:	1c5a      	adds	r2, r3, #1
    7b62:	3145      	adds	r1, #69	; 0x45
    7b64:	7809      	ldrb	r1, [r1, #0]
    7b66:	18a2      	adds	r2, r4, r2
    7b68:	3243      	adds	r2, #67	; 0x43
    7b6a:	3302      	adds	r3, #2
    7b6c:	7011      	strb	r1, [r2, #0]
    7b6e:	e7c1      	b.n	7af4 <_printf_common+0x48>
    7b70:	0022      	movs	r2, r4
    7b72:	2301      	movs	r3, #1
    7b74:	321a      	adds	r2, #26
    7b76:	9901      	ldr	r1, [sp, #4]
    7b78:	9800      	ldr	r0, [sp, #0]
    7b7a:	9e08      	ldr	r6, [sp, #32]
    7b7c:	47b0      	blx	r6
    7b7e:	1c43      	adds	r3, r0, #1
    7b80:	d0e6      	beq.n	7b50 <_printf_common+0xa4>
    7b82:	3701      	adds	r7, #1
    7b84:	e7d1      	b.n	7b2a <_printf_common+0x7e>
	...

00007b88 <_printf_i>:
    7b88:	b5f0      	push	{r4, r5, r6, r7, lr}
    7b8a:	b08b      	sub	sp, #44	; 0x2c
    7b8c:	9206      	str	r2, [sp, #24]
    7b8e:	000a      	movs	r2, r1
    7b90:	3243      	adds	r2, #67	; 0x43
    7b92:	9307      	str	r3, [sp, #28]
    7b94:	9005      	str	r0, [sp, #20]
    7b96:	9204      	str	r2, [sp, #16]
    7b98:	7e0a      	ldrb	r2, [r1, #24]
    7b9a:	000c      	movs	r4, r1
    7b9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7b9e:	2a6e      	cmp	r2, #110	; 0x6e
    7ba0:	d100      	bne.n	7ba4 <_printf_i+0x1c>
    7ba2:	e08f      	b.n	7cc4 <_printf_i+0x13c>
    7ba4:	d817      	bhi.n	7bd6 <_printf_i+0x4e>
    7ba6:	2a63      	cmp	r2, #99	; 0x63
    7ba8:	d02c      	beq.n	7c04 <_printf_i+0x7c>
    7baa:	d808      	bhi.n	7bbe <_printf_i+0x36>
    7bac:	2a00      	cmp	r2, #0
    7bae:	d100      	bne.n	7bb2 <_printf_i+0x2a>
    7bb0:	e099      	b.n	7ce6 <_printf_i+0x15e>
    7bb2:	2a58      	cmp	r2, #88	; 0x58
    7bb4:	d054      	beq.n	7c60 <_printf_i+0xd8>
    7bb6:	0026      	movs	r6, r4
    7bb8:	3642      	adds	r6, #66	; 0x42
    7bba:	7032      	strb	r2, [r6, #0]
    7bbc:	e029      	b.n	7c12 <_printf_i+0x8a>
    7bbe:	2a64      	cmp	r2, #100	; 0x64
    7bc0:	d001      	beq.n	7bc6 <_printf_i+0x3e>
    7bc2:	2a69      	cmp	r2, #105	; 0x69
    7bc4:	d1f7      	bne.n	7bb6 <_printf_i+0x2e>
    7bc6:	6821      	ldr	r1, [r4, #0]
    7bc8:	681a      	ldr	r2, [r3, #0]
    7bca:	0608      	lsls	r0, r1, #24
    7bcc:	d523      	bpl.n	7c16 <_printf_i+0x8e>
    7bce:	1d11      	adds	r1, r2, #4
    7bd0:	6019      	str	r1, [r3, #0]
    7bd2:	6815      	ldr	r5, [r2, #0]
    7bd4:	e025      	b.n	7c22 <_printf_i+0x9a>
    7bd6:	2a73      	cmp	r2, #115	; 0x73
    7bd8:	d100      	bne.n	7bdc <_printf_i+0x54>
    7bda:	e088      	b.n	7cee <_printf_i+0x166>
    7bdc:	d808      	bhi.n	7bf0 <_printf_i+0x68>
    7bde:	2a6f      	cmp	r2, #111	; 0x6f
    7be0:	d029      	beq.n	7c36 <_printf_i+0xae>
    7be2:	2a70      	cmp	r2, #112	; 0x70
    7be4:	d1e7      	bne.n	7bb6 <_printf_i+0x2e>
    7be6:	2220      	movs	r2, #32
    7be8:	6809      	ldr	r1, [r1, #0]
    7bea:	430a      	orrs	r2, r1
    7bec:	6022      	str	r2, [r4, #0]
    7bee:	e003      	b.n	7bf8 <_printf_i+0x70>
    7bf0:	2a75      	cmp	r2, #117	; 0x75
    7bf2:	d020      	beq.n	7c36 <_printf_i+0xae>
    7bf4:	2a78      	cmp	r2, #120	; 0x78
    7bf6:	d1de      	bne.n	7bb6 <_printf_i+0x2e>
    7bf8:	0022      	movs	r2, r4
    7bfa:	2178      	movs	r1, #120	; 0x78
    7bfc:	3245      	adds	r2, #69	; 0x45
    7bfe:	7011      	strb	r1, [r2, #0]
    7c00:	4a6c      	ldr	r2, [pc, #432]	; (7db4 <_printf_i+0x22c>)
    7c02:	e030      	b.n	7c66 <_printf_i+0xde>
    7c04:	000e      	movs	r6, r1
    7c06:	681a      	ldr	r2, [r3, #0]
    7c08:	3642      	adds	r6, #66	; 0x42
    7c0a:	1d11      	adds	r1, r2, #4
    7c0c:	6019      	str	r1, [r3, #0]
    7c0e:	6813      	ldr	r3, [r2, #0]
    7c10:	7033      	strb	r3, [r6, #0]
    7c12:	2301      	movs	r3, #1
    7c14:	e079      	b.n	7d0a <_printf_i+0x182>
    7c16:	0649      	lsls	r1, r1, #25
    7c18:	d5d9      	bpl.n	7bce <_printf_i+0x46>
    7c1a:	1d11      	adds	r1, r2, #4
    7c1c:	6019      	str	r1, [r3, #0]
    7c1e:	2300      	movs	r3, #0
    7c20:	5ed5      	ldrsh	r5, [r2, r3]
    7c22:	2d00      	cmp	r5, #0
    7c24:	da03      	bge.n	7c2e <_printf_i+0xa6>
    7c26:	232d      	movs	r3, #45	; 0x2d
    7c28:	9a04      	ldr	r2, [sp, #16]
    7c2a:	426d      	negs	r5, r5
    7c2c:	7013      	strb	r3, [r2, #0]
    7c2e:	4b62      	ldr	r3, [pc, #392]	; (7db8 <_printf_i+0x230>)
    7c30:	270a      	movs	r7, #10
    7c32:	9303      	str	r3, [sp, #12]
    7c34:	e02f      	b.n	7c96 <_printf_i+0x10e>
    7c36:	6820      	ldr	r0, [r4, #0]
    7c38:	6819      	ldr	r1, [r3, #0]
    7c3a:	0605      	lsls	r5, r0, #24
    7c3c:	d503      	bpl.n	7c46 <_printf_i+0xbe>
    7c3e:	1d08      	adds	r0, r1, #4
    7c40:	6018      	str	r0, [r3, #0]
    7c42:	680d      	ldr	r5, [r1, #0]
    7c44:	e005      	b.n	7c52 <_printf_i+0xca>
    7c46:	0640      	lsls	r0, r0, #25
    7c48:	d5f9      	bpl.n	7c3e <_printf_i+0xb6>
    7c4a:	680d      	ldr	r5, [r1, #0]
    7c4c:	1d08      	adds	r0, r1, #4
    7c4e:	6018      	str	r0, [r3, #0]
    7c50:	b2ad      	uxth	r5, r5
    7c52:	4b59      	ldr	r3, [pc, #356]	; (7db8 <_printf_i+0x230>)
    7c54:	2708      	movs	r7, #8
    7c56:	9303      	str	r3, [sp, #12]
    7c58:	2a6f      	cmp	r2, #111	; 0x6f
    7c5a:	d018      	beq.n	7c8e <_printf_i+0x106>
    7c5c:	270a      	movs	r7, #10
    7c5e:	e016      	b.n	7c8e <_printf_i+0x106>
    7c60:	3145      	adds	r1, #69	; 0x45
    7c62:	700a      	strb	r2, [r1, #0]
    7c64:	4a54      	ldr	r2, [pc, #336]	; (7db8 <_printf_i+0x230>)
    7c66:	9203      	str	r2, [sp, #12]
    7c68:	681a      	ldr	r2, [r3, #0]
    7c6a:	6821      	ldr	r1, [r4, #0]
    7c6c:	1d10      	adds	r0, r2, #4
    7c6e:	6018      	str	r0, [r3, #0]
    7c70:	6815      	ldr	r5, [r2, #0]
    7c72:	0608      	lsls	r0, r1, #24
    7c74:	d522      	bpl.n	7cbc <_printf_i+0x134>
    7c76:	07cb      	lsls	r3, r1, #31
    7c78:	d502      	bpl.n	7c80 <_printf_i+0xf8>
    7c7a:	2320      	movs	r3, #32
    7c7c:	4319      	orrs	r1, r3
    7c7e:	6021      	str	r1, [r4, #0]
    7c80:	2710      	movs	r7, #16
    7c82:	2d00      	cmp	r5, #0
    7c84:	d103      	bne.n	7c8e <_printf_i+0x106>
    7c86:	2320      	movs	r3, #32
    7c88:	6822      	ldr	r2, [r4, #0]
    7c8a:	439a      	bics	r2, r3
    7c8c:	6022      	str	r2, [r4, #0]
    7c8e:	0023      	movs	r3, r4
    7c90:	2200      	movs	r2, #0
    7c92:	3343      	adds	r3, #67	; 0x43
    7c94:	701a      	strb	r2, [r3, #0]
    7c96:	6863      	ldr	r3, [r4, #4]
    7c98:	60a3      	str	r3, [r4, #8]
    7c9a:	2b00      	cmp	r3, #0
    7c9c:	db5c      	blt.n	7d58 <_printf_i+0x1d0>
    7c9e:	2204      	movs	r2, #4
    7ca0:	6821      	ldr	r1, [r4, #0]
    7ca2:	4391      	bics	r1, r2
    7ca4:	6021      	str	r1, [r4, #0]
    7ca6:	2d00      	cmp	r5, #0
    7ca8:	d158      	bne.n	7d5c <_printf_i+0x1d4>
    7caa:	9e04      	ldr	r6, [sp, #16]
    7cac:	2b00      	cmp	r3, #0
    7cae:	d064      	beq.n	7d7a <_printf_i+0x1f2>
    7cb0:	0026      	movs	r6, r4
    7cb2:	9b03      	ldr	r3, [sp, #12]
    7cb4:	3642      	adds	r6, #66	; 0x42
    7cb6:	781b      	ldrb	r3, [r3, #0]
    7cb8:	7033      	strb	r3, [r6, #0]
    7cba:	e05e      	b.n	7d7a <_printf_i+0x1f2>
    7cbc:	0648      	lsls	r0, r1, #25
    7cbe:	d5da      	bpl.n	7c76 <_printf_i+0xee>
    7cc0:	b2ad      	uxth	r5, r5
    7cc2:	e7d8      	b.n	7c76 <_printf_i+0xee>
    7cc4:	6809      	ldr	r1, [r1, #0]
    7cc6:	681a      	ldr	r2, [r3, #0]
    7cc8:	0608      	lsls	r0, r1, #24
    7cca:	d505      	bpl.n	7cd8 <_printf_i+0x150>
    7ccc:	1d11      	adds	r1, r2, #4
    7cce:	6019      	str	r1, [r3, #0]
    7cd0:	6813      	ldr	r3, [r2, #0]
    7cd2:	6962      	ldr	r2, [r4, #20]
    7cd4:	601a      	str	r2, [r3, #0]
    7cd6:	e006      	b.n	7ce6 <_printf_i+0x15e>
    7cd8:	0649      	lsls	r1, r1, #25
    7cda:	d5f7      	bpl.n	7ccc <_printf_i+0x144>
    7cdc:	1d11      	adds	r1, r2, #4
    7cde:	6019      	str	r1, [r3, #0]
    7ce0:	6813      	ldr	r3, [r2, #0]
    7ce2:	8aa2      	ldrh	r2, [r4, #20]
    7ce4:	801a      	strh	r2, [r3, #0]
    7ce6:	2300      	movs	r3, #0
    7ce8:	9e04      	ldr	r6, [sp, #16]
    7cea:	6123      	str	r3, [r4, #16]
    7cec:	e054      	b.n	7d98 <_printf_i+0x210>
    7cee:	681a      	ldr	r2, [r3, #0]
    7cf0:	1d11      	adds	r1, r2, #4
    7cf2:	6019      	str	r1, [r3, #0]
    7cf4:	6816      	ldr	r6, [r2, #0]
    7cf6:	2100      	movs	r1, #0
    7cf8:	6862      	ldr	r2, [r4, #4]
    7cfa:	0030      	movs	r0, r6
    7cfc:	f000 f93e 	bl	7f7c <memchr>
    7d00:	2800      	cmp	r0, #0
    7d02:	d001      	beq.n	7d08 <_printf_i+0x180>
    7d04:	1b80      	subs	r0, r0, r6
    7d06:	6060      	str	r0, [r4, #4]
    7d08:	6863      	ldr	r3, [r4, #4]
    7d0a:	6123      	str	r3, [r4, #16]
    7d0c:	2300      	movs	r3, #0
    7d0e:	9a04      	ldr	r2, [sp, #16]
    7d10:	7013      	strb	r3, [r2, #0]
    7d12:	e041      	b.n	7d98 <_printf_i+0x210>
    7d14:	6923      	ldr	r3, [r4, #16]
    7d16:	0032      	movs	r2, r6
    7d18:	9906      	ldr	r1, [sp, #24]
    7d1a:	9805      	ldr	r0, [sp, #20]
    7d1c:	9d07      	ldr	r5, [sp, #28]
    7d1e:	47a8      	blx	r5
    7d20:	1c43      	adds	r3, r0, #1
    7d22:	d043      	beq.n	7dac <_printf_i+0x224>
    7d24:	6823      	ldr	r3, [r4, #0]
    7d26:	2500      	movs	r5, #0
    7d28:	079b      	lsls	r3, r3, #30
    7d2a:	d40f      	bmi.n	7d4c <_printf_i+0x1c4>
    7d2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7d2e:	68e0      	ldr	r0, [r4, #12]
    7d30:	4298      	cmp	r0, r3
    7d32:	da3d      	bge.n	7db0 <_printf_i+0x228>
    7d34:	0018      	movs	r0, r3
    7d36:	e03b      	b.n	7db0 <_printf_i+0x228>
    7d38:	0022      	movs	r2, r4
    7d3a:	2301      	movs	r3, #1
    7d3c:	3219      	adds	r2, #25
    7d3e:	9906      	ldr	r1, [sp, #24]
    7d40:	9805      	ldr	r0, [sp, #20]
    7d42:	9e07      	ldr	r6, [sp, #28]
    7d44:	47b0      	blx	r6
    7d46:	1c43      	adds	r3, r0, #1
    7d48:	d030      	beq.n	7dac <_printf_i+0x224>
    7d4a:	3501      	adds	r5, #1
    7d4c:	68e3      	ldr	r3, [r4, #12]
    7d4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    7d50:	1a9b      	subs	r3, r3, r2
    7d52:	429d      	cmp	r5, r3
    7d54:	dbf0      	blt.n	7d38 <_printf_i+0x1b0>
    7d56:	e7e9      	b.n	7d2c <_printf_i+0x1a4>
    7d58:	2d00      	cmp	r5, #0
    7d5a:	d0a9      	beq.n	7cb0 <_printf_i+0x128>
    7d5c:	9e04      	ldr	r6, [sp, #16]
    7d5e:	0028      	movs	r0, r5
    7d60:	0039      	movs	r1, r7
    7d62:	f7fe fd77 	bl	6854 <__aeabi_uidivmod>
    7d66:	9b03      	ldr	r3, [sp, #12]
    7d68:	3e01      	subs	r6, #1
    7d6a:	5c5b      	ldrb	r3, [r3, r1]
    7d6c:	0028      	movs	r0, r5
    7d6e:	7033      	strb	r3, [r6, #0]
    7d70:	0039      	movs	r1, r7
    7d72:	f7fe fce9 	bl	6748 <__udivsi3>
    7d76:	1e05      	subs	r5, r0, #0
    7d78:	d1f1      	bne.n	7d5e <_printf_i+0x1d6>
    7d7a:	2f08      	cmp	r7, #8
    7d7c:	d109      	bne.n	7d92 <_printf_i+0x20a>
    7d7e:	6823      	ldr	r3, [r4, #0]
    7d80:	07db      	lsls	r3, r3, #31
    7d82:	d506      	bpl.n	7d92 <_printf_i+0x20a>
    7d84:	6863      	ldr	r3, [r4, #4]
    7d86:	6922      	ldr	r2, [r4, #16]
    7d88:	4293      	cmp	r3, r2
    7d8a:	dc02      	bgt.n	7d92 <_printf_i+0x20a>
    7d8c:	2330      	movs	r3, #48	; 0x30
    7d8e:	3e01      	subs	r6, #1
    7d90:	7033      	strb	r3, [r6, #0]
    7d92:	9b04      	ldr	r3, [sp, #16]
    7d94:	1b9b      	subs	r3, r3, r6
    7d96:	6123      	str	r3, [r4, #16]
    7d98:	9b07      	ldr	r3, [sp, #28]
    7d9a:	aa09      	add	r2, sp, #36	; 0x24
    7d9c:	9300      	str	r3, [sp, #0]
    7d9e:	0021      	movs	r1, r4
    7da0:	9b06      	ldr	r3, [sp, #24]
    7da2:	9805      	ldr	r0, [sp, #20]
    7da4:	f7ff fe82 	bl	7aac <_printf_common>
    7da8:	1c43      	adds	r3, r0, #1
    7daa:	d1b3      	bne.n	7d14 <_printf_i+0x18c>
    7dac:	2001      	movs	r0, #1
    7dae:	4240      	negs	r0, r0
    7db0:	b00b      	add	sp, #44	; 0x2c
    7db2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7db4:	000091de 	.word	0x000091de
    7db8:	000091cd 	.word	0x000091cd

00007dbc <_putc_r>:
    7dbc:	b570      	push	{r4, r5, r6, lr}
    7dbe:	0006      	movs	r6, r0
    7dc0:	000d      	movs	r5, r1
    7dc2:	0014      	movs	r4, r2
    7dc4:	2800      	cmp	r0, #0
    7dc6:	d004      	beq.n	7dd2 <_putc_r+0x16>
    7dc8:	6983      	ldr	r3, [r0, #24]
    7dca:	2b00      	cmp	r3, #0
    7dcc:	d101      	bne.n	7dd2 <_putc_r+0x16>
    7dce:	f7ff fac5 	bl	735c <__sinit>
    7dd2:	4b12      	ldr	r3, [pc, #72]	; (7e1c <_putc_r+0x60>)
    7dd4:	429c      	cmp	r4, r3
    7dd6:	d111      	bne.n	7dfc <_putc_r+0x40>
    7dd8:	6874      	ldr	r4, [r6, #4]
    7dda:	68a3      	ldr	r3, [r4, #8]
    7ddc:	3b01      	subs	r3, #1
    7dde:	60a3      	str	r3, [r4, #8]
    7de0:	2b00      	cmp	r3, #0
    7de2:	da05      	bge.n	7df0 <_putc_r+0x34>
    7de4:	69a2      	ldr	r2, [r4, #24]
    7de6:	4293      	cmp	r3, r2
    7de8:	db12      	blt.n	7e10 <_putc_r+0x54>
    7dea:	b2eb      	uxtb	r3, r5
    7dec:	2b0a      	cmp	r3, #10
    7dee:	d00f      	beq.n	7e10 <_putc_r+0x54>
    7df0:	6823      	ldr	r3, [r4, #0]
    7df2:	b2e8      	uxtb	r0, r5
    7df4:	1c5a      	adds	r2, r3, #1
    7df6:	6022      	str	r2, [r4, #0]
    7df8:	701d      	strb	r5, [r3, #0]
    7dfa:	bd70      	pop	{r4, r5, r6, pc}
    7dfc:	4b08      	ldr	r3, [pc, #32]	; (7e20 <_putc_r+0x64>)
    7dfe:	429c      	cmp	r4, r3
    7e00:	d101      	bne.n	7e06 <_putc_r+0x4a>
    7e02:	68b4      	ldr	r4, [r6, #8]
    7e04:	e7e9      	b.n	7dda <_putc_r+0x1e>
    7e06:	4b07      	ldr	r3, [pc, #28]	; (7e24 <_putc_r+0x68>)
    7e08:	429c      	cmp	r4, r3
    7e0a:	d1e6      	bne.n	7dda <_putc_r+0x1e>
    7e0c:	68f4      	ldr	r4, [r6, #12]
    7e0e:	e7e4      	b.n	7dda <_putc_r+0x1e>
    7e10:	0022      	movs	r2, r4
    7e12:	0029      	movs	r1, r5
    7e14:	0030      	movs	r0, r6
    7e16:	f7ff f8dd 	bl	6fd4 <__swbuf_r>
    7e1a:	e7ee      	b.n	7dfa <_putc_r+0x3e>
    7e1c:	0000917c 	.word	0x0000917c
    7e20:	0000919c 	.word	0x0000919c
    7e24:	0000915c 	.word	0x0000915c

00007e28 <__sread>:
    7e28:	b570      	push	{r4, r5, r6, lr}
    7e2a:	000c      	movs	r4, r1
    7e2c:	250e      	movs	r5, #14
    7e2e:	5f49      	ldrsh	r1, [r1, r5]
    7e30:	f000 f8d6 	bl	7fe0 <_read_r>
    7e34:	2800      	cmp	r0, #0
    7e36:	db03      	blt.n	7e40 <__sread+0x18>
    7e38:	6d63      	ldr	r3, [r4, #84]	; 0x54
    7e3a:	181b      	adds	r3, r3, r0
    7e3c:	6563      	str	r3, [r4, #84]	; 0x54
    7e3e:	bd70      	pop	{r4, r5, r6, pc}
    7e40:	89a3      	ldrh	r3, [r4, #12]
    7e42:	4a02      	ldr	r2, [pc, #8]	; (7e4c <__sread+0x24>)
    7e44:	4013      	ands	r3, r2
    7e46:	81a3      	strh	r3, [r4, #12]
    7e48:	e7f9      	b.n	7e3e <__sread+0x16>
    7e4a:	46c0      	nop			; (mov r8, r8)
    7e4c:	ffffefff 	.word	0xffffefff

00007e50 <__swrite>:
    7e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7e52:	001f      	movs	r7, r3
    7e54:	898b      	ldrh	r3, [r1, #12]
    7e56:	0005      	movs	r5, r0
    7e58:	000c      	movs	r4, r1
    7e5a:	0016      	movs	r6, r2
    7e5c:	05db      	lsls	r3, r3, #23
    7e5e:	d505      	bpl.n	7e6c <__swrite+0x1c>
    7e60:	230e      	movs	r3, #14
    7e62:	5ec9      	ldrsh	r1, [r1, r3]
    7e64:	2200      	movs	r2, #0
    7e66:	2302      	movs	r3, #2
    7e68:	f000 f874 	bl	7f54 <_lseek_r>
    7e6c:	89a3      	ldrh	r3, [r4, #12]
    7e6e:	4a05      	ldr	r2, [pc, #20]	; (7e84 <__swrite+0x34>)
    7e70:	0028      	movs	r0, r5
    7e72:	4013      	ands	r3, r2
    7e74:	81a3      	strh	r3, [r4, #12]
    7e76:	0032      	movs	r2, r6
    7e78:	230e      	movs	r3, #14
    7e7a:	5ee1      	ldrsh	r1, [r4, r3]
    7e7c:	003b      	movs	r3, r7
    7e7e:	f000 f81f 	bl	7ec0 <_write_r>
    7e82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7e84:	ffffefff 	.word	0xffffefff

00007e88 <__sseek>:
    7e88:	b570      	push	{r4, r5, r6, lr}
    7e8a:	000c      	movs	r4, r1
    7e8c:	250e      	movs	r5, #14
    7e8e:	5f49      	ldrsh	r1, [r1, r5]
    7e90:	f000 f860 	bl	7f54 <_lseek_r>
    7e94:	89a3      	ldrh	r3, [r4, #12]
    7e96:	1c42      	adds	r2, r0, #1
    7e98:	d103      	bne.n	7ea2 <__sseek+0x1a>
    7e9a:	4a05      	ldr	r2, [pc, #20]	; (7eb0 <__sseek+0x28>)
    7e9c:	4013      	ands	r3, r2
    7e9e:	81a3      	strh	r3, [r4, #12]
    7ea0:	bd70      	pop	{r4, r5, r6, pc}
    7ea2:	2280      	movs	r2, #128	; 0x80
    7ea4:	0152      	lsls	r2, r2, #5
    7ea6:	4313      	orrs	r3, r2
    7ea8:	81a3      	strh	r3, [r4, #12]
    7eaa:	6560      	str	r0, [r4, #84]	; 0x54
    7eac:	e7f8      	b.n	7ea0 <__sseek+0x18>
    7eae:	46c0      	nop			; (mov r8, r8)
    7eb0:	ffffefff 	.word	0xffffefff

00007eb4 <__sclose>:
    7eb4:	b510      	push	{r4, lr}
    7eb6:	230e      	movs	r3, #14
    7eb8:	5ec9      	ldrsh	r1, [r1, r3]
    7eba:	f000 f815 	bl	7ee8 <_close_r>
    7ebe:	bd10      	pop	{r4, pc}

00007ec0 <_write_r>:
    7ec0:	b570      	push	{r4, r5, r6, lr}
    7ec2:	0005      	movs	r5, r0
    7ec4:	0008      	movs	r0, r1
    7ec6:	0011      	movs	r1, r2
    7ec8:	2200      	movs	r2, #0
    7eca:	4c06      	ldr	r4, [pc, #24]	; (7ee4 <_write_r+0x24>)
    7ecc:	6022      	str	r2, [r4, #0]
    7ece:	001a      	movs	r2, r3
    7ed0:	f7fd fa2c 	bl	532c <_write>
    7ed4:	1c43      	adds	r3, r0, #1
    7ed6:	d103      	bne.n	7ee0 <_write_r+0x20>
    7ed8:	6823      	ldr	r3, [r4, #0]
    7eda:	2b00      	cmp	r3, #0
    7edc:	d000      	beq.n	7ee0 <_write_r+0x20>
    7ede:	602b      	str	r3, [r5, #0]
    7ee0:	bd70      	pop	{r4, r5, r6, pc}
    7ee2:	46c0      	nop			; (mov r8, r8)
    7ee4:	20000474 	.word	0x20000474

00007ee8 <_close_r>:
    7ee8:	2300      	movs	r3, #0
    7eea:	b570      	push	{r4, r5, r6, lr}
    7eec:	4c06      	ldr	r4, [pc, #24]	; (7f08 <_close_r+0x20>)
    7eee:	0005      	movs	r5, r0
    7ef0:	0008      	movs	r0, r1
    7ef2:	6023      	str	r3, [r4, #0]
    7ef4:	f7fd fa54 	bl	53a0 <_close>
    7ef8:	1c43      	adds	r3, r0, #1
    7efa:	d103      	bne.n	7f04 <_close_r+0x1c>
    7efc:	6823      	ldr	r3, [r4, #0]
    7efe:	2b00      	cmp	r3, #0
    7f00:	d000      	beq.n	7f04 <_close_r+0x1c>
    7f02:	602b      	str	r3, [r5, #0]
    7f04:	bd70      	pop	{r4, r5, r6, pc}
    7f06:	46c0      	nop			; (mov r8, r8)
    7f08:	20000474 	.word	0x20000474

00007f0c <_fstat_r>:
    7f0c:	2300      	movs	r3, #0
    7f0e:	b570      	push	{r4, r5, r6, lr}
    7f10:	4c06      	ldr	r4, [pc, #24]	; (7f2c <_fstat_r+0x20>)
    7f12:	0005      	movs	r5, r0
    7f14:	0008      	movs	r0, r1
    7f16:	0011      	movs	r1, r2
    7f18:	6023      	str	r3, [r4, #0]
    7f1a:	f7fd fa44 	bl	53a6 <_fstat>
    7f1e:	1c43      	adds	r3, r0, #1
    7f20:	d103      	bne.n	7f2a <_fstat_r+0x1e>
    7f22:	6823      	ldr	r3, [r4, #0]
    7f24:	2b00      	cmp	r3, #0
    7f26:	d000      	beq.n	7f2a <_fstat_r+0x1e>
    7f28:	602b      	str	r3, [r5, #0]
    7f2a:	bd70      	pop	{r4, r5, r6, pc}
    7f2c:	20000474 	.word	0x20000474

00007f30 <_isatty_r>:
    7f30:	2300      	movs	r3, #0
    7f32:	b570      	push	{r4, r5, r6, lr}
    7f34:	4c06      	ldr	r4, [pc, #24]	; (7f50 <_isatty_r+0x20>)
    7f36:	0005      	movs	r5, r0
    7f38:	0008      	movs	r0, r1
    7f3a:	6023      	str	r3, [r4, #0]
    7f3c:	f7fd fa38 	bl	53b0 <_isatty>
    7f40:	1c43      	adds	r3, r0, #1
    7f42:	d103      	bne.n	7f4c <_isatty_r+0x1c>
    7f44:	6823      	ldr	r3, [r4, #0]
    7f46:	2b00      	cmp	r3, #0
    7f48:	d000      	beq.n	7f4c <_isatty_r+0x1c>
    7f4a:	602b      	str	r3, [r5, #0]
    7f4c:	bd70      	pop	{r4, r5, r6, pc}
    7f4e:	46c0      	nop			; (mov r8, r8)
    7f50:	20000474 	.word	0x20000474

00007f54 <_lseek_r>:
    7f54:	b570      	push	{r4, r5, r6, lr}
    7f56:	0005      	movs	r5, r0
    7f58:	0008      	movs	r0, r1
    7f5a:	0011      	movs	r1, r2
    7f5c:	2200      	movs	r2, #0
    7f5e:	4c06      	ldr	r4, [pc, #24]	; (7f78 <_lseek_r+0x24>)
    7f60:	6022      	str	r2, [r4, #0]
    7f62:	001a      	movs	r2, r3
    7f64:	f7fd fa26 	bl	53b4 <_lseek>
    7f68:	1c43      	adds	r3, r0, #1
    7f6a:	d103      	bne.n	7f74 <_lseek_r+0x20>
    7f6c:	6823      	ldr	r3, [r4, #0]
    7f6e:	2b00      	cmp	r3, #0
    7f70:	d000      	beq.n	7f74 <_lseek_r+0x20>
    7f72:	602b      	str	r3, [r5, #0]
    7f74:	bd70      	pop	{r4, r5, r6, pc}
    7f76:	46c0      	nop			; (mov r8, r8)
    7f78:	20000474 	.word	0x20000474

00007f7c <memchr>:
    7f7c:	b2c9      	uxtb	r1, r1
    7f7e:	1882      	adds	r2, r0, r2
    7f80:	4290      	cmp	r0, r2
    7f82:	d101      	bne.n	7f88 <memchr+0xc>
    7f84:	2000      	movs	r0, #0
    7f86:	4770      	bx	lr
    7f88:	7803      	ldrb	r3, [r0, #0]
    7f8a:	428b      	cmp	r3, r1
    7f8c:	d0fb      	beq.n	7f86 <memchr+0xa>
    7f8e:	3001      	adds	r0, #1
    7f90:	e7f6      	b.n	7f80 <memchr+0x4>

00007f92 <_realloc_r>:
    7f92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7f94:	0007      	movs	r7, r0
    7f96:	000d      	movs	r5, r1
    7f98:	0016      	movs	r6, r2
    7f9a:	2900      	cmp	r1, #0
    7f9c:	d105      	bne.n	7faa <_realloc_r+0x18>
    7f9e:	0011      	movs	r1, r2
    7fa0:	f7fe fe0e 	bl	6bc0 <_malloc_r>
    7fa4:	0004      	movs	r4, r0
    7fa6:	0020      	movs	r0, r4
    7fa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7faa:	2a00      	cmp	r2, #0
    7fac:	d103      	bne.n	7fb6 <_realloc_r+0x24>
    7fae:	f7fe fdbd 	bl	6b2c <_free_r>
    7fb2:	0034      	movs	r4, r6
    7fb4:	e7f7      	b.n	7fa6 <_realloc_r+0x14>
    7fb6:	f000 f827 	bl	8008 <_malloc_usable_size_r>
    7fba:	002c      	movs	r4, r5
    7fbc:	4286      	cmp	r6, r0
    7fbe:	d9f2      	bls.n	7fa6 <_realloc_r+0x14>
    7fc0:	0031      	movs	r1, r6
    7fc2:	0038      	movs	r0, r7
    7fc4:	f7fe fdfc 	bl	6bc0 <_malloc_r>
    7fc8:	1e04      	subs	r4, r0, #0
    7fca:	d0ec      	beq.n	7fa6 <_realloc_r+0x14>
    7fcc:	0029      	movs	r1, r5
    7fce:	0032      	movs	r2, r6
    7fd0:	f7fe fd88 	bl	6ae4 <memcpy>
    7fd4:	0029      	movs	r1, r5
    7fd6:	0038      	movs	r0, r7
    7fd8:	f7fe fda8 	bl	6b2c <_free_r>
    7fdc:	e7e3      	b.n	7fa6 <_realloc_r+0x14>
	...

00007fe0 <_read_r>:
    7fe0:	b570      	push	{r4, r5, r6, lr}
    7fe2:	0005      	movs	r5, r0
    7fe4:	0008      	movs	r0, r1
    7fe6:	0011      	movs	r1, r2
    7fe8:	2200      	movs	r2, #0
    7fea:	4c06      	ldr	r4, [pc, #24]	; (8004 <_read_r+0x24>)
    7fec:	6022      	str	r2, [r4, #0]
    7fee:	001a      	movs	r2, r3
    7ff0:	f7fd f97a 	bl	52e8 <_read>
    7ff4:	1c43      	adds	r3, r0, #1
    7ff6:	d103      	bne.n	8000 <_read_r+0x20>
    7ff8:	6823      	ldr	r3, [r4, #0]
    7ffa:	2b00      	cmp	r3, #0
    7ffc:	d000      	beq.n	8000 <_read_r+0x20>
    7ffe:	602b      	str	r3, [r5, #0]
    8000:	bd70      	pop	{r4, r5, r6, pc}
    8002:	46c0      	nop			; (mov r8, r8)
    8004:	20000474 	.word	0x20000474

00008008 <_malloc_usable_size_r>:
    8008:	1f0b      	subs	r3, r1, #4
    800a:	681b      	ldr	r3, [r3, #0]
    800c:	1f18      	subs	r0, r3, #4
    800e:	2b00      	cmp	r3, #0
    8010:	da01      	bge.n	8016 <_malloc_usable_size_r+0xe>
    8012:	580b      	ldr	r3, [r1, r0]
    8014:	18c0      	adds	r0, r0, r3
    8016:	4770      	bx	lr

00008018 <__FUNCTION__.14014>:
    8018:	6d6e 625f 7375 695f 636f 6c74 0000 0000     nm_bus_ioctl....
    8028:	4128 5050 2829 5245 2952 255b 5d73 255b     (APP)(ERR)[%s][%
    8038:	5d64 0000 6e69 6176 696c 6564 6920 636f     d]..invalide ioc
    8048:	746c 6320 646d 0000 0dec 0000 0dbc 0000     lt cmd..........
    8058:	0db4 0000 0dcc 0000 0dc4 0000 0de4 0000     ................
    8068:	0dd4 0000 0ddc 0000                         ........

00008070 <__FUNCTION__.13064>:
    8070:	6968 5f66 6573 646e 0000 0000               hif_send....

0000807c <__FUNCTION__.13074>:
    807c:	6968 5f66 7369 0072                         hif_isr.

00008084 <__FUNCTION__.13080>:
    8084:	6968 5f66 6168 646e 656c 695f 7273 0000     hif_handle_isr..

00008094 <__FUNCTION__.13092>:
    8094:	6968 5f66 6572 6563 7669 0065               hif_receive.

000080a0 <__FUNCTION__.13108>:
    80a0:	6968 5f66 6572 6967 7473 7265 635f 0062     hif_register_cb.
    80b0:	6828 6669 2029 4957 4946 485f 534f 5f54     (hif) WIFI_HOST_
    80c0:	4352 5f56 5443 4c52 315f 6220 7375 6620     RCV_CTRL_1 bus f
    80d0:	6961 006c 6828 6669 2029 6461 7264 7365     ail.(hif) addres
    80e0:	2073 7562 2073 6166 6c69 0000 6828 6669     s bus fail..(hif
    80f0:	2029 6f43 7272 7075 6574 2064 6170 6b63     ) Corrupted pack
    8100:	7465 5320 7a69 2065 203d 7525 3c20 204c     et Size = %u <L 
    8110:	203d 7525 202c 2047 203d 7525 202c 504f     = %u, G = %u, OP
    8120:	3d20 2520 3230 3e58 000a 0000 4957 4946      = %02X>....WIFI
    8130:	6320 6c61 626c 6361 206b 7369 6e20 746f      callback is not
    8140:	7220 6765 7369 6574 6572 0064 6353 6b6f      registered.Scok
    8150:	7465 6320 6c61 626c 6361 206b 7369 6e20     et callback is n
    8160:	746f 7220 6765 7369 6574 6572 0064 0000     ot registered...
    8170:	744f 2061 6163 6c6c 6162 6b63 6920 2073     Ota callback is 
    8180:	6f6e 2074 6572 6967 7473 7265 6465 0000     not registered..
    8190:	7243 7079 6f74 6320 6c61 626c 6361 206b     Crypto callback 
    81a0:	7369 6e20 746f 7220 6765 7369 6574 6572     is not registere
    81b0:	0064 0000 6953 6d67 2061 6163 6c6c 6162     d...Sigma callba
    81c0:	6b63 6920 2073 6f6e 2074 6572 6967 7473     ck is not regist
    81d0:	7265 6465 0000 0000 6828 6669 2029 6e69     ered....(hif) in
    81e0:	6176 696c 2064 7267 756f 2070 4449 0000     valid group ID..
    81f0:	6828 6669 2029 6f68 7473 6120 7070 6420     (hif) host app d
    8200:	6469 276e 2074 6573 2074 5852 4420 6e6f     idn't set RX Don
    8210:	2065 253c 3e75 253c 3e58 000a 6828 6669     e <%u><%X>..(hif
    8220:	2029 7257 6e6f 2067 6953 657a 0000 0000     ) Wrong Size....
    8230:	6828 6669 2029 6146 736c 2065 6e69 6574     (hif) False inte
    8240:	7272 7075 2074 6c25 0078 0000 6828 6669     rrupt %lx...(hif
    8250:	2029 6146 6c69 7420 206f 6552 6461 6920     ) Fail to Read i
    8260:	746e 7265 7572 7470 7220 6765 0000 0000     nterrupt reg....
    8270:	4828 4649 2029 6146 6c69 7420 206f 6168     (HIF) Fail to ha
    8280:	646e 656c 6920 746e 7265 7572 7470 2520     ndle interrupt %
    8290:	2064 7274 2079 6741 6961 2e6e 0a2e 0000     d try Again.....
    82a0:	6820 6669 725f 6365 6965 6576 203a 6e49      hif_receive: In
    82b0:	6176 696c 2064 7261 7567 656d 746e 0000     valid argument..
    82c0:	5041 2050 6552 7571 7365 6574 2064 6953     APP Requested Si
    82d0:	657a 6920 2073 616c 6772 7265 7420 6168     ze is larger tha
    82e0:	206e 6874 2065 6572 6963 6576 2064 7562     n the recived bu
    82f0:	6666 7265 7320 7a69 2065 253c 3e75 253c     ffer size <%u><%
    8300:	756c 0a3e 0000 0000 5041 2050 6552 7571     lu>.....APP Requ
    8310:	7365 6574 2064 6441 7264 7365 2073 6562     ested Address be
    8320:	6f79 646e 7420 6568 7220 6365 7669 6465     yond the recived
    8330:	6220 6675 6566 2072 6461 7264 7365 2073      buffer address 
    8340:	6e61 2064 656c 676e 6874 0000 5247 2070     and length..GRp 
    8350:	203f 6425 000a 0000 4128 5050 2829 4e49     ? %d....(APP)(IN
    8360:	4f46 0029 6c53 776f 6e69 2067 6f64 6e77     FO).Slowing down
    8370:	2e2e 002e 4828 4649 4629 6961 206c 6f74     ....(HIF)Fail to
    8380:	7720 6b61 7075 7420 6568 6320 6968 0070      wakup the chip.

00008390 <__FUNCTION__.13043>:
    8390:	326d 5f6d 6977 6966 635f 0062               m2m_wifi_cb.

0000839c <__FUNCTION__.13072>:
    839c:	326d 5f6d 6977 6966 695f 696e 0074 0000     m2m_wifi_init...

000083ac <__FUNCTION__.13100>:
    83ac:	326d 5f6d 6977 6966 635f 6e6f 656e 7463     m2m_wifi_connect
    83bc:	735f 0063 6f43 666e 696c 7463 6465 4920     _sc.Conflicted I
    83cc:	2050 2022 7525 252e 2e75 7525 252e 2075     P " %u.%u.%u.%u 
    83dc:	2022 000a 4552 2051 6f4e 2074 6564 6966     " ..REQ Not defi
    83ec:	656e 2064 6425 000a 654b 2079 7369 6e20     ned %d..Key is n
    83fc:	746f 7620 6c61 6469 0000 0000 6e49 6176     ot valid....Inva
    840c:	696c 2064 654b 0079 5353 4449 4c20 4e45     lid Key.SSID LEN
    841c:	4920 564e 4c41 4449 0000 0000 4843 4920      INVALID....CH I
    842c:	564e 4c41 4449 0000 6e49 6176 696c 2064     NVALID..Invalid 
    843c:	6557 2070 656b 2079 6e69 6564 2078 6425     Wep key index %d
    844c:	000a 0000 6e49 6176 696c 2064 6557 2070     ....Invalid Wep 
    845c:	656b 2079 656c 676e 6874 2520 0a64 0000     key length %d...
    846c:	6e49 6f63 7272 6365 2074 5350 204b 656b     Incorrect PSK ke
    847c:	2079 656c 676e 6874 0000 0000 6e75 6564     y length....unde
    848c:	6966 656e 2064 6573 2063 7974 6570 0000     fined sec type..
    849c:	6946 6d72 6177 6572 7620 7265 2020 3a20     Firmware ver   :
    84ac:	2520 2e75 7525 252e 2075 7653 726e 7665      %u.%u.%u Svnrev
    84bc:	2520 0a75 0000 0000 6946 6d72 6177 6572      %u.....Firmware
    84cc:	4220 6975 646c 2520 2073 6954 656d 2520      Build %s Time %
    84dc:	0a73 0000 6946 6d72 6177 6572 4d20 6e69     s...Firmware Min
    84ec:	6420 6972 6576 2072 6576 2072 203a 7525      driver ver : %u
    84fc:	252e 2e75 7525 000a 7244 7669 7265 7620     .%u.%u..Driver v
    850c:	7265 203a 7525 252e 2e75 7525 000a 0000     er: %u.%u.%u....
    851c:	3731 313a 3a38 3433 0000 0000 614d 2072     17:18:34....Mar 
    852c:	3520 3220 3130 0038 7244 7669 7265 6220      5 2018.Driver b
    853c:	6975 746c 6120 2074 7325 2509 0a73 0000     uilt at %s.%s...
    854c:	694d 6d73 7461 6863 4620 7269 616d 7277     Mismatch Firmawr
    855c:	2065 6556 7372 6f69 006e 0000               e Version...

00008568 <__FUNCTION__.12906>:
    8568:	6863 7069 775f 6b61 0065 0000               chip_wake...

00008574 <__FUNCTION__.12955>:
    8574:	6863 7069 645f 6965 696e 0074 6166 6c69     chip_deinit.fail
    8584:	6465 7420 206f 6564 692d 696e 6974 6c61     ed to de-initial
    8594:	7a69 0065 7542 2073 7265 6f72 2072 3528     ize.Bus error (5
    85a4:	2e29 6425 2520 786c 000a 0000 6146 6c69     ).%d %lx....Fail
    85b4:	6465 7420 206f 6177 756b 2070 6874 2065     ed to wakup the 
    85c4:	6863 7069 0000 0000 7244 7669 7265 6556     chip....DriverVe
    85d4:	4972 666e 3a6f 3020 2578 3830 786c 000a     rInfo: 0x%08lx..

000085e4 <__FUNCTION__.12953>:
    85e4:	6d6e 645f 7672 695f 696e 0074               nm_drv_init.

000085f0 <__FUNCTION__.12960>:
    85f0:	6d6e 645f 7672 645f 6965 696e 0074 0000     nm_drv_deinit...
    8600:	6e5b 696d 7320 6f74 5d70 203a 6863 7069     [nmi stop]: chip
    8610:	645f 6965 696e 2074 6166 6c69 0000 0000     _deinit fail....
    8620:	6e5b 696d 7320 6f74 5d70 203a 5053 2049     [nmi stop]: SPI 
    8630:	6c66 7361 2068 6964 6173 6c62 2065 6166     flash disable fa
    8640:	6c69 0000 6e5b 696d 7320 6f74 5d70 203a     il..[nmi stop]: 
    8650:	6166 6c69 6920 696e 2074 7562 0073 0000     fail init bus...
    8660:	6166 6c69 6465 7420 206f 6e65 6261 656c     failed to enable
    8670:	6920 746e 7265 7572 7470 2e73 002e 0000      interrupts.....
    8680:	6e5b 696d 7320 6174 7472 3a5d 6620 6961     [nmi start]: fai
    8690:	206c 6e69 7469 6220 7375 0000 6843 7069     l init bus..Chip
    86a0:	4920 2044 6c25 0a78 0000 0000 1dcc 0000      ID %lx.........
    86b0:	1dcc 0000 1dfc 0000 1d7e 0000 1da2 0000     ........~.......
    86c0:	1db0 0000 1de2 0000 1de2 0000 1e2a 0000     ............*...
    86d0:	1d62 0000 1e64 0000 1e64 0000 1e64 0000     b...d...d...d...
    86e0:	1e64 0000 1dbe 0000 c9c3 cac4               d...........

000086ec <__FUNCTION__.12259>:
    86ec:	7073 5f69 6d63 0064                         spi_cmd.

000086f4 <__FUNCTION__.12266>:
    86f4:	7073 5f69 6164 6174 725f 7073 0000 0000     spi_data_rsp....

00008704 <__FUNCTION__.12275>:
    8704:	7073 5f69 6d63 5f64 7372 0070               spi_cmd_rsp.

00008710 <__FUNCTION__.12291>:
    8710:	7073 5f69 6164 6174 725f 6165 0064 0000     spi_data_read...

00008720 <__FUNCTION__.12306>:
    8720:	7073 5f69 6164 6174 775f 6972 6574 0000     spi_data_write..

00008730 <__FUNCTION__.12318>:
    8730:	7073 5f69 7277 7469 5f65 6572 0067 0000     spi_write_reg...

00008740 <__FUNCTION__.12329>:
    8740:	6d6e 735f 6970 775f 6972 6574 0000 0000     nm_spi_write....

00008750 <__FUNCTION__.12341>:
    8750:	7073 5f69 6572 6461 725f 6765 0000 0000     spi_read_reg....

00008760 <__FUNCTION__.12354>:
    8760:	6d6e 735f 6970 725f 6165 0064               nm_spi_read.

0000876c <__FUNCTION__.12375>:
    876c:	6d6e 735f 6970 695f 696e 0074               nm_spi_init.

00008778 <crc7_syndrome_table>:
    8778:	0900 1b12 2d24 3f36 4148 535a 656c 777e     ....$-6?HAZSle~w
    8788:	1019 020b 343d 262f 5851 4a43 7c75 6e67     ....=4/&QXCJu|gn
    8798:	3b32 2920 1f16 0d04 737a 6168 575e 454c     2; )....zsha^WLE
    87a8:	222b 3039 060f 141d 6a63 7871 4e47 5c55     +"90....cjqxGNU\
    87b8:	6d64 7f76 4940 5b52 252c 373e 0108 131a     dmv.@IR[,%>7....
    87c8:	747d 666f 5059 424b 3c35 2e27 1811 0a03     }tofYPKB5<'.....
    87d8:	5f56 4d44 7b72 6960 171e 050c 333a 2128     V_DMr{`i....:3(!
    87e8:	464f 545d 626b 7079 0e07 1c15 2a23 3831     OF]Tkbyp....#*18
    87f8:	4841 5a53 6c65 7e77 0009 121b 242d 363f     AHSZelw~....-$?6
    8808:	5158 434a 757c 676e 1910 0b02 3d34 2f26     XQJC|ung....4=&/
    8818:	7a73 6861 5e57 4c45 323b 2029 161f 040d     szahW^EL;2) ....
    8828:	636a 7178 474e 555c 2b22 3930 0f06 1d14     jcxqNG\U"+09....
    8838:	2c25 3e37 0801 1a13 646d 767f 4049 525b     %,7>....md.vI@[R
    8848:	353c 272e 1118 030a 7d74 6f66 5950 4b42     <5.'....t}foPYBK
    8858:	1e17 0c05 3a33 2821 565f 444d 727b 6069     ....3:!(_VMD{ri`
    8868:	070e 151c 232a 3138 4f46 5d54 6b62 7970     ....*#81FOT]bkpy
    8878:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    8888:	2064 6e69 6574 6e72 6c61 7220 6165 2064     d internal read 
    8898:	7270 746f 636f 6c6f 7720 7469 2068 5243     protocol with CR
    88a8:	2043 6e6f 202c 6572 7974 6972 676e 7720     C on, retyring w
    88b8:	7469 2068 5243 2043 666f 2e66 2e2e 0000     ith CRC off.....
    88c8:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    88d8:	2064 6e69 6574 6e72 6c61 7220 6165 2064     d internal read 
    88e8:	7270 746f 636f 6c6f 2e2e 002e 6e5b 696d     protocol....[nmi
    88f8:	7320 6970 3a5d 4620 6961 656c 2064 6e69      spi]: Failed in
    8908:	6574 6e72 6c61 7720 6972 6574 7020 6f72     ternal write pro
    8918:	6f74 6f63 206c 6572 2e67 2e2e 0000 0000     tocol reg.......
    8928:	6e5b 696d 7320 6970 3a5d 4620 6961 206c     [nmi spi]: Fail 
    8938:	6d63 2064 6572 6461 6320 6968 2070 6469     cmd read chip id
    8948:	2e2e 002e 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    8958:	6961 656c 2064 6d63 2c64 7220 6165 2064     ailed cmd, read 
    8968:	6c62 636f 206b 2528 3830 2978 2e2e 0a2e     block (%08x)....
    8978:	0000 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    8988:	6961 656c 2064 6d63 2064 6572 7073 6e6f     ailed cmd respon
    8998:	6573 202c 6572 6461 6220 6f6c 6b63 2820     se, read block (
    89a8:	3025 7838 2e29 2e2e 000a 0000 6e5b 696d     %08x).......[nmi
    89b8:	7320 6970 3a5d 4620 6961 656c 2064 6c62      spi]: Failed bl
    89c8:	636f 206b 6164 6174 7220 6165 2e64 2e2e     ock data read...
    89d8:	0000 0000 6552 6573 2074 6e61 2064 6572     ....Reset and re
    89e8:	7274 2079 6425 2520 786c 2520 0a64 0000     try %d %lx %d...
    89f8:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    8a08:	2064 6d63 2c64 7720 6972 6574 6220 6f6c     d cmd, write blo
    8a18:	6b63 2820 3025 7838 2e29 2e2e 000a 0000     ck (%08x).......
    8a28:	6e5b 696d 7320 6970 5d20 203a 6146 6c69     [nmi spi ]: Fail
    8a38:	6465 6320 646d 7220 7365 6f70 736e 2c65     ed cmd response,
    8a48:	7720 6972 6574 6220 6f6c 6b63 2820 3025      write block (%0
    8a58:	7838 2e29 2e2e 000a 6e5b 696d 7320 6970     8x).....[nmi spi
    8a68:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
    8a78:	6f6c 6b63 6320 646d 7720 6972 6574 202c     lock cmd write, 
    8a88:	7562 2073 7265 6f72 2e72 2e2e 0000 0000     bus error.......
    8a98:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    8aa8:	2064 6164 6174 6220 6f6c 6b63 7720 6972     d data block wri
    8ab8:	6574 202c 7562 2073 7265 6f72 2e72 2e2e     te, bus error...
    8ac8:	0000 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    8ad8:	6961 656c 2064 6164 6174 6220 6f6c 6b63     ailed data block
    8ae8:	6320 6372 7720 6972 6574 202c 7562 2073      crc write, bus 
    8af8:	7265 6f72 2e72 2e2e 0000 0000 6e5b 696d     error.......[nmi
    8b08:	7320 6970 3a5d 4620 6961 656c 2064 7562      spi]: Failed bu
    8b18:	2073 7265 6f72 2e72 2e2e 0000 6e5b 696d     s error.....[nmi
    8b28:	7320 6970 3a5d 4620 6961 656c 2064 6164      spi]: Failed da
    8b38:	6174 7220 7365 6f70 736e 2065 6572 6461     ta response read
    8b48:	202c 7825 2520 2078 7825 000a 6e5b 696d     , %x %x %x..[nmi
    8b58:	7320 6970 3a5d 4620 6961 656c 2064 6c62      spi]: Failed bl
    8b68:	636f 206b 6164 6174 7720 6972 6574 2e2e     ock data write..
    8b78:	002e 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    8b88:	6961 656c 2064 6d63 2064 7277 7469 2c65     ailed cmd write,
    8b98:	6220 7375 6520 7272 726f 2e2e 002e 0000      bus error......
    8ba8:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    8bb8:	2064 6d63 2064 6572 7073 6e6f 6573 7220     d cmd response r
    8bc8:	6165 2c64 6220 7375 6520 7272 726f 2e2e     ead, bus error..
    8bd8:	002e 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    8be8:	6961 656c 2064 6164 6174 7220 7365 6f70     ailed data respo
    8bf8:	736e 2065 6572 6461 202c 7562 2073 7265     nse read, bus er
    8c08:	6f72 2e72 2e2e 0000 6e5b 696d 7320 6970     ror.....[nmi spi
    8c18:	3a5d 4620 6961 656c 2064 6164 6174 7220     ]: Failed data r
    8c28:	7365 6f70 736e 2065 6572 6461 2e2e 282e     esponse read...(
    8c38:	3025 7832 0a29 0000 6e5b 696d 7320 6970     %02x)...[nmi spi
    8c48:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
    8c58:	6f6c 6b63 7220 6165 2c64 6220 7375 6520     lock read, bus e
    8c68:	7272 726f 2e2e 002e 6e5b 696d 7320 6970     rror....[nmi spi
    8c78:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
    8c88:	6f6c 6b63 6320 6372 7220 6165 2c64 6220     lock crc read, b
    8c98:	7375 6520 7272 726f 2e2e 002e 6e5b 696d     us error....[nmi
    8ca8:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
    8cb8:	2c64 7220 6165 2064 6572 2067 2528 3830     d, read reg (%08
    8cc8:	2978 2e2e 0a2e 0000 6e5b 696d 7320 6970     x)......[nmi spi
    8cd8:	3a5d 4620 6961 656c 2064 6d63 2064 6572     ]: Failed cmd re
    8ce8:	7073 6e6f 6573 202c 6572 6461 7220 6765     sponse, read reg
    8cf8:	2820 3025 7838 2e29 2e2e 000a 6e5b 696d      (%08x).....[nmi
    8d08:	7320 6970 3a5d 4620 6961 656c 2064 6164      spi]: Failed da
    8d18:	6174 7220 6165 2e64 2e2e 0000 6552 6573     ta read.....Rese
    8d28:	2074 6e61 2064 6572 7274 2079 6425 2520     t and retry %d %
    8d38:	786c 000a 6e5b 696d 7320 6970 3a5d 4620     lx..[nmi spi]: F
    8d48:	6961 656c 2064 6d63 2c64 7720 6972 6574     ailed cmd, write
    8d58:	7220 6765 2820 3025 7838 2e29 2e2e 000a      reg (%08x).....
    8d68:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    8d78:	2064 6d63 2064 6572 7073 6e6f 6573 202c     d cmd response, 
    8d88:	7277 7469 2065 6572 2067 2528 3830 2978     write reg (%08x)
    8d98:	2e2e 0a2e 0000 0000 6552 6573 2074 6e61     ........Reset an
    8da8:	2064 6572 7274 2079 6425 2520 786c 2520     d retry %d %lx %
    8db8:	786c 000a 4528 5252 2952 7543 7272 6e65     lx..(ERRR)Curren
    8dc8:	2074 253c 3e64 000a 6f53 6b63 7420 206f     t <%d>..Sock to 
    8dd8:	6564 656c 6574 3c20 6425 0a3e 0000 0000     delete <%d>.....
    8de8:	6f53 6b63 7465 2520 2064 6573 7373 6f69     Socket %d sessio
    8df8:	206e 4449 3d20 2520 0d64 000a 0800 4200     n ID = %d......B
    8e08:	0c00 4200 1000 4200 1400 4200 1800 4200     ...B...B...B...B
    8e18:	1c00 4200 4416 0000 4412 0000 4412 0000     ...B.D...D...D..
    8e28:	4474 0000 4474 0000 442a 0000 441c 0000     tD..tD..*D...D..
    8e38:	4430 0000 4462 0000 4634 0000 4614 0000     0D..bD..4F...F..
    8e48:	4614 0000 46a0 0000 4626 0000 4642 0000     .F...F..&F..BF..
    8e58:	4618 0000 4650 0000 4690 0000               .F..PF...F..

00008e64 <_tcc_apbcmasks>:
    8e64:	0100 0000 0200 0000 0400 0000               ............

00008e70 <_tcc_cc_nums>:
    8e70:	0204 0002                                   ....

00008e74 <_tcc_gclk_ids>:
    8e74:	1a1a 001b                                   ....

00008e78 <_tcc_maxs>:
    8e78:	ffff 00ff ffff 00ff ffff 0000               ............

00008e84 <_tcc_ow_nums>:
    8e84:	0408 0002                                   ....

00008e88 <_tcc_intflag>:
    8e88:	0001 0000 0002 0000 0004 0000 0008 0000     ................
    8e98:	1000 0000 2000 0000 4000 0000 8000 0000     ..... ...@......
    8ea8:	0000 0001 0000 0002 0000 0004 0000 0008     ................

00008eb8 <tcc_interrupt_vectors.12442>:
    8eb8:	100f 0011 2000 4200 2400 4200 2800 4200     ..... .B.$.B.(.B
    8ec8:	2d2d 5720 4e49 3143 3035 2030 6957 462d     -- WINC1500 Wi-F
    8ed8:	2069 514d 5454 6320 6168 2074 7865 6d61     i MQTT chat exam
    8ee8:	6c70 2065 2d2d 0a0d 2d2d 5320 4d41 3244     ple --..-- SAMD2
    8ef8:	5f31 5058 414c 4e49 4445 505f 4f52 2d20     1_XPLAINED_PRO -
    8f08:	0d2d 2d0a 202d 6f43 706d 6c69 6465 203a     -..-- Compiled: 
    8f18:	614d 2072 3131 3220 3130 2038 3731 303a     Mar 11 2018 17:0
    8f28:	3a31 3735 2d20 0d2d 0000 0000 514d 5454     1:57 --.....MQTT
    8f38:	6920 696e 6974 6c61 7a69 7461 6f69 206e      initialization 
    8f48:	6166 6c69 6465 202e 7245 6f72 2072 6f63     failed. Error co
    8f58:	6564 6920 2073 2528 2964 0a0d 0000 0000     de is (%d)......
    8f68:	514d 5454 7220 6765 7369 6574 2072 6163     MQTT register ca
    8f78:	6c6c 6162 6b63 6620 6961 656c 2e64 4520     llback failed. E
    8f88:	7272 726f 6320 646f 2065 7369 2820 6425     rror code is (%d
    8f98:	0d29 000a 7355 7265 3a20 2520 0d73 000a     )...User : %s...
    8fa8:	7325 7325 0000 0000 616d 6e69 203a 326d     %s%s....main: m2
    8fb8:	5f6d 6977 6966 695f 696e 2074 6163 6c6c     m_wifi_init call
    8fc8:	6520 7272 726f 2821 6425 0d29 000a 0000      error!(%d).....
    8fd8:	454c 2044 4e4f 000d 454c 2044 464f 0d46     LED ON..LED OFF.
    8fe8:	0000 0000                                   ....

00008fec <main_mqtt_broker>:
    8fec:	3831 2e32 3631 2e33 3131 2e32 3032 0037     182.163.112.207.
    8ffc:	6f43 6e6e 6365 2074 6166 6c69 7420 206f     Connect fail to 
    900c:	6573 7672 7265 2528 2973 2021 6572 7274     server(%s)! retr
    901c:	2079 7469 6120 7475 6d6f 7461 6369 6c61     y it automatical
    902c:	796c 0d2e 000a 0000 6264 786f 642f 7461     ly......dbox/dat
    903c:	2f61 0023 6264 786f 642f 7461 2f61 0000     a/#.dbox/data/..
    904c:	7553 7362 7263 6269 6465 7420 206f 6874     Subscribed to th
    905c:	2065 6f74 6970 3a63 2520 0d73 000a 0000     e topic: %s.....
    906c:	7250 7065 7261 7461 6f69 206e 666f 7420     Preparation of t
    907c:	6568 6320 6168 2074 6168 2073 6562 6e65     he chat has been
    908c:	6320 6d6f 6c70 7465 6465 0d2e 0000 0000      completed......
    909c:	514d 5454 6220 6f72 656b 2072 6564 6c63     MQTT broker decl
    90ac:	6e69 2065 6f79 7275 6120 6363 7365 2173     ine your access!
    90bc:	6520 7272 726f 6320 646f 2065 6425 0a0d      error code %d..
    90cc:	0000 0000 3e20 203e 0000 0000 000d 0000     .... >> ........
    90dc:	514d 5454 6420 7369 6f63 6e6e 6365 6574     MQTT disconnecte
    90ec:	0d64 0000 6957 462d 2069 6f63 6e6e 6365     d...Wi-Fi connec
    90fc:	6574 0d64 0000 0000 6957 462d 2069 6964     ted.....Wi-Fi di
    910c:	6373 6e6f 656e 7463 6465 000d 7573 7070     sconnected..supp
    911c:	726f 3174 3332 0000 6144 6174 6f53 7466     ort123..DataSoft
    912c:	575f 4669 0069 0000 6957 462d 2069 5049     _WiFi...Wi-Fi IP
    913c:	6920 2073 7525 252e 2e75 7525 252e 0d75      is %u.%u.%u.%u.
    914c:	000a 0000 514d 7349 7064 0000               ....MQIsdp..

00009158 <_global_impure_ptr>:
    9158:	0050 2000                                   P.. 

0000915c <__sf_fake_stderr>:
	...

0000917c <__sf_fake_stdin>:
	...

0000919c <__sf_fake_stdout>:
	...
    91bc:	2d23 2b30 0020 6c68 004c 6665 4567 4746     #-0+ .hlL.efgEFG
    91cc:	3000 3231 3433 3635 3837 4139 4342 4544     .0123456789ABCDE
    91dc:	0046 3130 3332 3534 3736 3938 6261 6463     F.0123456789abcd
    91ec:	6665 0000                                   ef..

000091f0 <_init>:
    91f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    91f2:	46c0      	nop			; (mov r8, r8)
    91f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    91f6:	bc08      	pop	{r3}
    91f8:	469e      	mov	lr, r3
    91fa:	4770      	bx	lr

000091fc <__init_array_start>:
    91fc:	000000dd 	.word	0x000000dd

00009200 <_fini>:
    9200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9202:	46c0      	nop			; (mov r8, r8)
    9204:	bcf8      	pop	{r3, r4, r5, r6, r7}
    9206:	bc08      	pop	{r3}
    9208:	469e      	mov	lr, r3
    920a:	4770      	bx	lr

0000920c <__fini_array_start>:
    920c:	000000b5 	.word	0x000000b5
