;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN @-1, #120
	DJN @-1, #120
	SUB 0, @0
	CMP 300, 90
	SUB 0, 0
	SUB 0, 0
	ADD #130, 9
	ADD #130, 9
	SUB 0, 9
	SUB 310, 800
	SUB 0, 9
	SUB 131, 80
	JMN 0, 0
	SUB 270, 60
	SUB 100, -100
	SUB 0, 0
	CMP <30, -9
	SPL 0, <-12
	SUB 0, 0
	SUB 270, 60
	ADD 100, -100
	SUB 0, 0
	SUB @121, 106
	JMP @12, #200
	SUB -700, -600
	SPL 0, <753
	SUB 0, 9
	ADD 3, @120
	SUB @12, @-10
	ADD #130, 9
	SPL 0, <-12
	SPL 0, <-12
	SUB 0, 0
	JMN 0, 0
	JMN 0, 0
	ADD 210, 30
	DJN -1, @-20
	ADD 210, 30
	SPL 0, <753
	SPL 0, <-12
	CMP 300, 90
	DJN -1, @-20
	ADD 210, 30
	SPL 0, <753
	SPL -0, @753
	DJN @-1, #120
	DJN @-1, #120
	SUB 0, @0
	CMP 300, 90
	SPL 0, <501
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV 2, 0
	SUB #12, @102
	ADD 930, 130
	SPL 0, <501
	SUB -17, <10
	SUB #300, 90
	SUB #300, 90
	SUB #300, 90
	SPL 0, <501
	ADD 910, 60
	CMP 207, <-120
	CMP 207, <-120
	SUB 32, 6
	CMP #87, @180
	ADD 910, 60
	SUB -2, <-128
	SUB #0, -50
	SUB #0, -50
	SUB #0, -50
	SUB @0, @-2
	SUB #72, 201
	SUB @137, <600
	SUB @137, <600
	SUB #0, -50
	CMP #27, @180
	SUB @127, <600
	SUB 30, 6
	SUB 30, 6
	SUB @121, 103
	SUB 32, 6
	SUB 207, <-120
	CMP @-127, 600
	CMP @-127, 600
	MOV 2, 0
	SPL 0, <500
	CMP #300, 90
	CMP #300, 90
	SUB #27, @180
	SUB #27, @180
	CMP #300, 90
	CMP #300, 90
	CMP #300, 90
	CMP #300, 90
	DJN -1, @-20
	MOV -4, <-20
	SUB 12, @10
