=====
SETUP
23.743
18.589
42.332
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_4_s3
10.851
11.406
picorv32_core/mem_rdata_latched_4_s1
12.046
12.563
picorv32_core/n4390_s3
13.277
13.730
picorv32_core/n4347_s1
14.708
15.263
picorv32_core/n4347_s0
16.189
16.642
picorv32_core/decoded_rs1_c_0_s0
17.530
17.901
picorv32_core/cpuregs_cpuregs_0_0_s
18.589
=====
SETUP
23.833
18.498
42.331
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_4_s3
10.851
11.406
picorv32_core/mem_rdata_latched_4_s1
12.046
12.563
picorv32_core/n4390_s3
13.277
13.730
picorv32_core/n4343_s1
14.828
15.383
picorv32_core/n4343_s0
15.796
16.313
picorv32_core/decoded_rs1_c_4_s0
17.515
17.968
picorv32_core/decoded_rs1_4_s4
18.498
=====
SETUP
23.841
18.491
42.332
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_4_s3
10.851
11.406
picorv32_core/mem_rdata_latched_4_s1
12.046
12.563
picorv32_core/n4390_s3
13.277
13.730
picorv32_core/n4343_s1
14.828
15.383
picorv32_core/n4343_s0
15.796
16.313
picorv32_core/decoded_rs1_c_4_s0
17.515
17.968
picorv32_core/cpuregs_cpuregs_0_0_s
18.491
=====
SETUP
23.915
18.417
42.332
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_10_s2
10.688
11.059
picorv32_core/n959_s11
12.099
12.552
picorv32_core/n4349_s4
13.620
14.169
picorv32_core/n4349_s6
14.170
14.541
picorv32_core/n4349_s0
15.234
15.751
picorv32_core/decoded_rs2_c_3_s0
16.872
17.243
picorv32_core/cpuregs_cpuregs_0_0_s0
18.417
=====
SETUP
24.036
18.295
42.332
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_1_s2
10.699
11.070
picorv32_core/mem_rdata_latched_1_s6
11.479
11.850
picorv32_core/n974_s11
12.556
12.927
picorv32_core/n4345_s1
13.926
14.481
picorv32_core/n4345_s0
15.489
15.860
picorv32_core/decoded_rs1_c_2_s0
17.090
17.607
picorv32_core/cpuregs_cpuregs_0_0_s
18.295
=====
SETUP
24.051
18.280
42.331
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_4_s3
10.851
11.406
picorv32_core/mem_rdata_latched_4_s1
12.046
12.563
picorv32_core/n4390_s3
13.277
13.730
picorv32_core/n4347_s1
14.708
15.263
picorv32_core/n4347_s0
16.189
16.642
picorv32_core/decoded_rs1_c_0_s0
17.530
17.901
picorv32_core/decoded_rs1_0_s4
18.280
=====
SETUP
24.119
18.213
42.332
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_4_s3
10.851
11.406
picorv32_core/mem_rdata_latched_4_s1
12.046
12.563
picorv32_core/n4390_s3
13.277
13.730
picorv32_core/n4346_s4
14.808
15.363
picorv32_core/n4346_s1
15.610
16.063
picorv32_core/decoded_rs1_c_1_s0
16.995
17.448
picorv32_core/cpuregs_cpuregs_0_0_s
18.213
=====
SETUP
24.188
18.143
42.331
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_4_s3
10.851
11.406
picorv32_core/mem_rdata_latched_4_s1
12.046
12.563
picorv32_core/n4390_s3
13.277
13.730
picorv32_core/n4347_s1
14.708
15.263
picorv32_core/n4347_s0
16.189
16.642
picorv32_core/decoded_rs1_0_s0
18.143
=====
SETUP
24.195
18.136
42.331
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_1_s2
10.699
11.070
picorv32_core/mem_rdata_latched_1_s6
11.479
11.850
picorv32_core/n974_s11
12.556
12.927
picorv32_core/n4345_s1
13.926
14.481
picorv32_core/n4345_s0
15.489
15.860
picorv32_core/decoded_rs1_c_2_s0
17.090
17.607
picorv32_core/decoded_rs1_2_s4
18.136
=====
SETUP
24.278
18.053
42.331
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_1_s2
10.699
11.070
picorv32_core/n4054_s3
11.079
11.596
picorv32_core/n8814_s3
12.425
12.980
picorv32_core/n8124_s21
13.667
14.120
picorv32_core/n8134_s13
16.574
17.091
picorv32_core/n8134_s12
17.504
18.053
picorv32_core/reg_op1_26_s0
18.053
=====
SETUP
24.283
18.048
42.331
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_rdata_latched_12_s4
8.942
9.395
picorv32_core/n612_s3
10.357
10.728
picorv32_core/n612_s1
11.690
12.207
picorv32_core/n4348_s4
13.149
13.698
picorv32_core/n4348_s7
13.872
14.427
picorv32_core/n4348_s0
15.230
15.747
picorv32_core/decoded_rs2_c_4_s0
16.403
16.774
picorv32_core/decoded_rs2_4_s4
18.048
=====
SETUP
24.354
17.977
42.331
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_4_s3
10.851
11.406
picorv32_core/mem_rdata_latched_4_s1
12.046
12.563
picorv32_core/n4390_s3
13.277
13.730
picorv32_core/n4346_s4
14.808
15.363
picorv32_core/n4346_s1
15.610
16.063
picorv32_core/decoded_rs1_c_1_s0
16.995
17.448
picorv32_core/decoded_rs1_1_s4
17.977
=====
SETUP
24.365
17.966
42.331
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_1_s2
10.699
11.070
picorv32_core/n4054_s3
11.079
11.596
picorv32_core/n8814_s3
12.425
12.980
picorv32_core/n8124_s21
13.667
14.120
picorv32_core/n8124_s15
16.331
16.848
picorv32_core/n8124_s12
17.504
17.966
picorv32_core/reg_op1_31_s0
17.966
=====
SETUP
24.366
17.965
42.332
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_10_s2
10.688
11.059
picorv32_core/n959_s11
12.099
12.552
picorv32_core/n4349_s4
13.620
14.169
picorv32_core/n4349_s6
14.170
14.541
picorv32_core/n4351_s0
15.392
15.947
picorv32_core/decoded_rs2_c_1_s0
16.364
16.735
picorv32_core/cpuregs_cpuregs_0_0_s0
17.965
=====
SETUP
24.473
17.858
42.331
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_4_s3
10.851
11.406
picorv32_core/mem_rdata_latched_4_s1
12.046
12.563
picorv32_core/n4390_s3
13.277
13.730
picorv32_core/n4343_s1
14.828
15.383
picorv32_core/n4343_s0
15.796
16.313
picorv32_core/decoded_rs1_4_s0
17.858
=====
SETUP
24.559
17.773
42.331
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_10_s2
10.688
11.059
picorv32_core/n959_s11
12.099
12.552
picorv32_core/n4349_s4
13.620
14.169
picorv32_core/n4349_s6
14.170
14.541
picorv32_core/n4349_s0
15.234
15.751
picorv32_core/decoded_rs2_c_3_s0
16.872
17.243
picorv32_core/decoded_rs2_3_s4
17.773
=====
SETUP
24.590
17.742
42.332
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_10_s2
10.688
11.059
picorv32_core/n959_s11
12.099
12.552
picorv32_core/n4349_s4
13.620
14.169
picorv32_core/n4349_s6
14.170
14.541
picorv32_core/n4350_s0
15.392
15.962
picorv32_core/decoded_rs2_c_2_s0
16.135
16.588
picorv32_core/cpuregs_cpuregs_0_0_s0
17.742
=====
SETUP
24.705
17.627
42.332
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_rdata_latched_12_s4
8.942
9.395
picorv32_core/n612_s3
10.357
10.728
picorv32_core/n612_s1
11.690
12.207
picorv32_core/n4348_s4
13.149
13.698
picorv32_core/n4348_s7
13.872
14.427
picorv32_core/n4352_s0
15.230
15.747
picorv32_core/decoded_rs2_c_0_s0
16.514
16.967
picorv32_core/cpuregs_cpuregs_0_0_s0
17.627
=====
SETUP
24.751
17.580
42.331
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_4_s3
10.851
11.406
picorv32_core/mem_rdata_latched_4_s1
12.046
12.563
picorv32_core/n4384_s3
13.286
13.657
picorv32_core/n951_s8
14.172
14.689
picorv32_core/n951_s3
14.962
15.479
picorv32_core/n969_s3
16.547
17.117
picorv32_core/n969_s0
17.118
17.580
picorv32_core/mem_rdata_q_13_s0
17.580
=====
SETUP
24.795
17.536
42.332
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_4_s3
10.851
11.406
picorv32_core/mem_rdata_latched_4_s1
12.046
12.563
picorv32_core/n4384_s3
13.286
13.657
picorv32_core/n4344_s2
14.355
14.910
picorv32_core/n4344_s0
15.161
15.678
picorv32_core/decoded_rs1_c_3_s0
16.471
16.924
picorv32_core/cpuregs_cpuregs_0_0_s
17.536
=====
SETUP
24.798
17.533
42.331
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_4_s3
10.851
11.406
picorv32_core/mem_rdata_latched_4_s1
12.046
12.563
picorv32_core/n4390_s3
13.277
13.730
picorv32_core/n4346_s4
14.808
15.363
picorv32_core/n4346_s1
15.610
16.063
picorv32_core/n4346_s0
17.071
17.533
picorv32_core/decoded_rs1_1_s0
17.533
=====
SETUP
24.812
17.520
42.331
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_10_s2
10.688
11.059
picorv32_core/n959_s11
12.099
12.552
picorv32_core/n4349_s4
13.620
14.169
picorv32_core/n4349_s6
14.170
14.541
picorv32_core/n4350_s0
15.392
15.947
picorv32_core/decoded_rs2_2_s0
17.520
=====
SETUP
24.838
17.494
42.331
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_1_s2
10.699
11.070
picorv32_core/n4054_s3
11.079
11.596
picorv32_core/n8814_s3
12.425
12.980
picorv32_core/n8124_s21
13.667
14.120
picorv32_core/n8166_s13
15.897
16.268
picorv32_core/n8166_s12
16.924
17.494
picorv32_core/reg_op1_10_s0
17.494
=====
SETUP
24.859
17.473
42.331
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_xfer_s0
8.704
9.075
picorv32_core/mem_rdata_latched_1_s2
10.699
11.070
picorv32_core/n4054_s3
11.079
11.596
picorv32_core/n8814_s3
12.425
12.980
picorv32_core/n8124_s21
13.667
14.120
picorv32_core/n8164_s13
15.897
16.268
picorv32_core/n8164_s12
16.924
17.473
picorv32_core/reg_op1_11_s0
17.473
=====
SETUP
24.869
17.463
42.332
clk_ibuf
0.000
2.088
picorv32_core/latched_store_s1
5.329
5.561
picorv32_core/mem_la_firstword_s2
7.099
7.616
picorv32_core/mem_rdata_latched_12_s4
8.942
9.395
picorv32_core/n612_s3
10.357
10.728
picorv32_core/n612_s1
11.690
12.207
picorv32_core/n4348_s4
13.149
13.698
picorv32_core/n4348_s7
13.872
14.427
picorv32_core/n4348_s0
15.230
15.747
picorv32_core/decoded_rs2_c_4_s0
16.403
16.774
picorv32_core/cpuregs_cpuregs_0_0_s0
17.463
=====
HOLD
0.324
3.918
3.594
clk_ibuf
0.000
1.392
picorv32_core/prefetched_high_word_s0
3.583
3.785
picorv32_core/clear_prefetched_high_word_q_s0
3.918
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/pcpi_div/running_s5
3.583
3.785
picorv32_core/pcpi_div/start_s2
3.787
4.019
picorv32_core/pcpi_div/running_s5
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/pcpi_mul/mul_counter_2_s1
3.583
3.785
picorv32_core/pcpi_mul/n662_s6
3.787
4.019
picorv32_core/pcpi_mul/mul_counter_2_s1
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/reg_sh_1_s6
3.583
3.785
picorv32_core/n7570_s3
3.787
4.019
picorv32_core/reg_sh_1_s6
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/reg_sh_3_s1
3.583
3.785
picorv32_core/n8287_s5
3.787
4.019
picorv32_core/reg_sh_3_s1
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/count_instr_2_s0
3.583
3.785
picorv32_core/n6586_s
3.787
4.019
picorv32_core/count_instr_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/count_instr_6_s0
3.583
3.785
picorv32_core/n6582_s
3.787
4.019
picorv32_core/count_instr_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/count_instr_8_s0
3.583
3.785
picorv32_core/n6580_s
3.787
4.019
picorv32_core/count_instr_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/count_instr_12_s0
3.583
3.785
picorv32_core/n6576_s
3.787
4.019
picorv32_core/count_instr_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/count_instr_14_s0
3.583
3.785
picorv32_core/n6574_s
3.787
4.019
picorv32_core/count_instr_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/count_instr_18_s0
3.583
3.785
picorv32_core/n6570_s
3.787
4.019
picorv32_core/count_instr_18_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/count_instr_20_s0
3.583
3.785
picorv32_core/n6568_s
3.787
4.019
picorv32_core/count_instr_20_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/count_instr_24_s0
3.583
3.785
picorv32_core/n6564_s
3.787
4.019
picorv32_core/count_instr_24_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/count_instr_26_s0
3.583
3.785
picorv32_core/n6562_s
3.787
4.019
picorv32_core/count_instr_26_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/count_instr_30_s0
3.583
3.785
picorv32_core/n6558_s
3.787
4.019
picorv32_core/count_instr_30_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/count_instr_32_s0
3.583
3.785
picorv32_core/n6556_s
3.787
4.019
picorv32_core/count_instr_32_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/count_instr_36_s0
3.583
3.785
picorv32_core/n6552_s
3.787
4.019
picorv32_core/count_instr_36_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/count_instr_38_s0
3.583
3.785
picorv32_core/n6550_s
3.787
4.019
picorv32_core/count_instr_38_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/count_instr_42_s0
3.583
3.785
picorv32_core/n6546_s
3.787
4.019
picorv32_core/count_instr_42_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/count_instr_44_s0
3.583
3.785
picorv32_core/n6544_s
3.787
4.019
picorv32_core/count_instr_44_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/count_instr_48_s0
3.583
3.785
picorv32_core/n6540_s
3.787
4.019
picorv32_core/count_instr_48_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/count_instr_50_s0
3.583
3.785
picorv32_core/n6538_s
3.787
4.019
picorv32_core/count_instr_50_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/count_instr_54_s0
3.583
3.785
picorv32_core/n6534_s
3.787
4.019
picorv32_core/count_instr_54_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/count_instr_56_s0
3.583
3.785
picorv32_core/n6532_s
3.787
4.019
picorv32_core/count_instr_56_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
picorv32_core/count_instr_60_s0
3.583
3.785
picorv32_core/n6528_s
3.787
4.019
picorv32_core/count_instr_60_s0
4.019
