// Seed: 351061115
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri1 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input supply1 id_5,
    output wire id_6,
    output wire id_7,
    output tri id_8,
    input tri id_9,
    input tri0 id_10,
    output tri id_11,
    input supply1 id_12
);
  assign id_11 = id_9;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    output tri0 id_3,
    input wand id_4,
    input wor id_5,
    output supply1 id_6,
    input supply0 id_7
);
  id_9(
      .id_0(1), .id_1(1'b0)
  );
  not (id_3, id_4);
  module_0(
      id_0, id_1, id_1, id_0, id_3, id_5, id_6, id_6, id_3, id_2, id_4, id_3, id_5
  );
endmodule
