

================================================================
== Synthesis Summary Report of 'blockmatmul'
================================================================
+ General Information: 
    * Date:           Wed Apr 12 06:50:51 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        LabB
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+-----------+-----------+-----+
    |                       Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |          |           |           |     |
    |                       & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |    DSP   |     FF    |    LUT    | URAM|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+-----------+-----------+-----+
    |+ blockmatmul                                        |     -|  0.39|    18706|  1.871e+05|         -|    18707|     -|        no|  4 (1%)|  48 (21%)|  5020 (4%)|  2805 (5%)|    -|
    | + blockmatmul_Pipeline_1                            |     -|  2.38|      258|  2.580e+03|         -|      258|     -|        no|       -|         -|   11 (~0%)|   52 (~0%)|    -|
    |  o Loop 1                                           |     -|  7.30|      256|  2.560e+03|         1|        1|   256|       yes|       -|         -|          -|          -|    -|
    | + blockmatmul_Pipeline_loadA                        |     -|  0.57|      520|  5.200e+03|         -|      520|     -|        no|       -|         -|  511 (~0%)|  382 (~0%)|    -|
    |  o loadA                                            |    II|  7.30|      518|  5.180e+03|         9|        8|    64|       yes|       -|         -|          -|          -|    -|
    | + blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2  |     -|  0.79|      259|  2.590e+03|         -|      259|     -|        no|       -|         -|   40 (~0%)|  160 (~0%)|    -|
    |  o writeoutput_VITIS_LOOP_34_2                      |     -|  7.30|      257|  2.570e+03|         3|        1|   256|       yes|       -|         -|          -|          -|    -|
    | o partialsum                                        |     -|  7.30|    17664|  1.766e+05|       276|        -|    64|        no|       -|         -|          -|          -|    -|
    |  + blockmatmul_Pipeline_ps_i                        |     -|  0.39|      273|  2.730e+03|         -|      273|     -|        no|       -|  48 (21%)|  3921 (3%)|  1962 (3%)|    -|
    |   o ps_i                                            |    II|  7.30|      271|  2.710e+03|        32|       16|    16|       yes|       -|         -|          -|          -|    -|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+-----------+------------+
| Interface | Data Width |
+-----------+------------+
| Arows     | 512        |
| Bcols     | 512        |
+-----------+------------+

* AP_MEMORY
+--------------------+----------+
| Interface          | Bitwidth |
+--------------------+----------+
| ABpartial_address0 | 8        |
| ABpartial_d0       | 32       |
+--------------------+----------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| it        | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+----------------------+
| Argument  | Direction | Datatype             |
+-----------+-----------+----------------------+
| Arows     | in        | stream<blockvec, 0>& |
| Bcols     | in        | stream<blockvec, 0>& |
| ABpartial | out       | &                    |
| it        | in        | int                  |
+-----------+-----------+----------------------+

* SW-to-HW Mapping
+-----------+--------------------+-----------+----------+
| Argument  | HW Interface       | HW Type   | HW Usage |
+-----------+--------------------+-----------+----------+
| Arows     | Arows              | interface |          |
| Bcols     | Bcols              | interface |          |
| ABpartial | ABpartial_address0 | port      | offset   |
| ABpartial | ABpartial_ce0      | port      |          |
| ABpartial | ABpartial_we0      | port      |          |
| ABpartial | ABpartial_d0       | port      |          |
| it        | it                 | port      |          |
+-----------+--------------------+-----------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                                | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-----------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + blockmatmul                                       | 48  |        |             |     |        |         |
|   add_ln23_fu_215_p2                                | -   |        | add_ln23    | add | fabric | 0       |
|  + blockmatmul_Pipeline_1                           | 0   |        |             |     |        |         |
|    empty_15_fu_56_p2                                | -   |        | empty_15    | add | fabric | 0       |
|  + blockmatmul_Pipeline_loadA                       | 0   |        |             |     |        |         |
|    add_ln14_fu_539_p2                               | -   |        | add_ln14    | add | fabric | 0       |
|    add_ln18_fu_486_p2                               | -   |        | add_ln18    | add | fabric | 0       |
|    add_ln18_1_fu_528_p2                             | -   |        | add_ln18_1  | add | fabric | 0       |
|    add_ln18_2_fu_556_p2                             | -   |        | add_ln18_2  | add | fabric | 0       |
|  + blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2 | 0   |        |             |     |        |         |
|    add_ln33_1_fu_111_p2                             | -   |        | add_ln33_1  | add | fabric | 0       |
|    add_ln33_fu_123_p2                               | -   |        | add_ln33    | add | fabric | 0       |
|    add_ln35_fu_167_p2                               | -   |        | add_ln35    | add | fabric | 0       |
|    add_ln34_fu_173_p2                               | -   |        | add_ln34    | add | fabric | 0       |
|  + blockmatmul_Pipeline_ps_i                        | 48  |        |             |     |        |         |
|    add_ln26_fu_391_p2                               | -   |        | add_ln26    | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U4                            | 3   |        | mul_ln28    | mul | auto   | 1       |
|    add_ln28_fu_527_p2                               | -   |        | add_ln28    | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U5                            | 3   |        | mul_ln28_1  | mul | auto   | 1       |
|    add_ln28_1_fu_556_p2                             | -   |        | add_ln28_1  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U6                            | 3   |        | mul_ln28_2  | mul | auto   | 1       |
|    add_ln28_2_fu_565_p2                             | -   |        | add_ln28_2  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U7                            | 3   |        | mul_ln28_3  | mul | auto   | 1       |
|    add_ln28_3_fu_574_p2                             | -   |        | add_ln28_3  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U8                            | 3   |        | mul_ln28_4  | mul | auto   | 1       |
|    add_ln28_4_fu_582_p2                             | -   |        | add_ln28_4  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U9                            | 3   |        | mul_ln28_5  | mul | auto   | 1       |
|    add_ln28_5_fu_590_p2                             | -   |        | add_ln28_5  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U10                           | 3   |        | mul_ln28_6  | mul | auto   | 1       |
|    add_ln28_6_fu_598_p2                             | -   |        | add_ln28_6  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U11                           | 3   |        | mul_ln28_7  | mul | auto   | 1       |
|    add_ln28_7_fu_607_p2                             | -   |        | add_ln28_7  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U12                           | 3   |        | mul_ln28_8  | mul | auto   | 1       |
|    add_ln28_8_fu_616_p2                             | -   |        | add_ln28_8  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U13                           | 3   |        | mul_ln28_9  | mul | auto   | 1       |
|    add_ln28_9_fu_626_p2                             | -   |        | add_ln28_9  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U14                           | 3   |        | mul_ln28_10 | mul | auto   | 1       |
|    add_ln28_10_fu_635_p2                            | -   |        | add_ln28_10 | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U15                           | 3   |        | mul_ln28_11 | mul | auto   | 1       |
|    add_ln28_11_fu_645_p2                            | -   |        | add_ln28_11 | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U16                           | 3   |        | mul_ln28_12 | mul | auto   | 1       |
|    add_ln28_12_fu_702_p2                            | -   |        | add_ln28_12 | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U17                           | 3   |        | mul_ln28_13 | mul | auto   | 1       |
|    add_ln28_13_fu_707_p2                            | -   |        | add_ln28_13 | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U18                           | 3   |        | mul_ln28_14 | mul | auto   | 1       |
|    add_ln28_14_fu_712_p2                            | -   |        | add_ln28_14 | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U19                           | 3   |        | mul_ln28_15 | mul | auto   | 1       |
|    add_ln28_15_fu_717_p2                            | -   |        | add_ln28_15 | add | fabric | 0       |
+-----------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------+------+------+--------+----------+---------+------+---------+
| Name          | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+---------------+------+------+--------+----------+---------+------+---------+
| + blockmatmul | 4    | 0    |        |          |         |      |         |
|   AB_U        | 2    | -    |        | AB       | ram_t2p | auto | 1       |
|   A_U         | 2    | -    |        | A        | ram_t2p | auto | 1       |
+---------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

