#ifndef __MrcMcRegisterTgl2xxx_h__
#define __MrcMcRegisterTgl2xxx_h__
/** @file
  This file was automatically generated. Modify at your own risk.
  Note that no error checking is done in these functions so ensure that the correct values are passed.

@copyright
  Copyright (c) 2010 - 2019 Intel Corporation. All rights reserved
  This software and associated documentation (if any) is furnished
  under a license and may only be used or copied in accordance
  with the terms of the license. Except as permitted by the
  license, no part of this software or documentation may be
  reproduced, stored in a retrieval system, or transmitted in any
  form or by any means without the express written consent of
  Intel Corporation.
  This file contains an 'Intel Peripheral Driver' and is uniquely
  identified as "Intel Reference Module" and is licensed for Intel
  CPUs and chipsets under the terms of your license agreement with
  Intel or your vendor. This file may be modified by the user, subject
  to additional terms of the license agreement.

@par Specification Reference:
**/

#pragma pack(push, 1)


#define DATA8CH0_CR_DDRDATADQRANK0LANE0_P0_REG                         (0x00002000)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK0LANE1_P0_REG                         (0x00002004)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK0LANE2_P0_REG                         (0x00002008)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK0LANE3_P0_REG                         (0x0000200C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK0LANE4_P0_REG                         (0x00002010)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK0LANE5_P0_REG                         (0x00002014)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK0LANE6_P0_REG                         (0x00002018)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK0LANE7_P0_REG                         (0x0000201C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK0LANE8_P0_REG                         (0x00002020)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK1LANE0_P0_REG                         (0x00002024)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK1LANE1_P0_REG                         (0x00002028)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK1LANE2_P0_REG                         (0x0000202C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK1LANE3_P0_REG                         (0x00002030)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK1LANE4_P0_REG                         (0x00002034)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK1LANE5_P0_REG                         (0x00002038)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK1LANE6_P0_REG                         (0x0000203C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK1LANE7_P0_REG                         (0x00002040)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK1LANE8_P0_REG                         (0x00002044)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK2LANE0_P0_REG                         (0x00002048)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK2LANE1_P0_REG                         (0x0000204C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK2LANE2_P0_REG                         (0x00002050)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK2LANE3_P0_REG                         (0x00002054)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK2LANE4_P0_REG                         (0x00002058)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK2LANE5_P0_REG                         (0x0000205C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK2LANE6_P0_REG                         (0x00002060)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK2LANE7_P0_REG                         (0x00002064)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK2LANE8_P0_REG                         (0x00002068)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK3LANE0_P0_REG                         (0x0000206C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK3LANE1_P0_REG                         (0x00002070)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK3LANE2_P0_REG                         (0x00002074)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK3LANE3_P0_REG                         (0x00002078)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK3LANE4_P0_REG                         (0x0000207C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK3LANE5_P0_REG                         (0x00002080)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK3LANE6_P0_REG                         (0x00002084)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK3LANE7_P0_REG                         (0x00002088)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQRANK3LANE8_P0_REG                         (0x0000208C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH0_CR_DDRDATADQSRANK0_P0_REG                             (0x0000209C)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATA8CH0_CR_DDRDATADQSRANK1_P0_REG                             (0x000020A0)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATA8CH0_CR_DDRDATADQSRANK2_P0_REG                             (0x000020A4)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATA8CH0_CR_DDRDATADQSRANK3_P0_REG                             (0x000020A8)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATA8CH0_CR_RXCONTROL0RANK0_P0_REG                             (0x000020AC)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATA8CH0_CR_RXCONTROL0RANK1_P0_REG                             (0x000020B0)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATA8CH0_CR_RXCONTROL0RANK2_P0_REG                             (0x000020B4)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATA8CH0_CR_RXCONTROL0RANK3_P0_REG                             (0x000020B8)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATA8CH0_CR_TXCONTROL0RANK0_P0_REG                             (0x000020BC)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATA8CH0_CR_TXCONTROL0RANK1_P0_REG                             (0x000020C0)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATA8CH0_CR_TXCONTROL0RANK2_P0_REG                             (0x000020C4)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATA8CH0_CR_TXCONTROL0RANK3_P0_REG                             (0x000020C8)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATA8CH0_CR_RCOMPDATA0_P0_REG                                  (0x000020CC)
//Duplicate of DATA0CH0_CR_RCOMPDATA0_P0_REG

#define DATA8CH0_CR_RCOMPDATA1_P0_REG                                  (0x000020D0)
//Duplicate of DATA0CH0_CR_RCOMPDATA1_P0_REG

#define DATA8CH0_CR_DATACOMPVTT_P0_REG                                 (0x000020D4)
//Duplicate of DATA0CH0_CR_DATACOMPVTT_P0_REG

#define DATA8CH0_CR_DATATRAINFEEDBACK_P0_REG                           (0x000020DC)
//Duplicate of DATA0CH0_CR_DATATRAINFEEDBACK_P0_REG

#define DATA8CH0_CR_DDRCRDATAOFFSETCOMP_P0_REG                         (0x000020E0)
//Duplicate of DATA0CH0_CR_DDRCRDATAOFFSETCOMP_P0_REG

#define DATA8CH0_CR_DDRCRDATAOFFSETTRAIN_P0_REG                        (0x000020E4)
//Duplicate of DATA0CH0_CR_DDRCRDATAOFFSETTRAIN_P0_REG

#define DATA8CH0_CR_DDRCRDATACONTROL0_P0_REG                           (0x000020E8)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL0_P0_REG

#define DATA8CH0_CR_DDRCRDATACONTROL1_P0_REG                           (0x000020EC)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL1_P0_REG

#define DATA8CH0_CR_DDRCRDATACONTROL2_P0_REG                           (0x000020F0)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL2_P0_REG

#define DATA8CH0_CR_DDRCRDATACONTROL3_P0_REG                           (0x000020F4)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL3_P0_REG

#define DATA8CH0_CR_DDRCRDATACONTROL4_P0_REG                           (0x000020F8)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL4_P0_REG

#define DATA8CH0_CR_DDRCRDATACONTROL5_P0_REG                           (0x000020FC)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL5_P0_REG

#define DATA8CH0_CR_DDRCRDATACONTROL6_P0_REG                           (0x00002100)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL6_P0_REG

#define DATA8CH0_CR_DDRCRCMDBUSTRAIN_P0_REG                            (0x00002104)
//Duplicate of DATA0CH0_CR_DDRCRCMDBUSTRAIN_P0_REG

#define DATA8CH0_CR_DCCFSMCONTROL_P0_REG                               (0x00002108)
//Duplicate of DATA0CH0_CR_DCCFSMCONTROL_P0_REG

#define DATA8CH0_CR_DCCCALCCONTROL_P0_REG                              (0x0000210C)
//Duplicate of DATA0CH0_CR_DCCCALCCONTROL_P0_REG

#define DATA8CH0_CR_DCCFSMSTATUS_P0_REG                                (0x00002110)
//Duplicate of DATA0CH0_CR_DCCFSMSTATUS_P0_REG

#define DATA8CH0_CR_DCCLANESTATUS0_P0_REG                              (0x00002114)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS0_P0_REG

#define DATA8CH0_CR_DCCLANESTATUS1_P0_REG                              (0x00002118)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS1_P0_REG

#define DATA8CH0_CR_DCCLANESTATUS2_P0_REG                              (0x0000211C)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS2_P0_REG

#define DATA8CH0_CR_DCCLANESTATUS3_P0_REG                              (0x00002120)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS3_P0_REG

#define DATA8CH0_CR_DCCPILUT0_P0_REG                                   (0x00002124)
//Duplicate of DATA0CH0_CR_DCCPILUT0_P0_REG

#define DATA8CH0_CR_DCCPILUT1_P0_REG                                   (0x00002128)
//Duplicate of DATA0CH0_CR_DCCPILUT1_P0_REG

#define DATA8CH0_CR_DCCPILUT2_P0_REG                                   (0x0000212C)
//Duplicate of DATA0CH0_CR_DCCPILUT2_P0_REG

#define DATA8CH0_CR_DCCPILUT3_P0_REG                                   (0x00002130)
//Duplicate of DATA0CH0_CR_DCCPILUT3_P0_REG

#define DATA8CH0_CR_DDRCRDATATCOCONTROL0_P0_REG                        (0x00002134)
//Duplicate of DATA0CH0_CR_DDRCRDATATCOCONTROL0_P0_REG

#define DATA8CH0_CR_DDRCRDATATCOCONTROL1_P0_REG                        (0x00002138)
//Duplicate of DATA0CH0_CR_DDRCRDATATCOCONTROL1_P0_REG

#define DATA8CH0_CR_DCCPILUT4_P0_REG                                   (0x0000213C)
//Duplicate of DATA0CH0_CR_DCCPILUT4_P0_REG

#define DATA8CH0_CR_DCCLANETARGET_P0_REG                               (0x00002140)
//Duplicate of DATA0CH0_CR_DCCLANETARGET_P0_REG

#define DATA8CH0_CR_DDRCRWRRETRAINSWIZZLECONTROL_P0_REG                (0x00002144)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINSWIZZLECONTROL_P0_REG

#define DATA8CH0_CR_DDRCRWRRETRAINRANK3_P0_REG                         (0x00002148)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATA8CH0_CR_DDRCRWRRETRAINRANK2_P0_REG                         (0x0000214C)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATA8CH0_CR_DDRCRWRRETRAINRANK1_P0_REG                         (0x00002150)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATA8CH0_CR_DDRCRWRRETRAINRANK0_P0_REG                         (0x00002154)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATA8CH0_CR_DDRCRWRRETRAINCONTROLSTATUS_P0_REG                 (0x00002158)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINCONTROLSTATUS_P0_REG

#define DATA8CH0_CR_DDRCRMARGINMODECONTROL0_P0_REG                     (0x0000215C)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODECONTROL0_P0_REG

#define DATA8CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG                    (0x00002160)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define DATA8CH0_CR_DDRCRMARGINMODEDEBUGLSB0_P0_REG                    (0x00002164)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK0LANE0_P0_REG                         (0x00002200)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK0LANE1_P0_REG                         (0x00002204)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK0LANE2_P0_REG                         (0x00002208)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK0LANE3_P0_REG                         (0x0000220C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK0LANE4_P0_REG                         (0x00002210)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK0LANE5_P0_REG                         (0x00002214)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK0LANE6_P0_REG                         (0x00002218)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK0LANE7_P0_REG                         (0x0000221C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK0LANE8_P0_REG                         (0x00002220)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK1LANE0_P0_REG                         (0x00002224)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK1LANE1_P0_REG                         (0x00002228)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK1LANE2_P0_REG                         (0x0000222C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK1LANE3_P0_REG                         (0x00002230)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK1LANE4_P0_REG                         (0x00002234)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK1LANE5_P0_REG                         (0x00002238)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK1LANE6_P0_REG                         (0x0000223C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK1LANE7_P0_REG                         (0x00002240)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK1LANE8_P0_REG                         (0x00002244)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK2LANE0_P0_REG                         (0x00002248)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK2LANE1_P0_REG                         (0x0000224C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK2LANE2_P0_REG                         (0x00002250)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK2LANE3_P0_REG                         (0x00002254)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK2LANE4_P0_REG                         (0x00002258)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK2LANE5_P0_REG                         (0x0000225C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK2LANE6_P0_REG                         (0x00002260)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK2LANE7_P0_REG                         (0x00002264)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK2LANE8_P0_REG                         (0x00002268)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK3LANE0_P0_REG                         (0x0000226C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK3LANE1_P0_REG                         (0x00002270)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK3LANE2_P0_REG                         (0x00002274)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK3LANE3_P0_REG                         (0x00002278)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK3LANE4_P0_REG                         (0x0000227C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK3LANE5_P0_REG                         (0x00002280)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK3LANE6_P0_REG                         (0x00002284)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK3LANE7_P0_REG                         (0x00002288)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQRANK3LANE8_P0_REG                         (0x0000228C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA8CH1_CR_DDRDATADQSRANK0_P0_REG                             (0x0000229C)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATA8CH1_CR_DDRDATADQSRANK1_P0_REG                             (0x000022A0)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATA8CH1_CR_DDRDATADQSRANK2_P0_REG                             (0x000022A4)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATA8CH1_CR_DDRDATADQSRANK3_P0_REG                             (0x000022A8)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATA8CH1_CR_RXCONTROL0RANK0_P0_REG                             (0x000022AC)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATA8CH1_CR_RXCONTROL0RANK1_P0_REG                             (0x000022B0)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATA8CH1_CR_RXCONTROL0RANK2_P0_REG                             (0x000022B4)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATA8CH1_CR_RXCONTROL0RANK3_P0_REG                             (0x000022B8)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATA8CH1_CR_TXCONTROL0RANK0_P0_REG                             (0x000022BC)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATA8CH1_CR_TXCONTROL0RANK1_P0_REG                             (0x000022C0)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATA8CH1_CR_TXCONTROL0RANK2_P0_REG                             (0x000022C4)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATA8CH1_CR_TXCONTROL0RANK3_P0_REG                             (0x000022C8)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATA8CH1_CR_RCOMPDATA0_P0_REG                                  (0x000022CC)
//Duplicate of DATA0CH0_CR_RCOMPDATA0_P0_REG

#define DATA8CH1_CR_RCOMPDATA1_P0_REG                                  (0x000022D0)
//Duplicate of DATA0CH0_CR_RCOMPDATA1_P0_REG

#define DATA8CH1_CR_DATACOMPVTT_P0_REG                                 (0x000022D4)
//Duplicate of DATA0CH0_CR_DATACOMPVTT_P0_REG

#define DATA8CH1_CR_DATATRAINFEEDBACK_P0_REG                           (0x000022DC)
//Duplicate of DATA0CH0_CR_DATATRAINFEEDBACK_P0_REG

#define DATA8CH1_CR_DDRCRDATAOFFSETCOMP_P0_REG                         (0x000022E0)
//Duplicate of DATA0CH0_CR_DDRCRDATAOFFSETCOMP_P0_REG

#define DATA8CH1_CR_DDRCRDATAOFFSETTRAIN_P0_REG                        (0x000022E4)
//Duplicate of DATA0CH0_CR_DDRCRDATAOFFSETTRAIN_P0_REG

#define DATA8CH1_CR_DDRCRDATACONTROL0_P0_REG                           (0x000022E8)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL0_P0_REG

#define DATA8CH1_CR_DDRCRDATACONTROL1_P0_REG                           (0x000022EC)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL1_P0_REG

#define DATA8CH1_CR_DDRCRDATACONTROL2_P0_REG                           (0x000022F0)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL2_P0_REG

#define DATA8CH1_CR_DDRCRDATACONTROL3_P0_REG                           (0x000022F4)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL3_P0_REG

#define DATA8CH1_CR_DDRCRDATACONTROL4_P0_REG                           (0x000022F8)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL4_P0_REG

#define DATA8CH1_CR_DDRCRDATACONTROL5_P0_REG                           (0x000022FC)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL5_P0_REG

#define DATA8CH1_CR_DDRCRDATACONTROL6_P0_REG                           (0x00002300)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL6_P0_REG

#define DATA8CH1_CR_DDRCRCMDBUSTRAIN_P0_REG                            (0x00002304)
//Duplicate of DATA0CH0_CR_DDRCRCMDBUSTRAIN_P0_REG

#define DATA8CH1_CR_DCCFSMCONTROL_P0_REG                               (0x00002308)
//Duplicate of DATA0CH0_CR_DCCFSMCONTROL_P0_REG

#define DATA8CH1_CR_DCCCALCCONTROL_P0_REG                              (0x0000230C)
//Duplicate of DATA0CH0_CR_DCCCALCCONTROL_P0_REG

#define DATA8CH1_CR_DCCFSMSTATUS_P0_REG                                (0x00002310)
//Duplicate of DATA0CH0_CR_DCCFSMSTATUS_P0_REG

#define DATA8CH1_CR_DCCLANESTATUS0_P0_REG                              (0x00002314)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS0_P0_REG

#define DATA8CH1_CR_DCCLANESTATUS1_P0_REG                              (0x00002318)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS1_P0_REG

#define DATA8CH1_CR_DCCLANESTATUS2_P0_REG                              (0x0000231C)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS2_P0_REG

#define DATA8CH1_CR_DCCLANESTATUS3_P0_REG                              (0x00002320)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS3_P0_REG

#define DATA8CH1_CR_DCCPILUT0_P0_REG                                   (0x00002324)
//Duplicate of DATA0CH0_CR_DCCPILUT0_P0_REG

#define DATA8CH1_CR_DCCPILUT1_P0_REG                                   (0x00002328)
//Duplicate of DATA0CH0_CR_DCCPILUT1_P0_REG

#define DATA8CH1_CR_DCCPILUT2_P0_REG                                   (0x0000232C)
//Duplicate of DATA0CH0_CR_DCCPILUT2_P0_REG

#define DATA8CH1_CR_DCCPILUT3_P0_REG                                   (0x00002330)
//Duplicate of DATA0CH0_CR_DCCPILUT3_P0_REG

#define DATA8CH1_CR_DDRCRDATATCOCONTROL0_P0_REG                        (0x00002334)
//Duplicate of DATA0CH0_CR_DDRCRDATATCOCONTROL0_P0_REG

#define DATA8CH1_CR_DDRCRDATATCOCONTROL1_P0_REG                        (0x00002338)
//Duplicate of DATA0CH0_CR_DDRCRDATATCOCONTROL1_P0_REG

#define DATA8CH1_CR_DCCPILUT4_P0_REG                                   (0x0000233C)
//Duplicate of DATA0CH0_CR_DCCPILUT4_P0_REG

#define DATA8CH1_CR_DCCLANETARGET_P0_REG                               (0x00002340)
//Duplicate of DATA0CH0_CR_DCCLANETARGET_P0_REG

#define DATA8CH1_CR_DDRCRWRRETRAINSWIZZLECONTROL_P0_REG                (0x00002344)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINSWIZZLECONTROL_P0_REG

#define DATA8CH1_CR_DDRCRWRRETRAINRANK3_P0_REG                         (0x00002348)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATA8CH1_CR_DDRCRWRRETRAINRANK2_P0_REG                         (0x0000234C)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATA8CH1_CR_DDRCRWRRETRAINRANK1_P0_REG                         (0x00002350)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATA8CH1_CR_DDRCRWRRETRAINRANK0_P0_REG                         (0x00002354)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATA8CH1_CR_DDRCRWRRETRAINCONTROLSTATUS_P0_REG                 (0x00002358)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINCONTROLSTATUS_P0_REG

#define DATA8CH1_CR_DDRCRMARGINMODECONTROL0_P0_REG                     (0x0000235C)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODECONTROL0_P0_REG

#define DATA8CH1_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG                    (0x00002360)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define DATA8CH1_CR_DDRCRMARGINMODEDEBUGLSB0_P0_REG                    (0x00002364)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK0LANE0_P0_REG                         (0x00002400)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK0LANE1_P0_REG                         (0x00002404)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK0LANE2_P0_REG                         (0x00002408)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK0LANE3_P0_REG                         (0x0000240C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK0LANE4_P0_REG                         (0x00002410)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK0LANE5_P0_REG                         (0x00002414)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK0LANE6_P0_REG                         (0x00002418)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK0LANE7_P0_REG                         (0x0000241C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK0LANE8_P0_REG                         (0x00002420)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK1LANE0_P0_REG                         (0x00002424)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK1LANE1_P0_REG                         (0x00002428)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK1LANE2_P0_REG                         (0x0000242C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK1LANE3_P0_REG                         (0x00002430)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK1LANE4_P0_REG                         (0x00002434)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK1LANE5_P0_REG                         (0x00002438)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK1LANE6_P0_REG                         (0x0000243C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK1LANE7_P0_REG                         (0x00002440)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK1LANE8_P0_REG                         (0x00002444)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK2LANE0_P0_REG                         (0x00002448)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK2LANE1_P0_REG                         (0x0000244C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK2LANE2_P0_REG                         (0x00002450)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK2LANE3_P0_REG                         (0x00002454)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK2LANE4_P0_REG                         (0x00002458)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK2LANE5_P0_REG                         (0x0000245C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK2LANE6_P0_REG                         (0x00002460)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK2LANE7_P0_REG                         (0x00002464)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK2LANE8_P0_REG                         (0x00002468)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK3LANE0_P0_REG                         (0x0000246C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK3LANE1_P0_REG                         (0x00002470)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK3LANE2_P0_REG                         (0x00002474)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK3LANE3_P0_REG                         (0x00002478)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK3LANE4_P0_REG                         (0x0000247C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK3LANE5_P0_REG                         (0x00002480)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK3LANE6_P0_REG                         (0x00002484)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK3LANE7_P0_REG                         (0x00002488)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQRANK3LANE8_P0_REG                         (0x0000248C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH0_CR_DDRDATADQSRANK0_P0_REG                             (0x0000249C)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATA9CH0_CR_DDRDATADQSRANK1_P0_REG                             (0x000024A0)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATA9CH0_CR_DDRDATADQSRANK2_P0_REG                             (0x000024A4)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATA9CH0_CR_DDRDATADQSRANK3_P0_REG                             (0x000024A8)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATA9CH0_CR_RXCONTROL0RANK0_P0_REG                             (0x000024AC)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATA9CH0_CR_RXCONTROL0RANK1_P0_REG                             (0x000024B0)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATA9CH0_CR_RXCONTROL0RANK2_P0_REG                             (0x000024B4)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATA9CH0_CR_RXCONTROL0RANK3_P0_REG                             (0x000024B8)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATA9CH0_CR_TXCONTROL0RANK0_P0_REG                             (0x000024BC)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATA9CH0_CR_TXCONTROL0RANK1_P0_REG                             (0x000024C0)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATA9CH0_CR_TXCONTROL0RANK2_P0_REG                             (0x000024C4)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATA9CH0_CR_TXCONTROL0RANK3_P0_REG                             (0x000024C8)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATA9CH0_CR_RCOMPDATA0_P0_REG                                  (0x000024CC)
//Duplicate of DATA0CH0_CR_RCOMPDATA0_P0_REG

#define DATA9CH0_CR_RCOMPDATA1_P0_REG                                  (0x000024D0)
//Duplicate of DATA0CH0_CR_RCOMPDATA1_P0_REG

#define DATA9CH0_CR_DATACOMPVTT_P0_REG                                 (0x000024D4)
//Duplicate of DATA0CH0_CR_DATACOMPVTT_P0_REG

#define DATA9CH0_CR_DATATRAINFEEDBACK_P0_REG                           (0x000024DC)
//Duplicate of DATA0CH0_CR_DATATRAINFEEDBACK_P0_REG

#define DATA9CH0_CR_DDRCRDATAOFFSETCOMP_P0_REG                         (0x000024E0)
//Duplicate of DATA0CH0_CR_DDRCRDATAOFFSETCOMP_P0_REG

#define DATA9CH0_CR_DDRCRDATAOFFSETTRAIN_P0_REG                        (0x000024E4)
//Duplicate of DATA0CH0_CR_DDRCRDATAOFFSETTRAIN_P0_REG

#define DATA9CH0_CR_DDRCRDATACONTROL0_P0_REG                           (0x000024E8)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL0_P0_REG

#define DATA9CH0_CR_DDRCRDATACONTROL1_P0_REG                           (0x000024EC)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL1_P0_REG

#define DATA9CH0_CR_DDRCRDATACONTROL2_P0_REG                           (0x000024F0)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL2_P0_REG

#define DATA9CH0_CR_DDRCRDATACONTROL3_P0_REG                           (0x000024F4)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL3_P0_REG

#define DATA9CH0_CR_DDRCRDATACONTROL4_P0_REG                           (0x000024F8)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL4_P0_REG

#define DATA9CH0_CR_DDRCRDATACONTROL5_P0_REG                           (0x000024FC)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL5_P0_REG

#define DATA9CH0_CR_DDRCRDATACONTROL6_P0_REG                           (0x00002500)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL6_P0_REG

#define DATA9CH0_CR_DDRCRCMDBUSTRAIN_P0_REG                            (0x00002504)
//Duplicate of DATA0CH0_CR_DDRCRCMDBUSTRAIN_P0_REG

#define DATA9CH0_CR_DCCFSMCONTROL_P0_REG                               (0x00002508)
//Duplicate of DATA0CH0_CR_DCCFSMCONTROL_P0_REG

#define DATA9CH0_CR_DCCCALCCONTROL_P0_REG                              (0x0000250C)
//Duplicate of DATA0CH0_CR_DCCCALCCONTROL_P0_REG

#define DATA9CH0_CR_DCCFSMSTATUS_P0_REG                                (0x00002510)
//Duplicate of DATA0CH0_CR_DCCFSMSTATUS_P0_REG

#define DATA9CH0_CR_DCCLANESTATUS0_P0_REG                              (0x00002514)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS0_P0_REG

#define DATA9CH0_CR_DCCLANESTATUS1_P0_REG                              (0x00002518)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS1_P0_REG

#define DATA9CH0_CR_DCCLANESTATUS2_P0_REG                              (0x0000251C)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS2_P0_REG

#define DATA9CH0_CR_DCCLANESTATUS3_P0_REG                              (0x00002520)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS3_P0_REG

#define DATA9CH0_CR_DCCPILUT0_P0_REG                                   (0x00002524)
//Duplicate of DATA0CH0_CR_DCCPILUT0_P0_REG

#define DATA9CH0_CR_DCCPILUT1_P0_REG                                   (0x00002528)
//Duplicate of DATA0CH0_CR_DCCPILUT1_P0_REG

#define DATA9CH0_CR_DCCPILUT2_P0_REG                                   (0x0000252C)
//Duplicate of DATA0CH0_CR_DCCPILUT2_P0_REG

#define DATA9CH0_CR_DCCPILUT3_P0_REG                                   (0x00002530)
//Duplicate of DATA0CH0_CR_DCCPILUT3_P0_REG

#define DATA9CH0_CR_DDRCRDATATCOCONTROL0_P0_REG                        (0x00002534)
//Duplicate of DATA0CH0_CR_DDRCRDATATCOCONTROL0_P0_REG

#define DATA9CH0_CR_DDRCRDATATCOCONTROL1_P0_REG                        (0x00002538)
//Duplicate of DATA0CH0_CR_DDRCRDATATCOCONTROL1_P0_REG

#define DATA9CH0_CR_DCCPILUT4_P0_REG                                   (0x0000253C)
//Duplicate of DATA0CH0_CR_DCCPILUT4_P0_REG

#define DATA9CH0_CR_DCCLANETARGET_P0_REG                               (0x00002540)
//Duplicate of DATA0CH0_CR_DCCLANETARGET_P0_REG

#define DATA9CH0_CR_DDRCRWRRETRAINSWIZZLECONTROL_P0_REG                (0x00002544)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINSWIZZLECONTROL_P0_REG

#define DATA9CH0_CR_DDRCRWRRETRAINRANK3_P0_REG                         (0x00002548)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATA9CH0_CR_DDRCRWRRETRAINRANK2_P0_REG                         (0x0000254C)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATA9CH0_CR_DDRCRWRRETRAINRANK1_P0_REG                         (0x00002550)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATA9CH0_CR_DDRCRWRRETRAINRANK0_P0_REG                         (0x00002554)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATA9CH0_CR_DDRCRWRRETRAINCONTROLSTATUS_P0_REG                 (0x00002558)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINCONTROLSTATUS_P0_REG

#define DATA9CH0_CR_DDRCRMARGINMODECONTROL0_P0_REG                     (0x0000255C)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODECONTROL0_P0_REG

#define DATA9CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG                    (0x00002560)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define DATA9CH0_CR_DDRCRMARGINMODEDEBUGLSB0_P0_REG                    (0x00002564)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK0LANE0_P0_REG                         (0x00002600)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK0LANE1_P0_REG                         (0x00002604)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK0LANE2_P0_REG                         (0x00002608)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK0LANE3_P0_REG                         (0x0000260C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK0LANE4_P0_REG                         (0x00002610)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK0LANE5_P0_REG                         (0x00002614)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK0LANE6_P0_REG                         (0x00002618)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK0LANE7_P0_REG                         (0x0000261C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK0LANE8_P0_REG                         (0x00002620)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK1LANE0_P0_REG                         (0x00002624)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK1LANE1_P0_REG                         (0x00002628)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK1LANE2_P0_REG                         (0x0000262C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK1LANE3_P0_REG                         (0x00002630)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK1LANE4_P0_REG                         (0x00002634)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK1LANE5_P0_REG                         (0x00002638)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK1LANE6_P0_REG                         (0x0000263C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK1LANE7_P0_REG                         (0x00002640)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK1LANE8_P0_REG                         (0x00002644)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK2LANE0_P0_REG                         (0x00002648)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK2LANE1_P0_REG                         (0x0000264C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK2LANE2_P0_REG                         (0x00002650)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK2LANE3_P0_REG                         (0x00002654)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK2LANE4_P0_REG                         (0x00002658)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK2LANE5_P0_REG                         (0x0000265C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK2LANE6_P0_REG                         (0x00002660)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK2LANE7_P0_REG                         (0x00002664)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK2LANE8_P0_REG                         (0x00002668)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK3LANE0_P0_REG                         (0x0000266C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK3LANE1_P0_REG                         (0x00002670)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK3LANE2_P0_REG                         (0x00002674)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK3LANE3_P0_REG                         (0x00002678)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK3LANE4_P0_REG                         (0x0000267C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK3LANE5_P0_REG                         (0x00002680)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK3LANE6_P0_REG                         (0x00002684)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK3LANE7_P0_REG                         (0x00002688)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQRANK3LANE8_P0_REG                         (0x0000268C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATA9CH1_CR_DDRDATADQSRANK0_P0_REG                             (0x0000269C)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATA9CH1_CR_DDRDATADQSRANK1_P0_REG                             (0x000026A0)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATA9CH1_CR_DDRDATADQSRANK2_P0_REG                             (0x000026A4)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATA9CH1_CR_DDRDATADQSRANK3_P0_REG                             (0x000026A8)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATA9CH1_CR_RXCONTROL0RANK0_P0_REG                             (0x000026AC)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATA9CH1_CR_RXCONTROL0RANK1_P0_REG                             (0x000026B0)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATA9CH1_CR_RXCONTROL0RANK2_P0_REG                             (0x000026B4)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATA9CH1_CR_RXCONTROL0RANK3_P0_REG                             (0x000026B8)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATA9CH1_CR_TXCONTROL0RANK0_P0_REG                             (0x000026BC)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATA9CH1_CR_TXCONTROL0RANK1_P0_REG                             (0x000026C0)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATA9CH1_CR_TXCONTROL0RANK2_P0_REG                             (0x000026C4)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATA9CH1_CR_TXCONTROL0RANK3_P0_REG                             (0x000026C8)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATA9CH1_CR_RCOMPDATA0_P0_REG                                  (0x000026CC)
//Duplicate of DATA0CH0_CR_RCOMPDATA0_P0_REG

#define DATA9CH1_CR_RCOMPDATA1_P0_REG                                  (0x000026D0)
//Duplicate of DATA0CH0_CR_RCOMPDATA1_P0_REG

#define DATA9CH1_CR_DATACOMPVTT_P0_REG                                 (0x000026D4)
//Duplicate of DATA0CH0_CR_DATACOMPVTT_P0_REG

#define DATA9CH1_CR_DATATRAINFEEDBACK_P0_REG                           (0x000026DC)
//Duplicate of DATA0CH0_CR_DATATRAINFEEDBACK_P0_REG

#define DATA9CH1_CR_DDRCRDATAOFFSETCOMP_P0_REG                         (0x000026E0)
//Duplicate of DATA0CH0_CR_DDRCRDATAOFFSETCOMP_P0_REG

#define DATA9CH1_CR_DDRCRDATAOFFSETTRAIN_P0_REG                        (0x000026E4)
//Duplicate of DATA0CH0_CR_DDRCRDATAOFFSETTRAIN_P0_REG

#define DATA9CH1_CR_DDRCRDATACONTROL0_P0_REG                           (0x000026E8)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL0_P0_REG

#define DATA9CH1_CR_DDRCRDATACONTROL1_P0_REG                           (0x000026EC)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL1_P0_REG

#define DATA9CH1_CR_DDRCRDATACONTROL2_P0_REG                           (0x000026F0)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL2_P0_REG

#define DATA9CH1_CR_DDRCRDATACONTROL3_P0_REG                           (0x000026F4)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL3_P0_REG

#define DATA9CH1_CR_DDRCRDATACONTROL4_P0_REG                           (0x000026F8)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL4_P0_REG

#define DATA9CH1_CR_DDRCRDATACONTROL5_P0_REG                           (0x000026FC)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL5_P0_REG

#define DATA9CH1_CR_DDRCRDATACONTROL6_P0_REG                           (0x00002700)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL6_P0_REG

#define DATA9CH1_CR_DDRCRCMDBUSTRAIN_P0_REG                            (0x00002704)
//Duplicate of DATA0CH0_CR_DDRCRCMDBUSTRAIN_P0_REG

#define DATA9CH1_CR_DCCFSMCONTROL_P0_REG                               (0x00002708)
//Duplicate of DATA0CH0_CR_DCCFSMCONTROL_P0_REG

#define DATA9CH1_CR_DCCCALCCONTROL_P0_REG                              (0x0000270C)
//Duplicate of DATA0CH0_CR_DCCCALCCONTROL_P0_REG

#define DATA9CH1_CR_DCCFSMSTATUS_P0_REG                                (0x00002710)
//Duplicate of DATA0CH0_CR_DCCFSMSTATUS_P0_REG

#define DATA9CH1_CR_DCCLANESTATUS0_P0_REG                              (0x00002714)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS0_P0_REG

#define DATA9CH1_CR_DCCLANESTATUS1_P0_REG                              (0x00002718)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS1_P0_REG

#define DATA9CH1_CR_DCCLANESTATUS2_P0_REG                              (0x0000271C)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS2_P0_REG

#define DATA9CH1_CR_DCCLANESTATUS3_P0_REG                              (0x00002720)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS3_P0_REG

#define DATA9CH1_CR_DCCPILUT0_P0_REG                                   (0x00002724)
//Duplicate of DATA0CH0_CR_DCCPILUT0_P0_REG

#define DATA9CH1_CR_DCCPILUT1_P0_REG                                   (0x00002728)
//Duplicate of DATA0CH0_CR_DCCPILUT1_P0_REG

#define DATA9CH1_CR_DCCPILUT2_P0_REG                                   (0x0000272C)
//Duplicate of DATA0CH0_CR_DCCPILUT2_P0_REG

#define DATA9CH1_CR_DCCPILUT3_P0_REG                                   (0x00002730)
//Duplicate of DATA0CH0_CR_DCCPILUT3_P0_REG

#define DATA9CH1_CR_DDRCRDATATCOCONTROL0_P0_REG                        (0x00002734)
//Duplicate of DATA0CH0_CR_DDRCRDATATCOCONTROL0_P0_REG

#define DATA9CH1_CR_DDRCRDATATCOCONTROL1_P0_REG                        (0x00002738)
//Duplicate of DATA0CH0_CR_DDRCRDATATCOCONTROL1_P0_REG

#define DATA9CH1_CR_DCCPILUT4_P0_REG                                   (0x0000273C)
//Duplicate of DATA0CH0_CR_DCCPILUT4_P0_REG

#define DATA9CH1_CR_DCCLANETARGET_P0_REG                               (0x00002740)
//Duplicate of DATA0CH0_CR_DCCLANETARGET_P0_REG

#define DATA9CH1_CR_DDRCRWRRETRAINSWIZZLECONTROL_P0_REG                (0x00002744)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINSWIZZLECONTROL_P0_REG

#define DATA9CH1_CR_DDRCRWRRETRAINRANK3_P0_REG                         (0x00002748)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATA9CH1_CR_DDRCRWRRETRAINRANK2_P0_REG                         (0x0000274C)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATA9CH1_CR_DDRCRWRRETRAINRANK1_P0_REG                         (0x00002750)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATA9CH1_CR_DDRCRWRRETRAINRANK0_P0_REG                         (0x00002754)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATA9CH1_CR_DDRCRWRRETRAINCONTROLSTATUS_P0_REG                 (0x00002758)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINCONTROLSTATUS_P0_REG

#define DATA9CH1_CR_DDRCRMARGINMODECONTROL0_P0_REG                     (0x0000275C)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODECONTROL0_P0_REG

#define DATA9CH1_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG                    (0x00002760)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define DATA9CH1_CR_DDRCRMARGINMODEDEBUGLSB0_P0_REG                    (0x00002764)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_REG                           (0x00002800)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_Target_OFF                  ( 0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_Target_WID                  ( 7)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_Target_MSK                  (0x0000007F)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_Target_MIN                  (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_Target_MAX                  (127) // 0x0000007F
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_Target_DEF                  (0x00000022)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_Target_HSH                  (0x07002800)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_HiBWDivider_OFF             ( 7)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_HiBWDivider_WID             ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_HiBWDivider_MSK             (0x00000180)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_HiBWDivider_MIN             (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_HiBWDivider_MAX             (3) // 0x00000003
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_HiBWDivider_DEF             (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_HiBWDivider_HSH             (0x020E2800)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_LoBWDivider_OFF             ( 9)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_LoBWDivider_WID             ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_LoBWDivider_MSK             (0x00000600)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_LoBWDivider_MIN             (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_LoBWDivider_MAX             (3) // 0x00000003
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_LoBWDivider_DEF             (0x00000002)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_LoBWDivider_HSH             (0x02122800)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_SampleDivider_OFF           (11)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_SampleDivider_WID           ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_SampleDivider_MSK           (0x00001800)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_SampleDivider_MIN           (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_SampleDivider_MAX           (3) // 0x00000003
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_SampleDivider_DEF           (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_SampleDivider_HSH           (0x02162800)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_Bypass_OFF                  (13)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_Bypass_WID                  ( 1)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_Bypass_MSK                  (0x00002000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_Bypass_MIN                  (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_Bypass_MAX                  (1) // 0x00000001
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_Bypass_DEF                  (0x00000001)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_Bypass_HSH                  (0x011A2800)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_OpenLoop_OFF                (14)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_OpenLoop_WID                ( 1)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_OpenLoop_MSK                (0x00004000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_OpenLoop_MIN                (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_OpenLoop_MAX                (1) // 0x00000001
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_OpenLoop_DEF                (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_OpenLoop_HSH                (0x011C2800)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_BWError_OFF                 (15)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_BWError_WID                 ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_BWError_MSK                 (0x00018000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_BWError_MIN                 (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_BWError_MAX                 (3) // 0x00000003
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_BWError_DEF                 (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_BWError_HSH                 (0x021E2800)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_PanicEn_OFF                 (17)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_PanicEn_WID                 ( 1)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_PanicEn_MSK                 (0x00020000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_PanicEn_MIN                 (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_PanicEn_MAX                 (1) // 0x00000001
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_PanicEn_DEF                 (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_PanicEn_HSH                 (0x01222800)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_EnDacPM_OFF                 (18)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_EnDacPM_WID                 ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_EnDacPM_MSK                 (0x000C0000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_EnDacPM_MIN                 (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_EnDacPM_MAX                 (3) // 0x00000003
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_EnDacPM_DEF                 (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_EnDacPM_HSH                 (0x02242800)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_Spare_OFF                   (20)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_Spare_WID                   ( 1)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_Spare_MSK                   (0x00100000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_Spare_MIN                   (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_Spare_MAX                   (1) // 0x00000001
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_Spare_DEF                   (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_Spare_HSH                   (0x01282800)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_EnRemoteSense_OFF           (21)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_EnRemoteSense_WID           ( 1)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_EnRemoteSense_MSK           (0x00200000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_EnRemoteSense_MIN           (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_EnRemoteSense_MAX           (1) // 0x00000001
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_EnRemoteSense_DEF           (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_EnRemoteSense_HSH           (0x012A2800)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_SelCode_OFF                 (22)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_SelCode_WID                 ( 1)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_SelCode_MSK                 (0x00400000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_SelCode_MIN                 (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_SelCode_MAX                 (1) // 0x00000001
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_SelCode_DEF                 (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_SelCode_HSH                 (0x012C2800)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_OutputCode_OFF              (23)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_OutputCode_WID              ( 9)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_OutputCode_MSK              (0xFF800000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_OutputCode_MIN              (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_OutputCode_MAX              (511) // 0x000001FF
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_OutputCode_DEF              (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_OutputCode_HSH              (0x092E2800)

#define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_REG                           (0x00002804)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_FFCodeWeak_OFF              ( 0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_FFCodeWeak_WID              ( 6)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_FFCodeWeak_MSK              (0x0000003F)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_FFCodeWeak_MIN              (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_FFCodeWeak_MAX              (63) // 0x0000003F
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_FFCodeWeak_DEF              (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_FFCodeWeak_HSH              (0x06002804)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_FFCodeIdle_OFF              ( 6)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_FFCodeIdle_WID              ( 6)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_FFCodeIdle_MSK              (0x00000FC0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_FFCodeIdle_MIN              (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_FFCodeIdle_MAX              (63) // 0x0000003F
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_FFCodeIdle_DEF              (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_FFCodeIdle_HSH              (0x060C2804)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_FFCodePI_OFF                (12)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_FFCodePI_WID                ( 6)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_FFCodePI_MSK                (0x0003F000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_FFCodePI_MIN                (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_FFCodePI_MAX                (63) // 0x0000003F
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_FFCodePI_DEF                (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_FFCodePI_HSH                (0x06182804)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_CodeVtp_OFF                 (18)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_CodeVtp_WID                 ( 6)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_CodeVtp_MSK                 (0x00FC0000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_CodeVtp_MIN                 (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_CodeVtp_MAX                 (63) // 0x0000003F
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_CodeVtp_DEF                 (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_CodeVtp_HSH                 (0x06242804)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_RloadDqs_OFF                (24)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_RloadDqs_WID                ( 6)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_RloadDqs_MSK                (0x3F000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_RloadDqs_MIN                (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_RloadDqs_MAX                (63) // 0x0000003F
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_RloadDqs_DEF                (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_RloadDqs_HSH                (0x06302804)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_Spare_OFF                   (30)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_Spare_WID                   ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_Spare_MSK                   (0xC0000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_Spare_MIN                   (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_Spare_MAX                   (3) // 0x00000003
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_Spare_DEF                   (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_Spare_HSH                   (0x023C2804)

#define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_REG                           (0x00002808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_PullDownSlope_OFF           ( 0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_PullDownSlope_WID           ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_PullDownSlope_MSK           (0x00000003)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_PullDownSlope_MIN           (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_PullDownSlope_MAX           (3) // 0x00000003
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_PullDownSlope_DEF           (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_PullDownSlope_HSH           (0x02002808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_FBOverlap_OFF               ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_FBOverlap_WID               ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_FBOverlap_MSK               (0x0000000C)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_FBOverlap_MIN               (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_FBOverlap_MAX               (3) // 0x00000003
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_FBOverlap_DEF               (0x00000001)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_FBOverlap_HSH               (0x02042808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Panic_OFF                   ( 4)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Panic_WID                   ( 5)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Panic_MSK                   (0x000001F0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Panic_MIN                   (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Panic_MAX                   (31) // 0x0000001F
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Panic_DEF                   (0x00000004)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Panic_HSH                   (0x05082808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_GainBoost_OFF               ( 9)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_GainBoost_WID               ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_GainBoost_MSK               (0x00000600)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_GainBoost_MIN               (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_GainBoost_MAX               (3) // 0x00000003
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_GainBoost_DEF               (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_GainBoost_HSH               (0x02122808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare1_OFF                  (11)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare1_WID                  ( 1)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare1_MSK                  (0x00000800)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare1_MIN                  (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare1_MAX                  (1) // 0x00000001
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare1_DEF                  (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare1_HSH                  (0x01162808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_DisOffset_OFF               (12)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_DisOffset_WID               ( 1)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_DisOffset_MSK               (0x00001000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_DisOffset_MIN               (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_DisOffset_MAX               (1) // 0x00000001
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_DisOffset_DEF               (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_DisOffset_HSH               (0x01182808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_NSalCMCap_OFF               (13)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_NSalCMCap_WID               ( 3)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_NSalCMCap_MSK               (0x0000E000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_NSalCMCap_MIN               (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_NSalCMCap_MAX               (7) // 0x00000007
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_NSalCMCap_DEF               (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_NSalCMCap_HSH               (0x031A2808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_CodeReset_OFF               (16)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_CodeReset_WID               ( 3)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_CodeReset_MSK               (0x00070000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_CodeReset_MIN               (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_CodeReset_MAX               (7) // 0x00000007
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_CodeReset_DEF               (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_CodeReset_HSH               (0x03202808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWDividerLP_OFF           (19)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWDividerLP_WID           ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWDividerLP_MSK           (0x00180000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWDividerLP_MIN           (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWDividerLP_MAX           (3) // 0x00000003
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWDividerLP_DEF           (0x00000001)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWDividerLP_HSH           (0x02262808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWSGatedMode_OFF          (21)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWSGatedMode_WID          ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWSGatedMode_MSK          (0x00600000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWSGatedMode_MIN          (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWSGatedMode_MAX          (3) // 0x00000003
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWSGatedMode_DEF          (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWSGatedMode_HSH          (0x022A2808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_WakeUpDelay_OFF             (23)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_WakeUpDelay_WID             ( 3)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_WakeUpDelay_MSK             (0x03800000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_WakeUpDelay_MIN             (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_WakeUpDelay_MAX             (7) // 0x00000007
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_WakeUpDelay_DEF             (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_WakeUpDelay_HSH             (0x032E2808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LocalVsxHiBypass_OFF        (26)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LocalVsxHiBypass_WID        ( 1)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LocalVsxHiBypass_MSK        (0x04000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LocalVsxHiBypass_MIN        (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LocalVsxHiBypass_MAX        (1) // 0x00000001
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LocalVsxHiBypass_DEF        (0x00000001)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LocalVsxHiBypass_HSH        (0x01342808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LockTimer_OFF               (27)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LockTimer_WID               ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LockTimer_MSK               (0x18000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LockTimer_MIN               (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LockTimer_MAX               (3) // 0x00000003
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LockTimer_DEF               (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LockTimer_HSH               (0x02362808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_AckOffset_OFF               (29)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_AckOffset_WID               ( 1)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_AckOffset_MSK               (0x20000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_AckOffset_MIN               (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_AckOffset_MAX               (1) // 0x00000001
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_AckOffset_DEF               (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_AckOffset_HSH               (0x013A2808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare3_OFF                  (30)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare3_WID                  ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare3_MSK                  (0xC0000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare3_MIN                  (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare3_MAX                  (3) // 0x00000003
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare3_DEF                  (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare3_HSH                  (0x023C2808)

#define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_A0_REG                        (0x00002808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare0_A0_OFF               ( 0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare0_A0_WID               ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare0_A0_MSK               (0x00000003)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare0_A0_MIN               (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare0_A0_MAX               (3) // 0x00000003
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare0_A0_DEF               (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare0_A0_HSH               (0x02002808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_FBOverlap_A0_OFF            ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_FBOverlap_A0_WID            ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_FBOverlap_A0_MSK            (0x0000000C)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_FBOverlap_A0_MIN            (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_FBOverlap_A0_MAX            (3) // 0x00000003
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_FBOverlap_A0_DEF            (0x00000001)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_FBOverlap_A0_HSH            (0x02042808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Panic_A0_OFF                ( 4)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Panic_A0_WID                ( 5)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Panic_A0_MSK                (0x000001F0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Panic_A0_MIN                (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Panic_A0_MAX                (31) // 0x0000001F
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Panic_A0_DEF                (0x00000004)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Panic_A0_HSH                (0x05082808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_GainBoost_A0_OFF            ( 9)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_GainBoost_A0_WID            ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_GainBoost_A0_MSK            (0x00000600)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_GainBoost_A0_MIN            (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_GainBoost_A0_MAX            (3) // 0x00000003
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_GainBoost_A0_DEF            (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_GainBoost_A0_HSH            (0x02122808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare1_A0_OFF               (11)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare1_A0_WID               ( 1)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare1_A0_MSK               (0x00000800)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare1_A0_MIN               (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare1_A0_MAX               (1) // 0x00000001
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare1_A0_DEF               (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare1_A0_HSH               (0x01162808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_DisOffset_A0_OFF            (12)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_DisOffset_A0_WID            ( 1)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_DisOffset_A0_MSK            (0x00001000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_DisOffset_A0_MIN            (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_DisOffset_A0_MAX            (1) // 0x00000001
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_DisOffset_A0_DEF            (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_DisOffset_A0_HSH            (0x01182808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_NSalCMCap_A0_OFF            (13)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_NSalCMCap_A0_WID            ( 3)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_NSalCMCap_A0_MSK            (0x0000E000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_NSalCMCap_A0_MIN            (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_NSalCMCap_A0_MAX            (7) // 0x00000007
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_NSalCMCap_A0_DEF            (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_NSalCMCap_A0_HSH            (0x031A2808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_CodeReset_A0_OFF            (16)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_CodeReset_A0_WID            ( 3)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_CodeReset_A0_MSK            (0x00070000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_CodeReset_A0_MIN            (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_CodeReset_A0_MAX            (7) // 0x00000007
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_CodeReset_A0_DEF            (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_CodeReset_A0_HSH            (0x03202808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWDividerLP_A0_OFF        (19)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWDividerLP_A0_WID        ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWDividerLP_A0_MSK        (0x00180000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWDividerLP_A0_MIN        (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWDividerLP_A0_MAX        (3) // 0x00000003
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWDividerLP_A0_DEF        (0x00000001)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWDividerLP_A0_HSH        (0x02262808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWSGatedMode_A0_OFF       (21)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWSGatedMode_A0_WID       ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWSGatedMode_A0_MSK       (0x00600000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWSGatedMode_A0_MIN       (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWSGatedMode_A0_MAX       (3) // 0x00000003
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWSGatedMode_A0_DEF       (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LoBWSGatedMode_A0_HSH       (0x022A2808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_WakeUpDelay_A0_OFF          (23)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_WakeUpDelay_A0_WID          ( 3)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_WakeUpDelay_A0_MSK          (0x03800000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_WakeUpDelay_A0_MIN          (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_WakeUpDelay_A0_MAX          (7) // 0x00000007
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_WakeUpDelay_A0_DEF          (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_WakeUpDelay_A0_HSH          (0x032E2808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LocalVsxHiBypass_A0_OFF     (26)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LocalVsxHiBypass_A0_WID     ( 1)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LocalVsxHiBypass_A0_MSK     (0x04000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LocalVsxHiBypass_A0_MIN     (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LocalVsxHiBypass_A0_MAX     (1) // 0x00000001
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LocalVsxHiBypass_A0_DEF     (0x00000001)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LocalVsxHiBypass_A0_HSH     (0x01342808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LockTimer_A0_OFF            (27)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LockTimer_A0_WID            ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LockTimer_A0_MSK            (0x18000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LockTimer_A0_MIN            (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LockTimer_A0_MAX            (3) // 0x00000003
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LockTimer_A0_DEF            (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_LockTimer_A0_HSH            (0x02362808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_AckOffset_A0_OFF            (29)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_AckOffset_A0_WID            ( 1)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_AckOffset_A0_MSK            (0x20000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_AckOffset_A0_MIN            (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_AckOffset_A0_MAX            (1) // 0x00000001
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_AckOffset_A0_DEF            (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_AckOffset_A0_HSH            (0x013A2808)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare3_A0_OFF               (30)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare3_A0_WID               ( 2)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare3_A0_MSK               (0xC0000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare3_A0_MIN               (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare3_A0_MAX               (3) // 0x00000003
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare3_A0_DEF               (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_Spare3_A0_HSH               (0x023C2808)

#define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_REG                          (0x0000280C)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_SpareCompOfst_OFF          ( 0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_SpareCompOfst_WID          ( 6)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_SpareCompOfst_MSK          (0x0000003F)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_SpareCompOfst_MIN          (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_SpareCompOfst_MAX          (63) // 0x0000003F
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_SpareCompOfst_DEF          (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_SpareCompOfst_HSH          (0x0600280C)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_TargetCompOfst_OFF         ( 6)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_TargetCompOfst_WID         ( 6)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_TargetCompOfst_MSK         (0x00000FC0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_TargetCompOfst_MIN         (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_TargetCompOfst_MAX         (63) // 0x0000003F
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_TargetCompOfst_DEF         (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_TargetCompOfst_HSH         (0x060C280C)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_PanicLoCompOfst_OFF        (12)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_PanicLoCompOfst_WID        ( 6)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_PanicLoCompOfst_MSK        (0x0003F000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_PanicLoCompOfst_MIN        (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_PanicLoCompOfst_MAX        (63) // 0x0000003F
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_PanicLoCompOfst_DEF        (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_PanicLoCompOfst_HSH        (0x0618280C)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_PanicHiCompOfst_OFF        (18)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_PanicHiCompOfst_WID        ( 6)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_PanicHiCompOfst_MSK        (0x00FC0000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_PanicHiCompOfst_MIN        (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_PanicHiCompOfst_MAX        (63) // 0x0000003F
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_PanicHiCompOfst_DEF        (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_PanicHiCompOfst_HSH        (0x0624280C)

  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_Spare_OFF                  (24)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_Spare_WID                  ( 8)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_Spare_MSK                  (0xFF000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_Spare_MIN                  (0)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_Spare_MAX                  (255) // 0x000000FF
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_Spare_DEF                  (0x00000000)
  #define DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_Spare_HSH                  (0x0830280C)

#define DDRVCCDLL1_CR_DDRCRVCCDLLCONTROL_REG                           (0x00002880)
//Duplicate of DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_REG

#define DDRVCCDLL1_CR_DDRCRVCCDLLCOMPDLL_REG                           (0x00002884)
//Duplicate of DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_REG

#define DDRVCCDLL1_CR_DDRCRVCCDLLSAMPLER_REG                           (0x00002888)
//Duplicate of DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_REG

#define DDRVCCDLL1_CR_DDRCRVCCDLLVOLTAGES_REG                          (0x0000288C)
//Duplicate of DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_REG

#define DDRVTT0_CR_DDRCRVTTGENCONTROL_REG                              (0x00002900)

  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Target_OFF                     ( 0)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Target_WID                     ( 8)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Target_MSK                     (0x000000FF)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Target_MIN                     (0)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Target_MAX                     (255) // 0x000000FF
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Target_DEF                     (0x0000004C)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Target_HSH                     (0x08002900)

  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Panic0_OFF                     ( 8)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Panic0_WID                     ( 4)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Panic0_MSK                     (0x00000F00)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Panic0_MIN                     (0)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Panic0_MAX                     (15) // 0x0000000F
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Panic0_DEF                     (0x00000005)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Panic0_HSH                     (0x04102900)

  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Panic1_OFF                     (12)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Panic1_WID                     ( 5)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Panic1_MSK                     (0x0001F000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Panic1_MIN                     (0)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Panic1_MAX                     (31) // 0x0000001F
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Panic1_DEF                     (0x00000009)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Panic1_HSH                     (0x05182900)

  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Spare1_OFF                     (17)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Spare1_WID                     ( 1)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Spare1_MSK                     (0x00020000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Spare1_MIN                     (0)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Spare1_MAX                     (1) // 0x00000001
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Spare1_DEF                     (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Spare1_HSH                     (0x01222900)

  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_DisOffset_OFF                  (18)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_DisOffset_WID                  ( 1)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_DisOffset_MSK                  (0x00040000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_DisOffset_MIN                  (0)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_DisOffset_MAX                  (1) // 0x00000001
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_DisOffset_DEF                  (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_DisOffset_HSH                  (0x01242900)

  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Spare3_OFF                     (19)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Spare3_WID                     ( 1)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Spare3_MSK                     (0x00080000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Spare3_MIN                     (0)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Spare3_MAX                     (1) // 0x00000001
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Spare3_DEF                     (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Spare3_HSH                     (0x01262900)

  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_EnDacPM_OFF                    (20)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_EnDacPM_WID                    ( 2)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_EnDacPM_MSK                    (0x00300000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_EnDacPM_MIN                    (0)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_EnDacPM_MAX                    (3) // 0x00000003
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_EnDacPM_DEF                    (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_EnDacPM_HSH                    (0x02282900)

  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_DdrCRForceODTOn_OFF            (22)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_DdrCRForceODTOn_WID            ( 1)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_DdrCRForceODTOn_MSK            (0x00400000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_DdrCRForceODTOn_MIN            (0)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_DdrCRForceODTOn_MAX            (1) // 0x00000001
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_DdrCRForceODTOn_DEF            (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_DdrCRForceODTOn_HSH            (0x012C2900)

  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_EnVttOdt_OFF                   (23)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_EnVttOdt_WID                   ( 1)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_EnVttOdt_MSK                   (0x00800000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_EnVttOdt_MIN                   (0)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_EnVttOdt_MAX                   (1) // 0x00000001
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_EnVttOdt_DEF                   (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_EnVttOdt_HSH                   (0x012E2900)

  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_WakeUpDelay_OFF                (24)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_WakeUpDelay_WID                ( 3)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_WakeUpDelay_MSK                (0x07000000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_WakeUpDelay_MIN                (0)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_WakeUpDelay_MAX                (7) // 0x00000007
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_WakeUpDelay_DEF                (0x00000001)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_WakeUpDelay_HSH                (0x03302900)

  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_UseFLLDuringDVFS_OFF           (27)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_UseFLLDuringDVFS_WID           ( 1)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_UseFLLDuringDVFS_MSK           (0x08000000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_UseFLLDuringDVFS_MIN           (0)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_UseFLLDuringDVFS_MAX           (1) // 0x00000001
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_UseFLLDuringDVFS_DEF           (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_UseFLLDuringDVFS_HSH           (0x01362900)

  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_LockTimer_OFF                  (28)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_LockTimer_WID                  ( 2)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_LockTimer_MSK                  (0x30000000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_LockTimer_MIN                  (0)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_LockTimer_MAX                  (3) // 0x00000003
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_LockTimer_DEF                  (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_LockTimer_HSH                  (0x02382900)

  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_AckOffset_OFF                  (30)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_AckOffset_WID                  ( 1)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_AckOffset_MSK                  (0x40000000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_AckOffset_MIN                  (0)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_AckOffset_MAX                  (1) // 0x00000001
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_AckOffset_DEF                  (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_AckOffset_HSH                  (0x013C2900)

  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Spare_OFF                      (31)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Spare_WID                      ( 1)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Spare_MSK                      (0x80000000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Spare_MIN                      (0)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Spare_MAX                      (1) // 0x00000001
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Spare_DEF                      (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTGENCONTROL_Spare_HSH                      (0x013E2900)

#define DDRVCCDLL2_CR_DDRCRVCCDLLCONTROL_P0_REG                        (0x00002900)
//Duplicate of DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_P0_REG

#define DDRVTT0_CR_DDRCRVTTGENSTATUS_REG                               (0x00002904)

  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_EnCount_OFF                     ( 0)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_EnCount_WID                     ( 1)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_EnCount_MSK                     (0x00000001)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_EnCount_MIN                     (0)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_EnCount_MAX                     (1) // 0x00000001
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_EnCount_DEF                     (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_EnCount_HSH                     (0x01002904)

  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_SelCount_OFF                    ( 1)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_SelCount_WID                    ( 3)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_SelCount_MSK                    (0x0000000E)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_SelCount_MIN                    (0)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_SelCount_MAX                    (7) // 0x00000007
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_SelCount_DEF                    (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_SelCount_HSH                    (0x03022904)

  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_RstCount_OFF                    ( 4)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_RstCount_WID                    ( 1)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_RstCount_MSK                    (0x00000010)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_RstCount_MIN                    (0)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_RstCount_MAX                    (1) // 0x00000001
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_RstCount_DEF                    (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_RstCount_HSH                    (0x01082904)

  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_Count_OFF                       ( 5)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_Count_WID                       (16)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_Count_MSK                       (0x001FFFE0)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_Count_MIN                       (0)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_Count_MAX                       (65535) // 0x0000FFFF
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_Count_DEF                       (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_Count_HSH                       (0x100A2904)

  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_Spare_OFF                       (21)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_Spare_WID                       (11)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_Spare_MSK                       (0xFFE00000)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_Spare_MIN                       (0)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_Spare_MAX                       (2047) // 0x000007FF
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_Spare_DEF                       (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTGENSTATUS_Spare_HSH                       (0x0B2A2904)

#define DDRVCCDLL2_CR_DDRCRVCCDLLCOMPDLL_P0_REG                        (0x00002904)
//Duplicate of DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_P0_REG

#define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_REG                              (0x00002908)

  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_SpareNmosCompOfst_OFF          ( 0)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_SpareNmosCompOfst_WID          ( 6)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_SpareNmosCompOfst_MSK          (0x0000003F)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_SpareNmosCompOfst_MIN          (0)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_SpareNmosCompOfst_MAX          (63) // 0x0000003F
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_SpareNmosCompOfst_DEF          (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_SpareNmosCompOfst_HSH          (0x06002908)

  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicLo0CompOfst_OFF           ( 6)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicLo0CompOfst_WID           ( 6)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicLo0CompOfst_MSK           (0x00000FC0)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicLo0CompOfst_MIN           (0)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicLo0CompOfst_MAX           (63) // 0x0000003F
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicLo0CompOfst_DEF           (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicLo0CompOfst_HSH           (0x060C2908)

  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicLo1CompOfst_OFF           (12)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicLo1CompOfst_WID           ( 6)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicLo1CompOfst_MSK           (0x0003F000)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicLo1CompOfst_MIN           (0)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicLo1CompOfst_MAX           (63) // 0x0000003F
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicLo1CompOfst_DEF           (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicLo1CompOfst_HSH           (0x06182908)

  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicHi0CompOfst_OFF           (18)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicHi0CompOfst_WID           ( 6)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicHi0CompOfst_MSK           (0x00FC0000)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicHi0CompOfst_MIN           (0)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicHi0CompOfst_MAX           (63) // 0x0000003F
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicHi0CompOfst_DEF           (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicHi0CompOfst_HSH           (0x06242908)

  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicHi1CompOfst_OFF           (24)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicHi1CompOfst_WID           ( 6)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicHi1CompOfst_MSK           (0x3F000000)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicHi1CompOfst_MIN           (0)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicHi1CompOfst_MAX           (63) // 0x0000003F
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicHi1CompOfst_DEF           (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_PanicHi1CompOfst_HSH           (0x06302908)

  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_spare_OFF                      (30)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_spare_WID                      ( 2)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_spare_MSK                      (0xC0000000)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_spare_MIN                      (0)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_spare_MAX                      (3) // 0x00000003
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_spare_DEF                      (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET_spare_HSH                      (0x023C2908)

#define DDRVCCDLL2_CR_DDRCRVCCDLLSAMPLER_P0_REG                        (0x00002908)
//Duplicate of DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_P0_REG

#define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_REG                             (0x0000290C)

  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_SparePmosCompOfst_OFF         ( 0)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_SparePmosCompOfst_WID         ( 6)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_SparePmosCompOfst_MSK         (0x0000003F)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_SparePmosCompOfst_MIN         (0)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_SparePmosCompOfst_MAX         (63) // 0x0000003F
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_SparePmosCompOfst_DEF         (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_SparePmosCompOfst_HSH         (0x0600290C)

  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicLo0UsePmos_OFF           ( 6)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicLo0UsePmos_WID           ( 1)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicLo0UsePmos_MSK           (0x00000040)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicLo0UsePmos_MIN           (0)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicLo0UsePmos_MAX           (1) // 0x00000001
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicLo0UsePmos_DEF           (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicLo0UsePmos_HSH           (0x010C290C)

  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicLo1UsePmos_OFF           ( 7)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicLo1UsePmos_WID           ( 1)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicLo1UsePmos_MSK           (0x00000080)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicLo1UsePmos_MIN           (0)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicLo1UsePmos_MAX           (1) // 0x00000001
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicLo1UsePmos_DEF           (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicLo1UsePmos_HSH           (0x010E290C)

  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicHi0UsePmos_OFF           ( 8)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicHi0UsePmos_WID           ( 1)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicHi0UsePmos_MSK           (0x00000100)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicHi0UsePmos_MIN           (0)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicHi0UsePmos_MAX           (1) // 0x00000001
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicHi0UsePmos_DEF           (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicHi0UsePmos_HSH           (0x0110290C)

  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicHi1UsePmos_OFF           ( 9)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicHi1UsePmos_WID           ( 1)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicHi1UsePmos_MSK           (0x00000200)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicHi1UsePmos_MIN           (0)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicHi1UsePmos_MAX           (1) // 0x00000001
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicHi1UsePmos_DEF           (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_PanicHi1UsePmos_HSH           (0x0112290C)

  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_spare_OFF                     (10)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_spare_WID                     (22)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_spare_MSK                     (0xFFFFFC00)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_spare_MIN                     (0)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_spare_MAX                     (4194303) // 0x003FFFFF
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_spare_DEF                     (0x00000000)
  #define DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_spare_HSH                     (0x1614290C)

#define DDRVCCDLL2_CR_DDRCRVCCDLLVOLTAGES_P0_REG                       (0x0000290C)
//Duplicate of DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_P0_REG

#define DDRVTT1_CR_DDRCRVTTGENCONTROL_REG                              (0x00002980)
//Duplicate of DDRVTT0_CR_DDRCRVTTGENCONTROL_REG

#define DDRVTT1_CR_DDRCRVTTGENSTATUS_REG                               (0x00002984)
//Duplicate of DDRVTT0_CR_DDRCRVTTGENSTATUS_REG

#define DDRVTT1_CR_DDRCRVTTCOMPOFFSET_REG                              (0x00002988)
//Duplicate of DDRVTT0_CR_DDRCRVTTCOMPOFFSET_REG

#define DDRVTT1_CR_DDRCRVTTCOMPOFFSET2_REG                             (0x0000298C)
//Duplicate of DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_REG

#define DDRVTT2_CR_DDRCRVTTGENCONTROL_REG                              (0x00002A00)
//Duplicate of DDRVTT0_CR_DDRCRVTTGENCONTROL_REG

#define DDRVTT2_CR_DDRCRVTTGENSTATUS_REG                               (0x00002A04)
//Duplicate of DDRVTT0_CR_DDRCRVTTGENSTATUS_REG

#define DDRVTT2_CR_DDRCRVTTCOMPOFFSET_REG                              (0x00002A08)
//Duplicate of DDRVTT0_CR_DDRCRVTTCOMPOFFSET_REG

#define DDRVTT2_CR_DDRCRVTTCOMPOFFSET2_REG                             (0x00002A0C)
//Duplicate of DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_REG

#define DDRVTT3_CR_DDRCRVTTGENCONTROL_REG                              (0x00002A80)
//Duplicate of DDRVTT0_CR_DDRCRVTTGENCONTROL_REG

#define DDRVTT3_CR_DDRCRVTTGENSTATUS_REG                               (0x00002A84)
//Duplicate of DDRVTT0_CR_DDRCRVTTGENSTATUS_REG

#define DDRVTT3_CR_DDRCRVTTCOMPOFFSET_REG                              (0x00002A88)
//Duplicate of DDRVTT0_CR_DDRCRVTTCOMPOFFSET_REG

#define DDRVTT3_CR_DDRCRVTTCOMPOFFSET2_REG                             (0x00002A8C)
//Duplicate of DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_REG

#define DDRVREF_CR_DDRRCOMPDATA_REG                                    (0x00002B00)

  #define DDRVREF_CR_DDRRCOMPDATA_VTComp_OFF                           ( 0)
  #define DDRVREF_CR_DDRRCOMPDATA_VTComp_WID                           ( 6)
  #define DDRVREF_CR_DDRRCOMPDATA_VTComp_MSK                           (0x0000003F)
  #define DDRVREF_CR_DDRRCOMPDATA_VTComp_MIN                           (0)
  #define DDRVREF_CR_DDRRCOMPDATA_VTComp_MAX                           (63) // 0x0000003F
  #define DDRVREF_CR_DDRRCOMPDATA_VTComp_DEF                           (0x00000000)
  #define DDRVREF_CR_DDRRCOMPDATA_VTComp_HSH                           (0x06002B00)

  #define DDRVREF_CR_DDRRCOMPDATA_ViewDrvUp_OFF                        ( 6)
  #define DDRVREF_CR_DDRRCOMPDATA_ViewDrvUp_WID                        ( 6)
  #define DDRVREF_CR_DDRRCOMPDATA_ViewDrvUp_MSK                        (0x00000FC0)
  #define DDRVREF_CR_DDRRCOMPDATA_ViewDrvUp_MIN                        (0)
  #define DDRVREF_CR_DDRRCOMPDATA_ViewDrvUp_MAX                        (63) // 0x0000003F
  #define DDRVREF_CR_DDRRCOMPDATA_ViewDrvUp_DEF                        (0x00000000)
  #define DDRVREF_CR_DDRRCOMPDATA_ViewDrvUp_HSH                        (0x060C2B00)

  #define DDRVREF_CR_DDRRCOMPDATA_ViewDrvDn_OFF                        (12)
  #define DDRVREF_CR_DDRRCOMPDATA_ViewDrvDn_WID                        ( 6)
  #define DDRVREF_CR_DDRRCOMPDATA_ViewDrvDn_MSK                        (0x0003F000)
  #define DDRVREF_CR_DDRRCOMPDATA_ViewDrvDn_MIN                        (0)
  #define DDRVREF_CR_DDRRCOMPDATA_ViewDrvDn_MAX                        (63) // 0x0000003F
  #define DDRVREF_CR_DDRRCOMPDATA_ViewDrvDn_DEF                        (0x00000000)
  #define DDRVREF_CR_DDRRCOMPDATA_ViewDrvDn_HSH                        (0x06182B00)

  #define DDRVREF_CR_DDRRCOMPDATA_Spare_OFF                            (18)
  #define DDRVREF_CR_DDRRCOMPDATA_Spare_WID                            (14)
  #define DDRVREF_CR_DDRRCOMPDATA_Spare_MSK                            (0xFFFC0000)
  #define DDRVREF_CR_DDRRCOMPDATA_Spare_MIN                            (0)
  #define DDRVREF_CR_DDRRCOMPDATA_Spare_MAX                            (16383) // 0x00003FFF
  #define DDRVREF_CR_DDRRCOMPDATA_Spare_DEF                            (0x00000000)
  #define DDRVREF_CR_DDRRCOMPDATA_Spare_HSH                            (0x0E242B00)

#define DDRVREF_CR_DDRCRVREFCONTROL_REG                                (0x00002B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWDivider_OFF                  ( 0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWDivider_WID                  ( 2)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWDivider_MSK                  (0x00000003)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWDivider_MIN                  (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWDivider_MAX                  (3) // 0x00000003
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWDivider_DEF                  (0x00000002)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWDivider_HSH                  (0x02002B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_LoBWDivider_OFF                  ( 2)
  #define DDRVREF_CR_DDRCRVREFCONTROL_LoBWDivider_WID                  ( 2)
  #define DDRVREF_CR_DDRCRVREFCONTROL_LoBWDivider_MSK                  (0x0000000C)
  #define DDRVREF_CR_DDRCRVREFCONTROL_LoBWDivider_MIN                  (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_LoBWDivider_MAX                  (3) // 0x00000003
  #define DDRVREF_CR_DDRCRVREFCONTROL_LoBWDivider_DEF                  (0x00000002)
  #define DDRVREF_CR_DDRCRVREFCONTROL_LoBWDivider_HSH                  (0x02042B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_SampleDivider_OFF                ( 4)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SampleDivider_WID                ( 3)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SampleDivider_MSK                (0x00000070)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SampleDivider_MIN                (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SampleDivider_MAX                (7) // 0x00000007
  #define DDRVREF_CR_DDRCRVREFCONTROL_SampleDivider_DEF                (0x00000003)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SampleDivider_HSH                (0x03082B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_OpenLoop_OFF                     ( 7)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OpenLoop_WID                     ( 1)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OpenLoop_MSK                     (0x00000080)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OpenLoop_MIN                     (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OpenLoop_MAX                     (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFCONTROL_OpenLoop_DEF                     (0x00000000)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OpenLoop_HSH                     (0x010E2B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_SlowBWError_OFF                  ( 8)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SlowBWError_WID                  ( 2)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SlowBWError_MSK                  (0x00000300)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SlowBWError_MIN                  (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SlowBWError_MAX                  (3) // 0x00000003
  #define DDRVREF_CR_DDRCRVREFCONTROL_SlowBWError_DEF                  (0x00000001)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SlowBWError_HSH                  (0x02102B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWEnable_OFF                   (10)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWEnable_WID                   ( 1)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWEnable_MSK                   (0x00000400)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWEnable_MIN                   (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWEnable_MAX                   (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWEnable_DEF                   (0x00000001)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWEnable_HSH                   (0x01142B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_VtSlope_OFF                      (11)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtSlope_WID                      ( 5)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtSlope_MSK                      (0x0000F800)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtSlope_MIN                      (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtSlope_MAX                      (31) // 0x0000001F
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtSlope_DEF                      (0x00000010)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtSlope_HSH                      (0x05162B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_VtOffset_OFF                     (16)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtOffset_WID                     ( 5)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtOffset_MSK                     (0x001F0000)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtOffset_MIN                     (-16)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtOffset_MAX                     (15) // 0x0000000F
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtOffset_DEF                     (0x00000000)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtOffset_HSH                     (0x85202B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_SelCode_OFF                      (21)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SelCode_WID                      ( 3)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SelCode_MSK                      (0x00E00000)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SelCode_MIN                      (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SelCode_MAX                      (7) // 0x00000007
  #define DDRVREF_CR_DDRCRVREFCONTROL_SelCode_DEF                      (0x00000000)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SelCode_HSH                      (0x032A2B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_OutputCode_OFF                   (24)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OutputCode_WID                   ( 8)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OutputCode_MSK                   (0xFF000000)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OutputCode_MIN                   (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OutputCode_MAX                   (255) // 0x000000FF
  #define DDRVREF_CR_DDRCRVREFCONTROL_OutputCode_DEF                   (0x00000000)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OutputCode_HSH                   (0x08302B04)

#define DDRVREF_CR_DDRCRVREFCONTROL_A0_REG                             (0x00002B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWDivider_A0_OFF               ( 0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWDivider_A0_WID               ( 2)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWDivider_A0_MSK               (0x00000003)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWDivider_A0_MIN               (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWDivider_A0_MAX               (3) // 0x00000003
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWDivider_A0_DEF               (0x00000002)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWDivider_A0_HSH               (0x02002B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_LoBWDivider_A0_OFF               ( 2)
  #define DDRVREF_CR_DDRCRVREFCONTROL_LoBWDivider_A0_WID               ( 2)
  #define DDRVREF_CR_DDRCRVREFCONTROL_LoBWDivider_A0_MSK               (0x0000000C)
  #define DDRVREF_CR_DDRCRVREFCONTROL_LoBWDivider_A0_MIN               (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_LoBWDivider_A0_MAX               (3) // 0x00000003
  #define DDRVREF_CR_DDRCRVREFCONTROL_LoBWDivider_A0_DEF               (0x00000002)
  #define DDRVREF_CR_DDRCRVREFCONTROL_LoBWDivider_A0_HSH               (0x02042B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_SampleDivider_A0_OFF             ( 4)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SampleDivider_A0_WID             ( 3)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SampleDivider_A0_MSK             (0x00000070)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SampleDivider_A0_MIN             (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SampleDivider_A0_MAX             (7) // 0x00000007
  #define DDRVREF_CR_DDRCRVREFCONTROL_SampleDivider_A0_DEF             (0x00000003)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SampleDivider_A0_HSH             (0x03082B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_OpenLoop_A0_OFF                  ( 7)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OpenLoop_A0_WID                  ( 1)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OpenLoop_A0_MSK                  (0x00000080)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OpenLoop_A0_MIN                  (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OpenLoop_A0_MAX                  (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFCONTROL_OpenLoop_A0_DEF                  (0x00000000)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OpenLoop_A0_HSH                  (0x010E2B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_SlowBWError_A0_OFF               ( 8)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SlowBWError_A0_WID               ( 2)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SlowBWError_A0_MSK               (0x00000300)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SlowBWError_A0_MIN               (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SlowBWError_A0_MAX               (3) // 0x00000003
  #define DDRVREF_CR_DDRCRVREFCONTROL_SlowBWError_A0_DEF               (0x00000001)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SlowBWError_A0_HSH               (0x02102B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWEnable_A0_OFF                (10)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWEnable_A0_WID                ( 1)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWEnable_A0_MSK                (0x00000400)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWEnable_A0_MIN                (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWEnable_A0_MAX                (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWEnable_A0_DEF                (0x00000001)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWEnable_A0_HSH                (0x01142B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_VtSlope_A0_OFF                   (11)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtSlope_A0_WID                   ( 5)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtSlope_A0_MSK                   (0x0000F800)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtSlope_A0_MIN                   (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtSlope_A0_MAX                   (31) // 0x0000001F
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtSlope_A0_DEF                   (0x00000010)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtSlope_A0_HSH                   (0x05162B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_VtOffset_A0_OFF                  (16)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtOffset_A0_WID                  ( 5)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtOffset_A0_MSK                  (0x001F0000)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtOffset_A0_MIN                  (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtOffset_A0_MAX                  (31) // 0x0000001F
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtOffset_A0_DEF                  (0x00000000)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtOffset_A0_HSH                  (0x05202B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_SelCode_A0_OFF                   (21)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SelCode_A0_WID                   ( 3)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SelCode_A0_MSK                   (0x00E00000)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SelCode_A0_MIN                   (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SelCode_A0_MAX                   (7) // 0x00000007
  #define DDRVREF_CR_DDRCRVREFCONTROL_SelCode_A0_DEF                   (0x00000000)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SelCode_A0_HSH                   (0x032A2B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_OutputCode_A0_OFF                (24)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OutputCode_A0_WID                ( 8)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OutputCode_A0_MSK                (0xFF000000)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OutputCode_A0_MIN                (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OutputCode_A0_MAX                (255) // 0x000000FF
  #define DDRVREF_CR_DDRCRVREFCONTROL_OutputCode_A0_DEF                (0x00000000)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OutputCode_A0_HSH                (0x08302B04)

#define DDRVREF_CR_DDRCRVREFCONTROL_P0_REG                             (0x00002B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWDivider_P0_OFF               ( 0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWDivider_P0_WID               ( 2)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWDivider_P0_MSK               (0x00000003)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWDivider_P0_MIN               (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWDivider_P0_MAX               (3) // 0x00000003
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWDivider_P0_DEF               (0x00000002)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWDivider_P0_HSH               (0x02002B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_LoBWDivider_P0_OFF               ( 2)
  #define DDRVREF_CR_DDRCRVREFCONTROL_LoBWDivider_P0_WID               ( 2)
  #define DDRVREF_CR_DDRCRVREFCONTROL_LoBWDivider_P0_MSK               (0x0000000C)
  #define DDRVREF_CR_DDRCRVREFCONTROL_LoBWDivider_P0_MIN               (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_LoBWDivider_P0_MAX               (3) // 0x00000003
  #define DDRVREF_CR_DDRCRVREFCONTROL_LoBWDivider_P0_DEF               (0x00000002)
  #define DDRVREF_CR_DDRCRVREFCONTROL_LoBWDivider_P0_HSH               (0x02042B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_SampleDivider_P0_OFF             ( 4)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SampleDivider_P0_WID             ( 2)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SampleDivider_P0_MSK             (0x00000030)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SampleDivider_P0_MIN             (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SampleDivider_P0_MAX             (3) // 0x00000003
  #define DDRVREF_CR_DDRCRVREFCONTROL_SampleDivider_P0_DEF             (0x00000003)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SampleDivider_P0_HSH             (0x02082B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_OpenLoop_P0_OFF                  ( 6)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OpenLoop_P0_WID                  ( 1)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OpenLoop_P0_MSK                  (0x00000040)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OpenLoop_P0_MIN                  (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OpenLoop_P0_MAX                  (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFCONTROL_OpenLoop_P0_DEF                  (0x00000000)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OpenLoop_P0_HSH                  (0x010C2B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_SlowBWError_P0_OFF               ( 7)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SlowBWError_P0_WID               ( 2)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SlowBWError_P0_MSK               (0x00000180)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SlowBWError_P0_MIN               (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SlowBWError_P0_MAX               (3) // 0x00000003
  #define DDRVREF_CR_DDRCRVREFCONTROL_SlowBWError_P0_DEF               (0x00000001)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SlowBWError_P0_HSH               (0x020E2B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWEnable_P0_OFF                ( 9)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWEnable_P0_WID                ( 1)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWEnable_P0_MSK                (0x00000200)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWEnable_P0_MIN                (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWEnable_P0_MAX                (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWEnable_P0_DEF                (0x00000001)
  #define DDRVREF_CR_DDRCRVREFCONTROL_HiBWEnable_P0_HSH                (0x01122B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_VtSlope_P0_OFF                   (10)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtSlope_P0_WID                   ( 5)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtSlope_P0_MSK                   (0x00007C00)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtSlope_P0_MIN                   (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtSlope_P0_MAX                   (31) // 0x0000001F
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtSlope_P0_DEF                   (0x00000010)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtSlope_P0_HSH                   (0x05142B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_VtOffset_P0_OFF                  (15)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtOffset_P0_WID                  ( 5)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtOffset_P0_MSK                  (0x000F8000)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtOffset_P0_MIN                  (-16)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtOffset_P0_MAX                  (15) // 0x0000000F
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtOffset_P0_DEF                  (0x00000000)
  #define DDRVREF_CR_DDRCRVREFCONTROL_VtOffset_P0_HSH                  (0x851E2B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_SelCode_P0_OFF                   (20)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SelCode_P0_WID                   ( 4)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SelCode_P0_MSK                   (0x00F00000)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SelCode_P0_MIN                   (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SelCode_P0_MAX                   (15) // 0x0000000F
  #define DDRVREF_CR_DDRCRVREFCONTROL_SelCode_P0_DEF                   (0x00000000)
  #define DDRVREF_CR_DDRCRVREFCONTROL_SelCode_P0_HSH                   (0x04282B04)

  #define DDRVREF_CR_DDRCRVREFCONTROL_OutputCode_P0_OFF                (24)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OutputCode_P0_WID                ( 8)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OutputCode_P0_MSK                (0xFF000000)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OutputCode_P0_MIN                (0)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OutputCode_P0_MAX                (255) // 0x000000FF
  #define DDRVREF_CR_DDRCRVREFCONTROL_OutputCode_P0_DEF                (0x00000000)
  #define DDRVREF_CR_DDRCRVREFCONTROL_OutputCode_P0_HSH                (0x08302B04)

#define DDRVREF_CR_DDRCRVREFADJUST1_REG                                (0x00002B08)

  #define DDRVREF_CR_DDRCRVREFADJUST1_ca0Vref_OFF                      ( 0)
  #define DDRVREF_CR_DDRCRVREFADJUST1_ca0Vref_WID                      ( 9)
  #define DDRVREF_CR_DDRCRVREFADJUST1_ca0Vref_MSK                      (0x000001FF)
  #define DDRVREF_CR_DDRCRVREFADJUST1_ca0Vref_MIN                      (0)
  #define DDRVREF_CR_DDRCRVREFADJUST1_ca0Vref_MAX                      (511) // 0x000001FF
  #define DDRVREF_CR_DDRCRVREFADJUST1_ca0Vref_DEF                      (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST1_ca0Vref_HSH                      (0x09002B08)

  #define DDRVREF_CR_DDRCRVREFADJUST1_ca1Vref_OFF                      ( 9)
  #define DDRVREF_CR_DDRCRVREFADJUST1_ca1Vref_WID                      ( 9)
  #define DDRVREF_CR_DDRCRVREFADJUST1_ca1Vref_MSK                      (0x0003FE00)
  #define DDRVREF_CR_DDRCRVREFADJUST1_ca1Vref_MIN                      (0)
  #define DDRVREF_CR_DDRCRVREFADJUST1_ca1Vref_MAX                      (511) // 0x000001FF
  #define DDRVREF_CR_DDRCRVREFADJUST1_ca1Vref_DEF                      (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST1_ca1Vref_HSH                      (0x09122B08)

  #define DDRVREF_CR_DDRCRVREFADJUST1_rsvd0_OFF                        (18)
  #define DDRVREF_CR_DDRCRVREFADJUST1_rsvd0_WID                        ( 9)
  #define DDRVREF_CR_DDRCRVREFADJUST1_rsvd0_MSK                        (0x07FC0000)
  #define DDRVREF_CR_DDRCRVREFADJUST1_rsvd0_MIN                        (0)
  #define DDRVREF_CR_DDRCRVREFADJUST1_rsvd0_MAX                        (511) // 0x000001FF
  #define DDRVREF_CR_DDRCRVREFADJUST1_rsvd0_DEF                        (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST1_rsvd0_HSH                        (0x09242B08)

  #define DDRVREF_CR_DDRCRVREFADJUST1_enCA0Vref_OFF                    (27)
  #define DDRVREF_CR_DDRCRVREFADJUST1_enCA0Vref_WID                    ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST1_enCA0Vref_MSK                    (0x08000000)
  #define DDRVREF_CR_DDRCRVREFADJUST1_enCA0Vref_MIN                    (0)
  #define DDRVREF_CR_DDRCRVREFADJUST1_enCA0Vref_MAX                    (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST1_enCA0Vref_DEF                    (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST1_enCA0Vref_HSH                    (0x01362B08)

  #define DDRVREF_CR_DDRCRVREFADJUST1_enCA1Vref_OFF                    (28)
  #define DDRVREF_CR_DDRCRVREFADJUST1_enCA1Vref_WID                    ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST1_enCA1Vref_MSK                    (0x10000000)
  #define DDRVREF_CR_DDRCRVREFADJUST1_enCA1Vref_MIN                    (0)
  #define DDRVREF_CR_DDRCRVREFADJUST1_enCA1Vref_MAX                    (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST1_enCA1Vref_DEF                    (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST1_enCA1Vref_HSH                    (0x01382B08)

  #define DDRVREF_CR_DDRCRVREFADJUST1_SAGVOpenLoopEn_OFF               (29)
  #define DDRVREF_CR_DDRCRVREFADJUST1_SAGVOpenLoopEn_WID               ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST1_SAGVOpenLoopEn_MSK               (0x20000000)
  #define DDRVREF_CR_DDRCRVREFADJUST1_SAGVOpenLoopEn_MIN               (0)
  #define DDRVREF_CR_DDRCRVREFADJUST1_SAGVOpenLoopEn_MAX               (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST1_SAGVOpenLoopEn_DEF               (0x00000001)
  #define DDRVREF_CR_DDRCRVREFADJUST1_SAGVOpenLoopEn_HSH               (0x013A2B08)

  #define DDRVREF_CR_DDRCRVREFADJUST1_SAGVLockCodeCtl_OFF              (30)
  #define DDRVREF_CR_DDRCRVREFADJUST1_SAGVLockCodeCtl_WID              ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST1_SAGVLockCodeCtl_MSK              (0x40000000)
  #define DDRVREF_CR_DDRCRVREFADJUST1_SAGVLockCodeCtl_MIN              (0)
  #define DDRVREF_CR_DDRCRVREFADJUST1_SAGVLockCodeCtl_MAX              (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST1_SAGVLockCodeCtl_DEF              (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST1_SAGVLockCodeCtl_HSH              (0x013C2B08)

  #define DDRVREF_CR_DDRCRVREFADJUST1_SAGVFastBwDisable_OFF            (31)
  #define DDRVREF_CR_DDRCRVREFADJUST1_SAGVFastBwDisable_WID            ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST1_SAGVFastBwDisable_MSK            (0x80000000)
  #define DDRVREF_CR_DDRCRVREFADJUST1_SAGVFastBwDisable_MIN            (0)
  #define DDRVREF_CR_DDRCRVREFADJUST1_SAGVFastBwDisable_MAX            (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST1_SAGVFastBwDisable_DEF            (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST1_SAGVFastBwDisable_HSH            (0x013E2B08)

#define DDRVREF_CR_DDRCRVREFCH0_P0_REG                                 (0x00002B08)

  #define DDRVREF_CR_DDRCRVREFCH0_ca0Vref_P0_OFF                       ( 0)
  #define DDRVREF_CR_DDRCRVREFCH0_ca0Vref_P0_WID                       ( 9)
  #define DDRVREF_CR_DDRCRVREFCH0_ca0Vref_P0_MSK                       (0x000001FF)
  #define DDRVREF_CR_DDRCRVREFCH0_ca0Vref_P0_MIN                       (0)
  #define DDRVREF_CR_DDRCRVREFCH0_ca0Vref_P0_MAX                       (511) // 0x000001FF
  #define DDRVREF_CR_DDRCRVREFCH0_ca0Vref_P0_DEF                       (0x00000000)
  #define DDRVREF_CR_DDRCRVREFCH0_ca0Vref_P0_HSH                       (0x09002B08)

  #define DDRVREF_CR_DDRCRVREFCH0_ca1Vref_P0_OFF                       ( 9)
  #define DDRVREF_CR_DDRCRVREFCH0_ca1Vref_P0_WID                       ( 9)
  #define DDRVREF_CR_DDRCRVREFCH0_ca1Vref_P0_MSK                       (0x0003FE00)
  #define DDRVREF_CR_DDRCRVREFCH0_ca1Vref_P0_MIN                       (0)
  #define DDRVREF_CR_DDRCRVREFCH0_ca1Vref_P0_MAX                       (511) // 0x000001FF
  #define DDRVREF_CR_DDRCRVREFCH0_ca1Vref_P0_DEF                       (0x00000000)
  #define DDRVREF_CR_DDRCRVREFCH0_ca1Vref_P0_HSH                       (0x09122B08)

  #define DDRVREF_CR_DDRCRVREFCH0_rsvd0_P0_OFF                         (18)
  #define DDRVREF_CR_DDRCRVREFCH0_rsvd0_P0_WID                         ( 9)
  #define DDRVREF_CR_DDRCRVREFCH0_rsvd0_P0_MSK                         (0x07FC0000)
  #define DDRVREF_CR_DDRCRVREFCH0_rsvd0_P0_MIN                         (0)
  #define DDRVREF_CR_DDRCRVREFCH0_rsvd0_P0_MAX                         (511) // 0x000001FF
  #define DDRVREF_CR_DDRCRVREFCH0_rsvd0_P0_DEF                         (0x00000000)
  #define DDRVREF_CR_DDRCRVREFCH0_rsvd0_P0_HSH                         (0x09242B08)

  #define DDRVREF_CR_DDRCRVREFCH0_enCA0Vref_P0_OFF                     (27)
  #define DDRVREF_CR_DDRCRVREFCH0_enCA0Vref_P0_WID                     ( 1)
  #define DDRVREF_CR_DDRCRVREFCH0_enCA0Vref_P0_MSK                     (0x08000000)
  #define DDRVREF_CR_DDRCRVREFCH0_enCA0Vref_P0_MIN                     (0)
  #define DDRVREF_CR_DDRCRVREFCH0_enCA0Vref_P0_MAX                     (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFCH0_enCA0Vref_P0_DEF                     (0x00000000)
  #define DDRVREF_CR_DDRCRVREFCH0_enCA0Vref_P0_HSH                     (0x01362B08)

  #define DDRVREF_CR_DDRCRVREFCH0_enCA1Vref_P0_OFF                     (28)
  #define DDRVREF_CR_DDRCRVREFCH0_enCA1Vref_P0_WID                     ( 1)
  #define DDRVREF_CR_DDRCRVREFCH0_enCA1Vref_P0_MSK                     (0x10000000)
  #define DDRVREF_CR_DDRCRVREFCH0_enCA1Vref_P0_MIN                     (0)
  #define DDRVREF_CR_DDRCRVREFCH0_enCA1Vref_P0_MAX                     (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFCH0_enCA1Vref_P0_DEF                     (0x00000000)
  #define DDRVREF_CR_DDRCRVREFCH0_enCA1Vref_P0_HSH                     (0x01382B08)

  #define DDRVREF_CR_DDRCRVREFCH0_SAGVOpenLoopEn_P0_OFF                (29)
  #define DDRVREF_CR_DDRCRVREFCH0_SAGVOpenLoopEn_P0_WID                ( 1)
  #define DDRVREF_CR_DDRCRVREFCH0_SAGVOpenLoopEn_P0_MSK                (0x20000000)
  #define DDRVREF_CR_DDRCRVREFCH0_SAGVOpenLoopEn_P0_MIN                (0)
  #define DDRVREF_CR_DDRCRVREFCH0_SAGVOpenLoopEn_P0_MAX                (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFCH0_SAGVOpenLoopEn_P0_DEF                (0x00000001)
  #define DDRVREF_CR_DDRCRVREFCH0_SAGVOpenLoopEn_P0_HSH                (0x013A2B08)

  #define DDRVREF_CR_DDRCRVREFCH0_SAGVLockCodeCtl_P0_OFF               (30)
  #define DDRVREF_CR_DDRCRVREFCH0_SAGVLockCodeCtl_P0_WID               ( 1)
  #define DDRVREF_CR_DDRCRVREFCH0_SAGVLockCodeCtl_P0_MSK               (0x40000000)
  #define DDRVREF_CR_DDRCRVREFCH0_SAGVLockCodeCtl_P0_MIN               (0)
  #define DDRVREF_CR_DDRCRVREFCH0_SAGVLockCodeCtl_P0_MAX               (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFCH0_SAGVLockCodeCtl_P0_DEF               (0x00000000)
  #define DDRVREF_CR_DDRCRVREFCH0_SAGVLockCodeCtl_P0_HSH               (0x013C2B08)

  #define DDRVREF_CR_DDRCRVREFCH0_SAGVFastBwDisable_P0_OFF             (31)
  #define DDRVREF_CR_DDRCRVREFCH0_SAGVFastBwDisable_P0_WID             ( 1)
  #define DDRVREF_CR_DDRCRVREFCH0_SAGVFastBwDisable_P0_MSK             (0x80000000)
  #define DDRVREF_CR_DDRCRVREFCH0_SAGVFastBwDisable_P0_MIN             (0)
  #define DDRVREF_CR_DDRCRVREFCH0_SAGVFastBwDisable_P0_MAX             (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFCH0_SAGVFastBwDisable_P0_DEF             (0x00000000)
  #define DDRVREF_CR_DDRCRVREFCH0_SAGVFastBwDisable_P0_HSH             (0x013E2B08)

#define DDRVREF_CR_DDRCRVREFADJUST2_REG                                (0x00002B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_HiZTimerCtrl_OFF                 ( 0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_HiZTimerCtrl_WID                 ( 2)
  #define DDRVREF_CR_DDRCRVREFADJUST2_HiZTimerCtrl_MSK                 (0x00000003)
  #define DDRVREF_CR_DDRCRVREFADJUST2_HiZTimerCtrl_MIN                 (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_HiZTimerCtrl_MAX                 (3) // 0x00000003
  #define DDRVREF_CR_DDRCRVREFADJUST2_HiZTimerCtrl_DEF                 (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_HiZTimerCtrl_HSH                 (0x02002B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_ca0SlowBW_OFF                    ( 2)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca0SlowBW_WID                    ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca0SlowBW_MSK                    (0x00000004)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca0SlowBW_MIN                    (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca0SlowBW_MAX                    (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca0SlowBW_DEF                    (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca0SlowBW_HSH                    (0x01042B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_ca1SlowBW_OFF                    ( 3)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca1SlowBW_WID                    ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca1SlowBW_MSK                    (0x00000008)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca1SlowBW_MIN                    (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca1SlowBW_MAX                    (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca1SlowBW_DEF                    (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca1SlowBW_HSH                    (0x01062B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_LockOvrd_OFF                     ( 4)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockOvrd_WID                     ( 2)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockOvrd_MSK                     (0x00000030)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockOvrd_MIN                     (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockOvrd_MAX                     (3) // 0x00000003
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockOvrd_DEF                     (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockOvrd_HSH                     (0x02082B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_LockTimer_OFF                    ( 6)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockTimer_WID                    ( 3)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockTimer_MSK                    (0x000001C0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockTimer_MIN                    (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockTimer_MAX                    (7) // 0x00000007
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockTimer_DEF                    (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockTimer_HSH                    (0x030C2B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_VtSlopeSAGV_OFF                  ( 9)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtSlopeSAGV_WID                  ( 5)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtSlopeSAGV_MSK                  (0x00003E00)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtSlopeSAGV_MIN                  (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtSlopeSAGV_MAX                  (31) // 0x0000001F
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtSlopeSAGV_DEF                  (0x00000010)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtSlopeSAGV_HSH                  (0x05122B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_VtOffsetSAGV_OFF                 (14)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtOffsetSAGV_WID                 ( 5)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtOffsetSAGV_MSK                 (0x0007C000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtOffsetSAGV_MIN                 (-16)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtOffsetSAGV_MAX                 (15) // 0x0000000F
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtOffsetSAGV_DEF                 (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtOffsetSAGV_HSH                 (0x851C2B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_GateICinDVFS_OFF                 (19)
  #define DDRVREF_CR_DDRCRVREFADJUST2_GateICinDVFS_WID                 ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST2_GateICinDVFS_MSK                 (0x00080000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_GateICinDVFS_MIN                 (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_GateICinDVFS_MAX                 (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST2_GateICinDVFS_DEF                 (0x00000001)
  #define DDRVREF_CR_DDRCRVREFADJUST2_GateICinDVFS_HSH                 (0x01262B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_rsvd0_OFF                        (20)
  #define DDRVREF_CR_DDRCRVREFADJUST2_rsvd0_WID                        ( 2)
  #define DDRVREF_CR_DDRCRVREFADJUST2_rsvd0_MSK                        (0x00300000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_rsvd0_MIN                        (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_rsvd0_MAX                        (3) // 0x00000003
  #define DDRVREF_CR_DDRCRVREFADJUST2_rsvd0_DEF                        (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_rsvd0_HSH                        (0x02282B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_SagvVtCtl_OFF                    (22)
  #define DDRVREF_CR_DDRCRVREFADJUST2_SagvVtCtl_WID                    ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST2_SagvVtCtl_MSK                    (0x00400000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_SagvVtCtl_MIN                    (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_SagvVtCtl_MAX                    (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST2_SagvVtCtl_DEF                    (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_SagvVtCtl_HSH                    (0x012C2B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrden_OFF                 (23)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrden_WID                 ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrden_MSK                 (0x00800000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrden_MIN                 (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrden_MAX                 (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrden_DEF                 (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrden_HSH                 (0x012E2B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrd_OFF                   (24)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrd_WID                   ( 8)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrd_MSK                   (0xFF000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrd_MIN                   (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrd_MAX                   (255) // 0x000000FF
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrd_DEF                   (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrd_HSH                   (0x08302B0C)

#define DDRVREF_CR_DDRCRVREFADJUST2_A0_REG                             (0x00002B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_HiZTimerCtrl_A0_OFF              ( 0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_HiZTimerCtrl_A0_WID              ( 2)
  #define DDRVREF_CR_DDRCRVREFADJUST2_HiZTimerCtrl_A0_MSK              (0x00000003)
  #define DDRVREF_CR_DDRCRVREFADJUST2_HiZTimerCtrl_A0_MIN              (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_HiZTimerCtrl_A0_MAX              (3) // 0x00000003
  #define DDRVREF_CR_DDRCRVREFADJUST2_HiZTimerCtrl_A0_DEF              (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_HiZTimerCtrl_A0_HSH              (0x02002B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_ca0SlowBW_A0_OFF                 ( 2)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca0SlowBW_A0_WID                 ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca0SlowBW_A0_MSK                 (0x00000004)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca0SlowBW_A0_MIN                 (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca0SlowBW_A0_MAX                 (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca0SlowBW_A0_DEF                 (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca0SlowBW_A0_HSH                 (0x01042B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_ca1SlowBW_A0_OFF                 ( 3)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca1SlowBW_A0_WID                 ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca1SlowBW_A0_MSK                 (0x00000008)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca1SlowBW_A0_MIN                 (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca1SlowBW_A0_MAX                 (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca1SlowBW_A0_DEF                 (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca1SlowBW_A0_HSH                 (0x01062B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_LockOvrd_A0_OFF                  ( 4)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockOvrd_A0_WID                  ( 2)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockOvrd_A0_MSK                  (0x00000030)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockOvrd_A0_MIN                  (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockOvrd_A0_MAX                  (3) // 0x00000003
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockOvrd_A0_DEF                  (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockOvrd_A0_HSH                  (0x02082B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_LockTimer_A0_OFF                 ( 6)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockTimer_A0_WID                 ( 3)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockTimer_A0_MSK                 (0x000001C0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockTimer_A0_MIN                 (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockTimer_A0_MAX                 (7) // 0x00000007
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockTimer_A0_DEF                 (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockTimer_A0_HSH                 (0x030C2B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_VtSlopeSAGV_A0_OFF               ( 9)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtSlopeSAGV_A0_WID               ( 5)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtSlopeSAGV_A0_MSK               (0x00003E00)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtSlopeSAGV_A0_MIN               (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtSlopeSAGV_A0_MAX               (31) // 0x0000001F
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtSlopeSAGV_A0_DEF               (0x00000010)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtSlopeSAGV_A0_HSH               (0x05122B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_VtOffsetSAGV_A0_OFF              (14)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtOffsetSAGV_A0_WID              ( 5)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtOffsetSAGV_A0_MSK              (0x0007C000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtOffsetSAGV_A0_MIN              (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtOffsetSAGV_A0_MAX              (31) // 0x0000001F
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtOffsetSAGV_A0_DEF              (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtOffsetSAGV_A0_HSH              (0x051C2B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_GateICinDVFS_A0_OFF              (19)
  #define DDRVREF_CR_DDRCRVREFADJUST2_GateICinDVFS_A0_WID              ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST2_GateICinDVFS_A0_MSK              (0x00080000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_GateICinDVFS_A0_MIN              (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_GateICinDVFS_A0_MAX              (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST2_GateICinDVFS_A0_DEF              (0x00000001)
  #define DDRVREF_CR_DDRCRVREFADJUST2_GateICinDVFS_A0_HSH              (0x01262B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_rsvd0_A0_OFF                     (20)
  #define DDRVREF_CR_DDRCRVREFADJUST2_rsvd0_A0_WID                     ( 2)
  #define DDRVREF_CR_DDRCRVREFADJUST2_rsvd0_A0_MSK                     (0x00300000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_rsvd0_A0_MIN                     (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_rsvd0_A0_MAX                     (3) // 0x00000003
  #define DDRVREF_CR_DDRCRVREFADJUST2_rsvd0_A0_DEF                     (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_rsvd0_A0_HSH                     (0x02282B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_SagvVtCtl_A0_OFF                 (22)
  #define DDRVREF_CR_DDRCRVREFADJUST2_SagvVtCtl_A0_WID                 ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST2_SagvVtCtl_A0_MSK                 (0x00400000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_SagvVtCtl_A0_MIN                 (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_SagvVtCtl_A0_MAX                 (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST2_SagvVtCtl_A0_DEF                 (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_SagvVtCtl_A0_HSH                 (0x012C2B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrden_A0_OFF              (23)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrden_A0_WID              ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrden_A0_MSK              (0x00800000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrden_A0_MIN              (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrden_A0_MAX              (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrden_A0_DEF              (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrden_A0_HSH              (0x012E2B0C)

  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrd_A0_OFF                (24)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrd_A0_WID                ( 8)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrd_A0_MSK                (0xFF000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrd_A0_MIN                (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrd_A0_MAX                (255) // 0x000000FF
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrd_A0_DEF                (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrd_A0_HSH                (0x08302B0C)

#define DDRVREF_CR_DDRCRVREFCH1_P0_REG                                 (0x00002B0C)
//Duplicate of DDRVREF_CR_DDRCRVREFCH0_P0_REG

#define DDRVREF_CR_DDRCRVREFADJUST2_P0_REG                             (0x00002B10)

  #define DDRVREF_CR_DDRCRVREFADJUST2_HiZTimerCtrl_P0_OFF              ( 0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_HiZTimerCtrl_P0_WID              ( 2)
  #define DDRVREF_CR_DDRCRVREFADJUST2_HiZTimerCtrl_P0_MSK              (0x00000003)
  #define DDRVREF_CR_DDRCRVREFADJUST2_HiZTimerCtrl_P0_MIN              (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_HiZTimerCtrl_P0_MAX              (3) // 0x00000003
  #define DDRVREF_CR_DDRCRVREFADJUST2_HiZTimerCtrl_P0_DEF              (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_HiZTimerCtrl_P0_HSH              (0x02002B10)

  #define DDRVREF_CR_DDRCRVREFADJUST2_ca00SlowBW_P0_OFF                ( 2)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca00SlowBW_P0_WID                ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca00SlowBW_P0_MSK                (0x00000004)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca00SlowBW_P0_MIN                (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca00SlowBW_P0_MAX                (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca00SlowBW_P0_DEF                (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca00SlowBW_P0_HSH                (0x01042B10)

  #define DDRVREF_CR_DDRCRVREFADJUST2_ca01SlowBW_P0_OFF                ( 3)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca01SlowBW_P0_WID                ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca01SlowBW_P0_MSK                (0x00000008)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca01SlowBW_P0_MIN                (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca01SlowBW_P0_MAX                (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca01SlowBW_P0_DEF                (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca01SlowBW_P0_HSH                (0x01062B10)

  #define DDRVREF_CR_DDRCRVREFADJUST2_LockOvrd_P0_OFF                  ( 4)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockOvrd_P0_WID                  ( 2)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockOvrd_P0_MSK                  (0x00000030)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockOvrd_P0_MIN                  (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockOvrd_P0_MAX                  (3) // 0x00000003
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockOvrd_P0_DEF                  (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockOvrd_P0_HSH                  (0x02082B10)

  #define DDRVREF_CR_DDRCRVREFADJUST2_LockTimer_P0_OFF                 ( 6)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockTimer_P0_WID                 ( 3)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockTimer_P0_MSK                 (0x000001C0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockTimer_P0_MIN                 (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockTimer_P0_MAX                 (7) // 0x00000007
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockTimer_P0_DEF                 (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_LockTimer_P0_HSH                 (0x030C2B10)

  #define DDRVREF_CR_DDRCRVREFADJUST2_VtSlopeSAGV_P0_OFF               ( 9)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtSlopeSAGV_P0_WID               ( 5)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtSlopeSAGV_P0_MSK               (0x00003E00)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtSlopeSAGV_P0_MIN               (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtSlopeSAGV_P0_MAX               (31) // 0x0000001F
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtSlopeSAGV_P0_DEF               (0x00000010)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtSlopeSAGV_P0_HSH               (0x05122B10)

  #define DDRVREF_CR_DDRCRVREFADJUST2_VtOffsetSAGV_P0_OFF              (14)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtOffsetSAGV_P0_WID              ( 5)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtOffsetSAGV_P0_MSK              (0x0007C000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtOffsetSAGV_P0_MIN              (-16)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtOffsetSAGV_P0_MAX              (15) // 0x0000000F
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtOffsetSAGV_P0_DEF              (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_VtOffsetSAGV_P0_HSH              (0x851C2B10)

  #define DDRVREF_CR_DDRCRVREFADJUST2_GateICinDVFS_P0_OFF              (19)
  #define DDRVREF_CR_DDRCRVREFADJUST2_GateICinDVFS_P0_WID              ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST2_GateICinDVFS_P0_MSK              (0x00080000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_GateICinDVFS_P0_MIN              (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_GateICinDVFS_P0_MAX              (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST2_GateICinDVFS_P0_DEF              (0x00000001)
  #define DDRVREF_CR_DDRCRVREFADJUST2_GateICinDVFS_P0_HSH              (0x01262B10)

  #define DDRVREF_CR_DDRCRVREFADJUST2_ca10SlowBW_P0_OFF                (20)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca10SlowBW_P0_WID                ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca10SlowBW_P0_MSK                (0x00100000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca10SlowBW_P0_MIN                (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca10SlowBW_P0_MAX                (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca10SlowBW_P0_DEF                (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca10SlowBW_P0_HSH                (0x01282B10)

  #define DDRVREF_CR_DDRCRVREFADJUST2_ca11SlowBW_P0_OFF                (21)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca11SlowBW_P0_WID                ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca11SlowBW_P0_MSK                (0x00200000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca11SlowBW_P0_MIN                (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca11SlowBW_P0_MAX                (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca11SlowBW_P0_DEF                (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_ca11SlowBW_P0_HSH                (0x012A2B10)

  #define DDRVREF_CR_DDRCRVREFADJUST2_SagvVtCtl_P0_OFF                 (22)
  #define DDRVREF_CR_DDRCRVREFADJUST2_SagvVtCtl_P0_WID                 ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST2_SagvVtCtl_P0_MSK                 (0x00400000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_SagvVtCtl_P0_MIN                 (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_SagvVtCtl_P0_MAX                 (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST2_SagvVtCtl_P0_DEF                 (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_SagvVtCtl_P0_HSH                 (0x012C2B10)

  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrden_P0_OFF              (23)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrden_P0_WID              ( 1)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrden_P0_MSK              (0x00800000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrden_P0_MIN              (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrden_P0_MAX              (1) // 0x00000001
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrden_P0_DEF              (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrden_P0_HSH              (0x012E2B10)

  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrd_P0_OFF                (24)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrd_P0_WID                ( 8)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrd_P0_MSK                (0xFF000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrd_P0_MIN                (0)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrd_P0_MAX                (255) // 0x000000FF
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrd_P0_DEF                (0x00000000)
  #define DDRVREF_CR_DDRCRVREFADJUST2_vtcompovrd_P0_HSH                (0x08302B10)

#define DDRVSSHIAFEA_CR_DDRRCOMPDATA_REG                               (0x00002B80)

  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_PanicDrvDn_OFF                  ( 0)
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_PanicDrvDn_WID                  (10)
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_PanicDrvDn_MSK                  (0x000003FF)
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_PanicDrvDn_MIN                  (0)
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_PanicDrvDn_MAX                  (1023) // 0x000003FF
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_PanicDrvDn_DEF                  (0x00000094)
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_PanicDrvDn_HSH                  (0x0A002B80)

  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_PanicDrvUp_OFF                  (10)
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_PanicDrvUp_WID                  (10)
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_PanicDrvUp_MSK                  (0x000FFC00)
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_PanicDrvUp_MIN                  (0)
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_PanicDrvUp_MAX                  (1023) // 0x000003FF
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_PanicDrvUp_DEF                  (0x00000094)
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_PanicDrvUp_HSH                  (0x0A142B80)

  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_CodeVtn_OFF                     (20)
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_CodeVtn_WID                     ( 6)
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_CodeVtn_MSK                     (0x03F00000)
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_CodeVtn_MIN                     (0)
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_CodeVtn_MAX                     (63) // 0x0000003F
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_CodeVtn_DEF                     (0x00000005)
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_CodeVtn_HSH                     (0x06282B80)

  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_spare_OFF                       (26)
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_spare_WID                       ( 6)
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_spare_MSK                       (0xFC000000)
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_spare_MIN                       (0)
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_spare_MAX                       (63) // 0x0000003F
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_spare_DEF                       (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRRCOMPDATA_spare_HSH                       (0x06342B80)

#define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_REG                          (0x00002B84)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_Target_OFF                 ( 0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_Target_WID                 ( 7)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_Target_MSK                 (0x0000007F)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_Target_MIN                 (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_Target_MAX                 (127) // 0x0000007F
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_Target_DEF                 (0x00000032)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_Target_HSH                 (0x07002B84)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_HiBWDivider_OFF            ( 7)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_HiBWDivider_WID            ( 2)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_HiBWDivider_MSK            (0x00000180)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_HiBWDivider_MIN            (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_HiBWDivider_MAX            (3) // 0x00000003
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_HiBWDivider_DEF            (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_HiBWDivider_HSH            (0x020E2B84)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_LoBWDivider_OFF            ( 9)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_LoBWDivider_WID            ( 2)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_LoBWDivider_MSK            (0x00000600)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_LoBWDivider_MIN            (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_LoBWDivider_MAX            (3) // 0x00000003
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_LoBWDivider_DEF            (0x00000002)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_LoBWDivider_HSH            (0x02122B84)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_Spare1_OFF                 (11)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_Spare1_WID                 ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_Spare1_MSK                 (0x00000800)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_Spare1_MIN                 (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_Spare1_MAX                 (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_Spare1_DEF                 (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_Spare1_HSH                 (0x01162B84)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_SampleDivider_OFF          (12)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_SampleDivider_WID          ( 2)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_SampleDivider_MSK          (0x00003000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_SampleDivider_MIN          (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_SampleDivider_MAX          (3) // 0x00000003
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_SampleDivider_DEF          (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_SampleDivider_HSH          (0x02182B84)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_OpenLoop_OFF               (14)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_OpenLoop_WID               ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_OpenLoop_MSK               (0x00004000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_OpenLoop_MIN               (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_OpenLoop_MAX               (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_OpenLoop_DEF               (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_OpenLoop_HSH               (0x011C2B84)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_BWError_OFF                (15)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_BWError_WID                ( 2)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_BWError_MSK                (0x00018000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_BWError_MIN                (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_BWError_MAX                (3) // 0x00000003
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_BWError_DEF                (0x00000002)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_BWError_HSH                (0x021E2B84)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_PanicEn_OFF                (17)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_PanicEn_WID                ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_PanicEn_MSK                (0x00020000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_PanicEn_MIN                (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_PanicEn_MAX                (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_PanicEn_DEF                (0x00000001)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_PanicEn_HSH                (0x01222B84)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_EnDacPM_OFF                (18)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_EnDacPM_WID                ( 2)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_EnDacPM_MSK                (0x000C0000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_EnDacPM_MIN                (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_EnDacPM_MAX                (3) // 0x00000003
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_EnDacPM_DEF                (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_EnDacPM_HSH                (0x02242B84)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_EnCkePanic_OFF             (20)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_EnCkePanic_WID             ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_EnCkePanic_MSK             (0x00100000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_EnCkePanic_MIN             (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_EnCkePanic_MAX             (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_EnCkePanic_DEF             (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_EnCkePanic_HSH             (0x01282B84)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_GainBoost_OFF              (21)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_GainBoost_WID              ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_GainBoost_MSK              (0x00200000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_GainBoost_MIN              (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_GainBoost_MAX              (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_GainBoost_DEF              (0x00000001)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_GainBoost_HSH              (0x012A2B84)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_SelCode_OFF                (22)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_SelCode_WID                ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_SelCode_MSK                (0x00400000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_SelCode_MIN                (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_SelCode_MAX                (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_SelCode_DEF                (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_SelCode_HSH                (0x012C2B84)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_UseMax_OFF                 (23)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_UseMax_WID                 ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_UseMax_MSK                 (0x00800000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_UseMax_MIN                 (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_UseMax_MAX                 (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_UseMax_DEF                 (0x00000001)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_UseMax_HSH                 (0x012E2B84)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_OutputCode_OFF             (24)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_OutputCode_WID             ( 8)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_OutputCode_MSK             (0xFF000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_OutputCode_MIN             (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_OutputCode_MAX             (255) // 0x000000FF
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_OutputCode_DEF             (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICONTROL_OutputCode_HSH             (0x08302B84)

#define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_REG                          (0x00002B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Target_OFF                 ( 0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Target_WID                 ( 7)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Target_MSK                 (0x0000007F)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Target_MIN                 (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Target_MAX                 (127) // 0x0000007F
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Target_DEF                 (0x00000034)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Target_HSH                 (0x07002B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Panic_OFF                  ( 7)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Panic_WID                  ( 5)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Panic_MSK                  (0x00000F80)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Panic_MIN                  (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Panic_MAX                  (31) // 0x0000001F
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Panic_DEF                  (0x00000010)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Panic_HSH                  (0x050E2B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_VsxHiFbSelect_OFF          (12)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_VsxHiFbSelect_WID          ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_VsxHiFbSelect_MSK          (0x00001000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_VsxHiFbSelect_MIN          (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_VsxHiFbSelect_MAX          (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_VsxHiFbSelect_DEF          (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_VsxHiFbSelect_HSH          (0x01182B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DisOfst_OFF                (13)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DisOfst_WID                ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DisOfst_MSK                (0x00002000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DisOfst_MIN                (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DisOfst_MAX                (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DisOfst_DEF                (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DisOfst_HSH                (0x011A2B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare3_OFF                 (14)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare3_WID                 ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare3_MSK                 (0x00004000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare3_MIN                 (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare3_MAX                 (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare3_DEF                 (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare3_HSH                 (0x011C2B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LoBWSGatedMode_OFF         (15)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LoBWSGatedMode_WID         ( 2)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LoBWSGatedMode_MSK         (0x00018000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LoBWSGatedMode_MIN         (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LoBWSGatedMode_MAX         (3) // 0x00000003
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LoBWSGatedMode_DEF         (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LoBWSGatedMode_HSH         (0x021E2B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare2_OFF                 (17)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare2_WID                 ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare2_MSK                 (0x00020000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare2_MIN                 (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare2_MAX                 (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare2_DEF                 (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare2_HSH                 (0x01222B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicLoUsePmos_OFF         (18)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicLoUsePmos_WID         ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicLoUsePmos_MSK         (0x00040000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicLoUsePmos_MIN         (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicLoUsePmos_MAX         (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicLoUsePmos_DEF         (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicLoUsePmos_HSH         (0x01242B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_VssHiTargetUsePmos_OFF     (19)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_VssHiTargetUsePmos_WID     ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_VssHiTargetUsePmos_MSK     (0x00080000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_VssHiTargetUsePmos_MIN     (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_VssHiTargetUsePmos_MAX     (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_VssHiTargetUsePmos_DEF     (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_VssHiTargetUsePmos_HSH     (0x01262B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicHiUsePmos_OFF         (20)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicHiUsePmos_WID         ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicHiUsePmos_MSK         (0x00100000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicHiUsePmos_MIN         (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicHiUsePmos_MAX         (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicHiUsePmos_DEF         (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicHiUsePmos_HSH         (0x01282B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_WakeUpDelay_OFF            (21)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_WakeUpDelay_WID            ( 3)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_WakeUpDelay_MSK            (0x00E00000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_WakeUpDelay_MIN            (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_WakeUpDelay_MAX            (7) // 0x00000007
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_WakeUpDelay_DEF            (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_WakeUpDelay_HSH            (0x032A2B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DdrVssHiGndSelQnnnH_OFF    (24)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DdrVssHiGndSelQnnnH_WID    ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DdrVssHiGndSelQnnnH_MSK    (0x01000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DdrVssHiGndSelQnnnH_MIN    (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DdrVssHiGndSelQnnnH_MAX    (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DdrVssHiGndSelQnnnH_DEF    (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DdrVssHiGndSelQnnnH_HSH    (0x01302B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare4_OFF                 (25)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare4_WID                 ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare4_MSK                 (0x02000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare4_MIN                 (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare4_MAX                 (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare4_DEF                 (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare4_HSH                 (0x01322B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LockTimer_OFF              (26)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LockTimer_WID              ( 2)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LockTimer_MSK              (0x0C000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LockTimer_MIN              (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LockTimer_MAX              (3) // 0x00000003
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LockTimer_DEF              (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LockTimer_HSH              (0x02342B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_AckOffset_OFF              (28)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_AckOffset_WID              ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_AckOffset_MSK              (0x10000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_AckOffset_MIN              (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_AckOffset_MAX              (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_AckOffset_DEF              (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_AckOffset_HSH              (0x01382B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare5_OFF                 (29)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare5_WID                 ( 3)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare5_MSK                 (0xE0000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare5_MIN                 (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare5_MAX                 (7) // 0x00000007
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare5_DEF                 (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare5_HSH                 (0x033A2B88)

#define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_A0_REG                       (0x00002B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Target_A0_OFF              ( 0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Target_A0_WID              ( 7)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Target_A0_MSK              (0x0000007F)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Target_A0_MIN              (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Target_A0_MAX              (127) // 0x0000007F
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Target_A0_DEF              (0x00000034)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Target_A0_HSH              (0x07002B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Panic_A0_OFF               ( 7)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Panic_A0_WID               ( 5)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Panic_A0_MSK               (0x00000F80)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Panic_A0_MIN               (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Panic_A0_MAX               (31) // 0x0000001F
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Panic_A0_DEF               (0x00000010)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Panic_A0_HSH               (0x050E2B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare1_A0_OFF              (12)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare1_A0_WID              ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare1_A0_MSK              (0x00001000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare1_A0_MIN              (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare1_A0_MAX              (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare1_A0_DEF              (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare1_A0_HSH              (0x01182B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DisOfst_A0_OFF             (13)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DisOfst_A0_WID             ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DisOfst_A0_MSK             (0x00002000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DisOfst_A0_MIN             (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DisOfst_A0_MAX             (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DisOfst_A0_DEF             (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DisOfst_A0_HSH             (0x011A2B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare3_A0_OFF              (14)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare3_A0_WID              ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare3_A0_MSK              (0x00004000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare3_A0_MIN              (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare3_A0_MAX              (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare3_A0_DEF              (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare3_A0_HSH              (0x011C2B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LoBWSGatedMode_A0_OFF      (15)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LoBWSGatedMode_A0_WID      ( 2)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LoBWSGatedMode_A0_MSK      (0x00018000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LoBWSGatedMode_A0_MIN      (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LoBWSGatedMode_A0_MAX      (3) // 0x00000003
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LoBWSGatedMode_A0_DEF      (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LoBWSGatedMode_A0_HSH      (0x021E2B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare2_A0_OFF              (17)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare2_A0_WID              ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare2_A0_MSK              (0x00020000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare2_A0_MIN              (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare2_A0_MAX              (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare2_A0_DEF              (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare2_A0_HSH              (0x01222B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicLoUsePmos_A0_OFF      (18)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicLoUsePmos_A0_WID      ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicLoUsePmos_A0_MSK      (0x00040000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicLoUsePmos_A0_MIN      (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicLoUsePmos_A0_MAX      (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicLoUsePmos_A0_DEF      (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicLoUsePmos_A0_HSH      (0x01242B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_VssHiTargetUsePmos_A0_OFF  (19)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_VssHiTargetUsePmos_A0_WID  ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_VssHiTargetUsePmos_A0_MSK  (0x00080000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_VssHiTargetUsePmos_A0_MIN  (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_VssHiTargetUsePmos_A0_MAX  (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_VssHiTargetUsePmos_A0_DEF  (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_VssHiTargetUsePmos_A0_HSH  (0x01262B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicHiUsePmos_A0_OFF      (20)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicHiUsePmos_A0_WID      ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicHiUsePmos_A0_MSK      (0x00100000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicHiUsePmos_A0_MIN      (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicHiUsePmos_A0_MAX      (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicHiUsePmos_A0_DEF      (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_PanicHiUsePmos_A0_HSH      (0x01282B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_WakeUpDelay_A0_OFF         (21)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_WakeUpDelay_A0_WID         ( 3)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_WakeUpDelay_A0_MSK         (0x00E00000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_WakeUpDelay_A0_MIN         (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_WakeUpDelay_A0_MAX         (7) // 0x00000007
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_WakeUpDelay_A0_DEF         (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_WakeUpDelay_A0_HSH         (0x032A2B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DdrVssHiGndSelQnnnH_A0_OFF (24)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DdrVssHiGndSelQnnnH_A0_WID ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DdrVssHiGndSelQnnnH_A0_MSK (0x01000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DdrVssHiGndSelQnnnH_A0_MIN (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DdrVssHiGndSelQnnnH_A0_MAX (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DdrVssHiGndSelQnnnH_A0_DEF (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_DdrVssHiGndSelQnnnH_A0_HSH (0x01302B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare4_A0_OFF              (25)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare4_A0_WID              ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare4_A0_MSK              (0x02000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare4_A0_MIN              (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare4_A0_MAX              (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare4_A0_DEF              (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare4_A0_HSH              (0x01322B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LockTimer_A0_OFF           (26)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LockTimer_A0_WID           ( 2)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LockTimer_A0_MSK           (0x0C000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LockTimer_A0_MIN           (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LockTimer_A0_MAX           (3) // 0x00000003
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LockTimer_A0_DEF           (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_LockTimer_A0_HSH           (0x02342B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_AckOffset_A0_OFF           (28)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_AckOffset_A0_WID           ( 1)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_AckOffset_A0_MSK           (0x10000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_AckOffset_A0_MIN           (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_AckOffset_A0_MAX           (1) // 0x00000001
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_AckOffset_A0_DEF           (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_AckOffset_A0_HSH           (0x01382B88)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare5_A0_OFF              (29)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare5_A0_WID              ( 3)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare5_A0_MSK              (0xE0000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare5_A0_MIN              (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare5_A0_MAX              (7) // 0x00000007
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare5_A0_DEF              (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHISAMPLER_Spare5_A0_HSH              (0x033A2B88)

#define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_REG                       (0x00002B8C)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_SparePmosCompOfst_OFF   ( 0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_SparePmosCompOfst_WID   ( 6)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_SparePmosCompOfst_MSK   (0x0000003F)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_SparePmosCompOfst_MIN   (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_SparePmosCompOfst_MAX   (63) // 0x0000003F
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_SparePmosCompOfst_DEF   (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_SparePmosCompOfst_HSH   (0x06002B8C)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_SpareNmosCompOfst_OFF   ( 6)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_SpareNmosCompOfst_WID   ( 6)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_SpareNmosCompOfst_MSK   (0x00000FC0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_SpareNmosCompOfst_MIN   (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_SpareNmosCompOfst_MAX   (63) // 0x0000003F
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_SpareNmosCompOfst_DEF   (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_SpareNmosCompOfst_HSH   (0x060C2B8C)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_VsshiTargetCompOfst_OFF (12)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_VsshiTargetCompOfst_WID ( 6)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_VsshiTargetCompOfst_MSK (0x0003F000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_VsshiTargetCompOfst_MIN (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_VsshiTargetCompOfst_MAX (63) // 0x0000003F
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_VsshiTargetCompOfst_DEF (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_VsshiTargetCompOfst_HSH (0x06182B8C)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_PanicLoCompOfst_OFF     (18)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_PanicLoCompOfst_WID     ( 6)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_PanicLoCompOfst_MSK     (0x00FC0000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_PanicLoCompOfst_MIN     (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_PanicLoCompOfst_MAX     (63) // 0x0000003F
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_PanicLoCompOfst_DEF     (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_PanicLoCompOfst_HSH     (0x06242B8C)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_PanicHiCompOfst_OFF     (24)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_PanicHiCompOfst_WID     ( 6)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_PanicHiCompOfst_MSK     (0x3F000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_PanicHiCompOfst_MIN     (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_PanicHiCompOfst_MAX     (63) // 0x0000003F
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_PanicHiCompOfst_DEF     (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_PanicHiCompOfst_HSH     (0x06302B8C)

  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_spare_OFF               (30)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_spare_WID               ( 2)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_spare_MSK               (0xC0000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_spare_MIN               (0)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_spare_MAX               (3) // 0x00000003
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_spare_DEF               (0x00000000)
  #define DDRVSSHIAFEA_CR_DDRCRVSSHICOMPOFFSET_spare_HSH               (0x023C2B8C)

#define DDRPHY_COMP_CR_DDRCRDATACOMP0_REG                              (0x00002C00)
//Duplicate of DATA0CH0_CR_RCOMPDATA0_REG

#define DDRPHY_COMP_CR_DDRCRDATACOMP1_REG                              (0x00002C04)
//Duplicate of DATA0CH0_CR_RCOMPDATA1_REG

#define DDRPHY_COMP_CR_DDRCRCACOMP_REG                                 (0x00002C08)

  #define DDRPHY_COMP_CR_DDRCRCACOMP_Scomp_OFF                         ( 0)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_Scomp_WID                         ( 6)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_Scomp_MSK                         (0x0000003F)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_Scomp_MIN                         (0)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_Scomp_MAX                         (63) // 0x0000003F
  #define DDRPHY_COMP_CR_DDRCRCACOMP_Scomp_DEF                         (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_Scomp_HSH                         (0x06002C08)

  #define DDRPHY_COMP_CR_DDRCRCACOMP_TcoComp_OFF                       ( 6)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_TcoComp_WID                       ( 6)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_TcoComp_MSK                       (0x00000FC0)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_TcoComp_MIN                       (0)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_TcoComp_MAX                       (63) // 0x0000003F
  #define DDRPHY_COMP_CR_DDRCRCACOMP_TcoComp_DEF                       (0x00000020)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_TcoComp_HSH                       (0x060C2C08)

  #define DDRPHY_COMP_CR_DDRCRCACOMP_RcompDrvUp_OFF                    (12)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_RcompDrvUp_WID                    ( 6)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_RcompDrvUp_MSK                    (0x0003F000)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_RcompDrvUp_MIN                    (0)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_RcompDrvUp_MAX                    (63) // 0x0000003F
  #define DDRPHY_COMP_CR_DDRCRCACOMP_RcompDrvUp_DEF                    (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_RcompDrvUp_HSH                    (0x06182C08)

  #define DDRPHY_COMP_CR_DDRCRCACOMP_RcompDrvDown_OFF                  (18)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_RcompDrvDown_WID                  ( 6)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_RcompDrvDown_MSK                  (0x00FC0000)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_RcompDrvDown_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_RcompDrvDown_MAX                  (63) // 0x0000003F
  #define DDRPHY_COMP_CR_DDRCRCACOMP_RcompDrvDown_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_RcompDrvDown_HSH                  (0x06242C08)

  #define DDRPHY_COMP_CR_DDRCRCACOMP_VssHiFF_OFF                       (24)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_VssHiFF_WID                       ( 6)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_VssHiFF_MSK                       (0x3F000000)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_VssHiFF_MIN                       (0)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_VssHiFF_MAX                       (63) // 0x0000003F
  #define DDRPHY_COMP_CR_DDRCRCACOMP_VssHiFF_DEF                       (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_VssHiFF_HSH                       (0x06302C08)

  #define DDRPHY_COMP_CR_DDRCRCACOMP_Spare_OFF                         (30)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_Spare_WID                         ( 2)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_Spare_MSK                         (0xC0000000)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_Spare_MIN                         (0)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_Spare_MAX                         (3) // 0x00000003
  #define DDRPHY_COMP_CR_DDRCRCACOMP_Spare_DEF                         (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCACOMP_Spare_HSH                         (0x023C2C08)

#define DDRPHY_COMP_CR_DDRCRCTLCOMP_REG                                (0x00002C0C)
//Duplicate of DDRPHY_COMP_CR_DDRCRCACOMP_REG

#define DDRPHY_COMP_CR_DDRCRCLKCOMP_REG                                (0x00002C10)
//Duplicate of DDRPHY_COMP_CR_DDRCRCACOMP_REG

#define DDRPHY_COMP_CR_DDRCRCOMPCTL0_REG                               (0x00002C14)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_EnVddqOdt_OFF                   ( 0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_EnVddqOdt_WID                   ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_EnVddqOdt_MSK                   (0x00000001)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_EnVddqOdt_MIN                   (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_EnVddqOdt_MAX                   (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_EnVddqOdt_DEF                   (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_EnVddqOdt_HSH                   (0x01002C14)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_EnVttOdt_OFF                    ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_EnVttOdt_WID                    ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_EnVttOdt_MSK                    (0x00000002)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_EnVttOdt_MIN                    (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_EnVttOdt_MAX                    (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_EnVttOdt_DEF                    (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_EnVttOdt_HSH                    (0x01022C14)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DisableFallingPD_OFF            ( 2)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DisableFallingPD_WID            ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DisableFallingPD_MSK            (0x00000004)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DisableFallingPD_MIN            (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DisableFallingPD_MAX            (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DisableFallingPD_DEF            (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DisableFallingPD_HSH            (0x01042C14)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_sinstepadvbin_OFF               ( 3)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_sinstepadvbin_WID               ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_sinstepadvbin_MSK               (0x00000008)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_sinstepadvbin_MIN               (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_sinstepadvbin_MAX               (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_sinstepadvbin_DEF               (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_sinstepadvbin_HSH               (0x01062C14)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_sinstepbin_OFF                  ( 4)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_sinstepbin_WID                  ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_sinstepbin_MSK                  (0x00000010)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_sinstepbin_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_sinstepbin_MAX                  (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_sinstepbin_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_sinstepbin_HSH                  (0x01082C14)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CaVoltageSelect_OFF             ( 5)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CaVoltageSelect_WID             ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CaVoltageSelect_MSK             (0x00000020)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CaVoltageSelect_MIN             (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CaVoltageSelect_MAX             (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CaVoltageSelect_DEF             (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CaVoltageSelect_HSH             (0x010A2C14)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CtlVoltageSelect_OFF            ( 6)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CtlVoltageSelect_WID            ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CtlVoltageSelect_MSK            (0x00000040)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CtlVoltageSelect_MIN            (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CtlVoltageSelect_MAX            (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CtlVoltageSelect_DEF            (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CtlVoltageSelect_HSH            (0x010C2C14)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_ClkVoltageSelect_OFF            ( 7)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_ClkVoltageSelect_WID            ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_ClkVoltageSelect_MSK            (0x00000080)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_ClkVoltageSelect_MIN            (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_ClkVoltageSelect_MAX            (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_ClkVoltageSelect_DEF            (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_ClkVoltageSelect_HSH            (0x010E2C14)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCPredrvUseVcciog_OFF          ( 8)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCPredrvUseVcciog_WID          ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCPredrvUseVcciog_MSK          (0x00000100)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCPredrvUseVcciog_MIN          (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCPredrvUseVcciog_MAX          (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCPredrvUseVcciog_DEF          (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCPredrvUseVcciog_HSH          (0x01102C14)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCVssHiBypassVddqMode_OFF      ( 9)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCVssHiBypassVddqMode_WID      ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCVssHiBypassVddqMode_MSK      (0x00000200)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCVssHiBypassVddqMode_MIN      (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCVssHiBypassVddqMode_MAX      (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCVssHiBypassVddqMode_DEF      (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCVssHiBypassVddqMode_HSH      (0x01122C14)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCVssHiBypassVdd2Mode_OFF      (10)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCVssHiBypassVdd2Mode_WID      ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCVssHiBypassVdd2Mode_MSK      (0x00000400)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCVssHiBypassVdd2Mode_MIN      (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCVssHiBypassVdd2Mode_MAX      (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCVssHiBypassVdd2Mode_DEF      (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCVssHiBypassVdd2Mode_HSH      (0x01142C14)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCStaticLegCtl_OFF             (11)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCStaticLegCtl_WID             ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCStaticLegCtl_MSK             (0x00000800)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCStaticLegCtl_MIN             (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCStaticLegCtl_MAX             (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCStaticLegCtl_DEF             (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_CCCStaticLegCtl_HSH             (0x01162C14)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DisVddqPathWithVddq_OFF         (12)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DisVddqPathWithVddq_WID         ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DisVddqPathWithVddq_MSK         (0x00001000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DisVddqPathWithVddq_MIN         (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DisVddqPathWithVddq_MAX         (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DisVddqPathWithVddq_DEF         (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DisVddqPathWithVddq_HSH         (0x01182C14)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DQPredrvUseVcciog_OFF           (13)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DQPredrvUseVcciog_WID           ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DQPredrvUseVcciog_MSK           (0x00002000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DQPredrvUseVcciog_MIN           (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DQPredrvUseVcciog_MAX           (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DQPredrvUseVcciog_DEF           (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DQPredrvUseVcciog_HSH           (0x011A2C14)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DQVssHiBypassVddqMode_OFF       (14)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DQVssHiBypassVddqMode_WID       ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DQVssHiBypassVddqMode_MSK       (0x00004000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DQVssHiBypassVddqMode_MIN       (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DQVssHiBypassVddqMode_MAX       (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DQVssHiBypassVddqMode_DEF       (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DQVssHiBypassVddqMode_HSH       (0x011C2C14)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_nbiasdisablevsshi_OFF           (15)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_nbiasdisablevsshi_WID           ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_nbiasdisablevsshi_MSK           (0x00008000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_nbiasdisablevsshi_MIN           (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_nbiasdisablevsshi_MAX           (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_nbiasdisablevsshi_DEF           (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_nbiasdisablevsshi_HSH           (0x011E2C14)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DqOdtVrefDn_OFF                 (16)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DqOdtVrefDn_WID                 ( 8)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DqOdtVrefDn_MSK                 (0x00FF0000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DqOdtVrefDn_MIN                 (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DqOdtVrefDn_MAX                 (255) // 0x000000FF
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DqOdtVrefDn_DEF                 (0x00000060)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DqOdtVrefDn_HSH                 (0x08202C14)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DqOdtVrefUp_OFF                 (24)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DqOdtVrefUp_WID                 ( 8)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DqOdtVrefUp_MSK                 (0xFF000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DqOdtVrefUp_MIN                 (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DqOdtVrefUp_MAX                 (255) // 0x000000FF
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DqOdtVrefUp_DEF                 (0x00000060)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL0_DqOdtVrefUp_HSH                 (0x08302C14)

#define DDRPHY_COMP_CR_DDRCRCOMPCTL1_REG                               (0x00002C18)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DqScompCells_OFF                ( 0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DqScompCells_WID                ( 4)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DqScompCells_MSK                (0x0000000F)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DqScompCells_MIN                (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DqScompCells_MAX                (15) // 0x0000000F
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DqScompCells_DEF                (0x00000006)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DqScompCells_HSH                (0x04002C18)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DqScompPC_OFF                   ( 4)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DqScompPC_WID                   ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DqScompPC_MSK                   (0x00000010)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DqScompPC_MIN                   (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DqScompPC_MAX                   (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DqScompPC_DEF                   (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DqScompPC_HSH                   (0x01082C18)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CmdScompCells_OFF               ( 5)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CmdScompCells_WID               ( 4)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CmdScompCells_MSK               (0x000001E0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CmdScompCells_MIN               (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CmdScompCells_MAX               (15) // 0x0000000F
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CmdScompCells_DEF               (0x00000006)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CmdScompCells_HSH               (0x040A2C18)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CmdScompPC_OFF                  ( 9)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CmdScompPC_WID                  ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CmdScompPC_MSK                  (0x00000200)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CmdScompPC_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CmdScompPC_MAX                  (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CmdScompPC_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CmdScompPC_HSH                  (0x01122C18)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CtlScompCells_OFF               (10)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CtlScompCells_WID               ( 4)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CtlScompCells_MSK               (0x00003C00)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CtlScompCells_MIN               (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CtlScompCells_MAX               (15) // 0x0000000F
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CtlScompCells_DEF               (0x00000006)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CtlScompCells_HSH               (0x04142C18)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CtlScompPC_OFF                  (14)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CtlScompPC_WID                  ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CtlScompPC_MSK                  (0x00004000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CtlScompPC_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CtlScompPC_MAX                  (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CtlScompPC_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CtlScompPC_HSH                  (0x011C2C18)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_ClkScompCells_OFF               (15)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_ClkScompCells_WID               ( 4)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_ClkScompCells_MSK               (0x00078000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_ClkScompCells_MIN               (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_ClkScompCells_MAX               (15) // 0x0000000F
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_ClkScompCells_DEF               (0x00000006)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_ClkScompCells_HSH               (0x041E2C18)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_ClkScompPC_OFF                  (19)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_ClkScompPC_WID                  ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_ClkScompPC_MSK                  (0x00080000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_ClkScompPC_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_ClkScompPC_MAX                  (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_ClkScompPC_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_ClkScompPC_HSH                  (0x01262C18)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_En200ohmVsshiPncUp_OFF          (20)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_En200ohmVsshiPncUp_WID          ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_En200ohmVsshiPncUp_MSK          (0x00100000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_En200ohmVsshiPncUp_MIN          (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_En200ohmVsshiPncUp_MAX          (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_En200ohmVsshiPncUp_DEF          (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_En200ohmVsshiPncUp_HSH          (0x01282C18)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_En200ohmVttPncUp_OFF            (21)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_En200ohmVttPncUp_WID            ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_En200ohmVttPncUp_MSK            (0x00200000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_En200ohmVttPncUp_MIN            (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_En200ohmVttPncUp_MAX            (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_En200ohmVttPncUp_DEF            (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_En200ohmVttPncUp_HSH            (0x012A2C18)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DisableCompRotate_OFF           (22)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DisableCompRotate_WID           ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DisableCompRotate_MSK           (0x00400000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DisableCompRotate_MIN           (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DisableCompRotate_MAX           (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DisableCompRotate_DEF           (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DisableCompRotate_HSH           (0x012C2C18)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DisableOdtStatic_OFF            (23)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DisableOdtStatic_WID            ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DisableOdtStatic_MSK            (0x00800000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DisableOdtStatic_MIN            (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DisableOdtStatic_MAX            (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DisableOdtStatic_DEF            (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DisableOdtStatic_HSH            (0x012E2C18)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CompClkOn_OFF                   (24)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CompClkOn_WID                   ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CompClkOn_MSK                   (0x01000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CompClkOn_MIN                   (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CompClkOn_MAX                   (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CompClkOn_DEF                   (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_CompClkOn_HSH                   (0x01302C18)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_SelCompIntVrefSupply_OFF        (25)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_SelCompIntVrefSupply_WID        ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_SelCompIntVrefSupply_MSK        (0x02000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_SelCompIntVrefSupply_MIN        (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_SelCompIntVrefSupply_MAX        (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_SelCompIntVrefSupply_DEF        (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_SelCompIntVrefSupply_HSH        (0x01322C18)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_spare2_OFF                      (26)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_spare2_WID                      ( 3)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_spare2_MSK                      (0x1C000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_spare2_MIN                      (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_spare2_MAX                      (7) // 0x00000007
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_spare2_DEF                      (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_spare2_HSH                      (0x03342C18)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DisableQuickComp_OFF            (29)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DisableQuickComp_WID            ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DisableQuickComp_MSK            (0x20000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DisableQuickComp_MIN            (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DisableQuickComp_MAX            (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DisableQuickComp_DEF            (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_DisableQuickComp_HSH            (0x013A2C18)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_SinStep_OFF                     (30)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_SinStep_WID                     ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_SinStep_MSK                     (0x40000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_SinStep_MIN                     (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_SinStep_MAX                     (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_SinStep_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_SinStep_HSH                     (0x013C2C18)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_SinStepAdv_OFF                  (31)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_SinStepAdv_WID                  ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_SinStepAdv_MSK                  (0x80000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_SinStepAdv_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_SinStepAdv_MAX                  (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_SinStepAdv_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL1_SinStepAdv_HSH                  (0x013E2C18)

#define DDRPHY_COMP_CR_DDRCRCOMPCTL2_REG                               (0x00002C1C)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_CmdDrvVrefUp_OFF                ( 0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_CmdDrvVrefUp_WID                ( 8)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_CmdDrvVrefUp_MSK                (0x000000FF)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_CmdDrvVrefUp_MIN                (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_CmdDrvVrefUp_MAX                (255) // 0x000000FF
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_CmdDrvVrefUp_DEF                (0x00000060)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_CmdDrvVrefUp_HSH                (0x08002C1C)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_CtlDrvVrefUp_OFF                ( 8)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_CtlDrvVrefUp_WID                ( 8)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_CtlDrvVrefUp_MSK                (0x0000FF00)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_CtlDrvVrefUp_MIN                (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_CtlDrvVrefUp_MAX                (255) // 0x000000FF
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_CtlDrvVrefUp_DEF                (0x00000060)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_CtlDrvVrefUp_HSH                (0x08102C1C)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_ClkDrvVrefUp_OFF                (16)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_ClkDrvVrefUp_WID                ( 8)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_ClkDrvVrefUp_MSK                (0x00FF0000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_ClkDrvVrefUp_MIN                (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_ClkDrvVrefUp_MAX                (255) // 0x000000FF
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_ClkDrvVrefUp_DEF                (0x00000060)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_ClkDrvVrefUp_HSH                (0x08202C1C)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_Cmd200VrefDn_OFF                (24)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_Cmd200VrefDn_WID                ( 8)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_Cmd200VrefDn_MSK                (0xFF000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_Cmd200VrefDn_MIN                (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_Cmd200VrefDn_MAX                (255) // 0x000000FF
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_Cmd200VrefDn_DEF                (0x00000060)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL2_Cmd200VrefDn_HSH                (0x08302C1C)

#define DDRPHY_COMP_CR_DDRCRCOMPOVR0_REG                               (0x00002C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqDrvU_OFF                      ( 0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqDrvU_WID                      ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqDrvU_MSK                      (0x00000001)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqDrvU_MIN                      (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqDrvU_MAX                      (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqDrvU_DEF                      (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqDrvU_HSH                      (0x01002C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqDrvD_OFF                      ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqDrvD_WID                      ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqDrvD_MSK                      (0x00000002)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqDrvD_MIN                      (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqDrvD_MAX                      (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqDrvD_DEF                      (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqDrvD_HSH                      (0x01022C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqOdtU_OFF                      ( 2)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqOdtU_WID                      ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqOdtU_MSK                      (0x00000004)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqOdtU_MIN                      (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqOdtU_MAX                      (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqOdtU_DEF                      (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqOdtU_HSH                      (0x01042C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqOdtD_OFF                      ( 3)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqOdtD_WID                      ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqOdtD_MSK                      (0x00000008)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqOdtD_MIN                      (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqOdtD_MAX                      (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqOdtD_DEF                      (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqOdtD_HSH                      (0x01062C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdDrvU_OFF                     ( 4)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdDrvU_WID                     ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdDrvU_MSK                     (0x00000010)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdDrvU_MIN                     (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdDrvU_MAX                     (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdDrvU_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdDrvU_HSH                     (0x01082C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdDrvD_OFF                     ( 5)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdDrvD_WID                     ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdDrvD_MSK                     (0x00000020)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdDrvD_MIN                     (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdDrvD_MAX                     (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdDrvD_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdDrvD_HSH                     (0x010A2C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CtlDrvU_OFF                     ( 6)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CtlDrvU_WID                     ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CtlDrvU_MSK                     (0x00000040)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CtlDrvU_MIN                     (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CtlDrvU_MAX                     (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CtlDrvU_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CtlDrvU_HSH                     (0x010C2C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CtlDrvD_OFF                     ( 7)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CtlDrvD_WID                     ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CtlDrvD_MSK                     (0x00000080)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CtlDrvD_MIN                     (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CtlDrvD_MAX                     (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CtlDrvD_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CtlDrvD_HSH                     (0x010E2C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_ClkDrvU_OFF                     ( 8)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_ClkDrvU_WID                     ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_ClkDrvU_MSK                     (0x00000100)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_ClkDrvU_MIN                     (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_ClkDrvU_MAX                     (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_ClkDrvU_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_ClkDrvU_HSH                     (0x01102C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_ClkDrvD_OFF                     ( 9)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_ClkDrvD_WID                     ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_ClkDrvD_MSK                     (0x00000200)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_ClkDrvD_MIN                     (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_ClkDrvD_MAX                     (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_ClkDrvD_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_ClkDrvD_HSH                     (0x01122C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqSR_OFF                        (10)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqSR_WID                        ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqSR_MSK                        (0x00000400)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqSR_MIN                        (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqSR_MAX                        (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqSR_DEF                        (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_DqSR_HSH                        (0x01142C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdSR_OFF                       (11)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdSR_WID                       ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdSR_MSK                       (0x00000800)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdSR_MIN                       (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdSR_MAX                       (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdSR_DEF                       (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdSR_HSH                       (0x01162C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CtlSR_OFF                       (12)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CtlSR_WID                       ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CtlSR_MSK                       (0x00001000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CtlSR_MIN                       (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CtlSR_MAX                       (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CtlSR_DEF                       (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CtlSR_HSH                       (0x01182C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_ClkSR_OFF                       (13)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_ClkSR_WID                       ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_ClkSR_MSK                       (0x00002000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_ClkSR_MIN                       (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_ClkSR_MAX                       (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_ClkSR_DEF                       (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_ClkSR_HSH                       (0x011A2C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_RloadComp_OFF                   (14)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_RloadComp_WID                   ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_RloadComp_MSK                   (0x00004000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_RloadComp_MIN                   (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_RloadComp_MAX                   (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_RloadComp_DEF                   (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_RloadComp_HSH                   (0x011C2C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_VTNComp_OFF                     (15)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_VTNComp_WID                     ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_VTNComp_MSK                     (0x00008000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_VTNComp_MIN                     (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_VTNComp_MAX                     (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_VTNComp_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_VTNComp_HSH                     (0x011E2C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdDn200_OFF                    (16)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdDn200_WID                    ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdDn200_MSK                    (0x00010000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdDn200_MIN                    (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdDn200_MAX                    (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdDn200_DEF                    (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_CmdDn200_HSH                    (0x01202C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicDrvUp_OFF                  (17)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicDrvUp_WID                  ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicDrvUp_MSK                  (0x00020000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicDrvUp_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicDrvUp_MAX                  (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicDrvUp_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicDrvUp_HSH                  (0x01222C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicDrvDn_OFF                  (18)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicDrvDn_WID                  ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicDrvDn_MSK                  (0x00040000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicDrvDn_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicDrvDn_MAX                  (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicDrvDn_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicDrvDn_HSH                  (0x01242C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_VTPComp_OFF                     (19)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_VTPComp_WID                     ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_VTPComp_MSK                     (0x00080000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_VTPComp_MIN                     (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_VTPComp_MAX                     (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_VTPComp_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_VTPComp_HSH                     (0x01262C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicVttDn_OFF                  (20)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicVttDn_WID                  ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicVttDn_MSK                  (0x00100000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicVttDn_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicVttDn_MAX                  (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicVttDn_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicVttDn_HSH                  (0x01282C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicVttUp_OFF                  (21)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicVttUp_WID                  ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicVttUp_MSK                  (0x00200000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicVttUp_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicVttUp_MAX                  (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicVttUp_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_PanicVttUp_HSH                  (0x012A2C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_viewdrvu_OFF                    (22)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_viewdrvu_WID                    ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_viewdrvu_MSK                    (0x00400000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_viewdrvu_MIN                    (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_viewdrvu_MAX                    (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_viewdrvu_DEF                    (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_viewdrvu_HSH                    (0x012C2C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_viewdrvd_OFF                    (23)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_viewdrvd_WID                    ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_viewdrvd_MSK                    (0x00800000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_viewdrvd_MIN                    (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_viewdrvd_MAX                    (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_viewdrvd_DEF                    (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_viewdrvd_HSH                    (0x012E2C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_Spare1ABin2_OFF                 (24)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_Spare1ABin2_WID                 ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_Spare1ABin2_MSK                 (0x01000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_Spare1ABin2_MIN                 (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_Spare1ABin2_MAX                 (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_Spare1ABin2_DEF                 (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_Spare1ABin2_HSH                 (0x01302C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_Spare1ABin4_OFF                 (25)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_Spare1ABin4_WID                 ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_Spare1ABin4_MSK                 (0x02000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_Spare1ABin4_MIN                 (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_Spare1ABin4_MAX                 (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_Spare1ABin4_DEF                 (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_Spare1ABin4_HSH                 (0x01322C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_Leak2VsxHiFF_OFF                (26)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_Leak2VsxHiFF_WID                ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_Leak2VsxHiFF_MSK                (0x04000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_Leak2VsxHiFF_MIN                (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_Leak2VsxHiFF_MAX                (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_Leak2VsxHiFF_DEF                (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_Leak2VsxHiFF_HSH                (0x01342C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_LeakQVsxHiFF_OFF                (27)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_LeakQVsxHiFF_WID                ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_LeakQVsxHiFF_MSK                (0x08000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_LeakQVsxHiFF_MIN                (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_LeakQVsxHiFF_MAX                (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_LeakQVsxHiFF_DEF                (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_LeakQVsxHiFF_HSH                (0x01362C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_spare_OFF                       (28)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_spare_WID                       ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_spare_MSK                       (0x10000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_spare_MIN                       (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_spare_MAX                       (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_spare_DEF                       (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_spare_HSH                       (0x01382C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_RcompCheckEn_OFF                (29)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_RcompCheckEn_WID                ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_RcompCheckEn_MSK                (0x20000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_RcompCheckEn_MIN                (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_RcompCheckEn_MAX                (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_RcompCheckEn_DEF                (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_RcompCheckEn_HSH                (0x013A2C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_RcompSwapEn_OFF                 (30)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_RcompSwapEn_WID                 ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_RcompSwapEn_MSK                 (0x40000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_RcompSwapEn_MIN                 (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_RcompSwapEn_MAX                 (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_RcompSwapEn_DEF                 (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_RcompSwapEn_HSH                 (0x013C2C20)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_VtDmVrefFsm_OFF                 (31)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_VtDmVrefFsm_WID                 ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_VtDmVrefFsm_MSK                 (0x80000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_VtDmVrefFsm_MIN                 (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_VtDmVrefFsm_MAX                 (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_VtDmVrefFsm_DEF                 (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR0_VtDmVrefFsm_HSH                 (0x013E2C20)

#define DDRPHY_COMP_CR_DDRCRDATACOMPVTT_REG                            (0x00002C24)
//Duplicate of DATA0CH0_CR_DATACOMPVTT_REG

#define DDRPHY_COMP_CR_DDRCRVSXHICOMPDATA_REG                          (0x00002C28)
//Duplicate of DDRVSSHIAFEA_CR_DDRRCOMPDATA_REG

#define DDRPHY_COMP_CR_DDRCRCOMPCTL3_REG                               (0x00002C2C)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_CmdDrvVrefDn_OFF                ( 0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_CmdDrvVrefDn_WID                ( 8)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_CmdDrvVrefDn_MSK                (0x000000FF)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_CmdDrvVrefDn_MIN                (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_CmdDrvVrefDn_MAX                (255) // 0x000000FF
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_CmdDrvVrefDn_DEF                (0x00000060)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_CmdDrvVrefDn_HSH                (0x08002C2C)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_CtlDrvVrefDn_OFF                ( 8)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_CtlDrvVrefDn_WID                ( 8)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_CtlDrvVrefDn_MSK                (0x0000FF00)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_CtlDrvVrefDn_MIN                (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_CtlDrvVrefDn_MAX                (255) // 0x000000FF
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_CtlDrvVrefDn_DEF                (0x00000060)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_CtlDrvVrefDn_HSH                (0x08102C2C)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_ClkDrvVrefDn_OFF                (16)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_ClkDrvVrefDn_WID                ( 8)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_ClkDrvVrefDn_MSK                (0x00FF0000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_ClkDrvVrefDn_MIN                (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_ClkDrvVrefDn_MAX                (255) // 0x000000FF
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_ClkDrvVrefDn_DEF                (0x00000060)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_ClkDrvVrefDn_HSH                (0x08202C2C)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_DqDrvVrefDn_OFF                 (24)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_DqDrvVrefDn_WID                 ( 8)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_DqDrvVrefDn_MSK                 (0xFF000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_DqDrvVrefDn_MIN                 (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_DqDrvVrefDn_MAX                 (255) // 0x000000FF
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_DqDrvVrefDn_DEF                 (0x00000060)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL3_DqDrvVrefDn_HSH                 (0x08302C2C)

#define DDRPHY_COMP_CR_DDRCRCOMPTEMP_REG                               (0x00002C30)

  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_RcompCmdDn200_OFF               ( 0)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_RcompCmdDn200_WID               ( 6)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_RcompCmdDn200_MSK               (0x0000003F)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_RcompCmdDn200_MIN               (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_RcompCmdDn200_MAX               (63) // 0x0000003F
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_RcompCmdDn200_DEF               (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_RcompCmdDn200_HSH               (0x06002C30)

  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_FFCodeLeak_OFF                  ( 6)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_FFCodeLeak_WID                  ( 7)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_FFCodeLeak_MSK                  (0x00001FC0)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_FFCodeLeak_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_FFCodeLeak_MAX                  (127) // 0x0000007F
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_FFCodeLeak_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_FFCodeLeak_HSH                  (0x070C2C30)

  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_FFCodeDqsDelay_OFF              (13)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_FFCodeDqsDelay_WID              ( 6)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_FFCodeDqsDelay_MSK              (0x0007E000)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_FFCodeDqsDelay_MIN              (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_FFCodeDqsDelay_MAX              (63) // 0x0000003F
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_FFCodeDqsDelay_DEF              (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_FFCodeDqsDelay_HSH              (0x061A2C30)

  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_VsxHiFFLeakQ_OFF                (19)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_VsxHiFFLeakQ_WID                ( 6)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_VsxHiFFLeakQ_MSK                (0x01F80000)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_VsxHiFFLeakQ_MIN                (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_VsxHiFFLeakQ_MAX                (63) // 0x0000003F
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_VsxHiFFLeakQ_DEF                (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_VsxHiFFLeakQ_HSH                (0x06262C30)

  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_VsxHiFFLeak2_OFF                (25)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_VsxHiFFLeak2_WID                ( 6)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_VsxHiFFLeak2_MSK                (0x7E000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_VsxHiFFLeak2_MIN                (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_VsxHiFFLeak2_MAX                (63) // 0x0000003F
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_VsxHiFFLeak2_DEF                (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_VsxHiFFLeak2_HSH                (0x06322C30)

  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_spare_OFF                       (31)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_spare_WID                       ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_spare_MSK                       (0x80000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_spare_MIN                       (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_spare_MAX                       (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_spare_DEF                       (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPTEMP_spare_HSH                       (0x013E2C30)

#define DDRPHY_COMP_CR_DDRCOMPDATA_REG                                 (0x00002C34)
//Duplicate of DDRVREF_CR_DDRRCOMPDATA_REG

#define DDRPHY_COMP_CR_DDRCRCOMPCTL4_REG                               (0x00002C38)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_DqDrvVrefUp_OFF                 ( 0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_DqDrvVrefUp_WID                 ( 8)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_DqDrvVrefUp_MSK                 (0x000000FF)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_DqDrvVrefUp_MIN                 (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_DqDrvVrefUp_MAX                 (255) // 0x000000FF
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_DqDrvVrefUp_DEF                 (0x00000060)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_DqDrvVrefUp_HSH                 (0x08002C38)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompInitDelay_OFF               ( 8)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompInitDelay_WID               ( 3)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompInitDelay_MSK               (0x00000700)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompInitDelay_MIN               (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompInitDelay_MAX               (7) // 0x00000007
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompInitDelay_DEF               (0x00000006)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompInitDelay_HSH               (0x03102C38)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage2Switch_OFF            (11)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage2Switch_WID            ( 3)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage2Switch_MSK            (0x00003800)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage2Switch_MIN            (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage2Switch_MAX            (7) // 0x00000007
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage2Switch_DEF            (0x00000003)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage2Switch_HSH            (0x03162C38)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage3Switch_OFF            (14)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage3Switch_WID            ( 3)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage3Switch_MSK            (0x0001C000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage3Switch_MIN            (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage3Switch_MAX            (7) // 0x00000007
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage3Switch_DEF            (0x00000003)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage3Switch_HSH            (0x031C2C38)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage4Switch_OFF            (17)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage4Switch_WID            ( 3)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage4Switch_MSK            (0x000E0000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage4Switch_MIN            (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage4Switch_MAX            (7) // 0x00000007
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage4Switch_DEF            (0x00000003)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage4Switch_HSH            (0x03222C38)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage5Switch_OFF            (20)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage5Switch_WID            ( 3)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage5Switch_MSK            (0x00700000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage5Switch_MIN            (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage5Switch_MAX            (7) // 0x00000007
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage5Switch_DEF            (0x00000003)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompStage5Switch_HSH            (0x03282C38)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompCodeSwitch_OFF              (23)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompCodeSwitch_WID              ( 3)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompCodeSwitch_MSK              (0x03800000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompCodeSwitch_MIN              (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompCodeSwitch_MAX              (7) // 0x00000007
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompCodeSwitch_DEF              (0x00000004)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CompCodeSwitch_HSH              (0x032E2C38)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CaPDPreDrvCVccddq_OFF           (26)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CaPDPreDrvCVccddq_WID           ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CaPDPreDrvCVccddq_MSK           (0x04000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CaPDPreDrvCVccddq_MIN           (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CaPDPreDrvCVccddq_MAX           (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CaPDPreDrvCVccddq_DEF           (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CaPDPreDrvCVccddq_HSH           (0x01342C38)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CtlPDPreDrvCVccddq_OFF          (27)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CtlPDPreDrvCVccddq_WID          ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CtlPDPreDrvCVccddq_MSK          (0x08000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CtlPDPreDrvCVccddq_MIN          (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CtlPDPreDrvCVccddq_MAX          (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CtlPDPreDrvCVccddq_DEF          (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_CtlPDPreDrvCVccddq_HSH          (0x01362C38)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_ClkPDPreDrvCVccddq_OFF          (28)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_ClkPDPreDrvCVccddq_WID          ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_ClkPDPreDrvCVccddq_MSK          (0x10000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_ClkPDPreDrvCVccddq_MIN          (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_ClkPDPreDrvCVccddq_MAX          (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_ClkPDPreDrvCVccddq_DEF          (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_ClkPDPreDrvCVccddq_HSH          (0x01382C38)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_DqPDPreDrvCVccddq_OFF           (29)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_DqPDPreDrvCVccddq_WID           ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_DqPDPreDrvCVccddq_MSK           (0x20000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_DqPDPreDrvCVccddq_MIN           (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_DqPDPreDrvCVccddq_MAX           (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_DqPDPreDrvCVccddq_DEF           (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_DqPDPreDrvCVccddq_HSH           (0x013A2C38)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_SWCapUseVdd2_OFF                (30)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_SWCapUseVdd2_WID                ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_SWCapUseVdd2_MSK                (0x40000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_SWCapUseVdd2_MIN                (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_SWCapUseVdd2_MAX                (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_SWCapUseVdd2_DEF                (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_SWCapUseVdd2_HSH                (0x013C2C38)

  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_ObeyDDQBypass_OFF               (31)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_ObeyDDQBypass_WID               ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_ObeyDDQBypass_MSK               (0x80000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_ObeyDDQBypass_MIN               (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_ObeyDDQBypass_MAX               (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_ObeyDDQBypass_DEF               (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPCTL4_ObeyDDQBypass_HSH               (0x013E2C38)

#define DDRPHY_COMP_CR_VSSHITARGET_REG                                 (0x00002C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_CompVTarget_OFF                   ( 0)
  #define DDRPHY_COMP_CR_VSSHITARGET_CompVTarget_WID                   ( 7)
  #define DDRPHY_COMP_CR_VSSHITARGET_CompVTarget_MSK                   (0x0000007F)
  #define DDRPHY_COMP_CR_VSSHITARGET_CompVTarget_MIN                   (0)
  #define DDRPHY_COMP_CR_VSSHITARGET_CompVTarget_MAX                   (127) // 0x0000007F
  #define DDRPHY_COMP_CR_VSSHITARGET_CompVTarget_DEF                   (0x0000005A)
  #define DDRPHY_COMP_CR_VSSHITARGET_CompVTarget_HSH                   (0x07002C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_ForceCompAmpOn_OFF                ( 7)
  #define DDRPHY_COMP_CR_VSSHITARGET_ForceCompAmpOn_WID                ( 1)
  #define DDRPHY_COMP_CR_VSSHITARGET_ForceCompAmpOn_MSK                (0x00000080)
  #define DDRPHY_COMP_CR_VSSHITARGET_ForceCompAmpOn_MIN                (0)
  #define DDRPHY_COMP_CR_VSSHITARGET_ForceCompAmpOn_MAX                (1) // 0x00000001
  #define DDRPHY_COMP_CR_VSSHITARGET_ForceCompAmpOn_DEF                (0x00000000)
  #define DDRPHY_COMP_CR_VSSHITARGET_ForceCompAmpOn_HSH                (0x010E2C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_RstCount_OFF                      ( 8)
  #define DDRPHY_COMP_CR_VSSHITARGET_RstCount_WID                      ( 1)
  #define DDRPHY_COMP_CR_VSSHITARGET_RstCount_MSK                      (0x00000100)
  #define DDRPHY_COMP_CR_VSSHITARGET_RstCount_MIN                      (0)
  #define DDRPHY_COMP_CR_VSSHITARGET_RstCount_MAX                      (1) // 0x00000001
  #define DDRPHY_COMP_CR_VSSHITARGET_RstCount_DEF                      (0x00000000)
  #define DDRPHY_COMP_CR_VSSHITARGET_RstCount_HSH                      (0x01102C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_CountMSB_OFF                      ( 9)
  #define DDRPHY_COMP_CR_VSSHITARGET_CountMSB_WID                      ( 4)
  #define DDRPHY_COMP_CR_VSSHITARGET_CountMSB_MSK                      (0x00001E00)
  #define DDRPHY_COMP_CR_VSSHITARGET_CountMSB_MIN                      (0)
  #define DDRPHY_COMP_CR_VSSHITARGET_CountMSB_MAX                      (15) // 0x0000000F
  #define DDRPHY_COMP_CR_VSSHITARGET_CountMSB_DEF                      (0x00000000)
  #define DDRPHY_COMP_CR_VSSHITARGET_CountMSB_HSH                      (0x04122C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_SelectVssHiRail_OFF               (13)
  #define DDRPHY_COMP_CR_VSSHITARGET_SelectVssHiRail_WID               ( 3)
  #define DDRPHY_COMP_CR_VSSHITARGET_SelectVssHiRail_MSK               (0x0000E000)
  #define DDRPHY_COMP_CR_VSSHITARGET_SelectVssHiRail_MIN               (0)
  #define DDRPHY_COMP_CR_VSSHITARGET_SelectVssHiRail_MAX               (7) // 0x00000007
  #define DDRPHY_COMP_CR_VSSHITARGET_SelectVssHiRail_DEF               (0x00000000)
  #define DDRPHY_COMP_CR_VSSHITARGET_SelectVssHiRail_HSH               (0x031A2C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_Spare1_OFF                        (16)
  #define DDRPHY_COMP_CR_VSSHITARGET_Spare1_WID                        ( 1)
  #define DDRPHY_COMP_CR_VSSHITARGET_Spare1_MSK                        (0x00010000)
  #define DDRPHY_COMP_CR_VSSHITARGET_Spare1_MIN                        (0)
  #define DDRPHY_COMP_CR_VSSHITARGET_Spare1_MAX                        (1) // 0x00000001
  #define DDRPHY_COMP_CR_VSSHITARGET_Spare1_DEF                        (0x00000000)
  #define DDRPHY_COMP_CR_VSSHITARGET_Spare1_HSH                        (0x01202C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_DataPattern_OFF                   (17)
  #define DDRPHY_COMP_CR_VSSHITARGET_DataPattern_WID                   ( 2)
  #define DDRPHY_COMP_CR_VSSHITARGET_DataPattern_MSK                   (0x00060000)
  #define DDRPHY_COMP_CR_VSSHITARGET_DataPattern_MIN                   (0)
  #define DDRPHY_COMP_CR_VSSHITARGET_DataPattern_MAX                   (3) // 0x00000003
  #define DDRPHY_COMP_CR_VSSHITARGET_DataPattern_DEF                   (0x00000001)
  #define DDRPHY_COMP_CR_VSSHITARGET_DataPattern_HSH                   (0x02222C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_EnPeriodicComp_OFF                (19)
  #define DDRPHY_COMP_CR_VSSHITARGET_EnPeriodicComp_WID                ( 1)
  #define DDRPHY_COMP_CR_VSSHITARGET_EnPeriodicComp_MSK                (0x00080000)
  #define DDRPHY_COMP_CR_VSSHITARGET_EnPeriodicComp_MIN                (0)
  #define DDRPHY_COMP_CR_VSSHITARGET_EnPeriodicComp_MAX                (1) // 0x00000001
  #define DDRPHY_COMP_CR_VSSHITARGET_EnPeriodicComp_DEF                (0x00000001)
  #define DDRPHY_COMP_CR_VSSHITARGET_EnPeriodicComp_HSH                (0x01262C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_vtnslope_OFF                      (20)
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnslope_WID                      ( 5)
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnslope_MSK                      (0x01F00000)
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnslope_MIN                      (0)
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnslope_MAX                      (31) // 0x0000001F
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnslope_DEF                      (0x00000000)
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnslope_HSH                      (0x05282C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_vtnoffset_OFF                     (25)
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnoffset_WID                     ( 6)
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnoffset_MSK                     (0x7E000000)
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnoffset_MIN                     (-32)
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnoffset_MAX                     (31) // 0x0000001F
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnoffset_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnoffset_HSH                     (0x86322C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_rsvd_OFF                          (31)
  #define DDRPHY_COMP_CR_VSSHITARGET_rsvd_WID                          ( 1)
  #define DDRPHY_COMP_CR_VSSHITARGET_rsvd_MSK                          (0x80000000)
  #define DDRPHY_COMP_CR_VSSHITARGET_rsvd_MIN                          (0)
  #define DDRPHY_COMP_CR_VSSHITARGET_rsvd_MAX                          (1) // 0x00000001
  #define DDRPHY_COMP_CR_VSSHITARGET_rsvd_DEF                          (0x00000000)
  #define DDRPHY_COMP_CR_VSSHITARGET_rsvd_HSH                          (0x013E2C3C)

#define DDRPHY_COMP_CR_VSSHITARGET_A0_REG                              (0x00002C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_CompVTarget_A0_OFF                ( 0)
  #define DDRPHY_COMP_CR_VSSHITARGET_CompVTarget_A0_WID                ( 7)
  #define DDRPHY_COMP_CR_VSSHITARGET_CompVTarget_A0_MSK                (0x0000007F)
  #define DDRPHY_COMP_CR_VSSHITARGET_CompVTarget_A0_MIN                (0)
  #define DDRPHY_COMP_CR_VSSHITARGET_CompVTarget_A0_MAX                (127) // 0x0000007F
  #define DDRPHY_COMP_CR_VSSHITARGET_CompVTarget_A0_DEF                (0x0000005A)
  #define DDRPHY_COMP_CR_VSSHITARGET_CompVTarget_A0_HSH                (0x07002C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_ForceCompAmpOn_A0_OFF             ( 7)
  #define DDRPHY_COMP_CR_VSSHITARGET_ForceCompAmpOn_A0_WID             ( 1)
  #define DDRPHY_COMP_CR_VSSHITARGET_ForceCompAmpOn_A0_MSK             (0x00000080)
  #define DDRPHY_COMP_CR_VSSHITARGET_ForceCompAmpOn_A0_MIN             (0)
  #define DDRPHY_COMP_CR_VSSHITARGET_ForceCompAmpOn_A0_MAX             (1) // 0x00000001
  #define DDRPHY_COMP_CR_VSSHITARGET_ForceCompAmpOn_A0_DEF             (0x00000000)
  #define DDRPHY_COMP_CR_VSSHITARGET_ForceCompAmpOn_A0_HSH             (0x010E2C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_RstCount_A0_OFF                   ( 8)
  #define DDRPHY_COMP_CR_VSSHITARGET_RstCount_A0_WID                   ( 1)
  #define DDRPHY_COMP_CR_VSSHITARGET_RstCount_A0_MSK                   (0x00000100)
  #define DDRPHY_COMP_CR_VSSHITARGET_RstCount_A0_MIN                   (0)
  #define DDRPHY_COMP_CR_VSSHITARGET_RstCount_A0_MAX                   (1) // 0x00000001
  #define DDRPHY_COMP_CR_VSSHITARGET_RstCount_A0_DEF                   (0x00000000)
  #define DDRPHY_COMP_CR_VSSHITARGET_RstCount_A0_HSH                   (0x01102C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_CountMSB_A0_OFF                   ( 9)
  #define DDRPHY_COMP_CR_VSSHITARGET_CountMSB_A0_WID                   ( 4)
  #define DDRPHY_COMP_CR_VSSHITARGET_CountMSB_A0_MSK                   (0x00001E00)
  #define DDRPHY_COMP_CR_VSSHITARGET_CountMSB_A0_MIN                   (0)
  #define DDRPHY_COMP_CR_VSSHITARGET_CountMSB_A0_MAX                   (15) // 0x0000000F
  #define DDRPHY_COMP_CR_VSSHITARGET_CountMSB_A0_DEF                   (0x00000000)
  #define DDRPHY_COMP_CR_VSSHITARGET_CountMSB_A0_HSH                   (0x04122C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_SelectVssHiRail_A0_OFF            (13)
  #define DDRPHY_COMP_CR_VSSHITARGET_SelectVssHiRail_A0_WID            ( 3)
  #define DDRPHY_COMP_CR_VSSHITARGET_SelectVssHiRail_A0_MSK            (0x0000E000)
  #define DDRPHY_COMP_CR_VSSHITARGET_SelectVssHiRail_A0_MIN            (0)
  #define DDRPHY_COMP_CR_VSSHITARGET_SelectVssHiRail_A0_MAX            (7) // 0x00000007
  #define DDRPHY_COMP_CR_VSSHITARGET_SelectVssHiRail_A0_DEF            (0x00000000)
  #define DDRPHY_COMP_CR_VSSHITARGET_SelectVssHiRail_A0_HSH            (0x031A2C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_Spare1_A0_OFF                     (16)
  #define DDRPHY_COMP_CR_VSSHITARGET_Spare1_A0_WID                     ( 1)
  #define DDRPHY_COMP_CR_VSSHITARGET_Spare1_A0_MSK                     (0x00010000)
  #define DDRPHY_COMP_CR_VSSHITARGET_Spare1_A0_MIN                     (0)
  #define DDRPHY_COMP_CR_VSSHITARGET_Spare1_A0_MAX                     (1) // 0x00000001
  #define DDRPHY_COMP_CR_VSSHITARGET_Spare1_A0_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_VSSHITARGET_Spare1_A0_HSH                     (0x01202C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_DataPattern_A0_OFF                (17)
  #define DDRPHY_COMP_CR_VSSHITARGET_DataPattern_A0_WID                ( 2)
  #define DDRPHY_COMP_CR_VSSHITARGET_DataPattern_A0_MSK                (0x00060000)
  #define DDRPHY_COMP_CR_VSSHITARGET_DataPattern_A0_MIN                (0)
  #define DDRPHY_COMP_CR_VSSHITARGET_DataPattern_A0_MAX                (3) // 0x00000003
  #define DDRPHY_COMP_CR_VSSHITARGET_DataPattern_A0_DEF                (0x00000001)
  #define DDRPHY_COMP_CR_VSSHITARGET_DataPattern_A0_HSH                (0x02222C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_EnPeriodicComp_A0_OFF             (19)
  #define DDRPHY_COMP_CR_VSSHITARGET_EnPeriodicComp_A0_WID             ( 1)
  #define DDRPHY_COMP_CR_VSSHITARGET_EnPeriodicComp_A0_MSK             (0x00080000)
  #define DDRPHY_COMP_CR_VSSHITARGET_EnPeriodicComp_A0_MIN             (0)
  #define DDRPHY_COMP_CR_VSSHITARGET_EnPeriodicComp_A0_MAX             (1) // 0x00000001
  #define DDRPHY_COMP_CR_VSSHITARGET_EnPeriodicComp_A0_DEF             (0x00000001)
  #define DDRPHY_COMP_CR_VSSHITARGET_EnPeriodicComp_A0_HSH             (0x01262C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_vtnslope_A0_OFF                   (20)
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnslope_A0_WID                   ( 5)
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnslope_A0_MSK                   (0x01F00000)
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnslope_A0_MIN                   (0)
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnslope_A0_MAX                   (31) // 0x0000001F
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnslope_A0_DEF                   (0x00000000)
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnslope_A0_HSH                   (0x05282C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_vtnoffset_A0_OFF                  (25)
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnoffset_A0_WID                  ( 6)
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnoffset_A0_MSK                  (0x7E000000)
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnoffset_A0_MIN                  (0)
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnoffset_A0_MAX                  (63) // 0x0000003F
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnoffset_A0_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_VSSHITARGET_vtnoffset_A0_HSH                  (0x06322C3C)

  #define DDRPHY_COMP_CR_VSSHITARGET_rsvd_A0_OFF                       (31)
  #define DDRPHY_COMP_CR_VSSHITARGET_rsvd_A0_WID                       ( 1)
  #define DDRPHY_COMP_CR_VSSHITARGET_rsvd_A0_MSK                       (0x80000000)
  #define DDRPHY_COMP_CR_VSSHITARGET_rsvd_A0_MIN                       (0)
  #define DDRPHY_COMP_CR_VSSHITARGET_rsvd_A0_MAX                       (1) // 0x00000001
  #define DDRPHY_COMP_CR_VSSHITARGET_rsvd_A0_DEF                       (0x00000000)
  #define DDRPHY_COMP_CR_VSSHITARGET_rsvd_A0_HSH                       (0x013E2C3C)

#define DDRPHY_COMP_CR_DDRCRALERT_REG                                  (0x00002C40)

  #define DDRPHY_COMP_CR_DDRCRALERT_AlertVref_OFF                      ( 0)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertVref_WID                      ( 8)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertVref_MSK                      (0x000000FF)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertVref_MIN                      (0)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertVref_MAX                      (255) // 0x000000FF
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertVref_DEF                      (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertVref_HSH                      (0x08002C40)

  #define DDRPHY_COMP_CR_DDRCRALERT_AlertEn_OFF                        ( 8)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertEn_WID                        ( 1)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertEn_MSK                        (0x00000100)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertEn_MIN                        (0)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertEn_MAX                        (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertEn_DEF                        (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertEn_HSH                        (0x01102C40)

  #define DDRPHY_COMP_CR_DDRCRALERT_AlertCMCap_OFF                     ( 9)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertCMCap_WID                     ( 3)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertCMCap_MSK                     (0x00000E00)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertCMCap_MIN                     (0)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertCMCap_MAX                     (7) // 0x00000007
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertCMCap_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertCMCap_HSH                     (0x03122C40)

  #define DDRPHY_COMP_CR_DDRCRALERT_Spare_OFF                          (12)
  #define DDRPHY_COMP_CR_DDRCRALERT_Spare_WID                          (20)
  #define DDRPHY_COMP_CR_DDRCRALERT_Spare_MSK                          (0xFFFFF000)
  #define DDRPHY_COMP_CR_DDRCRALERT_Spare_MIN                          (0)
  #define DDRPHY_COMP_CR_DDRCRALERT_Spare_MAX                          (1048575) // 0x000FFFFF
  #define DDRPHY_COMP_CR_DDRCRALERT_Spare_DEF                          (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRALERT_Spare_HSH                          (0x14182C40)

#define DDRPHY_COMP_CR_DDRCRALERT_P0_REG                               (0x00002C40)

  #define DDRPHY_COMP_CR_DDRCRALERT_AlertVref_P0_OFF                   ( 0)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertVref_P0_WID                   ( 8)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertVref_P0_MSK                   (0x000000FF)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertVref_P0_MIN                   (0)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertVref_P0_MAX                   (255) // 0x000000FF
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertVref_P0_DEF                   (0x00000060)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertVref_P0_HSH                   (0x08002C40)

  #define DDRPHY_COMP_CR_DDRCRALERT_AlertEn_P0_OFF                     ( 8)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertEn_P0_WID                     ( 1)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertEn_P0_MSK                     (0x00000100)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertEn_P0_MIN                     (0)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertEn_P0_MAX                     (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertEn_P0_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertEn_P0_HSH                     (0x01102C40)

  #define DDRPHY_COMP_CR_DDRCRALERT_AlertCMCap_P0_OFF                  ( 9)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertCMCap_P0_WID                  ( 3)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertCMCap_P0_MSK                  (0x00000E00)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertCMCap_P0_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertCMCap_P0_MAX                  (7) // 0x00000007
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertCMCap_P0_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRALERT_AlertCMCap_P0_HSH                  (0x03122C40)

  #define DDRPHY_COMP_CR_DDRCRALERT_Spare_P0_OFF                       (12)
  #define DDRPHY_COMP_CR_DDRCRALERT_Spare_P0_WID                       (20)
  #define DDRPHY_COMP_CR_DDRCRALERT_Spare_P0_MSK                       (0xFFFFF000)
  #define DDRPHY_COMP_CR_DDRCRALERT_Spare_P0_MIN                       (0)
  #define DDRPHY_COMP_CR_DDRCRALERT_Spare_P0_MAX                       (1048575) // 0x000FFFFF
  #define DDRPHY_COMP_CR_DDRCRALERT_Spare_P0_DEF                       (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRALERT_Spare_P0_HSH                       (0x14182C40)

#define DDRPHY_COMP_CR_DDRCRCOMPOVR1_REG                               (0x00002C44)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_DqVsxHiFF_OFF                   ( 0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_DqVsxHiFF_WID                   ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_DqVsxHiFF_MSK                   (0x00000001)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_DqVsxHiFF_MIN                   (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_DqVsxHiFF_MAX                   (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_DqVsxHiFF_DEF                   (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_DqVsxHiFF_HSH                   (0x01002C44)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_CmdVsxHiFF_OFF                  ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_CmdVsxHiFF_WID                  ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_CmdVsxHiFF_MSK                  (0x00000002)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_CmdVsxHiFF_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_CmdVsxHiFF_MAX                  (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_CmdVsxHiFF_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_CmdVsxHiFF_HSH                  (0x01022C44)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_CtlVsxHiFF_OFF                  ( 2)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_CtlVsxHiFF_WID                  ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_CtlVsxHiFF_MSK                  (0x00000004)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_CtlVsxHiFF_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_CtlVsxHiFF_MAX                  (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_CtlVsxHiFF_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_CtlVsxHiFF_HSH                  (0x01042C44)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_ClkVsxHiFF_OFF                  ( 3)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_ClkVsxHiFF_WID                  ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_ClkVsxHiFF_MSK                  (0x00000008)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_ClkVsxHiFF_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_ClkVsxHiFF_MAX                  (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_ClkVsxHiFF_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_ClkVsxHiFF_HSH                  (0x01062C44)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeCCCDist_OFF               ( 4)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeCCCDist_WID               ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeCCCDist_MSK               (0x00000010)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeCCCDist_MIN               (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeCCCDist_MAX               (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeCCCDist_DEF               (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeCCCDist_HSH               (0x01082C44)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodePBD_OFF                   ( 5)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodePBD_WID                   ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodePBD_MSK                   (0x00000020)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodePBD_MIN                   (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodePBD_MAX                   (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodePBD_DEF                   (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodePBD_HSH                   (0x010A2C44)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeRead_OFF                  ( 6)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeRead_WID                  ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeRead_MSK                  (0x00000040)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeRead_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeRead_MAX                  (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeRead_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeRead_HSH                  (0x010C2C44)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeWrite_OFF                 ( 7)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeWrite_WID                 ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeWrite_MSK                 (0x00000080)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeWrite_MIN                 (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeWrite_MAX                 (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeWrite_DEF                 (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeWrite_HSH                 (0x010E2C44)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeWeak_OFF                  ( 8)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeWeak_WID                  ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeWeak_MSK                  (0x00000100)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeWeak_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeWeak_MAX                  (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeWeak_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeWeak_HSH                  (0x01102C44)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeIdle_OFF                  ( 9)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeIdle_WID                  ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeIdle_MSK                  (0x00000200)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeIdle_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeIdle_MAX                  (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeIdle_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeIdle_HSH                  (0x01122C44)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodePi_OFF                    (10)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodePi_WID                    ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodePi_MSK                    (0x00000400)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodePi_MIN                    (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodePi_MAX                    (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodePi_DEF                    (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodePi_HSH                    (0x01142C44)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_CodeVtp_OFF                     (11)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_CodeVtp_WID                     ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_CodeVtp_MSK                     (0x00000800)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_CodeVtp_MIN                     (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_CodeVtp_MAX                     (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_CodeVtp_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_CodeVtp_HSH                     (0x01162C44)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_DqsPFwdClk_OFF                  (12)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_DqsPFwdClk_WID                  ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_DqsPFwdClk_MSK                  (0x00001000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_DqsPFwdClk_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_DqsPFwdClk_MAX                  (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_DqsPFwdClk_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_DqsPFwdClk_HSH                  (0x01182C44)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_DqsNFwdClk_OFF                  (13)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_DqsNFwdClk_WID                  ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_DqsNFwdClk_MSK                  (0x00002000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_DqsNFwdClk_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_DqsNFwdClk_MAX                  (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_DqsNFwdClk_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_DqsNFwdClk_HSH                  (0x011A2C44)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeDqsDly_OFF                (14)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeDqsDly_WID                ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeDqsDly_MSK                (0x00004000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeDqsDly_MIN                (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeDqsDly_MAX                (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeDqsDly_DEF                (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeDqsDly_HSH                (0x011C2C44)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeLeak_OFF                  (15)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeLeak_WID                  ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeLeak_MSK                  (0x00008000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeLeak_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeLeak_MAX                  (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeLeak_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_FFCodeLeak_HSH                  (0x011E2C44)

  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_Spare_OFF                       (16)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_Spare_WID                       (16)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_Spare_MSK                       (0xFFFF0000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_Spare_MIN                       (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_Spare_MAX                       (65535) // 0x0000FFFF
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_Spare_DEF                       (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPOVR1_Spare_HSH                       (0x10202C44)

#define DDRPHY_COMP_CR_VCCDLLTARGET_REG                                (0x00002C48)

  #define DDRPHY_COMP_CR_VCCDLLTARGET_CompVTarget_OFF                  ( 0)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CompVTarget_WID                  ( 7)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CompVTarget_MSK                  (0x0000007F)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CompVTarget_MIN                  (0)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CompVTarget_MAX                  (127) // 0x0000007F
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CompVTarget_DEF                  (0x00000057)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CompVTarget_HSH                  (0x07002C48)

  #define DDRPHY_COMP_CR_VCCDLLTARGET_ForceCompAmpOn_OFF               ( 7)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_ForceCompAmpOn_WID               ( 1)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_ForceCompAmpOn_MSK               (0x00000080)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_ForceCompAmpOn_MIN               (0)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_ForceCompAmpOn_MAX               (1) // 0x00000001
  #define DDRPHY_COMP_CR_VCCDLLTARGET_ForceCompAmpOn_DEF               (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_ForceCompAmpOn_HSH               (0x010E2C48)

  #define DDRPHY_COMP_CR_VCCDLLTARGET_RstCount_OFF                     ( 8)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_RstCount_WID                     ( 1)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_RstCount_MSK                     (0x00000100)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_RstCount_MIN                     (0)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_RstCount_MAX                     (1) // 0x00000001
  #define DDRPHY_COMP_CR_VCCDLLTARGET_RstCount_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_RstCount_HSH                     (0x01102C48)

  #define DDRPHY_COMP_CR_VCCDLLTARGET_CountMSB_OFF                     ( 9)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CountMSB_WID                     ( 4)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CountMSB_MSK                     (0x00001E00)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CountMSB_MIN                     (0)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CountMSB_MAX                     (15) // 0x0000000F
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CountMSB_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CountMSB_HSH                     (0x04122C48)

  #define DDRPHY_COMP_CR_VCCDLLTARGET_SelectVccDllRail_OFF             (13)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_SelectVccDllRail_WID             ( 3)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_SelectVccDllRail_MSK             (0x0000E000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_SelectVccDllRail_MIN             (0)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_SelectVccDllRail_MAX             (7) // 0x00000007
  #define DDRPHY_COMP_CR_VCCDLLTARGET_SelectVccDllRail_DEF             (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_SelectVccDllRail_HSH             (0x031A2C48)

  #define DDRPHY_COMP_CR_VCCDLLTARGET_OffsetBinSearch_OFF              (16)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_OffsetBinSearch_WID              ( 2)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_OffsetBinSearch_MSK              (0x00030000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_OffsetBinSearch_MIN              (0)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_OffsetBinSearch_MAX              (3) // 0x00000003
  #define DDRPHY_COMP_CR_VCCDLLTARGET_OffsetBinSearch_DEF              (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_OffsetBinSearch_HSH              (0x02202C48)

  #define DDRPHY_COMP_CR_VCCDLLTARGET_CodeLeakSearch_OFF               (18)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CodeLeakSearch_WID               ( 1)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CodeLeakSearch_MSK               (0x00040000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CodeLeakSearch_MIN               (0)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CodeLeakSearch_MAX               (1) // 0x00000001
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CodeLeakSearch_DEF               (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CodeLeakSearch_HSH               (0x01242C48)

  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpSlope_OFF                     (19)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpSlope_WID                     ( 5)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpSlope_MSK                     (0x00F80000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpSlope_MIN                     (0)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpSlope_MAX                     (31) // 0x0000001F
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpSlope_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpSlope_HSH                     (0x05262C48)

  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpOffset_OFF                    (24)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpOffset_WID                    ( 6)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpOffset_MSK                    (0x3F000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpOffset_MIN                    (-32)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpOffset_MAX                    (31) // 0x0000001F
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpOffset_DEF                    (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpOffset_HSH                    (0x86302C48)

  #define DDRPHY_COMP_CR_VCCDLLTARGET_rsvd_OFF                         (30)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_rsvd_WID                         ( 2)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_rsvd_MSK                         (0xC0000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_rsvd_MIN                         (0)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_rsvd_MAX                         (3) // 0x00000003
  #define DDRPHY_COMP_CR_VCCDLLTARGET_rsvd_DEF                         (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_rsvd_HSH                         (0x023C2C48)

#define DDRPHY_COMP_CR_VCCDLLTARGET_A0_REG                             (0x00002C48)

  #define DDRPHY_COMP_CR_VCCDLLTARGET_CompVTarget_A0_OFF               ( 0)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CompVTarget_A0_WID               ( 7)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CompVTarget_A0_MSK               (0x0000007F)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CompVTarget_A0_MIN               (0)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CompVTarget_A0_MAX               (127) // 0x0000007F
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CompVTarget_A0_DEF               (0x00000057)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CompVTarget_A0_HSH               (0x07002C48)

  #define DDRPHY_COMP_CR_VCCDLLTARGET_ForceCompAmpOn_A0_OFF            ( 7)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_ForceCompAmpOn_A0_WID            ( 1)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_ForceCompAmpOn_A0_MSK            (0x00000080)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_ForceCompAmpOn_A0_MIN            (0)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_ForceCompAmpOn_A0_MAX            (1) // 0x00000001
  #define DDRPHY_COMP_CR_VCCDLLTARGET_ForceCompAmpOn_A0_DEF            (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_ForceCompAmpOn_A0_HSH            (0x010E2C48)

  #define DDRPHY_COMP_CR_VCCDLLTARGET_RstCount_A0_OFF                  ( 8)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_RstCount_A0_WID                  ( 1)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_RstCount_A0_MSK                  (0x00000100)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_RstCount_A0_MIN                  (0)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_RstCount_A0_MAX                  (1) // 0x00000001
  #define DDRPHY_COMP_CR_VCCDLLTARGET_RstCount_A0_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_RstCount_A0_HSH                  (0x01102C48)

  #define DDRPHY_COMP_CR_VCCDLLTARGET_CountMSB_A0_OFF                  ( 9)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CountMSB_A0_WID                  ( 4)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CountMSB_A0_MSK                  (0x00001E00)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CountMSB_A0_MIN                  (0)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CountMSB_A0_MAX                  (15) // 0x0000000F
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CountMSB_A0_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CountMSB_A0_HSH                  (0x04122C48)

  #define DDRPHY_COMP_CR_VCCDLLTARGET_SelectVccDllRail_A0_OFF          (13)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_SelectVccDllRail_A0_WID          ( 3)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_SelectVccDllRail_A0_MSK          (0x0000E000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_SelectVccDllRail_A0_MIN          (0)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_SelectVccDllRail_A0_MAX          (7) // 0x00000007
  #define DDRPHY_COMP_CR_VCCDLLTARGET_SelectVccDllRail_A0_DEF          (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_SelectVccDllRail_A0_HSH          (0x031A2C48)

  #define DDRPHY_COMP_CR_VCCDLLTARGET_OffsetBinSearch_A0_OFF           (16)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_OffsetBinSearch_A0_WID           ( 2)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_OffsetBinSearch_A0_MSK           (0x00030000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_OffsetBinSearch_A0_MIN           (0)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_OffsetBinSearch_A0_MAX           (3) // 0x00000003
  #define DDRPHY_COMP_CR_VCCDLLTARGET_OffsetBinSearch_A0_DEF           (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_OffsetBinSearch_A0_HSH           (0x02202C48)

  #define DDRPHY_COMP_CR_VCCDLLTARGET_CodeLeakSearch_A0_OFF            (18)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CodeLeakSearch_A0_WID            ( 1)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CodeLeakSearch_A0_MSK            (0x00040000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CodeLeakSearch_A0_MIN            (0)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CodeLeakSearch_A0_MAX            (1) // 0x00000001
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CodeLeakSearch_A0_DEF            (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_CodeLeakSearch_A0_HSH            (0x01242C48)

  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpSlope_A0_OFF                  (19)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpSlope_A0_WID                  ( 5)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpSlope_A0_MSK                  (0x00F80000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpSlope_A0_MIN                  (0)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpSlope_A0_MAX                  (31) // 0x0000001F
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpSlope_A0_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpSlope_A0_HSH                  (0x05262C48)

  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpOffset_A0_OFF                 (24)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpOffset_A0_WID                 ( 6)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpOffset_A0_MSK                 (0x3F000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpOffset_A0_MIN                 (0)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpOffset_A0_MAX                 (63) // 0x0000003F
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpOffset_A0_DEF                 (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_VtpOffset_A0_HSH                 (0x06302C48)

  #define DDRPHY_COMP_CR_VCCDLLTARGET_rsvd_A0_OFF                      (30)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_rsvd_A0_WID                      ( 2)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_rsvd_A0_MSK                      (0xC0000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_rsvd_A0_MIN                      (0)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_rsvd_A0_MAX                      (3) // 0x00000003
  #define DDRPHY_COMP_CR_VCCDLLTARGET_rsvd_A0_DEF                      (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLTARGET_rsvd_A0_HSH                      (0x023C2C48)

#define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_REG                          (0x00002C4C)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_TxPBDCode_OFF              ( 0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_TxPBDCode_WID              ( 6)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_TxPBDCode_MSK              (0x0000003F)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_TxPBDCode_MIN              (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_TxPBDCode_MAX              (63) // 0x0000003F
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_TxPBDCode_DEF              (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_TxPBDCode_HSH              (0x06002C4C)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_RxPBDCode_OFF              ( 6)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_RxPBDCode_WID              ( 6)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_RxPBDCode_MSK              (0x00000FC0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_RxPBDCode_MIN              (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_RxPBDCode_MAX              (63) // 0x0000003F
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_RxPBDCode_DEF              (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_RxPBDCode_HSH              (0x060C2C4C)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_SlaveRxPiCodeP_OFF         (12)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_SlaveRxPiCodeP_WID         ( 8)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_SlaveRxPiCodeP_MSK         (0x000FF000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_SlaveRxPiCodeP_MIN         (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_SlaveRxPiCodeP_MAX         (255) // 0x000000FF
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_SlaveRxPiCodeP_DEF         (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_SlaveRxPiCodeP_HSH         (0x08182C4C)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_SlaveRxPiCodeN_OFF         (20)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_SlaveRxPiCodeN_WID         ( 8)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_SlaveRxPiCodeN_MSK         (0x0FF00000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_SlaveRxPiCodeN_MIN         (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_SlaveRxPiCodeN_MAX         (255) // 0x000000FF
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_SlaveRxPiCodeN_DEF         (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_SlaveRxPiCodeN_HSH         (0x08282C4C)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_SdllSegmentDisable_OFF     (28)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_SdllSegmentDisable_WID     ( 4)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_SdllSegmentDisable_MSK     (0xF0000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_SdllSegmentDisable_MIN     (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_SdllSegmentDisable_MAX     (15) // 0x0000000F
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_SdllSegmentDisable_DEF     (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL0_SdllSegmentDisable_HSH     (0x04382C4C)

#define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_REG                          (0x00002C50)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_CCCPBDCode_OFF             ( 0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_CCCPBDCode_WID             ( 6)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_CCCPBDCode_MSK             (0x0000003F)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_CCCPBDCode_MIN             (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_CCCPBDCode_MAX             (63) // 0x0000003F
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_CCCPBDCode_DEF             (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_CCCPBDCode_HSH             (0x06002C50)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_DisableDataPBDDLGating_OFF ( 6)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_DisableDataPBDDLGating_WID ( 1)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_DisableDataPBDDLGating_MSK (0x00000040)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_DisableDataPBDDLGating_MIN (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_DisableDataPBDDLGating_MAX (1) // 0x00000001
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_DisableDataPBDDLGating_DEF (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_DisableDataPBDDLGating_HSH (0x010C2C50)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_DisableCCCPBDDLGating_OFF  ( 7)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_DisableCCCPBDDLGating_WID  ( 1)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_DisableCCCPBDDLGating_MSK  (0x00000080)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_DisableCCCPBDDLGating_MIN  (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_DisableCCCPBDDLGating_MAX  (1) // 0x00000001
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_DisableCCCPBDDLGating_DEF  (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_DisableCCCPBDDLGating_HSH  (0x010E2C50)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_ScaleIdle2Weak_OFF         ( 8)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_ScaleIdle2Weak_WID         ( 4)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_ScaleIdle2Weak_MSK         (0x00000F00)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_ScaleIdle2Weak_MIN         (-8)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_ScaleIdle2Weak_MAX         (7) // 0x00000007
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_ScaleIdle2Weak_DEF         (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_ScaleIdle2Weak_HSH         (0x84102C50)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_MatchedPath_OFF            (12)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_MatchedPath_WID            ( 1)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_MatchedPath_MSK            (0x00001000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_MatchedPath_MIN            (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_MatchedPath_MAX            (1) // 0x00000001
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_MatchedPath_DEF            (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_MatchedPath_HSH            (0x01182C50)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_LocalVsxHiBypass_OFF       (13)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_LocalVsxHiBypass_WID       ( 1)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_LocalVsxHiBypass_MSK       (0x00002000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_LocalVsxHiBypass_MIN       (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_LocalVsxHiBypass_MAX       (1) // 0x00000001
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_LocalVsxHiBypass_DEF       (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_LocalVsxHiBypass_HSH       (0x011A2C50)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RloadVref_OFF              (14)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RloadVref_WID              ( 8)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RloadVref_MSK              (0x003FC000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RloadVref_MIN              (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RloadVref_MAX              (255) // 0x000000FF
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RloadVref_DEF              (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RloadVref_HSH              (0x081C2C50)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RloadInstances_OFF         (22)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RloadInstances_WID         ( 6)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RloadInstances_MSK         (0x0FC00000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RloadInstances_MIN         (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RloadInstances_MAX         (63) // 0x0000003F
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RloadInstances_DEF         (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RloadInstances_HSH         (0x062C2C50)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RxBiasVref_OFF             (28)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RxBiasVref_WID             ( 3)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RxBiasVref_MSK             (0x70000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RxBiasVref_MIN             (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RxBiasVref_MAX             (7) // 0x00000007
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RxBiasVref_DEF             (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RxBiasVref_HSH             (0x03382C50)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RxDqsSelIOG_OFF            (31)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RxDqsSelIOG_WID            ( 1)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RxDqsSelIOG_MSK            (0x80000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RxDqsSelIOG_MIN            (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RxDqsSelIOG_MAX            (1) // 0x00000001
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RxDqsSelIOG_DEF            (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL1_RxDqsSelIOG_HSH            (0x013E2C50)

#define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_REG                          (0x00002C54)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_TxDeskewCal_OFF            ( 0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_TxDeskewCal_WID            ( 2)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_TxDeskewCal_MSK            (0x00000003)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_TxDeskewCal_MIN            (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_TxDeskewCal_MAX            (3) // 0x00000003
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_TxDeskewCal_DEF            (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_TxDeskewCal_HSH            (0x02002C54)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxDeskewCal_OFF            ( 2)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxDeskewCal_WID            ( 2)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxDeskewCal_MSK            (0x0000000C)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxDeskewCal_MIN            (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxDeskewCal_MAX            (3) // 0x00000003
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxDeskewCal_DEF            (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxDeskewCal_HSH            (0x02042C54)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_CCCDeskewCal_OFF           ( 4)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_CCCDeskewCal_WID           ( 2)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_CCCDeskewCal_MSK           (0x00000030)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_CCCDeskewCal_MIN           (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_CCCDeskewCal_MAX           (3) // 0x00000003
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_CCCDeskewCal_DEF           (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_CCCDeskewCal_HSH           (0x02082C54)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_PbiasCalibration_OFF       ( 6)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_PbiasCalibration_WID       ( 3)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_PbiasCalibration_MSK       (0x000001C0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_PbiasCalibration_MIN       (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_PbiasCalibration_MAX       (7) // 0x00000007
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_PbiasCalibration_DEF       (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_PbiasCalibration_HSH       (0x030C2C54)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_SdllBwCtrl_OFF             ( 9)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_SdllBwCtrl_WID             ( 4)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_SdllBwCtrl_MSK             (0x00001E00)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_SdllBwCtrl_MIN             (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_SdllBwCtrl_MAX             (15) // 0x0000000F
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_SdllBwCtrl_DEF             (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_SdllBwCtrl_HSH             (0x04122C54)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_SdllPiCB_OFF               (13)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_SdllPiCB_WID               ( 4)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_SdllPiCB_MSK               (0x0001E000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_SdllPiCB_MIN               (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_SdllPiCB_MAX               (15) // 0x0000000F
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_SdllPiCB_DEF               (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_SdllPiCB_HSH               (0x041A2C54)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_DisableTxDqs_OFF           (17)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_DisableTxDqs_WID           ( 1)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_DisableTxDqs_MSK           (0x00020000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_DisableTxDqs_MIN           (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_DisableTxDqs_MAX           (1) // 0x00000001
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_DisableTxDqs_DEF           (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_DisableTxDqs_HSH           (0x01222C54)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxD0PiCB_OFF               (18)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxD0PiCB_WID               ( 4)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxD0PiCB_MSK               (0x003C0000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxD0PiCB_MIN               (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxD0PiCB_MAX               (15) // 0x0000000F
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxD0PiCB_DEF               (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxD0PiCB_HSH               (0x04242C54)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxD0BWCtrl_OFF             (22)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxD0BWCtrl_WID             ( 4)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxD0BWCtrl_MSK             (0x03C00000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxD0BWCtrl_MIN             (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxD0BWCtrl_MAX             (15) // 0x0000000F
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxD0BWCtrl_DEF             (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxD0BWCtrl_HSH             (0x042C2C54)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_LeakScale_OFF              (26)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_LeakScale_WID              ( 3)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_LeakScale_MSK              (0x1C000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_LeakScale_MIN              (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_LeakScale_MAX              (7) // 0x00000007
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_LeakScale_DEF              (0x00000007)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_LeakScale_HSH              (0x03342C54)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxPwrMuxSelVdd2_OFF        (29)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxPwrMuxSelVdd2_WID        ( 1)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxPwrMuxSelVdd2_MSK        (0x20000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxPwrMuxSelVdd2_MIN        (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxPwrMuxSelVdd2_MAX        (1) // 0x00000001
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxPwrMuxSelVdd2_DEF        (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_RxPwrMuxSelVdd2_HSH        (0x013A2C54)

  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_Spare1_OFF                 (30)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_Spare1_WID                 ( 2)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_Spare1_MSK                 (0xC0000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_Spare1_MIN                 (0)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_Spare1_MAX                 (3) // 0x00000003
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_Spare1_DEF                 (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLREPLICACTRL2_Spare1_HSH                 (0x023C2C54)

#define DDRPHY_COMP_CR_VCCDLLCOMPDLL_REG                               (0x00002C58)

  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_FFCodeWeak_OFF                  ( 0)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_FFCodeWeak_WID                  ( 6)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_FFCodeWeak_MSK                  (0x0000003F)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_FFCodeWeak_MIN                  (0)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_FFCodeWeak_MAX                  (63) // 0x0000003F
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_FFCodeWeak_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_FFCodeWeak_HSH                  (0x06002C58)

  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_FFCodeIdle_OFF                  ( 6)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_FFCodeIdle_WID                  ( 6)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_FFCodeIdle_MSK                  (0x00000FC0)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_FFCodeIdle_MIN                  (0)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_FFCodeIdle_MAX                  (63) // 0x0000003F
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_FFCodeIdle_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_FFCodeIdle_HSH                  (0x060C2C58)

  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_FFCodePi_OFF                    (12)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_FFCodePi_WID                    ( 6)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_FFCodePi_MSK                    (0x0003F000)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_FFCodePi_MIN                    (0)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_FFCodePi_MAX                    (63) // 0x0000003F
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_FFCodePi_DEF                    (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_FFCodePi_HSH                    (0x06182C58)

  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_CodeVtp_OFF                     (18)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_CodeVtp_WID                     ( 6)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_CodeVtp_MSK                     (0x00FC0000)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_CodeVtp_MIN                     (0)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_CodeVtp_MAX                     (63) // 0x0000003F
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_CodeVtp_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_CodeVtp_HSH                     (0x06242C58)

  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_RloadDqs_OFF                    (24)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_RloadDqs_WID                    ( 6)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_RloadDqs_MSK                    (0x3F000000)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_RloadDqs_MIN                    (0)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_RloadDqs_MAX                    (63) // 0x0000003F
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_RloadDqs_DEF                    (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_RloadDqs_HSH                    (0x06302C58)

  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_Spare_OFF                       (30)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_Spare_WID                       ( 2)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_Spare_MSK                       (0xC0000000)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_Spare_MIN                       (0)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_Spare_MAX                       (3) // 0x00000003
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_Spare_DEF                       (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDLL_Spare_HSH                       (0x023C2C58)

#define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_REG                           (0x00002C5C)

  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodeCCCDist_OFF           ( 0)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodeCCCDist_WID           ( 6)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodeCCCDist_MSK           (0x0000003F)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodeCCCDist_MIN           (0)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodeCCCDist_MAX           (63) // 0x0000003F
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodeCCCDist_DEF           (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodeCCCDist_HSH           (0x06002C5C)

  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodePBD_OFF               ( 6)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodePBD_WID               ( 6)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodePBD_MSK               (0x00000FC0)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodePBD_MIN               (0)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodePBD_MAX               (63) // 0x0000003F
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodePBD_DEF               (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodePBD_HSH               (0x060C2C5C)

  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodeRead_OFF              (12)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodeRead_WID              ( 6)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodeRead_MSK              (0x0003F000)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodeRead_MIN              (0)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodeRead_MAX              (63) // 0x0000003F
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodeRead_DEF              (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodeRead_HSH              (0x06182C5C)

  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodeWrite_OFF             (18)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodeWrite_WID             ( 6)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodeWrite_MSK             (0x00FC0000)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodeWrite_MIN             (0)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodeWrite_MAX             (63) // 0x0000003F
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodeWrite_DEF             (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_FFCodeWrite_HSH             (0x06242C5C)

  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_PanicVttDnLp_OFF            (24)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_PanicVttDnLp_WID            ( 8)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_PanicVttDnLp_MSK            (0xFF000000)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_PanicVttDnLp_MIN            (0)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_PanicVttDnLp_MAX            (255) // 0x000000FF
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_PanicVttDnLp_DEF            (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_PanicVttDnLp_HSH            (0x08302C5C)

#define DDRPHY_COMP_CR_VCCDLLDQSDELAY_REG                              (0x00002C60)

  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_DriftLimitLocal_OFF            ( 0)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_DriftLimitLocal_WID            ( 4)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_DriftLimitLocal_MSK            (0x0000000F)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_DriftLimitLocal_MIN            (0)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_DriftLimitLocal_MAX            (15) // 0x0000000F
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_DriftLimitLocal_DEF            (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_DriftLimitLocal_HSH            (0x04002C60)

  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_DriftLimitGlobal_OFF           ( 4)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_DriftLimitGlobal_WID           ( 8)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_DriftLimitGlobal_MSK           (0x00000FF0)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_DriftLimitGlobal_MIN           (0)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_DriftLimitGlobal_MAX           (255) // 0x000000FF
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_DriftLimitGlobal_DEF           (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_DriftLimitGlobal_HSH           (0x08082C60)

  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_TrainTargetOffsetUI_OFF        (12)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_TrainTargetOffsetUI_WID        ( 1)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_TrainTargetOffsetUI_MSK        (0x00001000)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_TrainTargetOffsetUI_MIN        (0)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_TrainTargetOffsetUI_MAX        (1) // 0x00000001
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_TrainTargetOffsetUI_DEF        (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_TrainTargetOffsetUI_HSH        (0x01182C60)

  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_Gear1_OFF                      (13)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_Gear1_WID                      ( 1)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_Gear1_MSK                      (0x00002000)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_Gear1_MIN                      (0)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_Gear1_MAX                      (1) // 0x00000001
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_Gear1_DEF                      (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_Gear1_HSH                      (0x011A2C60)

  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxPBDCode_OFF                  (14)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxPBDCode_WID                  ( 6)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxPBDCode_MSK                  (0x000FC000)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxPBDCode_MIN                  (0)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxPBDCode_MAX                  (63) // 0x0000003F
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxPBDCode_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxPBDCode_HSH                  (0x061C2C60)

  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsVref_OFF                  (20)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsVref_WID                  ( 3)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsVref_MSK                  (0x00700000)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsVref_MIN                  (0)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsVref_MAX                  (7) // 0x00000007
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsVref_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsVref_HSH                  (0x03282C60)

  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsACCap_OFF                 (23)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsACCap_WID                 ( 2)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsACCap_MSK                 (0x01800000)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsACCap_MIN                 (0)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsACCap_MAX                 (3) // 0x00000003
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsACCap_DEF                 (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsACCap_HSH                 (0x022E2C60)

  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsSlope_OFF                 (25)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsSlope_WID                 ( 2)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsSlope_MSK                 (0x06000000)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsSlope_MIN                 (0)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsSlope_MAX                 (3) // 0x00000003
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsSlope_DEF                 (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsSlope_HSH                 (0x02322C60)

  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsOffsetComp_OFF            (27)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsOffsetComp_WID            ( 1)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsOffsetComp_MSK            (0x08000000)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsOffsetComp_MIN            (0)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsOffsetComp_MAX            (1) // 0x00000001
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsOffsetComp_DEF            (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxDqsOffsetComp_HSH            (0x01362C60)

  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxClkDisRep_OFF                (28)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxClkDisRep_WID                ( 3)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxClkDisRep_MSK                (0x70000000)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxClkDisRep_MIN                (0)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxClkDisRep_MAX                (7) // 0x00000007
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxClkDisRep_DEF                (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_RxClkDisRep_HSH                (0x03382C60)

  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_Spare_OFF                      (31)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_Spare_WID                      ( 1)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_Spare_MSK                      (0x80000000)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_Spare_MIN                      (0)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_Spare_MAX                      (1) // 0x00000001
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_Spare_DEF                      (0x00000000)
  #define DDRPHY_COMP_CR_VCCDLLDQSDELAY_Spare_HSH                      (0x013E2C60)

#define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_REG                             (0x00002C64)

  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCC2FFRefBit3_OFF             ( 0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCC2FFRefBit3_WID             ( 3)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCC2FFRefBit3_MSK             (0x00000007)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCC2FFRefBit3_MIN             (0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCC2FFRefBit3_MAX             (7) // 0x00000007
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCC2FFRefBit3_DEF             (0x00000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCC2FFRefBit3_HSH             (0x03002C64)

  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCC2FFRefBit4_OFF             ( 3)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCC2FFRefBit4_WID             ( 3)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCC2FFRefBit4_MSK             (0x00000038)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCC2FFRefBit4_MIN             (0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCC2FFRefBit4_MAX             (7) // 0x00000007
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCC2FFRefBit4_DEF             (0x00000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCC2FFRefBit4_HSH             (0x03062C64)

  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCC2FFRefBit5_OFF             ( 6)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCC2FFRefBit5_WID             ( 4)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCC2FFRefBit5_MSK             (0x000003C0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCC2FFRefBit5_MIN             (0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCC2FFRefBit5_MAX             (15) // 0x0000000F
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCC2FFRefBit5_DEF             (0x00000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCC2FFRefBit5_HSH             (0x040C2C64)

  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefStatic_OFF           (10)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefStatic_WID           ( 4)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefStatic_MSK           (0x00003C00)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefStatic_MIN           (0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefStatic_MAX           (15) // 0x0000000F
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefStatic_DEF           (0x00000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefStatic_HSH           (0x04142C64)

  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefLSB_OFF              (14)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefLSB_WID              ( 3)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefLSB_MSK              (0x0001C000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefLSB_MIN              (0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefLSB_MAX              (7) // 0x00000007
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefLSB_DEF              (0x00000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefLSB_HSH              (0x031C2C64)

  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit2_OFF             (17)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit2_WID             ( 3)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit2_MSK             (0x000E0000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit2_MIN             (0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit2_MAX             (7) // 0x00000007
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit2_DEF             (0x00000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit2_HSH             (0x03222C64)

  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit3_OFF             (20)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit3_WID             ( 3)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit3_MSK             (0x00700000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit3_MIN             (0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit3_MAX             (7) // 0x00000007
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit3_DEF             (0x00000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit3_HSH             (0x03282C64)

  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit4_OFF             (23)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit4_WID             ( 3)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit4_MSK             (0x03800000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit4_MIN             (0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit4_MAX             (7) // 0x00000007
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit4_DEF             (0x00000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit4_HSH             (0x032E2C64)

  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit5_OFF             (26)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit5_WID             ( 4)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit5_MSK             (0x3C000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit5_MIN             (0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit5_MAX             (15) // 0x0000000F
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit5_DEF             (0x00000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_CCCQFFRefBit5_HSH             (0x04342C64)

  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_Rsvd_OFF                      (30)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_Rsvd_WID                      ( 2)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_Rsvd_MSK                      (0xC0000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_Rsvd_MIN                      (0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_Rsvd_MAX                      (3) // 0x00000003
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_Rsvd_DEF                      (0x00000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF0_Rsvd_HSH                      (0x023C2C64)

#define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_REG                             (0x00002C68)

  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefStatic_OFF             ( 0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefStatic_WID             ( 4)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefStatic_MSK             (0x0000000F)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefStatic_MIN             (0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefStatic_MAX             (15) // 0x0000000F
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefStatic_DEF             (0x00000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefStatic_HSH             (0x04002C68)

  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefLsb_OFF                ( 4)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefLsb_WID                ( 3)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefLsb_MSK                (0x00000070)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefLsb_MIN                (0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefLsb_MAX                (7) // 0x00000007
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefLsb_DEF                (0x00000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefLsb_HSH                (0x03082C68)

  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit2_OFF               ( 7)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit2_WID               ( 3)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit2_MSK               (0x00000380)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit2_MIN               (0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit2_MAX               (7) // 0x00000007
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit2_DEF               (0x00000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit2_HSH               (0x030E2C68)

  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit3_OFF               (10)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit3_WID               ( 3)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit3_MSK               (0x00001C00)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit3_MIN               (0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit3_MAX               (7) // 0x00000007
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit3_DEF               (0x00000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit3_HSH               (0x03142C68)

  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit4_OFF               (13)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit4_WID               ( 3)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit4_MSK               (0x0000E000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit4_MIN               (0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit4_MAX               (7) // 0x00000007
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit4_DEF               (0x00000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit4_HSH               (0x031A2C68)

  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit5_OFF               (16)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit5_WID               ( 4)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit5_MSK               (0x000F0000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit5_MIN               (0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit5_MAX               (15) // 0x0000000F
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit5_DEF               (0x00000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_DQFFRefBit5_HSH               (0x04202C68)

  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_CCC2FFRefStatic_OFF           (20)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_CCC2FFRefStatic_WID           ( 4)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_CCC2FFRefStatic_MSK           (0x00F00000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_CCC2FFRefStatic_MIN           (0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_CCC2FFRefStatic_MAX           (15) // 0x0000000F
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_CCC2FFRefStatic_DEF           (0x00000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_CCC2FFRefStatic_HSH           (0x04282C68)

  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_CCC2FFRefLSB_OFF              (24)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_CCC2FFRefLSB_WID              ( 3)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_CCC2FFRefLSB_MSK              (0x07000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_CCC2FFRefLSB_MIN              (0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_CCC2FFRefLSB_MAX              (7) // 0x00000007
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_CCC2FFRefLSB_DEF              (0x00000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_CCC2FFRefLSB_HSH              (0x03302C68)

  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_CCC2FFRefBit2_OFF             (27)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_CCC2FFRefBit2_WID             ( 3)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_CCC2FFRefBit2_MSK             (0x38000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_CCC2FFRefBit2_MIN             (0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_CCC2FFRefBit2_MAX             (7) // 0x00000007
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_CCC2FFRefBit2_DEF             (0x00000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_CCC2FFRefBit2_HSH             (0x03362C68)

  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_Rsvd_OFF                      (30)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_Rsvd_WID                      ( 2)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_Rsvd_MSK                      (0xC0000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_Rsvd_MIN                      (0)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_Rsvd_MAX                      (3) // 0x00000003
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_Rsvd_DEF                      (0x00000000)
  #define DDRPHY_COMP_CR_VSXHIFFCOMPREF1_Rsvd_HSH                      (0x023C2C68)

#define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_REG                          (0x00002C6C)

  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_VsxHiLVRTargetDvfs_OFF     ( 0)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_VsxHiLVRTargetDvfs_WID     ( 7)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_VsxHiLVRTargetDvfs_MSK     (0x0000007F)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_VsxHiLVRTargetDvfs_MIN     (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_VsxHiLVRTargetDvfs_MAX     (127) // 0x0000007F
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_VsxHiLVRTargetDvfs_DEF     (0x0000005A)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_VsxHiLVRTargetDvfs_HSH     (0x07002C6C)

  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_VsxHiLVRTargetNormal_OFF   ( 7)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_VsxHiLVRTargetNormal_WID   ( 7)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_VsxHiLVRTargetNormal_MSK   (0x00003F80)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_VsxHiLVRTargetNormal_MIN   (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_VsxHiLVRTargetNormal_MAX   (127) // 0x0000007F
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_VsxHiLVRTargetNormal_DEF   (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_VsxHiLVRTargetNormal_HSH   (0x070E2C6C)

  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_VsxHiLVRBias_OFF           (14)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_VsxHiLVRBias_WID           ( 6)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_VsxHiLVRBias_MSK           (0x000FC000)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_VsxHiLVRBias_MIN           (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_VsxHiLVRBias_MAX           (63) // 0x0000003F
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_VsxHiLVRBias_DEF           (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_VsxHiLVRBias_HSH           (0x061C2C6C)

  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_DvfsRcompNormalOp_OFF      (20)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_DvfsRcompNormalOp_WID      ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_DvfsRcompNormalOp_MSK      (0x00100000)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_DvfsRcompNormalOp_MIN      (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_DvfsRcompNormalOp_MAX      (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_DvfsRcompNormalOp_DEF      (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_DvfsRcompNormalOp_HSH      (0x01282C6C)

  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_DisableVsxHiLVR_OFF        (21)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_DisableVsxHiLVR_WID        ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_DisableVsxHiLVR_MSK        (0x00200000)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_DisableVsxHiLVR_MIN        (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_DisableVsxHiLVR_MAX        (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_DisableVsxHiLVR_DEF        (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_DisableVsxHiLVR_HSH        (0x012A2C6C)

  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_Spare_OFF                  (22)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_Spare_WID                  (10)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_Spare_MSK                  (0xFFC00000)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_Spare_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_Spare_MAX                  (1023) // 0x000003FF
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_Spare_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRLOAD_Spare_HSH                  (0x0A2C2C6C)

#define DDRPHY_COMP_CR_VSSHIPANIC_REG                                  (0x00002C70)

  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicUpVref_OFF               ( 0)
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicUpVref_WID               ( 7)
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicUpVref_MSK               (0x0000007F)
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicUpVref_MIN               (0)
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicUpVref_MAX               (127) // 0x0000007F
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicUpVref_DEF               (0x00000000)
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicUpVref_HSH               (0x07002C70)

  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicDnVref_OFF               ( 7)
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicDnVref_WID               ( 8)
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicDnVref_MSK               (0x00007F80)
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicDnVref_MIN               (0)
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicDnVref_MAX               (255) // 0x000000FF
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicDnVref_DEF               (0x00000000)
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicDnVref_HSH               (0x080E2C70)

  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicCompUpMult_OFF           (15)
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicCompUpMult_WID           ( 6)
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicCompUpMult_MSK           (0x001F8000)
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicCompUpMult_MIN           (0)
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicCompUpMult_MAX           (63) // 0x0000003F
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicCompUpMult_DEF           (0x00000000)
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicCompUpMult_HSH           (0x061E2C70)

  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicCompDnMult_OFF           (21)
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicCompDnMult_WID           ( 6)
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicCompDnMult_MSK           (0x07E00000)
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicCompDnMult_MIN           (0)
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicCompDnMult_MAX           (63) // 0x0000003F
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicCompDnMult_DEF           (0x00000000)
  #define DDRPHY_COMP_CR_VSSHIPANIC_VsxHiPanicCompDnMult_HSH           (0x062A2C70)

  #define DDRPHY_COMP_CR_VSSHIPANIC_PanicCCCPU_OFF                     (27)
  #define DDRPHY_COMP_CR_VSSHIPANIC_PanicCCCPU_WID                     ( 2)
  #define DDRPHY_COMP_CR_VSSHIPANIC_PanicCCCPU_MSK                     (0x18000000)
  #define DDRPHY_COMP_CR_VSSHIPANIC_PanicCCCPU_MIN                     (0)
  #define DDRPHY_COMP_CR_VSSHIPANIC_PanicCCCPU_MAX                     (3) // 0x00000003
  #define DDRPHY_COMP_CR_VSSHIPANIC_PanicCCCPU_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_VSSHIPANIC_PanicCCCPU_HSH                     (0x02362C70)

  #define DDRPHY_COMP_CR_VSSHIPANIC_PanicPDn2xStep_OFF                 (29)
  #define DDRPHY_COMP_CR_VSSHIPANIC_PanicPDn2xStep_WID                 ( 1)
  #define DDRPHY_COMP_CR_VSSHIPANIC_PanicPDn2xStep_MSK                 (0x20000000)
  #define DDRPHY_COMP_CR_VSSHIPANIC_PanicPDn2xStep_MIN                 (0)
  #define DDRPHY_COMP_CR_VSSHIPANIC_PanicPDn2xStep_MAX                 (1) // 0x00000001
  #define DDRPHY_COMP_CR_VSSHIPANIC_PanicPDn2xStep_DEF                 (0x00000000)
  #define DDRPHY_COMP_CR_VSSHIPANIC_PanicPDn2xStep_HSH                 (0x013A2C70)

  #define DDRPHY_COMP_CR_VSSHIPANIC_PanicCCCPUVssHiBypass_OFF          (30)
  #define DDRPHY_COMP_CR_VSSHIPANIC_PanicCCCPUVssHiBypass_WID          ( 1)
  #define DDRPHY_COMP_CR_VSSHIPANIC_PanicCCCPUVssHiBypass_MSK          (0x40000000)
  #define DDRPHY_COMP_CR_VSSHIPANIC_PanicCCCPUVssHiBypass_MIN          (0)
  #define DDRPHY_COMP_CR_VSSHIPANIC_PanicCCCPUVssHiBypass_MAX          (1) // 0x00000001
  #define DDRPHY_COMP_CR_VSSHIPANIC_PanicCCCPUVssHiBypass_DEF          (0x00000000)
  #define DDRPHY_COMP_CR_VSSHIPANIC_PanicCCCPUVssHiBypass_HSH          (0x013C2C70)

  #define DDRPHY_COMP_CR_VSSHIPANIC_Reserved_OFF                       (31)
  #define DDRPHY_COMP_CR_VSSHIPANIC_Reserved_WID                       ( 1)
  #define DDRPHY_COMP_CR_VSSHIPANIC_Reserved_MSK                       (0x80000000)
  #define DDRPHY_COMP_CR_VSSHIPANIC_Reserved_MIN                       (0)
  #define DDRPHY_COMP_CR_VSSHIPANIC_Reserved_MAX                       (1) // 0x00000001
  #define DDRPHY_COMP_CR_VSSHIPANIC_Reserved_DEF                       (0x00000000)
  #define DDRPHY_COMP_CR_VSSHIPANIC_Reserved_HSH                       (0x013E2C70)

#define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_REG                           (0x00002C74)

  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicUpVref_OFF          ( 0)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicUpVref_WID          ( 8)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicUpVref_MSK          (0x000000FF)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicUpVref_MIN          (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicUpVref_MAX          (255) // 0x000000FF
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicUpVref_DEF          (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicUpVref_HSH          (0x08002C74)

  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicDnVref_OFF          ( 8)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicDnVref_WID          ( 8)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicDnVref_MSK          (0x0000FF00)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicDnVref_MIN          (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicDnVref_MAX          (255) // 0x000000FF
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicDnVref_DEF          (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicDnVref_HSH          (0x08102C74)

  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompUp0Mult_OFF     (16)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompUp0Mult_WID     ( 4)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompUp0Mult_MSK     (0x000F0000)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompUp0Mult_MIN     (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompUp0Mult_MAX     (15) // 0x0000000F
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompUp0Mult_DEF     (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompUp0Mult_HSH     (0x04202C74)

  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompUp1Mult_OFF     (20)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompUp1Mult_WID     ( 4)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompUp1Mult_MSK     (0x00F00000)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompUp1Mult_MIN     (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompUp1Mult_MAX     (15) // 0x0000000F
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompUp1Mult_DEF     (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompUp1Mult_HSH     (0x04282C74)

  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompDn0Mult_OFF     (24)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompDn0Mult_WID     ( 4)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompDn0Mult_MSK     (0x0F000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompDn0Mult_MIN     (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompDn0Mult_MAX     (15) // 0x0000000F
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompDn0Mult_DEF     (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompDn0Mult_HSH     (0x04302C74)

  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompDn1Mult_OFF     (28)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompDn1Mult_WID     ( 4)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompDn1Mult_MSK     (0xF0000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompDn1Mult_MIN     (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompDn1Mult_MAX     (15) // 0x0000000F
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompDn1Mult_DEF     (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC_VttPanicCompDn1Mult_HSH     (0x04382C74)

#define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_REG                          (0x00002C80)

  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_VttPanicCompDnLpMult_OFF   ( 0)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_VttPanicCompDnLpMult_WID   ( 4)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_VttPanicCompDnLpMult_MSK   (0x0000000F)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_VttPanicCompDnLpMult_MIN   (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_VttPanicCompDnLpMult_MAX   (15) // 0x0000000F
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_VttPanicCompDnLpMult_DEF   (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_VttPanicCompDnLpMult_HSH   (0x04002C80)

  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_PanicCCCPU_OFF             ( 4)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_PanicCCCPU_WID             ( 2)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_PanicCCCPU_MSK             (0x00000030)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_PanicCCCPU_MIN             (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_PanicCCCPU_MAX             (3) // 0x00000003
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_PanicCCCPU_DEF             (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_PanicCCCPU_HSH             (0x02082C80)

  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_PanicPDn2xStep_OFF         ( 6)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_PanicPDn2xStep_WID         ( 1)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_PanicPDn2xStep_MSK         (0x00000040)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_PanicPDn2xStep_MIN         (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_PanicPDn2xStep_MAX         (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_PanicPDn2xStep_DEF         (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_PanicPDn2xStep_HSH         (0x010C2C80)

  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_Spare_OFF                  ( 7)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_Spare_WID                  (25)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_Spare_MSK                  (0xFFFFFF80)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_Spare_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_Spare_MAX                  (33554431) // 0x01FFFFFF
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_Spare_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPVTTPANIC2_Spare_HSH                  (0x190E2C80)

#define DDRPHY_COMP_CR_DDRCRVIEWCTL_REG                                (0x00002C84)

  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqDelay_OFF                      ( 0)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqDelay_WID                      ( 6)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqDelay_MSK                      (0x0000003F)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqDelay_MIN                      (0)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqDelay_MAX                      (63) // 0x0000003F
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqDelay_DEF                      (0x00000004)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqDelay_HSH                      (0x06002C84)

  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqCoeff_OFF                      ( 6)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqCoeff_WID                      ( 3)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqCoeff_MSK                      (0x000001C0)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqCoeff_MIN                      (0)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqCoeff_MAX                      (7) // 0x00000007
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqCoeff_DEF                      (0x00000005)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqCoeff_HSH                      (0x030C2C84)

  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp0_OFF                     ( 9)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp0_WID                     ( 6)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp0_MSK                     (0x00007E00)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp0_MIN                     (0)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp0_MAX                     (63) // 0x0000003F
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp0_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp0_HSH                     (0x06122C84)

  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp1_OFF                     (15)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp1_WID                     ( 6)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp1_MSK                     (0x001F8000)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp1_MIN                     (0)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp1_MAX                     (63) // 0x0000003F
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp1_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp1_HSH                     (0x061E2C84)

  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_WrEnViewDrv_OFF                  (21)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_WrEnViewDrv_WID                  ( 1)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_WrEnViewDrv_MSK                  (0x00200000)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_WrEnViewDrv_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_WrEnViewDrv_MAX                  (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_WrEnViewDrv_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_WrEnViewDrv_HSH                  (0x012A2C84)

  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_drven_OFF                        (22)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_drven_WID                        ( 1)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_drven_MSK                        (0x00400000)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_drven_MIN                        (0)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_drven_MAX                        (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_drven_DEF                        (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_drven_HSH                        (0x012C2C84)

  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_spare_OFF                        (23)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_spare_WID                        ( 9)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_spare_MSK                        (0xFF800000)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_spare_MIN                        (0)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_spare_MAX                        (511) // 0x000001FF
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_spare_DEF                        (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_spare_HSH                        (0x092E2C84)

#define DDRPHY_COMP_CR_DDRCRVIEWCTL_A0_REG                             (0x00002C84)

  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqDelay_A0_OFF                   ( 0)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqDelay_A0_WID                   ( 6)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqDelay_A0_MSK                   (0x0000003F)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqDelay_A0_MIN                   (0)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqDelay_A0_MAX                   (63) // 0x0000003F
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqDelay_A0_DEF                   (0x00000004)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqDelay_A0_HSH                   (0x06002C84)

  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqCoeff_A0_OFF                   ( 6)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqCoeff_A0_WID                   ( 3)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqCoeff_A0_MSK                   (0x000001C0)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqCoeff_A0_MIN                   (0)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqCoeff_A0_MAX                   (7) // 0x00000007
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqCoeff_A0_DEF                   (0x00000005)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_EqCoeff_A0_HSH                   (0x030C2C84)

  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp0_A0_OFF                  ( 9)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp0_A0_WID                  ( 6)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp0_A0_MSK                  (0x00007E00)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp0_A0_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp0_A0_MAX                  (63) // 0x0000003F
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp0_A0_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp0_A0_HSH                  (0x06122C84)

  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp1_A0_OFF                  (15)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp1_A0_WID                  ( 6)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp1_A0_MSK                  (0x001F8000)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp1_A0_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp1_A0_MAX                  (63) // 0x0000003F
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp1_A0_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_TcoComp1_A0_HSH                  (0x061E2C84)

  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_WrEnViewDrv_A0_OFF               (21)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_WrEnViewDrv_A0_WID               ( 1)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_WrEnViewDrv_A0_MSK               (0x00200000)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_WrEnViewDrv_A0_MIN               (0)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_WrEnViewDrv_A0_MAX               (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_WrEnViewDrv_A0_DEF               (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_WrEnViewDrv_A0_HSH               (0x012A2C84)

  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_HiZ_A0_OFF                       (22)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_HiZ_A0_WID                       ( 1)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_HiZ_A0_MSK                       (0x00400000)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_HiZ_A0_MIN                       (0)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_HiZ_A0_MAX                       (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_HiZ_A0_DEF                       (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_HiZ_A0_HSH                       (0x012C2C84)

  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_spare_A0_OFF                     (23)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_spare_A0_WID                     ( 9)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_spare_A0_MSK                     (0xFF800000)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_spare_A0_MIN                     (0)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_spare_A0_MAX                     (511) // 0x000001FF
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_spare_A0_DEF                     (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRVIEWCTL_spare_A0_HSH                     (0x092E2C84)

#define DDRPHY_COMP_CR_DDRCRFLLWIRED_REG                               (0x00002C88)

  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FLLCalEnSrc_OFF                 ( 0)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FLLCalEnSrc_WID                 ( 1)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FLLCalEnSrc_MSK                 (0x00000001)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FLLCalEnSrc_MIN                 (0)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FLLCalEnSrc_MAX                 (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FLLCalEnSrc_DEF                 (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FLLCalEnSrc_HSH                 (0x01002C88)

  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FLLCalRatioSrc_OFF              ( 1)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FLLCalRatioSrc_WID              ( 1)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FLLCalRatioSrc_MSK              (0x00000002)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FLLCalRatioSrc_MIN              (0)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FLLCalRatioSrc_MAX              (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FLLCalRatioSrc_DEF              (0x00000001)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FLLCalRatioSrc_HSH              (0x01022C88)

  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_ForceClkReq_OFF                 ( 2)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_ForceClkReq_WID                 ( 1)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_ForceClkReq_MSK                 (0x00000004)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_ForceClkReq_MIN                 (0)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_ForceClkReq_MAX                 (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_ForceClkReq_DEF                 (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_ForceClkReq_HSH                 (0x01042C88)

  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_spare1_OFF                      ( 3)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_spare1_WID                      ( 2)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_spare1_MSK                      (0x00000018)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_spare1_MIN                      (0)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_spare1_MAX                      (3) // 0x00000003
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_spare1_DEF                      (0x00000003)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_spare1_HSH                      (0x02062C88)

  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FllWireRatio_OFF                ( 5)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FllWireRatio_WID                ( 8)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FllWireRatio_MSK                (0x00001FE0)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FllWireRatio_MIN                (0)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FllWireRatio_MAX                (255) // 0x000000FF
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FllWireRatio_DEF                (0x00000023)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FllWireRatio_HSH                (0x080A2C88)

  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FllWireCalCode_OFF              (13)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FllWireCalCode_WID              (16)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FllWireCalCode_MSK              (0x1FFFE000)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FllWireCalCode_MIN              (0)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FllWireCalCode_MAX              (65535) // 0x0000FFFF
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FllWireCalCode_DEF              (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FllWireCalCode_HSH              (0x101A2C88)

  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FllWireCodeVld_OFF              (29)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FllWireCodeVld_WID              ( 1)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FllWireCodeVld_MSK              (0x20000000)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FllWireCodeVld_MIN              (0)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FllWireCodeVld_MAX              (1) // 0x00000001
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FllWireCodeVld_DEF              (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_FllWireCodeVld_HSH              (0x013A2C88)

  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_Spare_OFF                       (30)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_Spare_WID                       ( 2)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_Spare_MSK                       (0xC0000000)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_Spare_MIN                       (0)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_Spare_MAX                       (3) // 0x00000003
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_Spare_DEF                       (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRFLLWIRED_Spare_HSH                       (0x023C2C88)

#define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_REG                          (0x00002C8C)

  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsODTRef_OFF        ( 0)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsODTRef_WID        ( 6)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsODTRef_MSK        (0x0000003F)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsODTRef_MIN        (-32)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsODTRef_MAX        (31) // 0x0000001F
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsODTRef_DEF        (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsODTRef_HSH        (0x86002C8C)

  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsDQRef_OFF         ( 6)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsDQRef_WID         ( 6)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsDQRef_MSK         (0x00000FC0)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsDQRef_MIN         (-32)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsDQRef_MAX         (31) // 0x0000001F
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsDQRef_DEF         (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsDQRef_HSH         (0x860C2C8C)

  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsCLKRef_OFF        (12)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsCLKRef_WID        ( 6)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsCLKRef_MSK        (0x0003F000)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsCLKRef_MIN        (-32)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsCLKRef_MAX        (31) // 0x0000001F
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsCLKRef_DEF        (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsCLKRef_HSH        (0x86182C8C)

  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsCTLRef_OFF        (18)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsCTLRef_WID        ( 6)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsCTLRef_MSK        (0x00FC0000)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsCTLRef_MIN        (-32)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsCTLRef_MAX        (31) // 0x0000001F
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsCTLRef_DEF        (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsCTLRef_HSH        (0x86242C8C)

  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsCARef_OFF         (24)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsCARef_WID         ( 6)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsCARef_MSK         (0x3F000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsCARef_MIN         (-32)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsCARef_MAX         (31) // 0x0000001F
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsCARef_DEF         (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_RcompDvfsCARef_HSH         (0x86302C8C)

  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_Spare_OFF                  (30)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_Spare_WID                  ( 2)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_Spare_MSK                  (0xC0000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_Spare_MIN                  (0)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_Spare_MAX                  (3) // 0x00000003
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_Spare_DEF                  (0x00000000)
  #define DDRPHY_COMP_CR_DDRCRCOMPDVFSRCOMP_Spare_HSH                  (0x023C2C8C)

#define DLLDDRDATA0_CR_MASTERDLLCFG_REG                                (0x00002D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockThresh_OFF                   ( 0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockThresh_WID                   ( 3)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockThresh_MSK                   (0x00000007)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockThresh_MIN                   (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockThresh_MAX                   (7) // 0x00000007
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockThresh_DEF                   (0x00000004)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockThresh_HSH                   (0x03002D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockCtr_OFF                      ( 3)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockCtr_WID                      ( 2)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockCtr_MSK                      (0x00000018)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockCtr_MIN                      (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockCtr_MAX                      (3) // 0x00000003
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockCtr_DEF                      (0x00000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockCtr_HSH                      (0x02062D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_VctrlDischRate_OFF               ( 5)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_VctrlDischRate_WID               ( 2)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_VctrlDischRate_MSK               (0x00000060)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_VctrlDischRate_MIN               (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_VctrlDischRate_MAX               (3) // 0x00000003
  #define DLLDDRDATA0_CR_MASTERDLLCFG_VctrlDischRate_DEF               (0x00000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_VctrlDischRate_HSH               (0x020A2D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelVctrlHi_OFF                   ( 7)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelVctrlHi_WID                   ( 1)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelVctrlHi_MSK                   (0x00000080)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelVctrlHi_MIN                   (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelVctrlHi_MAX                   (1) // 0x00000001
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelVctrlHi_DEF                   (0x00000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelVctrlHi_HSH                   (0x010E2D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_StartupCntSel_OFF                ( 8)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_StartupCntSel_WID                ( 1)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_StartupCntSel_MSK                (0x00000100)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_StartupCntSel_MIN                (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_StartupCntSel_MAX                (1) // 0x00000001
  #define DLLDDRDATA0_CR_MASTERDLLCFG_StartupCntSel_DEF                (0x00000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_StartupCntSel_HSH                (0x01102D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockSel_OFF                      ( 9)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockSel_WID                      ( 2)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockSel_MSK                      (0x00000600)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockSel_MIN                      (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockSel_MAX                      (3) // 0x00000003
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockSel_DEF                      (0x00000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockSel_HSH                      (0x02122D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_RstOvrd_OFF                      (11)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_RstOvrd_WID                      ( 1)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_RstOvrd_MSK                      (0x00000800)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_RstOvrd_MIN                      (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_RstOvrd_MAX                      (1) // 0x00000001
  #define DLLDDRDATA0_CR_MASTERDLLCFG_RstOvrd_DEF                      (0x00000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_RstOvrd_HSH                      (0x01162D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelRstOvrd_OFF                   (12)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelRstOvrd_WID                   ( 1)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelRstOvrd_MSK                   (0x00001000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelRstOvrd_MIN                   (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelRstOvrd_MAX                   (1) // 0x00000001
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelRstOvrd_DEF                   (0x00000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelRstOvrd_HSH                   (0x01182D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_TimeOutOvrd_OFF                  (13)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_TimeOutOvrd_WID                  ( 1)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_TimeOutOvrd_MSK                  (0x00002000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_TimeOutOvrd_MIN                  (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_TimeOutOvrd_MAX                  (1) // 0x00000001
  #define DLLDDRDATA0_CR_MASTERDLLCFG_TimeOutOvrd_DEF                  (0x00000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_TimeOutOvrd_HSH                  (0x011A2D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelTimeOutOvrd_OFF               (14)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelTimeOutOvrd_WID               ( 1)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelTimeOutOvrd_MSK               (0x00004000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelTimeOutOvrd_MIN               (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelTimeOutOvrd_MAX               (1) // 0x00000001
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelTimeOutOvrd_DEF               (0x00000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelTimeOutOvrd_HSH               (0x011C2D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_ClkGateOvrd_OFF                  (15)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_ClkGateOvrd_WID                  ( 1)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_ClkGateOvrd_MSK                  (0x00008000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_ClkGateOvrd_MIN                  (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_ClkGateOvrd_MAX                  (1) // 0x00000001
  #define DLLDDRDATA0_CR_MASTERDLLCFG_ClkGateOvrd_DEF                  (0x00000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_ClkGateOvrd_HSH                  (0x011E2D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockOvrd_OFF                     (16)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockOvrd_WID                     ( 1)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockOvrd_MSK                     (0x00010000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockOvrd_MIN                     (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockOvrd_MAX                     (1) // 0x00000001
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockOvrd_DEF                     (0x00000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_LockOvrd_HSH                     (0x01202D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelLockOvrd_OFF                  (17)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelLockOvrd_WID                  ( 1)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelLockOvrd_MSK                  (0x00020000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelLockOvrd_MIN                  (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelLockOvrd_MAX                  (1) // 0x00000001
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelLockOvrd_DEF                  (0x00000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelLockOvrd_HSH                  (0x01222D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_OpenLoopOvrd_OFF                 (18)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_OpenLoopOvrd_WID                 ( 1)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_OpenLoopOvrd_MSK                 (0x00040000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_OpenLoopOvrd_MIN                 (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_OpenLoopOvrd_MAX                 (1) // 0x00000001
  #define DLLDDRDATA0_CR_MASTERDLLCFG_OpenLoopOvrd_DEF                 (0x00000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_OpenLoopOvrd_HSH                 (0x01242D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelOpenLoopOvrd_OFF              (19)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelOpenLoopOvrd_WID              ( 1)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelOpenLoopOvrd_MSK              (0x00080000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelOpenLoopOvrd_MIN              (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelOpenLoopOvrd_MAX              (1) // 0x00000001
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelOpenLoopOvrd_DEF              (0x00000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelOpenLoopOvrd_HSH              (0x01262D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_WkLockEnOvrd_OFF                 (20)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_WkLockEnOvrd_WID                 ( 1)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_WkLockEnOvrd_MSK                 (0x00100000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_WkLockEnOvrd_MIN                 (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_WkLockEnOvrd_MAX                 (1) // 0x00000001
  #define DLLDDRDATA0_CR_MASTERDLLCFG_WkLockEnOvrd_DEF                 (0x00000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_WkLockEnOvrd_HSH                 (0x01282D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelWkLockEnOvrd_OFF              (21)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelWkLockEnOvrd_WID              ( 1)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelWkLockEnOvrd_MSK              (0x00200000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelWkLockEnOvrd_MIN              (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelWkLockEnOvrd_MAX              (1) // 0x00000001
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelWkLockEnOvrd_DEF              (0x00000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_SelWkLockEnOvrd_HSH              (0x012A2D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_CfdlDis_OFF                      (22)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_CfdlDis_WID                      ( 1)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_CfdlDis_MSK                      (0x00400000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_CfdlDis_MIN                      (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_CfdlDis_MAX                      (1) // 0x00000001
  #define DLLDDRDATA0_CR_MASTERDLLCFG_CfdlDis_DEF                      (0x00000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_CfdlDis_HSH                      (0x012C2D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_DftEn_OFF                        (23)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_DftEn_WID                        ( 1)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_DftEn_MSK                        (0x00800000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_DftEn_MIN                        (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_DftEn_MAX                        (1) // 0x00000001
  #define DLLDDRDATA0_CR_MASTERDLLCFG_DftEn_DEF                        (0x00000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_DftEn_HSH                        (0x012E2D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_EnablePiWhenOff_OFF              (24)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_EnablePiWhenOff_WID              ( 1)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_EnablePiWhenOff_MSK              (0x01000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_EnablePiWhenOff_MIN              (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_EnablePiWhenOff_MAX              (1) // 0x00000001
  #define DLLDDRDATA0_CR_MASTERDLLCFG_EnablePiWhenOff_DEF              (0x00000001)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_EnablePiWhenOff_HSH              (0x01302D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_ParkToggle_OFF                   (25)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_ParkToggle_WID                   ( 1)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_ParkToggle_MSK                   (0x02000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_ParkToggle_MIN                   (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_ParkToggle_MAX                   (1) // 0x00000001
  #define DLLDDRDATA0_CR_MASTERDLLCFG_ParkToggle_DEF                   (0x00000001)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_ParkToggle_HSH                   (0x01322D00)

  #define DLLDDRDATA0_CR_MASTERDLLCFG_spare0_OFF                       (26)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_spare0_WID                       ( 6)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_spare0_MSK                       (0xFC000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_spare0_MIN                       (0)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_spare0_MAX                       (63) // 0x0000003F
  #define DLLDDRDATA0_CR_MASTERDLLCFG_spare0_DEF                       (0x00000000)
  #define DLLDDRDATA0_CR_MASTERDLLCFG_spare0_HSH                       (0x06342D00)

#define DLLDDRDATA0_CR_CBTUNE0_REG                                     (0x00002D04)

  #define DLLDDRDATA0_CR_CBTUNE0_DllBWEn_OFF                           ( 0)
  #define DLLDDRDATA0_CR_CBTUNE0_DllBWEn_WID                           (32)
  #define DLLDDRDATA0_CR_CBTUNE0_DllBWEn_MSK                           (0xFFFFFFFF)
  #define DLLDDRDATA0_CR_CBTUNE0_DllBWEn_MIN                           (0)
  #define DLLDDRDATA0_CR_CBTUNE0_DllBWEn_MAX                           (4294967295) // 0xFFFFFFFF
  #define DLLDDRDATA0_CR_CBTUNE0_DllBWEn_DEF                           (0xFDB86521)
  #define DLLDDRDATA0_CR_CBTUNE0_DllBWEn_HSH                           (0x20002D04)

#define DLLDDRDATA0_CR_CBTUNE1_REG                                     (0x00002D08)

  #define DLLDDRDATA0_CR_CBTUNE1_PiCbEn_OFF                            ( 0)
  #define DLLDDRDATA0_CR_CBTUNE1_PiCbEn_WID                            (24)
  #define DLLDDRDATA0_CR_CBTUNE1_PiCbEn_MSK                            (0x00FFFFFF)
  #define DLLDDRDATA0_CR_CBTUNE1_PiCbEn_MIN                            (0)
  #define DLLDDRDATA0_CR_CBTUNE1_PiCbEn_MAX                            (16777215) // 0x00FFFFFF
  #define DLLDDRDATA0_CR_CBTUNE1_PiCbEn_DEF                            (0x00249492)
  #define DLLDDRDATA0_CR_CBTUNE1_PiCbEn_HSH                            (0x18002D08)

  #define DLLDDRDATA0_CR_CBTUNE1_CbEnRsvd_OFF                          (24)
  #define DLLDDRDATA0_CR_CBTUNE1_CbEnRsvd_WID                          ( 3)
  #define DLLDDRDATA0_CR_CBTUNE1_CbEnRsvd_MSK                          (0x07000000)
  #define DLLDDRDATA0_CR_CBTUNE1_CbEnRsvd_MIN                          (0)
  #define DLLDDRDATA0_CR_CBTUNE1_CbEnRsvd_MAX                          (7) // 0x00000007
  #define DLLDDRDATA0_CR_CBTUNE1_CbEnRsvd_DEF                          (0x00000000)
  #define DLLDDRDATA0_CR_CBTUNE1_CbEnRsvd_HSH                          (0x03302D08)

  #define DLLDDRDATA0_CR_CBTUNE1_CbEnDllFuse_OFF                       (27)
  #define DLLDDRDATA0_CR_CBTUNE1_CbEnDllFuse_WID                       ( 3)
  #define DLLDDRDATA0_CR_CBTUNE1_CbEnDllFuse_MSK                       (0x38000000)
  #define DLLDDRDATA0_CR_CBTUNE1_CbEnDllFuse_MIN                       (0)
  #define DLLDDRDATA0_CR_CBTUNE1_CbEnDllFuse_MAX                       (7) // 0x00000007
  #define DLLDDRDATA0_CR_CBTUNE1_CbEnDllFuse_DEF                       (0x00000002)
  #define DLLDDRDATA0_CR_CBTUNE1_CbEnDllFuse_HSH                       (0x03362D08)

  #define DLLDDRDATA0_CR_CBTUNE1_Spare_OFF                             (30)
  #define DLLDDRDATA0_CR_CBTUNE1_Spare_WID                             ( 2)
  #define DLLDDRDATA0_CR_CBTUNE1_Spare_MSK                             (0xC0000000)
  #define DLLDDRDATA0_CR_CBTUNE1_Spare_MIN                             (0)
  #define DLLDDRDATA0_CR_CBTUNE1_Spare_MAX                             (3) // 0x00000003
  #define DLLDDRDATA0_CR_CBTUNE1_Spare_DEF                             (0x00000000)
  #define DLLDDRDATA0_CR_CBTUNE1_Spare_HSH                             (0x023C2D08)

#define DLLDDRDATA0_CR_ADCCFG_REG                                      (0x00002D0C)

  #define DLLDDRDATA0_CR_ADCCFG_ADC_frz_OFF                            ( 0)
  #define DLLDDRDATA0_CR_ADCCFG_ADC_frz_WID                            ( 1)
  #define DLLDDRDATA0_CR_ADCCFG_ADC_frz_MSK                            (0x00000001)
  #define DLLDDRDATA0_CR_ADCCFG_ADC_frz_MIN                            (0)
  #define DLLDDRDATA0_CR_ADCCFG_ADC_frz_MAX                            (1) // 0x00000001
  #define DLLDDRDATA0_CR_ADCCFG_ADC_frz_DEF                            (0x00000000)
  #define DLLDDRDATA0_CR_ADCCFG_ADC_frz_HSH                            (0x01002D0C)

  #define DLLDDRDATA0_CR_ADCCFG_ADC_en_OFF                             ( 1)
  #define DLLDDRDATA0_CR_ADCCFG_ADC_en_WID                             ( 1)
  #define DLLDDRDATA0_CR_ADCCFG_ADC_en_MSK                             (0x00000002)
  #define DLLDDRDATA0_CR_ADCCFG_ADC_en_MIN                             (0)
  #define DLLDDRDATA0_CR_ADCCFG_ADC_en_MAX                             (1) // 0x00000001
  #define DLLDDRDATA0_CR_ADCCFG_ADC_en_DEF                             (0x00000000)
  #define DLLDDRDATA0_CR_ADCCFG_ADC_en_HSH                             (0x01022D0C)

  #define DLLDDRDATA0_CR_ADCCFG_ADCclkdiv_OFF                          ( 2)
  #define DLLDDRDATA0_CR_ADCCFG_ADCclkdiv_WID                          ( 2)
  #define DLLDDRDATA0_CR_ADCCFG_ADCclkdiv_MSK                          (0x0000000C)
  #define DLLDDRDATA0_CR_ADCCFG_ADCclkdiv_MIN                          (0)
  #define DLLDDRDATA0_CR_ADCCFG_ADCclkdiv_MAX                          (3) // 0x00000003
  #define DLLDDRDATA0_CR_ADCCFG_ADCclkdiv_DEF                          (0x00000000)
  #define DLLDDRDATA0_CR_ADCCFG_ADCclkdiv_HSH                          (0x02042D0C)

  #define DLLDDRDATA0_CR_ADCCFG_ADCstartcount_OFF                      ( 4)
  #define DLLDDRDATA0_CR_ADCCFG_ADCstartcount_WID                      ( 2)
  #define DLLDDRDATA0_CR_ADCCFG_ADCstartcount_MSK                      (0x00000030)
  #define DLLDDRDATA0_CR_ADCCFG_ADCstartcount_MIN                      (0)
  #define DLLDDRDATA0_CR_ADCCFG_ADCstartcount_MAX                      (3) // 0x00000003
  #define DLLDDRDATA0_CR_ADCCFG_ADCstartcount_DEF                      (0x00000000)
  #define DLLDDRDATA0_CR_ADCCFG_ADCstartcount_HSH                      (0x02082D0C)

  #define DLLDDRDATA0_CR_ADCCFG_ADCChopEn_OFF                          ( 6)
  #define DLLDDRDATA0_CR_ADCCFG_ADCChopEn_WID                          ( 1)
  #define DLLDDRDATA0_CR_ADCCFG_ADCChopEn_MSK                          (0x00000040)
  #define DLLDDRDATA0_CR_ADCCFG_ADCChopEn_MIN                          (0)
  #define DLLDDRDATA0_CR_ADCCFG_ADCChopEn_MAX                          (1) // 0x00000001
  #define DLLDDRDATA0_CR_ADCCFG_ADCChopEn_DEF                          (0x00000000)
  #define DLLDDRDATA0_CR_ADCCFG_ADCChopEn_HSH                          (0x010C2D0C)

  #define DLLDDRDATA0_CR_ADCCFG_Spare_OFF                              ( 7)
  #define DLLDDRDATA0_CR_ADCCFG_Spare_WID                              (25)
  #define DLLDDRDATA0_CR_ADCCFG_Spare_MSK                              (0xFFFFFF80)
  #define DLLDDRDATA0_CR_ADCCFG_Spare_MIN                              (0)
  #define DLLDDRDATA0_CR_ADCCFG_Spare_MAX                              (33554431) // 0x01FFFFFF
  #define DLLDDRDATA0_CR_ADCCFG_Spare_DEF                              (0x00000000)
  #define DLLDDRDATA0_CR_ADCCFG_Spare_HSH                              (0x190E2D0C)

#define DLLDDRDATA0_CR_CBTUNE2_REG                                     (0x00002D10)

  #define DLLDDRDATA0_CR_CBTUNE2_DllCbEn_OFF                           ( 0)
  #define DLLDDRDATA0_CR_CBTUNE2_DllCbEn_WID                           (16)
  #define DLLDDRDATA0_CR_CBTUNE2_DllCbEn_MSK                           (0x0000FFFF)
  #define DLLDDRDATA0_CR_CBTUNE2_DllCbEn_MIN                           (0)
  #define DLLDDRDATA0_CR_CBTUNE2_DllCbEn_MAX                           (65535) // 0x0000FFFF
  #define DLLDDRDATA0_CR_CBTUNE2_DllCbEn_DEF                           (0x00000000)
  #define DLLDDRDATA0_CR_CBTUNE2_DllCbEn_HSH                           (0x10002D10)

  #define DLLDDRDATA0_CR_CBTUNE2_PbiasLeak0_OFF                        (16)
  #define DLLDDRDATA0_CR_CBTUNE2_PbiasLeak0_WID                        ( 4)
  #define DLLDDRDATA0_CR_CBTUNE2_PbiasLeak0_MSK                        (0x000F0000)
  #define DLLDDRDATA0_CR_CBTUNE2_PbiasLeak0_MIN                        (0)
  #define DLLDDRDATA0_CR_CBTUNE2_PbiasLeak0_MAX                        (15) // 0x0000000F
  #define DLLDDRDATA0_CR_CBTUNE2_PbiasLeak0_DEF                        (0x00000000)
  #define DLLDDRDATA0_CR_CBTUNE2_PbiasLeak0_HSH                        (0x04202D10)

  #define DLLDDRDATA0_CR_CBTUNE2_PbiasLeak1_OFF                        (20)
  #define DLLDDRDATA0_CR_CBTUNE2_PbiasLeak1_WID                        ( 4)
  #define DLLDDRDATA0_CR_CBTUNE2_PbiasLeak1_MSK                        (0x00F00000)
  #define DLLDDRDATA0_CR_CBTUNE2_PbiasLeak1_MIN                        (0)
  #define DLLDDRDATA0_CR_CBTUNE2_PbiasLeak1_MAX                        (15) // 0x0000000F
  #define DLLDDRDATA0_CR_CBTUNE2_PbiasLeak1_DEF                        (0x00000000)
  #define DLLDDRDATA0_CR_CBTUNE2_PbiasLeak1_HSH                        (0x04282D10)

  #define DLLDDRDATA0_CR_CBTUNE2_Spare_OFF                             (24)
  #define DLLDDRDATA0_CR_CBTUNE2_Spare_WID                             ( 8)
  #define DLLDDRDATA0_CR_CBTUNE2_Spare_MSK                             (0xFF000000)
  #define DLLDDRDATA0_CR_CBTUNE2_Spare_MIN                             (0)
  #define DLLDDRDATA0_CR_CBTUNE2_Spare_MAX                             (255) // 0x000000FF
  #define DLLDDRDATA0_CR_CBTUNE2_Spare_DEF                             (0x00000000)
  #define DLLDDRDATA0_CR_CBTUNE2_Spare_HSH                             (0x08302D10)

#define DLLDDRDATA0_CR_PIDFTDLY_REG                                    (0x00002D18)

  #define DLLDDRDATA0_CR_PIDFTDLY_PiDftDelay_OFF                       ( 0)
  #define DLLDDRDATA0_CR_PIDFTDLY_PiDftDelay_WID                       ( 7)
  #define DLLDDRDATA0_CR_PIDFTDLY_PiDftDelay_MSK                       (0x0000007F)
  #define DLLDDRDATA0_CR_PIDFTDLY_PiDftDelay_MIN                       (0)
  #define DLLDDRDATA0_CR_PIDFTDLY_PiDftDelay_MAX                       (127) // 0x0000007F
  #define DLLDDRDATA0_CR_PIDFTDLY_PiDftDelay_DEF                       (0x00000000)
  #define DLLDDRDATA0_CR_PIDFTDLY_PiDftDelay_HSH                       (0x07002D18)

  #define DLLDDRDATA0_CR_PIDFTDLY_Ch0PiEnOvrd_OFF                      ( 7)
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch0PiEnOvrd_WID                      ( 1)
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch0PiEnOvrd_MSK                      (0x00000080)
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch0PiEnOvrd_MIN                      (0)
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch0PiEnOvrd_MAX                      (1) // 0x00000001
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch0PiEnOvrd_DEF                      (0x00000000)
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch0PiEnOvrd_HSH                      (0x010E2D18)

  #define DLLDDRDATA0_CR_PIDFTDLY_Ch1PiEnOvrd_OFF                      ( 8)
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch1PiEnOvrd_WID                      ( 1)
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch1PiEnOvrd_MSK                      (0x00000100)
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch1PiEnOvrd_MIN                      (0)
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch1PiEnOvrd_MAX                      (1) // 0x00000001
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch1PiEnOvrd_DEF                      (0x00000000)
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch1PiEnOvrd_HSH                      (0x01102D18)

  #define DLLDDRDATA0_CR_PIDFTDLY_Ch0PiDFTEn_OFF                       ( 9)
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch0PiDFTEn_WID                       ( 1)
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch0PiDFTEn_MSK                       (0x00000200)
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch0PiDFTEn_MIN                       (0)
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch0PiDFTEn_MAX                       (1) // 0x00000001
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch0PiDFTEn_DEF                       (0x00000000)
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch0PiDFTEn_HSH                       (0x01122D18)

  #define DLLDDRDATA0_CR_PIDFTDLY_Ch1PiDFTEn_OFF                       (10)
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch1PiDFTEn_WID                       ( 1)
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch1PiDFTEn_MSK                       (0x00000400)
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch1PiDFTEn_MIN                       (0)
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch1PiDFTEn_MAX                       (1) // 0x00000001
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch1PiDFTEn_DEF                       (0x00000000)
  #define DLLDDRDATA0_CR_PIDFTDLY_Ch1PiDFTEn_HSH                       (0x01142D18)

  #define DLLDDRDATA0_CR_PIDFTDLY_Spare_OFF                            (11)
  #define DLLDDRDATA0_CR_PIDFTDLY_Spare_WID                            ( 4)
  #define DLLDDRDATA0_CR_PIDFTDLY_Spare_MSK                            (0x00007800)
  #define DLLDDRDATA0_CR_PIDFTDLY_Spare_MIN                            (0)
  #define DLLDDRDATA0_CR_PIDFTDLY_Spare_MAX                            (15) // 0x0000000F
  #define DLLDDRDATA0_CR_PIDFTDLY_Spare_DEF                            (0x00000000)
  #define DLLDDRDATA0_CR_PIDFTDLY_Spare_HSH                            (0x04162D18)

  #define DLLDDRDATA0_CR_PIDFTDLY_RefPiOvrd_OFF                        (15)
  #define DLLDDRDATA0_CR_PIDFTDLY_RefPiOvrd_WID                        ( 1)
  #define DLLDDRDATA0_CR_PIDFTDLY_RefPiOvrd_MSK                        (0x00008000)
  #define DLLDDRDATA0_CR_PIDFTDLY_RefPiOvrd_MIN                        (0)
  #define DLLDDRDATA0_CR_PIDFTDLY_RefPiOvrd_MAX                        (1) // 0x00000001
  #define DLLDDRDATA0_CR_PIDFTDLY_RefPiOvrd_DEF                        (0x00000000)
  #define DLLDDRDATA0_CR_PIDFTDLY_RefPiOvrd_HSH                        (0x011E2D18)

  #define DLLDDRDATA0_CR_PIDFTDLY_Rsvd_OFF                             (16)
  #define DLLDDRDATA0_CR_PIDFTDLY_Rsvd_WID                             (16)
  #define DLLDDRDATA0_CR_PIDFTDLY_Rsvd_MSK                             (0xFFFF0000)
  #define DLLDDRDATA0_CR_PIDFTDLY_Rsvd_MIN                             (0)
  #define DLLDDRDATA0_CR_PIDFTDLY_Rsvd_MAX                             (65535) // 0x0000FFFF
  #define DLLDDRDATA0_CR_PIDFTDLY_Rsvd_DEF                             (0x00000000)
  #define DLLDDRDATA0_CR_PIDFTDLY_Rsvd_HSH                             (0x10202D18)

#define DLLDDRDATA0_CR_DLLPITESTANDADC_REG                             (0x00002D1C)

  #define DLLDDRDATA0_CR_DLLPITESTANDADC_RunTest_OFF                   ( 0)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_RunTest_WID                   ( 1)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_RunTest_MSK                   (0x00000001)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_RunTest_MIN                   (0)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_RunTest_MAX                   (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_RunTest_DEF                   (0x00000000)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_RunTest_HSH                   (0x01002D1C)

  #define DLLDDRDATA0_CR_DLLPITESTANDADC_Load_OFF                      ( 1)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_Load_WID                      ( 1)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_Load_MSK                      (0x00000002)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_Load_MIN                      (0)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_Load_MAX                      (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_Load_DEF                      (0x00000000)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_Load_HSH                      (0x01022D1C)

  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ModeHVM_OFF                   ( 2)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ModeHVM_WID                   ( 1)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ModeHVM_MSK                   (0x00000004)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ModeHVM_MIN                   (0)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ModeHVM_MAX                   (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ModeHVM_DEF                   (0x00000000)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ModeHVM_HSH                   (0x01042D1C)

  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ModeDV_OFF                    ( 3)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ModeDV_WID                    ( 1)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ModeDV_MSK                    (0x00000008)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ModeDV_MIN                    (0)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ModeDV_MAX                    (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ModeDV_DEF                    (0x00000000)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ModeDV_HSH                    (0x01062D1C)

  #define DLLDDRDATA0_CR_DLLPITESTANDADC_CalCfdl_OFF                   ( 4)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_CalCfdl_WID                   ( 1)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_CalCfdl_MSK                   (0x00000010)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_CalCfdl_MIN                   (0)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_CalCfdl_MAX                   (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_CalCfdl_DEF                   (0x00000000)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_CalCfdl_HSH                   (0x01082D1C)

  #define DLLDDRDATA0_CR_DLLPITESTANDADC_LoadCount_OFF                 ( 5)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_LoadCount_WID                 (10)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_LoadCount_MSK                 (0x00007FE0)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_LoadCount_MIN                 (0)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_LoadCount_MAX                 (1023) // 0x000003FF
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_LoadCount_DEF                 (0x00000000)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_LoadCount_HSH                 (0x0A0A2D1C)

  #define DLLDDRDATA0_CR_DLLPITESTANDADC_CountStatus_OFF               (15)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_CountStatus_WID               (10)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_CountStatus_MSK               (0x01FF8000)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_CountStatus_MIN               (0)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_CountStatus_MAX               (1023) // 0x000003FF
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_CountStatus_DEF               (0x00000000)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_CountStatus_HSH               (0x0A1E2D1C)

  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ModeADC_OFF                   (25)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ModeADC_WID                   ( 1)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ModeADC_MSK                   (0x02000000)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ModeADC_MIN                   (0)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ModeADC_MAX                   (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ModeADC_DEF                   (0x00000000)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ModeADC_HSH                   (0x01322D1C)

  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCClkDiv_OFF                 (26)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCClkDiv_WID                 ( 2)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCClkDiv_MSK                 (0x0C000000)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCClkDiv_MIN                 (0)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCClkDiv_MAX                 (3) // 0x00000003
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCClkDiv_DEF                 (0x00000000)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCClkDiv_HSH                 (0x02342D1C)

  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCDdrChanSel_OFF             (28)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCDdrChanSel_WID             ( 1)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCDdrChanSel_MSK             (0x10000000)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCDdrChanSel_MIN             (0)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCDdrChanSel_MAX             (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCDdrChanSel_DEF             (0x00000000)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCDdrChanSel_HSH             (0x01382D1C)

  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCChopEn_OFF                 (29)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCChopEn_WID                 ( 1)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCChopEn_MSK                 (0x20000000)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCChopEn_MIN                 (0)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCChopEn_MAX                 (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCChopEn_DEF                 (0x00000000)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCChopEn_HSH                 (0x013A2D1C)

  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCDone_OFF                   (30)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCDone_WID                   ( 1)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCDone_MSK                   (0x40000000)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCDone_MIN                   (0)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCDone_MAX                   (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCDone_DEF                   (0x00000000)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_ADCDone_HSH                   (0x013C2D1C)

  #define DLLDDRDATA0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_OFF          (31)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_WID          ( 1)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MSK          (0x80000000)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MIN          (0)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MAX          (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_DEF          (0x00000000)
  #define DLLDDRDATA0_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_HSH          (0x013E2D1C)

#define DLLDDRDATA0_CR_DLLSTATUS_REG                                   (0x00002D20)

  #define DLLDDRDATA0_CR_DLLSTATUS_DetrmLockStat_OFF                   ( 0)
  #define DLLDDRDATA0_CR_DLLSTATUS_DetrmLockStat_WID                   ( 1)
  #define DLLDDRDATA0_CR_DLLSTATUS_DetrmLockStat_MSK                   (0x00000001)
  #define DLLDDRDATA0_CR_DLLSTATUS_DetrmLockStat_MIN                   (0)
  #define DLLDDRDATA0_CR_DLLSTATUS_DetrmLockStat_MAX                   (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLSTATUS_DetrmLockStat_DEF                   (0x00000000)
  #define DLLDDRDATA0_CR_DLLSTATUS_DetrmLockStat_HSH                   (0x01002D20)

  #define DLLDDRDATA0_CR_DLLSTATUS_FuncLockStat_OFF                    ( 1)
  #define DLLDDRDATA0_CR_DLLSTATUS_FuncLockStat_WID                    ( 1)
  #define DLLDDRDATA0_CR_DLLSTATUS_FuncLockStat_MSK                    (0x00000002)
  #define DLLDDRDATA0_CR_DLLSTATUS_FuncLockStat_MIN                    (0)
  #define DLLDDRDATA0_CR_DLLSTATUS_FuncLockStat_MAX                    (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLSTATUS_FuncLockStat_DEF                    (0x00000000)
  #define DLLDDRDATA0_CR_DLLSTATUS_FuncLockStat_HSH                    (0x01022D20)

  #define DLLDDRDATA0_CR_DLLSTATUS_Lock_OFF                            ( 2)
  #define DLLDDRDATA0_CR_DLLSTATUS_Lock_WID                            ( 1)
  #define DLLDDRDATA0_CR_DLLSTATUS_Lock_MSK                            (0x00000004)
  #define DLLDDRDATA0_CR_DLLSTATUS_Lock_MIN                            (0)
  #define DLLDDRDATA0_CR_DLLSTATUS_Lock_MAX                            (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLSTATUS_Lock_DEF                            (0x00000000)
  #define DLLDDRDATA0_CR_DLLSTATUS_Lock_HSH                            (0x01042D20)

  #define DLLDDRDATA0_CR_DLLSTATUS_Timeout_OFF                         ( 3)
  #define DLLDDRDATA0_CR_DLLSTATUS_Timeout_WID                         ( 1)
  #define DLLDDRDATA0_CR_DLLSTATUS_Timeout_MSK                         (0x00000008)
  #define DLLDDRDATA0_CR_DLLSTATUS_Timeout_MIN                         (0)
  #define DLLDDRDATA0_CR_DLLSTATUS_Timeout_MAX                         (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLSTATUS_Timeout_DEF                         (0x00000000)
  #define DLLDDRDATA0_CR_DLLSTATUS_Timeout_HSH                         (0x01062D20)

  #define DLLDDRDATA0_CR_DLLSTATUS_DllReset_OFF                        ( 4)
  #define DLLDDRDATA0_CR_DLLSTATUS_DllReset_WID                        ( 1)
  #define DLLDDRDATA0_CR_DLLSTATUS_DllReset_MSK                        (0x00000010)
  #define DLLDDRDATA0_CR_DLLSTATUS_DllReset_MIN                        (0)
  #define DLLDDRDATA0_CR_DLLSTATUS_DllReset_MAX                        (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLSTATUS_DllReset_DEF                        (0x00000000)
  #define DLLDDRDATA0_CR_DLLSTATUS_DllReset_HSH                        (0x01082D20)

  #define DLLDDRDATA0_CR_DLLSTATUS_LongLockStat_OFF                    ( 5)
  #define DLLDDRDATA0_CR_DLLSTATUS_LongLockStat_WID                    ( 1)
  #define DLLDDRDATA0_CR_DLLSTATUS_LongLockStat_MSK                    (0x00000020)
  #define DLLDDRDATA0_CR_DLLSTATUS_LongLockStat_MIN                    (0)
  #define DLLDDRDATA0_CR_DLLSTATUS_LongLockStat_MAX                    (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLSTATUS_LongLockStat_DEF                    (0x00000000)
  #define DLLDDRDATA0_CR_DLLSTATUS_LongLockStat_HSH                    (0x010A2D20)

  #define DLLDDRDATA0_CR_DLLSTATUS_EarlyLockStat_OFF                   ( 6)
  #define DLLDDRDATA0_CR_DLLSTATUS_EarlyLockStat_WID                   ( 1)
  #define DLLDDRDATA0_CR_DLLSTATUS_EarlyLockStat_MSK                   (0x00000040)
  #define DLLDDRDATA0_CR_DLLSTATUS_EarlyLockStat_MIN                   (0)
  #define DLLDDRDATA0_CR_DLLSTATUS_EarlyLockStat_MAX                   (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLSTATUS_EarlyLockStat_DEF                   (0x00000000)
  #define DLLDDRDATA0_CR_DLLSTATUS_EarlyLockStat_HSH                   (0x010C2D20)

  #define DLLDDRDATA0_CR_DLLSTATUS_NormalMode_NotWkLock_OFF            ( 7)
  #define DLLDDRDATA0_CR_DLLSTATUS_NormalMode_NotWkLock_WID            ( 1)
  #define DLLDDRDATA0_CR_DLLSTATUS_NormalMode_NotWkLock_MSK            (0x00000080)
  #define DLLDDRDATA0_CR_DLLSTATUS_NormalMode_NotWkLock_MIN            (0)
  #define DLLDDRDATA0_CR_DLLSTATUS_NormalMode_NotWkLock_MAX            (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLSTATUS_NormalMode_NotWkLock_DEF            (0x00000000)
  #define DLLDDRDATA0_CR_DLLSTATUS_NormalMode_NotWkLock_HSH            (0x010E2D20)

  #define DLLDDRDATA0_CR_DLLSTATUS_ADCout_OFF                          ( 8)
  #define DLLDDRDATA0_CR_DLLSTATUS_ADCout_WID                          (10)
  #define DLLDDRDATA0_CR_DLLSTATUS_ADCout_MSK                          (0x0003FF00)
  #define DLLDDRDATA0_CR_DLLSTATUS_ADCout_MIN                          (0)
  #define DLLDDRDATA0_CR_DLLSTATUS_ADCout_MAX                          (1023) // 0x000003FF
  #define DLLDDRDATA0_CR_DLLSTATUS_ADCout_DEF                          (0x00000000)
  #define DLLDDRDATA0_CR_DLLSTATUS_ADCout_HSH                          (0x0A102D20)

  #define DLLDDRDATA0_CR_DLLSTATUS_ADCStatus_OFF                       (18)
  #define DLLDDRDATA0_CR_DLLSTATUS_ADCStatus_WID                       ( 1)
  #define DLLDDRDATA0_CR_DLLSTATUS_ADCStatus_MSK                       (0x00040000)
  #define DLLDDRDATA0_CR_DLLSTATUS_ADCStatus_MIN                       (0)
  #define DLLDDRDATA0_CR_DLLSTATUS_ADCStatus_MAX                       (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLSTATUS_ADCStatus_DEF                       (0x00000000)
  #define DLLDDRDATA0_CR_DLLSTATUS_ADCStatus_HSH                       (0x01242D20)

  #define DLLDDRDATA0_CR_DLLSTATUS_pilags_OFF                          (19)
  #define DLLDDRDATA0_CR_DLLSTATUS_pilags_WID                          ( 1)
  #define DLLDDRDATA0_CR_DLLSTATUS_pilags_MSK                          (0x00080000)
  #define DLLDDRDATA0_CR_DLLSTATUS_pilags_MIN                          (0)
  #define DLLDDRDATA0_CR_DLLSTATUS_pilags_MAX                          (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLSTATUS_pilags_DEF                          (0x00000000)
  #define DLLDDRDATA0_CR_DLLSTATUS_pilags_HSH                          (0x01262D20)

  #define DLLDDRDATA0_CR_DLLSTATUS_spare_OFF                           (20)
  #define DLLDDRDATA0_CR_DLLSTATUS_spare_WID                           (12)
  #define DLLDDRDATA0_CR_DLLSTATUS_spare_MSK                           (0xFFF00000)
  #define DLLDDRDATA0_CR_DLLSTATUS_spare_MIN                           (0)
  #define DLLDDRDATA0_CR_DLLSTATUS_spare_MAX                           (4095) // 0x00000FFF
  #define DLLDDRDATA0_CR_DLLSTATUS_spare_DEF                           (0x00000000)
  #define DLLDDRDATA0_CR_DLLSTATUS_spare_HSH                           (0x0C282D20)

#define DLLDDRDATA0_CR_DLLWEAKLOCK_REG                                 (0x00002D24)

  #define DLLDDRDATA0_CR_DLLWEAKLOCK_wl_wakecycles_OFF                 ( 0)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_wl_wakecycles_WID                 ( 2)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_wl_wakecycles_MSK                 (0x00000003)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_wl_wakecycles_MIN                 (0)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_wl_wakecycles_MAX                 (3) // 0x00000003
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_wl_wakecycles_DEF                 (0x00000000)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_wl_wakecycles_HSH                 (0x02002D24)

  #define DLLDDRDATA0_CR_DLLWEAKLOCK_WL_SleepCyclesAct_OFF             ( 2)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_WL_SleepCyclesAct_WID             ( 3)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_WL_SleepCyclesAct_MSK             (0x0000001C)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_WL_SleepCyclesAct_MIN             (0)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_WL_SleepCyclesAct_MAX             (7) // 0x00000007
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_WL_SleepCyclesAct_DEF             (0x00000000)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_WL_SleepCyclesAct_HSH             (0x03042D24)

  #define DLLDDRDATA0_CR_DLLWEAKLOCK_WL_SleepCyclesLP_OFF              ( 5)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_WL_SleepCyclesLP_WID              ( 3)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_WL_SleepCyclesLP_MSK              (0x000000E0)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_WL_SleepCyclesLP_MIN              (0)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_WL_SleepCyclesLP_MAX              (7) // 0x00000007
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_WL_SleepCyclesLP_DEF              (0x00000000)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_WL_SleepCyclesLP_HSH              (0x030A2D24)

  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DllWeakLock0_OFF                  ( 8)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DllWeakLock0_WID                  ( 1)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DllWeakLock0_MSK                  (0x00000100)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DllWeakLock0_MIN                  (0)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DllWeakLock0_MAX                  (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DllWeakLock0_DEF                  (0x00000000)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DllWeakLock0_HSH                  (0x01102D24)

  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DLLMask0_OFF                      ( 9)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DLLMask0_WID                      ( 2)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DLLMask0_MSK                      (0x00000600)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DLLMask0_MIN                      (0)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DLLMask0_MAX                      (3) // 0x00000003
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DLLMask0_DEF                      (0x00000000)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DLLMask0_HSH                      (0x02122D24)

  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DllWeakLock1_OFF                  (11)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DllWeakLock1_WID                  ( 1)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DllWeakLock1_MSK                  (0x00000800)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DllWeakLock1_MIN                  (0)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DllWeakLock1_MAX                  (1) // 0x00000001
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DllWeakLock1_DEF                  (0x00000000)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DllWeakLock1_HSH                  (0x01162D24)

  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DLLMask1_OFF                      (12)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DLLMask1_WID                      ( 2)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DLLMask1_MSK                      (0x00003000)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DLLMask1_MIN                      (0)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DLLMask1_MAX                      (3) // 0x00000003
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DLLMask1_DEF                      (0x00000000)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_DLLMask1_HSH                      (0x02182D24)

  #define DLLDDRDATA0_CR_DLLWEAKLOCK_RefPi0_OFF                        (14)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_RefPi0_WID                        ( 4)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_RefPi0_MSK                        (0x0003C000)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_RefPi0_MIN                        (-8)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_RefPi0_MAX                        (7) // 0x00000007
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_RefPi0_DEF                        (0x00000000)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_RefPi0_HSH                        (0x841C2D24)

  #define DLLDDRDATA0_CR_DLLWEAKLOCK_RefPi1_OFF                        (18)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_RefPi1_WID                        ( 4)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_RefPi1_MSK                        (0x003C0000)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_RefPi1_MIN                        (-8)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_RefPi1_MAX                        (7) // 0x00000007
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_RefPi1_DEF                        (0x00000000)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_RefPi1_HSH                        (0x84242D24)

  #define DLLDDRDATA0_CR_DLLWEAKLOCK_Spare_OFF                         (22)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_Spare_WID                         (10)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_Spare_MSK                         (0xFFC00000)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_Spare_MIN                         (0)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_Spare_MAX                         (1023) // 0x000003FF
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_Spare_DEF                         (0x00000000)
  #define DLLDDRDATA0_CR_DLLWEAKLOCK_Spare_HSH                         (0x0A2C2D24)

#define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_REG                        (0x00002D28)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Spare_OFF                ( 0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Spare_WID                ( 2)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Spare_MSK                (0x00000003)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Spare_MIN                (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Spare_MAX                (3) // 0x00000003
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Spare_DEF                (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Spare_HSH                (0x02002D28)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Bypass_OFF               ( 2)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Bypass_WID               ( 1)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Bypass_MSK               (0x00000004)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Bypass_MIN               (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Bypass_MAX               (1) // 0x00000001
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Bypass_DEF               (0x00000001)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Bypass_HSH               (0x01042D28)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_LocalVsxHiBypass_OFF     ( 3)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_LocalVsxHiBypass_WID     ( 1)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_LocalVsxHiBypass_MSK     (0x00000008)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_LocalVsxHiBypass_MIN     (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_LocalVsxHiBypass_MAX     (1) // 0x00000001
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_LocalVsxHiBypass_DEF     (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_LocalVsxHiBypass_HSH     (0x01062D28)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFRcvEnPre_OFF           ( 4)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFRcvEnPre_WID           ( 3)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFRcvEnPre_MSK           (0x00000070)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFRcvEnPre_MIN           (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFRcvEnPre_MAX           (7) // 0x00000007
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFRcvEnPre_DEF           (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFRcvEnPre_HSH           (0x03082D28)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFRcvEnPi_OFF            ( 7)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFRcvEnPi_WID            ( 3)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFRcvEnPi_MSK            (0x00000380)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFRcvEnPi_MIN            (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFRcvEnPi_MAX            (7) // 0x00000007
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFRcvEnPi_DEF            (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFRcvEnPi_HSH            (0x030E2D28)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFIdleStagger_OFF        (10)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFIdleStagger_WID        ( 1)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFIdleStagger_MSK        (0x00000400)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFIdleStagger_MIN        (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFIdleStagger_MAX        (1) // 0x00000001
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFIdleStagger_DEF        (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFIdleStagger_HSH        (0x01142D28)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFWriteStagger_OFF       (11)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFWriteStagger_WID       ( 1)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFWriteStagger_MSK       (0x00000800)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFWriteStagger_MIN       (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFWriteStagger_MAX       (1) // 0x00000001
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFWriteStagger_DEF       (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_FFWriteStagger_HSH       (0x01162D28)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Spare1_OFF               (12)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Spare1_WID               ( 2)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Spare1_MSK               (0x00003000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Spare1_MIN               (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Spare1_MAX               (3) // 0x00000003
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Spare1_DEF               (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Spare1_HSH               (0x02182D28)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllPwrMuxSel_OFF      (14)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllPwrMuxSel_WID      ( 1)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllPwrMuxSel_MSK      (0x00004000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllPwrMuxSel_MIN      (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllPwrMuxSel_MAX      (1) // 0x00000001
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllPwrMuxSel_DEF      (0x00000001)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllPwrMuxSel_HSH      (0x011C2D28)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllMdllPwrSave_OFF    (15)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllMdllPwrSave_WID    ( 1)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllMdllPwrSave_MSK    (0x00008000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllMdllPwrSave_MIN    (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllMdllPwrSave_MAX    (1) // 0x00000001
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllMdllPwrSave_DEF    (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllMdllPwrSave_HSH    (0x011E2D28)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllPiPwrSave_OFF      (16)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllPiPwrSave_WID      ( 1)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllPiPwrSave_MSK      (0x00010000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllPiPwrSave_MIN      (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllPiPwrSave_MAX      (1) // 0x00000001
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllPiPwrSave_DEF      (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllPiPwrSave_HSH      (0x01202D28)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllWritePwrSave_OFF   (17)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllWritePwrSave_WID   ( 2)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllWritePwrSave_MSK   (0x00060000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllWritePwrSave_MIN   (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllWritePwrSave_MAX   (3) // 0x00000003
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllWritePwrSave_DEF   (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllWritePwrSave_HSH   (0x02222D28)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllReadPwrSave_OFF    (19)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllReadPwrSave_WID    ( 3)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllReadPwrSave_MSK    (0x00380000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllReadPwrSave_MIN    (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllReadPwrSave_MAX    (7) // 0x00000007
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllReadPwrSave_DEF    (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllReadPwrSave_HSH    (0x03262D28)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllPbdPwrSave_OFF     (22)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllPbdPwrSave_WID     ( 1)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllPbdPwrSave_MSK     (0x00400000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllPbdPwrSave_MIN     (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllPbdPwrSave_MAX     (1) // 0x00000001
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllPbdPwrSave_DEF     (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_VccdllPbdPwrSave_HSH     (0x012C2D28)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Spare2_OFF               (23)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Spare2_WID               ( 9)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Spare2_MSK               (0xFF800000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Spare2_MIN               (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Spare2_MAX               (511) // 0x000001FF
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Spare2_DEF               (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_Spare2_HSH               (0x092E2D28)

#define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_REG                          (0x00002D2C)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbTarget_OFF               ( 0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbTarget_WID               ( 7)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbTarget_MSK               (0x0000007F)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbTarget_MIN               (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbTarget_MAX               (127) // 0x0000007F
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbTarget_DEF               (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbTarget_HSH               (0x07002D2C)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasLoad_OFF              ( 7)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasLoad_WID              ( 7)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasLoad_MSK              (0x00003F80)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasLoad_MIN              (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasLoad_MAX              (127) // 0x0000007F
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasLoad_DEF              (0x00000020)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasLoad_HSH              (0x070E2D2C)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasFastStartup_OFF       (14)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasFastStartup_WID       ( 1)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasFastStartup_MSK       (0x00004000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasFastStartup_MIN       (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasFastStartup_MAX       (1) // 0x00000001
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasFastStartup_DEF       (0x00000001)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasFastStartup_HSH       (0x011C2D2C)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasTimer0_OFF            (15)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasTimer0_WID            ( 2)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasTimer0_MSK            (0x00018000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasTimer0_MIN            (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasTimer0_MAX            (3) // 0x00000003
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasTimer0_DEF            (0x00000003)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasTimer0_HSH            (0x021E2D2C)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasTimer1_OFF            (17)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasTimer1_WID            ( 2)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasTimer1_MSK            (0x00060000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasTimer1_MIN            (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasTimer1_MAX            (3) // 0x00000003
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasTimer1_DEF            (0x00000003)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasTimer1_HSH            (0x02222D2C)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasCPVccIOG_OFF          (19)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasCPVccIOG_WID          ( 1)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasCPVccIOG_MSK          (0x00080000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasCPVccIOG_MIN          (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasCPVccIOG_MAX          (1) // 0x00000001
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasCPVccIOG_DEF          (0x00000001)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasCPVccIOG_HSH          (0x01262D2C)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasEnLeaker_OFF          (20)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasEnLeaker_WID          ( 2)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasEnLeaker_MSK          (0x00300000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasEnLeaker_MIN          (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasEnLeaker_MAX          (3) // 0x00000003
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasEnLeaker_DEF          (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_NbiasEnLeaker_HSH          (0x02282D2C)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_SideClkPulse_OFF           (22)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_SideClkPulse_WID           ( 4)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_SideClkPulse_MSK           (0x03C00000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_SideClkPulse_MIN           (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_SideClkPulse_MAX           (15) // 0x0000000F
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_SideClkPulse_DEF           (0x00000005)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_SideClkPulse_HSH           (0x042C2D2C)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_UseFLLDuringDVFS_OFF       (26)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_UseFLLDuringDVFS_WID       ( 1)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_UseFLLDuringDVFS_MSK       (0x04000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_UseFLLDuringDVFS_MIN       (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_UseFLLDuringDVFS_MAX       (1) // 0x00000001
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_UseFLLDuringDVFS_DEF       (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_UseFLLDuringDVFS_HSH       (0x01342D2C)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_Spare_OFF                  (27)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_Spare_WID                  ( 5)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_Spare_MSK                  (0xF8000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_Spare_MIN                  (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_Spare_MAX                  (31) // 0x0000001F
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_Spare_DEF                  (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_Spare_HSH                  (0x05362D2C)

#define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPDLL_REG                          (0x00002D30)
//Duplicate of DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_REG

#define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPDATACCC_REG                      (0x00002D34)
//Duplicate of DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_REG

#define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_REG                       (0x00002D38)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeCCCDistOffset_OFF ( 0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeCCCDistOffset_WID ( 4)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeCCCDistOffset_MSK (0x0000000F)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeCCCDistOffset_MIN (-8)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeCCCDistOffset_MAX (7) // 0x00000007
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeCCCDistOffset_DEF (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeCCCDistOffset_HSH (0x84002D38)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodePBDOffset_OFF     ( 4)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodePBDOffset_WID     ( 5)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodePBDOffset_MSK     (0x000001F0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodePBDOffset_MIN     (-16)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodePBDOffset_MAX     (15) // 0x0000000F
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodePBDOffset_DEF     (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodePBDOffset_HSH     (0x85082D38)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeReadOffset_OFF    ( 9)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeReadOffset_WID    ( 5)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeReadOffset_MSK    (0x00003E00)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeReadOffset_MIN    (-16)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeReadOffset_MAX    (15) // 0x0000000F
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeReadOffset_DEF    (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeReadOffset_HSH    (0x85122D38)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeWriteOffset_OFF   (14)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeWriteOffset_WID   ( 5)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeWriteOffset_MSK   (0x0007C000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeWriteOffset_MIN   (-16)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeWriteOffset_MAX   (15) // 0x0000000F
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeWriteOffset_DEF   (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeWriteOffset_HSH   (0x851C2D38)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeWeakOffset_OFF    (19)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeWeakOffset_WID    ( 4)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeWeakOffset_MSK    (0x00780000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeWeakOffset_MIN    (-8)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeWeakOffset_MAX    (7) // 0x00000007
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeWeakOffset_DEF    (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeWeakOffset_HSH    (0x84262D38)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeIdleOffset_OFF    (23)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeIdleOffset_WID    ( 5)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeIdleOffset_MSK    (0x0F800000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeIdleOffset_MIN    (-16)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeIdleOffset_MAX    (15) // 0x0000000F
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeIdleOffset_DEF    (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodeIdleOffset_HSH    (0x852E2D38)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodePIOffset_OFF      (28)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodePIOffset_WID      ( 4)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodePIOffset_MSK      (0xF0000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodePIOffset_MIN      (-8)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodePIOffset_MAX      (7) // 0x00000007
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodePIOffset_DEF      (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_FFCodePIOffset_HSH      (0x84382D38)

#define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_REG                          (0x00002D3C)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodePBD_OFF         ( 0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodePBD_WID         ( 5)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodePBD_MSK         (0x0000001F)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodePBD_MIN         (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodePBD_MAX         (31) // 0x0000001F
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodePBD_DEF         (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodePBD_HSH         (0x05002D3C)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodeRead_OFF        ( 5)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodeRead_WID        ( 7)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodeRead_MSK        (0x00000FE0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodeRead_MIN        (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodeRead_MAX        (127) // 0x0000007F
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodeRead_DEF        (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodeRead_HSH        (0x070A2D3C)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodeWrite_OFF       (12)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodeWrite_WID       ( 7)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodeWrite_MSK       (0x0007F000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodeWrite_MIN       (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodeWrite_MAX       (127) // 0x0000007F
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodeWrite_DEF       (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodeWrite_HSH       (0x07182D3C)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodePi_OFF          (19)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodePi_WID          ( 3)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodePi_MSK          (0x00380000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodePi_MIN          (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodePi_MAX          (7) // 0x00000007
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodePi_DEF          (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodePi_HSH          (0x03262D3C)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodeIdle_OFF        (22)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodeIdle_WID        ( 5)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodeIdle_MSK        (0x07C00000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodeIdle_MIN        (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodeIdle_MAX        (31) // 0x0000001F
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodeIdle_DEF        (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_VsxHiFFCodeIdle_HSH        (0x052C2D3C)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_Spare_OFF                  (27)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_Spare_WID                  ( 5)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_Spare_MSK                  (0xF8000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_Spare_MIN                  (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_Spare_MAX                  (31) // 0x0000001F
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_Spare_DEF                  (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_Spare_HSH                  (0x05362D3C)

#define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_REG                      (0x00002D40)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodePBD_OFF   ( 0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodePBD_WID   ( 3)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodePBD_MSK   (0x00000007)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodePBD_MIN   (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodePBD_MAX   (7) // 0x00000007
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodePBD_DEF   (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodePBD_HSH   (0x03002D40)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodeRead_OFF  ( 3)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodeRead_WID  ( 5)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodeRead_MSK  (0x000000F8)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodeRead_MIN  (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodeRead_MAX  (31) // 0x0000001F
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodeRead_DEF  (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodeRead_HSH  (0x05062D40)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodeWrite_OFF ( 8)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodeWrite_WID ( 5)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodeWrite_MSK (0x00001F00)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodeWrite_MIN (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodeWrite_MAX (31) // 0x0000001F
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodeWrite_DEF (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodeWrite_HSH (0x05102D40)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodePi_OFF    (13)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodePi_WID    ( 3)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodePi_MSK    (0x0000E000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodePi_MIN    (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodePi_MAX    (7) // 0x00000007
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodePi_DEF    (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodePi_HSH    (0x031A2D40)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodeIdle_OFF  (16)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodeIdle_WID  ( 5)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodeIdle_MSK  (0x001F0000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodeIdle_MIN  (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodeIdle_MAX  (31) // 0x0000001F
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodeIdle_DEF  (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_CapCancelCodeIdle_HSH  (0x05202D40)

  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_Spare_OFF              (21)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_Spare_WID              (11)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_Spare_MSK              (0xFFE00000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_Spare_MIN              (0)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_Spare_MAX              (2047) // 0x000007FF
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_Spare_DEF              (0x00000000)
  #define DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_Spare_HSH              (0x0B2A2D40)

#define DLLDDRDATA0_CR_PITUNE_REG                                      (0x00002D44)

  #define DLLDDRDATA0_CR_PITUNE_PiCbEn_OFF                             ( 0)
  #define DLLDDRDATA0_CR_PITUNE_PiCbEn_WID                             ( 4)
  #define DLLDDRDATA0_CR_PITUNE_PiCbEn_MSK                             (0x0000000F)
  #define DLLDDRDATA0_CR_PITUNE_PiCbEn_MIN                             (0)
  #define DLLDDRDATA0_CR_PITUNE_PiCbEn_MAX                             (15) // 0x0000000F
  #define DLLDDRDATA0_CR_PITUNE_PiCbEn_DEF                             (0x00000000)
  #define DLLDDRDATA0_CR_PITUNE_PiCbEn_HSH                             (0x04002D44)

  #define DLLDDRDATA0_CR_PITUNE_Spare_OFF                              ( 4)
  #define DLLDDRDATA0_CR_PITUNE_Spare_WID                              (28)
  #define DLLDDRDATA0_CR_PITUNE_Spare_MSK                              (0xFFFFFFF0)
  #define DLLDDRDATA0_CR_PITUNE_Spare_MIN                              (0)
  #define DLLDDRDATA0_CR_PITUNE_Spare_MAX                              (268435455) // 0x0FFFFFFF
  #define DLLDDRDATA0_CR_PITUNE_Spare_DEF                              (0x00000000)
  #define DLLDDRDATA0_CR_PITUNE_Spare_HSH                              (0x1C082D44)

#define DLLDDRDATA1_CR_MASTERDLLCFG_REG                                (0x00002D80)
//Duplicate of DLLDDRDATA0_CR_MASTERDLLCFG_REG

#define DLLDDRDATA1_CR_CBTUNE0_REG                                     (0x00002D84)
//Duplicate of DLLDDRDATA0_CR_CBTUNE0_REG

#define DLLDDRDATA1_CR_CBTUNE1_REG                                     (0x00002D88)
//Duplicate of DLLDDRDATA0_CR_CBTUNE1_REG

#define DLLDDRDATA1_CR_ADCCFG_REG                                      (0x00002D8C)
//Duplicate of DLLDDRDATA0_CR_ADCCFG_REG

#define DLLDDRDATA1_CR_CBTUNE2_REG                                     (0x00002D90)
//Duplicate of DLLDDRDATA0_CR_CBTUNE2_REG

#define DLLDDRDATA1_CR_PIDFTDLY_REG                                    (0x00002D98)
//Duplicate of DLLDDRDATA0_CR_PIDFTDLY_REG

#define DLLDDRDATA1_CR_DLLPITESTANDADC_REG                             (0x00002D9C)
//Duplicate of DLLDDRDATA0_CR_DLLPITESTANDADC_REG

#define DLLDDRDATA1_CR_DLLSTATUS_REG                                   (0x00002DA0)
//Duplicate of DLLDDRDATA0_CR_DLLSTATUS_REG

#define DLLDDRDATA1_CR_DLLWEAKLOCK_REG                                 (0x00002DA4)
//Duplicate of DLLDDRDATA0_CR_DLLWEAKLOCK_REG

#define DLLDDRDATA1_CR_DDRCRVCCDLLFFCONTROL_REG                        (0x00002DA8)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_REG

#define DLLDDRDATA1_CR_DDRCRVCCDLLFFNBIAS_REG                          (0x00002DAC)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_REG

#define DLLDDRDATA1_CR_DDRCRVCCDLLCOMPDLL_REG                          (0x00002DB0)
//Duplicate of DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_REG

#define DLLDDRDATA1_CR_DDRCRVCCDLLCOMPDATACCC_REG                      (0x00002DB4)
//Duplicate of DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_REG

#define DLLDDRDATA1_CR_DDRCRVCCDLLCOMPOFFSET_REG                       (0x00002DB8)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_REG

#define DLLDDRDATA1_CR_DDRCRVCCDLLVSXHIFF_REG                          (0x00002DBC)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_REG

#define DLLDDRDATA1_CR_DDRCRVCCDLLCOUPLINGCAP_REG                      (0x00002DC0)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_REG

#define DLLDDRDATA1_CR_PITUNE_REG                                      (0x00002DC4)
//Duplicate of DLLDDRDATA0_CR_PITUNE_REG

#define DLLDDRDATA2_CR_MASTERDLLCFG_REG                                (0x00002E00)
//Duplicate of DLLDDRDATA0_CR_MASTERDLLCFG_REG

#define DLLDDRDATA2_CR_CBTUNE0_REG                                     (0x00002E04)
//Duplicate of DLLDDRDATA0_CR_CBTUNE0_REG

#define DLLDDRDATA2_CR_CBTUNE1_REG                                     (0x00002E08)
//Duplicate of DLLDDRDATA0_CR_CBTUNE1_REG

#define DLLDDRDATA2_CR_ADCCFG_REG                                      (0x00002E0C)
//Duplicate of DLLDDRDATA0_CR_ADCCFG_REG

#define DLLDDRDATA2_CR_CBTUNE2_REG                                     (0x00002E10)
//Duplicate of DLLDDRDATA0_CR_CBTUNE2_REG

#define DLLDDRDATA2_CR_PIDFTDLY_REG                                    (0x00002E18)
//Duplicate of DLLDDRDATA0_CR_PIDFTDLY_REG

#define DLLDDRDATA2_CR_DLLPITESTANDADC_REG                             (0x00002E1C)
//Duplicate of DLLDDRDATA0_CR_DLLPITESTANDADC_REG

#define DLLDDRDATA2_CR_DLLSTATUS_REG                                   (0x00002E20)
//Duplicate of DLLDDRDATA0_CR_DLLSTATUS_REG

#define DLLDDRDATA2_CR_DLLWEAKLOCK_REG                                 (0x00002E24)
//Duplicate of DLLDDRDATA0_CR_DLLWEAKLOCK_REG

#define DLLDDRDATA2_CR_DDRCRVCCDLLFFCONTROL_REG                        (0x00002E28)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_REG

#define DLLDDRDATA2_CR_DDRCRVCCDLLFFNBIAS_REG                          (0x00002E2C)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_REG

#define DLLDDRDATA2_CR_DDRCRVCCDLLCOMPDLL_REG                          (0x00002E30)
//Duplicate of DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_REG

#define DLLDDRDATA2_CR_DDRCRVCCDLLCOMPDATACCC_REG                      (0x00002E34)
//Duplicate of DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_REG

#define DLLDDRDATA2_CR_DDRCRVCCDLLCOMPOFFSET_REG                       (0x00002E38)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_REG

#define DLLDDRDATA2_CR_DDRCRVCCDLLVSXHIFF_REG                          (0x00002E3C)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_REG

#define DLLDDRDATA2_CR_DDRCRVCCDLLCOUPLINGCAP_REG                      (0x00002E40)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_REG

#define DLLDDRDATA2_CR_PITUNE_REG                                      (0x00002E44)
//Duplicate of DLLDDRDATA0_CR_PITUNE_REG

#define DLLDDRDATA3_CR_MASTERDLLCFG_REG                                (0x00002E80)
//Duplicate of DLLDDRDATA0_CR_MASTERDLLCFG_REG

#define DLLDDRDATA3_CR_CBTUNE0_REG                                     (0x00002E84)
//Duplicate of DLLDDRDATA0_CR_CBTUNE0_REG

#define DLLDDRDATA3_CR_CBTUNE1_REG                                     (0x00002E88)
//Duplicate of DLLDDRDATA0_CR_CBTUNE1_REG

#define DLLDDRDATA3_CR_ADCCFG_REG                                      (0x00002E8C)
//Duplicate of DLLDDRDATA0_CR_ADCCFG_REG

#define DLLDDRDATA3_CR_CBTUNE2_REG                                     (0x00002E90)
//Duplicate of DLLDDRDATA0_CR_CBTUNE2_REG

#define DLLDDRDATA3_CR_PIDFTDLY_REG                                    (0x00002E98)
//Duplicate of DLLDDRDATA0_CR_PIDFTDLY_REG

#define DLLDDRDATA3_CR_DLLPITESTANDADC_REG                             (0x00002E9C)
//Duplicate of DLLDDRDATA0_CR_DLLPITESTANDADC_REG

#define DLLDDRDATA3_CR_DLLSTATUS_REG                                   (0x00002EA0)
//Duplicate of DLLDDRDATA0_CR_DLLSTATUS_REG

#define DLLDDRDATA3_CR_DLLWEAKLOCK_REG                                 (0x00002EA4)
//Duplicate of DLLDDRDATA0_CR_DLLWEAKLOCK_REG

#define DLLDDRDATA3_CR_DDRCRVCCDLLFFCONTROL_REG                        (0x00002EA8)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_REG

#define DLLDDRDATA3_CR_DDRCRVCCDLLFFNBIAS_REG                          (0x00002EAC)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_REG

#define DLLDDRDATA3_CR_DDRCRVCCDLLCOMPDLL_REG                          (0x00002EB0)
//Duplicate of DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_REG

#define DLLDDRDATA3_CR_DDRCRVCCDLLCOMPDATACCC_REG                      (0x00002EB4)
//Duplicate of DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_REG

#define DLLDDRDATA3_CR_DDRCRVCCDLLCOMPOFFSET_REG                       (0x00002EB8)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_REG

#define DLLDDRDATA3_CR_DDRCRVCCDLLVSXHIFF_REG                          (0x00002EBC)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_REG

#define DLLDDRDATA3_CR_DDRCRVCCDLLCOUPLINGCAP_REG                      (0x00002EC0)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_REG

#define DLLDDRDATA3_CR_PITUNE_REG                                      (0x00002EC4)
//Duplicate of DLLDDRDATA0_CR_PITUNE_REG

#define DLLDDRDATA4_CR_MASTERDLLCFG_REG                                (0x00002F00)
//Duplicate of DLLDDRDATA0_CR_MASTERDLLCFG_REG

#define DLLDDRDATA4_CR_CBTUNE0_REG                                     (0x00002F04)
//Duplicate of DLLDDRDATA0_CR_CBTUNE0_REG

#define DLLDDRDATA4_CR_CBTUNE1_REG                                     (0x00002F08)
//Duplicate of DLLDDRDATA0_CR_CBTUNE1_REG

#define DLLDDRDATA4_CR_ADCCFG_REG                                      (0x00002F0C)
//Duplicate of DLLDDRDATA0_CR_ADCCFG_REG

#define DLLDDRDATA4_CR_CBTUNE2_REG                                     (0x00002F10)
//Duplicate of DLLDDRDATA0_CR_CBTUNE2_REG

#define DLLDDRDATA4_CR_PIDFTDLY_REG                                    (0x00002F18)
//Duplicate of DLLDDRDATA0_CR_PIDFTDLY_REG

#define DLLDDRDATA4_CR_DLLPITESTANDADC_REG                             (0x00002F1C)
//Duplicate of DLLDDRDATA0_CR_DLLPITESTANDADC_REG

#define DLLDDRDATA4_CR_DLLSTATUS_REG                                   (0x00002F20)
//Duplicate of DLLDDRDATA0_CR_DLLSTATUS_REG

#define DLLDDRDATA4_CR_DLLWEAKLOCK_REG                                 (0x00002F24)
//Duplicate of DLLDDRDATA0_CR_DLLWEAKLOCK_REG

#define DLLDDRDATA4_CR_DDRCRVCCDLLFFCONTROL_REG                        (0x00002F28)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_REG

#define DLLDDRDATA4_CR_DDRCRVCCDLLFFNBIAS_REG                          (0x00002F2C)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_REG

#define DLLDDRDATA4_CR_DDRCRVCCDLLCOMPDLL_REG                          (0x00002F30)
//Duplicate of DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_REG

#define DLLDDRDATA4_CR_DDRCRVCCDLLCOMPDATACCC_REG                      (0x00002F34)
//Duplicate of DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_REG

#define DLLDDRDATA4_CR_DDRCRVCCDLLCOMPOFFSET_REG                       (0x00002F38)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_REG

#define DLLDDRDATA4_CR_DDRCRVCCDLLVSXHIFF_REG                          (0x00002F3C)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_REG

#define DLLDDRDATA4_CR_DDRCRVCCDLLCOUPLINGCAP_REG                      (0x00002F40)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_REG

#define DLLDDRDATA4_CR_PITUNE_REG                                      (0x00002F44)
//Duplicate of DLLDDRDATA0_CR_PITUNE_REG

#define DLLDDRDATA5_CR_MASTERDLLCFG_REG                                (0x00002F80)
//Duplicate of DLLDDRDATA0_CR_MASTERDLLCFG_REG

#define DLLDDRDATA5_CR_CBTUNE0_REG                                     (0x00002F84)
//Duplicate of DLLDDRDATA0_CR_CBTUNE0_REG

#define DLLDDRDATA5_CR_CBTUNE1_REG                                     (0x00002F88)
//Duplicate of DLLDDRDATA0_CR_CBTUNE1_REG

#define DLLDDRDATA5_CR_ADCCFG_REG                                      (0x00002F8C)
//Duplicate of DLLDDRDATA0_CR_ADCCFG_REG

#define DLLDDRDATA5_CR_CBTUNE2_REG                                     (0x00002F90)
//Duplicate of DLLDDRDATA0_CR_CBTUNE2_REG

#define DLLDDRDATA5_CR_PIDFTDLY_REG                                    (0x00002F98)
//Duplicate of DLLDDRDATA0_CR_PIDFTDLY_REG

#define DLLDDRDATA5_CR_DLLPITESTANDADC_REG                             (0x00002F9C)
//Duplicate of DLLDDRDATA0_CR_DLLPITESTANDADC_REG

#define DLLDDRDATA5_CR_DLLSTATUS_REG                                   (0x00002FA0)
//Duplicate of DLLDDRDATA0_CR_DLLSTATUS_REG

#define DLLDDRDATA5_CR_DLLWEAKLOCK_REG                                 (0x00002FA4)
//Duplicate of DLLDDRDATA0_CR_DLLWEAKLOCK_REG

#define DLLDDRDATA5_CR_DDRCRVCCDLLFFCONTROL_REG                        (0x00002FA8)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_REG

#define DLLDDRDATA5_CR_DDRCRVCCDLLFFNBIAS_REG                          (0x00002FAC)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_REG

#define DLLDDRDATA5_CR_DDRCRVCCDLLCOMPDLL_REG                          (0x00002FB0)
//Duplicate of DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_REG

#define DLLDDRDATA5_CR_DDRCRVCCDLLCOMPDATACCC_REG                      (0x00002FB4)
//Duplicate of DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_REG

#define DLLDDRDATA5_CR_DDRCRVCCDLLCOMPOFFSET_REG                       (0x00002FB8)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_REG

#define DLLDDRDATA5_CR_DDRCRVCCDLLVSXHIFF_REG                          (0x00002FBC)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_REG

#define DLLDDRDATA5_CR_DDRCRVCCDLLCOUPLINGCAP_REG                      (0x00002FC0)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_REG

#define DLLDDRDATA5_CR_PITUNE_REG                                      (0x00002FC4)
//Duplicate of DLLDDRDATA0_CR_PITUNE_REG
#pragma pack(pop)
#endif
