
IT_Intensive_RadioComm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005c18  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000070  20000000  00005c18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00001478  20000070  00005c88  00020070  2**2
                  ALLOC
  3 .stack        00002000  200014e8  00007100  00020070  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  5 .comment      0000008c  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
  6 .debug_info   000496ee  00000000  00000000  00020124  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00007d17  00000000  00000000  00069812  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000de77  00000000  00000000  00071529  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000b60  00000000  00000000  0007f3a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001350  00000000  00000000  0007ff00  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000213bc  00000000  00000000  00081250  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001a83d  00000000  00000000  000a260c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008932e  00000000  00000000  000bce49  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002394  00000000  00000000  00146178  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	e8 34 00 20 f5 1e 00 00 f1 1e 00 00 f1 1e 00 00     .4. ............
	...
      2c:	f1 1e 00 00 00 00 00 00 00 00 00 00 f1 1e 00 00     ................
      3c:	f1 1e 00 00 f1 1e 00 00 f1 1e 00 00 f1 1e 00 00     ................
      4c:	f1 1e 00 00 31 03 00 00 f1 1e 00 00 f1 1e 00 00     ....1...........
      5c:	f1 1e 00 00 f1 1e 00 00 1d 09 00 00 2d 09 00 00     ............-...
      6c:	3d 09 00 00 4d 09 00 00 5d 09 00 00 6d 09 00 00     =...M...]...m...
      7c:	f1 1e 00 00 f1 1e 00 00 f1 1e 00 00 d1 1b 00 00     ................
      8c:	e1 1b 00 00 f1 1b 00 00 00 00 00 00 00 00 00 00     ................
      9c:	f1 1e 00 00 f1 1e 00 00 00 00 00 00 f1 1e 00 00     ................
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000070 	.word	0x20000070
      d4:	00000000 	.word	0x00000000
      d8:	00005c18 	.word	0x00005c18

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000074 	.word	0x20000074
     108:	00005c18 	.word	0x00005c18
     10c:	00005c18 	.word	0x00005c18
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	000018c9 	.word	0x000018c9
     140:	000047fd 	.word	0x000047fd
     144:	20000000 	.word	0x20000000
     148:	000f4240 	.word	0x000f4240
     14c:	20000004 	.word	0x20000004
     150:	e000e010 	.word	0xe000e010

00000154 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     154:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     156:	4b08      	ldr	r3, [pc, #32]	; (178 <delay_cycles_us+0x24>)
     158:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     15a:	4a08      	ldr	r2, [pc, #32]	; (17c <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     15c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15e:	2180      	movs	r1, #128	; 0x80
     160:	0249      	lsls	r1, r1, #9
	while (n--) {
     162:	3801      	subs	r0, #1
     164:	d307      	bcc.n	176 <delay_cycles_us+0x22>
	if (n > 0) {
     166:	2c00      	cmp	r4, #0
     168:	d0fb      	beq.n	162 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     16a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     16c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     16e:	6813      	ldr	r3, [r2, #0]
     170:	420b      	tst	r3, r1
     172:	d0fc      	beq.n	16e <delay_cycles_us+0x1a>
     174:	e7f5      	b.n	162 <delay_cycles_us+0xe>
	}
}
     176:	bd30      	pop	{r4, r5, pc}
     178:	20000004 	.word	0x20000004
     17c:	e000e010 	.word	0xe000e010

00000180 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     180:	4b0c      	ldr	r3, [pc, #48]	; (1b4 <cpu_irq_enter_critical+0x34>)
     182:	681b      	ldr	r3, [r3, #0]
     184:	2b00      	cmp	r3, #0
     186:	d106      	bne.n	196 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     188:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     18c:	2b00      	cmp	r3, #0
     18e:	d007      	beq.n	1a0 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     190:	2200      	movs	r2, #0
     192:	4b09      	ldr	r3, [pc, #36]	; (1b8 <cpu_irq_enter_critical+0x38>)
     194:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     196:	4a07      	ldr	r2, [pc, #28]	; (1b4 <cpu_irq_enter_critical+0x34>)
     198:	6813      	ldr	r3, [r2, #0]
     19a:	3301      	adds	r3, #1
     19c:	6013      	str	r3, [r2, #0]
}
     19e:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     1a0:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     1a2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     1a6:	2200      	movs	r2, #0
     1a8:	4b04      	ldr	r3, [pc, #16]	; (1bc <cpu_irq_enter_critical+0x3c>)
     1aa:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     1ac:	3201      	adds	r2, #1
     1ae:	4b02      	ldr	r3, [pc, #8]	; (1b8 <cpu_irq_enter_critical+0x38>)
     1b0:	701a      	strb	r2, [r3, #0]
     1b2:	e7f0      	b.n	196 <cpu_irq_enter_critical+0x16>
     1b4:	2000008c 	.word	0x2000008c
     1b8:	20000090 	.word	0x20000090
     1bc:	20000008 	.word	0x20000008

000001c0 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     1c0:	4b08      	ldr	r3, [pc, #32]	; (1e4 <cpu_irq_leave_critical+0x24>)
     1c2:	681a      	ldr	r2, [r3, #0]
     1c4:	3a01      	subs	r2, #1
     1c6:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     1c8:	681b      	ldr	r3, [r3, #0]
     1ca:	2b00      	cmp	r3, #0
     1cc:	d109      	bne.n	1e2 <cpu_irq_leave_critical+0x22>
     1ce:	4b06      	ldr	r3, [pc, #24]	; (1e8 <cpu_irq_leave_critical+0x28>)
     1d0:	781b      	ldrb	r3, [r3, #0]
     1d2:	2b00      	cmp	r3, #0
     1d4:	d005      	beq.n	1e2 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     1d6:	2201      	movs	r2, #1
     1d8:	4b04      	ldr	r3, [pc, #16]	; (1ec <cpu_irq_leave_critical+0x2c>)
     1da:	701a      	strb	r2, [r3, #0]
     1dc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     1e0:	b662      	cpsie	i
	}
}
     1e2:	4770      	bx	lr
     1e4:	2000008c 	.word	0x2000008c
     1e8:	20000090 	.word	0x20000090
     1ec:	20000008 	.word	0x20000008

000001f0 <system_board_init>:




void system_board_init(void)
{
     1f0:	b5f0      	push	{r4, r5, r6, r7, lr}
     1f2:	46c6      	mov	lr, r8
     1f4:	b500      	push	{lr}
     1f6:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1f8:	ac01      	add	r4, sp, #4
     1fa:	2601      	movs	r6, #1
     1fc:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     1fe:	2700      	movs	r7, #0
     200:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     202:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     204:	0021      	movs	r1, r4
     206:	2013      	movs	r0, #19
     208:	4d27      	ldr	r5, [pc, #156]	; (2a8 <system_board_init+0xb8>)
     20a:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     20c:	4b27      	ldr	r3, [pc, #156]	; (2ac <system_board_init+0xbc>)
     20e:	4698      	mov	r8, r3
     210:	2380      	movs	r3, #128	; 0x80
     212:	031b      	lsls	r3, r3, #12
     214:	4642      	mov	r2, r8
     216:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     218:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     21a:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     21c:	0021      	movs	r1, r4
     21e:	201c      	movs	r0, #28
     220:	47a8      	blx	r5
	config->input_pull = PORT_PIN_PULL_UP;
     222:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     224:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     226:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
     228:	0021      	movs	r1, r4
     22a:	2052      	movs	r0, #82	; 0x52
     22c:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
     22e:	0021      	movs	r1, r4
     230:	203e      	movs	r0, #62	; 0x3e
     232:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
     234:	0021      	movs	r1, r4
     236:	203f      	movs	r0, #63	; 0x3f
     238:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
     23a:	0021      	movs	r1, r4
     23c:	202f      	movs	r0, #47	; 0x2f
     23e:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
     240:	0021      	movs	r1, r4
     242:	2014      	movs	r0, #20
     244:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
     246:	2280      	movs	r2, #128	; 0x80
     248:	02d2      	lsls	r2, r2, #11
     24a:	4b19      	ldr	r3, [pc, #100]	; (2b0 <system_board_init+0xc0>)
     24c:	619a      	str	r2, [r3, #24]
     24e:	4b19      	ldr	r3, [pc, #100]	; (2b4 <system_board_init+0xc4>)
     250:	2280      	movs	r2, #128	; 0x80
     252:	05d2      	lsls	r2, r2, #23
     254:	619a      	str	r2, [r3, #24]
     256:	2280      	movs	r2, #128	; 0x80
     258:	0612      	lsls	r2, r2, #24
     25a:	619a      	str	r2, [r3, #24]
     25c:	2280      	movs	r2, #128	; 0x80
     25e:	0212      	lsls	r2, r2, #8
     260:	619a      	str	r2, [r3, #24]
     262:	2380      	movs	r3, #128	; 0x80
     264:	035b      	lsls	r3, r3, #13
     266:	4642      	mov	r2, r8
     268:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     26a:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
     26c:	0021      	movs	r1, r4
     26e:	2053      	movs	r0, #83	; 0x53
     270:	47a8      	blx	r5
	
	/* SAMR21 Antenna Diversity Configuration */

	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
     272:	4a11      	ldr	r2, [pc, #68]	; (2b8 <system_board_init+0xc8>)
     274:	6a11      	ldr	r1, [r2, #32]
     276:	2380      	movs	r3, #128	; 0x80
     278:	039b      	lsls	r3, r3, #14
     27a:	430b      	orrs	r3, r1
     27c:	6213      	str	r3, [r2, #32]
		
	/*Pins  PA12/RFCTRL2 and PA09/RFCTRL1 are used as DIG1 and DIG2 pins respectively in SAMR21 Xplained Pro*/	
	
	/* FECTRL register is Written with value 4 => F2CFG = 00 and F1CFG = 01 */	
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
     27e:	2204      	movs	r2, #4
     280:	4b0e      	ldr	r3, [pc, #56]	; (2bc <system_board_init+0xcc>)
     282:	801a      	strh	r2, [r3, #0]
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     284:	466b      	mov	r3, sp
     286:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
     288:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	
	/*MUX Position is 'F' i.e 5 for FECTRL Function and is same for all  FECTRL supported pins
	 * as provided in the data sheet */
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
     28a:	2305      	movs	r3, #5
     28c:	466a      	mov	r2, sp
     28e:	7013      	strb	r3, [r2, #0]
	
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
     290:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
     292:	4669      	mov	r1, sp
     294:	2009      	movs	r0, #9
     296:	4c0a      	ldr	r4, [pc, #40]	; (2c0 <system_board_init+0xd0>)
     298:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
     29a:	4669      	mov	r1, sp
     29c:	200c      	movs	r0, #12
     29e:	47a0      	blx	r4
#endif

}
     2a0:	b002      	add	sp, #8
     2a2:	bc04      	pop	{r2}
     2a4:	4690      	mov	r8, r2
     2a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2a8:	00000495 	.word	0x00000495
     2ac:	41004400 	.word	0x41004400
     2b0:	41004500 	.word	0x41004500
     2b4:	41004480 	.word	0x41004480
     2b8:	40000400 	.word	0x40000400
     2bc:	42005400 	.word	0x42005400
     2c0:	00001ad9 	.word	0x00001ad9

000002c4 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     2c4:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     2c6:	2a00      	cmp	r2, #0
     2c8:	d001      	beq.n	2ce <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     2ca:	0018      	movs	r0, r3
     2cc:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     2ce:	008b      	lsls	r3, r1, #2
     2d0:	4a06      	ldr	r2, [pc, #24]	; (2ec <extint_register_callback+0x28>)
     2d2:	589b      	ldr	r3, [r3, r2]
     2d4:	2b00      	cmp	r3, #0
     2d6:	d003      	beq.n	2e0 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     2d8:	4283      	cmp	r3, r0
     2da:	d005      	beq.n	2e8 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     2dc:	231d      	movs	r3, #29
     2de:	e7f4      	b.n	2ca <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     2e0:	0089      	lsls	r1, r1, #2
     2e2:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     2e4:	2300      	movs	r3, #0
     2e6:	e7f0      	b.n	2ca <extint_register_callback+0x6>
		return STATUS_OK;
     2e8:	2300      	movs	r3, #0
     2ea:	e7ee      	b.n	2ca <extint_register_callback+0x6>
     2ec:	2000074c 	.word	0x2000074c

000002f0 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     2f0:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     2f2:	2900      	cmp	r1, #0
     2f4:	d001      	beq.n	2fa <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     2f6:	0018      	movs	r0, r3
     2f8:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     2fa:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     2fc:	281f      	cmp	r0, #31
     2fe:	d800      	bhi.n	302 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     300:	4a02      	ldr	r2, [pc, #8]	; (30c <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     302:	2301      	movs	r3, #1
     304:	4083      	lsls	r3, r0
     306:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     308:	2300      	movs	r3, #0
     30a:	e7f4      	b.n	2f6 <extint_chan_enable_callback+0x6>
     30c:	40001800 	.word	0x40001800

00000310 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     310:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     312:	2900      	cmp	r1, #0
     314:	d001      	beq.n	31a <extint_chan_disable_callback+0xa>
	}

	return STATUS_OK;
}
     316:	0018      	movs	r0, r3
     318:	4770      	bx	lr
		return NULL;
     31a:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     31c:	281f      	cmp	r0, #31
     31e:	d800      	bhi.n	322 <extint_chan_disable_callback+0x12>
		return eics[eic_index];
     320:	4a02      	ldr	r2, [pc, #8]	; (32c <extint_chan_disable_callback+0x1c>)
		eic->INTENCLR.reg = (1UL << channel);
     322:	2301      	movs	r3, #1
     324:	4083      	lsls	r3, r0
     326:	6093      	str	r3, [r2, #8]
	return STATUS_OK;
     328:	2300      	movs	r3, #0
     32a:	e7f4      	b.n	316 <extint_chan_disable_callback+0x6>
     32c:	40001800 	.word	0x40001800

00000330 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     330:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     332:	2200      	movs	r2, #0
     334:	4b10      	ldr	r3, [pc, #64]	; (378 <EIC_Handler+0x48>)
     336:	701a      	strb	r2, [r3, #0]
     338:	2300      	movs	r3, #0
     33a:	4910      	ldr	r1, [pc, #64]	; (37c <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     33c:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     33e:	4e10      	ldr	r6, [pc, #64]	; (380 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     340:	4c0d      	ldr	r4, [pc, #52]	; (378 <EIC_Handler+0x48>)
     342:	e00a      	b.n	35a <EIC_Handler+0x2a>
		return eics[eic_index];
     344:	490d      	ldr	r1, [pc, #52]	; (37c <EIC_Handler+0x4c>)
     346:	e008      	b.n	35a <EIC_Handler+0x2a>
     348:	7823      	ldrb	r3, [r4, #0]
     34a:	3301      	adds	r3, #1
     34c:	b2db      	uxtb	r3, r3
     34e:	7023      	strb	r3, [r4, #0]
     350:	2b0f      	cmp	r3, #15
     352:	d810      	bhi.n	376 <EIC_Handler+0x46>
		return NULL;
     354:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     356:	2b1f      	cmp	r3, #31
     358:	d9f4      	bls.n	344 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     35a:	0028      	movs	r0, r5
     35c:	4018      	ands	r0, r3
     35e:	2201      	movs	r2, #1
     360:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     362:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     364:	4210      	tst	r0, r2
     366:	d0ef      	beq.n	348 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     368:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     36a:	009b      	lsls	r3, r3, #2
     36c:	599b      	ldr	r3, [r3, r6]
     36e:	2b00      	cmp	r3, #0
     370:	d0ea      	beq.n	348 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     372:	4798      	blx	r3
     374:	e7e8      	b.n	348 <EIC_Handler+0x18>
			}
		}
	}
}
     376:	bd70      	pop	{r4, r5, r6, pc}
     378:	20000748 	.word	0x20000748
     37c:	40001800 	.word	0x40001800
     380:	2000074c 	.word	0x2000074c

00000384 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     384:	4a04      	ldr	r2, [pc, #16]	; (398 <_extint_enable+0x14>)
     386:	7813      	ldrb	r3, [r2, #0]
     388:	2102      	movs	r1, #2
     38a:	430b      	orrs	r3, r1
     38c:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     38e:	7853      	ldrb	r3, [r2, #1]
     390:	b25b      	sxtb	r3, r3
     392:	2b00      	cmp	r3, #0
     394:	dbfb      	blt.n	38e <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     396:	4770      	bx	lr
     398:	40001800 	.word	0x40001800

0000039c <_system_extint_init>:
{
     39c:	b500      	push	{lr}
     39e:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     3a0:	4a12      	ldr	r2, [pc, #72]	; (3ec <_system_extint_init+0x50>)
     3a2:	6993      	ldr	r3, [r2, #24]
     3a4:	2140      	movs	r1, #64	; 0x40
     3a6:	430b      	orrs	r3, r1
     3a8:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     3aa:	a901      	add	r1, sp, #4
     3ac:	2300      	movs	r3, #0
     3ae:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     3b0:	2005      	movs	r0, #5
     3b2:	4b0f      	ldr	r3, [pc, #60]	; (3f0 <_system_extint_init+0x54>)
     3b4:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     3b6:	2005      	movs	r0, #5
     3b8:	4b0e      	ldr	r3, [pc, #56]	; (3f4 <_system_extint_init+0x58>)
     3ba:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     3bc:	4a0e      	ldr	r2, [pc, #56]	; (3f8 <_system_extint_init+0x5c>)
     3be:	7813      	ldrb	r3, [r2, #0]
     3c0:	2101      	movs	r1, #1
     3c2:	430b      	orrs	r3, r1
     3c4:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     3c6:	7853      	ldrb	r3, [r2, #1]
     3c8:	b25b      	sxtb	r3, r3
     3ca:	2b00      	cmp	r3, #0
     3cc:	dbfb      	blt.n	3c6 <_system_extint_init+0x2a>
     3ce:	4b0b      	ldr	r3, [pc, #44]	; (3fc <_system_extint_init+0x60>)
     3d0:	0019      	movs	r1, r3
     3d2:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     3d4:	2200      	movs	r2, #0
     3d6:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     3d8:	4299      	cmp	r1, r3
     3da:	d1fc      	bne.n	3d6 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     3dc:	2210      	movs	r2, #16
     3de:	4b08      	ldr	r3, [pc, #32]	; (400 <_system_extint_init+0x64>)
     3e0:	601a      	str	r2, [r3, #0]
	_extint_enable();
     3e2:	4b08      	ldr	r3, [pc, #32]	; (404 <_system_extint_init+0x68>)
     3e4:	4798      	blx	r3
}
     3e6:	b003      	add	sp, #12
     3e8:	bd00      	pop	{pc}
     3ea:	46c0      	nop			; (mov r8, r8)
     3ec:	40000400 	.word	0x40000400
     3f0:	000019e1 	.word	0x000019e1
     3f4:	00001955 	.word	0x00001955
     3f8:	40001800 	.word	0x40001800
     3fc:	2000074c 	.word	0x2000074c
     400:	e000e100 	.word	0xe000e100
     404:	00000385 	.word	0x00000385

00000408 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     408:	2300      	movs	r3, #0
     40a:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     40c:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     40e:	2201      	movs	r2, #1
     410:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     412:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     414:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     416:	3302      	adds	r3, #2
     418:	72c3      	strb	r3, [r0, #11]
}
     41a:	4770      	bx	lr

0000041c <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     41c:	b5f0      	push	{r4, r5, r6, r7, lr}
     41e:	b083      	sub	sp, #12
     420:	0005      	movs	r5, r0
     422:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     424:	a901      	add	r1, sp, #4
     426:	2300      	movs	r3, #0
     428:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     42a:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     42c:	7923      	ldrb	r3, [r4, #4]
     42e:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     430:	7a23      	ldrb	r3, [r4, #8]
     432:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     434:	7820      	ldrb	r0, [r4, #0]
     436:	4b15      	ldr	r3, [pc, #84]	; (48c <extint_chan_set_config+0x70>)
     438:	4798      	blx	r3
		return NULL;
     43a:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
     43c:	2d1f      	cmp	r5, #31
     43e:	d800      	bhi.n	442 <extint_chan_set_config+0x26>
		return eics[eic_index];
     440:	4813      	ldr	r0, [pc, #76]	; (490 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     442:	2207      	movs	r2, #7
     444:	402a      	ands	r2, r5
     446:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     448:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     44a:	7aa3      	ldrb	r3, [r4, #10]
     44c:	2b00      	cmp	r3, #0
     44e:	d001      	beq.n	454 <extint_chan_set_config+0x38>
     450:	2308      	movs	r3, #8
     452:	431f      	orrs	r7, r3
     454:	08eb      	lsrs	r3, r5, #3
     456:	009b      	lsls	r3, r3, #2
     458:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     45a:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     45c:	260f      	movs	r6, #15
     45e:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     460:	43b1      	bics	r1, r6
			(new_config << config_pos);
     462:	4097      	lsls	r7, r2
     464:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     466:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
     468:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     46a:	7a63      	ldrb	r3, [r4, #9]
     46c:	2b00      	cmp	r3, #0
     46e:	d106      	bne.n	47e <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     470:	6943      	ldr	r3, [r0, #20]
     472:	2201      	movs	r2, #1
     474:	40aa      	lsls	r2, r5
     476:	4393      	bics	r3, r2
     478:	6143      	str	r3, [r0, #20]
	}
}
     47a:	b003      	add	sp, #12
     47c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     47e:	6942      	ldr	r2, [r0, #20]
     480:	2301      	movs	r3, #1
     482:	40ab      	lsls	r3, r5
     484:	4313      	orrs	r3, r2
     486:	6143      	str	r3, [r0, #20]
     488:	e7f7      	b.n	47a <extint_chan_set_config+0x5e>
     48a:	46c0      	nop			; (mov r8, r8)
     48c:	00001ad9 	.word	0x00001ad9
     490:	40001800 	.word	0x40001800

00000494 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     494:	b500      	push	{lr}
     496:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     498:	ab01      	add	r3, sp, #4
     49a:	2280      	movs	r2, #128	; 0x80
     49c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     49e:	780a      	ldrb	r2, [r1, #0]
     4a0:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     4a2:	784a      	ldrb	r2, [r1, #1]
     4a4:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     4a6:	788a      	ldrb	r2, [r1, #2]
     4a8:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     4aa:	0019      	movs	r1, r3
     4ac:	4b01      	ldr	r3, [pc, #4]	; (4b4 <port_pin_set_config+0x20>)
     4ae:	4798      	blx	r3
}
     4b0:	b003      	add	sp, #12
     4b2:	bd00      	pop	{pc}
     4b4:	00001ad9 	.word	0x00001ad9

000004b8 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     4b8:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     4ba:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     4bc:	2340      	movs	r3, #64	; 0x40
     4be:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     4c0:	4281      	cmp	r1, r0
     4c2:	d202      	bcs.n	4ca <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     4c4:	0018      	movs	r0, r3
     4c6:	bd10      	pop	{r4, pc}
		baud_calculated++;
     4c8:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     4ca:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     4cc:	1c63      	adds	r3, r4, #1
     4ce:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     4d0:	4288      	cmp	r0, r1
     4d2:	d9f9      	bls.n	4c8 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     4d4:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     4d6:	2cff      	cmp	r4, #255	; 0xff
     4d8:	d8f4      	bhi.n	4c4 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     4da:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     4dc:	2300      	movs	r3, #0
     4de:	e7f1      	b.n	4c4 <_sercom_get_sync_baud_val+0xc>

000004e0 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     4e0:	b5f0      	push	{r4, r5, r6, r7, lr}
     4e2:	46de      	mov	lr, fp
     4e4:	4657      	mov	r7, sl
     4e6:	464e      	mov	r6, r9
     4e8:	4645      	mov	r5, r8
     4ea:	b5e0      	push	{r5, r6, r7, lr}
     4ec:	b089      	sub	sp, #36	; 0x24
     4ee:	000c      	movs	r4, r1
     4f0:	9205      	str	r2, [sp, #20]
     4f2:	aa12      	add	r2, sp, #72	; 0x48
     4f4:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     4f6:	0005      	movs	r5, r0
     4f8:	434d      	muls	r5, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     4fa:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     4fc:	42a5      	cmp	r5, r4
     4fe:	d907      	bls.n	510 <_sercom_get_async_baud_val+0x30>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     500:	0010      	movs	r0, r2
     502:	b009      	add	sp, #36	; 0x24
     504:	bc3c      	pop	{r2, r3, r4, r5}
     506:	4690      	mov	r8, r2
     508:	4699      	mov	r9, r3
     50a:	46a2      	mov	sl, r4
     50c:	46ab      	mov	fp, r5
     50e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     510:	2b00      	cmp	r3, #0
     512:	d155      	bne.n	5c0 <_sercom_get_async_baud_val+0xe0>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     514:	0002      	movs	r2, r0
     516:	0008      	movs	r0, r1
     518:	2100      	movs	r1, #0
     51a:	4d63      	ldr	r5, [pc, #396]	; (6a8 <_sercom_get_async_baud_val+0x1c8>)
     51c:	47a8      	blx	r5
     51e:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
     520:	0026      	movs	r6, r4
     522:	2700      	movs	r7, #0
	uint64_t q = 0, r = 0, bit_shift;
     524:	2300      	movs	r3, #0
     526:	2400      	movs	r4, #0
     528:	9300      	str	r3, [sp, #0]
     52a:	9401      	str	r4, [sp, #4]
     52c:	2200      	movs	r2, #0
     52e:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     530:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     532:	2120      	movs	r1, #32
     534:	468c      	mov	ip, r1
     536:	391f      	subs	r1, #31
     538:	9602      	str	r6, [sp, #8]
     53a:	9703      	str	r7, [sp, #12]
     53c:	e014      	b.n	568 <_sercom_get_async_baud_val+0x88>
     53e:	4664      	mov	r4, ip
     540:	1a24      	subs	r4, r4, r0
     542:	000d      	movs	r5, r1
     544:	40e5      	lsrs	r5, r4
     546:	46a8      	mov	r8, r5
     548:	e015      	b.n	576 <_sercom_get_async_baud_val+0x96>
			r = r - d;
     54a:	9c02      	ldr	r4, [sp, #8]
     54c:	9d03      	ldr	r5, [sp, #12]
     54e:	1b12      	subs	r2, r2, r4
     550:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     552:	464d      	mov	r5, r9
     554:	9e00      	ldr	r6, [sp, #0]
     556:	9f01      	ldr	r7, [sp, #4]
     558:	4335      	orrs	r5, r6
     55a:	003c      	movs	r4, r7
     55c:	4646      	mov	r6, r8
     55e:	4334      	orrs	r4, r6
     560:	9500      	str	r5, [sp, #0]
     562:	9401      	str	r4, [sp, #4]
	for (i = 63; i >= 0; i--) {
     564:	3801      	subs	r0, #1
     566:	d31d      	bcc.n	5a4 <_sercom_get_async_baud_val+0xc4>
		bit_shift = (uint64_t)1 << i;
     568:	2420      	movs	r4, #32
     56a:	4264      	negs	r4, r4
     56c:	1904      	adds	r4, r0, r4
     56e:	d4e6      	bmi.n	53e <_sercom_get_async_baud_val+0x5e>
     570:	000d      	movs	r5, r1
     572:	40a5      	lsls	r5, r4
     574:	46a8      	mov	r8, r5
     576:	000c      	movs	r4, r1
     578:	4084      	lsls	r4, r0
     57a:	46a1      	mov	r9, r4
		r = r << 1;
     57c:	1892      	adds	r2, r2, r2
     57e:	415b      	adcs	r3, r3
     580:	0014      	movs	r4, r2
     582:	001d      	movs	r5, r3
		if (n & bit_shift) {
     584:	4646      	mov	r6, r8
     586:	465f      	mov	r7, fp
     588:	423e      	tst	r6, r7
     58a:	d003      	beq.n	594 <_sercom_get_async_baud_val+0xb4>
			r |= 0x01;
     58c:	000e      	movs	r6, r1
     58e:	4326      	orrs	r6, r4
     590:	0032      	movs	r2, r6
     592:	002b      	movs	r3, r5
		if (r >= d) {
     594:	9c02      	ldr	r4, [sp, #8]
     596:	9d03      	ldr	r5, [sp, #12]
     598:	429d      	cmp	r5, r3
     59a:	d8e3      	bhi.n	564 <_sercom_get_async_baud_val+0x84>
     59c:	d1d5      	bne.n	54a <_sercom_get_async_baud_val+0x6a>
     59e:	4294      	cmp	r4, r2
     5a0:	d8e0      	bhi.n	564 <_sercom_get_async_baud_val+0x84>
     5a2:	e7d2      	b.n	54a <_sercom_get_async_baud_val+0x6a>
		scale = ((uint64_t)1 << SHIFT) - ratio;
     5a4:	2200      	movs	r2, #0
     5a6:	2301      	movs	r3, #1
     5a8:	9800      	ldr	r0, [sp, #0]
     5aa:	9901      	ldr	r1, [sp, #4]
     5ac:	1a12      	subs	r2, r2, r0
     5ae:	418b      	sbcs	r3, r1
     5b0:	0019      	movs	r1, r3
		baud_calculated = (65536 * scale) >> SHIFT;
     5b2:	0c13      	lsrs	r3, r2, #16
     5b4:	040a      	lsls	r2, r1, #16
     5b6:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
     5b8:	9b05      	ldr	r3, [sp, #20]
     5ba:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
     5bc:	2200      	movs	r2, #0
     5be:	e79f      	b.n	500 <_sercom_get_async_baud_val+0x20>
	uint64_t baud_calculated = 0;
     5c0:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     5c2:	2b01      	cmp	r3, #1
     5c4:	d1f8      	bne.n	5b8 <_sercom_get_async_baud_val+0xd8>
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     5c6:	0f63      	lsrs	r3, r4, #29
     5c8:	9304      	str	r3, [sp, #16]
     5ca:	00e3      	lsls	r3, r4, #3
     5cc:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
     5ce:	000a      	movs	r2, r1
     5d0:	2300      	movs	r3, #0
     5d2:	2100      	movs	r1, #0
     5d4:	4c34      	ldr	r4, [pc, #208]	; (6a8 <_sercom_get_async_baud_val+0x1c8>)
     5d6:	47a0      	blx	r4
     5d8:	0004      	movs	r4, r0
     5da:	000d      	movs	r5, r1
     5dc:	2300      	movs	r3, #0
     5de:	469c      	mov	ip, r3
     5e0:	9306      	str	r3, [sp, #24]
		bit_shift = (uint64_t)1 << i;
     5e2:	3320      	adds	r3, #32
     5e4:	469b      	mov	fp, r3
     5e6:	2601      	movs	r6, #1
			if(baud_int < BAUD_INT_MAX) {
     5e8:	4663      	mov	r3, ip
     5ea:	9307      	str	r3, [sp, #28]
     5ec:	e048      	b.n	680 <_sercom_get_async_baud_val+0x1a0>
		bit_shift = (uint64_t)1 << i;
     5ee:	4659      	mov	r1, fp
     5f0:	1bc9      	subs	r1, r1, r7
     5f2:	0030      	movs	r0, r6
     5f4:	40c8      	lsrs	r0, r1
     5f6:	4682      	mov	sl, r0
     5f8:	e010      	b.n	61c <_sercom_get_async_baud_val+0x13c>
			r = r - d;
     5fa:	9800      	ldr	r0, [sp, #0]
     5fc:	9901      	ldr	r1, [sp, #4]
     5fe:	1a12      	subs	r2, r2, r0
     600:	418b      	sbcs	r3, r1
			q |= bit_shift;
     602:	9902      	ldr	r1, [sp, #8]
     604:	4648      	mov	r0, r9
     606:	4301      	orrs	r1, r0
     608:	9102      	str	r1, [sp, #8]
	for (i = 63; i >= 0; i--) {
     60a:	3f01      	subs	r7, #1
     60c:	d325      	bcc.n	65a <_sercom_get_async_baud_val+0x17a>
		bit_shift = (uint64_t)1 << i;
     60e:	2120      	movs	r1, #32
     610:	4249      	negs	r1, r1
     612:	1879      	adds	r1, r7, r1
     614:	d4eb      	bmi.n	5ee <_sercom_get_async_baud_val+0x10e>
     616:	0030      	movs	r0, r6
     618:	4088      	lsls	r0, r1
     61a:	4682      	mov	sl, r0
     61c:	0031      	movs	r1, r6
     61e:	40b9      	lsls	r1, r7
     620:	4689      	mov	r9, r1
		r = r << 1;
     622:	1892      	adds	r2, r2, r2
     624:	415b      	adcs	r3, r3
     626:	0010      	movs	r0, r2
     628:	0019      	movs	r1, r3
		if (n & bit_shift) {
     62a:	4644      	mov	r4, r8
     62c:	464d      	mov	r5, r9
     62e:	402c      	ands	r4, r5
     630:	46a4      	mov	ip, r4
     632:	4654      	mov	r4, sl
     634:	9d04      	ldr	r5, [sp, #16]
     636:	402c      	ands	r4, r5
     638:	46a2      	mov	sl, r4
     63a:	4664      	mov	r4, ip
     63c:	4655      	mov	r5, sl
     63e:	432c      	orrs	r4, r5
     640:	d003      	beq.n	64a <_sercom_get_async_baud_val+0x16a>
			r |= 0x01;
     642:	0034      	movs	r4, r6
     644:	4304      	orrs	r4, r0
     646:	0022      	movs	r2, r4
     648:	000b      	movs	r3, r1
		if (r >= d) {
     64a:	9800      	ldr	r0, [sp, #0]
     64c:	9901      	ldr	r1, [sp, #4]
     64e:	4299      	cmp	r1, r3
     650:	d8db      	bhi.n	60a <_sercom_get_async_baud_val+0x12a>
     652:	d1d2      	bne.n	5fa <_sercom_get_async_baud_val+0x11a>
     654:	4290      	cmp	r0, r2
     656:	d8d8      	bhi.n	60a <_sercom_get_async_baud_val+0x12a>
     658:	e7cf      	b.n	5fa <_sercom_get_async_baud_val+0x11a>
     65a:	9c00      	ldr	r4, [sp, #0]
     65c:	9d01      	ldr	r5, [sp, #4]
			baud_int -= baud_fp;
     65e:	9902      	ldr	r1, [sp, #8]
     660:	9a07      	ldr	r2, [sp, #28]
     662:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
     664:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
     666:	4911      	ldr	r1, [pc, #68]	; (6ac <_sercom_get_async_baud_val+0x1cc>)
     668:	428b      	cmp	r3, r1
     66a:	d914      	bls.n	696 <_sercom_get_async_baud_val+0x1b6>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     66c:	9b06      	ldr	r3, [sp, #24]
     66e:	3301      	adds	r3, #1
     670:	b2db      	uxtb	r3, r3
     672:	0019      	movs	r1, r3
     674:	9306      	str	r3, [sp, #24]
     676:	0013      	movs	r3, r2
     678:	3301      	adds	r3, #1
     67a:	9307      	str	r3, [sp, #28]
     67c:	2908      	cmp	r1, #8
     67e:	d008      	beq.n	692 <_sercom_get_async_baud_val+0x1b2>
	uint64_t q = 0, r = 0, bit_shift;
     680:	2300      	movs	r3, #0
     682:	9302      	str	r3, [sp, #8]
     684:	2200      	movs	r2, #0
     686:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     688:	213f      	movs	r1, #63	; 0x3f
     68a:	9400      	str	r4, [sp, #0]
     68c:	9501      	str	r5, [sp, #4]
     68e:	000f      	movs	r7, r1
     690:	e7bd      	b.n	60e <_sercom_get_async_baud_val+0x12e>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     692:	2240      	movs	r2, #64	; 0x40
     694:	e734      	b.n	500 <_sercom_get_async_baud_val+0x20>
     696:	2240      	movs	r2, #64	; 0x40
		if(baud_fp == BAUD_FP_MAX) {
     698:	9906      	ldr	r1, [sp, #24]
     69a:	2908      	cmp	r1, #8
     69c:	d100      	bne.n	6a0 <_sercom_get_async_baud_val+0x1c0>
     69e:	e72f      	b.n	500 <_sercom_get_async_baud_val+0x20>
		baud_calculated = baud_int | (baud_fp << 13);
     6a0:	034a      	lsls	r2, r1, #13
     6a2:	431a      	orrs	r2, r3
     6a4:	e788      	b.n	5b8 <_sercom_get_async_baud_val+0xd8>
     6a6:	46c0      	nop			; (mov r8, r8)
     6a8:	00004915 	.word	0x00004915
     6ac:	00001fff 	.word	0x00001fff

000006b0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     6b0:	b510      	push	{r4, lr}
     6b2:	b082      	sub	sp, #8
     6b4:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     6b6:	4b0e      	ldr	r3, [pc, #56]	; (6f0 <sercom_set_gclk_generator+0x40>)
     6b8:	781b      	ldrb	r3, [r3, #0]
     6ba:	2b00      	cmp	r3, #0
     6bc:	d007      	beq.n	6ce <sercom_set_gclk_generator+0x1e>
     6be:	2900      	cmp	r1, #0
     6c0:	d105      	bne.n	6ce <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     6c2:	4b0b      	ldr	r3, [pc, #44]	; (6f0 <sercom_set_gclk_generator+0x40>)
     6c4:	785b      	ldrb	r3, [r3, #1]
     6c6:	4283      	cmp	r3, r0
     6c8:	d010      	beq.n	6ec <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     6ca:	201d      	movs	r0, #29
     6cc:	e00c      	b.n	6e8 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     6ce:	a901      	add	r1, sp, #4
     6d0:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     6d2:	2013      	movs	r0, #19
     6d4:	4b07      	ldr	r3, [pc, #28]	; (6f4 <sercom_set_gclk_generator+0x44>)
     6d6:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     6d8:	2013      	movs	r0, #19
     6da:	4b07      	ldr	r3, [pc, #28]	; (6f8 <sercom_set_gclk_generator+0x48>)
     6dc:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     6de:	4b04      	ldr	r3, [pc, #16]	; (6f0 <sercom_set_gclk_generator+0x40>)
     6e0:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     6e2:	2201      	movs	r2, #1
     6e4:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     6e6:	2000      	movs	r0, #0
}
     6e8:	b002      	add	sp, #8
     6ea:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     6ec:	2000      	movs	r0, #0
     6ee:	e7fb      	b.n	6e8 <sercom_set_gclk_generator+0x38>
     6f0:	20000094 	.word	0x20000094
     6f4:	000019e1 	.word	0x000019e1
     6f8:	00001955 	.word	0x00001955

000006fc <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     6fc:	4b40      	ldr	r3, [pc, #256]	; (800 <_sercom_get_default_pad+0x104>)
     6fe:	4298      	cmp	r0, r3
     700:	d031      	beq.n	766 <_sercom_get_default_pad+0x6a>
     702:	d90a      	bls.n	71a <_sercom_get_default_pad+0x1e>
     704:	4b3f      	ldr	r3, [pc, #252]	; (804 <_sercom_get_default_pad+0x108>)
     706:	4298      	cmp	r0, r3
     708:	d04d      	beq.n	7a6 <_sercom_get_default_pad+0xaa>
     70a:	4b3f      	ldr	r3, [pc, #252]	; (808 <_sercom_get_default_pad+0x10c>)
     70c:	4298      	cmp	r0, r3
     70e:	d05a      	beq.n	7c6 <_sercom_get_default_pad+0xca>
     710:	4b3e      	ldr	r3, [pc, #248]	; (80c <_sercom_get_default_pad+0x110>)
     712:	4298      	cmp	r0, r3
     714:	d037      	beq.n	786 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     716:	2000      	movs	r0, #0
}
     718:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     71a:	4b3d      	ldr	r3, [pc, #244]	; (810 <_sercom_get_default_pad+0x114>)
     71c:	4298      	cmp	r0, r3
     71e:	d00c      	beq.n	73a <_sercom_get_default_pad+0x3e>
     720:	4b3c      	ldr	r3, [pc, #240]	; (814 <_sercom_get_default_pad+0x118>)
     722:	4298      	cmp	r0, r3
     724:	d1f7      	bne.n	716 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     726:	2901      	cmp	r1, #1
     728:	d017      	beq.n	75a <_sercom_get_default_pad+0x5e>
     72a:	2900      	cmp	r1, #0
     72c:	d05d      	beq.n	7ea <_sercom_get_default_pad+0xee>
     72e:	2902      	cmp	r1, #2
     730:	d015      	beq.n	75e <_sercom_get_default_pad+0x62>
     732:	2903      	cmp	r1, #3
     734:	d015      	beq.n	762 <_sercom_get_default_pad+0x66>
	return 0;
     736:	2000      	movs	r0, #0
     738:	e7ee      	b.n	718 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     73a:	2901      	cmp	r1, #1
     73c:	d007      	beq.n	74e <_sercom_get_default_pad+0x52>
     73e:	2900      	cmp	r1, #0
     740:	d051      	beq.n	7e6 <_sercom_get_default_pad+0xea>
     742:	2902      	cmp	r1, #2
     744:	d005      	beq.n	752 <_sercom_get_default_pad+0x56>
     746:	2903      	cmp	r1, #3
     748:	d005      	beq.n	756 <_sercom_get_default_pad+0x5a>
	return 0;
     74a:	2000      	movs	r0, #0
     74c:	e7e4      	b.n	718 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     74e:	4832      	ldr	r0, [pc, #200]	; (818 <_sercom_get_default_pad+0x11c>)
     750:	e7e2      	b.n	718 <_sercom_get_default_pad+0x1c>
     752:	4832      	ldr	r0, [pc, #200]	; (81c <_sercom_get_default_pad+0x120>)
     754:	e7e0      	b.n	718 <_sercom_get_default_pad+0x1c>
     756:	4832      	ldr	r0, [pc, #200]	; (820 <_sercom_get_default_pad+0x124>)
     758:	e7de      	b.n	718 <_sercom_get_default_pad+0x1c>
     75a:	4832      	ldr	r0, [pc, #200]	; (824 <_sercom_get_default_pad+0x128>)
     75c:	e7dc      	b.n	718 <_sercom_get_default_pad+0x1c>
     75e:	4832      	ldr	r0, [pc, #200]	; (828 <_sercom_get_default_pad+0x12c>)
     760:	e7da      	b.n	718 <_sercom_get_default_pad+0x1c>
     762:	4832      	ldr	r0, [pc, #200]	; (82c <_sercom_get_default_pad+0x130>)
     764:	e7d8      	b.n	718 <_sercom_get_default_pad+0x1c>
     766:	2901      	cmp	r1, #1
     768:	d007      	beq.n	77a <_sercom_get_default_pad+0x7e>
     76a:	2900      	cmp	r1, #0
     76c:	d03f      	beq.n	7ee <_sercom_get_default_pad+0xf2>
     76e:	2902      	cmp	r1, #2
     770:	d005      	beq.n	77e <_sercom_get_default_pad+0x82>
     772:	2903      	cmp	r1, #3
     774:	d005      	beq.n	782 <_sercom_get_default_pad+0x86>
	return 0;
     776:	2000      	movs	r0, #0
     778:	e7ce      	b.n	718 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     77a:	482d      	ldr	r0, [pc, #180]	; (830 <_sercom_get_default_pad+0x134>)
     77c:	e7cc      	b.n	718 <_sercom_get_default_pad+0x1c>
     77e:	482d      	ldr	r0, [pc, #180]	; (834 <_sercom_get_default_pad+0x138>)
     780:	e7ca      	b.n	718 <_sercom_get_default_pad+0x1c>
     782:	482d      	ldr	r0, [pc, #180]	; (838 <_sercom_get_default_pad+0x13c>)
     784:	e7c8      	b.n	718 <_sercom_get_default_pad+0x1c>
     786:	2901      	cmp	r1, #1
     788:	d007      	beq.n	79a <_sercom_get_default_pad+0x9e>
     78a:	2900      	cmp	r1, #0
     78c:	d031      	beq.n	7f2 <_sercom_get_default_pad+0xf6>
     78e:	2902      	cmp	r1, #2
     790:	d005      	beq.n	79e <_sercom_get_default_pad+0xa2>
     792:	2903      	cmp	r1, #3
     794:	d005      	beq.n	7a2 <_sercom_get_default_pad+0xa6>
	return 0;
     796:	2000      	movs	r0, #0
     798:	e7be      	b.n	718 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     79a:	4828      	ldr	r0, [pc, #160]	; (83c <_sercom_get_default_pad+0x140>)
     79c:	e7bc      	b.n	718 <_sercom_get_default_pad+0x1c>
     79e:	4828      	ldr	r0, [pc, #160]	; (840 <_sercom_get_default_pad+0x144>)
     7a0:	e7ba      	b.n	718 <_sercom_get_default_pad+0x1c>
     7a2:	4828      	ldr	r0, [pc, #160]	; (844 <_sercom_get_default_pad+0x148>)
     7a4:	e7b8      	b.n	718 <_sercom_get_default_pad+0x1c>
     7a6:	2901      	cmp	r1, #1
     7a8:	d007      	beq.n	7ba <_sercom_get_default_pad+0xbe>
     7aa:	2900      	cmp	r1, #0
     7ac:	d023      	beq.n	7f6 <_sercom_get_default_pad+0xfa>
     7ae:	2902      	cmp	r1, #2
     7b0:	d005      	beq.n	7be <_sercom_get_default_pad+0xc2>
     7b2:	2903      	cmp	r1, #3
     7b4:	d005      	beq.n	7c2 <_sercom_get_default_pad+0xc6>
	return 0;
     7b6:	2000      	movs	r0, #0
     7b8:	e7ae      	b.n	718 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7ba:	4823      	ldr	r0, [pc, #140]	; (848 <_sercom_get_default_pad+0x14c>)
     7bc:	e7ac      	b.n	718 <_sercom_get_default_pad+0x1c>
     7be:	4823      	ldr	r0, [pc, #140]	; (84c <_sercom_get_default_pad+0x150>)
     7c0:	e7aa      	b.n	718 <_sercom_get_default_pad+0x1c>
     7c2:	4823      	ldr	r0, [pc, #140]	; (850 <_sercom_get_default_pad+0x154>)
     7c4:	e7a8      	b.n	718 <_sercom_get_default_pad+0x1c>
     7c6:	2901      	cmp	r1, #1
     7c8:	d007      	beq.n	7da <_sercom_get_default_pad+0xde>
     7ca:	2900      	cmp	r1, #0
     7cc:	d015      	beq.n	7fa <_sercom_get_default_pad+0xfe>
     7ce:	2902      	cmp	r1, #2
     7d0:	d005      	beq.n	7de <_sercom_get_default_pad+0xe2>
     7d2:	2903      	cmp	r1, #3
     7d4:	d005      	beq.n	7e2 <_sercom_get_default_pad+0xe6>
	return 0;
     7d6:	2000      	movs	r0, #0
     7d8:	e79e      	b.n	718 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7da:	481e      	ldr	r0, [pc, #120]	; (854 <_sercom_get_default_pad+0x158>)
     7dc:	e79c      	b.n	718 <_sercom_get_default_pad+0x1c>
     7de:	481e      	ldr	r0, [pc, #120]	; (858 <_sercom_get_default_pad+0x15c>)
     7e0:	e79a      	b.n	718 <_sercom_get_default_pad+0x1c>
     7e2:	481e      	ldr	r0, [pc, #120]	; (85c <_sercom_get_default_pad+0x160>)
     7e4:	e798      	b.n	718 <_sercom_get_default_pad+0x1c>
     7e6:	481e      	ldr	r0, [pc, #120]	; (860 <_sercom_get_default_pad+0x164>)
     7e8:	e796      	b.n	718 <_sercom_get_default_pad+0x1c>
     7ea:	2003      	movs	r0, #3
     7ec:	e794      	b.n	718 <_sercom_get_default_pad+0x1c>
     7ee:	481d      	ldr	r0, [pc, #116]	; (864 <_sercom_get_default_pad+0x168>)
     7f0:	e792      	b.n	718 <_sercom_get_default_pad+0x1c>
     7f2:	481d      	ldr	r0, [pc, #116]	; (868 <_sercom_get_default_pad+0x16c>)
     7f4:	e790      	b.n	718 <_sercom_get_default_pad+0x1c>
     7f6:	481d      	ldr	r0, [pc, #116]	; (86c <_sercom_get_default_pad+0x170>)
     7f8:	e78e      	b.n	718 <_sercom_get_default_pad+0x1c>
     7fa:	481d      	ldr	r0, [pc, #116]	; (870 <_sercom_get_default_pad+0x174>)
     7fc:	e78c      	b.n	718 <_sercom_get_default_pad+0x1c>
     7fe:	46c0      	nop			; (mov r8, r8)
     800:	42001000 	.word	0x42001000
     804:	42001800 	.word	0x42001800
     808:	42001c00 	.word	0x42001c00
     80c:	42001400 	.word	0x42001400
     810:	42000800 	.word	0x42000800
     814:	42000c00 	.word	0x42000c00
     818:	00050003 	.word	0x00050003
     81c:	00060003 	.word	0x00060003
     820:	00070003 	.word	0x00070003
     824:	00010003 	.word	0x00010003
     828:	001e0003 	.word	0x001e0003
     82c:	001f0003 	.word	0x001f0003
     830:	000d0002 	.word	0x000d0002
     834:	000e0002 	.word	0x000e0002
     838:	000f0002 	.word	0x000f0002
     83c:	00110003 	.word	0x00110003
     840:	00120003 	.word	0x00120003
     844:	00130003 	.word	0x00130003
     848:	003f0005 	.word	0x003f0005
     84c:	003e0005 	.word	0x003e0005
     850:	00520005 	.word	0x00520005
     854:	00170003 	.word	0x00170003
     858:	00180003 	.word	0x00180003
     85c:	00190003 	.word	0x00190003
     860:	00040003 	.word	0x00040003
     864:	000c0002 	.word	0x000c0002
     868:	00100003 	.word	0x00100003
     86c:	00530005 	.word	0x00530005
     870:	00160003 	.word	0x00160003

00000874 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     874:	b530      	push	{r4, r5, lr}
     876:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     878:	4b0b      	ldr	r3, [pc, #44]	; (8a8 <_sercom_get_sercom_inst_index+0x34>)
     87a:	466a      	mov	r2, sp
     87c:	cb32      	ldmia	r3!, {r1, r4, r5}
     87e:	c232      	stmia	r2!, {r1, r4, r5}
     880:	cb32      	ldmia	r3!, {r1, r4, r5}
     882:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     884:	9b00      	ldr	r3, [sp, #0]
     886:	4283      	cmp	r3, r0
     888:	d00b      	beq.n	8a2 <_sercom_get_sercom_inst_index+0x2e>
     88a:	2301      	movs	r3, #1
     88c:	009a      	lsls	r2, r3, #2
     88e:	4669      	mov	r1, sp
     890:	5852      	ldr	r2, [r2, r1]
     892:	4282      	cmp	r2, r0
     894:	d006      	beq.n	8a4 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     896:	3301      	adds	r3, #1
     898:	2b06      	cmp	r3, #6
     89a:	d1f7      	bne.n	88c <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     89c:	2000      	movs	r0, #0
}
     89e:	b007      	add	sp, #28
     8a0:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8a2:	2300      	movs	r3, #0
			return i;
     8a4:	b2d8      	uxtb	r0, r3
     8a6:	e7fa      	b.n	89e <_sercom_get_sercom_inst_index+0x2a>
     8a8:	00005ab8 	.word	0x00005ab8

000008ac <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     8ac:	4770      	bx	lr
	...

000008b0 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     8b0:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     8b2:	4b0a      	ldr	r3, [pc, #40]	; (8dc <_sercom_set_handler+0x2c>)
     8b4:	781b      	ldrb	r3, [r3, #0]
     8b6:	2b00      	cmp	r3, #0
     8b8:	d10c      	bne.n	8d4 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     8ba:	4f09      	ldr	r7, [pc, #36]	; (8e0 <_sercom_set_handler+0x30>)
     8bc:	4e09      	ldr	r6, [pc, #36]	; (8e4 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     8be:	4d0a      	ldr	r5, [pc, #40]	; (8e8 <_sercom_set_handler+0x38>)
     8c0:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     8c2:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     8c4:	195a      	adds	r2, r3, r5
     8c6:	6014      	str	r4, [r2, #0]
     8c8:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8ca:	2b18      	cmp	r3, #24
     8cc:	d1f9      	bne.n	8c2 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
     8ce:	2201      	movs	r2, #1
     8d0:	4b02      	ldr	r3, [pc, #8]	; (8dc <_sercom_set_handler+0x2c>)
     8d2:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     8d4:	0080      	lsls	r0, r0, #2
     8d6:	4b02      	ldr	r3, [pc, #8]	; (8e0 <_sercom_set_handler+0x30>)
     8d8:	50c1      	str	r1, [r0, r3]
}
     8da:	bdf0      	pop	{r4, r5, r6, r7, pc}
     8dc:	20000096 	.word	0x20000096
     8e0:	20000098 	.word	0x20000098
     8e4:	000008ad 	.word	0x000008ad
     8e8:	2000078c 	.word	0x2000078c

000008ec <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     8ec:	b500      	push	{lr}
     8ee:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     8f0:	2309      	movs	r3, #9
     8f2:	466a      	mov	r2, sp
     8f4:	7013      	strb	r3, [r2, #0]
     8f6:	3301      	adds	r3, #1
     8f8:	7053      	strb	r3, [r2, #1]
     8fa:	3301      	adds	r3, #1
     8fc:	7093      	strb	r3, [r2, #2]
     8fe:	3301      	adds	r3, #1
     900:	70d3      	strb	r3, [r2, #3]
     902:	3301      	adds	r3, #1
     904:	7113      	strb	r3, [r2, #4]
     906:	3301      	adds	r3, #1
     908:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     90a:	4b03      	ldr	r3, [pc, #12]	; (918 <_sercom_get_interrupt_vector+0x2c>)
     90c:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     90e:	466b      	mov	r3, sp
     910:	5618      	ldrsb	r0, [r3, r0]
}
     912:	b003      	add	sp, #12
     914:	bd00      	pop	{pc}
     916:	46c0      	nop			; (mov r8, r8)
     918:	00000875 	.word	0x00000875

0000091c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     91c:	b510      	push	{r4, lr}
     91e:	4b02      	ldr	r3, [pc, #8]	; (928 <SERCOM0_Handler+0xc>)
     920:	681b      	ldr	r3, [r3, #0]
     922:	2000      	movs	r0, #0
     924:	4798      	blx	r3
     926:	bd10      	pop	{r4, pc}
     928:	20000098 	.word	0x20000098

0000092c <SERCOM1_Handler>:
     92c:	b510      	push	{r4, lr}
     92e:	4b02      	ldr	r3, [pc, #8]	; (938 <SERCOM1_Handler+0xc>)
     930:	685b      	ldr	r3, [r3, #4]
     932:	2001      	movs	r0, #1
     934:	4798      	blx	r3
     936:	bd10      	pop	{r4, pc}
     938:	20000098 	.word	0x20000098

0000093c <SERCOM2_Handler>:
     93c:	b510      	push	{r4, lr}
     93e:	4b02      	ldr	r3, [pc, #8]	; (948 <SERCOM2_Handler+0xc>)
     940:	689b      	ldr	r3, [r3, #8]
     942:	2002      	movs	r0, #2
     944:	4798      	blx	r3
     946:	bd10      	pop	{r4, pc}
     948:	20000098 	.word	0x20000098

0000094c <SERCOM3_Handler>:
     94c:	b510      	push	{r4, lr}
     94e:	4b02      	ldr	r3, [pc, #8]	; (958 <SERCOM3_Handler+0xc>)
     950:	68db      	ldr	r3, [r3, #12]
     952:	2003      	movs	r0, #3
     954:	4798      	blx	r3
     956:	bd10      	pop	{r4, pc}
     958:	20000098 	.word	0x20000098

0000095c <SERCOM4_Handler>:
     95c:	b510      	push	{r4, lr}
     95e:	4b02      	ldr	r3, [pc, #8]	; (968 <SERCOM4_Handler+0xc>)
     960:	691b      	ldr	r3, [r3, #16]
     962:	2004      	movs	r0, #4
     964:	4798      	blx	r3
     966:	bd10      	pop	{r4, pc}
     968:	20000098 	.word	0x20000098

0000096c <SERCOM5_Handler>:
     96c:	b510      	push	{r4, lr}
     96e:	4b02      	ldr	r3, [pc, #8]	; (978 <SERCOM5_Handler+0xc>)
     970:	695b      	ldr	r3, [r3, #20]
     972:	2005      	movs	r0, #5
     974:	4798      	blx	r3
     976:	bd10      	pop	{r4, pc}
     978:	20000098 	.word	0x20000098

0000097c <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     97c:	b5f0      	push	{r4, r5, r6, r7, lr}
     97e:	46d6      	mov	lr, sl
     980:	464f      	mov	r7, r9
     982:	b580      	push	{r7, lr}
     984:	b08b      	sub	sp, #44	; 0x2c
     986:	4681      	mov	r9, r0
     988:	000f      	movs	r7, r1
     98a:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     98c:	0003      	movs	r3, r0
     98e:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     990:	680b      	ldr	r3, [r1, #0]
     992:	079b      	lsls	r3, r3, #30
     994:	d409      	bmi.n	9aa <spi_init+0x2e>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     996:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     998:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     99a:	07db      	lsls	r3, r3, #31
     99c:	d400      	bmi.n	9a0 <spi_init+0x24>
     99e:	e098      	b.n	ad2 <spi_init+0x156>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
     9a0:	b00b      	add	sp, #44	; 0x2c
     9a2:	bc0c      	pop	{r2, r3}
     9a4:	4691      	mov	r9, r2
     9a6:	469a      	mov	sl, r3
     9a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
     9aa:	6a93      	ldr	r3, [r2, #40]	; 0x28
     9ac:	9305      	str	r3, [sp, #20]
     9ae:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
     9b0:	9306      	str	r3, [sp, #24]
     9b2:	6b13      	ldr	r3, [r2, #48]	; 0x30
     9b4:	9307      	str	r3, [sp, #28]
     9b6:	6b53      	ldr	r3, [r2, #52]	; 0x34
     9b8:	9308      	str	r3, [sp, #32]
     9ba:	2600      	movs	r6, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
     9bc:	ab05      	add	r3, sp, #20
     9be:	9301      	str	r3, [sp, #4]
     9c0:	e00a      	b.n	9d8 <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     9c2:	0038      	movs	r0, r7
     9c4:	4b93      	ldr	r3, [pc, #588]	; (c14 <spi_init+0x298>)
     9c6:	4798      	blx	r3
     9c8:	e00c      	b.n	9e4 <spi_init+0x68>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
     9ca:	230f      	movs	r3, #15
     9cc:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
     9ce:	4281      	cmp	r1, r0
     9d0:	d12d      	bne.n	a2e <spi_init+0xb2>
     9d2:	3601      	adds	r6, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     9d4:	2e04      	cmp	r6, #4
     9d6:	d02f      	beq.n	a38 <spi_init+0xbc>
     9d8:	b2f1      	uxtb	r1, r6
		uint32_t current_pinmux = pad_pinmuxes[pad];
     9da:	00b3      	lsls	r3, r6, #2
     9dc:	9a01      	ldr	r2, [sp, #4]
     9de:	5898      	ldr	r0, [r3, r2]
		if (current_pinmux == PINMUX_DEFAULT) {
     9e0:	2800      	cmp	r0, #0
     9e2:	d0ee      	beq.n	9c2 <spi_init+0x46>
		if (current_pinmux == PINMUX_UNUSED) {
     9e4:	1c43      	adds	r3, r0, #1
     9e6:	d0f4      	beq.n	9d2 <spi_init+0x56>
		if ((current_pinmux & 0xFFFF) !=
     9e8:	0401      	lsls	r1, r0, #16
     9ea:	0c09      	lsrs	r1, r1, #16
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
     9ec:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
     9ee:	b2c3      	uxtb	r3, r0
     9f0:	469c      	mov	ip, r3
		return NULL;
     9f2:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     9f4:	0602      	lsls	r2, r0, #24
     9f6:	d405      	bmi.n	a04 <spi_init+0x88>
		return &(ports[port_index]->Group[group_index]);
     9f8:	4663      	mov	r3, ip
     9fa:	095b      	lsrs	r3, r3, #5
     9fc:	01db      	lsls	r3, r3, #7
     9fe:	4a86      	ldr	r2, [pc, #536]	; (c18 <spi_init+0x29c>)
     a00:	4692      	mov	sl, r2
     a02:	4453      	add	r3, sl
	uint32_t pin_index = (gpio_pin % 32);
     a04:	221f      	movs	r2, #31
     a06:	4660      	mov	r0, ip
     a08:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
     a0a:	1898      	adds	r0, r3, r2
     a0c:	3040      	adds	r0, #64	; 0x40
     a0e:	7800      	ldrb	r0, [r0, #0]
     a10:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
     a12:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
     a14:	4655      	mov	r5, sl
     a16:	07ed      	lsls	r5, r5, #31
     a18:	d5d9      	bpl.n	9ce <spi_init+0x52>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
     a1a:	0852      	lsrs	r2, r2, #1
     a1c:	189b      	adds	r3, r3, r2
     a1e:	3330      	adds	r3, #48	; 0x30
     a20:	7818      	ldrb	r0, [r3, #0]
     a22:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
     a24:	4663      	mov	r3, ip
     a26:	07db      	lsls	r3, r3, #31
     a28:	d5cf      	bpl.n	9ca <spi_init+0x4e>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
     a2a:	0900      	lsrs	r0, r0, #4
     a2c:	e7cf      	b.n	9ce <spi_init+0x52>
			module->hw = NULL;
     a2e:	2300      	movs	r3, #0
     a30:	464a      	mov	r2, r9
     a32:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
     a34:	201c      	movs	r0, #28
     a36:	e7b3      	b.n	9a0 <spi_init+0x24>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
     a38:	2013      	movs	r0, #19
     a3a:	4b78      	ldr	r3, [pc, #480]	; (c1c <spi_init+0x2a0>)
     a3c:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
     a3e:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
     a40:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
     a42:	2a01      	cmp	r2, #1
     a44:	d027      	beq.n	a96 <spi_init+0x11a>
	ctrla |= config->mux_setting;
     a46:	6863      	ldr	r3, [r4, #4]
     a48:	68a2      	ldr	r2, [r4, #8]
     a4a:	4313      	orrs	r3, r2
     a4c:	68e2      	ldr	r2, [r4, #12]
     a4e:	4313      	orrs	r3, r2
     a50:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
     a52:	7c22      	ldrb	r2, [r4, #16]
	if (config->run_in_standby) {
     a54:	7c61      	ldrb	r1, [r4, #17]
     a56:	2900      	cmp	r1, #0
     a58:	d001      	beq.n	a5e <spi_init+0xe2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     a5a:	2180      	movs	r1, #128	; 0x80
     a5c:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
     a5e:	7ca1      	ldrb	r1, [r4, #18]
     a60:	2900      	cmp	r1, #0
     a62:	d002      	beq.n	a6a <spi_init+0xee>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     a64:	2180      	movs	r1, #128	; 0x80
     a66:	0289      	lsls	r1, r1, #10
     a68:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
     a6a:	7ce1      	ldrb	r1, [r4, #19]
     a6c:	2900      	cmp	r1, #0
     a6e:	d002      	beq.n	a76 <spi_init+0xfa>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     a70:	2180      	movs	r1, #128	; 0x80
     a72:	0089      	lsls	r1, r1, #2
     a74:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
     a76:	7d21      	ldrb	r1, [r4, #20]
     a78:	2900      	cmp	r1, #0
     a7a:	d002      	beq.n	a82 <spi_init+0x106>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     a7c:	2180      	movs	r1, #128	; 0x80
     a7e:	0189      	lsls	r1, r1, #6
     a80:	430a      	orrs	r2, r1
	if (spi_module->CTRLA.reg == ctrla &&
     a82:	6839      	ldr	r1, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
     a84:	2002      	movs	r0, #2
     a86:	4303      	orrs	r3, r0
	if (spi_module->CTRLA.reg == ctrla &&
     a88:	428b      	cmp	r3, r1
     a8a:	d018      	beq.n	abe <spi_init+0x142>
	module->hw = NULL;
     a8c:	2300      	movs	r3, #0
     a8e:	464a      	mov	r2, r9
     a90:	6013      	str	r3, [r2, #0]
	return STATUS_ERR_DENIED;
     a92:	201c      	movs	r0, #28
     a94:	e784      	b.n	9a0 <spi_init+0x24>
		enum status_code error_code = _sercom_get_sync_baud_val(
     a96:	aa04      	add	r2, sp, #16
     a98:	0001      	movs	r1, r0
     a9a:	69a0      	ldr	r0, [r4, #24]
     a9c:	4b60      	ldr	r3, [pc, #384]	; (c20 <spi_init+0x2a4>)
     a9e:	4798      	blx	r3
     aa0:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
     aa2:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
     aa4:	2b00      	cmp	r3, #0
     aa6:	d000      	beq.n	aaa <spi_init+0x12e>
     aa8:	e77a      	b.n	9a0 <spi_init+0x24>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
     aaa:	7b3b      	ldrb	r3, [r7, #12]
     aac:	b2db      	uxtb	r3, r3
     aae:	aa04      	add	r2, sp, #16
     ab0:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
     ab2:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
     ab4:	429a      	cmp	r2, r3
     ab6:	d000      	beq.n	aba <spi_init+0x13e>
     ab8:	e772      	b.n	9a0 <spi_init+0x24>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
     aba:	350c      	adds	r5, #12
     abc:	e7c3      	b.n	a46 <spi_init+0xca>
			spi_module->CTRLB.reg == ctrlb) {
     abe:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
     ac0:	4293      	cmp	r3, r2
     ac2:	d1e3      	bne.n	a8c <spi_init+0x110>
		module->mode           = config->mode;
     ac4:	7823      	ldrb	r3, [r4, #0]
     ac6:	464a      	mov	r2, r9
     ac8:	7153      	strb	r3, [r2, #5]
		module->character_size = config->character_size;
     aca:	7c23      	ldrb	r3, [r4, #16]
     acc:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
     ace:	2000      	movs	r0, #0
     ad0:	e766      	b.n	9a0 <spi_init+0x24>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     ad2:	0008      	movs	r0, r1
     ad4:	4b53      	ldr	r3, [pc, #332]	; (c24 <spi_init+0x2a8>)
     ad6:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     ad8:	4a53      	ldr	r2, [pc, #332]	; (c28 <spi_init+0x2ac>)
     ada:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     adc:	1c85      	adds	r5, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     ade:	2301      	movs	r3, #1
     ae0:	40ab      	lsls	r3, r5
     ae2:	430b      	orrs	r3, r1
     ae4:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     ae6:	a909      	add	r1, sp, #36	; 0x24
     ae8:	2624      	movs	r6, #36	; 0x24
     aea:	5da3      	ldrb	r3, [r4, r6]
     aec:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     aee:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     af0:	b2c5      	uxtb	r5, r0
     af2:	0028      	movs	r0, r5
     af4:	4b4d      	ldr	r3, [pc, #308]	; (c2c <spi_init+0x2b0>)
     af6:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     af8:	0028      	movs	r0, r5
     afa:	4b4d      	ldr	r3, [pc, #308]	; (c30 <spi_init+0x2b4>)
     afc:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     afe:	5da0      	ldrb	r0, [r4, r6]
     b00:	2100      	movs	r1, #0
     b02:	4b4c      	ldr	r3, [pc, #304]	; (c34 <spi_init+0x2b8>)
     b04:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
     b06:	7823      	ldrb	r3, [r4, #0]
     b08:	2b01      	cmp	r3, #1
     b0a:	d019      	beq.n	b40 <spi_init+0x1c4>
	SercomSpi *const spi_module = &(module->hw->SPI);
     b0c:	464b      	mov	r3, r9
     b0e:	681e      	ldr	r6, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     b10:	ab04      	add	r3, sp, #16
     b12:	2280      	movs	r2, #128	; 0x80
     b14:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     b16:	2200      	movs	r2, #0
     b18:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     b1a:	2101      	movs	r1, #1
     b1c:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
     b1e:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
     b20:	7823      	ldrb	r3, [r4, #0]
     b22:	2b00      	cmp	r3, #0
     b24:	d101      	bne.n	b2a <spi_init+0x1ae>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     b26:	ab04      	add	r3, sp, #16
     b28:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
     b2a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     b2c:	9305      	str	r3, [sp, #20]
     b2e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
     b30:	9306      	str	r3, [sp, #24]
     b32:	6b23      	ldr	r3, [r4, #48]	; 0x30
     b34:	9307      	str	r3, [sp, #28]
     b36:	6b63      	ldr	r3, [r4, #52]	; 0x34
     b38:	9308      	str	r3, [sp, #32]
     b3a:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
     b3c:	ad05      	add	r5, sp, #20
     b3e:	e011      	b.n	b64 <spi_init+0x1e8>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
     b40:	683b      	ldr	r3, [r7, #0]
     b42:	220c      	movs	r2, #12
     b44:	4313      	orrs	r3, r2
     b46:	603b      	str	r3, [r7, #0]
     b48:	e7e0      	b.n	b0c <spi_init+0x190>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     b4a:	0030      	movs	r0, r6
     b4c:	4b31      	ldr	r3, [pc, #196]	; (c14 <spi_init+0x298>)
     b4e:	4798      	blx	r3
     b50:	e00d      	b.n	b6e <spi_init+0x1f2>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     b52:	a904      	add	r1, sp, #16
     b54:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     b56:	0c00      	lsrs	r0, r0, #16
     b58:	b2c0      	uxtb	r0, r0
     b5a:	4b37      	ldr	r3, [pc, #220]	; (c38 <spi_init+0x2bc>)
     b5c:	4798      	blx	r3
     b5e:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     b60:	2f04      	cmp	r7, #4
     b62:	d007      	beq.n	b74 <spi_init+0x1f8>
     b64:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
     b66:	00bb      	lsls	r3, r7, #2
     b68:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
     b6a:	2800      	cmp	r0, #0
     b6c:	d0ed      	beq.n	b4a <spi_init+0x1ce>
		if (current_pinmux != PINMUX_UNUSED) {
     b6e:	1c43      	adds	r3, r0, #1
     b70:	d1ef      	bne.n	b52 <spi_init+0x1d6>
     b72:	e7f4      	b.n	b5e <spi_init+0x1e2>
	module->mode             = config->mode;
     b74:	7823      	ldrb	r3, [r4, #0]
     b76:	464a      	mov	r2, r9
     b78:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
     b7a:	7c23      	ldrb	r3, [r4, #16]
     b7c:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
     b7e:	7ca3      	ldrb	r3, [r4, #18]
     b80:	71d3      	strb	r3, [r2, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
     b82:	7d23      	ldrb	r3, [r4, #20]
     b84:	7213      	strb	r3, [r2, #8]
	uint16_t baud = 0;
     b86:	2200      	movs	r2, #0
     b88:	ab02      	add	r3, sp, #8
     b8a:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
     b8c:	7823      	ldrb	r3, [r4, #0]
     b8e:	2b01      	cmp	r3, #1
     b90:	d028      	beq.n	be4 <spi_init+0x268>
	ctrla |= config->transfer_mode;
     b92:	6863      	ldr	r3, [r4, #4]
     b94:	68a2      	ldr	r2, [r4, #8]
     b96:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
     b98:	68e2      	ldr	r2, [r4, #12]
     b9a:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
     b9c:	7c21      	ldrb	r1, [r4, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
     b9e:	7c62      	ldrb	r2, [r4, #17]
     ba0:	2a00      	cmp	r2, #0
     ba2:	d103      	bne.n	bac <spi_init+0x230>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     ba4:	4a25      	ldr	r2, [pc, #148]	; (c3c <spi_init+0x2c0>)
     ba6:	7892      	ldrb	r2, [r2, #2]
     ba8:	0792      	lsls	r2, r2, #30
     baa:	d501      	bpl.n	bb0 <spi_init+0x234>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     bac:	2280      	movs	r2, #128	; 0x80
     bae:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
     bb0:	7ca2      	ldrb	r2, [r4, #18]
     bb2:	2a00      	cmp	r2, #0
     bb4:	d002      	beq.n	bbc <spi_init+0x240>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     bb6:	2280      	movs	r2, #128	; 0x80
     bb8:	0292      	lsls	r2, r2, #10
     bba:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
     bbc:	7ce2      	ldrb	r2, [r4, #19]
     bbe:	2a00      	cmp	r2, #0
     bc0:	d002      	beq.n	bc8 <spi_init+0x24c>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     bc2:	2280      	movs	r2, #128	; 0x80
     bc4:	0092      	lsls	r2, r2, #2
     bc6:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
     bc8:	7d22      	ldrb	r2, [r4, #20]
     bca:	2a00      	cmp	r2, #0
     bcc:	d002      	beq.n	bd4 <spi_init+0x258>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     bce:	2280      	movs	r2, #128	; 0x80
     bd0:	0192      	lsls	r2, r2, #6
     bd2:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
     bd4:	6832      	ldr	r2, [r6, #0]
     bd6:	4313      	orrs	r3, r2
     bd8:	6033      	str	r3, [r6, #0]
	spi_module->CTRLB.reg |= ctrlb;
     bda:	6873      	ldr	r3, [r6, #4]
     bdc:	430b      	orrs	r3, r1
     bde:	6073      	str	r3, [r6, #4]
	return STATUS_OK;
     be0:	2000      	movs	r0, #0
     be2:	e6dd      	b.n	9a0 <spi_init+0x24>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     be4:	464b      	mov	r3, r9
     be6:	6818      	ldr	r0, [r3, #0]
     be8:	4b0e      	ldr	r3, [pc, #56]	; (c24 <spi_init+0x2a8>)
     bea:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     bec:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     bee:	b2c0      	uxtb	r0, r0
     bf0:	4b0a      	ldr	r3, [pc, #40]	; (c1c <spi_init+0x2a0>)
     bf2:	4798      	blx	r3
     bf4:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
     bf6:	ab02      	add	r3, sp, #8
     bf8:	1d9a      	adds	r2, r3, #6
     bfa:	69a0      	ldr	r0, [r4, #24]
     bfc:	4b08      	ldr	r3, [pc, #32]	; (c20 <spi_init+0x2a4>)
     bfe:	4798      	blx	r3
     c00:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
     c02:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
     c04:	2b00      	cmp	r3, #0
     c06:	d000      	beq.n	c0a <spi_init+0x28e>
     c08:	e6ca      	b.n	9a0 <spi_init+0x24>
		spi_module->BAUD.reg = (uint8_t)baud;
     c0a:	ab02      	add	r3, sp, #8
     c0c:	3306      	adds	r3, #6
     c0e:	781b      	ldrb	r3, [r3, #0]
     c10:	7333      	strb	r3, [r6, #12]
     c12:	e7be      	b.n	b92 <spi_init+0x216>
     c14:	000006fd 	.word	0x000006fd
     c18:	41004400 	.word	0x41004400
     c1c:	000019fd 	.word	0x000019fd
     c20:	000004b9 	.word	0x000004b9
     c24:	00000875 	.word	0x00000875
     c28:	40000400 	.word	0x40000400
     c2c:	000019e1 	.word	0x000019e1
     c30:	00001955 	.word	0x00001955
     c34:	000006b1 	.word	0x000006b1
     c38:	00001ad9 	.word	0x00001ad9
     c3c:	41002000 	.word	0x41002000

00000c40 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
     c40:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     c42:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
     c44:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
     c46:	2c01      	cmp	r4, #1
     c48:	d001      	beq.n	c4e <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
     c4a:	0018      	movs	r0, r3
     c4c:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
     c4e:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
     c50:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
     c52:	2c00      	cmp	r4, #0
     c54:	d1f9      	bne.n	c4a <spi_select_slave+0xa>
		if (select) {
     c56:	2a00      	cmp	r2, #0
     c58:	d058      	beq.n	d0c <spi_select_slave+0xcc>
			if (slave->address_enabled) {
     c5a:	784b      	ldrb	r3, [r1, #1]
     c5c:	2b00      	cmp	r3, #0
     c5e:	d044      	beq.n	cea <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     c60:	6803      	ldr	r3, [r0, #0]
     c62:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
     c64:	07db      	lsls	r3, r3, #31
     c66:	d410      	bmi.n	c8a <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
     c68:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
     c6a:	09d1      	lsrs	r1, r2, #7
		return NULL;
     c6c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     c6e:	2900      	cmp	r1, #0
     c70:	d104      	bne.n	c7c <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
     c72:	0953      	lsrs	r3, r2, #5
     c74:	01db      	lsls	r3, r3, #7
     c76:	492e      	ldr	r1, [pc, #184]	; (d30 <spi_select_slave+0xf0>)
     c78:	468c      	mov	ip, r1
     c7a:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     c7c:	211f      	movs	r1, #31
     c7e:	4011      	ands	r1, r2
     c80:	2201      	movs	r2, #1
     c82:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
     c84:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
     c86:	2305      	movs	r3, #5
     c88:	e7df      	b.n	c4a <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
     c8a:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
     c8c:	09d4      	lsrs	r4, r2, #7
		return NULL;
     c8e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     c90:	2c00      	cmp	r4, #0
     c92:	d104      	bne.n	c9e <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
     c94:	0953      	lsrs	r3, r2, #5
     c96:	01db      	lsls	r3, r3, #7
     c98:	4c25      	ldr	r4, [pc, #148]	; (d30 <spi_select_slave+0xf0>)
     c9a:	46a4      	mov	ip, r4
     c9c:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     c9e:	241f      	movs	r4, #31
     ca0:	4014      	ands	r4, r2
     ca2:	2201      	movs	r2, #1
     ca4:	40a2      	lsls	r2, r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
     ca6:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     ca8:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     caa:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     cac:	07d2      	lsls	r2, r2, #31
     cae:	d501      	bpl.n	cb4 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     cb0:	788a      	ldrb	r2, [r1, #2]
     cb2:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
     cb4:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
     cb6:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
     cb8:	2a00      	cmp	r2, #0
     cba:	d1c6      	bne.n	c4a <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
     cbc:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
     cbe:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     cc0:	7e13      	ldrb	r3, [r2, #24]
     cc2:	420b      	tst	r3, r1
     cc4:	d0fc      	beq.n	cc0 <spi_select_slave+0x80>
     cc6:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
     cc8:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     cca:	0749      	lsls	r1, r1, #29
     ccc:	d5bd      	bpl.n	c4a <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     cce:	8b53      	ldrh	r3, [r2, #26]
     cd0:	075b      	lsls	r3, r3, #29
     cd2:	d501      	bpl.n	cd8 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     cd4:	2304      	movs	r3, #4
     cd6:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     cd8:	7983      	ldrb	r3, [r0, #6]
     cda:	2b01      	cmp	r3, #1
     cdc:	d002      	beq.n	ce4 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     cde:	6a93      	ldr	r3, [r2, #40]	; 0x28
     ce0:	2300      	movs	r3, #0
     ce2:	e7b2      	b.n	c4a <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     ce4:	6a93      	ldr	r3, [r2, #40]	; 0x28
     ce6:	2300      	movs	r3, #0
     ce8:	e7af      	b.n	c4a <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
     cea:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
     cec:	09d1      	lsrs	r1, r2, #7
		return NULL;
     cee:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     cf0:	2900      	cmp	r1, #0
     cf2:	d104      	bne.n	cfe <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
     cf4:	0953      	lsrs	r3, r2, #5
     cf6:	01db      	lsls	r3, r3, #7
     cf8:	490d      	ldr	r1, [pc, #52]	; (d30 <spi_select_slave+0xf0>)
     cfa:	468c      	mov	ip, r1
     cfc:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     cfe:	211f      	movs	r1, #31
     d00:	4011      	ands	r1, r2
     d02:	2201      	movs	r2, #1
     d04:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
     d06:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
     d08:	2300      	movs	r3, #0
     d0a:	e79e      	b.n	c4a <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
     d0c:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
     d0e:	09d1      	lsrs	r1, r2, #7
		return NULL;
     d10:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     d12:	2900      	cmp	r1, #0
     d14:	d104      	bne.n	d20 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
     d16:	0953      	lsrs	r3, r2, #5
     d18:	01db      	lsls	r3, r3, #7
     d1a:	4905      	ldr	r1, [pc, #20]	; (d30 <spi_select_slave+0xf0>)
     d1c:	468c      	mov	ip, r1
     d1e:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     d20:	211f      	movs	r1, #31
     d22:	4011      	ands	r1, r2
     d24:	2201      	movs	r2, #1
     d26:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
     d28:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
     d2a:	2300      	movs	r3, #0
     d2c:	e78d      	b.n	c4a <spi_select_slave+0xa>
     d2e:	46c0      	nop			; (mov r8, r8)
     d30:	41004400 	.word	0x41004400

00000d34 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     d34:	b5f0      	push	{r4, r5, r6, r7, lr}
     d36:	46de      	mov	lr, fp
     d38:	4657      	mov	r7, sl
     d3a:	464e      	mov	r6, r9
     d3c:	4645      	mov	r5, r8
     d3e:	b5e0      	push	{r5, r6, r7, lr}
     d40:	b091      	sub	sp, #68	; 0x44
     d42:	0005      	movs	r5, r0
     d44:	000c      	movs	r4, r1
     d46:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     d48:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     d4a:	0008      	movs	r0, r1
     d4c:	4bbb      	ldr	r3, [pc, #748]	; (103c <usart_init+0x308>)
     d4e:	4798      	blx	r3
     d50:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     d52:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     d54:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     d56:	07db      	lsls	r3, r3, #31
     d58:	d506      	bpl.n	d68 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
     d5a:	b011      	add	sp, #68	; 0x44
     d5c:	bc3c      	pop	{r2, r3, r4, r5}
     d5e:	4690      	mov	r8, r2
     d60:	4699      	mov	r9, r3
     d62:	46a2      	mov	sl, r4
     d64:	46ab      	mov	fp, r5
     d66:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     d68:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
     d6a:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     d6c:	079b      	lsls	r3, r3, #30
     d6e:	d4f4      	bmi.n	d5a <usart_init+0x26>
     d70:	49b3      	ldr	r1, [pc, #716]	; (1040 <usart_init+0x30c>)
     d72:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     d74:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     d76:	2301      	movs	r3, #1
     d78:	40bb      	lsls	r3, r7
     d7a:	4303      	orrs	r3, r0
     d7c:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     d7e:	a90f      	add	r1, sp, #60	; 0x3c
     d80:	272d      	movs	r7, #45	; 0x2d
     d82:	5df3      	ldrb	r3, [r6, r7]
     d84:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     d86:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     d88:	b2d3      	uxtb	r3, r2
     d8a:	9302      	str	r3, [sp, #8]
     d8c:	0018      	movs	r0, r3
     d8e:	4bad      	ldr	r3, [pc, #692]	; (1044 <usart_init+0x310>)
     d90:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     d92:	9802      	ldr	r0, [sp, #8]
     d94:	4bac      	ldr	r3, [pc, #688]	; (1048 <usart_init+0x314>)
     d96:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     d98:	5df0      	ldrb	r0, [r6, r7]
     d9a:	2100      	movs	r1, #0
     d9c:	4bab      	ldr	r3, [pc, #684]	; (104c <usart_init+0x318>)
     d9e:	4798      	blx	r3
	module->character_size = config->character_size;
     da0:	7af3      	ldrb	r3, [r6, #11]
     da2:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
     da4:	2324      	movs	r3, #36	; 0x24
     da6:	5cf3      	ldrb	r3, [r6, r3]
     da8:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     daa:	2325      	movs	r3, #37	; 0x25
     dac:	5cf3      	ldrb	r3, [r6, r3]
     dae:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
     db0:	7ef3      	ldrb	r3, [r6, #27]
     db2:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     db4:	7f33      	ldrb	r3, [r6, #28]
     db6:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
     db8:	682b      	ldr	r3, [r5, #0]
     dba:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     dbc:	0018      	movs	r0, r3
     dbe:	4b9f      	ldr	r3, [pc, #636]	; (103c <usart_init+0x308>)
     dc0:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     dc2:	3014      	adds	r0, #20
	uint16_t baud  = 0;
     dc4:	2200      	movs	r2, #0
     dc6:	230e      	movs	r3, #14
     dc8:	a906      	add	r1, sp, #24
     dca:	468c      	mov	ip, r1
     dcc:	4463      	add	r3, ip
     dce:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
     dd0:	8a32      	ldrh	r2, [r6, #16]
     dd2:	9202      	str	r2, [sp, #8]
     dd4:	2380      	movs	r3, #128	; 0x80
     dd6:	01db      	lsls	r3, r3, #7
     dd8:	429a      	cmp	r2, r3
     dda:	d100      	bne.n	dde <usart_init+0xaa>
     ddc:	e09c      	b.n	f18 <usart_init+0x1e4>
     dde:	d90f      	bls.n	e00 <usart_init+0xcc>
     de0:	23c0      	movs	r3, #192	; 0xc0
     de2:	01db      	lsls	r3, r3, #7
     de4:	9a02      	ldr	r2, [sp, #8]
     de6:	429a      	cmp	r2, r3
     de8:	d100      	bne.n	dec <usart_init+0xb8>
     dea:	e090      	b.n	f0e <usart_init+0x1da>
     dec:	2380      	movs	r3, #128	; 0x80
     dee:	021b      	lsls	r3, r3, #8
     df0:	429a      	cmp	r2, r3
     df2:	d000      	beq.n	df6 <usart_init+0xc2>
     df4:	e11d      	b.n	1032 <usart_init+0x2fe>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     df6:	2303      	movs	r3, #3
     df8:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     dfa:	2300      	movs	r3, #0
     dfc:	9307      	str	r3, [sp, #28]
     dfe:	e008      	b.n	e12 <usart_init+0xde>
	switch (config->sample_rate) {
     e00:	2380      	movs	r3, #128	; 0x80
     e02:	019b      	lsls	r3, r3, #6
     e04:	429a      	cmp	r2, r3
     e06:	d000      	beq.n	e0a <usart_init+0xd6>
     e08:	e113      	b.n	1032 <usart_init+0x2fe>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     e0a:	2310      	movs	r3, #16
     e0c:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     e0e:	3b0f      	subs	r3, #15
     e10:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
     e12:	6833      	ldr	r3, [r6, #0]
     e14:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     e16:	68f3      	ldr	r3, [r6, #12]
     e18:	469b      	mov	fp, r3
		config->sample_adjustment |
     e1a:	6973      	ldr	r3, [r6, #20]
     e1c:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     e1e:	7e33      	ldrb	r3, [r6, #24]
     e20:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     e22:	2326      	movs	r3, #38	; 0x26
     e24:	5cf3      	ldrb	r3, [r6, r3]
     e26:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     e28:	6873      	ldr	r3, [r6, #4]
     e2a:	4699      	mov	r9, r3
	switch (transfer_mode)
     e2c:	2b00      	cmp	r3, #0
     e2e:	d100      	bne.n	e32 <usart_init+0xfe>
     e30:	e09e      	b.n	f70 <usart_init+0x23c>
     e32:	2380      	movs	r3, #128	; 0x80
     e34:	055b      	lsls	r3, r3, #21
     e36:	4599      	cmp	r9, r3
     e38:	d100      	bne.n	e3c <usart_init+0x108>
     e3a:	e082      	b.n	f42 <usart_init+0x20e>
	if(config->encoding_format_enable) {
     e3c:	7e73      	ldrb	r3, [r6, #25]
     e3e:	2b00      	cmp	r3, #0
     e40:	d002      	beq.n	e48 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     e42:	7eb3      	ldrb	r3, [r6, #26]
     e44:	4642      	mov	r2, r8
     e46:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     e48:	682a      	ldr	r2, [r5, #0]
     e4a:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     e4c:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     e4e:	2b00      	cmp	r3, #0
     e50:	d1fc      	bne.n	e4c <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
     e52:	330e      	adds	r3, #14
     e54:	aa06      	add	r2, sp, #24
     e56:	4694      	mov	ip, r2
     e58:	4463      	add	r3, ip
     e5a:	881b      	ldrh	r3, [r3, #0]
     e5c:	4642      	mov	r2, r8
     e5e:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
     e60:	9b05      	ldr	r3, [sp, #20]
     e62:	465a      	mov	r2, fp
     e64:	4313      	orrs	r3, r2
     e66:	9a03      	ldr	r2, [sp, #12]
     e68:	4313      	orrs	r3, r2
     e6a:	464a      	mov	r2, r9
     e6c:	4313      	orrs	r3, r2
     e6e:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     e70:	9b04      	ldr	r3, [sp, #16]
     e72:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
     e74:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     e76:	4653      	mov	r3, sl
     e78:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
     e7a:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
     e7c:	2327      	movs	r3, #39	; 0x27
     e7e:	5cf3      	ldrb	r3, [r6, r3]
     e80:	2b00      	cmp	r3, #0
     e82:	d101      	bne.n	e88 <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     e84:	3304      	adds	r3, #4
     e86:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     e88:	7e73      	ldrb	r3, [r6, #25]
     e8a:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     e8c:	7f32      	ldrb	r2, [r6, #28]
     e8e:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     e90:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     e92:	7f72      	ldrb	r2, [r6, #29]
     e94:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     e96:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     e98:	2224      	movs	r2, #36	; 0x24
     e9a:	5cb2      	ldrb	r2, [r6, r2]
     e9c:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     e9e:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     ea0:	2225      	movs	r2, #37	; 0x25
     ea2:	5cb2      	ldrb	r2, [r6, r2]
     ea4:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     ea6:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
     ea8:	7af1      	ldrb	r1, [r6, #11]
     eaa:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
     eac:	8933      	ldrh	r3, [r6, #8]
     eae:	2bff      	cmp	r3, #255	; 0xff
     eb0:	d100      	bne.n	eb4 <usart_init+0x180>
     eb2:	e081      	b.n	fb8 <usart_init+0x284>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     eb4:	2280      	movs	r2, #128	; 0x80
     eb6:	0452      	lsls	r2, r2, #17
     eb8:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
     eba:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
     ebc:	232c      	movs	r3, #44	; 0x2c
     ebe:	5cf3      	ldrb	r3, [r6, r3]
     ec0:	2b00      	cmp	r3, #0
     ec2:	d103      	bne.n	ecc <usart_init+0x198>
     ec4:	4b62      	ldr	r3, [pc, #392]	; (1050 <usart_init+0x31c>)
     ec6:	789b      	ldrb	r3, [r3, #2]
     ec8:	079b      	lsls	r3, r3, #30
     eca:	d501      	bpl.n	ed0 <usart_init+0x19c>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     ecc:	2380      	movs	r3, #128	; 0x80
     ece:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
     ed0:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     ed2:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     ed4:	2b00      	cmp	r3, #0
     ed6:	d1fc      	bne.n	ed2 <usart_init+0x19e>
	usart_hw->CTRLB.reg = ctrlb;
     ed8:	4643      	mov	r3, r8
     eda:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
     edc:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     ede:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     ee0:	2b00      	cmp	r3, #0
     ee2:	d1fc      	bne.n	ede <usart_init+0x1aa>
	usart_hw->CTRLA.reg = ctrla;
     ee4:	4643      	mov	r3, r8
     ee6:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     ee8:	ab0e      	add	r3, sp, #56	; 0x38
     eea:	2280      	movs	r2, #128	; 0x80
     eec:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     eee:	2200      	movs	r2, #0
     ef0:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
     ef2:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     ef4:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
     ef6:	6b33      	ldr	r3, [r6, #48]	; 0x30
     ef8:	930a      	str	r3, [sp, #40]	; 0x28
     efa:	6b73      	ldr	r3, [r6, #52]	; 0x34
     efc:	930b      	str	r3, [sp, #44]	; 0x2c
     efe:	6bb3      	ldr	r3, [r6, #56]	; 0x38
     f00:	930c      	str	r3, [sp, #48]	; 0x30
     f02:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
     f04:	9302      	str	r3, [sp, #8]
     f06:	930d      	str	r3, [sp, #52]	; 0x34
     f08:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
     f0a:	ae0a      	add	r6, sp, #40	; 0x28
     f0c:	e063      	b.n	fd6 <usart_init+0x2a2>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     f0e:	2308      	movs	r3, #8
     f10:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     f12:	3b07      	subs	r3, #7
     f14:	9307      	str	r3, [sp, #28]
     f16:	e77c      	b.n	e12 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
     f18:	6833      	ldr	r3, [r6, #0]
     f1a:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     f1c:	68f3      	ldr	r3, [r6, #12]
     f1e:	469b      	mov	fp, r3
		config->sample_adjustment |
     f20:	6973      	ldr	r3, [r6, #20]
     f22:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     f24:	7e33      	ldrb	r3, [r6, #24]
     f26:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     f28:	2326      	movs	r3, #38	; 0x26
     f2a:	5cf3      	ldrb	r3, [r6, r3]
     f2c:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     f2e:	6873      	ldr	r3, [r6, #4]
     f30:	4699      	mov	r9, r3
	switch (transfer_mode)
     f32:	2b00      	cmp	r3, #0
     f34:	d018      	beq.n	f68 <usart_init+0x234>
     f36:	2380      	movs	r3, #128	; 0x80
     f38:	055b      	lsls	r3, r3, #21
     f3a:	4599      	cmp	r9, r3
     f3c:	d001      	beq.n	f42 <usart_init+0x20e>
	enum status_code status_code = STATUS_OK;
     f3e:	2000      	movs	r0, #0
     f40:	e025      	b.n	f8e <usart_init+0x25a>
			if (!config->use_external_clock) {
     f42:	2327      	movs	r3, #39	; 0x27
     f44:	5cf3      	ldrb	r3, [r6, r3]
     f46:	2b00      	cmp	r3, #0
     f48:	d000      	beq.n	f4c <usart_init+0x218>
     f4a:	e777      	b.n	e3c <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     f4c:	6a33      	ldr	r3, [r6, #32]
     f4e:	001f      	movs	r7, r3
     f50:	b2c0      	uxtb	r0, r0
     f52:	4b40      	ldr	r3, [pc, #256]	; (1054 <usart_init+0x320>)
     f54:	4798      	blx	r3
     f56:	0001      	movs	r1, r0
     f58:	220e      	movs	r2, #14
     f5a:	ab06      	add	r3, sp, #24
     f5c:	469c      	mov	ip, r3
     f5e:	4462      	add	r2, ip
     f60:	0038      	movs	r0, r7
     f62:	4b3d      	ldr	r3, [pc, #244]	; (1058 <usart_init+0x324>)
     f64:	4798      	blx	r3
     f66:	e012      	b.n	f8e <usart_init+0x25a>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     f68:	2308      	movs	r3, #8
     f6a:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     f6c:	2300      	movs	r3, #0
     f6e:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
     f70:	2327      	movs	r3, #39	; 0x27
     f72:	5cf3      	ldrb	r3, [r6, r3]
     f74:	2b00      	cmp	r3, #0
     f76:	d00e      	beq.n	f96 <usart_init+0x262>
				status_code =
     f78:	9b06      	ldr	r3, [sp, #24]
     f7a:	9300      	str	r3, [sp, #0]
     f7c:	9b07      	ldr	r3, [sp, #28]
     f7e:	220e      	movs	r2, #14
     f80:	a906      	add	r1, sp, #24
     f82:	468c      	mov	ip, r1
     f84:	4462      	add	r2, ip
     f86:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     f88:	6a30      	ldr	r0, [r6, #32]
     f8a:	4f34      	ldr	r7, [pc, #208]	; (105c <usart_init+0x328>)
     f8c:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
     f8e:	2800      	cmp	r0, #0
     f90:	d000      	beq.n	f94 <usart_init+0x260>
     f92:	e6e2      	b.n	d5a <usart_init+0x26>
     f94:	e752      	b.n	e3c <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
     f96:	6a33      	ldr	r3, [r6, #32]
     f98:	001f      	movs	r7, r3
     f9a:	b2c0      	uxtb	r0, r0
     f9c:	4b2d      	ldr	r3, [pc, #180]	; (1054 <usart_init+0x320>)
     f9e:	4798      	blx	r3
     fa0:	0001      	movs	r1, r0
				status_code =
     fa2:	9b06      	ldr	r3, [sp, #24]
     fa4:	9300      	str	r3, [sp, #0]
     fa6:	9b07      	ldr	r3, [sp, #28]
     fa8:	220e      	movs	r2, #14
     faa:	a806      	add	r0, sp, #24
     fac:	4684      	mov	ip, r0
     fae:	4462      	add	r2, ip
     fb0:	0038      	movs	r0, r7
     fb2:	4f2a      	ldr	r7, [pc, #168]	; (105c <usart_init+0x328>)
     fb4:	47b8      	blx	r7
     fb6:	e7ea      	b.n	f8e <usart_init+0x25a>
		if(config->lin_slave_enable) {
     fb8:	7ef3      	ldrb	r3, [r6, #27]
     fba:	2b00      	cmp	r3, #0
     fbc:	d100      	bne.n	fc0 <usart_init+0x28c>
     fbe:	e77d      	b.n	ebc <usart_init+0x188>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     fc0:	2380      	movs	r3, #128	; 0x80
     fc2:	04db      	lsls	r3, r3, #19
     fc4:	431f      	orrs	r7, r3
     fc6:	e779      	b.n	ebc <usart_init+0x188>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     fc8:	0020      	movs	r0, r4
     fca:	4b25      	ldr	r3, [pc, #148]	; (1060 <usart_init+0x32c>)
     fcc:	4798      	blx	r3
     fce:	e007      	b.n	fe0 <usart_init+0x2ac>
     fd0:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     fd2:	2f04      	cmp	r7, #4
     fd4:	d00d      	beq.n	ff2 <usart_init+0x2be>
     fd6:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
     fd8:	00bb      	lsls	r3, r7, #2
     fda:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
     fdc:	2800      	cmp	r0, #0
     fde:	d0f3      	beq.n	fc8 <usart_init+0x294>
		if (current_pinmux != PINMUX_UNUSED) {
     fe0:	1c43      	adds	r3, r0, #1
     fe2:	d0f5      	beq.n	fd0 <usart_init+0x29c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     fe4:	a90e      	add	r1, sp, #56	; 0x38
     fe6:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     fe8:	0c00      	lsrs	r0, r0, #16
     fea:	b2c0      	uxtb	r0, r0
     fec:	4b1d      	ldr	r3, [pc, #116]	; (1064 <usart_init+0x330>)
     fee:	4798      	blx	r3
     ff0:	e7ee      	b.n	fd0 <usart_init+0x29c>
		module->callback[i]            = NULL;
     ff2:	2300      	movs	r3, #0
     ff4:	60eb      	str	r3, [r5, #12]
     ff6:	612b      	str	r3, [r5, #16]
     ff8:	616b      	str	r3, [r5, #20]
     ffa:	61ab      	str	r3, [r5, #24]
     ffc:	61eb      	str	r3, [r5, #28]
     ffe:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    1000:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    1002:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1004:	2200      	movs	r2, #0
    1006:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1008:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    100a:	3330      	adds	r3, #48	; 0x30
    100c:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    100e:	3301      	adds	r3, #1
    1010:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    1012:	3301      	adds	r3, #1
    1014:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1016:	3301      	adds	r3, #1
    1018:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    101a:	6828      	ldr	r0, [r5, #0]
    101c:	4b07      	ldr	r3, [pc, #28]	; (103c <usart_init+0x308>)
    101e:	4798      	blx	r3
    1020:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1022:	4911      	ldr	r1, [pc, #68]	; (1068 <usart_init+0x334>)
    1024:	4b11      	ldr	r3, [pc, #68]	; (106c <usart_init+0x338>)
    1026:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1028:	00a4      	lsls	r4, r4, #2
    102a:	4b11      	ldr	r3, [pc, #68]	; (1070 <usart_init+0x33c>)
    102c:	50e5      	str	r5, [r4, r3]
	return status_code;
    102e:	2000      	movs	r0, #0
    1030:	e693      	b.n	d5a <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1032:	2310      	movs	r3, #16
    1034:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1036:	2300      	movs	r3, #0
    1038:	9307      	str	r3, [sp, #28]
    103a:	e6ea      	b.n	e12 <usart_init+0xde>
    103c:	00000875 	.word	0x00000875
    1040:	40000400 	.word	0x40000400
    1044:	000019e1 	.word	0x000019e1
    1048:	00001955 	.word	0x00001955
    104c:	000006b1 	.word	0x000006b1
    1050:	41002000 	.word	0x41002000
    1054:	000019fd 	.word	0x000019fd
    1058:	000004b9 	.word	0x000004b9
    105c:	000004e1 	.word	0x000004e1
    1060:	000006fd 	.word	0x000006fd
    1064:	00001ad9 	.word	0x00001ad9
    1068:	00001111 	.word	0x00001111
    106c:	000008b1 	.word	0x000008b1
    1070:	2000078c 	.word	0x2000078c

00001074 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1074:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    1076:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    1078:	2a00      	cmp	r2, #0
    107a:	d101      	bne.n	1080 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    107c:	0018      	movs	r0, r3
    107e:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    1080:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    1082:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1084:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    1086:	2a00      	cmp	r2, #0
    1088:	d1f8      	bne.n	107c <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    108a:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    108c:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    108e:	2a00      	cmp	r2, #0
    1090:	d1fc      	bne.n	108c <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    1092:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1094:	2102      	movs	r1, #2
    1096:	7e1a      	ldrb	r2, [r3, #24]
    1098:	420a      	tst	r2, r1
    109a:	d0fc      	beq.n	1096 <usart_write_wait+0x22>
	return STATUS_OK;
    109c:	2300      	movs	r3, #0
    109e:	e7ed      	b.n	107c <usart_write_wait+0x8>

000010a0 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    10a0:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    10a2:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    10a4:	2a00      	cmp	r2, #0
    10a6:	d101      	bne.n	10ac <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    10a8:	0018      	movs	r0, r3
    10aa:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    10ac:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    10ae:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    10b0:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    10b2:	2a00      	cmp	r2, #0
    10b4:	d1f8      	bne.n	10a8 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    10b6:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    10b8:	7e10      	ldrb	r0, [r2, #24]
    10ba:	0740      	lsls	r0, r0, #29
    10bc:	d5f4      	bpl.n	10a8 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    10be:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    10c0:	2b00      	cmp	r3, #0
    10c2:	d1fc      	bne.n	10be <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    10c4:	8b53      	ldrh	r3, [r2, #26]
    10c6:	b2db      	uxtb	r3, r3
	if (error_code) {
    10c8:	0698      	lsls	r0, r3, #26
    10ca:	d01d      	beq.n	1108 <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    10cc:	0798      	lsls	r0, r3, #30
    10ce:	d503      	bpl.n	10d8 <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    10d0:	2302      	movs	r3, #2
    10d2:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    10d4:	3318      	adds	r3, #24
    10d6:	e7e7      	b.n	10a8 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    10d8:	0758      	lsls	r0, r3, #29
    10da:	d503      	bpl.n	10e4 <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    10dc:	2304      	movs	r3, #4
    10de:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    10e0:	331a      	adds	r3, #26
    10e2:	e7e1      	b.n	10a8 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    10e4:	07d8      	lsls	r0, r3, #31
    10e6:	d503      	bpl.n	10f0 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    10e8:	2301      	movs	r3, #1
    10ea:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    10ec:	3312      	adds	r3, #18
    10ee:	e7db      	b.n	10a8 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    10f0:	06d8      	lsls	r0, r3, #27
    10f2:	d503      	bpl.n	10fc <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    10f4:	2310      	movs	r3, #16
    10f6:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    10f8:	3332      	adds	r3, #50	; 0x32
    10fa:	e7d5      	b.n	10a8 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    10fc:	069b      	lsls	r3, r3, #26
    10fe:	d503      	bpl.n	1108 <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1100:	2320      	movs	r3, #32
    1102:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    1104:	3321      	adds	r3, #33	; 0x21
    1106:	e7cf      	b.n	10a8 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    1108:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    110a:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    110c:	2300      	movs	r3, #0
    110e:	e7cb      	b.n	10a8 <usart_read_wait+0x8>

00001110 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    1112:	0080      	lsls	r0, r0, #2
    1114:	4b62      	ldr	r3, [pc, #392]	; (12a0 <_usart_interrupt_handler+0x190>)
    1116:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1118:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    111a:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    111c:	2b00      	cmp	r3, #0
    111e:	d1fc      	bne.n	111a <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1120:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    1122:	7da6      	ldrb	r6, [r4, #22]
    1124:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    1126:	2330      	movs	r3, #48	; 0x30
    1128:	5ceb      	ldrb	r3, [r5, r3]
    112a:	2231      	movs	r2, #49	; 0x31
    112c:	5caf      	ldrb	r7, [r5, r2]
    112e:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1130:	07f3      	lsls	r3, r6, #31
    1132:	d522      	bpl.n	117a <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    1134:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1136:	b29b      	uxth	r3, r3
    1138:	2b00      	cmp	r3, #0
    113a:	d01c      	beq.n	1176 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    113c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    113e:	7813      	ldrb	r3, [r2, #0]
    1140:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    1142:	1c51      	adds	r1, r2, #1
    1144:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1146:	7969      	ldrb	r1, [r5, #5]
    1148:	2901      	cmp	r1, #1
    114a:	d00e      	beq.n	116a <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    114c:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    114e:	05db      	lsls	r3, r3, #23
    1150:	0ddb      	lsrs	r3, r3, #23
    1152:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    1154:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1156:	3b01      	subs	r3, #1
    1158:	b29b      	uxth	r3, r3
    115a:	85eb      	strh	r3, [r5, #46]	; 0x2e
    115c:	2b00      	cmp	r3, #0
    115e:	d10c      	bne.n	117a <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1160:	3301      	adds	r3, #1
    1162:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1164:	3301      	adds	r3, #1
    1166:	75a3      	strb	r3, [r4, #22]
    1168:	e007      	b.n	117a <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    116a:	7851      	ldrb	r1, [r2, #1]
    116c:	0209      	lsls	r1, r1, #8
    116e:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    1170:	3202      	adds	r2, #2
    1172:	62aa      	str	r2, [r5, #40]	; 0x28
    1174:	e7eb      	b.n	114e <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1176:	2301      	movs	r3, #1
    1178:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    117a:	07b3      	lsls	r3, r6, #30
    117c:	d506      	bpl.n	118c <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    117e:	2302      	movs	r3, #2
    1180:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    1182:	2200      	movs	r2, #0
    1184:	3331      	adds	r3, #49	; 0x31
    1186:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1188:	07fb      	lsls	r3, r7, #31
    118a:	d41a      	bmi.n	11c2 <_usart_interrupt_handler+0xb2>

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    118c:	0773      	lsls	r3, r6, #29
    118e:	d565      	bpl.n	125c <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    1190:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1192:	b29b      	uxth	r3, r3
    1194:	2b00      	cmp	r3, #0
    1196:	d05f      	beq.n	1258 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1198:	8b63      	ldrh	r3, [r4, #26]
    119a:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    119c:	071a      	lsls	r2, r3, #28
    119e:	d414      	bmi.n	11ca <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    11a0:	223f      	movs	r2, #63	; 0x3f
    11a2:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    11a4:	2b00      	cmp	r3, #0
    11a6:	d034      	beq.n	1212 <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    11a8:	079a      	lsls	r2, r3, #30
    11aa:	d511      	bpl.n	11d0 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    11ac:	221a      	movs	r2, #26
    11ae:	2332      	movs	r3, #50	; 0x32
    11b0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    11b2:	3b30      	subs	r3, #48	; 0x30
    11b4:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    11b6:	077b      	lsls	r3, r7, #29
    11b8:	d550      	bpl.n	125c <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    11ba:	0028      	movs	r0, r5
    11bc:	696b      	ldr	r3, [r5, #20]
    11be:	4798      	blx	r3
    11c0:	e04c      	b.n	125c <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    11c2:	0028      	movs	r0, r5
    11c4:	68eb      	ldr	r3, [r5, #12]
    11c6:	4798      	blx	r3
    11c8:	e7e0      	b.n	118c <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    11ca:	2237      	movs	r2, #55	; 0x37
    11cc:	4013      	ands	r3, r2
    11ce:	e7e9      	b.n	11a4 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    11d0:	075a      	lsls	r2, r3, #29
    11d2:	d505      	bpl.n	11e0 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    11d4:	221e      	movs	r2, #30
    11d6:	2332      	movs	r3, #50	; 0x32
    11d8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    11da:	3b2e      	subs	r3, #46	; 0x2e
    11dc:	8363      	strh	r3, [r4, #26]
    11de:	e7ea      	b.n	11b6 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    11e0:	07da      	lsls	r2, r3, #31
    11e2:	d505      	bpl.n	11f0 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    11e4:	2213      	movs	r2, #19
    11e6:	2332      	movs	r3, #50	; 0x32
    11e8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    11ea:	3b31      	subs	r3, #49	; 0x31
    11ec:	8363      	strh	r3, [r4, #26]
    11ee:	e7e2      	b.n	11b6 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    11f0:	06da      	lsls	r2, r3, #27
    11f2:	d505      	bpl.n	1200 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    11f4:	2242      	movs	r2, #66	; 0x42
    11f6:	2332      	movs	r3, #50	; 0x32
    11f8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    11fa:	3b22      	subs	r3, #34	; 0x22
    11fc:	8363      	strh	r3, [r4, #26]
    11fe:	e7da      	b.n	11b6 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1200:	2220      	movs	r2, #32
    1202:	421a      	tst	r2, r3
    1204:	d0d7      	beq.n	11b6 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1206:	3221      	adds	r2, #33	; 0x21
    1208:	2332      	movs	r3, #50	; 0x32
    120a:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    120c:	3b12      	subs	r3, #18
    120e:	8363      	strh	r3, [r4, #26]
    1210:	e7d1      	b.n	11b6 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    1212:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1214:	05db      	lsls	r3, r3, #23
    1216:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1218:	b2da      	uxtb	r2, r3
    121a:	6a69      	ldr	r1, [r5, #36]	; 0x24
    121c:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    121e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    1220:	1c51      	adds	r1, r2, #1
    1222:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1224:	7969      	ldrb	r1, [r5, #5]
    1226:	2901      	cmp	r1, #1
    1228:	d010      	beq.n	124c <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    122a:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    122c:	3b01      	subs	r3, #1
    122e:	b29b      	uxth	r3, r3
    1230:	85ab      	strh	r3, [r5, #44]	; 0x2c
    1232:	2b00      	cmp	r3, #0
    1234:	d112      	bne.n	125c <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1236:	3304      	adds	r3, #4
    1238:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    123a:	2200      	movs	r2, #0
    123c:	332e      	adds	r3, #46	; 0x2e
    123e:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    1240:	07bb      	lsls	r3, r7, #30
    1242:	d50b      	bpl.n	125c <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    1244:	0028      	movs	r0, r5
    1246:	692b      	ldr	r3, [r5, #16]
    1248:	4798      	blx	r3
    124a:	e007      	b.n	125c <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    124c:	0a1b      	lsrs	r3, r3, #8
    124e:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    1250:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1252:	3301      	adds	r3, #1
    1254:	626b      	str	r3, [r5, #36]	; 0x24
    1256:	e7e8      	b.n	122a <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1258:	2304      	movs	r3, #4
    125a:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    125c:	06f3      	lsls	r3, r6, #27
    125e:	d504      	bpl.n	126a <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1260:	2310      	movs	r3, #16
    1262:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1264:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    1266:	06fb      	lsls	r3, r7, #27
    1268:	d40e      	bmi.n	1288 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    126a:	06b3      	lsls	r3, r6, #26
    126c:	d504      	bpl.n	1278 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    126e:	2320      	movs	r3, #32
    1270:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    1272:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1274:	073b      	lsls	r3, r7, #28
    1276:	d40b      	bmi.n	1290 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1278:	0733      	lsls	r3, r6, #28
    127a:	d504      	bpl.n	1286 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    127c:	2308      	movs	r3, #8
    127e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    1280:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    1282:	06bb      	lsls	r3, r7, #26
    1284:	d408      	bmi.n	1298 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    1286:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    1288:	0028      	movs	r0, r5
    128a:	69eb      	ldr	r3, [r5, #28]
    128c:	4798      	blx	r3
    128e:	e7ec      	b.n	126a <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    1290:	0028      	movs	r0, r5
    1292:	69ab      	ldr	r3, [r5, #24]
    1294:	4798      	blx	r3
    1296:	e7ef      	b.n	1278 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    1298:	6a2b      	ldr	r3, [r5, #32]
    129a:	0028      	movs	r0, r5
    129c:	4798      	blx	r3
}
    129e:	e7f2      	b.n	1286 <_usart_interrupt_handler+0x176>
    12a0:	2000078c 	.word	0x2000078c

000012a4 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    12a4:	b510      	push	{r4, lr}
	switch (clock_source) {
    12a6:	2808      	cmp	r0, #8
    12a8:	d803      	bhi.n	12b2 <system_clock_source_get_hz+0xe>
    12aa:	0080      	lsls	r0, r0, #2
    12ac:	4b1b      	ldr	r3, [pc, #108]	; (131c <system_clock_source_get_hz+0x78>)
    12ae:	581b      	ldr	r3, [r3, r0]
    12b0:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    12b2:	2000      	movs	r0, #0
    12b4:	e030      	b.n	1318 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    12b6:	4b1a      	ldr	r3, [pc, #104]	; (1320 <system_clock_source_get_hz+0x7c>)
    12b8:	6918      	ldr	r0, [r3, #16]
    12ba:	e02d      	b.n	1318 <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    12bc:	4b19      	ldr	r3, [pc, #100]	; (1324 <system_clock_source_get_hz+0x80>)
    12be:	6a1b      	ldr	r3, [r3, #32]
    12c0:	059b      	lsls	r3, r3, #22
    12c2:	0f9b      	lsrs	r3, r3, #30
    12c4:	4818      	ldr	r0, [pc, #96]	; (1328 <system_clock_source_get_hz+0x84>)
    12c6:	40d8      	lsrs	r0, r3
    12c8:	e026      	b.n	1318 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    12ca:	4b15      	ldr	r3, [pc, #84]	; (1320 <system_clock_source_get_hz+0x7c>)
    12cc:	6958      	ldr	r0, [r3, #20]
    12ce:	e023      	b.n	1318 <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    12d0:	4b13      	ldr	r3, [pc, #76]	; (1320 <system_clock_source_get_hz+0x7c>)
    12d2:	681b      	ldr	r3, [r3, #0]
			return 0;
    12d4:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    12d6:	079b      	lsls	r3, r3, #30
    12d8:	d51e      	bpl.n	1318 <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    12da:	4912      	ldr	r1, [pc, #72]	; (1324 <system_clock_source_get_hz+0x80>)
    12dc:	2210      	movs	r2, #16
    12de:	68cb      	ldr	r3, [r1, #12]
    12e0:	421a      	tst	r2, r3
    12e2:	d0fc      	beq.n	12de <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    12e4:	4b0e      	ldr	r3, [pc, #56]	; (1320 <system_clock_source_get_hz+0x7c>)
    12e6:	681b      	ldr	r3, [r3, #0]
    12e8:	075b      	lsls	r3, r3, #29
    12ea:	d401      	bmi.n	12f0 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    12ec:	480f      	ldr	r0, [pc, #60]	; (132c <system_clock_source_get_hz+0x88>)
    12ee:	e013      	b.n	1318 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    12f0:	2000      	movs	r0, #0
    12f2:	4b0f      	ldr	r3, [pc, #60]	; (1330 <system_clock_source_get_hz+0x8c>)
    12f4:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    12f6:	4b0a      	ldr	r3, [pc, #40]	; (1320 <system_clock_source_get_hz+0x7c>)
    12f8:	689b      	ldr	r3, [r3, #8]
    12fa:	041b      	lsls	r3, r3, #16
    12fc:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    12fe:	4358      	muls	r0, r3
    1300:	e00a      	b.n	1318 <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1302:	2350      	movs	r3, #80	; 0x50
    1304:	4a07      	ldr	r2, [pc, #28]	; (1324 <system_clock_source_get_hz+0x80>)
    1306:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1308:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    130a:	075b      	lsls	r3, r3, #29
    130c:	d504      	bpl.n	1318 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    130e:	4b04      	ldr	r3, [pc, #16]	; (1320 <system_clock_source_get_hz+0x7c>)
    1310:	68d8      	ldr	r0, [r3, #12]
    1312:	e001      	b.n	1318 <system_clock_source_get_hz+0x74>
		return 32768UL;
    1314:	2080      	movs	r0, #128	; 0x80
    1316:	0200      	lsls	r0, r0, #8
	}
}
    1318:	bd10      	pop	{r4, pc}
    131a:	46c0      	nop			; (mov r8, r8)
    131c:	00005ad0 	.word	0x00005ad0
    1320:	200000b0 	.word	0x200000b0
    1324:	40000800 	.word	0x40000800
    1328:	007a1200 	.word	0x007a1200
    132c:	02dc6c00 	.word	0x02dc6c00
    1330:	000019fd 	.word	0x000019fd

00001334 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1334:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1336:	490c      	ldr	r1, [pc, #48]	; (1368 <system_clock_source_osc8m_set_config+0x34>)
    1338:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    133a:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    133c:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    133e:	7840      	ldrb	r0, [r0, #1]
    1340:	2201      	movs	r2, #1
    1342:	4010      	ands	r0, r2
    1344:	0180      	lsls	r0, r0, #6
    1346:	2640      	movs	r6, #64	; 0x40
    1348:	43b3      	bics	r3, r6
    134a:	4303      	orrs	r3, r0
    134c:	402a      	ands	r2, r5
    134e:	01d2      	lsls	r2, r2, #7
    1350:	2080      	movs	r0, #128	; 0x80
    1352:	4383      	bics	r3, r0
    1354:	4313      	orrs	r3, r2
    1356:	2203      	movs	r2, #3
    1358:	4022      	ands	r2, r4
    135a:	0212      	lsls	r2, r2, #8
    135c:	4803      	ldr	r0, [pc, #12]	; (136c <system_clock_source_osc8m_set_config+0x38>)
    135e:	4003      	ands	r3, r0
    1360:	4313      	orrs	r3, r2
    1362:	620b      	str	r3, [r1, #32]
}
    1364:	bd70      	pop	{r4, r5, r6, pc}
    1366:	46c0      	nop			; (mov r8, r8)
    1368:	40000800 	.word	0x40000800
    136c:	fffffcff 	.word	0xfffffcff

00001370 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    1370:	b5f0      	push	{r4, r5, r6, r7, lr}
    1372:	46ce      	mov	lr, r9
    1374:	4647      	mov	r7, r8
    1376:	b580      	push	{r7, lr}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    1378:	4b19      	ldr	r3, [pc, #100]	; (13e0 <system_clock_source_osc32k_set_config+0x70>)
    137a:	4699      	mov	r9, r3
    137c:	699b      	ldr	r3, [r3, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    137e:	7841      	ldrb	r1, [r0, #1]
    1380:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    1382:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1384:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    1386:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    1388:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    138a:	7880      	ldrb	r0, [r0, #2]
    138c:	2101      	movs	r1, #1
    138e:	4008      	ands	r0, r1
    1390:	0080      	lsls	r0, r0, #2
    1392:	2204      	movs	r2, #4
    1394:	4393      	bics	r3, r2
    1396:	4303      	orrs	r3, r0
    1398:	4660      	mov	r0, ip
    139a:	4008      	ands	r0, r1
    139c:	00c0      	lsls	r0, r0, #3
    139e:	3204      	adds	r2, #4
    13a0:	4393      	bics	r3, r2
    13a2:	4303      	orrs	r3, r0
    13a4:	0038      	movs	r0, r7
    13a6:	4008      	ands	r0, r1
    13a8:	0180      	lsls	r0, r0, #6
    13aa:	2740      	movs	r7, #64	; 0x40
    13ac:	43bb      	bics	r3, r7
    13ae:	4303      	orrs	r3, r0
    13b0:	0030      	movs	r0, r6
    13b2:	4008      	ands	r0, r1
    13b4:	01c0      	lsls	r0, r0, #7
    13b6:	2680      	movs	r6, #128	; 0x80
    13b8:	43b3      	bics	r3, r6
    13ba:	4303      	orrs	r3, r0
    13bc:	2007      	movs	r0, #7
    13be:	4005      	ands	r5, r0
    13c0:	022d      	lsls	r5, r5, #8
    13c2:	4808      	ldr	r0, [pc, #32]	; (13e4 <system_clock_source_osc32k_set_config+0x74>)
    13c4:	4003      	ands	r3, r0
    13c6:	432b      	orrs	r3, r5
    13c8:	4021      	ands	r1, r4
    13ca:	0309      	lsls	r1, r1, #12
    13cc:	4806      	ldr	r0, [pc, #24]	; (13e8 <system_clock_source_osc32k_set_config+0x78>)
    13ce:	4003      	ands	r3, r0
    13d0:	430b      	orrs	r3, r1
    13d2:	464a      	mov	r2, r9
    13d4:	6193      	str	r3, [r2, #24]
}
    13d6:	bc0c      	pop	{r2, r3}
    13d8:	4690      	mov	r8, r2
    13da:	4699      	mov	r9, r3
    13dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    13de:	46c0      	nop			; (mov r8, r8)
    13e0:	40000800 	.word	0x40000800
    13e4:	fffff8ff 	.word	0xfffff8ff
    13e8:	ffffefff 	.word	0xffffefff

000013ec <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    13ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    13ee:	46de      	mov	lr, fp
    13f0:	4657      	mov	r7, sl
    13f2:	464e      	mov	r6, r9
    13f4:	4645      	mov	r5, r8
    13f6:	b5e0      	push	{r5, r6, r7, lr}
    13f8:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    13fa:	4b26      	ldr	r3, [pc, #152]	; (1494 <system_clock_source_xosc32k_set_config+0xa8>)
    13fc:	469b      	mov	fp, r3
    13fe:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    1400:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    1402:	7800      	ldrb	r0, [r0, #0]
    1404:	4242      	negs	r2, r0
    1406:	4142      	adcs	r2, r0
    1408:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    140a:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    140c:	78ca      	ldrb	r2, [r1, #3]
    140e:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    1410:	790a      	ldrb	r2, [r1, #4]
    1412:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    1414:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    1416:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    1418:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    141a:	688a      	ldr	r2, [r1, #8]
    141c:	491e      	ldr	r1, [pc, #120]	; (1498 <system_clock_source_xosc32k_set_config+0xac>)
    141e:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    1420:	2101      	movs	r1, #1
    1422:	464a      	mov	r2, r9
    1424:	0092      	lsls	r2, r2, #2
    1426:	4691      	mov	r9, r2
    1428:	2204      	movs	r2, #4
    142a:	4393      	bics	r3, r2
    142c:	464a      	mov	r2, r9
    142e:	4313      	orrs	r3, r2
    1430:	4642      	mov	r2, r8
    1432:	400a      	ands	r2, r1
    1434:	00d2      	lsls	r2, r2, #3
    1436:	4690      	mov	r8, r2
    1438:	2208      	movs	r2, #8
    143a:	4393      	bics	r3, r2
    143c:	4642      	mov	r2, r8
    143e:	4313      	orrs	r3, r2
    1440:	4662      	mov	r2, ip
    1442:	400a      	ands	r2, r1
    1444:	0112      	lsls	r2, r2, #4
    1446:	4694      	mov	ip, r2
    1448:	2210      	movs	r2, #16
    144a:	4393      	bics	r3, r2
    144c:	4662      	mov	r2, ip
    144e:	4313      	orrs	r3, r2
    1450:	4008      	ands	r0, r1
    1452:	0140      	lsls	r0, r0, #5
    1454:	2220      	movs	r2, #32
    1456:	4393      	bics	r3, r2
    1458:	4303      	orrs	r3, r0
    145a:	400f      	ands	r7, r1
    145c:	01bf      	lsls	r7, r7, #6
    145e:	2040      	movs	r0, #64	; 0x40
    1460:	4383      	bics	r3, r0
    1462:	433b      	orrs	r3, r7
    1464:	400e      	ands	r6, r1
    1466:	01f6      	lsls	r6, r6, #7
    1468:	3040      	adds	r0, #64	; 0x40
    146a:	4383      	bics	r3, r0
    146c:	4333      	orrs	r3, r6
    146e:	3879      	subs	r0, #121	; 0x79
    1470:	4005      	ands	r5, r0
    1472:	022d      	lsls	r5, r5, #8
    1474:	4809      	ldr	r0, [pc, #36]	; (149c <system_clock_source_xosc32k_set_config+0xb0>)
    1476:	4003      	ands	r3, r0
    1478:	432b      	orrs	r3, r5
    147a:	4021      	ands	r1, r4
    147c:	0309      	lsls	r1, r1, #12
    147e:	4808      	ldr	r0, [pc, #32]	; (14a0 <system_clock_source_xosc32k_set_config+0xb4>)
    1480:	4003      	ands	r3, r0
    1482:	430b      	orrs	r3, r1
    1484:	465a      	mov	r2, fp
    1486:	8293      	strh	r3, [r2, #20]
}
    1488:	bc3c      	pop	{r2, r3, r4, r5}
    148a:	4690      	mov	r8, r2
    148c:	4699      	mov	r9, r3
    148e:	46a2      	mov	sl, r4
    1490:	46ab      	mov	fp, r5
    1492:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1494:	40000800 	.word	0x40000800
    1498:	200000b0 	.word	0x200000b0
    149c:	fffff8ff 	.word	0xfffff8ff
    14a0:	ffffefff 	.word	0xffffefff

000014a4 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    14a4:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    14a6:	7a03      	ldrb	r3, [r0, #8]
    14a8:	069b      	lsls	r3, r3, #26
    14aa:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    14ac:	8942      	ldrh	r2, [r0, #10]
    14ae:	0592      	lsls	r2, r2, #22
    14b0:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    14b2:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    14b4:	4918      	ldr	r1, [pc, #96]	; (1518 <system_clock_source_dfll_set_config+0x74>)
    14b6:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    14b8:	7983      	ldrb	r3, [r0, #6]
    14ba:	79c2      	ldrb	r2, [r0, #7]
    14bc:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    14be:	8842      	ldrh	r2, [r0, #2]
    14c0:	8884      	ldrh	r4, [r0, #4]
    14c2:	4322      	orrs	r2, r4
    14c4:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    14c6:	7842      	ldrb	r2, [r0, #1]
    14c8:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    14ca:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    14cc:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    14ce:	7803      	ldrb	r3, [r0, #0]
    14d0:	2b04      	cmp	r3, #4
    14d2:	d011      	beq.n	14f8 <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    14d4:	2b20      	cmp	r3, #32
    14d6:	d10e      	bne.n	14f6 <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    14d8:	7b03      	ldrb	r3, [r0, #12]
    14da:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    14dc:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    14de:	4313      	orrs	r3, r2
    14e0:	89c2      	ldrh	r2, [r0, #14]
    14e2:	0412      	lsls	r2, r2, #16
    14e4:	490d      	ldr	r1, [pc, #52]	; (151c <system_clock_source_dfll_set_config+0x78>)
    14e6:	400a      	ands	r2, r1
    14e8:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    14ea:	4a0b      	ldr	r2, [pc, #44]	; (1518 <system_clock_source_dfll_set_config+0x74>)
    14ec:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    14ee:	6811      	ldr	r1, [r2, #0]
    14f0:	4b0b      	ldr	r3, [pc, #44]	; (1520 <system_clock_source_dfll_set_config+0x7c>)
    14f2:	430b      	orrs	r3, r1
    14f4:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    14f6:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    14f8:	7b03      	ldrb	r3, [r0, #12]
    14fa:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    14fc:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    14fe:	4313      	orrs	r3, r2
    1500:	89c2      	ldrh	r2, [r0, #14]
    1502:	0412      	lsls	r2, r2, #16
    1504:	4905      	ldr	r1, [pc, #20]	; (151c <system_clock_source_dfll_set_config+0x78>)
    1506:	400a      	ands	r2, r1
    1508:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    150a:	4a03      	ldr	r2, [pc, #12]	; (1518 <system_clock_source_dfll_set_config+0x74>)
    150c:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    150e:	6813      	ldr	r3, [r2, #0]
    1510:	2104      	movs	r1, #4
    1512:	430b      	orrs	r3, r1
    1514:	6013      	str	r3, [r2, #0]
    1516:	e7ee      	b.n	14f6 <system_clock_source_dfll_set_config+0x52>
    1518:	200000b0 	.word	0x200000b0
    151c:	03ff0000 	.word	0x03ff0000
    1520:	00000424 	.word	0x00000424

00001524 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1524:	2808      	cmp	r0, #8
    1526:	d803      	bhi.n	1530 <system_clock_source_enable+0xc>
    1528:	0080      	lsls	r0, r0, #2
    152a:	4b25      	ldr	r3, [pc, #148]	; (15c0 <system_clock_source_enable+0x9c>)
    152c:	581b      	ldr	r3, [r3, r0]
    152e:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1530:	2017      	movs	r0, #23
    1532:	e044      	b.n	15be <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1534:	4a23      	ldr	r2, [pc, #140]	; (15c4 <system_clock_source_enable+0xa0>)
    1536:	6a13      	ldr	r3, [r2, #32]
    1538:	2102      	movs	r1, #2
    153a:	430b      	orrs	r3, r1
    153c:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    153e:	2000      	movs	r0, #0
    1540:	e03d      	b.n	15be <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1542:	4a20      	ldr	r2, [pc, #128]	; (15c4 <system_clock_source_enable+0xa0>)
    1544:	6993      	ldr	r3, [r2, #24]
    1546:	2102      	movs	r1, #2
    1548:	430b      	orrs	r3, r1
    154a:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    154c:	2000      	movs	r0, #0
		break;
    154e:	e036      	b.n	15be <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1550:	4a1c      	ldr	r2, [pc, #112]	; (15c4 <system_clock_source_enable+0xa0>)
    1552:	8a13      	ldrh	r3, [r2, #16]
    1554:	2102      	movs	r1, #2
    1556:	430b      	orrs	r3, r1
    1558:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    155a:	2000      	movs	r0, #0
		break;
    155c:	e02f      	b.n	15be <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    155e:	4a19      	ldr	r2, [pc, #100]	; (15c4 <system_clock_source_enable+0xa0>)
    1560:	8a93      	ldrh	r3, [r2, #20]
    1562:	2102      	movs	r1, #2
    1564:	430b      	orrs	r3, r1
    1566:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    1568:	2000      	movs	r0, #0
		break;
    156a:	e028      	b.n	15be <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    156c:	4916      	ldr	r1, [pc, #88]	; (15c8 <system_clock_source_enable+0xa4>)
    156e:	680b      	ldr	r3, [r1, #0]
    1570:	2202      	movs	r2, #2
    1572:	4313      	orrs	r3, r2
    1574:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    1576:	4b13      	ldr	r3, [pc, #76]	; (15c4 <system_clock_source_enable+0xa0>)
    1578:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    157a:	0019      	movs	r1, r3
    157c:	320e      	adds	r2, #14
    157e:	68cb      	ldr	r3, [r1, #12]
    1580:	421a      	tst	r2, r3
    1582:	d0fc      	beq.n	157e <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1584:	4a10      	ldr	r2, [pc, #64]	; (15c8 <system_clock_source_enable+0xa4>)
    1586:	6891      	ldr	r1, [r2, #8]
    1588:	4b0e      	ldr	r3, [pc, #56]	; (15c4 <system_clock_source_enable+0xa0>)
    158a:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    158c:	6852      	ldr	r2, [r2, #4]
    158e:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    1590:	2200      	movs	r2, #0
    1592:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1594:	0019      	movs	r1, r3
    1596:	3210      	adds	r2, #16
    1598:	68cb      	ldr	r3, [r1, #12]
    159a:	421a      	tst	r2, r3
    159c:	d0fc      	beq.n	1598 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    159e:	4b0a      	ldr	r3, [pc, #40]	; (15c8 <system_clock_source_enable+0xa4>)
    15a0:	681b      	ldr	r3, [r3, #0]
    15a2:	b29b      	uxth	r3, r3
    15a4:	4a07      	ldr	r2, [pc, #28]	; (15c4 <system_clock_source_enable+0xa0>)
    15a6:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    15a8:	2000      	movs	r0, #0
    15aa:	e008      	b.n	15be <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    15ac:	4905      	ldr	r1, [pc, #20]	; (15c4 <system_clock_source_enable+0xa0>)
    15ae:	2244      	movs	r2, #68	; 0x44
    15b0:	5c8b      	ldrb	r3, [r1, r2]
    15b2:	2002      	movs	r0, #2
    15b4:	4303      	orrs	r3, r0
    15b6:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    15b8:	2000      	movs	r0, #0
		break;
    15ba:	e000      	b.n	15be <system_clock_source_enable+0x9a>
		return STATUS_OK;
    15bc:	2000      	movs	r0, #0
}
    15be:	4770      	bx	lr
    15c0:	00005af4 	.word	0x00005af4
    15c4:	40000800 	.word	0x40000800
    15c8:	200000b0 	.word	0x200000b0

000015cc <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    15cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    15ce:	46d6      	mov	lr, sl
    15d0:	464f      	mov	r7, r9
    15d2:	4646      	mov	r6, r8
    15d4:	b5c0      	push	{r6, r7, lr}
    15d6:	b090      	sub	sp, #64	; 0x40
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    15d8:	22c2      	movs	r2, #194	; 0xc2
    15da:	00d2      	lsls	r2, r2, #3
    15dc:	4b63      	ldr	r3, [pc, #396]	; (176c <system_clock_init+0x1a0>)
    15de:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    15e0:	4a63      	ldr	r2, [pc, #396]	; (1770 <system_clock_init+0x1a4>)
    15e2:	6853      	ldr	r3, [r2, #4]
    15e4:	211e      	movs	r1, #30
    15e6:	438b      	bics	r3, r1
    15e8:	391a      	subs	r1, #26
    15ea:	430b      	orrs	r3, r1
    15ec:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_3;
    15ee:	2203      	movs	r2, #3
    15f0:	ab01      	add	r3, sp, #4
    15f2:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    15f4:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    15f6:	4d5f      	ldr	r5, [pc, #380]	; (1774 <system_clock_init+0x1a8>)
    15f8:	b2e0      	uxtb	r0, r4
    15fa:	a901      	add	r1, sp, #4
    15fc:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    15fe:	3401      	adds	r4, #1
    1600:	2c25      	cmp	r4, #37	; 0x25
    1602:	d1f9      	bne.n	15f8 <system_clock_init+0x2c>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    1604:	a80c      	add	r0, sp, #48	; 0x30
    1606:	2300      	movs	r3, #0
    1608:	7003      	strb	r3, [r0, #0]
	config->frequency           = 32768UL;
    160a:	2280      	movs	r2, #128	; 0x80
    160c:	0212      	lsls	r2, r2, #8
    160e:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    1610:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    1612:	2201      	movs	r2, #1
    1614:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    1616:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    1618:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    161a:	2106      	movs	r1, #6
    161c:	7041      	strb	r1, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
    161e:	7082      	strb	r2, [r0, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    1620:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    1622:	4b55      	ldr	r3, [pc, #340]	; (1778 <system_clock_init+0x1ac>)
    1624:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    1626:	2005      	movs	r0, #5
    1628:	4b54      	ldr	r3, [pc, #336]	; (177c <system_clock_init+0x1b0>)
    162a:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    162c:	494f      	ldr	r1, [pc, #316]	; (176c <system_clock_init+0x1a0>)
    162e:	2202      	movs	r2, #2
    1630:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    1632:	421a      	tst	r2, r3
    1634:	d0fc      	beq.n	1630 <system_clock_init+0x64>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    1636:	494d      	ldr	r1, [pc, #308]	; (176c <system_clock_init+0x1a0>)
    1638:	8a8b      	ldrh	r3, [r1, #20]
    163a:	2280      	movs	r2, #128	; 0x80
    163c:	4313      	orrs	r3, r2
    163e:	828b      	strh	r3, [r1, #20]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    1640:	4c4f      	ldr	r4, [pc, #316]	; (1780 <system_clock_init+0x1b4>)
	SYSCTRL->OSC32K.bit.CALIB =
    1642:	6823      	ldr	r3, [r4, #0]
    1644:	04db      	lsls	r3, r3, #19
    1646:	698a      	ldr	r2, [r1, #24]
    1648:	0e5b      	lsrs	r3, r3, #25
    164a:	041b      	lsls	r3, r3, #16
    164c:	484d      	ldr	r0, [pc, #308]	; (1784 <system_clock_init+0x1b8>)
    164e:	4002      	ands	r2, r0
    1650:	4313      	orrs	r3, r2
    1652:	618b      	str	r3, [r1, #24]
	config->enable_1khz_output  = true;
    1654:	a80a      	add	r0, sp, #40	; 0x28
    1656:	2301      	movs	r3, #1
    1658:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    165a:	7083      	strb	r3, [r0, #2]
	config->on_demand           = true;
    165c:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    165e:	2207      	movs	r2, #7
    1660:	7002      	strb	r2, [r0, #0]
	config->write_once          = false;
    1662:	2500      	movs	r5, #0
    1664:	7145      	strb	r5, [r0, #5]

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    1666:	70c3      	strb	r3, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    1668:	4b47      	ldr	r3, [pc, #284]	; (1788 <system_clock_init+0x1bc>)
    166a:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    166c:	2004      	movs	r0, #4
    166e:	4b43      	ldr	r3, [pc, #268]	; (177c <system_clock_init+0x1b0>)
    1670:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    1672:	ab05      	add	r3, sp, #20
    1674:	2200      	movs	r2, #0
    1676:	805d      	strh	r5, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    1678:	809d      	strh	r5, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    167a:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    167c:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    167e:	213f      	movs	r1, #63	; 0x3f
    1680:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    1682:	393b      	subs	r1, #59	; 0x3b
    1684:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    1686:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    1688:	6823      	ldr	r3, [r4, #0]
    168a:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    168c:	2b3f      	cmp	r3, #63	; 0x3f
    168e:	d06a      	beq.n	1766 <system_clock_init+0x19a>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    1690:	a805      	add	r0, sp, #20
    1692:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    1694:	23b7      	movs	r3, #183	; 0xb7
    1696:	00db      	lsls	r3, r3, #3
    1698:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    169a:	2307      	movs	r3, #7
    169c:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    169e:	3338      	adds	r3, #56	; 0x38
    16a0:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    16a2:	4b3a      	ldr	r3, [pc, #232]	; (178c <system_clock_init+0x1c0>)
    16a4:	4798      	blx	r3
	config->run_in_standby  = false;
    16a6:	a804      	add	r0, sp, #16
    16a8:	2500      	movs	r5, #0
    16aa:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    16ac:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    16ae:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    16b0:	4b37      	ldr	r3, [pc, #220]	; (1790 <system_clock_init+0x1c4>)
    16b2:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    16b4:	2006      	movs	r0, #6
    16b6:	4b31      	ldr	r3, [pc, #196]	; (177c <system_clock_init+0x1b0>)
    16b8:	4699      	mov	r9, r3
    16ba:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    16bc:	4b35      	ldr	r3, [pc, #212]	; (1794 <system_clock_init+0x1c8>)
    16be:	4798      	blx	r3
	config->division_factor    = 1;
    16c0:	ac01      	add	r4, sp, #4
    16c2:	2601      	movs	r6, #1
    16c4:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    16c6:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    16c8:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    16ca:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    16cc:	2305      	movs	r3, #5
    16ce:	7023      	strb	r3, [r4, #0]
    16d0:	0021      	movs	r1, r4
    16d2:	2001      	movs	r0, #1
    16d4:	4b30      	ldr	r3, [pc, #192]	; (1798 <system_clock_init+0x1cc>)
    16d6:	4698      	mov	r8, r3
    16d8:	4798      	blx	r3
    16da:	2001      	movs	r0, #1
    16dc:	4f2f      	ldr	r7, [pc, #188]	; (179c <system_clock_init+0x1d0>)
    16de:	47b8      	blx	r7
	config->high_when_disabled = false;
    16e0:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    16e2:	7265      	strb	r5, [r4, #9]
    16e4:	2304      	movs	r3, #4
    16e6:	7023      	strb	r3, [r4, #0]
    16e8:	331c      	adds	r3, #28
    16ea:	469a      	mov	sl, r3
    16ec:	6063      	str	r3, [r4, #4]
    16ee:	7226      	strb	r6, [r4, #8]
    16f0:	0021      	movs	r1, r4
    16f2:	2002      	movs	r0, #2
    16f4:	47c0      	blx	r8
    16f6:	2002      	movs	r0, #2
    16f8:	47b8      	blx	r7
	config->high_when_disabled = false;
    16fa:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    16fc:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    16fe:	7265      	strb	r5, [r4, #9]
    1700:	2303      	movs	r3, #3
    1702:	7023      	strb	r3, [r4, #0]
    1704:	4653      	mov	r3, sl
    1706:	6063      	str	r3, [r4, #4]
    1708:	0021      	movs	r1, r4
    170a:	2004      	movs	r0, #4
    170c:	47c0      	blx	r8
    170e:	2004      	movs	r0, #4
    1710:	47b8      	blx	r7
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    1712:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    1714:	0021      	movs	r1, r4
    1716:	2000      	movs	r0, #0
    1718:	4b16      	ldr	r3, [pc, #88]	; (1774 <system_clock_init+0x1a8>)
    171a:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    171c:	2000      	movs	r0, #0
    171e:	4b20      	ldr	r3, [pc, #128]	; (17a0 <system_clock_init+0x1d4>)
    1720:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    1722:	2007      	movs	r0, #7
    1724:	47c8      	blx	r9
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1726:	4911      	ldr	r1, [pc, #68]	; (176c <system_clock_init+0x1a0>)
    1728:	22d0      	movs	r2, #208	; 0xd0
    172a:	68cb      	ldr	r3, [r1, #12]
    172c:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    172e:	2bd0      	cmp	r3, #208	; 0xd0
    1730:	d1fb      	bne.n	172a <system_clock_init+0x15e>
	PM->CPUSEL.reg = (uint32_t)divider;
    1732:	4a1c      	ldr	r2, [pc, #112]	; (17a4 <system_clock_init+0x1d8>)
    1734:	2300      	movs	r3, #0
    1736:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    1738:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    173a:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    173c:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    173e:	a901      	add	r1, sp, #4
    1740:	2201      	movs	r2, #1
    1742:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    1744:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    1746:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    1748:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    174a:	3307      	adds	r3, #7
    174c:	700b      	strb	r3, [r1, #0]
    174e:	2000      	movs	r0, #0
    1750:	4b11      	ldr	r3, [pc, #68]	; (1798 <system_clock_init+0x1cc>)
    1752:	4798      	blx	r3
    1754:	2000      	movs	r0, #0
    1756:	4b11      	ldr	r3, [pc, #68]	; (179c <system_clock_init+0x1d0>)
    1758:	4798      	blx	r3
#endif
}
    175a:	b010      	add	sp, #64	; 0x40
    175c:	bc1c      	pop	{r2, r3, r4}
    175e:	4690      	mov	r8, r2
    1760:	4699      	mov	r9, r3
    1762:	46a2      	mov	sl, r4
    1764:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    1766:	3b20      	subs	r3, #32
    1768:	e792      	b.n	1690 <system_clock_init+0xc4>
    176a:	46c0      	nop			; (mov r8, r8)
    176c:	40000800 	.word	0x40000800
    1770:	41004000 	.word	0x41004000
    1774:	000019e1 	.word	0x000019e1
    1778:	000013ed 	.word	0x000013ed
    177c:	00001525 	.word	0x00001525
    1780:	00806024 	.word	0x00806024
    1784:	ff80ffff 	.word	0xff80ffff
    1788:	00001371 	.word	0x00001371
    178c:	000014a5 	.word	0x000014a5
    1790:	00001335 	.word	0x00001335
    1794:	000017a9 	.word	0x000017a9
    1798:	000017cd 	.word	0x000017cd
    179c:	00001885 	.word	0x00001885
    17a0:	00001955 	.word	0x00001955
    17a4:	40000400 	.word	0x40000400

000017a8 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    17a8:	4a06      	ldr	r2, [pc, #24]	; (17c4 <system_gclk_init+0x1c>)
    17aa:	6993      	ldr	r3, [r2, #24]
    17ac:	2108      	movs	r1, #8
    17ae:	430b      	orrs	r3, r1
    17b0:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    17b2:	2201      	movs	r2, #1
    17b4:	4b04      	ldr	r3, [pc, #16]	; (17c8 <system_gclk_init+0x20>)
    17b6:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    17b8:	0019      	movs	r1, r3
    17ba:	780b      	ldrb	r3, [r1, #0]
    17bc:	4213      	tst	r3, r2
    17be:	d1fc      	bne.n	17ba <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    17c0:	4770      	bx	lr
    17c2:	46c0      	nop			; (mov r8, r8)
    17c4:	40000400 	.word	0x40000400
    17c8:	40000c00 	.word	0x40000c00

000017cc <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    17cc:	b570      	push	{r4, r5, r6, lr}
    17ce:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    17d0:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    17d2:	780d      	ldrb	r5, [r1, #0]
    17d4:	022d      	lsls	r5, r5, #8
    17d6:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    17d8:	784b      	ldrb	r3, [r1, #1]
    17da:	2b00      	cmp	r3, #0
    17dc:	d002      	beq.n	17e4 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    17de:	2380      	movs	r3, #128	; 0x80
    17e0:	02db      	lsls	r3, r3, #11
    17e2:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    17e4:	7a4b      	ldrb	r3, [r1, #9]
    17e6:	2b00      	cmp	r3, #0
    17e8:	d002      	beq.n	17f0 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    17ea:	2380      	movs	r3, #128	; 0x80
    17ec:	031b      	lsls	r3, r3, #12
    17ee:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    17f0:	6848      	ldr	r0, [r1, #4]
    17f2:	2801      	cmp	r0, #1
    17f4:	d910      	bls.n	1818 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    17f6:	1e43      	subs	r3, r0, #1
    17f8:	4218      	tst	r0, r3
    17fa:	d134      	bne.n	1866 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    17fc:	2802      	cmp	r0, #2
    17fe:	d930      	bls.n	1862 <system_gclk_gen_set_config+0x96>
    1800:	2302      	movs	r3, #2
    1802:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1804:	3201      	adds	r2, #1
						mask <<= 1) {
    1806:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    1808:	4298      	cmp	r0, r3
    180a:	d8fb      	bhi.n	1804 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    180c:	0212      	lsls	r2, r2, #8
    180e:	4332      	orrs	r2, r6
    1810:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1812:	2380      	movs	r3, #128	; 0x80
    1814:	035b      	lsls	r3, r3, #13
    1816:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1818:	7a0b      	ldrb	r3, [r1, #8]
    181a:	2b00      	cmp	r3, #0
    181c:	d002      	beq.n	1824 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    181e:	2380      	movs	r3, #128	; 0x80
    1820:	039b      	lsls	r3, r3, #14
    1822:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1824:	4a13      	ldr	r2, [pc, #76]	; (1874 <system_gclk_gen_set_config+0xa8>)
    1826:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    1828:	b25b      	sxtb	r3, r3
    182a:	2b00      	cmp	r3, #0
    182c:	dbfb      	blt.n	1826 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    182e:	4b12      	ldr	r3, [pc, #72]	; (1878 <system_gclk_gen_set_config+0xac>)
    1830:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1832:	4b12      	ldr	r3, [pc, #72]	; (187c <system_gclk_gen_set_config+0xb0>)
    1834:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1836:	4a0f      	ldr	r2, [pc, #60]	; (1874 <system_gclk_gen_set_config+0xa8>)
    1838:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    183a:	b25b      	sxtb	r3, r3
    183c:	2b00      	cmp	r3, #0
    183e:	dbfb      	blt.n	1838 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1840:	4b0c      	ldr	r3, [pc, #48]	; (1874 <system_gclk_gen_set_config+0xa8>)
    1842:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1844:	001a      	movs	r2, r3
    1846:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    1848:	b25b      	sxtb	r3, r3
    184a:	2b00      	cmp	r3, #0
    184c:	dbfb      	blt.n	1846 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    184e:	4a09      	ldr	r2, [pc, #36]	; (1874 <system_gclk_gen_set_config+0xa8>)
    1850:	6853      	ldr	r3, [r2, #4]
    1852:	2180      	movs	r1, #128	; 0x80
    1854:	0249      	lsls	r1, r1, #9
    1856:	400b      	ands	r3, r1
    1858:	431d      	orrs	r5, r3
    185a:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    185c:	4b08      	ldr	r3, [pc, #32]	; (1880 <system_gclk_gen_set_config+0xb4>)
    185e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1860:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    1862:	2200      	movs	r2, #0
    1864:	e7d2      	b.n	180c <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    1866:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    1868:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    186a:	2380      	movs	r3, #128	; 0x80
    186c:	029b      	lsls	r3, r3, #10
    186e:	431d      	orrs	r5, r3
    1870:	e7d2      	b.n	1818 <system_gclk_gen_set_config+0x4c>
    1872:	46c0      	nop			; (mov r8, r8)
    1874:	40000c00 	.word	0x40000c00
    1878:	00000181 	.word	0x00000181
    187c:	40000c08 	.word	0x40000c08
    1880:	000001c1 	.word	0x000001c1

00001884 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1884:	b510      	push	{r4, lr}
    1886:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1888:	4a0b      	ldr	r2, [pc, #44]	; (18b8 <system_gclk_gen_enable+0x34>)
    188a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    188c:	b25b      	sxtb	r3, r3
    188e:	2b00      	cmp	r3, #0
    1890:	dbfb      	blt.n	188a <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    1892:	4b0a      	ldr	r3, [pc, #40]	; (18bc <system_gclk_gen_enable+0x38>)
    1894:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1896:	4b0a      	ldr	r3, [pc, #40]	; (18c0 <system_gclk_gen_enable+0x3c>)
    1898:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    189a:	4a07      	ldr	r2, [pc, #28]	; (18b8 <system_gclk_gen_enable+0x34>)
    189c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    189e:	b25b      	sxtb	r3, r3
    18a0:	2b00      	cmp	r3, #0
    18a2:	dbfb      	blt.n	189c <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    18a4:	4a04      	ldr	r2, [pc, #16]	; (18b8 <system_gclk_gen_enable+0x34>)
    18a6:	6851      	ldr	r1, [r2, #4]
    18a8:	2380      	movs	r3, #128	; 0x80
    18aa:	025b      	lsls	r3, r3, #9
    18ac:	430b      	orrs	r3, r1
    18ae:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    18b0:	4b04      	ldr	r3, [pc, #16]	; (18c4 <system_gclk_gen_enable+0x40>)
    18b2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    18b4:	bd10      	pop	{r4, pc}
    18b6:	46c0      	nop			; (mov r8, r8)
    18b8:	40000c00 	.word	0x40000c00
    18bc:	00000181 	.word	0x00000181
    18c0:	40000c04 	.word	0x40000c04
    18c4:	000001c1 	.word	0x000001c1

000018c8 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    18c8:	b570      	push	{r4, r5, r6, lr}
    18ca:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    18cc:	4a1a      	ldr	r2, [pc, #104]	; (1938 <system_gclk_gen_get_hz+0x70>)
    18ce:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    18d0:	b25b      	sxtb	r3, r3
    18d2:	2b00      	cmp	r3, #0
    18d4:	dbfb      	blt.n	18ce <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    18d6:	4b19      	ldr	r3, [pc, #100]	; (193c <system_gclk_gen_get_hz+0x74>)
    18d8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    18da:	4b19      	ldr	r3, [pc, #100]	; (1940 <system_gclk_gen_get_hz+0x78>)
    18dc:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    18de:	4a16      	ldr	r2, [pc, #88]	; (1938 <system_gclk_gen_get_hz+0x70>)
    18e0:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    18e2:	b25b      	sxtb	r3, r3
    18e4:	2b00      	cmp	r3, #0
    18e6:	dbfb      	blt.n	18e0 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    18e8:	4e13      	ldr	r6, [pc, #76]	; (1938 <system_gclk_gen_get_hz+0x70>)
    18ea:	6870      	ldr	r0, [r6, #4]
    18ec:	04c0      	lsls	r0, r0, #19
    18ee:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    18f0:	4b14      	ldr	r3, [pc, #80]	; (1944 <system_gclk_gen_get_hz+0x7c>)
    18f2:	4798      	blx	r3
    18f4:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    18f6:	4b12      	ldr	r3, [pc, #72]	; (1940 <system_gclk_gen_get_hz+0x78>)
    18f8:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    18fa:	6876      	ldr	r6, [r6, #4]
    18fc:	02f6      	lsls	r6, r6, #11
    18fe:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1900:	4b11      	ldr	r3, [pc, #68]	; (1948 <system_gclk_gen_get_hz+0x80>)
    1902:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1904:	4a0c      	ldr	r2, [pc, #48]	; (1938 <system_gclk_gen_get_hz+0x70>)
    1906:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1908:	b25b      	sxtb	r3, r3
    190a:	2b00      	cmp	r3, #0
    190c:	dbfb      	blt.n	1906 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    190e:	4b0a      	ldr	r3, [pc, #40]	; (1938 <system_gclk_gen_get_hz+0x70>)
    1910:	689c      	ldr	r4, [r3, #8]
    1912:	0224      	lsls	r4, r4, #8
    1914:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1916:	4b0d      	ldr	r3, [pc, #52]	; (194c <system_gclk_gen_get_hz+0x84>)
    1918:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    191a:	2e00      	cmp	r6, #0
    191c:	d107      	bne.n	192e <system_gclk_gen_get_hz+0x66>
    191e:	2c01      	cmp	r4, #1
    1920:	d907      	bls.n	1932 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1922:	0021      	movs	r1, r4
    1924:	0028      	movs	r0, r5
    1926:	4b0a      	ldr	r3, [pc, #40]	; (1950 <system_gclk_gen_get_hz+0x88>)
    1928:	4798      	blx	r3
    192a:	0005      	movs	r5, r0
    192c:	e001      	b.n	1932 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    192e:	3401      	adds	r4, #1
    1930:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1932:	0028      	movs	r0, r5
    1934:	bd70      	pop	{r4, r5, r6, pc}
    1936:	46c0      	nop			; (mov r8, r8)
    1938:	40000c00 	.word	0x40000c00
    193c:	00000181 	.word	0x00000181
    1940:	40000c04 	.word	0x40000c04
    1944:	000012a5 	.word	0x000012a5
    1948:	40000c08 	.word	0x40000c08
    194c:	000001c1 	.word	0x000001c1
    1950:	000047fd 	.word	0x000047fd

00001954 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1954:	b510      	push	{r4, lr}
    1956:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1958:	4b06      	ldr	r3, [pc, #24]	; (1974 <system_gclk_chan_enable+0x20>)
    195a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    195c:	4b06      	ldr	r3, [pc, #24]	; (1978 <system_gclk_chan_enable+0x24>)
    195e:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1960:	4a06      	ldr	r2, [pc, #24]	; (197c <system_gclk_chan_enable+0x28>)
    1962:	8853      	ldrh	r3, [r2, #2]
    1964:	2180      	movs	r1, #128	; 0x80
    1966:	01c9      	lsls	r1, r1, #7
    1968:	430b      	orrs	r3, r1
    196a:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    196c:	4b04      	ldr	r3, [pc, #16]	; (1980 <system_gclk_chan_enable+0x2c>)
    196e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1970:	bd10      	pop	{r4, pc}
    1972:	46c0      	nop			; (mov r8, r8)
    1974:	00000181 	.word	0x00000181
    1978:	40000c02 	.word	0x40000c02
    197c:	40000c00 	.word	0x40000c00
    1980:	000001c1 	.word	0x000001c1

00001984 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1984:	b510      	push	{r4, lr}
    1986:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1988:	4b0f      	ldr	r3, [pc, #60]	; (19c8 <system_gclk_chan_disable+0x44>)
    198a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    198c:	4b0f      	ldr	r3, [pc, #60]	; (19cc <system_gclk_chan_disable+0x48>)
    198e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1990:	4a0f      	ldr	r2, [pc, #60]	; (19d0 <system_gclk_chan_disable+0x4c>)
    1992:	8853      	ldrh	r3, [r2, #2]
    1994:	051b      	lsls	r3, r3, #20
    1996:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1998:	8853      	ldrh	r3, [r2, #2]
    199a:	490e      	ldr	r1, [pc, #56]	; (19d4 <system_gclk_chan_disable+0x50>)
    199c:	400b      	ands	r3, r1
    199e:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    19a0:	8853      	ldrh	r3, [r2, #2]
    19a2:	490d      	ldr	r1, [pc, #52]	; (19d8 <system_gclk_chan_disable+0x54>)
    19a4:	400b      	ands	r3, r1
    19a6:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    19a8:	0011      	movs	r1, r2
    19aa:	2280      	movs	r2, #128	; 0x80
    19ac:	01d2      	lsls	r2, r2, #7
    19ae:	884b      	ldrh	r3, [r1, #2]
    19b0:	4213      	tst	r3, r2
    19b2:	d1fc      	bne.n	19ae <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    19b4:	4906      	ldr	r1, [pc, #24]	; (19d0 <system_gclk_chan_disable+0x4c>)
    19b6:	884a      	ldrh	r2, [r1, #2]
    19b8:	0203      	lsls	r3, r0, #8
    19ba:	4806      	ldr	r0, [pc, #24]	; (19d4 <system_gclk_chan_disable+0x50>)
    19bc:	4002      	ands	r2, r0
    19be:	4313      	orrs	r3, r2
    19c0:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    19c2:	4b06      	ldr	r3, [pc, #24]	; (19dc <system_gclk_chan_disable+0x58>)
    19c4:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    19c6:	bd10      	pop	{r4, pc}
    19c8:	00000181 	.word	0x00000181
    19cc:	40000c02 	.word	0x40000c02
    19d0:	40000c00 	.word	0x40000c00
    19d4:	fffff0ff 	.word	0xfffff0ff
    19d8:	ffffbfff 	.word	0xffffbfff
    19dc:	000001c1 	.word	0x000001c1

000019e0 <system_gclk_chan_set_config>:
{
    19e0:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    19e2:	780c      	ldrb	r4, [r1, #0]
    19e4:	0224      	lsls	r4, r4, #8
    19e6:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    19e8:	4b02      	ldr	r3, [pc, #8]	; (19f4 <system_gclk_chan_set_config+0x14>)
    19ea:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    19ec:	b2a4      	uxth	r4, r4
    19ee:	4b02      	ldr	r3, [pc, #8]	; (19f8 <system_gclk_chan_set_config+0x18>)
    19f0:	805c      	strh	r4, [r3, #2]
}
    19f2:	bd10      	pop	{r4, pc}
    19f4:	00001985 	.word	0x00001985
    19f8:	40000c00 	.word	0x40000c00

000019fc <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    19fc:	b510      	push	{r4, lr}
    19fe:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1a00:	4b06      	ldr	r3, [pc, #24]	; (1a1c <system_gclk_chan_get_hz+0x20>)
    1a02:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1a04:	4b06      	ldr	r3, [pc, #24]	; (1a20 <system_gclk_chan_get_hz+0x24>)
    1a06:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1a08:	4b06      	ldr	r3, [pc, #24]	; (1a24 <system_gclk_chan_get_hz+0x28>)
    1a0a:	885c      	ldrh	r4, [r3, #2]
    1a0c:	0524      	lsls	r4, r4, #20
    1a0e:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1a10:	4b05      	ldr	r3, [pc, #20]	; (1a28 <system_gclk_chan_get_hz+0x2c>)
    1a12:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1a14:	0020      	movs	r0, r4
    1a16:	4b05      	ldr	r3, [pc, #20]	; (1a2c <system_gclk_chan_get_hz+0x30>)
    1a18:	4798      	blx	r3
}
    1a1a:	bd10      	pop	{r4, pc}
    1a1c:	00000181 	.word	0x00000181
    1a20:	40000c02 	.word	0x40000c02
    1a24:	40000c00 	.word	0x40000c00
    1a28:	000001c1 	.word	0x000001c1
    1a2c:	000018c9 	.word	0x000018c9

00001a30 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1a30:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1a32:	78d3      	ldrb	r3, [r2, #3]
    1a34:	2b00      	cmp	r3, #0
    1a36:	d135      	bne.n	1aa4 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1a38:	7813      	ldrb	r3, [r2, #0]
    1a3a:	2b80      	cmp	r3, #128	; 0x80
    1a3c:	d029      	beq.n	1a92 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1a3e:	061b      	lsls	r3, r3, #24
    1a40:	2480      	movs	r4, #128	; 0x80
    1a42:	0264      	lsls	r4, r4, #9
    1a44:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1a46:	7854      	ldrb	r4, [r2, #1]
    1a48:	2502      	movs	r5, #2
    1a4a:	43ac      	bics	r4, r5
    1a4c:	d106      	bne.n	1a5c <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1a4e:	7894      	ldrb	r4, [r2, #2]
    1a50:	2c00      	cmp	r4, #0
    1a52:	d120      	bne.n	1a96 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    1a54:	2480      	movs	r4, #128	; 0x80
    1a56:	02a4      	lsls	r4, r4, #10
    1a58:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1a5a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1a5c:	7854      	ldrb	r4, [r2, #1]
    1a5e:	3c01      	subs	r4, #1
    1a60:	2c01      	cmp	r4, #1
    1a62:	d91c      	bls.n	1a9e <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1a64:	040d      	lsls	r5, r1, #16
    1a66:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1a68:	24a0      	movs	r4, #160	; 0xa0
    1a6a:	05e4      	lsls	r4, r4, #23
    1a6c:	432c      	orrs	r4, r5
    1a6e:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1a70:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1a72:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1a74:	24d0      	movs	r4, #208	; 0xd0
    1a76:	0624      	lsls	r4, r4, #24
    1a78:	432c      	orrs	r4, r5
    1a7a:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1a7c:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1a7e:	78d4      	ldrb	r4, [r2, #3]
    1a80:	2c00      	cmp	r4, #0
    1a82:	d122      	bne.n	1aca <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1a84:	035b      	lsls	r3, r3, #13
    1a86:	d51c      	bpl.n	1ac2 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1a88:	7893      	ldrb	r3, [r2, #2]
    1a8a:	2b01      	cmp	r3, #1
    1a8c:	d01e      	beq.n	1acc <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    1a8e:	6141      	str	r1, [r0, #20]
    1a90:	e017      	b.n	1ac2 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    1a92:	2300      	movs	r3, #0
    1a94:	e7d7      	b.n	1a46 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1a96:	24c0      	movs	r4, #192	; 0xc0
    1a98:	02e4      	lsls	r4, r4, #11
    1a9a:	4323      	orrs	r3, r4
    1a9c:	e7dd      	b.n	1a5a <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1a9e:	4c0d      	ldr	r4, [pc, #52]	; (1ad4 <_system_pinmux_config+0xa4>)
    1aa0:	4023      	ands	r3, r4
    1aa2:	e7df      	b.n	1a64 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    1aa4:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1aa6:	040c      	lsls	r4, r1, #16
    1aa8:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1aaa:	23a0      	movs	r3, #160	; 0xa0
    1aac:	05db      	lsls	r3, r3, #23
    1aae:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1ab0:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1ab2:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1ab4:	23d0      	movs	r3, #208	; 0xd0
    1ab6:	061b      	lsls	r3, r3, #24
    1ab8:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1aba:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    1abc:	78d3      	ldrb	r3, [r2, #3]
    1abe:	2b00      	cmp	r3, #0
    1ac0:	d103      	bne.n	1aca <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1ac2:	7853      	ldrb	r3, [r2, #1]
    1ac4:	3b01      	subs	r3, #1
    1ac6:	2b01      	cmp	r3, #1
    1ac8:	d902      	bls.n	1ad0 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    1aca:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    1acc:	6181      	str	r1, [r0, #24]
    1ace:	e7f8      	b.n	1ac2 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1ad0:	6081      	str	r1, [r0, #8]
}
    1ad2:	e7fa      	b.n	1aca <_system_pinmux_config+0x9a>
    1ad4:	fffbffff 	.word	0xfffbffff

00001ad8 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1ad8:	b510      	push	{r4, lr}
    1ada:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    1adc:	09c1      	lsrs	r1, r0, #7
		return NULL;
    1ade:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1ae0:	2900      	cmp	r1, #0
    1ae2:	d104      	bne.n	1aee <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1ae4:	0943      	lsrs	r3, r0, #5
    1ae6:	01db      	lsls	r3, r3, #7
    1ae8:	4905      	ldr	r1, [pc, #20]	; (1b00 <system_pinmux_pin_set_config+0x28>)
    1aea:	468c      	mov	ip, r1
    1aec:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1aee:	241f      	movs	r4, #31
    1af0:	4020      	ands	r0, r4
    1af2:	2101      	movs	r1, #1
    1af4:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    1af6:	0018      	movs	r0, r3
    1af8:	4b02      	ldr	r3, [pc, #8]	; (1b04 <system_pinmux_pin_set_config+0x2c>)
    1afa:	4798      	blx	r3
}
    1afc:	bd10      	pop	{r4, pc}
    1afe:	46c0      	nop			; (mov r8, r8)
    1b00:	41004400 	.word	0x41004400
    1b04:	00001a31 	.word	0x00001a31

00001b08 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1b08:	4770      	bx	lr
	...

00001b0c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1b0c:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1b0e:	4b05      	ldr	r3, [pc, #20]	; (1b24 <system_init+0x18>)
    1b10:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1b12:	4b05      	ldr	r3, [pc, #20]	; (1b28 <system_init+0x1c>)
    1b14:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1b16:	4b05      	ldr	r3, [pc, #20]	; (1b2c <system_init+0x20>)
    1b18:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1b1a:	4b05      	ldr	r3, [pc, #20]	; (1b30 <system_init+0x24>)
    1b1c:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1b1e:	4b05      	ldr	r3, [pc, #20]	; (1b34 <system_init+0x28>)
    1b20:	4798      	blx	r3
}
    1b22:	bd10      	pop	{r4, pc}
    1b24:	000015cd 	.word	0x000015cd
    1b28:	000001f1 	.word	0x000001f1
    1b2c:	00001b09 	.word	0x00001b09
    1b30:	0000039d 	.word	0x0000039d
    1b34:	00001b09 	.word	0x00001b09

00001b38 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1b38:	1c93      	adds	r3, r2, #2
    1b3a:	009b      	lsls	r3, r3, #2
    1b3c:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    1b3e:	2a02      	cmp	r2, #2
    1b40:	d009      	beq.n	1b56 <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    1b42:	2a03      	cmp	r2, #3
    1b44:	d00c      	beq.n	1b60 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    1b46:	2301      	movs	r3, #1
    1b48:	4093      	lsls	r3, r2
    1b4a:	001a      	movs	r2, r3
    1b4c:	7e03      	ldrb	r3, [r0, #24]
    1b4e:	4313      	orrs	r3, r2
    1b50:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    1b52:	2000      	movs	r0, #0
    1b54:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    1b56:	7e03      	ldrb	r3, [r0, #24]
    1b58:	2210      	movs	r2, #16
    1b5a:	4313      	orrs	r3, r2
    1b5c:	7603      	strb	r3, [r0, #24]
    1b5e:	e7f8      	b.n	1b52 <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    1b60:	7e03      	ldrb	r3, [r0, #24]
    1b62:	2220      	movs	r2, #32
    1b64:	4313      	orrs	r3, r2
    1b66:	7603      	strb	r3, [r0, #24]
    1b68:	e7f3      	b.n	1b52 <tc_register_callback+0x1a>
	...

00001b6c <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    1b6c:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    1b6e:	0080      	lsls	r0, r0, #2
    1b70:	4b16      	ldr	r3, [pc, #88]	; (1bcc <_tc_interrupt_handler+0x60>)
    1b72:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    1b74:	6823      	ldr	r3, [r4, #0]
    1b76:	7b9d      	ldrb	r5, [r3, #14]
    1b78:	7e22      	ldrb	r2, [r4, #24]
    1b7a:	7e63      	ldrb	r3, [r4, #25]
    1b7c:	4013      	ands	r3, r2
    1b7e:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    1b80:	07eb      	lsls	r3, r5, #31
    1b82:	d406      	bmi.n	1b92 <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    1b84:	07ab      	lsls	r3, r5, #30
    1b86:	d40b      	bmi.n	1ba0 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    1b88:	06eb      	lsls	r3, r5, #27
    1b8a:	d410      	bmi.n	1bae <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    1b8c:	06ab      	lsls	r3, r5, #26
    1b8e:	d415      	bmi.n	1bbc <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    1b90:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    1b92:	0020      	movs	r0, r4
    1b94:	68a3      	ldr	r3, [r4, #8]
    1b96:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    1b98:	2301      	movs	r3, #1
    1b9a:	6822      	ldr	r2, [r4, #0]
    1b9c:	7393      	strb	r3, [r2, #14]
    1b9e:	e7f1      	b.n	1b84 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    1ba0:	0020      	movs	r0, r4
    1ba2:	68e3      	ldr	r3, [r4, #12]
    1ba4:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    1ba6:	2302      	movs	r3, #2
    1ba8:	6822      	ldr	r2, [r4, #0]
    1baa:	7393      	strb	r3, [r2, #14]
    1bac:	e7ec      	b.n	1b88 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    1bae:	0020      	movs	r0, r4
    1bb0:	6923      	ldr	r3, [r4, #16]
    1bb2:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    1bb4:	2310      	movs	r3, #16
    1bb6:	6822      	ldr	r2, [r4, #0]
    1bb8:	7393      	strb	r3, [r2, #14]
    1bba:	e7e7      	b.n	1b8c <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    1bbc:	0020      	movs	r0, r4
    1bbe:	6963      	ldr	r3, [r4, #20]
    1bc0:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    1bc2:	6823      	ldr	r3, [r4, #0]
    1bc4:	2220      	movs	r2, #32
    1bc6:	739a      	strb	r2, [r3, #14]
}
    1bc8:	e7e2      	b.n	1b90 <_tc_interrupt_handler+0x24>
    1bca:	46c0      	nop			; (mov r8, r8)
    1bcc:	200007a4 	.word	0x200007a4

00001bd0 <TC3_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    1bd0:	b510      	push	{r4, lr}
    1bd2:	2000      	movs	r0, #0
    1bd4:	4b01      	ldr	r3, [pc, #4]	; (1bdc <TC3_Handler+0xc>)
    1bd6:	4798      	blx	r3
    1bd8:	bd10      	pop	{r4, pc}
    1bda:	46c0      	nop			; (mov r8, r8)
    1bdc:	00001b6d 	.word	0x00001b6d

00001be0 <TC4_Handler>:
    1be0:	b510      	push	{r4, lr}
    1be2:	2001      	movs	r0, #1
    1be4:	4b01      	ldr	r3, [pc, #4]	; (1bec <TC4_Handler+0xc>)
    1be6:	4798      	blx	r3
    1be8:	bd10      	pop	{r4, pc}
    1bea:	46c0      	nop			; (mov r8, r8)
    1bec:	00001b6d 	.word	0x00001b6d

00001bf0 <TC5_Handler>:
    1bf0:	b510      	push	{r4, lr}
    1bf2:	2002      	movs	r0, #2
    1bf4:	4b01      	ldr	r3, [pc, #4]	; (1bfc <TC5_Handler+0xc>)
    1bf6:	4798      	blx	r3
    1bf8:	bd10      	pop	{r4, pc}
    1bfa:	46c0      	nop			; (mov r8, r8)
    1bfc:	00001b6d 	.word	0x00001b6d

00001c00 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    1c00:	b530      	push	{r4, r5, lr}
    1c02:	b085      	sub	sp, #20
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    1c04:	aa01      	add	r2, sp, #4
    1c06:	4b0b      	ldr	r3, [pc, #44]	; (1c34 <_tc_get_inst_index+0x34>)
    1c08:	cb32      	ldmia	r3!, {r1, r4, r5}
    1c0a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    1c0c:	9b01      	ldr	r3, [sp, #4]
    1c0e:	4298      	cmp	r0, r3
    1c10:	d00d      	beq.n	1c2e <_tc_get_inst_index+0x2e>
    1c12:	9b02      	ldr	r3, [sp, #8]
    1c14:	4298      	cmp	r0, r3
    1c16:	d008      	beq.n	1c2a <_tc_get_inst_index+0x2a>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    1c18:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    1c1a:	9a03      	ldr	r2, [sp, #12]
    1c1c:	4282      	cmp	r2, r0
    1c1e:	d002      	beq.n	1c26 <_tc_get_inst_index+0x26>
}
    1c20:	0018      	movs	r0, r3
    1c22:	b005      	add	sp, #20
    1c24:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    1c26:	3302      	adds	r3, #2
    1c28:	e002      	b.n	1c30 <_tc_get_inst_index+0x30>
    1c2a:	2301      	movs	r3, #1
    1c2c:	e000      	b.n	1c30 <_tc_get_inst_index+0x30>
    1c2e:	2300      	movs	r3, #0
			return i;
    1c30:	b2db      	uxtb	r3, r3
    1c32:	e7f5      	b.n	1c20 <_tc_get_inst_index+0x20>
    1c34:	00005b18 	.word	0x00005b18

00001c38 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    1c38:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c3a:	b087      	sub	sp, #28
    1c3c:	0004      	movs	r4, r0
    1c3e:	000d      	movs	r5, r1
    1c40:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    1c42:	0008      	movs	r0, r1
    1c44:	4b85      	ldr	r3, [pc, #532]	; (1e5c <tc_init+0x224>)
    1c46:	4798      	blx	r3
    1c48:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    1c4a:	ab05      	add	r3, sp, #20
    1c4c:	221b      	movs	r2, #27
    1c4e:	701a      	strb	r2, [r3, #0]
    1c50:	3201      	adds	r2, #1
    1c52:	705a      	strb	r2, [r3, #1]
    1c54:	709a      	strb	r2, [r3, #2]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    1c56:	ab03      	add	r3, sp, #12
    1c58:	2280      	movs	r2, #128	; 0x80
    1c5a:	0112      	lsls	r2, r2, #4
    1c5c:	801a      	strh	r2, [r3, #0]
    1c5e:	2280      	movs	r2, #128	; 0x80
    1c60:	0152      	lsls	r2, r2, #5
    1c62:	805a      	strh	r2, [r3, #2]
    1c64:	2280      	movs	r2, #128	; 0x80
    1c66:	0192      	lsls	r2, r2, #6
    1c68:	809a      	strh	r2, [r3, #4]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    1c6a:	2300      	movs	r3, #0
    1c6c:	60a3      	str	r3, [r4, #8]
    1c6e:	60e3      	str	r3, [r4, #12]
    1c70:	6123      	str	r3, [r4, #16]
    1c72:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    1c74:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    1c76:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    1c78:	0082      	lsls	r2, r0, #2
    1c7a:	4b79      	ldr	r3, [pc, #484]	; (1e60 <tc_init+0x228>)
    1c7c:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    1c7e:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1c80:	78b3      	ldrb	r3, [r6, #2]
    1c82:	2b08      	cmp	r3, #8
    1c84:	d006      	beq.n	1c94 <tc_init+0x5c>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    1c86:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1c88:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    1c8a:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1c8c:	07db      	lsls	r3, r3, #31
    1c8e:	d505      	bpl.n	1c9c <tc_init+0x64>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    1c90:	b007      	add	sp, #28
    1c92:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    1c94:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1c96:	07fa      	lsls	r2, r7, #31
    1c98:	d5fa      	bpl.n	1c90 <tc_init+0x58>
    1c9a:	e7f4      	b.n	1c86 <tc_init+0x4e>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1c9c:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    1c9e:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1ca0:	06db      	lsls	r3, r3, #27
    1ca2:	d4f5      	bmi.n	1c90 <tc_init+0x58>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    1ca4:	882b      	ldrh	r3, [r5, #0]
    1ca6:	079b      	lsls	r3, r3, #30
    1ca8:	d4f2      	bmi.n	1c90 <tc_init+0x58>
	if (config->pwm_channel[0].enabled) {
    1caa:	7c33      	ldrb	r3, [r6, #16]
    1cac:	2b00      	cmp	r3, #0
    1cae:	d179      	bne.n	1da4 <tc_init+0x16c>
	if (config->pwm_channel[1].enabled) {
    1cb0:	7f33      	ldrb	r3, [r6, #28]
    1cb2:	2b00      	cmp	r3, #0
    1cb4:	d000      	beq.n	1cb8 <tc_init+0x80>
    1cb6:	e081      	b.n	1dbc <tc_init+0x184>
			PM->APBCMASK.reg |= mask;
    1cb8:	496a      	ldr	r1, [pc, #424]	; (1e64 <tc_init+0x22c>)
    1cba:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    1cbc:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1cbe:	ab03      	add	r3, sp, #12
    1cc0:	5ad3      	ldrh	r3, [r2, r3]
    1cc2:	4303      	orrs	r3, r0
    1cc4:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    1cc6:	78b3      	ldrb	r3, [r6, #2]
    1cc8:	2b08      	cmp	r3, #8
    1cca:	d100      	bne.n	1cce <tc_init+0x96>
    1ccc:	e086      	b.n	1ddc <tc_init+0x1a4>
	gclk_chan_config.source_generator = config->clock_source;
    1cce:	a901      	add	r1, sp, #4
    1cd0:	7833      	ldrb	r3, [r6, #0]
    1cd2:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    1cd4:	ab05      	add	r3, sp, #20
    1cd6:	5ddf      	ldrb	r7, [r3, r7]
    1cd8:	0038      	movs	r0, r7
    1cda:	4b63      	ldr	r3, [pc, #396]	; (1e68 <tc_init+0x230>)
    1cdc:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    1cde:	0038      	movs	r0, r7
    1ce0:	4b62      	ldr	r3, [pc, #392]	; (1e6c <tc_init+0x234>)
    1ce2:	4798      	blx	r3
	ctrla_tmp =
    1ce4:	8931      	ldrh	r1, [r6, #8]
    1ce6:	88b3      	ldrh	r3, [r6, #4]
    1ce8:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    1cea:	78b1      	ldrb	r1, [r6, #2]
    1cec:	79b2      	ldrb	r2, [r6, #6]
    1cee:	4311      	orrs	r1, r2
	ctrla_tmp =
    1cf0:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    1cf2:	7873      	ldrb	r3, [r6, #1]
    1cf4:	2b00      	cmp	r3, #0
    1cf6:	d002      	beq.n	1cfe <tc_init+0xc6>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    1cf8:	2380      	movs	r3, #128	; 0x80
    1cfa:	011b      	lsls	r3, r3, #4
    1cfc:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1cfe:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1d00:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    1d02:	b25b      	sxtb	r3, r3
    1d04:	2b00      	cmp	r3, #0
    1d06:	dbfb      	blt.n	1d00 <tc_init+0xc8>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    1d08:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    1d0a:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    1d0c:	1e4b      	subs	r3, r1, #1
    1d0e:	4199      	sbcs	r1, r3
    1d10:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    1d12:	7bb3      	ldrb	r3, [r6, #14]
    1d14:	2b00      	cmp	r3, #0
    1d16:	d001      	beq.n	1d1c <tc_init+0xe4>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    1d18:	2301      	movs	r3, #1
    1d1a:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1d1c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1d1e:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    1d20:	b25b      	sxtb	r3, r3
    1d22:	2b00      	cmp	r3, #0
    1d24:	dbfb      	blt.n	1d1e <tc_init+0xe6>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    1d26:	23ff      	movs	r3, #255	; 0xff
    1d28:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    1d2a:	2900      	cmp	r1, #0
    1d2c:	d005      	beq.n	1d3a <tc_init+0x102>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1d2e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1d30:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    1d32:	b25b      	sxtb	r3, r3
    1d34:	2b00      	cmp	r3, #0
    1d36:	dbfb      	blt.n	1d30 <tc_init+0xf8>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    1d38:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    1d3a:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    1d3c:	7af3      	ldrb	r3, [r6, #11]
    1d3e:	2b00      	cmp	r3, #0
    1d40:	d001      	beq.n	1d46 <tc_init+0x10e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1d42:	2310      	movs	r3, #16
    1d44:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    1d46:	7b33      	ldrb	r3, [r6, #12]
    1d48:	2b00      	cmp	r3, #0
    1d4a:	d001      	beq.n	1d50 <tc_init+0x118>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1d4c:	2320      	movs	r3, #32
    1d4e:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1d50:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1d52:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    1d54:	b25b      	sxtb	r3, r3
    1d56:	2b00      	cmp	r3, #0
    1d58:	dbfb      	blt.n	1d52 <tc_init+0x11a>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    1d5a:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1d5c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1d5e:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    1d60:	b25b      	sxtb	r3, r3
    1d62:	2b00      	cmp	r3, #0
    1d64:	dbfb      	blt.n	1d5e <tc_init+0x126>
	switch (module_inst->counter_size) {
    1d66:	7923      	ldrb	r3, [r4, #4]
    1d68:	2b04      	cmp	r3, #4
    1d6a:	d03f      	beq.n	1dec <tc_init+0x1b4>
    1d6c:	2b08      	cmp	r3, #8
    1d6e:	d05e      	beq.n	1e2e <tc_init+0x1f6>
	return STATUS_ERR_INVALID_ARG;
    1d70:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    1d72:	2b00      	cmp	r3, #0
    1d74:	d000      	beq.n	1d78 <tc_init+0x140>
    1d76:	e78b      	b.n	1c90 <tc_init+0x58>
    1d78:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1d7a:	b25b      	sxtb	r3, r3
    1d7c:	2b00      	cmp	r3, #0
    1d7e:	dbfb      	blt.n	1d78 <tc_init+0x140>
				= config->counter_16_bit.value;
    1d80:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    1d82:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1d84:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1d86:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1d88:	b25b      	sxtb	r3, r3
    1d8a:	2b00      	cmp	r3, #0
    1d8c:	dbfb      	blt.n	1d86 <tc_init+0x14e>
					config->counter_16_bit.compare_capture_channel[0];
    1d8e:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    1d90:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1d92:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1d94:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1d96:	b25b      	sxtb	r3, r3
    1d98:	2b00      	cmp	r3, #0
    1d9a:	dbfb      	blt.n	1d94 <tc_init+0x15c>
					config->counter_16_bit.compare_capture_channel[1];
    1d9c:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    1d9e:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    1da0:	2000      	movs	r0, #0
    1da2:	e775      	b.n	1c90 <tc_init+0x58>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1da4:	a902      	add	r1, sp, #8
    1da6:	2301      	movs	r3, #1
    1da8:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1daa:	2200      	movs	r2, #0
    1dac:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    1dae:	7e32      	ldrb	r2, [r6, #24]
    1db0:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1db2:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1db4:	7d30      	ldrb	r0, [r6, #20]
    1db6:	4b2e      	ldr	r3, [pc, #184]	; (1e70 <tc_init+0x238>)
    1db8:	4798      	blx	r3
    1dba:	e779      	b.n	1cb0 <tc_init+0x78>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1dbc:	a902      	add	r1, sp, #8
    1dbe:	2301      	movs	r3, #1
    1dc0:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1dc2:	2200      	movs	r2, #0
    1dc4:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1dc6:	3224      	adds	r2, #36	; 0x24
    1dc8:	18b2      	adds	r2, r6, r2
    1dca:	7812      	ldrb	r2, [r2, #0]
    1dcc:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1dce:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1dd0:	331f      	adds	r3, #31
    1dd2:	18f3      	adds	r3, r6, r3
    1dd4:	7818      	ldrb	r0, [r3, #0]
    1dd6:	4b26      	ldr	r3, [pc, #152]	; (1e70 <tc_init+0x238>)
    1dd8:	4798      	blx	r3
    1dda:	e76d      	b.n	1cb8 <tc_init+0x80>
    1ddc:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    1dde:	1c7a      	adds	r2, r7, #1
    1de0:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1de2:	ab03      	add	r3, sp, #12
    1de4:	5ad3      	ldrh	r3, [r2, r3]
    1de6:	4303      	orrs	r3, r0
    1de8:	620b      	str	r3, [r1, #32]
    1dea:	e770      	b.n	1cce <tc_init+0x96>
    1dec:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1dee:	b25b      	sxtb	r3, r3
    1df0:	2b00      	cmp	r3, #0
    1df2:	dbfb      	blt.n	1dec <tc_init+0x1b4>
					config->counter_8_bit.value;
    1df4:	2328      	movs	r3, #40	; 0x28
    1df6:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    1df8:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1dfa:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1dfc:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1dfe:	b25b      	sxtb	r3, r3
    1e00:	2b00      	cmp	r3, #0
    1e02:	dbfb      	blt.n	1dfc <tc_init+0x1c4>
					config->counter_8_bit.period;
    1e04:	2329      	movs	r3, #41	; 0x29
    1e06:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    1e08:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1e0a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1e0c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1e0e:	b25b      	sxtb	r3, r3
    1e10:	2b00      	cmp	r3, #0
    1e12:	dbfb      	blt.n	1e0c <tc_init+0x1d4>
					config->counter_8_bit.compare_capture_channel[0];
    1e14:	232a      	movs	r3, #42	; 0x2a
    1e16:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    1e18:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1e1a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1e1c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1e1e:	b25b      	sxtb	r3, r3
    1e20:	2b00      	cmp	r3, #0
    1e22:	dbfb      	blt.n	1e1c <tc_init+0x1e4>
					config->counter_8_bit.compare_capture_channel[1];
    1e24:	232b      	movs	r3, #43	; 0x2b
    1e26:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    1e28:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    1e2a:	2000      	movs	r0, #0
    1e2c:	e730      	b.n	1c90 <tc_init+0x58>
    1e2e:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1e30:	b25b      	sxtb	r3, r3
    1e32:	2b00      	cmp	r3, #0
    1e34:	dbfb      	blt.n	1e2e <tc_init+0x1f6>
				= config->counter_32_bit.value;
    1e36:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    1e38:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1e3a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1e3c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1e3e:	b25b      	sxtb	r3, r3
    1e40:	2b00      	cmp	r3, #0
    1e42:	dbfb      	blt.n	1e3c <tc_init+0x204>
			hw->COUNT32.CC[0].reg =
    1e44:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    1e46:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1e48:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1e4a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1e4c:	b25b      	sxtb	r3, r3
    1e4e:	2b00      	cmp	r3, #0
    1e50:	dbfb      	blt.n	1e4a <tc_init+0x212>
					config->counter_32_bit.compare_capture_channel[1];
    1e52:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    1e54:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    1e56:	2000      	movs	r0, #0
    1e58:	e71a      	b.n	1c90 <tc_init+0x58>
    1e5a:	46c0      	nop			; (mov r8, r8)
    1e5c:	00001c01 	.word	0x00001c01
    1e60:	200007a4 	.word	0x200007a4
    1e64:	40000400 	.word	0x40000400
    1e68:	000019e1 	.word	0x000019e1
    1e6c:	00001955 	.word	0x00001955
    1e70:	00001ad9 	.word	0x00001ad9

00001e74 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    1e74:	6802      	ldr	r2, [r0, #0]
    1e76:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    1e78:	b25b      	sxtb	r3, r3
    1e7a:	2b00      	cmp	r3, #0
    1e7c:	dbfb      	blt.n	1e76 <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    1e7e:	7903      	ldrb	r3, [r0, #4]
    1e80:	2b04      	cmp	r3, #4
    1e82:	d005      	beq.n	1e90 <tc_get_count_value+0x1c>
    1e84:	2b08      	cmp	r3, #8
    1e86:	d009      	beq.n	1e9c <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    1e88:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    1e8a:	2b00      	cmp	r3, #0
    1e8c:	d003      	beq.n	1e96 <tc_get_count_value+0x22>
}
    1e8e:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    1e90:	7c10      	ldrb	r0, [r2, #16]
    1e92:	b2c0      	uxtb	r0, r0
    1e94:	e7fb      	b.n	1e8e <tc_get_count_value+0x1a>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    1e96:	8a10      	ldrh	r0, [r2, #16]
    1e98:	b280      	uxth	r0, r0
    1e9a:	e7f8      	b.n	1e8e <tc_get_count_value+0x1a>
			return tc_module->COUNT32.COUNT.reg;
    1e9c:	6910      	ldr	r0, [r2, #16]
    1e9e:	e7f6      	b.n	1e8e <tc_get_count_value+0x1a>

00001ea0 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    1ea0:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    1ea2:	6804      	ldr	r4, [r0, #0]
    1ea4:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    1ea6:	b25b      	sxtb	r3, r3
    1ea8:	2b00      	cmp	r3, #0
    1eaa:	dbfb      	blt.n	1ea4 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    1eac:	7903      	ldrb	r3, [r0, #4]
    1eae:	2b04      	cmp	r3, #4
    1eb0:	d005      	beq.n	1ebe <tc_set_compare_value+0x1e>
    1eb2:	2b08      	cmp	r3, #8
    1eb4:	d014      	beq.n	1ee0 <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1eb6:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    1eb8:	2b00      	cmp	r3, #0
    1eba:	d008      	beq.n	1ece <tc_set_compare_value+0x2e>
}
    1ebc:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    1ebe:	2017      	movs	r0, #23
			if (channel_index <
    1ec0:	2901      	cmp	r1, #1
    1ec2:	d8fb      	bhi.n	1ebc <tc_set_compare_value+0x1c>
						(uint8_t)compare;
    1ec4:	b2d2      	uxtb	r2, r2
				tc_module->COUNT8.CC[channel_index].reg  =
    1ec6:	1861      	adds	r1, r4, r1
    1ec8:	760a      	strb	r2, [r1, #24]
				return STATUS_OK;
    1eca:	2000      	movs	r0, #0
    1ecc:	e7f6      	b.n	1ebc <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    1ece:	2017      	movs	r0, #23
			if (channel_index <
    1ed0:	2901      	cmp	r1, #1
    1ed2:	d8f3      	bhi.n	1ebc <tc_set_compare_value+0x1c>
						(uint16_t)compare;
    1ed4:	b292      	uxth	r2, r2
				tc_module->COUNT16.CC[channel_index].reg =
    1ed6:	310c      	adds	r1, #12
    1ed8:	0049      	lsls	r1, r1, #1
    1eda:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    1edc:	2000      	movs	r0, #0
    1ede:	e7ed      	b.n	1ebc <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    1ee0:	2017      	movs	r0, #23
			if (channel_index <
    1ee2:	2901      	cmp	r1, #1
    1ee4:	d8ea      	bhi.n	1ebc <tc_set_compare_value+0x1c>
				tc_module->COUNT32.CC[channel_index].reg =
    1ee6:	3106      	adds	r1, #6
    1ee8:	0089      	lsls	r1, r1, #2
    1eea:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    1eec:	2000      	movs	r0, #0
    1eee:	e7e5      	b.n	1ebc <tc_set_compare_value+0x1c>

00001ef0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1ef0:	e7fe      	b.n	1ef0 <Dummy_Handler>
	...

00001ef4 <Reset_Handler>:
{
    1ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    1ef6:	4a2a      	ldr	r2, [pc, #168]	; (1fa0 <Reset_Handler+0xac>)
    1ef8:	4b2a      	ldr	r3, [pc, #168]	; (1fa4 <Reset_Handler+0xb0>)
    1efa:	429a      	cmp	r2, r3
    1efc:	d011      	beq.n	1f22 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    1efe:	001a      	movs	r2, r3
    1f00:	4b29      	ldr	r3, [pc, #164]	; (1fa8 <Reset_Handler+0xb4>)
    1f02:	429a      	cmp	r2, r3
    1f04:	d20d      	bcs.n	1f22 <Reset_Handler+0x2e>
    1f06:	4a29      	ldr	r2, [pc, #164]	; (1fac <Reset_Handler+0xb8>)
    1f08:	3303      	adds	r3, #3
    1f0a:	1a9b      	subs	r3, r3, r2
    1f0c:	089b      	lsrs	r3, r3, #2
    1f0e:	3301      	adds	r3, #1
    1f10:	009b      	lsls	r3, r3, #2
    1f12:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    1f14:	4823      	ldr	r0, [pc, #140]	; (1fa4 <Reset_Handler+0xb0>)
    1f16:	4922      	ldr	r1, [pc, #136]	; (1fa0 <Reset_Handler+0xac>)
    1f18:	588c      	ldr	r4, [r1, r2]
    1f1a:	5084      	str	r4, [r0, r2]
    1f1c:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    1f1e:	429a      	cmp	r2, r3
    1f20:	d1fa      	bne.n	1f18 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    1f22:	4a23      	ldr	r2, [pc, #140]	; (1fb0 <Reset_Handler+0xbc>)
    1f24:	4b23      	ldr	r3, [pc, #140]	; (1fb4 <Reset_Handler+0xc0>)
    1f26:	429a      	cmp	r2, r3
    1f28:	d20a      	bcs.n	1f40 <Reset_Handler+0x4c>
    1f2a:	43d3      	mvns	r3, r2
    1f2c:	4921      	ldr	r1, [pc, #132]	; (1fb4 <Reset_Handler+0xc0>)
    1f2e:	185b      	adds	r3, r3, r1
    1f30:	2103      	movs	r1, #3
    1f32:	438b      	bics	r3, r1
    1f34:	3304      	adds	r3, #4
    1f36:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    1f38:	2100      	movs	r1, #0
    1f3a:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    1f3c:	4293      	cmp	r3, r2
    1f3e:	d1fc      	bne.n	1f3a <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1f40:	4a1d      	ldr	r2, [pc, #116]	; (1fb8 <Reset_Handler+0xc4>)
    1f42:	21ff      	movs	r1, #255	; 0xff
    1f44:	4b1d      	ldr	r3, [pc, #116]	; (1fbc <Reset_Handler+0xc8>)
    1f46:	438b      	bics	r3, r1
    1f48:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1f4a:	39fd      	subs	r1, #253	; 0xfd
    1f4c:	2390      	movs	r3, #144	; 0x90
    1f4e:	005b      	lsls	r3, r3, #1
    1f50:	4a1b      	ldr	r2, [pc, #108]	; (1fc0 <Reset_Handler+0xcc>)
    1f52:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1f54:	4a1b      	ldr	r2, [pc, #108]	; (1fc4 <Reset_Handler+0xd0>)
    1f56:	78d3      	ldrb	r3, [r2, #3]
    1f58:	2503      	movs	r5, #3
    1f5a:	43ab      	bics	r3, r5
    1f5c:	2402      	movs	r4, #2
    1f5e:	4323      	orrs	r3, r4
    1f60:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1f62:	78d3      	ldrb	r3, [r2, #3]
    1f64:	270c      	movs	r7, #12
    1f66:	43bb      	bics	r3, r7
    1f68:	2608      	movs	r6, #8
    1f6a:	4333      	orrs	r3, r6
    1f6c:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    1f6e:	4b16      	ldr	r3, [pc, #88]	; (1fc8 <Reset_Handler+0xd4>)
    1f70:	7b98      	ldrb	r0, [r3, #14]
    1f72:	2230      	movs	r2, #48	; 0x30
    1f74:	4390      	bics	r0, r2
    1f76:	2220      	movs	r2, #32
    1f78:	4310      	orrs	r0, r2
    1f7a:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1f7c:	7b99      	ldrb	r1, [r3, #14]
    1f7e:	43b9      	bics	r1, r7
    1f80:	4331      	orrs	r1, r6
    1f82:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1f84:	7b9a      	ldrb	r2, [r3, #14]
    1f86:	43aa      	bics	r2, r5
    1f88:	4322      	orrs	r2, r4
    1f8a:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    1f8c:	4a0f      	ldr	r2, [pc, #60]	; (1fcc <Reset_Handler+0xd8>)
    1f8e:	6853      	ldr	r3, [r2, #4]
    1f90:	2180      	movs	r1, #128	; 0x80
    1f92:	430b      	orrs	r3, r1
    1f94:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    1f96:	4b0e      	ldr	r3, [pc, #56]	; (1fd0 <Reset_Handler+0xdc>)
    1f98:	4798      	blx	r3
        main();
    1f9a:	4b0e      	ldr	r3, [pc, #56]	; (1fd4 <Reset_Handler+0xe0>)
    1f9c:	4798      	blx	r3
    1f9e:	e7fe      	b.n	1f9e <Reset_Handler+0xaa>
    1fa0:	00005c18 	.word	0x00005c18
    1fa4:	20000000 	.word	0x20000000
    1fa8:	20000070 	.word	0x20000070
    1fac:	20000004 	.word	0x20000004
    1fb0:	20000070 	.word	0x20000070
    1fb4:	200014e8 	.word	0x200014e8
    1fb8:	e000ed00 	.word	0xe000ed00
    1fbc:	00000000 	.word	0x00000000
    1fc0:	41007000 	.word	0x41007000
    1fc4:	41005000 	.word	0x41005000
    1fc8:	41004800 	.word	0x41004800
    1fcc:	41004000 	.word	0x41004000
    1fd0:	00004969 	.word	0x00004969
    1fd4:	00004689 	.word	0x00004689

00001fd8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    1fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fda:	46c6      	mov	lr, r8
    1fdc:	b500      	push	{lr}
    1fde:	000c      	movs	r4, r1
    1fe0:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    1fe2:	2800      	cmp	r0, #0
    1fe4:	d10f      	bne.n	2006 <STACK_SIZE+0x6>
		return -1;
	}

	for (; len > 0; --len) {
    1fe6:	2a00      	cmp	r2, #0
    1fe8:	dd11      	ble.n	200e <STACK_SIZE+0xe>
    1fea:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    1fec:	4e09      	ldr	r6, [pc, #36]	; (2014 <STACK_SIZE+0x14>)
    1fee:	4d0a      	ldr	r5, [pc, #40]	; (2018 <STACK_SIZE+0x18>)
    1ff0:	6830      	ldr	r0, [r6, #0]
    1ff2:	0021      	movs	r1, r4
    1ff4:	682b      	ldr	r3, [r5, #0]
    1ff6:	4798      	blx	r3
		ptr++;
    1ff8:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    1ffa:	42bc      	cmp	r4, r7
    1ffc:	d1f8      	bne.n	1ff0 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    1ffe:	4640      	mov	r0, r8
    2000:	bc04      	pop	{r2}
    2002:	4690      	mov	r8, r2
    2004:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    2006:	2301      	movs	r3, #1
    2008:	425b      	negs	r3, r3
    200a:	4698      	mov	r8, r3
    200c:	e7f7      	b.n	1ffe <_read+0x26>
	for (; len > 0; --len) {
    200e:	4680      	mov	r8, r0
    2010:	e7f5      	b.n	1ffe <_read+0x26>
    2012:	46c0      	nop			; (mov r8, r8)
    2014:	200007b8 	.word	0x200007b8
    2018:	200007b0 	.word	0x200007b0

0000201c <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    201c:	b5f0      	push	{r4, r5, r6, r7, lr}
    201e:	46c6      	mov	lr, r8
    2020:	b500      	push	{lr}
    2022:	000e      	movs	r6, r1
    2024:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    2026:	3801      	subs	r0, #1
    2028:	2802      	cmp	r0, #2
    202a:	d810      	bhi.n	204e <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    202c:	2a00      	cmp	r2, #0
    202e:	d011      	beq.n	2054 <_write+0x38>
    2030:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    2032:	4b0c      	ldr	r3, [pc, #48]	; (2064 <_write+0x48>)
    2034:	4698      	mov	r8, r3
    2036:	4f0c      	ldr	r7, [pc, #48]	; (2068 <_write+0x4c>)
    2038:	4643      	mov	r3, r8
    203a:	6818      	ldr	r0, [r3, #0]
    203c:	5d31      	ldrb	r1, [r6, r4]
    203e:	683b      	ldr	r3, [r7, #0]
    2040:	4798      	blx	r3
    2042:	2800      	cmp	r0, #0
    2044:	db08      	blt.n	2058 <_write+0x3c>
			return -1;
		}
		++nChars;
    2046:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    2048:	42a5      	cmp	r5, r4
    204a:	d1f5      	bne.n	2038 <_write+0x1c>
    204c:	e006      	b.n	205c <_write+0x40>
		return -1;
    204e:	2401      	movs	r4, #1
    2050:	4264      	negs	r4, r4
    2052:	e003      	b.n	205c <_write+0x40>
	for (; len != 0; --len) {
    2054:	0014      	movs	r4, r2
    2056:	e001      	b.n	205c <_write+0x40>
			return -1;
    2058:	2401      	movs	r4, #1
    205a:	4264      	negs	r4, r4
	}
	return nChars;
}
    205c:	0020      	movs	r0, r4
    205e:	bc04      	pop	{r2}
    2060:	4690      	mov	r8, r2
    2062:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2064:	200007b8 	.word	0x200007b8
    2068:	200007b4 	.word	0x200007b4

0000206c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    206c:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    206e:	4a06      	ldr	r2, [pc, #24]	; (2088 <_sbrk+0x1c>)
    2070:	6812      	ldr	r2, [r2, #0]
    2072:	2a00      	cmp	r2, #0
    2074:	d004      	beq.n	2080 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    2076:	4a04      	ldr	r2, [pc, #16]	; (2088 <_sbrk+0x1c>)
    2078:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    207a:	18c3      	adds	r3, r0, r3
    207c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    207e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    2080:	4902      	ldr	r1, [pc, #8]	; (208c <_sbrk+0x20>)
    2082:	4a01      	ldr	r2, [pc, #4]	; (2088 <_sbrk+0x1c>)
    2084:	6011      	str	r1, [r2, #0]
    2086:	e7f6      	b.n	2076 <_sbrk+0xa>
    2088:	200000c8 	.word	0x200000c8
    208c:	200034e8 	.word	0x200034e8

00002090 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    2090:	2001      	movs	r0, #1
    2092:	4240      	negs	r0, r0
    2094:	4770      	bx	lr

00002096 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    2096:	2380      	movs	r3, #128	; 0x80
    2098:	019b      	lsls	r3, r3, #6
    209a:	604b      	str	r3, [r1, #4]

	return 0;
}
    209c:	2000      	movs	r0, #0
    209e:	4770      	bx	lr

000020a0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    20a0:	2001      	movs	r0, #1
    20a2:	4770      	bx	lr

000020a4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    20a4:	2000      	movs	r0, #0
    20a6:	4770      	bx	lr

000020a8 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    20a8:	b570      	push	{r4, r5, r6, lr}
    20aa:	b082      	sub	sp, #8
    20ac:	0005      	movs	r5, r0
    20ae:	000e      	movs	r6, r1
	uint16_t temp = 0;
    20b0:	2200      	movs	r2, #0
    20b2:	466b      	mov	r3, sp
    20b4:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    20b6:	4c06      	ldr	r4, [pc, #24]	; (20d0 <usart_serial_getchar+0x28>)
    20b8:	466b      	mov	r3, sp
    20ba:	1d99      	adds	r1, r3, #6
    20bc:	0028      	movs	r0, r5
    20be:	47a0      	blx	r4
    20c0:	2800      	cmp	r0, #0
    20c2:	d1f9      	bne.n	20b8 <usart_serial_getchar+0x10>

	*c = temp;
    20c4:	466b      	mov	r3, sp
    20c6:	3306      	adds	r3, #6
    20c8:	881b      	ldrh	r3, [r3, #0]
    20ca:	7033      	strb	r3, [r6, #0]
}
    20cc:	b002      	add	sp, #8
    20ce:	bd70      	pop	{r4, r5, r6, pc}
    20d0:	000010a1 	.word	0x000010a1

000020d4 <usart_serial_putchar>:
{
    20d4:	b570      	push	{r4, r5, r6, lr}
    20d6:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    20d8:	b28c      	uxth	r4, r1
    20da:	4e03      	ldr	r6, [pc, #12]	; (20e8 <usart_serial_putchar+0x14>)
    20dc:	0021      	movs	r1, r4
    20de:	0028      	movs	r0, r5
    20e0:	47b0      	blx	r6
    20e2:	2800      	cmp	r0, #0
    20e4:	d1fa      	bne.n	20dc <usart_serial_putchar+0x8>
}
    20e6:	bd70      	pop	{r4, r5, r6, pc}
    20e8:	00001075 	.word	0x00001075

000020ec <sio2host_init>:

/* === IMPLEMENTATION ====================================================== */


void sio2host_init(void)
{
    20ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    20ee:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    20f0:	2380      	movs	r3, #128	; 0x80
    20f2:	05db      	lsls	r3, r3, #23
    20f4:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    20f6:	2300      	movs	r3, #0
    20f8:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    20fa:	22ff      	movs	r2, #255	; 0xff
    20fc:	4669      	mov	r1, sp
    20fe:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    2100:	2200      	movs	r2, #0
    2102:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    2104:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    2106:	2196      	movs	r1, #150	; 0x96
    2108:	0189      	lsls	r1, r1, #6
    210a:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    210c:	2401      	movs	r4, #1
    210e:	2124      	movs	r1, #36	; 0x24
    2110:	4668      	mov	r0, sp
    2112:	5444      	strb	r4, [r0, r1]
	config->transmitter_enable = true;
    2114:	3101      	adds	r1, #1
    2116:	5444      	strb	r4, [r0, r1]
	config->clock_polarity_inverted = false;
    2118:	3101      	adds	r1, #1
    211a:	5443      	strb	r3, [r0, r1]
	config->use_external_clock = false;
    211c:	3101      	adds	r1, #1
    211e:	5443      	strb	r3, [r0, r1]
	config->ext_clock_freq   = 0;
    2120:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    2122:	3105      	adds	r1, #5
    2124:	5443      	strb	r3, [r0, r1]
	config->generator_source = GCLK_GENERATOR_0;
    2126:	3101      	adds	r1, #1
    2128:	5443      	strb	r3, [r0, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    212a:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    212c:	8203      	strh	r3, [r0, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    212e:	76c3      	strb	r3, [r0, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    2130:	7602      	strb	r2, [r0, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    2132:	7702      	strb	r2, [r0, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    2134:	7642      	strb	r2, [r0, #25]
	config->receive_pulse_length                    = 19;
    2136:	2313      	movs	r3, #19
    2138:	7683      	strb	r3, [r0, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    213a:	7742      	strb	r2, [r0, #29]
#if SAMD || SAMR21 || SAML21
	struct usart_config host_uart_config;
	/* Configure USART for unit test output */
	usart_get_config_defaults(&host_uart_config);
	host_uart_config.mux_setting = HOST_SERCOM_MUX_SETTING;
    213c:	2380      	movs	r3, #128	; 0x80
    213e:	035b      	lsls	r3, r3, #13
    2140:	9303      	str	r3, [sp, #12]

	host_uart_config.pinmux_pad0 = HOST_SERCOM_PINMUX_PAD0;
    2142:	4b28      	ldr	r3, [pc, #160]	; (21e4 <sio2host_init+0xf8>)
    2144:	930c      	str	r3, [sp, #48]	; 0x30
	host_uart_config.pinmux_pad1 = HOST_SERCOM_PINMUX_PAD1;
    2146:	4b28      	ldr	r3, [pc, #160]	; (21e8 <sio2host_init+0xfc>)
    2148:	930d      	str	r3, [sp, #52]	; 0x34
	host_uart_config.pinmux_pad2 = HOST_SERCOM_PINMUX_PAD2;
    214a:	2301      	movs	r3, #1
    214c:	425b      	negs	r3, r3
    214e:	930e      	str	r3, [sp, #56]	; 0x38
	host_uart_config.pinmux_pad3 = HOST_SERCOM_PINMUX_PAD3;
    2150:	930f      	str	r3, [sp, #60]	; 0x3c
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    2152:	4d26      	ldr	r5, [pc, #152]	; (21ec <sio2host_init+0x100>)
    2154:	4b26      	ldr	r3, [pc, #152]	; (21f0 <sio2host_init+0x104>)
    2156:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    2158:	4a26      	ldr	r2, [pc, #152]	; (21f4 <sio2host_init+0x108>)
    215a:	4b27      	ldr	r3, [pc, #156]	; (21f8 <sio2host_init+0x10c>)
    215c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    215e:	4a27      	ldr	r2, [pc, #156]	; (21fc <sio2host_init+0x110>)
    2160:	4b27      	ldr	r3, [pc, #156]	; (2200 <sio2host_init+0x114>)
    2162:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    2164:	466a      	mov	r2, sp
    2166:	4927      	ldr	r1, [pc, #156]	; (2204 <sio2host_init+0x118>)
    2168:	0028      	movs	r0, r5
    216a:	4b27      	ldr	r3, [pc, #156]	; (2208 <sio2host_init+0x11c>)
    216c:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    216e:	4f27      	ldr	r7, [pc, #156]	; (220c <sio2host_init+0x120>)
    2170:	683b      	ldr	r3, [r7, #0]
    2172:	6898      	ldr	r0, [r3, #8]
    2174:	2100      	movs	r1, #0
    2176:	4e26      	ldr	r6, [pc, #152]	; (2210 <sio2host_init+0x124>)
    2178:	47b0      	blx	r6
	setbuf(stdin, NULL);
    217a:	683b      	ldr	r3, [r7, #0]
    217c:	6858      	ldr	r0, [r3, #4]
    217e:	2100      	movs	r1, #0
    2180:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2182:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    2184:	0030      	movs	r0, r6
    2186:	4b23      	ldr	r3, [pc, #140]	; (2214 <sio2host_init+0x128>)
    2188:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    218a:	231f      	movs	r3, #31
    218c:	4018      	ands	r0, r3
    218e:	4084      	lsls	r4, r0
    2190:	4b21      	ldr	r3, [pc, #132]	; (2218 <sio2host_init+0x12c>)
    2192:	601c      	str	r4, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    2194:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    2196:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2198:	2b00      	cmp	r3, #0
    219a:	d1fc      	bne.n	2196 <sio2host_init+0xaa>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    219c:	6833      	ldr	r3, [r6, #0]
    219e:	2202      	movs	r2, #2
    21a0:	4313      	orrs	r3, r2
    21a2:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    21a4:	4b11      	ldr	r3, [pc, #68]	; (21ec <sio2host_init+0x100>)
    21a6:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    21a8:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    21aa:	2a00      	cmp	r2, #0
    21ac:	d1fc      	bne.n	21a8 <sio2host_init+0xbc>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    21ae:	6859      	ldr	r1, [r3, #4]
    21b0:	2280      	movs	r2, #128	; 0x80
    21b2:	0252      	lsls	r2, r2, #9
    21b4:	430a      	orrs	r2, r1
    21b6:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    21b8:	2101      	movs	r1, #1
    21ba:	4a0c      	ldr	r2, [pc, #48]	; (21ec <sio2host_init+0x100>)
    21bc:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    21be:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    21c0:	2a00      	cmp	r2, #0
    21c2:	d1fc      	bne.n	21be <sio2host_init+0xd2>
	return (usart_hw->SYNCBUSY.reg);
    21c4:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    21c6:	2a00      	cmp	r2, #0
    21c8:	d1fc      	bne.n	21c4 <sio2host_init+0xd8>
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    21ca:	6859      	ldr	r1, [r3, #4]
    21cc:	2280      	movs	r2, #128	; 0x80
    21ce:	0292      	lsls	r2, r2, #10
    21d0:	430a      	orrs	r2, r1
    21d2:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    21d4:	2101      	movs	r1, #1
    21d6:	4a05      	ldr	r2, [pc, #20]	; (21ec <sio2host_init+0x100>)
    21d8:	7191      	strb	r1, [r2, #6]
	return (usart_hw->SYNCBUSY.reg);
    21da:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    21dc:	2a00      	cmp	r2, #0
    21de:	d1fc      	bne.n	21da <sio2host_init+0xee>
	usart_enable_transceiver(&host_uart_module, USART_TRANSCEIVER_RX);
#else
	stdio_serial_init(USART_HOST, &usart_serial_options);
#endif
	//USART_HOST_RX_ISR_ENABLE();
}
    21e0:	b011      	add	sp, #68	; 0x44
    21e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21e4:	00040003 	.word	0x00040003
    21e8:	00050003 	.word	0x00050003
    21ec:	200000cc 	.word	0x200000cc
    21f0:	200007b8 	.word	0x200007b8
    21f4:	000020d5 	.word	0x000020d5
    21f8:	200007b4 	.word	0x200007b4
    21fc:	000020a9 	.word	0x000020a9
    2200:	200007b0 	.word	0x200007b0
    2204:	42000800 	.word	0x42000800
    2208:	00000d35 	.word	0x00000d35
    220c:	2000000c 	.word	0x2000000c
    2210:	00004aa9 	.word	0x00004aa9
    2214:	000008ed 	.word	0x000008ed
    2218:	e000e100 	.word	0xe000e100

0000221c <NWK_Init>:

/*************************************************************************//**
*  @brief Initializes all network layer modules
*****************************************************************************/
void NWK_Init(void)
{
    221c:	b510      	push	{r4, lr}
	nwkIb.nwkSeqNum = 0;
    221e:	4a0d      	ldr	r2, [pc, #52]	; (2254 <NWK_Init+0x38>)
    2220:	2300      	movs	r3, #0
    2222:	7113      	strb	r3, [r2, #4]
	nwkIb.macSeqNum = 0;
    2224:	7153      	strb	r3, [r2, #5]
	nwkIb.addr = 0;
    2226:	8013      	strh	r3, [r2, #0]
	nwkIb.lock = 0;
    2228:	2158      	movs	r1, #88	; 0x58
    222a:	5253      	strh	r3, [r2, r1]
    222c:	0013      	movs	r3, r2
    222e:	3240      	adds	r2, #64	; 0x40

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
		nwkIb.endpoint[i] = NULL;
    2230:	2100      	movs	r1, #0
    2232:	6099      	str	r1, [r3, #8]
    2234:	3304      	adds	r3, #4
	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    2236:	4293      	cmp	r3, r2
    2238:	d1fb      	bne.n	2232 <NWK_Init+0x16>
	}

	nwkTxInit();
    223a:	4b07      	ldr	r3, [pc, #28]	; (2258 <NWK_Init+0x3c>)
    223c:	4798      	blx	r3
	nwkRxInit();
    223e:	4b07      	ldr	r3, [pc, #28]	; (225c <NWK_Init+0x40>)
    2240:	4798      	blx	r3
	nwkFrameInit();
    2242:	4b07      	ldr	r3, [pc, #28]	; (2260 <NWK_Init+0x44>)
    2244:	4798      	blx	r3
	nwkDataReqInit();
    2246:	4b07      	ldr	r3, [pc, #28]	; (2264 <NWK_Init+0x48>)
    2248:	4798      	blx	r3

#ifdef NWK_ENABLE_ROUTING
	nwkRouteInit();
    224a:	4b07      	ldr	r3, [pc, #28]	; (2268 <NWK_Init+0x4c>)
    224c:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_SECURITY
	nwkSecurityInit();
    224e:	4b07      	ldr	r3, [pc, #28]	; (226c <NWK_Init+0x50>)
    2250:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	nwkRouteDiscoveryInit();
#endif
}
    2252:	bd10      	pop	{r4, pc}
    2254:	200007bc 	.word	0x200007bc
    2258:	000030dd 	.word	0x000030dd
    225c:	00002935 	.word	0x00002935
    2260:	0000244d 	.word	0x0000244d
    2264:	00002309 	.word	0x00002309
    2268:	00002545 	.word	0x00002545
    226c:	00002dbd 	.word	0x00002dbd

00002270 <NWK_SetAddr>:
/*************************************************************************//**
*  @brief Sets network address of the node
*  @param[in] addr Adddress to set
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
    2270:	b510      	push	{r4, lr}
	nwkIb.addr = addr;
    2272:	4b02      	ldr	r3, [pc, #8]	; (227c <NWK_SetAddr+0xc>)
    2274:	8018      	strh	r0, [r3, #0]
	PHY_SetShortAddr(addr);
    2276:	4b02      	ldr	r3, [pc, #8]	; (2280 <NWK_SetAddr+0x10>)
    2278:	4798      	blx	r3
}
    227a:	bd10      	pop	{r4, pc}
    227c:	200007bc 	.word	0x200007bc
    2280:	000034fd 	.word	0x000034fd

00002284 <NWK_SetPanId>:
/*************************************************************************//**
*  @brief Sets network identifier (PAN) of the node
*  @param[in] panId PAN ID to set
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
    2284:	b510      	push	{r4, lr}
	nwkIb.panId = panId;
    2286:	4b02      	ldr	r3, [pc, #8]	; (2290 <NWK_SetPanId+0xc>)
    2288:	8058      	strh	r0, [r3, #2]
	PHY_SetPanId(panId);
    228a:	4b02      	ldr	r3, [pc, #8]	; (2294 <NWK_SetPanId+0x10>)
    228c:	4798      	blx	r3
}
    228e:	bd10      	pop	{r4, pc}
    2290:	200007bc 	.word	0x200007bc
    2294:	000034dd 	.word	0x000034dd

00002298 <NWK_OpenEndpoint>:
*  @param[in] id Endpoint index (1-15)
*  @param[in] handler Pointer to the callback function
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
	nwkIb.endpoint[id] = handler;
    2298:	3002      	adds	r0, #2
    229a:	0080      	lsls	r0, r0, #2
    229c:	4b01      	ldr	r3, [pc, #4]	; (22a4 <NWK_OpenEndpoint+0xc>)
    229e:	50c1      	str	r1, [r0, r3]
}
    22a0:	4770      	bx	lr
    22a2:	46c0      	nop			; (mov r8, r8)
    22a4:	200007bc 	.word	0x200007bc

000022a8 <NWK_TaskHandler>:

/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
    22a8:	b510      	push	{r4, lr}
	nwkRxTaskHandler();
    22aa:	4b04      	ldr	r3, [pc, #16]	; (22bc <NWK_TaskHandler+0x14>)
    22ac:	4798      	blx	r3
	nwkTxTaskHandler();
    22ae:	4b04      	ldr	r3, [pc, #16]	; (22c0 <NWK_TaskHandler+0x18>)
    22b0:	4798      	blx	r3
	nwkDataReqTaskHandler();
    22b2:	4b04      	ldr	r3, [pc, #16]	; (22c4 <NWK_TaskHandler+0x1c>)
    22b4:	4798      	blx	r3
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
    22b6:	4b04      	ldr	r3, [pc, #16]	; (22c8 <NWK_TaskHandler+0x20>)
    22b8:	4798      	blx	r3
#endif
}
    22ba:	bd10      	pop	{r4, pc}
    22bc:	000029d5 	.word	0x000029d5
    22c0:	000032d9 	.word	0x000032d9
    22c4:	00002315 	.word	0x00002315
    22c8:	00002e9d 	.word	0x00002e9d

000022cc <nwkDataReqTxConf>:
/*************************************************************************//**
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
    22cc:	b510      	push	{r4, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    22ce:	4b0c      	ldr	r3, [pc, #48]	; (2300 <nwkDataReqTxConf+0x34>)
    22d0:	681b      	ldr	r3, [r3, #0]
    22d2:	2b00      	cmp	r3, #0
    22d4:	d010      	beq.n	22f8 <nwkDataReqTxConf+0x2c>
		if (req->frame == frame) {
    22d6:	685a      	ldr	r2, [r3, #4]
    22d8:	4290      	cmp	r0, r2
    22da:	d005      	beq.n	22e8 <nwkDataReqTxConf+0x1c>
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    22dc:	681b      	ldr	r3, [r3, #0]
    22de:	2b00      	cmp	r3, #0
    22e0:	d00a      	beq.n	22f8 <nwkDataReqTxConf+0x2c>
		if (req->frame == frame) {
    22e2:	685a      	ldr	r2, [r3, #4]
    22e4:	4282      	cmp	r2, r0
    22e6:	d1f9      	bne.n	22dc <nwkDataReqTxConf+0x10>
			req->status = frame->tx.status;
    22e8:	2285      	movs	r2, #133	; 0x85
    22ea:	5c82      	ldrb	r2, [r0, r2]
    22ec:	771a      	strb	r2, [r3, #28]
			req->control = frame->tx.control;
    22ee:	2288      	movs	r2, #136	; 0x88
    22f0:	5c82      	ldrb	r2, [r0, r2]
    22f2:	775a      	strb	r2, [r3, #29]
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    22f4:	2202      	movs	r2, #2
    22f6:	721a      	strb	r2, [r3, #8]
			break;
		}
	}

	nwkFrameFree(frame);
    22f8:	4b02      	ldr	r3, [pc, #8]	; (2304 <nwkDataReqTxConf+0x38>)
    22fa:	4798      	blx	r3
}
    22fc:	bd10      	pop	{r4, pc}
    22fe:	46c0      	nop			; (mov r8, r8)
    2300:	20000100 	.word	0x20000100
    2304:	000024d5 	.word	0x000024d5

00002308 <nwkDataReqInit>:
	nwkDataReqQueue = NULL;
    2308:	2200      	movs	r2, #0
    230a:	4b01      	ldr	r3, [pc, #4]	; (2310 <nwkDataReqInit+0x8>)
    230c:	601a      	str	r2, [r3, #0]
}
    230e:	4770      	bx	lr
    2310:	20000100 	.word	0x20000100

00002314 <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    2314:	b570      	push	{r4, r5, r6, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2316:	4b47      	ldr	r3, [pc, #284]	; (2434 <nwkDataReqTaskHandler+0x120>)
    2318:	681a      	ldr	r2, [r3, #0]
    231a:	2a00      	cmp	r2, #0
    231c:	d100      	bne.n	2320 <nwkDataReqTaskHandler+0xc>
    231e:	e088      	b.n	2432 <nwkDataReqTaskHandler+0x11e>
    2320:	0014      	movs	r4, r2
		switch (req->state) {
    2322:	7a23      	ldrb	r3, [r4, #8]
    2324:	2b00      	cmp	r3, #0
    2326:	d005      	beq.n	2334 <nwkDataReqTaskHandler+0x20>
    2328:	2b02      	cmp	r3, #2
    232a:	d06e      	beq.n	240a <nwkDataReqTaskHandler+0xf6>
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    232c:	6824      	ldr	r4, [r4, #0]
    232e:	2c00      	cmp	r4, #0
    2330:	d1f7      	bne.n	2322 <nwkDataReqTaskHandler+0xe>
    2332:	e07e      	b.n	2432 <nwkDataReqTaskHandler+0x11e>
	if (NULL == (frame = nwkFrameAlloc())) {
    2334:	4b40      	ldr	r3, [pc, #256]	; (2438 <nwkDataReqTaskHandler+0x124>)
    2336:	4798      	blx	r3
    2338:	1e05      	subs	r5, r0, #0
    233a:	d062      	beq.n	2402 <nwkDataReqTaskHandler+0xee>
	req->frame = frame;
    233c:	6060      	str	r0, [r4, #4]
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    233e:	2001      	movs	r0, #1
    2340:	7220      	strb	r0, [r4, #8]
	frame->tx.confirm = nwkDataReqTxConf;
    2342:	4b3e      	ldr	r3, [pc, #248]	; (243c <nwkDataReqTaskHandler+0x128>)
    2344:	2289      	movs	r2, #137	; 0x89
    2346:	54ab      	strb	r3, [r5, r2]
    2348:	0a19      	lsrs	r1, r3, #8
    234a:	002a      	movs	r2, r5
    234c:	3289      	adds	r2, #137	; 0x89
    234e:	7051      	strb	r1, [r2, #1]
    2350:	0c19      	lsrs	r1, r3, #16
    2352:	7091      	strb	r1, [r2, #2]
    2354:	0e1b      	lsrs	r3, r3, #24
    2356:	70d3      	strb	r3, [r2, #3]
			: 0;
    2358:	7ba2      	ldrb	r2, [r4, #14]
    235a:	0892      	lsrs	r2, r2, #2
    235c:	2301      	movs	r3, #1
    235e:	401a      	ands	r2, r3
	frame->tx.control = req->options &
    2360:	2188      	movs	r1, #136	; 0x88
    2362:	546a      	strb	r2, [r5, r1]
			NWK_OPT_ACK_REQUEST ? 1 : 0;
    2364:	7ba1      	ldrb	r1, [r4, #14]
	frame->header.nwkFcf.ackRequest = req->options &
    2366:	4019      	ands	r1, r3
    2368:	7aea      	ldrb	r2, [r5, #11]
    236a:	4382      	bics	r2, r0
    236c:	430a      	orrs	r2, r1
    236e:	72ea      	strb	r2, [r5, #11]
			NWK_OPT_LINK_LOCAL ? 1 : 0;
    2370:	7ba2      	ldrb	r2, [r4, #14]
    2372:	08d2      	lsrs	r2, r2, #3
	frame->header.nwkFcf.linkLocal = req->options &
    2374:	401a      	ands	r2, r3
    2376:	0092      	lsls	r2, r2, #2
    2378:	7ae9      	ldrb	r1, [r5, #11]
    237a:	3003      	adds	r0, #3
    237c:	4381      	bics	r1, r0
    237e:	430a      	orrs	r2, r1
    2380:	72ea      	strb	r2, [r5, #11]
			NWK_OPT_ENABLE_SECURITY ? 1 : 0;
    2382:	7ba2      	ldrb	r2, [r4, #14]
    2384:	0852      	lsrs	r2, r2, #1
	frame->header.nwkFcf.security = req->options &
    2386:	4013      	ands	r3, r2
    2388:	005b      	lsls	r3, r3, #1
    238a:	7aea      	ldrb	r2, [r5, #11]
    238c:	2102      	movs	r1, #2
    238e:	438a      	bics	r2, r1
    2390:	4313      	orrs	r3, r2
    2392:	72eb      	strb	r3, [r5, #11]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    2394:	4a2a      	ldr	r2, [pc, #168]	; (2440 <nwkDataReqTaskHandler+0x12c>)
    2396:	7913      	ldrb	r3, [r2, #4]
    2398:	3301      	adds	r3, #1
    239a:	b2db      	uxtb	r3, r3
    239c:	7113      	strb	r3, [r2, #4]
    239e:	732b      	strb	r3, [r5, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    23a0:	7813      	ldrb	r3, [r2, #0]
    23a2:	736b      	strb	r3, [r5, #13]
    23a4:	7853      	ldrb	r3, [r2, #1]
    23a6:	73ab      	strb	r3, [r5, #14]
	frame->header.nwkDstAddr = req->dstAddr;
    23a8:	8963      	ldrh	r3, [r4, #10]
    23aa:	7aa2      	ldrb	r2, [r4, #10]
    23ac:	73ea      	strb	r2, [r5, #15]
    23ae:	0a1b      	lsrs	r3, r3, #8
    23b0:	742b      	strb	r3, [r5, #16]
	frame->header.nwkSrcEndpoint = req->srcEndpoint;
    23b2:	7b61      	ldrb	r1, [r4, #13]
    23b4:	230f      	movs	r3, #15
    23b6:	4019      	ands	r1, r3
    23b8:	7c6a      	ldrb	r2, [r5, #17]
    23ba:	300b      	adds	r0, #11
    23bc:	4382      	bics	r2, r0
    23be:	430a      	orrs	r2, r1
    23c0:	746a      	strb	r2, [r5, #17]
	frame->header.nwkDstEndpoint = req->dstEndpoint;
    23c2:	7b22      	ldrb	r2, [r4, #12]
    23c4:	0112      	lsls	r2, r2, #4
    23c6:	7c69      	ldrb	r1, [r5, #17]
    23c8:	400b      	ands	r3, r1
    23ca:	4313      	orrs	r3, r2
    23cc:	746b      	strb	r3, [r5, #17]
	memcpy(frame->payload, req->data, req->size);
    23ce:	2381      	movs	r3, #129	; 0x81
    23d0:	5ce8      	ldrb	r0, [r5, r3]
    23d2:	3301      	adds	r3, #1
    23d4:	5ceb      	ldrb	r3, [r5, r3]
    23d6:	021b      	lsls	r3, r3, #8
    23d8:	4303      	orrs	r3, r0
    23da:	2283      	movs	r2, #131	; 0x83
    23dc:	5ca8      	ldrb	r0, [r5, r2]
    23de:	0400      	lsls	r0, r0, #16
    23e0:	4303      	orrs	r3, r0
    23e2:	3201      	adds	r2, #1
    23e4:	5ca8      	ldrb	r0, [r5, r2]
    23e6:	0600      	lsls	r0, r0, #24
    23e8:	4318      	orrs	r0, r3
    23ea:	7d22      	ldrb	r2, [r4, #20]
    23ec:	6921      	ldr	r1, [r4, #16]
    23ee:	4b15      	ldr	r3, [pc, #84]	; (2444 <nwkDataReqTaskHandler+0x130>)
    23f0:	4798      	blx	r3
	frame->size += req->size;
    23f2:	786b      	ldrb	r3, [r5, #1]
    23f4:	7d22      	ldrb	r2, [r4, #20]
    23f6:	189b      	adds	r3, r3, r2
    23f8:	706b      	strb	r3, [r5, #1]
	nwkTxFrame(frame);
    23fa:	0028      	movs	r0, r5
    23fc:	4b12      	ldr	r3, [pc, #72]	; (2448 <nwkDataReqTaskHandler+0x134>)
    23fe:	4798      	blx	r3
    2400:	e017      	b.n	2432 <nwkDataReqTaskHandler+0x11e>
		req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2402:	2302      	movs	r3, #2
    2404:	7223      	strb	r3, [r4, #8]
		req->status = NWK_OUT_OF_MEMORY_STATUS;
    2406:	7723      	strb	r3, [r4, #28]
    2408:	e013      	b.n	2432 <nwkDataReqTaskHandler+0x11e>
	if (nwkDataReqQueue == req) {
    240a:	42a2      	cmp	r2, r4
    240c:	d104      	bne.n	2418 <nwkDataReqTaskHandler+0x104>
		nwkDataReqQueue = nwkDataReqQueue->next;
    240e:	4b09      	ldr	r3, [pc, #36]	; (2434 <nwkDataReqTaskHandler+0x120>)
    2410:	6822      	ldr	r2, [r4, #0]
    2412:	601a      	str	r2, [r3, #0]
    2414:	e005      	b.n	2422 <nwkDataReqTaskHandler+0x10e>
			prev = prev->next;
    2416:	001a      	movs	r2, r3
		while (prev->next != req) {
    2418:	6813      	ldr	r3, [r2, #0]
    241a:	429c      	cmp	r4, r3
    241c:	d1fb      	bne.n	2416 <nwkDataReqTaskHandler+0x102>
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    241e:	6823      	ldr	r3, [r4, #0]
    2420:	6013      	str	r3, [r2, #0]
	nwkIb.lock--;
    2422:	4907      	ldr	r1, [pc, #28]	; (2440 <nwkDataReqTaskHandler+0x12c>)
    2424:	2258      	movs	r2, #88	; 0x58
    2426:	5a8b      	ldrh	r3, [r1, r2]
    2428:	3b01      	subs	r3, #1
    242a:	528b      	strh	r3, [r1, r2]
	req->confirm(req);
    242c:	69a3      	ldr	r3, [r4, #24]
    242e:	0020      	movs	r0, r4
    2430:	4798      	blx	r3

		default:
			break;
		}
	}
}
    2432:	bd70      	pop	{r4, r5, r6, pc}
    2434:	20000100 	.word	0x20000100
    2438:	00002461 	.word	0x00002461
    243c:	000022cd 	.word	0x000022cd
    2440:	200007bc 	.word	0x200007bc
    2444:	000049b1 	.word	0x000049b1
    2448:	00003111 	.word	0x00003111

0000244c <nwkFrameInit>:
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    244c:	4b03      	ldr	r3, [pc, #12]	; (245c <nwkFrameInit+0x10>)
    244e:	2200      	movs	r2, #0
    2450:	701a      	strb	r2, [r3, #0]
    2452:	218d      	movs	r1, #141	; 0x8d
    2454:	545a      	strb	r2, [r3, r1]
    2456:	318d      	adds	r1, #141	; 0x8d
    2458:	545a      	strb	r2, [r3, r1]
	}
}
    245a:	4770      	bx	lr
    245c:	20000104 	.word	0x20000104

00002460 <nwkFrameAlloc>:
/*************************************************************************//**
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
    2460:	b570      	push	{r4, r5, r6, lr}
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    2462:	4b19      	ldr	r3, [pc, #100]	; (24c8 <nwkFrameAlloc+0x68>)
    2464:	781b      	ldrb	r3, [r3, #0]
    2466:	2b00      	cmp	r3, #0
    2468:	d010      	beq.n	248c <nwkFrameAlloc+0x2c>
    246a:	238d      	movs	r3, #141	; 0x8d
    246c:	4a16      	ldr	r2, [pc, #88]	; (24c8 <nwkFrameAlloc+0x68>)
    246e:	5cd3      	ldrb	r3, [r2, r3]
    2470:	2b00      	cmp	r3, #0
    2472:	d009      	beq.n	2488 <nwkFrameAlloc+0x28>
    2474:	238d      	movs	r3, #141	; 0x8d
    2476:	005b      	lsls	r3, r3, #1
    2478:	5cd3      	ldrb	r3, [r2, r3]
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    247a:	2400      	movs	r4, #0
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    247c:	2b00      	cmp	r3, #0
    247e:	d001      	beq.n	2484 <nwkFrameAlloc+0x24>
}
    2480:	0020      	movs	r0, r4
    2482:	bd70      	pop	{r4, r5, r6, pc}
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    2484:	3302      	adds	r3, #2
    2486:	e002      	b.n	248e <nwkFrameAlloc+0x2e>
    2488:	2301      	movs	r3, #1
    248a:	e000      	b.n	248e <nwkFrameAlloc+0x2e>
    248c:	2300      	movs	r3, #0
    248e:	268d      	movs	r6, #141	; 0x8d
    2490:	435e      	muls	r6, r3
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    2492:	4d0d      	ldr	r5, [pc, #52]	; (24c8 <nwkFrameAlloc+0x68>)
    2494:	19ac      	adds	r4, r5, r6
    2496:	228d      	movs	r2, #141	; 0x8d
    2498:	2100      	movs	r1, #0
    249a:	0020      	movs	r0, r4
    249c:	4b0b      	ldr	r3, [pc, #44]	; (24cc <nwkFrameAlloc+0x6c>)
    249e:	4798      	blx	r3
			nwkFrameFrames[i].size = sizeof(NwkFrameHeader_t);
    24a0:	2310      	movs	r3, #16
    24a2:	7063      	strb	r3, [r4, #1]
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data +
    24a4:	0033      	movs	r3, r6
    24a6:	3312      	adds	r3, #18
    24a8:	18eb      	adds	r3, r5, r3
    24aa:	0022      	movs	r2, r4
    24ac:	3281      	adds	r2, #129	; 0x81
    24ae:	7013      	strb	r3, [r2, #0]
    24b0:	0a19      	lsrs	r1, r3, #8
    24b2:	7051      	strb	r1, [r2, #1]
    24b4:	0c19      	lsrs	r1, r3, #16
    24b6:	7091      	strb	r1, [r2, #2]
    24b8:	0e1b      	lsrs	r3, r3, #24
    24ba:	70d3      	strb	r3, [r2, #3]
			nwkIb.lock++;
    24bc:	4904      	ldr	r1, [pc, #16]	; (24d0 <nwkFrameAlloc+0x70>)
    24be:	2258      	movs	r2, #88	; 0x58
    24c0:	5a8b      	ldrh	r3, [r1, r2]
    24c2:	3301      	adds	r3, #1
    24c4:	528b      	strh	r3, [r1, r2]
			return &nwkFrameFrames[i];
    24c6:	e7db      	b.n	2480 <nwkFrameAlloc+0x20>
    24c8:	20000104 	.word	0x20000104
    24cc:	000049c3 	.word	0x000049c3
    24d0:	200007bc 	.word	0x200007bc

000024d4 <nwkFrameFree>:
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
	frame->state = NWK_FRAME_STATE_FREE;
    24d4:	2300      	movs	r3, #0
    24d6:	7003      	strb	r3, [r0, #0]
	nwkIb.lock--;
    24d8:	4902      	ldr	r1, [pc, #8]	; (24e4 <nwkFrameFree+0x10>)
    24da:	2258      	movs	r2, #88	; 0x58
    24dc:	5a8b      	ldrh	r3, [r1, r2]
    24de:	3b01      	subs	r3, #1
    24e0:	528b      	strh	r3, [r1, r2]
}
    24e2:	4770      	bx	lr
    24e4:	200007bc 	.word	0x200007bc

000024e8 <nwkFrameNext>:
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
    24e8:	2800      	cmp	r0, #0
    24ea:	d012      	beq.n	2512 <nwkFrameNext+0x2a>
		frame = nwkFrameFrames;
	} else {
		frame++;
    24ec:	308d      	adds	r0, #141	; 0x8d
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    24ee:	4b0c      	ldr	r3, [pc, #48]	; (2520 <nwkFrameNext+0x38>)
    24f0:	33a8      	adds	r3, #168	; 0xa8
    24f2:	33ff      	adds	r3, #255	; 0xff
    24f4:	4298      	cmp	r0, r3
    24f6:	d210      	bcs.n	251a <nwkFrameNext+0x32>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    24f8:	7803      	ldrb	r3, [r0, #0]
    24fa:	2b00      	cmp	r3, #0
    24fc:	d10c      	bne.n	2518 <nwkFrameNext+0x30>
	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    24fe:	4a08      	ldr	r2, [pc, #32]	; (2520 <nwkFrameNext+0x38>)
    2500:	32a8      	adds	r2, #168	; 0xa8
    2502:	32ff      	adds	r2, #255	; 0xff
    2504:	308d      	adds	r0, #141	; 0x8d
    2506:	4290      	cmp	r0, r2
    2508:	d205      	bcs.n	2516 <nwkFrameNext+0x2e>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    250a:	7803      	ldrb	r3, [r0, #0]
    250c:	2b00      	cmp	r3, #0
    250e:	d0f9      	beq.n	2504 <nwkFrameNext+0x1c>
    2510:	e002      	b.n	2518 <nwkFrameNext+0x30>
		frame = nwkFrameFrames;
    2512:	4803      	ldr	r0, [pc, #12]	; (2520 <nwkFrameNext+0x38>)
    2514:	e7f0      	b.n	24f8 <nwkFrameNext+0x10>
			return frame;
		}
	}

	return NULL;
    2516:	2000      	movs	r0, #0
}
    2518:	4770      	bx	lr
	return NULL;
    251a:	2000      	movs	r0, #0
    251c:	e7fc      	b.n	2518 <nwkFrameNext+0x30>
    251e:	46c0      	nop			; (mov r8, r8)
    2520:	20000104 	.word	0x20000104

00002524 <nwkFrameCommandInit>:
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
	frame->tx.status = NWK_SUCCESS_STATUS;
    2524:	2200      	movs	r2, #0
    2526:	2385      	movs	r3, #133	; 0x85
    2528:	54c2      	strb	r2, [r0, r3]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    252a:	4a05      	ldr	r2, [pc, #20]	; (2540 <nwkFrameCommandInit+0x1c>)
    252c:	7913      	ldrb	r3, [r2, #4]
    252e:	3301      	adds	r3, #1
    2530:	b2db      	uxtb	r3, r3
    2532:	7113      	strb	r3, [r2, #4]
    2534:	7303      	strb	r3, [r0, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    2536:	7813      	ldrb	r3, [r2, #0]
    2538:	7343      	strb	r3, [r0, #13]
    253a:	7853      	ldrb	r3, [r2, #1]
    253c:	7383      	strb	r3, [r0, #14]
#ifdef NWK_ENABLE_SECURE_COMMANDS
	frame->header.nwkFcf.security = 1;
#endif
}
    253e:	4770      	bx	lr
    2540:	200007bc 	.word	0x200007bc

00002544 <nwkRouteInit>:

/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
    2544:	b5f0      	push	{r4, r5, r6, r7, lr}
    2546:	4b09      	ldr	r3, [pc, #36]	; (256c <nwkRouteInit+0x28>)
    2548:	3302      	adds	r3, #2
    254a:	2200      	movs	r2, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    254c:	2701      	movs	r7, #1
    254e:	427f      	negs	r7, r7
		nwkRouteTable[i].fixed = 0;
    2550:	4c06      	ldr	r4, [pc, #24]	; (256c <nwkRouteInit+0x28>)
    2552:	2601      	movs	r6, #1
		nwkRouteTable[i].rank = 0;
    2554:	2500      	movs	r5, #0
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    2556:	801f      	strh	r7, [r3, #0]
		nwkRouteTable[i].fixed = 0;
    2558:	00d0      	lsls	r0, r2, #3
    255a:	5d01      	ldrb	r1, [r0, r4]
    255c:	43b1      	bics	r1, r6
    255e:	5501      	strb	r1, [r0, r4]
		nwkRouteTable[i].rank = 0;
    2560:	711d      	strb	r5, [r3, #4]
    2562:	3201      	adds	r2, #1
    2564:	3308      	adds	r3, #8
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    2566:	2a64      	cmp	r2, #100	; 0x64
    2568:	d1f5      	bne.n	2556 <nwkRouteInit+0x12>
	}
}
    256a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    256c:	200002ac 	.word	0x200002ac

00002570 <NWK_RouteFindEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
    2570:	b530      	push	{r4, r5, lr}
    2572:	4a0c      	ldr	r2, [pc, #48]	; (25a4 <NWK_RouteFindEntry+0x34>)
    2574:	3202      	adds	r2, #2
    2576:	2300      	movs	r3, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
				nwkRouteTable[i].multicast == multicast) {
    2578:	4d0a      	ldr	r5, [pc, #40]	; (25a4 <NWK_RouteFindEntry+0x34>)
    257a:	e003      	b.n	2584 <NWK_RouteFindEntry+0x14>
    257c:	3301      	adds	r3, #1
    257e:	3208      	adds	r2, #8
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    2580:	2b64      	cmp	r3, #100	; 0x64
    2582:	d00c      	beq.n	259e <NWK_RouteFindEntry+0x2e>
		if (nwkRouteTable[i].dstAddr == dst &&
    2584:	8814      	ldrh	r4, [r2, #0]
    2586:	4284      	cmp	r4, r0
    2588:	d1f8      	bne.n	257c <NWK_RouteFindEntry+0xc>
				nwkRouteTable[i].multicast == multicast) {
    258a:	00dc      	lsls	r4, r3, #3
    258c:	5d64      	ldrb	r4, [r4, r5]
    258e:	07a4      	lsls	r4, r4, #30
    2590:	0fe4      	lsrs	r4, r4, #31
		if (nwkRouteTable[i].dstAddr == dst &&
    2592:	428c      	cmp	r4, r1
    2594:	d1f2      	bne.n	257c <NWK_RouteFindEntry+0xc>
			return &nwkRouteTable[i];
    2596:	00db      	lsls	r3, r3, #3
    2598:	4802      	ldr	r0, [pc, #8]	; (25a4 <NWK_RouteFindEntry+0x34>)
    259a:	18c0      	adds	r0, r0, r3
		}
	}

	return NULL;
}
    259c:	bd30      	pop	{r4, r5, pc}
	return NULL;
    259e:	2000      	movs	r0, #0
    25a0:	e7fc      	b.n	259c <NWK_RouteFindEntry+0x2c>
    25a2:	46c0      	nop			; (mov r8, r8)
    25a4:	200002ac 	.word	0x200002ac

000025a8 <NWK_RouteNewEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
    25a8:	b530      	push	{r4, r5, lr}
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;
    25aa:	2200      	movs	r2, #0
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
    25ac:	4813      	ldr	r0, [pc, #76]	; (25fc <NWK_RouteNewEntry+0x54>)

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
		if (iter->fixed) {
    25ae:	2401      	movs	r4, #1
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    25b0:	0003      	movs	r3, r0
    25b2:	25c8      	movs	r5, #200	; 0xc8
    25b4:	00ad      	lsls	r5, r5, #2
    25b6:	46ac      	mov	ip, r5
    25b8:	4463      	add	r3, ip
    25ba:	0019      	movs	r1, r3
    25bc:	e003      	b.n	25c6 <NWK_RouteNewEntry+0x1e>
    25be:	0002      	movs	r2, r0
    25c0:	3008      	adds	r0, #8
    25c2:	4288      	cmp	r0, r1
    25c4:	d00c      	beq.n	25e0 <NWK_RouteNewEntry+0x38>
		if (iter->fixed) {
    25c6:	7803      	ldrb	r3, [r0, #0]
    25c8:	421c      	tst	r4, r3
    25ca:	d1f9      	bne.n	25c0 <NWK_RouteNewEntry+0x18>
			continue;
		}

		if (0 == iter->rank) {
    25cc:	7983      	ldrb	r3, [r0, #6]
    25ce:	2b00      	cmp	r3, #0
    25d0:	d007      	beq.n	25e2 <NWK_RouteNewEntry+0x3a>
			entry = iter;
			break;
		}

		if (NULL == entry || iter->rank < entry->rank) {
    25d2:	2a00      	cmp	r2, #0
    25d4:	d0f3      	beq.n	25be <NWK_RouteNewEntry+0x16>
    25d6:	7995      	ldrb	r5, [r2, #6]
    25d8:	429d      	cmp	r5, r3
    25da:	d9f1      	bls.n	25c0 <NWK_RouteNewEntry+0x18>
    25dc:	0002      	movs	r2, r0
    25de:	e7ef      	b.n	25c0 <NWK_RouteNewEntry+0x18>
    25e0:	0010      	movs	r0, r2
			entry = iter;
		}
	}

	entry->multicast = 0;
    25e2:	7803      	ldrb	r3, [r0, #0]
	entry->score = NWK_ROUTE_DEFAULT_SCORE;
    25e4:	2202      	movs	r2, #2
    25e6:	4393      	bics	r3, r2
    25e8:	001a      	movs	r2, r3
    25ea:	230f      	movs	r3, #15
    25ec:	4013      	ands	r3, r2
    25ee:	2230      	movs	r2, #48	; 0x30
    25f0:	4313      	orrs	r3, r2
    25f2:	7003      	strb	r3, [r0, #0]
	entry->rank = NWK_ROUTE_DEFAULT_RANK;
    25f4:	2380      	movs	r3, #128	; 0x80
    25f6:	7183      	strb	r3, [r0, #6]

	return entry;
}
    25f8:	bd30      	pop	{r4, r5, pc}
    25fa:	46c0      	nop			; (mov r8, r8)
    25fc:	200002ac 	.word	0x200002ac

00002600 <NWK_RouteFreeEntry>:

/*************************************************************************//**
*****************************************************************************/
void NWK_RouteFreeEntry(NWK_RouteTableEntry_t *entry)
{
	if (entry->fixed) {
    2600:	7803      	ldrb	r3, [r0, #0]
    2602:	07db      	lsls	r3, r3, #31
    2604:	d404      	bmi.n	2610 <NWK_RouteFreeEntry+0x10>
		return;
	}

	entry->dstAddr = NWK_ROUTE_UNKNOWN;
    2606:	2301      	movs	r3, #1
    2608:	425b      	negs	r3, r3
    260a:	8043      	strh	r3, [r0, #2]
	entry->rank = 0;
    260c:	2300      	movs	r3, #0
    260e:	7183      	strb	r3, [r0, #6]
}
    2610:	4770      	bx	lr
	...

00002614 <NWK_RouteNextHop>:

/*************************************************************************//**
*****************************************************************************/
uint16_t NWK_RouteNextHop(uint16_t dst, uint8_t multicast)
{
    2614:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    2616:	4b04      	ldr	r3, [pc, #16]	; (2628 <NWK_RouteNextHop+0x14>)
    2618:	4798      	blx	r3
	if (entry) {
    261a:	2800      	cmp	r0, #0
    261c:	d001      	beq.n	2622 <NWK_RouteNextHop+0xe>
		return entry->nextHopAddr;
    261e:	8880      	ldrh	r0, [r0, #4]
	}

	return NWK_ROUTE_UNKNOWN;
}
    2620:	bd10      	pop	{r4, pc}
	return NWK_ROUTE_UNKNOWN;
    2622:	4802      	ldr	r0, [pc, #8]	; (262c <NWK_RouteNextHop+0x18>)
    2624:	e7fc      	b.n	2620 <NWK_RouteNextHop+0xc>
    2626:	46c0      	nop			; (mov r8, r8)
    2628:	00002571 	.word	0x00002571
    262c:	0000ffff 	.word	0x0000ffff

00002630 <nwkRouteRemove>:
}

/*************************************************************************//**
*****************************************************************************/
void nwkRouteRemove(uint16_t dst, uint8_t multicast)
{
    2630:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    2632:	4b03      	ldr	r3, [pc, #12]	; (2640 <nwkRouteRemove+0x10>)
    2634:	4798      	blx	r3
	if (entry) {
    2636:	2800      	cmp	r0, #0
    2638:	d001      	beq.n	263e <nwkRouteRemove+0xe>
		NWK_RouteFreeEntry(entry);
    263a:	4b02      	ldr	r3, [pc, #8]	; (2644 <nwkRouteRemove+0x14>)
    263c:	4798      	blx	r3
	}
}
    263e:	bd10      	pop	{r4, pc}
    2640:	00002571 	.word	0x00002571
    2644:	00002601 	.word	0x00002601

00002648 <nwkRouteFrameReceived>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameReceived(NwkFrame_t *frame)
{
    2648:	b570      	push	{r4, r5, r6, lr}
    264a:	0005      	movs	r5, r0
#ifndef NWK_ENABLE_ROUTE_DISCOVERY
	NwkFrameHeader_t *header = &frame->header;
	NWK_RouteTableEntry_t *entry;

	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    264c:	7a42      	ldrb	r2, [r0, #9]
    264e:	7a84      	ldrb	r4, [r0, #10]
    2650:	0224      	lsls	r4, r4, #8
    2652:	4314      	orrs	r4, r2
    2654:	b223      	sxth	r3, r4
    2656:	2b00      	cmp	r3, #0
    2658:	db29      	blt.n	26ae <nwkRouteFrameReceived+0x66>
			(header->macSrcAddr != header->nwkSrcAddr)) {
		return;
	}

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    265a:	7969      	ldrb	r1, [r5, #5]
    265c:	79ab      	ldrb	r3, [r5, #6]
    265e:	021b      	lsls	r3, r3, #8
    2660:	430b      	orrs	r3, r1
    2662:	4a21      	ldr	r2, [pc, #132]	; (26e8 <nwkRouteFrameReceived+0xa0>)
    2664:	4293      	cmp	r3, r2
    2666:	d021      	beq.n	26ac <nwkRouteFrameReceived+0x64>
		return;
	}

	entry = NWK_RouteFindEntry(header->nwkSrcAddr, false);
    2668:	7b6a      	ldrb	r2, [r5, #13]
    266a:	7ba8      	ldrb	r0, [r5, #14]
    266c:	0200      	lsls	r0, r0, #8
    266e:	4310      	orrs	r0, r2
    2670:	2100      	movs	r1, #0
    2672:	4b1e      	ldr	r3, [pc, #120]	; (26ec <nwkRouteFrameReceived+0xa4>)
    2674:	4798      	blx	r3

	if (entry) {
    2676:	2800      	cmp	r0, #0
    2678:	d029      	beq.n	26ce <nwkRouteFrameReceived+0x86>
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    267a:	79e9      	ldrb	r1, [r5, #7]
    267c:	7a2b      	ldrb	r3, [r5, #8]
    267e:	021b      	lsls	r3, r3, #8
    2680:	430b      	orrs	r3, r1
    2682:	4a19      	ldr	r2, [pc, #100]	; (26e8 <nwkRouteFrameReceived+0xa0>)
    2684:	4293      	cmp	r3, r2
    2686:	d019      	beq.n	26bc <nwkRouteFrameReceived+0x74>
				nwkIb.addr == header->nwkDstAddr);

		if ((entry->nextHopAddr != header->macSrcAddr && frame->rx.lqi >
    2688:	8883      	ldrh	r3, [r0, #4]
    268a:	42a3      	cmp	r3, r4
    268c:	d00b      	beq.n	26a6 <nwkRouteFrameReceived+0x5e>
    268e:	79c2      	ldrb	r2, [r0, #7]
    2690:	2385      	movs	r3, #133	; 0x85
    2692:	5ceb      	ldrb	r3, [r5, r3]
    2694:	429a      	cmp	r2, r3
    2696:	d206      	bcs.n	26a6 <nwkRouteFrameReceived+0x5e>
				entry->lqi) || discovery) {
			entry->nextHopAddr = header->macSrcAddr;
    2698:	8084      	strh	r4, [r0, #4]
			entry->score = NWK_ROUTE_DEFAULT_SCORE;
    269a:	7802      	ldrb	r2, [r0, #0]
    269c:	230f      	movs	r3, #15
    269e:	4013      	ands	r3, r2
    26a0:	2230      	movs	r2, #48	; 0x30
    26a2:	4313      	orrs	r3, r2
    26a4:	7003      	strb	r3, [r0, #0]

		entry->dstAddr = header->nwkSrcAddr;
		entry->nextHopAddr = header->macSrcAddr;
	}

	entry->lqi = frame->rx.lqi;
    26a6:	2385      	movs	r3, #133	; 0x85
    26a8:	5ceb      	ldrb	r3, [r5, r3]
    26aa:	71c3      	strb	r3, [r0, #7]
#else
	(void)frame;
#endif
}
    26ac:	bd70      	pop	{r4, r5, r6, pc}
			(header->macSrcAddr != header->nwkSrcAddr)) {
    26ae:	7b41      	ldrb	r1, [r0, #13]
    26b0:	7b83      	ldrb	r3, [r0, #14]
    26b2:	021b      	lsls	r3, r3, #8
	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    26b4:	430b      	orrs	r3, r1
    26b6:	429c      	cmp	r4, r3
    26b8:	d1f8      	bne.n	26ac <nwkRouteFrameReceived+0x64>
    26ba:	e7ce      	b.n	265a <nwkRouteFrameReceived+0x12>
				nwkIb.addr == header->nwkDstAddr);
    26bc:	7be9      	ldrb	r1, [r5, #15]
    26be:	7c2b      	ldrb	r3, [r5, #16]
    26c0:	021b      	lsls	r3, r3, #8
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    26c2:	4a0b      	ldr	r2, [pc, #44]	; (26f0 <nwkRouteFrameReceived+0xa8>)
    26c4:	8812      	ldrh	r2, [r2, #0]
    26c6:	430b      	orrs	r3, r1
    26c8:	429a      	cmp	r2, r3
    26ca:	d1dd      	bne.n	2688 <nwkRouteFrameReceived+0x40>
    26cc:	e7e4      	b.n	2698 <nwkRouteFrameReceived+0x50>
		entry = NWK_RouteNewEntry();
    26ce:	4b09      	ldr	r3, [pc, #36]	; (26f4 <nwkRouteFrameReceived+0xac>)
    26d0:	4798      	blx	r3
		entry->dstAddr = header->nwkSrcAddr;
    26d2:	7b69      	ldrb	r1, [r5, #13]
    26d4:	7bab      	ldrb	r3, [r5, #14]
    26d6:	021b      	lsls	r3, r3, #8
    26d8:	430b      	orrs	r3, r1
    26da:	8043      	strh	r3, [r0, #2]
		entry->nextHopAddr = header->macSrcAddr;
    26dc:	7a69      	ldrb	r1, [r5, #9]
    26de:	7aab      	ldrb	r3, [r5, #10]
    26e0:	021b      	lsls	r3, r3, #8
    26e2:	430b      	orrs	r3, r1
    26e4:	8083      	strh	r3, [r0, #4]
    26e6:	e7de      	b.n	26a6 <nwkRouteFrameReceived+0x5e>
    26e8:	0000ffff 	.word	0x0000ffff
    26ec:	00002571 	.word	0x00002571
    26f0:	200007bc 	.word	0x200007bc
    26f4:	000025a9 	.word	0x000025a9

000026f8 <nwkRouteFrameSent>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameSent(NwkFrame_t *frame)
{
    26f8:	b510      	push	{r4, lr}
    26fa:	0004      	movs	r4, r0
	NWK_RouteTableEntry_t *entry;

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
    26fc:	7bc3      	ldrb	r3, [r0, #15]
    26fe:	7c00      	ldrb	r0, [r0, #16]
    2700:	0200      	lsls	r0, r0, #8
    2702:	4318      	orrs	r0, r3
    2704:	4b1c      	ldr	r3, [pc, #112]	; (2778 <nwkRouteFrameSent+0x80>)
    2706:	4298      	cmp	r0, r3
    2708:	d019      	beq.n	273e <nwkRouteFrameSent+0x46>
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
			frame->header.nwkFcf.multicast);
    270a:	7ae1      	ldrb	r1, [r4, #11]
    270c:	0709      	lsls	r1, r1, #28
	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
    270e:	0fc9      	lsrs	r1, r1, #31
    2710:	4b1a      	ldr	r3, [pc, #104]	; (277c <nwkRouteFrameSent+0x84>)
    2712:	4798      	blx	r3

	if (NULL == entry || entry->fixed) {
    2714:	2800      	cmp	r0, #0
    2716:	d012      	beq.n	273e <nwkRouteFrameSent+0x46>
    2718:	7803      	ldrb	r3, [r0, #0]
    271a:	07db      	lsls	r3, r3, #31
    271c:	d40f      	bmi.n	273e <nwkRouteFrameSent+0x46>
		return;
	}

	if (NWK_SUCCESS_STATUS == frame->tx.status) {
    271e:	2385      	movs	r3, #133	; 0x85
    2720:	5ce3      	ldrb	r3, [r4, r3]
    2722:	2b00      	cmp	r3, #0
    2724:	d119      	bne.n	275a <nwkRouteFrameSent+0x62>
		entry->score = NWK_ROUTE_DEFAULT_SCORE;
    2726:	7802      	ldrb	r2, [r0, #0]
    2728:	330f      	adds	r3, #15
    272a:	4013      	ands	r3, r2
    272c:	2230      	movs	r2, #48	; 0x30
    272e:	4313      	orrs	r3, r2
    2730:	7003      	strb	r3, [r0, #0]

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
    2732:	7983      	ldrb	r3, [r0, #6]
    2734:	3301      	adds	r3, #1
    2736:	b2db      	uxtb	r3, r3
    2738:	7183      	strb	r3, [r0, #6]
    273a:	2bff      	cmp	r3, #255	; 0xff
    273c:	d000      	beq.n	2740 <nwkRouteFrameSent+0x48>
	} else {
		if (0 == --entry->score) {
			NWK_RouteFreeEntry(entry);
		}
	}
}
    273e:	bd10      	pop	{r4, pc}
    2740:	490f      	ldr	r1, [pc, #60]	; (2780 <nwkRouteFrameSent+0x88>)
    2742:	1d8a      	adds	r2, r1, #6
    2744:	4b0f      	ldr	r3, [pc, #60]	; (2784 <nwkRouteFrameSent+0x8c>)
    2746:	469c      	mov	ip, r3
    2748:	4461      	add	r1, ip
/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].rank = (nwkRouteTable[i].rank >> 1) + 1;
    274a:	7813      	ldrb	r3, [r2, #0]
    274c:	085b      	lsrs	r3, r3, #1
    274e:	3301      	adds	r3, #1
    2750:	7013      	strb	r3, [r2, #0]
    2752:	3208      	adds	r2, #8
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    2754:	428a      	cmp	r2, r1
    2756:	d1f8      	bne.n	274a <nwkRouteFrameSent+0x52>
    2758:	e7f1      	b.n	273e <nwkRouteFrameSent+0x46>
		if (0 == --entry->score) {
    275a:	7801      	ldrb	r1, [r0, #0]
    275c:	090b      	lsrs	r3, r1, #4
    275e:	330f      	adds	r3, #15
    2760:	220f      	movs	r2, #15
    2762:	4013      	ands	r3, r2
    2764:	011c      	lsls	r4, r3, #4
    2766:	400a      	ands	r2, r1
    2768:	4322      	orrs	r2, r4
    276a:	7002      	strb	r2, [r0, #0]
    276c:	2b00      	cmp	r3, #0
    276e:	d1e6      	bne.n	273e <nwkRouteFrameSent+0x46>
			NWK_RouteFreeEntry(entry);
    2770:	4b05      	ldr	r3, [pc, #20]	; (2788 <nwkRouteFrameSent+0x90>)
    2772:	4798      	blx	r3
    2774:	e7e3      	b.n	273e <nwkRouteFrameSent+0x46>
    2776:	46c0      	nop			; (mov r8, r8)
    2778:	0000ffff 	.word	0x0000ffff
    277c:	00002571 	.word	0x00002571
    2780:	200002ac 	.word	0x200002ac
    2784:	00000326 	.word	0x00000326
    2788:	00002601 	.word	0x00002601

0000278c <nwkRoutePrepareTx>:
{
    278c:	b510      	push	{r4, lr}
    278e:	0004      	movs	r4, r0
	if (NWK_BROADCAST_ADDR == header->nwkDstAddr) {
    2790:	7bc2      	ldrb	r2, [r0, #15]
    2792:	7c00      	ldrb	r0, [r0, #16]
    2794:	0200      	lsls	r0, r0, #8
    2796:	4310      	orrs	r0, r2
    2798:	4b0b      	ldr	r3, [pc, #44]	; (27c8 <nwkRoutePrepareTx+0x3c>)
    279a:	4298      	cmp	r0, r3
    279c:	d00b      	beq.n	27b6 <nwkRoutePrepareTx+0x2a>
	} else if (header->nwkFcf.linkLocal) {
    279e:	7ae3      	ldrb	r3, [r4, #11]
    27a0:	075b      	lsls	r3, r3, #29
    27a2:	d40d      	bmi.n	27c0 <nwkRoutePrepareTx+0x34>
				header->nwkFcf.multicast);
    27a4:	7ae1      	ldrb	r1, [r4, #11]
    27a6:	0709      	lsls	r1, r1, #28
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
    27a8:	0fc9      	lsrs	r1, r1, #31
    27aa:	4b08      	ldr	r3, [pc, #32]	; (27cc <nwkRoutePrepareTx+0x40>)
    27ac:	4798      	blx	r3
    27ae:	71e0      	strb	r0, [r4, #7]
    27b0:	0a00      	lsrs	r0, r0, #8
    27b2:	7220      	strb	r0, [r4, #8]
}
    27b4:	bd10      	pop	{r4, pc}
		header->macDstAddr = NWK_BROADCAST_ADDR;
    27b6:	2301      	movs	r3, #1
    27b8:	425b      	negs	r3, r3
    27ba:	71e3      	strb	r3, [r4, #7]
    27bc:	7223      	strb	r3, [r4, #8]
    27be:	e7f9      	b.n	27b4 <nwkRoutePrepareTx+0x28>
		header->macDstAddr = header->nwkDstAddr;
    27c0:	71e0      	strb	r0, [r4, #7]
    27c2:	0a00      	lsrs	r0, r0, #8
    27c4:	7220      	strb	r0, [r4, #8]
    27c6:	e7f5      	b.n	27b4 <nwkRoutePrepareTx+0x28>
    27c8:	0000ffff 	.word	0x0000ffff
    27cc:	00002615 	.word	0x00002615

000027d0 <nwkRouteFrame>:
{
    27d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    27d2:	46c6      	mov	lr, r8
    27d4:	b500      	push	{lr}
    27d6:	0007      	movs	r7, r0
			NWK_RouteNextHop(header->nwkDstAddr,
    27d8:	7bc2      	ldrb	r2, [r0, #15]
    27da:	7c04      	ldrb	r4, [r0, #16]
    27dc:	0224      	lsls	r4, r4, #8
    27de:	4314      	orrs	r4, r2
			header->nwkFcf.multicast)) {
    27e0:	7ac5      	ldrb	r5, [r0, #11]
    27e2:	072d      	lsls	r5, r5, #28
    27e4:	0fed      	lsrs	r5, r5, #31
			NWK_RouteNextHop(header->nwkDstAddr,
    27e6:	b2e9      	uxtb	r1, r5
    27e8:	0020      	movs	r0, r4
    27ea:	4b27      	ldr	r3, [pc, #156]	; (2888 <nwkRouteFrame+0xb8>)
    27ec:	4798      	blx	r3
	if (NWK_ROUTE_UNKNOWN !=
    27ee:	4b27      	ldr	r3, [pc, #156]	; (288c <nwkRouteFrame+0xbc>)
    27f0:	4298      	cmp	r0, r3
    27f2:	d010      	beq.n	2816 <nwkRouteFrame+0x46>
		frame->tx.confirm = NULL;
    27f4:	2200      	movs	r2, #0
    27f6:	2389      	movs	r3, #137	; 0x89
    27f8:	54fa      	strb	r2, [r7, r3]
    27fa:	003b      	movs	r3, r7
    27fc:	3389      	adds	r3, #137	; 0x89
    27fe:	705a      	strb	r2, [r3, #1]
    2800:	709a      	strb	r2, [r3, #2]
    2802:	70da      	strb	r2, [r3, #3]
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
    2804:	3202      	adds	r2, #2
    2806:	2388      	movs	r3, #136	; 0x88
    2808:	54fa      	strb	r2, [r7, r3]
		nwkTxFrame(frame);
    280a:	0038      	movs	r0, r7
    280c:	4b20      	ldr	r3, [pc, #128]	; (2890 <nwkRouteFrame+0xc0>)
    280e:	4798      	blx	r3
}
    2810:	bc04      	pop	{r2}
    2812:	4690      	mov	r8, r2
    2814:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
    2816:	7b7a      	ldrb	r2, [r7, #13]
    2818:	7bbb      	ldrb	r3, [r7, #14]
    281a:	021b      	lsls	r3, r3, #8
    281c:	4313      	orrs	r3, r2
    281e:	4698      	mov	r8, r3
	if (NULL == (frame = nwkFrameAlloc())) {
    2820:	4b1c      	ldr	r3, [pc, #112]	; (2894 <nwkRouteFrame+0xc4>)
    2822:	4798      	blx	r3
    2824:	1e06      	subs	r6, r0, #0
    2826:	d02b      	beq.n	2880 <nwkRouteFrame+0xb0>
	nwkFrameCommandInit(frame);
    2828:	4b1b      	ldr	r3, [pc, #108]	; (2898 <nwkRouteFrame+0xc8>)
    282a:	4798      	blx	r3
	frame->size += sizeof(NwkCommandRouteError_t);
    282c:	7873      	ldrb	r3, [r6, #1]
    282e:	3306      	adds	r3, #6
    2830:	7073      	strb	r3, [r6, #1]
	frame->tx.confirm = NULL;
    2832:	2200      	movs	r2, #0
    2834:	2389      	movs	r3, #137	; 0x89
    2836:	54f2      	strb	r2, [r6, r3]
    2838:	0033      	movs	r3, r6
    283a:	3389      	adds	r3, #137	; 0x89
    283c:	705a      	strb	r2, [r3, #1]
    283e:	709a      	strb	r2, [r3, #2]
    2840:	70da      	strb	r2, [r3, #3]
	frame->header.nwkDstAddr = src;
    2842:	20ff      	movs	r0, #255	; 0xff
    2844:	4643      	mov	r3, r8
    2846:	4018      	ands	r0, r3
    2848:	73f0      	strb	r0, [r6, #15]
    284a:	0a1a      	lsrs	r2, r3, #8
    284c:	7432      	strb	r2, [r6, #16]
	command = (NwkCommandRouteError_t *)frame->payload;
    284e:	2381      	movs	r3, #129	; 0x81
    2850:	5cf3      	ldrb	r3, [r6, r3]
    2852:	2182      	movs	r1, #130	; 0x82
    2854:	5c71      	ldrb	r1, [r6, r1]
    2856:	0209      	lsls	r1, r1, #8
    2858:	4319      	orrs	r1, r3
    285a:	2383      	movs	r3, #131	; 0x83
    285c:	5cf3      	ldrb	r3, [r6, r3]
    285e:	041b      	lsls	r3, r3, #16
    2860:	4319      	orrs	r1, r3
    2862:	2384      	movs	r3, #132	; 0x84
    2864:	5cf3      	ldrb	r3, [r6, r3]
    2866:	061b      	lsls	r3, r3, #24
    2868:	430b      	orrs	r3, r1
	command->id = NWK_COMMAND_ROUTE_ERROR;
    286a:	2101      	movs	r1, #1
    286c:	7019      	strb	r1, [r3, #0]
	command->srcAddr = src;
    286e:	7058      	strb	r0, [r3, #1]
    2870:	709a      	strb	r2, [r3, #2]
	command->dstAddr = dst;
    2872:	70dc      	strb	r4, [r3, #3]
    2874:	0a24      	lsrs	r4, r4, #8
    2876:	711c      	strb	r4, [r3, #4]
	command->multicast = multicast;
    2878:	715d      	strb	r5, [r3, #5]
	nwkTxFrame(frame);
    287a:	0030      	movs	r0, r6
    287c:	4b04      	ldr	r3, [pc, #16]	; (2890 <nwkRouteFrame+0xc0>)
    287e:	4798      	blx	r3
		nwkFrameFree(frame);
    2880:	0038      	movs	r0, r7
    2882:	4b06      	ldr	r3, [pc, #24]	; (289c <nwkRouteFrame+0xcc>)
    2884:	4798      	blx	r3
}
    2886:	e7c3      	b.n	2810 <nwkRouteFrame+0x40>
    2888:	00002615 	.word	0x00002615
    288c:	0000ffff 	.word	0x0000ffff
    2890:	00003111 	.word	0x00003111
    2894:	00002461 	.word	0x00002461
    2898:	00002525 	.word	0x00002525
    289c:	000024d5 	.word	0x000024d5

000028a0 <nwkRouteErrorReceived>:
{
    28a0:	b510      	push	{r4, lr}
	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    28a2:	7b02      	ldrb	r2, [r0, #12]
		return false;
    28a4:	2300      	movs	r3, #0
	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    28a6:	2a06      	cmp	r2, #6
    28a8:	d001      	beq.n	28ae <nwkRouteErrorReceived+0xe>
}
    28aa:	0018      	movs	r0, r3
    28ac:	bd10      	pop	{r4, pc}
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;
    28ae:	6883      	ldr	r3, [r0, #8]
	nwkRouteRemove(command->dstAddr, command->multicast);
    28b0:	7959      	ldrb	r1, [r3, #5]
    28b2:	78da      	ldrb	r2, [r3, #3]
    28b4:	7918      	ldrb	r0, [r3, #4]
    28b6:	0200      	lsls	r0, r0, #8
    28b8:	4310      	orrs	r0, r2
    28ba:	4b02      	ldr	r3, [pc, #8]	; (28c4 <nwkRouteErrorReceived+0x24>)
    28bc:	4798      	blx	r3
	return true;
    28be:	2301      	movs	r3, #1
    28c0:	e7f3      	b.n	28aa <nwkRouteErrorReceived+0xa>
    28c2:	46c0      	nop			; (mov r8, r8)
    28c4:	00002631 	.word	0x00002631

000028c8 <nwkRxSeriveDataInd>:
}

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
    28c8:	b510      	push	{r4, lr}
	if (0 == (ind->options & NWK_IND_OPT_SECURED)) {
		return false;
	}
#endif

	if (ind->size < 1) {
    28ca:	7b02      	ldrb	r2, [r0, #12]
		return false;
    28cc:	2300      	movs	r3, #0
	if (ind->size < 1) {
    28ce:	2a00      	cmp	r2, #0
    28d0:	d00a      	beq.n	28e8 <nwkRxSeriveDataInd+0x20>
	}

	switch (ind->data[0]) {
    28d2:	6883      	ldr	r3, [r0, #8]
    28d4:	781b      	ldrb	r3, [r3, #0]
    28d6:	2b00      	cmp	r3, #0
    28d8:	d003      	beq.n	28e2 <nwkRxSeriveDataInd+0x1a>
    28da:	2b01      	cmp	r3, #1
    28dc:	d006      	beq.n	28ec <nwkRxSeriveDataInd+0x24>
	case NWK_COMMAND_ROUTE_REPLY:
		return nwkRouteDiscoveryReplyReceived(ind);
#endif

	default:
		return false;
    28de:	2300      	movs	r3, #0
    28e0:	e002      	b.n	28e8 <nwkRxSeriveDataInd+0x20>
		return nwkTxAckReceived(ind);
    28e2:	4b04      	ldr	r3, [pc, #16]	; (28f4 <nwkRxSeriveDataInd+0x2c>)
    28e4:	4798      	blx	r3
    28e6:	0003      	movs	r3, r0
	}
}
    28e8:	0018      	movs	r0, r3
    28ea:	bd10      	pop	{r4, pc}
		return nwkRouteErrorReceived(ind);
    28ec:	4b02      	ldr	r3, [pc, #8]	; (28f8 <nwkRxSeriveDataInd+0x30>)
    28ee:	4798      	blx	r3
    28f0:	0003      	movs	r3, r0
    28f2:	e7f9      	b.n	28e8 <nwkRxSeriveDataInd+0x20>
    28f4:	00003255 	.word	0x00003255
    28f8:	000028a1 	.word	0x000028a1

000028fc <nwkRxDuplicateRejectionTimerHandler>:
{
    28fc:	b570      	push	{r4, r5, r6, lr}
    28fe:	490b      	ldr	r1, [pc, #44]	; (292c <nwkRxDuplicateRejectionTimerHandler+0x30>)
    2900:	1d0b      	adds	r3, r1, #4
    2902:	3140      	adds	r1, #64	; 0x40
	bool restart = false;
    2904:	2400      	movs	r4, #0
			restart = true;
    2906:	2501      	movs	r5, #1
    2908:	e002      	b.n	2910 <nwkRxDuplicateRejectionTimerHandler+0x14>
    290a:	3306      	adds	r3, #6
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    290c:	428b      	cmp	r3, r1
    290e:	d006      	beq.n	291e <nwkRxDuplicateRejectionTimerHandler+0x22>
		if (nwkRxDuplicateRejectionTable[i].ttl) {
    2910:	781a      	ldrb	r2, [r3, #0]
    2912:	2a00      	cmp	r2, #0
    2914:	d0f9      	beq.n	290a <nwkRxDuplicateRejectionTimerHandler+0xe>
			nwkRxDuplicateRejectionTable[i].ttl--;
    2916:	3a01      	subs	r2, #1
    2918:	701a      	strb	r2, [r3, #0]
			restart = true;
    291a:	002c      	movs	r4, r5
    291c:	e7f5      	b.n	290a <nwkRxDuplicateRejectionTimerHandler+0xe>
	if (restart) {
    291e:	2c00      	cmp	r4, #0
    2920:	d100      	bne.n	2924 <nwkRxDuplicateRejectionTimerHandler+0x28>
}
    2922:	bd70      	pop	{r4, r5, r6, pc}
		SYS_TimerStart(timer);
    2924:	4b02      	ldr	r3, [pc, #8]	; (2930 <nwkRxDuplicateRejectionTimerHandler+0x34>)
    2926:	4798      	blx	r3
}
    2928:	e7fb      	b.n	2922 <nwkRxDuplicateRejectionTimerHandler+0x26>
    292a:	46c0      	nop			; (mov r8, r8)
    292c:	200005d0 	.word	0x200005d0
    2930:	00003791 	.word	0x00003791

00002934 <nwkRxInit>:
{
    2934:	b510      	push	{r4, lr}
    2936:	4a0a      	ldr	r2, [pc, #40]	; (2960 <nwkRxInit+0x2c>)
    2938:	1d13      	adds	r3, r2, #4
    293a:	3240      	adds	r2, #64	; 0x40
		nwkRxDuplicateRejectionTable[i].ttl = 0;
    293c:	2100      	movs	r1, #0
    293e:	7019      	strb	r1, [r3, #0]
    2940:	3306      	adds	r3, #6
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2942:	4293      	cmp	r3, r2
    2944:	d1fb      	bne.n	293e <nwkRxInit+0xa>
		= NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    2946:	4b07      	ldr	r3, [pc, #28]	; (2964 <nwkRxInit+0x30>)
    2948:	2264      	movs	r2, #100	; 0x64
    294a:	609a      	str	r2, [r3, #8]
	nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    294c:	2200      	movs	r2, #0
    294e:	731a      	strb	r2, [r3, #12]
		= nwkRxDuplicateRejectionTimerHandler;
    2950:	4a05      	ldr	r2, [pc, #20]	; (2968 <nwkRxInit+0x34>)
    2952:	611a      	str	r2, [r3, #16]
	NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    2954:	4905      	ldr	r1, [pc, #20]	; (296c <nwkRxInit+0x38>)
    2956:	2000      	movs	r0, #0
    2958:	4b05      	ldr	r3, [pc, #20]	; (2970 <nwkRxInit+0x3c>)
    295a:	4798      	blx	r3
}
    295c:	bd10      	pop	{r4, pc}
    295e:	46c0      	nop			; (mov r8, r8)
    2960:	200005d0 	.word	0x200005d0
    2964:	2000060c 	.word	0x2000060c
    2968:	000028fd 	.word	0x000028fd
    296c:	000028c9 	.word	0x000028c9
    2970:	00002299 	.word	0x00002299

00002974 <PHY_DataInd>:
{
    2974:	b510      	push	{r4, lr}
    2976:	0004      	movs	r4, r0
	if (0x88 != ind->data[1] ||
    2978:	6803      	ldr	r3, [r0, #0]
    297a:	785a      	ldrb	r2, [r3, #1]
    297c:	2a88      	cmp	r2, #136	; 0x88
    297e:	d000      	beq.n	2982 <PHY_DataInd+0xe>
}
    2980:	bd10      	pop	{r4, pc}
			(0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    2982:	781b      	ldrb	r3, [r3, #0]
    2984:	3a68      	subs	r2, #104	; 0x68
    2986:	4393      	bics	r3, r2
    2988:	2b41      	cmp	r3, #65	; 0x41
    298a:	d1f9      	bne.n	2980 <PHY_DataInd+0xc>
    298c:	7903      	ldrb	r3, [r0, #4]
    298e:	2b0f      	cmp	r3, #15
    2990:	d9f6      	bls.n	2980 <PHY_DataInd+0xc>
	if (NULL == (frame = nwkFrameAlloc())) {
    2992:	4b0a      	ldr	r3, [pc, #40]	; (29bc <PHY_DataInd+0x48>)
    2994:	4798      	blx	r3
    2996:	2800      	cmp	r0, #0
    2998:	d0f2      	beq.n	2980 <PHY_DataInd+0xc>
	frame->state = NWK_RX_STATE_RECEIVED;
    299a:	2320      	movs	r3, #32
    299c:	7003      	strb	r3, [r0, #0]
	frame->size = ind->size;
    299e:	7923      	ldrb	r3, [r4, #4]
    29a0:	7043      	strb	r3, [r0, #1]
	frame->rx.lqi = ind->lqi;
    29a2:	7962      	ldrb	r2, [r4, #5]
    29a4:	2385      	movs	r3, #133	; 0x85
    29a6:	54c2      	strb	r2, [r0, r3]
	frame->rx.rssi = ind->rssi;
    29a8:	2206      	movs	r2, #6
    29aa:	56a2      	ldrsb	r2, [r4, r2]
    29ac:	3301      	adds	r3, #1
    29ae:	54c2      	strb	r2, [r0, r3]
	memcpy(frame->data, ind->data, ind->size);
    29b0:	3002      	adds	r0, #2
    29b2:	7922      	ldrb	r2, [r4, #4]
    29b4:	6821      	ldr	r1, [r4, #0]
    29b6:	4b02      	ldr	r3, [pc, #8]	; (29c0 <PHY_DataInd+0x4c>)
    29b8:	4798      	blx	r3
    29ba:	e7e1      	b.n	2980 <PHY_DataInd+0xc>
    29bc:	00002461 	.word	0x00002461
    29c0:	000049b1 	.word	0x000049b1

000029c4 <nwkRxDecryptConf>:
	if (status) {
    29c4:	2900      	cmp	r1, #0
    29c6:	d102      	bne.n	29ce <nwkRxDecryptConf+0xa>
		frame->state = NWK_RX_STATE_FINISH;
    29c8:	2324      	movs	r3, #36	; 0x24
    29ca:	7003      	strb	r3, [r0, #0]
}
    29cc:	4770      	bx	lr
		frame->state = NWK_RX_STATE_INDICATE;
    29ce:	2322      	movs	r3, #34	; 0x22
    29d0:	7003      	strb	r3, [r0, #0]
    29d2:	e7fb      	b.n	29cc <nwkRxDecryptConf+0x8>

000029d4 <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    29d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    29d6:	46ce      	mov	lr, r9
    29d8:	4647      	mov	r7, r8
    29da:	b580      	push	{r7, lr}
    29dc:	b087      	sub	sp, #28
	NwkFrame_t *frame = NULL;
    29de:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    29e0:	4dd5      	ldr	r5, [pc, #852]	; (2d38 <nwkRxTaskHandler+0x364>)
		switch (frame->state) {
    29e2:	4ed6      	ldr	r6, [pc, #856]	; (2d3c <nwkRxTaskHandler+0x368>)
	while (NULL != (frame = nwkFrameNext(frame))) {
    29e4:	e0df      	b.n	2ba6 <nwkRxTaskHandler+0x1d2>
	frame->state = NWK_RX_STATE_FINISH;
    29e6:	2324      	movs	r3, #36	; 0x24
    29e8:	7023      	strb	r3, [r4, #0]
	if (header->nwkFcf.multicast) {
    29ea:	7ae2      	ldrb	r2, [r4, #11]
    29ec:	0713      	lsls	r3, r2, #28
    29ee:	d500      	bpl.n	29f2 <nwkRxTaskHandler+0x1e>
    29f0:	e0d9      	b.n	2ba6 <nwkRxTaskHandler+0x1d2>
	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    29f2:	7960      	ldrb	r0, [r4, #5]
    29f4:	79a3      	ldrb	r3, [r4, #6]
    29f6:	021b      	lsls	r3, r3, #8
    29f8:	4303      	orrs	r3, r0
    29fa:	49d1      	ldr	r1, [pc, #836]	; (2d40 <nwkRxTaskHandler+0x36c>)
    29fc:	428b      	cmp	r3, r1
    29fe:	d018      	beq.n	2a32 <nwkRxTaskHandler+0x5e>
	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    2a00:	7be0      	ldrb	r0, [r4, #15]
    2a02:	7c23      	ldrb	r3, [r4, #16]
    2a04:	021b      	lsls	r3, r3, #8
    2a06:	4303      	orrs	r3, r0
    2a08:	49cd      	ldr	r1, [pc, #820]	; (2d40 <nwkRxTaskHandler+0x36c>)
    2a0a:	428b      	cmp	r3, r1
    2a0c:	d025      	beq.n	2a5a <nwkRxTaskHandler+0x86>
	if (nwkIb.addr == header->nwkSrcAddr) {
    2a0e:	7b61      	ldrb	r1, [r4, #13]
    2a10:	7ba3      	ldrb	r3, [r4, #14]
    2a12:	021b      	lsls	r3, r3, #8
    2a14:	4acb      	ldr	r2, [pc, #812]	; (2d44 <nwkRxTaskHandler+0x370>)
    2a16:	8812      	ldrh	r2, [r2, #0]
    2a18:	430b      	orrs	r3, r1
    2a1a:	429a      	cmp	r2, r3
    2a1c:	d100      	bne.n	2a20 <nwkRxTaskHandler+0x4c>
    2a1e:	e0c2      	b.n	2ba6 <nwkRxTaskHandler+0x1d2>
	nwkRouteFrameReceived(frame);
    2a20:	0020      	movs	r0, r4
    2a22:	4bc9      	ldr	r3, [pc, #804]	; (2d48 <nwkRxTaskHandler+0x374>)
    2a24:	4798      	blx	r3
    2a26:	49c9      	ldr	r1, [pc, #804]	; (2d4c <nwkRxTaskHandler+0x378>)
    2a28:	2000      	movs	r0, #0
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    2a2a:	2300      	movs	r3, #0
    2a2c:	469c      	mov	ip, r3
		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    2a2e:	1ca7      	adds	r7, r4, #2
    2a30:	e039      	b.n	2aa6 <nwkRxTaskHandler+0xd2>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    2a32:	7be0      	ldrb	r0, [r4, #15]
    2a34:	7c23      	ldrb	r3, [r4, #16]
    2a36:	021b      	lsls	r3, r3, #8
    2a38:	4303      	orrs	r3, r0
    2a3a:	49c2      	ldr	r1, [pc, #776]	; (2d44 <nwkRxTaskHandler+0x370>)
    2a3c:	8809      	ldrh	r1, [r1, #0]
    2a3e:	4299      	cmp	r1, r3
    2a40:	d003      	beq.n	2a4a <nwkRxTaskHandler+0x76>
    2a42:	49bf      	ldr	r1, [pc, #764]	; (2d40 <nwkRxTaskHandler+0x36c>)
    2a44:	428b      	cmp	r3, r1
    2a46:	d000      	beq.n	2a4a <nwkRxTaskHandler+0x76>
    2a48:	e0ad      	b.n	2ba6 <nwkRxTaskHandler+0x1d2>
			if (header->nwkFcf.security) {
    2a4a:	0793      	lsls	r3, r2, #30
    2a4c:	d502      	bpl.n	2a54 <nwkRxTaskHandler+0x80>
				frame->state = NWK_RX_STATE_DECRYPT;
    2a4e:	2321      	movs	r3, #33	; 0x21
    2a50:	7023      	strb	r3, [r4, #0]
    2a52:	e0a8      	b.n	2ba6 <nwkRxTaskHandler+0x1d2>
			frame->state = NWK_RX_STATE_INDICATE;
    2a54:	2322      	movs	r3, #34	; 0x22
    2a56:	7023      	strb	r3, [r4, #0]
    2a58:	e0a5      	b.n	2ba6 <nwkRxTaskHandler+0x1d2>
	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    2a5a:	07d3      	lsls	r3, r2, #31
    2a5c:	d5d7      	bpl.n	2a0e <nwkRxTaskHandler+0x3a>
    2a5e:	e0a2      	b.n	2ba6 <nwkRxTaskHandler+0x1d2>
				entry->mask |= (1 << diff);
    2a60:	9a01      	ldr	r2, [sp, #4]
    2a62:	0050      	lsls	r0, r2, #1
    2a64:	1882      	adds	r2, r0, r2
    2a66:	0052      	lsls	r2, r2, #1
    2a68:	48b8      	ldr	r0, [pc, #736]	; (2d4c <nwkRxTaskHandler+0x378>)
    2a6a:	1880      	adds	r0, r0, r2
    2a6c:	2201      	movs	r2, #1
    2a6e:	409a      	lsls	r2, r3
    2a70:	4311      	orrs	r1, r2
    2a72:	70c1      	strb	r1, [r0, #3]
    2a74:	e060      	b.n	2b38 <nwkRxTaskHandler+0x164>
				entry->seq = header->nwkSeq;
    2a76:	4ab5      	ldr	r2, [pc, #724]	; (2d4c <nwkRxTaskHandler+0x378>)
    2a78:	4694      	mov	ip, r2
    2a7a:	9a01      	ldr	r2, [sp, #4]
    2a7c:	0057      	lsls	r7, r2, #1
    2a7e:	18b9      	adds	r1, r7, r2
    2a80:	0049      	lsls	r1, r1, #1
    2a82:	4461      	add	r1, ip
    2a84:	7088      	strb	r0, [r1, #2]
				entry->mask = (entry->mask << shift) | 1;
    2a86:	78c8      	ldrb	r0, [r1, #3]
				uint8_t shift = -(int8_t)diff;
    2a88:	425b      	negs	r3, r3
				entry->mask = (entry->mask << shift) | 1;
    2a8a:	b2db      	uxtb	r3, r3
    2a8c:	4098      	lsls	r0, r3
    2a8e:	0003      	movs	r3, r0
    2a90:	2001      	movs	r0, #1
    2a92:	4303      	orrs	r3, r0
    2a94:	70cb      	strb	r3, [r1, #3]
				entry->ttl = DUPLICATE_REJECTION_TTL;
    2a96:	231f      	movs	r3, #31
    2a98:	710b      	strb	r3, [r1, #4]
    2a9a:	e04d      	b.n	2b38 <nwkRxTaskHandler+0x164>
			freeEntry = entry;
    2a9c:	468c      	mov	ip, r1
    2a9e:	3001      	adds	r0, #1
    2aa0:	3106      	adds	r1, #6
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2aa2:	280a      	cmp	r0, #10
    2aa4:	d036      	beq.n	2b14 <nwkRxTaskHandler+0x140>
		entry = &nwkRxDuplicateRejectionTable[i];
    2aa6:	9001      	str	r0, [sp, #4]
		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    2aa8:	790b      	ldrb	r3, [r1, #4]
    2aaa:	2b00      	cmp	r3, #0
    2aac:	d0f6      	beq.n	2a9c <nwkRxTaskHandler+0xc8>
    2aae:	7afb      	ldrb	r3, [r7, #11]
    2ab0:	4699      	mov	r9, r3
    2ab2:	7b3b      	ldrb	r3, [r7, #12]
    2ab4:	021b      	lsls	r3, r3, #8
    2ab6:	880a      	ldrh	r2, [r1, #0]
    2ab8:	4690      	mov	r8, r2
    2aba:	464a      	mov	r2, r9
    2abc:	4313      	orrs	r3, r2
    2abe:	4598      	cmp	r8, r3
    2ac0:	d1ed      	bne.n	2a9e <nwkRxTaskHandler+0xca>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    2ac2:	7b20      	ldrb	r0, [r4, #12]
    2ac4:	9f01      	ldr	r7, [sp, #4]
    2ac6:	007b      	lsls	r3, r7, #1
    2ac8:	46bc      	mov	ip, r7
    2aca:	4463      	add	r3, ip
    2acc:	005b      	lsls	r3, r3, #1
    2ace:	499f      	ldr	r1, [pc, #636]	; (2d4c <nwkRxTaskHandler+0x378>)
    2ad0:	18cb      	adds	r3, r1, r3
    2ad2:	789b      	ldrb	r3, [r3, #2]
    2ad4:	1a1b      	subs	r3, r3, r0
    2ad6:	b2db      	uxtb	r3, r3
			if (diff < 8) {
    2ad8:	2b07      	cmp	r3, #7
    2ada:	d8cc      	bhi.n	2a76 <nwkRxTaskHandler+0xa2>
				if (entry->mask & (1 << diff)) {
    2adc:	0079      	lsls	r1, r7, #1
    2ade:	4461      	add	r1, ip
    2ae0:	0049      	lsls	r1, r1, #1
    2ae2:	489a      	ldr	r0, [pc, #616]	; (2d4c <nwkRxTaskHandler+0x378>)
    2ae4:	1841      	adds	r1, r0, r1
    2ae6:	78c9      	ldrb	r1, [r1, #3]
    2ae8:	0008      	movs	r0, r1
    2aea:	4118      	asrs	r0, r3
    2aec:	07c2      	lsls	r2, r0, #31
    2aee:	d5b7      	bpl.n	2a60 <nwkRxTaskHandler+0x8c>
					if (nwkIb.addr == header->macDstAddr) {
    2af0:	79e1      	ldrb	r1, [r4, #7]
    2af2:	7a23      	ldrb	r3, [r4, #8]
    2af4:	021b      	lsls	r3, r3, #8
    2af6:	4a93      	ldr	r2, [pc, #588]	; (2d44 <nwkRxTaskHandler+0x370>)
    2af8:	8812      	ldrh	r2, [r2, #0]
    2afa:	430b      	orrs	r3, r1
    2afc:	429a      	cmp	r2, r3
    2afe:	d152      	bne.n	2ba6 <nwkRxTaskHandler+0x1d2>
								header->nwkFcf.multicast);
    2b00:	7ae1      	ldrb	r1, [r4, #11]
    2b02:	0709      	lsls	r1, r1, #28
						nwkRouteRemove(
    2b04:	0fc9      	lsrs	r1, r1, #31
    2b06:	7be2      	ldrb	r2, [r4, #15]
    2b08:	7c20      	ldrb	r0, [r4, #16]
    2b0a:	0200      	lsls	r0, r0, #8
    2b0c:	4310      	orrs	r0, r2
    2b0e:	4b90      	ldr	r3, [pc, #576]	; (2d50 <nwkRxTaskHandler+0x37c>)
    2b10:	4798      	blx	r3
    2b12:	e048      	b.n	2ba6 <nwkRxTaskHandler+0x1d2>
	if (NULL == freeEntry) {
    2b14:	4663      	mov	r3, ip
    2b16:	2b00      	cmp	r3, #0
    2b18:	d045      	beq.n	2ba6 <nwkRxTaskHandler+0x1d2>
	freeEntry->src = header->nwkSrcAddr;
    2b1a:	7b61      	ldrb	r1, [r4, #13]
    2b1c:	7ba3      	ldrb	r3, [r4, #14]
    2b1e:	021b      	lsls	r3, r3, #8
    2b20:	430b      	orrs	r3, r1
    2b22:	4661      	mov	r1, ip
    2b24:	800b      	strh	r3, [r1, #0]
	freeEntry->seq = header->nwkSeq;
    2b26:	7b23      	ldrb	r3, [r4, #12]
    2b28:	708b      	strb	r3, [r1, #2]
	freeEntry->mask = 1;
    2b2a:	2301      	movs	r3, #1
    2b2c:	70cb      	strb	r3, [r1, #3]
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    2b2e:	331e      	adds	r3, #30
    2b30:	710b      	strb	r3, [r1, #4]
	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    2b32:	4888      	ldr	r0, [pc, #544]	; (2d54 <nwkRxTaskHandler+0x380>)
    2b34:	4b88      	ldr	r3, [pc, #544]	; (2d58 <nwkRxTaskHandler+0x384>)
    2b36:	4798      	blx	r3
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    2b38:	79e1      	ldrb	r1, [r4, #7]
    2b3a:	7a23      	ldrb	r3, [r4, #8]
    2b3c:	021b      	lsls	r3, r3, #8
    2b3e:	430b      	orrs	r3, r1
    2b40:	4a7f      	ldr	r2, [pc, #508]	; (2d40 <nwkRxTaskHandler+0x36c>)
    2b42:	4293      	cmp	r3, r2
    2b44:	d013      	beq.n	2b6e <nwkRxTaskHandler+0x19a>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    2b46:	4b7f      	ldr	r3, [pc, #508]	; (2d44 <nwkRxTaskHandler+0x370>)
    2b48:	881a      	ldrh	r2, [r3, #0]
    2b4a:	7be0      	ldrb	r0, [r4, #15]
    2b4c:	7c23      	ldrb	r3, [r4, #16]
    2b4e:	021b      	lsls	r3, r3, #8
    2b50:	4303      	orrs	r3, r0
    2b52:	429a      	cmp	r2, r3
    2b54:	d01a      	beq.n	2b8c <nwkRxTaskHandler+0x1b8>
    2b56:	497a      	ldr	r1, [pc, #488]	; (2d40 <nwkRxTaskHandler+0x36c>)
    2b58:	428b      	cmp	r3, r1
    2b5a:	d017      	beq.n	2b8c <nwkRxTaskHandler+0x1b8>
		else if (nwkIb.addr == header->macDstAddr) {
    2b5c:	79e0      	ldrb	r0, [r4, #7]
    2b5e:	7a23      	ldrb	r3, [r4, #8]
    2b60:	021b      	lsls	r3, r3, #8
    2b62:	4303      	orrs	r3, r0
    2b64:	4293      	cmp	r3, r2
    2b66:	d11e      	bne.n	2ba6 <nwkRxTaskHandler+0x1d2>
			frame->state = NWK_RX_STATE_ROUTE;
    2b68:	2323      	movs	r3, #35	; 0x23
    2b6a:	7023      	strb	r3, [r4, #0]
    2b6c:	e01b      	b.n	2ba6 <nwkRxTaskHandler+0x1d2>
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    2b6e:	4b75      	ldr	r3, [pc, #468]	; (2d44 <nwkRxTaskHandler+0x370>)
    2b70:	881a      	ldrh	r2, [r3, #0]
				header->nwkDstAddr &&
    2b72:	7be0      	ldrb	r0, [r4, #15]
    2b74:	7c23      	ldrb	r3, [r4, #16]
    2b76:	021b      	lsls	r3, r3, #8
    2b78:	4303      	orrs	r3, r0
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    2b7a:	429a      	cmp	r2, r3
    2b7c:	d006      	beq.n	2b8c <nwkRxTaskHandler+0x1b8>
				0 == header->nwkFcf.linkLocal) {
    2b7e:	7ae1      	ldrb	r1, [r4, #11]
				header->nwkDstAddr &&
    2b80:	0749      	lsls	r1, r1, #29
    2b82:	d4e8      	bmi.n	2b56 <nwkRxTaskHandler+0x182>
			nwkTxBroadcastFrame(frame);
    2b84:	0020      	movs	r0, r4
    2b86:	4b75      	ldr	r3, [pc, #468]	; (2d5c <nwkRxTaskHandler+0x388>)
    2b88:	4798      	blx	r3
    2b8a:	e7dc      	b.n	2b46 <nwkRxTaskHandler+0x172>
			if (header->nwkFcf.security) {
    2b8c:	7ae3      	ldrb	r3, [r4, #11]
    2b8e:	079b      	lsls	r3, r3, #30
    2b90:	d502      	bpl.n	2b98 <nwkRxTaskHandler+0x1c4>
				frame->state = NWK_RX_STATE_DECRYPT;
    2b92:	2321      	movs	r3, #33	; 0x21
    2b94:	7023      	strb	r3, [r4, #0]
    2b96:	e006      	b.n	2ba6 <nwkRxTaskHandler+0x1d2>
			frame->state = NWK_RX_STATE_INDICATE;
    2b98:	2322      	movs	r3, #34	; 0x22
    2b9a:	7023      	strb	r3, [r4, #0]
    2b9c:	e003      	b.n	2ba6 <nwkRxTaskHandler+0x1d2>
		break;

#ifdef NWK_ENABLE_SECURITY
		case NWK_RX_STATE_DECRYPT:
		{
			nwkSecurityProcess(frame, false);
    2b9e:	2100      	movs	r1, #0
    2ba0:	0020      	movs	r0, r4
    2ba2:	4b6f      	ldr	r3, [pc, #444]	; (2d60 <nwkRxTaskHandler+0x38c>)
    2ba4:	4798      	blx	r3
	while (NULL != (frame = nwkFrameNext(frame))) {
    2ba6:	0020      	movs	r0, r4
    2ba8:	47a8      	blx	r5
    2baa:	1e04      	subs	r4, r0, #0
    2bac:	d100      	bne.n	2bb0 <nwkRxTaskHandler+0x1dc>
    2bae:	e0f9      	b.n	2da4 <nwkRxTaskHandler+0x3d0>
		switch (frame->state) {
    2bb0:	7823      	ldrb	r3, [r4, #0]
    2bb2:	3b20      	subs	r3, #32
    2bb4:	b2da      	uxtb	r2, r3
    2bb6:	2a04      	cmp	r2, #4
    2bb8:	d8f5      	bhi.n	2ba6 <nwkRxTaskHandler+0x1d2>
    2bba:	0093      	lsls	r3, r2, #2
    2bbc:	58f3      	ldr	r3, [r6, r3]
    2bbe:	469f      	mov	pc, r3
	nwkRxAckControl = 0;
    2bc0:	2200      	movs	r2, #0
    2bc2:	4b68      	ldr	r3, [pc, #416]	; (2d64 <nwkRxTaskHandler+0x390>)
    2bc4:	701a      	strb	r2, [r3, #0]
	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    2bc6:	7c63      	ldrb	r3, [r4, #17]
    2bc8:	091b      	lsrs	r3, r3, #4
    2bca:	469c      	mov	ip, r3
    2bcc:	466a      	mov	r2, sp
    2bce:	7113      	strb	r3, [r2, #4]
    2bd0:	7913      	ldrb	r3, [r2, #4]
    2bd2:	3302      	adds	r3, #2
    2bd4:	009b      	lsls	r3, r3, #2
    2bd6:	4a5b      	ldr	r2, [pc, #364]	; (2d44 <nwkRxTaskHandler+0x370>)
    2bd8:	5899      	ldr	r1, [r3, r2]
    2bda:	2900      	cmp	r1, #0
    2bdc:	d100      	bne.n	2be0 <nwkRxTaskHandler+0x20c>
    2bde:	e0cb      	b.n	2d78 <nwkRxTaskHandler+0x3a4>
	ind.srcAddr = header->nwkSrcAddr;
    2be0:	1ca0      	adds	r0, r4, #2
    2be2:	7b62      	ldrb	r2, [r4, #13]
    2be4:	7ba3      	ldrb	r3, [r4, #14]
    2be6:	021b      	lsls	r3, r3, #8
    2be8:	4313      	orrs	r3, r2
    2bea:	4699      	mov	r9, r3
    2bec:	ab02      	add	r3, sp, #8
    2bee:	464a      	mov	r2, r9
    2bf0:	801a      	strh	r2, [r3, #0]
	ind.dstAddr = header->nwkDstAddr;
    2bf2:	7be2      	ldrb	r2, [r4, #15]
    2bf4:	7c27      	ldrb	r7, [r4, #16]
    2bf6:	023f      	lsls	r7, r7, #8
    2bf8:	4317      	orrs	r7, r2
    2bfa:	805f      	strh	r7, [r3, #2]
	ind.srcEndpoint = header->nwkSrcEndpoint;
    2bfc:	7c62      	ldrb	r2, [r4, #17]
    2bfe:	0712      	lsls	r2, r2, #28
    2c00:	0f12      	lsrs	r2, r2, #28
    2c02:	711a      	strb	r2, [r3, #4]
	ind.dstEndpoint = header->nwkDstEndpoint;
    2c04:	4662      	mov	r2, ip
    2c06:	715a      	strb	r2, [r3, #5]
	ind.data = frame->payload;
    2c08:	2281      	movs	r2, #129	; 0x81
    2c0a:	5ca3      	ldrb	r3, [r4, r2]
    2c0c:	3201      	adds	r2, #1
    2c0e:	5ca2      	ldrb	r2, [r4, r2]
    2c10:	0212      	lsls	r2, r2, #8
    2c12:	4313      	orrs	r3, r2
    2c14:	2283      	movs	r2, #131	; 0x83
    2c16:	5ca2      	ldrb	r2, [r4, r2]
    2c18:	0412      	lsls	r2, r2, #16
    2c1a:	4313      	orrs	r3, r2
    2c1c:	2284      	movs	r2, #132	; 0x84
    2c1e:	5ca2      	ldrb	r2, [r4, r2]
    2c20:	0612      	lsls	r2, r2, #24
    2c22:	431a      	orrs	r2, r3
    2c24:	9204      	str	r2, [sp, #16]

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
	return frame->size - (frame->payload - frame->data);
    2c26:	1a12      	subs	r2, r2, r0
    2c28:	7863      	ldrb	r3, [r4, #1]
    2c2a:	1a9a      	subs	r2, r3, r2
	ind.size = nwkFramePayloadSize(frame);
    2c2c:	ab02      	add	r3, sp, #8
    2c2e:	731a      	strb	r2, [r3, #12]
	ind.lqi = frame->rx.lqi;
    2c30:	2285      	movs	r2, #133	; 0x85
    2c32:	5ca2      	ldrb	r2, [r4, r2]
    2c34:	735a      	strb	r2, [r3, #13]
	ind.rssi = frame->rx.rssi;
    2c36:	2286      	movs	r2, #134	; 0x86
    2c38:	5ca2      	ldrb	r2, [r4, r2]
    2c3a:	739a      	strb	r2, [r3, #14]
		= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    2c3c:	7ae0      	ldrb	r0, [r4, #11]
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    2c3e:	2203      	movs	r2, #3
    2c40:	4002      	ands	r2, r0
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    2c42:	0743      	lsls	r3, r0, #29
    2c44:	0fdb      	lsrs	r3, r3, #31
    2c46:	015b      	lsls	r3, r3, #5
    2c48:	431a      	orrs	r2, r3
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    2c4a:	0700      	lsls	r0, r0, #28
    2c4c:	0fc0      	lsrs	r0, r0, #31
    2c4e:	0180      	lsls	r0, r0, #6
    2c50:	4310      	orrs	r0, r2
		|= (NWK_BROADCAST_ADDR ==
    2c52:	4b45      	ldr	r3, [pc, #276]	; (2d68 <nwkRxTaskHandler+0x394>)
    2c54:	469c      	mov	ip, r3
    2c56:	4467      	add	r7, ip
    2c58:	427a      	negs	r2, r7
    2c5a:	4157      	adcs	r7, r2
    2c5c:	00bf      	lsls	r7, r7, #2
    2c5e:	4338      	orrs	r0, r7
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    2c60:	1ca7      	adds	r7, r4, #2
    2c62:	7a63      	ldrb	r3, [r4, #9]
    2c64:	7aa2      	ldrb	r2, [r4, #10]
    2c66:	0212      	lsls	r2, r2, #8
		|= (header->nwkSrcAddr ==
    2c68:	431a      	orrs	r2, r3
    2c6a:	464b      	mov	r3, r9
    2c6c:	1a9b      	subs	r3, r3, r2
    2c6e:	425a      	negs	r2, r3
    2c70:	4153      	adcs	r3, r2
    2c72:	00db      	lsls	r3, r3, #3
    2c74:	4303      	orrs	r3, r0
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    2c76:	0038      	movs	r0, r7
    2c78:	78ff      	ldrb	r7, [r7, #3]
    2c7a:	7902      	ldrb	r2, [r0, #4]
    2c7c:	0212      	lsls	r2, r2, #8
		|= (NWK_BROADCAST_PANID ==
    2c7e:	433a      	orrs	r2, r7
    2c80:	4839      	ldr	r0, [pc, #228]	; (2d68 <nwkRxTaskHandler+0x394>)
    2c82:	4684      	mov	ip, r0
    2c84:	4462      	add	r2, ip
    2c86:	4250      	negs	r0, r2
    2c88:	4142      	adcs	r2, r0
    2c8a:	0112      	lsls	r2, r2, #4
    2c8c:	431a      	orrs	r2, r3
    2c8e:	ab02      	add	r3, sp, #8
    2c90:	719a      	strb	r2, [r3, #6]
	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    2c92:	0018      	movs	r0, r3
    2c94:	4788      	blx	r1
	if (0 == frame->header.nwkFcf.ackRequest) {
    2c96:	7ae2      	ldrb	r2, [r4, #11]
		ack = false;
    2c98:	07d3      	lsls	r3, r2, #31
    2c9a:	17db      	asrs	r3, r3, #31
    2c9c:	4018      	ands	r0, r3
	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    2c9e:	79e1      	ldrb	r1, [r4, #7]
    2ca0:	7a23      	ldrb	r3, [r4, #8]
    2ca2:	021b      	lsls	r3, r3, #8
    2ca4:	430b      	orrs	r3, r1
    2ca6:	4926      	ldr	r1, [pc, #152]	; (2d40 <nwkRxTaskHandler+0x36c>)
    2ca8:	428b      	cmp	r3, r1
    2caa:	d067      	beq.n	2d7c <nwkRxTaskHandler+0x3a8>
	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    2cac:	7962      	ldrb	r2, [r4, #5]
    2cae:	79a3      	ldrb	r3, [r4, #6]
    2cb0:	021b      	lsls	r3, r3, #8
    2cb2:	4313      	orrs	r3, r2
    2cb4:	4a22      	ldr	r2, [pc, #136]	; (2d40 <nwkRxTaskHandler+0x36c>)
    2cb6:	4293      	cmp	r3, r2
    2cb8:	d03b      	beq.n	2d32 <nwkRxTaskHandler+0x35e>
	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    2cba:	4b22      	ldr	r3, [pc, #136]	; (2d44 <nwkRxTaskHandler+0x370>)
    2cbc:	881a      	ldrh	r2, [r3, #0]
    2cbe:	4b20      	ldr	r3, [pc, #128]	; (2d40 <nwkRxTaskHandler+0x36c>)
    2cc0:	429a      	cmp	r2, r3
    2cc2:	d036      	beq.n	2d32 <nwkRxTaskHandler+0x35e>
	if (ack) {
    2cc4:	2800      	cmp	r0, #0
    2cc6:	d034      	beq.n	2d32 <nwkRxTaskHandler+0x35e>
	if (NULL == (ack = nwkFrameAlloc())) {
    2cc8:	4b28      	ldr	r3, [pc, #160]	; (2d6c <nwkRxTaskHandler+0x398>)
    2cca:	4798      	blx	r3
    2ccc:	1e07      	subs	r7, r0, #0
    2cce:	d030      	beq.n	2d32 <nwkRxTaskHandler+0x35e>
	nwkFrameCommandInit(ack);
    2cd0:	4b27      	ldr	r3, [pc, #156]	; (2d70 <nwkRxTaskHandler+0x39c>)
    2cd2:	4798      	blx	r3
	ack->size += sizeof(NwkCommandAck_t);
    2cd4:	787b      	ldrb	r3, [r7, #1]
    2cd6:	3303      	adds	r3, #3
    2cd8:	707b      	strb	r3, [r7, #1]
	ack->tx.confirm = NULL;
    2cda:	2200      	movs	r2, #0
    2cdc:	2389      	movs	r3, #137	; 0x89
    2cde:	54fa      	strb	r2, [r7, r3]
    2ce0:	003b      	movs	r3, r7
    2ce2:	3389      	adds	r3, #137	; 0x89
    2ce4:	705a      	strb	r2, [r3, #1]
    2ce6:	709a      	strb	r2, [r3, #2]
    2ce8:	70da      	strb	r2, [r3, #3]
	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    2cea:	7ae3      	ldrb	r3, [r4, #11]
    2cec:	3202      	adds	r2, #2
    2cee:	401a      	ands	r2, r3
    2cf0:	7afb      	ldrb	r3, [r7, #11]
    2cf2:	2102      	movs	r1, #2
    2cf4:	438b      	bics	r3, r1
    2cf6:	4313      	orrs	r3, r2
    2cf8:	72fb      	strb	r3, [r7, #11]
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    2cfa:	7b62      	ldrb	r2, [r4, #13]
    2cfc:	7ba3      	ldrb	r3, [r4, #14]
    2cfe:	73fa      	strb	r2, [r7, #15]
    2d00:	743b      	strb	r3, [r7, #16]
	command = (NwkCommandAck_t *)ack->payload;
    2d02:	2381      	movs	r3, #129	; 0x81
    2d04:	5cfb      	ldrb	r3, [r7, r3]
    2d06:	2282      	movs	r2, #130	; 0x82
    2d08:	5cba      	ldrb	r2, [r7, r2]
    2d0a:	0212      	lsls	r2, r2, #8
    2d0c:	431a      	orrs	r2, r3
    2d0e:	2383      	movs	r3, #131	; 0x83
    2d10:	5cfb      	ldrb	r3, [r7, r3]
    2d12:	041b      	lsls	r3, r3, #16
    2d14:	431a      	orrs	r2, r3
    2d16:	2384      	movs	r3, #132	; 0x84
    2d18:	5cfb      	ldrb	r3, [r7, r3]
    2d1a:	061b      	lsls	r3, r3, #24
    2d1c:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ACK;
    2d1e:	2200      	movs	r2, #0
    2d20:	701a      	strb	r2, [r3, #0]
	command->control = nwkRxAckControl;
    2d22:	4a10      	ldr	r2, [pc, #64]	; (2d64 <nwkRxTaskHandler+0x390>)
    2d24:	7812      	ldrb	r2, [r2, #0]
    2d26:	709a      	strb	r2, [r3, #2]
	command->seq = frame->header.nwkSeq;
    2d28:	7b22      	ldrb	r2, [r4, #12]
    2d2a:	705a      	strb	r2, [r3, #1]
	nwkTxFrame(ack);
    2d2c:	0038      	movs	r0, r7
    2d2e:	4b11      	ldr	r3, [pc, #68]	; (2d74 <nwkRxTaskHandler+0x3a0>)
    2d30:	4798      	blx	r3
	frame->state = NWK_RX_STATE_FINISH;
    2d32:	2324      	movs	r3, #36	; 0x24
    2d34:	7023      	strb	r3, [r4, #0]
    2d36:	e736      	b.n	2ba6 <nwkRxTaskHandler+0x1d2>
    2d38:	000024e9 	.word	0x000024e9
    2d3c:	00005b24 	.word	0x00005b24
    2d40:	0000ffff 	.word	0x0000ffff
    2d44:	200007bc 	.word	0x200007bc
    2d48:	00002649 	.word	0x00002649
    2d4c:	200005d0 	.word	0x200005d0
    2d50:	00002631 	.word	0x00002631
    2d54:	2000060c 	.word	0x2000060c
    2d58:	00003791 	.word	0x00003791
    2d5c:	000031cd 	.word	0x000031cd
    2d60:	00002dd1 	.word	0x00002dd1
    2d64:	200005cc 	.word	0x200005cc
    2d68:	ffff0001 	.word	0xffff0001
    2d6c:	00002461 	.word	0x00002461
    2d70:	00002525 	.word	0x00002525
    2d74:	00003111 	.word	0x00003111
		return false;
    2d78:	2000      	movs	r0, #0
    2d7a:	e78c      	b.n	2c96 <nwkRxTaskHandler+0x2c2>
			nwkIb.addr == frame->header.nwkDstAddr &&
    2d7c:	7be7      	ldrb	r7, [r4, #15]
    2d7e:	7c23      	ldrb	r3, [r4, #16]
    2d80:	021b      	lsls	r3, r3, #8
	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    2d82:	490b      	ldr	r1, [pc, #44]	; (2db0 <nwkRxTaskHandler+0x3dc>)
    2d84:	8809      	ldrh	r1, [r1, #0]
    2d86:	433b      	orrs	r3, r7
    2d88:	4299      	cmp	r1, r3
    2d8a:	d18f      	bne.n	2cac <nwkRxTaskHandler+0x2d8>
			nwkIb.addr == frame->header.nwkDstAddr &&
    2d8c:	0713      	lsls	r3, r2, #28
    2d8e:	d48d      	bmi.n	2cac <nwkRxTaskHandler+0x2d8>
		ack = true;
    2d90:	2001      	movs	r0, #1
    2d92:	e78b      	b.n	2cac <nwkRxTaskHandler+0x2d8>
		break;

#ifdef NWK_ENABLE_ROUTING
		case NWK_RX_STATE_ROUTE:
		{
			nwkRouteFrame(frame);
    2d94:	0020      	movs	r0, r4
    2d96:	4b07      	ldr	r3, [pc, #28]	; (2db4 <nwkRxTaskHandler+0x3e0>)
    2d98:	4798      	blx	r3
		}
		break;
    2d9a:	e704      	b.n	2ba6 <nwkRxTaskHandler+0x1d2>
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    2d9c:	0020      	movs	r0, r4
    2d9e:	4b06      	ldr	r3, [pc, #24]	; (2db8 <nwkRxTaskHandler+0x3e4>)
    2da0:	4798      	blx	r3
		}
		break;
    2da2:	e700      	b.n	2ba6 <nwkRxTaskHandler+0x1d2>
		}
	}
}
    2da4:	b007      	add	sp, #28
    2da6:	bc0c      	pop	{r2, r3}
    2da8:	4690      	mov	r8, r2
    2daa:	4699      	mov	r9, r3
    2dac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2dae:	46c0      	nop			; (mov r8, r8)
    2db0:	200007bc 	.word	0x200007bc
    2db4:	000027d1 	.word	0x000027d1
    2db8:	000024d5 	.word	0x000024d5

00002dbc <nwkSecurityInit>:
/*************************************************************************//**
*  @brief Initializes the Security module
*****************************************************************************/
void nwkSecurityInit(void)
{
	nwkSecurityActiveFrames = 0;
    2dbc:	2300      	movs	r3, #0
    2dbe:	4a02      	ldr	r2, [pc, #8]	; (2dc8 <nwkSecurityInit+0xc>)
    2dc0:	7013      	strb	r3, [r2, #0]
	nwkSecurityActiveFrame = NULL;
    2dc2:	4a02      	ldr	r2, [pc, #8]	; (2dcc <nwkSecurityInit+0x10>)
    2dc4:	6013      	str	r3, [r2, #0]
}
    2dc6:	4770      	bx	lr
    2dc8:	20000624 	.word	0x20000624
    2dcc:	20000620 	.word	0x20000620

00002dd0 <nwkSecurityProcess>:

/*************************************************************************//**
*****************************************************************************/
void nwkSecurityProcess(NwkFrame_t *frame, bool encrypt)
{
	if (encrypt) {
    2dd0:	2900      	cmp	r1, #0
    2dd2:	d106      	bne.n	2de2 <nwkSecurityProcess+0x12>
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
	} else {
		frame->state = NWK_SECURITY_STATE_DECRYPT_PENDING;
    2dd4:	2331      	movs	r3, #49	; 0x31
    2dd6:	7003      	strb	r3, [r0, #0]
	}

	++nwkSecurityActiveFrames;
    2dd8:	4a03      	ldr	r2, [pc, #12]	; (2de8 <nwkSecurityProcess+0x18>)
    2dda:	7813      	ldrb	r3, [r2, #0]
    2ddc:	3301      	adds	r3, #1
    2dde:	7013      	strb	r3, [r2, #0]
}
    2de0:	4770      	bx	lr
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
    2de2:	2330      	movs	r3, #48	; 0x30
    2de4:	7003      	strb	r3, [r0, #0]
    2de6:	e7f7      	b.n	2dd8 <nwkSecurityProcess+0x8>
    2de8:	20000624 	.word	0x20000624

00002dec <SYS_EncryptConf>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptConf(void)
{
    2dec:	b5f0      	push	{r4, r5, r6, r7, lr}
    2dee:	46c6      	mov	lr, r8
    2df0:	b500      	push	{lr}
	uint8_t *vector = (uint8_t *)nwkSecurityVector;
	uint8_t *text = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    2df2:	4b25      	ldr	r3, [pc, #148]	; (2e88 <SYS_EncryptConf+0x9c>)
    2df4:	681b      	ldr	r3, [r3, #0]
    2df6:	469c      	mov	ip, r3
    2df8:	2381      	movs	r3, #129	; 0x81
    2dfa:	4662      	mov	r2, ip
    2dfc:	5cd1      	ldrb	r1, [r2, r3]
    2dfe:	3301      	adds	r3, #1
    2e00:	5cd3      	ldrb	r3, [r2, r3]
    2e02:	021b      	lsls	r3, r3, #8
    2e04:	4319      	orrs	r1, r3
    2e06:	2383      	movs	r3, #131	; 0x83
    2e08:	5cd3      	ldrb	r3, [r2, r3]
    2e0a:	041b      	lsls	r3, r3, #16
    2e0c:	430b      	orrs	r3, r1
    2e0e:	2284      	movs	r2, #132	; 0x84
    2e10:	4661      	mov	r1, ip
    2e12:	5c89      	ldrb	r1, [r1, r2]
    2e14:	0609      	lsls	r1, r1, #24
    2e16:	4319      	orrs	r1, r3
    2e18:	4b1c      	ldr	r3, [pc, #112]	; (2e8c <SYS_EncryptConf+0xa0>)
    2e1a:	781b      	ldrb	r3, [r3, #0]
    2e1c:	4698      	mov	r8, r3
	uint8_t block;

	block
		= (nwkSecuritySize <
    2e1e:	4b1c      	ldr	r3, [pc, #112]	; (2e90 <SYS_EncryptConf+0xa4>)
    2e20:	781e      	ldrb	r6, [r3, #0]
    2e22:	1c37      	adds	r7, r6, #0
    2e24:	2e10      	cmp	r6, #16
    2e26:	d900      	bls.n	2e2a <SYS_EncryptConf+0x3e>
    2e28:	2710      	movs	r7, #16
    2e2a:	b2ff      	uxtb	r7, r7
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    2e2c:	2f00      	cmp	r7, #0
    2e2e:	d017      	beq.n	2e60 <SYS_EncryptConf+0x74>
		text[i] ^= vector[i];

		if (nwkSecurityEncrypt) {
    2e30:	4b18      	ldr	r3, [pc, #96]	; (2e94 <SYS_EncryptConf+0xa8>)
    2e32:	781d      	ldrb	r5, [r3, #0]
    2e34:	4441      	add	r1, r8
    2e36:	4a18      	ldr	r2, [pc, #96]	; (2e98 <SYS_EncryptConf+0xac>)
    2e38:	1e7c      	subs	r4, r7, #1
    2e3a:	b2e4      	uxtb	r4, r4
    2e3c:	3401      	adds	r4, #1
    2e3e:	1914      	adds	r4, r2, r4
    2e40:	e006      	b.n	2e50 <SYS_EncryptConf+0x64>
			vector[i] = text[i];
		} else {
			vector[i] ^= text[i];
    2e42:	7810      	ldrb	r0, [r2, #0]
    2e44:	4043      	eors	r3, r0
    2e46:	7013      	strb	r3, [r2, #0]
    2e48:	3101      	adds	r1, #1
    2e4a:	3201      	adds	r2, #1
	for (uint8_t i = 0; i < block; i++) {
    2e4c:	42a2      	cmp	r2, r4
    2e4e:	d007      	beq.n	2e60 <SYS_EncryptConf+0x74>
		text[i] ^= vector[i];
    2e50:	780b      	ldrb	r3, [r1, #0]
    2e52:	7810      	ldrb	r0, [r2, #0]
    2e54:	4043      	eors	r3, r0
    2e56:	700b      	strb	r3, [r1, #0]
		if (nwkSecurityEncrypt) {
    2e58:	2d00      	cmp	r5, #0
    2e5a:	d0f2      	beq.n	2e42 <SYS_EncryptConf+0x56>
			vector[i] = text[i];
    2e5c:	7013      	strb	r3, [r2, #0]
    2e5e:	e7f3      	b.n	2e48 <SYS_EncryptConf+0x5c>
		}
	}

	nwkSecurityOffset += block;
    2e60:	4643      	mov	r3, r8
    2e62:	19db      	adds	r3, r3, r7
    2e64:	4a09      	ldr	r2, [pc, #36]	; (2e8c <SYS_EncryptConf+0xa0>)
    2e66:	7013      	strb	r3, [r2, #0]
	nwkSecuritySize -= block;
    2e68:	1bf6      	subs	r6, r6, r7
    2e6a:	b2f6      	uxtb	r6, r6
    2e6c:	4b08      	ldr	r3, [pc, #32]	; (2e90 <SYS_EncryptConf+0xa4>)
    2e6e:	701e      	strb	r6, [r3, #0]

	if (nwkSecuritySize > 0) {
    2e70:	2e00      	cmp	r6, #0
    2e72:	d105      	bne.n	2e80 <SYS_EncryptConf+0x94>
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
	} else {
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_CONFIRM;
    2e74:	2334      	movs	r3, #52	; 0x34
    2e76:	4662      	mov	r2, ip
    2e78:	7013      	strb	r3, [r2, #0]
	}
}
    2e7a:	bc04      	pop	{r2}
    2e7c:	4690      	mov	r8, r2
    2e7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    2e80:	2332      	movs	r3, #50	; 0x32
    2e82:	4662      	mov	r2, ip
    2e84:	7013      	strb	r3, [r2, #0]
    2e86:	e7f8      	b.n	2e7a <SYS_EncryptConf+0x8e>
    2e88:	20000620 	.word	0x20000620
    2e8c:	20000626 	.word	0x20000626
    2e90:	20000627 	.word	0x20000627
    2e94:	20000625 	.word	0x20000625
    2e98:	20000628 	.word	0x20000628

00002e9c <nwkSecurityTaskHandler>:

/*************************************************************************//**
*  @brief Security Module task handler
*****************************************************************************/
void nwkSecurityTaskHandler(void)
{
    2e9c:	b570      	push	{r4, r5, r6, lr}
    2e9e:	b082      	sub	sp, #8
	NwkFrame_t *frame = NULL;

	if (0 == nwkSecurityActiveFrames) {
    2ea0:	4b55      	ldr	r3, [pc, #340]	; (2ff8 <nwkSecurityTaskHandler+0x15c>)
    2ea2:	781b      	ldrb	r3, [r3, #0]
    2ea4:	2b00      	cmp	r3, #0
    2ea6:	d008      	beq.n	2eba <nwkSecurityTaskHandler+0x1e>
		return;
	}

	if (nwkSecurityActiveFrame) {
    2ea8:	4b54      	ldr	r3, [pc, #336]	; (2ffc <nwkSecurityTaskHandler+0x160>)
    2eaa:	681c      	ldr	r4, [r3, #0]
    2eac:	2c00      	cmp	r4, #0
    2eae:	d057      	beq.n	2f60 <nwkSecurityTaskHandler+0xc4>
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
    2eb0:	7823      	ldrb	r3, [r4, #0]
		if (NWK_SECURITY_STATE_CONFIRM ==
    2eb2:	2b34      	cmp	r3, #52	; 0x34
    2eb4:	d003      	beq.n	2ebe <nwkSecurityTaskHandler+0x22>
						micStatus);
			}

			nwkSecurityActiveFrame = NULL;
			--nwkSecurityActiveFrames;
		} else if (NWK_SECURITY_STATE_PROCESS ==
    2eb6:	2b32      	cmp	r3, #50	; 0x32
    2eb8:	d047      	beq.n	2f4a <nwkSecurityTaskHandler+0xae>
			nwkSecurityActiveFrame = frame;
			nwkSecurityStart();
			return;
		}
	}
}
    2eba:	b002      	add	sp, #8
    2ebc:	bd70      	pop	{r4, r5, r6, pc}
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    2ebe:	334d      	adds	r3, #77	; 0x4d
    2ec0:	5ce0      	ldrb	r0, [r4, r3]
    2ec2:	3301      	adds	r3, #1
    2ec4:	5ce3      	ldrb	r3, [r4, r3]
    2ec6:	021b      	lsls	r3, r3, #8
    2ec8:	4303      	orrs	r3, r0
    2eca:	2283      	movs	r2, #131	; 0x83
    2ecc:	5ca0      	ldrb	r0, [r4, r2]
    2ece:	0400      	lsls	r0, r0, #16
    2ed0:	4303      	orrs	r3, r0
    2ed2:	3201      	adds	r2, #1
    2ed4:	5ca0      	ldrb	r0, [r4, r2]
    2ed6:	0600      	lsls	r0, r0, #24
    2ed8:	4318      	orrs	r0, r3
    2eda:	4b49      	ldr	r3, [pc, #292]	; (3000 <nwkSecurityTaskHandler+0x164>)
    2edc:	781b      	ldrb	r3, [r3, #0]
    2ede:	18c0      	adds	r0, r0, r3
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    2ee0:	4b48      	ldr	r3, [pc, #288]	; (3004 <nwkSecurityTaskHandler+0x168>)
    2ee2:	681d      	ldr	r5, [r3, #0]
    2ee4:	685a      	ldr	r2, [r3, #4]
    2ee6:	4055      	eors	r5, r2
    2ee8:	689a      	ldr	r2, [r3, #8]
    2eea:	4055      	eors	r5, r2
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
    2eec:	68db      	ldr	r3, [r3, #12]
    2eee:	405d      	eors	r5, r3
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    2ef0:	9500      	str	r5, [sp, #0]
	if (nwkSecurityEncrypt) {
    2ef2:	4b45      	ldr	r3, [pc, #276]	; (3008 <nwkSecurityTaskHandler+0x16c>)
    2ef4:	781e      	ldrb	r6, [r3, #0]
    2ef6:	2e00      	cmp	r6, #0
    2ef8:	d119      	bne.n	2f2e <nwkSecurityTaskHandler+0x92>
		memcpy((uint8_t *)&tmic, mic, NWK_SECURITY_MIC_SIZE);
    2efa:	2204      	movs	r2, #4
    2efc:	0001      	movs	r1, r0
    2efe:	a801      	add	r0, sp, #4
    2f00:	4b42      	ldr	r3, [pc, #264]	; (300c <nwkSecurityTaskHandler+0x170>)
    2f02:	4798      	blx	r3
		return vmic == tmic;
    2f04:	9b01      	ldr	r3, [sp, #4]
    2f06:	1b5d      	subs	r5, r3, r5
    2f08:	426e      	negs	r6, r5
    2f0a:	416e      	adcs	r6, r5
    2f0c:	b2f6      	uxtb	r6, r6
			if (nwkSecurityEncrypt) {
    2f0e:	4b3e      	ldr	r3, [pc, #248]	; (3008 <nwkSecurityTaskHandler+0x16c>)
    2f10:	781b      	ldrb	r3, [r3, #0]
    2f12:	2b00      	cmp	r3, #0
    2f14:	d013      	beq.n	2f3e <nwkSecurityTaskHandler+0xa2>
				nwkTxEncryptConf(nwkSecurityActiveFrame);
    2f16:	4b39      	ldr	r3, [pc, #228]	; (2ffc <nwkSecurityTaskHandler+0x160>)
    2f18:	6818      	ldr	r0, [r3, #0]
    2f1a:	4b3d      	ldr	r3, [pc, #244]	; (3010 <nwkSecurityTaskHandler+0x174>)
    2f1c:	4798      	blx	r3
			nwkSecurityActiveFrame = NULL;
    2f1e:	2200      	movs	r2, #0
    2f20:	4b36      	ldr	r3, [pc, #216]	; (2ffc <nwkSecurityTaskHandler+0x160>)
    2f22:	601a      	str	r2, [r3, #0]
			--nwkSecurityActiveFrames;
    2f24:	4a34      	ldr	r2, [pc, #208]	; (2ff8 <nwkSecurityTaskHandler+0x15c>)
    2f26:	7813      	ldrb	r3, [r2, #0]
    2f28:	3b01      	subs	r3, #1
    2f2a:	7013      	strb	r3, [r2, #0]
    2f2c:	e7c5      	b.n	2eba <nwkSecurityTaskHandler+0x1e>
		memcpy(mic, (uint8_t *)&vmic, NWK_SECURITY_MIC_SIZE);
    2f2e:	2204      	movs	r2, #4
    2f30:	4669      	mov	r1, sp
    2f32:	4b36      	ldr	r3, [pc, #216]	; (300c <nwkSecurityTaskHandler+0x170>)
    2f34:	4798      	blx	r3
		nwkSecurityActiveFrame->size += NWK_SECURITY_MIC_SIZE;
    2f36:	7863      	ldrb	r3, [r4, #1]
    2f38:	3304      	adds	r3, #4
    2f3a:	7063      	strb	r3, [r4, #1]
    2f3c:	e7e7      	b.n	2f0e <nwkSecurityTaskHandler+0x72>
				nwkRxDecryptConf(nwkSecurityActiveFrame,
    2f3e:	4b2f      	ldr	r3, [pc, #188]	; (2ffc <nwkSecurityTaskHandler+0x160>)
    2f40:	6818      	ldr	r0, [r3, #0]
    2f42:	0031      	movs	r1, r6
    2f44:	4b33      	ldr	r3, [pc, #204]	; (3014 <nwkSecurityTaskHandler+0x178>)
    2f46:	4798      	blx	r3
    2f48:	e7e9      	b.n	2f1e <nwkSecurityTaskHandler+0x82>
			nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_WAIT;
    2f4a:	3301      	adds	r3, #1
    2f4c:	7023      	strb	r3, [r4, #0]
			SYS_EncryptReq((uint32_t *)nwkSecurityVector,
    2f4e:	4932      	ldr	r1, [pc, #200]	; (3018 <nwkSecurityTaskHandler+0x17c>)
    2f50:	482c      	ldr	r0, [pc, #176]	; (3004 <nwkSecurityTaskHandler+0x168>)
    2f52:	4b32      	ldr	r3, [pc, #200]	; (301c <nwkSecurityTaskHandler+0x180>)
    2f54:	4798      	blx	r3
    2f56:	e7b0      	b.n	2eba <nwkSecurityTaskHandler+0x1e>
		nwkSecurityActiveFrame->size -= NWK_SECURITY_MIC_SIZE;
    2f58:	7863      	ldrb	r3, [r4, #1]
    2f5a:	3b04      	subs	r3, #4
    2f5c:	7063      	strb	r3, [r4, #1]
    2f5e:	e02b      	b.n	2fb8 <nwkSecurityTaskHandler+0x11c>
	while (NULL != (frame = nwkFrameNext(frame))) {
    2f60:	4d2f      	ldr	r5, [pc, #188]	; (3020 <nwkSecurityTaskHandler+0x184>)
    2f62:	0020      	movs	r0, r4
    2f64:	47a8      	blx	r5
    2f66:	1e04      	subs	r4, r0, #0
    2f68:	d0a7      	beq.n	2eba <nwkSecurityTaskHandler+0x1e>
		if (NWK_SECURITY_STATE_ENCRYPT_PENDING == frame->state ||
    2f6a:	7823      	ldrb	r3, [r4, #0]
    2f6c:	3b30      	subs	r3, #48	; 0x30
    2f6e:	2b01      	cmp	r3, #1
    2f70:	d8f7      	bhi.n	2f62 <nwkSecurityTaskHandler+0xc6>
			nwkSecurityActiveFrame = frame;
    2f72:	4b22      	ldr	r3, [pc, #136]	; (2ffc <nwkSecurityTaskHandler+0x160>)
    2f74:	601c      	str	r4, [r3, #0]
	nwkSecurityVector[0] = header->nwkSeq;
    2f76:	4923      	ldr	r1, [pc, #140]	; (3004 <nwkSecurityTaskHandler+0x168>)
    2f78:	7b23      	ldrb	r3, [r4, #12]
    2f7a:	600b      	str	r3, [r1, #0]
		= ((uint32_t)header->nwkDstAddr <<
    2f7c:	7be0      	ldrb	r0, [r4, #15]
    2f7e:	7c23      	ldrb	r3, [r4, #16]
    2f80:	021b      	lsls	r3, r3, #8
    2f82:	4303      	orrs	r3, r0
    2f84:	041b      	lsls	r3, r3, #16
			16) | header->nwkDstEndpoint;
    2f86:	7c60      	ldrb	r0, [r4, #17]
    2f88:	0900      	lsrs	r0, r0, #4
    2f8a:	4303      	orrs	r3, r0
		= ((uint32_t)header->nwkDstAddr <<
    2f8c:	604b      	str	r3, [r1, #4]
		= ((uint32_t)header->nwkSrcAddr <<
    2f8e:	7b60      	ldrb	r0, [r4, #13]
    2f90:	7ba3      	ldrb	r3, [r4, #14]
    2f92:	021b      	lsls	r3, r3, #8
    2f94:	4303      	orrs	r3, r0
    2f96:	041b      	lsls	r3, r3, #16
			16) | header->nwkSrcEndpoint;
    2f98:	7c60      	ldrb	r0, [r4, #17]
    2f9a:	0700      	lsls	r0, r0, #28
    2f9c:	0f00      	lsrs	r0, r0, #28
    2f9e:	4303      	orrs	r3, r0
		= ((uint32_t)header->nwkSrcAddr <<
    2fa0:	608b      	str	r3, [r1, #8]
		= ((uint32_t)header->macDstPanId <<
    2fa2:	7960      	ldrb	r0, [r4, #5]
    2fa4:	79a3      	ldrb	r3, [r4, #6]
    2fa6:	021b      	lsls	r3, r3, #8
    2fa8:	4303      	orrs	r3, r0
    2faa:	041b      	lsls	r3, r3, #16
			16) | *(uint8_t *)&header->nwkFcf;
    2fac:	7ae2      	ldrb	r2, [r4, #11]
    2fae:	4313      	orrs	r3, r2
		= ((uint32_t)header->macDstPanId <<
    2fb0:	60cb      	str	r3, [r1, #12]
			nwkSecurityActiveFrame->state) {
    2fb2:	7820      	ldrb	r0, [r4, #0]
	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
    2fb4:	2831      	cmp	r0, #49	; 0x31
    2fb6:	d0cf      	beq.n	2f58 <nwkSecurityTaskHandler+0xbc>
    2fb8:	2381      	movs	r3, #129	; 0x81
    2fba:	5ce1      	ldrb	r1, [r4, r3]
    2fbc:	3301      	adds	r3, #1
    2fbe:	5ce2      	ldrb	r2, [r4, r3]
    2fc0:	0212      	lsls	r2, r2, #8
    2fc2:	4311      	orrs	r1, r2
    2fc4:	3301      	adds	r3, #1
    2fc6:	5ce2      	ldrb	r2, [r4, r3]
    2fc8:	0412      	lsls	r2, r2, #16
    2fca:	4311      	orrs	r1, r2
    2fcc:	3301      	adds	r3, #1
    2fce:	5ce3      	ldrb	r3, [r4, r3]
    2fd0:	061b      	lsls	r3, r3, #24
    2fd2:	430b      	orrs	r3, r1
    2fd4:	1ca2      	adds	r2, r4, #2
    2fd6:	1a9b      	subs	r3, r3, r2
    2fd8:	7862      	ldrb	r2, [r4, #1]
    2fda:	1ad3      	subs	r3, r2, r3
	nwkSecuritySize = nwkFramePayloadSize(nwkSecurityActiveFrame);
    2fdc:	4a11      	ldr	r2, [pc, #68]	; (3024 <nwkSecurityTaskHandler+0x188>)
    2fde:	7013      	strb	r3, [r2, #0]
	nwkSecurityOffset = 0;
    2fe0:	2200      	movs	r2, #0
    2fe2:	4b07      	ldr	r3, [pc, #28]	; (3000 <nwkSecurityTaskHandler+0x164>)
    2fe4:	701a      	strb	r2, [r3, #0]
		= (NWK_SECURITY_STATE_ENCRYPT_PENDING ==
    2fe6:	0003      	movs	r3, r0
    2fe8:	3b30      	subs	r3, #48	; 0x30
    2fea:	4259      	negs	r1, r3
    2fec:	4159      	adcs	r1, r3
    2fee:	4a06      	ldr	r2, [pc, #24]	; (3008 <nwkSecurityTaskHandler+0x16c>)
    2ff0:	7011      	strb	r1, [r2, #0]
	nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    2ff2:	2332      	movs	r3, #50	; 0x32
    2ff4:	7023      	strb	r3, [r4, #0]
    2ff6:	e760      	b.n	2eba <nwkSecurityTaskHandler+0x1e>
    2ff8:	20000624 	.word	0x20000624
    2ffc:	20000620 	.word	0x20000620
    3000:	20000626 	.word	0x20000626
    3004:	20000628 	.word	0x20000628
    3008:	20000625 	.word	0x20000625
    300c:	000049b1 	.word	0x000049b1
    3010:	00003295 	.word	0x00003295
    3014:	000029c5 	.word	0x000029c5
    3018:	20000804 	.word	0x20000804
    301c:	0000369d 	.word	0x0000369d
    3020:	000024e9 	.word	0x000024e9
    3024:	20000627 	.word	0x20000627

00003028 <nwkTxDelayTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
    3028:	b5f0      	push	{r4, r5, r6, r7, lr}
    302a:	b083      	sub	sp, #12
    302c:	9001      	str	r0, [sp, #4]
	NwkFrame_t *frame = NULL;
	bool restart = false;
    302e:	2400      	movs	r4, #0
	NwkFrame_t *frame = NULL;
    3030:	2000      	movs	r0, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    3032:	4d11      	ldr	r5, [pc, #68]	; (3078 <nwkTxDelayTimerHandler+0x50>)
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
			restart = true;

			if (0 == --frame->tx.timeout) {
    3034:	2686      	movs	r6, #134	; 0x86
    3036:	2787      	movs	r7, #135	; 0x87
	while (NULL != (frame = nwkFrameNext(frame))) {
    3038:	47a8      	blx	r5
    303a:	2800      	cmp	r0, #0
    303c:	d013      	beq.n	3066 <nwkTxDelayTimerHandler+0x3e>
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
    303e:	7803      	ldrb	r3, [r0, #0]
    3040:	2b11      	cmp	r3, #17
    3042:	d1f9      	bne.n	3038 <nwkTxDelayTimerHandler+0x10>
			if (0 == --frame->tx.timeout) {
    3044:	5d82      	ldrb	r2, [r0, r6]
    3046:	5dc3      	ldrb	r3, [r0, r7]
    3048:	021b      	lsls	r3, r3, #8
    304a:	4313      	orrs	r3, r2
    304c:	3b01      	subs	r3, #1
    304e:	b29b      	uxth	r3, r3
    3050:	5583      	strb	r3, [r0, r6]
    3052:	0a19      	lsrs	r1, r3, #8
    3054:	0002      	movs	r2, r0
    3056:	3286      	adds	r2, #134	; 0x86
    3058:	7051      	strb	r1, [r2, #1]
			restart = true;
    305a:	2401      	movs	r4, #1
			if (0 == --frame->tx.timeout) {
    305c:	2b00      	cmp	r3, #0
    305e:	d1eb      	bne.n	3038 <nwkTxDelayTimerHandler+0x10>
				frame->state = NWK_TX_STATE_SEND;
    3060:	3313      	adds	r3, #19
    3062:	7003      	strb	r3, [r0, #0]
    3064:	e7e8      	b.n	3038 <nwkTxDelayTimerHandler+0x10>
			}
		}
	}

	if (restart) {
    3066:	2c00      	cmp	r4, #0
    3068:	d101      	bne.n	306e <nwkTxDelayTimerHandler+0x46>
		SYS_TimerStart(timer);
	}
}
    306a:	b003      	add	sp, #12
    306c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		SYS_TimerStart(timer);
    306e:	9801      	ldr	r0, [sp, #4]
    3070:	4b02      	ldr	r3, [pc, #8]	; (307c <nwkTxDelayTimerHandler+0x54>)
    3072:	4798      	blx	r3
}
    3074:	e7f9      	b.n	306a <nwkTxDelayTimerHandler+0x42>
    3076:	46c0      	nop			; (mov r8, r8)
    3078:	000024e9 	.word	0x000024e9
    307c:	00003791 	.word	0x00003791

00003080 <nwkTxAckWaitTimerHandler>:
{
    3080:	b5f0      	push	{r4, r5, r6, r7, lr}
    3082:	b083      	sub	sp, #12
    3084:	9001      	str	r0, [sp, #4]
	bool restart = false;
    3086:	2400      	movs	r4, #0
	NwkFrame_t *frame = NULL;
    3088:	2000      	movs	r0, #0
	while (NULL != (frame = nwkFrameNext(frame))) {
    308a:	4d12      	ldr	r5, [pc, #72]	; (30d4 <nwkTxAckWaitTimerHandler+0x54>)
			if (0 == --frame->tx.timeout) {
    308c:	2686      	movs	r6, #134	; 0x86
    308e:	2787      	movs	r7, #135	; 0x87
	while (NULL != (frame = nwkFrameNext(frame))) {
    3090:	47a8      	blx	r5
    3092:	2800      	cmp	r0, #0
    3094:	d016      	beq.n	30c4 <nwkTxAckWaitTimerHandler+0x44>
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
    3096:	7803      	ldrb	r3, [r0, #0]
    3098:	2b16      	cmp	r3, #22
    309a:	d1f9      	bne.n	3090 <nwkTxAckWaitTimerHandler+0x10>
			if (0 == --frame->tx.timeout) {
    309c:	5d82      	ldrb	r2, [r0, r6]
    309e:	5dc3      	ldrb	r3, [r0, r7]
    30a0:	021b      	lsls	r3, r3, #8
    30a2:	4313      	orrs	r3, r2
    30a4:	3b01      	subs	r3, #1
    30a6:	b29b      	uxth	r3, r3
    30a8:	5583      	strb	r3, [r0, r6]
    30aa:	0a19      	lsrs	r1, r3, #8
    30ac:	0002      	movs	r2, r0
    30ae:	3286      	adds	r2, #134	; 0x86
    30b0:	7051      	strb	r1, [r2, #1]
			restart = true;
    30b2:	2401      	movs	r4, #1
			if (0 == --frame->tx.timeout) {
    30b4:	2b00      	cmp	r3, #0
    30b6:	d1eb      	bne.n	3090 <nwkTxAckWaitTimerHandler+0x10>
	frame->state = NWK_TX_STATE_CONFIRM;
    30b8:	3317      	adds	r3, #23
    30ba:	7003      	strb	r3, [r0, #0]
	frame->tx.status = status;
    30bc:	2210      	movs	r2, #16
    30be:	336e      	adds	r3, #110	; 0x6e
    30c0:	54c2      	strb	r2, [r0, r3]
    30c2:	e7e5      	b.n	3090 <nwkTxAckWaitTimerHandler+0x10>
	if (restart) {
    30c4:	2c00      	cmp	r4, #0
    30c6:	d101      	bne.n	30cc <nwkTxAckWaitTimerHandler+0x4c>
}
    30c8:	b003      	add	sp, #12
    30ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
		SYS_TimerStart(timer);
    30cc:	9801      	ldr	r0, [sp, #4]
    30ce:	4b02      	ldr	r3, [pc, #8]	; (30d8 <nwkTxAckWaitTimerHandler+0x58>)
    30d0:	4798      	blx	r3
}
    30d2:	e7f9      	b.n	30c8 <nwkTxAckWaitTimerHandler+0x48>
    30d4:	000024e9 	.word	0x000024e9
    30d8:	00003791 	.word	0x00003791

000030dc <nwkTxInit>:
	nwkTxPhyActiveFrame = NULL;
    30dc:	2200      	movs	r2, #0
    30de:	4b07      	ldr	r3, [pc, #28]	; (30fc <nwkTxInit+0x20>)
    30e0:	601a      	str	r2, [r3, #0]
	nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    30e2:	4b07      	ldr	r3, [pc, #28]	; (3100 <nwkTxInit+0x24>)
    30e4:	2132      	movs	r1, #50	; 0x32
    30e6:	6099      	str	r1, [r3, #8]
	nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    30e8:	731a      	strb	r2, [r3, #12]
	nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    30ea:	4906      	ldr	r1, [pc, #24]	; (3104 <nwkTxInit+0x28>)
    30ec:	6119      	str	r1, [r3, #16]
	nwkTxDelayTimer.interval = NWK_TX_DELAY_TIMER_INTERVAL;
    30ee:	4b06      	ldr	r3, [pc, #24]	; (3108 <nwkTxInit+0x2c>)
    30f0:	210a      	movs	r1, #10
    30f2:	6099      	str	r1, [r3, #8]
	nwkTxDelayTimer.mode = SYS_TIMER_INTERVAL_MODE;
    30f4:	731a      	strb	r2, [r3, #12]
	nwkTxDelayTimer.handler = nwkTxDelayTimerHandler;
    30f6:	4a05      	ldr	r2, [pc, #20]	; (310c <nwkTxInit+0x30>)
    30f8:	611a      	str	r2, [r3, #16]
}
    30fa:	4770      	bx	lr
    30fc:	20000660 	.word	0x20000660
    3100:	20000638 	.word	0x20000638
    3104:	00003081 	.word	0x00003081
    3108:	2000064c 	.word	0x2000064c
    310c:	00003029 	.word	0x00003029

00003110 <nwkTxFrame>:
{
    3110:	b510      	push	{r4, lr}
    3112:	0004      	movs	r4, r0
	if (frame->tx.control & NWK_TX_CONTROL_ROUTING) {
    3114:	2388      	movs	r3, #136	; 0x88
    3116:	5cc3      	ldrb	r3, [r0, r3]
    3118:	079a      	lsls	r2, r3, #30
    311a:	d52d      	bpl.n	3178 <nwkTxFrame+0x68>
		frame->state = NWK_TX_STATE_DELAY;
    311c:	2212      	movs	r2, #18
    311e:	7002      	strb	r2, [r0, #0]
	frame->tx.status = NWK_SUCCESS_STATUS;
    3120:	2100      	movs	r1, #0
    3122:	2285      	movs	r2, #133	; 0x85
    3124:	54a1      	strb	r1, [r4, r2]
	if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID) {
    3126:	07da      	lsls	r2, r3, #31
    3128:	d52f      	bpl.n	318a <nwkTxFrame+0x7a>
		header->macDstPanId = NWK_BROADCAST_PANID;
    312a:	2201      	movs	r2, #1
    312c:	4252      	negs	r2, r2
    312e:	7162      	strb	r2, [r4, #5]
    3130:	71a2      	strb	r2, [r4, #6]
	if (0 == (frame->tx.control & NWK_TX_CONTROL_DIRECT_LINK) &&
    3132:	2205      	movs	r2, #5
    3134:	421a      	tst	r2, r3
    3136:	d02e      	beq.n	3196 <nwkTxFrame+0x86>
	header->macDstAddr = header->nwkDstAddr;
    3138:	7be2      	ldrb	r2, [r4, #15]
    313a:	7c23      	ldrb	r3, [r4, #16]
    313c:	71e2      	strb	r2, [r4, #7]
    313e:	7223      	strb	r3, [r4, #8]
	header->macSrcAddr = nwkIb.addr;
    3140:	491e      	ldr	r1, [pc, #120]	; (31bc <nwkTxFrame+0xac>)
    3142:	780b      	ldrb	r3, [r1, #0]
    3144:	7263      	strb	r3, [r4, #9]
    3146:	784b      	ldrb	r3, [r1, #1]
    3148:	72a3      	strb	r3, [r4, #10]
	header->macSeq = ++nwkIb.macSeqNum;
    314a:	794b      	ldrb	r3, [r1, #5]
    314c:	3301      	adds	r3, #1
    314e:	b2db      	uxtb	r3, r3
    3150:	714b      	strb	r3, [r1, #5]
    3152:	7123      	strb	r3, [r4, #4]
	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    3154:	79e1      	ldrb	r1, [r4, #7]
    3156:	7a23      	ldrb	r3, [r4, #8]
    3158:	021b      	lsls	r3, r3, #8
    315a:	430b      	orrs	r3, r1
    315c:	4a18      	ldr	r2, [pc, #96]	; (31c0 <nwkTxFrame+0xb0>)
    315e:	4293      	cmp	r3, r2
    3160:	d01d      	beq.n	319e <nwkTxFrame+0x8e>
		header->macFcf = 0x8861;
    3162:	2361      	movs	r3, #97	; 0x61
    3164:	70a3      	strb	r3, [r4, #2]
    3166:	3bd9      	subs	r3, #217	; 0xd9
    3168:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = 0;
    316a:	2200      	movs	r2, #0
    316c:	33fe      	adds	r3, #254	; 0xfe
    316e:	54e2      	strb	r2, [r4, r3]
    3170:	3486      	adds	r4, #134	; 0x86
    3172:	2300      	movs	r3, #0
    3174:	7063      	strb	r3, [r4, #1]
}
    3176:	bd10      	pop	{r4, pc}
		if (header->nwkFcf.security) {
    3178:	7ac2      	ldrb	r2, [r0, #11]
    317a:	0792      	lsls	r2, r2, #30
    317c:	d502      	bpl.n	3184 <nwkTxFrame+0x74>
			frame->state = NWK_TX_STATE_ENCRYPT;
    317e:	2210      	movs	r2, #16
    3180:	7002      	strb	r2, [r0, #0]
    3182:	e7cd      	b.n	3120 <nwkTxFrame+0x10>
		frame->state = NWK_TX_STATE_DELAY;
    3184:	2212      	movs	r2, #18
    3186:	7002      	strb	r2, [r0, #0]
    3188:	e7ca      	b.n	3120 <nwkTxFrame+0x10>
		header->macDstPanId = nwkIb.panId;
    318a:	4a0c      	ldr	r2, [pc, #48]	; (31bc <nwkTxFrame+0xac>)
    318c:	7891      	ldrb	r1, [r2, #2]
    318e:	7161      	strb	r1, [r4, #5]
    3190:	78d2      	ldrb	r2, [r2, #3]
    3192:	71a2      	strb	r2, [r4, #6]
    3194:	e7cd      	b.n	3132 <nwkTxFrame+0x22>
		nwkRoutePrepareTx(frame);
    3196:	0020      	movs	r0, r4
    3198:	4b0a      	ldr	r3, [pc, #40]	; (31c4 <nwkTxFrame+0xb4>)
    319a:	4798      	blx	r3
    319c:	e7d0      	b.n	3140 <nwkTxFrame+0x30>
		header->macFcf = 0x8841;
    319e:	2341      	movs	r3, #65	; 0x41
    31a0:	70a3      	strb	r3, [r4, #2]
    31a2:	3bb9      	subs	r3, #185	; 0xb9
    31a4:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    31a6:	4b08      	ldr	r3, [pc, #32]	; (31c8 <nwkTxFrame+0xb8>)
    31a8:	4798      	blx	r3
    31aa:	2307      	movs	r3, #7
    31ac:	4018      	ands	r0, r3
    31ae:	3001      	adds	r0, #1
    31b0:	337f      	adds	r3, #127	; 0x7f
    31b2:	54e0      	strb	r0, [r4, r3]
    31b4:	3486      	adds	r4, #134	; 0x86
    31b6:	2300      	movs	r3, #0
    31b8:	7063      	strb	r3, [r4, #1]
    31ba:	e7dc      	b.n	3176 <nwkTxFrame+0x66>
    31bc:	200007bc 	.word	0x200007bc
    31c0:	0000ffff 	.word	0x0000ffff
    31c4:	0000278d 	.word	0x0000278d
    31c8:	00004a31 	.word	0x00004a31

000031cc <nwkTxBroadcastFrame>:
{
    31cc:	b570      	push	{r4, r5, r6, lr}
    31ce:	0005      	movs	r5, r0
	if (NULL == (newFrame = nwkFrameAlloc())) {
    31d0:	4b1c      	ldr	r3, [pc, #112]	; (3244 <nwkTxBroadcastFrame+0x78>)
    31d2:	4798      	blx	r3
    31d4:	1e04      	subs	r4, r0, #0
    31d6:	d033      	beq.n	3240 <nwkTxBroadcastFrame+0x74>
	newFrame->state = NWK_TX_STATE_DELAY;
    31d8:	2312      	movs	r3, #18
    31da:	7003      	strb	r3, [r0, #0]
	newFrame->size = frame->size;
    31dc:	786b      	ldrb	r3, [r5, #1]
    31de:	7043      	strb	r3, [r0, #1]
	newFrame->tx.status = NWK_SUCCESS_STATUS;
    31e0:	2200      	movs	r2, #0
    31e2:	2385      	movs	r3, #133	; 0x85
    31e4:	54c2      	strb	r2, [r0, r3]
	newFrame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    31e6:	4b18      	ldr	r3, [pc, #96]	; (3248 <nwkTxBroadcastFrame+0x7c>)
    31e8:	4798      	blx	r3
    31ea:	2307      	movs	r3, #7
    31ec:	4018      	ands	r0, r3
    31ee:	3001      	adds	r0, #1
    31f0:	337f      	adds	r3, #127	; 0x7f
    31f2:	54e0      	strb	r0, [r4, r3]
    31f4:	0c00      	lsrs	r0, r0, #16
    31f6:	0023      	movs	r3, r4
    31f8:	3386      	adds	r3, #134	; 0x86
    31fa:	7058      	strb	r0, [r3, #1]
	newFrame->tx.confirm = NULL;
    31fc:	2200      	movs	r2, #0
    31fe:	2389      	movs	r3, #137	; 0x89
    3200:	54e2      	strb	r2, [r4, r3]
    3202:	0023      	movs	r3, r4
    3204:	3389      	adds	r3, #137	; 0x89
    3206:	705a      	strb	r2, [r3, #1]
    3208:	709a      	strb	r2, [r3, #2]
    320a:	70da      	strb	r2, [r3, #3]
	memcpy(newFrame->data, frame->data, frame->size);
    320c:	1ca0      	adds	r0, r4, #2
    320e:	786a      	ldrb	r2, [r5, #1]
    3210:	1ca9      	adds	r1, r5, #2
    3212:	4b0e      	ldr	r3, [pc, #56]	; (324c <nwkTxBroadcastFrame+0x80>)
    3214:	4798      	blx	r3
	newFrame->header.macFcf = 0x8841;
    3216:	2341      	movs	r3, #65	; 0x41
    3218:	70a3      	strb	r3, [r4, #2]
    321a:	3bb9      	subs	r3, #185	; 0xb9
    321c:	70e3      	strb	r3, [r4, #3]
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
    321e:	3377      	adds	r3, #119	; 0x77
    3220:	71e3      	strb	r3, [r4, #7]
    3222:	7223      	strb	r3, [r4, #8]
	newFrame->header.macDstPanId = frame->header.macDstPanId;
    3224:	796a      	ldrb	r2, [r5, #5]
    3226:	79ab      	ldrb	r3, [r5, #6]
    3228:	7162      	strb	r2, [r4, #5]
    322a:	71a3      	strb	r3, [r4, #6]
	newFrame->header.macSrcAddr = nwkIb.addr;
    322c:	4a08      	ldr	r2, [pc, #32]	; (3250 <nwkTxBroadcastFrame+0x84>)
    322e:	7813      	ldrb	r3, [r2, #0]
    3230:	7263      	strb	r3, [r4, #9]
    3232:	7853      	ldrb	r3, [r2, #1]
    3234:	72a3      	strb	r3, [r4, #10]
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
    3236:	7953      	ldrb	r3, [r2, #5]
    3238:	3301      	adds	r3, #1
    323a:	b2db      	uxtb	r3, r3
    323c:	7153      	strb	r3, [r2, #5]
    323e:	7123      	strb	r3, [r4, #4]
}
    3240:	bd70      	pop	{r4, r5, r6, pc}
    3242:	46c0      	nop			; (mov r8, r8)
    3244:	00002461 	.word	0x00002461
    3248:	00004a31 	.word	0x00004a31
    324c:	000049b1 	.word	0x000049b1
    3250:	200007bc 	.word	0x200007bc

00003254 <nwkTxAckReceived>:
{
    3254:	b570      	push	{r4, r5, r6, lr}
	if (sizeof(NwkCommandAck_t) != ind->size) {
    3256:	7b02      	ldrb	r2, [r0, #12]
		return false;
    3258:	2300      	movs	r3, #0
	if (sizeof(NwkCommandAck_t) != ind->size) {
    325a:	2a03      	cmp	r2, #3
    325c:	d001      	beq.n	3262 <nwkTxAckReceived+0xe>
}
    325e:	0018      	movs	r0, r3
    3260:	bd70      	pop	{r4, r5, r6, pc}
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
    3262:	6885      	ldr	r5, [r0, #8]
    3264:	2000      	movs	r0, #0
	while (NULL != (frame = nwkFrameNext(frame))) {
    3266:	4c0a      	ldr	r4, [pc, #40]	; (3290 <nwkTxAckReceived+0x3c>)
    3268:	47a0      	blx	r4
    326a:	2800      	cmp	r0, #0
    326c:	d00d      	beq.n	328a <nwkTxAckReceived+0x36>
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    326e:	7803      	ldrb	r3, [r0, #0]
    3270:	2b16      	cmp	r3, #22
    3272:	d1f9      	bne.n	3268 <nwkTxAckReceived+0x14>
    3274:	7b02      	ldrb	r2, [r0, #12]
    3276:	786b      	ldrb	r3, [r5, #1]
    3278:	429a      	cmp	r2, r3
    327a:	d1f5      	bne.n	3268 <nwkTxAckReceived+0x14>
			frame->state = NWK_TX_STATE_CONFIRM;
    327c:	2317      	movs	r3, #23
    327e:	7003      	strb	r3, [r0, #0]
			frame->tx.control = command->control;
    3280:	78aa      	ldrb	r2, [r5, #2]
    3282:	3371      	adds	r3, #113	; 0x71
    3284:	54c2      	strb	r2, [r0, r3]
			return true;
    3286:	3b87      	subs	r3, #135	; 0x87
    3288:	e7e9      	b.n	325e <nwkTxAckReceived+0xa>
	return false;
    328a:	2300      	movs	r3, #0
    328c:	e7e7      	b.n	325e <nwkTxAckReceived+0xa>
    328e:	46c0      	nop			; (mov r8, r8)
    3290:	000024e9 	.word	0x000024e9

00003294 <nwkTxEncryptConf>:
	frame->state = NWK_TX_STATE_DELAY;
    3294:	2312      	movs	r3, #18
    3296:	7003      	strb	r3, [r0, #0]
}
    3298:	4770      	bx	lr
	...

0000329c <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    329c:	4b0c      	ldr	r3, [pc, #48]	; (32d0 <PHY_DataConf+0x34>)
    329e:	681b      	ldr	r3, [r3, #0]
	switch (status) {
    32a0:	2801      	cmp	r0, #1
    32a2:	d005      	beq.n	32b0 <PHY_DataConf+0x14>
    32a4:	2800      	cmp	r0, #0
    32a6:	d004      	beq.n	32b2 <PHY_DataConf+0x16>
    32a8:	2802      	cmp	r0, #2
    32aa:	d00f      	beq.n	32cc <PHY_DataConf+0x30>
		return NWK_ERROR_STATUS;
    32ac:	2001      	movs	r0, #1
    32ae:	e000      	b.n	32b2 <PHY_DataConf+0x16>
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    32b0:	2020      	movs	r0, #32
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    32b2:	2285      	movs	r2, #133	; 0x85
    32b4:	5498      	strb	r0, [r3, r2]
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    32b6:	3a70      	subs	r2, #112	; 0x70
    32b8:	701a      	strb	r2, [r3, #0]
	nwkTxPhyActiveFrame = NULL;
    32ba:	2200      	movs	r2, #0
    32bc:	4b04      	ldr	r3, [pc, #16]	; (32d0 <PHY_DataConf+0x34>)
    32be:	601a      	str	r2, [r3, #0]
	nwkIb.lock--;
    32c0:	4904      	ldr	r1, [pc, #16]	; (32d4 <PHY_DataConf+0x38>)
    32c2:	3258      	adds	r2, #88	; 0x58
    32c4:	5a8b      	ldrh	r3, [r1, r2]
    32c6:	3b01      	subs	r3, #1
    32c8:	528b      	strh	r3, [r1, r2]
}
    32ca:	4770      	bx	lr
		return NWK_PHY_NO_ACK_STATUS;
    32cc:	2021      	movs	r0, #33	; 0x21
    32ce:	e7f0      	b.n	32b2 <PHY_DataConf+0x16>
    32d0:	20000660 	.word	0x20000660
    32d4:	200007bc 	.word	0x200007bc

000032d8 <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    32d8:	b570      	push	{r4, r5, r6, lr}
	NwkFrame_t *frame = NULL;
    32da:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    32dc:	4d37      	ldr	r5, [pc, #220]	; (33bc <nwkTxTaskHandler+0xe4>)
		switch (frame->state) {
    32de:	4e38      	ldr	r6, [pc, #224]	; (33c0 <nwkTxTaskHandler+0xe8>)
	while (NULL != (frame = nwkFrameNext(frame))) {
    32e0:	e003      	b.n	32ea <nwkTxTaskHandler+0x12>
#ifdef NWK_ENABLE_SECURITY
		case NWK_TX_STATE_ENCRYPT:
		{
			nwkSecurityProcess(frame, true);
    32e2:	2101      	movs	r1, #1
    32e4:	0020      	movs	r0, r4
    32e6:	4b37      	ldr	r3, [pc, #220]	; (33c4 <nwkTxTaskHandler+0xec>)
    32e8:	4798      	blx	r3
	while (NULL != (frame = nwkFrameNext(frame))) {
    32ea:	0020      	movs	r0, r4
    32ec:	47a8      	blx	r5
    32ee:	1e04      	subs	r4, r0, #0
    32f0:	d063      	beq.n	33ba <nwkTxTaskHandler+0xe2>
		switch (frame->state) {
    32f2:	7823      	ldrb	r3, [r4, #0]
    32f4:	3b10      	subs	r3, #16
    32f6:	b2da      	uxtb	r2, r3
    32f8:	2a07      	cmp	r2, #7
    32fa:	d8f6      	bhi.n	32ea <nwkTxTaskHandler+0x12>
    32fc:	0093      	lsls	r3, r2, #2
    32fe:	58f3      	ldr	r3, [r6, r3]
    3300:	469f      	mov	pc, r3
		break;
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    3302:	2386      	movs	r3, #134	; 0x86
    3304:	5ce2      	ldrb	r2, [r4, r3]
    3306:	3301      	adds	r3, #1
    3308:	5ce3      	ldrb	r3, [r4, r3]
    330a:	021b      	lsls	r3, r3, #8
    330c:	4313      	orrs	r3, r2
    330e:	d102      	bne.n	3316 <nwkTxTaskHandler+0x3e>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
				SYS_TimerStart(&nwkTxDelayTimer);
			} else {
				frame->state = NWK_TX_STATE_SEND;
    3310:	2313      	movs	r3, #19
    3312:	7023      	strb	r3, [r4, #0]
    3314:	e7e9      	b.n	32ea <nwkTxTaskHandler+0x12>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    3316:	2311      	movs	r3, #17
    3318:	7023      	strb	r3, [r4, #0]
				SYS_TimerStart(&nwkTxDelayTimer);
    331a:	482b      	ldr	r0, [pc, #172]	; (33c8 <nwkTxTaskHandler+0xf0>)
    331c:	4b2b      	ldr	r3, [pc, #172]	; (33cc <nwkTxTaskHandler+0xf4>)
    331e:	4798      	blx	r3
    3320:	e7e3      	b.n	32ea <nwkTxTaskHandler+0x12>
		}
		break;

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    3322:	4b2b      	ldr	r3, [pc, #172]	; (33d0 <nwkTxTaskHandler+0xf8>)
    3324:	681b      	ldr	r3, [r3, #0]
    3326:	2b00      	cmp	r3, #0
    3328:	d1df      	bne.n	32ea <nwkTxTaskHandler+0x12>
				nwkTxPhyActiveFrame = frame;
    332a:	4b29      	ldr	r3, [pc, #164]	; (33d0 <nwkTxTaskHandler+0xf8>)
    332c:	601c      	str	r4, [r3, #0]
				frame->state = NWK_TX_STATE_WAIT_CONF;
    332e:	2314      	movs	r3, #20
    3330:	7023      	strb	r3, [r4, #0]
				PHY_DataReq(&(frame->size));
    3332:	1c60      	adds	r0, r4, #1
    3334:	4b27      	ldr	r3, [pc, #156]	; (33d4 <nwkTxTaskHandler+0xfc>)
    3336:	4798      	blx	r3
				nwkIb.lock++;
    3338:	4927      	ldr	r1, [pc, #156]	; (33d8 <nwkTxTaskHandler+0x100>)
    333a:	2258      	movs	r2, #88	; 0x58
    333c:	5a8b      	ldrh	r3, [r1, r2]
    333e:	3301      	adds	r3, #1
    3340:	528b      	strh	r3, [r1, r2]
    3342:	e7d2      	b.n	32ea <nwkTxTaskHandler+0x12>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    3344:	2385      	movs	r3, #133	; 0x85
    3346:	5ce3      	ldrb	r3, [r4, r3]
    3348:	2b00      	cmp	r3, #0
    334a:	d11a      	bne.n	3382 <nwkTxTaskHandler+0xaa>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    334c:	7b61      	ldrb	r1, [r4, #13]
    334e:	7ba3      	ldrb	r3, [r4, #14]
    3350:	021b      	lsls	r3, r3, #8
    3352:	4a21      	ldr	r2, [pc, #132]	; (33d8 <nwkTxTaskHandler+0x100>)
    3354:	8812      	ldrh	r2, [r2, #0]
    3356:	430b      	orrs	r3, r1
    3358:	429a      	cmp	r2, r3
    335a:	d002      	beq.n	3362 <nwkTxTaskHandler+0x8a>
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
				} else {
					frame->state = NWK_TX_STATE_CONFIRM;
    335c:	2317      	movs	r3, #23
    335e:	7023      	strb	r3, [r4, #0]
    3360:	e7c3      	b.n	32ea <nwkTxTaskHandler+0x12>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    3362:	7ae3      	ldrb	r3, [r4, #11]
    3364:	07db      	lsls	r3, r3, #31
    3366:	d5f9      	bpl.n	335c <nwkTxTaskHandler+0x84>
					frame->state = NWK_TX_STATE_WAIT_ACK;
    3368:	2316      	movs	r3, #22
    336a:	7023      	strb	r3, [r4, #0]
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    336c:	2215      	movs	r2, #21
    336e:	3370      	adds	r3, #112	; 0x70
    3370:	54e2      	strb	r2, [r4, r3]
    3372:	2200      	movs	r2, #0
    3374:	0023      	movs	r3, r4
    3376:	3386      	adds	r3, #134	; 0x86
    3378:	705a      	strb	r2, [r3, #1]
					SYS_TimerStart(&nwkTxAckWaitTimer);
    337a:	4818      	ldr	r0, [pc, #96]	; (33dc <nwkTxTaskHandler+0x104>)
    337c:	4b13      	ldr	r3, [pc, #76]	; (33cc <nwkTxTaskHandler+0xf4>)
    337e:	4798      	blx	r3
    3380:	e7b3      	b.n	32ea <nwkTxTaskHandler+0x12>
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    3382:	2317      	movs	r3, #23
    3384:	7023      	strb	r3, [r4, #0]
    3386:	e7b0      	b.n	32ea <nwkTxTaskHandler+0x12>
			break;

		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
    3388:	0020      	movs	r0, r4
    338a:	4b15      	ldr	r3, [pc, #84]	; (33e0 <nwkTxTaskHandler+0x108>)
    338c:	4798      	blx	r3
#endif
			if (NULL == frame->tx.confirm) {
    338e:	2389      	movs	r3, #137	; 0x89
    3390:	5ce3      	ldrb	r3, [r4, r3]
    3392:	228a      	movs	r2, #138	; 0x8a
    3394:	5ca2      	ldrb	r2, [r4, r2]
    3396:	0212      	lsls	r2, r2, #8
    3398:	431a      	orrs	r2, r3
    339a:	238b      	movs	r3, #139	; 0x8b
    339c:	5ce3      	ldrb	r3, [r4, r3]
    339e:	041b      	lsls	r3, r3, #16
    33a0:	431a      	orrs	r2, r3
    33a2:	238c      	movs	r3, #140	; 0x8c
    33a4:	5ce3      	ldrb	r3, [r4, r3]
    33a6:	061b      	lsls	r3, r3, #24
    33a8:	4313      	orrs	r3, r2
    33aa:	d002      	beq.n	33b2 <nwkTxTaskHandler+0xda>
				nwkFrameFree(frame);
			} else {
				frame->tx.confirm(frame);
    33ac:	0020      	movs	r0, r4
    33ae:	4798      	blx	r3
    33b0:	e79b      	b.n	32ea <nwkTxTaskHandler+0x12>
				nwkFrameFree(frame);
    33b2:	0020      	movs	r0, r4
    33b4:	4b0b      	ldr	r3, [pc, #44]	; (33e4 <nwkTxTaskHandler+0x10c>)
    33b6:	4798      	blx	r3
    33b8:	e797      	b.n	32ea <nwkTxTaskHandler+0x12>

		default:
			break;
		}
	}
}
    33ba:	bd70      	pop	{r4, r5, r6, pc}
    33bc:	000024e9 	.word	0x000024e9
    33c0:	00005b38 	.word	0x00005b38
    33c4:	00002dd1 	.word	0x00002dd1
    33c8:	2000064c 	.word	0x2000064c
    33cc:	00003791 	.word	0x00003791
    33d0:	20000660 	.word	0x20000660
    33d4:	00003529 	.word	0x00003529
    33d8:	200007bc 	.word	0x200007bc
    33dc:	20000638 	.word	0x20000638
    33e0:	000026f9 	.word	0x000026f9
    33e4:	000024d5 	.word	0x000024d5

000033e8 <phyTrxSetState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    33e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    33ea:	0004      	movs	r4, r0
	trx_reg_write(reg, value);
    33ec:	4f0b      	ldr	r7, [pc, #44]	; (341c <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    33ee:	4e0c      	ldr	r6, [pc, #48]	; (3420 <phyTrxSetState+0x38>)
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    33f0:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    33f2:	2103      	movs	r1, #3
    33f4:	2002      	movs	r0, #2
    33f6:	47b8      	blx	r7
	value = trx_reg_read(reg);
    33f8:	2001      	movs	r0, #1
    33fa:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    33fc:	4028      	ands	r0, r5
    33fe:	2808      	cmp	r0, #8
    3400:	d1f7      	bne.n	33f2 <phyTrxSetState+0xa>
	trx_reg_write(reg, value);
    3402:	4f06      	ldr	r7, [pc, #24]	; (341c <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    3404:	4e06      	ldr	r6, [pc, #24]	; (3420 <phyTrxSetState+0x38>)

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3406:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    3408:	0021      	movs	r1, r4
    340a:	2002      	movs	r0, #2
    340c:	47b8      	blx	r7
	value = trx_reg_read(reg);
    340e:	2001      	movs	r0, #1
    3410:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3412:	4028      	ands	r0, r5
    3414:	4284      	cmp	r4, r0
    3416:	d1f7      	bne.n	3408 <phyTrxSetState+0x20>
}
    3418:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    341a:	46c0      	nop			; (mov r8, r8)
    341c:	00003de5 	.word	0x00003de5
    3420:	00003ce9 	.word	0x00003ce9

00003424 <phySetRxState>:
{
    3424:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    3426:	2008      	movs	r0, #8
    3428:	4b06      	ldr	r3, [pc, #24]	; (3444 <phySetRxState+0x20>)
    342a:	4798      	blx	r3
	value = trx_reg_read(reg);
    342c:	200f      	movs	r0, #15
    342e:	4b06      	ldr	r3, [pc, #24]	; (3448 <phySetRxState+0x24>)
    3430:	4798      	blx	r3
	if (phyRxState) {
    3432:	4b06      	ldr	r3, [pc, #24]	; (344c <phySetRxState+0x28>)
    3434:	781b      	ldrb	r3, [r3, #0]
    3436:	2b00      	cmp	r3, #0
    3438:	d100      	bne.n	343c <phySetRxState+0x18>
}
    343a:	bd10      	pop	{r4, pc}
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    343c:	2016      	movs	r0, #22
    343e:	4b01      	ldr	r3, [pc, #4]	; (3444 <phySetRxState+0x20>)
    3440:	4798      	blx	r3
}
    3442:	e7fa      	b.n	343a <phySetRxState+0x16>
    3444:	000033e9 	.word	0x000033e9
    3448:	00003ce9 	.word	0x00003ce9
    344c:	200006e4 	.word	0x200006e4

00003450 <PHY_Init>:
{
    3450:	b570      	push	{r4, r5, r6, lr}
	trx_spi_init();
    3452:	4b0e      	ldr	r3, [pc, #56]	; (348c <PHY_Init+0x3c>)
    3454:	4798      	blx	r3
	PhyReset();
    3456:	4b0e      	ldr	r3, [pc, #56]	; (3490 <PHY_Init+0x40>)
    3458:	4798      	blx	r3
	phyRxState = false;
    345a:	2200      	movs	r2, #0
    345c:	4b0d      	ldr	r3, [pc, #52]	; (3494 <PHY_Init+0x44>)
    345e:	701a      	strb	r2, [r3, #0]
	phyState = PHY_STATE_IDLE;
    3460:	3201      	adds	r2, #1
    3462:	4b0d      	ldr	r3, [pc, #52]	; (3498 <PHY_Init+0x48>)
    3464:	701a      	strb	r2, [r3, #0]
	trx_reg_write(reg, value);
    3466:	4e0d      	ldr	r6, [pc, #52]	; (349c <PHY_Init+0x4c>)
	value = trx_reg_read(reg);
    3468:	4d0d      	ldr	r5, [pc, #52]	; (34a0 <PHY_Init+0x50>)
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    346a:	241f      	movs	r4, #31
	trx_reg_write(reg, value);
    346c:	2108      	movs	r1, #8
    346e:	2002      	movs	r0, #2
    3470:	47b0      	blx	r6
	value = trx_reg_read(reg);
    3472:	2001      	movs	r0, #1
    3474:	47a8      	blx	r5
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3476:	4020      	ands	r0, r4
    3478:	2808      	cmp	r0, #8
    347a:	d1f7      	bne.n	346c <PHY_Init+0x1c>
	trx_reg_write(reg, value);
    347c:	212e      	movs	r1, #46	; 0x2e
    347e:	3804      	subs	r0, #4
    3480:	4c06      	ldr	r4, [pc, #24]	; (349c <PHY_Init+0x4c>)
    3482:	47a0      	blx	r4
    3484:	21a0      	movs	r1, #160	; 0xa0
    3486:	200c      	movs	r0, #12
    3488:	47a0      	blx	r4
}
    348a:	bd70      	pop	{r4, r5, r6, pc}
    348c:	00003b9d 	.word	0x00003b9d
    3490:	00003cb9 	.word	0x00003cb9
    3494:	200006e4 	.word	0x200006e4
    3498:	200006e5 	.word	0x200006e5
    349c:	00003de5 	.word	0x00003de5
    34a0:	00003ce9 	.word	0x00003ce9

000034a4 <PHY_SetRxState>:
{
    34a4:	b510      	push	{r4, lr}
	phyRxState = rx;
    34a6:	4b02      	ldr	r3, [pc, #8]	; (34b0 <PHY_SetRxState+0xc>)
    34a8:	7018      	strb	r0, [r3, #0]
	phySetRxState();
    34aa:	4b02      	ldr	r3, [pc, #8]	; (34b4 <PHY_SetRxState+0x10>)
    34ac:	4798      	blx	r3
}
    34ae:	bd10      	pop	{r4, pc}
    34b0:	200006e4 	.word	0x200006e4
    34b4:	00003425 	.word	0x00003425

000034b8 <PHY_SetChannel>:
{
    34b8:	b510      	push	{r4, lr}
    34ba:	0004      	movs	r4, r0
	value = trx_reg_read(reg);
    34bc:	2008      	movs	r0, #8
    34be:	4b05      	ldr	r3, [pc, #20]	; (34d4 <PHY_SetChannel+0x1c>)
    34c0:	4798      	blx	r3
	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
    34c2:	231f      	movs	r3, #31
    34c4:	0001      	movs	r1, r0
    34c6:	4399      	bics	r1, r3
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
    34c8:	4321      	orrs	r1, r4
	trx_reg_write(reg, value);
    34ca:	b2c9      	uxtb	r1, r1
    34cc:	2008      	movs	r0, #8
    34ce:	4b02      	ldr	r3, [pc, #8]	; (34d8 <PHY_SetChannel+0x20>)
    34d0:	4798      	blx	r3
}
    34d2:	bd10      	pop	{r4, pc}
    34d4:	00003ce9 	.word	0x00003ce9
    34d8:	00003de5 	.word	0x00003de5

000034dc <PHY_SetPanId>:
{
    34dc:	b530      	push	{r4, r5, lr}
    34de:	b083      	sub	sp, #12
    34e0:	466b      	mov	r3, sp
    34e2:	1d9d      	adds	r5, r3, #6
    34e4:	80d8      	strh	r0, [r3, #6]
	trx_reg_write(reg, value);
    34e6:	b2c1      	uxtb	r1, r0
    34e8:	2022      	movs	r0, #34	; 0x22
    34ea:	4c03      	ldr	r4, [pc, #12]	; (34f8 <PHY_SetPanId+0x1c>)
    34ec:	47a0      	blx	r4
    34ee:	7869      	ldrb	r1, [r5, #1]
    34f0:	2023      	movs	r0, #35	; 0x23
    34f2:	47a0      	blx	r4
}
    34f4:	b003      	add	sp, #12
    34f6:	bd30      	pop	{r4, r5, pc}
    34f8:	00003de5 	.word	0x00003de5

000034fc <PHY_SetShortAddr>:
{
    34fc:	b570      	push	{r4, r5, r6, lr}
    34fe:	b082      	sub	sp, #8
    3500:	466b      	mov	r3, sp
    3502:	1d9e      	adds	r6, r3, #6
    3504:	80d8      	strh	r0, [r3, #6]
	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    3506:	b2c4      	uxtb	r4, r0
	trx_reg_write(reg, value);
    3508:	0021      	movs	r1, r4
    350a:	2020      	movs	r0, #32
    350c:	4d05      	ldr	r5, [pc, #20]	; (3524 <PHY_SetShortAddr+0x28>)
    350e:	47a8      	blx	r5
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    3510:	7876      	ldrb	r6, [r6, #1]
	trx_reg_write(reg, value);
    3512:	0031      	movs	r1, r6
    3514:	2021      	movs	r0, #33	; 0x21
    3516:	47a8      	blx	r5
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
    3518:	19a4      	adds	r4, r4, r6
	trx_reg_write(reg, value);
    351a:	b2e1      	uxtb	r1, r4
    351c:	202d      	movs	r0, #45	; 0x2d
    351e:	47a8      	blx	r5
}
    3520:	b002      	add	sp, #8
    3522:	bd70      	pop	{r4, r5, r6, pc}
    3524:	00003de5 	.word	0x00003de5

00003528 <PHY_DataReq>:
{
    3528:	b510      	push	{r4, lr}
    352a:	0004      	movs	r4, r0
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    352c:	2019      	movs	r0, #25
    352e:	4b0c      	ldr	r3, [pc, #48]	; (3560 <PHY_DataReq+0x38>)
    3530:	4798      	blx	r3
	value = trx_reg_read(reg);
    3532:	200f      	movs	r0, #15
    3534:	4b0b      	ldr	r3, [pc, #44]	; (3564 <PHY_DataReq+0x3c>)
    3536:	4798      	blx	r3
	data[0] += 2;
    3538:	7821      	ldrb	r1, [r4, #0]
    353a:	1c8b      	adds	r3, r1, #2
    353c:	7023      	strb	r3, [r4, #0]
	trx_frame_write(data, (data[0] - 1) /* length value*/);
    353e:	3101      	adds	r1, #1
    3540:	b2c9      	uxtb	r1, r1
    3542:	0020      	movs	r0, r4
    3544:	4b08      	ldr	r3, [pc, #32]	; (3568 <PHY_DataReq+0x40>)
    3546:	4798      	blx	r3
	phyState = PHY_STATE_TX_WAIT_END;
    3548:	2203      	movs	r2, #3
    354a:	4b08      	ldr	r3, [pc, #32]	; (356c <PHY_DataReq+0x44>)
    354c:	701a      	strb	r2, [r3, #0]
    354e:	4b08      	ldr	r3, [pc, #32]	; (3570 <PHY_DataReq+0x48>)
    3550:	2280      	movs	r2, #128	; 0x80
    3552:	0352      	lsls	r2, r2, #13
    3554:	619a      	str	r2, [r3, #24]
  __ASM volatile ("nop");
    3556:	46c0      	nop			; (mov r8, r8)
    3558:	46c0      	nop			; (mov r8, r8)
		port_base->OUTCLR.reg = pin_mask;
    355a:	615a      	str	r2, [r3, #20]
}
    355c:	bd10      	pop	{r4, pc}
    355e:	46c0      	nop			; (mov r8, r8)
    3560:	000033e9 	.word	0x000033e9
    3564:	00003ce9 	.word	0x00003ce9
    3568:	00004015 	.word	0x00004015
    356c:	200006e5 	.word	0x200006e5
    3570:	41004400 	.word	0x41004400

00003574 <PHY_EncryptReq>:
{
    3574:	b510      	push	{r4, lr}
    3576:	0004      	movs	r4, r0
    3578:	0008      	movs	r0, r1
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    357a:	2200      	movs	r2, #0
    357c:	2100      	movs	r1, #0
    357e:	4b05      	ldr	r3, [pc, #20]	; (3594 <PHY_EncryptReq+0x20>)
    3580:	4798      	blx	r3
	sal_aes_wrrd(text, NULL);
    3582:	2100      	movs	r1, #0
    3584:	0020      	movs	r0, r4
    3586:	4b04      	ldr	r3, [pc, #16]	; (3598 <PHY_EncryptReq+0x24>)
    3588:	4798      	blx	r3
	sal_aes_read(text);
    358a:	0020      	movs	r0, r4
    358c:	4b03      	ldr	r3, [pc, #12]	; (359c <PHY_EncryptReq+0x28>)
    358e:	4798      	blx	r3
}
    3590:	bd10      	pop	{r4, pc}
    3592:	46c0      	nop			; (mov r8, r8)
    3594:	00003a35 	.word	0x00003a35
    3598:	000039c9 	.word	0x000039c9
    359c:	00003b6d 	.word	0x00003b6d

000035a0 <PHY_TaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    35a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    35a2:	b085      	sub	sp, #20
	if (PHY_STATE_SLEEP == phyState) {
    35a4:	4b26      	ldr	r3, [pc, #152]	; (3640 <PHY_TaskHandler+0xa0>)
    35a6:	781b      	ldrb	r3, [r3, #0]
    35a8:	2b02      	cmp	r3, #2
    35aa:	d00a      	beq.n	35c2 <PHY_TaskHandler+0x22>
	value = trx_reg_read(reg);
    35ac:	200f      	movs	r0, #15
    35ae:	4b25      	ldr	r3, [pc, #148]	; (3644 <PHY_TaskHandler+0xa4>)
    35b0:	4798      	blx	r3
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END)) {
    35b2:	0703      	lsls	r3, r0, #28
    35b4:	d505      	bpl.n	35c2 <PHY_TaskHandler+0x22>
		if (PHY_STATE_IDLE == phyState) {
    35b6:	4b22      	ldr	r3, [pc, #136]	; (3640 <PHY_TaskHandler+0xa0>)
    35b8:	781b      	ldrb	r3, [r3, #0]
    35ba:	2b01      	cmp	r3, #1
    35bc:	d003      	beq.n	35c6 <PHY_TaskHandler+0x26>
			ind.lqi  = phyRxBuffer[size + 1];
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
    35be:	2b03      	cmp	r3, #3
    35c0:	d026      	beq.n	3610 <PHY_TaskHandler+0x70>
			phyState = PHY_STATE_IDLE;

			PHY_DataConf(status);
		}
	}
}
    35c2:	b005      	add	sp, #20
    35c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	value = trx_reg_read(reg);
    35c6:	2007      	movs	r0, #7
    35c8:	4b1e      	ldr	r3, [pc, #120]	; (3644 <PHY_TaskHandler+0xa4>)
    35ca:	4798      	blx	r3
    35cc:	0006      	movs	r6, r0
			trx_frame_read(&size, 1);
    35ce:	466b      	mov	r3, sp
    35d0:	1ddd      	adds	r5, r3, #7
    35d2:	2101      	movs	r1, #1
    35d4:	0028      	movs	r0, r5
    35d6:	4f1c      	ldr	r7, [pc, #112]	; (3648 <PHY_TaskHandler+0xa8>)
    35d8:	47b8      	blx	r7
			trx_frame_read(phyRxBuffer, size + 2);
    35da:	7829      	ldrb	r1, [r5, #0]
    35dc:	3102      	adds	r1, #2
    35de:	b2c9      	uxtb	r1, r1
    35e0:	4c1a      	ldr	r4, [pc, #104]	; (364c <PHY_TaskHandler+0xac>)
    35e2:	0020      	movs	r0, r4
    35e4:	47b8      	blx	r7
			ind.data = phyRxBuffer + 1;
    35e6:	a802      	add	r0, sp, #8
    35e8:	1c63      	adds	r3, r4, #1
    35ea:	9302      	str	r3, [sp, #8]
			ind.size = size - PHY_CRC_SIZE;
    35ec:	782b      	ldrb	r3, [r5, #0]
    35ee:	1e9a      	subs	r2, r3, #2
    35f0:	7102      	strb	r2, [r0, #4]
			ind.lqi  = phyRxBuffer[size + 1];
    35f2:	18e4      	adds	r4, r4, r3
    35f4:	7863      	ldrb	r3, [r4, #1]
    35f6:	7143      	strb	r3, [r0, #5]
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
    35f8:	3e5b      	subs	r6, #91	; 0x5b
    35fa:	7186      	strb	r6, [r0, #6]
			PHY_DataInd(&ind);
    35fc:	4b14      	ldr	r3, [pc, #80]	; (3650 <PHY_TaskHandler+0xb0>)
    35fe:	4798      	blx	r3
	value = trx_reg_read(reg);
    3600:	4d10      	ldr	r5, [pc, #64]	; (3644 <PHY_TaskHandler+0xa4>)
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    3602:	241f      	movs	r4, #31
	value = trx_reg_read(reg);
    3604:	2001      	movs	r0, #1
    3606:	47a8      	blx	r5
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    3608:	4020      	ands	r0, r4
    360a:	2816      	cmp	r0, #22
    360c:	d1fa      	bne.n	3604 <PHY_TaskHandler+0x64>
    360e:	e7d8      	b.n	35c2 <PHY_TaskHandler+0x22>
	value = trx_reg_read(reg);
    3610:	2002      	movs	r0, #2
    3612:	4b0c      	ldr	r3, [pc, #48]	; (3644 <PHY_TaskHandler+0xa4>)
    3614:	4798      	blx	r3
					TRAC_STATUS) & 7;
    3616:	0940      	lsrs	r0, r0, #5
    3618:	b2c4      	uxtb	r4, r0
			if (TRAC_STATUS_SUCCESS == status) {
    361a:	2c00      	cmp	r4, #0
    361c:	d005      	beq.n	362a <PHY_TaskHandler+0x8a>
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    361e:	2c03      	cmp	r4, #3
    3620:	d00c      	beq.n	363c <PHY_TaskHandler+0x9c>
				status = PHY_STATUS_ERROR;
    3622:	3c05      	subs	r4, #5
    3624:	1e63      	subs	r3, r4, #1
    3626:	419c      	sbcs	r4, r3
    3628:	3402      	adds	r4, #2
			phySetRxState();
    362a:	4b0a      	ldr	r3, [pc, #40]	; (3654 <PHY_TaskHandler+0xb4>)
    362c:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    362e:	2201      	movs	r2, #1
    3630:	4b03      	ldr	r3, [pc, #12]	; (3640 <PHY_TaskHandler+0xa0>)
    3632:	701a      	strb	r2, [r3, #0]
			PHY_DataConf(status);
    3634:	0020      	movs	r0, r4
    3636:	4b08      	ldr	r3, [pc, #32]	; (3658 <PHY_TaskHandler+0xb8>)
    3638:	4798      	blx	r3
    363a:	e7c2      	b.n	35c2 <PHY_TaskHandler+0x22>
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    363c:	2401      	movs	r4, #1
    363e:	e7f4      	b.n	362a <PHY_TaskHandler+0x8a>
    3640:	200006e5 	.word	0x200006e5
    3644:	00003ce9 	.word	0x00003ce9
    3648:	00003ee5 	.word	0x00003ee5
    364c:	20000664 	.word	0x20000664
    3650:	00002975 	.word	0x00002975
    3654:	00003425 	.word	0x00003425
    3658:	0000329d 	.word	0x0000329d

0000365c <SYS_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
    365c:	b510      	push	{r4, lr}
	SYS_TimerInit();
    365e:	4b04      	ldr	r3, [pc, #16]	; (3670 <SYS_Init+0x14>)
    3660:	4798      	blx	r3
#if SYS_SECURITY_MODE == 0
	sal_init();
    3662:	4b04      	ldr	r3, [pc, #16]	; (3674 <SYS_Init+0x18>)
    3664:	4798      	blx	r3
#endif
	PHY_Init();
    3666:	4b04      	ldr	r3, [pc, #16]	; (3678 <SYS_Init+0x1c>)
    3668:	4798      	blx	r3
	NWK_Init();
    366a:	4b04      	ldr	r3, [pc, #16]	; (367c <SYS_Init+0x20>)
    366c:	4798      	blx	r3
}
    366e:	bd10      	pop	{r4, pc}
    3670:	00003729 	.word	0x00003729
    3674:	000039c5 	.word	0x000039c5
    3678:	00003451 	.word	0x00003451
    367c:	0000221d 	.word	0x0000221d

00003680 <SYS_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
    3680:	b510      	push	{r4, lr}
	PHY_TaskHandler();
    3682:	4b03      	ldr	r3, [pc, #12]	; (3690 <SYS_TaskHandler+0x10>)
    3684:	4798      	blx	r3
	NWK_TaskHandler();
    3686:	4b03      	ldr	r3, [pc, #12]	; (3694 <SYS_TaskHandler+0x14>)
    3688:	4798      	blx	r3
	SYS_TimerTaskHandler();
    368a:	4b03      	ldr	r3, [pc, #12]	; (3698 <SYS_TaskHandler+0x18>)
    368c:	4798      	blx	r3
}
    368e:	bd10      	pop	{r4, pc}
    3690:	000035a1 	.word	0x000035a1
    3694:	000022a9 	.word	0x000022a9
    3698:	000037b1 	.word	0x000037b1

0000369c <SYS_EncryptReq>:
#endif

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptReq(uint32_t *text, uint32_t *key)
{
    369c:	b510      	push	{r4, lr}
#if SYS_SECURITY_MODE == 0
	PHY_EncryptReq((uint8_t *)text, (uint8_t *)key);
    369e:	4b02      	ldr	r3, [pc, #8]	; (36a8 <SYS_EncryptReq+0xc>)
    36a0:	4798      	blx	r3
	text[2] ^= text[0];
	text[3] ^= text[1];
	xtea(&text[2], key);
#endif

	SYS_EncryptConf();
    36a2:	4b02      	ldr	r3, [pc, #8]	; (36ac <SYS_EncryptReq+0x10>)
    36a4:	4798      	blx	r3
}
    36a6:	bd10      	pop	{r4, pc}
    36a8:	00003575 	.word	0x00003575
    36ac:	00002ded 	.word	0x00002ded

000036b0 <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    36b0:	b530      	push	{r4, r5, lr}
	if (timers) {
    36b2:	4b14      	ldr	r3, [pc, #80]	; (3704 <placeTimer+0x54>)
    36b4:	681d      	ldr	r5, [r3, #0]
    36b6:	2d00      	cmp	r5, #0
    36b8:	d01c      	beq.n	36f4 <placeTimer+0x44>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    36ba:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    36bc:	6869      	ldr	r1, [r5, #4]
    36be:	428a      	cmp	r2, r1
    36c0:	d309      	bcc.n	36d6 <placeTimer+0x26>
    36c2:	002c      	movs	r4, r5
				t->timeout -= timeout;
				break;
			} else {
				timeout -= t->timeout;
    36c4:	1a52      	subs	r2, r2, r1
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    36c6:	6823      	ldr	r3, [r4, #0]
    36c8:	2b00      	cmp	r3, #0
    36ca:	d008      	beq.n	36de <placeTimer+0x2e>
			if (timeout < t->timeout) {
    36cc:	6859      	ldr	r1, [r3, #4]
    36ce:	4291      	cmp	r1, r2
    36d0:	d803      	bhi.n	36da <placeTimer+0x2a>
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    36d2:	001c      	movs	r4, r3
    36d4:	e7f6      	b.n	36c4 <placeTimer+0x14>
    36d6:	002b      	movs	r3, r5
		SYS_Timer_t *prev = NULL;
    36d8:	2400      	movs	r4, #0
				t->timeout -= timeout;
    36da:	1a89      	subs	r1, r1, r2
    36dc:	6059      	str	r1, [r3, #4]
			}

			prev = t;
		}

		timer->timeout = timeout;
    36de:	6042      	str	r2, [r0, #4]

		if (prev) {
    36e0:	2c00      	cmp	r4, #0
    36e2:	d003      	beq.n	36ec <placeTimer+0x3c>
			timer->next = prev->next;
    36e4:	6823      	ldr	r3, [r4, #0]
    36e6:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    36e8:	6020      	str	r0, [r4, #0]
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    36ea:	bd30      	pop	{r4, r5, pc}
			timer->next = timers;
    36ec:	6005      	str	r5, [r0, #0]
			timers = timer;
    36ee:	4b05      	ldr	r3, [pc, #20]	; (3704 <placeTimer+0x54>)
    36f0:	6018      	str	r0, [r3, #0]
    36f2:	e7fa      	b.n	36ea <placeTimer+0x3a>
		timer->next = NULL;
    36f4:	2300      	movs	r3, #0
    36f6:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    36f8:	6883      	ldr	r3, [r0, #8]
    36fa:	6043      	str	r3, [r0, #4]
		timers = timer;
    36fc:	4b01      	ldr	r3, [pc, #4]	; (3704 <placeTimer+0x54>)
    36fe:	6018      	str	r0, [r3, #0]
}
    3700:	e7f3      	b.n	36ea <placeTimer+0x3a>
    3702:	46c0      	nop			; (mov r8, r8)
    3704:	200006e8 	.word	0x200006e8

00003708 <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    3708:	b510      	push	{r4, lr}
	SysTimerIrqCount++;
    370a:	4a04      	ldr	r2, [pc, #16]	; (371c <SYS_HwExpiry_Cb+0x14>)
    370c:	7813      	ldrb	r3, [r2, #0]
    370e:	3301      	adds	r3, #1
    3710:	b2db      	uxtb	r3, r3
    3712:	7013      	strb	r3, [r2, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    3714:	4802      	ldr	r0, [pc, #8]	; (3720 <SYS_HwExpiry_Cb+0x18>)
    3716:	4b03      	ldr	r3, [pc, #12]	; (3724 <SYS_HwExpiry_Cb+0x1c>)
    3718:	4798      	blx	r3
}
    371a:	bd10      	pop	{r4, pc}
    371c:	20000818 	.word	0x20000818
    3720:	00002710 	.word	0x00002710
    3724:	00004701 	.word	0x00004701

00003728 <SYS_TimerInit>:
{
    3728:	b510      	push	{r4, lr}
	SysTimerIrqCount = 0;
    372a:	2400      	movs	r4, #0
    372c:	4b06      	ldr	r3, [pc, #24]	; (3748 <SYS_TimerInit+0x20>)
    372e:	701c      	strb	r4, [r3, #0]
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    3730:	4806      	ldr	r0, [pc, #24]	; (374c <SYS_TimerInit+0x24>)
    3732:	4b07      	ldr	r3, [pc, #28]	; (3750 <SYS_TimerInit+0x28>)
    3734:	4798      	blx	r3
	common_tc_init();
    3736:	4b07      	ldr	r3, [pc, #28]	; (3754 <SYS_TimerInit+0x2c>)
    3738:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    373a:	4807      	ldr	r0, [pc, #28]	; (3758 <SYS_TimerInit+0x30>)
    373c:	4b07      	ldr	r3, [pc, #28]	; (375c <SYS_TimerInit+0x34>)
    373e:	4798      	blx	r3
	timers = NULL;
    3740:	4b07      	ldr	r3, [pc, #28]	; (3760 <SYS_TimerInit+0x38>)
    3742:	601c      	str	r4, [r3, #0]
}
    3744:	bd10      	pop	{r4, pc}
    3746:	46c0      	nop			; (mov r8, r8)
    3748:	20000818 	.word	0x20000818
    374c:	00003709 	.word	0x00003709
    3750:	000047f1 	.word	0x000047f1
    3754:	0000476d 	.word	0x0000476d
    3758:	00002710 	.word	0x00002710
    375c:	00004701 	.word	0x00004701
    3760:	200006e8 	.word	0x200006e8

00003764 <SYS_TimerStarted>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    3764:	4b09      	ldr	r3, [pc, #36]	; (378c <SYS_TimerStarted+0x28>)
    3766:	681b      	ldr	r3, [r3, #0]
    3768:	2b00      	cmp	r3, #0
    376a:	d00a      	beq.n	3782 <SYS_TimerStarted+0x1e>
		if (t == timer) {
    376c:	4283      	cmp	r3, r0
    376e:	d00a      	beq.n	3786 <SYS_TimerStarted+0x22>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    3770:	681b      	ldr	r3, [r3, #0]
    3772:	2b00      	cmp	r3, #0
    3774:	d003      	beq.n	377e <SYS_TimerStarted+0x1a>
		if (t == timer) {
    3776:	4298      	cmp	r0, r3
    3778:	d1fa      	bne.n	3770 <SYS_TimerStarted+0xc>
			return true;
    377a:	2001      	movs	r0, #1
    377c:	e000      	b.n	3780 <SYS_TimerStarted+0x1c>
	return false;
    377e:	2000      	movs	r0, #0
}
    3780:	4770      	bx	lr
	return false;
    3782:	2000      	movs	r0, #0
    3784:	e7fc      	b.n	3780 <SYS_TimerStarted+0x1c>
			return true;
    3786:	2001      	movs	r0, #1
    3788:	e7fa      	b.n	3780 <SYS_TimerStarted+0x1c>
    378a:	46c0      	nop			; (mov r8, r8)
    378c:	200006e8 	.word	0x200006e8

00003790 <SYS_TimerStart>:
{
    3790:	b510      	push	{r4, lr}
    3792:	0004      	movs	r4, r0
	if (!SYS_TimerStarted(timer)) {
    3794:	4b04      	ldr	r3, [pc, #16]	; (37a8 <SYS_TimerStart+0x18>)
    3796:	4798      	blx	r3
    3798:	2800      	cmp	r0, #0
    379a:	d000      	beq.n	379e <SYS_TimerStart+0xe>
}
    379c:	bd10      	pop	{r4, pc}
		placeTimer(timer);
    379e:	0020      	movs	r0, r4
    37a0:	4b02      	ldr	r3, [pc, #8]	; (37ac <SYS_TimerStart+0x1c>)
    37a2:	4798      	blx	r3
}
    37a4:	e7fa      	b.n	379c <SYS_TimerStart+0xc>
    37a6:	46c0      	nop			; (mov r8, r8)
    37a8:	00003765 	.word	0x00003765
    37ac:	000036b1 	.word	0x000036b1

000037b0 <SYS_TimerTaskHandler>:
{
    37b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    37b2:	b083      	sub	sp, #12
	if (0 == SysTimerIrqCount) {
    37b4:	4b1d      	ldr	r3, [pc, #116]	; (382c <SYS_TimerTaskHandler+0x7c>)
    37b6:	781b      	ldrb	r3, [r3, #0]
    37b8:	2b00      	cmp	r3, #0
    37ba:	d035      	beq.n	3828 <SYS_TimerTaskHandler+0x78>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    37bc:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    37c0:	4253      	negs	r3, r2
    37c2:	4153      	adcs	r3, r2
    37c4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    37c6:	b672      	cpsid	i
  __ASM volatile ("dmb");
    37c8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    37cc:	2100      	movs	r1, #0
    37ce:	4b18      	ldr	r3, [pc, #96]	; (3830 <SYS_TimerTaskHandler+0x80>)
    37d0:	7019      	strb	r1, [r3, #0]
	return flags;
    37d2:	9801      	ldr	r0, [sp, #4]
	cnt = SysTimerIrqCount;
    37d4:	4a15      	ldr	r2, [pc, #84]	; (382c <SYS_TimerTaskHandler+0x7c>)
    37d6:	7813      	ldrb	r3, [r2, #0]
    37d8:	b2db      	uxtb	r3, r3
	SysTimerIrqCount = 0;
    37da:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    37dc:	2800      	cmp	r0, #0
    37de:	d005      	beq.n	37ec <SYS_TimerTaskHandler+0x3c>
		cpu_irq_enable();
    37e0:	3101      	adds	r1, #1
    37e2:	4a13      	ldr	r2, [pc, #76]	; (3830 <SYS_TimerTaskHandler+0x80>)
    37e4:	7011      	strb	r1, [r2, #0]
    37e6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    37ea:	b662      	cpsie	i
	elapsed = cnt * SYS_TIMER_INTERVAL;
    37ec:	009d      	lsls	r5, r3, #2
    37ee:	18ed      	adds	r5, r5, r3
    37f0:	006d      	lsls	r5, r5, #1
	while (timers && (timers->timeout <= elapsed)) {
    37f2:	4e10      	ldr	r6, [pc, #64]	; (3834 <SYS_TimerTaskHandler+0x84>)
		timers = timers->next;
    37f4:	0037      	movs	r7, r6
	while (timers && (timers->timeout <= elapsed)) {
    37f6:	e005      	b.n	3804 <SYS_TimerTaskHandler+0x54>
			placeTimer(timer);
    37f8:	0020      	movs	r0, r4
    37fa:	4b0f      	ldr	r3, [pc, #60]	; (3838 <SYS_TimerTaskHandler+0x88>)
    37fc:	4798      	blx	r3
    37fe:	e00d      	b.n	381c <SYS_TimerTaskHandler+0x6c>
			timer->handler(timer);
    3800:	0020      	movs	r0, r4
    3802:	4798      	blx	r3
	while (timers && (timers->timeout <= elapsed)) {
    3804:	6834      	ldr	r4, [r6, #0]
    3806:	2c00      	cmp	r4, #0
    3808:	d00e      	beq.n	3828 <SYS_TimerTaskHandler+0x78>
    380a:	6863      	ldr	r3, [r4, #4]
    380c:	429d      	cmp	r5, r3
    380e:	d309      	bcc.n	3824 <SYS_TimerTaskHandler+0x74>
		elapsed -= timers->timeout;
    3810:	1aed      	subs	r5, r5, r3
		timers = timers->next;
    3812:	6823      	ldr	r3, [r4, #0]
    3814:	603b      	str	r3, [r7, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    3816:	7b23      	ldrb	r3, [r4, #12]
    3818:	2b01      	cmp	r3, #1
    381a:	d0ed      	beq.n	37f8 <SYS_TimerTaskHandler+0x48>
		if (timer->handler) {
    381c:	6923      	ldr	r3, [r4, #16]
    381e:	2b00      	cmp	r3, #0
    3820:	d1ee      	bne.n	3800 <SYS_TimerTaskHandler+0x50>
    3822:	e7ef      	b.n	3804 <SYS_TimerTaskHandler+0x54>
		timers->timeout -= elapsed;
    3824:	1b5d      	subs	r5, r3, r5
    3826:	6065      	str	r5, [r4, #4]
}
    3828:	b003      	add	sp, #12
    382a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    382c:	20000818 	.word	0x20000818
    3830:	20000008 	.word	0x20000008
    3834:	200006e8 	.word	0x200006e8
    3838:	000036b1 	.word	0x000036b1

0000383c <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    383c:	b510      	push	{r4, lr}
	tmr_cca_callback();
    383e:	4b01      	ldr	r3, [pc, #4]	; (3844 <tc_cca_callback+0x8>)
    3840:	4798      	blx	r3
}
    3842:	bd10      	pop	{r4, pc}
    3844:	000047d5 	.word	0x000047d5

00003848 <tc_ovf_callback>:
{
    3848:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    384a:	4b01      	ldr	r3, [pc, #4]	; (3850 <tc_ovf_callback+0x8>)
    384c:	4798      	blx	r3
}
    384e:	bd10      	pop	{r4, pc}
    3850:	0000478d 	.word	0x0000478d

00003854 <tmr_read_count>:
{
    3854:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    3856:	4802      	ldr	r0, [pc, #8]	; (3860 <tmr_read_count+0xc>)
    3858:	4b02      	ldr	r3, [pc, #8]	; (3864 <tmr_read_count+0x10>)
    385a:	4798      	blx	r3
    385c:	b280      	uxth	r0, r0
}
    385e:	bd10      	pop	{r4, pc}
    3860:	20000850 	.word	0x20000850
    3864:	00001e75 	.word	0x00001e75

00003868 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    3868:	4b03      	ldr	r3, [pc, #12]	; (3878 <tmr_disable_cc_interrupt+0x10>)
    386a:	2110      	movs	r1, #16
    386c:	681a      	ldr	r2, [r3, #0]
    386e:	7311      	strb	r1, [r2, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    3870:	7e5a      	ldrb	r2, [r3, #25]
    3872:	438a      	bics	r2, r1
    3874:	765a      	strb	r2, [r3, #25]
}
    3876:	4770      	bx	lr
    3878:	20000850 	.word	0x20000850

0000387c <tmr_enable_cc_interrupt>:
{
    387c:	b510      	push	{r4, lr}
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    387e:	4c0a      	ldr	r4, [pc, #40]	; (38a8 <tmr_enable_cc_interrupt+0x2c>)
    3880:	6820      	ldr	r0, [r4, #0]
    3882:	4b0a      	ldr	r3, [pc, #40]	; (38ac <tmr_enable_cc_interrupt+0x30>)
    3884:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    3886:	4b0a      	ldr	r3, [pc, #40]	; (38b0 <tmr_enable_cc_interrupt+0x34>)
    3888:	5c1b      	ldrb	r3, [r3, r0]
    388a:	221f      	movs	r2, #31
    388c:	401a      	ands	r2, r3
    388e:	2301      	movs	r3, #1
    3890:	4093      	lsls	r3, r2
    3892:	4a08      	ldr	r2, [pc, #32]	; (38b4 <tmr_enable_cc_interrupt+0x38>)
    3894:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    3896:	7e63      	ldrb	r3, [r4, #25]
    3898:	2210      	movs	r2, #16
    389a:	4313      	orrs	r3, r2
    389c:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    389e:	6823      	ldr	r3, [r4, #0]
    38a0:	2210      	movs	r2, #16
    38a2:	735a      	strb	r2, [r3, #13]
}
    38a4:	bd10      	pop	{r4, pc}
    38a6:	46c0      	nop			; (mov r8, r8)
    38a8:	20000850 	.word	0x20000850
    38ac:	00001c01 	.word	0x00001c01
    38b0:	00005b58 	.word	0x00005b58
    38b4:	e000e100 	.word	0xe000e100

000038b8 <tmr_write_cmpreg>:
{
    38b8:	b510      	push	{r4, lr}
    38ba:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    38bc:	2100      	movs	r1, #0
    38be:	4802      	ldr	r0, [pc, #8]	; (38c8 <tmr_write_cmpreg+0x10>)
    38c0:	4b02      	ldr	r3, [pc, #8]	; (38cc <tmr_write_cmpreg+0x14>)
    38c2:	4798      	blx	r3
}
    38c4:	bd10      	pop	{r4, pc}
    38c6:	46c0      	nop			; (mov r8, r8)
    38c8:	20000850 	.word	0x20000850
    38cc:	00001ea1 	.word	0x00001ea1

000038d0 <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    38d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    38d2:	46ce      	mov	lr, r9
    38d4:	4647      	mov	r7, r8
    38d6:	b580      	push	{r7, lr}
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    38d8:	4a2d      	ldr	r2, [pc, #180]	; (3990 <tmr_init+0xc0>)
    38da:	2300      	movs	r3, #0
    38dc:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    38de:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    38e0:	2100      	movs	r1, #0
    38e2:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    38e4:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    38e6:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    38e8:	7051      	strb	r1, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    38ea:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    38ec:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    38ee:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    38f0:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    38f2:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    38f4:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    38f6:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    38f8:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    38fa:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    38fc:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    38fe:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    3900:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    3902:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    3904:	3b01      	subs	r3, #1
    3906:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    3908:	4c22      	ldr	r4, [pc, #136]	; (3994 <tmr_init+0xc4>)
    390a:	4923      	ldr	r1, [pc, #140]	; (3998 <tmr_init+0xc8>)
    390c:	0020      	movs	r0, r4
    390e:	4b23      	ldr	r3, [pc, #140]	; (399c <tmr_init+0xcc>)
    3910:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    3912:	2200      	movs	r2, #0
    3914:	4922      	ldr	r1, [pc, #136]	; (39a0 <tmr_init+0xd0>)
    3916:	0020      	movs	r0, r4
    3918:	4d22      	ldr	r5, [pc, #136]	; (39a4 <tmr_init+0xd4>)
    391a:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    391c:	2202      	movs	r2, #2
    391e:	4922      	ldr	r1, [pc, #136]	; (39a8 <tmr_init+0xd8>)
    3920:	0020      	movs	r0, r4
    3922:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    3924:	6820      	ldr	r0, [r4, #0]
    3926:	4b21      	ldr	r3, [pc, #132]	; (39ac <tmr_init+0xdc>)
    3928:	4699      	mov	r9, r3
    392a:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    392c:	4b20      	ldr	r3, [pc, #128]	; (39b0 <tmr_init+0xe0>)
    392e:	4698      	mov	r8, r3
    3930:	5c1b      	ldrb	r3, [r3, r0]
    3932:	261f      	movs	r6, #31
    3934:	4033      	ands	r3, r6
    3936:	2501      	movs	r5, #1
    3938:	002a      	movs	r2, r5
    393a:	409a      	lsls	r2, r3
    393c:	4f1d      	ldr	r7, [pc, #116]	; (39b4 <tmr_init+0xe4>)
    393e:	603a      	str	r2, [r7, #0]
		module->enable_callback_mask |= (1 << callback_type);
    3940:	7e63      	ldrb	r3, [r4, #25]
    3942:	2201      	movs	r2, #1
    3944:	4313      	orrs	r3, r2
    3946:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    3948:	6823      	ldr	r3, [r4, #0]
    394a:	735d      	strb	r5, [r3, #13]
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    394c:	0018      	movs	r0, r3
    394e:	47c8      	blx	r9
    3950:	4643      	mov	r3, r8
    3952:	5c1b      	ldrb	r3, [r3, r0]
    3954:	401e      	ands	r6, r3
    3956:	40b5      	lsls	r5, r6
    3958:	603d      	str	r5, [r7, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    395a:	7e63      	ldrb	r3, [r4, #25]
    395c:	2210      	movs	r2, #16
    395e:	4313      	orrs	r3, r2
    3960:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    3962:	6822      	ldr	r2, [r4, #0]
    3964:	2310      	movs	r3, #16
    3966:	7353      	strb	r3, [r2, #13]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3968:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    396a:	b25b      	sxtb	r3, r3
    396c:	2b00      	cmp	r3, #0
    396e:	dbfb      	blt.n	3968 <tmr_init+0x98>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    3970:	8813      	ldrh	r3, [r2, #0]
    3972:	2102      	movs	r1, #2
    3974:	430b      	orrs	r3, r1
    3976:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    3978:	2000      	movs	r0, #0
    397a:	4b0f      	ldr	r3, [pc, #60]	; (39b8 <tmr_init+0xe8>)
    397c:	4798      	blx	r3
    397e:	490f      	ldr	r1, [pc, #60]	; (39bc <tmr_init+0xec>)
    3980:	4b0f      	ldr	r3, [pc, #60]	; (39c0 <tmr_init+0xf0>)
    3982:	4798      	blx	r3
	#endif
	return timer_multiplier;
    3984:	b2c0      	uxtb	r0, r0
}
    3986:	bc0c      	pop	{r2, r3}
    3988:	4690      	mov	r8, r2
    398a:	4699      	mov	r9, r3
    398c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    398e:	46c0      	nop			; (mov r8, r8)
    3990:	2000081c 	.word	0x2000081c
    3994:	20000850 	.word	0x20000850
    3998:	42002c00 	.word	0x42002c00
    399c:	00001c39 	.word	0x00001c39
    39a0:	00003849 	.word	0x00003849
    39a4:	00001b39 	.word	0x00001b39
    39a8:	0000383d 	.word	0x0000383d
    39ac:	00001c01 	.word	0x00001c01
    39b0:	00005b58 	.word	0x00005b58
    39b4:	e000e100 	.word	0xe000e100
    39b8:	000018c9 	.word	0x000018c9
    39bc:	000f4240 	.word	0x000f4240
    39c0:	000047fd 	.word	0x000047fd

000039c4 <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    39c4:	4770      	bx	lr
	...

000039c8 <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    39c8:	b570      	push	{r4, r5, r6, lr}
    39ca:	0003      	movs	r3, r0
    39cc:	000d      	movs	r5, r1
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    39ce:	4c14      	ldr	r4, [pc, #80]	; (3a20 <sal_aes_wrrd+0x58>)
    39d0:	1c60      	adds	r0, r4, #1
    39d2:	2210      	movs	r2, #16
    39d4:	0019      	movs	r1, r3
    39d6:	4b13      	ldr	r3, [pc, #76]	; (3a24 <sal_aes_wrrd+0x5c>)
    39d8:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    39da:	7c64      	ldrb	r4, [r4, #17]

	if (setup_flag) {
    39dc:	4b12      	ldr	r3, [pc, #72]	; (3a28 <sal_aes_wrrd+0x60>)
    39de:	781b      	ldrb	r3, [r3, #0]
    39e0:	2b00      	cmp	r3, #0
    39e2:	d015      	beq.n	3a10 <sal_aes_wrrd+0x48>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    39e4:	2212      	movs	r2, #18
    39e6:	490e      	ldr	r1, [pc, #56]	; (3a20 <sal_aes_wrrd+0x58>)
    39e8:	2083      	movs	r0, #131	; 0x83
    39ea:	4b10      	ldr	r3, [pc, #64]	; (3a2c <sal_aes_wrrd+0x64>)
    39ec:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    39ee:	2200      	movs	r2, #0
    39f0:	4b0d      	ldr	r3, [pc, #52]	; (3a28 <sal_aes_wrrd+0x60>)
    39f2:	701a      	strb	r2, [r3, #0]
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    39f4:	2d00      	cmp	r5, #0
    39f6:	d005      	beq.n	3a04 <sal_aes_wrrd+0x3c>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    39f8:	2210      	movs	r2, #16
    39fa:	4909      	ldr	r1, [pc, #36]	; (3a20 <sal_aes_wrrd+0x58>)
    39fc:	3101      	adds	r1, #1
    39fe:	0028      	movs	r0, r5
    3a00:	4b08      	ldr	r3, [pc, #32]	; (3a24 <sal_aes_wrrd+0x5c>)
    3a02:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    3a04:	4b06      	ldr	r3, [pc, #24]	; (3a20 <sal_aes_wrrd+0x58>)
    3a06:	745c      	strb	r4, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    3a08:	2018      	movs	r0, #24
    3a0a:	4b09      	ldr	r3, [pc, #36]	; (3a30 <sal_aes_wrrd+0x68>)
    3a0c:	4798      	blx	r3
}
    3a0e:	bd70      	pop	{r4, r5, r6, pc}
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    3a10:	2211      	movs	r2, #17
    3a12:	4903      	ldr	r1, [pc, #12]	; (3a20 <sal_aes_wrrd+0x58>)
    3a14:	3101      	adds	r1, #1
    3a16:	2084      	movs	r0, #132	; 0x84
    3a18:	4b04      	ldr	r3, [pc, #16]	; (3a2c <sal_aes_wrrd+0x64>)
    3a1a:	4798      	blx	r3
    3a1c:	e7ea      	b.n	39f4 <sal_aes_wrrd+0x2c>
    3a1e:	46c0      	nop			; (mov r8, r8)
    3a20:	200006ec 	.word	0x200006ec
    3a24:	000049b1 	.word	0x000049b1
    3a28:	20000720 	.word	0x20000720
    3a2c:	00004425 	.word	0x00004425
    3a30:	00000155 	.word	0x00000155

00003a34 <sal_aes_setup>:
{
    3a34:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a36:	46c6      	mov	lr, r8
    3a38:	b500      	push	{lr}
    3a3a:	b084      	sub	sp, #16
    3a3c:	0005      	movs	r5, r0
    3a3e:	000e      	movs	r6, r1
    3a40:	0014      	movs	r4, r2
	if (key != NULL) {
    3a42:	2800      	cmp	r0, #0
    3a44:	d017      	beq.n	3a76 <sal_aes_setup+0x42>
		dec_initialized = false;
    3a46:	2200      	movs	r2, #0
    3a48:	4b3e      	ldr	r3, [pc, #248]	; (3b44 <sal_aes_setup+0x110>)
    3a4a:	701a      	strb	r2, [r3, #0]
		last_dir = AES_DIR_VOID;
    3a4c:	3202      	adds	r2, #2
    3a4e:	4b3e      	ldr	r3, [pc, #248]	; (3b48 <sal_aes_setup+0x114>)
    3a50:	701a      	strb	r2, [r3, #0]
		memcpy(enc_key, key, AES_KEYSIZE);
    3a52:	320e      	adds	r2, #14
    3a54:	0001      	movs	r1, r0
    3a56:	483d      	ldr	r0, [pc, #244]	; (3b4c <sal_aes_setup+0x118>)
    3a58:	4b3d      	ldr	r3, [pc, #244]	; (3b50 <sal_aes_setup+0x11c>)
    3a5a:	4698      	mov	r8, r3
    3a5c:	4798      	blx	r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3a5e:	4f3d      	ldr	r7, [pc, #244]	; (3b54 <sal_aes_setup+0x120>)
    3a60:	2310      	movs	r3, #16
    3a62:	703b      	strb	r3, [r7, #0]
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    3a64:	1c78      	adds	r0, r7, #1
    3a66:	2210      	movs	r2, #16
    3a68:	0029      	movs	r1, r5
    3a6a:	47c0      	blx	r8
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    3a6c:	2211      	movs	r2, #17
    3a6e:	0039      	movs	r1, r7
    3a70:	2083      	movs	r0, #131	; 0x83
    3a72:	4b39      	ldr	r3, [pc, #228]	; (3b58 <sal_aes_setup+0x124>)
    3a74:	4798      	blx	r3
	switch (dir) {
    3a76:	2c00      	cmp	r4, #0
    3a78:	d003      	beq.n	3a82 <sal_aes_setup+0x4e>
    3a7a:	2c01      	cmp	r4, #1
    3a7c:	d02f      	beq.n	3ade <sal_aes_setup+0xaa>
		return false;
    3a7e:	2000      	movs	r0, #0
    3a80:	e01b      	b.n	3aba <sal_aes_setup+0x86>
		if (last_dir == AES_DIR_DECRYPT) {
    3a82:	4b31      	ldr	r3, [pc, #196]	; (3b48 <sal_aes_setup+0x114>)
    3a84:	781b      	ldrb	r3, [r3, #0]
    3a86:	2b01      	cmp	r3, #1
    3a88:	d01b      	beq.n	3ac2 <sal_aes_setup+0x8e>
	last_dir = dir;
    3a8a:	4b2f      	ldr	r3, [pc, #188]	; (3b48 <sal_aes_setup+0x114>)
    3a8c:	701c      	strb	r4, [r3, #0]
	switch (enc_mode) {
    3a8e:	2e00      	cmp	r6, #0
    3a90:	d002      	beq.n	3a98 <sal_aes_setup+0x64>
		return (false);
    3a92:	2000      	movs	r0, #0
	switch (enc_mode) {
    3a94:	2e02      	cmp	r6, #2
    3a96:	d110      	bne.n	3aba <sal_aes_setup+0x86>
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    3a98:	0136      	lsls	r6, r6, #4
    3a9a:	2370      	movs	r3, #112	; 0x70
    3a9c:	401e      	ands	r6, r3
				SR_MASK(SR_AES_DIR, dir);
    3a9e:	00e4      	lsls	r4, r4, #3
    3aa0:	3b68      	subs	r3, #104	; 0x68
    3aa2:	401c      	ands	r4, r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    3aa4:	4334      	orrs	r4, r6
    3aa6:	4b2b      	ldr	r3, [pc, #172]	; (3b54 <sal_aes_setup+0x120>)
    3aa8:	701c      	strb	r4, [r3, #0]
				SR_MASK(SR_AES_DIR, dir) |
    3aaa:	2680      	movs	r6, #128	; 0x80
    3aac:	4276      	negs	r6, r6
    3aae:	4334      	orrs	r4, r6
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    3ab0:	745c      	strb	r4, [r3, #17]
	setup_flag = true;
    3ab2:	2201      	movs	r2, #1
    3ab4:	4b29      	ldr	r3, [pc, #164]	; (3b5c <sal_aes_setup+0x128>)
    3ab6:	701a      	strb	r2, [r3, #0]
	return (true);
    3ab8:	2001      	movs	r0, #1
}
    3aba:	b004      	add	sp, #16
    3abc:	bc04      	pop	{r2}
    3abe:	4690      	mov	r8, r2
    3ac0:	bdf0      	pop	{r4, r5, r6, r7, pc}
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3ac2:	4d24      	ldr	r5, [pc, #144]	; (3b54 <sal_aes_setup+0x120>)
    3ac4:	330f      	adds	r3, #15
    3ac6:	702b      	strb	r3, [r5, #0]
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    3ac8:	1c68      	adds	r0, r5, #1
    3aca:	2210      	movs	r2, #16
    3acc:	491f      	ldr	r1, [pc, #124]	; (3b4c <sal_aes_setup+0x118>)
    3ace:	4b20      	ldr	r3, [pc, #128]	; (3b50 <sal_aes_setup+0x11c>)
    3ad0:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    3ad2:	2211      	movs	r2, #17
    3ad4:	0029      	movs	r1, r5
    3ad6:	2083      	movs	r0, #131	; 0x83
    3ad8:	4b1f      	ldr	r3, [pc, #124]	; (3b58 <sal_aes_setup+0x124>)
    3ada:	4798      	blx	r3
    3adc:	e7d5      	b.n	3a8a <sal_aes_setup+0x56>
		if (last_dir != AES_DIR_DECRYPT) {
    3ade:	4b1a      	ldr	r3, [pc, #104]	; (3b48 <sal_aes_setup+0x114>)
    3ae0:	781b      	ldrb	r3, [r3, #0]
    3ae2:	2b01      	cmp	r3, #1
    3ae4:	d0d1      	beq.n	3a8a <sal_aes_setup+0x56>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3ae6:	2210      	movs	r2, #16
    3ae8:	4b1a      	ldr	r3, [pc, #104]	; (3b54 <sal_aes_setup+0x120>)
    3aea:	701a      	strb	r2, [r3, #0]
			if (!dec_initialized) {
    3aec:	4b15      	ldr	r3, [pc, #84]	; (3b44 <sal_aes_setup+0x110>)
    3aee:	781b      	ldrb	r3, [r3, #0]
    3af0:	2b00      	cmp	r3, #0
    3af2:	d00e      	beq.n	3b12 <sal_aes_setup+0xde>
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    3af4:	4d17      	ldr	r5, [pc, #92]	; (3b54 <sal_aes_setup+0x120>)
    3af6:	1c68      	adds	r0, r5, #1
    3af8:	2210      	movs	r2, #16
    3afa:	4919      	ldr	r1, [pc, #100]	; (3b60 <sal_aes_setup+0x12c>)
    3afc:	4b14      	ldr	r3, [pc, #80]	; (3b50 <sal_aes_setup+0x11c>)
    3afe:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    3b00:	2211      	movs	r2, #17
    3b02:	0029      	movs	r1, r5
    3b04:	2083      	movs	r0, #131	; 0x83
    3b06:	4b14      	ldr	r3, [pc, #80]	; (3b58 <sal_aes_setup+0x124>)
    3b08:	4798      	blx	r3
			dec_initialized = true;
    3b0a:	4b0e      	ldr	r3, [pc, #56]	; (3b44 <sal_aes_setup+0x110>)
    3b0c:	2201      	movs	r2, #1
    3b0e:	701a      	strb	r2, [r3, #0]
    3b10:	e7bb      	b.n	3a8a <sal_aes_setup+0x56>
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    3b12:	4d10      	ldr	r5, [pc, #64]	; (3b54 <sal_aes_setup+0x120>)
    3b14:	702b      	strb	r3, [r5, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    3b16:	3380      	adds	r3, #128	; 0x80
    3b18:	746b      	strb	r3, [r5, #17]
				setup_flag = true; /* Needed in sal_aes_wrrd().
    3b1a:	3a0f      	subs	r2, #15
    3b1c:	4b0f      	ldr	r3, [pc, #60]	; (3b5c <sal_aes_setup+0x128>)
    3b1e:	701a      	strb	r2, [r3, #0]
				sal_aes_wrrd(dummy, NULL);
    3b20:	2100      	movs	r1, #0
    3b22:	4668      	mov	r0, sp
    3b24:	4b0f      	ldr	r3, [pc, #60]	; (3b64 <sal_aes_setup+0x130>)
    3b26:	4798      	blx	r3
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3b28:	2310      	movs	r3, #16
    3b2a:	702b      	strb	r3, [r5, #0]
				trx_sram_write(
    3b2c:	2201      	movs	r2, #1
    3b2e:	0029      	movs	r1, r5
    3b30:	2083      	movs	r0, #131	; 0x83
    3b32:	4b09      	ldr	r3, [pc, #36]	; (3b58 <sal_aes_setup+0x124>)
    3b34:	4798      	blx	r3
				trx_sram_read((AES_BASE_ADDR +
    3b36:	2210      	movs	r2, #16
    3b38:	4909      	ldr	r1, [pc, #36]	; (3b60 <sal_aes_setup+0x12c>)
    3b3a:	2084      	movs	r0, #132	; 0x84
    3b3c:	4b0a      	ldr	r3, [pc, #40]	; (3b68 <sal_aes_setup+0x134>)
    3b3e:	4798      	blx	r3
    3b40:	e7d8      	b.n	3af4 <sal_aes_setup+0xc0>
    3b42:	46c0      	nop			; (mov r8, r8)
    3b44:	200006fe 	.word	0x200006fe
    3b48:	20000009 	.word	0x20000009
    3b4c:	20000710 	.word	0x20000710
    3b50:	000049b1 	.word	0x000049b1
    3b54:	200006ec 	.word	0x200006ec
    3b58:	00004131 	.word	0x00004131
    3b5c:	20000720 	.word	0x20000720
    3b60:	20000700 	.word	0x20000700
    3b64:	000039c9 	.word	0x000039c9
    3b68:	0000429d 	.word	0x0000429d

00003b6c <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    3b6c:	b510      	push	{r4, lr}
    3b6e:	0001      	movs	r1, r0
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    3b70:	2210      	movs	r2, #16
    3b72:	2084      	movs	r0, #132	; 0x84
    3b74:	4b01      	ldr	r3, [pc, #4]	; (3b7c <sal_aes_read+0x10>)
    3b76:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    3b78:	bd10      	pop	{r4, pc}
    3b7a:	46c0      	nop			; (mov r8, r8)
    3b7c:	0000429d 	.word	0x0000429d

00003b80 <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    3b80:	b510      	push	{r4, lr}
	eic_module->INTFLAG.reg = eic_mask;
    3b82:	2201      	movs	r2, #1
    3b84:	4b03      	ldr	r3, [pc, #12]	; (3b94 <AT86RFX_ISR+0x14>)
    3b86:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();
  	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    3b88:	4b03      	ldr	r3, [pc, #12]	; (3b98 <AT86RFX_ISR+0x18>)
    3b8a:	681b      	ldr	r3, [r3, #0]
    3b8c:	2b00      	cmp	r3, #0
    3b8e:	d000      	beq.n	3b92 <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    3b90:	4798      	blx	r3
	}
}
    3b92:	bd10      	pop	{r4, pc}
    3b94:	40001800 	.word	0x40001800
    3b98:	20000724 	.word	0x20000724

00003b9c <trx_spi_init>:

void trx_spi_init(void)
{
    3b9c:	b530      	push	{r4, r5, lr}
    3b9e:	b085      	sub	sp, #20
	config->address_enabled = false;
    3ba0:	4a34      	ldr	r2, [pc, #208]	; (3c74 <trx_spi_init+0xd8>)
    3ba2:	2300      	movs	r3, #0
    3ba4:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    3ba6:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21 || SAML21
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    3ba8:	213f      	movs	r1, #63	; 0x3f
    3baa:	7011      	strb	r1, [r2, #0]
	slave->ss_pin          = config->ss_pin;
    3bac:	4c32      	ldr	r4, [pc, #200]	; (3c78 <trx_spi_init+0xdc>)
    3bae:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    3bb0:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    3bb2:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    3bb4:	2201      	movs	r2, #1
    3bb6:	4669      	mov	r1, sp
    3bb8:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    3bba:	708b      	strb	r3, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    3bbc:	700a      	strb	r2, [r1, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    3bbe:	203f      	movs	r0, #63	; 0x3f
    3bc0:	4b2e      	ldr	r3, [pc, #184]	; (3c7c <trx_spi_init+0xe0>)
    3bc2:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    3bc4:	7822      	ldrb	r2, [r4, #0]
	if (port_index < PORT_INST_NUM) {
    3bc6:	09d1      	lsrs	r1, r2, #7
		return NULL;
    3bc8:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3bca:	2900      	cmp	r1, #0
    3bcc:	d104      	bne.n	3bd8 <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    3bce:	0953      	lsrs	r3, r2, #5
    3bd0:	01db      	lsls	r3, r3, #7
    3bd2:	492b      	ldr	r1, [pc, #172]	; (3c80 <trx_spi_init+0xe4>)
    3bd4:	468c      	mov	ip, r1
    3bd6:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3bd8:	211f      	movs	r1, #31
    3bda:	4011      	ands	r1, r2
    3bdc:	2201      	movs	r2, #1
    3bde:	0010      	movs	r0, r2
    3be0:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    3be2:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    3be4:	4c27      	ldr	r4, [pc, #156]	; (3c84 <trx_spi_init+0xe8>)
    3be6:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    3be8:	2300      	movs	r3, #0
    3bea:	6063      	str	r3, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    3bec:	60a3      	str	r3, [r4, #8]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    3bee:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    3bf0:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    3bf2:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    3bf4:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    3bf6:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    3bf8:	3223      	adds	r2, #35	; 0x23
    3bfa:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    3bfc:	0020      	movs	r0, r4
    3bfe:	3018      	adds	r0, #24
    3c00:	3a18      	subs	r2, #24
    3c02:	2100      	movs	r1, #0
    3c04:	4b20      	ldr	r3, [pc, #128]	; (3c88 <trx_spi_init+0xec>)
    3c06:	4798      	blx	r3
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    3c08:	2380      	movs	r3, #128	; 0x80
    3c0a:	025b      	lsls	r3, r3, #9
    3c0c:	60e3      	str	r3, [r4, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    3c0e:	4b1f      	ldr	r3, [pc, #124]	; (3c8c <trx_spi_init+0xf0>)
    3c10:	61a3      	str	r3, [r4, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    3c12:	4b1f      	ldr	r3, [pc, #124]	; (3c90 <trx_spi_init+0xf4>)
    3c14:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    3c16:	2301      	movs	r3, #1
    3c18:	425b      	negs	r3, r3
    3c1a:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    3c1c:	4b1d      	ldr	r3, [pc, #116]	; (3c94 <trx_spi_init+0xf8>)
    3c1e:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    3c20:	4b1d      	ldr	r3, [pc, #116]	; (3c98 <trx_spi_init+0xfc>)
    3c22:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    3c24:	4d1d      	ldr	r5, [pc, #116]	; (3c9c <trx_spi_init+0x100>)
    3c26:	0022      	movs	r2, r4
    3c28:	491d      	ldr	r1, [pc, #116]	; (3ca0 <trx_spi_init+0x104>)
    3c2a:	0028      	movs	r0, r5
    3c2c:	4b1d      	ldr	r3, [pc, #116]	; (3ca4 <trx_spi_init+0x108>)
    3c2e:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    3c30:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    3c32:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    3c34:	2b00      	cmp	r3, #0
    3c36:	d1fc      	bne.n	3c32 <trx_spi_init+0x96>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    3c38:	6813      	ldr	r3, [r2, #0]
    3c3a:	2502      	movs	r5, #2
    3c3c:	432b      	orrs	r3, r5
    3c3e:	6013      	str	r3, [r2, #0]
	spi_enable(&master);

	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    3c40:	ac01      	add	r4, sp, #4
    3c42:	0020      	movs	r0, r4
    3c44:	4b18      	ldr	r3, [pc, #96]	; (3ca8 <trx_spi_init+0x10c>)
    3c46:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN;
    3c48:	2320      	movs	r3, #32
    3c4a:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX;
    3c4c:	2380      	movs	r3, #128	; 0x80
    3c4e:	039b      	lsls	r3, r3, #14
    3c50:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN;
    3c52:	7225      	strb	r5, [r4, #8]
	#if (SAML21)
	eint_chan_conf.enable_async_edge_detection = false;
	#else
	eint_chan_conf.wake_if_sleeping    = true;
    3c54:	2301      	movs	r3, #1
    3c56:	7263      	strb	r3, [r4, #9]
	#endif
	eint_chan_conf.filter_input_signal = false;
    3c58:	2200      	movs	r2, #0
    3c5a:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING;
    3c5c:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf);
    3c5e:	0021      	movs	r1, r4
    3c60:	2000      	movs	r0, #0
    3c62:	4b12      	ldr	r3, [pc, #72]	; (3cac <trx_spi_init+0x110>)
    3c64:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN,
    3c66:	2200      	movs	r2, #0
    3c68:	2100      	movs	r1, #0
    3c6a:	4811      	ldr	r0, [pc, #68]	; (3cb0 <trx_spi_init+0x114>)
    3c6c:	4b11      	ldr	r3, [pc, #68]	; (3cb4 <trx_spi_init+0x118>)
    3c6e:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    3c70:	b005      	add	sp, #20
    3c72:	bd30      	pop	{r4, r5, pc}
    3c74:	20000870 	.word	0x20000870
    3c78:	20000874 	.word	0x20000874
    3c7c:	00000495 	.word	0x00000495
    3c80:	41004400 	.word	0x41004400
    3c84:	20000878 	.word	0x20000878
    3c88:	000049c3 	.word	0x000049c3
    3c8c:	004c4b40 	.word	0x004c4b40
    3c90:	00530005 	.word	0x00530005
    3c94:	003e0005 	.word	0x003e0005
    3c98:	00520005 	.word	0x00520005
    3c9c:	200008b0 	.word	0x200008b0
    3ca0:	42001800 	.word	0x42001800
    3ca4:	0000097d 	.word	0x0000097d
    3ca8:	00000409 	.word	0x00000409
    3cac:	0000041d 	.word	0x0000041d
    3cb0:	00003b81 	.word	0x00003b81
    3cb4:	000002c5 	.word	0x000002c5

00003cb8 <PhyReset>:

void PhyReset(void)
{
    3cb8:	b570      	push	{r4, r5, r6, lr}
    3cba:	4c08      	ldr	r4, [pc, #32]	; (3cdc <PhyReset+0x24>)
    3cbc:	2580      	movs	r5, #128	; 0x80
    3cbe:	022d      	lsls	r5, r5, #8
    3cc0:	61a5      	str	r5, [r4, #24]
		port_base->OUTCLR.reg = pin_mask;
    3cc2:	2280      	movs	r2, #128	; 0x80
    3cc4:	0352      	lsls	r2, r2, #13
    3cc6:	4b06      	ldr	r3, [pc, #24]	; (3ce0 <PhyReset+0x28>)
    3cc8:	615a      	str	r2, [r3, #20]
	/* Ensure control lines have correct levels. */
	RST_HIGH();
	SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	delay_us(330);
    3cca:	20a5      	movs	r0, #165	; 0xa5
    3ccc:	0040      	lsls	r0, r0, #1
    3cce:	4e05      	ldr	r6, [pc, #20]	; (3ce4 <PhyReset+0x2c>)
    3cd0:	47b0      	blx	r6
    3cd2:	6165      	str	r5, [r4, #20]

	RST_LOW();
	delay_us(10);
    3cd4:	200a      	movs	r0, #10
    3cd6:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    3cd8:	61a5      	str	r5, [r4, #24]
	RST_HIGH();
}
    3cda:	bd70      	pop	{r4, r5, r6, pc}
    3cdc:	41004480 	.word	0x41004480
    3ce0:	41004400 	.word	0x41004400
    3ce4:	00000155 	.word	0x00000155

00003ce8 <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    3ce8:	b570      	push	{r4, r5, r6, lr}
    3cea:	b082      	sub	sp, #8
    3cec:	0005      	movs	r5, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3cee:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    3cf2:	425a      	negs	r2, r3
    3cf4:	4153      	adcs	r3, r2
    3cf6:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    3cf8:	b672      	cpsid	i
    3cfa:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    3cfe:	2200      	movs	r2, #0
    3d00:	4b33      	ldr	r3, [pc, #204]	; (3dd0 <trx_reg_read+0xe8>)
    3d02:	701a      	strb	r2, [r3, #0]
	return flags;
    3d04:	9c01      	ldr	r4, [sp, #4]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    3d06:	4e33      	ldr	r6, [pc, #204]	; (3dd4 <trx_reg_read+0xec>)
    3d08:	3201      	adds	r2, #1
    3d0a:	4933      	ldr	r1, [pc, #204]	; (3dd8 <trx_reg_read+0xf0>)
    3d0c:	0030      	movs	r0, r6
    3d0e:	4b33      	ldr	r3, [pc, #204]	; (3ddc <trx_reg_read+0xf4>)
    3d10:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    3d12:	6833      	ldr	r3, [r6, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    3d14:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3d16:	7e1a      	ldrb	r2, [r3, #24]
    3d18:	420a      	tst	r2, r1
    3d1a:	d0fc      	beq.n	3d16 <trx_reg_read+0x2e>
    3d1c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3d1e:	07d2      	lsls	r2, r2, #31
    3d20:	d502      	bpl.n	3d28 <trx_reg_read+0x40>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3d22:	2280      	movs	r2, #128	; 0x80
    3d24:	4315      	orrs	r5, r2
    3d26:	629d      	str	r5, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    3d28:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3d2a:	7e1a      	ldrb	r2, [r3, #24]
    3d2c:	420a      	tst	r2, r1
    3d2e:	d0fc      	beq.n	3d2a <trx_reg_read+0x42>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3d30:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3d32:	7e1a      	ldrb	r2, [r3, #24]
    3d34:	420a      	tst	r2, r1
    3d36:	d0fc      	beq.n	3d32 <trx_reg_read+0x4a>
    3d38:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    3d3a:	0752      	lsls	r2, r2, #29
    3d3c:	d50c      	bpl.n	3d58 <trx_reg_read+0x70>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3d3e:	8b5a      	ldrh	r2, [r3, #26]
    3d40:	0752      	lsls	r2, r2, #29
    3d42:	d501      	bpl.n	3d48 <trx_reg_read+0x60>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3d44:	2204      	movs	r2, #4
    3d46:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3d48:	4a22      	ldr	r2, [pc, #136]	; (3dd4 <trx_reg_read+0xec>)
    3d4a:	7992      	ldrb	r2, [r2, #6]
    3d4c:	2a01      	cmp	r2, #1
    3d4e:	d034      	beq.n	3dba <trx_reg_read+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3d50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3d52:	b2d2      	uxtb	r2, r2
    3d54:	4922      	ldr	r1, [pc, #136]	; (3de0 <trx_reg_read+0xf8>)
    3d56:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    3d58:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3d5a:	7e1a      	ldrb	r2, [r3, #24]
    3d5c:	420a      	tst	r2, r1
    3d5e:	d0fc      	beq.n	3d5a <trx_reg_read+0x72>
    3d60:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3d62:	07d2      	lsls	r2, r2, #31
    3d64:	d501      	bpl.n	3d6a <trx_reg_read+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3d66:	2200      	movs	r2, #0
    3d68:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    3d6a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3d6c:	7e1a      	ldrb	r2, [r3, #24]
    3d6e:	420a      	tst	r2, r1
    3d70:	d0fc      	beq.n	3d6c <trx_reg_read+0x84>
	}
	while (!spi_is_ready_to_read(&master)) {
    3d72:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3d74:	7e1a      	ldrb	r2, [r3, #24]
    3d76:	420a      	tst	r2, r1
    3d78:	d0fc      	beq.n	3d74 <trx_reg_read+0x8c>
    3d7a:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t register_value = 0;
    3d7c:	2500      	movs	r5, #0
	if (!spi_is_ready_to_read(module)) {
    3d7e:	0752      	lsls	r2, r2, #29
    3d80:	d50a      	bpl.n	3d98 <trx_reg_read+0xb0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3d82:	8b5a      	ldrh	r2, [r3, #26]
    3d84:	0752      	lsls	r2, r2, #29
    3d86:	d501      	bpl.n	3d8c <trx_reg_read+0xa4>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3d88:	2204      	movs	r2, #4
    3d8a:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3d8c:	4a11      	ldr	r2, [pc, #68]	; (3dd4 <trx_reg_read+0xec>)
    3d8e:	7992      	ldrb	r2, [r2, #6]
    3d90:	2a01      	cmp	r2, #1
    3d92:	d018      	beq.n	3dc6 <trx_reg_read+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3d94:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    3d96:	b2ed      	uxtb	r5, r5
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    3d98:	2200      	movs	r2, #0
    3d9a:	490f      	ldr	r1, [pc, #60]	; (3dd8 <trx_reg_read+0xf0>)
    3d9c:	480d      	ldr	r0, [pc, #52]	; (3dd4 <trx_reg_read+0xec>)
    3d9e:	4b0f      	ldr	r3, [pc, #60]	; (3ddc <trx_reg_read+0xf4>)
    3da0:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    3da2:	23ff      	movs	r3, #255	; 0xff
    3da4:	4223      	tst	r3, r4
    3da6:	d005      	beq.n	3db4 <trx_reg_read+0xcc>
		cpu_irq_enable();
    3da8:	2201      	movs	r2, #1
    3daa:	4b09      	ldr	r3, [pc, #36]	; (3dd0 <trx_reg_read+0xe8>)
    3dac:	701a      	strb	r2, [r3, #0]
    3dae:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    3db2:	b662      	cpsie	i

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    3db4:	b2e8      	uxtb	r0, r5
}
    3db6:	b002      	add	sp, #8
    3db8:	bd70      	pop	{r4, r5, r6, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3dba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3dbc:	05d2      	lsls	r2, r2, #23
    3dbe:	0dd2      	lsrs	r2, r2, #23
    3dc0:	4907      	ldr	r1, [pc, #28]	; (3de0 <trx_reg_read+0xf8>)
    3dc2:	800a      	strh	r2, [r1, #0]
    3dc4:	e7c8      	b.n	3d58 <trx_reg_read+0x70>
    3dc6:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    3dc8:	05ed      	lsls	r5, r5, #23
    3dca:	0ded      	lsrs	r5, r5, #23
    3dcc:	e7e4      	b.n	3d98 <trx_reg_read+0xb0>
    3dce:	46c0      	nop			; (mov r8, r8)
    3dd0:	20000008 	.word	0x20000008
    3dd4:	200008b0 	.word	0x200008b0
    3dd8:	20000874 	.word	0x20000874
    3ddc:	00000c41 	.word	0x00000c41
    3de0:	2000086c 	.word	0x2000086c

00003de4 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    3de4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3de6:	b083      	sub	sp, #12
    3de8:	0006      	movs	r6, r0
    3dea:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3dec:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    3df0:	425a      	negs	r2, r3
    3df2:	4153      	adcs	r3, r2
    3df4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    3df6:	b672      	cpsid	i
    3df8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    3dfc:	2200      	movs	r2, #0
    3dfe:	4b34      	ldr	r3, [pc, #208]	; (3ed0 <trx_reg_write+0xec>)
    3e00:	701a      	strb	r2, [r3, #0]
	return flags;
    3e02:	9d01      	ldr	r5, [sp, #4]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    3e04:	4f33      	ldr	r7, [pc, #204]	; (3ed4 <trx_reg_write+0xf0>)
    3e06:	3201      	adds	r2, #1
    3e08:	4933      	ldr	r1, [pc, #204]	; (3ed8 <trx_reg_write+0xf4>)
    3e0a:	0038      	movs	r0, r7
    3e0c:	4b33      	ldr	r3, [pc, #204]	; (3edc <trx_reg_write+0xf8>)
    3e0e:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    3e10:	683b      	ldr	r3, [r7, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    3e12:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3e14:	7e1a      	ldrb	r2, [r3, #24]
    3e16:	420a      	tst	r2, r1
    3e18:	d0fc      	beq.n	3e14 <trx_reg_write+0x30>
    3e1a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3e1c:	07d2      	lsls	r2, r2, #31
    3e1e:	d502      	bpl.n	3e26 <trx_reg_write+0x42>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3e20:	22c0      	movs	r2, #192	; 0xc0
    3e22:	4316      	orrs	r6, r2
    3e24:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    3e26:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3e28:	7e1a      	ldrb	r2, [r3, #24]
    3e2a:	420a      	tst	r2, r1
    3e2c:	d0fc      	beq.n	3e28 <trx_reg_write+0x44>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3e2e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3e30:	7e1a      	ldrb	r2, [r3, #24]
    3e32:	420a      	tst	r2, r1
    3e34:	d0fc      	beq.n	3e30 <trx_reg_write+0x4c>
    3e36:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    3e38:	0752      	lsls	r2, r2, #29
    3e3a:	d50c      	bpl.n	3e56 <trx_reg_write+0x72>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3e3c:	8b5a      	ldrh	r2, [r3, #26]
    3e3e:	0752      	lsls	r2, r2, #29
    3e40:	d501      	bpl.n	3e46 <trx_reg_write+0x62>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3e42:	2204      	movs	r2, #4
    3e44:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3e46:	4a23      	ldr	r2, [pc, #140]	; (3ed4 <trx_reg_write+0xf0>)
    3e48:	7992      	ldrb	r2, [r2, #6]
    3e4a:	2a01      	cmp	r2, #1
    3e4c:	d033      	beq.n	3eb6 <trx_reg_write+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3e4e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3e50:	b2d2      	uxtb	r2, r2
    3e52:	4923      	ldr	r1, [pc, #140]	; (3ee0 <trx_reg_write+0xfc>)
    3e54:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    3e56:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3e58:	7e1a      	ldrb	r2, [r3, #24]
    3e5a:	420a      	tst	r2, r1
    3e5c:	d0fc      	beq.n	3e58 <trx_reg_write+0x74>
    3e5e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3e60:	07d2      	lsls	r2, r2, #31
    3e62:	d500      	bpl.n	3e66 <trx_reg_write+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3e64:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    3e66:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3e68:	7e1a      	ldrb	r2, [r3, #24]
    3e6a:	420a      	tst	r2, r1
    3e6c:	d0fc      	beq.n	3e68 <trx_reg_write+0x84>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3e6e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3e70:	7e1a      	ldrb	r2, [r3, #24]
    3e72:	420a      	tst	r2, r1
    3e74:	d0fc      	beq.n	3e70 <trx_reg_write+0x8c>
    3e76:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    3e78:	0752      	lsls	r2, r2, #29
    3e7a:	d50c      	bpl.n	3e96 <trx_reg_write+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3e7c:	8b5a      	ldrh	r2, [r3, #26]
    3e7e:	0752      	lsls	r2, r2, #29
    3e80:	d501      	bpl.n	3e86 <trx_reg_write+0xa2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3e82:	2204      	movs	r2, #4
    3e84:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3e86:	4a13      	ldr	r2, [pc, #76]	; (3ed4 <trx_reg_write+0xf0>)
    3e88:	7992      	ldrb	r2, [r2, #6]
    3e8a:	2a01      	cmp	r2, #1
    3e8c:	d019      	beq.n	3ec2 <trx_reg_write+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3e90:	b2db      	uxtb	r3, r3
    3e92:	4a13      	ldr	r2, [pc, #76]	; (3ee0 <trx_reg_write+0xfc>)
    3e94:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    3e96:	2200      	movs	r2, #0
    3e98:	490f      	ldr	r1, [pc, #60]	; (3ed8 <trx_reg_write+0xf4>)
    3e9a:	480e      	ldr	r0, [pc, #56]	; (3ed4 <trx_reg_write+0xf0>)
    3e9c:	4b0f      	ldr	r3, [pc, #60]	; (3edc <trx_reg_write+0xf8>)
    3e9e:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    3ea0:	23ff      	movs	r3, #255	; 0xff
    3ea2:	422b      	tst	r3, r5
    3ea4:	d005      	beq.n	3eb2 <trx_reg_write+0xce>
		cpu_irq_enable();
    3ea6:	2201      	movs	r2, #1
    3ea8:	4b09      	ldr	r3, [pc, #36]	; (3ed0 <trx_reg_write+0xec>)
    3eaa:	701a      	strb	r2, [r3, #0]
    3eac:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    3eb0:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    3eb2:	b003      	add	sp, #12
    3eb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3eb6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3eb8:	05d2      	lsls	r2, r2, #23
    3eba:	0dd2      	lsrs	r2, r2, #23
    3ebc:	4908      	ldr	r1, [pc, #32]	; (3ee0 <trx_reg_write+0xfc>)
    3ebe:	800a      	strh	r2, [r1, #0]
    3ec0:	e7c9      	b.n	3e56 <trx_reg_write+0x72>
    3ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3ec4:	05db      	lsls	r3, r3, #23
    3ec6:	0ddb      	lsrs	r3, r3, #23
    3ec8:	4a05      	ldr	r2, [pc, #20]	; (3ee0 <trx_reg_write+0xfc>)
    3eca:	8013      	strh	r3, [r2, #0]
    3ecc:	e7e3      	b.n	3e96 <trx_reg_write+0xb2>
    3ece:	46c0      	nop			; (mov r8, r8)
    3ed0:	20000008 	.word	0x20000008
    3ed4:	200008b0 	.word	0x200008b0
    3ed8:	20000874 	.word	0x20000874
    3edc:	00000c41 	.word	0x00000c41
    3ee0:	2000086c 	.word	0x2000086c

00003ee4 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    3ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3ee6:	46d6      	mov	lr, sl
    3ee8:	464f      	mov	r7, r9
    3eea:	4646      	mov	r6, r8
    3eec:	b5c0      	push	{r6, r7, lr}
    3eee:	b082      	sub	sp, #8
    3ef0:	0005      	movs	r5, r0
    3ef2:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3ef4:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    3ef8:	425a      	negs	r2, r3
    3efa:	4153      	adcs	r3, r2
    3efc:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    3efe:	b672      	cpsid	i
    3f00:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    3f04:	2200      	movs	r2, #0
    3f06:	4b3e      	ldr	r3, [pc, #248]	; (4000 <trx_frame_read+0x11c>)
    3f08:	701a      	strb	r2, [r3, #0]
	return flags;
    3f0a:	9b01      	ldr	r3, [sp, #4]
    3f0c:	4698      	mov	r8, r3
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    3f0e:	4f3d      	ldr	r7, [pc, #244]	; (4004 <trx_frame_read+0x120>)
    3f10:	3201      	adds	r2, #1
    3f12:	493d      	ldr	r1, [pc, #244]	; (4008 <trx_frame_read+0x124>)
    3f14:	0038      	movs	r0, r7
    3f16:	4b3d      	ldr	r3, [pc, #244]	; (400c <trx_frame_read+0x128>)
    3f18:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    3f1a:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    3f1c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3f1e:	7e1a      	ldrb	r2, [r3, #24]
    3f20:	420a      	tst	r2, r1
    3f22:	d0fc      	beq.n	3f1e <trx_frame_read+0x3a>
    3f24:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3f26:	07d2      	lsls	r2, r2, #31
    3f28:	d501      	bpl.n	3f2e <trx_frame_read+0x4a>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3f2a:	2220      	movs	r2, #32
    3f2c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    3f2e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3f30:	7e1a      	ldrb	r2, [r3, #24]
    3f32:	420a      	tst	r2, r1
    3f34:	d0fc      	beq.n	3f30 <trx_frame_read+0x4c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3f36:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3f38:	7e1a      	ldrb	r2, [r3, #24]
    3f3a:	420a      	tst	r2, r1
    3f3c:	d0fc      	beq.n	3f38 <trx_frame_read+0x54>
    3f3e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    3f40:	0752      	lsls	r2, r2, #29
    3f42:	d50c      	bpl.n	3f5e <trx_frame_read+0x7a>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3f44:	8b5a      	ldrh	r2, [r3, #26]
    3f46:	0752      	lsls	r2, r2, #29
    3f48:	d501      	bpl.n	3f4e <trx_frame_read+0x6a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3f4a:	2204      	movs	r2, #4
    3f4c:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3f4e:	4a2d      	ldr	r2, [pc, #180]	; (4004 <trx_frame_read+0x120>)
    3f50:	7992      	ldrb	r2, [r2, #6]
    3f52:	2a01      	cmp	r2, #1
    3f54:	d013      	beq.n	3f7e <trx_frame_read+0x9a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3f58:	b2db      	uxtb	r3, r3
    3f5a:	4a2d      	ldr	r2, [pc, #180]	; (4010 <trx_frame_read+0x12c>)
    3f5c:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    3f5e:	1e63      	subs	r3, r4, #1
    3f60:	b2db      	uxtb	r3, r3
    3f62:	2c00      	cmp	r4, #0
    3f64:	d036      	beq.n	3fd4 <trx_frame_read+0xf0>
    3f66:	3301      	adds	r3, #1
    3f68:	469c      	mov	ip, r3
    3f6a:	44ac      	add	ip, r5
    3f6c:	2720      	movs	r7, #32
	SercomSpi *const spi_module = &(module->hw->SPI);
    3f6e:	4e25      	ldr	r6, [pc, #148]	; (4004 <trx_frame_read+0x120>)
		while (!spi_is_ready_to_write(&master)) {
    3f70:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3f72:	2300      	movs	r3, #0
    3f74:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    3f76:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    3f78:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3f7a:	46b1      	mov	r9, r6
    3f7c:	e00f      	b.n	3f9e <trx_frame_read+0xba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3f80:	05db      	lsls	r3, r3, #23
    3f82:	0ddb      	lsrs	r3, r3, #23
    3f84:	4a22      	ldr	r2, [pc, #136]	; (4010 <trx_frame_read+0x12c>)
    3f86:	8013      	strh	r3, [r2, #0]
    3f88:	e7e9      	b.n	3f5e <trx_frame_read+0x7a>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3f8a:	464a      	mov	r2, r9
    3f8c:	7992      	ldrb	r2, [r2, #6]
    3f8e:	2a01      	cmp	r2, #1
    3f90:	d01c      	beq.n	3fcc <trx_frame_read+0xe8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3f92:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    3f94:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    3f96:	702f      	strb	r7, [r5, #0]
		data++;
    3f98:	3501      	adds	r5, #1
	while (length--) {
    3f9a:	4565      	cmp	r5, ip
    3f9c:	d01a      	beq.n	3fd4 <trx_frame_read+0xf0>
	SercomSpi *const spi_module = &(module->hw->SPI);
    3f9e:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3fa0:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    3fa2:	4202      	tst	r2, r0
    3fa4:	d0fc      	beq.n	3fa0 <trx_frame_read+0xbc>
    3fa6:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3fa8:	4202      	tst	r2, r0
    3faa:	d001      	beq.n	3fb0 <trx_frame_read+0xcc>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3fac:	4652      	mov	r2, sl
    3fae:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3fb0:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    3fb2:	4222      	tst	r2, r4
    3fb4:	d0fc      	beq.n	3fb0 <trx_frame_read+0xcc>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3fb6:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    3fb8:	420a      	tst	r2, r1
    3fba:	d0fc      	beq.n	3fb6 <trx_frame_read+0xd2>
    3fbc:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    3fbe:	420a      	tst	r2, r1
    3fc0:	d0e9      	beq.n	3f96 <trx_frame_read+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3fc2:	8b5a      	ldrh	r2, [r3, #26]
    3fc4:	420a      	tst	r2, r1
    3fc6:	d0e0      	beq.n	3f8a <trx_frame_read+0xa6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3fc8:	8359      	strh	r1, [r3, #26]
    3fca:	e7de      	b.n	3f8a <trx_frame_read+0xa6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3fcc:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    3fce:	05ff      	lsls	r7, r7, #23
    3fd0:	0dff      	lsrs	r7, r7, #23
    3fd2:	e7e0      	b.n	3f96 <trx_frame_read+0xb2>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    3fd4:	2200      	movs	r2, #0
    3fd6:	490c      	ldr	r1, [pc, #48]	; (4008 <trx_frame_read+0x124>)
    3fd8:	480a      	ldr	r0, [pc, #40]	; (4004 <trx_frame_read+0x120>)
    3fda:	4b0c      	ldr	r3, [pc, #48]	; (400c <trx_frame_read+0x128>)
    3fdc:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    3fde:	23ff      	movs	r3, #255	; 0xff
    3fe0:	4642      	mov	r2, r8
    3fe2:	4213      	tst	r3, r2
    3fe4:	d005      	beq.n	3ff2 <trx_frame_read+0x10e>
		cpu_irq_enable();
    3fe6:	2201      	movs	r2, #1
    3fe8:	4b05      	ldr	r3, [pc, #20]	; (4000 <trx_frame_read+0x11c>)
    3fea:	701a      	strb	r2, [r3, #0]
    3fec:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    3ff0:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    3ff2:	b002      	add	sp, #8
    3ff4:	bc1c      	pop	{r2, r3, r4}
    3ff6:	4690      	mov	r8, r2
    3ff8:	4699      	mov	r9, r3
    3ffa:	46a2      	mov	sl, r4
    3ffc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3ffe:	46c0      	nop			; (mov r8, r8)
    4000:	20000008 	.word	0x20000008
    4004:	200008b0 	.word	0x200008b0
    4008:	20000874 	.word	0x20000874
    400c:	00000c41 	.word	0x00000c41
    4010:	2000086c 	.word	0x2000086c

00004014 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    4014:	b5f0      	push	{r4, r5, r6, r7, lr}
    4016:	46c6      	mov	lr, r8
    4018:	b500      	push	{lr}
    401a:	b082      	sub	sp, #8
    401c:	0004      	movs	r4, r0
    401e:	000d      	movs	r5, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4020:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4024:	425a      	negs	r2, r3
    4026:	4153      	adcs	r3, r2
    4028:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    402a:	b672      	cpsid	i
    402c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4030:	2200      	movs	r2, #0
    4032:	4b3a      	ldr	r3, [pc, #232]	; (411c <trx_frame_write+0x108>)
    4034:	701a      	strb	r2, [r3, #0]
	return flags;
    4036:	9b01      	ldr	r3, [sp, #4]
    4038:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    403a:	4f39      	ldr	r7, [pc, #228]	; (4120 <trx_frame_write+0x10c>)
    403c:	3201      	adds	r2, #1
    403e:	4939      	ldr	r1, [pc, #228]	; (4124 <trx_frame_write+0x110>)
    4040:	0038      	movs	r0, r7
    4042:	4b39      	ldr	r3, [pc, #228]	; (4128 <trx_frame_write+0x114>)
    4044:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4046:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4048:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    404a:	7e1a      	ldrb	r2, [r3, #24]
    404c:	420a      	tst	r2, r1
    404e:	d0fc      	beq.n	404a <trx_frame_write+0x36>
    4050:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4052:	07d2      	lsls	r2, r2, #31
    4054:	d501      	bpl.n	405a <trx_frame_write+0x46>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4056:	2260      	movs	r2, #96	; 0x60
    4058:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    405a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    405c:	7e1a      	ldrb	r2, [r3, #24]
    405e:	420a      	tst	r2, r1
    4060:	d0fc      	beq.n	405c <trx_frame_write+0x48>
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4062:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4064:	7e1a      	ldrb	r2, [r3, #24]
    4066:	420a      	tst	r2, r1
    4068:	d0fc      	beq.n	4064 <trx_frame_write+0x50>
    406a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    406c:	0752      	lsls	r2, r2, #29
    406e:	d50c      	bpl.n	408a <trx_frame_write+0x76>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4070:	8b5a      	ldrh	r2, [r3, #26]
    4072:	0752      	lsls	r2, r2, #29
    4074:	d501      	bpl.n	407a <trx_frame_write+0x66>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4076:	2204      	movs	r2, #4
    4078:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    407a:	4a29      	ldr	r2, [pc, #164]	; (4120 <trx_frame_write+0x10c>)
    407c:	7992      	ldrb	r2, [r2, #6]
    407e:	2a01      	cmp	r2, #1
    4080:	d00b      	beq.n	409a <trx_frame_write+0x86>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4082:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4084:	b2d2      	uxtb	r2, r2
    4086:	4929      	ldr	r1, [pc, #164]	; (412c <trx_frame_write+0x118>)
    4088:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    408a:	4a25      	ldr	r2, [pc, #148]	; (4120 <trx_frame_write+0x10c>)
    408c:	7992      	ldrb	r2, [r2, #6]
    408e:	4694      	mov	ip, r2
    4090:	0021      	movs	r1, r4
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4092:	2701      	movs	r7, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    4094:	2002      	movs	r0, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4096:	2404      	movs	r4, #4
    4098:	e00d      	b.n	40b6 <trx_frame_write+0xa2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    409a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    409c:	05d2      	lsls	r2, r2, #23
    409e:	0dd2      	lsrs	r2, r2, #23
    40a0:	4922      	ldr	r1, [pc, #136]	; (412c <trx_frame_write+0x118>)
    40a2:	800a      	strh	r2, [r1, #0]
    40a4:	e7f1      	b.n	408a <trx_frame_write+0x76>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    40a6:	4662      	mov	r2, ip
    40a8:	2a01      	cmp	r2, #1
    40aa:	d01e      	beq.n	40ea <trx_frame_write+0xd6>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    40ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    40ae:	b2d2      	uxtb	r2, r2
    40b0:	4e1e      	ldr	r6, [pc, #120]	; (412c <trx_frame_write+0x118>)
    40b2:	8032      	strh	r2, [r6, #0]
    40b4:	3101      	adds	r1, #1
	while (length--) {
    40b6:	3d01      	subs	r5, #1
    40b8:	b2ed      	uxtb	r5, r5
    40ba:	2dff      	cmp	r5, #255	; 0xff
    40bc:	d01b      	beq.n	40f6 <trx_frame_write+0xe2>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    40be:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    40c0:	423a      	tst	r2, r7
    40c2:	d0fc      	beq.n	40be <trx_frame_write+0xaa>
    40c4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    40c6:	423a      	tst	r2, r7
    40c8:	d001      	beq.n	40ce <trx_frame_write+0xba>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    40ca:	780a      	ldrb	r2, [r1, #0]
    40cc:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    40ce:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    40d0:	4202      	tst	r2, r0
    40d2:	d0fc      	beq.n	40ce <trx_frame_write+0xba>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    40d4:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    40d6:	4222      	tst	r2, r4
    40d8:	d0fc      	beq.n	40d4 <trx_frame_write+0xc0>
    40da:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    40dc:	4222      	tst	r2, r4
    40de:	d0e9      	beq.n	40b4 <trx_frame_write+0xa0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    40e0:	8b5a      	ldrh	r2, [r3, #26]
    40e2:	4222      	tst	r2, r4
    40e4:	d0df      	beq.n	40a6 <trx_frame_write+0x92>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    40e6:	835c      	strh	r4, [r3, #26]
    40e8:	e7dd      	b.n	40a6 <trx_frame_write+0x92>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    40ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    40ec:	05d2      	lsls	r2, r2, #23
    40ee:	0dd2      	lsrs	r2, r2, #23
    40f0:	4e0e      	ldr	r6, [pc, #56]	; (412c <trx_frame_write+0x118>)
    40f2:	8032      	strh	r2, [r6, #0]
    40f4:	e7de      	b.n	40b4 <trx_frame_write+0xa0>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    40f6:	2200      	movs	r2, #0
    40f8:	490a      	ldr	r1, [pc, #40]	; (4124 <trx_frame_write+0x110>)
    40fa:	4809      	ldr	r0, [pc, #36]	; (4120 <trx_frame_write+0x10c>)
    40fc:	4b0a      	ldr	r3, [pc, #40]	; (4128 <trx_frame_write+0x114>)
    40fe:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4100:	23ff      	movs	r3, #255	; 0xff
    4102:	4642      	mov	r2, r8
    4104:	4213      	tst	r3, r2
    4106:	d005      	beq.n	4114 <trx_frame_write+0x100>
		cpu_irq_enable();
    4108:	2201      	movs	r2, #1
    410a:	4b04      	ldr	r3, [pc, #16]	; (411c <trx_frame_write+0x108>)
    410c:	701a      	strb	r2, [r3, #0]
    410e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4112:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4114:	b002      	add	sp, #8
    4116:	bc04      	pop	{r2}
    4118:	4690      	mov	r8, r2
    411a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    411c:	20000008 	.word	0x20000008
    4120:	200008b0 	.word	0x200008b0
    4124:	20000874 	.word	0x20000874
    4128:	00000c41 	.word	0x00000c41
    412c:	2000086c 	.word	0x2000086c

00004130 <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    4130:	b5f0      	push	{r4, r5, r6, r7, lr}
    4132:	46c6      	mov	lr, r8
    4134:	b500      	push	{lr}
    4136:	b082      	sub	sp, #8
    4138:	0006      	movs	r6, r0
    413a:	000d      	movs	r5, r1
    413c:	0014      	movs	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    413e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4142:	425a      	negs	r2, r3
    4144:	4153      	adcs	r3, r2
    4146:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4148:	b672      	cpsid	i
    414a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    414e:	2200      	movs	r2, #0
    4150:	4b4d      	ldr	r3, [pc, #308]	; (4288 <trx_sram_write+0x158>)
    4152:	701a      	strb	r2, [r3, #0]
	return flags;
    4154:	9b01      	ldr	r3, [sp, #4]
    4156:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4158:	4f4c      	ldr	r7, [pc, #304]	; (428c <trx_sram_write+0x15c>)
    415a:	3201      	adds	r2, #1
    415c:	494c      	ldr	r1, [pc, #304]	; (4290 <trx_sram_write+0x160>)
    415e:	0038      	movs	r0, r7
    4160:	4b4c      	ldr	r3, [pc, #304]	; (4294 <trx_sram_write+0x164>)
    4162:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4164:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4166:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4168:	7e1a      	ldrb	r2, [r3, #24]
    416a:	420a      	tst	r2, r1
    416c:	d0fc      	beq.n	4168 <trx_sram_write+0x38>
    416e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4170:	07d2      	lsls	r2, r2, #31
    4172:	d501      	bpl.n	4178 <trx_sram_write+0x48>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4174:	2240      	movs	r2, #64	; 0x40
    4176:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4178:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    417a:	7e1a      	ldrb	r2, [r3, #24]
    417c:	420a      	tst	r2, r1
    417e:	d0fc      	beq.n	417a <trx_sram_write+0x4a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4180:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4182:	7e1a      	ldrb	r2, [r3, #24]
    4184:	420a      	tst	r2, r1
    4186:	d0fc      	beq.n	4182 <trx_sram_write+0x52>
    4188:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    418a:	0752      	lsls	r2, r2, #29
    418c:	d50c      	bpl.n	41a8 <trx_sram_write+0x78>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    418e:	8b5a      	ldrh	r2, [r3, #26]
    4190:	0752      	lsls	r2, r2, #29
    4192:	d501      	bpl.n	4198 <trx_sram_write+0x68>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4194:	2204      	movs	r2, #4
    4196:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4198:	4a3c      	ldr	r2, [pc, #240]	; (428c <trx_sram_write+0x15c>)
    419a:	7992      	ldrb	r2, [r2, #6]
    419c:	2a01      	cmp	r2, #1
    419e:	d02b      	beq.n	41f8 <trx_sram_write+0xc8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    41a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    41a2:	b2d2      	uxtb	r2, r2
    41a4:	493c      	ldr	r1, [pc, #240]	; (4298 <trx_sram_write+0x168>)
    41a6:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    41a8:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    41aa:	7e1a      	ldrb	r2, [r3, #24]
    41ac:	420a      	tst	r2, r1
    41ae:	d0fc      	beq.n	41aa <trx_sram_write+0x7a>
    41b0:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    41b2:	07d2      	lsls	r2, r2, #31
    41b4:	d500      	bpl.n	41b8 <trx_sram_write+0x88>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    41b6:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    41b8:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    41ba:	7e1a      	ldrb	r2, [r3, #24]
    41bc:	420a      	tst	r2, r1
    41be:	d0fc      	beq.n	41ba <trx_sram_write+0x8a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    41c0:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    41c2:	7e1a      	ldrb	r2, [r3, #24]
    41c4:	420a      	tst	r2, r1
    41c6:	d0fc      	beq.n	41c2 <trx_sram_write+0x92>
    41c8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    41ca:	0752      	lsls	r2, r2, #29
    41cc:	d50c      	bpl.n	41e8 <trx_sram_write+0xb8>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    41ce:	8b5a      	ldrh	r2, [r3, #26]
    41d0:	0752      	lsls	r2, r2, #29
    41d2:	d501      	bpl.n	41d8 <trx_sram_write+0xa8>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    41d4:	2204      	movs	r2, #4
    41d6:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    41d8:	4a2c      	ldr	r2, [pc, #176]	; (428c <trx_sram_write+0x15c>)
    41da:	7992      	ldrb	r2, [r2, #6]
    41dc:	2a01      	cmp	r2, #1
    41de:	d011      	beq.n	4204 <trx_sram_write+0xd4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    41e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    41e2:	b2d2      	uxtb	r2, r2
    41e4:	492c      	ldr	r1, [pc, #176]	; (4298 <trx_sram_write+0x168>)
    41e6:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    41e8:	4a28      	ldr	r2, [pc, #160]	; (428c <trx_sram_write+0x15c>)
    41ea:	7992      	ldrb	r2, [r2, #6]
    41ec:	4694      	mov	ip, r2
    41ee:	0028      	movs	r0, r5
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    41f0:	2601      	movs	r6, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    41f2:	2502      	movs	r5, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    41f4:	2104      	movs	r1, #4
    41f6:	e013      	b.n	4220 <trx_sram_write+0xf0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    41f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    41fa:	05d2      	lsls	r2, r2, #23
    41fc:	0dd2      	lsrs	r2, r2, #23
    41fe:	4926      	ldr	r1, [pc, #152]	; (4298 <trx_sram_write+0x168>)
    4200:	800a      	strh	r2, [r1, #0]
    4202:	e7d1      	b.n	41a8 <trx_sram_write+0x78>
    4204:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4206:	05d2      	lsls	r2, r2, #23
    4208:	0dd2      	lsrs	r2, r2, #23
    420a:	4923      	ldr	r1, [pc, #140]	; (4298 <trx_sram_write+0x168>)
    420c:	800a      	strh	r2, [r1, #0]
    420e:	e7eb      	b.n	41e8 <trx_sram_write+0xb8>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4210:	4662      	mov	r2, ip
    4212:	2a01      	cmp	r2, #1
    4214:	d01e      	beq.n	4254 <trx_sram_write+0x124>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4216:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4218:	b2d2      	uxtb	r2, r2
    421a:	4f1f      	ldr	r7, [pc, #124]	; (4298 <trx_sram_write+0x168>)
    421c:	803a      	strh	r2, [r7, #0]
    421e:	3001      	adds	r0, #1
	while (length--) {
    4220:	3c01      	subs	r4, #1
    4222:	b2e4      	uxtb	r4, r4
    4224:	2cff      	cmp	r4, #255	; 0xff
    4226:	d01b      	beq.n	4260 <trx_sram_write+0x130>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4228:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    422a:	4232      	tst	r2, r6
    422c:	d0fc      	beq.n	4228 <trx_sram_write+0xf8>
    422e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4230:	4232      	tst	r2, r6
    4232:	d001      	beq.n	4238 <trx_sram_write+0x108>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4234:	7802      	ldrb	r2, [r0, #0]
    4236:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4238:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    423a:	422a      	tst	r2, r5
    423c:	d0fc      	beq.n	4238 <trx_sram_write+0x108>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    423e:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    4240:	420a      	tst	r2, r1
    4242:	d0fc      	beq.n	423e <trx_sram_write+0x10e>
    4244:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4246:	420a      	tst	r2, r1
    4248:	d0e9      	beq.n	421e <trx_sram_write+0xee>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    424a:	8b5a      	ldrh	r2, [r3, #26]
    424c:	420a      	tst	r2, r1
    424e:	d0df      	beq.n	4210 <trx_sram_write+0xe0>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4250:	8359      	strh	r1, [r3, #26]
    4252:	e7dd      	b.n	4210 <trx_sram_write+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4254:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4256:	05d2      	lsls	r2, r2, #23
    4258:	0dd2      	lsrs	r2, r2, #23
    425a:	4f0f      	ldr	r7, [pc, #60]	; (4298 <trx_sram_write+0x168>)
    425c:	803a      	strh	r2, [r7, #0]
    425e:	e7de      	b.n	421e <trx_sram_write+0xee>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4260:	2200      	movs	r2, #0
    4262:	490b      	ldr	r1, [pc, #44]	; (4290 <trx_sram_write+0x160>)
    4264:	4809      	ldr	r0, [pc, #36]	; (428c <trx_sram_write+0x15c>)
    4266:	4b0b      	ldr	r3, [pc, #44]	; (4294 <trx_sram_write+0x164>)
    4268:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    426a:	23ff      	movs	r3, #255	; 0xff
    426c:	4642      	mov	r2, r8
    426e:	4213      	tst	r3, r2
    4270:	d005      	beq.n	427e <trx_sram_write+0x14e>
		cpu_irq_enable();
    4272:	2201      	movs	r2, #1
    4274:	4b04      	ldr	r3, [pc, #16]	; (4288 <trx_sram_write+0x158>)
    4276:	701a      	strb	r2, [r3, #0]
    4278:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    427c:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    427e:	b002      	add	sp, #8
    4280:	bc04      	pop	{r2}
    4282:	4690      	mov	r8, r2
    4284:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4286:	46c0      	nop			; (mov r8, r8)
    4288:	20000008 	.word	0x20000008
    428c:	200008b0 	.word	0x200008b0
    4290:	20000874 	.word	0x20000874
    4294:	00000c41 	.word	0x00000c41
    4298:	2000086c 	.word	0x2000086c

0000429c <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    429c:	b5f0      	push	{r4, r5, r6, r7, lr}
    429e:	46d6      	mov	lr, sl
    42a0:	464f      	mov	r7, r9
    42a2:	4646      	mov	r6, r8
    42a4:	b5c0      	push	{r6, r7, lr}
    42a6:	b082      	sub	sp, #8
    42a8:	0004      	movs	r4, r0
    42aa:	000d      	movs	r5, r1
    42ac:	0017      	movs	r7, r2
	delay_us(1); /* wap_rf4ce */
    42ae:	2001      	movs	r0, #1
    42b0:	4b56      	ldr	r3, [pc, #344]	; (440c <trx_sram_read+0x170>)
    42b2:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    42b4:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    42b8:	425a      	negs	r2, r3
    42ba:	4153      	adcs	r3, r2
    42bc:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    42be:	b672      	cpsid	i
    42c0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    42c4:	2200      	movs	r2, #0
    42c6:	4b52      	ldr	r3, [pc, #328]	; (4410 <trx_sram_read+0x174>)
    42c8:	701a      	strb	r2, [r3, #0]
	return flags;
    42ca:	9b01      	ldr	r3, [sp, #4]
    42cc:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();
#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    42ce:	4e51      	ldr	r6, [pc, #324]	; (4414 <trx_sram_read+0x178>)
    42d0:	3201      	adds	r2, #1
    42d2:	4951      	ldr	r1, [pc, #324]	; (4418 <trx_sram_read+0x17c>)
    42d4:	0030      	movs	r0, r6
    42d6:	4b51      	ldr	r3, [pc, #324]	; (441c <trx_sram_read+0x180>)
    42d8:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    42da:	6833      	ldr	r3, [r6, #0]

	temp = TRX_CMD_SR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    42dc:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    42de:	7e1a      	ldrb	r2, [r3, #24]
    42e0:	420a      	tst	r2, r1
    42e2:	d0fc      	beq.n	42de <trx_sram_read+0x42>
    42e4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    42e6:	07d2      	lsls	r2, r2, #31
    42e8:	d501      	bpl.n	42ee <trx_sram_read+0x52>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    42ea:	2200      	movs	r2, #0
    42ec:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    42ee:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    42f0:	7e1a      	ldrb	r2, [r3, #24]
    42f2:	420a      	tst	r2, r1
    42f4:	d0fc      	beq.n	42f0 <trx_sram_read+0x54>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    42f6:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    42f8:	7e1a      	ldrb	r2, [r3, #24]
    42fa:	420a      	tst	r2, r1
    42fc:	d0fc      	beq.n	42f8 <trx_sram_read+0x5c>
    42fe:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4300:	0752      	lsls	r2, r2, #29
    4302:	d50c      	bpl.n	431e <trx_sram_read+0x82>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4304:	8b5a      	ldrh	r2, [r3, #26]
    4306:	0752      	lsls	r2, r2, #29
    4308:	d501      	bpl.n	430e <trx_sram_read+0x72>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    430a:	2204      	movs	r2, #4
    430c:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    430e:	4a41      	ldr	r2, [pc, #260]	; (4414 <trx_sram_read+0x178>)
    4310:	7992      	ldrb	r2, [r2, #6]
    4312:	2a01      	cmp	r2, #1
    4314:	d033      	beq.n	437e <trx_sram_read+0xe2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4316:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4318:	b2d2      	uxtb	r2, r2
    431a:	4941      	ldr	r1, [pc, #260]	; (4420 <trx_sram_read+0x184>)
    431c:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    431e:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4320:	7e1a      	ldrb	r2, [r3, #24]
    4322:	420a      	tst	r2, r1
    4324:	d0fc      	beq.n	4320 <trx_sram_read+0x84>
    4326:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4328:	07d2      	lsls	r2, r2, #31
    432a:	d500      	bpl.n	432e <trx_sram_read+0x92>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    432c:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    432e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4330:	7e1a      	ldrb	r2, [r3, #24]
    4332:	420a      	tst	r2, r1
    4334:	d0fc      	beq.n	4330 <trx_sram_read+0x94>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4336:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4338:	7e1a      	ldrb	r2, [r3, #24]
    433a:	420a      	tst	r2, r1
    433c:	d0fc      	beq.n	4338 <trx_sram_read+0x9c>
    433e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4340:	0752      	lsls	r2, r2, #29
    4342:	d50c      	bpl.n	435e <trx_sram_read+0xc2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4344:	8b5a      	ldrh	r2, [r3, #26]
    4346:	0752      	lsls	r2, r2, #29
    4348:	d501      	bpl.n	434e <trx_sram_read+0xb2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    434a:	2204      	movs	r2, #4
    434c:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    434e:	4a31      	ldr	r2, [pc, #196]	; (4414 <trx_sram_read+0x178>)
    4350:	7992      	ldrb	r2, [r2, #6]
    4352:	2a01      	cmp	r2, #1
    4354:	d019      	beq.n	438a <trx_sram_read+0xee>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4358:	b2db      	uxtb	r3, r3
    435a:	4a31      	ldr	r2, [pc, #196]	; (4420 <trx_sram_read+0x184>)
    435c:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    435e:	1e7b      	subs	r3, r7, #1
    4360:	b2db      	uxtb	r3, r3
    4362:	2f00      	cmp	r7, #0
    4364:	d03c      	beq.n	43e0 <trx_sram_read+0x144>
    4366:	3301      	adds	r3, #1
    4368:	469c      	mov	ip, r3
    436a:	44ac      	add	ip, r5
    436c:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    436e:	4e29      	ldr	r6, [pc, #164]	; (4414 <trx_sram_read+0x178>)
		while (!spi_is_ready_to_write(&master)) {
    4370:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4372:	2300      	movs	r3, #0
    4374:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    4376:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4378:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    437a:	46b1      	mov	r9, r6
    437c:	e015      	b.n	43aa <trx_sram_read+0x10e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    437e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4380:	05d2      	lsls	r2, r2, #23
    4382:	0dd2      	lsrs	r2, r2, #23
    4384:	4926      	ldr	r1, [pc, #152]	; (4420 <trx_sram_read+0x184>)
    4386:	800a      	strh	r2, [r1, #0]
    4388:	e7c9      	b.n	431e <trx_sram_read+0x82>
    438a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    438c:	05db      	lsls	r3, r3, #23
    438e:	0ddb      	lsrs	r3, r3, #23
    4390:	4a23      	ldr	r2, [pc, #140]	; (4420 <trx_sram_read+0x184>)
    4392:	8013      	strh	r3, [r2, #0]
    4394:	e7e3      	b.n	435e <trx_sram_read+0xc2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4396:	464a      	mov	r2, r9
    4398:	7992      	ldrb	r2, [r2, #6]
    439a:	2a01      	cmp	r2, #1
    439c:	d01c      	beq.n	43d8 <trx_sram_read+0x13c>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    439e:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    43a0:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    43a2:	702f      	strb	r7, [r5, #0]
		data++;
    43a4:	3501      	adds	r5, #1
	while (length--) {
    43a6:	4565      	cmp	r5, ip
    43a8:	d01a      	beq.n	43e0 <trx_sram_read+0x144>
	SercomSpi *const spi_module = &(module->hw->SPI);
    43aa:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    43ac:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    43ae:	4202      	tst	r2, r0
    43b0:	d0fc      	beq.n	43ac <trx_sram_read+0x110>
    43b2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    43b4:	4202      	tst	r2, r0
    43b6:	d001      	beq.n	43bc <trx_sram_read+0x120>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    43b8:	4652      	mov	r2, sl
    43ba:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    43bc:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    43be:	4222      	tst	r2, r4
    43c0:	d0fc      	beq.n	43bc <trx_sram_read+0x120>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    43c2:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    43c4:	420a      	tst	r2, r1
    43c6:	d0fc      	beq.n	43c2 <trx_sram_read+0x126>
    43c8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    43ca:	420a      	tst	r2, r1
    43cc:	d0e9      	beq.n	43a2 <trx_sram_read+0x106>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    43ce:	8b5a      	ldrh	r2, [r3, #26]
    43d0:	420a      	tst	r2, r1
    43d2:	d0e0      	beq.n	4396 <trx_sram_read+0xfa>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    43d4:	8359      	strh	r1, [r3, #26]
    43d6:	e7de      	b.n	4396 <trx_sram_read+0xfa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    43d8:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    43da:	05ff      	lsls	r7, r7, #23
    43dc:	0dff      	lsrs	r7, r7, #23
    43de:	e7e0      	b.n	43a2 <trx_sram_read+0x106>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    43e0:	2200      	movs	r2, #0
    43e2:	490d      	ldr	r1, [pc, #52]	; (4418 <trx_sram_read+0x17c>)
    43e4:	480b      	ldr	r0, [pc, #44]	; (4414 <trx_sram_read+0x178>)
    43e6:	4b0d      	ldr	r3, [pc, #52]	; (441c <trx_sram_read+0x180>)
    43e8:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    43ea:	23ff      	movs	r3, #255	; 0xff
    43ec:	4642      	mov	r2, r8
    43ee:	4213      	tst	r3, r2
    43f0:	d005      	beq.n	43fe <trx_sram_read+0x162>
		cpu_irq_enable();
    43f2:	2201      	movs	r2, #1
    43f4:	4b06      	ldr	r3, [pc, #24]	; (4410 <trx_sram_read+0x174>)
    43f6:	701a      	strb	r2, [r3, #0]
    43f8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    43fc:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    43fe:	b002      	add	sp, #8
    4400:	bc1c      	pop	{r2, r3, r4}
    4402:	4690      	mov	r8, r2
    4404:	4699      	mov	r9, r3
    4406:	46a2      	mov	sl, r4
    4408:	bdf0      	pop	{r4, r5, r6, r7, pc}
    440a:	46c0      	nop			; (mov r8, r8)
    440c:	00000155 	.word	0x00000155
    4410:	20000008 	.word	0x20000008
    4414:	200008b0 	.word	0x200008b0
    4418:	20000874 	.word	0x20000874
    441c:	00000c41 	.word	0x00000c41
    4420:	2000086c 	.word	0x2000086c

00004424 <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    4424:	b5f0      	push	{r4, r5, r6, r7, lr}
    4426:	46d6      	mov	lr, sl
    4428:	464f      	mov	r7, r9
    442a:	4646      	mov	r6, r8
    442c:	b5c0      	push	{r6, r7, lr}
    442e:	0006      	movs	r6, r0
    4430:	468a      	mov	sl, r1
    4432:	0014      	movs	r4, r2
#if SAMD || SAMR21 || SAML21
	uint16_t odata_var = 0;
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    4434:	2001      	movs	r0, #1
    4436:	4b76      	ldr	r3, [pc, #472]	; (4610 <trx_aes_wrrd+0x1ec>)
    4438:	4798      	blx	r3

	ENTER_TRX_REGION();
    443a:	2100      	movs	r1, #0
    443c:	2000      	movs	r0, #0
    443e:	4b75      	ldr	r3, [pc, #468]	; (4614 <trx_aes_wrrd+0x1f0>)
    4440:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4442:	4f75      	ldr	r7, [pc, #468]	; (4618 <trx_aes_wrrd+0x1f4>)
    4444:	2201      	movs	r2, #1
    4446:	4975      	ldr	r1, [pc, #468]	; (461c <trx_aes_wrrd+0x1f8>)
    4448:	0038      	movs	r0, r7
    444a:	4b75      	ldr	r3, [pc, #468]	; (4620 <trx_aes_wrrd+0x1fc>)
    444c:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    444e:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	while (!spi_is_ready_to_write(&master)) {
    4450:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4452:	7e1a      	ldrb	r2, [r3, #24]
    4454:	420a      	tst	r2, r1
    4456:	d0fc      	beq.n	4452 <trx_aes_wrrd+0x2e>
    4458:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    445a:	07d2      	lsls	r2, r2, #31
    445c:	d501      	bpl.n	4462 <trx_aes_wrrd+0x3e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    445e:	2240      	movs	r2, #64	; 0x40
    4460:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4462:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4464:	7e1a      	ldrb	r2, [r3, #24]
    4466:	420a      	tst	r2, r1
    4468:	d0fc      	beq.n	4464 <trx_aes_wrrd+0x40>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    446a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    446c:	7e1a      	ldrb	r2, [r3, #24]
    446e:	420a      	tst	r2, r1
    4470:	d0fc      	beq.n	446c <trx_aes_wrrd+0x48>
    4472:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4474:	0752      	lsls	r2, r2, #29
    4476:	d50c      	bpl.n	4492 <trx_aes_wrrd+0x6e>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4478:	8b5a      	ldrh	r2, [r3, #26]
    447a:	0752      	lsls	r2, r2, #29
    447c:	d501      	bpl.n	4482 <trx_aes_wrrd+0x5e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    447e:	2204      	movs	r2, #4
    4480:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4482:	4a65      	ldr	r2, [pc, #404]	; (4618 <trx_aes_wrrd+0x1f4>)
    4484:	7992      	ldrb	r2, [r2, #6]
    4486:	2a01      	cmp	r2, #1
    4488:	d055      	beq.n	4536 <trx_aes_wrrd+0x112>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    448a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    448c:	b2d2      	uxtb	r2, r2
    448e:	4965      	ldr	r1, [pc, #404]	; (4624 <trx_aes_wrrd+0x200>)
    4490:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    4492:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4494:	7e1a      	ldrb	r2, [r3, #24]
    4496:	420a      	tst	r2, r1
    4498:	d0fc      	beq.n	4494 <trx_aes_wrrd+0x70>
    449a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    449c:	07d2      	lsls	r2, r2, #31
    449e:	d500      	bpl.n	44a2 <trx_aes_wrrd+0x7e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    44a0:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    44a2:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    44a4:	7e1a      	ldrb	r2, [r3, #24]
    44a6:	420a      	tst	r2, r1
    44a8:	d0fc      	beq.n	44a4 <trx_aes_wrrd+0x80>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    44aa:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    44ac:	7e1a      	ldrb	r2, [r3, #24]
    44ae:	420a      	tst	r2, r1
    44b0:	d0fc      	beq.n	44ac <trx_aes_wrrd+0x88>
    44b2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    44b4:	0752      	lsls	r2, r2, #29
    44b6:	d50c      	bpl.n	44d2 <trx_aes_wrrd+0xae>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    44b8:	8b5a      	ldrh	r2, [r3, #26]
    44ba:	0752      	lsls	r2, r2, #29
    44bc:	d501      	bpl.n	44c2 <trx_aes_wrrd+0x9e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    44be:	2204      	movs	r2, #4
    44c0:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    44c2:	4a55      	ldr	r2, [pc, #340]	; (4618 <trx_aes_wrrd+0x1f4>)
    44c4:	7992      	ldrb	r2, [r2, #6]
    44c6:	2a01      	cmp	r2, #1
    44c8:	d03b      	beq.n	4542 <trx_aes_wrrd+0x11e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    44ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    44cc:	b2d2      	uxtb	r2, r2
    44ce:	4955      	ldr	r1, [pc, #340]	; (4624 <trx_aes_wrrd+0x200>)
    44d0:	800a      	strh	r2, [r1, #0]

	/* now transfer data */
	odata = idata;

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    44d2:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    44d4:	7e1a      	ldrb	r2, [r3, #24]
    44d6:	420a      	tst	r2, r1
    44d8:	d0fc      	beq.n	44d4 <trx_aes_wrrd+0xb0>
    44da:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    44dc:	07d2      	lsls	r2, r2, #31
    44de:	d502      	bpl.n	44e6 <trx_aes_wrrd+0xc2>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    44e0:	4652      	mov	r2, sl
    44e2:	7812      	ldrb	r2, [r2, #0]
    44e4:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, *idata++);
	while (!spi_is_write_complete(&master)) {
    44e6:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    44e8:	7e1a      	ldrb	r2, [r3, #24]
    44ea:	420a      	tst	r2, r1
    44ec:	d0fc      	beq.n	44e8 <trx_aes_wrrd+0xc4>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    44ee:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    44f0:	7e1a      	ldrb	r2, [r3, #24]
    44f2:	420a      	tst	r2, r1
    44f4:	d0fc      	beq.n	44f0 <trx_aes_wrrd+0xcc>
    44f6:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    44f8:	0752      	lsls	r2, r2, #29
    44fa:	d50c      	bpl.n	4516 <trx_aes_wrrd+0xf2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    44fc:	8b5a      	ldrh	r2, [r3, #26]
    44fe:	0752      	lsls	r2, r2, #29
    4500:	d501      	bpl.n	4506 <trx_aes_wrrd+0xe2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4502:	2204      	movs	r2, #4
    4504:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4506:	4a44      	ldr	r2, [pc, #272]	; (4618 <trx_aes_wrrd+0x1f4>)
    4508:	7992      	ldrb	r2, [r2, #6]
    450a:	2a01      	cmp	r2, #1
    450c:	d01f      	beq.n	454e <trx_aes_wrrd+0x12a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    450e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4510:	b2db      	uxtb	r3, r3
    4512:	4a44      	ldr	r2, [pc, #272]	; (4624 <trx_aes_wrrd+0x200>)
    4514:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    4516:	2700      	movs	r7, #0
    4518:	2c00      	cmp	r4, #0
    451a:	d043      	beq.n	45a4 <trx_aes_wrrd+0x180>
    451c:	4656      	mov	r6, sl
    451e:	3c01      	subs	r4, #1
    4520:	b2e4      	uxtb	r4, r4
    4522:	3401      	adds	r4, #1
    4524:	44a2      	add	sl, r4
    4526:	46d0      	mov	r8, sl
    4528:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    452a:	4d3b      	ldr	r5, [pc, #236]	; (4618 <trx_aes_wrrd+0x1f4>)
		while (!spi_is_ready_to_write(&master)) {
    452c:	2001      	movs	r0, #1
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    452e:	2402      	movs	r4, #2
		}
		while (!spi_is_ready_to_read(&master)) {
    4530:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4532:	46a9      	mov	r9, r5
    4534:	e01b      	b.n	456e <trx_aes_wrrd+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4536:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4538:	05d2      	lsls	r2, r2, #23
    453a:	0dd2      	lsrs	r2, r2, #23
    453c:	4939      	ldr	r1, [pc, #228]	; (4624 <trx_aes_wrrd+0x200>)
    453e:	800a      	strh	r2, [r1, #0]
    4540:	e7a7      	b.n	4492 <trx_aes_wrrd+0x6e>
    4542:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4544:	05d2      	lsls	r2, r2, #23
    4546:	0dd2      	lsrs	r2, r2, #23
    4548:	4936      	ldr	r1, [pc, #216]	; (4624 <trx_aes_wrrd+0x200>)
    454a:	800a      	strh	r2, [r1, #0]
    454c:	e7c1      	b.n	44d2 <trx_aes_wrrd+0xae>
    454e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4550:	05db      	lsls	r3, r3, #23
    4552:	0ddb      	lsrs	r3, r3, #23
    4554:	4a33      	ldr	r2, [pc, #204]	; (4624 <trx_aes_wrrd+0x200>)
    4556:	8013      	strh	r3, [r2, #0]
    4558:	e7dd      	b.n	4516 <trx_aes_wrrd+0xf2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    455a:	464a      	mov	r2, r9
    455c:	7992      	ldrb	r2, [r2, #6]
    455e:	2a01      	cmp	r2, #1
    4560:	d01c      	beq.n	459c <trx_aes_wrrd+0x178>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4562:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4564:	b2ff      	uxtb	r7, r7
		}

#if SAMD || SAMR21 || SAML21
		spi_read(&master, &odata_var);
		*odata++ = (uint8_t)odata_var;
    4566:	7037      	strb	r7, [r6, #0]
    4568:	3601      	adds	r6, #1
	while (length > 0) {
    456a:	45b0      	cmp	r8, r6
    456c:	d01a      	beq.n	45a4 <trx_aes_wrrd+0x180>
	SercomSpi *const spi_module = &(module->hw->SPI);
    456e:	682b      	ldr	r3, [r5, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4570:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    4572:	4202      	tst	r2, r0
    4574:	d0fc      	beq.n	4570 <trx_aes_wrrd+0x14c>
    4576:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4578:	4202      	tst	r2, r0
    457a:	d001      	beq.n	4580 <trx_aes_wrrd+0x15c>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    457c:	7872      	ldrb	r2, [r6, #1]
    457e:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4580:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4582:	4222      	tst	r2, r4
    4584:	d0fc      	beq.n	4580 <trx_aes_wrrd+0x15c>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4586:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    4588:	420a      	tst	r2, r1
    458a:	d0fc      	beq.n	4586 <trx_aes_wrrd+0x162>
    458c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    458e:	420a      	tst	r2, r1
    4590:	d0e9      	beq.n	4566 <trx_aes_wrrd+0x142>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4592:	8b5a      	ldrh	r2, [r3, #26]
    4594:	420a      	tst	r2, r1
    4596:	d0e0      	beq.n	455a <trx_aes_wrrd+0x136>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4598:	8359      	strh	r1, [r3, #26]
    459a:	e7de      	b.n	455a <trx_aes_wrrd+0x136>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    459c:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    459e:	05ff      	lsls	r7, r7, #23
    45a0:	0dff      	lsrs	r7, r7, #23
    45a2:	e7e0      	b.n	4566 <trx_aes_wrrd+0x142>
	SercomSpi *const spi_module = &(module->hw->SPI);
    45a4:	4b1c      	ldr	r3, [pc, #112]	; (4618 <trx_aes_wrrd+0x1f4>)
    45a6:	681b      	ldr	r3, [r3, #0]
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    45a8:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    45aa:	7e1a      	ldrb	r2, [r3, #24]
    45ac:	420a      	tst	r2, r1
    45ae:	d0fc      	beq.n	45aa <trx_aes_wrrd+0x186>
    45b0:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    45b2:	07d2      	lsls	r2, r2, #31
    45b4:	d501      	bpl.n	45ba <trx_aes_wrrd+0x196>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    45b6:	2200      	movs	r2, #0
    45b8:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    45ba:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    45bc:	7e1a      	ldrb	r2, [r3, #24]
    45be:	420a      	tst	r2, r1
    45c0:	d0fc      	beq.n	45bc <trx_aes_wrrd+0x198>
	}
	while (!spi_is_ready_to_read(&master)) {
    45c2:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    45c4:	7e1a      	ldrb	r2, [r3, #24]
    45c6:	420a      	tst	r2, r1
    45c8:	d0fc      	beq.n	45c4 <trx_aes_wrrd+0x1a0>
    45ca:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    45cc:	0752      	lsls	r2, r2, #29
    45ce:	d50a      	bpl.n	45e6 <trx_aes_wrrd+0x1c2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    45d0:	8b5a      	ldrh	r2, [r3, #26]
    45d2:	0752      	lsls	r2, r2, #29
    45d4:	d501      	bpl.n	45da <trx_aes_wrrd+0x1b6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    45d6:	2204      	movs	r2, #4
    45d8:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    45da:	4a0f      	ldr	r2, [pc, #60]	; (4618 <trx_aes_wrrd+0x1f4>)
    45dc:	7992      	ldrb	r2, [r2, #6]
    45de:	2a01      	cmp	r2, #1
    45e0:	d011      	beq.n	4606 <trx_aes_wrrd+0x1e2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    45e2:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    45e4:	b2ff      	uxtb	r7, r7
	}
#if SAMD || SAMR21 || SAML21
	spi_read(&master, &odata_var);
	*odata = (uint8_t)odata_var;
    45e6:	4653      	mov	r3, sl
    45e8:	701f      	strb	r7, [r3, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    45ea:	2200      	movs	r2, #0
    45ec:	490b      	ldr	r1, [pc, #44]	; (461c <trx_aes_wrrd+0x1f8>)
    45ee:	480a      	ldr	r0, [pc, #40]	; (4618 <trx_aes_wrrd+0x1f4>)
    45f0:	4b0b      	ldr	r3, [pc, #44]	; (4620 <trx_aes_wrrd+0x1fc>)
    45f2:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    45f4:	2100      	movs	r1, #0
    45f6:	2000      	movs	r0, #0
    45f8:	4b0b      	ldr	r3, [pc, #44]	; (4628 <trx_aes_wrrd+0x204>)
    45fa:	4798      	blx	r3
}
    45fc:	bc1c      	pop	{r2, r3, r4}
    45fe:	4690      	mov	r8, r2
    4600:	4699      	mov	r9, r3
    4602:	46a2      	mov	sl, r4
    4604:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4606:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4608:	05ff      	lsls	r7, r7, #23
    460a:	0dff      	lsrs	r7, r7, #23
    460c:	e7eb      	b.n	45e6 <trx_aes_wrrd+0x1c2>
    460e:	46c0      	nop			; (mov r8, r8)
    4610:	00000155 	.word	0x00000155
    4614:	00000311 	.word	0x00000311
    4618:	200008b0 	.word	0x200008b0
    461c:	20000874 	.word	0x20000874
    4620:	00000c41 	.word	0x00000c41
    4624:	2000086c 	.word	0x2000086c
    4628:	000002f1 	.word	0x000002f1

0000462c <receivePKT>:

uint8_t r_data[60][51]; //50
uint8_t t_data[51];

int line_num = 0;
static bool receivePKT(NWK_DataInd_t *ind) {
    462c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    462e:	0004      	movs	r4, r0
	//printf("receivePKT %d\n", line_num);
	printf("\n");
    4630:	200a      	movs	r0, #10
    4632:	4b0f      	ldr	r3, [pc, #60]	; (4670 <receivePKT+0x44>)
    4634:	4798      	blx	r3
	for(int i = 0; i<51;i++) {
    4636:	2500      	movs	r5, #0
		r_data[line_num][i] = ind->data[i];
    4638:	4f0e      	ldr	r7, [pc, #56]	; (4674 <receivePKT+0x48>)
    463a:	4e0f      	ldr	r6, [pc, #60]	; (4678 <receivePKT+0x4c>)
    463c:	68a3      	ldr	r3, [r4, #8]
    463e:	5d59      	ldrb	r1, [r3, r5]
    4640:	6832      	ldr	r2, [r6, #0]
    4642:	0053      	lsls	r3, r2, #1
    4644:	189b      	adds	r3, r3, r2
    4646:	011a      	lsls	r2, r3, #4
    4648:	189b      	adds	r3, r3, r2
    464a:	18fb      	adds	r3, r7, r3
    464c:	5559      	strb	r1, [r3, r5]
		printf("%d ", r_data[line_num][i]);
    464e:	480b      	ldr	r0, [pc, #44]	; (467c <receivePKT+0x50>)
    4650:	4b0b      	ldr	r3, [pc, #44]	; (4680 <receivePKT+0x54>)
    4652:	4798      	blx	r3
	for(int i = 0; i<51;i++) {
    4654:	3501      	adds	r5, #1
    4656:	2d33      	cmp	r5, #51	; 0x33
    4658:	d1f0      	bne.n	463c <receivePKT+0x10>
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    465a:	2280      	movs	r2, #128	; 0x80
    465c:	0312      	lsls	r2, r2, #12
    465e:	4b09      	ldr	r3, [pc, #36]	; (4684 <receivePKT+0x58>)
    4660:	61da      	str	r2, [r3, #28]
	}

	LED_Toggle(LED0);
	line_num++;
    4662:	4a05      	ldr	r2, [pc, #20]	; (4678 <receivePKT+0x4c>)
    4664:	6813      	ldr	r3, [r2, #0]
    4666:	3301      	adds	r3, #1
    4668:	6013      	str	r3, [r2, #0]
	return true;
}
    466a:	2001      	movs	r0, #1
    466c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    466e:	46c0      	nop			; (mov r8, r8)
    4670:	00004a09 	.word	0x00004a09
    4674:	200008bc 	.word	0x200008bc
    4678:	20000728 	.word	0x20000728
    467c:	00005b5c 	.word	0x00005b5c
    4680:	000049d5 	.word	0x000049d5
    4684:	41004400 	.word	0x41004400

00004688 <main>:
	
	//LED_Toggle(LED0);
	sendBusy = true;
}

int main () {
    4688:	b510      	push	{r4, lr}
	irq_initialize_vectors();
	system_init();
    468a:	4b10      	ldr	r3, [pc, #64]	; (46cc <main+0x44>)
    468c:	4798      	blx	r3
	delay_init();
    468e:	4b10      	ldr	r3, [pc, #64]	; (46d0 <main+0x48>)
    4690:	4798      	blx	r3
	SYS_Init();
    4692:	4b10      	ldr	r3, [pc, #64]	; (46d4 <main+0x4c>)
    4694:	4798      	blx	r3
	sio2host_init();
    4696:	4b10      	ldr	r3, [pc, #64]	; (46d8 <main+0x50>)
    4698:	4798      	blx	r3
	cpu_irq_enable();
<<<<<<< HEAD
    4716:	2201      	movs	r2, #1
    4718:	4b0f      	ldr	r3, [pc, #60]	; (4758 <main+0x54>)
    471a:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    471c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4720:	b662      	cpsie	i
	line_num++;
	return true;
}

static void radioInit(void) {
	NWK_SetAddr(0x0B);  // 
    4722:	200b      	movs	r0, #11
    4724:	4b0d      	ldr	r3, [pc, #52]	; (475c <main+0x58>)
    4726:	4798      	blx	r3
=======
    469a:	2201      	movs	r2, #1
    469c:	4b0f      	ldr	r3, [pc, #60]	; (46dc <main+0x54>)
    469e:	701a      	strb	r2, [r3, #0]
    46a0:	f3bf 8f5f 	dmb	sy
    46a4:	b662      	cpsie	i
	NWK_SetAddr(9);  // 
    46a6:	2009      	movs	r0, #9
    46a8:	4b0d      	ldr	r3, [pc, #52]	; (46e0 <main+0x58>)
    46aa:	4798      	blx	r3
>>>>>>> f2c81f85a32c5aa40bdb35e80e31da497932c487
	NWK_SetPanId(APP_PANID);  //PANID : Personal Area Network ID
    46ac:	480d      	ldr	r0, [pc, #52]	; (46e4 <main+0x5c>)
    46ae:	4b0e      	ldr	r3, [pc, #56]	; (46e8 <main+0x60>)
    46b0:	4798      	blx	r3
	PHY_SetChannel(APP_CHANNEL);
<<<<<<< HEAD
    472e:	200e      	movs	r0, #14
    4730:	4b0d      	ldr	r3, [pc, #52]	; (4768 <main+0x64>)
    4732:	4798      	blx	r3
=======
    46b2:	200f      	movs	r0, #15
    46b4:	4b0d      	ldr	r3, [pc, #52]	; (46ec <main+0x64>)
    46b6:	4798      	blx	r3
>>>>>>> f2c81f85a32c5aa40bdb35e80e31da497932c487
	PHY_SetRxState(true);
    46b8:	2001      	movs	r0, #1
    46ba:	4b0d      	ldr	r3, [pc, #52]	; (46f0 <main+0x68>)
    46bc:	4798      	blx	r3
	NWK_OpenEndpoint(APP_ENDPOINT, receivePKT);
    46be:	490d      	ldr	r1, [pc, #52]	; (46f4 <main+0x6c>)
    46c0:	2001      	movs	r0, #1
    46c2:	4b0d      	ldr	r3, [pc, #52]	; (46f8 <main+0x70>)
    46c4:	4798      	blx	r3
	radioInit();
	
	//sendPKT();
	
	while (1) {
		SYS_TaskHandler();
    46c6:	4c0d      	ldr	r4, [pc, #52]	; (46fc <main+0x74>)
    46c8:	47a0      	blx	r4
    46ca:	e7fd      	b.n	46c8 <main+0x40>
    46cc:	00001b0d 	.word	0x00001b0d
    46d0:	00000115 	.word	0x00000115
    46d4:	0000365d 	.word	0x0000365d
    46d8:	000020ed 	.word	0x000020ed
    46dc:	20000008 	.word	0x20000008
    46e0:	00002271 	.word	0x00002271
    46e4:	00004567 	.word	0x00004567
    46e8:	00002285 	.word	0x00002285
    46ec:	000034b9 	.word	0x000034b9
    46f0:	000034a5 	.word	0x000034a5
    46f4:	0000462d 	.word	0x0000462d
    46f8:	00002299 	.word	0x00002299
    46fc:	00003681 	.word	0x00003681

00004700 <common_tc_delay>:
    4700:	b510      	push	{r4, lr}
    4702:	1c04      	adds	r4, r0, #0
    4704:	4b13      	ldr	r3, [pc, #76]	; (4754 <common_tc_delay+0x54>)
    4706:	4798      	blx	r3
    4708:	4b13      	ldr	r3, [pc, #76]	; (4758 <common_tc_delay+0x58>)
    470a:	781a      	ldrb	r2, [r3, #0]
    470c:	4362      	muls	r2, r4
    470e:	1881      	adds	r1, r0, r2
    4710:	4b12      	ldr	r3, [pc, #72]	; (475c <common_tc_delay+0x5c>)
    4712:	6059      	str	r1, [r3, #4]
    4714:	6859      	ldr	r1, [r3, #4]
    4716:	0c09      	lsrs	r1, r1, #16
    4718:	6059      	str	r1, [r3, #4]
    471a:	685b      	ldr	r3, [r3, #4]
    471c:	2b00      	cmp	r3, #0
    471e:	d007      	beq.n	4730 <common_tc_delay+0x30>
    4720:	4b0e      	ldr	r3, [pc, #56]	; (475c <common_tc_delay+0x5c>)
    4722:	6859      	ldr	r1, [r3, #4]
    4724:	3201      	adds	r2, #1
    4726:	1880      	adds	r0, r0, r2
    4728:	8118      	strh	r0, [r3, #8]
    472a:	4b0d      	ldr	r3, [pc, #52]	; (4760 <common_tc_delay+0x60>)
    472c:	4798      	blx	r3
    472e:	e004      	b.n	473a <common_tc_delay+0x3a>
    4730:	1882      	adds	r2, r0, r2
    4732:	4b0a      	ldr	r3, [pc, #40]	; (475c <common_tc_delay+0x5c>)
    4734:	811a      	strh	r2, [r3, #8]
    4736:	4b0b      	ldr	r3, [pc, #44]	; (4764 <common_tc_delay+0x64>)
    4738:	4798      	blx	r3
    473a:	4b08      	ldr	r3, [pc, #32]	; (475c <common_tc_delay+0x5c>)
    473c:	891b      	ldrh	r3, [r3, #8]
    473e:	2b63      	cmp	r3, #99	; 0x63
    4740:	d802      	bhi.n	4748 <common_tc_delay+0x48>
    4742:	3364      	adds	r3, #100	; 0x64
    4744:	4a05      	ldr	r2, [pc, #20]	; (475c <common_tc_delay+0x5c>)
    4746:	8113      	strh	r3, [r2, #8]
    4748:	4b04      	ldr	r3, [pc, #16]	; (475c <common_tc_delay+0x5c>)
    474a:	8918      	ldrh	r0, [r3, #8]
    474c:	4b06      	ldr	r3, [pc, #24]	; (4768 <common_tc_delay+0x68>)
    474e:	4798      	blx	r3
    4750:	bd10      	pop	{r4, pc}
    4752:	46c0      	nop			; (mov r8, r8)
    4754:	00003855 	.word	0x00003855
    4758:	200014e3 	.word	0x200014e3
    475c:	2000072c 	.word	0x2000072c
    4760:	00003869 	.word	0x00003869
    4764:	0000387d 	.word	0x0000387d
    4768:	000038b9 	.word	0x000038b9

0000476c <common_tc_init>:
    476c:	b508      	push	{r3, lr}
    476e:	2200      	movs	r2, #0
    4770:	4b03      	ldr	r3, [pc, #12]	; (4780 <common_tc_init+0x14>)
    4772:	701a      	strb	r2, [r3, #0]
    4774:	4b03      	ldr	r3, [pc, #12]	; (4784 <common_tc_init+0x18>)
    4776:	4798      	blx	r3
    4778:	4b03      	ldr	r3, [pc, #12]	; (4788 <common_tc_init+0x1c>)
    477a:	7018      	strb	r0, [r3, #0]
    477c:	bd08      	pop	{r3, pc}
    477e:	46c0      	nop			; (mov r8, r8)
    4780:	2000072c 	.word	0x2000072c
    4784:	000038d1 	.word	0x000038d1
    4788:	200014e3 	.word	0x200014e3

0000478c <tmr_ovf_callback>:
    478c:	b508      	push	{r3, lr}
    478e:	4b0e      	ldr	r3, [pc, #56]	; (47c8 <tmr_ovf_callback+0x3c>)
    4790:	685b      	ldr	r3, [r3, #4]
    4792:	2b00      	cmp	r3, #0
    4794:	d007      	beq.n	47a6 <tmr_ovf_callback+0x1a>
    4796:	4a0c      	ldr	r2, [pc, #48]	; (47c8 <tmr_ovf_callback+0x3c>)
    4798:	6853      	ldr	r3, [r2, #4]
    479a:	3b01      	subs	r3, #1
    479c:	6053      	str	r3, [r2, #4]
    479e:	2b00      	cmp	r3, #0
    47a0:	d101      	bne.n	47a6 <tmr_ovf_callback+0x1a>
    47a2:	4b0a      	ldr	r3, [pc, #40]	; (47cc <tmr_ovf_callback+0x40>)
    47a4:	4798      	blx	r3
    47a6:	4a08      	ldr	r2, [pc, #32]	; (47c8 <tmr_ovf_callback+0x3c>)
    47a8:	7813      	ldrb	r3, [r2, #0]
    47aa:	3301      	adds	r3, #1
    47ac:	b2db      	uxtb	r3, r3
    47ae:	7013      	strb	r3, [r2, #0]
    47b0:	4a07      	ldr	r2, [pc, #28]	; (47d0 <tmr_ovf_callback+0x44>)
    47b2:	7812      	ldrb	r2, [r2, #0]
    47b4:	429a      	cmp	r2, r3
    47b6:	d806      	bhi.n	47c6 <tmr_ovf_callback+0x3a>
    47b8:	4b03      	ldr	r3, [pc, #12]	; (47c8 <tmr_ovf_callback+0x3c>)
    47ba:	2200      	movs	r2, #0
    47bc:	701a      	strb	r2, [r3, #0]
    47be:	68db      	ldr	r3, [r3, #12]
    47c0:	2b00      	cmp	r3, #0
    47c2:	d000      	beq.n	47c6 <tmr_ovf_callback+0x3a>
    47c4:	4798      	blx	r3
    47c6:	bd08      	pop	{r3, pc}
    47c8:	2000072c 	.word	0x2000072c
    47cc:	0000387d 	.word	0x0000387d
    47d0:	200014e3 	.word	0x200014e3

000047d4 <tmr_cca_callback>:
    47d4:	b508      	push	{r3, lr}
    47d6:	4b04      	ldr	r3, [pc, #16]	; (47e8 <tmr_cca_callback+0x14>)
    47d8:	4798      	blx	r3
    47da:	4b04      	ldr	r3, [pc, #16]	; (47ec <tmr_cca_callback+0x18>)
    47dc:	691b      	ldr	r3, [r3, #16]
    47de:	2b00      	cmp	r3, #0
    47e0:	d000      	beq.n	47e4 <tmr_cca_callback+0x10>
    47e2:	4798      	blx	r3
    47e4:	bd08      	pop	{r3, pc}
    47e6:	46c0      	nop			; (mov r8, r8)
    47e8:	00003869 	.word	0x00003869
    47ec:	2000072c 	.word	0x2000072c

000047f0 <set_common_tc_expiry_callback>:
    47f0:	4b01      	ldr	r3, [pc, #4]	; (47f8 <set_common_tc_expiry_callback+0x8>)
    47f2:	6118      	str	r0, [r3, #16]
    47f4:	4770      	bx	lr
    47f6:	46c0      	nop			; (mov r8, r8)
    47f8:	2000072c 	.word	0x2000072c

000047fc <__udivsi3>:
    47fc:	2200      	movs	r2, #0
    47fe:	0843      	lsrs	r3, r0, #1
    4800:	428b      	cmp	r3, r1
    4802:	d374      	bcc.n	48ee <__udivsi3+0xf2>
    4804:	0903      	lsrs	r3, r0, #4
    4806:	428b      	cmp	r3, r1
    4808:	d35f      	bcc.n	48ca <__udivsi3+0xce>
    480a:	0a03      	lsrs	r3, r0, #8
    480c:	428b      	cmp	r3, r1
    480e:	d344      	bcc.n	489a <__udivsi3+0x9e>
    4810:	0b03      	lsrs	r3, r0, #12
    4812:	428b      	cmp	r3, r1
    4814:	d328      	bcc.n	4868 <__udivsi3+0x6c>
    4816:	0c03      	lsrs	r3, r0, #16
    4818:	428b      	cmp	r3, r1
    481a:	d30d      	bcc.n	4838 <__udivsi3+0x3c>
    481c:	22ff      	movs	r2, #255	; 0xff
    481e:	0209      	lsls	r1, r1, #8
    4820:	ba12      	rev	r2, r2
    4822:	0c03      	lsrs	r3, r0, #16
    4824:	428b      	cmp	r3, r1
    4826:	d302      	bcc.n	482e <__udivsi3+0x32>
    4828:	1212      	asrs	r2, r2, #8
    482a:	0209      	lsls	r1, r1, #8
    482c:	d065      	beq.n	48fa <__udivsi3+0xfe>
    482e:	0b03      	lsrs	r3, r0, #12
    4830:	428b      	cmp	r3, r1
    4832:	d319      	bcc.n	4868 <__udivsi3+0x6c>
    4834:	e000      	b.n	4838 <__udivsi3+0x3c>
    4836:	0a09      	lsrs	r1, r1, #8
    4838:	0bc3      	lsrs	r3, r0, #15
    483a:	428b      	cmp	r3, r1
    483c:	d301      	bcc.n	4842 <__udivsi3+0x46>
    483e:	03cb      	lsls	r3, r1, #15
    4840:	1ac0      	subs	r0, r0, r3
    4842:	4152      	adcs	r2, r2
    4844:	0b83      	lsrs	r3, r0, #14
    4846:	428b      	cmp	r3, r1
    4848:	d301      	bcc.n	484e <__udivsi3+0x52>
    484a:	038b      	lsls	r3, r1, #14
    484c:	1ac0      	subs	r0, r0, r3
    484e:	4152      	adcs	r2, r2
    4850:	0b43      	lsrs	r3, r0, #13
    4852:	428b      	cmp	r3, r1
    4854:	d301      	bcc.n	485a <__udivsi3+0x5e>
    4856:	034b      	lsls	r3, r1, #13
    4858:	1ac0      	subs	r0, r0, r3
    485a:	4152      	adcs	r2, r2
    485c:	0b03      	lsrs	r3, r0, #12
    485e:	428b      	cmp	r3, r1
    4860:	d301      	bcc.n	4866 <__udivsi3+0x6a>
    4862:	030b      	lsls	r3, r1, #12
    4864:	1ac0      	subs	r0, r0, r3
    4866:	4152      	adcs	r2, r2
    4868:	0ac3      	lsrs	r3, r0, #11
    486a:	428b      	cmp	r3, r1
    486c:	d301      	bcc.n	4872 <__udivsi3+0x76>
    486e:	02cb      	lsls	r3, r1, #11
    4870:	1ac0      	subs	r0, r0, r3
    4872:	4152      	adcs	r2, r2
    4874:	0a83      	lsrs	r3, r0, #10
    4876:	428b      	cmp	r3, r1
    4878:	d301      	bcc.n	487e <__udivsi3+0x82>
    487a:	028b      	lsls	r3, r1, #10
    487c:	1ac0      	subs	r0, r0, r3
    487e:	4152      	adcs	r2, r2
    4880:	0a43      	lsrs	r3, r0, #9
    4882:	428b      	cmp	r3, r1
    4884:	d301      	bcc.n	488a <__udivsi3+0x8e>
    4886:	024b      	lsls	r3, r1, #9
    4888:	1ac0      	subs	r0, r0, r3
    488a:	4152      	adcs	r2, r2
    488c:	0a03      	lsrs	r3, r0, #8
    488e:	428b      	cmp	r3, r1
    4890:	d301      	bcc.n	4896 <__udivsi3+0x9a>
    4892:	020b      	lsls	r3, r1, #8
    4894:	1ac0      	subs	r0, r0, r3
    4896:	4152      	adcs	r2, r2
    4898:	d2cd      	bcs.n	4836 <__udivsi3+0x3a>
    489a:	09c3      	lsrs	r3, r0, #7
    489c:	428b      	cmp	r3, r1
    489e:	d301      	bcc.n	48a4 <__udivsi3+0xa8>
    48a0:	01cb      	lsls	r3, r1, #7
    48a2:	1ac0      	subs	r0, r0, r3
    48a4:	4152      	adcs	r2, r2
    48a6:	0983      	lsrs	r3, r0, #6
    48a8:	428b      	cmp	r3, r1
    48aa:	d301      	bcc.n	48b0 <__udivsi3+0xb4>
    48ac:	018b      	lsls	r3, r1, #6
    48ae:	1ac0      	subs	r0, r0, r3
    48b0:	4152      	adcs	r2, r2
    48b2:	0943      	lsrs	r3, r0, #5
    48b4:	428b      	cmp	r3, r1
    48b6:	d301      	bcc.n	48bc <__udivsi3+0xc0>
    48b8:	014b      	lsls	r3, r1, #5
    48ba:	1ac0      	subs	r0, r0, r3
    48bc:	4152      	adcs	r2, r2
    48be:	0903      	lsrs	r3, r0, #4
    48c0:	428b      	cmp	r3, r1
    48c2:	d301      	bcc.n	48c8 <__udivsi3+0xcc>
    48c4:	010b      	lsls	r3, r1, #4
    48c6:	1ac0      	subs	r0, r0, r3
    48c8:	4152      	adcs	r2, r2
    48ca:	08c3      	lsrs	r3, r0, #3
    48cc:	428b      	cmp	r3, r1
    48ce:	d301      	bcc.n	48d4 <__udivsi3+0xd8>
    48d0:	00cb      	lsls	r3, r1, #3
    48d2:	1ac0      	subs	r0, r0, r3
    48d4:	4152      	adcs	r2, r2
    48d6:	0883      	lsrs	r3, r0, #2
    48d8:	428b      	cmp	r3, r1
    48da:	d301      	bcc.n	48e0 <__udivsi3+0xe4>
    48dc:	008b      	lsls	r3, r1, #2
    48de:	1ac0      	subs	r0, r0, r3
    48e0:	4152      	adcs	r2, r2
    48e2:	0843      	lsrs	r3, r0, #1
    48e4:	428b      	cmp	r3, r1
    48e6:	d301      	bcc.n	48ec <__udivsi3+0xf0>
    48e8:	004b      	lsls	r3, r1, #1
    48ea:	1ac0      	subs	r0, r0, r3
    48ec:	4152      	adcs	r2, r2
    48ee:	1a41      	subs	r1, r0, r1
    48f0:	d200      	bcs.n	48f4 <__udivsi3+0xf8>
    48f2:	4601      	mov	r1, r0
    48f4:	4152      	adcs	r2, r2
    48f6:	4610      	mov	r0, r2
    48f8:	4770      	bx	lr
    48fa:	e7ff      	b.n	48fc <__udivsi3+0x100>
    48fc:	b501      	push	{r0, lr}
    48fe:	2000      	movs	r0, #0
    4900:	f000 f806 	bl	4910 <__aeabi_idiv0>
    4904:	bd02      	pop	{r1, pc}
    4906:	46c0      	nop			; (mov r8, r8)

00004908 <__aeabi_uidivmod>:
    4908:	2900      	cmp	r1, #0
    490a:	d0f7      	beq.n	48fc <__udivsi3+0x100>
    490c:	e776      	b.n	47fc <__udivsi3>
    490e:	4770      	bx	lr

00004910 <__aeabi_idiv0>:
    4910:	4770      	bx	lr
    4912:	46c0      	nop			; (mov r8, r8)

00004914 <__aeabi_lmul>:
    4914:	b5f0      	push	{r4, r5, r6, r7, lr}
    4916:	46ce      	mov	lr, r9
    4918:	4647      	mov	r7, r8
    491a:	0415      	lsls	r5, r2, #16
    491c:	0c2d      	lsrs	r5, r5, #16
    491e:	002e      	movs	r6, r5
    4920:	b580      	push	{r7, lr}
    4922:	0407      	lsls	r7, r0, #16
    4924:	0c14      	lsrs	r4, r2, #16
    4926:	0c3f      	lsrs	r7, r7, #16
    4928:	4699      	mov	r9, r3
    492a:	0c03      	lsrs	r3, r0, #16
    492c:	437e      	muls	r6, r7
    492e:	435d      	muls	r5, r3
    4930:	4367      	muls	r7, r4
    4932:	4363      	muls	r3, r4
    4934:	197f      	adds	r7, r7, r5
    4936:	0c34      	lsrs	r4, r6, #16
    4938:	19e4      	adds	r4, r4, r7
    493a:	469c      	mov	ip, r3
    493c:	42a5      	cmp	r5, r4
    493e:	d903      	bls.n	4948 <__aeabi_lmul+0x34>
    4940:	2380      	movs	r3, #128	; 0x80
    4942:	025b      	lsls	r3, r3, #9
    4944:	4698      	mov	r8, r3
    4946:	44c4      	add	ip, r8
    4948:	464b      	mov	r3, r9
    494a:	4351      	muls	r1, r2
    494c:	4343      	muls	r3, r0
    494e:	0436      	lsls	r6, r6, #16
    4950:	0c36      	lsrs	r6, r6, #16
    4952:	0c25      	lsrs	r5, r4, #16
    4954:	0424      	lsls	r4, r4, #16
    4956:	4465      	add	r5, ip
    4958:	19a4      	adds	r4, r4, r6
    495a:	1859      	adds	r1, r3, r1
    495c:	1949      	adds	r1, r1, r5
    495e:	0020      	movs	r0, r4
    4960:	bc0c      	pop	{r2, r3}
    4962:	4690      	mov	r8, r2
    4964:	4699      	mov	r9, r3
    4966:	bdf0      	pop	{r4, r5, r6, r7, pc}

00004968 <__libc_init_array>:
    4968:	b570      	push	{r4, r5, r6, lr}
    496a:	2600      	movs	r6, #0
    496c:	4d0c      	ldr	r5, [pc, #48]	; (49a0 <__libc_init_array+0x38>)
    496e:	4c0d      	ldr	r4, [pc, #52]	; (49a4 <__libc_init_array+0x3c>)
    4970:	1b64      	subs	r4, r4, r5
    4972:	10a4      	asrs	r4, r4, #2
    4974:	42a6      	cmp	r6, r4
    4976:	d109      	bne.n	498c <__libc_init_array+0x24>
    4978:	2600      	movs	r6, #0
    497a:	f001 f93d 	bl	5bf8 <_init>
    497e:	4d0a      	ldr	r5, [pc, #40]	; (49a8 <__libc_init_array+0x40>)
    4980:	4c0a      	ldr	r4, [pc, #40]	; (49ac <__libc_init_array+0x44>)
    4982:	1b64      	subs	r4, r4, r5
    4984:	10a4      	asrs	r4, r4, #2
    4986:	42a6      	cmp	r6, r4
    4988:	d105      	bne.n	4996 <__libc_init_array+0x2e>
    498a:	bd70      	pop	{r4, r5, r6, pc}
    498c:	00b3      	lsls	r3, r6, #2
    498e:	58eb      	ldr	r3, [r5, r3]
    4990:	4798      	blx	r3
    4992:	3601      	adds	r6, #1
    4994:	e7ee      	b.n	4974 <__libc_init_array+0xc>
    4996:	00b3      	lsls	r3, r6, #2
    4998:	58eb      	ldr	r3, [r5, r3]
    499a:	4798      	blx	r3
    499c:	3601      	adds	r6, #1
    499e:	e7f2      	b.n	4986 <__libc_init_array+0x1e>
    49a0:	00005c04 	.word	0x00005c04
    49a4:	00005c04 	.word	0x00005c04
    49a8:	00005c04 	.word	0x00005c04
    49ac:	00005c08 	.word	0x00005c08

000049b0 <memcpy>:
    49b0:	2300      	movs	r3, #0
    49b2:	b510      	push	{r4, lr}
    49b4:	429a      	cmp	r2, r3
    49b6:	d100      	bne.n	49ba <memcpy+0xa>
    49b8:	bd10      	pop	{r4, pc}
    49ba:	5ccc      	ldrb	r4, [r1, r3]
    49bc:	54c4      	strb	r4, [r0, r3]
    49be:	3301      	adds	r3, #1
    49c0:	e7f8      	b.n	49b4 <memcpy+0x4>

000049c2 <memset>:
    49c2:	0003      	movs	r3, r0
    49c4:	1882      	adds	r2, r0, r2
    49c6:	4293      	cmp	r3, r2
    49c8:	d100      	bne.n	49cc <memset+0xa>
    49ca:	4770      	bx	lr
    49cc:	7019      	strb	r1, [r3, #0]
    49ce:	3301      	adds	r3, #1
    49d0:	e7f9      	b.n	49c6 <memset+0x4>
	...

000049d4 <iprintf>:
    49d4:	b40f      	push	{r0, r1, r2, r3}
    49d6:	4b0b      	ldr	r3, [pc, #44]	; (4a04 <iprintf+0x30>)
    49d8:	b513      	push	{r0, r1, r4, lr}
    49da:	681c      	ldr	r4, [r3, #0]
    49dc:	2c00      	cmp	r4, #0
    49de:	d005      	beq.n	49ec <iprintf+0x18>
    49e0:	69a3      	ldr	r3, [r4, #24]
    49e2:	2b00      	cmp	r3, #0
    49e4:	d102      	bne.n	49ec <iprintf+0x18>
    49e6:	0020      	movs	r0, r4
    49e8:	f000 fa0c 	bl	4e04 <__sinit>
    49ec:	ab05      	add	r3, sp, #20
    49ee:	9a04      	ldr	r2, [sp, #16]
    49f0:	68a1      	ldr	r1, [r4, #8]
    49f2:	0020      	movs	r0, r4
    49f4:	9301      	str	r3, [sp, #4]
    49f6:	f000 fbdb 	bl	51b0 <_vfiprintf_r>
    49fa:	bc16      	pop	{r1, r2, r4}
    49fc:	bc08      	pop	{r3}
    49fe:	b004      	add	sp, #16
    4a00:	4718      	bx	r3
    4a02:	46c0      	nop			; (mov r8, r8)
    4a04:	2000000c 	.word	0x2000000c

00004a08 <putchar>:
    4a08:	4b08      	ldr	r3, [pc, #32]	; (4a2c <putchar+0x24>)
    4a0a:	b570      	push	{r4, r5, r6, lr}
    4a0c:	681c      	ldr	r4, [r3, #0]
    4a0e:	0005      	movs	r5, r0
    4a10:	2c00      	cmp	r4, #0
    4a12:	d005      	beq.n	4a20 <putchar+0x18>
    4a14:	69a3      	ldr	r3, [r4, #24]
    4a16:	2b00      	cmp	r3, #0
    4a18:	d102      	bne.n	4a20 <putchar+0x18>
    4a1a:	0020      	movs	r0, r4
    4a1c:	f000 f9f2 	bl	4e04 <__sinit>
    4a20:	0029      	movs	r1, r5
    4a22:	68a2      	ldr	r2, [r4, #8]
    4a24:	0020      	movs	r0, r4
    4a26:	f000 fe67 	bl	56f8 <_putc_r>
    4a2a:	bd70      	pop	{r4, r5, r6, pc}
    4a2c:	2000000c 	.word	0x2000000c

00004a30 <rand>:
    4a30:	4b15      	ldr	r3, [pc, #84]	; (4a88 <rand+0x58>)
    4a32:	b510      	push	{r4, lr}
    4a34:	681c      	ldr	r4, [r3, #0]
    4a36:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    4a38:	2b00      	cmp	r3, #0
    4a3a:	d115      	bne.n	4a68 <rand+0x38>
    4a3c:	2018      	movs	r0, #24
    4a3e:	f000 fadd 	bl	4ffc <malloc>
    4a42:	4b12      	ldr	r3, [pc, #72]	; (4a8c <rand+0x5c>)
    4a44:	63a0      	str	r0, [r4, #56]	; 0x38
    4a46:	8003      	strh	r3, [r0, #0]
    4a48:	4b11      	ldr	r3, [pc, #68]	; (4a90 <rand+0x60>)
    4a4a:	2201      	movs	r2, #1
    4a4c:	8043      	strh	r3, [r0, #2]
    4a4e:	4b11      	ldr	r3, [pc, #68]	; (4a94 <rand+0x64>)
    4a50:	8083      	strh	r3, [r0, #4]
    4a52:	4b11      	ldr	r3, [pc, #68]	; (4a98 <rand+0x68>)
    4a54:	80c3      	strh	r3, [r0, #6]
    4a56:	4b11      	ldr	r3, [pc, #68]	; (4a9c <rand+0x6c>)
    4a58:	8103      	strh	r3, [r0, #8]
    4a5a:	2305      	movs	r3, #5
    4a5c:	8143      	strh	r3, [r0, #10]
    4a5e:	3306      	adds	r3, #6
    4a60:	8183      	strh	r3, [r0, #12]
    4a62:	2300      	movs	r3, #0
    4a64:	6102      	str	r2, [r0, #16]
    4a66:	6143      	str	r3, [r0, #20]
    4a68:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    4a6a:	4a0d      	ldr	r2, [pc, #52]	; (4aa0 <rand+0x70>)
    4a6c:	6920      	ldr	r0, [r4, #16]
    4a6e:	6961      	ldr	r1, [r4, #20]
    4a70:	4b0c      	ldr	r3, [pc, #48]	; (4aa4 <rand+0x74>)
    4a72:	f7ff ff4f 	bl	4914 <__aeabi_lmul>
    4a76:	2201      	movs	r2, #1
    4a78:	2300      	movs	r3, #0
    4a7a:	1880      	adds	r0, r0, r2
    4a7c:	4159      	adcs	r1, r3
    4a7e:	6120      	str	r0, [r4, #16]
    4a80:	6161      	str	r1, [r4, #20]
    4a82:	0048      	lsls	r0, r1, #1
    4a84:	0840      	lsrs	r0, r0, #1
    4a86:	bd10      	pop	{r4, pc}
    4a88:	2000000c 	.word	0x2000000c
    4a8c:	0000330e 	.word	0x0000330e
    4a90:	ffffabcd 	.word	0xffffabcd
    4a94:	00001234 	.word	0x00001234
    4a98:	ffffe66d 	.word	0xffffe66d
    4a9c:	ffffdeec 	.word	0xffffdeec
    4aa0:	4c957f2d 	.word	0x4c957f2d
    4aa4:	5851f42d 	.word	0x5851f42d

00004aa8 <setbuf>:
    4aa8:	424a      	negs	r2, r1
    4aaa:	414a      	adcs	r2, r1
    4aac:	2380      	movs	r3, #128	; 0x80
    4aae:	b510      	push	{r4, lr}
    4ab0:	0052      	lsls	r2, r2, #1
    4ab2:	00db      	lsls	r3, r3, #3
    4ab4:	f000 f802 	bl	4abc <setvbuf>
    4ab8:	bd10      	pop	{r4, pc}
	...

00004abc <setvbuf>:
    4abc:	b5f0      	push	{r4, r5, r6, r7, lr}
    4abe:	001d      	movs	r5, r3
    4ac0:	4b4f      	ldr	r3, [pc, #316]	; (4c00 <setvbuf+0x144>)
    4ac2:	b085      	sub	sp, #20
    4ac4:	681e      	ldr	r6, [r3, #0]
    4ac6:	0004      	movs	r4, r0
    4ac8:	000f      	movs	r7, r1
    4aca:	9200      	str	r2, [sp, #0]
    4acc:	2e00      	cmp	r6, #0
    4ace:	d005      	beq.n	4adc <setvbuf+0x20>
    4ad0:	69b3      	ldr	r3, [r6, #24]
    4ad2:	2b00      	cmp	r3, #0
    4ad4:	d102      	bne.n	4adc <setvbuf+0x20>
    4ad6:	0030      	movs	r0, r6
    4ad8:	f000 f994 	bl	4e04 <__sinit>
    4adc:	4b49      	ldr	r3, [pc, #292]	; (4c04 <setvbuf+0x148>)
    4ade:	429c      	cmp	r4, r3
    4ae0:	d150      	bne.n	4b84 <setvbuf+0xc8>
    4ae2:	6874      	ldr	r4, [r6, #4]
    4ae4:	9b00      	ldr	r3, [sp, #0]
    4ae6:	2b02      	cmp	r3, #2
    4ae8:	d005      	beq.n	4af6 <setvbuf+0x3a>
    4aea:	2b01      	cmp	r3, #1
    4aec:	d900      	bls.n	4af0 <setvbuf+0x34>
    4aee:	e084      	b.n	4bfa <setvbuf+0x13e>
    4af0:	2d00      	cmp	r5, #0
    4af2:	da00      	bge.n	4af6 <setvbuf+0x3a>
    4af4:	e081      	b.n	4bfa <setvbuf+0x13e>
    4af6:	0021      	movs	r1, r4
    4af8:	0030      	movs	r0, r6
    4afa:	f000 f915 	bl	4d28 <_fflush_r>
    4afe:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4b00:	2900      	cmp	r1, #0
    4b02:	d008      	beq.n	4b16 <setvbuf+0x5a>
    4b04:	0023      	movs	r3, r4
    4b06:	3344      	adds	r3, #68	; 0x44
    4b08:	4299      	cmp	r1, r3
    4b0a:	d002      	beq.n	4b12 <setvbuf+0x56>
    4b0c:	0030      	movs	r0, r6
    4b0e:	f000 fa7f 	bl	5010 <_free_r>
    4b12:	2300      	movs	r3, #0
    4b14:	6363      	str	r3, [r4, #52]	; 0x34
    4b16:	2300      	movs	r3, #0
    4b18:	61a3      	str	r3, [r4, #24]
    4b1a:	6063      	str	r3, [r4, #4]
    4b1c:	89a3      	ldrh	r3, [r4, #12]
    4b1e:	061b      	lsls	r3, r3, #24
    4b20:	d503      	bpl.n	4b2a <setvbuf+0x6e>
    4b22:	6921      	ldr	r1, [r4, #16]
    4b24:	0030      	movs	r0, r6
    4b26:	f000 fa73 	bl	5010 <_free_r>
    4b2a:	89a3      	ldrh	r3, [r4, #12]
    4b2c:	4a36      	ldr	r2, [pc, #216]	; (4c08 <setvbuf+0x14c>)
    4b2e:	4013      	ands	r3, r2
    4b30:	81a3      	strh	r3, [r4, #12]
    4b32:	9b00      	ldr	r3, [sp, #0]
    4b34:	2b02      	cmp	r3, #2
    4b36:	d05a      	beq.n	4bee <setvbuf+0x132>
    4b38:	ab03      	add	r3, sp, #12
    4b3a:	aa02      	add	r2, sp, #8
    4b3c:	0021      	movs	r1, r4
    4b3e:	0030      	movs	r0, r6
    4b40:	f000 f9f6 	bl	4f30 <__swhatbuf_r>
    4b44:	89a3      	ldrh	r3, [r4, #12]
    4b46:	4318      	orrs	r0, r3
    4b48:	81a0      	strh	r0, [r4, #12]
    4b4a:	2d00      	cmp	r5, #0
    4b4c:	d124      	bne.n	4b98 <setvbuf+0xdc>
    4b4e:	9d02      	ldr	r5, [sp, #8]
    4b50:	0028      	movs	r0, r5
    4b52:	f000 fa53 	bl	4ffc <malloc>
    4b56:	9501      	str	r5, [sp, #4]
    4b58:	1e07      	subs	r7, r0, #0
    4b5a:	d142      	bne.n	4be2 <setvbuf+0x126>
    4b5c:	9b02      	ldr	r3, [sp, #8]
    4b5e:	9301      	str	r3, [sp, #4]
    4b60:	42ab      	cmp	r3, r5
    4b62:	d139      	bne.n	4bd8 <setvbuf+0x11c>
    4b64:	2001      	movs	r0, #1
    4b66:	4240      	negs	r0, r0
    4b68:	2302      	movs	r3, #2
    4b6a:	89a2      	ldrh	r2, [r4, #12]
    4b6c:	4313      	orrs	r3, r2
    4b6e:	81a3      	strh	r3, [r4, #12]
    4b70:	2300      	movs	r3, #0
    4b72:	60a3      	str	r3, [r4, #8]
    4b74:	0023      	movs	r3, r4
    4b76:	3347      	adds	r3, #71	; 0x47
    4b78:	6023      	str	r3, [r4, #0]
    4b7a:	6123      	str	r3, [r4, #16]
    4b7c:	2301      	movs	r3, #1
    4b7e:	6163      	str	r3, [r4, #20]
    4b80:	b005      	add	sp, #20
    4b82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4b84:	4b21      	ldr	r3, [pc, #132]	; (4c0c <setvbuf+0x150>)
    4b86:	429c      	cmp	r4, r3
    4b88:	d101      	bne.n	4b8e <setvbuf+0xd2>
    4b8a:	68b4      	ldr	r4, [r6, #8]
    4b8c:	e7aa      	b.n	4ae4 <setvbuf+0x28>
    4b8e:	4b20      	ldr	r3, [pc, #128]	; (4c10 <setvbuf+0x154>)
    4b90:	429c      	cmp	r4, r3
    4b92:	d1a7      	bne.n	4ae4 <setvbuf+0x28>
    4b94:	68f4      	ldr	r4, [r6, #12]
    4b96:	e7a5      	b.n	4ae4 <setvbuf+0x28>
    4b98:	2f00      	cmp	r7, #0
    4b9a:	d0d9      	beq.n	4b50 <setvbuf+0x94>
    4b9c:	69b3      	ldr	r3, [r6, #24]
    4b9e:	2b00      	cmp	r3, #0
    4ba0:	d102      	bne.n	4ba8 <setvbuf+0xec>
    4ba2:	0030      	movs	r0, r6
    4ba4:	f000 f92e 	bl	4e04 <__sinit>
    4ba8:	9b00      	ldr	r3, [sp, #0]
    4baa:	2b01      	cmp	r3, #1
    4bac:	d103      	bne.n	4bb6 <setvbuf+0xfa>
    4bae:	89a3      	ldrh	r3, [r4, #12]
    4bb0:	9a00      	ldr	r2, [sp, #0]
    4bb2:	431a      	orrs	r2, r3
    4bb4:	81a2      	strh	r2, [r4, #12]
    4bb6:	2008      	movs	r0, #8
    4bb8:	89a3      	ldrh	r3, [r4, #12]
    4bba:	6027      	str	r7, [r4, #0]
    4bbc:	6127      	str	r7, [r4, #16]
    4bbe:	6165      	str	r5, [r4, #20]
    4bc0:	4018      	ands	r0, r3
    4bc2:	d018      	beq.n	4bf6 <setvbuf+0x13a>
    4bc4:	2001      	movs	r0, #1
    4bc6:	4018      	ands	r0, r3
    4bc8:	2300      	movs	r3, #0
    4bca:	4298      	cmp	r0, r3
    4bcc:	d011      	beq.n	4bf2 <setvbuf+0x136>
    4bce:	426d      	negs	r5, r5
    4bd0:	60a3      	str	r3, [r4, #8]
    4bd2:	61a5      	str	r5, [r4, #24]
    4bd4:	0018      	movs	r0, r3
    4bd6:	e7d3      	b.n	4b80 <setvbuf+0xc4>
    4bd8:	9801      	ldr	r0, [sp, #4]
    4bda:	f000 fa0f 	bl	4ffc <malloc>
    4bde:	1e07      	subs	r7, r0, #0
    4be0:	d0c0      	beq.n	4b64 <setvbuf+0xa8>
    4be2:	2380      	movs	r3, #128	; 0x80
    4be4:	89a2      	ldrh	r2, [r4, #12]
    4be6:	9d01      	ldr	r5, [sp, #4]
    4be8:	4313      	orrs	r3, r2
    4bea:	81a3      	strh	r3, [r4, #12]
    4bec:	e7d6      	b.n	4b9c <setvbuf+0xe0>
    4bee:	2000      	movs	r0, #0
    4bf0:	e7ba      	b.n	4b68 <setvbuf+0xac>
    4bf2:	60a5      	str	r5, [r4, #8]
    4bf4:	e7c4      	b.n	4b80 <setvbuf+0xc4>
    4bf6:	60a0      	str	r0, [r4, #8]
    4bf8:	e7c2      	b.n	4b80 <setvbuf+0xc4>
    4bfa:	2001      	movs	r0, #1
    4bfc:	4240      	negs	r0, r0
    4bfe:	e7bf      	b.n	4b80 <setvbuf+0xc4>
    4c00:	2000000c 	.word	0x2000000c
    4c04:	00005b84 	.word	0x00005b84
    4c08:	fffff35c 	.word	0xfffff35c
    4c0c:	00005ba4 	.word	0x00005ba4
    4c10:	00005b64 	.word	0x00005b64

00004c14 <__sflush_r>:
    4c14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4c16:	898a      	ldrh	r2, [r1, #12]
    4c18:	0005      	movs	r5, r0
    4c1a:	000c      	movs	r4, r1
    4c1c:	0713      	lsls	r3, r2, #28
    4c1e:	d460      	bmi.n	4ce2 <__sflush_r+0xce>
    4c20:	684b      	ldr	r3, [r1, #4]
    4c22:	2b00      	cmp	r3, #0
    4c24:	dc04      	bgt.n	4c30 <__sflush_r+0x1c>
    4c26:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    4c28:	2b00      	cmp	r3, #0
    4c2a:	dc01      	bgt.n	4c30 <__sflush_r+0x1c>
    4c2c:	2000      	movs	r0, #0
    4c2e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4c30:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    4c32:	2f00      	cmp	r7, #0
    4c34:	d0fa      	beq.n	4c2c <__sflush_r+0x18>
    4c36:	2300      	movs	r3, #0
    4c38:	682e      	ldr	r6, [r5, #0]
    4c3a:	602b      	str	r3, [r5, #0]
    4c3c:	2380      	movs	r3, #128	; 0x80
    4c3e:	015b      	lsls	r3, r3, #5
    4c40:	401a      	ands	r2, r3
    4c42:	d034      	beq.n	4cae <__sflush_r+0x9a>
    4c44:	6d60      	ldr	r0, [r4, #84]	; 0x54
    4c46:	89a3      	ldrh	r3, [r4, #12]
    4c48:	075b      	lsls	r3, r3, #29
    4c4a:	d506      	bpl.n	4c5a <__sflush_r+0x46>
    4c4c:	6863      	ldr	r3, [r4, #4]
    4c4e:	1ac0      	subs	r0, r0, r3
    4c50:	6b63      	ldr	r3, [r4, #52]	; 0x34
    4c52:	2b00      	cmp	r3, #0
    4c54:	d001      	beq.n	4c5a <__sflush_r+0x46>
    4c56:	6c23      	ldr	r3, [r4, #64]	; 0x40
    4c58:	1ac0      	subs	r0, r0, r3
    4c5a:	0002      	movs	r2, r0
    4c5c:	6a21      	ldr	r1, [r4, #32]
    4c5e:	2300      	movs	r3, #0
    4c60:	0028      	movs	r0, r5
    4c62:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    4c64:	47b8      	blx	r7
    4c66:	89a1      	ldrh	r1, [r4, #12]
    4c68:	1c43      	adds	r3, r0, #1
    4c6a:	d106      	bne.n	4c7a <__sflush_r+0x66>
    4c6c:	682b      	ldr	r3, [r5, #0]
    4c6e:	2b1d      	cmp	r3, #29
    4c70:	d831      	bhi.n	4cd6 <__sflush_r+0xc2>
    4c72:	4a2c      	ldr	r2, [pc, #176]	; (4d24 <__sflush_r+0x110>)
    4c74:	40da      	lsrs	r2, r3
    4c76:	07d3      	lsls	r3, r2, #31
    4c78:	d52d      	bpl.n	4cd6 <__sflush_r+0xc2>
    4c7a:	2300      	movs	r3, #0
    4c7c:	6063      	str	r3, [r4, #4]
    4c7e:	6923      	ldr	r3, [r4, #16]
    4c80:	6023      	str	r3, [r4, #0]
    4c82:	04cb      	lsls	r3, r1, #19
    4c84:	d505      	bpl.n	4c92 <__sflush_r+0x7e>
    4c86:	1c43      	adds	r3, r0, #1
    4c88:	d102      	bne.n	4c90 <__sflush_r+0x7c>
    4c8a:	682b      	ldr	r3, [r5, #0]
    4c8c:	2b00      	cmp	r3, #0
    4c8e:	d100      	bne.n	4c92 <__sflush_r+0x7e>
    4c90:	6560      	str	r0, [r4, #84]	; 0x54
    4c92:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4c94:	602e      	str	r6, [r5, #0]
    4c96:	2900      	cmp	r1, #0
    4c98:	d0c8      	beq.n	4c2c <__sflush_r+0x18>
    4c9a:	0023      	movs	r3, r4
    4c9c:	3344      	adds	r3, #68	; 0x44
    4c9e:	4299      	cmp	r1, r3
    4ca0:	d002      	beq.n	4ca8 <__sflush_r+0x94>
    4ca2:	0028      	movs	r0, r5
    4ca4:	f000 f9b4 	bl	5010 <_free_r>
    4ca8:	2000      	movs	r0, #0
    4caa:	6360      	str	r0, [r4, #52]	; 0x34
    4cac:	e7bf      	b.n	4c2e <__sflush_r+0x1a>
    4cae:	2301      	movs	r3, #1
    4cb0:	6a21      	ldr	r1, [r4, #32]
    4cb2:	0028      	movs	r0, r5
    4cb4:	47b8      	blx	r7
    4cb6:	1c43      	adds	r3, r0, #1
    4cb8:	d1c5      	bne.n	4c46 <__sflush_r+0x32>
    4cba:	682b      	ldr	r3, [r5, #0]
    4cbc:	2b00      	cmp	r3, #0
    4cbe:	d0c2      	beq.n	4c46 <__sflush_r+0x32>
    4cc0:	2b1d      	cmp	r3, #29
    4cc2:	d001      	beq.n	4cc8 <__sflush_r+0xb4>
    4cc4:	2b16      	cmp	r3, #22
    4cc6:	d101      	bne.n	4ccc <__sflush_r+0xb8>
    4cc8:	602e      	str	r6, [r5, #0]
    4cca:	e7af      	b.n	4c2c <__sflush_r+0x18>
    4ccc:	2340      	movs	r3, #64	; 0x40
    4cce:	89a2      	ldrh	r2, [r4, #12]
    4cd0:	4313      	orrs	r3, r2
    4cd2:	81a3      	strh	r3, [r4, #12]
    4cd4:	e7ab      	b.n	4c2e <__sflush_r+0x1a>
    4cd6:	2340      	movs	r3, #64	; 0x40
    4cd8:	430b      	orrs	r3, r1
    4cda:	2001      	movs	r0, #1
    4cdc:	81a3      	strh	r3, [r4, #12]
    4cde:	4240      	negs	r0, r0
    4ce0:	e7a5      	b.n	4c2e <__sflush_r+0x1a>
    4ce2:	690f      	ldr	r7, [r1, #16]
    4ce4:	2f00      	cmp	r7, #0
    4ce6:	d0a1      	beq.n	4c2c <__sflush_r+0x18>
    4ce8:	680b      	ldr	r3, [r1, #0]
    4cea:	600f      	str	r7, [r1, #0]
    4cec:	1bdb      	subs	r3, r3, r7
    4cee:	9301      	str	r3, [sp, #4]
    4cf0:	2300      	movs	r3, #0
    4cf2:	0792      	lsls	r2, r2, #30
    4cf4:	d100      	bne.n	4cf8 <__sflush_r+0xe4>
    4cf6:	694b      	ldr	r3, [r1, #20]
    4cf8:	60a3      	str	r3, [r4, #8]
    4cfa:	9b01      	ldr	r3, [sp, #4]
    4cfc:	2b00      	cmp	r3, #0
    4cfe:	dc00      	bgt.n	4d02 <__sflush_r+0xee>
    4d00:	e794      	b.n	4c2c <__sflush_r+0x18>
    4d02:	9b01      	ldr	r3, [sp, #4]
    4d04:	003a      	movs	r2, r7
    4d06:	6a21      	ldr	r1, [r4, #32]
    4d08:	0028      	movs	r0, r5
    4d0a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    4d0c:	47b0      	blx	r6
    4d0e:	2800      	cmp	r0, #0
    4d10:	dc03      	bgt.n	4d1a <__sflush_r+0x106>
    4d12:	2340      	movs	r3, #64	; 0x40
    4d14:	89a2      	ldrh	r2, [r4, #12]
    4d16:	4313      	orrs	r3, r2
    4d18:	e7df      	b.n	4cda <__sflush_r+0xc6>
    4d1a:	9b01      	ldr	r3, [sp, #4]
    4d1c:	183f      	adds	r7, r7, r0
    4d1e:	1a1b      	subs	r3, r3, r0
    4d20:	9301      	str	r3, [sp, #4]
    4d22:	e7ea      	b.n	4cfa <__sflush_r+0xe6>
    4d24:	20400001 	.word	0x20400001

00004d28 <_fflush_r>:
    4d28:	690b      	ldr	r3, [r1, #16]
    4d2a:	b570      	push	{r4, r5, r6, lr}
    4d2c:	0005      	movs	r5, r0
    4d2e:	000c      	movs	r4, r1
    4d30:	2b00      	cmp	r3, #0
    4d32:	d101      	bne.n	4d38 <_fflush_r+0x10>
    4d34:	2000      	movs	r0, #0
    4d36:	bd70      	pop	{r4, r5, r6, pc}
    4d38:	2800      	cmp	r0, #0
    4d3a:	d004      	beq.n	4d46 <_fflush_r+0x1e>
    4d3c:	6983      	ldr	r3, [r0, #24]
    4d3e:	2b00      	cmp	r3, #0
    4d40:	d101      	bne.n	4d46 <_fflush_r+0x1e>
    4d42:	f000 f85f 	bl	4e04 <__sinit>
    4d46:	4b0b      	ldr	r3, [pc, #44]	; (4d74 <_fflush_r+0x4c>)
    4d48:	429c      	cmp	r4, r3
    4d4a:	d109      	bne.n	4d60 <_fflush_r+0x38>
    4d4c:	686c      	ldr	r4, [r5, #4]
    4d4e:	220c      	movs	r2, #12
    4d50:	5ea3      	ldrsh	r3, [r4, r2]
    4d52:	2b00      	cmp	r3, #0
    4d54:	d0ee      	beq.n	4d34 <_fflush_r+0xc>
    4d56:	0021      	movs	r1, r4
    4d58:	0028      	movs	r0, r5
    4d5a:	f7ff ff5b 	bl	4c14 <__sflush_r>
    4d5e:	e7ea      	b.n	4d36 <_fflush_r+0xe>
    4d60:	4b05      	ldr	r3, [pc, #20]	; (4d78 <_fflush_r+0x50>)
    4d62:	429c      	cmp	r4, r3
    4d64:	d101      	bne.n	4d6a <_fflush_r+0x42>
    4d66:	68ac      	ldr	r4, [r5, #8]
    4d68:	e7f1      	b.n	4d4e <_fflush_r+0x26>
    4d6a:	4b04      	ldr	r3, [pc, #16]	; (4d7c <_fflush_r+0x54>)
    4d6c:	429c      	cmp	r4, r3
    4d6e:	d1ee      	bne.n	4d4e <_fflush_r+0x26>
    4d70:	68ec      	ldr	r4, [r5, #12]
    4d72:	e7ec      	b.n	4d4e <_fflush_r+0x26>
    4d74:	00005b84 	.word	0x00005b84
    4d78:	00005ba4 	.word	0x00005ba4
    4d7c:	00005b64 	.word	0x00005b64

00004d80 <_cleanup_r>:
    4d80:	b510      	push	{r4, lr}
    4d82:	4902      	ldr	r1, [pc, #8]	; (4d8c <_cleanup_r+0xc>)
    4d84:	f000 f8b2 	bl	4eec <_fwalk_reent>
    4d88:	bd10      	pop	{r4, pc}
    4d8a:	46c0      	nop			; (mov r8, r8)
    4d8c:	00004d29 	.word	0x00004d29

00004d90 <std.isra.0>:
    4d90:	2300      	movs	r3, #0
    4d92:	b510      	push	{r4, lr}
    4d94:	0004      	movs	r4, r0
    4d96:	6003      	str	r3, [r0, #0]
    4d98:	6043      	str	r3, [r0, #4]
    4d9a:	6083      	str	r3, [r0, #8]
    4d9c:	8181      	strh	r1, [r0, #12]
    4d9e:	6643      	str	r3, [r0, #100]	; 0x64
    4da0:	81c2      	strh	r2, [r0, #14]
    4da2:	6103      	str	r3, [r0, #16]
    4da4:	6143      	str	r3, [r0, #20]
    4da6:	6183      	str	r3, [r0, #24]
    4da8:	0019      	movs	r1, r3
    4daa:	2208      	movs	r2, #8
    4dac:	305c      	adds	r0, #92	; 0x5c
    4dae:	f7ff fe08 	bl	49c2 <memset>
    4db2:	4b05      	ldr	r3, [pc, #20]	; (4dc8 <std.isra.0+0x38>)
    4db4:	6224      	str	r4, [r4, #32]
    4db6:	6263      	str	r3, [r4, #36]	; 0x24
    4db8:	4b04      	ldr	r3, [pc, #16]	; (4dcc <std.isra.0+0x3c>)
    4dba:	62a3      	str	r3, [r4, #40]	; 0x28
    4dbc:	4b04      	ldr	r3, [pc, #16]	; (4dd0 <std.isra.0+0x40>)
    4dbe:	62e3      	str	r3, [r4, #44]	; 0x2c
    4dc0:	4b04      	ldr	r3, [pc, #16]	; (4dd4 <std.isra.0+0x44>)
    4dc2:	6323      	str	r3, [r4, #48]	; 0x30
    4dc4:	bd10      	pop	{r4, pc}
    4dc6:	46c0      	nop			; (mov r8, r8)
    4dc8:	00005789 	.word	0x00005789
    4dcc:	000057b1 	.word	0x000057b1
    4dd0:	000057e9 	.word	0x000057e9
    4dd4:	00005815 	.word	0x00005815

00004dd8 <__sfmoreglue>:
    4dd8:	b570      	push	{r4, r5, r6, lr}
    4dda:	2568      	movs	r5, #104	; 0x68
    4ddc:	1e4a      	subs	r2, r1, #1
    4dde:	4355      	muls	r5, r2
    4de0:	000e      	movs	r6, r1
    4de2:	0029      	movs	r1, r5
    4de4:	3174      	adds	r1, #116	; 0x74
    4de6:	f000 f95d 	bl	50a4 <_malloc_r>
    4dea:	1e04      	subs	r4, r0, #0
    4dec:	d008      	beq.n	4e00 <__sfmoreglue+0x28>
    4dee:	2100      	movs	r1, #0
    4df0:	002a      	movs	r2, r5
    4df2:	6001      	str	r1, [r0, #0]
    4df4:	6046      	str	r6, [r0, #4]
    4df6:	300c      	adds	r0, #12
    4df8:	60a0      	str	r0, [r4, #8]
    4dfa:	3268      	adds	r2, #104	; 0x68
    4dfc:	f7ff fde1 	bl	49c2 <memset>
    4e00:	0020      	movs	r0, r4
    4e02:	bd70      	pop	{r4, r5, r6, pc}

00004e04 <__sinit>:
    4e04:	6983      	ldr	r3, [r0, #24]
    4e06:	b513      	push	{r0, r1, r4, lr}
    4e08:	0004      	movs	r4, r0
    4e0a:	2b00      	cmp	r3, #0
    4e0c:	d128      	bne.n	4e60 <__sinit+0x5c>
    4e0e:	6483      	str	r3, [r0, #72]	; 0x48
    4e10:	64c3      	str	r3, [r0, #76]	; 0x4c
    4e12:	6503      	str	r3, [r0, #80]	; 0x50
    4e14:	4b13      	ldr	r3, [pc, #76]	; (4e64 <__sinit+0x60>)
    4e16:	4a14      	ldr	r2, [pc, #80]	; (4e68 <__sinit+0x64>)
    4e18:	681b      	ldr	r3, [r3, #0]
    4e1a:	6282      	str	r2, [r0, #40]	; 0x28
    4e1c:	9301      	str	r3, [sp, #4]
    4e1e:	4298      	cmp	r0, r3
    4e20:	d101      	bne.n	4e26 <__sinit+0x22>
    4e22:	2301      	movs	r3, #1
    4e24:	6183      	str	r3, [r0, #24]
    4e26:	0020      	movs	r0, r4
    4e28:	f000 f820 	bl	4e6c <__sfp>
    4e2c:	6060      	str	r0, [r4, #4]
    4e2e:	0020      	movs	r0, r4
    4e30:	f000 f81c 	bl	4e6c <__sfp>
    4e34:	60a0      	str	r0, [r4, #8]
    4e36:	0020      	movs	r0, r4
    4e38:	f000 f818 	bl	4e6c <__sfp>
    4e3c:	2200      	movs	r2, #0
    4e3e:	60e0      	str	r0, [r4, #12]
    4e40:	2104      	movs	r1, #4
    4e42:	6860      	ldr	r0, [r4, #4]
    4e44:	f7ff ffa4 	bl	4d90 <std.isra.0>
    4e48:	2201      	movs	r2, #1
    4e4a:	2109      	movs	r1, #9
    4e4c:	68a0      	ldr	r0, [r4, #8]
    4e4e:	f7ff ff9f 	bl	4d90 <std.isra.0>
    4e52:	2202      	movs	r2, #2
    4e54:	2112      	movs	r1, #18
    4e56:	68e0      	ldr	r0, [r4, #12]
    4e58:	f7ff ff9a 	bl	4d90 <std.isra.0>
    4e5c:	2301      	movs	r3, #1
    4e5e:	61a3      	str	r3, [r4, #24]
    4e60:	bd13      	pop	{r0, r1, r4, pc}
    4e62:	46c0      	nop			; (mov r8, r8)
    4e64:	00005b60 	.word	0x00005b60
    4e68:	00004d81 	.word	0x00004d81

00004e6c <__sfp>:
    4e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4e6e:	4b1e      	ldr	r3, [pc, #120]	; (4ee8 <__sfp+0x7c>)
    4e70:	0007      	movs	r7, r0
    4e72:	681e      	ldr	r6, [r3, #0]
    4e74:	69b3      	ldr	r3, [r6, #24]
    4e76:	2b00      	cmp	r3, #0
    4e78:	d102      	bne.n	4e80 <__sfp+0x14>
    4e7a:	0030      	movs	r0, r6
    4e7c:	f7ff ffc2 	bl	4e04 <__sinit>
    4e80:	3648      	adds	r6, #72	; 0x48
    4e82:	68b4      	ldr	r4, [r6, #8]
    4e84:	6873      	ldr	r3, [r6, #4]
    4e86:	3b01      	subs	r3, #1
    4e88:	d504      	bpl.n	4e94 <__sfp+0x28>
    4e8a:	6833      	ldr	r3, [r6, #0]
    4e8c:	2b00      	cmp	r3, #0
    4e8e:	d007      	beq.n	4ea0 <__sfp+0x34>
    4e90:	6836      	ldr	r6, [r6, #0]
    4e92:	e7f6      	b.n	4e82 <__sfp+0x16>
    4e94:	220c      	movs	r2, #12
    4e96:	5ea5      	ldrsh	r5, [r4, r2]
    4e98:	2d00      	cmp	r5, #0
    4e9a:	d00d      	beq.n	4eb8 <__sfp+0x4c>
    4e9c:	3468      	adds	r4, #104	; 0x68
    4e9e:	e7f2      	b.n	4e86 <__sfp+0x1a>
    4ea0:	2104      	movs	r1, #4
    4ea2:	0038      	movs	r0, r7
    4ea4:	f7ff ff98 	bl	4dd8 <__sfmoreglue>
    4ea8:	6030      	str	r0, [r6, #0]
    4eaa:	2800      	cmp	r0, #0
    4eac:	d1f0      	bne.n	4e90 <__sfp+0x24>
    4eae:	230c      	movs	r3, #12
    4eb0:	0004      	movs	r4, r0
    4eb2:	603b      	str	r3, [r7, #0]
    4eb4:	0020      	movs	r0, r4
    4eb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4eb8:	2301      	movs	r3, #1
    4eba:	0020      	movs	r0, r4
    4ebc:	425b      	negs	r3, r3
    4ebe:	81e3      	strh	r3, [r4, #14]
    4ec0:	3302      	adds	r3, #2
    4ec2:	81a3      	strh	r3, [r4, #12]
    4ec4:	6665      	str	r5, [r4, #100]	; 0x64
    4ec6:	6025      	str	r5, [r4, #0]
    4ec8:	60a5      	str	r5, [r4, #8]
    4eca:	6065      	str	r5, [r4, #4]
    4ecc:	6125      	str	r5, [r4, #16]
    4ece:	6165      	str	r5, [r4, #20]
    4ed0:	61a5      	str	r5, [r4, #24]
    4ed2:	2208      	movs	r2, #8
    4ed4:	0029      	movs	r1, r5
    4ed6:	305c      	adds	r0, #92	; 0x5c
    4ed8:	f7ff fd73 	bl	49c2 <memset>
    4edc:	6365      	str	r5, [r4, #52]	; 0x34
    4ede:	63a5      	str	r5, [r4, #56]	; 0x38
    4ee0:	64a5      	str	r5, [r4, #72]	; 0x48
    4ee2:	64e5      	str	r5, [r4, #76]	; 0x4c
    4ee4:	e7e6      	b.n	4eb4 <__sfp+0x48>
    4ee6:	46c0      	nop			; (mov r8, r8)
    4ee8:	00005b60 	.word	0x00005b60

00004eec <_fwalk_reent>:
    4eec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4eee:	0004      	movs	r4, r0
    4ef0:	0007      	movs	r7, r0
    4ef2:	2600      	movs	r6, #0
    4ef4:	9101      	str	r1, [sp, #4]
    4ef6:	3448      	adds	r4, #72	; 0x48
    4ef8:	2c00      	cmp	r4, #0
    4efa:	d101      	bne.n	4f00 <_fwalk_reent+0x14>
    4efc:	0030      	movs	r0, r6
    4efe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4f00:	6863      	ldr	r3, [r4, #4]
    4f02:	68a5      	ldr	r5, [r4, #8]
    4f04:	9300      	str	r3, [sp, #0]
    4f06:	9b00      	ldr	r3, [sp, #0]
    4f08:	3b01      	subs	r3, #1
    4f0a:	9300      	str	r3, [sp, #0]
    4f0c:	d501      	bpl.n	4f12 <_fwalk_reent+0x26>
    4f0e:	6824      	ldr	r4, [r4, #0]
    4f10:	e7f2      	b.n	4ef8 <_fwalk_reent+0xc>
    4f12:	89ab      	ldrh	r3, [r5, #12]
    4f14:	2b01      	cmp	r3, #1
    4f16:	d908      	bls.n	4f2a <_fwalk_reent+0x3e>
    4f18:	220e      	movs	r2, #14
    4f1a:	5eab      	ldrsh	r3, [r5, r2]
    4f1c:	3301      	adds	r3, #1
    4f1e:	d004      	beq.n	4f2a <_fwalk_reent+0x3e>
    4f20:	0029      	movs	r1, r5
    4f22:	0038      	movs	r0, r7
    4f24:	9b01      	ldr	r3, [sp, #4]
    4f26:	4798      	blx	r3
    4f28:	4306      	orrs	r6, r0
    4f2a:	3568      	adds	r5, #104	; 0x68
    4f2c:	e7eb      	b.n	4f06 <_fwalk_reent+0x1a>
	...

00004f30 <__swhatbuf_r>:
    4f30:	b570      	push	{r4, r5, r6, lr}
    4f32:	000e      	movs	r6, r1
    4f34:	001d      	movs	r5, r3
    4f36:	230e      	movs	r3, #14
    4f38:	5ec9      	ldrsh	r1, [r1, r3]
    4f3a:	b090      	sub	sp, #64	; 0x40
    4f3c:	0014      	movs	r4, r2
    4f3e:	2900      	cmp	r1, #0
    4f40:	da07      	bge.n	4f52 <__swhatbuf_r+0x22>
    4f42:	2300      	movs	r3, #0
    4f44:	602b      	str	r3, [r5, #0]
    4f46:	89b3      	ldrh	r3, [r6, #12]
    4f48:	061b      	lsls	r3, r3, #24
    4f4a:	d411      	bmi.n	4f70 <__swhatbuf_r+0x40>
    4f4c:	2380      	movs	r3, #128	; 0x80
    4f4e:	00db      	lsls	r3, r3, #3
    4f50:	e00f      	b.n	4f72 <__swhatbuf_r+0x42>
    4f52:	aa01      	add	r2, sp, #4
    4f54:	f000 fd56 	bl	5a04 <_fstat_r>
    4f58:	2800      	cmp	r0, #0
    4f5a:	dbf2      	blt.n	4f42 <__swhatbuf_r+0x12>
    4f5c:	22f0      	movs	r2, #240	; 0xf0
    4f5e:	9b02      	ldr	r3, [sp, #8]
    4f60:	0212      	lsls	r2, r2, #8
    4f62:	4013      	ands	r3, r2
    4f64:	4a05      	ldr	r2, [pc, #20]	; (4f7c <__swhatbuf_r+0x4c>)
    4f66:	189b      	adds	r3, r3, r2
    4f68:	425a      	negs	r2, r3
    4f6a:	4153      	adcs	r3, r2
    4f6c:	602b      	str	r3, [r5, #0]
    4f6e:	e7ed      	b.n	4f4c <__swhatbuf_r+0x1c>
    4f70:	2340      	movs	r3, #64	; 0x40
    4f72:	2000      	movs	r0, #0
    4f74:	6023      	str	r3, [r4, #0]
    4f76:	b010      	add	sp, #64	; 0x40
    4f78:	bd70      	pop	{r4, r5, r6, pc}
    4f7a:	46c0      	nop			; (mov r8, r8)
    4f7c:	ffffe000 	.word	0xffffe000

00004f80 <__smakebuf_r>:
    4f80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4f82:	2602      	movs	r6, #2
    4f84:	898b      	ldrh	r3, [r1, #12]
    4f86:	0005      	movs	r5, r0
    4f88:	000c      	movs	r4, r1
    4f8a:	4233      	tst	r3, r6
    4f8c:	d006      	beq.n	4f9c <__smakebuf_r+0x1c>
    4f8e:	0023      	movs	r3, r4
    4f90:	3347      	adds	r3, #71	; 0x47
    4f92:	6023      	str	r3, [r4, #0]
    4f94:	6123      	str	r3, [r4, #16]
    4f96:	2301      	movs	r3, #1
    4f98:	6163      	str	r3, [r4, #20]
    4f9a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    4f9c:	ab01      	add	r3, sp, #4
    4f9e:	466a      	mov	r2, sp
    4fa0:	f7ff ffc6 	bl	4f30 <__swhatbuf_r>
    4fa4:	9900      	ldr	r1, [sp, #0]
    4fa6:	0007      	movs	r7, r0
    4fa8:	0028      	movs	r0, r5
    4faa:	f000 f87b 	bl	50a4 <_malloc_r>
    4fae:	2800      	cmp	r0, #0
    4fb0:	d106      	bne.n	4fc0 <__smakebuf_r+0x40>
    4fb2:	220c      	movs	r2, #12
    4fb4:	5ea3      	ldrsh	r3, [r4, r2]
    4fb6:	059a      	lsls	r2, r3, #22
    4fb8:	d4ef      	bmi.n	4f9a <__smakebuf_r+0x1a>
    4fba:	431e      	orrs	r6, r3
    4fbc:	81a6      	strh	r6, [r4, #12]
    4fbe:	e7e6      	b.n	4f8e <__smakebuf_r+0xe>
    4fc0:	4b0d      	ldr	r3, [pc, #52]	; (4ff8 <__smakebuf_r+0x78>)
    4fc2:	62ab      	str	r3, [r5, #40]	; 0x28
    4fc4:	2380      	movs	r3, #128	; 0x80
    4fc6:	89a2      	ldrh	r2, [r4, #12]
    4fc8:	6020      	str	r0, [r4, #0]
    4fca:	4313      	orrs	r3, r2
    4fcc:	81a3      	strh	r3, [r4, #12]
    4fce:	9b00      	ldr	r3, [sp, #0]
    4fd0:	6120      	str	r0, [r4, #16]
    4fd2:	6163      	str	r3, [r4, #20]
    4fd4:	9b01      	ldr	r3, [sp, #4]
    4fd6:	2b00      	cmp	r3, #0
    4fd8:	d00a      	beq.n	4ff0 <__smakebuf_r+0x70>
    4fda:	230e      	movs	r3, #14
    4fdc:	5ee1      	ldrsh	r1, [r4, r3]
    4fde:	0028      	movs	r0, r5
    4fe0:	f000 fd22 	bl	5a28 <_isatty_r>
    4fe4:	2800      	cmp	r0, #0
    4fe6:	d003      	beq.n	4ff0 <__smakebuf_r+0x70>
    4fe8:	2301      	movs	r3, #1
    4fea:	89a2      	ldrh	r2, [r4, #12]
    4fec:	4313      	orrs	r3, r2
    4fee:	81a3      	strh	r3, [r4, #12]
    4ff0:	89a0      	ldrh	r0, [r4, #12]
    4ff2:	4338      	orrs	r0, r7
    4ff4:	81a0      	strh	r0, [r4, #12]
    4ff6:	e7d0      	b.n	4f9a <__smakebuf_r+0x1a>
    4ff8:	00004d81 	.word	0x00004d81

00004ffc <malloc>:
    4ffc:	b510      	push	{r4, lr}
    4ffe:	4b03      	ldr	r3, [pc, #12]	; (500c <malloc+0x10>)
    5000:	0001      	movs	r1, r0
    5002:	6818      	ldr	r0, [r3, #0]
    5004:	f000 f84e 	bl	50a4 <_malloc_r>
    5008:	bd10      	pop	{r4, pc}
    500a:	46c0      	nop			; (mov r8, r8)
    500c:	2000000c 	.word	0x2000000c

00005010 <_free_r>:
    5010:	b570      	push	{r4, r5, r6, lr}
    5012:	0005      	movs	r5, r0
    5014:	2900      	cmp	r1, #0
    5016:	d010      	beq.n	503a <_free_r+0x2a>
    5018:	1f0c      	subs	r4, r1, #4
    501a:	6823      	ldr	r3, [r4, #0]
    501c:	2b00      	cmp	r3, #0
    501e:	da00      	bge.n	5022 <_free_r+0x12>
    5020:	18e4      	adds	r4, r4, r3
    5022:	0028      	movs	r0, r5
    5024:	f000 fd31 	bl	5a8a <__malloc_lock>
    5028:	4a1d      	ldr	r2, [pc, #116]	; (50a0 <_free_r+0x90>)
    502a:	6813      	ldr	r3, [r2, #0]
    502c:	2b00      	cmp	r3, #0
    502e:	d105      	bne.n	503c <_free_r+0x2c>
    5030:	6063      	str	r3, [r4, #4]
    5032:	6014      	str	r4, [r2, #0]
    5034:	0028      	movs	r0, r5
    5036:	f000 fd29 	bl	5a8c <__malloc_unlock>
    503a:	bd70      	pop	{r4, r5, r6, pc}
    503c:	42a3      	cmp	r3, r4
    503e:	d909      	bls.n	5054 <_free_r+0x44>
    5040:	6821      	ldr	r1, [r4, #0]
    5042:	1860      	adds	r0, r4, r1
    5044:	4283      	cmp	r3, r0
    5046:	d1f3      	bne.n	5030 <_free_r+0x20>
    5048:	6818      	ldr	r0, [r3, #0]
    504a:	685b      	ldr	r3, [r3, #4]
    504c:	1841      	adds	r1, r0, r1
    504e:	6021      	str	r1, [r4, #0]
    5050:	e7ee      	b.n	5030 <_free_r+0x20>
    5052:	0013      	movs	r3, r2
    5054:	685a      	ldr	r2, [r3, #4]
    5056:	2a00      	cmp	r2, #0
    5058:	d001      	beq.n	505e <_free_r+0x4e>
    505a:	42a2      	cmp	r2, r4
    505c:	d9f9      	bls.n	5052 <_free_r+0x42>
    505e:	6819      	ldr	r1, [r3, #0]
    5060:	1858      	adds	r0, r3, r1
    5062:	42a0      	cmp	r0, r4
    5064:	d10b      	bne.n	507e <_free_r+0x6e>
    5066:	6820      	ldr	r0, [r4, #0]
    5068:	1809      	adds	r1, r1, r0
    506a:	1858      	adds	r0, r3, r1
    506c:	6019      	str	r1, [r3, #0]
    506e:	4282      	cmp	r2, r0
    5070:	d1e0      	bne.n	5034 <_free_r+0x24>
    5072:	6810      	ldr	r0, [r2, #0]
    5074:	6852      	ldr	r2, [r2, #4]
    5076:	1841      	adds	r1, r0, r1
    5078:	6019      	str	r1, [r3, #0]
    507a:	605a      	str	r2, [r3, #4]
    507c:	e7da      	b.n	5034 <_free_r+0x24>
    507e:	42a0      	cmp	r0, r4
    5080:	d902      	bls.n	5088 <_free_r+0x78>
    5082:	230c      	movs	r3, #12
    5084:	602b      	str	r3, [r5, #0]
    5086:	e7d5      	b.n	5034 <_free_r+0x24>
    5088:	6821      	ldr	r1, [r4, #0]
    508a:	1860      	adds	r0, r4, r1
    508c:	4282      	cmp	r2, r0
    508e:	d103      	bne.n	5098 <_free_r+0x88>
    5090:	6810      	ldr	r0, [r2, #0]
    5092:	6852      	ldr	r2, [r2, #4]
    5094:	1841      	adds	r1, r0, r1
    5096:	6021      	str	r1, [r4, #0]
    5098:	6062      	str	r2, [r4, #4]
    509a:	605c      	str	r4, [r3, #4]
    509c:	e7ca      	b.n	5034 <_free_r+0x24>
    509e:	46c0      	nop			; (mov r8, r8)
    50a0:	20000740 	.word	0x20000740

000050a4 <_malloc_r>:
    50a4:	2303      	movs	r3, #3
    50a6:	b570      	push	{r4, r5, r6, lr}
    50a8:	1ccd      	adds	r5, r1, #3
    50aa:	439d      	bics	r5, r3
    50ac:	3508      	adds	r5, #8
    50ae:	0006      	movs	r6, r0
    50b0:	2d0c      	cmp	r5, #12
    50b2:	d21e      	bcs.n	50f2 <_malloc_r+0x4e>
    50b4:	250c      	movs	r5, #12
    50b6:	42a9      	cmp	r1, r5
    50b8:	d81d      	bhi.n	50f6 <_malloc_r+0x52>
    50ba:	0030      	movs	r0, r6
    50bc:	f000 fce5 	bl	5a8a <__malloc_lock>
    50c0:	4a25      	ldr	r2, [pc, #148]	; (5158 <_malloc_r+0xb4>)
    50c2:	6814      	ldr	r4, [r2, #0]
    50c4:	0021      	movs	r1, r4
    50c6:	2900      	cmp	r1, #0
    50c8:	d119      	bne.n	50fe <_malloc_r+0x5a>
    50ca:	4c24      	ldr	r4, [pc, #144]	; (515c <_malloc_r+0xb8>)
    50cc:	6823      	ldr	r3, [r4, #0]
    50ce:	2b00      	cmp	r3, #0
    50d0:	d103      	bne.n	50da <_malloc_r+0x36>
    50d2:	0030      	movs	r0, r6
    50d4:	f000 fb46 	bl	5764 <_sbrk_r>
    50d8:	6020      	str	r0, [r4, #0]
    50da:	0029      	movs	r1, r5
    50dc:	0030      	movs	r0, r6
    50de:	f000 fb41 	bl	5764 <_sbrk_r>
    50e2:	1c43      	adds	r3, r0, #1
    50e4:	d12c      	bne.n	5140 <_malloc_r+0x9c>
    50e6:	230c      	movs	r3, #12
    50e8:	0030      	movs	r0, r6
    50ea:	6033      	str	r3, [r6, #0]
    50ec:	f000 fcce 	bl	5a8c <__malloc_unlock>
    50f0:	e003      	b.n	50fa <_malloc_r+0x56>
    50f2:	2d00      	cmp	r5, #0
    50f4:	dadf      	bge.n	50b6 <_malloc_r+0x12>
    50f6:	230c      	movs	r3, #12
    50f8:	6033      	str	r3, [r6, #0]
    50fa:	2000      	movs	r0, #0
    50fc:	bd70      	pop	{r4, r5, r6, pc}
    50fe:	680b      	ldr	r3, [r1, #0]
    5100:	1b5b      	subs	r3, r3, r5
    5102:	d41a      	bmi.n	513a <_malloc_r+0x96>
    5104:	2b0b      	cmp	r3, #11
    5106:	d903      	bls.n	5110 <_malloc_r+0x6c>
    5108:	600b      	str	r3, [r1, #0]
    510a:	18cc      	adds	r4, r1, r3
    510c:	6025      	str	r5, [r4, #0]
    510e:	e003      	b.n	5118 <_malloc_r+0x74>
    5110:	428c      	cmp	r4, r1
    5112:	d10e      	bne.n	5132 <_malloc_r+0x8e>
    5114:	6863      	ldr	r3, [r4, #4]
    5116:	6013      	str	r3, [r2, #0]
    5118:	0030      	movs	r0, r6
    511a:	f000 fcb7 	bl	5a8c <__malloc_unlock>
    511e:	0020      	movs	r0, r4
    5120:	2207      	movs	r2, #7
    5122:	300b      	adds	r0, #11
    5124:	1d23      	adds	r3, r4, #4
    5126:	4390      	bics	r0, r2
    5128:	1ac3      	subs	r3, r0, r3
    512a:	d0e7      	beq.n	50fc <_malloc_r+0x58>
    512c:	425a      	negs	r2, r3
    512e:	50e2      	str	r2, [r4, r3]
    5130:	e7e4      	b.n	50fc <_malloc_r+0x58>
    5132:	684b      	ldr	r3, [r1, #4]
    5134:	6063      	str	r3, [r4, #4]
    5136:	000c      	movs	r4, r1
    5138:	e7ee      	b.n	5118 <_malloc_r+0x74>
    513a:	000c      	movs	r4, r1
    513c:	6849      	ldr	r1, [r1, #4]
    513e:	e7c2      	b.n	50c6 <_malloc_r+0x22>
    5140:	2303      	movs	r3, #3
    5142:	1cc4      	adds	r4, r0, #3
    5144:	439c      	bics	r4, r3
    5146:	42a0      	cmp	r0, r4
    5148:	d0e0      	beq.n	510c <_malloc_r+0x68>
    514a:	1a21      	subs	r1, r4, r0
    514c:	0030      	movs	r0, r6
    514e:	f000 fb09 	bl	5764 <_sbrk_r>
    5152:	1c43      	adds	r3, r0, #1
    5154:	d1da      	bne.n	510c <_malloc_r+0x68>
    5156:	e7c6      	b.n	50e6 <_malloc_r+0x42>
    5158:	20000740 	.word	0x20000740
    515c:	20000744 	.word	0x20000744

00005160 <__sfputc_r>:
    5160:	6893      	ldr	r3, [r2, #8]
    5162:	b510      	push	{r4, lr}
    5164:	3b01      	subs	r3, #1
    5166:	6093      	str	r3, [r2, #8]
    5168:	2b00      	cmp	r3, #0
    516a:	da05      	bge.n	5178 <__sfputc_r+0x18>
    516c:	6994      	ldr	r4, [r2, #24]
    516e:	42a3      	cmp	r3, r4
    5170:	db08      	blt.n	5184 <__sfputc_r+0x24>
    5172:	b2cb      	uxtb	r3, r1
    5174:	2b0a      	cmp	r3, #10
    5176:	d005      	beq.n	5184 <__sfputc_r+0x24>
    5178:	6813      	ldr	r3, [r2, #0]
    517a:	1c58      	adds	r0, r3, #1
    517c:	6010      	str	r0, [r2, #0]
    517e:	7019      	strb	r1, [r3, #0]
    5180:	b2c8      	uxtb	r0, r1
    5182:	bd10      	pop	{r4, pc}
    5184:	f000 fb4c 	bl	5820 <__swbuf_r>
    5188:	e7fb      	b.n	5182 <__sfputc_r+0x22>

0000518a <__sfputs_r>:
    518a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    518c:	0006      	movs	r6, r0
    518e:	000f      	movs	r7, r1
    5190:	0014      	movs	r4, r2
    5192:	18d5      	adds	r5, r2, r3
    5194:	42ac      	cmp	r4, r5
    5196:	d101      	bne.n	519c <__sfputs_r+0x12>
    5198:	2000      	movs	r0, #0
    519a:	e007      	b.n	51ac <__sfputs_r+0x22>
    519c:	7821      	ldrb	r1, [r4, #0]
    519e:	003a      	movs	r2, r7
    51a0:	0030      	movs	r0, r6
    51a2:	f7ff ffdd 	bl	5160 <__sfputc_r>
    51a6:	3401      	adds	r4, #1
    51a8:	1c43      	adds	r3, r0, #1
    51aa:	d1f3      	bne.n	5194 <__sfputs_r+0xa>
    51ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

000051b0 <_vfiprintf_r>:
    51b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    51b2:	b09f      	sub	sp, #124	; 0x7c
    51b4:	0006      	movs	r6, r0
    51b6:	000f      	movs	r7, r1
    51b8:	0014      	movs	r4, r2
    51ba:	9305      	str	r3, [sp, #20]
    51bc:	2800      	cmp	r0, #0
    51be:	d004      	beq.n	51ca <_vfiprintf_r+0x1a>
    51c0:	6983      	ldr	r3, [r0, #24]
    51c2:	2b00      	cmp	r3, #0
    51c4:	d101      	bne.n	51ca <_vfiprintf_r+0x1a>
    51c6:	f7ff fe1d 	bl	4e04 <__sinit>
    51ca:	4b7f      	ldr	r3, [pc, #508]	; (53c8 <_vfiprintf_r+0x218>)
    51cc:	429f      	cmp	r7, r3
    51ce:	d15c      	bne.n	528a <_vfiprintf_r+0xda>
    51d0:	6877      	ldr	r7, [r6, #4]
    51d2:	89bb      	ldrh	r3, [r7, #12]
    51d4:	071b      	lsls	r3, r3, #28
    51d6:	d562      	bpl.n	529e <_vfiprintf_r+0xee>
    51d8:	693b      	ldr	r3, [r7, #16]
    51da:	2b00      	cmp	r3, #0
    51dc:	d05f      	beq.n	529e <_vfiprintf_r+0xee>
    51de:	2300      	movs	r3, #0
    51e0:	ad06      	add	r5, sp, #24
    51e2:	616b      	str	r3, [r5, #20]
    51e4:	3320      	adds	r3, #32
    51e6:	766b      	strb	r3, [r5, #25]
    51e8:	3310      	adds	r3, #16
    51ea:	76ab      	strb	r3, [r5, #26]
    51ec:	9402      	str	r4, [sp, #8]
    51ee:	9c02      	ldr	r4, [sp, #8]
    51f0:	7823      	ldrb	r3, [r4, #0]
    51f2:	2b00      	cmp	r3, #0
    51f4:	d15d      	bne.n	52b2 <_vfiprintf_r+0x102>
    51f6:	9b02      	ldr	r3, [sp, #8]
    51f8:	1ae3      	subs	r3, r4, r3
    51fa:	9304      	str	r3, [sp, #16]
    51fc:	d00d      	beq.n	521a <_vfiprintf_r+0x6a>
    51fe:	9b04      	ldr	r3, [sp, #16]
    5200:	9a02      	ldr	r2, [sp, #8]
    5202:	0039      	movs	r1, r7
    5204:	0030      	movs	r0, r6
    5206:	f7ff ffc0 	bl	518a <__sfputs_r>
    520a:	1c43      	adds	r3, r0, #1
    520c:	d100      	bne.n	5210 <_vfiprintf_r+0x60>
    520e:	e0cc      	b.n	53aa <_vfiprintf_r+0x1fa>
    5210:	696a      	ldr	r2, [r5, #20]
    5212:	9b04      	ldr	r3, [sp, #16]
    5214:	4694      	mov	ip, r2
    5216:	4463      	add	r3, ip
    5218:	616b      	str	r3, [r5, #20]
    521a:	7823      	ldrb	r3, [r4, #0]
    521c:	2b00      	cmp	r3, #0
    521e:	d100      	bne.n	5222 <_vfiprintf_r+0x72>
    5220:	e0c3      	b.n	53aa <_vfiprintf_r+0x1fa>
    5222:	2201      	movs	r2, #1
    5224:	2300      	movs	r3, #0
    5226:	4252      	negs	r2, r2
    5228:	606a      	str	r2, [r5, #4]
    522a:	a902      	add	r1, sp, #8
    522c:	3254      	adds	r2, #84	; 0x54
    522e:	1852      	adds	r2, r2, r1
    5230:	3401      	adds	r4, #1
    5232:	602b      	str	r3, [r5, #0]
    5234:	60eb      	str	r3, [r5, #12]
    5236:	60ab      	str	r3, [r5, #8]
    5238:	7013      	strb	r3, [r2, #0]
    523a:	65ab      	str	r3, [r5, #88]	; 0x58
    523c:	7821      	ldrb	r1, [r4, #0]
    523e:	2205      	movs	r2, #5
    5240:	4862      	ldr	r0, [pc, #392]	; (53cc <_vfiprintf_r+0x21c>)
    5242:	f000 fc17 	bl	5a74 <memchr>
    5246:	1c63      	adds	r3, r4, #1
    5248:	469c      	mov	ip, r3
    524a:	2800      	cmp	r0, #0
    524c:	d135      	bne.n	52ba <_vfiprintf_r+0x10a>
    524e:	6829      	ldr	r1, [r5, #0]
    5250:	06cb      	lsls	r3, r1, #27
    5252:	d504      	bpl.n	525e <_vfiprintf_r+0xae>
    5254:	2353      	movs	r3, #83	; 0x53
    5256:	aa02      	add	r2, sp, #8
    5258:	3020      	adds	r0, #32
    525a:	189b      	adds	r3, r3, r2
    525c:	7018      	strb	r0, [r3, #0]
    525e:	070b      	lsls	r3, r1, #28
    5260:	d504      	bpl.n	526c <_vfiprintf_r+0xbc>
    5262:	2353      	movs	r3, #83	; 0x53
    5264:	202b      	movs	r0, #43	; 0x2b
    5266:	aa02      	add	r2, sp, #8
    5268:	189b      	adds	r3, r3, r2
    526a:	7018      	strb	r0, [r3, #0]
    526c:	7823      	ldrb	r3, [r4, #0]
    526e:	2b2a      	cmp	r3, #42	; 0x2a
    5270:	d02c      	beq.n	52cc <_vfiprintf_r+0x11c>
    5272:	2000      	movs	r0, #0
    5274:	210a      	movs	r1, #10
    5276:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5278:	7822      	ldrb	r2, [r4, #0]
    527a:	3a30      	subs	r2, #48	; 0x30
    527c:	2a09      	cmp	r2, #9
    527e:	d800      	bhi.n	5282 <_vfiprintf_r+0xd2>
    5280:	e06b      	b.n	535a <_vfiprintf_r+0x1aa>
    5282:	2800      	cmp	r0, #0
    5284:	d02a      	beq.n	52dc <_vfiprintf_r+0x12c>
    5286:	9309      	str	r3, [sp, #36]	; 0x24
    5288:	e028      	b.n	52dc <_vfiprintf_r+0x12c>
    528a:	4b51      	ldr	r3, [pc, #324]	; (53d0 <_vfiprintf_r+0x220>)
    528c:	429f      	cmp	r7, r3
    528e:	d101      	bne.n	5294 <_vfiprintf_r+0xe4>
    5290:	68b7      	ldr	r7, [r6, #8]
    5292:	e79e      	b.n	51d2 <_vfiprintf_r+0x22>
    5294:	4b4f      	ldr	r3, [pc, #316]	; (53d4 <_vfiprintf_r+0x224>)
    5296:	429f      	cmp	r7, r3
    5298:	d19b      	bne.n	51d2 <_vfiprintf_r+0x22>
    529a:	68f7      	ldr	r7, [r6, #12]
    529c:	e799      	b.n	51d2 <_vfiprintf_r+0x22>
    529e:	0039      	movs	r1, r7
    52a0:	0030      	movs	r0, r6
    52a2:	f000 fb27 	bl	58f4 <__swsetup_r>
    52a6:	2800      	cmp	r0, #0
    52a8:	d099      	beq.n	51de <_vfiprintf_r+0x2e>
    52aa:	2001      	movs	r0, #1
    52ac:	4240      	negs	r0, r0
    52ae:	b01f      	add	sp, #124	; 0x7c
    52b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    52b2:	2b25      	cmp	r3, #37	; 0x25
    52b4:	d09f      	beq.n	51f6 <_vfiprintf_r+0x46>
    52b6:	3401      	adds	r4, #1
    52b8:	e79a      	b.n	51f0 <_vfiprintf_r+0x40>
    52ba:	4b44      	ldr	r3, [pc, #272]	; (53cc <_vfiprintf_r+0x21c>)
    52bc:	6829      	ldr	r1, [r5, #0]
    52be:	1ac0      	subs	r0, r0, r3
    52c0:	2301      	movs	r3, #1
    52c2:	4083      	lsls	r3, r0
    52c4:	430b      	orrs	r3, r1
    52c6:	602b      	str	r3, [r5, #0]
    52c8:	4664      	mov	r4, ip
    52ca:	e7b7      	b.n	523c <_vfiprintf_r+0x8c>
    52cc:	9b05      	ldr	r3, [sp, #20]
    52ce:	1d18      	adds	r0, r3, #4
    52d0:	681b      	ldr	r3, [r3, #0]
    52d2:	9005      	str	r0, [sp, #20]
    52d4:	2b00      	cmp	r3, #0
    52d6:	db3a      	blt.n	534e <_vfiprintf_r+0x19e>
    52d8:	9309      	str	r3, [sp, #36]	; 0x24
    52da:	4664      	mov	r4, ip
    52dc:	7823      	ldrb	r3, [r4, #0]
    52de:	2b2e      	cmp	r3, #46	; 0x2e
    52e0:	d10b      	bne.n	52fa <_vfiprintf_r+0x14a>
    52e2:	7863      	ldrb	r3, [r4, #1]
    52e4:	1c62      	adds	r2, r4, #1
    52e6:	2b2a      	cmp	r3, #42	; 0x2a
    52e8:	d13f      	bne.n	536a <_vfiprintf_r+0x1ba>
    52ea:	9b05      	ldr	r3, [sp, #20]
    52ec:	3402      	adds	r4, #2
    52ee:	1d1a      	adds	r2, r3, #4
    52f0:	681b      	ldr	r3, [r3, #0]
    52f2:	9205      	str	r2, [sp, #20]
    52f4:	2b00      	cmp	r3, #0
    52f6:	db35      	blt.n	5364 <_vfiprintf_r+0x1b4>
    52f8:	9307      	str	r3, [sp, #28]
    52fa:	7821      	ldrb	r1, [r4, #0]
    52fc:	2203      	movs	r2, #3
    52fe:	4836      	ldr	r0, [pc, #216]	; (53d8 <_vfiprintf_r+0x228>)
    5300:	f000 fbb8 	bl	5a74 <memchr>
    5304:	2800      	cmp	r0, #0
    5306:	d007      	beq.n	5318 <_vfiprintf_r+0x168>
    5308:	4b33      	ldr	r3, [pc, #204]	; (53d8 <_vfiprintf_r+0x228>)
    530a:	682a      	ldr	r2, [r5, #0]
    530c:	1ac0      	subs	r0, r0, r3
    530e:	2340      	movs	r3, #64	; 0x40
    5310:	4083      	lsls	r3, r0
    5312:	4313      	orrs	r3, r2
    5314:	602b      	str	r3, [r5, #0]
    5316:	3401      	adds	r4, #1
    5318:	7821      	ldrb	r1, [r4, #0]
    531a:	1c63      	adds	r3, r4, #1
    531c:	2206      	movs	r2, #6
    531e:	482f      	ldr	r0, [pc, #188]	; (53dc <_vfiprintf_r+0x22c>)
    5320:	9302      	str	r3, [sp, #8]
    5322:	7629      	strb	r1, [r5, #24]
    5324:	f000 fba6 	bl	5a74 <memchr>
    5328:	2800      	cmp	r0, #0
    532a:	d044      	beq.n	53b6 <_vfiprintf_r+0x206>
    532c:	4b2c      	ldr	r3, [pc, #176]	; (53e0 <_vfiprintf_r+0x230>)
    532e:	2b00      	cmp	r3, #0
    5330:	d12f      	bne.n	5392 <_vfiprintf_r+0x1e2>
    5332:	6829      	ldr	r1, [r5, #0]
    5334:	9b05      	ldr	r3, [sp, #20]
    5336:	2207      	movs	r2, #7
    5338:	05c9      	lsls	r1, r1, #23
    533a:	d528      	bpl.n	538e <_vfiprintf_r+0x1de>
    533c:	189b      	adds	r3, r3, r2
    533e:	4393      	bics	r3, r2
    5340:	3308      	adds	r3, #8
    5342:	9305      	str	r3, [sp, #20]
    5344:	696b      	ldr	r3, [r5, #20]
    5346:	9a03      	ldr	r2, [sp, #12]
    5348:	189b      	adds	r3, r3, r2
    534a:	616b      	str	r3, [r5, #20]
    534c:	e74f      	b.n	51ee <_vfiprintf_r+0x3e>
    534e:	425b      	negs	r3, r3
    5350:	60eb      	str	r3, [r5, #12]
    5352:	2302      	movs	r3, #2
    5354:	430b      	orrs	r3, r1
    5356:	602b      	str	r3, [r5, #0]
    5358:	e7bf      	b.n	52da <_vfiprintf_r+0x12a>
    535a:	434b      	muls	r3, r1
    535c:	3401      	adds	r4, #1
    535e:	189b      	adds	r3, r3, r2
    5360:	2001      	movs	r0, #1
    5362:	e789      	b.n	5278 <_vfiprintf_r+0xc8>
    5364:	2301      	movs	r3, #1
    5366:	425b      	negs	r3, r3
    5368:	e7c6      	b.n	52f8 <_vfiprintf_r+0x148>
    536a:	2300      	movs	r3, #0
    536c:	0014      	movs	r4, r2
    536e:	200a      	movs	r0, #10
    5370:	001a      	movs	r2, r3
    5372:	606b      	str	r3, [r5, #4]
    5374:	7821      	ldrb	r1, [r4, #0]
    5376:	3930      	subs	r1, #48	; 0x30
    5378:	2909      	cmp	r1, #9
    537a:	d903      	bls.n	5384 <_vfiprintf_r+0x1d4>
    537c:	2b00      	cmp	r3, #0
    537e:	d0bc      	beq.n	52fa <_vfiprintf_r+0x14a>
    5380:	9207      	str	r2, [sp, #28]
    5382:	e7ba      	b.n	52fa <_vfiprintf_r+0x14a>
    5384:	4342      	muls	r2, r0
    5386:	3401      	adds	r4, #1
    5388:	1852      	adds	r2, r2, r1
    538a:	2301      	movs	r3, #1
    538c:	e7f2      	b.n	5374 <_vfiprintf_r+0x1c4>
    538e:	3307      	adds	r3, #7
    5390:	e7d5      	b.n	533e <_vfiprintf_r+0x18e>
    5392:	ab05      	add	r3, sp, #20
    5394:	9300      	str	r3, [sp, #0]
    5396:	003a      	movs	r2, r7
    5398:	4b12      	ldr	r3, [pc, #72]	; (53e4 <_vfiprintf_r+0x234>)
    539a:	0029      	movs	r1, r5
    539c:	0030      	movs	r0, r6
    539e:	e000      	b.n	53a2 <_vfiprintf_r+0x1f2>
    53a0:	bf00      	nop
    53a2:	9003      	str	r0, [sp, #12]
    53a4:	9b03      	ldr	r3, [sp, #12]
    53a6:	3301      	adds	r3, #1
    53a8:	d1cc      	bne.n	5344 <_vfiprintf_r+0x194>
    53aa:	89bb      	ldrh	r3, [r7, #12]
    53ac:	065b      	lsls	r3, r3, #25
    53ae:	d500      	bpl.n	53b2 <_vfiprintf_r+0x202>
    53b0:	e77b      	b.n	52aa <_vfiprintf_r+0xfa>
    53b2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    53b4:	e77b      	b.n	52ae <_vfiprintf_r+0xfe>
    53b6:	ab05      	add	r3, sp, #20
    53b8:	9300      	str	r3, [sp, #0]
    53ba:	003a      	movs	r2, r7
    53bc:	4b09      	ldr	r3, [pc, #36]	; (53e4 <_vfiprintf_r+0x234>)
    53be:	0029      	movs	r1, r5
    53c0:	0030      	movs	r0, r6
    53c2:	f000 f87f 	bl	54c4 <_printf_i>
    53c6:	e7ec      	b.n	53a2 <_vfiprintf_r+0x1f2>
    53c8:	00005b84 	.word	0x00005b84
    53cc:	00005bc4 	.word	0x00005bc4
    53d0:	00005ba4 	.word	0x00005ba4
    53d4:	00005b64 	.word	0x00005b64
    53d8:	00005bca 	.word	0x00005bca
    53dc:	00005bce 	.word	0x00005bce
    53e0:	00000000 	.word	0x00000000
    53e4:	0000518b 	.word	0x0000518b

000053e8 <_printf_common>:
    53e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    53ea:	0015      	movs	r5, r2
    53ec:	9301      	str	r3, [sp, #4]
    53ee:	688a      	ldr	r2, [r1, #8]
    53f0:	690b      	ldr	r3, [r1, #16]
    53f2:	9000      	str	r0, [sp, #0]
    53f4:	000c      	movs	r4, r1
    53f6:	4293      	cmp	r3, r2
    53f8:	da00      	bge.n	53fc <_printf_common+0x14>
    53fa:	0013      	movs	r3, r2
    53fc:	0022      	movs	r2, r4
    53fe:	602b      	str	r3, [r5, #0]
    5400:	3243      	adds	r2, #67	; 0x43
    5402:	7812      	ldrb	r2, [r2, #0]
    5404:	2a00      	cmp	r2, #0
    5406:	d001      	beq.n	540c <_printf_common+0x24>
    5408:	3301      	adds	r3, #1
    540a:	602b      	str	r3, [r5, #0]
    540c:	6823      	ldr	r3, [r4, #0]
    540e:	069b      	lsls	r3, r3, #26
    5410:	d502      	bpl.n	5418 <_printf_common+0x30>
    5412:	682b      	ldr	r3, [r5, #0]
    5414:	3302      	adds	r3, #2
    5416:	602b      	str	r3, [r5, #0]
    5418:	2706      	movs	r7, #6
    541a:	6823      	ldr	r3, [r4, #0]
    541c:	401f      	ands	r7, r3
    541e:	d027      	beq.n	5470 <_printf_common+0x88>
    5420:	0023      	movs	r3, r4
    5422:	3343      	adds	r3, #67	; 0x43
    5424:	781b      	ldrb	r3, [r3, #0]
    5426:	1e5a      	subs	r2, r3, #1
    5428:	4193      	sbcs	r3, r2
    542a:	6822      	ldr	r2, [r4, #0]
    542c:	0692      	lsls	r2, r2, #26
    542e:	d430      	bmi.n	5492 <_printf_common+0xaa>
    5430:	0022      	movs	r2, r4
    5432:	9901      	ldr	r1, [sp, #4]
    5434:	3243      	adds	r2, #67	; 0x43
    5436:	9800      	ldr	r0, [sp, #0]
    5438:	9e08      	ldr	r6, [sp, #32]
    543a:	47b0      	blx	r6
    543c:	1c43      	adds	r3, r0, #1
    543e:	d025      	beq.n	548c <_printf_common+0xa4>
    5440:	2306      	movs	r3, #6
    5442:	6820      	ldr	r0, [r4, #0]
    5444:	682a      	ldr	r2, [r5, #0]
    5446:	68e1      	ldr	r1, [r4, #12]
    5448:	4003      	ands	r3, r0
    544a:	2500      	movs	r5, #0
    544c:	2b04      	cmp	r3, #4
    544e:	d103      	bne.n	5458 <_printf_common+0x70>
    5450:	1a8d      	subs	r5, r1, r2
    5452:	43eb      	mvns	r3, r5
    5454:	17db      	asrs	r3, r3, #31
    5456:	401d      	ands	r5, r3
    5458:	68a3      	ldr	r3, [r4, #8]
    545a:	6922      	ldr	r2, [r4, #16]
    545c:	4293      	cmp	r3, r2
    545e:	dd01      	ble.n	5464 <_printf_common+0x7c>
    5460:	1a9b      	subs	r3, r3, r2
    5462:	18ed      	adds	r5, r5, r3
    5464:	2700      	movs	r7, #0
    5466:	42bd      	cmp	r5, r7
    5468:	d120      	bne.n	54ac <_printf_common+0xc4>
    546a:	2000      	movs	r0, #0
    546c:	e010      	b.n	5490 <_printf_common+0xa8>
    546e:	3701      	adds	r7, #1
    5470:	68e3      	ldr	r3, [r4, #12]
    5472:	682a      	ldr	r2, [r5, #0]
    5474:	1a9b      	subs	r3, r3, r2
    5476:	429f      	cmp	r7, r3
    5478:	dad2      	bge.n	5420 <_printf_common+0x38>
    547a:	0022      	movs	r2, r4
    547c:	2301      	movs	r3, #1
    547e:	3219      	adds	r2, #25
    5480:	9901      	ldr	r1, [sp, #4]
    5482:	9800      	ldr	r0, [sp, #0]
    5484:	9e08      	ldr	r6, [sp, #32]
    5486:	47b0      	blx	r6
    5488:	1c43      	adds	r3, r0, #1
    548a:	d1f0      	bne.n	546e <_printf_common+0x86>
    548c:	2001      	movs	r0, #1
    548e:	4240      	negs	r0, r0
    5490:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    5492:	2030      	movs	r0, #48	; 0x30
    5494:	18e1      	adds	r1, r4, r3
    5496:	3143      	adds	r1, #67	; 0x43
    5498:	7008      	strb	r0, [r1, #0]
    549a:	0021      	movs	r1, r4
    549c:	1c5a      	adds	r2, r3, #1
    549e:	3145      	adds	r1, #69	; 0x45
    54a0:	7809      	ldrb	r1, [r1, #0]
    54a2:	18a2      	adds	r2, r4, r2
    54a4:	3243      	adds	r2, #67	; 0x43
    54a6:	3302      	adds	r3, #2
    54a8:	7011      	strb	r1, [r2, #0]
    54aa:	e7c1      	b.n	5430 <_printf_common+0x48>
    54ac:	0022      	movs	r2, r4
    54ae:	2301      	movs	r3, #1
    54b0:	321a      	adds	r2, #26
    54b2:	9901      	ldr	r1, [sp, #4]
    54b4:	9800      	ldr	r0, [sp, #0]
    54b6:	9e08      	ldr	r6, [sp, #32]
    54b8:	47b0      	blx	r6
    54ba:	1c43      	adds	r3, r0, #1
    54bc:	d0e6      	beq.n	548c <_printf_common+0xa4>
    54be:	3701      	adds	r7, #1
    54c0:	e7d1      	b.n	5466 <_printf_common+0x7e>
	...

000054c4 <_printf_i>:
    54c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    54c6:	b08b      	sub	sp, #44	; 0x2c
    54c8:	9206      	str	r2, [sp, #24]
    54ca:	000a      	movs	r2, r1
    54cc:	3243      	adds	r2, #67	; 0x43
    54ce:	9307      	str	r3, [sp, #28]
    54d0:	9005      	str	r0, [sp, #20]
    54d2:	9204      	str	r2, [sp, #16]
    54d4:	7e0a      	ldrb	r2, [r1, #24]
    54d6:	000c      	movs	r4, r1
    54d8:	9b10      	ldr	r3, [sp, #64]	; 0x40
    54da:	2a6e      	cmp	r2, #110	; 0x6e
    54dc:	d100      	bne.n	54e0 <_printf_i+0x1c>
    54de:	e08f      	b.n	5600 <_printf_i+0x13c>
    54e0:	d817      	bhi.n	5512 <_printf_i+0x4e>
    54e2:	2a63      	cmp	r2, #99	; 0x63
    54e4:	d02c      	beq.n	5540 <_printf_i+0x7c>
    54e6:	d808      	bhi.n	54fa <_printf_i+0x36>
    54e8:	2a00      	cmp	r2, #0
    54ea:	d100      	bne.n	54ee <_printf_i+0x2a>
    54ec:	e099      	b.n	5622 <_printf_i+0x15e>
    54ee:	2a58      	cmp	r2, #88	; 0x58
    54f0:	d054      	beq.n	559c <_printf_i+0xd8>
    54f2:	0026      	movs	r6, r4
    54f4:	3642      	adds	r6, #66	; 0x42
    54f6:	7032      	strb	r2, [r6, #0]
    54f8:	e029      	b.n	554e <_printf_i+0x8a>
    54fa:	2a64      	cmp	r2, #100	; 0x64
    54fc:	d001      	beq.n	5502 <_printf_i+0x3e>
    54fe:	2a69      	cmp	r2, #105	; 0x69
    5500:	d1f7      	bne.n	54f2 <_printf_i+0x2e>
    5502:	6821      	ldr	r1, [r4, #0]
    5504:	681a      	ldr	r2, [r3, #0]
    5506:	0608      	lsls	r0, r1, #24
    5508:	d523      	bpl.n	5552 <_printf_i+0x8e>
    550a:	1d11      	adds	r1, r2, #4
    550c:	6019      	str	r1, [r3, #0]
    550e:	6815      	ldr	r5, [r2, #0]
    5510:	e025      	b.n	555e <_printf_i+0x9a>
    5512:	2a73      	cmp	r2, #115	; 0x73
    5514:	d100      	bne.n	5518 <_printf_i+0x54>
    5516:	e088      	b.n	562a <_printf_i+0x166>
    5518:	d808      	bhi.n	552c <_printf_i+0x68>
    551a:	2a6f      	cmp	r2, #111	; 0x6f
    551c:	d029      	beq.n	5572 <_printf_i+0xae>
    551e:	2a70      	cmp	r2, #112	; 0x70
    5520:	d1e7      	bne.n	54f2 <_printf_i+0x2e>
    5522:	2220      	movs	r2, #32
    5524:	6809      	ldr	r1, [r1, #0]
    5526:	430a      	orrs	r2, r1
    5528:	6022      	str	r2, [r4, #0]
    552a:	e003      	b.n	5534 <_printf_i+0x70>
    552c:	2a75      	cmp	r2, #117	; 0x75
    552e:	d020      	beq.n	5572 <_printf_i+0xae>
    5530:	2a78      	cmp	r2, #120	; 0x78
    5532:	d1de      	bne.n	54f2 <_printf_i+0x2e>
    5534:	0022      	movs	r2, r4
    5536:	2178      	movs	r1, #120	; 0x78
    5538:	3245      	adds	r2, #69	; 0x45
    553a:	7011      	strb	r1, [r2, #0]
    553c:	4a6c      	ldr	r2, [pc, #432]	; (56f0 <_printf_i+0x22c>)
    553e:	e030      	b.n	55a2 <_printf_i+0xde>
    5540:	000e      	movs	r6, r1
    5542:	681a      	ldr	r2, [r3, #0]
    5544:	3642      	adds	r6, #66	; 0x42
    5546:	1d11      	adds	r1, r2, #4
    5548:	6019      	str	r1, [r3, #0]
    554a:	6813      	ldr	r3, [r2, #0]
    554c:	7033      	strb	r3, [r6, #0]
    554e:	2301      	movs	r3, #1
    5550:	e079      	b.n	5646 <_printf_i+0x182>
    5552:	0649      	lsls	r1, r1, #25
    5554:	d5d9      	bpl.n	550a <_printf_i+0x46>
    5556:	1d11      	adds	r1, r2, #4
    5558:	6019      	str	r1, [r3, #0]
    555a:	2300      	movs	r3, #0
    555c:	5ed5      	ldrsh	r5, [r2, r3]
    555e:	2d00      	cmp	r5, #0
    5560:	da03      	bge.n	556a <_printf_i+0xa6>
    5562:	232d      	movs	r3, #45	; 0x2d
    5564:	9a04      	ldr	r2, [sp, #16]
    5566:	426d      	negs	r5, r5
    5568:	7013      	strb	r3, [r2, #0]
    556a:	4b62      	ldr	r3, [pc, #392]	; (56f4 <_printf_i+0x230>)
    556c:	270a      	movs	r7, #10
    556e:	9303      	str	r3, [sp, #12]
    5570:	e02f      	b.n	55d2 <_printf_i+0x10e>
    5572:	6820      	ldr	r0, [r4, #0]
    5574:	6819      	ldr	r1, [r3, #0]
    5576:	0605      	lsls	r5, r0, #24
    5578:	d503      	bpl.n	5582 <_printf_i+0xbe>
    557a:	1d08      	adds	r0, r1, #4
    557c:	6018      	str	r0, [r3, #0]
    557e:	680d      	ldr	r5, [r1, #0]
    5580:	e005      	b.n	558e <_printf_i+0xca>
    5582:	0640      	lsls	r0, r0, #25
    5584:	d5f9      	bpl.n	557a <_printf_i+0xb6>
    5586:	680d      	ldr	r5, [r1, #0]
    5588:	1d08      	adds	r0, r1, #4
    558a:	6018      	str	r0, [r3, #0]
    558c:	b2ad      	uxth	r5, r5
    558e:	4b59      	ldr	r3, [pc, #356]	; (56f4 <_printf_i+0x230>)
    5590:	2708      	movs	r7, #8
    5592:	9303      	str	r3, [sp, #12]
    5594:	2a6f      	cmp	r2, #111	; 0x6f
    5596:	d018      	beq.n	55ca <_printf_i+0x106>
    5598:	270a      	movs	r7, #10
    559a:	e016      	b.n	55ca <_printf_i+0x106>
    559c:	3145      	adds	r1, #69	; 0x45
    559e:	700a      	strb	r2, [r1, #0]
    55a0:	4a54      	ldr	r2, [pc, #336]	; (56f4 <_printf_i+0x230>)
    55a2:	9203      	str	r2, [sp, #12]
    55a4:	681a      	ldr	r2, [r3, #0]
    55a6:	6821      	ldr	r1, [r4, #0]
    55a8:	1d10      	adds	r0, r2, #4
    55aa:	6018      	str	r0, [r3, #0]
    55ac:	6815      	ldr	r5, [r2, #0]
    55ae:	0608      	lsls	r0, r1, #24
    55b0:	d522      	bpl.n	55f8 <_printf_i+0x134>
    55b2:	07cb      	lsls	r3, r1, #31
    55b4:	d502      	bpl.n	55bc <_printf_i+0xf8>
    55b6:	2320      	movs	r3, #32
    55b8:	4319      	orrs	r1, r3
    55ba:	6021      	str	r1, [r4, #0]
    55bc:	2710      	movs	r7, #16
    55be:	2d00      	cmp	r5, #0
    55c0:	d103      	bne.n	55ca <_printf_i+0x106>
    55c2:	2320      	movs	r3, #32
    55c4:	6822      	ldr	r2, [r4, #0]
    55c6:	439a      	bics	r2, r3
    55c8:	6022      	str	r2, [r4, #0]
    55ca:	0023      	movs	r3, r4
    55cc:	2200      	movs	r2, #0
    55ce:	3343      	adds	r3, #67	; 0x43
    55d0:	701a      	strb	r2, [r3, #0]
    55d2:	6863      	ldr	r3, [r4, #4]
    55d4:	60a3      	str	r3, [r4, #8]
    55d6:	2b00      	cmp	r3, #0
    55d8:	db5c      	blt.n	5694 <_printf_i+0x1d0>
    55da:	2204      	movs	r2, #4
    55dc:	6821      	ldr	r1, [r4, #0]
    55de:	4391      	bics	r1, r2
    55e0:	6021      	str	r1, [r4, #0]
    55e2:	2d00      	cmp	r5, #0
    55e4:	d158      	bne.n	5698 <_printf_i+0x1d4>
    55e6:	9e04      	ldr	r6, [sp, #16]
    55e8:	2b00      	cmp	r3, #0
    55ea:	d064      	beq.n	56b6 <_printf_i+0x1f2>
    55ec:	0026      	movs	r6, r4
    55ee:	9b03      	ldr	r3, [sp, #12]
    55f0:	3642      	adds	r6, #66	; 0x42
    55f2:	781b      	ldrb	r3, [r3, #0]
    55f4:	7033      	strb	r3, [r6, #0]
    55f6:	e05e      	b.n	56b6 <_printf_i+0x1f2>
    55f8:	0648      	lsls	r0, r1, #25
    55fa:	d5da      	bpl.n	55b2 <_printf_i+0xee>
    55fc:	b2ad      	uxth	r5, r5
    55fe:	e7d8      	b.n	55b2 <_printf_i+0xee>
    5600:	6809      	ldr	r1, [r1, #0]
    5602:	681a      	ldr	r2, [r3, #0]
    5604:	0608      	lsls	r0, r1, #24
    5606:	d505      	bpl.n	5614 <_printf_i+0x150>
    5608:	1d11      	adds	r1, r2, #4
    560a:	6019      	str	r1, [r3, #0]
    560c:	6813      	ldr	r3, [r2, #0]
    560e:	6962      	ldr	r2, [r4, #20]
    5610:	601a      	str	r2, [r3, #0]
    5612:	e006      	b.n	5622 <_printf_i+0x15e>
    5614:	0649      	lsls	r1, r1, #25
    5616:	d5f7      	bpl.n	5608 <_printf_i+0x144>
    5618:	1d11      	adds	r1, r2, #4
    561a:	6019      	str	r1, [r3, #0]
    561c:	6813      	ldr	r3, [r2, #0]
    561e:	8aa2      	ldrh	r2, [r4, #20]
    5620:	801a      	strh	r2, [r3, #0]
    5622:	2300      	movs	r3, #0
    5624:	9e04      	ldr	r6, [sp, #16]
    5626:	6123      	str	r3, [r4, #16]
    5628:	e054      	b.n	56d4 <_printf_i+0x210>
    562a:	681a      	ldr	r2, [r3, #0]
    562c:	1d11      	adds	r1, r2, #4
    562e:	6019      	str	r1, [r3, #0]
    5630:	6816      	ldr	r6, [r2, #0]
    5632:	2100      	movs	r1, #0
    5634:	6862      	ldr	r2, [r4, #4]
    5636:	0030      	movs	r0, r6
    5638:	f000 fa1c 	bl	5a74 <memchr>
    563c:	2800      	cmp	r0, #0
    563e:	d001      	beq.n	5644 <_printf_i+0x180>
    5640:	1b80      	subs	r0, r0, r6
    5642:	6060      	str	r0, [r4, #4]
    5644:	6863      	ldr	r3, [r4, #4]
    5646:	6123      	str	r3, [r4, #16]
    5648:	2300      	movs	r3, #0
    564a:	9a04      	ldr	r2, [sp, #16]
    564c:	7013      	strb	r3, [r2, #0]
    564e:	e041      	b.n	56d4 <_printf_i+0x210>
    5650:	6923      	ldr	r3, [r4, #16]
    5652:	0032      	movs	r2, r6
    5654:	9906      	ldr	r1, [sp, #24]
    5656:	9805      	ldr	r0, [sp, #20]
    5658:	9d07      	ldr	r5, [sp, #28]
    565a:	47a8      	blx	r5
    565c:	1c43      	adds	r3, r0, #1
    565e:	d043      	beq.n	56e8 <_printf_i+0x224>
    5660:	6823      	ldr	r3, [r4, #0]
    5662:	2500      	movs	r5, #0
    5664:	079b      	lsls	r3, r3, #30
    5666:	d40f      	bmi.n	5688 <_printf_i+0x1c4>
    5668:	9b09      	ldr	r3, [sp, #36]	; 0x24
    566a:	68e0      	ldr	r0, [r4, #12]
    566c:	4298      	cmp	r0, r3
    566e:	da3d      	bge.n	56ec <_printf_i+0x228>
    5670:	0018      	movs	r0, r3
    5672:	e03b      	b.n	56ec <_printf_i+0x228>
    5674:	0022      	movs	r2, r4
    5676:	2301      	movs	r3, #1
    5678:	3219      	adds	r2, #25
    567a:	9906      	ldr	r1, [sp, #24]
    567c:	9805      	ldr	r0, [sp, #20]
    567e:	9e07      	ldr	r6, [sp, #28]
    5680:	47b0      	blx	r6
    5682:	1c43      	adds	r3, r0, #1
    5684:	d030      	beq.n	56e8 <_printf_i+0x224>
    5686:	3501      	adds	r5, #1
    5688:	68e3      	ldr	r3, [r4, #12]
    568a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    568c:	1a9b      	subs	r3, r3, r2
    568e:	429d      	cmp	r5, r3
    5690:	dbf0      	blt.n	5674 <_printf_i+0x1b0>
    5692:	e7e9      	b.n	5668 <_printf_i+0x1a4>
    5694:	2d00      	cmp	r5, #0
    5696:	d0a9      	beq.n	55ec <_printf_i+0x128>
    5698:	9e04      	ldr	r6, [sp, #16]
    569a:	0028      	movs	r0, r5
    569c:	0039      	movs	r1, r7
    569e:	f7ff f933 	bl	4908 <__aeabi_uidivmod>
    56a2:	9b03      	ldr	r3, [sp, #12]
    56a4:	3e01      	subs	r6, #1
    56a6:	5c5b      	ldrb	r3, [r3, r1]
    56a8:	0028      	movs	r0, r5
    56aa:	7033      	strb	r3, [r6, #0]
    56ac:	0039      	movs	r1, r7
    56ae:	f7ff f8a5 	bl	47fc <__udivsi3>
    56b2:	1e05      	subs	r5, r0, #0
    56b4:	d1f1      	bne.n	569a <_printf_i+0x1d6>
    56b6:	2f08      	cmp	r7, #8
    56b8:	d109      	bne.n	56ce <_printf_i+0x20a>
    56ba:	6823      	ldr	r3, [r4, #0]
    56bc:	07db      	lsls	r3, r3, #31
    56be:	d506      	bpl.n	56ce <_printf_i+0x20a>
    56c0:	6863      	ldr	r3, [r4, #4]
    56c2:	6922      	ldr	r2, [r4, #16]
    56c4:	4293      	cmp	r3, r2
    56c6:	dc02      	bgt.n	56ce <_printf_i+0x20a>
    56c8:	2330      	movs	r3, #48	; 0x30
    56ca:	3e01      	subs	r6, #1
    56cc:	7033      	strb	r3, [r6, #0]
    56ce:	9b04      	ldr	r3, [sp, #16]
    56d0:	1b9b      	subs	r3, r3, r6
    56d2:	6123      	str	r3, [r4, #16]
    56d4:	9b07      	ldr	r3, [sp, #28]
    56d6:	aa09      	add	r2, sp, #36	; 0x24
    56d8:	9300      	str	r3, [sp, #0]
    56da:	0021      	movs	r1, r4
    56dc:	9b06      	ldr	r3, [sp, #24]
    56de:	9805      	ldr	r0, [sp, #20]
    56e0:	f7ff fe82 	bl	53e8 <_printf_common>
    56e4:	1c43      	adds	r3, r0, #1
    56e6:	d1b3      	bne.n	5650 <_printf_i+0x18c>
    56e8:	2001      	movs	r0, #1
    56ea:	4240      	negs	r0, r0
    56ec:	b00b      	add	sp, #44	; 0x2c
    56ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    56f0:	00005be6 	.word	0x00005be6
    56f4:	00005bd5 	.word	0x00005bd5

000056f8 <_putc_r>:
    56f8:	b570      	push	{r4, r5, r6, lr}
    56fa:	0006      	movs	r6, r0
    56fc:	000d      	movs	r5, r1
    56fe:	0014      	movs	r4, r2
    5700:	2800      	cmp	r0, #0
    5702:	d004      	beq.n	570e <_putc_r+0x16>
    5704:	6983      	ldr	r3, [r0, #24]
    5706:	2b00      	cmp	r3, #0
    5708:	d101      	bne.n	570e <_putc_r+0x16>
    570a:	f7ff fb7b 	bl	4e04 <__sinit>
    570e:	4b12      	ldr	r3, [pc, #72]	; (5758 <_putc_r+0x60>)
    5710:	429c      	cmp	r4, r3
    5712:	d111      	bne.n	5738 <_putc_r+0x40>
    5714:	6874      	ldr	r4, [r6, #4]
    5716:	68a3      	ldr	r3, [r4, #8]
    5718:	3b01      	subs	r3, #1
    571a:	60a3      	str	r3, [r4, #8]
    571c:	2b00      	cmp	r3, #0
    571e:	da05      	bge.n	572c <_putc_r+0x34>
    5720:	69a2      	ldr	r2, [r4, #24]
    5722:	4293      	cmp	r3, r2
    5724:	db12      	blt.n	574c <_putc_r+0x54>
    5726:	b2eb      	uxtb	r3, r5
    5728:	2b0a      	cmp	r3, #10
    572a:	d00f      	beq.n	574c <_putc_r+0x54>
    572c:	6823      	ldr	r3, [r4, #0]
    572e:	b2e8      	uxtb	r0, r5
    5730:	1c5a      	adds	r2, r3, #1
    5732:	6022      	str	r2, [r4, #0]
    5734:	701d      	strb	r5, [r3, #0]
    5736:	bd70      	pop	{r4, r5, r6, pc}
    5738:	4b08      	ldr	r3, [pc, #32]	; (575c <_putc_r+0x64>)
    573a:	429c      	cmp	r4, r3
    573c:	d101      	bne.n	5742 <_putc_r+0x4a>
    573e:	68b4      	ldr	r4, [r6, #8]
    5740:	e7e9      	b.n	5716 <_putc_r+0x1e>
    5742:	4b07      	ldr	r3, [pc, #28]	; (5760 <_putc_r+0x68>)
    5744:	429c      	cmp	r4, r3
    5746:	d1e6      	bne.n	5716 <_putc_r+0x1e>
    5748:	68f4      	ldr	r4, [r6, #12]
    574a:	e7e4      	b.n	5716 <_putc_r+0x1e>
    574c:	0022      	movs	r2, r4
    574e:	0029      	movs	r1, r5
    5750:	0030      	movs	r0, r6
    5752:	f000 f865 	bl	5820 <__swbuf_r>
    5756:	e7ee      	b.n	5736 <_putc_r+0x3e>
    5758:	00005b84 	.word	0x00005b84
    575c:	00005ba4 	.word	0x00005ba4
    5760:	00005b64 	.word	0x00005b64

00005764 <_sbrk_r>:
    5764:	2300      	movs	r3, #0
    5766:	b570      	push	{r4, r5, r6, lr}
    5768:	4c06      	ldr	r4, [pc, #24]	; (5784 <_sbrk_r+0x20>)
    576a:	0005      	movs	r5, r0
    576c:	0008      	movs	r0, r1
    576e:	6023      	str	r3, [r4, #0]
    5770:	f7fc fc7c 	bl	206c <_sbrk>
    5774:	1c43      	adds	r3, r0, #1
    5776:	d103      	bne.n	5780 <_sbrk_r+0x1c>
    5778:	6823      	ldr	r3, [r4, #0]
    577a:	2b00      	cmp	r3, #0
    577c:	d000      	beq.n	5780 <_sbrk_r+0x1c>
    577e:	602b      	str	r3, [r5, #0]
    5780:	bd70      	pop	{r4, r5, r6, pc}
    5782:	46c0      	nop			; (mov r8, r8)
    5784:	200014e4 	.word	0x200014e4

00005788 <__sread>:
    5788:	b570      	push	{r4, r5, r6, lr}
    578a:	000c      	movs	r4, r1
    578c:	250e      	movs	r5, #14
    578e:	5f49      	ldrsh	r1, [r1, r5]
    5790:	f000 f97e 	bl	5a90 <_read_r>
    5794:	2800      	cmp	r0, #0
    5796:	db03      	blt.n	57a0 <__sread+0x18>
    5798:	6d63      	ldr	r3, [r4, #84]	; 0x54
    579a:	181b      	adds	r3, r3, r0
    579c:	6563      	str	r3, [r4, #84]	; 0x54
    579e:	bd70      	pop	{r4, r5, r6, pc}
    57a0:	89a3      	ldrh	r3, [r4, #12]
    57a2:	4a02      	ldr	r2, [pc, #8]	; (57ac <__sread+0x24>)
    57a4:	4013      	ands	r3, r2
    57a6:	81a3      	strh	r3, [r4, #12]
    57a8:	e7f9      	b.n	579e <__sread+0x16>
    57aa:	46c0      	nop			; (mov r8, r8)
    57ac:	ffffefff 	.word	0xffffefff

000057b0 <__swrite>:
    57b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    57b2:	001f      	movs	r7, r3
    57b4:	898b      	ldrh	r3, [r1, #12]
    57b6:	0005      	movs	r5, r0
    57b8:	000c      	movs	r4, r1
    57ba:	0016      	movs	r6, r2
    57bc:	05db      	lsls	r3, r3, #23
    57be:	d505      	bpl.n	57cc <__swrite+0x1c>
    57c0:	230e      	movs	r3, #14
    57c2:	5ec9      	ldrsh	r1, [r1, r3]
    57c4:	2200      	movs	r2, #0
    57c6:	2302      	movs	r3, #2
    57c8:	f000 f940 	bl	5a4c <_lseek_r>
    57cc:	89a3      	ldrh	r3, [r4, #12]
    57ce:	4a05      	ldr	r2, [pc, #20]	; (57e4 <__swrite+0x34>)
    57d0:	0028      	movs	r0, r5
    57d2:	4013      	ands	r3, r2
    57d4:	81a3      	strh	r3, [r4, #12]
    57d6:	0032      	movs	r2, r6
    57d8:	230e      	movs	r3, #14
    57da:	5ee1      	ldrsh	r1, [r4, r3]
    57dc:	003b      	movs	r3, r7
    57de:	f000 f875 	bl	58cc <_write_r>
    57e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    57e4:	ffffefff 	.word	0xffffefff

000057e8 <__sseek>:
    57e8:	b570      	push	{r4, r5, r6, lr}
    57ea:	000c      	movs	r4, r1
    57ec:	250e      	movs	r5, #14
    57ee:	5f49      	ldrsh	r1, [r1, r5]
    57f0:	f000 f92c 	bl	5a4c <_lseek_r>
    57f4:	89a3      	ldrh	r3, [r4, #12]
    57f6:	1c42      	adds	r2, r0, #1
    57f8:	d103      	bne.n	5802 <__sseek+0x1a>
    57fa:	4a05      	ldr	r2, [pc, #20]	; (5810 <__sseek+0x28>)
    57fc:	4013      	ands	r3, r2
    57fe:	81a3      	strh	r3, [r4, #12]
    5800:	bd70      	pop	{r4, r5, r6, pc}
    5802:	2280      	movs	r2, #128	; 0x80
    5804:	0152      	lsls	r2, r2, #5
    5806:	4313      	orrs	r3, r2
    5808:	81a3      	strh	r3, [r4, #12]
    580a:	6560      	str	r0, [r4, #84]	; 0x54
    580c:	e7f8      	b.n	5800 <__sseek+0x18>
    580e:	46c0      	nop			; (mov r8, r8)
    5810:	ffffefff 	.word	0xffffefff

00005814 <__sclose>:
    5814:	b510      	push	{r4, lr}
    5816:	230e      	movs	r3, #14
    5818:	5ec9      	ldrsh	r1, [r1, r3]
    581a:	f000 f8e1 	bl	59e0 <_close_r>
    581e:	bd10      	pop	{r4, pc}

00005820 <__swbuf_r>:
    5820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5822:	0005      	movs	r5, r0
    5824:	000e      	movs	r6, r1
    5826:	0014      	movs	r4, r2
    5828:	2800      	cmp	r0, #0
    582a:	d004      	beq.n	5836 <__swbuf_r+0x16>
    582c:	6983      	ldr	r3, [r0, #24]
    582e:	2b00      	cmp	r3, #0
    5830:	d101      	bne.n	5836 <__swbuf_r+0x16>
    5832:	f7ff fae7 	bl	4e04 <__sinit>
    5836:	4b22      	ldr	r3, [pc, #136]	; (58c0 <__swbuf_r+0xa0>)
    5838:	429c      	cmp	r4, r3
    583a:	d12d      	bne.n	5898 <__swbuf_r+0x78>
    583c:	686c      	ldr	r4, [r5, #4]
    583e:	69a3      	ldr	r3, [r4, #24]
    5840:	60a3      	str	r3, [r4, #8]
    5842:	89a3      	ldrh	r3, [r4, #12]
    5844:	071b      	lsls	r3, r3, #28
    5846:	d531      	bpl.n	58ac <__swbuf_r+0x8c>
    5848:	6923      	ldr	r3, [r4, #16]
    584a:	2b00      	cmp	r3, #0
    584c:	d02e      	beq.n	58ac <__swbuf_r+0x8c>
    584e:	6823      	ldr	r3, [r4, #0]
    5850:	6922      	ldr	r2, [r4, #16]
    5852:	b2f7      	uxtb	r7, r6
    5854:	1a98      	subs	r0, r3, r2
    5856:	6963      	ldr	r3, [r4, #20]
    5858:	b2f6      	uxtb	r6, r6
    585a:	4298      	cmp	r0, r3
    585c:	db05      	blt.n	586a <__swbuf_r+0x4a>
    585e:	0021      	movs	r1, r4
    5860:	0028      	movs	r0, r5
    5862:	f7ff fa61 	bl	4d28 <_fflush_r>
    5866:	2800      	cmp	r0, #0
    5868:	d126      	bne.n	58b8 <__swbuf_r+0x98>
    586a:	68a3      	ldr	r3, [r4, #8]
    586c:	3001      	adds	r0, #1
    586e:	3b01      	subs	r3, #1
    5870:	60a3      	str	r3, [r4, #8]
    5872:	6823      	ldr	r3, [r4, #0]
    5874:	1c5a      	adds	r2, r3, #1
    5876:	6022      	str	r2, [r4, #0]
    5878:	701f      	strb	r7, [r3, #0]
    587a:	6963      	ldr	r3, [r4, #20]
    587c:	4298      	cmp	r0, r3
    587e:	d004      	beq.n	588a <__swbuf_r+0x6a>
    5880:	89a3      	ldrh	r3, [r4, #12]
    5882:	07db      	lsls	r3, r3, #31
    5884:	d51a      	bpl.n	58bc <__swbuf_r+0x9c>
    5886:	2e0a      	cmp	r6, #10
    5888:	d118      	bne.n	58bc <__swbuf_r+0x9c>
    588a:	0021      	movs	r1, r4
    588c:	0028      	movs	r0, r5
    588e:	f7ff fa4b 	bl	4d28 <_fflush_r>
    5892:	2800      	cmp	r0, #0
    5894:	d012      	beq.n	58bc <__swbuf_r+0x9c>
    5896:	e00f      	b.n	58b8 <__swbuf_r+0x98>
    5898:	4b0a      	ldr	r3, [pc, #40]	; (58c4 <__swbuf_r+0xa4>)
    589a:	429c      	cmp	r4, r3
    589c:	d101      	bne.n	58a2 <__swbuf_r+0x82>
    589e:	68ac      	ldr	r4, [r5, #8]
    58a0:	e7cd      	b.n	583e <__swbuf_r+0x1e>
    58a2:	4b09      	ldr	r3, [pc, #36]	; (58c8 <__swbuf_r+0xa8>)
    58a4:	429c      	cmp	r4, r3
    58a6:	d1ca      	bne.n	583e <__swbuf_r+0x1e>
    58a8:	68ec      	ldr	r4, [r5, #12]
    58aa:	e7c8      	b.n	583e <__swbuf_r+0x1e>
    58ac:	0021      	movs	r1, r4
    58ae:	0028      	movs	r0, r5
    58b0:	f000 f820 	bl	58f4 <__swsetup_r>
    58b4:	2800      	cmp	r0, #0
    58b6:	d0ca      	beq.n	584e <__swbuf_r+0x2e>
    58b8:	2601      	movs	r6, #1
    58ba:	4276      	negs	r6, r6
    58bc:	0030      	movs	r0, r6
    58be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    58c0:	00005b84 	.word	0x00005b84
    58c4:	00005ba4 	.word	0x00005ba4
    58c8:	00005b64 	.word	0x00005b64

000058cc <_write_r>:
    58cc:	b570      	push	{r4, r5, r6, lr}
    58ce:	0005      	movs	r5, r0
    58d0:	0008      	movs	r0, r1
    58d2:	0011      	movs	r1, r2
    58d4:	2200      	movs	r2, #0
    58d6:	4c06      	ldr	r4, [pc, #24]	; (58f0 <_write_r+0x24>)
    58d8:	6022      	str	r2, [r4, #0]
    58da:	001a      	movs	r2, r3
    58dc:	f7fc fb9e 	bl	201c <_write>
    58e0:	1c43      	adds	r3, r0, #1
    58e2:	d103      	bne.n	58ec <_write_r+0x20>
    58e4:	6823      	ldr	r3, [r4, #0]
    58e6:	2b00      	cmp	r3, #0
    58e8:	d000      	beq.n	58ec <_write_r+0x20>
    58ea:	602b      	str	r3, [r5, #0]
    58ec:	bd70      	pop	{r4, r5, r6, pc}
    58ee:	46c0      	nop			; (mov r8, r8)
    58f0:	200014e4 	.word	0x200014e4

000058f4 <__swsetup_r>:
    58f4:	4b36      	ldr	r3, [pc, #216]	; (59d0 <__swsetup_r+0xdc>)
    58f6:	b570      	push	{r4, r5, r6, lr}
    58f8:	681d      	ldr	r5, [r3, #0]
    58fa:	0006      	movs	r6, r0
    58fc:	000c      	movs	r4, r1
    58fe:	2d00      	cmp	r5, #0
    5900:	d005      	beq.n	590e <__swsetup_r+0x1a>
    5902:	69ab      	ldr	r3, [r5, #24]
    5904:	2b00      	cmp	r3, #0
    5906:	d102      	bne.n	590e <__swsetup_r+0x1a>
    5908:	0028      	movs	r0, r5
    590a:	f7ff fa7b 	bl	4e04 <__sinit>
    590e:	4b31      	ldr	r3, [pc, #196]	; (59d4 <__swsetup_r+0xe0>)
    5910:	429c      	cmp	r4, r3
    5912:	d10f      	bne.n	5934 <__swsetup_r+0x40>
    5914:	686c      	ldr	r4, [r5, #4]
    5916:	230c      	movs	r3, #12
    5918:	5ee2      	ldrsh	r2, [r4, r3]
    591a:	b293      	uxth	r3, r2
    591c:	0719      	lsls	r1, r3, #28
    591e:	d42d      	bmi.n	597c <__swsetup_r+0x88>
    5920:	06d9      	lsls	r1, r3, #27
    5922:	d411      	bmi.n	5948 <__swsetup_r+0x54>
    5924:	2309      	movs	r3, #9
    5926:	2001      	movs	r0, #1
    5928:	6033      	str	r3, [r6, #0]
    592a:	3337      	adds	r3, #55	; 0x37
    592c:	4313      	orrs	r3, r2
    592e:	81a3      	strh	r3, [r4, #12]
    5930:	4240      	negs	r0, r0
    5932:	bd70      	pop	{r4, r5, r6, pc}
    5934:	4b28      	ldr	r3, [pc, #160]	; (59d8 <__swsetup_r+0xe4>)
    5936:	429c      	cmp	r4, r3
    5938:	d101      	bne.n	593e <__swsetup_r+0x4a>
    593a:	68ac      	ldr	r4, [r5, #8]
    593c:	e7eb      	b.n	5916 <__swsetup_r+0x22>
    593e:	4b27      	ldr	r3, [pc, #156]	; (59dc <__swsetup_r+0xe8>)
    5940:	429c      	cmp	r4, r3
    5942:	d1e8      	bne.n	5916 <__swsetup_r+0x22>
    5944:	68ec      	ldr	r4, [r5, #12]
    5946:	e7e6      	b.n	5916 <__swsetup_r+0x22>
    5948:	075b      	lsls	r3, r3, #29
    594a:	d513      	bpl.n	5974 <__swsetup_r+0x80>
    594c:	6b61      	ldr	r1, [r4, #52]	; 0x34
    594e:	2900      	cmp	r1, #0
    5950:	d008      	beq.n	5964 <__swsetup_r+0x70>
    5952:	0023      	movs	r3, r4
    5954:	3344      	adds	r3, #68	; 0x44
    5956:	4299      	cmp	r1, r3
    5958:	d002      	beq.n	5960 <__swsetup_r+0x6c>
    595a:	0030      	movs	r0, r6
    595c:	f7ff fb58 	bl	5010 <_free_r>
    5960:	2300      	movs	r3, #0
    5962:	6363      	str	r3, [r4, #52]	; 0x34
    5964:	2224      	movs	r2, #36	; 0x24
    5966:	89a3      	ldrh	r3, [r4, #12]
    5968:	4393      	bics	r3, r2
    596a:	81a3      	strh	r3, [r4, #12]
    596c:	2300      	movs	r3, #0
    596e:	6063      	str	r3, [r4, #4]
    5970:	6923      	ldr	r3, [r4, #16]
    5972:	6023      	str	r3, [r4, #0]
    5974:	2308      	movs	r3, #8
    5976:	89a2      	ldrh	r2, [r4, #12]
    5978:	4313      	orrs	r3, r2
    597a:	81a3      	strh	r3, [r4, #12]
    597c:	6923      	ldr	r3, [r4, #16]
    597e:	2b00      	cmp	r3, #0
    5980:	d10b      	bne.n	599a <__swsetup_r+0xa6>
    5982:	21a0      	movs	r1, #160	; 0xa0
    5984:	2280      	movs	r2, #128	; 0x80
    5986:	89a3      	ldrh	r3, [r4, #12]
    5988:	0089      	lsls	r1, r1, #2
    598a:	0092      	lsls	r2, r2, #2
    598c:	400b      	ands	r3, r1
    598e:	4293      	cmp	r3, r2
    5990:	d003      	beq.n	599a <__swsetup_r+0xa6>
    5992:	0021      	movs	r1, r4
    5994:	0030      	movs	r0, r6
    5996:	f7ff faf3 	bl	4f80 <__smakebuf_r>
    599a:	2301      	movs	r3, #1
    599c:	89a2      	ldrh	r2, [r4, #12]
    599e:	4013      	ands	r3, r2
    59a0:	d011      	beq.n	59c6 <__swsetup_r+0xd2>
    59a2:	2300      	movs	r3, #0
    59a4:	60a3      	str	r3, [r4, #8]
    59a6:	6963      	ldr	r3, [r4, #20]
    59a8:	425b      	negs	r3, r3
    59aa:	61a3      	str	r3, [r4, #24]
    59ac:	2000      	movs	r0, #0
    59ae:	6923      	ldr	r3, [r4, #16]
    59b0:	4283      	cmp	r3, r0
    59b2:	d1be      	bne.n	5932 <__swsetup_r+0x3e>
    59b4:	230c      	movs	r3, #12
    59b6:	5ee2      	ldrsh	r2, [r4, r3]
    59b8:	0613      	lsls	r3, r2, #24
    59ba:	d5ba      	bpl.n	5932 <__swsetup_r+0x3e>
    59bc:	2340      	movs	r3, #64	; 0x40
    59be:	4313      	orrs	r3, r2
    59c0:	81a3      	strh	r3, [r4, #12]
    59c2:	3801      	subs	r0, #1
    59c4:	e7b5      	b.n	5932 <__swsetup_r+0x3e>
    59c6:	0792      	lsls	r2, r2, #30
    59c8:	d400      	bmi.n	59cc <__swsetup_r+0xd8>
    59ca:	6963      	ldr	r3, [r4, #20]
    59cc:	60a3      	str	r3, [r4, #8]
    59ce:	e7ed      	b.n	59ac <__swsetup_r+0xb8>
    59d0:	2000000c 	.word	0x2000000c
    59d4:	00005b84 	.word	0x00005b84
    59d8:	00005ba4 	.word	0x00005ba4
    59dc:	00005b64 	.word	0x00005b64

000059e0 <_close_r>:
    59e0:	2300      	movs	r3, #0
    59e2:	b570      	push	{r4, r5, r6, lr}
    59e4:	4c06      	ldr	r4, [pc, #24]	; (5a00 <_close_r+0x20>)
    59e6:	0005      	movs	r5, r0
    59e8:	0008      	movs	r0, r1
    59ea:	6023      	str	r3, [r4, #0]
    59ec:	f7fc fb50 	bl	2090 <_close>
    59f0:	1c43      	adds	r3, r0, #1
    59f2:	d103      	bne.n	59fc <_close_r+0x1c>
    59f4:	6823      	ldr	r3, [r4, #0]
    59f6:	2b00      	cmp	r3, #0
    59f8:	d000      	beq.n	59fc <_close_r+0x1c>
    59fa:	602b      	str	r3, [r5, #0]
    59fc:	bd70      	pop	{r4, r5, r6, pc}
    59fe:	46c0      	nop			; (mov r8, r8)
    5a00:	200014e4 	.word	0x200014e4

00005a04 <_fstat_r>:
    5a04:	2300      	movs	r3, #0
    5a06:	b570      	push	{r4, r5, r6, lr}
    5a08:	4c06      	ldr	r4, [pc, #24]	; (5a24 <_fstat_r+0x20>)
    5a0a:	0005      	movs	r5, r0
    5a0c:	0008      	movs	r0, r1
    5a0e:	0011      	movs	r1, r2
    5a10:	6023      	str	r3, [r4, #0]
    5a12:	f7fc fb40 	bl	2096 <_fstat>
    5a16:	1c43      	adds	r3, r0, #1
    5a18:	d103      	bne.n	5a22 <_fstat_r+0x1e>
    5a1a:	6823      	ldr	r3, [r4, #0]
    5a1c:	2b00      	cmp	r3, #0
    5a1e:	d000      	beq.n	5a22 <_fstat_r+0x1e>
    5a20:	602b      	str	r3, [r5, #0]
    5a22:	bd70      	pop	{r4, r5, r6, pc}
    5a24:	200014e4 	.word	0x200014e4

00005a28 <_isatty_r>:
    5a28:	2300      	movs	r3, #0
    5a2a:	b570      	push	{r4, r5, r6, lr}
    5a2c:	4c06      	ldr	r4, [pc, #24]	; (5a48 <_isatty_r+0x20>)
    5a2e:	0005      	movs	r5, r0
    5a30:	0008      	movs	r0, r1
    5a32:	6023      	str	r3, [r4, #0]
    5a34:	f7fc fb34 	bl	20a0 <_isatty>
    5a38:	1c43      	adds	r3, r0, #1
    5a3a:	d103      	bne.n	5a44 <_isatty_r+0x1c>
    5a3c:	6823      	ldr	r3, [r4, #0]
    5a3e:	2b00      	cmp	r3, #0
    5a40:	d000      	beq.n	5a44 <_isatty_r+0x1c>
    5a42:	602b      	str	r3, [r5, #0]
    5a44:	bd70      	pop	{r4, r5, r6, pc}
    5a46:	46c0      	nop			; (mov r8, r8)
    5a48:	200014e4 	.word	0x200014e4

00005a4c <_lseek_r>:
    5a4c:	b570      	push	{r4, r5, r6, lr}
    5a4e:	0005      	movs	r5, r0
    5a50:	0008      	movs	r0, r1
    5a52:	0011      	movs	r1, r2
    5a54:	2200      	movs	r2, #0
    5a56:	4c06      	ldr	r4, [pc, #24]	; (5a70 <_lseek_r+0x24>)
    5a58:	6022      	str	r2, [r4, #0]
    5a5a:	001a      	movs	r2, r3
    5a5c:	f7fc fb22 	bl	20a4 <_lseek>
    5a60:	1c43      	adds	r3, r0, #1
    5a62:	d103      	bne.n	5a6c <_lseek_r+0x20>
    5a64:	6823      	ldr	r3, [r4, #0]
    5a66:	2b00      	cmp	r3, #0
    5a68:	d000      	beq.n	5a6c <_lseek_r+0x20>
    5a6a:	602b      	str	r3, [r5, #0]
    5a6c:	bd70      	pop	{r4, r5, r6, pc}
    5a6e:	46c0      	nop			; (mov r8, r8)
    5a70:	200014e4 	.word	0x200014e4

00005a74 <memchr>:
    5a74:	b2c9      	uxtb	r1, r1
    5a76:	1882      	adds	r2, r0, r2
    5a78:	4290      	cmp	r0, r2
    5a7a:	d101      	bne.n	5a80 <memchr+0xc>
    5a7c:	2000      	movs	r0, #0
    5a7e:	4770      	bx	lr
    5a80:	7803      	ldrb	r3, [r0, #0]
    5a82:	428b      	cmp	r3, r1
    5a84:	d0fb      	beq.n	5a7e <memchr+0xa>
    5a86:	3001      	adds	r0, #1
    5a88:	e7f6      	b.n	5a78 <memchr+0x4>

00005a8a <__malloc_lock>:
    5a8a:	4770      	bx	lr

00005a8c <__malloc_unlock>:
    5a8c:	4770      	bx	lr
	...

00005a90 <_read_r>:
    5a90:	b570      	push	{r4, r5, r6, lr}
    5a92:	0005      	movs	r5, r0
    5a94:	0008      	movs	r0, r1
    5a96:	0011      	movs	r1, r2
    5a98:	2200      	movs	r2, #0
    5a9a:	4c06      	ldr	r4, [pc, #24]	; (5ab4 <_read_r+0x24>)
    5a9c:	6022      	str	r2, [r4, #0]
    5a9e:	001a      	movs	r2, r3
    5aa0:	f7fc fa9a 	bl	1fd8 <_read>
    5aa4:	1c43      	adds	r3, r0, #1
    5aa6:	d103      	bne.n	5ab0 <_read_r+0x20>
    5aa8:	6823      	ldr	r3, [r4, #0]
    5aaa:	2b00      	cmp	r3, #0
    5aac:	d000      	beq.n	5ab0 <_read_r+0x20>
    5aae:	602b      	str	r3, [r5, #0]
    5ab0:	bd70      	pop	{r4, r5, r6, pc}
    5ab2:	46c0      	nop			; (mov r8, r8)
    5ab4:	200014e4 	.word	0x200014e4
    5ab8:	42000800 	.word	0x42000800
    5abc:	42000c00 	.word	0x42000c00
    5ac0:	42001000 	.word	0x42001000
    5ac4:	42001400 	.word	0x42001400
    5ac8:	42001800 	.word	0x42001800
    5acc:	42001c00 	.word	0x42001c00
    5ad0:	000012b6 	.word	0x000012b6
    5ad4:	000012b2 	.word	0x000012b2
    5ad8:	000012b2 	.word	0x000012b2
    5adc:	00001314 	.word	0x00001314
    5ae0:	00001314 	.word	0x00001314
    5ae4:	000012ca 	.word	0x000012ca
    5ae8:	000012bc 	.word	0x000012bc
    5aec:	000012d0 	.word	0x000012d0
    5af0:	00001302 	.word	0x00001302
    5af4:	00001550 	.word	0x00001550
    5af8:	00001530 	.word	0x00001530
    5afc:	00001530 	.word	0x00001530
    5b00:	000015bc 	.word	0x000015bc
    5b04:	00001542 	.word	0x00001542
    5b08:	0000155e 	.word	0x0000155e
    5b0c:	00001534 	.word	0x00001534
    5b10:	0000156c 	.word	0x0000156c
    5b14:	000015ac 	.word	0x000015ac
    5b18:	42002c00 	.word	0x42002c00
    5b1c:	42003000 	.word	0x42003000
    5b20:	42003400 	.word	0x42003400
    5b24:	000029e6 	.word	0x000029e6
    5b28:	00002b9e 	.word	0x00002b9e
    5b2c:	00002bc0 	.word	0x00002bc0
    5b30:	00002d94 	.word	0x00002d94
    5b34:	00002d9c 	.word	0x00002d9c
    5b38:	000032e2 	.word	0x000032e2
    5b3c:	000032ea 	.word	0x000032ea
    5b40:	00003302 	.word	0x00003302
    5b44:	00003322 	.word	0x00003322
    5b48:	000032ea 	.word	0x000032ea
    5b4c:	00003344 	.word	0x00003344
    5b50:	000032ea 	.word	0x000032ea
    5b54:	00003388 	.word	0x00003388

00005b58 <tc_interrupt_vectors.11884>:
    5b58:	00141312 00206425                       ....%d .

00005b60 <_global_impure_ptr>:
    5b60:	20000010                                ... 

00005b64 <__sf_fake_stderr>:
	...

00005b84 <__sf_fake_stdin>:
	...

00005ba4 <__sf_fake_stdout>:
	...
    5bc4:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    5bd4:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    5be4:	31300046 35343332 39383736 64636261     F.0123456789abcd
    5bf4:	00006665                                ef..

00005bf8 <_init>:
    5bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5bfa:	46c0      	nop			; (mov r8, r8)
    5bfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5bfe:	bc08      	pop	{r3}
    5c00:	469e      	mov	lr, r3
    5c02:	4770      	bx	lr

00005c04 <__init_array_start>:
    5c04:	000000dd 	.word	0x000000dd

00005c08 <_fini>:
    5c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5c0a:	46c0      	nop			; (mov r8, r8)
    5c0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5c0e:	bc08      	pop	{r3}
    5c10:	469e      	mov	lr, r3
    5c12:	4770      	bx	lr

00005c14 <__fini_array_start>:
    5c14:	000000b5 	.word	0x000000b5
