5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd dly_assign1.3.vcd -o dly_assign1.3.cdd -v dly_assign1.3.v
3 0 $root $root NA 0 0 1
3 0 main main dly_assign1.3.v 1 28 1
2 1 5 8000c 1 3d 121002 0 0 1 2 2 $u0
2 2 11 8000c 1 3d 121002 0 0 1 2 2 $u1
1 a 3 830004 1 0 0 0 1 1 102
1 b 3 830007 1 0 0 0 1 1 102
1 c 3 83000a 1 0 0 0 1 1 1002
4 1 0 0
4 2 0 0
3 1 main.$u0 main.$u0 dly_assign1.3.v 0 9 1
2 3 6 20002 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 4 6 10002 2 2c 23100a 3 0 32 2 aa aa aa aa aa aa aa aa
2 5 7 50008 1 0 20004 0 0 1 4 0
2 6 7 10001 0 1 400 0 0 a
2 7 7 10008 1 37 6 5 6
2 8 8 a000a 1 1 18 0 0 c
2 9 8 70007 2 1 c 0 0 b
2 10 8 70007 0 2a 20000 0 0 1 2 2
2 11 8 70007 2 29 20008 9 10 1 2 2
2 12 8 5000a 2 56 20020 8 11 1 2 2
2 13 8 10001 0 1 400 0 0 a
2 14 8 1000a 2 55 2 12 13
4 14 0 0
4 7 14 14
4 4 7 0
3 1 main.$u1 main.$u1 dly_assign1.3.v 0 17 1
2 15 12 50008 1 0 20004 0 0 1 4 0
2 16 12 10001 0 1 400 0 0 b
2 17 12 10008 1 37 11006 15 16
2 18 13 50008 1 0 20008 0 0 1 4 1
2 19 13 10001 0 1 400 0 0 c
2 20 13 10008 1 37 a 18 19
2 21 14 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 22 14 10003 2 2c 22000a 21 0 32 2 aa aa aa aa aa aa aa aa
2 23 15 50008 1 0 20008 0 0 1 4 1
2 24 15 10001 0 1 400 0 0 b
2 25 15 10008 1 37 a 23 24
2 26 16 50008 1 0 20004 0 0 1 4 0
2 27 16 10001 0 1 400 0 0 c
2 28 16 10008 1 37 6 26 27
4 28 0 0
4 25 28 28
4 22 25 0
4 20 22 22
4 17 20 20
3 1 main.$u2 main.$u2 dly_assign1.3.v 0 26 1
