Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=F:/git_file/de2/DE2_70_TOP/Qsys/ --output-directory=F:/git_file/de2/DE2_70_TOP/Qsys/NiosSoc/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:F:/git_file/de2/DE2_70_TOP/Qsys/NiosSoc.sopcinfo --report-file=html:F:/git_file/de2/DE2_70_TOP/Qsys/NiosSoc.html --report-file=qip:F:/git_file/de2/DE2_70_TOP/Qsys/NiosSoc/synthesis/NiosSoc.qip --report-file=cmp:F:/git_file/de2/DE2_70_TOP/Qsys/NiosSoc.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C70F896C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=F:/git_file/de2/DE2_70_TOP/Qsys/NiosSoc.qsys --language=VERILOG
Progress: Loading Qsys/NiosSoc.qsys
Progress: Reading input file
Progress: Adding clk_50m [clock_source 13.0]
Progress: Parameterizing module clk_50m
Progress: Adding syspll [altpll 13.0]
Progress: Parameterizing module syspll
Progress: Adding nios2cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2cpu
Progress: Adding sdram_ctrl [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram_ctrl
Progress: Adding APB [altera_avalon_mm_bridge 13.0]
Progress: Parameterizing module APB
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer
Progress: Adding uart0 [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart0
Progress: Adding led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led
Progress: Adding dma_0 [altera_avalon_dma 13.0.1.99.2]
Progress: Parameterizing module dma_0
Progress: Adding buttom [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module buttom
Progress: Adding switch [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module switch
Progress: Adding hex0 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module hex0
Progress: Adding hex1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module hex1
Progress: Adding hex2 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module hex2
Progress: Adding hex3 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module hex3
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NiosSoc.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosSoc: Generating NiosSoc "NiosSoc" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 16 modules, 64 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 36 modules, 137 connections
Info: merlin_domain_transform: After transform: 85 modules, 406 connections
Info: merlin_router_transform: After transform: 105 modules, 479 connections
Info: merlin_traffic_limiter_transform: After transform: 109 modules, 499 connections
Info: merlin_burst_transform: After transform: 111 modules, 507 connections
Info: reset_adaptation_transform: After transform: 115 modules, 438 connections
Info: merlin_network_to_switch_transform: After transform: 153 modules, 520 connections
Info: merlin_width_transform: After transform: 155 modules, 526 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src3 and cmd_xbar_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_003.src0 and rsp_xbar_mux_001.sink3
Info: Inserting clock-crossing logic between cmd_xbar_demux_004.src0 and cmd_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_004.src1 and cmd_xbar_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_004.src2 and cmd_xbar_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_004.src3 and cmd_xbar_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_004.src4 and cmd_xbar_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_004.src5 and cmd_xbar_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_004.src6 and cmd_xbar_mux_011.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_004.src7 and cmd_xbar_mux_012.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_004.src8 and cmd_xbar_mux_013.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_004.src9 and cmd_xbar_mux_014.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux_004.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_006.src0 and rsp_xbar_mux_004.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_007.src0 and rsp_xbar_mux_004.sink2
Info: Inserting clock-crossing logic between rsp_xbar_demux_008.src0 and rsp_xbar_mux_004.sink3
Info: Inserting clock-crossing logic between rsp_xbar_demux_009.src0 and rsp_xbar_mux_004.sink4
Info: Inserting clock-crossing logic between rsp_xbar_demux_010.src0 and rsp_xbar_mux_004.sink5
Info: Inserting clock-crossing logic between rsp_xbar_demux_011.src0 and rsp_xbar_mux_004.sink6
Info: Inserting clock-crossing logic between rsp_xbar_demux_012.src0 and rsp_xbar_mux_004.sink7
Info: Inserting clock-crossing logic between rsp_xbar_demux_013.src0 and rsp_xbar_mux_004.sink8
Info: Inserting clock-crossing logic between rsp_xbar_demux_014.src0 and rsp_xbar_mux_004.sink9
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 177 modules, 636 connections
Info: limiter_update_transform: After transform: 177 modules, 640 connections
Info: merlin_mm_transform: After transform: 177 modules, 640 connections
Info: merlin_interrupt_mapper_transform: After transform: 178 modules, 643 connections
Info: merlin_interrupt_sync_transform: After transform: 182 modules, 663 connections
Warning: NiosSoc: "No matching role found for uart0:s1:dataavailable (dataavailable)"
Warning: NiosSoc: "No matching role found for uart0:s1:readyfordata (readyfordata)"
Info: syspll: "NiosSoc" instantiated altpll "syspll"
Info: nios2cpu: Starting RTL generation for module 'NiosSoc_nios2cpu'
Info: nios2cpu:   Generation command is [exec F:/quatus/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I F:/quatus/quartus/common/ip/altera/common/perl/5.8.3 -I F:/quatus/quartus/sopc_builder/bin/europa -I F:/quatus/quartus/sopc_builder/bin/perl_lib -I F:/quatus/quartus/sopc_builder/bin -I F:/quatus/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I F:/quatus/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I F:/quatus/quartus/../ip/altera/nios2_ip/altera_nios2 -I F:/quatus/quartus/../ip/altera/nios2_ip/altera_nios2 -- F:/quatus/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=NiosSoc_nios2cpu --dir=C:/Users/user/AppData/Local/Temp/alt0039_7577702635083255226.dir/0003_nios2cpu_gen/ --quartus_dir=F:/quatus/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt0039_7577702635083255226.dir/0003_nios2cpu_gen//NiosSoc_nios2cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2cpu: # 2024.11.13 00:35:10 (*) Starting Nios II generation
Info: nios2cpu: # 2024.11.13 00:35:10 (*)   Checking for plaintext license.
Info: nios2cpu: # 2024.11.13 00:35:12 (*)   Plaintext license found.
Info: nios2cpu: # 2024.11.13 00:35:12 (*)   Elaborating CPU configuration settings
Info: nios2cpu: # 2024.11.13 00:35:12 (*)   Creating all objects for CPU
Info: nios2cpu: # 2024.11.13 00:35:12 (*)     Testbench
Info: nios2cpu: # 2024.11.13 00:35:13 (*)     Instruction decoding
Info: nios2cpu: # 2024.11.13 00:35:13 (*)       Instruction fields
Info: nios2cpu: # 2024.11.13 00:35:13 (*)       Instruction decodes
Info: nios2cpu: # 2024.11.13 00:35:13 (*)       Signals for RTL simulation waveforms
Info: nios2cpu: # 2024.11.13 00:35:13 (*)       Instruction controls
Info: nios2cpu: # 2024.11.13 00:35:13 (*)     Pipeline frontend
Info: nios2cpu: # 2024.11.13 00:35:13 (*)     Pipeline backend
Info: nios2cpu: # 2024.11.13 00:35:15 (*)   Generating RTL from CPU objects
Info: nios2cpu: # 2024.11.13 00:35:15 (*)   Creating plain-text RTL
Info: nios2cpu: # 2024.11.13 00:35:18 (*) Done Nios II generation
Info: nios2cpu: Done RTL generation for module 'NiosSoc_nios2cpu'
Info: nios2cpu: "NiosSoc" instantiated altera_nios2_qsys "nios2cpu"
Info: sdram_ctrl: Starting RTL generation for module 'NiosSoc_sdram_ctrl'
Info: sdram_ctrl:   Generation command is [exec F:/quatus/quartus/bin/perl/bin/perl.exe -I F:/quatus/quartus/common/ip/altera/common/perl/5.8.3 -I F:/quatus/quartus/sopc_builder/bin/europa -I F:/quatus/quartus/sopc_builder/bin/perl_lib -I F:/quatus/quartus/sopc_builder/bin -I F:/quatus/quartus/../ip/altera/sopc_builder_ip/common -I F:/quatus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- F:/quatus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NiosSoc_sdram_ctrl --dir=C:/Users/user/AppData/Local/Temp/alt0039_7577702635083255226.dir/0004_sdram_ctrl_gen/ --quartus_dir=F:/quatus/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt0039_7577702635083255226.dir/0004_sdram_ctrl_gen//NiosSoc_sdram_ctrl_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_ctrl: Done RTL generation for module 'NiosSoc_sdram_ctrl'
Info: sdram_ctrl: "NiosSoc" instantiated altera_avalon_new_sdram_controller "sdram_ctrl"
Info: APB: "NiosSoc" instantiated altera_avalon_mm_bridge "APB"
Info: jtag_uart: Starting RTL generation for module 'NiosSoc_jtag_uart'
Info: jtag_uart:   Generation command is [exec F:/quatus/quartus/bin/perl/bin/perl.exe -I F:/quatus/quartus/common/ip/altera/common/perl/5.8.3 -I F:/quatus/quartus/sopc_builder/bin/europa -I F:/quatus/quartus/sopc_builder/bin/perl_lib -I F:/quatus/quartus/sopc_builder/bin -I F:/quatus/quartus/../ip/altera/sopc_builder_ip/common -I F:/quatus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/quatus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NiosSoc_jtag_uart --dir=C:/Users/user/AppData/Local/Temp/alt0039_7577702635083255226.dir/0005_jtag_uart_gen/ --quartus_dir=F:/quatus/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt0039_7577702635083255226.dir/0005_jtag_uart_gen//NiosSoc_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'NiosSoc_jtag_uart'
Info: jtag_uart: "NiosSoc" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: timer: Starting RTL generation for module 'NiosSoc_timer'
Info: timer:   Generation command is [exec F:/quatus/quartus/bin/perl/bin/perl.exe -I F:/quatus/quartus/common/ip/altera/common/perl/5.8.3 -I F:/quatus/quartus/sopc_builder/bin/europa -I F:/quatus/quartus/sopc_builder/bin/perl_lib -I F:/quatus/quartus/sopc_builder/bin -I F:/quatus/quartus/../ip/altera/sopc_builder_ip/common -I F:/quatus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/quatus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NiosSoc_timer --dir=C:/Users/user/AppData/Local/Temp/alt0039_7577702635083255226.dir/0006_timer_gen/ --quartus_dir=F:/quatus/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt0039_7577702635083255226.dir/0006_timer_gen//NiosSoc_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'NiosSoc_timer'
Info: timer: "NiosSoc" instantiated altera_avalon_timer "timer"
Info: uart0: Starting RTL generation for module 'NiosSoc_uart0'
Info: uart0:   Generation command is [exec F:/quatus/quartus/bin/perl/bin/perl.exe -I F:/quatus/quartus/common/ip/altera/common/perl/5.8.3 -I F:/quatus/quartus/sopc_builder/bin/europa -I F:/quatus/quartus/sopc_builder/bin/perl_lib -I F:/quatus/quartus/sopc_builder/bin -I F:/quatus/quartus/../ip/altera/sopc_builder_ip/common -I F:/quatus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- F:/quatus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=NiosSoc_uart0 --dir=C:/Users/user/AppData/Local/Temp/alt0039_7577702635083255226.dir/0007_uart0_gen/ --quartus_dir=F:/quatus/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt0039_7577702635083255226.dir/0007_uart0_gen//NiosSoc_uart0_component_configuration.pl  --do_build_sim=0  ]
Info: uart0: Done RTL generation for module 'NiosSoc_uart0'
Info: uart0: "NiosSoc" instantiated altera_avalon_uart "uart0"
Info: led: Starting RTL generation for module 'NiosSoc_led'
Info: led:   Generation command is [exec F:/quatus/quartus/bin/perl/bin/perl.exe -I F:/quatus/quartus/common/ip/altera/common/perl/5.8.3 -I F:/quatus/quartus/sopc_builder/bin/europa -I F:/quatus/quartus/sopc_builder/bin/perl_lib -I F:/quatus/quartus/sopc_builder/bin -I F:/quatus/quartus/../ip/altera/sopc_builder_ip/common -I F:/quatus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/quatus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosSoc_led --dir=C:/Users/user/AppData/Local/Temp/alt0039_7577702635083255226.dir/0008_led_gen/ --quartus_dir=F:/quatus/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt0039_7577702635083255226.dir/0008_led_gen//NiosSoc_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'NiosSoc_led'
Info: led: "NiosSoc" instantiated altera_avalon_pio "led"
Info: dma_0: Starting RTL generation for module 'NiosSoc_dma_0'
Info: dma_0:   Generation command is [exec F:/quatus/quartus/bin/perl/bin/perl.exe -I F:/quatus/quartus/common/ip/altera/common/perl/5.8.3 -I F:/quatus/quartus/sopc_builder/bin/europa -I F:/quatus/quartus/sopc_builder/bin/perl_lib -I F:/quatus/quartus/sopc_builder/bin -I F:/quatus/quartus/../ip/altera/sopc_builder_ip/common -I F:/quatus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- F:/quatus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=NiosSoc_dma_0 --dir=C:/Users/user/AppData/Local/Temp/alt0039_7577702635083255226.dir/0009_dma_0_gen/ --quartus_dir=F:/quatus/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt0039_7577702635083255226.dir/0009_dma_0_gen//NiosSoc_dma_0_component_configuration.pl  --do_build_sim=0  ]
Info: dma_0: # 2024.11.13 00:35:21 (*)   NiosSoc_dma_0: allowing these transactions: word, hw, byte_access
Info: dma_0: Done RTL generation for module 'NiosSoc_dma_0'
Info: dma_0: "NiosSoc" instantiated altera_avalon_dma "dma_0"
Info: buttom: Starting RTL generation for module 'NiosSoc_buttom'
Info: buttom:   Generation command is [exec F:/quatus/quartus/bin/perl/bin/perl.exe -I F:/quatus/quartus/common/ip/altera/common/perl/5.8.3 -I F:/quatus/quartus/sopc_builder/bin/europa -I F:/quatus/quartus/sopc_builder/bin/perl_lib -I F:/quatus/quartus/sopc_builder/bin -I F:/quatus/quartus/../ip/altera/sopc_builder_ip/common -I F:/quatus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/quatus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosSoc_buttom --dir=C:/Users/user/AppData/Local/Temp/alt0039_7577702635083255226.dir/0010_buttom_gen/ --quartus_dir=F:/quatus/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt0039_7577702635083255226.dir/0010_buttom_gen//NiosSoc_buttom_component_configuration.pl  --do_build_sim=0  ]
Info: buttom: Done RTL generation for module 'NiosSoc_buttom'
Info: buttom: "NiosSoc" instantiated altera_avalon_pio "buttom"
Info: switch: Starting RTL generation for module 'NiosSoc_switch'
Info: switch:   Generation command is [exec F:/quatus/quartus/bin/perl/bin/perl.exe -I F:/quatus/quartus/common/ip/altera/common/perl/5.8.3 -I F:/quatus/quartus/sopc_builder/bin/europa -I F:/quatus/quartus/sopc_builder/bin/perl_lib -I F:/quatus/quartus/sopc_builder/bin -I F:/quatus/quartus/../ip/altera/sopc_builder_ip/common -I F:/quatus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/quatus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosSoc_switch --dir=C:/Users/user/AppData/Local/Temp/alt0039_7577702635083255226.dir/0011_switch_gen/ --quartus_dir=F:/quatus/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt0039_7577702635083255226.dir/0011_switch_gen//NiosSoc_switch_component_configuration.pl  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'NiosSoc_switch'
Info: switch: "NiosSoc" instantiated altera_avalon_pio "switch"
Info: hex0: Starting RTL generation for module 'NiosSoc_hex0'
Info: hex0:   Generation command is [exec F:/quatus/quartus/bin/perl/bin/perl.exe -I F:/quatus/quartus/common/ip/altera/common/perl/5.8.3 -I F:/quatus/quartus/sopc_builder/bin/europa -I F:/quatus/quartus/sopc_builder/bin/perl_lib -I F:/quatus/quartus/sopc_builder/bin -I F:/quatus/quartus/../ip/altera/sopc_builder_ip/common -I F:/quatus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/quatus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosSoc_hex0 --dir=C:/Users/user/AppData/Local/Temp/alt0039_7577702635083255226.dir/0012_hex0_gen/ --quartus_dir=F:/quatus/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt0039_7577702635083255226.dir/0012_hex0_gen//NiosSoc_hex0_component_configuration.pl  --do_build_sim=0  ]
Info: hex0: Done RTL generation for module 'NiosSoc_hex0'
Info: hex0: "NiosSoc" instantiated altera_avalon_pio "hex0"
Info: nios2cpu_instruction_master_translator: "NiosSoc" instantiated altera_merlin_master_translator "nios2cpu_instruction_master_translator"
Info: nios2cpu_jtag_debug_module_translator: "NiosSoc" instantiated altera_merlin_slave_translator "nios2cpu_jtag_debug_module_translator"
Info: nios2cpu_instruction_master_translator_avalon_universal_master_0_agent: "NiosSoc" instantiated altera_merlin_master_agent "nios2cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "NiosSoc" instantiated altera_merlin_slave_agent "nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "NiosSoc" instantiated altera_avalon_sc_fifo "nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "NiosSoc" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "NiosSoc" instantiated altera_merlin_router "addr_router_001"
Info: addr_router_002: "NiosSoc" instantiated altera_merlin_router "addr_router_002"
Info: id_router: "NiosSoc" instantiated altera_merlin_router "id_router"
Info: id_router_001: "NiosSoc" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "NiosSoc" instantiated altera_merlin_router "id_router_002"
Info: id_router_003: "NiosSoc" instantiated altera_merlin_router "id_router_003"
Info: addr_router_004: "NiosSoc" instantiated altera_merlin_router "addr_router_004"
Info: id_router_005: "NiosSoc" instantiated altera_merlin_router "id_router_005"
Info: limiter: "NiosSoc" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "NiosSoc" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "NiosSoc" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "NiosSoc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "NiosSoc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: "NiosSoc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_mux: "NiosSoc" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_001: "NiosSoc" instantiated altera_merlin_multiplexer "cmd_xbar_mux_001"
Info: Reusing file F:/git_file/de2/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_002: "NiosSoc" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file F:/git_file/de2/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_001: "NiosSoc" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_001"
Info: rsp_xbar_demux_002: "NiosSoc" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_demux_003: "NiosSoc" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "NiosSoc" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file F:/git_file/de2/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "NiosSoc" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file F:/git_file/de2/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_demux_004: "NiosSoc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_004"
Info: rsp_xbar_demux_005: "NiosSoc" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_005"
Info: rsp_xbar_mux_004: "NiosSoc" instantiated altera_merlin_multiplexer "rsp_xbar_mux_004"
Info: Reusing file F:/git_file/de2/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "NiosSoc" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file F:/git_file/de2/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file F:/git_file/de2/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "NiosSoc" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file F:/git_file/de2/DE2_70_TOP/Qsys/NiosSoc/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: irq_mapper: "NiosSoc" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "NiosSoc" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: NiosSoc: Done NiosSoc" with 48 modules, 260 files, 4588980 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
