# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Tue Mar 21 23:52:05 2017
# 
# Allegro PCB Router v17-2-50 made 2016/03/28 at 15:56:36
# Running on: desktop-tpqv6b2, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/DATA/GIT/CADENCE/MODULES/RPI_NRF24L01MODULE/allegro\RPI_NRF24L01MODULE.dsn
# Batch File Name: pasde.do
# Did File Name: C:/DATA/GIT/CADENCE/MODULES/RPI_NRF24L01MODULE/allegro/specctra.did
# Current time = Tue Mar 21 23:52:06 2017
# PCB C:/DATA/GIT/CADENCE/MODULES/RPI_NRF24L01MODULE/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo=-35.7500 ylo=-16.5000 xhi= 35.7500 yhi= 16.5000
# Total 13 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.5000 ylo= -0.5000 xhi=  0.5000 yhi=  0.5000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 16, Images Processed 21, Padstacks Processed 5
# Nets Processed 18, Net Terminals 50
# PCB Area= 1950.000  EIC=5  Area/EIC=390.000  SMDs=14
# Total Pin Count: 76
# Signal Connections Created 32
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/DATA/GIT/CADENCE/MODULES/RPI_NRF24L01MODULE/allegro\RPI_NRF24L01MODULE.dsn
# Nets 18 Connections 32 Unroutes 32
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 542.5100 Horizontal 311.9699 Vertical 230.5401
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 542.5100 Horizontal 294.3500 Vertical 248.1600
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File C:/DATA/GIT/CADENCE/MODULES/RPI_NRF24L01MODULE/allegro\RPI_NRF24L01MODULE_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/Thanh/AppData/Local/Temp/#Taaaaad02296.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Tue Mar 21 23:52:13 2017
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- C:/DATA/GIT/CADENCE/MODULES/RPI_NRF24L01MODULE/allegro\RPI_NRF24L01MODULE.dsn
# Nets 18 Connections 32 Unroutes 32
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 542.5100 Horizontal 311.9699 Vertical 230.5401
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 542.5100 Horizontal 294.3500 Vertical 248.1600
# Attempts 0 Successes 0 Failures 0 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/DATA/GIT/CADENCE/MODULES/RPI_NRF24L01MODULE/allegro\RPI_NRF24L01MODULE.dsn
# Nets 18 Connections 32 Unroutes 32
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 542.5100 Horizontal 311.9699 Vertical 230.5401
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 542.5100 Horizontal 294.3500 Vertical 248.1600
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Tue Mar 21 23:52:13 2017
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- C:/DATA/GIT/CADENCE/MODULES/RPI_NRF24L01MODULE/allegro\RPI_NRF24L01MODULE.dsn
# Nets 18 Connections 32 Unroutes 32
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 542.5100 Horizontal 311.9699 Vertical 230.5401
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 542.5100 Horizontal 294.3500 Vertical 248.1600
# Start Route Pass 1 of 25
# Routing 32 wires.
# Total Conflicts: 8 (Cross: 8, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 32 Successes 32 Failures 0 Vias 7
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# 3 bend points have been removed.
# 0 bend points have been removed.
# 3 bend points have been removed.
# Wiring Written to File C:/DATA/GIT/CADENCE/MODULES/RPI_NRF24L01MODULE/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 25
# Routing 19 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 17 Successes 17 Failures 0 Vias 8
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 25
# Wiring Written to File C:/DATA/GIT/CADENCE/MODULES/RPI_NRF24L01MODULE/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 2 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   32|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     0|   0|    0|    7|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|    0|    8|    0|   0|100|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/DATA/GIT/CADENCE/MODULES/RPI_NRF24L01MODULE/allegro\RPI_NRF24L01MODULE.dsn
# Nets 18 Connections 32 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 11, at vias 1 Total Vias 8
# Percent Connected  100.00
# Manhattan Length 552.0300 Horizontal 319.2722 Vertical 232.7578
# Routed Length 619.7140 Horizontal 326.4001 Vertical 293.3139
# Ratio Actual / Manhattan   1.1226
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Tue Mar 21 23:52:13 2017
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- C:/DATA/GIT/CADENCE/MODULES/RPI_NRF24L01MODULE/allegro\RPI_NRF24L01MODULE.dsn
# Nets 18 Connections 32 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 11, at vias 1 Total Vias 8
# Percent Connected  100.00
# Manhattan Length 552.0300 Horizontal 319.2722 Vertical 232.7578
# Routed Length 619.7140 Horizontal 326.4001 Vertical 293.3139
# Ratio Actual / Manhattan   1.1226
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 50 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 41 Successes 41 Failures 0 Vias 7
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/DATA/GIT/CADENCE/MODULES/RPI_NRF24L01MODULE/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 52 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 40 Successes 40 Failures 0 Vias 6
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/DATA/GIT/CADENCE/MODULES/RPI_NRF24L01MODULE/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   32|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     0|   0|    0|    7|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|    0|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|    0|    7|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|    0|    6|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/DATA/GIT/CADENCE/MODULES/RPI_NRF24L01MODULE/allegro\RPI_NRF24L01MODULE.dsn
# Nets 18 Connections 32 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 9, at vias 1 Total Vias 6
# Percent Connected  100.00
# Manhattan Length 564.7300 Horizontal 321.5322 Vertical 243.1978
# Routed Length 598.0300 Horizontal 298.0900 Vertical 299.9400
# Ratio Actual / Manhattan   1.0590
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Tue Mar 21 23:52:14 2017
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- C:/DATA/GIT/CADENCE/MODULES/RPI_NRF24L01MODULE/allegro\RPI_NRF24L01MODULE.dsn
# Nets 18 Connections 32 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 9, at vias 1 Total Vias 6
# Percent Connected  100.00
# Manhattan Length 564.7300 Horizontal 321.5322 Vertical 243.1978
# Routed Length 598.0300 Horizontal 298.0900 Vertical 299.9400
# Ratio Actual / Manhattan   1.0590
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 45 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 40 Successes 40 Failures 0 Vias 6
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/DATA/GIT/CADENCE/MODULES/RPI_NRF24L01MODULE/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 45 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 40 Successes 40 Failures 0 Vias 6
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/DATA/GIT/CADENCE/MODULES/RPI_NRF24L01MODULE/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   32|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     0|   0|    0|    7|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|    0|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|    0|    7|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|    0|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|    0|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    0|    6|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/DATA/GIT/CADENCE/MODULES/RPI_NRF24L01MODULE/allegro\RPI_NRF24L01MODULE.dsn
# Nets 18 Connections 32 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 9, at vias 1 Total Vias 6
# Percent Connected  100.00
# Manhattan Length 560.5700 Horizontal 318.6470 Vertical 241.9230
# Routed Length 600.4540 Horizontal 298.0900 Vertical 302.3640
# Ratio Actual / Manhattan   1.0711
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Smart_route finished, completion rate: 100.00.
write routes (changed_only) (reset_changed) C:/Users/Thanh/AppData/Local/Temp/#Taaaaae02296.tmp
# Routing Written to File C:/Users/Thanh/AppData/Local/Temp/#Taaaaae02296.tmp
quit
