WARNING | 2018-07-07 18:50:06,386 | [34mangr.analyses.disassembly_utils[0m | [34mYour verison of capstone does not support MIPS instruction groups.[0m
<Arch AMD64 (LE)>
4194424
vptest_ymm_ymm.exe
IRSB {
   t0:Ity_V256 t1:Ity_V256 t2:Ity_V256 t3:Ity_V256 t4:Ity_V256 t5:Ity_V128 t6:Ity_V128 t7:Ity_V128 t8:Ity_V128 t9:Ity_V128 t10:Ity_V128 t11:Ity_V128 t12:Ity_V128 t13:Ity_V128 t14:Ity_I64 t15:Ity_V128 t16:Ity_V128 t17:Ity_V128 t18:Ity_I64 t19:Ity_I64 t20:Ity_I64 t21:Ity_I64 t22:Ity_I64 t23:Ity_I64 t24:Ity_I64 t25:Ity_I64 t26:Ity_I64 t27:Ity_I64 t28:Ity_I64 t29:Ity_I64 t30:Ity_I64 t31:Ity_I64 t32:Ity_I64 t33:Ity_I64

   00 | ------ IMark(0x400078, 5, 0) ------
   01 | t0 = GET:V256(ymm2)
   02 | t1 = GET:V256(ymm1)
   03 | t2 = AndV256(t0,t1)
   04 | t3 = NotV256(t1)
   05 | t4 = AndV256(t0,t3)
   06 | t5 = V256toV128_1(t2)
   07 | t6 = V256toV128_0(t2)
   08 | t7 = V256toV128_1(t4)
   09 | t8 = V256toV128_0(t4)
   10 | t9 = OrV128(t5,t6)
   11 | t10 = OrV128(t7,t8)
   12 | t11 = InterleaveHI64x2(t9,t9)
   13 | t12 = InterleaveLO64x2(t9,t9)
   14 | t13 = OrV128(t12,t11)
   15 | t14 = V128to64(t13)
   16 | t15 = InterleaveHI64x2(t10,t10)
   17 | t16 = InterleaveLO64x2(t10,t10)
   18 | t17 = OrV128(t16,t15)
   19 | t18 = V128to64(t17)
   20 | t19 = Sub64(0x0000000000000000,t14)
   21 | t20 = Or64(t19,t14)
   22 | t21 = Sar64(t20,0x3f)
   23 | t22 = Not64(t21)
   24 | t23 = Sub64(0x0000000000000000,t18)
   25 | t24 = Or64(t23,t18)
   26 | t25 = Sar64(t24,0x3f)
   27 | t26 = Not64(t25)
   28 | t27 = And64(t26,0x0000000000000001)
   29 | t28 = And64(t22,0x0000000000000040)
   30 | t29 = Or64(t28,t27)
   31 | PUT(cc_dep1) = t29
   32 | PUT(cc_op) = 0x0000000000000000
   33 | PUT(cc_dep2) = 0x0000000000000000
   34 | PUT(cc_ndep) = 0x0000000000000000
   35 | PUT(pc) = 0x000000000040007d
   36 | ------ IMark(0x40007d, 1, 0) ------
   37 | t30 = GET:I64(rsp)
   38 | t31 = LDle:I64(t30)
   39 | t32 = Add64(t30,0x0000000000000008)
   40 | PUT(rsp) = t32
   41 | t33 = Sub64(t32,0x0000000000000080)
   42 | ====== AbiHint(0xt33, 128, t31) ======
   NEXT: PUT(rip) = t31; Ijk_Ret
}
