<module name="PCIE_APPLICATION" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PCIE_PID" acronym="PCIE_PID" offset="0x0" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x4E330900" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_CMD_STATUS" acronym="PCIE_CMD_STATUS" offset="0x4" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DBI_CS2" width="1" begin="5" end="5" resetval="0x0" description="Set to enable writing to BAR mask registers that are overlaid on BAR registers." range="" rwaccess="RW"/>
    <bitfield id="APP_RETRY_EN" width="1" begin="4" end="4" resetval="0x0" description="Application request retry enable. This feature can be used if initialization can take longer than PCIe stipulated time frame." range="" rwaccess="RW"/>
    <bitfield id="POSTED_WR_EN" width="1" begin="3" end="3" resetval="0x0" description="Posted write enable. Default is 0 with all internal bus master writes defaulting to non-posted." range="" rwaccess="RW"/>
    <bitfield id="IB_XLT_EN" width="1" begin="2" end="2" resetval="0x0" description="Inbound address translation enable." range="" rwaccess="RW"/>
    <bitfield id="OB_XLT_EN" width="1" begin="1" end="1" resetval="0x0" description="Outbound address translation enable." range="" rwaccess="RW"/>
    <bitfield id="LTSSM_EN" width="1" begin="0" end="0" resetval="0x0" description="Link training enable." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_CFG_SETUP" acronym="PCIE_CFG_SETUP" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="CFG_TYPE" width="1" begin="24" end="24" resetval="0x0" description="Configuration type for outbound configuration accesses." range="" rwaccess="RW"/>
    <bitfield id="CFG_BUS" width="8" begin="23" end="16" resetval="0x0" description="PCIe bus number for outbound configuration accesses (value = 0-FFh)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="CFG_DEVICE" width="5" begin="12" end="8" resetval="0x0" description="PCIe device number for outbound configuration accesses (value = 0-1Fh)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="CFG_FUNC" width="3" begin="2" end="0" resetval="0x0" description="PCIe function number for outbound configuration accesses (value = 0-7h)." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_IOBASE" acronym="PCIE_IOBASE" offset="0xC" width="32" description="">
    <bitfield id="IOBASE" width="20" begin="31" end="12" resetval="0x0" description="Bits [31-12] of outgoing IO TLP (value = 0-FFFFFh). RC mode only." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_TLPCFG" acronym="PCIE_TLPCFG" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="RELAXED" width="1" begin="1" end="1" resetval="0x0" description="Enable relaxed ordering for all outgoing TLPs." range="" rwaccess="RW"/>
    <bitfield id="NO_SNOOP" width="1" begin="0" end="0" resetval="0x0" description="Enable No Snoop attribute on all outgoing TLPs." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_RSTCMD" acronym="PCIE_RSTCMD" offset="0x14" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="FLUSH_N" width="1" begin="16" end="16" resetval="0x1" description="Bridge flush status. Used to ensure no pending transactions prior to issuing warm reset." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INIT_RST" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to initiate a downstream hot reset sequence on downstream." range="" rwaccess="W1S"/>
  </register>
  <register id="PCIE_PMCMD" acronym="PCIE_PMCMD" offset="0x20" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="PM_XMT_TURNOFF" width="1" begin="1" end="1" resetval="0x0" description="Write 1 to transmit a PM_TURNOFF message. Reads 0. Applicable in RC mode only." range="" rwaccess="W1S"/>
    <bitfield id="PM_XMT_PME" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to transmit a PM_PME message. Reads 0. Applicable to EP mode only." range="" rwaccess="W1S"/>
  </register>
  <register id="PCIE_PMCFG" acronym="PCIE_PMCFG" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="ENTR_L23" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to enable entry to L2/L3 ready state. Read to check L2/L3 entry readiness. Applicable to RC and EP." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_ACT_STATUS" acronym="PCIE_ACT_STATUS" offset="0x28" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="OB_NOT_EMPTY" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IB_NOT_EMPTY" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_OB_SIZE" acronym="PCIE_OB_SIZE" offset="0x30" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="OB_SIZE" width="3" begin="2" end="0" resetval="0x0" description="Set each outbound translation window size. Applicable to RC and EP." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_DIAG_CTRL" acronym="PCIE_DIAG_CTRL" offset="0x34" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INV_ECRC" width="1" begin="1" end="1" resetval="0x0" description="Write 1 to force inversion of LSB of ECRC for the next one packet. It is self cleared when the ECRC error has been injected on one TLP." range="" rwaccess="RW"/>
    <bitfield id="INV_LCRC" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to force inversion of LSB of LCRC for the next one packet. It is self cleared when the LCRC error has been injected on one TLP." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_ENDIAN" acronym="PCIE_ENDIAN" offset="0x38" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="ENDIAN_MODE" width="2" begin="1" end="0" resetval="0x0" description="Endian mode." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_PRIORITY" acronym="PCIE_PRIORITY" offset="0x3C" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MST_PRIV" width="1" begin="16" end="16" resetval="0x0" description="Master transaction mode. PCIe transaction needs to be in supervisor mode to access the device registers." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MST_PRIVID" width="4" begin="11" end="8" resetval="0x0" description="Master PRIVID value on master transactions." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MST_PRIORITY" width="3" begin="2" end="0" resetval="0x0" description="Priority level for each inbound transaction on the internal bus master port. 0 is the highest priority level and 7h is the lowest priority level." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_IRQ_EOI" acronym="PCIE_IRQ_EOI" offset="0x50" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="EOI" width="4" begin="3" end="0" resetval="0x0" description="EOI for interrupts. Write the interrupt event number to indicate end-of-interrupt for the interrupt events. Write 0 to mark EOI for INTA, 1 for INTB and so on. Please see the for the interrupt event number." range="" rwaccess="W"/>
  </register>
  <register id="PCIE_MSI_IRQ" acronym="PCIE_MSI_IRQ" offset="0x54" width="32" description="">
    <bitfield id="MSI_IRQ" width="32" begin="31" end="0" resetval="0x0" description="This register is written to by the remote device. Writes initiated by an EP over PCIe link that targetPCIE_BAR0 of the RC land to this register if the offset matches. EP should write MSI vector value to this register to generate corresponding MSI Interrupt, such as writing 0x0 to generate MSI_0 interrupt (with vector 0), writing 0x1F to generate MSI_7 interrupt (with vector 31)." range="" rwaccess="W"/>
  </register>
  <register id="PCIE_EP_IRQ_SET" acronym="PCIE_EP_IRQ_SET" offset="0x64" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="EP_IRQ_SET" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to generate assert interrupt message. If MSI is disabled, legacy interrupt assert message will be generated. On read, a 1 indicates currently asserted interrupt." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_EP_IRQ_CLR" acronym="PCIE_EP_IRQ_CLR" offset="0x68" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="EP_IRQ_CLR" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to generate deassert interrupt message. If MSI is disabled, legacy interrupt deassert message will be generated. On read, a 1 indicates currently asserted interrupt." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_EP_IRQ_STATUS" acronym="PCIE_EP_IRQ_STATUS" offset="0x6C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="EP_IRQ_STATUS" width="1" begin="0" end="0" resetval="0x0" description="Indicates whether interrupt for function 0 is asserted or not." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_GPR0" acronym="PCIE_GPR0" offset="0x70" width="32" description="">
    <bitfield id="GENERIC0" width="32" begin="31" end="0" resetval="0x0" description="Generic info field 0 (value = 0-FFFFFFFFh)." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_GPR1" acronym="PCIE_GPR1" offset="0x74" width="32" description="">
    <bitfield id="GENERIC1" width="32" begin="31" end="0" resetval="0x0" description="Generic info field 1 (value = 0-FFFFFFFFh)." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_GPR2" acronym="PCIE_GPR2" offset="0x78" width="32" description="">
    <bitfield id="GENERIC2" width="32" begin="31" end="0" resetval="0x0" description="Generic info field 2 (value = 0-FFFFFFFFh)." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_GPR3" acronym="PCIE_GPR3" offset="0x7C" width="32" description="">
    <bitfield id="GENERIC3" width="32" begin="31" end="0" resetval="0x0" description="Generic info field 3 (value = 0-FFFFFFFFh)." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_MSI0_IRQ_STATUS_RAW" acronym="PCIE_MSI0_IRQ_STATUS_RAW" offset="0x100" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI0_RAW_STATUS" width="4" begin="3" end="0" resetval="0x0" description="Each bit indicates raw status of MSI vectors (24, 16, 8, 0) associated with the bit. Typically, writes to this register are only done for debug purposes." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_MSI0_IRQ_STATUS" acronym="PCIE_MSI0_IRQ_STATUS" offset="0x104" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI0_IRQ_STATUS" width="4" begin="3" end="0" resetval="0x0" description="Each bit indicates status of MSI vector (24, 16, 8, 0) associated with the bit. Each of the bits can be written with 1 to clear the respective interrupt status bit." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_MSI0_IRQ_ENABLE_SET" acronym="PCIE_MSI0_IRQ_ENABLE_SET" offset="0x108" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI0_IRQ_EN_SET" width="4" begin="3" end="0" resetval="0x0" description="Each bit, when written to, enables the MSI interrupt (24, 16, 8, 0) associated with the bit." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_MSI0_IRQ_ENABLE_CLR" acronym="PCIE_MSI0_IRQ_ENABLE_CLR" offset="0x10C" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI0_IRQ_EN_CLR" width="4" begin="3" end="0" resetval="0x0" description="Each bit, when written to, disables the MSI interrupt (24, 16, 8, 0) associated with the bit." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_MSI1_IRQ_STATUS_RAW" acronym="PCIE_MSI1_IRQ_STATUS_RAW" offset="0x110" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI1_RAW_STATUS" width="4" begin="3" end="0" resetval="0x0" description="Each bit indicates raw status of MSI vectors (25, 17, 9, 1) associated with the bit. Typically, writes to this register are only done for debug purposes." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_MSI1_IRQ_STATUS" acronym="PCIE_MSI1_IRQ_STATUS" offset="0x114" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI1_IRQ_STATUS" width="4" begin="3" end="0" resetval="0x0" description="Each bit indicates status of MSI vector (25, 17, 9, 1) associated with the bit. Each of the bits can be written with one to clear the respective interrupt status bit." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_MSI1_IRQ_ENABLE_SET" acronym="PCIE_MSI1_IRQ_ENABLE_SET" offset="0x118" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI1_IRQ_EN_SET" width="4" begin="3" end="0" resetval="0x0" description="Each bit, when written to, enables the MSI interrupt (25, 17, 9, 1) associated with the bit." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_MSI1_IRQ_ENABLE_CLR" acronym="PCIE_MSI1_IRQ_ENABLE_CLR" offset="0x11C" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI1_IRQ_EN_CLR" width="4" begin="3" end="0" resetval="0x0" description="Each bit, when written to, disables the MSI interrupt (25, 17, 9, 1) associated with the bit." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_MSI2_IRQ_STATUS_RAW" acronym="PCIE_MSI2_IRQ_STATUS_RAW" offset="0x120" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI2_RAW_STATUS" width="4" begin="3" end="0" resetval="0x0" description="Each bit indicates raw status of MSI vectors (26, 18, 10, 2) associated with the bit. Typically, writes to this register are only done for debug purposes." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_MSI2_IRQ_STATUS" acronym="PCIE_MSI2_IRQ_STATUS" offset="0x124" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI2_IRQ_STATUS" width="4" begin="3" end="0" resetval="0x0" description="Each bit indicates status of MSI vector (26, 18, 10, 2) associated with the bit. Each of the bits can be written with one to clear the respective interrupt status bit." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_MSI2_IRQ_ENABLE_SET" acronym="PCIE_MSI2_IRQ_ENABLE_SET" offset="0x128" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI2_IRQ_EN_SET" width="4" begin="3" end="0" resetval="0x0" description="Each bit, when written to, enables the MSI interrupt (26, 18, 10, 2) associated with the bit." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_MSI2_IRQ_ENABLE_CLR" acronym="PCIE_MSI2_IRQ_ENABLE_CLR" offset="0x12C" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI2_IRQ_EN_CLR" width="4" begin="3" end="0" resetval="0x0" description="Each bit, when written to, disables the MSI interrupt (26, 18, 10, 2) associated with the bit." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_MSI3_IRQ_STATUS_RAW" acronym="PCIE_MSI3_IRQ_STATUS_RAW" offset="0x130" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI3_RAW_STATUS" width="4" begin="3" end="0" resetval="0x0" description="Each bit indicates raw status of MSI vectors (27, 19, 11, 3) associated with the bit. Typically, writes to this register are only done for debug purposes." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_MSI3_IRQ_STATUS" acronym="PCIE_MSI3_IRQ_STATUS" offset="0x134" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI3_IRQ_STATUS" width="4" begin="3" end="0" resetval="0x0" description="Each bit indicates status of MSI vector (27, 19, 11, 3) associated with the bit. Each of the bits can be written with one to clear the respective interrupt status bit." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_MSI3_IRQ_ENABLE_SET" acronym="PCIE_MSI3_IRQ_ENABLE_SET" offset="0x138" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI3_IRQ_EN_SET" width="4" begin="3" end="0" resetval="0x0" description="Each bit, when written to, enables the MSI interrupt (27, 19, 11, 3) associated with the bit." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_MSI3_IRQ_ENABLE_CLR" acronym="PCIE_MSI3_IRQ_ENABLE_CLR" offset="0x13C" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI3_IRQ_EN_CLR" width="4" begin="3" end="0" resetval="0x0" description="Each bit, when written to, disables the MSI interrupt (27, 19, 11, 3) associated with the bit." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_MSI4_IRQ_STATUS_RAW" acronym="PCIE_MSI4_IRQ_STATUS_RAW" offset="0x140" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI4_RAW_STATUS" width="4" begin="3" end="0" resetval="0x0" description="Each bit indicates raw status of MSI vectors (28, 20, 12, 4) associated with the bit. Typically, writes to this register are only done for debug purposes." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_MSI4_IRQ_STATUS" acronym="PCIE_MSI4_IRQ_STATUS" offset="0x144" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI4_IRQ_STATUS" width="4" begin="3" end="0" resetval="0x0" description="Each bit indicates status of MSI vector (28, 20, 12, 4) associated with the bit. Each of the bits can be written with one to clear the respective interrupt status bit." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_MSI4_IRQ_ENABLE_SET" acronym="PCIE_MSI4_IRQ_ENABLE_SET" offset="0x148" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI4_IRQ_EN_SET" width="4" begin="3" end="0" resetval="0x0" description="Each bit, when written to, enables the MSI interrupt (28, 20, 12, 4) associated with the bit." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_MSI4_IRQ_ENABLE_CLR" acronym="PCIE_MSI4_IRQ_ENABLE_CLR" offset="0x14C" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI4_IRQ_EN_CLR" width="4" begin="3" end="0" resetval="0x0" description="Each bit, when written to, disables the MSI interrupt (28, 20, 12, 4) associated with the bit." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_MSI5_IRQ_STATUS_RAW" acronym="PCIE_MSI5_IRQ_STATUS_RAW" offset="0x150" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI5_RAW_STATUS" width="4" begin="3" end="0" resetval="0x0" description="Each bit indicates raw status of MSI vectors (29, 21, 13, 5) associated with the bit. Typically, writes to this register are only done for debug purposes." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_MSI5_IRQ_STATUS" acronym="PCIE_MSI5_IRQ_STATUS" offset="0x154" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI5_IRQ_STATUS" width="4" begin="3" end="0" resetval="0x0" description="Each bit indicates status of MSI vector (29, 21, 13, 5) associated with the bit. Each of the bits can be written with one to clear the respective interrupt status bit." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_MSI5_IRQ_ENABLE_SET" acronym="PCIE_MSI5_IRQ_ENABLE_SET" offset="0x158" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI5_IRQ_EN_SET" width="4" begin="3" end="0" resetval="0x0" description="Each bit, when written to, enables the MSI interrupt (29, 21, 13, 5) associated with the bit." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_MSI5_IRQ_ENABLE_CLR" acronym="PCIE_MSI5_IRQ_ENABLE_CLR" offset="0x15C" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI5_IRQ_EN_CLR" width="4" begin="3" end="0" resetval="0x0" description="Each bit, when written to, disables the MSI interrupt (29, 21, 13, 5) associated with the bit." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_MSI6_IRQ_STATUS_RAW" acronym="PCIE_MSI6_IRQ_STATUS_RAW" offset="0x160" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI6_RAW_STATUS" width="4" begin="3" end="0" resetval="0x0" description="Each bit indicates raw status of MSI vectors (30, 22, 14, 6) associated with the bit. Typically, writes to this register are only done for debug purposes." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_MSI6_IRQ_STATUS" acronym="PCIE_MSI6_IRQ_STATUS" offset="0x164" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI6_IRQ_STATUS" width="4" begin="3" end="0" resetval="0x0" description="Each bit indicates status of MSI vector (30, 22, 14, 6) associated with the bit. Each of the bits can be written with one to clear the respective interrupt status bit." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_MSI6_IRQ_ENABLE_SET" acronym="PCIE_MSI6_IRQ_ENABLE_SET" offset="0x168" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI6_IRQ_EN_SET" width="4" begin="3" end="0" resetval="0x0" description="Each bit, when written to, enables the MSI interrupt (30, 22, 14, 6) associated with the bit." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_MSI6_IRQ_ENABLE_CLR" acronym="PCIE_MSI6_IRQ_ENABLE_CLR" offset="0x16C" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI6_IRQ_EN_CLR" width="4" begin="3" end="0" resetval="0x0" description="Each bit, when written to, disables the MSI interrupt (30, 22, 14, 6) associated with the bit." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_MSI7_IRQ_STATUS_RAW" acronym="PCIE_MSI7_IRQ_STATUS_RAW" offset="0x170" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI7_RAW_STATUS" width="4" begin="3" end="0" resetval="0x0" description="Each bit indicates raw status of MSI vectors (31, 23, 15, 7) associated with the bit. Typically, writes to this register are only done for debug purposes." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_MSI7_IRQ_STATUS" acronym="PCIE_MSI7_IRQ_STATUS" offset="0x174" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI7_IRQ_STATUS" width="4" begin="3" end="0" resetval="0x0" description="Each bit indicates status of MSI vector (31, 23, 15, 7) associated with the bit. Each of the bits can be written with one to clear the respective interrupt status bit." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_MSI7_IRQ_ENABLE_SET" acronym="PCIE_MSI7_IRQ_ENABLE_SET" offset="0x178" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI7_IRQ_EN_SET" width="4" begin="3" end="0" resetval="0x0" description="Each bit, when written to, enables the MSI interrupt (31, 23, 15, 7) associated with the bit." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_MSI7_IRQ_ENABLE_CLR" acronym="PCIE_MSI7_IRQ_ENABLE_CLR" offset="0x17C" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI7_IRQ_EN_CLR" width="4" begin="3" end="0" resetval="0x0" description="Each bit, when written to, disables the MSI interrupt (31, 23, 15, 7) associated with the bit." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_LEGACY_A_IRQ_STATUS_RAW" acronym="PCIE_LEGACY_A_IRQ_STATUS_RAW" offset="0x180" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INTA" width="1" begin="0" end="0" resetval="0x0" description="Legacy Interrupt A raw status. RC mode only." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_LEGACY_A_IRQ_STATUS" acronym="PCIE_LEGACY_A_IRQ_STATUS" offset="0x184" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INTA" width="1" begin="0" end="0" resetval="0x0" description="Legacy Interrupt A status. Set when interrupt is active. Write one to clear the interrupt event. RC mode only." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_LEGACY_A_IRQ_ENABLE_SET" acronym="PCIE_LEGACY_A_IRQ_ENABLE_SET" offset="0x188" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INTA" width="1" begin="0" end="0" resetval="0x0" description="Legacy Interrupt A enable. Set to enable the interrupt.On read:" range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_LEGACY_A_IRQ_ENABLE_CLR" acronym="PCIE_LEGACY_A_IRQ_ENABLE_CLR" offset="0x18C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INTA" width="1" begin="0" end="0" resetval="0x0" description="Legacy Interrupt A disable. Set to disable the interrupt.On read:" range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_LEGACY_B_IRQ_STATUS_RAW" acronym="PCIE_LEGACY_B_IRQ_STATUS_RAW" offset="0x190" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INTB" width="1" begin="0" end="0" resetval="0x0" description="Legacy Interrupt B raw status. RC mode only." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_LEGACY_B_IRQ_STATUS" acronym="PCIE_LEGACY_B_IRQ_STATUS" offset="0x194" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INTB" width="1" begin="0" end="0" resetval="0x0" description="Legacy Interrupt B status. Set when interrupt is active. Write one to clear the interrupt event. RC mode only." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_LEGACY_B_IRQ_ENABLE_SET" acronym="PCIE_LEGACY_B_IRQ_ENABLE_SET" offset="0x198" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INTB" width="1" begin="0" end="0" resetval="0x0" description="Legacy Interrupt B enable. Set to enable the interrupt.On read:" range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_LEGACY_B_IRQ_ENABLE_CLR" acronym="PCIE_LEGACY_B_IRQ_ENABLE_CLR" offset="0x19C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INTB" width="1" begin="0" end="0" resetval="0x0" description="Legacy Interrupt B disable. Set to disable the interrupt.On read:" range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_LEGACY_C_IRQ_STATUS_RAW" acronym="PCIE_LEGACY_C_IRQ_STATUS_RAW" offset="0x1A0" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INTC" width="1" begin="0" end="0" resetval="0x0" description="Legacy Interrupt C raw status. RC mode only." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_LEGACY_C_IRQ_STATUS" acronym="PCIE_LEGACY_C_IRQ_STATUS" offset="0x1A4" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INTC" width="1" begin="0" end="0" resetval="0x0" description="Legacy Interrupt C status. Set when interrupt is active. Write one to clear the interrupt event. RC mode only." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_LEGACY_C_IRQ_ENABLE_SET" acronym="PCIE_LEGACY_C_IRQ_ENABLE_SET" offset="0x1A8" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INTC" width="1" begin="0" end="0" resetval="0x0" description="Legacy Interrupt C enable. Set to enable the interrupt.On read:" range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_LEGACY_C_IRQ_ENABLE_CLR" acronym="PCIE_LEGACY_C_IRQ_ENABLE_CLR" offset="0x1AC" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INTC" width="1" begin="0" end="0" resetval="0x0" description="Legacy Interrupt C disable. Set to disable the interrupt.On read:" range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_LEGACY_D_IRQ_STATUS_RAW" acronym="PCIE_LEGACY_D_IRQ_STATUS_RAW" offset="0x1B0" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INTD" width="1" begin="0" end="0" resetval="0x0" description="Legacy Interrupt D raw status. RC mode only." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_LEGACY_D_IRQ_STATUS" acronym="PCIE_LEGACY_D_IRQ_STATUS" offset="0x1B4" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INTD" width="1" begin="0" end="0" resetval="0x0" description="Legacy Interrupt D status. Set when interrupt is active. Write one to clear the interrupt event. RC mode only." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_LEGACY_D_IRQ_ENABLE_SET" acronym="PCIE_LEGACY_D_IRQ_ENABLE_SET" offset="0x1B8" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INTD" width="1" begin="0" end="0" resetval="0x0" description="Legacy Interrupt D enable. Set to enable the interrupt.On read:" range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_LEGACY_D_IRQ_ENABLE_CLR" acronym="PCIE_LEGACY_D_IRQ_ENABLE_CLR" offset="0x1BC" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INTD" width="1" begin="0" end="0" resetval="0x0" description="Legacy Interrupt D disable. Set to disable the interrupt.On read:" range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_ERR_IRQ_STATUS_RAW" acronym="PCIE_ERR_IRQ_STATUS_RAW" offset="0x1C0" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="ERR_AER" width="1" begin="5" end="5" resetval="0x0" description="ECRC error raw status." range="" rwaccess="RW1S"/>
    <bitfield id="ERR_AXI" width="1" begin="4" end="4" resetval="0x0" description="AXI tag lookup fatal error raw status." range="" rwaccess="RW1S"/>
    <bitfield id="ERR_CORR" width="1" begin="3" end="3" resetval="0x0" description="Correctable error raw status." range="" rwaccess="RW1S"/>
    <bitfield id="ERR_NONFATAL" width="1" begin="2" end="2" resetval="0x0" description="Nonfatal error raw status." range="" rwaccess="RW1S"/>
    <bitfield id="ERR_FATAL" width="1" begin="1" end="1" resetval="0x0" description="Fatal error raw status." range="" rwaccess="RW1S"/>
    <bitfield id="ERR_SYS" width="1" begin="0" end="0" resetval="0x0" description="System error (fatal, nonfatal or correctable error) raw status." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_ERR_IRQ_STATUS" acronym="PCIE_ERR_IRQ_STATUS" offset="0x1C4" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="ERR_AER" width="1" begin="5" end="5" resetval="0x0" description="ECRC error status." range="" rwaccess="RW1C"/>
    <bitfield id="ERR_AXI" width="1" begin="4" end="4" resetval="0x0" description="AXI tag lookup fatal error." range="" rwaccess="RW1C"/>
    <bitfield id="ERR_CORR" width="1" begin="3" end="3" resetval="0x0" description="Correctable error status." range="" rwaccess="RW1C"/>
    <bitfield id="ERR_NONFATAL" width="1" begin="2" end="2" resetval="0x0" description="Nonfatal error status." range="" rwaccess="RW1C"/>
    <bitfield id="ERR_FATAL" width="1" begin="1" end="1" resetval="0x0" description="Fatal error status." range="" rwaccess="RW1C"/>
    <bitfield id="ERR_SYS" width="1" begin="0" end="0" resetval="0x0" description="System Error (fatal, nonfatal or correctable error)." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_ERR_IRQ_ENABLE_SET" acronym="PCIE_ERR_IRQ_ENABLE_SET" offset="0x1C8" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="ERR_AER" width="1" begin="5" end="5" resetval="0x0" description="ECRC error interrupt enable. Set to enable the interrupt.On read:" range="" rwaccess="RW1S"/>
    <bitfield id="ERR_AXI" width="1" begin="4" end="4" resetval="0x0" description="AXI tag lookup fatal error interrupt enable. Set to enable the interrupt.On read:" range="" rwaccess="RW1S"/>
    <bitfield id="ERR_CORR" width="1" begin="3" end="3" resetval="0x0" description="Correctable error interrupt enable. Set to enable the interrupt.On read:" range="" rwaccess="RW1S"/>
    <bitfield id="ERR_NONFATAL" width="1" begin="2" end="2" resetval="0x0" description="Nonfatal error interrupt enable. Set to enable the interrupt.On read:" range="" rwaccess="RW1S"/>
    <bitfield id="ERR_FATAL" width="1" begin="1" end="1" resetval="0x0" description="Fatal error interrupt enable. Set to enable the interrupt.On read:" range="" rwaccess="RW1S"/>
    <bitfield id="ERR_SYS" width="1" begin="0" end="0" resetval="0x0" description="System Error (fatal, nonfatal or correctable error) interrupt enable. Set to enable the interrupt.On read:" range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_ERR_IRQ_ENABLE_CLR" acronym="PCIE_ERR_IRQ_ENABLE_CLR" offset="0x1CC" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="ERR_AER" width="1" begin="5" end="5" resetval="0x0" description="ECRC error interrupt disable. Set to disable the interrupt.On read:" range="" rwaccess="RW1C"/>
    <bitfield id="ERR_AXI" width="1" begin="4" end="4" resetval="0x0" description="AXI tag lookup fatal error interrupt disable. Set to disable the interrupt.On read:" range="" rwaccess="RW1C"/>
    <bitfield id="ERR_CORR" width="1" begin="3" end="3" resetval="0x0" description="Correctable error interrupt disable. Set to disable the interrupt.On read:" range="" rwaccess="RW1C"/>
    <bitfield id="ERR_NONFATAL" width="1" begin="2" end="2" resetval="0x0" description="Nonfatal error interrupt disable. Set to disable the interrupt.On read:" range="" rwaccess="RW1C"/>
    <bitfield id="ERR_FATAL" width="1" begin="1" end="1" resetval="0x0" description="Fatal error interrupt disable. Set to disable the interrupt.On read:" range="" rwaccess="RW1C"/>
    <bitfield id="ERR_SYS" width="1" begin="0" end="0" resetval="0x0" description="System error (fatal, nonfatal or correctable error) interrupt disable. Set to disable the interrupt.On read:" range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_PMRST_IRQ_STATUS_RAW" acronym="PCIE_PMRST_IRQ_STATUS_RAW" offset="0x1D0" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="LINK_RST_REQ" width="1" begin="3" end="3" resetval="0x0" description="Link Request Reset interrupt raw status." range="" rwaccess="RW1S"/>
    <bitfield id="PM_PME" width="1" begin="2" end="2" resetval="0x0" description="Power management PME message received interrupt raw status." range="" rwaccess="RW1S"/>
    <bitfield id="PM_TO_ACK" width="1" begin="1" end="1" resetval="0x0" description="Power management ACK received interrupt raw status." range="" rwaccess="RW1S"/>
    <bitfield id="PM_TURNOFF" width="1" begin="0" end="0" resetval="0x0" description="Power management turnoff message received raw status." range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_PMRST_IRQ_STATUS" acronym="PCIE_PMRST_IRQ_STATUS" offset="0x1D4" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="LINK_RST_REQ" width="1" begin="3" end="3" resetval="0x0" description="Link request reset interrupt status." range="" rwaccess="RW1C"/>
    <bitfield id="PM_PME" width="1" begin="2" end="2" resetval="0x0" description="Power management PME message received interrupt status." range="" rwaccess="RW1C"/>
    <bitfield id="PM_TO_ACK" width="1" begin="1" end="1" resetval="0x0" description="Power management ACK received interrupt status." range="" rwaccess="RW1C"/>
    <bitfield id="PM_TURNOFF" width="1" begin="0" end="0" resetval="0x0" description="Power management turnoff message received status." range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_PMRST_ENABLE_SET" acronym="PCIE_PMRST_ENABLE_SET" offset="0x1D8" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="LINK_RST_REQ" width="1" begin="3" end="3" resetval="0x0" description="Link request reset interrupt enable. Set to enable the interrupt.On read:" range="" rwaccess="RW1S"/>
    <bitfield id="PM_PME" width="1" begin="2" end="2" resetval="0x0" description="Power management PME message received interrupt enable. Set to enable the interrupt.On read:" range="" rwaccess="RW1S"/>
    <bitfield id="PM_TO_ACK" width="1" begin="1" end="1" resetval="0x0" description="Power management ACK received interrupt enable. Set to enable the interrupt.On read:" range="" rwaccess="RW1S"/>
    <bitfield id="PM_TURNOFF" width="1" begin="0" end="0" resetval="0x0" description="Power management turnoff message received enable. Set to enable the interrupt.On read:" range="" rwaccess="RW1S"/>
  </register>
  <register id="PCIE_PMRST_ENABLE_CLR" acronym="PCIE_PMRST_ENABLE_CLR" offset="0x1DC" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="LINK_RST_REQ" width="1" begin="3" end="3" resetval="0x0" description="Link Request Reset interrupt disable. Set to disable the interrupt.On read:" range="" rwaccess="RW1C"/>
    <bitfield id="PM_PME" width="1" begin="2" end="2" resetval="0x0" description="Power management PME message received interrupt disable. Set to disable the interrupt.On read:" range="" rwaccess="RW1C"/>
    <bitfield id="PM_TO_ACK" width="1" begin="1" end="1" resetval="0x0" description="Power management ACK received interrupt disable. Set to disable the interrupt.On read:" range="" rwaccess="RW1C"/>
    <bitfield id="PM_TURNOFF" width="1" begin="0" end="0" resetval="0x0" description="Power management Turnoff message received disable. Set to disable the interrupt.On read:" range="" rwaccess="RW1C"/>
  </register>
  <register id="PCIE_IB_BAR0" acronym="PCIE_IB_BAR0" offset="0x300" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="IB_BAR0" width="3" begin="2" end="0" resetval="0x0" description="BAR number to match for inbound translation region 0." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_IB_START0_LO" acronym="PCIE_IB_START0_LO" offset="0x304" width="32" description="">
    <bitfield id="IB_START0_LO" width="24" begin="31" end="8" resetval="0x0" description="Start address bits [31-8] for inbound translation region 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_IB_START0_HI" acronym="PCIE_IB_START0_HI" offset="0x308" width="32" description="">
    <bitfield id="IB_START0_HI" width="32" begin="31" end="0" resetval="0x0" description="Start address bits [63-32] for inbound translation region 0." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_IB_OFFSET0" acronym="PCIE_IB_OFFSET0" offset="0x30C" width="32" description="">
    <bitfield id="IB_OFFSET0" width="24" begin="31" end="8" resetval="0x0" description="Offset address bits [31-8] for inbound translation region 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_IB_BAR1" acronym="PCIE_IB_BAR1" offset="0x310" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="IB_BAR1" width="3" begin="2" end="0" resetval="0x0" description="BAR number to match for inbound translation region 1." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_IB_START1_LO" acronym="PCIE_IB_START1_LO" offset="0x314" width="32" description="">
    <bitfield id="IB_START1_LO" width="24" begin="31" end="8" resetval="0x0" description="Start address bits [31-8] for inbound translation region 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_IB_START1_HI" acronym="PCIE_IB_START1_HI" offset="0x318" width="32" description="">
    <bitfield id="IB_START1_HI" width="32" begin="31" end="0" resetval="0x0" description="Start address bits [63-32] for inbound translation region 1." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_IB_OFFSET1" acronym="PCIE_IB_OFFSET1" offset="0x31C" width="32" description="">
    <bitfield id="IB_OFFSET1" width="24" begin="31" end="8" resetval="0x0" description="Offset address bits [31-8] for inbound translation region 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_IB_BAR2" acronym="PCIE_IB_BAR2" offset="0x320" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="IB_BAR2" width="3" begin="2" end="0" resetval="0x0" description="BAR number to match for inbound translation region 2." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_IB_START2_LO" acronym="PCIE_IB_START2_LO" offset="0x324" width="32" description="">
    <bitfield id="IB_START2_LO" width="24" begin="31" end="8" resetval="0x0" description="Start address bits [31-8] for inbound translation region 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_IB_START2_HI" acronym="PCIE_IB_START2_HI" offset="0x328" width="32" description="">
    <bitfield id="IB_START2_HI" width="32" begin="31" end="0" resetval="0x0" description="Start address bits [63-32] for inbound translation region 2." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_IB_OFFSET2" acronym="PCIE_IB_OFFSET2" offset="0x32C" width="32" description="">
    <bitfield id="IB_OFFSET2" width="24" begin="31" end="8" resetval="0x0" description="Offset address bits [31-8] for inbound translation region 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_IB_BAR3" acronym="PCIE_IB_BAR3" offset="0x330" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="IB_BAR3" width="3" begin="2" end="0" resetval="0x0" description="BAR number to match for inbound translation region 3." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_IB_START3_LO" acronym="PCIE_IB_START3_LO" offset="0x334" width="32" description="">
    <bitfield id="IB_START3_LO" width="24" begin="31" end="8" resetval="0x0" description="Start address bits [31-8] for inbound translation region 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_IB_START3_HI" acronym="PCIE_IB_START3_HI" offset="0x338" width="32" description="">
    <bitfield id="IB_START3_HI" width="32" begin="31" end="0" resetval="0x0" description="Start address bits [63-32] for inbound translation region 3." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_IB_OFFSET3" acronym="PCIE_IB_OFFSET3" offset="0x33C" width="32" description="">
    <bitfield id="IB_OFFSET3" width="24" begin="31" end="8" resetval="0x0" description="Offset address bits [31-8] for inbound translation region 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
  </register>
</module>
