Release 10.1.03 - xst K.31 (nt64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to E:/IIT/Process/vhdl/xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.45 secs
 
--> Parameter xsthdpdir set to E:/IIT/Process/vhdl/xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.46 secs
 
--> Reading design: motor_state.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "motor_state.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "motor_state"
Output Format                      : NGC
Target Device                      : xc2vp30-7-ff896

---- Source Options
Top Module Name                    : motor_state
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : motor_state.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/motor_state is now defined in a different file.  It was defined in "I:/IIT/RP02389/Final/Final_Old/Plus/ISE_Goniometer/motor.vhd", and is now defined in "E:/IIT/Process/vhdl/motor.vhd".
WARNING:HDLParsers:3607 - Unit work/motor_state/motor_state_sequential is now defined in a different file.  It was defined in "I:/IIT/RP02389/Final/Final_Old/Plus/ISE_Goniometer/motor.vhd", and is now defined in "E:/IIT/Process/vhdl/motor.vhd".
WARNING:HDLParsers:3607 - Unit work/clk_divider is now defined in a different file.  It was defined in "I:/IIT/RP02389/Final/Final_Old/Plus/ISE_Goniometer/clk_divider.vhd", and is now defined in "E:/IIT/Process/vhdl/clk_divider.vhd".
WARNING:HDLParsers:3607 - Unit work/clk_divider/Behavioral is now defined in a different file.  It was defined in "I:/IIT/RP02389/Final/Final_Old/Plus/ISE_Goniometer/clk_divider.vhd", and is now defined in "E:/IIT/Process/vhdl/clk_divider.vhd".
WARNING:HDLParsers:3607 - Unit work/dcm_divider is now defined in a different file.  It was defined in "I:/IIT/RP02389/Final/Final_Old/Plus/ISE_Goniometer/dcm_divider.vhd", and is now defined in "E:/IIT/Process/vhdl/dcm_divider.vhd".
WARNING:HDLParsers:3607 - Unit work/dcm_divider/BEHAVIORAL is now defined in a different file.  It was defined in "I:/IIT/RP02389/Final/Final_Old/Plus/ISE_Goniometer/dcm_divider.vhd", and is now defined in "E:/IIT/Process/vhdl/dcm_divider.vhd".
Compiling vhdl file "E:/IIT/Process/vhdl/dcm_divider.vhd" in Library work.
Architecture behavioral of Entity dcm_divider is up to date.
Compiling vhdl file "E:/IIT/Process/vhdl/clk_divider.vhd" in Library work.
Architecture behavioral of Entity clk_divider is up to date.
Compiling vhdl file "E:/IIT/Process/vhdl/motor.vhd" in Library work.
Architecture motor_state_sequential of Entity motor_state is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <motor_state> in library <work> (architecture <motor_state_sequential>).

Analyzing hierarchy for entity <dcm_divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_divider> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <motor_state> in library <work> (Architecture <motor_state_sequential>).
WARNING:Xst:753 - "E:/IIT/Process/vhdl/motor.vhd" line 55: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'dcm_divider'.
WARNING:Xst:753 - "E:/IIT/Process/vhdl/motor.vhd" line 55: Unconnected output port 'CLK0_OUT' of component 'dcm_divider'.
WARNING:Xst:753 - "E:/IIT/Process/vhdl/motor.vhd" line 55: Unconnected output port 'LOCKED_OUT' of component 'dcm_divider'.
WARNING:Xst:819 - "E:/IIT/Process/vhdl/motor.vhd" line 73: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <en>
WARNING:Xst:819 - "E:/IIT/Process/vhdl/motor.vhd" line 111: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <en>
Entity <motor_state> analyzed. Unit <motor_state> generated.

Analyzing Entity <dcm_divider> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <dcm_divider>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <dcm_divider>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <dcm_divider>.
    Set user-defined property "CLKDV_DIVIDE =  16.0000000000000000" for instance <DCM_INST> in unit <dcm_divider>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_INST> in unit <dcm_divider>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_INST> in unit <dcm_divider>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST> in unit <dcm_divider>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_INST> in unit <dcm_divider>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_INST> in unit <dcm_divider>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_INST> in unit <dcm_divider>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST> in unit <dcm_divider>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <dcm_divider>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <dcm_divider>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST> in unit <dcm_divider>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST> in unit <dcm_divider>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_INST> in unit <dcm_divider>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST> in unit <dcm_divider>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_INST> in unit <dcm_divider>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST> in unit <dcm_divider>.
Entity <dcm_divider> analyzed. Unit <dcm_divider> generated.

Analyzing Entity <clk_divider> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/IIT/Process/vhdl/clk_divider.vhd" line 41: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ENABLE>
Entity <clk_divider> analyzed. Unit <clk_divider> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_divider>.
    Related source file is "E:/IIT/Process/vhdl/clk_divider.vhd".
    Found 1-bit register for signal <CLKDV>.
    Found 15-bit register for signal <count>.
    Found 15-bit adder for signal <count$addsub0000>.
    Found 15-bit comparator less for signal <count$cmp_lt0000> created at line 49.
    Found 15-bit comparator less for signal <count$cmp_lt0001> created at line 52.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <clk_divider> synthesized.


Synthesizing Unit <dcm_divider>.
    Related source file is "E:/IIT/Process/vhdl/dcm_divider.vhd".
Unit <dcm_divider> synthesized.


Synthesizing Unit <motor_state>.
    Related source file is "E:/IIT/Process/vhdl/motor.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_dv_final (rising_edge)                     |
    | Clock enable       | en (positive)                                  |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 4-bit latch for signal <data_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <motor_state> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 15-bit adder                                          : 1
# Registers                                            : 2
 1-bit register                                        : 1
 15-bit register                                       : 1
# Latches                                              : 1
 4-bit latch                                           : 1
# Comparators                                          : 2
 15-bit comparator less                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 10
 s3    | 11
-------------------
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx\10.1\ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 15-bit adder                                          : 1
# Registers                                            : 18
 Flip-Flops                                            : 18
# Latches                                              : 1
 4-bit latch                                           : 1
# Comparators                                          : 2
 15-bit comparator less                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <motor_state> ...

Optimizing unit <clk_divider> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block motor_state, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 18
 Flip-Flops                                            : 18

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : motor_state.ngr
Top Level Output File Name         : motor_state
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 101
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 21
#      LUT2                        : 9
#      LUT3                        : 4
#      LUT4                        : 15
#      MUXCY                       : 31
#      VCC                         : 1
#      XORCY                       : 14
# FlipFlops/Latches                : 22
#      FDCE                        : 2
#      FDE                         : 16
#      LD                          : 4
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 8
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 4
# DCMs                             : 1
#      DCM                         : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                       29  out of  13696     0%  
 Number of Slice Flip Flops:             18  out of  27392     0%  
 Number of 4 input LUTs:                 54  out of  27392     0%  
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    556     1%  
    IOB Flip Flops:                       4
 Number of GCLKs:                         3  out of     16    18%  
 Number of DCMs:                          1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
Inst_trial2/CLKDV                  | NONE(state_FSM_FFd1)      | 2     |
en                                 | IBUF+BUFG                 | 4     |
clk                                | Inst_trial1/DCM_INST:CLKDV| 16    |
-----------------------------------+---------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 1.630ns (Maximum Frequency: 613.535MHz)
   Minimum input arrival time before clock: 2.052ns
   Maximum output required time after clock: 3.460ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_trial2/CLKDV'
  Clock period: 1.630ns (frequency: 613.535MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.630ns (Levels of Logic = 1)
  Source:            state_FSM_FFd2 (FF)
  Destination:       state_FSM_FFd2 (FF)
  Source Clock:      Inst_trial2/CLKDV rising
  Destination Clock: Inst_trial2/CLKDV rising

  Data Path: state_FSM_FFd2 to state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.370   0.445  state_FSM_FFd2 (state_FSM_FFd2)
     INV:I->O              1   0.275   0.331  state_FSM_FFd2-In1_INV_0 (state_FSM_FFd2-In)
     FDCE:D                    0.208          state_FSM_FFd2
    ----------------------------------------
    Total                      1.630ns (0.853ns logic, 0.777ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 0.224ns (frequency: 4457.135MHz)
  Total number of paths / destination ports: 536 / 16
-------------------------------------------------------------------------
Delay:               3.590ns (Levels of Logic = 16)
  Source:            Inst_trial2/count_1 (FF)
  Destination:       Inst_trial2/count_14 (FF)
  Source Clock:      clk rising 0.1X
  Destination Clock: clk rising 0.1X

  Data Path: Inst_trial2/count_1 to Inst_trial2/count_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.370   0.514  Inst_trial2/count_1 (Inst_trial2/count_1)
     LUT1:I0->O            1   0.275   0.000  Inst_trial2/Madd_count_addsub0000_cy<1>_rt (Inst_trial2/Madd_count_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.334   0.000  Inst_trial2/Madd_count_addsub0000_cy<1> (Inst_trial2/Madd_count_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.036   0.000  Inst_trial2/Madd_count_addsub0000_cy<2> (Inst_trial2/Madd_count_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  Inst_trial2/Madd_count_addsub0000_cy<3> (Inst_trial2/Madd_count_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  Inst_trial2/Madd_count_addsub0000_cy<4> (Inst_trial2/Madd_count_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  Inst_trial2/Madd_count_addsub0000_cy<5> (Inst_trial2/Madd_count_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  Inst_trial2/Madd_count_addsub0000_cy<6> (Inst_trial2/Madd_count_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  Inst_trial2/Madd_count_addsub0000_cy<7> (Inst_trial2/Madd_count_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.036   0.000  Inst_trial2/Madd_count_addsub0000_cy<8> (Inst_trial2/Madd_count_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.036   0.000  Inst_trial2/Madd_count_addsub0000_cy<9> (Inst_trial2/Madd_count_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.036   0.000  Inst_trial2/Madd_count_addsub0000_cy<10> (Inst_trial2/Madd_count_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.036   0.000  Inst_trial2/Madd_count_addsub0000_cy<11> (Inst_trial2/Madd_count_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.036   0.000  Inst_trial2/Madd_count_addsub0000_cy<12> (Inst_trial2/Madd_count_addsub0000_cy<12>)
     MUXCY:CI->O           0   0.036   0.000  Inst_trial2/Madd_count_addsub0000_cy<13> (Inst_trial2/Madd_count_addsub0000_cy<13>)
     XORCY:CI->O           1   0.708   0.468  Inst_trial2/Madd_count_addsub0000_xor<14> (Inst_trial2/count_addsub0000<14>)
     LUT4:I0->O            1   0.275   0.000  Inst_trial2/count_mux0003<0>1 (Inst_trial2/count_mux0003<0>)
     FDE:D                     0.208          Inst_trial2/count_14
    ----------------------------------------
    Total                      3.590ns (2.608ns logic, 0.982ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_trial2/CLKDV'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.829ns (Levels of Logic = 2)
  Source:            dir (PAD)
  Destination:       state_FSM_FFd1 (FF)
  Destination Clock: Inst_trial2/CLKDV rising

  Data Path: dir to state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.468  dir_IBUF (dir_IBUF)
     LUT3:I0->O            1   0.275   0.000  state_FSM_FFd1-In1 (state_FSM_FFd1-In)
     FDCE:D                    0.208          state_FSM_FFd1
    ----------------------------------------
    Total                      1.829ns (1.361ns logic, 0.468ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.052ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Inst_trial2/count_14 (FF)
  Destination Clock: clk rising 0.1X

  Data Path: reset to Inst_trial2/count_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.878   0.691  reset_IBUF (reset_IBUF)
     LUT4:I1->O            1   0.275   0.000  Inst_trial2/count_mux0003<13>1 (Inst_trial2/count_mux0003<13>)
     FDE:D                     0.208          Inst_trial2/count_1
    ----------------------------------------
    Total                      2.052ns (1.361ns logic, 0.691ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'en'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.460ns (Levels of Logic = 1)
  Source:            data_out_3 (LATCH)
  Destination:       data_out<3> (PAD)
  Source Clock:      en falling

  Data Path: data_out_3 to data_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.536   0.332  data_out_3 (data_out_3)
     OBUF:I->O                 2.592          data_out_3_OBUF (data_out<3>)
    ----------------------------------------
    Total                      3.460ns (3.128ns logic, 0.332ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 29.52 secs
 
--> 

Total memory usage is 374620 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    2 (   0 filtered)

