Quartus II 32-bit
Version 11.1 Build 173 11/01/2011 SJ Web Edition
13
1135
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
scfifo
# storage
db|Qsys_Proj.(3).cnf
db|Qsys_Proj.(3).cnf
# case_insensitive
# source_file
scfifo.tdf
e6eefb57de75509bccfc31239acb7
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
8
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
64
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
6
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_aq21
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
}
# hierarchies {
QS_beforedelete_jtag_uart_0:jtag_uart_0|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w|scfifo:wfifo
QS_beforedelete_jtag_uart_0:jtag_uart_0|QS_beforedelete_jtag_uart_0_scfifo_r:the_QS_beforedelete_jtag_uart_0_scfifo_r|scfifo:rfifo
}
# macro_sequence

# end
# entity
scfifo_aq21
# storage
db|Qsys_Proj.(4).cnf
db|Qsys_Proj.(4).cnf
# case_insensitive
# source_file
db|scfifo_aq21.tdf
0668335b3429dc38dae0a0fe809743
7
# used_port {
wrreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
rdreq
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
QS_beforedelete_jtag_uart_0:jtag_uart_0|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated
QS_beforedelete_jtag_uart_0:jtag_uart_0|QS_beforedelete_jtag_uart_0_scfifo_r:the_QS_beforedelete_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_h031
# storage
db|Qsys_Proj.(5).cnf
db|Qsys_Proj.(5).cnf
# case_insensitive
# source_file
db|a_dpfifo_h031.tdf
14ce8093a01df23b596f29fd213ecd6
7
# used_port {
wreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
QS_beforedelete_jtag_uart_0:jtag_uart_0|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo
QS_beforedelete_jtag_uart_0:jtag_uart_0|QS_beforedelete_jtag_uart_0_scfifo_r:the_QS_beforedelete_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo
}
# macro_sequence

# end
# entity
a_fefifo_7cf
# storage
db|Qsys_Proj.(6).cnf
db|Qsys_Proj.(6).cnf
# case_insensitive
# source_file
db|a_fefifo_7cf.tdf
b8db86b087ee363d7caeefc0ef6f4bcb
7
# used_port {
wreq
-1
3
usedw_out5
-1
3
usedw_out4
-1
3
usedw_out3
-1
3
usedw_out2
-1
3
usedw_out1
-1
3
usedw_out0
-1
3
sclr
-1
3
rreq
-1
3
full
-1
3
empty
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
QS_beforedelete_jtag_uart_0:jtag_uart_0|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state
QS_beforedelete_jtag_uart_0:jtag_uart_0|QS_beforedelete_jtag_uart_0_scfifo_r:the_QS_beforedelete_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state
}
# macro_sequence

# end
# entity
cntr_rj7
# storage
db|Qsys_Proj.(7).cnf
db|Qsys_Proj.(7).cnf
# case_insensitive
# source_file
db|cntr_rj7.tdf
c5bb1ab44fadc2ac6fcd1ae24417615e
7
# used_port {
updown
-1
3
sclr
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
QS_beforedelete_jtag_uart_0:jtag_uart_0|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
QS_beforedelete_jtag_uart_0:jtag_uart_0|QS_beforedelete_jtag_uart_0_scfifo_r:the_QS_beforedelete_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
}
# macro_sequence

# end
# entity
dpram_ek21
# storage
db|Qsys_Proj.(8).cnf
db|Qsys_Proj.(8).cnf
# case_insensitive
# source_file
db|dpram_ek21.tdf
b71041084ec9f265cb97bb24619ac2e
7
# used_port {
wren
-1
3
wraddress5
-1
3
wraddress4
-1
3
wraddress3
-1
3
wraddress2
-1
3
wraddress1
-1
3
wraddress0
-1
3
rdaddress5
-1
3
rdaddress4
-1
3
rdaddress3
-1
3
rdaddress2
-1
3
rdaddress1
-1
3
rdaddress0
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
outclocken
-1
3
outclock
-1
3
inclock
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
QS_beforedelete_jtag_uart_0:jtag_uart_0|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram
QS_beforedelete_jtag_uart_0:jtag_uart_0|QS_beforedelete_jtag_uart_0_scfifo_r:the_QS_beforedelete_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram
}
# macro_sequence

# end
# entity
altsyncram_i0m1
# storage
db|Qsys_Proj.(9).cnf
db|Qsys_Proj.(9).cnf
# case_insensitive
# source_file
db|altsyncram_i0m1.tdf
e0892da450dfd43bf8eecfc6e0f3b54
7
# used_port {
wren_a
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
QS_beforedelete_jtag_uart_0:jtag_uart_0|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
QS_beforedelete_jtag_uart_0:jtag_uart_0|QS_beforedelete_jtag_uart_0_scfifo_r:the_QS_beforedelete_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
}
# macro_sequence

# end
# entity
cntr_omb
# storage
db|Qsys_Proj.(10).cnf
db|Qsys_Proj.(10).cnf
# case_insensitive
# source_file
db|cntr_omb.tdf
e313438aff6a53f116cacd74251d9ab
7
# used_port {
sclr
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
QS_beforedelete_jtag_uart_0:jtag_uart_0|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count
QS_beforedelete_jtag_uart_0:jtag_uart_0|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr
QS_beforedelete_jtag_uart_0:jtag_uart_0|QS_beforedelete_jtag_uart_0_scfifo_r:the_QS_beforedelete_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count
QS_beforedelete_jtag_uart_0:jtag_uart_0|QS_beforedelete_jtag_uart_0_scfifo_r:the_QS_beforedelete_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr
}
# macro_sequence

# end
# entity
alt_jtag_atlantic
# storage
db|Qsys_Proj.(12).cnf
db|Qsys_Proj.(12).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_jtag_atlantic.v
8ac263c3c47663c1457066294dc3239b
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
INSTANCE_ID
0
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
00001100000000000110111000000000
PARAMETER_UNSIGNED_BIN
DEF
SLD_AUTO_INSTANCE_INDEX
YES
PARAMETER_STRING
USR
LOG2_TXFIFO_DEPTH
6
PARAMETER_SIGNED_DEC
USR
LOG2_RXFIFO_DEPTH
6
PARAMETER_SIGNED_DEC
USR
RESERVED
0
PARAMETER_SIGNED_DEC
DEF
DATA_WIDTH
8
PARAMETER_SIGNED_DEC
DEF
NODE_IR_WIDTH
1
PARAMETER_SIGNED_DEC
DEF
SCAN_LENGTH
11
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
QS_beforedelete_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QS_beforedelete_jtag_uart_0_alt_jtag_atlantic
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Qsys_Proj.(16).cnf
db|Qsys_Proj.(16).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
SINGLE_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1024
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_SIGNED_DEC
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
QS_beforedelete_onchip_memory2_0.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
1024
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_0rd1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_a
-1
3
data_a
-1
3
clocken0
-1
3
clock0
-1
3
byteena_a
-1
3
address_a
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
QS_beforedelete_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_0rd1
# storage
db|Qsys_Proj.(17).cnf
db|Qsys_Proj.(17).cnf
# case_insensitive
# source_file
db|altsyncram_0rd1.tdf
2815e97c53e94dfbbc9d6255ff4e6
7
# used_port {
wren_a
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
qs_beforedelete_onchip_memory2_0.hex
0
}
# hierarchies {
QS_beforedelete_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_0rd1:auto_generated
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Qsys_Proj.(21).cnf
db|Qsys_Proj.(21).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
QS_beforedelete_nios2_qsys_0_rf_ram_a.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_2ph1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_register_bank_a_module:QS_beforedelete_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_2ph1
# storage
db|Qsys_Proj.(22).cnf
db|Qsys_Proj.(22).cnf
# case_insensitive
# source_file
db|altsyncram_2ph1.tdf
21582ee7c5fd1e9cb7bdcaefa1649e
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
qs_beforedelete_nios2_qsys_0_rf_ram_a.mif
0
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_register_bank_a_module:QS_beforedelete_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_2ph1:auto_generated
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Qsys_Proj.(24).cnf
db|Qsys_Proj.(24).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
QS_beforedelete_nios2_qsys_0_rf_ram_b.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_3ph1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_register_bank_b_module:QS_beforedelete_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_3ph1
# storage
db|Qsys_Proj.(25).cnf
db|Qsys_Proj.(25).cnf
# case_insensitive
# source_file
db|altsyncram_3ph1.tdf
a4f04695752b14c56a6b6ca4688a6c64
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
qs_beforedelete_nios2_qsys_0_rf_ram_b.mif
0
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_register_bank_b_module:QS_beforedelete_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_3ph1:auto_generated
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Qsys_Proj.(30).cnf
db|Qsys_Proj.(30).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
QS_beforedelete_nios2_qsys_0_ociram_default_contents.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_fj92
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
byteena_a
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_ocimem:the_QS_beforedelete_nios2_qsys_0_nios2_ocimem|QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_fj92
# storage
db|Qsys_Proj.(31).cnf
db|Qsys_Proj.(31).cnf
# case_insensitive
# source_file
db|altsyncram_fj92.tdf
b9c672383686c6646f5cfe2a1501c35
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
qs_beforedelete_nios2_qsys_0_ociram_default_contents.mif
0
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_ocimem:the_QS_beforedelete_nios2_qsys_0_nios2_ocimem|QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_fj92:auto_generated
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Qsys_Proj.(47).cnf
db|Qsys_Proj.(47).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
128
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_n802
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altrom.inc
192b74eafa8debf2248ea73881e77f91
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_n802
# storage
db|Qsys_Proj.(48).cnf
db|Qsys_Proj.(48).cnf
# case_insensitive
# source_file
db|altsyncram_n802.tdf
5f5fe764aa6875a37554c110bf5c8
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a35
-1
3
q_a34
-1
3
q_a33
-1
3
q_a32
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b35
-1
3
data_b34
-1
3
data_b33
-1
3
data_b32
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated
}
# macro_sequence

# end
# entity
altera_std_synchronizer
# storage
db|Qsys_Proj.(51).cnf
db|Qsys_Proj.(51).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
depth
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper|QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper|QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper|QS_beforedelete_nios2_qsys_0_jtag_debug_module_sysclk:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper|QS_beforedelete_nios2_qsys_0_jtag_debug_module_sysclk:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
}
# macro_sequence

# end
# entity
sld_virtual_jtag_basic
# storage
db|Qsys_Proj.(53).cnf
db|Qsys_Proj.(53).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sld_virtual_jtag_basic.v
b09e4901691a6571b2839356bbbd691
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
sld_sim_n_scan
0
PARAMETER_SIGNED_DEC
USR
sld_sim_action

PARAMETER_STRING
USR
sld_sim_total_length
0
PARAMETER_SIGNED_DEC
USR
lpm_type
sld_virtual_jtag_basic
PARAMETER_STRING
DEF
lpm_hint
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:QS_beforedelete_nios2_qsys_0_jtag_debug_module_phy
}
# macro_sequence

# end
# entity
sld_virtual_jtag_impl
# storage
db|Qsys_Proj.(54).cnf
db|Qsys_Proj.(54).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sld_virtual_jtag_basic.v
b09e4901691a6571b2839356bbbd691
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
420496896
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:QS_beforedelete_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
}
# macro_sequence
MASK_8_BITS255INST_BIT_INDEX0MASK_11_BITS2047MFG_BIT_INDEX8MASK_8_BITS255TYPE_BIT_INDEX19MASK_5_BITS31VERION_BIT_INDEX27
# end
# entity
altera_merlin_master_translator
# storage
db|Qsys_Proj.(55).cnf
db|Qsys_Proj.(55).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|altera_merlin_master_translator.sv
76b57cdaffdeb51c4dbdbfc1ab2a2533
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
14
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WRITE
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
1
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
14
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
}
# macro_sequence

# end
# entity
altera_merlin_master_translator
# storage
db|Qsys_Proj.(56).cnf
db|Qsys_Proj.(56).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|altera_merlin_master_translator.sv
76b57cdaffdeb51c4dbdbfc1ab2a2533
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
14
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WRITE
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
1
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
0
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
14
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
altera_merlin_master_translator:nios2_qsys_0_data_master_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|Qsys_Proj.(57).cnf
db|Qsys_Proj.(57).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|altera_merlin_slave_translator.sv
bb4c98ca65ac2259c301956cc77a311
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
9
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
14
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|Qsys_Proj.(58).cnf
db|Qsys_Proj.(58).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|altera_merlin_slave_translator.sv
bb4c98ca65ac2259c301956cc77a311
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
10
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
1
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
14
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
altera_merlin_slave_translator:onchip_memory2_0_s1_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|Qsys_Proj.(59).cnf
db|Qsys_Proj.(59).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|altera_merlin_slave_translator.sv
bb4c98ca65ac2259c301956cc77a311
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
2
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
1
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
14
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
altera_merlin_slave_translator:pio_0_s1_translator
altera_merlin_slave_translator:pio_1_s1_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|Qsys_Proj.(60).cnf
db|Qsys_Proj.(60).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|altera_merlin_slave_translator.sv
bb4c98ca65ac2259c301956cc77a311
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
1
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
1
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
14
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_agent
# storage
db|Qsys_Proj.(61).cnf
db|Qsys_Proj.(61).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|altera_merlin_slave_agent.sv
48c46a581f93872bbc38e5b33ceed7
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
61
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOL_W
8
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
49
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
54
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
50
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
51
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
52
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
53
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
64
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
62
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
67
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
65
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
60
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
58
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
57
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
55
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
68
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
68
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
69
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
5
PARAMETER_SIGNED_DEC
USR
ADDR_W
14
PARAMETER_SIGNED_DEC
DEF
AVS_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
AVS_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
4
PARAMETER_SIGNED_DEC
DEF
PREVENT_FIFO_OVERFLOW
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_CMD
0
PARAMETER_SIGNED_DEC
USR
AVS_BE_W
4
PARAMETER_SIGNED_DEC
DEF
FIFO_DATA_W
70
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent
altera_merlin_slave_agent:pio_1_s1_translator_avalon_universal_slave_0_agent
altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent
altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent
}
# macro_sequence

# end
# entity
altera_merlin_burst_uncompressor
# storage
db|Qsys_Proj.(62).cnf
db|Qsys_Proj.(62).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|altera_merlin_burst_uncompressor.sv
68914288dac6af492f43b9e1ae4de9e1
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_W
14
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
USR
BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
4
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
altera_merlin_slave_agent:pio_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
}
# macro_sequence

# end
# entity
altera_avalon_sc_fifo
# storage
db|Qsys_Proj.(63).cnf
db|Qsys_Proj.(63).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|altera_avalon_sc_fifo.v
5516d56e470110877a0bc69eb2498
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
70
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
2
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
1
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
70
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
}
# macro_sequence

# end
# entity
altera_merlin_master_agent
# storage
db|Qsys_Proj.(64).cnf
db|Qsys_Proj.(64).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|altera_merlin_master_agent.sv
d8d3f6547d1725a47083f76a27d0362
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
61
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
68
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
68
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
60
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
58
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
57
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
55
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
49
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
54
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
50
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
51
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
52
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
53
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
64
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
62
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
67
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
65
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
69
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
5
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
7
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
14
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
3
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent
}
# macro_sequence

# end
# entity
altera_merlin_master_agent
# storage
db|Qsys_Proj.(65).cnf
db|Qsys_Proj.(65).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|altera_merlin_master_agent.sv
d8d3f6547d1725a47083f76a27d0362
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
61
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
68
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
68
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
60
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
58
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
57
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
55
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
49
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
54
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
50
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
51
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
52
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
53
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
64
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
62
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
67
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
65
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
69
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
5
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
0
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
3
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
14
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
3
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent
}
# macro_sequence

# end
# entity
QS_beforedelete_addr_router
# storage
db|Qsys_Proj.(66).cnf
db|Qsys_Proj.(66).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_addr_router.sv
fa9a3b9f66e38af439111d8a69aa239f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_addr_router:addr_router
}
# macro_sequence

# end
# entity
QS_beforedelete_addr_router_default_decode
# storage
db|Qsys_Proj.(67).cnf
db|Qsys_Proj.(67).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_addr_router.sv
fa9a3b9f66e38af439111d8a69aa239f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
1
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
QS_beforedelete_addr_router:addr_router|QS_beforedelete_addr_router_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
QS_beforedelete_addr_router_001
# storage
db|Qsys_Proj.(68).cnf
db|Qsys_Proj.(68).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_addr_router_001.sv
1e023f29fe92593eb643fee8d9e5bc
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_addr_router_001:addr_router_001
}
# macro_sequence

# end
# entity
QS_beforedelete_addr_router_001_default_decode
# storage
db|Qsys_Proj.(69).cnf
db|Qsys_Proj.(69).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_addr_router_001.sv
1e023f29fe92593eb643fee8d9e5bc
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
1
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
QS_beforedelete_addr_router_001:addr_router_001|QS_beforedelete_addr_router_001_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
QS_beforedelete_id_router
# storage
db|Qsys_Proj.(70).cnf
db|Qsys_Proj.(70).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_id_router.sv
9eeb5d6fce94b6fa2fbadcac69305a69
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_id_router:id_router
QS_beforedelete_id_router:id_router_001
}
# macro_sequence

# end
# entity
QS_beforedelete_id_router_default_decode
# storage
db|Qsys_Proj.(71).cnf
db|Qsys_Proj.(71).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_id_router.sv
9eeb5d6fce94b6fa2fbadcac69305a69
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
QS_beforedelete_id_router:id_router|QS_beforedelete_id_router_default_decode:the_default_decode
QS_beforedelete_id_router:id_router_001|QS_beforedelete_id_router_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
QS_beforedelete_id_router_002
# storage
db|Qsys_Proj.(72).cnf
db|Qsys_Proj.(72).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_id_router_002.sv
93ff1bcaf0b746571b3c3fd316b2adf
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_id_router_002:id_router_002
QS_beforedelete_id_router_002:id_router_003
QS_beforedelete_id_router_002:id_router_004
}
# macro_sequence

# end
# entity
QS_beforedelete_id_router_002_default_decode
# storage
db|Qsys_Proj.(73).cnf
db|Qsys_Proj.(73).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_id_router_002.sv
93ff1bcaf0b746571b3c3fd316b2adf
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
QS_beforedelete_id_router_002:id_router_002|QS_beforedelete_id_router_002_default_decode:the_default_decode
QS_beforedelete_id_router_002:id_router_003|QS_beforedelete_id_router_002_default_decode:the_default_decode
QS_beforedelete_id_router_002:id_router_004|QS_beforedelete_id_router_002_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
altera_reset_controller
# storage
db|Qsys_Proj.(74).cnf
db|Qsys_Proj.(74).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|altera_reset_controller.v
a5ac40ba73fe2fe39c2bbc1d2ae013
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_RESET_INPUTS
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_RESET_SYNC_EDGES
deassert
PARAMETER_STRING
USR
SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
altera_reset_controller:rst_controller
}
# macro_sequence

# end
# entity
altera_reset_synchronizer
# storage
db|Qsys_Proj.(75).cnf
db|Qsys_Proj.(75).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|altera_reset_synchronizer.v
d32418f4fcb75d8c9a1a12b642acbbc4
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ASYNC_RESET
1
PARAMETER_UNSIGNED_BIN
USR
DEPTH
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
}
# macro_sequence

# end
# entity
QS_beforedelete_cmd_xbar_demux
# storage
db|Qsys_Proj.(76).cnf
db|Qsys_Proj.(76).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_cmd_xbar_demux.sv
354acdb5ecea99c217b13280d033949f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_cmd_xbar_demux:cmd_xbar_demux
QS_beforedelete_cmd_xbar_demux:rsp_xbar_demux
QS_beforedelete_cmd_xbar_demux:rsp_xbar_demux_001
}
# macro_sequence

# end
# entity
QS_beforedelete_cmd_xbar_demux_001
# storage
db|Qsys_Proj.(77).cnf
db|Qsys_Proj.(77).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_cmd_xbar_demux_001.sv
61b12046cc73629c4bbd4fedf1139a7f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_cmd_xbar_demux_001:cmd_xbar_demux_001
}
# macro_sequence

# end
# entity
QS_beforedelete_cmd_xbar_mux
# storage
db|Qsys_Proj.(78).cnf
db|Qsys_Proj.(78).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_cmd_xbar_mux.sv
6ad8e2b09eeba57073467d81797d7bc
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_cmd_xbar_mux:cmd_xbar_mux
QS_beforedelete_cmd_xbar_mux:cmd_xbar_mux_001
}
# macro_sequence

# end
# entity
altera_merlin_arbitrator
# storage
db|Qsys_Proj.(79).cnf
db|Qsys_Proj.(79).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|altera_merlin_arbitrator.sv
d8ab5c483a2cb09d7f88d6623ea554
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_REQUESTERS
2
PARAMETER_SIGNED_DEC
USR
SCHEME
round-robin
PARAMETER_STRING
USR
PIPELINE
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
QS_beforedelete_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
QS_beforedelete_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
}
# macro_sequence

# end
# entity
altera_merlin_arb_adder
# storage
db|Qsys_Proj.(80).cnf
db|Qsys_Proj.(80).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|altera_merlin_arbitrator.sv
d8ab5c483a2cb09d7f88d6623ea554
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
4
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
QS_beforedelete_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
QS_beforedelete_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
QS_beforedelete_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
}
# macro_sequence

# end
# entity
QS_beforedelete_rsp_xbar_demux_002
# storage
db|Qsys_Proj.(81).cnf
db|Qsys_Proj.(81).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_rsp_xbar_demux_002.sv
655ee166285a69851c6db4c21765790
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_rsp_xbar_demux_002:rsp_xbar_demux_002
QS_beforedelete_rsp_xbar_demux_002:rsp_xbar_demux_003
QS_beforedelete_rsp_xbar_demux_002:rsp_xbar_demux_004
}
# macro_sequence

# end
# entity
QS_beforedelete_rsp_xbar_mux
# storage
db|Qsys_Proj.(82).cnf
db|Qsys_Proj.(82).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_rsp_xbar_mux.sv
6f5094af13a3e1d428ade0104bc7556c
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_rsp_xbar_mux:rsp_xbar_mux
}
# macro_sequence

# end
# entity
altera_merlin_arbitrator
# storage
db|Qsys_Proj.(83).cnf
db|Qsys_Proj.(83).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|altera_merlin_arbitrator.sv
d8ab5c483a2cb09d7f88d6623ea554
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_REQUESTERS
2
PARAMETER_SIGNED_DEC
USR
SCHEME
no-arb
PARAMETER_STRING
USR
PIPELINE
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
QS_beforedelete_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
}
# macro_sequence

# end
# entity
QS_beforedelete_rsp_xbar_mux_001
# storage
db|Qsys_Proj.(84).cnf
db|Qsys_Proj.(84).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_rsp_xbar_mux_001.sv
7d3afaa64f4030e5fc22d3c5d0629e
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_rsp_xbar_mux_001:rsp_xbar_mux_001
}
# macro_sequence

# end
# entity
altera_merlin_arbitrator
# storage
db|Qsys_Proj.(85).cnf
db|Qsys_Proj.(85).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|altera_merlin_arbitrator.sv
d8ab5c483a2cb09d7f88d6623ea554
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_REQUESTERS
5
PARAMETER_SIGNED_DEC
USR
SCHEME
no-arb
PARAMETER_STRING
USR
PIPELINE
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
QS_beforedelete_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
}
# macro_sequence

# end
# entity
altera_merlin_arb_adder
# storage
db|Qsys_Proj.(86).cnf
db|Qsys_Proj.(86).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|altera_merlin_arbitrator.sv
d8ab5c483a2cb09d7f88d6623ea554
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
10
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
QS_beforedelete_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
}
# macro_sequence

# end
# entity
QS_beforedelete_irq_mapper
# storage
db|Qsys_Proj.(87).cnf
db|Qsys_Proj.(87).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_irq_mapper.sv
35ffb896ef6d22c8f89c965362f9b0cb
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_irq_mapper:irq_mapper
}
# macro_sequence

# end
# entity
sld_hub
# storage
db|Qsys_Proj.(88).cnf
db|Qsys_Proj.(88).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_hub.vhd
215a3778c7ff73ee5bdda692e5af137d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_hub_ip_version
1
PARAMETER_UNKNOWN
USR
sld_hub_ip_minor_version
4
PARAMETER_UNKNOWN
USR
sld_common_ip_version
0
PARAMETER_UNKNOWN
USR
device_family
Cyclone III
PARAMETER_UNKNOWN
USR
n_nodes
2
PARAMETER_UNKNOWN
USR
n_sel_bits
2
PARAMETER_UNKNOWN
USR
n_node_ir_bits
5
PARAMETER_UNKNOWN
USR
node_info
0001100100010000010001100000000000001100000000000110111000000000
PARAMETER_UNSIGNED_BIN
USR
compilation_mode
1
PARAMETER_UNKNOWN
USR
BROADCAST_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
FORCE_IR_CAPTURE_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
}
# macro_sequence

# end
# entity
sld_shadow_jsm
# storage
db|Qsys_Proj.(89).cnf
db|Qsys_Proj.(89).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_hub.vhd
215a3778c7ff73ee5bdda692e5af137d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
1
PARAMETER_SIGNED_DEC
USR
ip_minor_version
4
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
 constraint(jtag_state)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|Qsys_Proj.(90).cnf
db|Qsys_Proj.(90).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_rom_sr.vhd
cd86f47d4ae3b6ccc3bc7c35a6c71f34
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
96
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
95 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
QS_beforedelete
# storage
db|Qsys_Proj.(0).cnf
db|Qsys_Proj.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|qs_beforedelete.v
674af07dde9cb7161c544bdeff7e5cd0
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
|
}
# macro_sequence

# end
# entity
QS_beforedelete_jtag_uart_0
# storage
db|Qsys_Proj.(1).cnf
db|Qsys_Proj.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_jtag_uart_0.v
92bcdd2b1f8cdb7cb35f111de7c2d1a2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_jtag_uart_0:jtag_uart_0
}
# macro_sequence

# end
# entity
QS_beforedelete_jtag_uart_0_scfifo_w
# storage
db|Qsys_Proj.(2).cnf
db|Qsys_Proj.(2).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_jtag_uart_0.v
92bcdd2b1f8cdb7cb35f111de7c2d1a2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_jtag_uart_0:jtag_uart_0|QS_beforedelete_jtag_uart_0_scfifo_w:the_QS_beforedelete_jtag_uart_0_scfifo_w
}
# macro_sequence

# end
# entity
QS_beforedelete_jtag_uart_0_scfifo_r
# storage
db|Qsys_Proj.(11).cnf
db|Qsys_Proj.(11).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_jtag_uart_0.v
92bcdd2b1f8cdb7cb35f111de7c2d1a2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_jtag_uart_0:jtag_uart_0|QS_beforedelete_jtag_uart_0_scfifo_r:the_QS_beforedelete_jtag_uart_0_scfifo_r
}
# macro_sequence

# end
# entity
QS_beforedelete_pio_1
# storage
db|Qsys_Proj.(13).cnf
db|Qsys_Proj.(13).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_pio_1.v
8cd0c7fb6591d0acba8adbe1bbe53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_pio_1:pio_1
}
# macro_sequence

# end
# entity
QS_beforedelete_pio_0
# storage
db|Qsys_Proj.(14).cnf
db|Qsys_Proj.(14).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_pio_0.v
79dd4b1d4147e35be1bb72dc268b5e2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_pio_0:pio_0
}
# macro_sequence

# end
# entity
QS_beforedelete_onchip_memory2_0
# storage
db|Qsys_Proj.(15).cnf
db|Qsys_Proj.(15).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_onchip_memory2_0.v
af338ba894cef07fc93112b2c81b3fc
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
INIT_FILE
../QS_beforedelete_onchip_memory2_0.hex
PARAMETER_STRING
DEF
}
# hierarchies {
QS_beforedelete_onchip_memory2_0:onchip_memory2_0
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0
# storage
db|Qsys_Proj.(18).cnf
db|Qsys_Proj.(18).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0.v
55f45c252f5b4bf3b6858c57c4f4573
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_test_bench
# storage
db|Qsys_Proj.(19).cnf
db|Qsys_Proj.(19).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0_test_bench.v
fe876eb33f80222c129222aebfbf434
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_test_bench:the_QS_beforedelete_nios2_qsys_0_test_bench
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_register_bank_a_module
# storage
db|Qsys_Proj.(20).cnf
db|Qsys_Proj.(20).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0.v
55f45c252f5b4bf3b6858c57c4f4573
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
QS_beforedelete_nios2_qsys_0_rf_ram_a.mif
PARAMETER_STRING
USR
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_register_bank_a_module:QS_beforedelete_nios2_qsys_0_register_bank_a
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_register_bank_b_module
# storage
db|Qsys_Proj.(23).cnf
db|Qsys_Proj.(23).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0.v
55f45c252f5b4bf3b6858c57c4f4573
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
QS_beforedelete_nios2_qsys_0_rf_ram_b.mif
PARAMETER_STRING
USR
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_register_bank_b_module:QS_beforedelete_nios2_qsys_0_register_bank_b
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_nios2_oci
# storage
db|Qsys_Proj.(26).cnf
db|Qsys_Proj.(26).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0.v
55f45c252f5b4bf3b6858c57c4f4573
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_nios2_oci_debug
# storage
db|Qsys_Proj.(27).cnf
db|Qsys_Proj.(27).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0.v
55f45c252f5b4bf3b6858c57c4f4573
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_oci_debug:the_QS_beforedelete_nios2_qsys_0_nios2_oci_debug
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_nios2_ocimem
# storage
db|Qsys_Proj.(28).cnf
db|Qsys_Proj.(28).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0.v
55f45c252f5b4bf3b6858c57c4f4573
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_ocimem:the_QS_beforedelete_nios2_qsys_0_nios2_ocimem
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component_module
# storage
db|Qsys_Proj.(29).cnf
db|Qsys_Proj.(29).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0.v
55f45c252f5b4bf3b6858c57c4f4573
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
QS_beforedelete_nios2_qsys_0_ociram_default_contents.mif
PARAMETER_STRING
USR
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_ocimem:the_QS_beforedelete_nios2_qsys_0_nios2_ocimem|QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_ociram_lpm_dram_bdp_component
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_nios2_avalon_reg
# storage
db|Qsys_Proj.(32).cnf
db|Qsys_Proj.(32).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0.v
55f45c252f5b4bf3b6858c57c4f4573
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_avalon_reg:the_QS_beforedelete_nios2_qsys_0_nios2_avalon_reg
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_nios2_oci_break
# storage
db|Qsys_Proj.(33).cnf
db|Qsys_Proj.(33).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0.v
55f45c252f5b4bf3b6858c57c4f4573
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_oci_break:the_QS_beforedelete_nios2_qsys_0_nios2_oci_break
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_nios2_oci_xbrk
# storage
db|Qsys_Proj.(34).cnf
db|Qsys_Proj.(34).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0.v
55f45c252f5b4bf3b6858c57c4f4573
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_oci_xbrk:the_QS_beforedelete_nios2_qsys_0_nios2_oci_xbrk
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_nios2_oci_dbrk
# storage
db|Qsys_Proj.(35).cnf
db|Qsys_Proj.(35).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0.v
55f45c252f5b4bf3b6858c57c4f4573
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_oci_dbrk:the_QS_beforedelete_nios2_qsys_0_nios2_oci_dbrk
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_nios2_oci_itrace
# storage
db|Qsys_Proj.(36).cnf
db|Qsys_Proj.(36).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0.v
55f45c252f5b4bf3b6858c57c4f4573
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_oci_itrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_itrace
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_nios2_oci_dtrace
# storage
db|Qsys_Proj.(37).cnf
db|Qsys_Proj.(37).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0.v
55f45c252f5b4bf3b6858c57c4f4573
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_oci_dtrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_dtrace
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_nios2_oci_td_mode
# storage
db|Qsys_Proj.(38).cnf
db|Qsys_Proj.(38).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0.v
55f45c252f5b4bf3b6858c57c4f4573
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_oci_dtrace:the_QS_beforedelete_nios2_qsys_0_nios2_oci_dtrace|QS_beforedelete_nios2_qsys_0_nios2_oci_td_mode:QS_beforedelete_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_nios2_oci_fifo
# storage
db|Qsys_Proj.(39).cnf
db|Qsys_Proj.(39).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0.v
55f45c252f5b4bf3b6858c57c4f4573
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_oci_fifo:the_QS_beforedelete_nios2_qsys_0_nios2_oci_fifo
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_nios2_oci_compute_tm_count
# storage
db|Qsys_Proj.(40).cnf
db|Qsys_Proj.(40).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0.v
55f45c252f5b4bf3b6858c57c4f4573
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_oci_fifo:the_QS_beforedelete_nios2_qsys_0_nios2_oci_fifo|QS_beforedelete_nios2_qsys_0_nios2_oci_compute_tm_count:QS_beforedelete_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_nios2_oci_fifowp_inc
# storage
db|Qsys_Proj.(41).cnf
db|Qsys_Proj.(41).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0.v
55f45c252f5b4bf3b6858c57c4f4573
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_oci_fifo:the_QS_beforedelete_nios2_qsys_0_nios2_oci_fifo|QS_beforedelete_nios2_qsys_0_nios2_oci_fifowp_inc:QS_beforedelete_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_nios2_oci_fifocount_inc
# storage
db|Qsys_Proj.(42).cnf
db|Qsys_Proj.(42).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0.v
55f45c252f5b4bf3b6858c57c4f4573
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_oci_fifo:the_QS_beforedelete_nios2_qsys_0_nios2_oci_fifo|QS_beforedelete_nios2_qsys_0_nios2_oci_fifocount_inc:QS_beforedelete_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_oci_test_bench
# storage
db|Qsys_Proj.(43).cnf
db|Qsys_Proj.(43).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0_oci_test_bench.v
a39c846a391375974e73095b92a5ab0
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_oci_fifo:the_QS_beforedelete_nios2_qsys_0_nios2_oci_fifo|QS_beforedelete_nios2_qsys_0_oci_test_bench:the_QS_beforedelete_nios2_qsys_0_oci_test_bench
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_nios2_oci_pib
# storage
db|Qsys_Proj.(44).cnf
db|Qsys_Proj.(44).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0.v
55f45c252f5b4bf3b6858c57c4f4573
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_oci_pib:the_QS_beforedelete_nios2_qsys_0_nios2_oci_pib
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_nios2_oci_im
# storage
db|Qsys_Proj.(45).cnf
db|Qsys_Proj.(45).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0.v
55f45c252f5b4bf3b6858c57c4f4573
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module
# storage
db|Qsys_Proj.(46).cnf
db|Qsys_Proj.(46).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0.v
55f45c252f5b4bf3b6858c57c4f4573
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_nios2_oci_im:the_QS_beforedelete_nios2_qsys_0_nios2_oci_im|QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:QS_beforedelete_nios2_qsys_0_traceram_lpm_dram_bdp_component
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper
# storage
db|Qsys_Proj.(49).cnf
db|Qsys_Proj.(49).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper.v
ed26368a9b8c193f5d6c4e1e4788e3c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck
# storage
db|Qsys_Proj.(50).cnf
db|Qsys_Proj.(50).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0_jtag_debug_module_tck.v
da766e7fe7cea5afe4dd41ce4c93de53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper|QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_tck
}
# macro_sequence

# end
# entity
QS_beforedelete_nios2_qsys_0_jtag_debug_module_sysclk
# storage
db|Qsys_Proj.(52).cnf
db|Qsys_Proj.(52).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|qs_beforedelete_nios2_qsys_0_jtag_debug_module_sysclk.v
8fe9ea47f17f71b222af6e181be9b810
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
QS_beforedelete_nios2_qsys_0:nios2_qsys_0|QS_beforedelete_nios2_qsys_0_nios2_oci:the_QS_beforedelete_nios2_qsys_0_nios2_oci|QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_wrapper|QS_beforedelete_nios2_qsys_0_jtag_debug_module_sysclk:the_QS_beforedelete_nios2_qsys_0_jtag_debug_module_sysclk
}
# macro_sequence

# end
# entity
altera_reset_controller
# storage
db|Qsys_Proj.(91).cnf
db|Qsys_Proj.(91).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
qs_beforedelete|synthesis|submodules|altera_reset_controller.v
a5ac40ba73fe2fe39c2bbc1d2ae013
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_RESET_INPUTS
2
PARAMETER_SIGNED_DEC
USR
OUTPUT_RESET_SYNC_EDGES
deassert
PARAMETER_STRING
USR
SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
altera_reset_controller:rst_controller_001
}
# macro_sequence

# end
# complete
