--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml sum3bcc.twx sum3bcc.ncd -o sum3bcc.twr sum3bcc.pcf

Design file:              sum3bcc.ncd
Physical constraint file: sum3bcc.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ci             |co             |    8.446|
ci             |zi<0>          |    6.660|
ci             |zi<1>          |    6.721|
ci             |zi<2>          |    7.850|
xi<0>          |co             |    8.398|
xi<0>          |zi<0>          |    6.612|
xi<0>          |zi<1>          |    6.497|
xi<0>          |zi<2>          |    7.802|
xi<1>          |co             |    8.704|
xi<1>          |zi<1>          |    6.846|
xi<1>          |zi<2>          |    8.108|
xi<2>          |co             |    6.789|
xi<2>          |zi<2>          |    6.218|
yi<0>          |co             |    8.732|
yi<0>          |zi<0>          |    6.946|
yi<0>          |zi<1>          |    7.038|
yi<0>          |zi<2>          |    8.136|
yi<1>          |co             |    8.796|
yi<1>          |zi<1>          |    6.492|
yi<1>          |zi<2>          |    8.200|
yi<2>          |co             |    6.700|
yi<2>          |zi<2>          |    6.169|
---------------+---------------+---------+


Analysis completed Fri Apr 24 00:56:02 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 153 MB



