// Seed: 2215478529
module module_0 (
    output uwire id_0,
    output tri0  id_1
);
  wire id_3;
  assign module_1.id_5 = 0;
endmodule
macromodule module_1 #(
    parameter id_0 = 32'd93
) (
    input wire _id_0,
    output supply0 id_1,
    output supply0 id_2,
    output wor id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output wand id_7,
    input supply0 id_8,
    output tri id_9
);
  logic [{  1  ,  -1 'b0 *  -1  } : id_0] id_11 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_6
  );
endmodule
