<profile>

<section name = "Vitis HLS Report for 'hscale_core_polyphase'" level="0">
<item name = "Date">Mon Aug 29 12:25:48 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.62 ns, 4.470 ns, 1.52 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1127, 2106391, 6.339 us, 11.848 ms, 1127, 2106391, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202">hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap, 389, 389, 2.188 us, 2.188 us, 389, 389, no</column>
<column name="grp_hscale_core_polyphase_Pipeline_loop_width_fu_220">hscale_core_polyphase_Pipeline_loop_width, 43, 1947, 0.242 us, 10.952 us, 43, 1947, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">736, 2106000, 46 ~ 1950, -, -, 16 ~ 1080, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 97, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 18, 2326, 1972, -</column>
<column name="Memory">-, -, 96, 96, -</column>
<column name="Multiplexer">-, -, -, 289, -</column>
<column name="Register">-, -, 187, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 8, 2, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202">hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap, 0, 0, 200, 234, 0</column>
<column name="grp_hscale_core_polyphase_Pipeline_loop_width_fu_220">hscale_core_polyphase_Pipeline_loop_width, 0, 18, 2126, 1738, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="FiltCoeff_U">hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W, 0, 16, 16, 0, 64, 16, 1, 1024</column>
<column name="FiltCoeff_1_U">hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W, 0, 16, 16, 0, 64, 16, 1, 1024</column>
<column name="FiltCoeff_2_U">hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W, 0, 16, 16, 0, 64, 16, 1, 1024</column>
<column name="FiltCoeff_3_U">hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W, 0, 16, 16, 0, 64, 16, 1, 1024</column>
<column name="FiltCoeff_4_U">hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W, 0, 16, 16, 0, 64, 16, 1, 1024</column>
<column name="FiltCoeff_5_U">hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W, 0, 16, 16, 0, 64, 16, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize">+, 0, 0, 12, 11, 3</column>
<column name="grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_add_ln637">+, 0, 0, 12, 11, 3</column>
<column name="y_6_fu_325_p2">+, 0, 0, 12, 11, 1</column>
<column name="empty_46_fu_297_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln224_fu_277_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln637_fu_320_p2">icmp, 0, 0, 11, 11, 11</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="TotalPixels_fu_283_p3">select, 0, 0, 11, 1, 11</column>
<column name="p_v1_fu_303_p3">select, 0, 0, 11, 1, 11</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="FiltCoeff_1_address0">14, 3, 6, 18</column>
<column name="FiltCoeff_1_ce0">14, 3, 1, 3</column>
<column name="FiltCoeff_1_we0">9, 2, 1, 2</column>
<column name="FiltCoeff_2_address0">14, 3, 6, 18</column>
<column name="FiltCoeff_2_ce0">14, 3, 1, 3</column>
<column name="FiltCoeff_2_we0">9, 2, 1, 2</column>
<column name="FiltCoeff_3_address0">14, 3, 6, 18</column>
<column name="FiltCoeff_3_ce0">14, 3, 1, 3</column>
<column name="FiltCoeff_3_we0">9, 2, 1, 2</column>
<column name="FiltCoeff_4_address0">14, 3, 6, 18</column>
<column name="FiltCoeff_4_ce0">14, 3, 1, 3</column>
<column name="FiltCoeff_4_we0">9, 2, 1, 2</column>
<column name="FiltCoeff_5_address0">14, 3, 6, 18</column>
<column name="FiltCoeff_5_ce0">14, 3, 1, 3</column>
<column name="FiltCoeff_5_we0">9, 2, 1, 2</column>
<column name="FiltCoeff_address0">14, 3, 6, 18</column>
<column name="FiltCoeff_ce0">14, 3, 1, 3</column>
<column name="FiltCoeff_we0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="stream_scaled_write">9, 2, 1, 2</column>
<column name="stream_upsampled_read">9, 2, 1, 2</column>
<column name="y_fu_72">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="PixArray_val_V_10_0_fu_104">8, 0, 8, 0</column>
<column name="PixArray_val_V_11_0_fu_108">8, 0, 8, 0</column>
<column name="PixArray_val_V_12_0_fu_112">8, 0, 8, 0</column>
<column name="PixArray_val_V_13_0_fu_116">8, 0, 8, 0</column>
<column name="PixArray_val_V_14_0_fu_120">8, 0, 8, 0</column>
<column name="PixArray_val_V_15_047_fu_124">8, 0, 8, 0</column>
<column name="PixArray_val_V_16_048_fu_128">8, 0, 8, 0</column>
<column name="PixArray_val_V_17_049_fu_132">8, 0, 8, 0</column>
<column name="PixArray_val_V_18_050_fu_136">8, 0, 8, 0</column>
<column name="PixArray_val_V_19_051_fu_140">8, 0, 8, 0</column>
<column name="PixArray_val_V_20_052_fu_144">8, 0, 8, 0</column>
<column name="PixArray_val_V_21_053_fu_148">8, 0, 8, 0</column>
<column name="PixArray_val_V_22_054_fu_152">8, 0, 8, 0</column>
<column name="PixArray_val_V_23_055_fu_156">8, 0, 8, 0</column>
<column name="PixArray_val_V_3_0_fu_76">8, 0, 8, 0</column>
<column name="PixArray_val_V_4_0_fu_80">8, 0, 8, 0</column>
<column name="PixArray_val_V_5_0_fu_84">8, 0, 8, 0</column>
<column name="PixArray_val_V_6_0_fu_88">8, 0, 8, 0</column>
<column name="PixArray_val_V_7_0_fu_92">8, 0, 8, 0</column>
<column name="PixArray_val_V_8_0_fu_96">8, 0, 8, 0</column>
<column name="PixArray_val_V_9_0_fu_100">8, 0, 8, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg">1, 0, 1, 0</column>
<column name="y_fu_72">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, hscale_core_polyphase, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, hscale_core_polyphase, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, hscale_core_polyphase, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, hscale_core_polyphase, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, hscale_core_polyphase, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, hscale_core_polyphase, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, hscale_core_polyphase, return value</column>
<column name="stream_upsampled_dout">in, 24, ap_fifo, stream_upsampled, pointer</column>
<column name="stream_upsampled_num_data_valid">in, 5, ap_fifo, stream_upsampled, pointer</column>
<column name="stream_upsampled_fifo_cap">in, 5, ap_fifo, stream_upsampled, pointer</column>
<column name="stream_upsampled_empty_n">in, 1, ap_fifo, stream_upsampled, pointer</column>
<column name="stream_upsampled_read">out, 1, ap_fifo, stream_upsampled, pointer</column>
<column name="Height">in, 16, ap_none, Height, pointer</column>
<column name="WidthIn">in, 16, ap_none, WidthIn, pointer</column>
<column name="WidthOut">in, 16, ap_none, WidthOut, pointer</column>
<column name="hfltCoeff_address0">out, 9, ap_memory, hfltCoeff, array</column>
<column name="hfltCoeff_ce0">out, 1, ap_memory, hfltCoeff, array</column>
<column name="hfltCoeff_q0">in, 16, ap_memory, hfltCoeff, array</column>
<column name="phasesH_address0">out, 11, ap_memory, phasesH, array</column>
<column name="phasesH_ce0">out, 1, ap_memory, phasesH, array</column>
<column name="phasesH_q0">in, 9, ap_memory, phasesH, array</column>
<column name="stream_scaled_din">out, 24, ap_fifo, stream_scaled, pointer</column>
<column name="stream_scaled_num_data_valid">in, 5, ap_fifo, stream_scaled, pointer</column>
<column name="stream_scaled_fifo_cap">in, 5, ap_fifo, stream_scaled, pointer</column>
<column name="stream_scaled_full_n">in, 1, ap_fifo, stream_scaled, pointer</column>
<column name="stream_scaled_write">out, 1, ap_fifo, stream_scaled, pointer</column>
</table>
</item>
</section>
</profile>
