// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module spmm_hls_pe (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        p_read30,
        p_read31,
        dense_buf_0_address0,
        dense_buf_0_ce0,
        dense_buf_0_q0,
        dense_buf_1_address0,
        dense_buf_1_ce0,
        dense_buf_1_q0,
        dense_buf_2_address0,
        dense_buf_2_ce0,
        dense_buf_2_q0,
        dense_buf_3_address0,
        dense_buf_3_ce0,
        dense_buf_3_q0,
        dense_buf_4_address0,
        dense_buf_4_ce0,
        dense_buf_4_q0,
        dense_buf_5_address0,
        dense_buf_5_ce0,
        dense_buf_5_q0,
        dense_buf_6_address0,
        dense_buf_6_ce0,
        dense_buf_6_q0,
        dense_buf_7_address0,
        dense_buf_7_ce0,
        dense_buf_7_q0,
        p_read32,
        p_read33,
        p_read34,
        p_read35,
        p_read36,
        p_read37,
        p_read38,
        p_read39,
        p_read40,
        p_read41,
        p_read42,
        p_read43,
        p_read44,
        p_read45,
        p_read46,
        p_read47,
        out_buf_address0,
        out_buf_ce0,
        out_buf_we0,
        out_buf_d0,
        K
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [0:0] p_read;
input  [0:0] p_read1;
input  [0:0] p_read2;
input  [0:0] p_read3;
input  [0:0] p_read4;
input  [0:0] p_read5;
input  [0:0] p_read6;
input  [0:0] p_read7;
input  [0:0] p_read8;
input  [0:0] p_read9;
input  [0:0] p_read10;
input  [0:0] p_read11;
input  [0:0] p_read12;
input  [0:0] p_read13;
input  [0:0] p_read14;
input  [0:0] p_read15;
input  [31:0] p_read16;
input  [31:0] p_read17;
input  [31:0] p_read18;
input  [31:0] p_read19;
input  [31:0] p_read20;
input  [31:0] p_read21;
input  [31:0] p_read22;
input  [31:0] p_read23;
input  [31:0] p_read24;
input  [31:0] p_read25;
input  [31:0] p_read26;
input  [31:0] p_read27;
input  [31:0] p_read28;
input  [31:0] p_read29;
input  [31:0] p_read30;
input  [31:0] p_read31;
output  [16:0] dense_buf_0_address0;
output   dense_buf_0_ce0;
input  [31:0] dense_buf_0_q0;
output  [16:0] dense_buf_1_address0;
output   dense_buf_1_ce0;
input  [31:0] dense_buf_1_q0;
output  [16:0] dense_buf_2_address0;
output   dense_buf_2_ce0;
input  [31:0] dense_buf_2_q0;
output  [16:0] dense_buf_3_address0;
output   dense_buf_3_ce0;
input  [31:0] dense_buf_3_q0;
output  [16:0] dense_buf_4_address0;
output   dense_buf_4_ce0;
input  [31:0] dense_buf_4_q0;
output  [16:0] dense_buf_5_address0;
output   dense_buf_5_ce0;
input  [31:0] dense_buf_5_q0;
output  [16:0] dense_buf_6_address0;
output   dense_buf_6_ce0;
input  [31:0] dense_buf_6_q0;
output  [16:0] dense_buf_7_address0;
output   dense_buf_7_ce0;
input  [31:0] dense_buf_7_q0;
input  [31:0] p_read32;
input  [0:0] p_read33;
input  [1:0] p_read34;
input  [0:0] p_read35;
input  [2:0] p_read36;
input  [2:0] p_read37;
input  [1:0] p_read38;
input  [0:0] p_read39;
input  [3:0] p_read40;
input  [3:0] p_read41;
input  [3:0] p_read42;
input  [3:0] p_read43;
input  [2:0] p_read44;
input  [2:0] p_read45;
input  [1:0] p_read46;
input  [3:0] p_read47;
output  [15:0] out_buf_address0;
output   out_buf_ce0;
output   out_buf_we0;
output  [31:0] out_buf_d0;
input  [31:0] K;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[16:0] dense_buf_0_address0;
reg dense_buf_0_ce0;
reg[16:0] dense_buf_1_address0;
reg dense_buf_1_ce0;
reg[16:0] dense_buf_2_address0;
reg dense_buf_2_ce0;
reg[16:0] dense_buf_3_address0;
reg dense_buf_3_ce0;
reg[16:0] dense_buf_4_address0;
reg dense_buf_4_ce0;
reg[16:0] dense_buf_5_address0;
reg dense_buf_5_ce0;
reg[16:0] dense_buf_6_address0;
reg dense_buf_6_ce0;
reg[16:0] dense_buf_7_address0;
reg dense_buf_7_ce0;
reg[15:0] out_buf_address0;
reg out_buf_ce0;
reg out_buf_we0;
reg[31:0] out_buf_d0;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] zext_ln89_fu_521_p1;
reg   [31:0] zext_ln89_reg_1020;
wire   [31:0] zext_ln89_1_fu_529_p1;
reg   [31:0] zext_ln89_1_reg_1025;
wire   [31:0] zext_ln89_2_fu_537_p1;
reg   [31:0] zext_ln89_2_reg_1030;
wire   [31:0] zext_ln89_3_fu_545_p1;
reg   [31:0] zext_ln89_3_reg_1035;
wire   [31:0] zext_ln89_4_fu_549_p1;
reg   [31:0] zext_ln89_4_reg_1040;
wire   [31:0] zext_ln89_5_fu_553_p1;
reg   [31:0] zext_ln89_5_reg_1045;
wire   [31:0] zext_ln89_6_fu_557_p1;
reg   [31:0] zext_ln89_6_reg_1050;
wire   [31:0] zext_ln89_7_fu_561_p1;
reg   [31:0] zext_ln89_7_reg_1055;
wire   [31:0] select_ln89_fu_565_p3;
reg   [31:0] select_ln89_reg_1060;
wire   [31:0] zext_ln89_8_fu_577_p1;
reg   [31:0] zext_ln89_8_reg_1065;
wire   [31:0] zext_ln89_9_fu_581_p1;
reg   [31:0] zext_ln89_9_reg_1070;
wire   [31:0] zext_ln89_10_fu_585_p1;
reg   [31:0] zext_ln89_10_reg_1075;
wire   [31:0] select_ln89_1_fu_589_p3;
reg   [31:0] select_ln89_1_reg_1080;
wire   [31:0] zext_ln89_11_fu_597_p1;
reg   [31:0] zext_ln89_11_reg_1085;
wire   [31:0] zext_ln89_12_fu_601_p1;
reg   [31:0] zext_ln89_12_reg_1090;
wire   [31:0] half_fu_653_p3;
reg   [31:0] half_reg_1095;
wire   [15:0] trunc_ln89_fu_661_p1;
reg   [15:0] trunc_ln89_reg_1100;
wire   [19:0] trunc_ln89_1_fu_665_p1;
reg   [19:0] trunc_ln89_1_reg_1105;
wire   [31:0] len_1_fu_669_p2;
reg   [31:0] len_1_reg_1110;
wire   [2:0] trunc_ln97_fu_675_p1;
reg   [2:0] trunc_ln97_reg_1115;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln93_fu_692_p2;
wire  signed [31:0] tmp_fu_711_p18;
wire   [31:0] tmp_1_fu_743_p18;
reg   [31:0] tmp_1_reg_1133;
wire   [19:0] trunc_ln96_1_fu_811_p1;
reg   [19:0] trunc_ln96_1_reg_1138;
wire    ap_CS_fsm_state3;
wire   [15:0] trunc_ln96_2_fu_815_p1;
reg   [15:0] trunc_ln96_2_reg_1144;
wire   [2:0] trunc_ln78_fu_819_p1;
reg   [2:0] trunc_ln78_reg_1150;
wire   [31:0] grp_fu_518_p1;
reg   [31:0] conv_i_i_reg_1156;
wire    ap_CS_fsm_state6;
wire   [19:0] add_ln97_fu_823_p2;
reg   [19:0] add_ln97_reg_1162;
wire    ap_CS_fsm_state7;
wire   [15:0] add_ln97_1_fu_827_p2;
reg   [15:0] add_ln97_1_reg_1167;
wire   [2:0] add_ln78_fu_831_p2;
reg   [2:0] add_ln78_reg_1172;
wire    grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_start;
wire    grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_done;
wire    grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_idle;
wire    grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_ready;
wire   [16:0] grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_0_address0;
wire    grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_0_ce0;
wire   [16:0] grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_1_address0;
wire    grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_1_ce0;
wire   [16:0] grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_2_address0;
wire    grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_2_ce0;
wire   [16:0] grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_3_address0;
wire    grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_3_ce0;
wire   [16:0] grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_4_address0;
wire    grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_4_ce0;
wire   [16:0] grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_5_address0;
wire    grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_5_ce0;
wire   [16:0] grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_6_address0;
wire    grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_6_ce0;
wire   [16:0] grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_7_address0;
wire    grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_7_ce0;
wire   [15:0] grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_address0;
wire    grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_ce0;
wire    grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_we0;
wire   [31:0] grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_d0;
wire   [31:0] grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_grp_fu_1177_p_din0;
wire   [31:0] grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_grp_fu_1177_p_din1;
wire    grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_grp_fu_1177_p_ce;
wire    grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_start;
wire    grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_done;
wire    grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_idle;
wire    grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_ready;
wire   [16:0] grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_0_address0;
wire    grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_0_ce0;
wire   [16:0] grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_1_address0;
wire    grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_1_ce0;
wire   [16:0] grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_2_address0;
wire    grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_2_ce0;
wire   [16:0] grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_3_address0;
wire    grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_3_ce0;
wire   [16:0] grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_4_address0;
wire    grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_4_ce0;
wire   [16:0] grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_5_address0;
wire    grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_5_ce0;
wire   [16:0] grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_6_address0;
wire    grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_6_ce0;
wire   [16:0] grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_7_address0;
wire    grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_7_ce0;
wire   [15:0] grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_address0;
wire    grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_ce0;
wire    grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_we0;
wire   [31:0] grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_d0;
wire   [31:0] grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_grp_fu_1177_p_din0;
wire   [31:0] grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_grp_fu_1177_p_din1;
wire    grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_grp_fu_1177_p_ce;
reg    grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg  signed [31:0] cur_out_row_fu_162;
wire   [31:0] cur_out_row_1_fu_793_p3;
reg   [4:0] i_fu_166;
wire   [4:0] add_ln93_fu_698_p2;
wire  signed [3:0] sext_ln89_fu_525_p1;
wire  signed [3:0] sext_ln89_1_fu_533_p1;
wire  signed [3:0] sext_ln89_2_fu_541_p1;
wire  signed [2:0] sext_ln89_3_fu_573_p1;
wire  signed [31:0] tmp_2_fu_605_p1;
wire  signed [31:0] sub_ln89_fu_613_p1;
wire   [31:0] sub_ln89_fu_613_p2;
wire   [30:0] lshr_ln89_1_fu_619_p4;
wire   [31:0] zext_ln89_13_fu_629_p1;
wire  signed [31:0] lshr_ln89_2_fu_639_p1;
wire   [30:0] lshr_ln89_2_fu_639_p4;
wire   [0:0] tmp_2_fu_605_p3;
wire   [31:0] sub_ln89_1_fu_633_p2;
wire   [31:0] zext_ln89_14_fu_649_p1;
wire  signed [31:0] len_1_fu_669_p0;
wire   [3:0] trunc_ln96_fu_707_p1;
wire  signed [31:0] add_ln99_fu_787_p0;
wire   [0:0] tmp_4_fu_765_p18;
wire   [31:0] add_ln99_fu_787_p2;
wire  signed [31:0] cur_out_row_1_fu_793_p2;
wire   [31:0] grp_fu_733_p2;
wire   [31:0] grp_fu_738_p2;
wire   [31:0] grp_fu_1177_p2;
reg   [31:0] grp_fu_1177_p0;
reg   [31:0] grp_fu_1177_p1;
reg    grp_fu_1177_ce;
reg   [9:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_start_reg = 1'b0;
#0 grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_start_reg = 1'b0;
end

spmm_hls_pe_Pipeline_VITIS_LOOP_76_1 grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_start),
    .ap_done(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_done),
    .ap_idle(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_idle),
    .ap_ready(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_ready),
    .half(half_reg_1095),
    .trunc_ln96_1(trunc_ln96_1_reg_1138),
    .dense_buf_0_address0(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_0_address0),
    .dense_buf_0_ce0(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_0_ce0),
    .dense_buf_0_q0(dense_buf_0_q0),
    .dense_buf_1_address0(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_1_address0),
    .dense_buf_1_ce0(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_1_ce0),
    .dense_buf_1_q0(dense_buf_1_q0),
    .dense_buf_2_address0(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_2_address0),
    .dense_buf_2_ce0(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_2_ce0),
    .dense_buf_2_q0(dense_buf_2_q0),
    .dense_buf_3_address0(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_3_address0),
    .dense_buf_3_ce0(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_3_ce0),
    .dense_buf_3_q0(dense_buf_3_q0),
    .dense_buf_4_address0(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_4_address0),
    .dense_buf_4_ce0(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_4_ce0),
    .dense_buf_4_q0(dense_buf_4_q0),
    .dense_buf_5_address0(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_5_address0),
    .dense_buf_5_ce0(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_5_ce0),
    .dense_buf_5_q0(dense_buf_5_q0),
    .dense_buf_6_address0(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_6_address0),
    .dense_buf_6_ce0(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_6_ce0),
    .dense_buf_6_q0(dense_buf_6_q0),
    .dense_buf_7_address0(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_7_address0),
    .dense_buf_7_ce0(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_7_ce0),
    .dense_buf_7_q0(dense_buf_7_q0),
    .trunc_ln78_1(trunc_ln78_reg_1150),
    .conv_i_i(conv_i_i_reg_1156),
    .trunc_ln96_3(trunc_ln96_2_reg_1144),
    .out_buf_address0(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_address0),
    .out_buf_ce0(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_ce0),
    .out_buf_we0(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_we0),
    .out_buf_d0(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_d0),
    .grp_fu_1177_p_din0(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_grp_fu_1177_p_din0),
    .grp_fu_1177_p_din1(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_grp_fu_1177_p_din1),
    .grp_fu_1177_p_dout0(grp_fu_1177_p2),
    .grp_fu_1177_p_ce(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_grp_fu_1177_p_ce)
);

spmm_hls_pe_Pipeline_VITIS_LOOP_76_11 grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_start),
    .ap_done(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_done),
    .ap_idle(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_idle),
    .ap_ready(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_ready),
    .len_1(len_1_reg_1110),
    .add_ln97(add_ln97_reg_1162),
    .dense_buf_0_address0(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_0_address0),
    .dense_buf_0_ce0(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_0_ce0),
    .dense_buf_0_q0(dense_buf_0_q0),
    .dense_buf_1_address0(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_1_address0),
    .dense_buf_1_ce0(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_1_ce0),
    .dense_buf_1_q0(dense_buf_1_q0),
    .dense_buf_2_address0(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_2_address0),
    .dense_buf_2_ce0(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_2_ce0),
    .dense_buf_2_q0(dense_buf_2_q0),
    .dense_buf_3_address0(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_3_address0),
    .dense_buf_3_ce0(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_3_ce0),
    .dense_buf_3_q0(dense_buf_3_q0),
    .dense_buf_4_address0(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_4_address0),
    .dense_buf_4_ce0(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_4_ce0),
    .dense_buf_4_q0(dense_buf_4_q0),
    .dense_buf_5_address0(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_5_address0),
    .dense_buf_5_ce0(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_5_ce0),
    .dense_buf_5_q0(dense_buf_5_q0),
    .dense_buf_6_address0(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_6_address0),
    .dense_buf_6_ce0(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_6_ce0),
    .dense_buf_6_q0(dense_buf_6_q0),
    .dense_buf_7_address0(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_7_address0),
    .dense_buf_7_ce0(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_7_ce0),
    .dense_buf_7_q0(dense_buf_7_q0),
    .add_ln78_6(add_ln78_reg_1172),
    .conv_i_i(conv_i_i_reg_1156),
    .add_ln97_1(add_ln97_1_reg_1167),
    .out_buf_address0(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_address0),
    .out_buf_ce0(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_ce0),
    .out_buf_we0(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_we0),
    .out_buf_d0(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_d0),
    .grp_fu_1177_p_din0(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_grp_fu_1177_p_din0),
    .grp_fu_1177_p_din1(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_grp_fu_1177_p_din1),
    .grp_fu_1177_p_dout0(grp_fu_1177_p2),
    .grp_fu_1177_p_ce(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_grp_fu_1177_p_ce)
);

spmm_hls_uitofp_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
uitofp_32ns_32_4_no_dsp_1_U176(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_1_reg_1133),
    .ce(1'b1),
    .dout(grp_fu_518_p1)
);

spmm_hls_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_164_32_1_1_U177(
    .din0(p_read32),
    .din1(zext_ln89_12_reg_1090),
    .din2(zext_ln89_11_reg_1085),
    .din3(select_ln89_1_reg_1080),
    .din4(zext_ln89_10_reg_1075),
    .din5(zext_ln89_9_reg_1070),
    .din6(zext_ln89_8_reg_1065),
    .din7(select_ln89_reg_1060),
    .din8(zext_ln89_7_reg_1055),
    .din9(zext_ln89_6_reg_1050),
    .din10(zext_ln89_5_reg_1045),
    .din11(zext_ln89_4_reg_1040),
    .din12(zext_ln89_3_reg_1035),
    .din13(zext_ln89_2_reg_1030),
    .din14(zext_ln89_1_reg_1025),
    .din15(zext_ln89_reg_1020),
    .din16(trunc_ln96_fu_707_p1),
    .dout(tmp_fu_711_p18)
);

spmm_hls_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U178(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_fu_711_p18),
    .din1(K),
    .ce(1'b1),
    .dout(grp_fu_733_p2)
);

spmm_hls_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U179(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(cur_out_row_fu_162),
    .din1(K),
    .ce(1'b1),
    .dout(grp_fu_738_p2)
);

spmm_hls_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_164_32_1_1_U180(
    .din0(p_read16),
    .din1(p_read17),
    .din2(p_read18),
    .din3(p_read19),
    .din4(p_read20),
    .din5(p_read21),
    .din6(p_read22),
    .din7(p_read23),
    .din8(p_read24),
    .din9(p_read25),
    .din10(p_read26),
    .din11(p_read27),
    .din12(p_read28),
    .din13(p_read29),
    .din14(p_read30),
    .din15(p_read31),
    .din16(trunc_ln96_fu_707_p1),
    .dout(tmp_1_fu_743_p18)
);

spmm_hls_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
mux_164_1_1_1_U181(
    .din0(p_read),
    .din1(p_read1),
    .din2(p_read2),
    .din3(p_read3),
    .din4(p_read4),
    .din5(p_read5),
    .din6(p_read6),
    .din7(p_read7),
    .din8(p_read8),
    .din9(p_read9),
    .din10(p_read10),
    .din11(p_read11),
    .din12(p_read12),
    .din13(p_read13),
    .din14(p_read14),
    .din15(p_read15),
    .din16(trunc_ln96_fu_707_p1),
    .dout(tmp_4_fu_765_p18)
);

spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U182(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1177_p0),
    .din1(grp_fu_1177_p1),
    .ce(grp_fu_1177_ce),
    .dout(grp_fu_1177_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_start_reg <= 1'b1;
        end else if ((grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_ready == 1'b1)) begin
            grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_start_reg <= 1'b1;
        end else if ((grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_ready == 1'b1)) begin
            grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        cur_out_row_fu_162 <= 32'd0;
    end else if (((icmp_ln93_fu_692_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        cur_out_row_fu_162 <= cur_out_row_1_fu_793_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_166 <= 5'd0;
    end else if (((icmp_ln93_fu_692_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_fu_166 <= add_ln93_fu_698_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln78_reg_1172 <= add_ln78_fu_831_p2;
        add_ln97_1_reg_1167 <= add_ln97_1_fu_827_p2;
        add_ln97_reg_1162 <= add_ln97_fu_823_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_i_i_reg_1156 <= grp_fu_518_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        half_reg_1095 <= half_fu_653_p3;
        len_1_reg_1110 <= len_1_fu_669_p2;
        select_ln89_1_reg_1080[1 : 0] <= select_ln89_1_fu_589_p3[1 : 0];
        select_ln89_reg_1060[2 : 0] <= select_ln89_fu_565_p3[2 : 0];
        trunc_ln89_1_reg_1105 <= trunc_ln89_1_fu_665_p1;
        trunc_ln89_reg_1100 <= trunc_ln89_fu_661_p1;
        trunc_ln97_reg_1115 <= trunc_ln97_fu_675_p1;
        zext_ln89_10_reg_1075[2 : 0] <= zext_ln89_10_fu_585_p1[2 : 0];
        zext_ln89_11_reg_1085[1 : 0] <= zext_ln89_11_fu_597_p1[1 : 0];
        zext_ln89_12_reg_1090[0] <= zext_ln89_12_fu_601_p1[0];
        zext_ln89_1_reg_1025[3 : 0] <= zext_ln89_1_fu_529_p1[3 : 0];
        zext_ln89_2_reg_1030[3 : 0] <= zext_ln89_2_fu_537_p1[3 : 0];
        zext_ln89_3_reg_1035[3 : 0] <= zext_ln89_3_fu_545_p1[3 : 0];
        zext_ln89_4_reg_1040[3 : 0] <= zext_ln89_4_fu_549_p1[3 : 0];
        zext_ln89_5_reg_1045[3 : 0] <= zext_ln89_5_fu_553_p1[3 : 0];
        zext_ln89_6_reg_1050[3 : 0] <= zext_ln89_6_fu_557_p1[3 : 0];
        zext_ln89_7_reg_1055[3 : 0] <= zext_ln89_7_fu_561_p1[3 : 0];
        zext_ln89_8_reg_1065[2 : 0] <= zext_ln89_8_fu_577_p1[2 : 0];
        zext_ln89_9_reg_1070[2 : 0] <= zext_ln89_9_fu_581_p1[2 : 0];
        zext_ln89_reg_1020[3 : 0] <= zext_ln89_fu_521_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln93_fu_692_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_1_reg_1133 <= tmp_1_fu_743_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        trunc_ln78_reg_1150 <= trunc_ln78_fu_819_p1;
        trunc_ln96_1_reg_1138 <= trunc_ln96_1_fu_811_p1;
        trunc_ln96_2_reg_1144 <= trunc_ln96_2_fu_815_p1;
    end
end

always @ (*) begin
    if ((grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((icmp_ln93_fu_692_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_692_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_buf_0_address0 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dense_buf_0_address0 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_0_address0;
    end else begin
        dense_buf_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_buf_0_ce0 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dense_buf_0_ce0 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_0_ce0;
    end else begin
        dense_buf_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_buf_1_address0 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dense_buf_1_address0 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_1_address0;
    end else begin
        dense_buf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_buf_1_ce0 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dense_buf_1_ce0 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_1_ce0;
    end else begin
        dense_buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_buf_2_address0 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dense_buf_2_address0 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_2_address0;
    end else begin
        dense_buf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_buf_2_ce0 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dense_buf_2_ce0 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_2_ce0;
    end else begin
        dense_buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_buf_3_address0 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dense_buf_3_address0 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_3_address0;
    end else begin
        dense_buf_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_buf_3_ce0 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dense_buf_3_ce0 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_3_ce0;
    end else begin
        dense_buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_buf_4_address0 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dense_buf_4_address0 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_4_address0;
    end else begin
        dense_buf_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_buf_4_ce0 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dense_buf_4_ce0 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_4_ce0;
    end else begin
        dense_buf_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_buf_5_address0 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dense_buf_5_address0 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_5_address0;
    end else begin
        dense_buf_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_buf_5_ce0 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dense_buf_5_ce0 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_5_ce0;
    end else begin
        dense_buf_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_buf_6_address0 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dense_buf_6_address0 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_6_address0;
    end else begin
        dense_buf_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_buf_6_ce0 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dense_buf_6_ce0 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_6_ce0;
    end else begin
        dense_buf_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_buf_7_address0 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dense_buf_7_address0 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_7_address0;
    end else begin
        dense_buf_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_buf_7_ce0 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dense_buf_7_ce0 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_7_ce0;
    end else begin
        dense_buf_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1177_ce = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_grp_fu_1177_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1177_ce = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_grp_fu_1177_p_ce;
    end else begin
        grp_fu_1177_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1177_p0 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_grp_fu_1177_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1177_p0 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_grp_fu_1177_p_din0;
    end else begin
        grp_fu_1177_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1177_p1 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_grp_fu_1177_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1177_p1 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_grp_fu_1177_p_din1;
    end else begin
        grp_fu_1177_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        out_buf_address0 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        out_buf_address0 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_address0;
    end else begin
        out_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        out_buf_ce0 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        out_buf_ce0 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_ce0;
    end else begin
        out_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        out_buf_d0 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        out_buf_d0 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_d0;
    end else begin
        out_buf_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        out_buf_we0 = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        out_buf_we0 = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_we0;
    end else begin
        out_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln93_fu_692_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln78_fu_831_p2 = (trunc_ln78_reg_1150 + trunc_ln97_reg_1115);

assign add_ln93_fu_698_p2 = (i_fu_166 + 5'd1);

assign add_ln97_1_fu_827_p2 = (trunc_ln96_2_reg_1144 + trunc_ln89_reg_1100);

assign add_ln97_fu_823_p2 = (trunc_ln96_1_reg_1138 + trunc_ln89_1_reg_1105);

assign add_ln99_fu_787_p0 = cur_out_row_fu_162;

assign add_ln99_fu_787_p2 = ($signed(add_ln99_fu_787_p0) + $signed(32'd1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign cur_out_row_1_fu_793_p2 = cur_out_row_fu_162;

assign cur_out_row_1_fu_793_p3 = ((tmp_4_fu_765_p18[0:0] == 1'b1) ? add_ln99_fu_787_p2 : cur_out_row_1_fu_793_p2);

assign grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_start = grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_start_reg;

assign grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_start = grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_start_reg;

assign half_fu_653_p3 = ((tmp_2_fu_605_p3[0:0] == 1'b1) ? sub_ln89_1_fu_633_p2 : zext_ln89_14_fu_649_p1);

assign icmp_ln93_fu_692_p2 = ((i_fu_166 == 5'd16) ? 1'b1 : 1'b0);

assign len_1_fu_669_p0 = K;

assign len_1_fu_669_p2 = ($signed(len_1_fu_669_p0) - $signed(half_fu_653_p3));

assign lshr_ln89_1_fu_619_p4 = {{sub_ln89_fu_613_p2[31:1]}};

assign lshr_ln89_2_fu_639_p1 = K;

assign lshr_ln89_2_fu_639_p4 = {{lshr_ln89_2_fu_639_p1[31:1]}};

assign select_ln89_1_fu_589_p3 = ((p_read35[0:0] == 1'b1) ? 32'd3 : 32'd0);

assign select_ln89_fu_565_p3 = ((p_read39[0:0] == 1'b1) ? 32'd7 : 32'd0);

assign sext_ln89_1_fu_533_p1 = $signed(p_read45);

assign sext_ln89_2_fu_541_p1 = $signed(p_read44);

assign sext_ln89_3_fu_573_p1 = $signed(p_read38);

assign sext_ln89_fu_525_p1 = $signed(p_read46);

assign sub_ln89_1_fu_633_p2 = (32'd0 - zext_ln89_13_fu_629_p1);

assign sub_ln89_fu_613_p1 = K;

assign sub_ln89_fu_613_p2 = ($signed(32'd0) - $signed(sub_ln89_fu_613_p1));

assign tmp_2_fu_605_p1 = K;

assign tmp_2_fu_605_p3 = tmp_2_fu_605_p1[32'd31];

assign trunc_ln78_fu_819_p1 = grp_fu_733_p2[2:0];

assign trunc_ln89_1_fu_665_p1 = half_fu_653_p3[19:0];

assign trunc_ln89_fu_661_p1 = half_fu_653_p3[15:0];

assign trunc_ln96_1_fu_811_p1 = grp_fu_733_p2[19:0];

assign trunc_ln96_2_fu_815_p1 = grp_fu_738_p2[15:0];

assign trunc_ln96_fu_707_p1 = i_fu_166[3:0];

assign trunc_ln97_fu_675_p1 = half_fu_653_p3[2:0];

assign zext_ln89_10_fu_585_p1 = p_read36;

assign zext_ln89_11_fu_597_p1 = p_read34;

assign zext_ln89_12_fu_601_p1 = p_read33;

assign zext_ln89_13_fu_629_p1 = lshr_ln89_1_fu_619_p4;

assign zext_ln89_14_fu_649_p1 = lshr_ln89_2_fu_639_p4;

assign zext_ln89_1_fu_529_p1 = $unsigned(sext_ln89_fu_525_p1);

assign zext_ln89_2_fu_537_p1 = $unsigned(sext_ln89_1_fu_533_p1);

assign zext_ln89_3_fu_545_p1 = $unsigned(sext_ln89_2_fu_541_p1);

assign zext_ln89_4_fu_549_p1 = p_read43;

assign zext_ln89_5_fu_553_p1 = p_read42;

assign zext_ln89_6_fu_557_p1 = p_read41;

assign zext_ln89_7_fu_561_p1 = p_read40;

assign zext_ln89_8_fu_577_p1 = $unsigned(sext_ln89_3_fu_573_p1);

assign zext_ln89_9_fu_581_p1 = p_read37;

assign zext_ln89_fu_521_p1 = p_read47;

always @ (posedge ap_clk) begin
    zext_ln89_reg_1020[31:4] <= 28'b0000000000000000000000000000;
    zext_ln89_1_reg_1025[31:4] <= 28'b0000000000000000000000000000;
    zext_ln89_2_reg_1030[31:4] <= 28'b0000000000000000000000000000;
    zext_ln89_3_reg_1035[31:4] <= 28'b0000000000000000000000000000;
    zext_ln89_4_reg_1040[31:4] <= 28'b0000000000000000000000000000;
    zext_ln89_5_reg_1045[31:4] <= 28'b0000000000000000000000000000;
    zext_ln89_6_reg_1050[31:4] <= 28'b0000000000000000000000000000;
    zext_ln89_7_reg_1055[31:4] <= 28'b0000000000000000000000000000;
    select_ln89_reg_1060[31:3] <= 29'b00000000000000000000000000000;
    zext_ln89_8_reg_1065[31:3] <= 29'b00000000000000000000000000000;
    zext_ln89_9_reg_1070[31:3] <= 29'b00000000000000000000000000000;
    zext_ln89_10_reg_1075[31:3] <= 29'b00000000000000000000000000000;
    select_ln89_1_reg_1080[31:2] <= 30'b000000000000000000000000000000;
    zext_ln89_11_reg_1085[31:2] <= 30'b000000000000000000000000000000;
    zext_ln89_12_reg_1090[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //spmm_hls_pe
