Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main.qsys --synthesis=VHDL --output-directory=/media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading qsys/main.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 15.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 15.1]
Progress: Parameterizing module cpu
Progress: Adding gcd_cc_0 [gcd_cc 1.0]
Progress: Parameterizing module gcd_cc_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory
Progress: Adding timer [altera_avalon_timer 15.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: main: Generating main "main" for QUARTUS_SYNTH
Info: cpu: "main" instantiated altera_nios2_gen2 "cpu"
Info: gcd_cc_0: "main" instantiated gcd_cc "gcd_cc_0"
Info: jtag_uart: Starting RTL generation for module 'main_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/js/altera/15.1.0/quartus/linux64/perl/bin/perl -I /home/js/altera/15.1.0/quartus/linux64/perl/lib -I /home/js/altera/15.1.0/quartus/sopc_builder/bin/europa -I /home/js/altera/15.1.0/quartus/sopc_builder/bin/perl_lib -I /home/js/altera/15.1.0/quartus/sopc_builder/bin -I /home/js/altera/15.1.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/js/altera/15.1.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/js/altera/15.1.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=main_jtag_uart --dir=/tmp/alt9000_1256636454296393306.dir/0002_jtag_uart_gen/ --quartus_dir=/home/js/altera/15.1.0/quartus --verilog --config=/tmp/alt9000_1256636454296393306.dir/0002_jtag_uart_gen//main_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'main_jtag_uart'
Info: jtag_uart: "main" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_memory: Starting RTL generation for module 'main_onchip_memory'
Info: onchip_memory:   Generation command is [exec /home/js/altera/15.1.0/quartus/linux64/perl/bin/perl -I /home/js/altera/15.1.0/quartus/linux64/perl/lib -I /home/js/altera/15.1.0/quartus/sopc_builder/bin/europa -I /home/js/altera/15.1.0/quartus/sopc_builder/bin/perl_lib -I /home/js/altera/15.1.0/quartus/sopc_builder/bin -I /home/js/altera/15.1.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/js/altera/15.1.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/js/altera/15.1.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=main_onchip_memory --dir=/tmp/alt9000_1256636454296393306.dir/0003_onchip_memory_gen/ --quartus_dir=/home/js/altera/15.1.0/quartus --verilog --config=/tmp/alt9000_1256636454296393306.dir/0003_onchip_memory_gen//main_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'main_onchip_memory'
Info: onchip_memory: "main" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: timer: Starting RTL generation for module 'main_timer'
Info: timer:   Generation command is [exec /home/js/altera/15.1.0/quartus/linux64//perl/bin/perl -I /home/js/altera/15.1.0/quartus/linux64//perl/lib -I /home/js/altera/15.1.0/quartus/sopc_builder/bin/europa -I /home/js/altera/15.1.0/quartus/sopc_builder/bin/perl_lib -I /home/js/altera/15.1.0/quartus/sopc_builder/bin -I /home/js/altera/15.1.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/js/altera/15.1.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/js/altera/15.1.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=main_timer --dir=/tmp/alt9000_1256636454296393306.dir/0004_timer_gen/ --quartus_dir=/home/js/altera/15.1.0/quartus --verilog --config=/tmp/alt9000_1256636454296393306.dir/0004_timer_gen//main_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'main_timer'
Info: timer: "main" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "main" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "main" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "main" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'main_cpu_cpu'
Info: cpu:   Generation command is [exec /home/js/altera/15.1.0/quartus/linux64//eperlcmd -I /home/js/altera/15.1.0/quartus/linux64//perl/lib -I /home/js/altera/15.1.0/quartus/sopc_builder/bin/europa -I /home/js/altera/15.1.0/quartus/sopc_builder/bin/perl_lib -I /home/js/altera/15.1.0/quartus/sopc_builder/bin -I /home/js/altera/15.1.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/js/altera/15.1.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/js/altera/15.1.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/js/altera/15.1.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/js/altera/15.1.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=main_cpu_cpu --dir=/tmp/alt9000_1256636454296393306.dir/0007_cpu_gen/ --quartus_bindir=/home/js/altera/15.1.0/quartus/linux64/ --verilog --config=/tmp/alt9000_1256636454296393306.dir/0007_cpu_gen//main_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.01.08 22:19:23 (*) Starting Nios II generation
Info: cpu: # 2022.01.08 22:19:23 (*)   Checking for plaintext license.
Info: cpu: # 2022.01.08 22:19:31 (*)   Plaintext license not found.
Info: cpu: # 2022.01.08 22:19:31 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.01.08 22:19:31 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.01.08 22:19:31 (*)   Creating all objects for CPU
Info: cpu: # 2022.01.08 22:19:33 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.01.08 22:19:33 (*)   Creating plain-text RTL
Info: cpu: # 2022.01.08 22:19:34 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'main_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /media/sf_SF2/vhdl/nios/custom-comps/gcd-cc-fcf/qsys/main/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: main: Done "main" with 28 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
