<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: -11 (means success: 0)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/defparam2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/defparam2.v</a>
time_elapsed: 0.000s
ram usage: 9576 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tests/ivtest/ivltests/defparam2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/defparam2.v</a>
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: defparam2.v --------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/ivtest/ivltests/defparam2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/defparam2.v</a> to parse list
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/defparam2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/defparam2.v</a>::17 error in parsing: (syntax error, unexpected &#39;[&#39;, expecting &#39;=&#39;)
   defparam main.xx.U[0].number = 0;
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/defparam2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/defparam2.v</a>::18 error in parsing: (syntax error, unexpected &#39;[&#39;, expecting &#39;=&#39;)
   defparam main.xx.U[1].number = 1;
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/defparam2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/defparam2.v</a>::19 error in parsing: (syntax error, unexpected &#39;[&#39;, expecting &#39;=&#39;)
   defparam main.xx.U[2].number = 2;
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/defparam2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/defparam2.v</a>::20 error in parsing: (syntax error, unexpected &#39;[&#39;, expecting &#39;=&#39;)
   defparam main.xx.U[3].number = 3;
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/defparam2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/defparam2.v</a>::21 error in parsing: (syntax error, unexpected &#39;[&#39;, expecting &#39;=&#39;)
   defparam main.xx.U[4].number = 4;
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/defparam2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/defparam2.v</a>::25 error in parsing: (syntax error, unexpected vDELAY_ID)
      #1 clk = 1;
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/defparam2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/defparam2.v</a>::29 error in parsing: (syntax error, unexpected vEND)
   end
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/defparam2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/defparam2.v</a>::34 error in parsing: (syntax error, unexpected &#39;[&#39;, expecting &#39;(&#39;)
   target U [wid-1:0] (.clk(clk));
WARNING (10)::PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/defparam2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/defparam2.v</a>::35 there are no ports for the module (main), all logic will be dropped since it is not driving an output
endmodule //
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	target
==========================

</pre>
</body>