#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 13 21:28:11 2025
# Process ID: 43868
# Current directory: C:/Users/26041/Desktop/Math Logic/Projects/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40676 C:\Users\26041\Desktop\Math Logic\Projects\project_3\project_3.xpr
# Log file: C:/Users/26041/Desktop/Math Logic/Projects/project_3/vivado.log
# Journal file: C:/Users/26041/Desktop/Math Logic/Projects/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
close [ open {C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/constrs_1/new/remote_half.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/constrs_1/new/remote_half.xdc}}
set_property is_enabled false [get_files  {{C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/constrs_1/new/remote.xdc}}]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
[Sun Apr 13 21:32:53 2025] Launched synth_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.runs/synth_1/runme.log
[Sun Apr 13 21:32:53 2025] Launched impl_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1714.625 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1714.625 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1714.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1915.832 ; gain = 1055.852
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
[Sun Apr 13 22:05:32 2025] Launched synth_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.runs/synth_1/runme.log
[Sun Apr 13 22:05:32 2025] Launched impl_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/constrs_1/new/remote_half.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/constrs_1/new/remote_half.xdc}}
file delete -force {C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/constrs_1/new/remote_half.xdc}
close [ open {C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/constrs_1/new/adder_full.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/constrs_1/new/adder_full.xdc}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
[Sun Apr 13 22:36:43 2025] Launched synth_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.runs/synth_1/runme.log
[Sun Apr 13 22:36:44 2025] Launched impl_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.runs/impl_1/runme.log
set_property top full_adder [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
[Sun Apr 13 22:45:58 2025] Launched synth_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.runs/synth_1/runme.log
[Sun Apr 13 22:45:58 2025] Launched impl_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.runs/impl_1/runme.log
set_property top adder8 [current_fileset]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/constrs_1/new/adder_full.xdc}}]
set_property is_enabled true [get_files  {{C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.srcs/constrs_1/new/remote.xdc}}]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
[Sun Apr 13 23:20:10 2025] Launched synth_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.runs/synth_1/runme.log
[Sun Apr 13 23:20:10 2025] Launched impl_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_3/project_3.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 13 23:44:17 2025...
