	component Tx4_6Gbps_reco is
		port (
			reconfig_busy             : out std_logic;                                         -- reconfig_busy
			mgmt_clk_clk              : in  std_logic                      := 'X';             -- clk
			mgmt_rst_reset            : in  std_logic                      := 'X';             -- reset
			reconfig_mgmt_address     : in  std_logic_vector(6 downto 0)   := (others => 'X'); -- address
			reconfig_mgmt_read        : in  std_logic                      := 'X';             -- read
			reconfig_mgmt_readdata    : out std_logic_vector(31 downto 0);                     -- readdata
			reconfig_mgmt_waitrequest : out std_logic;                                         -- waitrequest
			reconfig_mgmt_write       : in  std_logic                      := 'X';             -- write
			reconfig_mgmt_writedata   : in  std_logic_vector(31 downto 0)  := (others => 'X'); -- writedata
			ch0_7_to_xcvr             : out std_logic_vector(559 downto 0);                    -- reconfig_to_xcvr
			ch0_7_from_xcvr           : in  std_logic_vector(367 downto 0) := (others => 'X'); -- reconfig_from_xcvr
			ch8_15_to_xcvr            : out std_logic_vector(559 downto 0);                    -- reconfig_to_xcvr
			ch8_15_from_xcvr          : in  std_logic_vector(367 downto 0) := (others => 'X'); -- reconfig_from_xcvr
			ch16_17_to_xcvr           : out std_logic_vector(139 downto 0);                    -- reconfig_to_xcvr
			ch16_17_from_xcvr         : in  std_logic_vector(91 downto 0)  := (others => 'X')  -- reconfig_from_xcvr
		);
	end component Tx4_6Gbps_reco;

