{
  "model_metadata": {
    "name": "MIPS R2000 CPU Queueing Model",
    "version": "1.0",
    "date": "2026-01-24",
    "target_cpu": "MIPS R2000 (1985)",
    "description": "The textbook RISC - taught a generation of computer scientists"
  },
  "architecture": {
    "word_size_bits": 32,
    "data_bus_width_bits": 32,
    "address_bus_width_bits": 32,
    "clock_frequency_mhz": 8.0,
    "max_clock_mhz": 16.67,
    "registers": 32,
    "architecture_type": "RISC_classic",
    "pipeline_stages": 5,
    "transistor_count": 110000
  },
  "risc_purity": {
    "fixed_instruction_size": "All instructions 32 bits",
    "load_store": "Only load/store access memory",
    "simple_addressing": "Base + offset only",
    "hardwired_control": "No microcode",
    "register_r0": "Hardwired to zero"
  },
  "pipeline": {
    "stages": ["IF", "ID", "EX", "MEM", "WB"],
    "ideal_cpi": 1.0,
    "hazard_handling": "Interlocks and forwarding"
  },
  "performance_characteristics": {
    "ipc_expected": 0.80,
    "mips_at_16mhz": 13
  },
  "historical_context": {
    "year_introduced": 1985,
    "designer": "MIPS Computer Systems (John Hennessy)",
    "significance": "Defined RISC for academia and industry",
    "systems": ["SGI workstations", "DEC stations", "PlayStation 1/2", "Routers"],
    "textbook": "Patterson & Hennessy used MIPS as teaching architecture"
  },
  "educational_impact": {
    "textbook": "Computer Organization and Design",
    "students_taught": "Millions",
    "simulators": "SPIM, MARS",
    "why_mips": "Clean, simple, easy to understand"
  }
}
