assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::indicator_1d ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::sclk ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::indicator_neg_edge ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::rd_ADDR == 0) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::cnt128d_rd_valid ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::indicator ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::rd_DATA == 0) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::indicator_pos_edge ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_ADDR == 0) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::mem_valid ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::cnt128d_rd == 0) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::cnt128d_rd_valid_stop ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::mem_data == 0) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::cnt128d_rd_valid_start ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::cnt128d_wr == 0) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rstn) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rd_CSN ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_ADDR == 0) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::cnt128d_rd_valid ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::cnt128d_rd == 0) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::mem_data == 0) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::sclk ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::indicator_neg_edge ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::cnt128d_rd_valid_start ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::rd_DATA == 0) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::rd_ADDR == 0) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::cnt128d_wr == 0) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rstn ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::cnt128d_rd_valid_stop ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::mem_valid ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::indicator_1d ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::indicator ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::indicator_pos_edge ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::cnt128d_wr == 0) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::cnt128d_rd_valid_stop ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::cnt128d_rd_valid ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::mem_valid ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::cnt128d_rd == 0) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::indicator_neg_edge ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rstn ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::mem_data == 0) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::indicator_pos_edge ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rd_CSN ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::rd_ADDR == 0) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::indicator ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::rd_DATA == 0) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_ADDR == 0) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::indicator_1d ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::sclk ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::cnt128d_rd_valid_start ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::cnt128d_wr == 0) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::indicator_1d ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rstn ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::cnt128d_rd_valid_start ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::indicator_pos_edge ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::indicator ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::indicator_neg_edge ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_ADDR == 0) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::sclk ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::cnt128d_rd == 0) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::cnt128d_rd_valid ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::mem_data == 0) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::mem_valid ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::rd_ADDR == 0) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rd_CSN ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::cnt128d_rd_valid_stop ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::rd_DATA == 0) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rd_CSN ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rstn ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rstn && !mtx_trps_8x8_dpsram_::wr_CSN) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && mtx_trps_8x8_dpsram_::rd_CSN) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && !mtx_trps_8x8_dpsram_::rstn) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && mtx_trps_8x8_dpsram_::rd_CSN) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && !mtx_trps_8x8_dpsram_::rstn) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && mtx_trps_8x8_dpsram_::rd_CSN) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_WEN) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_WEN ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_WEN ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::inp_valid) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::inp_valid ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_WEN ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::inp_valid ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::inp_valid ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_WEN ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::inp_valid ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_WEN) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_WEN ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_WEN ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_WEN ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_WEN ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 132) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 132) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 191) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 191) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 191) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 191) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 62) && (mtx_trps_8x8_dpsram_::inp_data <= 127)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 62) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 62) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 62) && (mtx_trps_8x8_dpsram_::inp_data <= 127)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 170) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 170) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 130) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 130) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 130) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 130) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 82) && (mtx_trps_8x8_dpsram_::wr_DATA <= 169)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 82) && (mtx_trps_8x8_dpsram_::inp_data <= 169)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 61)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 61)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 61)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 61)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 190)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 190)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 190)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 190)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::wr_DATA >= 134) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::inp_data >= 134) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 166) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 166) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 166) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 166) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 82) && (mtx_trps_8x8_dpsram_::inp_data <= 127)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 82) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 82) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 82) && (mtx_trps_8x8_dpsram_::inp_data <= 127)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 126) && (mtx_trps_8x8_dpsram_::inp_data <= 171)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 126) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 126) && (mtx_trps_8x8_dpsram_::inp_data <= 171)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 126) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 214) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 214) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 214) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 214) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 215) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 215) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 215) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 215) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 81) && (mtx_trps_8x8_dpsram_::inp_data <= 164)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 81) && (mtx_trps_8x8_dpsram_::wr_DATA <= 164)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 81) && (mtx_trps_8x8_dpsram_::inp_data <= 164)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 81) && (mtx_trps_8x8_dpsram_::wr_DATA <= 164)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 39) && (mtx_trps_8x8_dpsram_::wr_DATA <= 81)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 39) && (mtx_trps_8x8_dpsram_::wr_DATA <= 81)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 39) && (mtx_trps_8x8_dpsram_::inp_data <= 81)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 39) && (mtx_trps_8x8_dpsram_::inp_data <= 81)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 171)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 171)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 42) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 42) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 42) && (mtx_trps_8x8_dpsram_::inp_data <= 84)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 42) && (mtx_trps_8x8_dpsram_::inp_data <= 84)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 41)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 41)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 41)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 41)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 125)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 125)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 125)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 125)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::inp_data >= 171) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::wr_DATA >= 171) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::wr_DATA >= 83) && (mtx_trps_8x8_dpsram_::wr_DATA <= 170)) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::inp_data >= 83) && (mtx_trps_8x8_dpsram_::inp_data <= 170)) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 214)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 214)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 214)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 214)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 213)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 213)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 213)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 213)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 38)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 38)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 38)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 38)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::inp_data >= 182) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::wr_DATA >= 182) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 222) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 222) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 222) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 222) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 222) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 222) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 222) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 222) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 221)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 221)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 221)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 221)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 92) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 92) && (mtx_trps_8x8_dpsram_::inp_data <= 127)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 92) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 92) && (mtx_trps_8x8_dpsram_::inp_data <= 127)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 150) && (mtx_trps_8x8_dpsram_::inp_data <= 186)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 150) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 150) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 150) && (mtx_trps_8x8_dpsram_::inp_data <= 186)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 189) && (mtx_trps_8x8_dpsram_::inp_data <= 221)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 189) && (mtx_trps_8x8_dpsram_::wr_DATA <= 221)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 189) && (mtx_trps_8x8_dpsram_::inp_data <= 221)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 189) && (mtx_trps_8x8_dpsram_::wr_DATA <= 221)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 91)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 91)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 91)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 91)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 225) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 225) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 225) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 225) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 124) && (mtx_trps_8x8_dpsram_::wr_DATA <= 185)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 124) && (mtx_trps_8x8_dpsram_::inp_data <= 185)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 124) && (mtx_trps_8x8_dpsram_::inp_data <= 185)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 124) && (mtx_trps_8x8_dpsram_::wr_DATA <= 185)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 112) && (mtx_trps_8x8_dpsram_::inp_data <= 141)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 112) && (mtx_trps_8x8_dpsram_::wr_DATA <= 141)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 112) && (mtx_trps_8x8_dpsram_::inp_data <= 141)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 112) && (mtx_trps_8x8_dpsram_::wr_DATA <= 141)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 121)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 121)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 89)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 89)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 89)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 89)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 90) && (mtx_trps_8x8_dpsram_::inp_data <= 119)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 90) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 90) && (mtx_trps_8x8_dpsram_::inp_data <= 119)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 90) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 228) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 228) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 228) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 228) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 27) && (mtx_trps_8x8_dpsram_::inp_data <= 58)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 27) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 27) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 27) && (mtx_trps_8x8_dpsram_::inp_data <= 58)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 228) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 228) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 228) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 228) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 27) && (mtx_trps_8x8_dpsram_::inp_data <= 58)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 27) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 27) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 27) && (mtx_trps_8x8_dpsram_::inp_data <= 58)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::wr_DATA >= 57) && (mtx_trps_8x8_dpsram_::wr_DATA <= 113)) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::inp_data >= 57) && (mtx_trps_8x8_dpsram_::inp_data <= 113)) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 61) && (mtx_trps_8x8_dpsram_::inp_data <= 123)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 61) && (mtx_trps_8x8_dpsram_::inp_data <= 123)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 61) && (mtx_trps_8x8_dpsram_::wr_DATA <= 123)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 61) && (mtx_trps_8x8_dpsram_::wr_DATA <= 123)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 155) && (mtx_trps_8x8_dpsram_::inp_data <= 188)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 155) && (mtx_trps_8x8_dpsram_::wr_DATA <= 188)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 155) && (mtx_trps_8x8_dpsram_::inp_data <= 188)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 155) && (mtx_trps_8x8_dpsram_::wr_DATA <= 188)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 200) && (mtx_trps_8x8_dpsram_::wr_DATA <= 227)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 200) && (mtx_trps_8x8_dpsram_::inp_data <= 227)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 200) && (mtx_trps_8x8_dpsram_::wr_DATA <= 227)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 200) && (mtx_trps_8x8_dpsram_::inp_data <= 227)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 149)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 149)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 149)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 149)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 27) && (mtx_trps_8x8_dpsram_::inp_data <= 55)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 27) && (mtx_trps_8x8_dpsram_::wr_DATA <= 55)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 27) && (mtx_trps_8x8_dpsram_::inp_data <= 55)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 27) && (mtx_trps_8x8_dpsram_::wr_DATA <= 55)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 125) && (mtx_trps_8x8_dpsram_::inp_data <= 152)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 125) && (mtx_trps_8x8_dpsram_::inp_data <= 152)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 125) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 125) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 56) && (mtx_trps_8x8_dpsram_::inp_data <= 84)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 56) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 56) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 56) && (mtx_trps_8x8_dpsram_::inp_data <= 84)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::wr_DATA >= 115) && (mtx_trps_8x8_dpsram_::wr_DATA <= 181)) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::inp_data >= 115) && (mtx_trps_8x8_dpsram_::inp_data <= 181)) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 26)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 26)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 26)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 26)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 26)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 26)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 26)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 26)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 78)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 78)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 78)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 78)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 231) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 231) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 231) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 231) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 111)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 111)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 111)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 142) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 142) && (mtx_trps_8x8_dpsram_::inp_data <= 171)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 142) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 142) && (mtx_trps_8x8_dpsram_::inp_data <= 171)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 111)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 26)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 26)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 26)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 26)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 25)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 25)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 25)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 25)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 206) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 206) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 206) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 206) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 199) && (mtx_trps_8x8_dpsram_::wr_DATA <= 224)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 199) && (mtx_trps_8x8_dpsram_::inp_data <= 224)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 199) && (mtx_trps_8x8_dpsram_::inp_data <= 224)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 199) && (mtx_trps_8x8_dpsram_::wr_DATA <= 224)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 25)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 25)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 25)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 25)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 24)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 24)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 24)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 24)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 154)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 154)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 154)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 154)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 53) && (mtx_trps_8x8_dpsram_::wr_DATA <= 78)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 78)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 53) && (mtx_trps_8x8_dpsram_::wr_DATA <= 78)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 78)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 104) && (mtx_trps_8x8_dpsram_::inp_data <= 153)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 104) && (mtx_trps_8x8_dpsram_::wr_DATA <= 153)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 104) && (mtx_trps_8x8_dpsram_::wr_DATA <= 153)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 104) && (mtx_trps_8x8_dpsram_::inp_data <= 153)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 233) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 233) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 233) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 233) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 26) && (mtx_trps_8x8_dpsram_::inp_data <= 52)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 26) && (mtx_trps_8x8_dpsram_::inp_data <= 52)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 26) && (mtx_trps_8x8_dpsram_::wr_DATA <= 52)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 26) && (mtx_trps_8x8_dpsram_::wr_DATA <= 52)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 26) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 26) && (mtx_trps_8x8_dpsram_::inp_data <= 51)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 26) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 26) && (mtx_trps_8x8_dpsram_::inp_data <= 51)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 122) && (mtx_trps_8x8_dpsram_::inp_data <= 186)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 122) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 179) && (mtx_trps_8x8_dpsram_::inp_data <= 204)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 179) && (mtx_trps_8x8_dpsram_::inp_data <= 204)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 179) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 179) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 124) && (mtx_trps_8x8_dpsram_::inp_data <= 147)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 124) && (mtx_trps_8x8_dpsram_::inp_data <= 147)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 124) && (mtx_trps_8x8_dpsram_::wr_DATA <= 147)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 124) && (mtx_trps_8x8_dpsram_::wr_DATA <= 147)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 154) && (mtx_trps_8x8_dpsram_::wr_DATA <= 202)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 154) && (mtx_trps_8x8_dpsram_::inp_data <= 202)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 154) && (mtx_trps_8x8_dpsram_::inp_data <= 202)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 154) && (mtx_trps_8x8_dpsram_::wr_DATA <= 202)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 51) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 51) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 51) && (mtx_trps_8x8_dpsram_::inp_data <= 103)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 51) && (mtx_trps_8x8_dpsram_::inp_data <= 103)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 79) && (mtx_trps_8x8_dpsram_::inp_data <= 102)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 79) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 79) && (mtx_trps_8x8_dpsram_::inp_data <= 102)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 79) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 199)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 199)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 199)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 199)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 227)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 227)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 227)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 227)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 127)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 127)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 47)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 25) && (mtx_trps_8x8_dpsram_::inp_data <= 47)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 47)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 25) && (mtx_trps_8x8_dpsram_::inp_data <= 47)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 149) && (mtx_trps_8x8_dpsram_::wr_DATA <= 174)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 149) && (mtx_trps_8x8_dpsram_::wr_DATA <= 174)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 149) && (mtx_trps_8x8_dpsram_::inp_data <= 174)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 149) && (mtx_trps_8x8_dpsram_::inp_data <= 174)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 79) && (mtx_trps_8x8_dpsram_::inp_data <= 102)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 79) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 79) && (mtx_trps_8x8_dpsram_::inp_data <= 102)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 79) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 208) && (mtx_trps_8x8_dpsram_::inp_data <= 230)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 208) && (mtx_trps_8x8_dpsram_::wr_DATA <= 230)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 208) && (mtx_trps_8x8_dpsram_::inp_data <= 230)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 208) && (mtx_trps_8x8_dpsram_::wr_DATA <= 230)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 148) && (mtx_trps_8x8_dpsram_::inp_data <= 171)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 148) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 148) && (mtx_trps_8x8_dpsram_::inp_data <= 171)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 148) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 178)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 178)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 178)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 178)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 140)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 140)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 140)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 140)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 211) && (mtx_trps_8x8_dpsram_::inp_data <= 232)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 211) && (mtx_trps_8x8_dpsram_::wr_DATA <= 232)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 211) && (mtx_trps_8x8_dpsram_::inp_data <= 232)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 211) && (mtx_trps_8x8_dpsram_::wr_DATA <= 232)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 207)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 207)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 207)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 207)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 138)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 138)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 138)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 138)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 124)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 124)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 124)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 124)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 99) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 99) && (mtx_trps_8x8_dpsram_::inp_data <= 119)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 99) && (mtx_trps_8x8_dpsram_::inp_data <= 119)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 99) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 175) && (mtx_trps_8x8_dpsram_::inp_data <= 198)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 175) && (mtx_trps_8x8_dpsram_::wr_DATA <= 198)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 175) && (mtx_trps_8x8_dpsram_::inp_data <= 198)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 175) && (mtx_trps_8x8_dpsram_::wr_DATA <= 198)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 18)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 18)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 78) && (mtx_trps_8x8_dpsram_::wr_DATA <= 98)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 78) && (mtx_trps_8x8_dpsram_::wr_DATA <= 98)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 78) && (mtx_trps_8x8_dpsram_::inp_data <= 98)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 78) && (mtx_trps_8x8_dpsram_::inp_data <= 98)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 104)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 104)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 104)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 104)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 84) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 84) && (mtx_trps_8x8_dpsram_::inp_data <= 102)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 84) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 84) && (mtx_trps_8x8_dpsram_::inp_data <= 102)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 148)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 148)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 148)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 148)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 77)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 77)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 77)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 77)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 38) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 38) && (mtx_trps_8x8_dpsram_::inp_data <= 58)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 38) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 38) && (mtx_trps_8x8_dpsram_::inp_data <= 58)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 163) && (mtx_trps_8x8_dpsram_::inp_data <= 186)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 163) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 163) && (mtx_trps_8x8_dpsram_::inp_data <= 186)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 163) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 191) && (mtx_trps_8x8_dpsram_::wr_DATA <= 210)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 191) && (mtx_trps_8x8_dpsram_::wr_DATA <= 210)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 191) && (mtx_trps_8x8_dpsram_::inp_data <= 210)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 191) && (mtx_trps_8x8_dpsram_::inp_data <= 210)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 136)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 136)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 136)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 136)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 141) && (mtx_trps_8x8_dpsram_::wr_DATA <= 162)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 141) && (mtx_trps_8x8_dpsram_::wr_DATA <= 162)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 141) && (mtx_trps_8x8_dpsram_::inp_data <= 162)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 141) && (mtx_trps_8x8_dpsram_::inp_data <= 162)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 102)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 102)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 123) && (mtx_trps_8x8_dpsram_::wr_DATA <= 138)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 123) && (mtx_trps_8x8_dpsram_::inp_data <= 138)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 123) && (mtx_trps_8x8_dpsram_::wr_DATA <= 138)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 123) && (mtx_trps_8x8_dpsram_::inp_data <= 138)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 105) && (mtx_trps_8x8_dpsram_::inp_data <= 123)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 105) && (mtx_trps_8x8_dpsram_::wr_DATA <= 123)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 105) && (mtx_trps_8x8_dpsram_::inp_data <= 123)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 105) && (mtx_trps_8x8_dpsram_::wr_DATA <= 123)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 33) && (mtx_trps_8x8_dpsram_::inp_data <= 51)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 33) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 33) && (mtx_trps_8x8_dpsram_::inp_data <= 51)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 33) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 222) && (mtx_trps_8x8_dpsram_::wr_DATA <= 238)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 222) && (mtx_trps_8x8_dpsram_::wr_DATA <= 238)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 222) && (mtx_trps_8x8_dpsram_::inp_data <= 238)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 222) && (mtx_trps_8x8_dpsram_::inp_data <= 238)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 67) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 67) && (mtx_trps_8x8_dpsram_::inp_data <= 84)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 67) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 67) && (mtx_trps_8x8_dpsram_::inp_data <= 84)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 239) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 239) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 221)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 221)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 221)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 239) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 239) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 221)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 86) && (mtx_trps_8x8_dpsram_::wr_DATA <= 101)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 86) && (mtx_trps_8x8_dpsram_::wr_DATA <= 101)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 86) && (mtx_trps_8x8_dpsram_::inp_data <= 101)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 86) && (mtx_trps_8x8_dpsram_::inp_data <= 101)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 15)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 15)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 15)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 15)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 19) && (mtx_trps_8x8_dpsram_::wr_DATA <= 37)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 19) && (mtx_trps_8x8_dpsram_::inp_data <= 37)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 19) && (mtx_trps_8x8_dpsram_::inp_data <= 37)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 19) && (mtx_trps_8x8_dpsram_::wr_DATA <= 37)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 102) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 102) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 102) && (mtx_trps_8x8_dpsram_::inp_data <= 119)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 102) && (mtx_trps_8x8_dpsram_::inp_data <= 119)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 15)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 15)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 15)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 15)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 67) && (mtx_trps_8x8_dpsram_::wr_DATA <= 83)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 67) && (mtx_trps_8x8_dpsram_::inp_data <= 83)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 67) && (mtx_trps_8x8_dpsram_::wr_DATA <= 83)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 67) && (mtx_trps_8x8_dpsram_::inp_data <= 83)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 240) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 240) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 240) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 240) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 33) && (mtx_trps_8x8_dpsram_::inp_data <= 49)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 33) && (mtx_trps_8x8_dpsram_::wr_DATA <= 49)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 33) && (mtx_trps_8x8_dpsram_::inp_data <= 49)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 33) && (mtx_trps_8x8_dpsram_::wr_DATA <= 49)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 188) && (mtx_trps_8x8_dpsram_::inp_data <= 204)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 188) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 188) && (mtx_trps_8x8_dpsram_::inp_data <= 204)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 188) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 119)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 119)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 14)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 14)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 14)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 14)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 119)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 119)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 48) && (mtx_trps_8x8_dpsram_::wr_DATA <= 65)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 48) && (mtx_trps_8x8_dpsram_::inp_data <= 65)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 48) && (mtx_trps_8x8_dpsram_::inp_data <= 65)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 48) && (mtx_trps_8x8_dpsram_::wr_DATA <= 65)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 17) && (mtx_trps_8x8_dpsram_::inp_data <= 32)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 17) && (mtx_trps_8x8_dpsram_::wr_DATA <= 32)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 17) && (mtx_trps_8x8_dpsram_::wr_DATA <= 32)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 17) && (mtx_trps_8x8_dpsram_::inp_data <= 32)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 17) && (mtx_trps_8x8_dpsram_::inp_data <= 32)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 17) && (mtx_trps_8x8_dpsram_::inp_data <= 32)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 17) && (mtx_trps_8x8_dpsram_::wr_DATA <= 32)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 17) && (mtx_trps_8x8_dpsram_::wr_DATA <= 32)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 156) && (mtx_trps_8x8_dpsram_::inp_data <= 171)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 156) && (mtx_trps_8x8_dpsram_::inp_data <= 171)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 156) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 156) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 170) && (mtx_trps_8x8_dpsram_::inp_data <= 187)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 170) && (mtx_trps_8x8_dpsram_::inp_data <= 187)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 170) && (mtx_trps_8x8_dpsram_::wr_DATA <= 187)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 170) && (mtx_trps_8x8_dpsram_::wr_DATA <= 187)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 13)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 13)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 13)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 13)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::wr_DATA >= 28) && (mtx_trps_8x8_dpsram_::wr_DATA <= 55)) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::inp_data >= 28) && (mtx_trps_8x8_dpsram_::inp_data <= 55)) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 190)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 190)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 190)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 190)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 43) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 43) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 43) && (mtx_trps_8x8_dpsram_::inp_data <= 58)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 43) && (mtx_trps_8x8_dpsram_::inp_data <= 58)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 50) && (mtx_trps_8x8_dpsram_::wr_DATA <= 65)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 50) && (mtx_trps_8x8_dpsram_::inp_data <= 65)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 50) && (mtx_trps_8x8_dpsram_::inp_data <= 65)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 50) && (mtx_trps_8x8_dpsram_::wr_DATA <= 65)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 169)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 190) && (mtx_trps_8x8_dpsram_::inp_data <= 204)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 190) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 169)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 169)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 169)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 190) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 190) && (mtx_trps_8x8_dpsram_::inp_data <= 204)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 72) && (mtx_trps_8x8_dpsram_::wr_DATA <= 85)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 72) && (mtx_trps_8x8_dpsram_::wr_DATA <= 85)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 72) && (mtx_trps_8x8_dpsram_::inp_data <= 85)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 72) && (mtx_trps_8x8_dpsram_::inp_data <= 85)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 38) && (mtx_trps_8x8_dpsram_::inp_data <= 51)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 38) && (mtx_trps_8x8_dpsram_::inp_data <= 51)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 38) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 38) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 65)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 65)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 65)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 65)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 227) && (mtx_trps_8x8_dpsram_::wr_DATA <= 239)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 227) && (mtx_trps_8x8_dpsram_::wr_DATA <= 239)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 227) && (mtx_trps_8x8_dpsram_::inp_data <= 239)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 227) && (mtx_trps_8x8_dpsram_::inp_data <= 239)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 15) && (mtx_trps_8x8_dpsram_::inp_data <= 29)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 15) && (mtx_trps_8x8_dpsram_::wr_DATA <= 29)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 15) && (mtx_trps_8x8_dpsram_::inp_data <= 29)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 15) && (mtx_trps_8x8_dpsram_::wr_DATA <= 29)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 139) && (mtx_trps_8x8_dpsram_::wr_DATA <= 155)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 155)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 139) && (mtx_trps_8x8_dpsram_::wr_DATA <= 155)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 155)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 34) && (mtx_trps_8x8_dpsram_::wr_DATA <= 45)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 34) && (mtx_trps_8x8_dpsram_::inp_data <= 45)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 34) && (mtx_trps_8x8_dpsram_::wr_DATA <= 45)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 34) && (mtx_trps_8x8_dpsram_::inp_data <= 45)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 137) && (mtx_trps_8x8_dpsram_::inp_data <= 152)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 137) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 137) && (mtx_trps_8x8_dpsram_::inp_data <= 152)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 137) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 215) && (mtx_trps_8x8_dpsram_::inp_data <= 226)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 215) && (mtx_trps_8x8_dpsram_::wr_DATA <= 226)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 215) && (mtx_trps_8x8_dpsram_::wr_DATA <= 226)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 215) && (mtx_trps_8x8_dpsram_::inp_data <= 226)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 30) && (mtx_trps_8x8_dpsram_::inp_data <= 42)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 30) && (mtx_trps_8x8_dpsram_::wr_DATA <= 42)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 30) && (mtx_trps_8x8_dpsram_::inp_data <= 42)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 30) && (mtx_trps_8x8_dpsram_::wr_DATA <= 42)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 111) && (mtx_trps_8x8_dpsram_::inp_data <= 122)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 111) && (mtx_trps_8x8_dpsram_::inp_data <= 122)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 111) && (mtx_trps_8x8_dpsram_::wr_DATA <= 122)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 111) && (mtx_trps_8x8_dpsram_::wr_DATA <= 122)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 20) && (mtx_trps_8x8_dpsram_::inp_data <= 33)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 20) && (mtx_trps_8x8_dpsram_::inp_data <= 33)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 20) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 20) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 25) && (mtx_trps_8x8_dpsram_::inp_data <= 37)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 25) && (mtx_trps_8x8_dpsram_::inp_data <= 37)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 37)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 37)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 70)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 70)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 70)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 70)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 164) && (mtx_trps_8x8_dpsram_::inp_data <= 176)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 164) && (mtx_trps_8x8_dpsram_::wr_DATA <= 176)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 164) && (mtx_trps_8x8_dpsram_::inp_data <= 176)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 164) && (mtx_trps_8x8_dpsram_::wr_DATA <= 176)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 139) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 139) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 152)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 152)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 46) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 10) && (mtx_trps_8x8_dpsram_::inp_data <= 19)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 10) && (mtx_trps_8x8_dpsram_::wr_DATA <= 19)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 46) && (mtx_trps_8x8_dpsram_::inp_data <= 58)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 46) && (mtx_trps_8x8_dpsram_::inp_data <= 58)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 10) && (mtx_trps_8x8_dpsram_::wr_DATA <= 19)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 46) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 10) && (mtx_trps_8x8_dpsram_::inp_data <= 19)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 195) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 178) && (mtx_trps_8x8_dpsram_::wr_DATA <= 189)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 195) && (mtx_trps_8x8_dpsram_::inp_data <= 204)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 178) && (mtx_trps_8x8_dpsram_::inp_data <= 189)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 195) && (mtx_trps_8x8_dpsram_::inp_data <= 204)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 178) && (mtx_trps_8x8_dpsram_::wr_DATA <= 189)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 195) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 178) && (mtx_trps_8x8_dpsram_::inp_data <= 189)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 14) && (mtx_trps_8x8_dpsram_::inp_data <= 24)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 14) && (mtx_trps_8x8_dpsram_::inp_data <= 24)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 14) && (mtx_trps_8x8_dpsram_::wr_DATA <= 24)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 14) && (mtx_trps_8x8_dpsram_::wr_DATA <= 24)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 9)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 9)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 9)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 9)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 51) && (mtx_trps_8x8_dpsram_::inp_data <= 102)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 51) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 23) && (mtx_trps_8x8_dpsram_::wr_DATA <= 50)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 23) && (mtx_trps_8x8_dpsram_::wr_DATA <= 50)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 23) && (mtx_trps_8x8_dpsram_::inp_data <= 50)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 23) && (mtx_trps_8x8_dpsram_::inp_data <= 50)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 214)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 214)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 214)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 214)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 163)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 163)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 163)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 163)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 155)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 155)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 164) && (mtx_trps_8x8_dpsram_::wr_DATA <= 174)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 164) && (mtx_trps_8x8_dpsram_::inp_data <= 174)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 164) && (mtx_trps_8x8_dpsram_::inp_data <= 174)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 164) && (mtx_trps_8x8_dpsram_::wr_DATA <= 174)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 175) && (mtx_trps_8x8_dpsram_::inp_data <= 185)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 175) && (mtx_trps_8x8_dpsram_::inp_data <= 185)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 175) && (mtx_trps_8x8_dpsram_::wr_DATA <= 185)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 175) && (mtx_trps_8x8_dpsram_::wr_DATA <= 185)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::inp_data >= 39) && (mtx_trps_8x8_dpsram_::inp_data <= 55)) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::wr_DATA >= 39) && (mtx_trps_8x8_dpsram_::wr_DATA <= 55)) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 207) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 207) && (mtx_trps_8x8_dpsram_::inp_data <= 255)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::wr_DATA >= 20) && (mtx_trps_8x8_dpsram_::wr_DATA <= 37)) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::inp_data >= 20) && (mtx_trps_8x8_dpsram_::inp_data <= 37)) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 194)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 186) && (mtx_trps_8x8_dpsram_::wr_DATA <= 194)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 186) && (mtx_trps_8x8_dpsram_::wr_DATA <= 194)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 194)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 110)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 110)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 110)) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 110)) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 14) && (mtx_trps_8x8_dpsram_::wr_DATA <= 31)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 14) && (mtx_trps_8x8_dpsram_::inp_data <= 31)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 32) && (mtx_trps_8x8_dpsram_::inp_data <= 50)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 14) && (mtx_trps_8x8_dpsram_::wr_DATA <= 31)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 32) && (mtx_trps_8x8_dpsram_::wr_DATA <= 50)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 32) && (mtx_trps_8x8_dpsram_::wr_DATA <= 50)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 32) && (mtx_trps_8x8_dpsram_::inp_data <= 50)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 14) && (mtx_trps_8x8_dpsram_::inp_data <= 31)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 12) && (mtx_trps_8x8_dpsram_::wr_DATA <= 24)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 12) && (mtx_trps_8x8_dpsram_::inp_data <= 24)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 12) && (mtx_trps_8x8_dpsram_::wr_DATA <= 24)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 12) && (mtx_trps_8x8_dpsram_::inp_data <= 24)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 37) && (mtx_trps_8x8_dpsram_::inp_data <= 50)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 37) && (mtx_trps_8x8_dpsram_::inp_data <= 50)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 37) && (mtx_trps_8x8_dpsram_::wr_DATA <= 50)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 37) && (mtx_trps_8x8_dpsram_::wr_DATA <= 50)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 156) && (mtx_trps_8x8_dpsram_::inp_data <= 206)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 156) && (mtx_trps_8x8_dpsram_::wr_DATA <= 206)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 35)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 35)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 25) && (mtx_trps_8x8_dpsram_::inp_data <= 35)) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 25) && (mtx_trps_8x8_dpsram_::inp_data <= 35)) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204) ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204) ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204) ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204) ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 44) && (mtx_trps_8x8_dpsram_::inp_data <= 131) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 44) && (mtx_trps_8x8_dpsram_::wr_DATA <= 131) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 44) && (mtx_trps_8x8_dpsram_::wr_DATA <= 131) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 44) && (mtx_trps_8x8_dpsram_::inp_data <= 131) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 35) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 106) && (mtx_trps_8x8_dpsram_::wr_DATA <= 150) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 35) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 106) && (mtx_trps_8x8_dpsram_::wr_DATA <= 150) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 35) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 106) && (mtx_trps_8x8_dpsram_::inp_data <= 150) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 35) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 106) && (mtx_trps_8x8_dpsram_::inp_data <= 150) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 44) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 44) && (mtx_trps_8x8_dpsram_::wr_DATA <= 97) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 44) && (mtx_trps_8x8_dpsram_::wr_DATA <= 97) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 44) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 8) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 2) && (mtx_trps_8x8_dpsram_::wr_DATA <= 8) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 8) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 2) && (mtx_trps_8x8_dpsram_::wr_DATA <= 7) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 7) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 7) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 2) && (mtx_trps_8x8_dpsram_::wr_DATA <= 8) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 2) && (mtx_trps_8x8_dpsram_::wr_DATA <= 7) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 2) && (mtx_trps_8x8_dpsram_::wr_DATA <= 9) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 9) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 2) && (mtx_trps_8x8_dpsram_::wr_DATA <= 9) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 9) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 2) && (mtx_trps_8x8_dpsram_::wr_DATA <= 12) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 2) && (mtx_trps_8x8_dpsram_::wr_DATA <= 12) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 12) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 12) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) && mtx_trps_8x8_dpsram_::wr_CSN ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) && mtx_trps_8x8_dpsram_::wr_WEN ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) && mtx_trps_8x8_dpsram_::wr_CSN ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) && mtx_trps_8x8_dpsram_::wr_WEN ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 13) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 13) && (mtx_trps_8x8_dpsram_::inp_data <= 18) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 13) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 13) && (mtx_trps_8x8_dpsram_::inp_data <= 18) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 !mtx_trps_8x8_dpsram_::inp_valid ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 mtx_trps_8x8_dpsram_::wr_CSN ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 mtx_trps_8x8_dpsram_::wr_WEN ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 mtx_trps_8x8_dpsram_::wr_CSN ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 mtx_trps_8x8_dpsram_::wr_WEN ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 !mtx_trps_8x8_dpsram_::inp_valid ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##3 mtx_trps_8x8_dpsram_::wr_WEN) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 44) && (mtx_trps_8x8_dpsram_::inp_data <= 68) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 44) && (mtx_trps_8x8_dpsram_::inp_data <= 68) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##3 mtx_trps_8x8_dpsram_::wr_CSN) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##3 mtx_trps_8x8_dpsram_::wr_WEN) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##3 !mtx_trps_8x8_dpsram_::inp_valid) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##3 mtx_trps_8x8_dpsram_::wr_CSN) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##3 !mtx_trps_8x8_dpsram_::inp_valid) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 44) && (mtx_trps_8x8_dpsram_::wr_DATA <= 68) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 44) && (mtx_trps_8x8_dpsram_::wr_DATA <= 68) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 35) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 141) && (mtx_trps_8x8_dpsram_::wr_DATA <= 150) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 35) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 141) && (mtx_trps_8x8_dpsram_::inp_data <= 150) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 35) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 141) && (mtx_trps_8x8_dpsram_::inp_data <= 150) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 35) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 141) && (mtx_trps_8x8_dpsram_::wr_DATA <= 150) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 44) && (mtx_trps_8x8_dpsram_::inp_data <= 45) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 44) && (mtx_trps_8x8_dpsram_::wr_DATA <= 45) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 44) && (mtx_trps_8x8_dpsram_::inp_data <= 45) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 44) && (mtx_trps_8x8_dpsram_::wr_DATA <= 45) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 39) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 111) && (mtx_trps_8x8_dpsram_::wr_DATA <= 118) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 39) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 111) && (mtx_trps_8x8_dpsram_::inp_data <= 118) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 39) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 111) && (mtx_trps_8x8_dpsram_::inp_data <= 118) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 39) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 111) && (mtx_trps_8x8_dpsram_::wr_DATA <= 118) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 39) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 42) && (mtx_trps_8x8_dpsram_::wr_DATA <= 45) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 39) ##2 (mtx_trps_8x8_dpsram_::inp_data == 69) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 39) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 42) && (mtx_trps_8x8_dpsram_::inp_data <= 45) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 39) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 42) && (mtx_trps_8x8_dpsram_::wr_DATA <= 45) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 39) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 69) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 39) ##2 (mtx_trps_8x8_dpsram_::inp_data == 69) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 39) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 69) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 39) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 42) && (mtx_trps_8x8_dpsram_::inp_data <= 45) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 161) && (mtx_trps_8x8_dpsram_::inp_data <= 208) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 161) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 161) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 161) && (mtx_trps_8x8_dpsram_::inp_data <= 208) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_WEN ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::inp_valid ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::inp_valid ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_WEN ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 139) && (mtx_trps_8x8_dpsram_::wr_DATA <= 176) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 7) && (mtx_trps_8x8_dpsram_::inp_data <= 10) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 139) && (mtx_trps_8x8_dpsram_::wr_DATA <= 176) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 7) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 139) && (mtx_trps_8x8_dpsram_::wr_DATA <= 176) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 7) && (mtx_trps_8x8_dpsram_::inp_data <= 10) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 139) && (mtx_trps_8x8_dpsram_::wr_DATA <= 176) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 7) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) && mtx_trps_8x8_dpsram_::inp_valid ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##3 !mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##3 !mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##3 !mtx_trps_8x8_dpsram_::wr_WEN && (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##3 !mtx_trps_8x8_dpsram_::wr_WEN && (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) && mtx_trps_8x8_dpsram_::inp_valid ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 mtx_trps_8x8_dpsram_::wr_WEN) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 mtx_trps_8x8_dpsram_::wr_CSN) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 !mtx_trps_8x8_dpsram_::inp_valid) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 !mtx_trps_8x8_dpsram_::inp_valid) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 mtx_trps_8x8_dpsram_::wr_CSN) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 mtx_trps_8x8_dpsram_::wr_WEN) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 2) && (mtx_trps_8x8_dpsram_::wr_DATA <= 45) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 45) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 45) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 2) && (mtx_trps_8x8_dpsram_::wr_DATA <= 45) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 70) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 63) && (mtx_trps_8x8_dpsram_::wr_DATA <= 130) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 70) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 63) && (mtx_trps_8x8_dpsram_::inp_data <= 130) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 70) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 63) && (mtx_trps_8x8_dpsram_::wr_DATA <= 130) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 63) && (mtx_trps_8x8_dpsram_::inp_data <= 130) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 70) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 2) && (mtx_trps_8x8_dpsram_::wr_DATA <= 75) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 75) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 2) && (mtx_trps_8x8_dpsram_::wr_DATA <= 75) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 75) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 100) && (mtx_trps_8x8_dpsram_::wr_DATA <= 105) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 100) && (mtx_trps_8x8_dpsram_::inp_data <= 105) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 100) && (mtx_trps_8x8_dpsram_::inp_data <= 105) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 100) && (mtx_trps_8x8_dpsram_::wr_DATA <= 105) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 116) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 121) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 116) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 121) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 116) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 2) && (mtx_trps_8x8_dpsram_::wr_DATA <= 121) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 2) && (mtx_trps_8x8_dpsram_::wr_DATA <= 121) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 116) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 188) && (mtx_trps_8x8_dpsram_::inp_data <= 241) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 13) && (mtx_trps_8x8_dpsram_::inp_data <= 14) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 13) && (mtx_trps_8x8_dpsram_::wr_DATA <= 14) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 188) && (mtx_trps_8x8_dpsram_::wr_DATA <= 241) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 13) && (mtx_trps_8x8_dpsram_::wr_DATA <= 14) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 188) && (mtx_trps_8x8_dpsram_::wr_DATA <= 241) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 13) && (mtx_trps_8x8_dpsram_::inp_data <= 14) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 188) && (mtx_trps_8x8_dpsram_::inp_data <= 241) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 100) && (mtx_trps_8x8_dpsram_::wr_DATA <= 131) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 100) && (mtx_trps_8x8_dpsram_::inp_data <= 131) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 100) && (mtx_trps_8x8_dpsram_::wr_DATA <= 131) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 100) && (mtx_trps_8x8_dpsram_::inp_data <= 131) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN) |-> mtx_trps_8x8_dpsram_::rstn);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && !mtx_trps_8x8_dpsram_::wr_CSN) |-> mtx_trps_8x8_dpsram_::rstn);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && !mtx_trps_8x8_dpsram_::wr_WEN) |-> mtx_trps_8x8_dpsram_::rstn);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##3 (mtx_trps_8x8_dpsram_::inp_data == 106) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##2 (mtx_trps_8x8_dpsram_::inp_data == 41) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##3 (mtx_trps_8x8_dpsram_::inp_data == 251) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##2 (mtx_trps_8x8_dpsram_::inp_data == 41) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 106) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 106) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 251) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 41) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 41) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##3 (mtx_trps_8x8_dpsram_::inp_data == 106) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##3 (mtx_trps_8x8_dpsram_::inp_data == 251) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 251) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 54) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 54) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##2 (mtx_trps_8x8_dpsram_::inp_data == 54) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##2 (mtx_trps_8x8_dpsram_::inp_data == 54) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) && mtx_trps_8x8_dpsram_::inp_valid ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 !mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 !mtx_trps_8x8_dpsram_::wr_WEN && (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) && mtx_trps_8x8_dpsram_::inp_valid ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 !mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 !mtx_trps_8x8_dpsram_::wr_WEN && (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##2 mtx_trps_8x8_dpsram_::wr_CSN ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##2 !mtx_trps_8x8_dpsram_::inp_valid ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##2 !mtx_trps_8x8_dpsram_::inp_valid ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##2 mtx_trps_8x8_dpsram_::wr_WEN ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##2 mtx_trps_8x8_dpsram_::wr_WEN ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##2 mtx_trps_8x8_dpsram_::wr_CSN ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 126) ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 9) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 126) ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 9) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 9) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 9) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 126) ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 126) ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 114) && (mtx_trps_8x8_dpsram_::wr_DATA <= 182) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 114) && (mtx_trps_8x8_dpsram_::inp_data <= 182) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 114) && (mtx_trps_8x8_dpsram_::inp_data <= 182) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 114) && (mtx_trps_8x8_dpsram_::wr_DATA <= 182) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 254) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 254) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 254) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 254) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 189) && (mtx_trps_8x8_dpsram_::wr_DATA <= 254) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 189) && (mtx_trps_8x8_dpsram_::wr_DATA <= 254) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::inp_data >= 189) && (mtx_trps_8x8_dpsram_::inp_data <= 254) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::inp_data >= 189) && (mtx_trps_8x8_dpsram_::inp_data <= 254) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) && mtx_trps_8x8_dpsram_::wr_WEN ##2 (mtx_trps_8x8_dpsram_::inp_data == 35) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##2 (mtx_trps_8x8_dpsram_::inp_data == 35) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) && mtx_trps_8x8_dpsram_::wr_WEN ##2 (mtx_trps_8x8_dpsram_::inp_data == 35) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) && mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::inp_data == 35) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) && mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::inp_data == 35) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 3) && (mtx_trps_8x8_dpsram_::inp_data <= 54) ##2 (mtx_trps_8x8_dpsram_::inp_data == 35) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 171) && (mtx_trps_8x8_dpsram_::wr_DATA <= 254) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::inp_data >= 171) && (mtx_trps_8x8_dpsram_::inp_data <= 254) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 171) && (mtx_trps_8x8_dpsram_::wr_DATA <= 254) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::inp_data >= 171) && (mtx_trps_8x8_dpsram_::inp_data <= 254) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) && mtx_trps_8x8_dpsram_::wr_WEN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) && mtx_trps_8x8_dpsram_::wr_WEN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) && mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) && mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 132) && (mtx_trps_8x8_dpsram_::wr_DATA <= 253) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::inp_data >= 132) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 132) && (mtx_trps_8x8_dpsram_::wr_DATA <= 253) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::inp_data >= 132) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 124) && (mtx_trps_8x8_dpsram_::wr_DATA <= 254) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 124) && (mtx_trps_8x8_dpsram_::wr_DATA <= 254) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::inp_data >= 124) && (mtx_trps_8x8_dpsram_::inp_data <= 254) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::inp_data >= 124) && (mtx_trps_8x8_dpsram_::inp_data <= 254) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 193) && (mtx_trps_8x8_dpsram_::wr_DATA <= 222) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 193) && (mtx_trps_8x8_dpsram_::inp_data <= 222) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 193) && (mtx_trps_8x8_dpsram_::inp_data <= 222) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 193) && (mtx_trps_8x8_dpsram_::wr_DATA <= 222) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 81) && (mtx_trps_8x8_dpsram_::inp_data <= 166) ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 81) && (mtx_trps_8x8_dpsram_::wr_DATA <= 166) ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 81) && (mtx_trps_8x8_dpsram_::wr_DATA <= 166) ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 81) && (mtx_trps_8x8_dpsram_::inp_data <= 166) ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 !mtx_trps_8x8_dpsram_::inp_valid) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 45) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##1 (mtx_trps_8x8_dpsram_::inp_data == 45) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 mtx_trps_8x8_dpsram_::wr_WEN) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 45) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 mtx_trps_8x8_dpsram_::wr_WEN) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 mtx_trps_8x8_dpsram_::wr_CSN) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##1 (mtx_trps_8x8_dpsram_::inp_data == 45) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 !mtx_trps_8x8_dpsram_::inp_valid) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 mtx_trps_8x8_dpsram_::wr_CSN) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 218) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 186) && (mtx_trps_8x8_dpsram_::wr_DATA <= 218) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 186) && (mtx_trps_8x8_dpsram_::wr_DATA <= 218) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 218) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 255) && mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 255) && mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 255) && mtx_trps_8x8_dpsram_::wr_WEN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 255) && mtx_trps_8x8_dpsram_::wr_WEN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 80) && (mtx_trps_8x8_dpsram_::wr_DATA <= 166) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 80) && (mtx_trps_8x8_dpsram_::inp_data <= 166) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 80) && (mtx_trps_8x8_dpsram_::inp_data <= 166) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 80) && (mtx_trps_8x8_dpsram_::wr_DATA <= 166) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 213) && (mtx_trps_8x8_dpsram_::wr_DATA <= 231) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 213) && (mtx_trps_8x8_dpsram_::inp_data <= 231) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 213) && (mtx_trps_8x8_dpsram_::inp_data <= 231) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 213) && (mtx_trps_8x8_dpsram_::wr_DATA <= 231) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 7) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 191) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 8) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 191) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 7) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 191) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 210) && (mtx_trps_8x8_dpsram_::wr_DATA <= 224) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 7) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 191) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 8) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 191) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 8) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 191) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 7) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 191) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 210) && (mtx_trps_8x8_dpsram_::inp_data <= 224) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 8) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 191) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 210) && (mtx_trps_8x8_dpsram_::inp_data <= 224) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 210) && (mtx_trps_8x8_dpsram_::wr_DATA <= 224) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##4 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##4 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 11) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 191) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 11) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 191) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 11) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 191) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 98) && (mtx_trps_8x8_dpsram_::inp_data <= 147) ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 98) && (mtx_trps_8x8_dpsram_::wr_DATA <= 147) ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 98) && (mtx_trps_8x8_dpsram_::wr_DATA <= 147) ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 11) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 191) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##4 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##4 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 98) && (mtx_trps_8x8_dpsram_::inp_data <= 147) ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 51));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 227) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 186) && (mtx_trps_8x8_dpsram_::wr_DATA <= 209) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 209) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 186) && (mtx_trps_8x8_dpsram_::wr_DATA <= 209) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 227) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 209) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 227) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 227) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 20) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 191) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 20) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 191) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 20) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 191) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 20) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 191) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 240) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 240) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 240) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 240) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 !mtx_trps_8x8_dpsram_::wr_CSN) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 mtx_trps_8x8_dpsram_::wr_WEN ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 !mtx_trps_8x8_dpsram_::wr_WEN) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 mtx_trps_8x8_dpsram_::inp_valid) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 !mtx_trps_8x8_dpsram_::inp_valid ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 !mtx_trps_8x8_dpsram_::inp_valid ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 mtx_trps_8x8_dpsram_::inp_valid) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 !mtx_trps_8x8_dpsram_::wr_WEN) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 mtx_trps_8x8_dpsram_::wr_WEN ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##2 mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 !mtx_trps_8x8_dpsram_::wr_CSN) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 40) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 145) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 40) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 26) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 40) ##2 (mtx_trps_8x8_dpsram_::inp_data == 145) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 40) ##2 (mtx_trps_8x8_dpsram_::inp_data == 26) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 239) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 239) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 239) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 239) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 40) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 26) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 40) ##2 (mtx_trps_8x8_dpsram_::inp_data == 145) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 40) ##2 (mtx_trps_8x8_dpsram_::inp_data == 26) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 40) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 145) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 14) && (mtx_trps_8x8_dpsram_::wr_DATA <= 29) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 14) && (mtx_trps_8x8_dpsram_::inp_data <= 29) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 14) && (mtx_trps_8x8_dpsram_::wr_DATA <= 29) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 14) && (mtx_trps_8x8_dpsram_::inp_data <= 29) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 221) && (mtx_trps_8x8_dpsram_::inp_data <= 226) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 221) && (mtx_trps_8x8_dpsram_::wr_DATA <= 226) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 221) && (mtx_trps_8x8_dpsram_::wr_DATA <= 226) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 221) && (mtx_trps_8x8_dpsram_::inp_data <= 226) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 40) ##1 (mtx_trps_8x8_dpsram_::inp_data == 44) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 40) ##1 (mtx_trps_8x8_dpsram_::inp_data == 97) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 40) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 44) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 40) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 44) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 40) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 97) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 40) ##1 (mtx_trps_8x8_dpsram_::inp_data == 97) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 40) ##1 (mtx_trps_8x8_dpsram_::inp_data == 44) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 40) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 97) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 211) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 211) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 211) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 211) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 39) ##3 (mtx_trps_8x8_dpsram_::inp_data == 37) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 39) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 37) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 103) && (mtx_trps_8x8_dpsram_::inp_data <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 99) && (mtx_trps_8x8_dpsram_::wr_DATA <= 151) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 99) && (mtx_trps_8x8_dpsram_::inp_data <= 151) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 99) && (mtx_trps_8x8_dpsram_::wr_DATA <= 151) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 99) && (mtx_trps_8x8_dpsram_::inp_data <= 151) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 39) ##3 (mtx_trps_8x8_dpsram_::inp_data == 37) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 39) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 37) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 103) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 30) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 30) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 30) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 30) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 204) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 204) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 204) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 153) && (mtx_trps_8x8_dpsram_::inp_data <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 204) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 10) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 153) && (mtx_trps_8x8_dpsram_::wr_DATA <= 204));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 220) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 220) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##1 (mtx_trps_8x8_dpsram_::inp_data == 220) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##1 (mtx_trps_8x8_dpsram_::inp_data == 220) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) ##2 !mtx_trps_8x8_dpsram_::wr_WEN ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) ##1 mtx_trps_8x8_dpsram_::wr_CSN ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) ##2 mtx_trps_8x8_dpsram_::inp_valid ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) ##1 !mtx_trps_8x8_dpsram_::inp_valid ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) ##2 !mtx_trps_8x8_dpsram_::wr_WEN ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) ##1 mtx_trps_8x8_dpsram_::wr_WEN ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) ##2 mtx_trps_8x8_dpsram_::inp_valid ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) ##1 !mtx_trps_8x8_dpsram_::inp_valid ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) ##1 mtx_trps_8x8_dpsram_::wr_WEN ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) ##2 !mtx_trps_8x8_dpsram_::wr_CSN ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) ##1 mtx_trps_8x8_dpsram_::wr_CSN ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) ##2 !mtx_trps_8x8_dpsram_::wr_CSN ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) && mtx_trps_8x8_dpsram_::wr_WEN ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##4 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##4 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) && mtx_trps_8x8_dpsram_::wr_CSN ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##4 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##4 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 81) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 81) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) && mtx_trps_8x8_dpsram_::wr_WEN ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 !mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data == 73) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 !mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data == 73) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 81) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 81) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data == 73) && mtx_trps_8x8_dpsram_::wr_CSN ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 78) && mtx_trps_8x8_dpsram_::wr_CSN ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##2 (mtx_trps_8x8_dpsram_::inp_data == 155) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##2 (mtx_trps_8x8_dpsram_::inp_data == 155) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 155) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 78) && mtx_trps_8x8_dpsram_::wr_CSN ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 78) && mtx_trps_8x8_dpsram_::wr_CSN ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 155) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 102));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 78) && mtx_trps_8x8_dpsram_::wr_CSN ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 102) && (mtx_trps_8x8_dpsram_::wr_DATA <= 120) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 102) && (mtx_trps_8x8_dpsram_::wr_DATA <= 120) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 102) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 102) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 99) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 99) && (mtx_trps_8x8_dpsram_::wr_DATA <= 120) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 99) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 99) && (mtx_trps_8x8_dpsram_::wr_DATA <= 120) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 174) && (mtx_trps_8x8_dpsram_::wr_DATA <= 185) ##2 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 174) && (mtx_trps_8x8_dpsram_::inp_data <= 185) ##2 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 174) && (mtx_trps_8x8_dpsram_::wr_DATA <= 185) ##2 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 174) && (mtx_trps_8x8_dpsram_::inp_data <= 185) ##2 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 50) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 50) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 50) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 50) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 176) && (mtx_trps_8x8_dpsram_::wr_DATA <= 190) ##2 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 176) && (mtx_trps_8x8_dpsram_::inp_data <= 190) ##2 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 176) && (mtx_trps_8x8_dpsram_::inp_data <= 190) ##2 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 176) && (mtx_trps_8x8_dpsram_::wr_DATA <= 190) ##2 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 53) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 53) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 53) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 53) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 87) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 87) && (mtx_trps_8x8_dpsram_::wr_DATA <= 120) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 87) && (mtx_trps_8x8_dpsram_::wr_DATA <= 120) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 87) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103) ##2 (mtx_trps_8x8_dpsram_::inp_data == 30) ##1 mtx_trps_8x8_dpsram_::wr_CSN ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103) ##2 (mtx_trps_8x8_dpsram_::inp_data == 30) ##1 mtx_trps_8x8_dpsram_::wr_WEN ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103) ##2 (mtx_trps_8x8_dpsram_::inp_data == 30) ##1 mtx_trps_8x8_dpsram_::wr_WEN ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103) ##2 (mtx_trps_8x8_dpsram_::inp_data == 30) ##1 mtx_trps_8x8_dpsram_::wr_CSN ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103) ##2 (mtx_trps_8x8_dpsram_::inp_data == 30) ##1 !mtx_trps_8x8_dpsram_::inp_valid ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103) ##2 (mtx_trps_8x8_dpsram_::inp_data == 30) ##1 !mtx_trps_8x8_dpsram_::inp_valid ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 139) && (mtx_trps_8x8_dpsram_::wr_DATA <= 176) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 7) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 139) && (mtx_trps_8x8_dpsram_::wr_DATA <= 176) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 10) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 139) && (mtx_trps_8x8_dpsram_::wr_DATA <= 176) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 7) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103) ##2 (mtx_trps_8x8_dpsram_::inp_data == 14) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 14) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 59) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 139) && (mtx_trps_8x8_dpsram_::wr_DATA <= 176) ##1 (mtx_trps_8x8_dpsram_::inp_data == 10) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 139) && (mtx_trps_8x8_dpsram_::wr_DATA <= 176) ##1 (mtx_trps_8x8_dpsram_::inp_data == 7) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103) ##2 !mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data == 30) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 139) && (mtx_trps_8x8_dpsram_::wr_DATA <= 176) ##1 (mtx_trps_8x8_dpsram_::inp_data == 10) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 59) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 139) && (mtx_trps_8x8_dpsram_::wr_DATA <= 176) ##1 (mtx_trps_8x8_dpsram_::inp_data == 7) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103) ##2 (mtx_trps_8x8_dpsram_::inp_data == 30) && mtx_trps_8x8_dpsram_::wr_CSN ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103) ##2 (mtx_trps_8x8_dpsram_::inp_data == 30) && mtx_trps_8x8_dpsram_::wr_CSN ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103) ##2 (mtx_trps_8x8_dpsram_::inp_data == 30) && mtx_trps_8x8_dpsram_::wr_WEN ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 59) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103) ##2 (mtx_trps_8x8_dpsram_::inp_data == 30) && mtx_trps_8x8_dpsram_::wr_WEN ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 59) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103) ##2 (mtx_trps_8x8_dpsram_::inp_data == 14) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 14) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 139) && (mtx_trps_8x8_dpsram_::wr_DATA <= 176) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 10) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103) ##2 !mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data == 30) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 139) && (mtx_trps_8x8_dpsram_::wr_DATA <= 176) ##1 (mtx_trps_8x8_dpsram_::inp_data == 93) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 139) && (mtx_trps_8x8_dpsram_::wr_DATA <= 176) ##1 (mtx_trps_8x8_dpsram_::inp_data == 93) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 139) && (mtx_trps_8x8_dpsram_::wr_DATA <= 176) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 93) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 139) && (mtx_trps_8x8_dpsram_::wr_DATA <= 176) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 93) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 160) && (mtx_trps_8x8_dpsram_::wr_DATA <= 183) ##2 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 160) && (mtx_trps_8x8_dpsram_::inp_data <= 183) ##2 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 160) && (mtx_trps_8x8_dpsram_::wr_DATA <= 183) ##2 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 160) && (mtx_trps_8x8_dpsram_::inp_data <= 183) ##2 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 75) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 75) && (mtx_trps_8x8_dpsram_::inp_data <= 152) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 75) && (mtx_trps_8x8_dpsram_::wr_DATA <= 152) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 75) && (mtx_trps_8x8_dpsram_::inp_data <= 152) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 129) && mtx_trps_8x8_dpsram_::wr_CSN ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 129) && mtx_trps_8x8_dpsram_::wr_CSN ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 129) && mtx_trps_8x8_dpsram_::wr_CSN ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 129) && mtx_trps_8x8_dpsram_::wr_CSN ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 146) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##1 !mtx_trps_8x8_dpsram_::wr_WEN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##1 mtx_trps_8x8_dpsram_::inp_valid ##1 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##1 mtx_trps_8x8_dpsram_::inp_valid ##1 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 !mtx_trps_8x8_dpsram_::wr_WEN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 !mtx_trps_8x8_dpsram_::wr_WEN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 mtx_trps_8x8_dpsram_::inp_valid ##1 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##1 !mtx_trps_8x8_dpsram_::wr_WEN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 mtx_trps_8x8_dpsram_::inp_valid ##1 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 235) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::inp_data == 235) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::inp_data == 235) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 235) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##2 (mtx_trps_8x8_dpsram_::inp_data == 139) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 139) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 139) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##2 (mtx_trps_8x8_dpsram_::inp_data == 139) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 175) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 175) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 175) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 175) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 206) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 206) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 206) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 120) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 32) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 206) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 235) && (mtx_trps_8x8_dpsram_::inp_data <= 236) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 120) && (mtx_trps_8x8_dpsram_::inp_data <= 186));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##1 (mtx_trps_8x8_dpsram_::inp_data == 130) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 63) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##1 (mtx_trps_8x8_dpsram_::inp_data == 63) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##1 (mtx_trps_8x8_dpsram_::inp_data == 130) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 130) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 130) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 63) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##1 (mtx_trps_8x8_dpsram_::inp_data == 63) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 11) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 11) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 11) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_WEN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 11) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 11) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::wr_WEN ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 11) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 252) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##2 (mtx_trps_8x8_dpsram_::inp_data == 252) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##2 (mtx_trps_8x8_dpsram_::inp_data == 252) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 167) && (mtx_trps_8x8_dpsram_::wr_DATA <= 168) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 252) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 55) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 55) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 55) && (mtx_trps_8x8_dpsram_::inp_data <= 84) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 120) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 55) && (mtx_trps_8x8_dpsram_::inp_data <= 84) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 139) && (mtx_trps_8x8_dpsram_::inp_data <= 143) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 58));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 65) ##2 (mtx_trps_8x8_dpsram_::inp_data == 30) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 65) ##2 (mtx_trps_8x8_dpsram_::inp_data == 30) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 65) ##2 (mtx_trps_8x8_dpsram_::inp_data == 30) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 52) && (mtx_trps_8x8_dpsram_::inp_data <= 65) ##2 (mtx_trps_8x8_dpsram_::inp_data == 30) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 117) && (mtx_trps_8x8_dpsram_::wr_DATA <= 182) ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 117) && (mtx_trps_8x8_dpsram_::inp_data <= 182) ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 117) && (mtx_trps_8x8_dpsram_::inp_data <= 182) ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 59) && (mtx_trps_8x8_dpsram_::inp_data <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 117) && (mtx_trps_8x8_dpsram_::wr_DATA <= 182) ##3 (mtx_trps_8x8_dpsram_::inp_data == 102) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 59) && (mtx_trps_8x8_dpsram_::wr_DATA <= 119));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 138) && (mtx_trps_8x8_dpsram_::wr_DATA <= 252) ##1 (mtx_trps_8x8_dpsram_::inp_data == 30) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 138) && (mtx_trps_8x8_dpsram_::wr_DATA <= 252) ##1 (mtx_trps_8x8_dpsram_::inp_data == 30) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 138) && (mtx_trps_8x8_dpsram_::inp_data <= 252) ##1 (mtx_trps_8x8_dpsram_::inp_data == 30) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 52) && (mtx_trps_8x8_dpsram_::wr_DATA <= 103) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 138) && (mtx_trps_8x8_dpsram_::inp_data <= 252) ##1 (mtx_trps_8x8_dpsram_::inp_data == 30) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 148) && (mtx_trps_8x8_dpsram_::wr_DATA <= 181) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 228) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 148) && (mtx_trps_8x8_dpsram_::wr_DATA <= 181) ##1 (mtx_trps_8x8_dpsram_::inp_data == 228) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 148) && (mtx_trps_8x8_dpsram_::wr_DATA <= 181) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 228) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 148) && (mtx_trps_8x8_dpsram_::wr_DATA <= 181) ##1 (mtx_trps_8x8_dpsram_::inp_data == 228) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 148) && (mtx_trps_8x8_dpsram_::wr_DATA <= 181) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 100) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 148) && (mtx_trps_8x8_dpsram_::wr_DATA <= 181) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 105) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 148) && (mtx_trps_8x8_dpsram_::wr_DATA <= 181) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 105) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 148) && (mtx_trps_8x8_dpsram_::wr_DATA <= 181) ##2 (mtx_trps_8x8_dpsram_::inp_data == 105) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 148) && (mtx_trps_8x8_dpsram_::wr_DATA <= 181) ##2 (mtx_trps_8x8_dpsram_::inp_data == 105) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 148) && (mtx_trps_8x8_dpsram_::wr_DATA <= 181) ##2 (mtx_trps_8x8_dpsram_::inp_data == 100) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 148) && (mtx_trps_8x8_dpsram_::wr_DATA <= 181) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 100) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 148) && (mtx_trps_8x8_dpsram_::wr_DATA <= 181) ##2 (mtx_trps_8x8_dpsram_::inp_data == 100) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 168) && (mtx_trps_8x8_dpsram_::wr_DATA <= 176) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 168) && (mtx_trps_8x8_dpsram_::inp_data <= 176) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 168) && (mtx_trps_8x8_dpsram_::inp_data <= 176) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 168) && (mtx_trps_8x8_dpsram_::wr_DATA <= 176) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 226) && (mtx_trps_8x8_dpsram_::wr_DATA <= 235) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 191) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 226) && (mtx_trps_8x8_dpsram_::inp_data <= 235) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 226) && (mtx_trps_8x8_dpsram_::wr_DATA <= 235) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 186) && (mtx_trps_8x8_dpsram_::wr_DATA <= 191) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 63) && (mtx_trps_8x8_dpsram_::wr_DATA <= 75) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::inp_data == 13) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 13) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 63) && (mtx_trps_8x8_dpsram_::inp_data <= 75) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 63) && (mtx_trps_8x8_dpsram_::inp_data <= 75) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 186) && (mtx_trps_8x8_dpsram_::inp_data <= 191) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 226) && (mtx_trps_8x8_dpsram_::inp_data <= 235) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 186) && (mtx_trps_8x8_dpsram_::wr_DATA <= 191) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::inp_data == 13) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 63) && (mtx_trps_8x8_dpsram_::wr_DATA <= 75) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 13) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 188) && (mtx_trps_8x8_dpsram_::inp_data <= 213) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 188) && (mtx_trps_8x8_dpsram_::inp_data <= 213) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 188) && (mtx_trps_8x8_dpsram_::wr_DATA <= 213) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 188) && (mtx_trps_8x8_dpsram_::wr_DATA <= 213) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 124) && (mtx_trps_8x8_dpsram_::wr_DATA <= 131) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 mtx_trps_8x8_dpsram_::wr_CSN ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 !mtx_trps_8x8_dpsram_::inp_valid ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 124) && (mtx_trps_8x8_dpsram_::inp_data <= 131) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 mtx_trps_8x8_dpsram_::wr_WEN ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 124) && (mtx_trps_8x8_dpsram_::inp_data <= 131) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 mtx_trps_8x8_dpsram_::wr_WEN ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 124) && (mtx_trps_8x8_dpsram_::wr_DATA <= 131) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 mtx_trps_8x8_dpsram_::wr_CSN ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##1 !mtx_trps_8x8_dpsram_::inp_valid ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 26) && (mtx_trps_8x8_dpsram_::wr_DATA <= 72) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 72) && (mtx_trps_8x8_dpsram_::inp_data <= 106) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 26) && (mtx_trps_8x8_dpsram_::inp_data <= 72) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 26) && (mtx_trps_8x8_dpsram_::inp_data <= 72) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 72) && (mtx_trps_8x8_dpsram_::inp_data <= 106) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 26) && (mtx_trps_8x8_dpsram_::wr_DATA <= 72) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 72) && (mtx_trps_8x8_dpsram_::wr_DATA <= 106) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 72) && (mtx_trps_8x8_dpsram_::wr_DATA <= 106) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 77) && (mtx_trps_8x8_dpsram_::inp_data <= 85) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 77) && (mtx_trps_8x8_dpsram_::wr_DATA <= 85) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 77) && (mtx_trps_8x8_dpsram_::wr_DATA <= 85) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 77) && (mtx_trps_8x8_dpsram_::inp_data <= 85) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 77) && (mtx_trps_8x8_dpsram_::wr_DATA <= 87) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 77) && (mtx_trps_8x8_dpsram_::wr_DATA <= 87) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 77) && (mtx_trps_8x8_dpsram_::inp_data <= 87) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 77) && (mtx_trps_8x8_dpsram_::inp_data <= 87) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##4 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##4 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##4 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##4 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 67) && (mtx_trps_8x8_dpsram_::inp_data <= 80) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 67) && (mtx_trps_8x8_dpsram_::wr_DATA <= 80) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 67) && (mtx_trps_8x8_dpsram_::inp_data <= 80) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 7) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 11) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 67) && (mtx_trps_8x8_dpsram_::wr_DATA <= 80) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 7) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 11) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 7) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 11) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 7) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 11) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) && mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::inp_data == 6) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) && mtx_trps_8x8_dpsram_::wr_WEN ##1 (mtx_trps_8x8_dpsram_::inp_data == 6) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::inp_data == 6) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::inp_data == 6) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) && mtx_trps_8x8_dpsram_::wr_WEN ##1 (mtx_trps_8x8_dpsram_::inp_data == 6) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) && mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::inp_data == 6) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 14) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 11) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 14) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 11) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 14) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 11) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 14) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 11) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 20) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 11) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 20) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 11) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 20) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 11) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 20) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 11) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::inp_data == 18) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::inp_data == 18) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 3) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::inp_data == 14) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 0) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::inp_data == 9) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 3) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 3) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 3) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 0) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::inp_data == 14) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::inp_data == 0) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 14) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 18) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::inp_data == 0) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 9) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 14) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##2 (mtx_trps_8x8_dpsram_::inp_data == 75) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 75) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 18) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##2 (mtx_trps_8x8_dpsram_::inp_data == 75) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 108) && (mtx_trps_8x8_dpsram_::inp_data <= 135) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 75) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::inp_data == 9) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 9) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 106) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##3 (mtx_trps_8x8_dpsram_::inp_data == 106) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##3 (mtx_trps_8x8_dpsram_::inp_data == 106) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 106) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 138) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 (mtx_trps_8x8_dpsram_::inp_data == 138) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 138) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 172) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 53) && (mtx_trps_8x8_dpsram_::inp_data <= 97) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 18) ##2 (mtx_trps_8x8_dpsram_::inp_data == 138) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 172) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 114) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data == 114) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::inp_data == 114) ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 114) ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 168) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##2 (mtx_trps_8x8_dpsram_::inp_data == 168) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 168) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##2 (mtx_trps_8x8_dpsram_::inp_data == 168) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##2 (mtx_trps_8x8_dpsram_::inp_data == 176) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##2 (mtx_trps_8x8_dpsram_::inp_data == 226) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##2 (mtx_trps_8x8_dpsram_::inp_data == 176) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 176) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 226) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 176) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 226) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##2 (mtx_trps_8x8_dpsram_::inp_data == 226) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 63) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##3 (mtx_trps_8x8_dpsram_::inp_data == 63) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 85) && (mtx_trps_8x8_dpsram_::inp_data <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##3 (mtx_trps_8x8_dpsram_::inp_data == 63) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 44) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 63) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 85) && (mtx_trps_8x8_dpsram_::wr_DATA <= 171));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 17) && (mtx_trps_8x8_dpsram_::wr_DATA <= 24) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 17) && (mtx_trps_8x8_dpsram_::wr_DATA <= 24) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 17) && (mtx_trps_8x8_dpsram_::inp_data <= 24) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 17) && (mtx_trps_8x8_dpsram_::inp_data <= 24) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 242) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 242) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 187) && (mtx_trps_8x8_dpsram_::wr_DATA <= 242) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 187) && (mtx_trps_8x8_dpsram_::inp_data <= 242) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 242) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 242) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 242) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 242) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##4 true) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##4 true) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##4 true) |-> mtx_trps_8x8_dpsram_::wr_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##4 true) |-> mtx_trps_8x8_dpsram_::wr_WEN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) && mtx_trps_8x8_dpsram_::wr_WEN ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 !mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 !mtx_trps_8x8_dpsram_::inp_valid && (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) && mtx_trps_8x8_dpsram_::wr_WEN ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) && mtx_trps_8x8_dpsram_::wr_CSN ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) && mtx_trps_8x8_dpsram_::wr_CSN ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) && mtx_trps_8x8_dpsram_::inp_valid ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_WEN && (mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) && mtx_trps_8x8_dpsram_::inp_valid ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_WEN && (mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##4 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##4 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##3 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##4 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##4 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##3 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 32) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 32) && (mtx_trps_8x8_dpsram_::inp_data <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 32) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 32) && (mtx_trps_8x8_dpsram_::inp_data <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 27) && (mtx_trps_8x8_dpsram_::wr_DATA <= 29) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 27) && (mtx_trps_8x8_dpsram_::inp_data <= 29) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 27) && (mtx_trps_8x8_dpsram_::wr_DATA <= 29) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 27) && (mtx_trps_8x8_dpsram_::inp_data <= 29) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 31) && (mtx_trps_8x8_dpsram_::inp_data <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 31) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 31) && (mtx_trps_8x8_dpsram_::inp_data <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 31) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 214) && (mtx_trps_8x8_dpsram_::inp_data <= 242) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 214) && (mtx_trps_8x8_dpsram_::wr_DATA <= 242) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 214) && (mtx_trps_8x8_dpsram_::wr_DATA <= 242) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 214) && (mtx_trps_8x8_dpsram_::inp_data <= 242) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##1 true) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##2 true) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##3 true) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##2 true) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##3 true) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##1 true) |-> mtx_trps_8x8_dpsram_::inp_valid);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 11) && (mtx_trps_8x8_dpsram_::inp_data <= 102) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 11) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 11) && (mtx_trps_8x8_dpsram_::inp_data <= 102) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 11) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 227) && (mtx_trps_8x8_dpsram_::inp_data <= 242) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 227) && (mtx_trps_8x8_dpsram_::wr_DATA <= 242) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 227) && (mtx_trps_8x8_dpsram_::wr_DATA <= 242) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 227) && (mtx_trps_8x8_dpsram_::inp_data <= 242) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 28) && (mtx_trps_8x8_dpsram_::wr_DATA <= 30) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 28) && (mtx_trps_8x8_dpsram_::inp_data <= 30) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 28) && (mtx_trps_8x8_dpsram_::wr_DATA <= 30) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 28) && (mtx_trps_8x8_dpsram_::inp_data <= 30) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 30) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 30) && (mtx_trps_8x8_dpsram_::inp_data <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 30) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 30) && (mtx_trps_8x8_dpsram_::inp_data <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 !mtx_trps_8x8_dpsram_::wr_WEN ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 !mtx_trps_8x8_dpsram_::wr_WEN ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 mtx_trps_8x8_dpsram_::inp_valid ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 !mtx_trps_8x8_dpsram_::wr_CSN ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 mtx_trps_8x8_dpsram_::inp_valid ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 mtx_trps_8x8_dpsram_::inp_valid) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 !mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 !mtx_trps_8x8_dpsram_::wr_CSN) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 !mtx_trps_8x8_dpsram_::wr_WEN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 mtx_trps_8x8_dpsram_::inp_valid ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 !mtx_trps_8x8_dpsram_::wr_WEN) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 mtx_trps_8x8_dpsram_::inp_valid) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 !mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 !mtx_trps_8x8_dpsram_::wr_CSN) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 !mtx_trps_8x8_dpsram_::wr_WEN) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 !mtx_trps_8x8_dpsram_::wr_WEN ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 mtx_trps_8x8_dpsram_::inp_valid ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 (mtx_trps_8x8_dpsram_::inp_data == 101) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 101) && (mtx_trps_8x8_dpsram_::inp_data <= 102) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 101) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 218) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 101) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 (mtx_trps_8x8_dpsram_::inp_data == 101) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 218) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 205) && (mtx_trps_8x8_dpsram_::wr_DATA <= 218) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 101) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 205) && (mtx_trps_8x8_dpsram_::inp_data <= 218) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 101) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 101) && (mtx_trps_8x8_dpsram_::inp_data <= 102) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 78) && (mtx_trps_8x8_dpsram_::inp_data <= 102) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 78) && (mtx_trps_8x8_dpsram_::inp_data <= 102) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 78) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 25) && (mtx_trps_8x8_dpsram_::wr_DATA <= 33) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 78) && (mtx_trps_8x8_dpsram_::wr_DATA <= 102) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 174) && (mtx_trps_8x8_dpsram_::inp_data <= 183) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 174) && (mtx_trps_8x8_dpsram_::wr_DATA <= 183) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 174) && (mtx_trps_8x8_dpsram_::inp_data <= 183) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 174) && (mtx_trps_8x8_dpsram_::wr_DATA <= 183) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 178) && (mtx_trps_8x8_dpsram_::inp_data <= 192) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 178) && (mtx_trps_8x8_dpsram_::wr_DATA <= 192) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 178) && (mtx_trps_8x8_dpsram_::wr_DATA <= 192) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 178) && (mtx_trps_8x8_dpsram_::inp_data <= 192) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 162) && (mtx_trps_8x8_dpsram_::inp_data <= 186) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 162) && (mtx_trps_8x8_dpsram_::inp_data <= 186) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 186) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_WEN && (mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) && mtx_trps_8x8_dpsram_::inp_valid ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) && mtx_trps_8x8_dpsram_::inp_valid ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_CSN && (mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::wr_WEN && (mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 2) && (mtx_trps_8x8_dpsram_::wr_DATA <= 113) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 113) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 2) && (mtx_trps_8x8_dpsram_::wr_DATA <= 113) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 113) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 2) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 84) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 2) && (mtx_trps_8x8_dpsram_::inp_data <= 84) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 2) && (mtx_trps_8x8_dpsram_::wr_DATA <= 84) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 42) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 209) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 42) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 209) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 42) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 209) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 42) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 209) && (mtx_trps_8x8_dpsram_::inp_data <= 255) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 86) && (mtx_trps_8x8_dpsram_::inp_data <= 93) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 86) && (mtx_trps_8x8_dpsram_::wr_DATA <= 93) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##3 (mtx_trps_8x8_dpsram_::inp_data >= 86) && (mtx_trps_8x8_dpsram_::inp_data <= 93) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##3 (mtx_trps_8x8_dpsram_::wr_DATA >= 86) && (mtx_trps_8x8_dpsram_::wr_DATA <= 93) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 42) ##3 (mtx_trps_8x8_dpsram_::inp_data == 3) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 42) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 3) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 42) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 3) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 42) ##3 (mtx_trps_8x8_dpsram_::inp_data == 3) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##3 (mtx_trps_8x8_dpsram_::inp_data == 25) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##3 (mtx_trps_8x8_dpsram_::inp_data == 25) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##3 (mtx_trps_8x8_dpsram_::inp_data == 101) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 101) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 25) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 25) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##3 (mtx_trps_8x8_dpsram_::wr_DATA == 101) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##3 (mtx_trps_8x8_dpsram_::inp_data == 101) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 243) && (mtx_trps_8x8_dpsram_::wr_DATA <= 245) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 243) && (mtx_trps_8x8_dpsram_::inp_data <= 245) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 243) && (mtx_trps_8x8_dpsram_::inp_data <= 245) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 243) && (mtx_trps_8x8_dpsram_::wr_DATA <= 245) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 222) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 222) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 220) && (mtx_trps_8x8_dpsram_::wr_DATA <= 222) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 220) && (mtx_trps_8x8_dpsram_::wr_DATA <= 222) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 42) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 11) && (mtx_trps_8x8_dpsram_::inp_data <= 46) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 42) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 11) && (mtx_trps_8x8_dpsram_::inp_data <= 46) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 42) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 11) && (mtx_trps_8x8_dpsram_::wr_DATA <= 46) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 128) && (mtx_trps_8x8_dpsram_::wr_DATA <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 42) ##2 (mtx_trps_8x8_dpsram_::wr_DATA >= 11) && (mtx_trps_8x8_dpsram_::wr_DATA <= 46) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 44) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 128) && (mtx_trps_8x8_dpsram_::inp_data <= 255));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data == 220) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 220) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data == 220) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::wr_DATA == 220) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##1 mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##1 mtx_trps_8x8_dpsram_::wr_WEN ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##1 !mtx_trps_8x8_dpsram_::inp_valid ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##1 mtx_trps_8x8_dpsram_::wr_CSN ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##1 !mtx_trps_8x8_dpsram_::inp_valid ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##1 mtx_trps_8x8_dpsram_::wr_WEN ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 247) ##2 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 86) && (mtx_trps_8x8_dpsram_::wr_DATA <= 101) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 86) && (mtx_trps_8x8_dpsram_::inp_data <= 101) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 86) && (mtx_trps_8x8_dpsram_::wr_DATA <= 101) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 86) && (mtx_trps_8x8_dpsram_::inp_data <= 101) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 112) && (mtx_trps_8x8_dpsram_::wr_DATA <= 131) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 112) && (mtx_trps_8x8_dpsram_::inp_data <= 131) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 112) && (mtx_trps_8x8_dpsram_::wr_DATA <= 131) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 112) && (mtx_trps_8x8_dpsram_::inp_data <= 131) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 23) && (mtx_trps_8x8_dpsram_::inp_data <= 25) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 23) && (mtx_trps_8x8_dpsram_::wr_DATA <= 25) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 23) && (mtx_trps_8x8_dpsram_::inp_data <= 25) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 23) && (mtx_trps_8x8_dpsram_::wr_DATA <= 25) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 160) && (mtx_trps_8x8_dpsram_::wr_DATA <= 180) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 160) && (mtx_trps_8x8_dpsram_::inp_data <= 180) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::inp_data >= 160) && (mtx_trps_8x8_dpsram_::inp_data <= 180) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::wr_DATA >= 160) && (mtx_trps_8x8_dpsram_::wr_DATA <= 180) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::inp_data == 23) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 23) ##1 true) |-> (mtx_trps_8x8_dpsram_::inp_data >= 0) && (mtx_trps_8x8_dpsram_::inp_data <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::inp_data == 23) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 162) && (mtx_trps_8x8_dpsram_::wr_DATA <= 208) ##2 (mtx_trps_8x8_dpsram_::inp_data >= 220) && (mtx_trps_8x8_dpsram_::inp_data <= 253) ##1 (mtx_trps_8x8_dpsram_::wr_DATA == 23) ##1 true) |-> (mtx_trps_8x8_dpsram_::wr_DATA >= 0) && (mtx_trps_8x8_dpsram_::wr_DATA <= 127));
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 26) && (mtx_trps_8x8_dpsram_::inp_data <= 50)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 26) && (mtx_trps_8x8_dpsram_::wr_DATA <= 50)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 33) && (mtx_trps_8x8_dpsram_::inp_data <= 50)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 33) && (mtx_trps_8x8_dpsram_::wr_DATA <= 50)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 35) && (mtx_trps_8x8_dpsram_::wr_DATA <= 50)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 35) && (mtx_trps_8x8_dpsram_::inp_data <= 50)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 17) && (mtx_trps_8x8_dpsram_::wr_DATA <= 32)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 17) && (mtx_trps_8x8_dpsram_::inp_data <= 32)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 9) && (mtx_trps_8x8_dpsram_::wr_DATA <= 20)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 9) && (mtx_trps_8x8_dpsram_::inp_data <= 20)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 21) && (mtx_trps_8x8_dpsram_::wr_DATA <= 34)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 21) && (mtx_trps_8x8_dpsram_::inp_data <= 34)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 4) && (mtx_trps_8x8_dpsram_::wr_DATA <= 8)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 4) && (mtx_trps_8x8_dpsram_::inp_data <= 8)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::wr_DATA >= 1) && (mtx_trps_8x8_dpsram_::wr_DATA <= 3)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) ((mtx_trps_8x8_dpsram_::inp_data >= 1) && (mtx_trps_8x8_dpsram_::inp_data <= 3)) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (mtx_trps_8x8_dpsram_::rstn ##4 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##1 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##2 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
assert property(@(posedge mtx_trps_8x8_dpsram_::sclk) (!mtx_trps_8x8_dpsram_::rd_CSN ##3 true) |-> mtx_trps_8x8_dpsram_::rd_CSN);
