<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: arch/alpha/ev5.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>arch/alpha/ev5.cc</h1>  </div>
</div>
<div class="contents">
<a href="ev5_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2002-2005 The Regents of The University of Michigan</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00006"></a>00006 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00007"></a>00007 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00008"></a>00008 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00009"></a>00009 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00010"></a>00010 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00011"></a>00011 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00012"></a>00012 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00013"></a>00013 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00014"></a>00014 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00017"></a>00017 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00018"></a>00018 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00019"></a>00019 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00020"></a>00020 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00021"></a>00021 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00022"></a>00022 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00023"></a>00023 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00024"></a>00024 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00025"></a>00025 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00026"></a>00026 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * Authors: Steve Reinhardt</span>
<a name="l00029"></a>00029 <span class="comment"> *          Nathan Binkert</span>
<a name="l00030"></a>00030 <span class="comment"> */</span>
<a name="l00031"></a>00031 
<a name="l00032"></a>00032 <span class="preprocessor">#include &quot;<a class="code" href="arch_2alpha_2faults_8hh.html">arch/alpha/faults.hh</a>&quot;</span>
<a name="l00033"></a>00033 <span class="preprocessor">#include &quot;<a class="code" href="alpha_2isa__traits_8hh.html">arch/alpha/isa_traits.hh</a>&quot;</span>
<a name="l00034"></a>00034 <span class="preprocessor">#include &quot;<a class="code" href="arch_2alpha_2kernel__stats_8hh.html">arch/alpha/kernel_stats.hh</a>&quot;</span>
<a name="l00035"></a>00035 <span class="preprocessor">#include &quot;<a class="code" href="osfpal_8hh.html">arch/alpha/osfpal.hh</a>&quot;</span>
<a name="l00036"></a>00036 <span class="preprocessor">#include &quot;<a class="code" href="arch_2alpha_2tlb_8hh.html">arch/alpha/tlb.hh</a>&quot;</span>
<a name="l00037"></a>00037 <span class="preprocessor">#include &quot;<a class="code" href="cp__annotate_8hh.html">base/cp_annotate.hh</a>&quot;</span>
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;<a class="code" href="base_2debug_8hh.html">base/debug.hh</a>&quot;</span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &quot;<a class="code" href="simple__thread_8hh.html">cpu/simple_thread.hh</a>&quot;</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &quot;<a class="code" href="thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &quot;<a class="code" href="sim__exit_8hh.html">sim/sim_exit.hh</a>&quot;</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="keyword">namespace </span>AlphaISA {
<a name="l00045"></a>00045 
<a name="l00047"></a>00047 <span class="comment">//</span>
<a name="l00048"></a>00048 <span class="comment">//  Machine dependent functions</span>
<a name="l00049"></a>00049 <span class="comment">//</span>
<a name="l00050"></a>00050 <span class="keywordtype">void</span>
<a name="l00051"></a>00051 <a class="code" href="namespaceAlphaISA.html#a06411429ba06d7939a3aedc9099788eb">initCPU</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId)
<a name="l00052"></a>00052 {
<a name="l00053"></a>00053     <a class="code" href="namespaceAlphaISA.html#adad5b267894a6709b10c84584c0a4c4c">initIPRs</a>(tc, cpuId);
<a name="l00054"></a>00054 
<a name="l00055"></a>00055     tc-&gt;<a class="code" href="classThreadContext.html#ad008e016fd7ac09d11a85a80aa917b41">setIntReg</a>(16, cpuId);
<a name="l00056"></a>00056     tc-&gt;<a class="code" href="classThreadContext.html#ad008e016fd7ac09d11a85a80aa917b41">setIntReg</a>(0, cpuId);
<a name="l00057"></a>00057 
<a name="l00058"></a>00058     <a class="code" href="classAlphaISA_1_1AlphaFault.html">AlphaFault</a> *<a class="code" href="namespaceStats.html#ab9cd159e7f4ac914ca3db1a14ff1d8a8" title="Zero the number of passes and failures so far.">reset</a> = <span class="keyword">new</span> <a class="code" href="classAlphaISA_1_1ResetFault.html">ResetFault</a>;
<a name="l00059"></a>00059 
<a name="l00060"></a>00060     tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac46d3554a89e411a04a0ad3c44112678">IPR_PAL_BASE</a>) + reset-&gt;<a class="code" href="classAlphaISA_1_1AlphaFault.html#a1bd240a12e3e88cbbf3ad612a7cce84f">vect</a>());
<a name="l00061"></a>00061 
<a name="l00062"></a>00062     <span class="keyword">delete</span> reset;
<a name="l00063"></a>00063 }
<a name="l00064"></a>00064 
<a name="l00065"></a>00065 <span class="keyword">template</span> &lt;<span class="keyword">class</span> CPU&gt;
<a name="l00066"></a><a class="code" href="namespaceAlphaISA.html#ac1e586c013057b642701d473139aa444">00066</a> <span class="keywordtype">void</span>
<a name="l00067"></a>00067 <a class="code" href="namespaceAlphaISA.html#ac1e586c013057b642701d473139aa444">zeroRegisters</a>(CPU *cpu)
<a name="l00068"></a>00068 {
<a name="l00069"></a>00069     <span class="comment">// Insure ISA semantics</span>
<a name="l00070"></a>00070     <span class="comment">// (no longer very clean due to the change in setIntReg() in the</span>
<a name="l00071"></a>00071     <span class="comment">// cpu model.  Consider changing later.)</span>
<a name="l00072"></a>00072     cpu-&gt;thread-&gt;setIntReg(<a class="code" href="namespaceAlphaISA.html#a7f37f910d53f6a7535037c4d47366260">ZeroReg</a>, 0);
<a name="l00073"></a>00073     cpu-&gt;thread-&gt;setFloatReg(<a class="code" href="namespaceAlphaISA.html#a7f37f910d53f6a7535037c4d47366260">ZeroReg</a>, 0.0);
<a name="l00074"></a>00074 }
<a name="l00075"></a>00075 
<a name="l00077"></a>00077 <span class="comment">//</span>
<a name="l00078"></a>00078 <span class="comment">//</span>
<a name="l00079"></a>00079 <span class="comment">//</span>
<a name="l00080"></a>00080 <span class="keywordtype">void</span>
<a name="l00081"></a>00081 <a class="code" href="namespaceAlphaISA.html#adad5b267894a6709b10c84584c0a4c4c">initIPRs</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId)
<a name="l00082"></a>00082 {
<a name="l00083"></a>00083     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; NumInternalProcRegs; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l00084"></a>00084         tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, 0);
<a name="l00085"></a>00085     }
<a name="l00086"></a>00086 
<a name="l00087"></a>00087     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac46d3554a89e411a04a0ad3c44112678">IPR_PAL_BASE</a>, <a class="code" href="namespaceAlphaISA.html#aa643f676145338cd2de85b7ff78cc4fd">PalBase</a>);
<a name="l00088"></a>00088     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aabe01439d3e4b124759def3c87939c585">IPR_MCSR</a>, 0x6);
<a name="l00089"></a>00089     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf1e40539604d17a8488412e389e9bef0">IPR_PALtemp16</a>, cpuId);
<a name="l00090"></a>00090 }
<a name="l00091"></a>00091 
<a name="l00092"></a><a class="code" href="classAlphaISA_1_1ISA.html#af56c6cfef0e5173e824a89c4bb3631b7">00092</a> <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a>
<a name="l00093"></a>00093 <a class="code" href="classAlphaISA_1_1ISA.html#af56c6cfef0e5173e824a89c4bb3631b7">ISA::readIpr</a>(<span class="keywordtype">int</span> idx, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc)
<a name="l00094"></a>00094 {
<a name="l00095"></a>00095     uint64_t retval = 0;        <span class="comment">// return value, default 0</span>
<a name="l00096"></a>00096 
<a name="l00097"></a>00097     <span class="keywordflow">switch</span> (idx) {
<a name="l00098"></a>00098       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa5044bb4013421f5a22ffc6c05964af08">IPR_PALtemp0</a>:
<a name="l00099"></a>00099       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa8a0484550cc49132d604d81d662f070d">IPR_PALtemp1</a>:
<a name="l00100"></a>00100       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa0d7e76894fc4ada20e0a1c6eaacf211f">IPR_PALtemp2</a>:
<a name="l00101"></a>00101       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aafd30c4b0420a15a9a3eaf269045ff498">IPR_PALtemp3</a>:
<a name="l00102"></a>00102       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaaa36b9843e1c78c360c5583327c4af02">IPR_PALtemp4</a>:
<a name="l00103"></a>00103       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa88be036c78560fb3e6a56f860c3e0ffc">IPR_PALtemp5</a>:
<a name="l00104"></a>00104       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4e047fa20037851eb8bb962ba2e2c85e">IPR_PALtemp6</a>:
<a name="l00105"></a>00105       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa1c3ac507bd8c2628f80920eaec8df946">IPR_PALtemp7</a>:
<a name="l00106"></a>00106       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa27962de0e503c12e12e2b1565df05031">IPR_PALtemp8</a>:
<a name="l00107"></a>00107       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa8ddddb3ec5b92e425096cb98b688ef7f">IPR_PALtemp9</a>:
<a name="l00108"></a>00108       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa88573615d2636cae11d7954086f41846">IPR_PALtemp10</a>:
<a name="l00109"></a>00109       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aada637ce9af64b3b63a1295b9dbe7e8e2">IPR_PALtemp11</a>:
<a name="l00110"></a>00110       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa622529d09a78452e6f9212700f0c829a">IPR_PALtemp12</a>:
<a name="l00111"></a>00111       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac28e31884c54d16a2e0f9586a13b84fa">IPR_PALtemp13</a>:
<a name="l00112"></a>00112       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa061e57a5f0b34d63e584aedc08c3c738">IPR_PALtemp14</a>:
<a name="l00113"></a>00113       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aabf3390cb11db0016e8858bdb5d9212f6">IPR_PALtemp15</a>:
<a name="l00114"></a>00114       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf1e40539604d17a8488412e389e9bef0">IPR_PALtemp16</a>:
<a name="l00115"></a>00115       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa12bf444d975dacff9915715a91fca7a2">IPR_PALtemp17</a>:
<a name="l00116"></a>00116       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3c5762814b22855a2c29634efd5c7cb0">IPR_PALtemp18</a>:
<a name="l00117"></a>00117       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa995672e06f2c54c63b2a4fa61b99acab">IPR_PALtemp19</a>:
<a name="l00118"></a>00118       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa552b13a36168fae6626f92435268193a">IPR_PALtemp20</a>:
<a name="l00119"></a>00119       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa5073d15dfa0de0f573170dfdd1a94128">IPR_PALtemp21</a>:
<a name="l00120"></a>00120       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa2b6837d20ccbd4f90bd4904815f91e15">IPR_PALtemp22</a>:
<a name="l00121"></a>00121       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaedcc2618b69afb7ff8cefdb3d36f9270">IPR_PALtemp23</a>:
<a name="l00122"></a>00122       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac46d3554a89e411a04a0ad3c44112678">IPR_PAL_BASE</a>:
<a name="l00123"></a>00123 
<a name="l00124"></a>00124       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aacaaed91096a8391741f15bd108160668">IPR_IVPTBR</a>:
<a name="l00125"></a>00125       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa84ba4d8c0696e39bdb0d35c37f05ebe8">IPR_DC_MODE</a>:
<a name="l00126"></a>00126       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa7a6bd08778815c23072df906e6a82d59">IPR_MAF_MODE</a>:
<a name="l00127"></a>00127       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa81aa03c03b1135394b84049b81ae05d5">IPR_ISR</a>:
<a name="l00128"></a>00128       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa181636d9fceb00536ad3e36c02f9b56f">IPR_EXC_ADDR</a>:
<a name="l00129"></a>00129       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad05b415efd47790a58bc46a307bcad72">IPR_IC_PERR_STAT</a>:
<a name="l00130"></a>00130       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa1340edf2b07d1d4636f94e748d2fc72d">IPR_DC_PERR_STAT</a>:
<a name="l00131"></a>00131       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aabe01439d3e4b124759def3c87939c585">IPR_MCSR</a>:
<a name="l00132"></a>00132       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa56f130b52180ffe03b7bb0ebee53b7eb">IPR_ASTRR</a>:
<a name="l00133"></a>00133       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa519e0df50e4cf6fe9a4a1d834425c88c">IPR_ASTER</a>:
<a name="l00134"></a>00134       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf32b8026c33949ae4ae73bd65de31fea">IPR_SIRR</a>:
<a name="l00135"></a>00135       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa5d1a2d3151db102e43274972e66ded0e">IPR_ICSR</a>:
<a name="l00136"></a>00136       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3f0f9286af321d1fd6dce767672f1ff7">IPR_ICM</a>:
<a name="l00137"></a>00137       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaecb409b7719548624c2f50274cc3e8ee">IPR_DTB_CM</a>:
<a name="l00138"></a>00138       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa46c09433d94ae19e8931c36ad4078ced">IPR_IPLR</a>:
<a name="l00139"></a>00139       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa21fd3ce2d0c0591da4fc2f47857effa">IPR_INTID</a>:
<a name="l00140"></a>00140       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3ccff7e473165c43f951102b2eb4a39c">IPR_PMCTR</a>:
<a name="l00141"></a>00141         <span class="comment">// no side-effect</span>
<a name="l00142"></a>00142         retval = <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx];
<a name="l00143"></a>00143         <span class="keywordflow">break</span>;
<a name="l00144"></a>00144 
<a name="l00145"></a>00145       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4274e2fbde1b91fe80b567c0e97d7a2d">IPR_CC</a>:
<a name="l00146"></a>00146         retval |= <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(0xffffffff00000000);
<a name="l00147"></a>00147         retval |= tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classClockedObject.html#a2b4a36a0ae697fe2c7c1c493146d7626" title="Determine the current cycle, corresponding to a tick aligned to a clock edge.">curCycle</a>()  &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(0x00000000ffffffff);
<a name="l00148"></a>00148         <span class="keywordflow">break</span>;
<a name="l00149"></a>00149 
<a name="l00150"></a>00150       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa15b24e0ea2aede211b755c9542857387">IPR_VA</a>:
<a name="l00151"></a>00151         retval = <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx];
<a name="l00152"></a>00152         <span class="keywordflow">break</span>;
<a name="l00153"></a>00153 
<a name="l00154"></a>00154       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aacfbf1eeef3aae1e41ee3a05be2fa09d0">IPR_VA_FORM</a>:
<a name="l00155"></a>00155       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa023b3861d4bd8f0c2d1e5d818b626b76">IPR_MM_STAT</a>:
<a name="l00156"></a>00156       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa05762c0c0b77c6c7952b30b53deae0a4">IPR_IFAULT_VA_FORM</a>:
<a name="l00157"></a>00157       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aab2f6091728a6cde230897ed227409ef9">IPR_EXC_MASK</a>:
<a name="l00158"></a>00158       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9da49cd499db8c9e60434628822fa994">IPR_EXC_SUM</a>:
<a name="l00159"></a>00159         retval = <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx];
<a name="l00160"></a>00160         <span class="keywordflow">break</span>;
<a name="l00161"></a>00161 
<a name="l00162"></a>00162       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4f10f078ce1031f8a41031330b8f77b1">IPR_DTB_PTE</a>:
<a name="l00163"></a>00163         {
<a name="l00164"></a>00164             <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> &amp;entry
<a name="l00165"></a>00165                 = tc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;index(!tc-&gt;<a class="code" href="classThreadContext.html#ac9a34d2b7e86f4e6bb594b4552386caf">misspeculating</a>());
<a name="l00166"></a>00166 
<a name="l00167"></a>00167             retval |= ((uint64_t)entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#abefddc920d8c7d2127e3ee8fc97c1608">ppn</a> &amp; ULL(0x7ffffff)) &lt;&lt; 32;
<a name="l00168"></a>00168             retval |= ((uint64_t)entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a12067f8f76bf455003877eb98e559c03">xre</a> &amp; ULL(0xf)) &lt;&lt; 8;
<a name="l00169"></a>00169             retval |= ((uint64_t)entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a66ac31c314bf2d43af38d3780a619e17">xwe</a> &amp; ULL(0xf)) &lt;&lt; 12;
<a name="l00170"></a>00170             retval |= ((uint64_t)entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a1ca31e77056c400dbc5e74c2194d471a">fonr</a> &amp; ULL(0x1)) &lt;&lt; 1;
<a name="l00171"></a>00171             retval |= ((uint64_t)entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#aea391c8a0c85c1aef569f8bc2e5529f9">fonw</a> &amp; ULL(0x1))&lt;&lt; 2;
<a name="l00172"></a>00172             retval |= ((uint64_t)entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a7a685f2bb6e3518bd7cd4ef6b0ebb301">asma</a> &amp; ULL(0x1)) &lt;&lt; 4;
<a name="l00173"></a>00173             retval |= ((uint64_t)entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a05e83e933290648943859dbf540b275e">asn</a> &amp; ULL(0x7f)) &lt;&lt; 57;
<a name="l00174"></a>00174         }
<a name="l00175"></a>00175         <span class="keywordflow">break</span>;
<a name="l00176"></a>00176 
<a name="l00177"></a>00177         <span class="comment">// write only registers</span>
<a name="l00178"></a>00178       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac1bc0fdd3085fcfd943c951b6d69af79">IPR_HWINT_CLR</a>:
<a name="l00179"></a>00179       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa42c191b4f743276dc871473def45e478">IPR_SL_XMIT</a>:
<a name="l00180"></a>00180       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aab224411024413238a0679bf45008150a">IPR_DC_FLUSH</a>:
<a name="l00181"></a>00181       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9848e25870893c9f40475d5bc651e6b9">IPR_IC_FLUSH</a>:
<a name="l00182"></a>00182       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaadf0616046bcdcd500e90ce446e480c3">IPR_ALT_MODE</a>:
<a name="l00183"></a>00183       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa16523ed98b9b15b5ad8d2f6db52d39d">IPR_DTB_IA</a>:
<a name="l00184"></a>00184       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa89f512a23c3a96e076c23ca981d883f6">IPR_DTB_IAP</a>:
<a name="l00185"></a>00185       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa75e5280f450d0916440bfe6816609f90">IPR_ITB_IA</a>:
<a name="l00186"></a>00186       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa17a5bbed436feaaba56db2313f33db33">IPR_ITB_IAP</a>:
<a name="l00187"></a>00187         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to read write only register %d\n&quot;</span>, idx);
<a name="l00188"></a>00188         <span class="keywordflow">break</span>;
<a name="l00189"></a>00189 
<a name="l00190"></a>00190       <span class="keywordflow">default</span>:
<a name="l00191"></a>00191         <span class="comment">// invalid IPR</span>
<a name="l00192"></a>00192         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to read from invalid ipr %d\n&quot;</span>, idx);
<a name="l00193"></a>00193         <span class="keywordflow">break</span>;
<a name="l00194"></a>00194     }
<a name="l00195"></a>00195 
<a name="l00196"></a>00196     <span class="keywordflow">return</span> retval;
<a name="l00197"></a>00197 }
<a name="l00198"></a>00198 
<a name="l00199"></a><a class="code" href="namespaceAlphaISA.html#af62b3270f399ada398e553b8930faf09">00199</a> <span class="comment">// Cause the simulator to break when changing to the following IPL</span>
<a name="l00200"></a>00200 <span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#af62b3270f399ada398e553b8930faf09">break_ipl</a> = -1;
<a name="l00201"></a>00201 
<a name="l00202"></a>00202 <span class="keywordtype">void</span>
<a name="l00203"></a>00203 <a class="code" href="classAlphaISA_1_1ISA.html#ad19062f8bf8376cd4eeb11e6911dc1ab">ISA::setIpr</a>(<span class="keywordtype">int</span> idx, uint64_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc)
<a name="l00204"></a>00204 {
<a name="l00205"></a>00205     <span class="keywordflow">if</span> (tc-&gt;<a class="code" href="classThreadContext.html#ac9a34d2b7e86f4e6bb594b4552386caf">misspeculating</a>())
<a name="l00206"></a>00206         <span class="keywordflow">return</span>;
<a name="l00207"></a>00207 
<a name="l00208"></a>00208     <span class="keywordflow">switch</span> (idx) {
<a name="l00209"></a>00209       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa5044bb4013421f5a22ffc6c05964af08">IPR_PALtemp0</a>:
<a name="l00210"></a>00210       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa8a0484550cc49132d604d81d662f070d">IPR_PALtemp1</a>:
<a name="l00211"></a>00211       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa0d7e76894fc4ada20e0a1c6eaacf211f">IPR_PALtemp2</a>:
<a name="l00212"></a>00212       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aafd30c4b0420a15a9a3eaf269045ff498">IPR_PALtemp3</a>:
<a name="l00213"></a>00213       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaaa36b9843e1c78c360c5583327c4af02">IPR_PALtemp4</a>:
<a name="l00214"></a>00214       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa88be036c78560fb3e6a56f860c3e0ffc">IPR_PALtemp5</a>:
<a name="l00215"></a>00215       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4e047fa20037851eb8bb962ba2e2c85e">IPR_PALtemp6</a>:
<a name="l00216"></a>00216       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa1c3ac507bd8c2628f80920eaec8df946">IPR_PALtemp7</a>:
<a name="l00217"></a>00217       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa27962de0e503c12e12e2b1565df05031">IPR_PALtemp8</a>:
<a name="l00218"></a>00218       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa8ddddb3ec5b92e425096cb98b688ef7f">IPR_PALtemp9</a>:
<a name="l00219"></a>00219       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa88573615d2636cae11d7954086f41846">IPR_PALtemp10</a>:
<a name="l00220"></a>00220       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aada637ce9af64b3b63a1295b9dbe7e8e2">IPR_PALtemp11</a>:
<a name="l00221"></a>00221       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa622529d09a78452e6f9212700f0c829a">IPR_PALtemp12</a>:
<a name="l00222"></a>00222       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac28e31884c54d16a2e0f9586a13b84fa">IPR_PALtemp13</a>:
<a name="l00223"></a>00223       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa061e57a5f0b34d63e584aedc08c3c738">IPR_PALtemp14</a>:
<a name="l00224"></a>00224       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aabf3390cb11db0016e8858bdb5d9212f6">IPR_PALtemp15</a>:
<a name="l00225"></a>00225       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf1e40539604d17a8488412e389e9bef0">IPR_PALtemp16</a>:
<a name="l00226"></a>00226       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa12bf444d975dacff9915715a91fca7a2">IPR_PALtemp17</a>:
<a name="l00227"></a>00227       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3c5762814b22855a2c29634efd5c7cb0">IPR_PALtemp18</a>:
<a name="l00228"></a>00228       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa995672e06f2c54c63b2a4fa61b99acab">IPR_PALtemp19</a>:
<a name="l00229"></a>00229       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa552b13a36168fae6626f92435268193a">IPR_PALtemp20</a>:
<a name="l00230"></a>00230       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa5073d15dfa0de0f573170dfdd1a94128">IPR_PALtemp21</a>:
<a name="l00231"></a>00231       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa2b6837d20ccbd4f90bd4904815f91e15">IPR_PALtemp22</a>:
<a name="l00232"></a>00232       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac46d3554a89e411a04a0ad3c44112678">IPR_PAL_BASE</a>:
<a name="l00233"></a>00233       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad05b415efd47790a58bc46a307bcad72">IPR_IC_PERR_STAT</a>:
<a name="l00234"></a>00234       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa1340edf2b07d1d4636f94e748d2fc72d">IPR_DC_PERR_STAT</a>:
<a name="l00235"></a>00235       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3ccff7e473165c43f951102b2eb4a39c">IPR_PMCTR</a>:
<a name="l00236"></a>00236         <span class="comment">// write entire quad w/ no side-effect</span>
<a name="l00237"></a>00237         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val;
<a name="l00238"></a>00238         <span class="keywordflow">break</span>;
<a name="l00239"></a>00239 
<a name="l00240"></a>00240       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa56bda8c19143f6586f9b993f825b24e0">IPR_CC_CTL</a>:
<a name="l00241"></a>00241         <span class="comment">// This IPR resets the cycle counter.  We assume this only</span>
<a name="l00242"></a>00242         <span class="comment">// happens once... let&#39;s verify that.</span>
<a name="l00243"></a>00243         assert(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] == 0);
<a name="l00244"></a>00244         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = 1;
<a name="l00245"></a>00245         <span class="keywordflow">break</span>;
<a name="l00246"></a>00246 
<a name="l00247"></a>00247       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4274e2fbde1b91fe80b567c0e97d7a2d">IPR_CC</a>:
<a name="l00248"></a>00248         <span class="comment">// This IPR only writes the upper 64 bits.  It&#39;s ok to write</span>
<a name="l00249"></a>00249         <span class="comment">// all 64 here since we mask out the lower 32 in rpcc (see</span>
<a name="l00250"></a>00250         <span class="comment">// isa_desc).</span>
<a name="l00251"></a>00251         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val;
<a name="l00252"></a>00252         <span class="keywordflow">break</span>;
<a name="l00253"></a>00253 
<a name="l00254"></a>00254       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaedcc2618b69afb7ff8cefdb3d36f9270">IPR_PALtemp23</a>:
<a name="l00255"></a>00255         <span class="comment">// write entire quad w/ no side-effect</span>
<a name="l00256"></a>00256         <span class="keywordflow">if</span> (tc-&gt;<a class="code" href="classThreadContext.html#a0f3bba2680bb1ef7b4486e7668973682">getKernelStats</a>())
<a name="l00257"></a>00257             tc-&gt;<a class="code" href="classThreadContext.html#a0f3bba2680bb1ef7b4486e7668973682">getKernelStats</a>()-&gt;context(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx], val, tc);
<a name="l00258"></a>00258         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val;
<a name="l00259"></a>00259         <span class="keywordflow">break</span>;
<a name="l00260"></a>00260 
<a name="l00261"></a>00261       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4f10f078ce1031f8a41031330b8f77b1">IPR_DTB_PTE</a>:
<a name="l00262"></a>00262         <span class="comment">// write entire quad w/ no side-effect, tag is forthcoming</span>
<a name="l00263"></a>00263         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val;
<a name="l00264"></a>00264         <span class="keywordflow">break</span>;
<a name="l00265"></a>00265 
<a name="l00266"></a>00266       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa181636d9fceb00536ad3e36c02f9b56f">IPR_EXC_ADDR</a>:
<a name="l00267"></a>00267         <span class="comment">// second least significant bit in PC is always zero</span>
<a name="l00268"></a>00268         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; ~2;
<a name="l00269"></a>00269         <span class="keywordflow">break</span>;
<a name="l00270"></a>00270 
<a name="l00271"></a>00271       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa56f130b52180ffe03b7bb0ebee53b7eb">IPR_ASTRR</a>:
<a name="l00272"></a>00272       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa519e0df50e4cf6fe9a4a1d834425c88c">IPR_ASTER</a>:
<a name="l00273"></a>00273         <span class="comment">// only write least significant four bits - privilege mask</span>
<a name="l00274"></a>00274         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; 0xf;
<a name="l00275"></a>00275         <span class="keywordflow">break</span>;
<a name="l00276"></a>00276 
<a name="l00277"></a>00277       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa46c09433d94ae19e8931c36ad4078ced">IPR_IPLR</a>:
<a name="l00278"></a>00278 <span class="preprocessor">#ifdef DEBUG</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span>        <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#af62b3270f399ada398e553b8930faf09">break_ipl</a> != -1 &amp;&amp; <a class="code" href="namespaceAlphaISA.html#af62b3270f399ada398e553b8930faf09">break_ipl</a> == (<span class="keywordtype">int</span>)(val &amp; 0x1f))
<a name="l00280"></a>00280             <a class="code" href="namespaceDebug.html#a3a24898e3ca48ef89e2029ab6e43665c">Debug::breakpoint</a>();
<a name="l00281"></a>00281 <span class="preprocessor">#endif</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span>
<a name="l00283"></a>00283         <span class="comment">// only write least significant five bits - interrupt level</span>
<a name="l00284"></a>00284         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; 0x1f;
<a name="l00285"></a>00285         <span class="keywordflow">if</span> (tc-&gt;<a class="code" href="classThreadContext.html#a0f3bba2680bb1ef7b4486e7668973682">getKernelStats</a>())
<a name="l00286"></a>00286             tc-&gt;<a class="code" href="classThreadContext.html#a0f3bba2680bb1ef7b4486e7668973682">getKernelStats</a>()-&gt;swpipl(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx]);
<a name="l00287"></a>00287         <span class="keywordflow">break</span>;
<a name="l00288"></a>00288 
<a name="l00289"></a>00289       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaecb409b7719548624c2f50274cc3e8ee">IPR_DTB_CM</a>:
<a name="l00290"></a>00290         <span class="keywordflow">if</span> (val &amp; 0x18) {
<a name="l00291"></a>00291             <span class="keywordflow">if</span> (tc-&gt;<a class="code" href="classThreadContext.html#a0f3bba2680bb1ef7b4486e7668973682">getKernelStats</a>())
<a name="l00292"></a>00292                 tc-&gt;<a class="code" href="classThreadContext.html#a0f3bba2680bb1ef7b4486e7668973682">getKernelStats</a>()-&gt;mode(<a class="code" href="namespaceAlphaISA_1_1Kernel.html#ad92145ff216b9d1b0991bbe5c2fd7f6ca007c47a1791eee7f1ff088b3b95cbf4d">Kernel::user</a>, tc);
<a name="l00293"></a>00293         } <span class="keywordflow">else</span> {
<a name="l00294"></a>00294             <span class="keywordflow">if</span> (tc-&gt;<a class="code" href="classThreadContext.html#a0f3bba2680bb1ef7b4486e7668973682">getKernelStats</a>())
<a name="l00295"></a>00295                 tc-&gt;<a class="code" href="classThreadContext.html#a0f3bba2680bb1ef7b4486e7668973682">getKernelStats</a>()-&gt;mode(<a class="code" href="namespaceAlphaISA_1_1Kernel.html#ad92145ff216b9d1b0991bbe5c2fd7f6cae9bd1bb8b9ca9ec028bb64aef869a6ca">Kernel::kernel</a>, tc);
<a name="l00296"></a>00296         }
<a name="l00297"></a>00297 
<a name="l00298"></a>00298       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3f0f9286af321d1fd6dce767672f1ff7">IPR_ICM</a>:
<a name="l00299"></a>00299         <span class="comment">// only write two mode bits - processor mode</span>
<a name="l00300"></a>00300         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; 0x18;
<a name="l00301"></a>00301         <span class="keywordflow">break</span>;
<a name="l00302"></a>00302 
<a name="l00303"></a>00303       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaadf0616046bcdcd500e90ce446e480c3">IPR_ALT_MODE</a>:
<a name="l00304"></a>00304         <span class="comment">// only write two mode bits - processor mode</span>
<a name="l00305"></a>00305         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; 0x18;
<a name="l00306"></a>00306         <span class="keywordflow">break</span>;
<a name="l00307"></a>00307 
<a name="l00308"></a>00308       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aabe01439d3e4b124759def3c87939c585">IPR_MCSR</a>:
<a name="l00309"></a>00309         <span class="comment">// more here after optimization...</span>
<a name="l00310"></a>00310         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val;
<a name="l00311"></a>00311         <span class="keywordflow">break</span>;
<a name="l00312"></a>00312 
<a name="l00313"></a>00313       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf32b8026c33949ae4ae73bd65de31fea">IPR_SIRR</a>:
<a name="l00314"></a>00314         <span class="comment">// only write software interrupt mask</span>
<a name="l00315"></a>00315         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; 0x7fff0;
<a name="l00316"></a>00316         <span class="keywordflow">break</span>;
<a name="l00317"></a>00317 
<a name="l00318"></a>00318       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa5d1a2d3151db102e43274972e66ded0e">IPR_ICSR</a>:
<a name="l00319"></a>00319         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(0xffffff0300);
<a name="l00320"></a>00320         <span class="keywordflow">break</span>;
<a name="l00321"></a>00321 
<a name="l00322"></a>00322       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aacaaed91096a8391741f15bd108160668">IPR_IVPTBR</a>:
<a name="l00323"></a>00323       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad35a951c84286962369d09cccf315ff6">IPR_MVPTBR</a>:
<a name="l00324"></a>00324         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(0xffffffffc0000000);
<a name="l00325"></a>00325         <span class="keywordflow">break</span>;
<a name="l00326"></a>00326 
<a name="l00327"></a>00327       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aabd80c9438ade29b9843059593f0e66a9">IPR_DC_TEST_CTL</a>:
<a name="l00328"></a>00328         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; 0x1ffb;
<a name="l00329"></a>00329         <span class="keywordflow">break</span>;
<a name="l00330"></a>00330 
<a name="l00331"></a>00331       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa84ba4d8c0696e39bdb0d35c37f05ebe8">IPR_DC_MODE</a>:
<a name="l00332"></a>00332       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa7a6bd08778815c23072df906e6a82d59">IPR_MAF_MODE</a>:
<a name="l00333"></a>00333         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; 0x3f;
<a name="l00334"></a>00334         <span class="keywordflow">break</span>;
<a name="l00335"></a>00335 
<a name="l00336"></a>00336       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9a1d91d83f6c89763dd96c1ea2fb36d1">IPR_ITB_ASN</a>:
<a name="l00337"></a>00337         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; 0x7f0;
<a name="l00338"></a>00338         <span class="keywordflow">break</span>;
<a name="l00339"></a>00339 
<a name="l00340"></a>00340       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa36f55b919ec114e11ff7e9726fa15814">IPR_DTB_ASN</a>:
<a name="l00341"></a>00341         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(0xfe00000000000000);
<a name="l00342"></a>00342         <span class="keywordflow">break</span>;
<a name="l00343"></a>00343 
<a name="l00344"></a>00344       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9da49cd499db8c9e60434628822fa994">IPR_EXC_SUM</a>:
<a name="l00345"></a>00345       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aab2f6091728a6cde230897ed227409ef9">IPR_EXC_MASK</a>:
<a name="l00346"></a>00346         <span class="comment">// any write to this register clears it</span>
<a name="l00347"></a>00347         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = 0;
<a name="l00348"></a>00348         <span class="keywordflow">break</span>;
<a name="l00349"></a>00349 
<a name="l00350"></a>00350       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa21fd3ce2d0c0591da4fc2f47857effa">IPR_INTID</a>:
<a name="l00351"></a>00351       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa177d1b32038ba1c7a9db7d2bb3861122">IPR_SL_RCV</a>:
<a name="l00352"></a>00352       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa023b3861d4bd8f0c2d1e5d818b626b76">IPR_MM_STAT</a>:
<a name="l00353"></a>00353       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aafd4af7e62383b011221f6e0a5a1c600b">IPR_ITB_PTE_TEMP</a>:
<a name="l00354"></a>00354       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad1c9d7d0aee9b082f5d44ccb9066f91f">IPR_DTB_PTE_TEMP</a>:
<a name="l00355"></a>00355         <span class="comment">// read-only registers</span>
<a name="l00356"></a>00356         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to write read only ipr %d\n&quot;</span>, idx);
<a name="l00357"></a>00357 
<a name="l00358"></a>00358       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac1bc0fdd3085fcfd943c951b6d69af79">IPR_HWINT_CLR</a>:
<a name="l00359"></a>00359       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa42c191b4f743276dc871473def45e478">IPR_SL_XMIT</a>:
<a name="l00360"></a>00360       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aab224411024413238a0679bf45008150a">IPR_DC_FLUSH</a>:
<a name="l00361"></a>00361       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9848e25870893c9f40475d5bc651e6b9">IPR_IC_FLUSH</a>:
<a name="l00362"></a>00362         <span class="comment">// the following are write only</span>
<a name="l00363"></a>00363         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val;
<a name="l00364"></a>00364         <span class="keywordflow">break</span>;
<a name="l00365"></a>00365 
<a name="l00366"></a>00366       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa16523ed98b9b15b5ad8d2f6db52d39d">IPR_DTB_IA</a>:
<a name="l00367"></a>00367         <span class="comment">// really a control write</span>
<a name="l00368"></a>00368         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = 0;
<a name="l00369"></a>00369 
<a name="l00370"></a>00370         tc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;flushAll();
<a name="l00371"></a>00371         <span class="keywordflow">break</span>;
<a name="l00372"></a>00372 
<a name="l00373"></a>00373       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa89f512a23c3a96e076c23ca981d883f6">IPR_DTB_IAP</a>:
<a name="l00374"></a>00374         <span class="comment">// really a control write</span>
<a name="l00375"></a>00375         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = 0;
<a name="l00376"></a>00376 
<a name="l00377"></a>00377         tc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;flushProcesses();
<a name="l00378"></a>00378         <span class="keywordflow">break</span>;
<a name="l00379"></a>00379 
<a name="l00380"></a>00380       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaae524e7a52a922387a88e31407ae3ac0">IPR_DTB_IS</a>:
<a name="l00381"></a>00381         <span class="comment">// really a control write</span>
<a name="l00382"></a>00382         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val;
<a name="l00383"></a>00383 
<a name="l00384"></a>00384         tc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;flushAddr(val, <a class="code" href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">DTB_ASN_ASN</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa36f55b919ec114e11ff7e9726fa15814">IPR_DTB_ASN</a>]));
<a name="l00385"></a>00385         <span class="keywordflow">break</span>;
<a name="l00386"></a>00386 
<a name="l00387"></a>00387       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf9ff268420eb2d0363b158ba9461a252">IPR_DTB_TAG</a>: {
<a name="l00388"></a>00388           <span class="keyword">struct </span><a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> entry;
<a name="l00389"></a>00389 
<a name="l00390"></a>00390           <span class="comment">// FIXME: granularity hints NYI...</span>
<a name="l00391"></a>00391           <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a4d5fad955e0b9ccad5b4e7d7820fa01c">DTB_PTE_GH</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4f10f078ce1031f8a41031330b8f77b1">IPR_DTB_PTE</a>]) != 0)
<a name="l00392"></a>00392               <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;PTE GH field != 0&quot;</span>);
<a name="l00393"></a>00393 
<a name="l00394"></a>00394           <span class="comment">// write entire quad</span>
<a name="l00395"></a>00395           <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val;
<a name="l00396"></a>00396 
<a name="l00397"></a>00397           <span class="comment">// construct PTE for new entry</span>
<a name="l00398"></a>00398           entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#abefddc920d8c7d2127e3ee8fc97c1608">ppn</a> = <a class="code" href="namespaceAlphaISA.html#a0f147507d2a1a5437426ab7231e4a3d5">DTB_PTE_PPN</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[IPR_DTB_PTE]);
<a name="l00399"></a>00399           entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a12067f8f76bf455003877eb98e559c03">xre</a> = <a class="code" href="namespaceAlphaISA.html#a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8">DTB_PTE_XRE</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[IPR_DTB_PTE]);
<a name="l00400"></a>00400           entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a66ac31c314bf2d43af38d3780a619e17">xwe</a> = <a class="code" href="namespaceAlphaISA.html#a310e34dbbc9219cdeb9c877e6d0bd1f7">DTB_PTE_XWE</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[IPR_DTB_PTE]);
<a name="l00401"></a>00401           entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a1ca31e77056c400dbc5e74c2194d471a">fonr</a> = <a class="code" href="namespaceAlphaISA.html#a4cba73d4105288236ba519f745492c0b">DTB_PTE_FONR</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[IPR_DTB_PTE]);
<a name="l00402"></a>00402           entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#aea391c8a0c85c1aef569f8bc2e5529f9">fonw</a> = <a class="code" href="namespaceAlphaISA.html#a32962f01b9ce7d53ebea64779cb769ba">DTB_PTE_FONW</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[IPR_DTB_PTE]);
<a name="l00403"></a>00403           entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a7a685f2bb6e3518bd7cd4ef6b0ebb301">asma</a> = <a class="code" href="namespaceAlphaISA.html#a81680a8f0a79643e10fc7337821f5f37">DTB_PTE_ASMA</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[IPR_DTB_PTE]);
<a name="l00404"></a>00404           entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a05e83e933290648943859dbf540b275e">asn</a> = <a class="code" href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">DTB_ASN_ASN</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[IPR_DTB_ASN]);
<a name="l00405"></a>00405 
<a name="l00406"></a>00406           <span class="comment">// insert new TAG/PTE value into data TLB</span>
<a name="l00407"></a>00407           tc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;insert(val, entry);
<a name="l00408"></a>00408       }
<a name="l00409"></a>00409         <span class="keywordflow">break</span>;
<a name="l00410"></a>00410 
<a name="l00411"></a>00411       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aae79cf3fa1789b612bdff348a78cf9a75">IPR_ITB_PTE</a>: {
<a name="l00412"></a>00412           <span class="keyword">struct </span><a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> entry;
<a name="l00413"></a>00413 
<a name="l00414"></a>00414           <span class="comment">// FIXME: granularity hints NYI...</span>
<a name="l00415"></a>00415           <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a9640ea9e1d42b4e0f47250c7efe687f9">ITB_PTE_GH</a>(val) != 0)
<a name="l00416"></a>00416               <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;PTE GH field != 0&quot;</span>);
<a name="l00417"></a>00417 
<a name="l00418"></a>00418           <span class="comment">// write entire quad</span>
<a name="l00419"></a>00419           <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val;
<a name="l00420"></a>00420 
<a name="l00421"></a>00421           <span class="comment">// construct PTE for new entry</span>
<a name="l00422"></a>00422           entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#abefddc920d8c7d2127e3ee8fc97c1608">ppn</a> = <a class="code" href="namespaceAlphaISA.html#a6c2a97078ce2e44d3f04ee016e712c48">ITB_PTE_PPN</a>(val);
<a name="l00423"></a>00423           entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a12067f8f76bf455003877eb98e559c03">xre</a> = <a class="code" href="namespaceAlphaISA.html#ad24b14426f25156fcab0dfea1992ebff">ITB_PTE_XRE</a>(val);
<a name="l00424"></a>00424           entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a66ac31c314bf2d43af38d3780a619e17">xwe</a> = 0;
<a name="l00425"></a>00425           entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a1ca31e77056c400dbc5e74c2194d471a">fonr</a> = <a class="code" href="namespaceAlphaISA.html#a6fd8f27f8a622d14744aaa0fc16ef7d2">ITB_PTE_FONR</a>(val);
<a name="l00426"></a>00426           entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#aea391c8a0c85c1aef569f8bc2e5529f9">fonw</a> = <a class="code" href="namespaceAlphaISA.html#aa80ea9dd70abdb33c458d4f99d4b3491">ITB_PTE_FONW</a>(val);
<a name="l00427"></a>00427           entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a7a685f2bb6e3518bd7cd4ef6b0ebb301">asma</a> = <a class="code" href="namespaceAlphaISA.html#a198dd6b2a31db4d72de90c9e4d02d9fc">ITB_PTE_ASMA</a>(val);
<a name="l00428"></a>00428           entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a05e83e933290648943859dbf540b275e">asn</a> = <a class="code" href="namespaceAlphaISA.html#aad79c10d320bef0ef127913e19eb2c5d">ITB_ASN_ASN</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9a1d91d83f6c89763dd96c1ea2fb36d1">IPR_ITB_ASN</a>]);
<a name="l00429"></a>00429 
<a name="l00430"></a>00430           <span class="comment">// insert new TAG/PTE value into data TLB</span>
<a name="l00431"></a>00431           tc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>()-&gt;insert(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa04a5b05624298fa64f77235b45daf5e">IPR_ITB_TAG</a>], entry);
<a name="l00432"></a>00432       }
<a name="l00433"></a>00433         <span class="keywordflow">break</span>;
<a name="l00434"></a>00434 
<a name="l00435"></a>00435       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa75e5280f450d0916440bfe6816609f90">IPR_ITB_IA</a>:
<a name="l00436"></a>00436         <span class="comment">// really a control write</span>
<a name="l00437"></a>00437         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = 0;
<a name="l00438"></a>00438 
<a name="l00439"></a>00439         tc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>()-&gt;flushAll();
<a name="l00440"></a>00440         <span class="keywordflow">break</span>;
<a name="l00441"></a>00441 
<a name="l00442"></a>00442       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa17a5bbed436feaaba56db2313f33db33">IPR_ITB_IAP</a>:
<a name="l00443"></a>00443         <span class="comment">// really a control write</span>
<a name="l00444"></a>00444         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = 0;
<a name="l00445"></a>00445 
<a name="l00446"></a>00446         tc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>()-&gt;flushProcesses();
<a name="l00447"></a>00447         <span class="keywordflow">break</span>;
<a name="l00448"></a>00448 
<a name="l00449"></a>00449       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa05ce8df2fa2fcbf0cce6369af8ca7a4d">IPR_ITB_IS</a>:
<a name="l00450"></a>00450         <span class="comment">// really a control write</span>
<a name="l00451"></a>00451         <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val;
<a name="l00452"></a>00452 
<a name="l00453"></a>00453         tc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>()-&gt;flushAddr(val, <a class="code" href="namespaceAlphaISA.html#aad79c10d320bef0ef127913e19eb2c5d">ITB_ASN_ASN</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9a1d91d83f6c89763dd96c1ea2fb36d1">IPR_ITB_ASN</a>]));
<a name="l00454"></a>00454         <span class="keywordflow">break</span>;
<a name="l00455"></a>00455 
<a name="l00456"></a>00456       <span class="keywordflow">default</span>:
<a name="l00457"></a>00457         <span class="comment">// invalid IPR</span>
<a name="l00458"></a>00458         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to write to invalid ipr %d\n&quot;</span>, idx);
<a name="l00459"></a>00459     }
<a name="l00460"></a>00460 
<a name="l00461"></a>00461     <span class="comment">// no error...</span>
<a name="l00462"></a>00462 }
<a name="l00463"></a>00463 
<a name="l00464"></a>00464 <span class="keywordtype">void</span>
<a name="l00465"></a>00465 <a class="code" href="namespaceAlphaISA.html#af1f068ab16590c4aa8a0ca1d587a4cac">copyIprs</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *src, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *dest)
<a name="l00466"></a>00466 {
<a name="l00467"></a>00467     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; NumInternalProcRegs; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)
<a name="l00468"></a>00468         dest-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, src-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));
<a name="l00469"></a>00469 }
<a name="l00470"></a>00470 
<a name="l00471"></a>00471 } <span class="comment">// namespace AlphaISA</span>
<a name="l00472"></a>00472 
<a name="l00473"></a>00473 <span class="keyword">using namespace </span>AlphaISA;
<a name="l00474"></a>00474 
<a name="l00475"></a>00475 <a class="code" href="classRefCountingPtr.html">Fault</a>
<a name="l00476"></a><a class="code" href="classSimpleThread.html#a3ec4ccf85da553df7160361ea325f2b8">00476</a> <a class="code" href="classSimpleThread.html#a3ec4ccf85da553df7160361ea325f2b8">SimpleThread::hwrei</a>()
<a name="l00477"></a>00477 {
<a name="l00478"></a>00478     <a class="code" href="classGenericISA_1_1SimplePCState.html">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a> = <a class="code" href="classSimpleThread.html#aac01d6afdb95c2a68442b54255549c79">pcState</a>();
<a name="l00479"></a>00479     <span class="keywordflow">if</span> (!(pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a95654d75bc82beb81b4df1b2d16db865">pc</a>() &amp; 0x3))
<a name="l00480"></a>00480         <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classAlphaISA_1_1UnimplementedOpcodeFault.html">UnimplementedOpcodeFault</a>;
<a name="l00481"></a>00481 
<a name="l00482"></a>00482     pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#adfabba4b256ce38aeb20657ed6a5b00b">npc</a>(<a class="code" href="classSimpleThread.html#a788f2c855d6aea341cb43a8373852c55">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa181636d9fceb00536ad3e36c02f9b56f">IPR_EXC_ADDR</a>));
<a name="l00483"></a>00483     <a class="code" href="classSimpleThread.html#aac01d6afdb95c2a68442b54255549c79">pcState</a>(pc);
<a name="l00484"></a>00484 
<a name="l00485"></a>00485     <a class="code" href="classCPA.html#a4718b022c7e507cc0c9dbb1e0dade621">CPA::cpa</a>()-&gt;<a class="code" href="classCPA.html#a1dfb0c2ea66bda04f95bf040bacd0642">swAutoBegin</a>(tc, pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#adfabba4b256ce38aeb20657ed6a5b00b">npc</a>());
<a name="l00486"></a>00486 
<a name="l00487"></a>00487     <span class="keywordflow">if</span> (!<a class="code" href="classSimpleThread.html#a387b23bc306ede9469c0f4af263bd4ac">misspeculating</a>()) {
<a name="l00488"></a>00488         <span class="keywordflow">if</span> (<a class="code" href="structThreadState.html#a6910acddbf082523a23d16730513a9fe">kernelStats</a>)
<a name="l00489"></a>00489             <a class="code" href="structThreadState.html#a6910acddbf082523a23d16730513a9fe">kernelStats</a>-&gt;hwrei();
<a name="l00490"></a>00490     }
<a name="l00491"></a>00491 
<a name="l00492"></a>00492     <span class="comment">// FIXME: XXX check for interrupts? XXX</span>
<a name="l00493"></a>00493     <span class="keywordflow">return</span> <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00494"></a>00494 }
<a name="l00495"></a>00495 
<a name="l00500"></a>00500 <span class="keywordtype">bool</span>
<a name="l00501"></a><a class="code" href="classSimpleThread.html#ab29b8d730fe9832dc230e74667c9e5c4">00501</a> <a class="code" href="classSimpleThread.html#ab29b8d730fe9832dc230e74667c9e5c4" title="Check for special simulator handling of specific PAL calls.">SimpleThread::simPalCheck</a>(<span class="keywordtype">int</span> palFunc)
<a name="l00502"></a>00502 {
<a name="l00503"></a>00503     <span class="keywordflow">if</span> (<a class="code" href="structThreadState.html#a6910acddbf082523a23d16730513a9fe">kernelStats</a>)
<a name="l00504"></a>00504         <a class="code" href="structThreadState.html#a6910acddbf082523a23d16730513a9fe">kernelStats</a>-&gt;callpal(palFunc, tc);
<a name="l00505"></a>00505 
<a name="l00506"></a>00506     <span class="keywordflow">switch</span> (palFunc) {
<a name="l00507"></a>00507       <span class="keywordflow">case</span> <a class="code" href="structPAL.html#a75c7804969c9d1fc78d7c6aacba69229a4d896272332993371821963de39f0ace">PAL::halt</a>:
<a name="l00508"></a>00508         <a class="code" href="classSimpleThread.html#af6683147008b85281792013dd23e8c72" title="Set the status to Halted.">halt</a>();
<a name="l00509"></a>00509         <span class="keywordflow">if</span> (--<a class="code" href="classSystem.html#a0d814a857f76583f73a674d04845cc8c">System::numSystemsRunning</a> == 0)
<a name="l00510"></a>00510             <a class="code" href="sim__events_8cc.html#a2330e58468e17d2e9fa855206aaa27fc" title="Schedule an event to exit the simulation loop (returning to Python) at the end of the current cycle (...">exitSimLoop</a>(<span class="stringliteral">&quot;all cpus halted&quot;</span>);
<a name="l00511"></a>00511         <span class="keywordflow">break</span>;
<a name="l00512"></a>00512 
<a name="l00513"></a>00513       <span class="keywordflow">case</span> <a class="code" href="structPAL.html#a75c7804969c9d1fc78d7c6aacba69229a3144aed144246c202c2f16d9d8455e1e">PAL::bpt</a>:
<a name="l00514"></a>00514       <span class="keywordflow">case</span> <a class="code" href="structPAL.html#a75c7804969c9d1fc78d7c6aacba69229a3db3627b952725c211dfcd4222ac753b">PAL::bugchk</a>:
<a name="l00515"></a>00515         <span class="keywordflow">if</span> (<a class="code" href="classSimpleThread.html#a2a57e4754b06d0c3f7226d2f96cca8f7">system</a>-&gt;<a class="code" href="classSystem.html#afff94daf64caf114b7b43707ff80843a">breakpoint</a>())
<a name="l00516"></a>00516             <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00517"></a>00517         <span class="keywordflow">break</span>;
<a name="l00518"></a>00518     }
<a name="l00519"></a>00519 
<a name="l00520"></a>00520     <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00521"></a>00521 }
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:15:45 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
