
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003528                       # Number of seconds simulated
sim_ticks                                  3528090633                       # Number of ticks simulated
final_tick                               531444347292                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  78172                       # Simulator instruction rate (inst/s)
host_op_rate                                    98935                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 273066                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889336                       # Number of bytes of host memory used
host_seconds                                 12920.29                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1278269066                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        29056                       # Number of bytes read from this memory
system.physmem.bytes_read::total                30336                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        30336                       # Number of bytes written to this memory
system.physmem.bytes_written::total             30336                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data          227                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   237                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             237                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  237                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       362802                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      8235616                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 8598419                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       362802                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             362802                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8598419                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8598419                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8598419                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       362802                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      8235616                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               17196837                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                  8460650                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3123930                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2543415                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       210059                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1279138                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1224272                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           317633                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9205                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3448774                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17064187                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3123930                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1541905                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3581264                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1079907                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         494841                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1685207                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         83699                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8391204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.507110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.306906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4809940     57.32%     57.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           190949      2.28%     59.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           249225      2.97%     62.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           378486      4.51%     67.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           368356      4.39%     71.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           280236      3.34%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           162288      1.93%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           249313      2.97%     79.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1702411     20.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8391204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.369230                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.016888                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3564382                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        484703                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3448691                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         27339                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         866083                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       527225                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           213                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20410402                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1191                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         866083                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3754504                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          101841                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       107618                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3281469                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        279684                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19805025                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            71                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         120152                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         88329                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     27593623                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      92225607                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     92225607                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17072327                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10521254                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4229                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2391                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            802350                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1843274                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       969817                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        19080                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       222152                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18407644                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4010                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14785552                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        28416                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6045500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     18398181                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          678                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8391204                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.762030                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.902906                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2922253     34.83%     34.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1840424     21.93%     56.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1162576     13.85%     70.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       822686      9.80%     80.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       769865      9.17%     89.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       407735      4.86%     94.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       300969      3.59%     98.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        89599      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        75097      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8391204                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           72881     68.18%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15758     14.74%     82.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         18257     17.08%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12299556     83.19%     83.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       208536      1.41%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1667      0.01%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1458253      9.86%     94.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       817540      5.53%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14785552                       # Type of FU issued
system.switch_cpus.iq.rate                   1.747567                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              106897                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007230                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38097619                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     24457241                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14367180                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       14892449                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        50400                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       715999                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          234                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       247056                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         866083                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           58932                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         10111                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18411659                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       118326                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1843274                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       969817                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2344                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           7645                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents           92                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       127011                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       120371                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       247382                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14498537                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1372913                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       287013                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     5                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2170152                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2028815                       # Number of branches executed
system.switch_cpus.iew.exec_stores             797239                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.713643                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14371092                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14367180                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9225687                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          25915645                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.698118                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.355989                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12290937                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6120725                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3332                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       213348                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7525121                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.633321                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.160196                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2899004     38.52%     38.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2160314     28.71%     67.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       802141     10.66%     77.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       456657      6.07%     83.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       377956      5.02%     88.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       171717      2.28%     91.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       196383      2.61%     93.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        79929      1.06%     94.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       381020      5.06%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7525121                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12290937                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1850032                       # Number of memory references committed
system.switch_cpus.commit.loads               1127275                       # Number of loads committed
system.switch_cpus.commit.membars                1666                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1762761                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11078752                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       250825                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        381020                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25555763                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            37689904                       # The number of ROB writes
system.switch_cpus.timesIdled                    3085                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   69446                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12290937                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.846065                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.846065                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.181942                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.181942                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         65244250                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19836947                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18852315                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3332                       # number of misc regfile writes
system.l2.replacements                            237                       # number of replacements
system.l2.tagsinuse                      65535.928615                       # Cycle average of tags in use
system.l2.total_refs                           711362                       # Total number of references to valid blocks.
system.l2.sampled_refs                          65773                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.815411                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         43862.091113                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst       9.977071                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     120.965218                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                    140                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           21402.895212                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.669282                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000152                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.001846                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.002136                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.326582                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         5127                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5129                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2939                       # number of Writeback hits
system.l2.Writeback_hits::total                  2939                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.inst             2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          5127                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5129                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         5127                       # number of overall hits
system.l2.overall_hits::total                    5129                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          227                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   237                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          227                       # number of demand (read+write) misses
system.l2.demand_misses::total                    237                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          227                       # number of overall misses
system.l2.overall_misses::total                   237                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       638267                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     11961654                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        12599921                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       638267                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     11961654                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         12599921                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       638267                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     11961654                       # number of overall miss cycles
system.l2.overall_miss_latency::total        12599921                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5354                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5366                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2939                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2939                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         5354                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5366                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         5354                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5366                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.833333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.042398                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.044167                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.833333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.042398                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.044167                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.833333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.042398                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.044167                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 63826.700000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 52694.511013                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53164.223629                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 63826.700000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 52694.511013                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53164.223629                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 63826.700000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 52694.511013                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53164.223629                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  237                       # number of writebacks
system.l2.writebacks::total                       237                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          227                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              237                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               237                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              237                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       578420                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     10594353                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     11172773                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       578420                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     10594353                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     11172773                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       578420                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     10594353                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     11172773                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.833333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.042398                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.044167                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.833333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.042398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.044167                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.833333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.042398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.044167                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        57842                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 46671.158590                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47142.502110                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst        57842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 46671.158590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47142.502110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst        57842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 46671.158590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47142.502110                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                494.970101                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001692809                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    495                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2023621.836364                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    11.970101                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            483                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.019183                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.774038                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.793221                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1685192                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1685192                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1685192                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1685192                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1685192                       # number of overall hits
system.cpu.icache.overall_hits::total         1685192                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           15                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            15                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           15                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             15                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           15                       # number of overall misses
system.cpu.icache.overall_misses::total            15                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       918178                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       918178                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       918178                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       918178                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       918178                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       918178                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1685207                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1685207                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1685207                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1685207                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1685207                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1685207                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 61211.866667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61211.866667                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 61211.866667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61211.866667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 61211.866667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61211.866667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           12                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           12                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           12                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       682267                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       682267                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       682267                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       682267                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       682267                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       682267                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 56855.583333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56855.583333                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 56855.583333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56855.583333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 56855.583333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56855.583333                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5354                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                157739749                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5610                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               28117.602317                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   226.752075                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      29.247925                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.885750                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.114250                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1044178                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1044178                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       718968                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         718968                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1767                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1767                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1666                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1666                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1763146                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1763146                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1763146                       # number of overall hits
system.cpu.dcache.overall_hits::total         1763146                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        13691                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13691                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          352                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          352                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        14043                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14043                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        14043                       # number of overall misses
system.cpu.dcache.overall_misses::total         14043                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    327961401                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    327961401                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     21387143                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21387143                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    349348544                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    349348544                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    349348544                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    349348544                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1057869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1057869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       719320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       719320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1666                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1666                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1777189                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1777189                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1777189                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1777189                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.012942                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012942                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000489                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000489                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.007902                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007902                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.007902                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007902                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 23954.524943                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23954.524943                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 60758.928977                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60758.928977                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 24877.059318                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24877.059318                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 24877.059318                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24877.059318                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        53491                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets        53491                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         2939                       # number of writebacks
system.cpu.dcache.writebacks::total              2939                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         8337                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8337                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          352                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          352                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         8689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         8689                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8689                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5354                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5354                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         5354                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5354                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         5354                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5354                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     54888351                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54888351                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     54888351                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     54888351                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     54888351                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     54888351                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.005061                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005061                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003013                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003013                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003013                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003013                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 10251.839933                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10251.839933                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 10251.839933                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10251.839933                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 10251.839933                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10251.839933                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
