// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "matmul_hw.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic matmul_hw::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic matmul_hw::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<10> matmul_hw::ap_ST_fsm_state1 = "1";
const sc_lv<10> matmul_hw::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<10> matmul_hw::ap_ST_fsm_pp0_stage1 = "100";
const sc_lv<10> matmul_hw::ap_ST_fsm_pp0_stage2 = "1000";
const sc_lv<10> matmul_hw::ap_ST_fsm_pp0_stage3 = "10000";
const sc_lv<10> matmul_hw::ap_ST_fsm_pp0_stage4 = "100000";
const sc_lv<10> matmul_hw::ap_ST_fsm_pp0_stage5 = "1000000";
const sc_lv<10> matmul_hw::ap_ST_fsm_pp0_stage6 = "10000000";
const sc_lv<10> matmul_hw::ap_ST_fsm_pp0_stage7 = "100000000";
const sc_lv<10> matmul_hw::ap_ST_fsm_state88 = "1000000000";
const sc_lv<32> matmul_hw::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<1> matmul_hw::ap_const_lv1_1 = "1";
const sc_lv<32> matmul_hw::ap_const_lv32_2 = "10";
const sc_lv<1> matmul_hw::ap_const_lv1_0 = "0";
const sc_lv<32> matmul_hw::ap_const_lv32_5 = "101";
const sc_lv<32> matmul_hw::ap_const_lv32_3 = "11";
const sc_lv<32> matmul_hw::ap_const_lv32_6 = "110";
const sc_lv<32> matmul_hw::ap_const_lv32_4 = "100";
const sc_lv<32> matmul_hw::ap_const_lv32_7 = "111";
const sc_lv<32> matmul_hw::ap_const_lv32_1 = "1";
const sc_lv<32> matmul_hw::ap_const_lv32_8 = "1000";
const sc_lv<9> matmul_hw::ap_const_lv9_0 = "000000000";
const sc_lv<5> matmul_hw::ap_const_lv5_0 = "00000";
const sc_lv<4> matmul_hw::ap_const_lv4_0 = "0000";
const sc_lv<4> matmul_hw::ap_const_lv4_F = "1111";
const sc_lv<9> matmul_hw::ap_const_lv9_100 = "100000000";
const sc_lv<9> matmul_hw::ap_const_lv9_1 = "1";
const sc_lv<5> matmul_hw::ap_const_lv5_1 = "1";
const sc_lv<5> matmul_hw::ap_const_lv5_10 = "10000";
const sc_lv<3> matmul_hw::ap_const_lv3_0 = "000";
const sc_lv<8> matmul_hw::ap_const_lv8_1 = "1";
const sc_lv<56> matmul_hw::ap_const_lv56_0 = "00000000000000000000000000000000000000000000000000000000";
const sc_lv<6> matmul_hw::ap_const_lv6_10 = "10000";
const sc_lv<8> matmul_hw::ap_const_lv8_2 = "10";
const sc_lv<59> matmul_hw::ap_const_lv59_1 = "1";
const sc_lv<8> matmul_hw::ap_const_lv8_3 = "11";
const sc_lv<7> matmul_hw::ap_const_lv7_30 = "110000";
const sc_lv<8> matmul_hw::ap_const_lv8_4 = "100";
const sc_lv<59> matmul_hw::ap_const_lv59_2 = "10";
const sc_lv<8> matmul_hw::ap_const_lv8_5 = "101";
const sc_lv<7> matmul_hw::ap_const_lv7_50 = "1010000";
const sc_lv<8> matmul_hw::ap_const_lv8_6 = "110";
const sc_lv<59> matmul_hw::ap_const_lv59_3 = "11";
const sc_lv<8> matmul_hw::ap_const_lv8_7 = "111";
const sc_lv<8> matmul_hw::ap_const_lv8_70 = "1110000";
const sc_lv<32> matmul_hw::ap_const_lv32_9 = "1001";

matmul_hw::matmul_hw(sc_module_name name) : sc_module(name), mVcdFile(0) {
    matmul_hw_fadd_32dEe_U1 = new matmul_hw_fadd_32dEe<1,5,32,32,32>("matmul_hw_fadd_32dEe_U1");
    matmul_hw_fadd_32dEe_U1->clk(ap_clk);
    matmul_hw_fadd_32dEe_U1->reset(ap_rst);
    matmul_hw_fadd_32dEe_U1->din0(grp_fu_425_p0);
    matmul_hw_fadd_32dEe_U1->din1(grp_fu_425_p1);
    matmul_hw_fadd_32dEe_U1->ce(ap_var_for_const0);
    matmul_hw_fadd_32dEe_U1->dout(grp_fu_425_p2);
    matmul_hw_fadd_32dEe_U2 = new matmul_hw_fadd_32dEe<1,5,32,32,32>("matmul_hw_fadd_32dEe_U2");
    matmul_hw_fadd_32dEe_U2->clk(ap_clk);
    matmul_hw_fadd_32dEe_U2->reset(ap_rst);
    matmul_hw_fadd_32dEe_U2->din0(grp_fu_430_p0);
    matmul_hw_fadd_32dEe_U2->din1(grp_fu_430_p1);
    matmul_hw_fadd_32dEe_U2->ce(ap_var_for_const0);
    matmul_hw_fadd_32dEe_U2->dout(grp_fu_430_p2);
    matmul_hw_fmul_32eOg_U3 = new matmul_hw_fmul_32eOg<1,4,32,32,32>("matmul_hw_fmul_32eOg_U3");
    matmul_hw_fmul_32eOg_U3->clk(ap_clk);
    matmul_hw_fmul_32eOg_U3->reset(ap_rst);
    matmul_hw_fmul_32eOg_U3->din0(a_0_Dout_A);
    matmul_hw_fmul_32eOg_U3->din1(b_0_Dout_A);
    matmul_hw_fmul_32eOg_U3->ce(ap_var_for_const0);
    matmul_hw_fmul_32eOg_U3->dout(grp_fu_434_p2);
    matmul_hw_fmul_32eOg_U4 = new matmul_hw_fmul_32eOg<1,4,32,32,32>("matmul_hw_fmul_32eOg_U4");
    matmul_hw_fmul_32eOg_U4->clk(ap_clk);
    matmul_hw_fmul_32eOg_U4->reset(ap_rst);
    matmul_hw_fmul_32eOg_U4->din0(a_1_Dout_A);
    matmul_hw_fmul_32eOg_U4->din1(b_1_Dout_A);
    matmul_hw_fmul_32eOg_U4->ce(ap_var_for_const0);
    matmul_hw_fmul_32eOg_U4->dout(grp_fu_440_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_a_0_Addr_A);
    sensitive << ( a_0_Addr_A_orig );

    SC_METHOD(thread_a_0_Addr_A_orig);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage6 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage7 );
    sensitive << ( tmp_3_fu_560_p1 );
    sensitive << ( tmp_5_fu_577_p3 );
    sensitive << ( tmp_8_fu_607_p3 );
    sensitive << ( tmp_10_fu_631_p3 );
    sensitive << ( tmp_12_fu_661_p3 );
    sensitive << ( tmp_14_fu_685_p3 );
    sensitive << ( tmp_16_fu_711_p3 );
    sensitive << ( tmp_18_fu_735_p3 );

    SC_METHOD(thread_a_0_Clk_A);
    sensitive << ( ap_clk );

    SC_METHOD(thread_a_0_Din_A);

    SC_METHOD(thread_a_0_EN_A);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage6 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage7 );

    SC_METHOD(thread_a_0_Rst_A);
    sensitive << ( ap_rst );

    SC_METHOD(thread_a_0_WEN_A);

    SC_METHOD(thread_a_1_Addr_A);
    sensitive << ( a_1_Addr_A_orig );

    SC_METHOD(thread_a_1_Addr_A_orig);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage6 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage7 );
    sensitive << ( tmp_3_fu_560_p1 );
    sensitive << ( tmp_5_fu_577_p3 );
    sensitive << ( tmp_8_fu_607_p3 );
    sensitive << ( tmp_10_fu_631_p3 );
    sensitive << ( tmp_12_fu_661_p3 );
    sensitive << ( tmp_14_fu_685_p3 );
    sensitive << ( tmp_16_fu_711_p3 );
    sensitive << ( tmp_18_fu_735_p3 );

    SC_METHOD(thread_a_1_Clk_A);
    sensitive << ( ap_clk );

    SC_METHOD(thread_a_1_Din_A);

    SC_METHOD(thread_a_1_EN_A);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage6 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage7 );

    SC_METHOD(thread_a_1_Rst_A);
    sensitive << ( ap_rst );

    SC_METHOD(thread_a_1_WEN_A);

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state88);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_CS_fsm_state88 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state88 );

    SC_METHOD(thread_b_0_Addr_A);
    sensitive << ( b_0_Addr_A_orig );

    SC_METHOD(thread_b_0_Addr_A_orig);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage6 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage7 );
    sensitive << ( tmp_2_fu_566_p1 );
    sensitive << ( tmp_21_cast_fu_596_p1 );
    sensitive << ( tmp_21_fu_617_p3 );
    sensitive << ( tmp_23_cast_fu_650_p1 );
    sensitive << ( tmp_23_fu_671_p3 );
    sensitive << ( tmp_25_cast_fu_700_p1 );
    sensitive << ( tmp_25_fu_721_p3 );
    sensitive << ( tmp_27_cast_fu_754_p1 );

    SC_METHOD(thread_b_0_Clk_A);
    sensitive << ( ap_clk );

    SC_METHOD(thread_b_0_Din_A);

    SC_METHOD(thread_b_0_EN_A);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage6 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage7 );

    SC_METHOD(thread_b_0_Rst_A);
    sensitive << ( ap_rst );

    SC_METHOD(thread_b_0_WEN_A);

    SC_METHOD(thread_b_1_Addr_A);
    sensitive << ( b_1_Addr_A_orig );

    SC_METHOD(thread_b_1_Addr_A_orig);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage6 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage7 );
    sensitive << ( tmp_2_fu_566_p1 );
    sensitive << ( tmp_21_cast_fu_596_p1 );
    sensitive << ( tmp_21_fu_617_p3 );
    sensitive << ( tmp_23_cast_fu_650_p1 );
    sensitive << ( tmp_23_fu_671_p3 );
    sensitive << ( tmp_25_cast_fu_700_p1 );
    sensitive << ( tmp_25_fu_721_p3 );
    sensitive << ( tmp_27_cast_fu_754_p1 );

    SC_METHOD(thread_b_1_Clk_A);
    sensitive << ( ap_clk );

    SC_METHOD(thread_b_1_Din_A);

    SC_METHOD(thread_b_1_EN_A);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage6 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage7 );

    SC_METHOD(thread_b_1_Rst_A);
    sensitive << ( ap_rst );

    SC_METHOD(thread_b_1_WEN_A);

    SC_METHOD(thread_c_Addr_A);
    sensitive << ( c_Addr_A_orig );

    SC_METHOD(thread_c_Addr_A_orig);
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_enable_reg_pp0_iter10 );
    sensitive << ( tmp_28_cast_fu_785_p1 );

    SC_METHOD(thread_c_Clk_A);
    sensitive << ( ap_clk );

    SC_METHOD(thread_c_Din_A);
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( reg_506 );
    sensitive << ( ap_enable_reg_pp0_iter10 );

    SC_METHOD(thread_c_EN_A);
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_enable_reg_pp0_iter10 );

    SC_METHOD(thread_c_Rst_A);
    sensitive << ( ap_rst );

    SC_METHOD(thread_c_WEN_A);
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_enable_reg_pp0_iter10 );
    sensitive << ( ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_790 );

    SC_METHOD(thread_exitcond_flatten_fu_512_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( indvar_flatten_phi_fu_396_p4 );

    SC_METHOD(thread_exitcond_fu_530_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( exitcond_flatten_fu_512_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( j_phi_fu_418_p4 );

    SC_METHOD(thread_grp_fu_425_p0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage6 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( tmp_6_reg_933 );
    sensitive << ( ap_CS_fsm_pp0_stage7 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_s_reg_1088 );
    sensitive << ( tmp_1_1_reg_1123 );
    sensitive << ( tmp_1_2_reg_1128 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_1_3_reg_1133 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_1_4_reg_1138 );
    sensitive << ( tmp_1_5_reg_1143 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_1_6_reg_1148 );
    sensitive << ( ap_enable_reg_pp0_iter5 );

    SC_METHOD(thread_grp_fu_425_p1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage6 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( tmp_6_1_reg_963 );
    sensitive << ( ap_pipeline_reg_pp0_iter1_tmp_6_2_reg_993 );
    sensitive << ( ap_CS_fsm_pp0_stage7 );
    sensitive << ( ap_pipeline_reg_pp0_iter1_tmp_6_3_reg_1023 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_pipeline_reg_pp0_iter3_tmp_6_4_reg_1058 );
    sensitive << ( ap_pipeline_reg_pp0_iter3_tmp_6_5_reg_1093 );
    sensitive << ( ap_pipeline_reg_pp0_iter4_tmp_6_6_reg_1103 );
    sensitive << ( ap_pipeline_reg_pp0_iter4_tmp_6_7_reg_1113 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter5 );

    SC_METHOD(thread_grp_fu_430_p0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage6 );
    sensitive << ( reg_506 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_enable_reg_pp0_iter10 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage7 );
    sensitive << ( tmp_1_7_reg_1153 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( tmp_1_8_reg_1158 );
    sensitive << ( tmp_1_s_reg_1163 );
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( tmp_1_10_reg_1168 );
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( tmp_1_11_reg_1173 );
    sensitive << ( tmp_1_12_reg_1178 );
    sensitive << ( ap_enable_reg_pp0_iter9 );
    sensitive << ( tmp_1_13_reg_1183 );

    SC_METHOD(thread_grp_fu_430_p1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage6 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_enable_reg_pp0_iter10 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_pipeline_reg_pp0_iter5_tmp_6_8_reg_938 );
    sensitive << ( ap_pipeline_reg_pp0_iter5_tmp_6_9_reg_968 );
    sensitive << ( ap_pipeline_reg_pp0_iter6_tmp_6_s_reg_998 );
    sensitive << ( ap_CS_fsm_pp0_stage7 );
    sensitive << ( ap_pipeline_reg_pp0_iter6_tmp_6_10_reg_1038 );
    sensitive << ( ap_pipeline_reg_pp0_iter8_tmp_6_11_reg_1073 );
    sensitive << ( ap_pipeline_reg_pp0_iter8_tmp_6_12_reg_1098 );
    sensitive << ( ap_pipeline_reg_pp0_iter9_tmp_6_13_reg_1108 );
    sensitive << ( ap_pipeline_reg_pp0_iter9_tmp_6_14_reg_1118 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( ap_enable_reg_pp0_iter9 );

    SC_METHOD(thread_i_1_fu_524_p2);
    sensitive << ( i_phi_fu_407_p4 );

    SC_METHOD(thread_i_phi_fu_407_p4);
    sensitive << ( i_reg_403 );
    sensitive << ( exitcond_flatten_reg_790 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( tmp_mid2_v_reg_811 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_indvar_flatten_next_fu_518_p2);
    sensitive << ( indvar_flatten_phi_fu_396_p4 );

    SC_METHOD(thread_indvar_flatten_phi_fu_396_p4);
    sensitive << ( indvar_flatten_reg_392 );
    sensitive << ( exitcond_flatten_reg_790 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( indvar_flatten_next_reg_794 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_j_1_fu_760_p2);
    sensitive << ( j_mid2_reg_799 );

    SC_METHOD(thread_j_mid2_fu_536_p3);
    sensitive << ( j_phi_fu_418_p4 );
    sensitive << ( exitcond_fu_530_p2 );

    SC_METHOD(thread_j_phi_fu_418_p4);
    sensitive << ( j_reg_414 );
    sensitive << ( exitcond_flatten_reg_790 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( j_1_reg_1053 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_tmp_10_fu_631_p3);
    sensitive << ( tmp_9_fu_626_p2 );

    SC_METHOD(thread_tmp_11_fu_656_p2);
    sensitive << ( tmp_reg_817 );

    SC_METHOD(thread_tmp_12_fu_661_p3);
    sensitive << ( tmp_11_fu_656_p2 );

    SC_METHOD(thread_tmp_13_fu_680_p2);
    sensitive << ( tmp_reg_817 );

    SC_METHOD(thread_tmp_14_fu_685_p3);
    sensitive << ( tmp_13_fu_680_p2 );

    SC_METHOD(thread_tmp_15_fu_706_p2);
    sensitive << ( tmp_reg_817 );

    SC_METHOD(thread_tmp_16_fu_711_p3);
    sensitive << ( tmp_15_fu_706_p2 );

    SC_METHOD(thread_tmp_17_fu_730_p2);
    sensitive << ( tmp_reg_817 );

    SC_METHOD(thread_tmp_18_fu_735_p3);
    sensitive << ( tmp_17_fu_730_p2 );

    SC_METHOD(thread_tmp_19_fu_765_p3);
    sensitive << ( ap_pipeline_reg_pp0_iter10_tmp_mid2_v_reg_811 );

    SC_METHOD(thread_tmp_20_cast_fu_772_p1);
    sensitive << ( tmp_19_fu_765_p3 );

    SC_METHOD(thread_tmp_20_fu_590_p2);
    sensitive << ( tmp_2_cast_fu_587_p1 );

    SC_METHOD(thread_tmp_21_cast_fu_596_p1);
    sensitive << ( tmp_20_fu_590_p2 );

    SC_METHOD(thread_tmp_21_fu_617_p3);
    sensitive << ( j_mid2_reg_799 );

    SC_METHOD(thread_tmp_22_fu_644_p2);
    sensitive << ( tmp_2_cast3_fu_641_p1 );

    SC_METHOD(thread_tmp_23_cast_fu_650_p1);
    sensitive << ( tmp_22_fu_644_p2 );

    SC_METHOD(thread_tmp_23_fu_671_p3);
    sensitive << ( j_mid2_reg_799 );

    SC_METHOD(thread_tmp_24_fu_695_p2);
    sensitive << ( tmp_2_cast3_reg_898 );

    SC_METHOD(thread_tmp_25_cast_fu_700_p1);
    sensitive << ( tmp_24_fu_695_p2 );

    SC_METHOD(thread_tmp_25_fu_721_p3);
    sensitive << ( j_mid2_reg_799 );

    SC_METHOD(thread_tmp_26_fu_748_p2);
    sensitive << ( tmp_2_cast4_fu_745_p1 );

    SC_METHOD(thread_tmp_27_cast_fu_754_p1);
    sensitive << ( tmp_26_fu_748_p2 );

    SC_METHOD(thread_tmp_27_fu_779_p2);
    sensitive << ( tmp_2_cast5_fu_776_p1 );
    sensitive << ( tmp_20_cast_fu_772_p1 );

    SC_METHOD(thread_tmp_28_cast_fu_785_p1);
    sensitive << ( tmp_27_fu_779_p2 );

    SC_METHOD(thread_tmp_2_cast3_fu_641_p1);
    sensitive << ( j_mid2_reg_799 );

    SC_METHOD(thread_tmp_2_cast4_fu_745_p1);
    sensitive << ( j_mid2_reg_799 );

    SC_METHOD(thread_tmp_2_cast5_fu_776_p1);
    sensitive << ( ap_pipeline_reg_pp0_iter10_j_mid2_reg_799 );

    SC_METHOD(thread_tmp_2_cast_fu_587_p1);
    sensitive << ( j_mid2_reg_799 );

    SC_METHOD(thread_tmp_2_fu_566_p1);
    sensitive << ( j_mid2_fu_536_p3 );

    SC_METHOD(thread_tmp_3_fu_560_p1);
    sensitive << ( tmp_fu_552_p3 );

    SC_METHOD(thread_tmp_4_fu_572_p2);
    sensitive << ( tmp_reg_817 );

    SC_METHOD(thread_tmp_5_fu_577_p3);
    sensitive << ( tmp_4_fu_572_p2 );

    SC_METHOD(thread_tmp_7_fu_602_p2);
    sensitive << ( tmp_reg_817 );

    SC_METHOD(thread_tmp_8_fu_607_p3);
    sensitive << ( tmp_7_fu_602_p2 );

    SC_METHOD(thread_tmp_9_fu_626_p2);
    sensitive << ( tmp_reg_817 );

    SC_METHOD(thread_tmp_fu_552_p3);
    sensitive << ( tmp_mid2_v_fu_544_p3 );

    SC_METHOD(thread_tmp_mid2_v_fu_544_p3);
    sensitive << ( i_phi_fu_407_p4 );
    sensitive << ( exitcond_fu_530_p2 );
    sensitive << ( i_1_fu_524_p2 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_enable_reg_pp0_iter10 );
    sensitive << ( exitcond_flatten_fu_512_p2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter9 );

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "0000000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter6 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter10 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter7 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter8 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter9 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "matmul_hw_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, a_0_Addr_A, "(port)a_0_Addr_A");
    sc_trace(mVcdFile, a_0_EN_A, "(port)a_0_EN_A");
    sc_trace(mVcdFile, a_0_WEN_A, "(port)a_0_WEN_A");
    sc_trace(mVcdFile, a_0_Din_A, "(port)a_0_Din_A");
    sc_trace(mVcdFile, a_0_Dout_A, "(port)a_0_Dout_A");
    sc_trace(mVcdFile, a_0_Clk_A, "(port)a_0_Clk_A");
    sc_trace(mVcdFile, a_0_Rst_A, "(port)a_0_Rst_A");
    sc_trace(mVcdFile, a_1_Addr_A, "(port)a_1_Addr_A");
    sc_trace(mVcdFile, a_1_EN_A, "(port)a_1_EN_A");
    sc_trace(mVcdFile, a_1_WEN_A, "(port)a_1_WEN_A");
    sc_trace(mVcdFile, a_1_Din_A, "(port)a_1_Din_A");
    sc_trace(mVcdFile, a_1_Dout_A, "(port)a_1_Dout_A");
    sc_trace(mVcdFile, a_1_Clk_A, "(port)a_1_Clk_A");
    sc_trace(mVcdFile, a_1_Rst_A, "(port)a_1_Rst_A");
    sc_trace(mVcdFile, b_0_Addr_A, "(port)b_0_Addr_A");
    sc_trace(mVcdFile, b_0_EN_A, "(port)b_0_EN_A");
    sc_trace(mVcdFile, b_0_WEN_A, "(port)b_0_WEN_A");
    sc_trace(mVcdFile, b_0_Din_A, "(port)b_0_Din_A");
    sc_trace(mVcdFile, b_0_Dout_A, "(port)b_0_Dout_A");
    sc_trace(mVcdFile, b_0_Clk_A, "(port)b_0_Clk_A");
    sc_trace(mVcdFile, b_0_Rst_A, "(port)b_0_Rst_A");
    sc_trace(mVcdFile, b_1_Addr_A, "(port)b_1_Addr_A");
    sc_trace(mVcdFile, b_1_EN_A, "(port)b_1_EN_A");
    sc_trace(mVcdFile, b_1_WEN_A, "(port)b_1_WEN_A");
    sc_trace(mVcdFile, b_1_Din_A, "(port)b_1_Din_A");
    sc_trace(mVcdFile, b_1_Dout_A, "(port)b_1_Dout_A");
    sc_trace(mVcdFile, b_1_Clk_A, "(port)b_1_Clk_A");
    sc_trace(mVcdFile, b_1_Rst_A, "(port)b_1_Rst_A");
    sc_trace(mVcdFile, c_Addr_A, "(port)c_Addr_A");
    sc_trace(mVcdFile, c_EN_A, "(port)c_EN_A");
    sc_trace(mVcdFile, c_WEN_A, "(port)c_WEN_A");
    sc_trace(mVcdFile, c_Din_A, "(port)c_Din_A");
    sc_trace(mVcdFile, c_Dout_A, "(port)c_Dout_A");
    sc_trace(mVcdFile, c_Clk_A, "(port)c_Clk_A");
    sc_trace(mVcdFile, c_Rst_A, "(port)c_Rst_A");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten_reg_392, "indvar_flatten_reg_392");
    sc_trace(mVcdFile, i_reg_403, "i_reg_403");
    sc_trace(mVcdFile, j_reg_414, "j_reg_414");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, exitcond_flatten_reg_790, "exitcond_flatten_reg_790");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage4, "ap_CS_fsm_pp0_stage4");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage5, "ap_CS_fsm_pp0_stage5");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage3, "ap_CS_fsm_pp0_stage3");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage6, "ap_CS_fsm_pp0_stage6");
    sc_trace(mVcdFile, grp_fu_430_p2, "grp_fu_430_p2");
    sc_trace(mVcdFile, reg_506, "reg_506");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter6, "ap_enable_reg_pp0_iter6");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_790, "ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_790");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter10, "ap_enable_reg_pp0_iter10");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_790, "ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_790");
    sc_trace(mVcdFile, exitcond_flatten_fu_512_p2, "exitcond_flatten_fu_512_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_790, "ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_790");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_790, "ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_790");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_790, "ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_790");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_790, "ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_790");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_790, "ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_790");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_790, "ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_790");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_790, "ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_790");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_790, "ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_790");
    sc_trace(mVcdFile, indvar_flatten_next_fu_518_p2, "indvar_flatten_next_fu_518_p2");
    sc_trace(mVcdFile, indvar_flatten_next_reg_794, "indvar_flatten_next_reg_794");
    sc_trace(mVcdFile, j_mid2_fu_536_p3, "j_mid2_fu_536_p3");
    sc_trace(mVcdFile, j_mid2_reg_799, "j_mid2_reg_799");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter1_j_mid2_reg_799, "ap_pipeline_reg_pp0_iter1_j_mid2_reg_799");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter2_j_mid2_reg_799, "ap_pipeline_reg_pp0_iter2_j_mid2_reg_799");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter3_j_mid2_reg_799, "ap_pipeline_reg_pp0_iter3_j_mid2_reg_799");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter4_j_mid2_reg_799, "ap_pipeline_reg_pp0_iter4_j_mid2_reg_799");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter5_j_mid2_reg_799, "ap_pipeline_reg_pp0_iter5_j_mid2_reg_799");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter6_j_mid2_reg_799, "ap_pipeline_reg_pp0_iter6_j_mid2_reg_799");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter7_j_mid2_reg_799, "ap_pipeline_reg_pp0_iter7_j_mid2_reg_799");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter8_j_mid2_reg_799, "ap_pipeline_reg_pp0_iter8_j_mid2_reg_799");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter9_j_mid2_reg_799, "ap_pipeline_reg_pp0_iter9_j_mid2_reg_799");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter10_j_mid2_reg_799, "ap_pipeline_reg_pp0_iter10_j_mid2_reg_799");
    sc_trace(mVcdFile, tmp_mid2_v_fu_544_p3, "tmp_mid2_v_fu_544_p3");
    sc_trace(mVcdFile, tmp_mid2_v_reg_811, "tmp_mid2_v_reg_811");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_811, "ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_811");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_811, "ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_811");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_811, "ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_811");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_811, "ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_811");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_811, "ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_811");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_811, "ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_811");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_811, "ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_811");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter8_tmp_mid2_v_reg_811, "ap_pipeline_reg_pp0_iter8_tmp_mid2_v_reg_811");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter9_tmp_mid2_v_reg_811, "ap_pipeline_reg_pp0_iter9_tmp_mid2_v_reg_811");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter10_tmp_mid2_v_reg_811, "ap_pipeline_reg_pp0_iter10_tmp_mid2_v_reg_811");
    sc_trace(mVcdFile, tmp_fu_552_p3, "tmp_fu_552_p3");
    sc_trace(mVcdFile, tmp_reg_817, "tmp_reg_817");
    sc_trace(mVcdFile, tmp_2_cast3_fu_641_p1, "tmp_2_cast3_fu_641_p1");
    sc_trace(mVcdFile, tmp_2_cast3_reg_898, "tmp_2_cast3_reg_898");
    sc_trace(mVcdFile, grp_fu_434_p2, "grp_fu_434_p2");
    sc_trace(mVcdFile, tmp_6_reg_933, "tmp_6_reg_933");
    sc_trace(mVcdFile, grp_fu_440_p2, "grp_fu_440_p2");
    sc_trace(mVcdFile, tmp_6_8_reg_938, "tmp_6_8_reg_938");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_938, "ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_938");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_938, "ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_938");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter3_tmp_6_8_reg_938, "ap_pipeline_reg_pp0_iter3_tmp_6_8_reg_938");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter4_tmp_6_8_reg_938, "ap_pipeline_reg_pp0_iter4_tmp_6_8_reg_938");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter5_tmp_6_8_reg_938, "ap_pipeline_reg_pp0_iter5_tmp_6_8_reg_938");
    sc_trace(mVcdFile, tmp_6_1_reg_963, "tmp_6_1_reg_963");
    sc_trace(mVcdFile, tmp_6_9_reg_968, "tmp_6_9_reg_968");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_968, "ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_968");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_968, "ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_968");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter3_tmp_6_9_reg_968, "ap_pipeline_reg_pp0_iter3_tmp_6_9_reg_968");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter4_tmp_6_9_reg_968, "ap_pipeline_reg_pp0_iter4_tmp_6_9_reg_968");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter5_tmp_6_9_reg_968, "ap_pipeline_reg_pp0_iter5_tmp_6_9_reg_968");
    sc_trace(mVcdFile, tmp_6_2_reg_993, "tmp_6_2_reg_993");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter1_tmp_6_2_reg_993, "ap_pipeline_reg_pp0_iter1_tmp_6_2_reg_993");
    sc_trace(mVcdFile, tmp_6_s_reg_998, "tmp_6_s_reg_998");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_998, "ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_998");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_998, "ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_998");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter3_tmp_6_s_reg_998, "ap_pipeline_reg_pp0_iter3_tmp_6_s_reg_998");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter4_tmp_6_s_reg_998, "ap_pipeline_reg_pp0_iter4_tmp_6_s_reg_998");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter5_tmp_6_s_reg_998, "ap_pipeline_reg_pp0_iter5_tmp_6_s_reg_998");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter6_tmp_6_s_reg_998, "ap_pipeline_reg_pp0_iter6_tmp_6_s_reg_998");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage7, "ap_CS_fsm_pp0_stage7");
    sc_trace(mVcdFile, tmp_6_3_reg_1023, "tmp_6_3_reg_1023");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter1_tmp_6_3_reg_1023, "ap_pipeline_reg_pp0_iter1_tmp_6_3_reg_1023");
    sc_trace(mVcdFile, tmp_6_10_reg_1038, "tmp_6_10_reg_1038");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1038, "ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1038");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1038, "ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1038");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter3_tmp_6_10_reg_1038, "ap_pipeline_reg_pp0_iter3_tmp_6_10_reg_1038");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter4_tmp_6_10_reg_1038, "ap_pipeline_reg_pp0_iter4_tmp_6_10_reg_1038");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter5_tmp_6_10_reg_1038, "ap_pipeline_reg_pp0_iter5_tmp_6_10_reg_1038");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter6_tmp_6_10_reg_1038, "ap_pipeline_reg_pp0_iter6_tmp_6_10_reg_1038");
    sc_trace(mVcdFile, j_1_fu_760_p2, "j_1_fu_760_p2");
    sc_trace(mVcdFile, j_1_reg_1053, "j_1_reg_1053");
    sc_trace(mVcdFile, tmp_6_4_reg_1058, "tmp_6_4_reg_1058");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter2_tmp_6_4_reg_1058, "ap_pipeline_reg_pp0_iter2_tmp_6_4_reg_1058");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter3_tmp_6_4_reg_1058, "ap_pipeline_reg_pp0_iter3_tmp_6_4_reg_1058");
    sc_trace(mVcdFile, tmp_6_11_reg_1073, "tmp_6_11_reg_1073");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1073, "ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1073");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1073, "ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1073");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1073, "ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1073");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter5_tmp_6_11_reg_1073, "ap_pipeline_reg_pp0_iter5_tmp_6_11_reg_1073");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter6_tmp_6_11_reg_1073, "ap_pipeline_reg_pp0_iter6_tmp_6_11_reg_1073");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter7_tmp_6_11_reg_1073, "ap_pipeline_reg_pp0_iter7_tmp_6_11_reg_1073");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter8_tmp_6_11_reg_1073, "ap_pipeline_reg_pp0_iter8_tmp_6_11_reg_1073");
    sc_trace(mVcdFile, grp_fu_425_p2, "grp_fu_425_p2");
    sc_trace(mVcdFile, tmp_s_reg_1088, "tmp_s_reg_1088");
    sc_trace(mVcdFile, tmp_6_5_reg_1093, "tmp_6_5_reg_1093");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter2_tmp_6_5_reg_1093, "ap_pipeline_reg_pp0_iter2_tmp_6_5_reg_1093");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter3_tmp_6_5_reg_1093, "ap_pipeline_reg_pp0_iter3_tmp_6_5_reg_1093");
    sc_trace(mVcdFile, tmp_6_12_reg_1098, "tmp_6_12_reg_1098");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1098, "ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1098");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1098, "ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1098");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1098, "ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1098");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter5_tmp_6_12_reg_1098, "ap_pipeline_reg_pp0_iter5_tmp_6_12_reg_1098");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter6_tmp_6_12_reg_1098, "ap_pipeline_reg_pp0_iter6_tmp_6_12_reg_1098");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter7_tmp_6_12_reg_1098, "ap_pipeline_reg_pp0_iter7_tmp_6_12_reg_1098");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter8_tmp_6_12_reg_1098, "ap_pipeline_reg_pp0_iter8_tmp_6_12_reg_1098");
    sc_trace(mVcdFile, tmp_6_6_reg_1103, "tmp_6_6_reg_1103");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter2_tmp_6_6_reg_1103, "ap_pipeline_reg_pp0_iter2_tmp_6_6_reg_1103");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter3_tmp_6_6_reg_1103, "ap_pipeline_reg_pp0_iter3_tmp_6_6_reg_1103");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter4_tmp_6_6_reg_1103, "ap_pipeline_reg_pp0_iter4_tmp_6_6_reg_1103");
    sc_trace(mVcdFile, tmp_6_13_reg_1108, "tmp_6_13_reg_1108");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1108, "ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1108");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1108, "ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1108");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1108, "ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1108");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter5_tmp_6_13_reg_1108, "ap_pipeline_reg_pp0_iter5_tmp_6_13_reg_1108");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter6_tmp_6_13_reg_1108, "ap_pipeline_reg_pp0_iter6_tmp_6_13_reg_1108");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter7_tmp_6_13_reg_1108, "ap_pipeline_reg_pp0_iter7_tmp_6_13_reg_1108");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter8_tmp_6_13_reg_1108, "ap_pipeline_reg_pp0_iter8_tmp_6_13_reg_1108");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter9_tmp_6_13_reg_1108, "ap_pipeline_reg_pp0_iter9_tmp_6_13_reg_1108");
    sc_trace(mVcdFile, tmp_6_7_reg_1113, "tmp_6_7_reg_1113");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter2_tmp_6_7_reg_1113, "ap_pipeline_reg_pp0_iter2_tmp_6_7_reg_1113");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter3_tmp_6_7_reg_1113, "ap_pipeline_reg_pp0_iter3_tmp_6_7_reg_1113");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter4_tmp_6_7_reg_1113, "ap_pipeline_reg_pp0_iter4_tmp_6_7_reg_1113");
    sc_trace(mVcdFile, tmp_6_14_reg_1118, "tmp_6_14_reg_1118");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1118, "ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1118");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1118, "ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1118");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1118, "ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1118");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter5_tmp_6_14_reg_1118, "ap_pipeline_reg_pp0_iter5_tmp_6_14_reg_1118");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter6_tmp_6_14_reg_1118, "ap_pipeline_reg_pp0_iter6_tmp_6_14_reg_1118");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter7_tmp_6_14_reg_1118, "ap_pipeline_reg_pp0_iter7_tmp_6_14_reg_1118");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter8_tmp_6_14_reg_1118, "ap_pipeline_reg_pp0_iter8_tmp_6_14_reg_1118");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter9_tmp_6_14_reg_1118, "ap_pipeline_reg_pp0_iter9_tmp_6_14_reg_1118");
    sc_trace(mVcdFile, tmp_1_1_reg_1123, "tmp_1_1_reg_1123");
    sc_trace(mVcdFile, tmp_1_2_reg_1128, "tmp_1_2_reg_1128");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, tmp_1_3_reg_1133, "tmp_1_3_reg_1133");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, tmp_1_4_reg_1138, "tmp_1_4_reg_1138");
    sc_trace(mVcdFile, tmp_1_5_reg_1143, "tmp_1_5_reg_1143");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, tmp_1_6_reg_1148, "tmp_1_6_reg_1148");
    sc_trace(mVcdFile, tmp_1_7_reg_1153, "tmp_1_7_reg_1153");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter5, "ap_enable_reg_pp0_iter5");
    sc_trace(mVcdFile, tmp_1_8_reg_1158, "tmp_1_8_reg_1158");
    sc_trace(mVcdFile, tmp_1_s_reg_1163, "tmp_1_s_reg_1163");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter7, "ap_enable_reg_pp0_iter7");
    sc_trace(mVcdFile, tmp_1_10_reg_1168, "tmp_1_10_reg_1168");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter8, "ap_enable_reg_pp0_iter8");
    sc_trace(mVcdFile, tmp_1_11_reg_1173, "tmp_1_11_reg_1173");
    sc_trace(mVcdFile, tmp_1_12_reg_1178, "tmp_1_12_reg_1178");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter9, "ap_enable_reg_pp0_iter9");
    sc_trace(mVcdFile, tmp_1_13_reg_1183, "tmp_1_13_reg_1183");
    sc_trace(mVcdFile, indvar_flatten_phi_fu_396_p4, "indvar_flatten_phi_fu_396_p4");
    sc_trace(mVcdFile, i_phi_fu_407_p4, "i_phi_fu_407_p4");
    sc_trace(mVcdFile, j_phi_fu_418_p4, "j_phi_fu_418_p4");
    sc_trace(mVcdFile, tmp_3_fu_560_p1, "tmp_3_fu_560_p1");
    sc_trace(mVcdFile, tmp_2_fu_566_p1, "tmp_2_fu_566_p1");
    sc_trace(mVcdFile, tmp_5_fu_577_p3, "tmp_5_fu_577_p3");
    sc_trace(mVcdFile, tmp_21_cast_fu_596_p1, "tmp_21_cast_fu_596_p1");
    sc_trace(mVcdFile, tmp_8_fu_607_p3, "tmp_8_fu_607_p3");
    sc_trace(mVcdFile, tmp_21_fu_617_p3, "tmp_21_fu_617_p3");
    sc_trace(mVcdFile, tmp_10_fu_631_p3, "tmp_10_fu_631_p3");
    sc_trace(mVcdFile, tmp_23_cast_fu_650_p1, "tmp_23_cast_fu_650_p1");
    sc_trace(mVcdFile, tmp_12_fu_661_p3, "tmp_12_fu_661_p3");
    sc_trace(mVcdFile, tmp_23_fu_671_p3, "tmp_23_fu_671_p3");
    sc_trace(mVcdFile, tmp_14_fu_685_p3, "tmp_14_fu_685_p3");
    sc_trace(mVcdFile, tmp_25_cast_fu_700_p1, "tmp_25_cast_fu_700_p1");
    sc_trace(mVcdFile, tmp_16_fu_711_p3, "tmp_16_fu_711_p3");
    sc_trace(mVcdFile, tmp_25_fu_721_p3, "tmp_25_fu_721_p3");
    sc_trace(mVcdFile, tmp_18_fu_735_p3, "tmp_18_fu_735_p3");
    sc_trace(mVcdFile, tmp_27_cast_fu_754_p1, "tmp_27_cast_fu_754_p1");
    sc_trace(mVcdFile, tmp_28_cast_fu_785_p1, "tmp_28_cast_fu_785_p1");
    sc_trace(mVcdFile, a_0_Addr_A_orig, "a_0_Addr_A_orig");
    sc_trace(mVcdFile, b_0_Addr_A_orig, "b_0_Addr_A_orig");
    sc_trace(mVcdFile, a_1_Addr_A_orig, "a_1_Addr_A_orig");
    sc_trace(mVcdFile, b_1_Addr_A_orig, "b_1_Addr_A_orig");
    sc_trace(mVcdFile, c_Addr_A_orig, "c_Addr_A_orig");
    sc_trace(mVcdFile, grp_fu_425_p0, "grp_fu_425_p0");
    sc_trace(mVcdFile, grp_fu_425_p1, "grp_fu_425_p1");
    sc_trace(mVcdFile, grp_fu_430_p0, "grp_fu_430_p0");
    sc_trace(mVcdFile, grp_fu_430_p1, "grp_fu_430_p1");
    sc_trace(mVcdFile, exitcond_fu_530_p2, "exitcond_fu_530_p2");
    sc_trace(mVcdFile, i_1_fu_524_p2, "i_1_fu_524_p2");
    sc_trace(mVcdFile, tmp_4_fu_572_p2, "tmp_4_fu_572_p2");
    sc_trace(mVcdFile, tmp_2_cast_fu_587_p1, "tmp_2_cast_fu_587_p1");
    sc_trace(mVcdFile, tmp_20_fu_590_p2, "tmp_20_fu_590_p2");
    sc_trace(mVcdFile, tmp_7_fu_602_p2, "tmp_7_fu_602_p2");
    sc_trace(mVcdFile, tmp_9_fu_626_p2, "tmp_9_fu_626_p2");
    sc_trace(mVcdFile, tmp_22_fu_644_p2, "tmp_22_fu_644_p2");
    sc_trace(mVcdFile, tmp_11_fu_656_p2, "tmp_11_fu_656_p2");
    sc_trace(mVcdFile, tmp_13_fu_680_p2, "tmp_13_fu_680_p2");
    sc_trace(mVcdFile, tmp_24_fu_695_p2, "tmp_24_fu_695_p2");
    sc_trace(mVcdFile, tmp_15_fu_706_p2, "tmp_15_fu_706_p2");
    sc_trace(mVcdFile, tmp_17_fu_730_p2, "tmp_17_fu_730_p2");
    sc_trace(mVcdFile, tmp_2_cast4_fu_745_p1, "tmp_2_cast4_fu_745_p1");
    sc_trace(mVcdFile, tmp_26_fu_748_p2, "tmp_26_fu_748_p2");
    sc_trace(mVcdFile, tmp_19_fu_765_p3, "tmp_19_fu_765_p3");
    sc_trace(mVcdFile, tmp_2_cast5_fu_776_p1, "tmp_2_cast5_fu_776_p1");
    sc_trace(mVcdFile, tmp_20_cast_fu_772_p1, "tmp_20_cast_fu_772_p1");
    sc_trace(mVcdFile, tmp_27_fu_779_p2, "tmp_27_fu_779_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state88, "ap_CS_fsm_state88");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
#endif

    }
    mHdltvinHandle.open("matmul_hw.hdltvin.dat");
    mHdltvoutHandle.open("matmul_hw.hdltvout.dat");
}

matmul_hw::~matmul_hw() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete matmul_hw_fadd_32dEe_U1;
    delete matmul_hw_fadd_32dEe_U2;
    delete matmul_hw_fmul_32eOg_U3;
    delete matmul_hw_fmul_32eOg_U4;
}

void matmul_hw::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void matmul_hw::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
             !esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_512_p2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_CS_fsm_state1.read(), ap_const_lv1_1) && 
                    !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(exitcond_flatten_reg_790.read(), ap_const_lv1_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read()))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_1;
        } else if (((esl_seteq<1,1,1>(ap_CS_fsm_state1.read(), ap_const_lv1_1) && 
                     !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) || 
                    (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read()) && 
                     !esl_seteq<1,1,1>(exitcond_flatten_reg_790.read(), ap_const_lv1_0)))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter10 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read())) {
            ap_enable_reg_pp0_iter10 = ap_enable_reg_pp0_iter9.read();
        } else if ((esl_seteq<1,1,1>(ap_CS_fsm_state1.read(), ap_const_lv1_1) && 
                    !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter10 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read())) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read())) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read())) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read())) {
            ap_enable_reg_pp0_iter5 = ap_enable_reg_pp0_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter6 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read())) {
            ap_enable_reg_pp0_iter6 = ap_enable_reg_pp0_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter7 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read())) {
            ap_enable_reg_pp0_iter7 = ap_enable_reg_pp0_iter6.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter8 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read())) {
            ap_enable_reg_pp0_iter8 = ap_enable_reg_pp0_iter7.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter9 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read())) {
            ap_enable_reg_pp0_iter9 = ap_enable_reg_pp0_iter8.read();
        }
    }
    if ((esl_seteq<1,1,1>(exitcond_flatten_reg_790.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        i_reg_403 = tmp_mid2_v_reg_811.read();
    } else if ((esl_seteq<1,1,1>(ap_CS_fsm_state1.read(), ap_const_lv1_1) && 
                !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
        i_reg_403 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(exitcond_flatten_reg_790.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        indvar_flatten_reg_392 = indvar_flatten_next_reg_794.read();
    } else if ((esl_seteq<1,1,1>(ap_CS_fsm_state1.read(), ap_const_lv1_1) && 
                !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
        indvar_flatten_reg_392 = ap_const_lv9_0;
    }
    if ((esl_seteq<1,1,1>(exitcond_flatten_reg_790.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        j_reg_414 = j_1_reg_1053.read();
    } else if ((esl_seteq<1,1,1>(ap_CS_fsm_state1.read(), ap_const_lv1_1) && 
                !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
        j_reg_414 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()))) {
        ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_790 = ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_790.read();
        ap_pipeline_reg_pp0_iter10_j_mid2_reg_799 = ap_pipeline_reg_pp0_iter9_j_mid2_reg_799.read();
        ap_pipeline_reg_pp0_iter10_tmp_mid2_v_reg_811 = ap_pipeline_reg_pp0_iter9_tmp_mid2_v_reg_811.read();
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_790 = exitcond_flatten_reg_790.read();
        ap_pipeline_reg_pp0_iter1_j_mid2_reg_799 = j_mid2_reg_799.read();
        ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_811 = tmp_mid2_v_reg_811.read();
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_790 = ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_790.read();
        ap_pipeline_reg_pp0_iter2_j_mid2_reg_799 = ap_pipeline_reg_pp0_iter1_j_mid2_reg_799.read();
        ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1073 = tmp_6_11_reg_1073.read();
        ap_pipeline_reg_pp0_iter2_tmp_6_4_reg_1058 = tmp_6_4_reg_1058.read();
        ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_811 = ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_811.read();
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_790 = ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_790.read();
        ap_pipeline_reg_pp0_iter3_j_mid2_reg_799 = ap_pipeline_reg_pp0_iter2_j_mid2_reg_799.read();
        ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1073 = ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1073.read();
        ap_pipeline_reg_pp0_iter3_tmp_6_4_reg_1058 = ap_pipeline_reg_pp0_iter2_tmp_6_4_reg_1058.read();
        ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_811 = ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_811.read();
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_790 = ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_790.read();
        ap_pipeline_reg_pp0_iter4_j_mid2_reg_799 = ap_pipeline_reg_pp0_iter3_j_mid2_reg_799.read();
        ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1073 = ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1073.read();
        ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_811 = ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_811.read();
        ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_790 = ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_790.read();
        ap_pipeline_reg_pp0_iter5_j_mid2_reg_799 = ap_pipeline_reg_pp0_iter4_j_mid2_reg_799.read();
        ap_pipeline_reg_pp0_iter5_tmp_6_11_reg_1073 = ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1073.read();
        ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_811 = ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_811.read();
        ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_790 = ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_790.read();
        ap_pipeline_reg_pp0_iter6_j_mid2_reg_799 = ap_pipeline_reg_pp0_iter5_j_mid2_reg_799.read();
        ap_pipeline_reg_pp0_iter6_tmp_6_11_reg_1073 = ap_pipeline_reg_pp0_iter5_tmp_6_11_reg_1073.read();
        ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_811 = ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_811.read();
        ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_790 = ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_790.read();
        ap_pipeline_reg_pp0_iter7_j_mid2_reg_799 = ap_pipeline_reg_pp0_iter6_j_mid2_reg_799.read();
        ap_pipeline_reg_pp0_iter7_tmp_6_11_reg_1073 = ap_pipeline_reg_pp0_iter6_tmp_6_11_reg_1073.read();
        ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_811 = ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_811.read();
        ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_790 = ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_790.read();
        ap_pipeline_reg_pp0_iter8_j_mid2_reg_799 = ap_pipeline_reg_pp0_iter7_j_mid2_reg_799.read();
        ap_pipeline_reg_pp0_iter8_tmp_6_11_reg_1073 = ap_pipeline_reg_pp0_iter7_tmp_6_11_reg_1073.read();
        ap_pipeline_reg_pp0_iter8_tmp_mid2_v_reg_811 = ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_811.read();
        ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_790 = ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_790.read();
        ap_pipeline_reg_pp0_iter9_j_mid2_reg_799 = ap_pipeline_reg_pp0_iter8_j_mid2_reg_799.read();
        ap_pipeline_reg_pp0_iter9_tmp_mid2_v_reg_811 = ap_pipeline_reg_pp0_iter8_tmp_mid2_v_reg_811.read();
        exitcond_flatten_reg_790 = exitcond_flatten_fu_512_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read()))) {
        ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1038 = tmp_6_10_reg_1038.read();
        ap_pipeline_reg_pp0_iter1_tmp_6_3_reg_1023 = tmp_6_3_reg_1023.read();
        ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1038 = ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1038.read();
        ap_pipeline_reg_pp0_iter3_tmp_6_10_reg_1038 = ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1038.read();
        ap_pipeline_reg_pp0_iter4_tmp_6_10_reg_1038 = ap_pipeline_reg_pp0_iter3_tmp_6_10_reg_1038.read();
        ap_pipeline_reg_pp0_iter5_tmp_6_10_reg_1038 = ap_pipeline_reg_pp0_iter4_tmp_6_10_reg_1038.read();
        ap_pipeline_reg_pp0_iter6_tmp_6_10_reg_1038 = ap_pipeline_reg_pp0_iter5_tmp_6_10_reg_1038.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage6.read()))) {
        ap_pipeline_reg_pp0_iter1_tmp_6_2_reg_993 = tmp_6_2_reg_993.read();
        ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_998 = tmp_6_s_reg_998.read();
        ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_998 = ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_998.read();
        ap_pipeline_reg_pp0_iter3_tmp_6_s_reg_998 = ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_998.read();
        ap_pipeline_reg_pp0_iter4_tmp_6_s_reg_998 = ap_pipeline_reg_pp0_iter3_tmp_6_s_reg_998.read();
        ap_pipeline_reg_pp0_iter5_tmp_6_s_reg_998 = ap_pipeline_reg_pp0_iter4_tmp_6_s_reg_998.read();
        ap_pipeline_reg_pp0_iter6_tmp_6_s_reg_998 = ap_pipeline_reg_pp0_iter5_tmp_6_s_reg_998.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage4.read()))) {
        ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_938 = tmp_6_8_reg_938.read();
        ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_938 = ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_938.read();
        ap_pipeline_reg_pp0_iter3_tmp_6_8_reg_938 = ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_938.read();
        ap_pipeline_reg_pp0_iter4_tmp_6_8_reg_938 = ap_pipeline_reg_pp0_iter3_tmp_6_8_reg_938.read();
        ap_pipeline_reg_pp0_iter5_tmp_6_8_reg_938 = ap_pipeline_reg_pp0_iter4_tmp_6_8_reg_938.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage5.read()))) {
        ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_968 = tmp_6_9_reg_968.read();
        ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_968 = ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_968.read();
        ap_pipeline_reg_pp0_iter3_tmp_6_9_reg_968 = ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_968.read();
        ap_pipeline_reg_pp0_iter4_tmp_6_9_reg_968 = ap_pipeline_reg_pp0_iter3_tmp_6_9_reg_968.read();
        ap_pipeline_reg_pp0_iter5_tmp_6_9_reg_968 = ap_pipeline_reg_pp0_iter4_tmp_6_9_reg_968.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage1.read()))) {
        ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1098 = tmp_6_12_reg_1098.read();
        ap_pipeline_reg_pp0_iter2_tmp_6_5_reg_1093 = tmp_6_5_reg_1093.read();
        ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1098 = ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1098.read();
        ap_pipeline_reg_pp0_iter3_tmp_6_5_reg_1093 = ap_pipeline_reg_pp0_iter2_tmp_6_5_reg_1093.read();
        ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1098 = ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1098.read();
        ap_pipeline_reg_pp0_iter5_tmp_6_12_reg_1098 = ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1098.read();
        ap_pipeline_reg_pp0_iter6_tmp_6_12_reg_1098 = ap_pipeline_reg_pp0_iter5_tmp_6_12_reg_1098.read();
        ap_pipeline_reg_pp0_iter7_tmp_6_12_reg_1098 = ap_pipeline_reg_pp0_iter6_tmp_6_12_reg_1098.read();
        ap_pipeline_reg_pp0_iter8_tmp_6_12_reg_1098 = ap_pipeline_reg_pp0_iter7_tmp_6_12_reg_1098.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage2.read()))) {
        ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1108 = tmp_6_13_reg_1108.read();
        ap_pipeline_reg_pp0_iter2_tmp_6_6_reg_1103 = tmp_6_6_reg_1103.read();
        ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1108 = ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1108.read();
        ap_pipeline_reg_pp0_iter3_tmp_6_6_reg_1103 = ap_pipeline_reg_pp0_iter2_tmp_6_6_reg_1103.read();
        ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1108 = ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1108.read();
        ap_pipeline_reg_pp0_iter4_tmp_6_6_reg_1103 = ap_pipeline_reg_pp0_iter3_tmp_6_6_reg_1103.read();
        ap_pipeline_reg_pp0_iter5_tmp_6_13_reg_1108 = ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1108.read();
        ap_pipeline_reg_pp0_iter6_tmp_6_13_reg_1108 = ap_pipeline_reg_pp0_iter5_tmp_6_13_reg_1108.read();
        ap_pipeline_reg_pp0_iter7_tmp_6_13_reg_1108 = ap_pipeline_reg_pp0_iter6_tmp_6_13_reg_1108.read();
        ap_pipeline_reg_pp0_iter8_tmp_6_13_reg_1108 = ap_pipeline_reg_pp0_iter7_tmp_6_13_reg_1108.read();
        ap_pipeline_reg_pp0_iter9_tmp_6_13_reg_1108 = ap_pipeline_reg_pp0_iter8_tmp_6_13_reg_1108.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage3.read()))) {
        ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1118 = tmp_6_14_reg_1118.read();
        ap_pipeline_reg_pp0_iter2_tmp_6_7_reg_1113 = tmp_6_7_reg_1113.read();
        ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1118 = ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1118.read();
        ap_pipeline_reg_pp0_iter3_tmp_6_7_reg_1113 = ap_pipeline_reg_pp0_iter2_tmp_6_7_reg_1113.read();
        ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1118 = ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1118.read();
        ap_pipeline_reg_pp0_iter4_tmp_6_7_reg_1113 = ap_pipeline_reg_pp0_iter3_tmp_6_7_reg_1113.read();
        ap_pipeline_reg_pp0_iter5_tmp_6_14_reg_1118 = ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1118.read();
        ap_pipeline_reg_pp0_iter6_tmp_6_14_reg_1118 = ap_pipeline_reg_pp0_iter5_tmp_6_14_reg_1118.read();
        ap_pipeline_reg_pp0_iter7_tmp_6_14_reg_1118 = ap_pipeline_reg_pp0_iter6_tmp_6_14_reg_1118.read();
        ap_pipeline_reg_pp0_iter8_tmp_6_14_reg_1118 = ap_pipeline_reg_pp0_iter7_tmp_6_14_reg_1118.read();
        ap_pipeline_reg_pp0_iter9_tmp_6_14_reg_1118 = ap_pipeline_reg_pp0_iter8_tmp_6_14_reg_1118.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()))) {
        indvar_flatten_next_reg_794 = indvar_flatten_next_fu_518_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(exitcond_flatten_reg_790.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read()))) {
        j_1_reg_1053 = j_1_fu_760_p2.read();
        tmp_6_10_reg_1038 = grp_fu_440_p2.read();
        tmp_6_3_reg_1023 = grp_fu_434_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_512_p2.read()))) {
        j_mid2_reg_799 = j_mid2_fu_536_p3.read();
        tmp_reg_817 = tmp_fu_552_p3.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage6.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_790.read())) || (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage4.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter10.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_790.read())))) {
        reg_506 = grp_fu_430_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_790.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter8.read()))) {
        tmp_1_10_reg_1168 = grp_fu_430_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage5.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter8.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_790.read()))) {
        tmp_1_11_reg_1173 = grp_fu_430_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter9.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_790.read()))) {
        tmp_1_12_reg_1178 = grp_fu_430_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter9.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_790.read()))) {
        tmp_1_13_reg_1183 = grp_fu_430_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage6.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_790.read()))) {
        tmp_1_1_reg_1123 = grp_fu_425_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_790.read()))) {
        tmp_1_2_reg_1128 = grp_fu_425_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_790.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()))) {
        tmp_1_3_reg_1133 = grp_fu_425_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage5.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_790.read()))) {
        tmp_1_4_reg_1138 = grp_fu_425_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_790.read()))) {
        tmp_1_5_reg_1143 = grp_fu_425_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_790.read()))) {
        tmp_1_6_reg_1148 = grp_fu_425_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter5.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_790.read()))) {
        tmp_1_7_reg_1153 = grp_fu_425_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_790.read()))) {
        tmp_1_8_reg_1158 = grp_fu_430_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_790.read()))) {
        tmp_1_s_reg_1163 = grp_fu_430_p2.read();
    }
    if ((esl_seteq<1,1,1>(exitcond_flatten_reg_790.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage3.read()))) {
        tmp_2_cast3_reg_898 = tmp_2_cast3_fu_641_p1.read();
    }
    if ((esl_seteq<1,1,1>(exitcond_flatten_reg_790.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        tmp_6_11_reg_1073 = grp_fu_440_p2.read();
        tmp_6_4_reg_1058 = grp_fu_434_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_790.read()))) {
        tmp_6_12_reg_1098 = grp_fu_440_p2.read();
        tmp_6_5_reg_1093 = grp_fu_434_p2.read();
        tmp_s_reg_1088 = grp_fu_425_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_790.read()))) {
        tmp_6_13_reg_1108 = grp_fu_440_p2.read();
        tmp_6_6_reg_1103 = grp_fu_434_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_790.read()))) {
        tmp_6_14_reg_1118 = grp_fu_440_p2.read();
        tmp_6_7_reg_1113 = grp_fu_434_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(exitcond_flatten_reg_790.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage5.read()))) {
        tmp_6_1_reg_963 = grp_fu_434_p2.read();
        tmp_6_9_reg_968 = grp_fu_440_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(exitcond_flatten_reg_790.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage6.read()))) {
        tmp_6_2_reg_993 = grp_fu_434_p2.read();
        tmp_6_s_reg_998 = grp_fu_440_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(exitcond_flatten_reg_790.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage4.read()))) {
        tmp_6_8_reg_938 = grp_fu_440_p2.read();
        tmp_6_reg_933 = grp_fu_434_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_512_p2.read()))) {
        tmp_mid2_v_reg_811 = tmp_mid2_v_fu_544_p3.read();
    }
}

void matmul_hw::thread_a_0_Addr_A() {
    a_0_Addr_A = (!ap_const_lv32_2.is_01())? sc_lv<32>(): a_0_Addr_A_orig.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void matmul_hw::thread_a_0_Addr_A_orig() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read())) {
            a_0_Addr_A_orig =  (sc_lv<32>) (tmp_18_fu_735_p3.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage6.read())) {
            a_0_Addr_A_orig =  (sc_lv<32>) (tmp_16_fu_711_p3.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage5.read())) {
            a_0_Addr_A_orig =  (sc_lv<32>) (tmp_14_fu_685_p3.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage4.read())) {
            a_0_Addr_A_orig =  (sc_lv<32>) (tmp_12_fu_661_p3.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage3.read())) {
            a_0_Addr_A_orig =  (sc_lv<32>) (tmp_10_fu_631_p3.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage2.read())) {
            a_0_Addr_A_orig =  (sc_lv<32>) (tmp_8_fu_607_p3.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage1.read())) {
            a_0_Addr_A_orig =  (sc_lv<32>) (tmp_5_fu_577_p3.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read())) {
            a_0_Addr_A_orig =  (sc_lv<32>) (tmp_3_fu_560_p1.read());
        } else {
            a_0_Addr_A_orig = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        a_0_Addr_A_orig = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void matmul_hw::thread_a_0_Clk_A() {
    a_0_Clk_A = ap_clk.read()? SC_LOGIC_1 : SC_LOGIC_0;
}

void matmul_hw::thread_a_0_Din_A() {
    a_0_Din_A = ap_const_lv32_0;
}

void matmul_hw::thread_a_0_EN_A() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage5.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage6.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read())))) {
        a_0_EN_A = ap_const_logic_1;
    } else {
        a_0_EN_A = ap_const_logic_0;
    }
}

void matmul_hw::thread_a_0_Rst_A() {
    a_0_Rst_A = ap_rst.read();
}

void matmul_hw::thread_a_0_WEN_A() {
    a_0_WEN_A = ap_const_lv4_0;
}

void matmul_hw::thread_a_1_Addr_A() {
    a_1_Addr_A = (!ap_const_lv32_2.is_01())? sc_lv<32>(): a_1_Addr_A_orig.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void matmul_hw::thread_a_1_Addr_A_orig() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read())) {
            a_1_Addr_A_orig =  (sc_lv<32>) (tmp_18_fu_735_p3.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage6.read())) {
            a_1_Addr_A_orig =  (sc_lv<32>) (tmp_16_fu_711_p3.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage5.read())) {
            a_1_Addr_A_orig =  (sc_lv<32>) (tmp_14_fu_685_p3.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage4.read())) {
            a_1_Addr_A_orig =  (sc_lv<32>) (tmp_12_fu_661_p3.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage3.read())) {
            a_1_Addr_A_orig =  (sc_lv<32>) (tmp_10_fu_631_p3.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage2.read())) {
            a_1_Addr_A_orig =  (sc_lv<32>) (tmp_8_fu_607_p3.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage1.read())) {
            a_1_Addr_A_orig =  (sc_lv<32>) (tmp_5_fu_577_p3.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read())) {
            a_1_Addr_A_orig =  (sc_lv<32>) (tmp_3_fu_560_p1.read());
        } else {
            a_1_Addr_A_orig = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        a_1_Addr_A_orig = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void matmul_hw::thread_a_1_Clk_A() {
    a_1_Clk_A = ap_clk.read()? SC_LOGIC_1 : SC_LOGIC_0;
}

void matmul_hw::thread_a_1_Din_A() {
    a_1_Din_A = ap_const_lv32_0;
}

void matmul_hw::thread_a_1_EN_A() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage5.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage6.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read())))) {
        a_1_EN_A = ap_const_logic_1;
    } else {
        a_1_EN_A = ap_const_logic_0;
    }
}

void matmul_hw::thread_a_1_Rst_A() {
    a_1_Rst_A = ap_rst.read();
}

void matmul_hw::thread_a_1_WEN_A() {
    a_1_WEN_A = ap_const_lv4_0;
}

void matmul_hw::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read().range(1, 1);
}

void matmul_hw::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read().range(2, 2);
}

void matmul_hw::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read().range(3, 3);
}

void matmul_hw::thread_ap_CS_fsm_pp0_stage3() {
    ap_CS_fsm_pp0_stage3 = ap_CS_fsm.read().range(4, 4);
}

void matmul_hw::thread_ap_CS_fsm_pp0_stage4() {
    ap_CS_fsm_pp0_stage4 = ap_CS_fsm.read().range(5, 5);
}

void matmul_hw::thread_ap_CS_fsm_pp0_stage5() {
    ap_CS_fsm_pp0_stage5 = ap_CS_fsm.read().range(6, 6);
}

void matmul_hw::thread_ap_CS_fsm_pp0_stage6() {
    ap_CS_fsm_pp0_stage6 = ap_CS_fsm.read().range(7, 7);
}

void matmul_hw::thread_ap_CS_fsm_pp0_stage7() {
    ap_CS_fsm_pp0_stage7 = ap_CS_fsm.read().range(8, 8);
}

void matmul_hw::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read().range(0, 0);
}

void matmul_hw::thread_ap_CS_fsm_state88() {
    ap_CS_fsm_state88 = ap_CS_fsm.read().range(9, 9);
}

void matmul_hw::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state88.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void matmul_hw::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_CS_fsm_state1.read(), ap_const_lv1_1))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void matmul_hw::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_state88.read()))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void matmul_hw::thread_b_0_Addr_A() {
    b_0_Addr_A = (!ap_const_lv32_2.is_01())? sc_lv<32>(): b_0_Addr_A_orig.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void matmul_hw::thread_b_0_Addr_A_orig() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read())) {
            b_0_Addr_A_orig =  (sc_lv<32>) (tmp_27_cast_fu_754_p1.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage6.read())) {
            b_0_Addr_A_orig =  (sc_lv<32>) (tmp_25_fu_721_p3.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage5.read())) {
            b_0_Addr_A_orig =  (sc_lv<32>) (tmp_25_cast_fu_700_p1.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage4.read())) {
            b_0_Addr_A_orig =  (sc_lv<32>) (tmp_23_fu_671_p3.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage3.read())) {
            b_0_Addr_A_orig =  (sc_lv<32>) (tmp_23_cast_fu_650_p1.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage2.read())) {
            b_0_Addr_A_orig =  (sc_lv<32>) (tmp_21_fu_617_p3.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage1.read())) {
            b_0_Addr_A_orig =  (sc_lv<32>) (tmp_21_cast_fu_596_p1.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read())) {
            b_0_Addr_A_orig =  (sc_lv<32>) (tmp_2_fu_566_p1.read());
        } else {
            b_0_Addr_A_orig = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        b_0_Addr_A_orig = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void matmul_hw::thread_b_0_Clk_A() {
    b_0_Clk_A = ap_clk.read()? SC_LOGIC_1 : SC_LOGIC_0;
}

void matmul_hw::thread_b_0_Din_A() {
    b_0_Din_A = ap_const_lv32_0;
}

void matmul_hw::thread_b_0_EN_A() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage5.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage6.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read())))) {
        b_0_EN_A = ap_const_logic_1;
    } else {
        b_0_EN_A = ap_const_logic_0;
    }
}

void matmul_hw::thread_b_0_Rst_A() {
    b_0_Rst_A = ap_rst.read();
}

void matmul_hw::thread_b_0_WEN_A() {
    b_0_WEN_A = ap_const_lv4_0;
}

void matmul_hw::thread_b_1_Addr_A() {
    b_1_Addr_A = (!ap_const_lv32_2.is_01())? sc_lv<32>(): b_1_Addr_A_orig.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void matmul_hw::thread_b_1_Addr_A_orig() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read())) {
            b_1_Addr_A_orig =  (sc_lv<32>) (tmp_27_cast_fu_754_p1.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage6.read())) {
            b_1_Addr_A_orig =  (sc_lv<32>) (tmp_25_fu_721_p3.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage5.read())) {
            b_1_Addr_A_orig =  (sc_lv<32>) (tmp_25_cast_fu_700_p1.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage4.read())) {
            b_1_Addr_A_orig =  (sc_lv<32>) (tmp_23_fu_671_p3.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage3.read())) {
            b_1_Addr_A_orig =  (sc_lv<32>) (tmp_23_cast_fu_650_p1.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage2.read())) {
            b_1_Addr_A_orig =  (sc_lv<32>) (tmp_21_fu_617_p3.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage1.read())) {
            b_1_Addr_A_orig =  (sc_lv<32>) (tmp_21_cast_fu_596_p1.read());
        } else if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read())) {
            b_1_Addr_A_orig =  (sc_lv<32>) (tmp_2_fu_566_p1.read());
        } else {
            b_1_Addr_A_orig = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        b_1_Addr_A_orig = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void matmul_hw::thread_b_1_Clk_A() {
    b_1_Clk_A = ap_clk.read()? SC_LOGIC_1 : SC_LOGIC_0;
}

void matmul_hw::thread_b_1_Din_A() {
    b_1_Din_A = ap_const_lv32_0;
}

void matmul_hw::thread_b_1_EN_A() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage5.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage6.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read())))) {
        b_1_EN_A = ap_const_logic_1;
    } else {
        b_1_EN_A = ap_const_logic_0;
    }
}

void matmul_hw::thread_b_1_Rst_A() {
    b_1_Rst_A = ap_rst.read();
}

void matmul_hw::thread_b_1_WEN_A() {
    b_1_WEN_A = ap_const_lv4_0;
}

void matmul_hw::thread_c_Addr_A() {
    c_Addr_A = (!ap_const_lv32_2.is_01())? sc_lv<32>(): c_Addr_A_orig.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void matmul_hw::thread_c_Addr_A_orig() {
    c_Addr_A_orig =  (sc_lv<32>) (tmp_28_cast_fu_785_p1.read());
}

void matmul_hw::thread_c_Clk_A() {
    c_Clk_A = ap_clk.read()? SC_LOGIC_1 : SC_LOGIC_0;
}

void matmul_hw::thread_c_Din_A() {
    c_Din_A = reg_506.read();
}

void matmul_hw::thread_c_EN_A() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter10.read()))) {
        c_EN_A = ap_const_logic_1;
    } else {
        c_EN_A = ap_const_logic_0;
    }
}

void matmul_hw::thread_c_Rst_A() {
    c_Rst_A = ap_rst.read();
}

void matmul_hw::thread_c_WEN_A() {
    if (((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage5.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter10.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_790.read())))) {
        c_WEN_A = ap_const_lv4_F;
    } else {
        c_WEN_A = ap_const_lv4_0;
    }
}

void matmul_hw::thread_exitcond_flatten_fu_512_p2() {
    exitcond_flatten_fu_512_p2 = (!indvar_flatten_phi_fu_396_p4.read().is_01() || !ap_const_lv9_100.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_phi_fu_396_p4.read() == ap_const_lv9_100);
}

void matmul_hw::thread_exitcond_fu_530_p2() {
    exitcond_fu_530_p2 = (!j_phi_fu_418_p4.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(j_phi_fu_418_p4.read() == ap_const_lv5_10);
}

void matmul_hw::thread_grp_fu_425_p0() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter5.read()))) {
        grp_fu_425_p0 = tmp_1_6_reg_1148.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read()))) {
        grp_fu_425_p0 = tmp_1_5_reg_1143.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage6.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()))) {
        grp_fu_425_p0 = tmp_1_4_reg_1138.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()))) {
        grp_fu_425_p0 = tmp_1_3_reg_1133.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        grp_fu_425_p0 = tmp_1_2_reg_1128.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        grp_fu_425_p0 = tmp_1_1_reg_1123.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        grp_fu_425_p0 = tmp_s_reg_1088.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage5.read()))) {
        grp_fu_425_p0 = tmp_6_reg_933.read();
    } else {
        grp_fu_425_p0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void matmul_hw::thread_grp_fu_425_p1() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter5.read()))) {
        grp_fu_425_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_7_reg_1113.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read()))) {
        grp_fu_425_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_6_reg_1103.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage6.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()))) {
        grp_fu_425_p1 = ap_pipeline_reg_pp0_iter3_tmp_6_5_reg_1093.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()))) {
        grp_fu_425_p1 = ap_pipeline_reg_pp0_iter3_tmp_6_4_reg_1058.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        grp_fu_425_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_3_reg_1023.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        grp_fu_425_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_2_reg_993.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        grp_fu_425_p1 = tmp_6_1_reg_963.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage5.read()))) {
        grp_fu_425_p1 = ap_const_lv32_0;
    } else {
        grp_fu_425_p1 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void matmul_hw::thread_grp_fu_430_p0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter10.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()))) {
        grp_fu_430_p0 = tmp_1_13_reg_1183.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter9.read()))) {
        grp_fu_430_p0 = tmp_1_12_reg_1178.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage6.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter8.read()))) {
        grp_fu_430_p0 = tmp_1_11_reg_1173.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter8.read()))) {
        grp_fu_430_p0 = tmp_1_10_reg_1168.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        grp_fu_430_p0 = tmp_1_s_reg_1163.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read()))) {
        grp_fu_430_p0 = reg_506.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()))) {
        grp_fu_430_p0 = tmp_1_8_reg_1158.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage5.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter5.read()))) {
        grp_fu_430_p0 = tmp_1_7_reg_1153.read();
    } else {
        grp_fu_430_p0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void matmul_hw::thread_grp_fu_430_p1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter10.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()))) {
        grp_fu_430_p1 = ap_pipeline_reg_pp0_iter9_tmp_6_14_reg_1118.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter9.read()))) {
        grp_fu_430_p1 = ap_pipeline_reg_pp0_iter9_tmp_6_13_reg_1108.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage6.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter8.read()))) {
        grp_fu_430_p1 = ap_pipeline_reg_pp0_iter8_tmp_6_12_reg_1098.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter8.read()))) {
        grp_fu_430_p1 = ap_pipeline_reg_pp0_iter8_tmp_6_11_reg_1073.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        grp_fu_430_p1 = ap_pipeline_reg_pp0_iter6_tmp_6_10_reg_1038.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage7.read()))) {
        grp_fu_430_p1 = ap_pipeline_reg_pp0_iter6_tmp_6_s_reg_998.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()))) {
        grp_fu_430_p1 = ap_pipeline_reg_pp0_iter5_tmp_6_9_reg_968.read();
    } else if ((esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage5.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter5.read()))) {
        grp_fu_430_p1 = ap_pipeline_reg_pp0_iter5_tmp_6_8_reg_938.read();
    } else {
        grp_fu_430_p1 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void matmul_hw::thread_i_1_fu_524_p2() {
    i_1_fu_524_p2 = (!i_phi_fu_407_p4.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(i_phi_fu_407_p4.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void matmul_hw::thread_i_phi_fu_407_p4() {
    if ((esl_seteq<1,1,1>(exitcond_flatten_reg_790.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        i_phi_fu_407_p4 = tmp_mid2_v_reg_811.read();
    } else {
        i_phi_fu_407_p4 = i_reg_403.read();
    }
}

void matmul_hw::thread_indvar_flatten_next_fu_518_p2() {
    indvar_flatten_next_fu_518_p2 = (!indvar_flatten_phi_fu_396_p4.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(indvar_flatten_phi_fu_396_p4.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void matmul_hw::thread_indvar_flatten_phi_fu_396_p4() {
    if ((esl_seteq<1,1,1>(exitcond_flatten_reg_790.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        indvar_flatten_phi_fu_396_p4 = indvar_flatten_next_reg_794.read();
    } else {
        indvar_flatten_phi_fu_396_p4 = indvar_flatten_reg_392.read();
    }
}

void matmul_hw::thread_j_1_fu_760_p2() {
    j_1_fu_760_p2 = (!j_mid2_reg_799.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(j_mid2_reg_799.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void matmul_hw::thread_j_mid2_fu_536_p3() {
    j_mid2_fu_536_p3 = (!exitcond_fu_530_p2.read()[0].is_01())? sc_lv<5>(): ((exitcond_fu_530_p2.read()[0].to_bool())? ap_const_lv5_0: j_phi_fu_418_p4.read());
}

void matmul_hw::thread_j_phi_fu_418_p4() {
    if ((esl_seteq<1,1,1>(exitcond_flatten_reg_790.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        j_phi_fu_418_p4 = j_1_reg_1053.read();
    } else {
        j_phi_fu_418_p4 = j_reg_414.read();
    }
}

void matmul_hw::thread_tmp_10_fu_631_p3() {
    tmp_10_fu_631_p3 = esl_concat<56,8>(ap_const_lv56_0, tmp_9_fu_626_p2.read());
}

void matmul_hw::thread_tmp_11_fu_656_p2() {
    tmp_11_fu_656_p2 = (tmp_reg_817.read() | ap_const_lv8_4);
}

void matmul_hw::thread_tmp_12_fu_661_p3() {
    tmp_12_fu_661_p3 = esl_concat<56,8>(ap_const_lv56_0, tmp_11_fu_656_p2.read());
}

void matmul_hw::thread_tmp_13_fu_680_p2() {
    tmp_13_fu_680_p2 = (tmp_reg_817.read() | ap_const_lv8_5);
}

void matmul_hw::thread_tmp_14_fu_685_p3() {
    tmp_14_fu_685_p3 = esl_concat<56,8>(ap_const_lv56_0, tmp_13_fu_680_p2.read());
}

void matmul_hw::thread_tmp_15_fu_706_p2() {
    tmp_15_fu_706_p2 = (tmp_reg_817.read() | ap_const_lv8_6);
}

void matmul_hw::thread_tmp_16_fu_711_p3() {
    tmp_16_fu_711_p3 = esl_concat<56,8>(ap_const_lv56_0, tmp_15_fu_706_p2.read());
}

void matmul_hw::thread_tmp_17_fu_730_p2() {
    tmp_17_fu_730_p2 = (tmp_reg_817.read() | ap_const_lv8_7);
}

void matmul_hw::thread_tmp_18_fu_735_p3() {
    tmp_18_fu_735_p3 = esl_concat<56,8>(ap_const_lv56_0, tmp_17_fu_730_p2.read());
}

void matmul_hw::thread_tmp_19_fu_765_p3() {
    tmp_19_fu_765_p3 = esl_concat<5,4>(ap_pipeline_reg_pp0_iter10_tmp_mid2_v_reg_811.read(), ap_const_lv4_0);
}

void matmul_hw::thread_tmp_20_cast_fu_772_p1() {
    tmp_20_cast_fu_772_p1 = esl_zext<10,9>(tmp_19_fu_765_p3.read());
}

void matmul_hw::thread_tmp_20_fu_590_p2() {
    tmp_20_fu_590_p2 = (!tmp_2_cast_fu_587_p1.read().is_01() || !ap_const_lv6_10.is_01())? sc_lv<6>(): (sc_biguint<6>(tmp_2_cast_fu_587_p1.read()) + sc_biguint<6>(ap_const_lv6_10));
}

void matmul_hw::thread_tmp_21_cast_fu_596_p1() {
    tmp_21_cast_fu_596_p1 = esl_zext<64,6>(tmp_20_fu_590_p2.read());
}

void matmul_hw::thread_tmp_21_fu_617_p3() {
    tmp_21_fu_617_p3 = esl_concat<59,5>(ap_const_lv59_1, j_mid2_reg_799.read());
}

void matmul_hw::thread_tmp_22_fu_644_p2() {
    tmp_22_fu_644_p2 = (!tmp_2_cast3_fu_641_p1.read().is_01() || !ap_const_lv7_30.is_01())? sc_lv<7>(): (sc_biguint<7>(tmp_2_cast3_fu_641_p1.read()) + sc_biguint<7>(ap_const_lv7_30));
}

void matmul_hw::thread_tmp_23_cast_fu_650_p1() {
    tmp_23_cast_fu_650_p1 = esl_zext<64,7>(tmp_22_fu_644_p2.read());
}

void matmul_hw::thread_tmp_23_fu_671_p3() {
    tmp_23_fu_671_p3 = esl_concat<59,5>(ap_const_lv59_2, j_mid2_reg_799.read());
}

void matmul_hw::thread_tmp_24_fu_695_p2() {
    tmp_24_fu_695_p2 = (!tmp_2_cast3_reg_898.read().is_01() || !ap_const_lv7_50.is_01())? sc_lv<7>(): (sc_biguint<7>(tmp_2_cast3_reg_898.read()) + sc_bigint<7>(ap_const_lv7_50));
}

void matmul_hw::thread_tmp_25_cast_fu_700_p1() {
    tmp_25_cast_fu_700_p1 = esl_zext<64,7>(tmp_24_fu_695_p2.read());
}

void matmul_hw::thread_tmp_25_fu_721_p3() {
    tmp_25_fu_721_p3 = esl_concat<59,5>(ap_const_lv59_3, j_mid2_reg_799.read());
}

void matmul_hw::thread_tmp_26_fu_748_p2() {
    tmp_26_fu_748_p2 = (!tmp_2_cast4_fu_745_p1.read().is_01() || !ap_const_lv8_70.is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_2_cast4_fu_745_p1.read()) + sc_biguint<8>(ap_const_lv8_70));
}

void matmul_hw::thread_tmp_27_cast_fu_754_p1() {
    tmp_27_cast_fu_754_p1 = esl_zext<64,8>(tmp_26_fu_748_p2.read());
}

void matmul_hw::thread_tmp_27_fu_779_p2() {
    tmp_27_fu_779_p2 = (!tmp_2_cast5_fu_776_p1.read().is_01() || !tmp_20_cast_fu_772_p1.read().is_01())? sc_lv<10>(): (sc_biguint<10>(tmp_2_cast5_fu_776_p1.read()) + sc_biguint<10>(tmp_20_cast_fu_772_p1.read()));
}

void matmul_hw::thread_tmp_28_cast_fu_785_p1() {
    tmp_28_cast_fu_785_p1 = esl_zext<64,10>(tmp_27_fu_779_p2.read());
}

void matmul_hw::thread_tmp_2_cast3_fu_641_p1() {
    tmp_2_cast3_fu_641_p1 = esl_zext<7,5>(j_mid2_reg_799.read());
}

void matmul_hw::thread_tmp_2_cast4_fu_745_p1() {
    tmp_2_cast4_fu_745_p1 = esl_zext<8,5>(j_mid2_reg_799.read());
}

void matmul_hw::thread_tmp_2_cast5_fu_776_p1() {
    tmp_2_cast5_fu_776_p1 = esl_zext<10,5>(ap_pipeline_reg_pp0_iter10_j_mid2_reg_799.read());
}

void matmul_hw::thread_tmp_2_cast_fu_587_p1() {
    tmp_2_cast_fu_587_p1 = esl_zext<6,5>(j_mid2_reg_799.read());
}

void matmul_hw::thread_tmp_2_fu_566_p1() {
    tmp_2_fu_566_p1 = esl_zext<64,5>(j_mid2_fu_536_p3.read());
}

void matmul_hw::thread_tmp_3_fu_560_p1() {
    tmp_3_fu_560_p1 = esl_zext<64,8>(tmp_fu_552_p3.read());
}

void matmul_hw::thread_tmp_4_fu_572_p2() {
    tmp_4_fu_572_p2 = (tmp_reg_817.read() | ap_const_lv8_1);
}

void matmul_hw::thread_tmp_5_fu_577_p3() {
    tmp_5_fu_577_p3 = esl_concat<56,8>(ap_const_lv56_0, tmp_4_fu_572_p2.read());
}

void matmul_hw::thread_tmp_7_fu_602_p2() {
    tmp_7_fu_602_p2 = (tmp_reg_817.read() | ap_const_lv8_2);
}

void matmul_hw::thread_tmp_8_fu_607_p3() {
    tmp_8_fu_607_p3 = esl_concat<56,8>(ap_const_lv56_0, tmp_7_fu_602_p2.read());
}

void matmul_hw::thread_tmp_9_fu_626_p2() {
    tmp_9_fu_626_p2 = (tmp_reg_817.read() | ap_const_lv8_3);
}

void matmul_hw::thread_tmp_fu_552_p3() {
    tmp_fu_552_p3 = esl_concat<5,3>(tmp_mid2_v_fu_544_p3.read(), ap_const_lv3_0);
}

void matmul_hw::thread_tmp_mid2_v_fu_544_p3() {
    tmp_mid2_v_fu_544_p3 = (!exitcond_fu_530_p2.read()[0].is_01())? sc_lv<5>(): ((exitcond_fu_530_p2.read()[0].to_bool())? i_1_fu_524_p2.read(): i_phi_fu_407_p4.read());
}

void matmul_hw::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if (!esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && !esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_512_p2.read()) && !esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state88;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            break;
        case 64 : 
            if (!(esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm_pp0_stage5.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter10.read()) && !esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter9.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            } else {
                ap_NS_fsm = ap_ST_fsm_state88;
            }
            break;
        case 128 : 
            ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            break;
        case 256 : 
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            break;
        case 512 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<10>) ("XXXXXXXXXX");
            break;
    }
}

void matmul_hw::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"ap_rst\" :  \"" << ap_rst.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"ap_start\" :  \"" << ap_start.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"ap_done\" :  \"" << ap_done.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_idle\" :  \"" << ap_idle.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_ready\" :  \"" << ap_ready.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_0_Addr_A\" :  \"" << a_0_Addr_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_0_EN_A\" :  \"" << a_0_EN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_0_WEN_A\" :  \"" << a_0_WEN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_0_Din_A\" :  \"" << a_0_Din_A.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"a_0_Dout_A\" :  \"" << a_0_Dout_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_0_Clk_A\" :  \"" << a_0_Clk_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_0_Rst_A\" :  \"" << a_0_Rst_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_1_Addr_A\" :  \"" << a_1_Addr_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_1_EN_A\" :  \"" << a_1_EN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_1_WEN_A\" :  \"" << a_1_WEN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_1_Din_A\" :  \"" << a_1_Din_A.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"a_1_Dout_A\" :  \"" << a_1_Dout_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_1_Clk_A\" :  \"" << a_1_Clk_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"a_1_Rst_A\" :  \"" << a_1_Rst_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_0_Addr_A\" :  \"" << b_0_Addr_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_0_EN_A\" :  \"" << b_0_EN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_0_WEN_A\" :  \"" << b_0_WEN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_0_Din_A\" :  \"" << b_0_Din_A.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"b_0_Dout_A\" :  \"" << b_0_Dout_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_0_Clk_A\" :  \"" << b_0_Clk_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_0_Rst_A\" :  \"" << b_0_Rst_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_1_Addr_A\" :  \"" << b_1_Addr_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_1_EN_A\" :  \"" << b_1_EN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_1_WEN_A\" :  \"" << b_1_WEN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_1_Din_A\" :  \"" << b_1_Din_A.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"b_1_Dout_A\" :  \"" << b_1_Dout_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_1_Clk_A\" :  \"" << b_1_Clk_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"b_1_Rst_A\" :  \"" << b_1_Rst_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"c_Addr_A\" :  \"" << c_Addr_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"c_EN_A\" :  \"" << c_EN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"c_WEN_A\" :  \"" << c_WEN_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"c_Din_A\" :  \"" << c_Din_A.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"c_Dout_A\" :  \"" << c_Dout_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"c_Clk_A\" :  \"" << c_Clk_A.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"c_Rst_A\" :  \"" << c_Rst_A.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

