arch	circuit	vpr_status	min_chan_width	critical_path_delay	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	total_power	routing_power_perc	clock_power_perc	tile_power_perc	error
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	success	50	3.87124	0.77	0.79	2.24	0.24	765	895	430	37	99	130	1	0	0.005067	0.5684	0.1057	0.3259	
k6_frac_N10_mem32K_40nm.xml	diffeq1.v	success	56	22.1202	0.7	1.45	27.03	1.22	1004	941	717	37	162	96	0	5	0.00905	0.447	0.02864	0.5244	
