INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/reports/link
	Log files: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/PNA_compute_one_graph.link.xclbin.link_summary, at Thu Mar  4 17:46:23 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Mar  4 17:46:24 2021
INFO: [v++ 60-1315] Creating rulecheck session with output '/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/reports/link/v++_link_PNA_compute_one_graph.link_guidance.html', at Thu Mar  4 17:46:25 2021
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.1
INFO: [v++ 60-1302] Platform 'xilinx_u50_gen3x16_xdma_201920_3.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [17:46:33] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/PNA_compute_one_graph.xo -keep --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int --temp_dir /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link
INFO: [v++ 60-1454] Run Directory: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Thu Mar  4 17:46:36 2021
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/PNA_compute_one_graph.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [17:46:38] build_xd_ip_db started: /tools/reconfig/xilinx/Vitis/2021.1/Vitis/2021.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/hw.hpfm -clkid 0 -ip /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/iprepo/xilinx_com_hls_PNA_compute_one_graph_1_0,PNA_compute_one_graph -o /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [17:46:46] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2019.703 ; gain = 0.000 ; free physical = 46733 ; free virtual = 199362
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [17:46:46] cfgen started: /tools/reconfig/xilinx/Vitis/2021.1/Vitis/2021.1/bin/cfgen -dmclkid 0 -r /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: PNA_compute_one_graph, num: 1  {PNA_compute_one_graph_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.task to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.node_feature_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.edge_list_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.graph_attr to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.node_emb_atom_embedding_list_0_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.node_emb_atom_embedding_list_1_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.node_emb_atom_embedding_list_2_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.node_emb_atom_embedding_list_3_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.node_emb_atom_embedding_list_4_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.node_emb_atom_embedding_list_5_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.node_emb_atom_embedding_list_6_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.node_emb_atom_embedding_list_7_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.node_emb_atom_embedding_list_8_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.mlp_0_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.mlp_0_bias_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.mlp_2_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.mlp_2_bias_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.mlp_4_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.mlp_4_bias_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.convs_ALL_post_nn_0_weight_fixed_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument PNA_compute_one_graph_1.convs_ALL_post_nn_0_bias_fixed_in to HBM[0]
INFO: [SYSTEM_LINK 82-37] [17:46:51] cfgen finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2019.703 ; gain = 0.000 ; free physical = 46727 ; free virtual = 199357
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [17:46:51] cf2bd started: /tools/reconfig/xilinx/Vitis/2021.1/Vitis/2021.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/_sysl/.xsd --temp_dir /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link --output_dir /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [17:46:55] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2019.703 ; gain = 0.000 ; free physical = 46715 ; free virtual = 199349
INFO: [v++ 60-1441] [17:46:55] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1903.598 ; gain = 0.000 ; free physical = 46751 ; free virtual = 199385
INFO: [v++ 60-1443] [17:46:55] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/sdsl.dat -rtd /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/cf2sw.rtd -nofilter /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/cf2sw_full.rtd -xclbin /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/xclbin_orig.xml -o /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [17:46:59] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1903.598 ; gain = 0.000 ; free physical = 46750 ; free virtual = 199386
INFO: [v++ 60-1443] [17:46:59] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [17:47:00] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1903.598 ; gain = 0.000 ; free physical = 46725 ; free virtual = 199361
INFO: [v++ 60-1443] [17:47:00] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u50_gen3x16_xdma_201920_3 --remote_ip_cache /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/.ipcache -s --output_dir /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int --log_dir /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/logs/link --report_dir /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/reports/link --config /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/vplConfig.ini -k /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link --no-info --iprepo /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_PNA_compute_one_graph_1_0 --messageDb /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link/vpl.pb /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link

****** vpl v2021.1.1 (64-bit)
  **** SW Build 3278995 on 2021-07-20-20:33:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2021.1
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/vivado/vpl/.local/hw_platform
[17:47:36] Run vpl: Step create_project: Started
Creating Vivado project.
[17:47:41] Run vpl: Step create_project: Completed
[17:47:41] Run vpl: Step create_bd: Started
[17:49:00] Run vpl: Step create_bd: RUNNING...
[17:49:09] Run vpl: Step create_bd: Completed
[17:49:09] Run vpl: Step update_bd: Started
[17:49:11] Run vpl: Step update_bd: Completed
[17:49:11] Run vpl: Step generate_target: Started
[17:50:28] Run vpl: Step generate_target: RUNNING...
[17:50:44] Run vpl: Step generate_target: Completed
[17:50:44] Run vpl: Step config_hw_runs: Started
[17:51:36] Run vpl: Step config_hw_runs: Completed
[17:51:36] Run vpl: Step synth: Started
[17:52:40] Block-level synthesis in progress, 31 of 79 jobs complete, 1 job running.
[17:53:11] Block-level synthesis in progress, 60 of 79 jobs complete, 3 jobs running.
[17:53:42] Block-level synthesis in progress, 71 of 79 jobs complete, 3 jobs running.
[17:54:13] Block-level synthesis in progress, 75 of 79 jobs complete, 1 job running.
[17:54:44] Block-level synthesis in progress, 77 of 79 jobs complete, 1 job running.
[17:55:16] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[17:55:47] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[17:56:18] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[17:56:49] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[17:57:20] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[17:57:51] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[17:58:23] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[17:58:54] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[17:59:25] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[17:59:56] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:00:27] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:00:59] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:01:30] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:02:01] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:02:32] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:03:03] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:03:35] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:04:06] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:04:37] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:05:08] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:05:40] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:06:11] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:06:42] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:07:13] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:07:45] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:08:16] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:08:47] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:09:19] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:09:50] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:10:21] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:10:53] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:11:24] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:11:55] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:12:26] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:12:58] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:13:29] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:14:00] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:14:32] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:15:03] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:15:34] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:16:05] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:16:37] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:17:08] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:17:39] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:18:11] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:18:42] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:19:13] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:19:45] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:20:16] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:20:47] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:21:19] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:21:50] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:22:21] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:22:52] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:23:24] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:23:55] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:24:26] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:24:58] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:25:29] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:26:00] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:26:32] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:27:03] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:27:34] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:28:06] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:28:37] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:29:08] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:29:40] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:30:11] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:30:42] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:31:13] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:31:45] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:32:16] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:32:47] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:33:19] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:33:50] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:34:21] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:34:53] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:35:24] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:35:55] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:36:26] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:36:58] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:37:29] Block-level synthesis in progress, 78 of 79 jobs complete, 1 job running.
[18:38:00] Block-level synthesis in progress, 79 of 79 jobs complete, 0 jobs running.
[18:38:31] Top-level synthesis in progress.
[18:39:03] Top-level synthesis in progress.
[18:39:34] Top-level synthesis in progress.
[18:39:53] Run vpl: Step synth: Completed
[18:39:53] Run vpl: Step impl: Started
[18:58:03] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 10m 59s 

[18:58:03] Starting logic optimization..
[19:00:07] Phase 1 Retarget
[19:00:07] Phase 2 Constant propagation
[19:00:38] Phase 3 Sweep
[19:01:41] Phase 4 BUFG optimization
[19:02:12] Phase 5 Shift Register Optimization
[19:02:12] Phase 6 Post Processing Netlist
[19:05:50] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 07m 47s 

[19:05:50] Starting logic placement..
[19:06:21] Phase 1 Placer Initialization
[19:06:21] Phase 1.1 Placer Initialization Netlist Sorting
[19:08:57] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[19:10:00] Phase 1.3 Build Placer Netlist Model
[19:13:06] Phase 1.4 Constrain Clocks/Macros
[19:13:06] Phase 2 Global Placement
[19:13:38] Phase 2.1 Floorplanning
[19:14:40] Phase 2.1.1 Partition Driven Placement
[19:14:40] Phase 2.1.1.1 PBP: Partition Driven Placement
[19:16:45] Phase 2.1.1.2 PBP: Clock Region Placement
[19:18:50] Phase 2.1.1.3 PBP: Discrete Incremental
[19:19:22] Phase 2.1.1.4 PBP: Compute Congestion
[19:19:22] Phase 2.1.1.5 PBP: Macro Placement
[19:19:53] Phase 2.1.1.6 PBP: UpdateTiming
[19:20:24] Phase 2.1.1.7 PBP: Add part constraints
[19:20:24] Phase 2.2 Physical Synthesis After Floorplan
[19:21:58] Phase 2.3 Update Timing before SLR Path Opt
[19:21:58] Phase 2.4 Post-Processing in Floorplanning
[19:21:58] Phase 2.5 Global Placement Core
[19:31:55] Phase 2.5.1 Physical Synthesis In Placer
[19:40:17] Phase 3 Detail Placement
[19:40:17] Phase 3.1 Commit Multi Column Macros
[19:40:17] Phase 3.2 Commit Most Macros & LUTRAMs
[19:46:33] Phase 3.3 Small Shape DP
[19:46:33] Phase 3.3.1 Small Shape Clustering
[19:47:05] Phase 3.3.2 Flow Legalize Slice Clusters
[19:47:05] Phase 3.3.3 Slice Area Swap
[19:48:39] Phase 3.4 Place Remaining
[19:49:10] Phase 3.5 Re-assign LUT pins
[19:49:41] Phase 3.6 Pipeline Register Optimization
[19:49:41] Phase 3.7 Fast Optimization
[19:51:47] Phase 4 Post Placement Optimization and Clean-Up
[19:51:47] Phase 4.1 Post Commit Optimization
[19:54:24] Phase 4.1.1 Post Placement Optimization
[19:54:24] Phase 4.1.1.1 BUFG Insertion
[19:54:24] Phase 1 Physical Synthesis Initialization
[19:55:26] Phase 4.1.1.2 BUFG Replication
[19:55:26] Phase 4.1.1.3 Post Placement Timing Optimization
[20:00:09] Phase 4.1.1.4 Replication
[20:02:46] Phase 4.2 Post Placement Cleanup
[20:02:46] Phase 4.3 Placer Reporting
[20:02:46] Phase 4.3.1 Print Estimated Congestion
[20:03:17] Phase 4.4 Final Placement Cleanup
[20:20:33] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 14m 42s 

[20:20:33] Starting logic routing..
[20:21:36] Phase 1 Build RT Design
[20:24:13] Phase 2 Router Initialization
[20:24:13] Phase 2.1 Fix Topology Constraints
[20:26:50] Phase 2.2 Pre Route Cleanup
[20:26:50] Phase 2.3 Global Clock Net Routing
[20:27:52] Phase 2.4 Update Timing
[20:32:03] Phase 2.5 Update Timing for Bus Skew
[20:32:03] Phase 2.5.1 Update Timing
[20:33:37] Phase 3 Initial Routing
[20:33:37] Phase 3.1 Global Routing
[20:36:46] Phase 4 Rip-up And Reroute
[20:36:46] Phase 4.1 Global Iteration 0
[20:52:27] Phase 4.2 Global Iteration 1
[20:57:09] Phase 4.3 Global Iteration 2
[20:59:15] Phase 4.4 Global Iteration 3
[21:01:20] Phase 4.5 Global Iteration 4
[21:03:57] Phase 4.6 Global Iteration 5
[21:07:06] Phase 4.7 Global Iteration 6
[21:09:11] Phase 5 Delay and Skew Optimization
[21:09:11] Phase 5.1 Delay CleanUp
[21:09:11] Phase 5.1.1 Update Timing
[21:10:45] Phase 5.1.2 Update Timing
[21:12:20] Phase 5.2 Clock Skew Optimization
[21:12:51] Phase 6 Post Hold Fix
[21:12:51] Phase 6.1 Hold Fix Iter
[21:12:51] Phase 6.1.1 Update Timing
[21:14:25] Phase 7 Leaf Clock Prog Delay Opt
[21:18:05] Phase 7.1 Delay CleanUp
[21:18:05] Phase 7.1.1 Update Timing
[21:19:07] Phase 7.1.2 Update Timing
[21:20:10] Phase 7.2 Hold Fix Iter
[21:20:10] Phase 7.2.1 Update Timing
[21:24:53] Phase 8 Route finalize
[21:25:24] Phase 9 Verifying routed nets
[21:25:24] Phase 10 Depositing Routes
[21:26:27] Phase 11 Post Router Timing
[21:28:01] Phase 12 Physical Synthesis in Router
[21:28:01] Phase 12.1 Physical Synthesis Initialization
[21:30:06] Phase 12.2 Critical Path Optimization
[21:31:09] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 10m 36s 

[21:31:09] Starting bitstream generation..
[21:47:23] Creating bitmap...
[21:56:17] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[21:56:17] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 25m 08s 
[21:56:31] Run vpl: Step impl: Completed
[21:56:32] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [21:56:33] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:59 ; elapsed = 04:09:33 . Memory (MB): peak = 1903.598 ; gain = 0.000 ; free physical = 35657 ; free virtual = 191272
INFO: [v++ 60-1443] [21:56:33] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 303, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 191
INFO: [v++ 60-1453] Command Line: cf2sw -a /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/address_map.xml -sdsl /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/sdsl.dat -xclbin /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/xclbin_orig.xml -rtd /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/PNA_compute_one_graph.link.rtd -o /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/PNA_compute_one_graph.link.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [21:56:37] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1903.598 ; gain = 0.000 ; free physical = 35824 ; free virtual = 191231
INFO: [v++ 60-1443] [21:56:37] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/PNA_compute_one_graph.link.rtd --append-section :JSON:/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/PNA_compute_one_graph.link_xml.rtd --add-section BUILD_METADATA:JSON:/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/PNA_compute_one_graph.link_build.rtd --add-section EMBEDDED_METADATA:RAW:/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/PNA_compute_one_graph.link.xml --add-section SYSTEM_METADATA:RAW:/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/./build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/PNA_compute_one_graph.link.xclbin
INFO: [v++ 60-1454] Run Directory: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:10:57
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 48479518 bytes
Format : RAW
File   : '/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/PNA_compute_one_graph.link_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 5479 bytes
Format : JSON
File   : '/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/PNA_compute_one_graph.link_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 504491 bytes
Format : RAW
File   : '/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/PNA_compute_one_graph.link.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 25589 bytes
Format : RAW
File   : '/nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (49048981 bytes) to the output file: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/./build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/PNA_compute_one_graph.link.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [21:56:38] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1903.598 ; gain = 0.000 ; free physical = 35780 ; free virtual = 191192
INFO: [v++ 60-1443] [21:56:38] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/./build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/PNA_compute_one_graph.link.xclbin.info --input /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/./build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/PNA_compute_one_graph.link.xclbin
INFO: [v++ 60-1454] Run Directory: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [21:56:39] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:01 . Memory (MB): peak = 1903.598 ; gain = 0.000 ; free physical = 35698 ; free virtual = 191232
INFO: [v++ 60-1443] [21:56:39] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [21:56:39] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1903.598 ; gain = 0.000 ; free physical = 35698 ; free virtual = 191232
WARNING: [v++ 60-2336] Parameter compiler.enableSlrComputeUnitDrc was set to true, but no SLRs were specified via the command line.
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/reports/link/system_estimate_PNA_compute_one_graph.link.xtxt
INFO: [v++ 60-586] Created /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/PNA_compute_one_graph.link.ltx
INFO: [v++ 60-586] Created ./build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/PNA_compute_one_graph.link.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/reports/link/v++_link_PNA_compute_one_graph.link_guidance.html
	Timing Report: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/logs/link/vivado.log
	Steps Log File: /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /nethome/skaram7/GNN_Acc/PNA/PNA_HLS_U50/v1/build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/PNA_compute_one_graph.link.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 4h 10m 36s
INFO: [v++ 60-1653] Closing dispatch client.
