//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_leaky_relu_reflection_pad2d_5 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_leaky_relu_reflection_pad2d_5
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_leaky_relu_reflection_pad2d_5
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_leaky_relu_reflection_pad2d_5(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_leaky_relu_reflection_pad2d_5_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_leaky_relu_reflection_pad2d_5_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_leaky_relu_reflection_pad2d_5_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_leaky_relu_reflection_pad2d_5_param_3,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_leaky_relu_reflection_pad2d_5_param_4
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<10>;
	.reg .b32 	%r<78>;
	.reg .f32 	%f<15>;
	.reg .b64 	%rd<31>;
	.loc	1 19 0                          // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:19:0

// %bb.0:
	ld.param.u64 	%rd8, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_leaky_relu_reflection_pad2d_5_param_0];
	ld.param.u64 	%rd9, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_leaky_relu_reflection_pad2d_5_param_1];
$L__tmp0:
	.loc	1 21 28                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:21:33
	shl.b32 	%r10, %r1, 8;
	ld.param.u64 	%rd10, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_leaky_relu_reflection_pad2d_5_param_2];
	ld.param.u64 	%rd11, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_leaky_relu_reflection_pad2d_5_param_3];
	.loc	1 22 36                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:22:36
	mov.u32 	%r11, %tid.x;
	shl.b32 	%r12, %r11, 1;
	and.b32  	%r13, %r12, 254;
	.loc	1 22 23                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:22:23
	or.b32  	%r14, %r10, %r13;
	or.b32  	%r15, %r14, 1;
	.loc	1 23 21                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:23:21
	setp.lt.s32 	%p1, %r14, 400;
	.loc	1 24 19                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:24:19
	mul.hi.s32 	%r16, %r14, 1374389535;
	shr.u32 	%r17, %r16, 31;
	shr.s32 	%r18, %r16, 3;
	add.s32 	%r19, %r18, %r17;
	mul.hi.s32 	%r20, %r15, 1374389535;
	shr.u32 	%r21, %r20, 31;
	shr.s32 	%r22, %r20, 3;
	add.s32 	%r23, %r22, %r21;
	.loc	1 26 21                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:26:21
	mul.hi.s32 	%r25, %r14, 1717986919;
	shr.u32 	%r26, %r25, 31;
	shr.s32 	%r27, %r25, 1;
	add.s32 	%r28, %r27, %r26;
	.loc	1 25 19                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:25:19
	mul.lo.s32 	%r29, %r28, 5;
	.loc	1 26 21                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:26:21
	mul.hi.s32 	%r31, %r15, 1717986919;
	shr.u32 	%r32, %r31, 31;
	shr.s32 	%r33, %r31, 1;
	add.s32 	%r34, %r33, %r32;
	.loc	1 25 19                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:25:19
	mul.lo.s32 	%r35, %r34, 5;
	.loc	1 26 26                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:26:26
	mul.hi.s32 	%r36, %r28, 1717986919;
	shr.u32 	%r37, %r36, 31;
	shr.s32 	%r38, %r36, 1;
	add.s32 	%r39, %r38, %r37;
	mul.lo.s32 	%r40, %r39, 5;
	mul.hi.s32 	%r41, %r34, 1717986919;
	shr.u32 	%r42, %r41, 31;
	shr.s32 	%r43, %r41, 1;
	add.s32 	%r44, %r43, %r42;
	mul.lo.s32 	%r45, %r44, 5;
	.loc	1 27 27                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:27:27
	shr.u32 	%r46, %r19, 30;
	add.s32 	%r47, %r19, %r46;
	and.b32  	%r48, %r47, -4;
	sub.s32 	%r49, %r19, %r48;
	shr.u32 	%r50, %r23, 30;
	add.s32 	%r51, %r23, %r50;
	and.b32  	%r52, %r51, -4;
	sub.s32 	%r53, %r23, %r52;
	.loc	1 29 30                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:29:30
	mul.wide.s32 	%rd12, %r19, 4;
	add.s64 	%rd1, %rd8, %rd12;
	mul.wide.s32 	%rd13, %r23, 4;
	add.s64 	%rd2, %rd8, %rd13;
	.loc	1 29 35                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:29:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r2;
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r3;
	.loc	1 30 78                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:30:78
	not.b32 	%r54, %r29;
	add.s32 	%r55, %r54, %r14;
	not.b32 	%r56, %r35;
	add.s32 	%r57, %r56, %r15;
	.loc	1 30 71                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:30:71
	abs.s32 	%r58, %r55;
	abs.s32 	%r59, %r57;
	.loc	1 30 59                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:30:59
	add.s32 	%r60, %r58, -2;
	add.s32 	%r61, %r59, -2;
	.loc	1 30 52                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:30:52
	abs.s32 	%r62, %r60;
	abs.s32 	%r63, %r61;
	.loc	1 30 130                        // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:30:130
	not.b32 	%r64, %r40;
	add.s32 	%r65, %r64, %r28;
	not.b32 	%r66, %r45;
	add.s32 	%r67, %r66, %r34;
	.loc	1 30 123                        // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:30:123
	abs.s32 	%r68, %r65;
	abs.s32 	%r69, %r67;
	.loc	1 30 111                        // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:30:111
	add.s32 	%r70, %r68, -2;
	add.s32 	%r71, %r69, -2;
	.loc	1 30 104                        // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:30:104
	abs.s32 	%r72, %r70;
	abs.s32 	%r73, %r71;
	.loc	1 30 92                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:30:92
	mul.lo.s32 	%r74, %r72, -3;
	mul.lo.s32 	%r75, %r73, -3;
	.loc	1 30 140                        // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:30:140
	mul.lo.s32 	%r76, %r19, 9;
	mul.lo.s32 	%r77, %r23, 9;
	.loc	1 30 30                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:30:30
	cvt.s64.s32 	%rd14, %r74;
	cvt.s64.s32 	%rd15, %r62;
	cvt.s64.s32 	%rd16, %r76;
	sub.s64 	%rd17, %rd16, %rd15;
	add.s64 	%rd18, %rd17, %rd14;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd20, %rd9, %rd19;
	add.s64 	%rd3, %rd20, 32;
	cvt.s64.s32 	%rd21, %r75;
	cvt.s64.s32 	%rd22, %r63;
	cvt.s64.s32 	%rd23, %r77;
	sub.s64 	%rd24, %rd23, %rd22;
	add.s64 	%rd25, %rd24, %rd21;
	shl.b64 	%rd26, %rd25, 2;
	add.s64 	%rd27, %rd9, %rd26;
	add.s64 	%rd4, %rd27, 32;
	.loc	1 30 145                        // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:30:145
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r4;
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r5;
	.loc	1 31 30                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:31:30
	mul.wide.s32 	%rd28, %r49, 4;
	add.s64 	%rd5, %rd10, %rd28;
	mul.wide.s32 	%rd29, %r53, 4;
	add.s64 	%rd6, %rd10, %rd29;
	.loc	1 31 35                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:31:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd5 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r6;
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f6, %r7;
	.loc	1 32 18                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:32:18
	add.f32 	%f7, %f3, %f5;
	add.f32 	%f8, %f4, %f6;
	.loc	1 34 18                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:34:18
	setp.gt.f32 	%p8, %f7, 0f00000000;
	setp.gt.f32 	%p9, %f8, 0f00000000;
	.loc	1 36 18                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:36:18
	mul.f32 	%f9, %f7, 0f3E4CCCCD;
	mul.f32 	%f10, %f8, 0f3E4CCCCD;
	.loc	1 37 32                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:37:32
	selp.f32 	%f11, %f7, %f9, %p8;
	selp.f32 	%f12, %f8, %f10, %p9;
	.loc	1 38 18                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:38:18
	add.f32 	%f13, %f11, %f1;
	add.f32 	%f14, %f12, %f2;
	.loc	1 39 25                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:39:25
	mul.wide.s32 	%rd30, %r14, 4;
	add.s64 	%rd7, %rd11, %rd30;
	.loc	1 39 36                         // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:39:36
	mov.b32 	%r8, %f13;
	mov.b32 	%r9, %f14;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd7 + 0 ], { %r8, %r9 };
	// end inline asm
	.loc	1 39 4                          // c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py:39:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/6b/c6b5av3urqxk25p6ahlwp7lugxq2gidsfvy6f5t7r4jeiu4epdyr.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 54
.b8 98
.b8 53
.b8 97
.b8 118
.b8 51
.b8 117
.b8 114
.b8 113
.b8 120
.b8 107
.b8 50
.b8 53
.b8 112
.b8 54
.b8 97
.b8 104
.b8 108
.b8 119
.b8 112
.b8 55
.b8 108
.b8 117
.b8 103
.b8 120
.b8 113
.b8 50
.b8 103
.b8 105
.b8 100
.b8 115
.b8 102
.b8 118
.b8 121
.b8 54
.b8 102
.b8 53
.b8 116
.b8 55
.b8 114
.b8 52
.b8 106
.b8 101
.b8 105
.b8 117
.b8 52
.b8 101
.b8 112
.b8 100
.b8 121
.b8 114
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 54
.b8 98
.b8 0
	}
	.section	.debug_macinfo	{	}
