// Seed: 311663568
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  parameter id_3 = -1;
  parameter id_4 = id_3;
endmodule
module module_1 (
    id_1,
    id_2#(
        .id_3(1),
        .id_4(id_5[-1]),
        .id_6(id_7),
        .id_8(-1),
        .id_9(id_10)
    ),
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output tri1 id_7;
  input wire id_6;
  input logic [7:0] id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7 = {~1 <-> -1, id_12};
  module_0 modCall_1 (
      id_6,
      id_12
  );
endmodule
