// Seed: 3686562170
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input uwire module_0,
    input wire id_3,
    input supply1 id_4,
    output tri1 id_5,
    output wand id_6,
    output wire id_7,
    output wire id_8,
    output tri0 id_9,
    input tri id_10
);
  logic id_12, id_13;
endmodule
module module_1 #(
    parameter id_2 = 32'd25
) (
    output tri id_0,
    output tri id_1
    , id_7,
    input wor _id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wand id_5
);
  logic [id_2 : id_2] id_8 = id_7, id_9;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_5,
      id_3,
      id_4,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_4
  );
  assign modCall_1.id_5 = 0;
endmodule
