Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
	Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
	Info: Processing started: Sun Mar 22 17:48:43 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off z1 -c z1
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file lab8_bin.v
	Info (12023): Found entity 1: lab8_bin
Info: Elaborating entity "lab8_bin" for the top level hierarchy
Info: Verilog HDL Case Statement information at lab8_bin.v(60): all case item expressions in this case statement are onehot
Info: Timing-Driven Synthesis is running
Info: Generating hard_block partition "hard_block:auto_generated_inst"
	Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info: Implemented 11 device resources after synthesis - the final resource count might be different
	Info (21058): Implemented 4 input pins
	Info (21059): Implemented 1 output pins
	Info (21061): Implemented 6 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
	Info: Peak virtual memory: 4758 megabytes
	Info: Processing ended: Sun Mar 22 17:49:02 2020
	Info: Elapsed time: 00:00:19
	Info: Total CPU time (on all processors): 00:00:36
Info: *******************************************************************
Info: Running Quartus Prime Fitter
	Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
	Info: Processing started: Sun Mar 22 17:49:03 2020
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off z1 -c z1
Info: qfit2_default_script.tcl version: #3
Info: Project  = z1
Info: Revision = z1
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device 10M50DCF484C7G for design "z1"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
	Info (176445): Device 10M08DCF484I7G is compatible
	Info (176445): Device 10M16DCF484C7G is compatible
	Info (176445): Device 10M16DCF484I7G is compatible
	Info (176445): Device 10M25DCF484C7G is compatible
	Info (176445): Device 10M25DCF484I7G is compatible
	Info (176445): Device 10M50DCF484I7G is compatible
	Info (176445): Device 10M40DCF484C7G is compatible
	Info (176445): Device 10M40DCF484I7G is compatible
Info: Fitter converted 8 user pins into dedicated programming pins
	Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2
	Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
	Info (169125): Pin ~ALTERA_TDI~ is reserved at location L4
	Info (169125): Pin ~ALTERA_TDO~ is reserved at location M5
	Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
	Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
	Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
	Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info: DATA[0] dual-purpose pin not reserved
Info: Data[1]/ASDO dual-purpose pin not reserved
Info: nCSO dual-purpose pin not reserved
Info: DCLK dual-purpose pin not reserved
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning: No exact pin location assignment(s) for 5 pins of 5 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning: Synopsys Design Constraints File file not found: 'z1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info: Automatically promoted node clock~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Automatically promoted node reset_n~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info: Starting register packing
Info: Finished register packing
	Extra Info (176219): No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
	Info (176211): Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 2 input, 1 output, 0 bidirectional)
		Info (176212): I/O standards used: 2.5 V.
Info: I/O bank details before I/O pin placement
	Info (176214): Statistics of I/O banks
		Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
		Info (176213): I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available
		Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available
		Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
		Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
		Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
		Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available
		Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available
		Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:03
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 0% of the available device resources
	Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
	Info (170201): Optimizations that may affect the design's routability were skipped
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: Total time spent on timing analysis during the Fitter is 0.08 seconds.
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Fitter post-fit operations ending: elapsed time is 00:00:01
Info: Generated suppressed messages file C:/Users/alex1/Projects/hse_SoC/lab_08/z1/output_files/z1.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
	Info: Peak virtual memory: 5373 megabytes
	Info: Processing ended: Sun Mar 22 17:49:20 2020
	Info: Elapsed time: 00:00:17
	Info: Total CPU time (on all processors): 00:00:18
Info: *******************************************************************
Info: Running Quartus Prime Assembler
	Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
	Info: Processing started: Sun Mar 22 17:49:21 2020
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off z1 -c z1
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Writing out detailed assembly data for power analysis
Info: Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
	Info: Peak virtual memory: 4686 megabytes
	Info: Processing ended: Sun Mar 22 17:49:25 2020
	Info: Elapsed time: 00:00:04
	Info: Total CPU time (on all processors): 00:00:04
Info: Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
	Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
	Info: Processing started: Sun Mar 22 17:49:26 2020
Info: Command: quartus_sta z1 -c z1
Info: qsta_default_script.tcl version: #3
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'z1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
	Info (332105): create_clock -period 1.000 -name clock clock
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.364
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -0.364              -0.373 clock 
Info: Worst-case hold slack is 0.347
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     0.347               0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -3.000              -8.612 clock 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.255
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -0.255              -0.255 clock 
Info: Worst-case hold slack is 0.311
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     0.311               0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -3.000              -8.612 clock 
Info: Analyzing Fast 1200mV 0C Model
Info: Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Worst-case setup slack is 0.453
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     0.453               0.000 clock 
Info: Worst-case hold slack is 0.152
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     0.152               0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Critical Warning: Timing requirements not met
Info: Worst-case minimum pulse width slack is -3.000
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -3.000              -7.108 clock 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
	Info: Peak virtual memory: 4790 megabytes
	Info: Processing ended: Sun Mar 22 17:49:31 2020
	Info: Elapsed time: 00:00:05
	Info: Total CPU time (on all processors): 00:00:04
Info: Quartus Prime Full Compilation was successful. 0 errors, 12 warnings
Info: *******************************************************************
Info: Running Quartus Prime Netlist Viewers Preprocess
	Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
	Info: Processing started: Sun Mar 22 17:49:56 2020
Info: Command: quartus_npp z1 -c z1 --netlist_type=sgate
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning
	Info: Peak virtual memory: 4545 megabytes
	Info: Processing ended: Sun Mar 22 17:49:56 2020
	Info: Elapsed time: 00:00:00
	Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus Prime Netlist Viewers Preprocess
	Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
	Info: Processing started: Sun Mar 22 17:50:21 2020
Info: Command: quartus_npp z1 -c z1 --netlist_type=sm_process
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning
	Info: Peak virtual memory: 4545 megabytes
	Info: Processing ended: Sun Mar 22 17:50:21 2020
	Info: Elapsed time: 00:00:00
	Info: Total CPU time (on all processors): 00:00:00
