<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top_embed.twx top_embed.ncd -o top_embed.twr top_embed.pcf

</twCmdLine><twDesign>top_embed.ncd</twDesign><twDesignPath>top_embed.ncd</twDesignPath><twPCF>top_embed.pcf</twPCF><twPcfPath>top_embed.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="vq100"><twDevName>xc3s50a</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X20Y19.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.276</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>7.474</twDel><twSUTime>0.802</twSUTime><twTotPathDel>8.276</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y31.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y20.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y17.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y10.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y10.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>4.149</twLogDel><twRouteDel>4.127</twRouteDel><twTotDel>8.276</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X22Y20.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.941</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>3.555</twDel><twSUTime>0.386</twSUTime><twTotPathDel>3.941</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y31.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y20.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.759</twLogDel><twRouteDel>2.182</twRouteDel><twTotDel>3.941</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X23Y20.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.159</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>2.437</twDel><twSUTime>0.722</twSUTime><twTotPathDel>3.159</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y31.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y20.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y20.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.452</twLogDel><twRouteDel>1.707</twRouteDel><twTotDel>3.159</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X23Y20.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMinDelay" ><twTotDel>2.415</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.949</twDel><twSUTime>-0.466</twSUTime><twTotPathDel>2.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y31.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y20.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y20.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.050</twLogDel><twRouteDel>1.365</twRouteDel><twTotDel>2.415</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X22Y20.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>3.016</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>2.843</twDel><twSUTime>-0.173</twSUTime><twTotPathDel>3.016</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y31.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y20.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y20.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.271</twLogDel><twRouteDel>1.745</twRouteDel><twTotDel>3.016</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X20Y19.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twUnconstPath anchorID="19" twDataPathType="twDataPathMinDelay" ><twTotDel>6.484</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>5.979</twDel><twSUTime>-0.505</twSUTime><twTotPathDel>6.484</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y31.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y20.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y17.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y10.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y10.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y19.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.183</twLogDel><twRouteDel>3.301</twRouteDel><twTotDel>6.484</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="21" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="22" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X0Y31.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.733</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>6.733</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y31.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y24.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.212</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>2.090</twLogDel><twRouteDel>4.643</twRouteDel><twTotDel>6.733</twTotDel><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.468</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>6.468</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y31.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y24.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.212</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>2.045</twLogDel><twRouteDel>4.423</twRouteDel><twTotDel>6.468</twTotDel><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.193</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>6.193</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X18Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X18Y22.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y27.F1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y24.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.212</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.981</twLogDel><twRouteDel>4.212</twRouteDel><twTotDel>6.193</twTotDel><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="29" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.805</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X22Y29.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathFromToDelay"><twSlack>12.195</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>2.805</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X22Y29.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y29.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.743</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y29.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>1.743</twRouteDel><twTotDel>2.805</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X22Y29.BY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="32"><twSlack>2.108</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X22Y29.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y29.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y29.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>1.394</twRouteDel><twTotDel>2.108</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="33" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_sys_clk = PERIOD TIMEGRP &quot;sys_clk&quot; 83.333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPinLimitRpt anchorID="34"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP &quot;sys_clk&quot; 83.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="35" type="MINPERIOD" name="" slack="17.831" period="20.833" constraintValue="20.833" deviceLimit="3.002" freqLimit="333.111" physResource="clk_wizard_instance/DCM_SP_INST/CLKFX" logResource="clk_wizard_instance/DCM_SP_INST/CLKFX" locationPin="DCM_X0Y0.CLKFX" clockNet="clk_wizard_instance/CLKFX_BUF"/><twPinLimit anchorID="36" type="MINPERIOD" name="Tdcmpco" slack="38.638" period="41.666" constraintValue="41.666" deviceLimit="3.029" freqLimit="330.142" physResource="clk_wizard_instance/DCM_SP_INST/CLK2X" logResource="clk_wizard_instance/DCM_SP_INST/CLK2X" locationPin="DCM_X0Y0.CLK2X" clockNet="clk_wizard_instance/CLK2X_BUF"/><twPinLimit anchorID="37" type="MAXPERIOD" name="Tdcmpco" slack="58.334" period="41.666" constraintValue="41.666" deviceLimit="100.000" freqLimit="10.000" physResource="clk_wizard_instance/DCM_SP_INST/CLK2X" logResource="clk_wizard_instance/DCM_SP_INST/CLK2X" locationPin="DCM_X0Y0.CLK2X" clockNet="clk_wizard_instance/CLK2X_BUF"/></twPinLimitRpt></twConst><twConst anchorID="38" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP         &quot;clk_wizard_instance_CLK2X_BUF&quot; TS_sys_clk / 2 HIGH 50%;</twConstName><twItemCnt>8490</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1169</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.750</twMinPer></twConstHead><twPathRptBanner iPaths="202" iCriticalPaths="0" sType="EndPoint">Paths for end point ilx_instance/flag_sel_clok (SLICE_X7Y31.CE), 202 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.958</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_INTCLOCK_4</twSrc><twDest BELType="FF">ilx_instance/flag_sel_clok</twDest><twTotPathDel>9.765</twTotPathDel><twClkSkew dest = "0.945" src = "1.055">0.110</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/FPGA_INTCLOCK_4</twSrc><twDest BELType='FF'>ilx_instance/flag_sel_clok</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X2Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X2Y12.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;5&gt;</twComp><twBEL>fpga_spi_instance/FPGA_INTCLOCK_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.663</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ilx_instance/_sub0000&lt;4&gt;</twComp><twBEL>ilx_instance/Msub__sub0000_lut&lt;4&gt;_INV_0</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;4&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ilx_instance/_sub0000&lt;6&gt;</twComp><twBEL>ilx_instance/Msub__sub0000_cy&lt;6&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y25.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>ilx_instance/_sub0000&lt;8&gt;</twComp><twBEL>ilx_instance/Msub__sub0000_cy&lt;8&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_xor&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y27.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>ilx_instance/_sub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y27.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_lut&lt;4&gt;</twBEL><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y29.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;8&gt;</twComp><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y26.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y26.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ilx_instance/flag_sel_clok_or0001</twComp><twBEL>ilx_instance/flag_sel_clok_or0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>ilx_instance/flag_sel_clok_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ilx_instance/flag_sel_clok</twComp><twBEL>ilx_instance/flag_sel_clok</twBEL></twPathDel><twLogDel>5.708</twLogDel><twRouteDel>4.057</twRouteDel><twTotDel>9.765</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.014</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_INTCLOCK_4</twSrc><twDest BELType="FF">ilx_instance/flag_sel_clok</twDest><twTotPathDel>9.709</twTotPathDel><twClkSkew dest = "0.945" src = "1.055">0.110</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/FPGA_INTCLOCK_4</twSrc><twDest BELType='FF'>ilx_instance/flag_sel_clok</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X2Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X2Y12.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;5&gt;</twComp><twBEL>fpga_spi_instance/FPGA_INTCLOCK_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.663</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.Y</twSite><twDelType>Topy</twDelType><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>ilx_instance/_sub0000&lt;4&gt;</twComp><twBEL>ilx_instance/Msub__sub0000_lut&lt;4&gt;_INV_0</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;4&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y26.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>ilx_instance/_sub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y26.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;3&gt;</twComp><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_lut&lt;2&gt;</twBEL><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;2&gt;</twBEL><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y29.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;8&gt;</twComp><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y26.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y26.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ilx_instance/flag_sel_clok_or0001</twComp><twBEL>ilx_instance/flag_sel_clok_or0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>ilx_instance/flag_sel_clok_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ilx_instance/flag_sel_clok</twComp><twBEL>ilx_instance/flag_sel_clok</twBEL></twPathDel><twLogDel>5.528</twLogDel><twRouteDel>4.181</twRouteDel><twTotDel>9.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>56.9</twPctLog><twPctRoute>43.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.282</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_INTCLOCK_4</twSrc><twDest BELType="FF">ilx_instance/flag_sel_clok</twDest><twTotPathDel>9.441</twTotPathDel><twClkSkew dest = "0.945" src = "1.055">0.110</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/FPGA_INTCLOCK_4</twSrc><twDest BELType='FF'>ilx_instance/flag_sel_clok</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X2Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X2Y12.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;5&gt;</twComp><twBEL>fpga_spi_instance/FPGA_INTCLOCK_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.663</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ilx_instance/_sub0000&lt;4&gt;</twComp><twBEL>ilx_instance/Msub__sub0000_lut&lt;4&gt;_INV_0</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;4&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ilx_instance/_sub0000&lt;6&gt;</twComp><twBEL>ilx_instance/Msub__sub0000_cy&lt;6&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ilx_instance/_sub0000&lt;8&gt;</twComp><twBEL>ilx_instance/Msub__sub0000_cy&lt;8&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ilx_instance/_sub0000&lt;10&gt;</twComp><twBEL>ilx_instance/Msub__sub0000_cy&lt;10&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Msub__sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y27.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>ilx_instance/_sub0000&lt;12&gt;</twComp><twBEL>ilx_instance/Msub__sub0000_cy&lt;12&gt;</twBEL><twBEL>ilx_instance/Msub__sub0000_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y28.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>ilx_instance/_sub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y28.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_lut&lt;6&gt;</twBEL><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y29.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;8&gt;</twComp><twBEL>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y26.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y26.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ilx_instance/flag_sel_clok_or0001</twComp><twBEL>ilx_instance/flag_sel_clok_or0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>ilx_instance/flag_sel_clok_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ilx_instance/flag_sel_clok</twComp><twBEL>ilx_instance/flag_sel_clok</twBEL></twPathDel><twLogDel>5.812</twLogDel><twRouteDel>3.629</twRouteDel><twTotDel>9.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>61.6</twPctLog><twPctRoute>38.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="33" iCriticalPaths="0" sType="EndPoint">Paths for end point ilx_instance/integ_done (SLICE_X6Y26.CE), 33 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.303</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_INTCLOCK_6</twSrc><twDest BELType="FF">ilx_instance/integ_done</twDest><twTotPathDel>6.420</twTotPathDel><twClkSkew dest = "0.940" src = "1.050">0.110</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/FPGA_INTCLOCK_6</twSrc><twDest BELType='FF'>ilx_instance/integ_done</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X4Y12.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;7&gt;</twComp><twBEL>fpga_spi_instance/FPGA_INTCLOCK_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y21.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y21.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_lut&lt;3&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ilx_instance/integ_done_not0001</twComp><twBEL>ilx_instance/integ_done_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>ilx_instance/integ_done_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ilx_instance/integ_done</twComp><twBEL>ilx_instance/integ_done</twBEL></twPathDel><twLogDel>3.302</twLogDel><twRouteDel>3.118</twRouteDel><twTotDel>6.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.453</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_INTCLOCK_3</twSrc><twDest BELType="FF">ilx_instance/integ_done</twDest><twTotPathDel>6.252</twTotPathDel><twClkSkew dest = "0.940" src = "1.068">0.128</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/FPGA_INTCLOCK_3</twSrc><twDest BELType='FF'>ilx_instance/integ_done</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X3Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X3Y10.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;3&gt;</twComp><twBEL>fpga_spi_instance/FPGA_INTCLOCK_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;1&gt;</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_lut&lt;1&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ilx_instance/integ_done_not0001</twComp><twBEL>ilx_instance/integ_done_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>ilx_instance/integ_done_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ilx_instance/integ_done</twComp><twBEL>ilx_instance/integ_done</twBEL></twPathDel><twLogDel>3.373</twLogDel><twRouteDel>2.879</twRouteDel><twTotDel>6.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.557</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_INTCLOCK_5</twSrc><twDest BELType="FF">ilx_instance/integ_done</twDest><twTotPathDel>6.161</twTotPathDel><twClkSkew dest = "0.940" src = "1.055">0.115</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/FPGA_INTCLOCK_5</twSrc><twDest BELType='FF'>ilx_instance/integ_done</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X2Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X2Y12.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;5&gt;</twComp><twBEL>fpga_spi_instance/FPGA_INTCLOCK_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y21.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.336</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y21.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_lut&lt;2&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ilx_instance/integ_done_not0001</twComp><twBEL>ilx_instance/integ_done_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>ilx_instance/integ_done_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ilx_instance/integ_done</twComp><twBEL>ilx_instance/integ_done</twBEL></twPathDel><twLogDel>3.266</twLogDel><twRouteDel>2.895</twRouteDel><twTotDel>6.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="25" iCriticalPaths="0" sType="EndPoint">Paths for end point ad7621_instance/div_instance/q1_1 (SLICE_X19Y0.CE), 25 paths
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.372</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_MAXSATVALUE_14</twSrc><twDest BELType="FF">ad7621_instance/div_instance/q1_1</twDest><twTotPathDel>6.352</twTotPathDel><twClkSkew dest = "0.940" src = "1.049">0.109</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>fpga_spi_instance/FPGA_MAXSATVALUE_14</twSrc><twDest BELType='FF'>ad7621_instance/div_instance/q1_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X12Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;15&gt;</twComp><twBEL>fpga_spi_instance/FPGA_MAXSATVALUE_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;13&gt;</twComp><twBEL>ad7621_instance/div_instance/busy_cmp_eq000037</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y7.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>ad7621_instance/div_instance/busy_cmp_eq000037</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ad7621_instance/div_instance/q1_not0001</twComp><twBEL>ad7621_instance/div_instance/busy_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y7.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ad7621_instance/div_instance/busy_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y7.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ad7621_instance/div_instance/q1_not0001</twComp><twBEL>ad7621_instance/div_instance/q1_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y0.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>ad7621_instance/div_instance/q1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y0.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ad7621_instance/div_instance/q1&lt;1&gt;</twComp><twBEL>ad7621_instance/div_instance/q1_1</twBEL></twPathDel><twLogDel>2.921</twLogDel><twRouteDel>3.431</twRouteDel><twTotDel>6.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.633</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_MAXSATVALUE_15</twSrc><twDest BELType="FF">ad7621_instance/div_instance/q1_1</twDest><twTotPathDel>6.091</twTotPathDel><twClkSkew dest = "0.940" src = "1.049">0.109</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>fpga_spi_instance/FPGA_MAXSATVALUE_15</twSrc><twDest BELType='FF'>ad7621_instance/div_instance/q1_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X12Y13.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;15&gt;</twComp><twBEL>fpga_spi_instance/FPGA_MAXSATVALUE_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y9.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;13&gt;</twComp><twBEL>ad7621_instance/div_instance/busy_cmp_eq000037</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y7.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>ad7621_instance/div_instance/busy_cmp_eq000037</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ad7621_instance/div_instance/q1_not0001</twComp><twBEL>ad7621_instance/div_instance/busy_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y7.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ad7621_instance/div_instance/busy_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y7.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ad7621_instance/div_instance/q1_not0001</twComp><twBEL>ad7621_instance/div_instance/q1_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y0.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>ad7621_instance/div_instance/q1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y0.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ad7621_instance/div_instance/q1&lt;1&gt;</twComp><twBEL>ad7621_instance/div_instance/q1_1</twBEL></twPathDel><twLogDel>2.876</twLogDel><twRouteDel>3.215</twRouteDel><twTotDel>6.091</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.663</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_MAXSATVALUE_12</twSrc><twDest BELType="FF">ad7621_instance/div_instance/q1_1</twDest><twTotPathDel>6.053</twTotPathDel><twClkSkew dest = "0.940" src = "1.057">0.117</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>fpga_spi_instance/FPGA_MAXSATVALUE_12</twSrc><twDest BELType='FF'>ad7621_instance/div_instance/q1_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X11Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X11Y9.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;13&gt;</twComp><twBEL>fpga_spi_instance/FPGA_MAXSATVALUE_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;13&gt;</twComp><twBEL>ad7621_instance/div_instance/busy_cmp_eq000037</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y7.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>ad7621_instance/div_instance/busy_cmp_eq000037</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ad7621_instance/div_instance/q1_not0001</twComp><twBEL>ad7621_instance/div_instance/busy_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y7.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ad7621_instance/div_instance/busy_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y7.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ad7621_instance/div_instance/q1_not0001</twComp><twBEL>ad7621_instance/div_instance/q1_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y0.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>ad7621_instance/div_instance/q1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y0.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ad7621_instance/div_instance/q1&lt;1&gt;</twComp><twBEL>ad7621_instance/div_instance/q1_1</twBEL></twPathDel><twLogDel>2.825</twLogDel><twRouteDel>3.228</twRouteDel><twTotDel>6.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP
        &quot;clk_wizard_instance_CLK2X_BUF&quot; TS_sys_clk / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ad7621_instance/div_instance/y1_5 (SLICE_X7Y5.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.668</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_MAXSATVALUE_11</twSrc><twDest BELType="FF">ad7621_instance/div_instance/y1_5</twDest><twTotPathDel>0.975</twTotPathDel><twClkSkew dest = "1.186" src = "0.879">-0.307</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>fpga_spi_instance/FPGA_MAXSATVALUE_11</twSrc><twDest BELType='FF'>ad7621_instance/div_instance/y1_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="41.666">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X8Y7.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;11&gt;</twComp><twBEL>fpga_spi_instance/FPGA_MAXSATVALUE_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y5.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.381</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y5.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>ad7621_instance/div_instance/y1&lt;5&gt;</twComp><twBEL>ad7621_instance/div_instance/y1_5</twBEL></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>0.381</twRouteDel><twTotDel>0.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ad7621_instance/div_instance/y1_4 (SLICE_X7Y5.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.788</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_MAXSATVALUE_10</twSrc><twDest BELType="FF">ad7621_instance/div_instance/y1_4</twDest><twTotPathDel>1.095</twTotPathDel><twClkSkew dest = "1.186" src = "0.879">-0.307</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>fpga_spi_instance/FPGA_MAXSATVALUE_10</twSrc><twDest BELType='FF'>ad7621_instance/div_instance/y1_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="41.666">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X8Y7.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.541</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;11&gt;</twComp><twBEL>fpga_spi_instance/FPGA_MAXSATVALUE_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y5.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y5.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.140</twDelInfo><twComp>ad7621_instance/div_instance/y1&lt;5&gt;</twComp><twBEL>ad7621_instance/div_instance/y1_4</twBEL></twPathDel><twLogDel>0.681</twLogDel><twRouteDel>0.414</twRouteDel><twTotDel>1.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>62.2</twPctLog><twPctRoute>37.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ad7621_instance/div_instance/y1_7 (SLICE_X7Y6.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.878</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_MAXSATVALUE_13</twSrc><twDest BELType="FF">ad7621_instance/div_instance/y1_7</twDest><twTotPathDel>1.199</twTotPathDel><twClkSkew dest = "1.171" src = "0.850">-0.321</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>fpga_spi_instance/FPGA_MAXSATVALUE_13</twSrc><twDest BELType='FF'>ad7621_instance/div_instance/y1_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="41.666">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X11Y9.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;13&gt;</twComp><twBEL>fpga_spi_instance/FPGA_MAXSATVALUE_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.637</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y6.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>ad7621_instance/div_instance/y1&lt;7&gt;</twComp><twBEL>ad7621_instance/div_instance/y1_7</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.637</twRouteDel><twTotDel>1.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="63"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP
        &quot;clk_wizard_instance_CLK2X_BUF&quot; TS_sys_clk / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="64" type="MINLOWPULSE" name="Trpw" slack="38.462" period="41.666" constraintValue="20.833" deviceLimit="1.602" physResource="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/SR" logResource="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/SR" locationPin="SLICE_X4Y0.SR" clockNet="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2"/><twPinLimit anchorID="65" type="MINHIGHPULSE" name="Trpw" slack="38.462" period="41.666" constraintValue="20.833" deviceLimit="1.602" physResource="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/SR" logResource="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/SR" locationPin="SLICE_X4Y0.SR" clockNet="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2"/><twPinLimit anchorID="66" type="MINLOWPULSE" name="Trpw" slack="38.462" period="41.666" constraintValue="20.833" deviceLimit="1.602" physResource="fifo_empty/SR" logResource="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i/SR" locationPin="SLICE_X2Y0.SR" clockNet="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg&lt;2&gt;"/></twPinLimitRpt></twConst><twConst anchorID="67" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP         &quot;clk_wizard_instance_CLKFX_BUF&quot; TS_sys_clk / 4 HIGH 50%;</twConstName><twItemCnt>3660</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>940</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.030</twMinPer></twConstHead><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point fpga_spi_instance/transmit_data_14 (SLICE_X12Y11.F2), 23 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.803</twSlack><twSrc BELType="FF">fpga_spi_instance/fpga_addr_4</twSrc><twDest BELType="FF">fpga_spi_instance/transmit_data_14</twDest><twTotPathDel>8.010</twTotPathDel><twClkSkew dest = "0.255" src = "0.275">0.020</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/fpga_addr_4</twSrc><twDest BELType='FF'>fpga_spi_instance/transmit_data_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X7Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X7Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/fpga_addr&lt;5&gt;</twComp><twBEL>fpga_spi_instance/fpga_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y11.G3</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>fpga_spi_instance/fpga_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;8&gt;26</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;0&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.F3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>fpga_spi_instance/N28</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;2&gt;26</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;2&gt;26</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;2&gt;26</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;2&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;2&gt;38</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y11.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;2&gt;38</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y11.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>fpga_spi_instance/transmit_data&lt;14&gt;</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;2&gt;47</twBEL><twBEL>fpga_spi_instance/transmit_data_14</twBEL></twPathDel><twLogDel>3.365</twLogDel><twRouteDel>4.645</twRouteDel><twTotDel>8.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.920</twSlack><twSrc BELType="FF">fpga_spi_instance/fpga_addr_4</twSrc><twDest BELType="FF">fpga_spi_instance/transmit_data_14</twDest><twTotPathDel>7.893</twTotPathDel><twClkSkew dest = "0.255" src = "0.275">0.020</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/fpga_addr_4</twSrc><twDest BELType='FF'>fpga_spi_instance/transmit_data_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X7Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X7Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/fpga_addr&lt;5&gt;</twComp><twBEL>fpga_spi_instance/fpga_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y10.G2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>fpga_spi_instance/fpga_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;9&gt;26</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;0&gt;131</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>fpga_spi_instance/N27</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;2&gt;26</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;2&gt;26</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;2&gt;26</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;2&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;2&gt;38</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y11.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;2&gt;38</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y11.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>fpga_spi_instance/transmit_data&lt;14&gt;</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;2&gt;47</twBEL><twBEL>fpga_spi_instance/transmit_data_14</twBEL></twPathDel><twLogDel>3.424</twLogDel><twRouteDel>4.469</twRouteDel><twTotDel>7.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.006</twSlack><twSrc BELType="FF">fpga_spi_instance/fpga_addr_5</twSrc><twDest BELType="FF">fpga_spi_instance/transmit_data_14</twDest><twTotPathDel>7.807</twTotPathDel><twClkSkew dest = "0.255" src = "0.275">0.020</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/fpga_addr_5</twSrc><twDest BELType='FF'>fpga_spi_instance/transmit_data_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X7Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X7Y13.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>fpga_spi_instance/fpga_addr&lt;5&gt;</twComp><twBEL>fpga_spi_instance/fpga_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y11.G4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>fpga_spi_instance/fpga_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;8&gt;26</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;0&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.F3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>fpga_spi_instance/N28</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;2&gt;26</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;2&gt;26</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;2&gt;26</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;2&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;2&gt;38</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y11.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;2&gt;38</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y11.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>fpga_spi_instance/transmit_data&lt;14&gt;</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;2&gt;47</twBEL><twBEL>fpga_spi_instance/transmit_data_14</twBEL></twPathDel><twLogDel>3.376</twLogDel><twRouteDel>4.431</twRouteDel><twTotDel>7.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point fpga_spi_instance/transmit_data_13 (SLICE_X12Y10.F2), 23 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.123</twSlack><twSrc BELType="FF">fpga_spi_instance/fpga_addr_4</twSrc><twDest BELType="FF">fpga_spi_instance/transmit_data_13</twDest><twTotPathDel>7.690</twTotPathDel><twClkSkew dest = "0.255" src = "0.275">0.020</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/fpga_addr_4</twSrc><twDest BELType='FF'>fpga_spi_instance/transmit_data_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X7Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X7Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/fpga_addr&lt;5&gt;</twComp><twBEL>fpga_spi_instance/fpga_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y10.F3</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>fpga_spi_instance/fpga_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/N30</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;0&gt;151</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.G1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.859</twDelInfo><twComp>fpga_spi_instance/N30</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;15</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;15/O</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y10.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y10.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>fpga_spi_instance/transmit_data&lt;13&gt;</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;47</twBEL><twBEL>fpga_spi_instance/transmit_data_13</twBEL></twPathDel><twLogDel>3.316</twLogDel><twRouteDel>4.374</twRouteDel><twTotDel>7.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.619</twSlack><twSrc BELType="FF">fpga_spi_instance/fpga_addr_5</twSrc><twDest BELType="FF">fpga_spi_instance/transmit_data_13</twDest><twTotPathDel>7.194</twTotPathDel><twClkSkew dest = "0.255" src = "0.275">0.020</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/fpga_addr_5</twSrc><twDest BELType='FF'>fpga_spi_instance/transmit_data_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X7Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X7Y13.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>fpga_spi_instance/fpga_addr&lt;5&gt;</twComp><twBEL>fpga_spi_instance/fpga_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y10.F2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>fpga_spi_instance/fpga_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/N30</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;0&gt;151</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.G1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.859</twDelInfo><twComp>fpga_spi_instance/N30</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;15</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;15/O</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y10.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y10.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>fpga_spi_instance/transmit_data&lt;13&gt;</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;47</twBEL><twBEL>fpga_spi_instance/transmit_data_13</twBEL></twPathDel><twLogDel>3.327</twLogDel><twRouteDel>3.867</twRouteDel><twTotDel>7.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.725</twSlack><twSrc BELType="FF">fpga_spi_instance/fpga_addr_4</twSrc><twDest BELType="FF">fpga_spi_instance/transmit_data_13</twDest><twTotPathDel>7.088</twTotPathDel><twClkSkew dest = "0.255" src = "0.275">0.020</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/fpga_addr_4</twSrc><twDest BELType='FF'>fpga_spi_instance/transmit_data_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X7Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X7Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/fpga_addr&lt;5&gt;</twComp><twBEL>fpga_spi_instance/fpga_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y11.G3</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>fpga_spi_instance/fpga_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;8&gt;26</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;0&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y17.G3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>fpga_spi_instance/N28</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;4&gt;26</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;26</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;26</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y10.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y10.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>fpga_spi_instance/transmit_data&lt;13&gt;</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;47</twBEL><twBEL>fpga_spi_instance/transmit_data_13</twBEL></twPathDel><twLogDel>3.380</twLogDel><twRouteDel>3.708</twRouteDel><twTotDel>7.088</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point fpga_spi_instance/FPGA_OFFSETVALUE_9 (SLICE_X13Y13.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.373</twSlack><twSrc BELType="FF">fpga_spi_instance/Rx_Done</twSrc><twDest BELType="FF">fpga_spi_instance/FPGA_OFFSETVALUE_9</twDest><twTotPathDel>7.433</twTotPathDel><twClkSkew dest = "0.236" src = "0.263">0.027</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/Rx_Done</twSrc><twDest BELType='FF'>fpga_spi_instance/FPGA_OFFSETVALUE_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X8Y18.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/Rx_Done</twComp><twBEL>fpga_spi_instance/Rx_Done</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>fpga_spi_instance/Rx_Done</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/wr_or_rd</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_not000181</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y12.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>fpga_spi_instance/FPGA_COUNTBASE_not0001_bdd8</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE_not0001</twComp><twBEL>fpga_spi_instance/FPGA_MAXSATVALUE_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y12.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE_not0001_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE_not0001</twComp><twBEL>fpga_spi_instance/FPGA_OFFSETVALUE_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.257</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y13.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;9&gt;</twComp><twBEL>fpga_spi_instance/FPGA_OFFSETVALUE_9</twBEL></twPathDel><twLogDel>2.921</twLogDel><twRouteDel>4.512</twRouteDel><twTotDel>7.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.441</twSlack><twSrc BELType="FF">fpga_spi_instance/wr_or_rd</twSrc><twDest BELType="FF">fpga_spi_instance/FPGA_OFFSETVALUE_9</twDest><twTotPathDel>7.365</twTotPathDel><twClkSkew dest = "0.236" src = "0.263">0.027</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/wr_or_rd</twSrc><twDest BELType='FF'>fpga_spi_instance/FPGA_OFFSETVALUE_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X9Y19.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/wr_or_rd</twComp><twBEL>fpga_spi_instance/wr_or_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y19.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>fpga_spi_instance/wr_or_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/wr_or_rd</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_not000181</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y12.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>fpga_spi_instance/FPGA_COUNTBASE_not0001_bdd8</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE_not0001</twComp><twBEL>fpga_spi_instance/FPGA_MAXSATVALUE_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y12.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE_not0001_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE_not0001</twComp><twBEL>fpga_spi_instance/FPGA_OFFSETVALUE_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.257</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y13.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;9&gt;</twComp><twBEL>fpga_spi_instance/FPGA_OFFSETVALUE_9</twBEL></twPathDel><twLogDel>2.825</twLogDel><twRouteDel>4.540</twRouteDel><twTotDel>7.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.784</twSlack><twSrc BELType="FF">fpga_spi_instance/receive_data_22</twSrc><twDest BELType="FF">fpga_spi_instance/FPGA_OFFSETVALUE_9</twDest><twTotPathDel>6.024</twTotPathDel><twClkSkew dest = "0.236" src = "0.261">0.025</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/receive_data_22</twSrc><twDest BELType='FF'>fpga_spi_instance/FPGA_OFFSETVALUE_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X10Y12.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;23&gt;</twComp><twBEL>fpga_spi_instance/receive_data_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y12.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE_not0001</twComp><twBEL>fpga_spi_instance/FPGA_MAXSATVALUE_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y12.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE_not0001_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE_not0001</twComp><twBEL>fpga_spi_instance/FPGA_OFFSETVALUE_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.257</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y13.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;9&gt;</twComp><twBEL>fpga_spi_instance/FPGA_OFFSETVALUE_9</twBEL></twPathDel><twLogDel>2.278</twLogDel><twRouteDel>3.746</twRouteDel><twTotDel>6.024</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP
        &quot;clk_wizard_instance_CLKFX_BUF&quot; TS_sys_clk / 4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X14Y10.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.674</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[5].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.703</twTotPathDel><twClkSkew dest = "0.284" src = "0.255">-0.029</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[5].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X13Y10.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[5].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y10.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.376</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y10.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.327</twLogDel><twRouteDel>0.376</twRouteDel><twTotDel>0.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X14Y10.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.693</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.722</twTotPathDel><twClkSkew dest = "0.284" src = "0.255">-0.029</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X13Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y10.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.384</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y10.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.338</twLogDel><twRouteDel>0.384</twRouteDel><twTotDel>0.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X12Y5.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.878</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.901</twTotPathDel><twClkSkew dest = "0.083" src = "0.060">-0.023</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X13Y9.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y5.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.563</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y5.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.338</twLogDel><twRouteDel>0.563</twRouteDel><twTotDel>0.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="92"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP
        &quot;clk_wizard_instance_CLKFX_BUF&quot; TS_sys_clk / 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="93" type="MINLOWPULSE" name="Trpw" slack="17.629" period="20.833" constraintValue="10.416" deviceLimit="1.602" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1&lt;5&gt;/SR" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[5].U_IREG/SR" locationPin="SLICE_X14Y13.SR" clockNet="icon_control0&lt;20&gt;"/><twPinLimit anchorID="94" type="MINHIGHPULSE" name="Trpw" slack="17.629" period="20.833" constraintValue="10.416" deviceLimit="1.602" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1&lt;5&gt;/SR" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[5].U_IREG/SR" locationPin="SLICE_X14Y13.SR" clockNet="icon_control0&lt;20&gt;"/><twPinLimit anchorID="95" type="MINLOWPULSE" name="Trpw" slack="17.629" period="20.833" constraintValue="10.416" deviceLimit="1.602" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1&lt;5&gt;/SR" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[4].U_IREG/SR" locationPin="SLICE_X14Y13.SR" clockNet="icon_control0&lt;20&gt;"/></twPinLimitRpt></twConst><twConstRollupTable uID="6" anchorID="96"><twConstRollup name="TS_sys_clk" fullName="TS_sys_clk = PERIOD TIMEGRP &quot;sys_clk&quot; 83.333 ns HIGH 50%;" type="origin" depth="0" requirement="83.333" prefType="period" actual="20.000" actualRollup="39.500" errors="0" errorRollup="0" items="0" itemsRollup="12150"/><twConstRollup name="TS_clk_wizard_instance_CLK2X_BUF" fullName="TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP         &quot;clk_wizard_instance_CLK2X_BUF&quot; TS_sys_clk / 2 HIGH 50%;" type="child" depth="1" requirement="41.666" prefType="period" actual="19.750" actualRollup="N/A" errors="0" errorRollup="0" items="8490" itemsRollup="0"/><twConstRollup name="TS_clk_wizard_instance_CLKFX_BUF" fullName="TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP         &quot;clk_wizard_instance_CLKFX_BUF&quot; TS_sys_clk / 4 HIGH 50%;" type="child" depth="1" requirement="20.833" prefType="period" actual="8.030" actualRollup="N/A" errors="0" errorRollup="0" items="3660" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="97">0</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twClk2SUList anchorID="99" twDestWidth="7"><twDest>sys_clk</twDest><twClk2SU><twSrc>sys_clk</twSrc><twRiseRise>11.911</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="100"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>12165</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>3570</twConnCnt></twConstCov><twStats anchorID="101"><twMinPer>20.000</twMinPer><twFootnote number="1" /><twMaxFreq>50.000</twMaxFreq><twMaxFromToDel>2.805</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Sep 16 07:43:31 2022 </twTimestamp></twFoot><twClientInfo anchorID="102"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 387 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
