--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Apr 25 18:00:08 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     UniboardTop
Constraint file: UniboardTop_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 83.000000 -waveform { 0.000000 41.500000 } -name clk_12MHz [ get_ports { clk_12MHz } ]
            485 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 75.253ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \left_encoder/q/quadA_delayed_i1  (from clk_12MHz +)
   Destination:    FD1P3IX    D              \left_encoder/q/count__i31  (to clk_12MHz +)

   Delay:                   7.587ns  (55.7% logic, 44.3% route), 18 logic levels.

 Constraint Details:

      7.587ns data_path \left_encoder/q/quadA_delayed_i1 to \left_encoder/q/count__i31 meets
     83.000ns delay constraint less
      0.160ns L_S requirement (totaling 82.840ns) by 75.253ns

 Path Details: \left_encoder/q/quadA_delayed_i1 to \left_encoder/q/count__i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \left_encoder/q/quadA_delayed_i1 (from clk_12MHz)
Route        34   e 2.102                                  \left_encoder/quadA_delayed[1]_adj_18
A1_TO_FCO   ---     0.827           A[2] to COUT           \left_encoder/q/add_1683_1
Route         1   e 0.020                                  \left_encoder/q/n26438
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_3
Route         1   e 0.020                                  \left_encoder/q/n26439
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_5
Route         1   e 0.020                                  \left_encoder/q/n26440
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_7
Route         1   e 0.020                                  \left_encoder/q/n26441
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_9
Route         1   e 0.020                                  \left_encoder/q/n26442
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_11
Route         1   e 0.020                                  \left_encoder/q/n26443
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_13
Route         1   e 0.020                                  \left_encoder/q/n26444
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_15
Route         1   e 0.020                                  \left_encoder/q/n26445
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_17
Route         1   e 0.020                                  \left_encoder/q/n26446
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_19
Route         1   e 0.020                                  \left_encoder/q/n26447
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_21
Route         1   e 0.020                                  \left_encoder/q/n26448
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_23
Route         1   e 0.020                                  \left_encoder/q/n26449
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_25
Route         1   e 0.020                                  \left_encoder/q/n26450
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_27
Route         1   e 0.020                                  \left_encoder/q/n26451
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_29
Route         1   e 0.020                                  \left_encoder/q/n26452
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_31
Route         1   e 0.020                                  \left_encoder/q/n26453
FCI_TO_F    ---     0.598            CIN to S[2]           \left_encoder/q/add_1683_33
Route         1   e 0.941                                  \left_encoder/q/n4358
                  --------
                    7.587  (55.7% logic, 44.3% route), 18 logic levels.


Passed:  The following path meets requirements by 75.253ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \left_encoder/q/quadA_delayed_i1  (from clk_12MHz +)
   Destination:    FD1P3IX    D              \left_encoder/q/count__i30  (to clk_12MHz +)

   Delay:                   7.587ns  (55.7% logic, 44.3% route), 18 logic levels.

 Constraint Details:

      7.587ns data_path \left_encoder/q/quadA_delayed_i1 to \left_encoder/q/count__i30 meets
     83.000ns delay constraint less
      0.160ns L_S requirement (totaling 82.840ns) by 75.253ns

 Path Details: \left_encoder/q/quadA_delayed_i1 to \left_encoder/q/count__i30

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \left_encoder/q/quadA_delayed_i1 (from clk_12MHz)
Route        34   e 2.102                                  \left_encoder/quadA_delayed[1]_adj_18
A1_TO_FCO   ---     0.827           A[2] to COUT           \left_encoder/q/add_1683_1
Route         1   e 0.020                                  \left_encoder/q/n26438
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_3
Route         1   e 0.020                                  \left_encoder/q/n26439
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_5
Route         1   e 0.020                                  \left_encoder/q/n26440
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_7
Route         1   e 0.020                                  \left_encoder/q/n26441
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_9
Route         1   e 0.020                                  \left_encoder/q/n26442
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_11
Route         1   e 0.020                                  \left_encoder/q/n26443
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_13
Route         1   e 0.020                                  \left_encoder/q/n26444
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_15
Route         1   e 0.020                                  \left_encoder/q/n26445
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_17
Route         1   e 0.020                                  \left_encoder/q/n26446
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_19
Route         1   e 0.020                                  \left_encoder/q/n26447
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_21
Route         1   e 0.020                                  \left_encoder/q/n26448
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_23
Route         1   e 0.020                                  \left_encoder/q/n26449
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_25
Route         1   e 0.020                                  \left_encoder/q/n26450
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_27
Route         1   e 0.020                                  \left_encoder/q/n26451
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_29
Route         1   e 0.020                                  \left_encoder/q/n26452
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1683_31
Route         1   e 0.020                                  \left_encoder/q/n26453
FCI_TO_F    ---     0.598            CIN to S[2]           \left_encoder/q/add_1683_33
Route         1   e 0.941                                  \left_encoder/q/n4359
                  --------
                    7.587  (55.7% logic, 44.3% route), 18 logic levels.


Passed:  The following path meets requirements by 75.253ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \right_encoder/q/quadA_delayed_i1  (from clk_12MHz +)
   Destination:    FD1P3IX    D              \right_encoder/q/count__i31  (to clk_12MHz +)

   Delay:                   7.587ns  (55.7% logic, 44.3% route), 18 logic levels.

 Constraint Details:

      7.587ns data_path \right_encoder/q/quadA_delayed_i1 to \right_encoder/q/count__i31 meets
     83.000ns delay constraint less
      0.160ns L_S requirement (totaling 82.840ns) by 75.253ns

 Path Details: \right_encoder/q/quadA_delayed_i1 to \right_encoder/q/count__i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \right_encoder/q/quadA_delayed_i1 (from clk_12MHz)
Route        34   e 2.102                                  quadA_delayed[1]
A1_TO_FCO   ---     0.827           A[2] to COUT           \right_encoder/q/add_1717_1
Route         1   e 0.020                                  \right_encoder/q/n26506
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1717_3
Route         1   e 0.020                                  \right_encoder/q/n26507
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1717_5
Route         1   e 0.020                                  \right_encoder/q/n26508
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1717_7
Route         1   e 0.020                                  \right_encoder/q/n26509
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1717_9
Route         1   e 0.020                                  \right_encoder/q/n26510
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1717_11
Route         1   e 0.020                                  \right_encoder/q/n26511
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1717_13
Route         1   e 0.020                                  \right_encoder/q/n26512
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1717_15
Route         1   e 0.020                                  \right_encoder/q/n26513
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1717_17
Route         1   e 0.020                                  \right_encoder/q/n26514
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1717_19
Route         1   e 0.020                                  \right_encoder/q/n26515
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1717_21
Route         1   e 0.020                                  \right_encoder/q/n26516
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1717_23
Route         1   e 0.020                                  \right_encoder/q/n26517
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1717_25
Route         1   e 0.020                                  \right_encoder/q/n26518
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1717_27
Route         1   e 0.020                                  \right_encoder/q/n26519
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1717_29
Route         1   e 0.020                                  \right_encoder/q/n26520
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1717_31
Route         1   e 0.020                                  \right_encoder/q/n26521
FCI_TO_F    ---     0.598            CIN to S[2]           \right_encoder/q/add_1717_33
Route         1   e 0.941                                  \right_encoder/q/n4424
                  --------
                    7.587  (55.7% logic, 44.3% route), 18 logic levels.

Report: 7.747 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 83.000000          |             |             |
-waveform { 0.000000 41.500000 } -name  |             |             |
clk_12MHz [ get_ports { clk_12MHz } ]   |    83.000 ns|     7.747 ns|    18  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  12351 paths, 2040 nets, and 4238 connections (77.7% coverage)


Peak memory: 239697920 bytes, TRCE: 8192 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
