0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.sim/sim_2/impl/timing/xsim/uart_transmitter_tb_time_impl.v,1702072779,verilog,,C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_2/new/uart_transmitter_tb.v,,baud_controller;glbl;transmit_module;transmitter_WR_module;trasmitter_baud;uart_transmitter,,,,,,,,
C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_2/new/uart_transmitter_tb.v,1701282153,verilog,,,,uart_transmitter_tb,,,,,,,,
