0.6
2019.1
May 24 2019
14:51:52
/home/it/project_subdirectory/Lab1/task3/Lab1_task_3/Lab1_task_3.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/project_subdirectory/Lab1/task3/Lab1_task_3/Lab1_task_3.srcs/sim_1/new/tb_Full_Adder.sv,1731350846,systemVerilog,,,,tb_Full_Adder,,,,,,,,
/home/it/project_subdirectory/Lab1/task3/Lab1_task_3/Lab1_task_3.srcs/sources_1/new/Full_Adder.sv,1731350112,systemVerilog,,/home/it/project_subdirectory/Lab1/task3/Lab1_task_3/Lab1_task_3.srcs/sim_1/new/tb_Full_Adder.sv,,Full_Adder;andgate;orgate;xorgate,,,,,,,,
