-intstyle "ise" -incremental -lib "simprims_ver" -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "D:/Github/4.SemesterProject/Code/FPGA/Solution/Design_Design_sch_tb_isim_par.exe" -prj "D:/Github/4.SemesterProject/Code/FPGA/Solution/Design_Design_sch_tb_par.prj" "work.Design_Design_sch_tb" "work.glbl" 
