INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.ip_user_files/ip/CommandFifo/sim/CommandFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CommandFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.ip_user_files/ip/ConfigParameterFIFO/sim/ConfigParameterFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConfigParameterFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/AsicRamReadout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AsicRamReadout
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/AutoDaq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AutoDaq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/BitShiftOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitShiftOut
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CommandDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandInterpreter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CommandInterpreter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/ConfigurationParameterDistribution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConfigurationParameterDistribution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/DaqControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DaqControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/DaqSwitcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DaqSwitcher
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/ExternalRazGenerate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExternalRazGenerate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/HoldGenerate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HoldGenerate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/MicrorocControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MicrorocControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/ParameterGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ParameterGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/PowerOnControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PowerOnControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/PulseSynchronous.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PulseSynchronous
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/Redundancy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Redundancy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SlaveDaq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SlaveDaq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SlowControlAndReadScopeSet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SlowControlAndReadScopeSet
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/TimeStampSyncAndDataTrigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimeStampSyncAndDataTrigger
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/TimeStampSyncAndDataTrigger.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/usb_synchronous_slavefifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usb_synchronous_slavefifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGA_Top
INFO: [VRFC 10-2458] undeclared symbol AsicNumber, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:661]
INFO: [VRFC 10-2458] undeclared symbol TestAsicNumber, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:662]
INFO: [VRFC 10-2458] undeclared symbol SynchronousSignalIn, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:665]
INFO: [VRFC 10-2458] undeclared symbol OutTrigger0b, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:666]
INFO: [VRFC 10-2458] undeclared symbol OutTrigger1b, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:667]
INFO: [VRFC 10-2458] undeclared symbol OutTrigger2b, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:668]
INFO: [VRFC 10-2458] undeclared symbol ADC_OTR, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:676]
INFO: [VRFC 10-2458] undeclared symbol TriggerExt, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:690]
INFO: [VRFC 10-2458] undeclared symbol SlowClock, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:711]
INFO: [VRFC 10-2458] undeclared symbol RazMode, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:720]
INFO: [VRFC 10-2458] undeclared symbol ExternalRazSignalEnable, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:721]
INFO: [VRFC 10-2458] undeclared symbol ExternalRazDelayTime, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:723]
INFO: [VRFC 10-2458] undeclared symbol SlowControlOrReadScopeSelect, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:725]
INFO: [VRFC 10-2458] undeclared symbol TRIG_EXT, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:733]
INFO: [VRFC 10-2458] undeclared symbol OnceEnd, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:738]
INFO: [VRFC 10-2458] undeclared symbol CK_5P, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:745]
INFO: [VRFC 10-2458] undeclared symbol CK_5N, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:746]
INFO: [VRFC 10-2458] undeclared symbol CK_40P, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:747]
INFO: [VRFC 10-2458] undeclared symbol CK_40N, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:748]
INFO: [VRFC 10-2458] undeclared symbol RAZ_CHNP, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:749]
INFO: [VRFC 10-2458] undeclared symbol RAZ_CHNN, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:750]
INFO: [VRFC 10-2458] undeclared symbol VAL_EVTP, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:751]
INFO: [VRFC 10-2458] undeclared symbol VAL_EVTN, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:752]
INFO: [VRFC 10-2458] undeclared symbol PowerPulsingPinEnable, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:812]
INFO: [VRFC 10-2458] undeclared symbol AcquisitionStartTime, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:829]
INFO: [VRFC 10-2458] undeclared symbol Dour2b_C, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:1058]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SCurve_Test_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCurve_Test_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SCurve_Test_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCurve_Test_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SCurve_Single_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCurve_Single_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SCurve_Single_Input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCurve_Single_Input
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.ip_user_files/ip/SCurveDataFifo/sim/SCurveDataFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCurveDataFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/ADC_AD9220.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_AD9220
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/AdcControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdcControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/AcquisitionControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AcquisitionControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/AcquisitionSwitcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AcquisitionSwitcher
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/TriggerSwitcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerSwitcher
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/ClockManagement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockManagement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/MicrorocDataSwitcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MicrorocDataSwitcher
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.ip_user_files/ip/MicrorocChainDataFifo/sim/MicrorocChainDataFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MicrorocChainDataFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.ip_user_files/ip/ExternalDataFifo/sim/ExternalDataFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExternalDataFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/MicrorocCommonControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MicrorocCommonControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/RamReadDoneSync4Chain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RamReadDoneSync4Chain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/AsicRamReadout_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AsicRamReadout_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/CommandDecoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CommandDecoder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/CommandInterpreter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CommandInterpreter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/ConfigurationParameterDistribution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConfigurationParameterDistribution_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/DaqControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DaqControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/ExternalRazGenetate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExternalRazGenetate_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/HoldGenerate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HoldGenerate_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/SlowControlAndReadScope_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SlowControlAndReadScope_tb
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/SlowControlAndReadScope_tb.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/TimeStampAndDataTrigger_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimeStampAndDataTrigger_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/SCurve_Test_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCurve_Test_Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/AcquisitionControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AcquisitionControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/MicrorocControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MicrorocControl_tb
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/MicrorocControl_tb.v:242]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/ClockManagement_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockManagement_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/MicrorocDataSwitcher_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MicrorocDataSwitcher_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/RamReadDoneSync4Chain_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RamReadDoneSync4Chain_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/MicrorocCommomControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MicrorocCommomControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/AutoDaq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AutoDaq_tb
