#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\PROGRA~3\chocolatey\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\chocolatey\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\chocolatey\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\chocolatey\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\chocolatey\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\chocolatey\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001d1ff932640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001d1ff9327d0 .scope module, "tb_clock" "tb_clock" 3 16;
 .timescale -9 -10;
P_000001d1ffa6cf50 .param/l "P" 1 3 20, +C4<00000000000000000000000000111100>;
v000001d1ff962ab0_0 .net "CLK", 0 0, v000001d1ff932d00_0;  1 drivers
S_000001d1ffa6bc10 .scope module, "dut" "clock" 3 82, 4 17 0, S_000001d1ff9327d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "clk";
P_000001d1ff932b30 .param/l "half_period" 1 4 25, +C4<00000000000000000000000000011110>;
P_000001d1ff932b68 .param/l "period" 0 4 18, +C4<00000000000000000000000000111100>;
v000001d1ff932d00_0 .var "clk", 0 0;
o000001d1ff966fd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d1ff932960_0 .net "en", 0 0, o000001d1ff966fd8;  0 drivers
o000001d1ff967008 .functor BUFZ 1, C4<z>; HiZ drive
v000001d1ffa6ba30_0 .net "rst", 0 0, o000001d1ff967008;  0 drivers
S_000001d1ffa6c1a0 .scope begin, "prog_apply_stimuli" "prog_apply_stimuli" 3 58, 3 58 0, S_000001d1ff9327d0;
 .timescale -9 -10;
    .scope S_000001d1ffa6bc10;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d1ff932d00_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001d1ffa6bc10;
T_1 ;
    %delay 300, 0;
    %load/vec4 v000001d1ff932d00_0;
    %inv;
    %store/vec4 v000001d1ff932d00_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d1ff9327d0;
T_2 ;
    %vpi_call/w 3 38 "$monitor", $time, "\011CLK=%b", v000001d1ff962ab0_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001d1ff9327d0;
T_3 ;
    %vpi_call/w 3 42 "$dumpfile", "tb_clock.vcd" {0 0 0};
    %vpi_call/w 3 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d1ffa6bc10 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001d1ff9327d0;
T_4 ;
    %fork t_1, S_000001d1ffa6c1a0;
    %jmp t_0;
    .scope S_000001d1ffa6c1a0;
t_1 ;
    %delay 0, 0;
    %delay 100, 0;
    %delay 100, 0;
    %delay 100, 0;
    %delay 100, 0;
    %delay 100, 0;
    %delay 100, 0;
    %delay 100, 0;
    %delay 100, 0;
    %delay 1000, 0;
    %delay 100, 0;
    %delay 100, 0;
    %delay 100, 0;
    %vpi_call/w 3 72 "$finish" {0 0 0};
    %end;
    .scope S_000001d1ff9327d0;
t_0 %join;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_clock.sv";
    "clock.sv";
