================================================================================ 
Commit: 970b524b4a9196172bdf039e1bbd82e7f906b368 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:04:22 2020 +0530 
-------------------------------------------------------------------------------- 
Changing BIOS ID to 4141.00 for WW14.1'2020 LKF BIOS label

Hsd-es-id: NA
Original commit date: Mon Mar 30 12:16:02 2020 +0530
Change-Id: Idc0a61077994c51cee93e541ac8a79a63bb19598
Original commit hash: 04258152091fdc63923710f312a16314bbe5bfcf

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 0cb65a8022223717a8ea3a3659a5ddc4895400d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:04:20 2020 +0530 
-------------------------------------------------------------------------------- 
Adding new microcode m_10_806a1_00000023.SIGNED for LKF B stepping

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1707189412
Original commit date: Mon Mar 30 12:11:01 2020 +0530
Change-Id: I228f5e748fe58a492054c16846bb74ff0d2c08b9
Original commit hash: 4b64454d9c33cdd50c39660e46c3c3901582572c

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: d427337f0fb108058b40fac59391c7770b8e7894 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:04:18 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF-B3] [Automation] [RVP1][RVP2]:ExtFspWrapper & ExtBFXFspWrapper :SUT is not booting to OS and getting " No mapping found " with build 4125_00_119

Removed Restricted tag for control Iommu setup Option to allow the PreBootDma support.

Hsd-es-id: 16010926372
Original commit date: Sat Mar 28 18:22:02 2020 +0530
Change-Id: I3f4c9a37cd25c9a5c080f17ab3c968bb55c80218
Original commit hash: 5d5074eea38889c349baaa5ccf1af2274f166c42

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.c
LakeFieldPlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.inf
LakeFieldPlatSamplePkg/Setup/PlatformSetup.hfr
LakeFieldPlatSamplePkg/Setup/PlatformSetup.uni
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/IntelVTdDxe.inf

================================================================================ 
Commit: a86c8ae7e36f4fadde5838e97538baa0951b48cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:04:16 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF] Fix for failure in locating ChipsetInit Binaries and missing Global
Reset trigger in ChipsetInitSync Flow

This change will fix the following issues
1. Locating ChipsetInit Binaries Failed:
   Fix: Changing gFvRecoveryFvGuid to gFvRecovery2FvGuid
2. Missing Global reset trigger when CRCs mismatched
   Fix: Using CsmeChipsetInitVerInfoPtr instead of ChipsetInitTblPtr
        to read the Version Info from CSME

Hsd-es-id: 16010947399
Original commit date: Fri Mar 27 11:52:54 2020 +0530
Change-Id: Iee79471642bf05535b8f9c8241e0bcb095034b48
Original commit hash: 962fcdfb4a4c3a288639ec322844d185bfb18e92

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
LakeFieldPlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
LakeFieldSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c

================================================================================ 
Commit: b91c239a7f5eeac4100b8bd47d93bc2d7e6e8ac7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:04:14 2020 +0530 
-------------------------------------------------------------------------------- 
THC - Missing LTR enabling

- Added LTR enabling during THC initialization

Hsd-es-id: 14011204365
Original commit date: Thu Mar 26 07:50:02 2020 -0700
Change-Id: I4ca44dbac74324ceb680d388f577d8568764ca7b
Original commit hash: fa187ad974e05bda787d42c9543370b940fa9c39

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Pch/Include/Register/PchRegsThc.h
LakeFieldSiliconPkg/Pch/Library/Private/PeiThcInitLib/PeiThcInitLib.c

================================================================================ 
Commit: b7ed06aac0a6c9b46f954703dd351faffd065984 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:04:13 2020 +0530 
-------------------------------------------------------------------------------- 
Changing BIOS ID to 4134.00 for WW13.4'2020 LKF BIOS label
Hsd-es-id: NA

Original commit date: Thu Mar 26 21:39:30 2020 +0530
Change-Id: Ic226e57ca88c65c43c02aa84a0bf2e0405fe0d5e
Original commit hash: 2ad2e4235eb9ade1da074c645962816f24e1184c

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 0e626ba7db889aca6714093c7947c134a98ab3ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:04:11 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF-B3] [Automation] [RVP1][RVP2]:EDK SPI&BfxEdk : SUT not booting to BIOS with EDK SPI Debug build, getting "ASSERT_EFI_ERROR" with build l 4125_00_119

Solution :
Replaced SiPolicyPpi to SiPreMemPolicyPpi to get the Vtd config data.

Hsd-es-id: 16010926348
Original commit date: Mon Mar 23 18:47:47 2020 +0530
Change-Id: Iee936a6a2625d82895bc412961480a8cae03b7c2
Original commit hash: 0f475f5ca04fcc076a0fc40530061d8ad3ba7247

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
LakeFieldPlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.c
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.h
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.inf
LakeFieldSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLib/PeiVtdInitLib.c
LakeFieldSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLib/PeiVtdInitLib.inf

================================================================================ 
Commit: 519548ada730791d63281930c49129b5cdd49094 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:04:09 2020 +0530 
-------------------------------------------------------------------------------- 
AML/WCOS - Add support for RVP cabinet PLD info in DSDT
Changes :
Added Platform Cabinet changes that are required for OS to understand the Platform
Orientation.

Hsd-es-id: 22010445607

Original commit date: Fri Mar 20 20:05:53 2020 +0530
Change-Id: Ice0cbe2c0193e01bf6c797ff8c858362ef5d2085
Original commit hash: 24f35baac100cd086a552d1345cad1401a4e1724

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Acpi/AcpiTables/Dsdt/Pld.asl

================================================================================ 
Commit: 04b5a31c70e795475360b183486664538b238cde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:04:07 2020 +0530 
-------------------------------------------------------------------------------- 
Power button press is not leading system to reset after charging Applet UI Comes up
for the first time.
Root cause :
There is a fixed 9 sec delay which is making Power button status to check only after
around 10 sec. Status is also checked for press/release , but not Power button timer.
Chages done :
1. Removed Fixed delay of 9 sec which is not required as State machine is designed with a config option to decide how many seconds, we want to display the UI (currently it is 5 sec).
2. Removed WaitforEvent call which is making the Timer handler to call frequently instead of every 1 sec. Added CpuDeadLoop instead.
3. Changed Power button Press logic to use timer value.

Hsd-es-id: NA
Original commit date: Wed Mar 18 15:17:33 2020 +0530
Change-Id: I0f42702d4000d58cc4c7875a591dd49714cd1f0a
Original commit hash: 3d3cedb7162cc7019deb00646bdc10d05959a149

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Features/ChargingApplet/DxeChargingApplet/DisplayIcon.c
LakeFieldPlatSamplePkg/Features/ChargingApplet/DxeChargingApplet/DxeChargingApplet.c
LakeFieldPlatSamplePkg/Features/ChargingApplet/DxeChargingApplet/HardwareInterface.c

================================================================================ 
Commit: 8ef4a803d055f483dde032038d991096b799e2c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:04:06 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF] BIOS Guide update Rev25 for USB Change

1.0x817C High LTR = 0x0123020F (615us, C10)
2.0x8180 Med LTR = 0x00940094 (145us, C8
3.0x8184 Low LTR = 0x001E001E (30us, C3)
4.0x8178[12:0]  LTV Limit = 0xA67 (615us)

Hsd-es-id: 16010928558
Original commit date: Mon Mar 23 12:00:08 2020 +0530
Change-Id: Ifef454382dd1fc748a3d9c31979daa625c790f53
Original commit hash: e090c44ee62f514dfcc81e7773ec542c00660244

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: 342ff8a503db240e7b47beba2a592d02ce15e57d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:04:04 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF] Bios sending IPC1 msg to PMC to waive USB2PHY_DVDD power gating

Waiving USB2PHY_DVDD power gating for RVP2 Board

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/16010672562
Original commit date: Tue Dec 24 14:23:38 2019 +0530
Change-Id: I86893944ef97e8ac9df6f5e83ae3ef749c932baa
Original commit hash: 2f9a4559305d8627467d0453b67df4348bbe7d37

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
LakeFieldPlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.inf

================================================================================ 
Commit: 11bf11e9f6135857dccc59e88194761485c147c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:04:03 2020 +0530 
-------------------------------------------------------------------------------- 
LakeFieldPlatSamplePkg: Remove Link up, HC reset and Gear swith in Pass thru driver

PEI UFS driver have initialized UFS HC and brought up the Link. And hence added DP
check similar for Boot from UFS/BFX in SPI+UFS boot flow to avoid reinitializing of
Link up, HC reset and Gear swtich in pass thru driver to save the boot time.

Hsd-es-id: 16010923466
Attestation-link: LakefieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Mar 19 17:32:31 2020 +0530
Change-Id: Ice9c5e86585cf4b36789b0bdddd17bb08ad2a127
Original commit hash: a9ccf1ef6fdc893c38627251708d94848bdcb76f

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThru.c
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThruHci.c

================================================================================ 
Commit: be5dd9390a2cff53ef5b4ce8f39f7eaba3a46b93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:04:01 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF] UfsBlockIoPei: Fix for Config Descriptor read failure and fix for
      Query response UPIU packet

1. Polling the UfsFlagDevInit is required after setting the flag to
confirm whether card completed its initialization or not

2. In UfsBlockIoPei: Fixed the Trucation of bytes while copying Query
response UPIU packet.With out this fix results in misinterpretation that
fDeviceInit that indicates Ufs Card initialization complete status. It
can cause host sening commands to UFS Card before it is ready to receive.

Hsd-es-id: 16010881395
Attestation-link: LakefieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Mar 20 12:17:47 2020 +0530
Change-Id: Ie1a7ccd6fd65cfe9f5180c45bdeb6e79630b08da
Original commit hash: a8fed5eaa1569ca633659bc101eacd5340f642c4

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Override/MdeModulePkg/Bus/Ufs/UfsBlockIoPei/UfsBlockIoPei.c
LakeFieldSiliconPkg/Override/MdeModulePkg/Bus/Ufs/UfsBlockIoPei/UfsBlockIoPei.h
LakeFieldSiliconPkg/Override/MdeModulePkg/Bus/Ufs/UfsBlockIoPei/UfsHci.c

================================================================================ 
Commit: 07f362de7fb0194c48b14a03b0ffadc03add4b26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:59 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF][UFS] Remove delay in _PS0 for UFS controller

Remove Delay setup option and the delay (1ms) for UFS controller in BIOS
As this delay is already incorporated in storufs driver

Hsd-es-id: 16010862502
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Mar 6 11:47:25 2020 +0530
Change-Id: I6a3488d96774f6f9c5dc68c0a5920312d0fbc2ce
Original commit hash: 6baf0baa017e1600266aabcf88c8ff3f68dd1a08

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
LakeFieldPlatSamplePkg/Include/SetupVariable.h
LakeFieldPlatSamplePkg/Setup/PchSetup.hfr
LakeFieldPlatSamplePkg/Setup/PchSetup.uni
LakeFieldSiliconPkg/Pch/AcpiTables/Dsdt/PchScs.asl

================================================================================ 
Commit: 0ca5acf13a115ffb4e326f31bc864137123227ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:57 2020 +0530 
-------------------------------------------------------------------------------- 
Changing BIOS ID to 4125.00 for WW12.5'2020 BIOS label - Main branch.

Hsd-es-id: NA
Original commit date: Fri Mar 20 07:05:55 2020 +0530
Change-Id: Ia8ae73e6d917509d31775b99389a21359696e2be
Original commit hash: 1221a4f2656f227456dd5afc0c8be2b58a7ec914

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 71eb287904cdf232212899e26d67c24b5706c7d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:56 2020 +0530 
-------------------------------------------------------------------------------- 
Revert "[LKF] Change SLP_A minimum assertion width to 0ms"

This reverts commit 8b65eb953a18e428553dfc9f797640ff5a40a0c4.

Reverting the commit as the RCR was rejected. HSD has all the required
details.

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1507837541
Original commit date: Fri Mar 20 06:58:58 2020 +0530
Change-Id: I889b52dce86a082af861d241d649ded17660ac7c
Original commit hash: 891081861514f402daeeaba2e272291b5a6ceb83

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/Upd/FspsUpd.dsc
LakeFieldSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 6a4c869ef02fabb2c5ed32b18544f09973a864a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:54 2020 +0530 
-------------------------------------------------------------------------------- 
Enabling PCH enrgy reporting by default.

Hsd-es-id: 1608905032
Original commit date: Fri Mar 20 06:32:29 2020 +0530
Change-Id: I1459c174bf8a0267d9336f84170267489cc1f22f
Original commit hash: 18c896fe846f7eadc6ee2fee99fcf7d26f24f4e4

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 0f189a7594d45dd74504104e260c8c43b8e7cb17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:50 2020 +0530 
-------------------------------------------------------------------------------- 
OEMx WCOS and WEG requirements [WEG1.5 # Preboot DMA Enablement]

Added Preboot DMA suppport for both SPI and UFS Flow.

- For SPI we followed ICL design but modified the code flow for UFS device in LKF.
- As per the UFS Flow, Included IntelVtd Driver to Platform Pkg as well as FSP pkg, To support the memory transaction for UFS device between Allocated DMA buffer.
- In FSP Pkg used DMA buffer memory which was allocated in non FSP space by UPD.
- Two Callback Function is there to set the PMR region for both FSP and Non- FSP to protect the Memory.
- UFS driver invoked early  DXE phase, So we can't use PCIO protocol (Which is have the IomMu support by default) for Map/ UnMap and allocate the Buffer memory for any device transaction
- Added WA for HECI2 Device which is don't have IoMmu support.
- Fixed DMA LowTop range (UFS Protect low limit) to allow UFS device transaction before translation table installed In End of Dxe Callback.

Unit Testing:

SPI - Release and Debug Bios booted to OS and veriifed s4,s5 & restart cycle.
BFX - Release and Debug Bios booted to OS and veriifed s4,s5 & restart cycle.

Hsd-es-id: 16010661509
Original commit date: Fri Mar 6 11:19:53 2020 +0530
Change-Id: I557fb048a1b57cc16b4e592b899c03e44487c2aa
Original commit hash: 7df5e4ccfe52eadaa36220c100eaef5a22a177fd

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dsc
LakeFieldFspPkg/LakeFieldFspPkg.fdf
LakeFieldFspPkg/LakeFieldFspPkgConfig.dsc
LakeFieldFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
LakeFieldFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
LakeFieldFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
LakeFieldFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
LakeFieldFspPkg/Upd/FspmUpd.dsc
LakeFieldFspPkg/Upd/FspsUpd.dsc
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
LakeFieldPlatSamplePkg/Features/Nvme/NvmExpressHcPlatformPei/NvmePciHcPei.c
LakeFieldPlatSamplePkg/Features/Nvme/NvmExpressHcPlatformPei/NvmePciHcPei.h
LakeFieldPlatSamplePkg/Features/Nvme/NvmExpressHcPlatformPei/NvmePciHcPei.inf
LakeFieldPlatSamplePkg/Features/Nvme/NvmExpressPei/NvmExpressPei.inf
LakeFieldPlatSamplePkg/Features/Nvme/NvmExpressPei/NvmExpressPeim.c
LakeFieldPlatSamplePkg/Features/Nvme/NvmExpressPei/NvmExpressPeim.h
LakeFieldPlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
LakeFieldPlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
LakeFieldPlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.uni
LakeFieldPlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePeiExtra.uni
LakeFieldPlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePeiFsp/PlatformVTdInfoSamplePei.c
LakeFieldPlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePeiFsp/PlatformVTdInfoSamplePei.uni
LakeFieldPlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePeiFsp/PlatformVTdInfoSamplePeiExtra.uni
LakeFieldPlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePeiFsp/PlatformVTdInfoSamplePeiFsp.inf
LakeFieldPlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.c
LakeFieldPlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.inf
LakeFieldPlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.uni
LakeFieldPlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxeExtra.uni
LakeFieldPlatSamplePkg/FlashMap/SIZE_100_UEFI_BOOT.fdf
LakeFieldPlatSamplePkg/Include/Ppi/NvmExpressController.h
LakeFieldPlatSamplePkg/Include/Ppi/NvmExpressPassThru.h
LakeFieldPlatSamplePkg/Include/SetupVariable.h
LakeFieldPlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
LakeFieldPlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
LakeFieldPlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
LakeFieldPlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.h
LakeFieldPlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Bus/Pci/NvmExpressPei/DmaMem.c
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Bus/Pci/NvmExpressPei/NvmExpressPei.c
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Bus/Pci/NvmExpressPei/NvmExpressPei.h
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Bus/Pci/NvmExpressPei/NvmExpressPei.inf
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Bus/Pci/NvmExpressPei/NvmExpressPei.uni
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Bus/Pci/NvmExpressPei/NvmExpressPeiBlockIo.c
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Bus/Pci/NvmExpressPei/NvmExpressPeiBlockIo.h
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Bus/Pci/NvmExpressPei/NvmExpressPeiExtra.uni
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Bus/Pci/NvmExpressPei/NvmExpressPeiHci.c
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Bus/Pci/NvmExpressPei/NvmExpressPeiHci.h
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Bus/Pci/NvmExpressPei/NvmExpressPeiPassThru.c
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Bus/Pci/NvmExpressPei/NvmExpressPeiPassThru.h
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Bus/Pci/UfsPciHcDxe/UfsPciHcDxe.c
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Bus/Pci/UfsPciHcDxe/UfsPciHcDxe.h
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Bus/Pci/UfsPciHcDxe/UfsPciHcDxe.inf
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThru.c
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThru.h
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThruDxe.inf
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThruHci.c
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Include/Ppi/NvmExpressHostController.h
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Include/Protocol/IoMmu.h
LakeFieldPlatSamplePkg/PlatformPkg.dec
LakeFieldPlatSamplePkg/PlatformPkg.dsc
LakeFieldPlatSamplePkg/PlatformPkg.fdf
LakeFieldPlatSamplePkg/Setup/PlatformSetup.hfr
LakeFieldPlatSamplePkg/Setup/PlatformSetup.uni
LakeFieldPlatSamplePkg/Setup/SaSetup.hfr
LakeFieldPlatSamplePkg/Setup/SaSetup.uni
LakeFieldSiliconPkg/LakeFieldSiliconPkg.dsc
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/BmDma.c
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/DmaProtection.c
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/DmaProtection.h
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/DmarAcpiTable.c
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/IntelVTdDxe.c
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/IntelVTdDxe.inf
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/IntelVTdDxe.uni
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/IntelVTdDxeExtra.uni
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/PciInfo.c
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/TranslationTable.c
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/TranslationTableEx.c
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/VtdReg.c
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/DmarTable.c
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmr.c
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.c
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.h
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.inf
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.uni
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPeiExtra.uni
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/VtdReg.c
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPeiFsp/DmarTable.c
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPeiFsp/IntelVTdPmr.c
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPeiFsp/IntelVTdPmrPei.c
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPeiFsp/IntelVTdPmrPei.h
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPeiFsp/IntelVTdPmrPei.uni
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPeiFsp/IntelVTdPmrPeiExtra.uni
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPeiFsp/IntelVTdPmrPeiFsp.inf
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPeiFsp/VtdReg.c
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Include/Library/PeiGetVtdPmrAlignmentLib.h
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Include/VtdPmrInfoHob.h
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Library/PeiGetVtdPmrAlignmentLib/PeiGetVtdPmrAlignmentLib.c
LakeFieldSiliconPkg/Override/IntelSiliconPkg/Library/PeiGetVtdPmrAlignmentLib/PeiGetVtdPmrAlignmentLib.inf
LakeFieldSiliconPkg/Override/MdeModulePkg/Bus/Ufs/UfsBlockIoPei/DmaMem.c
LakeFieldSiliconPkg/Override/MdeModulePkg/Bus/Ufs/UfsBlockIoPei/UfsBlockIoPei.c
LakeFieldSiliconPkg/Override/MdeModulePkg/Bus/Ufs/UfsBlockIoPei/UfsBlockIoPei.h
LakeFieldSiliconPkg/Override/MdeModulePkg/Bus/Ufs/UfsBlockIoPei/UfsBlockIoPei.inf
LakeFieldSiliconPkg/Override/MdeModulePkg/Bus/Ufs/UfsBlockIoPei/UfsHcMem.c
LakeFieldSiliconPkg/Override/MdeModulePkg/Bus/Ufs/UfsBlockIoPei/UfsHcMem.h
LakeFieldSiliconPkg/Override/MdeModulePkg/Bus/Ufs/UfsBlockIoPei/UfsHci.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitLib.c
LakeFieldSiliconPkg/SiPkg.dec
LakeFieldSiliconPkg/SystemAgent/Include/ConfigBlock/FspVtdConfig.h
LakeFieldSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
LakeFieldSiliconPkg/SystemAgent/Include/ConfigBlock/VtdConfig.h
LakeFieldSiliconPkg/SystemAgent/Include/Private/Library/VtdInitLib.h
LakeFieldSiliconPkg/SystemAgent/Include/Private/SaConfigHob.h
LakeFieldSiliconPkg/SystemAgent/Include/Register/Hostbridgecommon.h
LakeFieldSiliconPkg/SystemAgent/Include/Register/Mchbarcommon.h
LakeFieldSiliconPkg/SystemAgent/Include/SaCommonDefinitions.h
LakeFieldSiliconPkg/SystemAgent/Include/SaPolicyCommon.h
LakeFieldSiliconPkg/SystemAgent/Include/SaRegs.h
LakeFieldSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
LakeFieldSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.inf
LakeFieldSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
LakeFieldSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c
LakeFieldSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
LakeFieldSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLib/PeiVtdInitLib.c
LakeFieldSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLib/PeiVtdInitLib.inf
LakeFieldSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLibNull/PeiVtdInitLibNull.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
LakeFieldSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
LakeFieldSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c

================================================================================ 
Commit: 2ef8494ec649b045acb5cf535bcacf83584849cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:39 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF] Change SLP_A minimum assertion width to 0ms

Currently SLP_A minimum assertion width is set to 2 seconds in BIOS,
which causes PMC to add more delay (2s from PMIC, plus 2s from minimum
assertion width) to the boot flow. So it is proposed to change the SLP_A
minimum assertion width to 0ms.

Hsd-es-id: 1507837541
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Mar 18 14:51:50 2020 +0530
Change-Id: Ied06479f147b3afc23d03a989b68ff3decf726e0
Original commit hash: 8b65eb953a18e428553dfc9f797640ff5a40a0c4

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/Upd/FspsUpd.dsc
LakeFieldSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: f49531dbd031b2539a40847c4bf31dbc839e01e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:38 2020 +0530 
-------------------------------------------------------------------------------- 
Adding new microcode version m_10_806a1_00000022 for LKF B-stepping.

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1707183241
Original commit date: Tue Mar 17 09:44:07 2020 +0530
Change-Id: I74f4f99e9a3c367276d489fdbc799ee358535ce0
Original commit hash: 8fb2d203c9e5a4dcad446357724061617ec99e0e

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: ed7f23c18ab3ed3580bf5f39c90b667e4868ade1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:36 2020 +0530 
-------------------------------------------------------------------------------- 
Changing Tseg size by default to 16MB for LKF. 1GB paging is disabled from
microcode version m_10_806a1_00000022 to overcome bug in TNT core.

Hsd-es-id: NA
Original commit date: Tue Mar 17 09:54:13 2020 +0530
Change-Id: If1a657588ed61e9dadaaea4deb531e6735919b75
Original commit hash: ee60ecbaa0a17158118c3dc021e9b766ca0ba16f

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/Upd/FspmUpd.dsc
LakeFieldPlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 5c4844e4eacee8668b52946cab04871d5d9716fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:35 2020 +0530 
-------------------------------------------------------------------------------- 
WCOS] Add support for sensor PLD info in DSDT
LKF RVP has two sets of sensors, i.e.,there are 2 accelerometers,2 gyros,
2 magnetometers, etc. To use these sensors, windows and applications must
to know the location of the sensors.MSFT recommends to use ACPI PLD info
to represent the location info. We've verified that by adding the ASL codes
(in the attached section_dsdt.dsl) into the ACPI DSDT table,the sensor PLD
info can be correctly identified by windows.
Hsd-es-id: 1507775188

Original commit date: Fri Mar 13 15:23:05 2020 +0530
Change-Id: I6841edb34ea5b525111ef4077d211218336c5a3d
Original commit hash: 38058515b8bbd95e199bb5fd43c2975a27904dac

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
LakeFieldPlatSamplePkg/Acpi/AcpiTables/Dsdt/Pld.asl

================================================================================ 
Commit: 17daefed67a37dd7054da95f4315fef77b1f6ee2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:34 2020 +0530 
-------------------------------------------------------------------------------- 
Alignment in between Fusing , Pcode & Driver for CDclk
- Remove 652.8 & 648MHz CD Clock support from BIOS.

Hsd-es-id: 16010872661
Original commit date: Tue Mar 10 13:49:16 2020 +0530
Change-Id: I15ce25a6635872d048982982448d39d5fe31ba1a
Original commit hash: f6b9d0970e11d7b089782d5438af804025152d19

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/Upd/FspsUpd.dsc
LakeFieldPlatSamplePkg/Setup/SaSetup.hfr
LakeFieldPlatSamplePkg/Setup/SaSetup.uni
LakeFieldSiliconPkg/SystemAgent/Include/ConfigBlock/GraphicsPeiConfig.h
LakeFieldSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c

================================================================================ 
Commit: 35252016d5bdbe7745514b9af3ea8d7cc4e67a34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:32 2020 +0530 
-------------------------------------------------------------------------------- 
[THC][BIOS] ThcDriver - TxDma - wrong number of PRD entries.

Fixed PRD count programming from 1 to 0.

Hsd-es-id: 14011078238
Original commit date: Sat Mar 7 02:30:51 2020 -0800
Change-Id: Idc728dff892bd2936433463aa426048b842e0a9f
Original commit hash: 35791b97727fa6b0f5c1aadba44bf4cd58fc94b7

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Pch/Thc/ThcLibPrivate.c

================================================================================ 
Commit: 9f388572bb66f6fa0100dff6b02cca722693a926 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:31 2020 +0530 
-------------------------------------------------------------------------------- 
[THC][BIOS] ThcDriver  - TxDma - missing clearing of THC_WRDMA_CMPL_STATUS after DMA has completed.

Added cleanup after DMA initalization
Added Write to Dma Complete Status after each Write DMA

Hsd-es-id: 14011078231
Original commit date: Sat Mar 7 02:10:03 2020 -0800
Change-Id: I5fa03fcc98f2c3baf70df800a1f55547e1e577c0
Original commit hash: 8a5acd9e20eacf3b8628991895b71ee206a69cd3

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Pch/Include/Register/PchRegsThc.h
LakeFieldSiliconPkg/Pch/Thc/ThcLibPrivate.c
LakeFieldSiliconPkg/Pch/Thc/ThcPrivate.h

================================================================================ 
Commit: f72b3d47ed8a4588ec36df65f2d013f0cd92c05e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:30 2020 +0530 
-------------------------------------------------------------------------------- 
Enable ME Resiliency support

Issue: On LKF ISH and EC Lite are not part CSE boot critical components. Any corruption in ISH or EC Lite because of interrupted update makes system boot with ISH and EC Lite not loaded and has functional impact battery and USB related features.
Fix:  Enable ME resiliency feature which initiates automatic recovery through backup CSE FwUpdate image present in ESP whenever ME corruption is detected.

Hsd-es-id: 16010692363
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Tue Mar 3 15:47:02 2020 +0530
Change-Id: I579296a7a6b8339c8f98e08e5873d90767f96076
Original commit hash: 146c91b100166b2cfbd40ddd2b2be37259b6eec6

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/Include/Library/SeamlessRecoverySupportLib.h
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoveryVarLockLib.c
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/MeResiliencyDxe.c
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/MeResiliencyDxe.inf
LakeFieldPlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
LakeFieldPlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.inf
LakeFieldPlatSamplePkg/PlatformPkg.dec
LakeFieldPlatSamplePkg/PlatformPkg.dsc
LakeFieldPlatSamplePkg/PlatformPkg.fdf
LakeFieldPlatSamplePkg/PlatformPkgConfig.dsc

================================================================================ 
Commit: adefdd2eec3fb6617960d7bedc3cc554053c4e4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:26 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF_PnP][Power][Perf] BIOS RCR for "Tcc Activation Window" and "IMON offset change" as per IMON WG, finalized on WW09

Updated values through Setup.

Hsd-es-id: 16010838943
Original commit date: Mon Mar 2 13:28:18 2020 +0530
Change-Id: Iad17ab59f336d71742d02827064490fc0fc6d0f4
Original commit hash: c18c50b68bd68cac7f16a467274576dee91e1e8b

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 3c28a417923419f6634585c9a87bef7fb4d597e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:25 2020 +0530 
-------------------------------------------------------------------------------- 
[MRC 168.28.0.0] [LKF B3] Some unit failed at MRC MC Frequency Pll Lock which is sensitive to Temperature 0degree~25degree, no issue for -20degree and 50degree
Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1507725190

Original commit date: Fri Jan 24 17:58:16 2020 +0530
Change-Id: Ief90349e8cd77d5944ac46e249c2e438cc3ede7d
Original commit hash: f04d32aee158906e7f5f8781181704572b8d8f0d

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGears.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 3a67c5436f84e5669aeededfa2f81a13589260e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:23 2020 +0530 
-------------------------------------------------------------------------------- 
[MRC 167.28.0.0] Updating DDRSCOMP function for LKF
Hsd-es-id: https://hsdes.intel.com/appstore/article/#/16010799027

Original commit date: Tue Feb 18 09:42:17 2020 +0530
Change-Id: I31e59fc058f5e7e1455c31ead8d30e03f0e66529
Original commit hash: 1b7b3bfccb7f312a0629e49399b4ba04594fe61b

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/SystemAgent/MemoryInit/Include/MrcDebugHook.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 3776ae6092a2b4144db06de2c0c3ab53a3863496 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:21 2020 +0530 
-------------------------------------------------------------------------------- 
[MRC 166.28.0.1] [LKF B3] Update required for Write Levelling Flyby Algorithm in MRC
Hsd-es-id: https://hsdes.intel.com/appstore/article/#/16010771103

Original commit date: Thu Feb 6 20:13:27 2020 +0530
Change-Id: I43b8777e76d7405c1f9007dc4cb046acedfac377
Original commit hash: 7cf12470b394427041509f3ba14e790b66c5b23f

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 9dae4e3dd5456acf033a342a6631eee9bccb78fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:20 2020 +0530 
-------------------------------------------------------------------------------- 
Adding new microcode m_10_806a1_00000017 for LKF B stepping.

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1707170709
Original commit date: Sat Feb 29 09:45:34 2020 +0530
Change-Id: I4b938045e9c7199d4eba32bea56ffd1d722a60cc
Original commit hash: 9d3e595167aa8a3442d24e74d7c0d95b76e7b837

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 12351746a77dbd514673f48a1a5a12bb355bc91c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:19 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF_PnP][Power][Perf] BIOS RCR for "Tcc Activation Window" and "IMON offset change" as per IMON WG, finalized on WW09

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/16010838943
Original commit date: Fri Feb 28 19:18:09 2020 +0530
Change-Id: Ie3dbfbafd021d3f52dc93e8e6aab9cecf4bb87d9
Original commit hash: e7d18c756dbbc860fef8def7a0be0ce69a6f6cfa

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: d47c7411710e243daba313590f7dba87d5f4b2aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:18 2020 +0530 
-------------------------------------------------------------------------------- 
*[LKF] Recovery Flow (Power off/on Modem)  workaround when link enters Polling Compliance

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/16010756206
Original commit date: Fri Feb 28 19:11:10 2020 +0530
Change-Id: Ib9a39a5db32ec3de501bec777f26309046dcc2cb
Original commit hash: 6406b6ddf131f0bc1060e31154cf9942e59e9aad

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 0565c03a45ab004c017f6dac4d4940cf41f591a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:17 2020 +0530 
-------------------------------------------------------------------------------- 
Adding new microcode m_10_806a1_00000016 for B-stepping.

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1307302980

Original commit date: Thu Feb 20 12:52:30 2020 +0530
Change-Id: I7d876008a3296b3715536769cc068e89946cac61
Original commit hash: be89982abe0fd34024c84787fe60c3c2e1d2f643

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: a7311fb5397e1fbe4a57d44b3d8ea7f1565f60b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:15 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF] BIOS Guide update Rev23 for USB
Change HCIVersion from v110 to v120 for USB Compliance

Hsd-es-id: 16010808622
Attestation-link: LakefieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Feb 20 11:25:12 2020 +0530
Change-Id: Ia1947abfb033086d37fe95ab0a327b76886a55e4
Original commit hash: 2d4d65d71acac1fc7520c6cef2bc1532b845e900

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Include/Register/RegsUsb.h
LakeFieldSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: 0a6b1dac9380b1c085bddbd66d5b939fdc23cbcd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:14 2020 +0530 
-------------------------------------------------------------------------------- 
Revert "[LKF]-LKF Platform behavior upon thermtrip and 10s power button shutdown"

This reverts commit 6432ac67412dab79b1d694b97f8cef3d31a03651.

Reverting power button 10sec override changes as this is causing issue
issue with S0ix entry. The issue is not due to BIOS changes but observed
only with both and ECLITE changes put together.

Hsd-es-id: NA
Original commit date: Thu Feb 13 11:42:51 2020 +0530
Change-Id: I52e98f0c3331b785b8ca524898b1903e6d70deee
Original commit hash: 127ba3465e5afd9be179d6b534ecd2462295b8f2

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
LakeFieldPlatSamplePkg/Features/ChargingApplet/DxeChargingApplet/DxeChargingApplet.c
LakeFieldPlatSamplePkg/Features/ChargingApplet/PeiChargingApplet/PeiChargingApplet.c
LakeFieldPlatSamplePkg/Features/Pmic/Include/WarrenCovePmicRegisters.h
LakeFieldPlatSamplePkg/Include/Library/PlatformMiscLib.h
LakeFieldPlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
LakeFieldPlatSamplePkg/Library/PlatformMiscLib/PlatformMiscLib.c

================================================================================ 
Commit: eb7dcfabb17b5175ed54077269ab8620113ffd95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:13 2020 +0530 
-------------------------------------------------------------------------------- 
LKF: Add SD card work around for spurious card insert interrupt

To work around spurious card insert interrupt issue, BIOS will clear the
card insertion interrupt status in normal interrupt status register
if the card was already there during the previous D3 transition.

Hsd-es-id: 16010054706
Original commit date: Wed Feb 12 11:21:19 2020 +0530
Change-Id: I451ff5926dc7c27f2c3d30c0754800a934a3ce67
Original commit hash: 4dc7e0d193ee73c694a1726bd327ceba7fae789b

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Pch/AcpiTables/Dsdt/PchScs.asl
LakeFieldSiliconPkg/Pch/Include/PchReservedResources.h

================================================================================ 
Commit: e79d0d176dd435cf6da88e73f6e9df6ea5de0da0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:11 2020 +0530 
-------------------------------------------------------------------------------- 
[THC][BIOS]Missing programming THC_CFG_UR_STS_CTL.FD  when THC is Function disabled.

Once system is put into S0ix, after few minutes it stays in PC10 but stops entering s0ix. Blocking reason is that THC is not power-gated.
To solve this problem FD bit in THC Pci Config Space offset 0x40 must be set to 1.

Hsd-es-id: 14010888842
Original commit date: Thu Feb 13 13:07:22 2020 -0800
Change-Id: I0f0ce858b72265b9b0c8772a5cd8351288beb251
Original commit hash: fa7769ef3f617b89ad060356fa31703384ac9227

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Pch/Include/Register/PchRegsThc.h
LakeFieldSiliconPkg/Pch/Library/Private/PeiThcInitLib/PeiThcInitLib.c

================================================================================ 
Commit: f7dcf4493d4e4daca52a3854dc5a9c5e1b18ba12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:10 2020 +0530 
-------------------------------------------------------------------------------- 
EDSS migrated certificate used for EFI tools signing needs to be updated in BIOS db

Adding newly created certificate in DB
Hsd-es-id:1607668396

Tracker-link: NA
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Feb 6 12:20:12 2020 +0530
Change-Id: I66006839adcab0d0242c06d4abee15038a41a0bb
Original commit hash: 59795ee341ade79415d60e9d7e9d399b154149fc

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 7de01de3afdd9fd641ae215abb2a1c274313e7bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:09 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF]-LKF Platform behavior upon thermtrip and 10s power button shutdown

Issue:
When power button is pressed more than 10 seconds by user, pmic
intiates platform reset which does RTC reset as well.

Changes:
When user press power button for more than 7 seconds,eclite fw intiates
cold reset which seen by BIOS after the transition.If both battery
and charger are present bios will take charging applet flow.

Testing:
The actual scenerio was tested when user press power button for more
than 7 seconds,eclite firmware intiates cold reset and bios will capture
this and intiates charging applet flow.

Hsd-es-id:16010107520
Attestation-link:Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP P
Original commit date: Wed Jan 29 15:30:32 2020 +0530
Change-Id: Ia51fa89a6857ea7b76e12d31e083af549b2bb77a
Original commit hash: 6432ac67412dab79b1d694b97f8cef3d31a03651

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
LakeFieldPlatSamplePkg/Features/ChargingApplet/DxeChargingApplet/DxeChargingApplet.c
LakeFieldPlatSamplePkg/Features/ChargingApplet/PeiChargingApplet/PeiChargingApplet.c
LakeFieldPlatSamplePkg/Features/Pmic/Include/WarrenCovePmicRegisters.h
LakeFieldPlatSamplePkg/Include/Library/PlatformMiscLib.h
LakeFieldPlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
LakeFieldPlatSamplePkg/Library/PlatformMiscLib/PlatformMiscLib.c

================================================================================ 
Commit: 0c01cb984b0d2fefccbaf8e55a23d8ba404428f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:08 2020 +0530 
-------------------------------------------------------------------------------- 
Adding microcode version m_10_806a1_00000015 for B-stepping.

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/22010261366
Original commit date: Sat Feb 8 13:43:40 2020 +0530
Change-Id: I2c08d6b69210b4494e07a029deb8ebe237dcfd75
Original commit hash: d6fbf54fe4d8fd19523411fe116f313a7e654fec

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 3a0926fcf3bbe89e142a68e29fa98ad7941ef2e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:06 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF] SPI DEBUG BIOS builds are failing because of FVRECOVERY size overflow

Testing:
SPI and UFS bios booting to OS fine with Debug and Release.

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/16010758750
Original commit date: Fri Feb 7 15:11:07 2020 +0530
Change-Id: If99a72fe41045dee76e3387e2fbe9a5889bd396d
Original commit hash: 8240fbbb5cbce813539873047c0ad4749e45202b

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/PlatformPkg.fdf
LakeFieldPlatSamplePkg/prep.bat

================================================================================ 
Commit: 97e514fbc5ee58a5026d87acd1b120381535cfa1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:05 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF] Integrate Latest GOP 1034
  - cleanup has to be done in future soo many binaries are copied in multiple location. which has to be cleaned
Hsd-es-id: 16010754046

Original commit date: Thu Feb 6 17:42:20 2020 +0530
Change-Id: I8d39baed927a5b501ddbb129439c8162af98a78b
Original commit hash: 051eac2041f7daa8b2c25250cccb40ee04d983d8

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspBinPkg/SampleCode/Vbt/Vbt.bsf
LakeFieldFspBinPkg/SampleCode/Vbt/VbtBoeMipi.bin
LakeFieldFspBinPkg/SampleCode/Vbt/VbtBomEdp.bin
LakeFieldFspBinPkg/SampleCode/Vbt/VbtSimics.bin
LakeFieldFspBinPkg/SampleCode/Vbt/VbtTianmaMipiCommand.bin
LakeFieldFspBinPkg/SampleCode/Vbt/VbtTianmaMipiVideo.bin
LakeFieldSiliconPkg/SampleCode/IntelGraphicsVbt/VbtBoeMipi.bin
LakeFieldSiliconPkg/SampleCode/IntelGraphicsVbt/VbtBomEdp.bin
LakeFieldSiliconPkg/SampleCode/IntelGraphicsVbt/VbtSimics.bin
LakeFieldSiliconPkg/SampleCode/IntelGraphicsVbt/VbtTianmaMipiCommand.bin
LakeFieldSiliconPkg/SampleCode/IntelGraphicsVbt/VbtTianmaMipiVideo.bin

================================================================================ 
Commit: ad56456b0b74a52941824a69d427839461a5922a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:04 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF] Recovery Flow (Power off/on Modem)  workaround when link enters Polling Compliance

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/16010756206
Original commit date: Thu Feb 6 15:37:40 2020 +0530
Change-Id: I2d364e61bba3c6c07947b7b7009a3fe20bca3f22
Original commit hash: 792c7250293a750433d59e34e688724abd4f8690

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 1d947178bfd94fcd508700d41aaed52ecf2626d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:03 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF_PnP][Power][Perf] Update IMON slope correction factors for IA/GT/SA/Ring rails.

Updated SA/IA/GT through Setup.

Hsd-es-id: 16010751488
Original commit date: Thu Feb 6 17:02:07 2020 +0530
Change-Id: I5376fde313574621d0e88ee4b5203bd30fb39569
Original commit hash: 9bcff20d2af77a0e9eecd9b5abd64aeed843e5c3

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 49f128e0c1b9b4c5609f6b1ae388bef058721791 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:02 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF_PnP][Power][Perf] BIOS change required to make Tcc Activation Window = 1.

Updated Tcc activation offset through Setup.

Hsd-es-id: 1507743901
Original commit date: Thu Feb 6 16:39:57 2020 +0530
Change-Id: Id68d6451436c44a2e5eb44e9a33b9d0f7fa54b30
Original commit hash: 0eef893c08517f5b40550998ea85a1cad482b1c1

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: a3f94d1d52bf4f2ef00a94f045eca8d8eaaa7e75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:03:01 2020 +0530 
-------------------------------------------------------------------------------- 
Implementation of new requirements for HW Rooted Boot Integrity test for PSCS and HSTI

HW Rooted Boot Integrity tests only need to be run on BSP, not all cores.

Hsd-es-id: 1608968665
Original commit date: Mon Feb 3 21:10:14 2020 -0800
Change-Id: Ibe5f05b01ee3094bcf5c5b9be8b53fe6aa0d1063
Original commit hash: 8a507f80c5a41e48cfa9acde26d605ab89930034

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Features/Hsti/HstiIhvDxe/HardwareRootedBootIntegrity.c

================================================================================ 
Commit: d9d3e2ce324f4f5d2788918fc047c3d32008ef1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:02:59 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF WCOS] Power Sampling Period appears in BIOS and is not functional
Issue: Intel Dynamic Tuning Power Sampling Period appears in BIOS and is
        not functional.
Changes: Added entry for Intel Dynamic Tuning Power Sampling Period in
	 Power participant.
Testing: Since we don't have setup to cross verify, so we have attached
         debug BIOS to the HSD. Submitter has cross verified. Changes are
         working as expected.
Hsd-es-id:22010190480

Original commit date: Mon Feb 3 16:48:59 2020 +0530
Change-Id: I1f6c6afb4dad75093c848ef1766ea9692f47f2cc
Original commit hash: 59464da32d06a1d77b1e15542111226375e39085

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
LakeFieldPlatSamplePkg/Features/Dptf/AcpiTables/Battery1Participant.asl
LakeFieldPlatSamplePkg/Features/Dptf/AcpiTables/Battery2Participant.asl
LakeFieldPlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
LakeFieldPlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
LakeFieldPlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl
LakeFieldPlatSamplePkg/Include/SetupVariable.h
LakeFieldPlatSamplePkg/Setup/PlatformSetup.hfr
LakeFieldPlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: c87988491bd65811a8fc79331c58d6383196e902 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:02:57 2020 +0530 
-------------------------------------------------------------------------------- 
LKF: BIOS need to set  fPowerOnWPEn irrespective of bLUWriteProtect of any LUN

1) Currently BIOS sets fPowerOnWPEn if and only if bLUWriteProtect of LUN#1 is
set which prevents protection of any LUNs if LUN1 is not write protected.
2) Moreover BIOS code have defect in reading the Unit descriptor and hence BIOS
completely skipping to set fPowerOnWPEn even though bLUWriteProtect of LUN1
is set in Nuprog or Dnx while flashing the IFWI for HLK tests.
by removing bLUWriteProtect check of LUN#1 both the above problems are fixed.
Notes:
1) fPowerOnWPEn enables the write protection on all logical units configured
 as power on write protected (i.e. LUNs for which bLUWriteProtect=1)
2) bLUWriteProtect is individual config parameter of respective LUN.

Hsd-es-id: 16010742957
Original commit date: Mon Feb 3 17:24:06 2020 +0530
Change-Id: I62e6b5f43d4dd81221c93e8f7a01397b498171c7
Original commit hash: 3f9a36ae83a93c3dbe5723d53ca72dc0bcf7bc66

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c

================================================================================ 
Commit: 624453e5d57630378e1e208d29efc0f052656549 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:02:56 2020 +0530 
-------------------------------------------------------------------------------- 
Adding new microcode m_10_806a1_00000014 for B stepping.

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/22010203091
Original commit date: Sat Feb 1 13:47:54 2020 +0530
Change-Id: I135bceb0b6c8e58c4b15d363f763cd68667e229d
Original commit hash: 8597e5dbae4b099e68d26a7588242ffbdf52a2a7

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: f5453cfb25e6ec26364a4dff80cc083bb44c60bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:02:55 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF]Sporadically Timer event is interrupting the SetVariable flow
Issue: In Debug BIOS, we noticed that XHCI Timer event is getting triggered
      during UEFI Variable write using SetVariable call.And this is leading
      to the corruption of variable storage leads to assert in Debug bios.
Changes: Acquiring lock to cover the critical area that will inherently
      raise the TPL to prevent the XHCI periodic timer from interrupt the code
Testing: Cross verified through S4/S5/Reboot/ from the OS on BFX boot
Hsd-es-id:1507729048

Original commit date: Fri Jan 31 15:56:27 2020 +0530
Change-Id: I31b1ef1cd68937b850134760a0f89d0d2cd75044
Original commit hash: 60f154b8245e1791d063df06e90315ed9c7a9b7c

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/SampleCode/MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmmRuntimeDxe.c

================================================================================ 
Commit: 323973f99d03d294d276b5a1154c323980643433 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:02:54 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF] BIOS should send IPC to PMC if THP module is connected - New IPC command 0xAF

Send IPC cmd to PMC to configure THP.
Apply WorkAround(set Enable & Control Bit Based on RootPort Index)

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1507722625
Original commit date: Wed Jan 29 12:46:21 2020 +0530
Change-Id: I1f4ef589c8617efef3794999ef5749acd8b3219a
Original commit hash: f383087a5e50117fcd3c7d7cc6502a11039559c3

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Pch/Include/Register/PchRegsCnvi.h
LakeFieldSiliconPkg/Pch/Include/Register/PchRegsPmcLkf.h
LakeFieldSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitInternal.h
LakeFieldSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 9e0c936182e7c73417199f141a09ca60d880d9fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:02:53 2020 +0530 
-------------------------------------------------------------------------------- 
Adding new microcode m_10_806a1_80001014 for B stepping.

Verified With ucode changes SPI system booting to OS.
Hsd-es-id: NA

Original commit date: Fri Jan 31 18:00:42 2020 +0530
Change-Id: I65a6219709628bd3c9e7aae7c4cd1a72167a6486
Original commit hash: feb5fc034b2150426e209de6e9bed4b62fd7d707

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 6d7790075f096b93b4b61922df8eacd787ba303e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:02:51 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF] Remove dependency of Next SetVariable call for VarErrorFlag" variable to update in the Variable storage
Issue :
InitializeVariableQuota () is called from two places :
1.	SmmVariableHandler () in VariableSmm.c which is called from OnReadyToBoot () in VariableSmmRuntimeDxe.c
2.	SmmEndOfDxeCallback in VariableSmm.c

currently #2 is called in the boot flow which is from SMM where data will be queued in the CSE internal Write queue. And the Next SetVariable call will update the data into Storage.
Till the next Variable call, this variable will not be available which will be problem.
Solution :
1. Added three SMI Handler functions to handle Variable Error Init, VarCheck Moduel Init and
Reclaim for OS Proxy.
2. Both End of DXE and Read to boot events are called from DXE Events.

Unit test:
Able to see VarError Flag is initialized properly.

Hsd-es-id: 16010716750
Original commit date: Wed Jan 29 23:15:24 2020 +0530
Change-Id: I11039991ebbeb0984dbaadee82722e8032edc7d7
Original commit hash: 1e3f62cd9734d5634a5e3be6cc01b82e554ce38c

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/SampleCode/MdeModulePkg/Universal/Variable/RuntimeDxe/Variable.c
LakeFieldSiliconPkg/SampleCode/MdeModulePkg/Universal/Variable/RuntimeDxe/Variable.h
LakeFieldSiliconPkg/SampleCode/MdeModulePkg/Universal/Variable/RuntimeDxe/VariableDxe.c
LakeFieldSiliconPkg/SampleCode/MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmm.c
LakeFieldSiliconPkg/SampleCode/MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmm.inf
LakeFieldSiliconPkg/SampleCode/MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmmRuntimeDxe.c
LakeFieldSiliconPkg/SampleCode/MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmmRuntimeDxe.inf

================================================================================ 
Commit: 4cca9bfde325dc132f1ea997bd56d7adcfc45938 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:02:50 2020 +0530 
-------------------------------------------------------------------------------- 
THC UEFI driver not properly setting up DMA

Fixed memory mapping for THC Write DMA. Changed from MasterRead to CommonBuffer.

Hsd-es-id: 22010182204
Original commit date: Tue Jan 28 11:40:33 2020 -0800
Change-Id: Iade1050153afedf234ee61d77c0df2065ccc59b6
Original commit hash: c964f4f80969d4b104e6afcb3cd86b6319df6e3c

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Pch/Thc/ThcDriver.c

================================================================================ 
Commit: 388f8eb250b10c256c128fe03c770380a1c4c1b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:02:49 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF] [B2][SPI][KIT 1035] the machine not boot to OS after GLOBAL RESET
Issue: From Host Ownership no request to CSE in case of CSE Disable Mode
Change:Support to send the Host Ownership request to CSE in case of CSE Disable Mode
Testing: Cross verified with CSE debug IFWI which enforce CSE to entering into disable mode
Hsd-es-id:1306696351

Original commit date: Wed Jan 29 10:20:56 2020 +0530
Change-Id: I0ae2fde0bf3efa06cbee86c7c96a0e9b9bae2a58
Original commit hash: a726d4e46312c20249eba8f5ab21feeeaee834c2

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/VariableStorageSelector/Pei/VariableStorageSelectorPei.c
LakeFieldSiliconPkg/Me/Library/DxeStorageProxyLib/DxeStorageProxyLib.c
LakeFieldSiliconPkg/Me/Library/Private/HeciInitCommonLib/HeciCore.c
LakeFieldSiliconPkg/VariableStorage/Library/Private/SmmCseVariableStorageIoLib/SmmCseVariableStorageIoLib.c

================================================================================ 
Commit: 4c60bca9c2197ae816586c89c873d00587c82b1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 21:02:48 2020 +0530 
-------------------------------------------------------------------------------- 
[LKF][HSTI] Implementation of required HSTI P2SB checking

Added SmmReadyToLock Callback to accomodate New P2SB locking flow.
This reverts commit c5b3e125085b51836b6f9c99552a82ce1865b8af [reverting change due to assert]
narrow down to VariableUpdate call handling addressed at b0c2e28971d3a63434817eb4ff1ad1e11e5f015a.

Hsd-es-id: NA
Original commit date: Fri Jan 24 14:43:29 2020 +0530
Change-Id: I7cc02050503f0f34e4ea2042652dca29c1bb47ba
Original commit hash: 60aa04fb9269d8539e70d37d8191bef104ad3e81

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Features/Hsti/HstiIhvSmm/HstiIhvSmm.inf

================================================================================ 
Commit: c8d007c892aa7f29541e1f8a4d2c5e3849c7f90d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Apr 26 19:27:53 2020 +0530 
-------------------------------------------------------------------------------- 
Changing BIOS ID to 4051.00 for WW5.1 BIOS label.

Hsd-es-id: NA
Original commit date: Mon Jan 27 14:49:11 2020 +0530
Change-Id: Ib4d71bfdc7534f4d1b3a02a47f1d2c8cc8490cd6
Original commit hash: 00d9c68a5e302aa16ca2640c23d787ef1b088d4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Docs/ClientCommonPkgApi.chm
ClientCommonPkg/Docs/ClientCommonPkgApi.pdf
ClientSiliconPkg/Docs/ClientSiliconPkg.chm
ClientSiliconPkg/Docs/ClientSiliconPkg.pdf
LakeFieldFspBinPkg/Docs/LakeField_FSP_Integration_Guide.chm
LakeFieldFspBinPkg/Docs/LakeField_FSP_Integration_Guide.pdf
LakeFieldFspPkg/Upd/FspmUpd.dsc
LakeFieldFspPkg/Upd/FspsUpd.dsc
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/Include/Library/SeamlessRecoverySupportLib.h
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoveryVarLockLib.c
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/MeResiliencyDxe.c
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/MeResiliencyDxe.inf
LakeFieldPlatSamplePkg/Features/Hsti/HstiIhvDxe/HardwareRootedBootIntegrity.c
LakeFieldPlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
LakeFieldPlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.inf
LakeFieldPlatSamplePkg/PlatformPkg.dec
LakeFieldPlatSamplePkg/PlatformPkg.dsc
LakeFieldPlatSamplePkg/PlatformPkg.fdf
LakeFieldPlatSamplePkg/PlatformPkgConfig.dsc
LakeFieldPlatSamplePkg/Setup/CpuSetup.hfr
LakeFieldPlatSamplePkg/Setup/PchSetup.hfr
LakeFieldPlatSamplePkg/Setup/PlatformSetup.hfr
LakeFieldPlatSamplePkg/Setup/SaSetup.hfr
LakeFieldPlatSamplePkg/Setup/SaSetup.uni
LakeFieldPlatSamplePkg/Tools/GenBiosId/BiosId.env
LakeFieldPlatSamplePkg/prep.bat
LakeFieldSiliconPkg/Docs/SiPkgApi.chm
LakeFieldSiliconPkg/Include/Register/RegsUsb.h
LakeFieldSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
LakeFieldSiliconPkg/Pch/AcpiTables/Dsdt/PchScs.asl
LakeFieldSiliconPkg/Pch/Include/PchReservedResources.h
LakeFieldSiliconPkg/Pch/Include/Register/PchRegsCnvi.h
LakeFieldSiliconPkg/Pch/Include/Register/PchRegsPmcLkf.h
LakeFieldSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitInternal.h
LakeFieldSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitLib.c
LakeFieldSiliconPkg/SystemAgent/Include/ConfigBlock/GraphicsPeiConfig.h
LakeFieldSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/Include/MrcDebugHook.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGears.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
