// Seed: 499567111
module module_0;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri0 id_4,
    input wire id_5,
    input tri1 id_6
);
  wire id_8;
  xor (id_4, id_5, id_6, id_8);
  module_0();
endmodule
module module_2 (
    input supply1 id_0,
    input tri id_1,
    input tri1 id_2,
    input tri1 id_3,
    output wand id_4,
    input wire id_5,
    output tri1 id_6,
    input wire id_7,
    input wire id_8,
    input tri1 id_9,
    output uwire id_10,
    input wand id_11,
    output tri1 id_12
    , id_25,
    output wand id_13,
    input wor id_14,
    input tri1 id_15,
    input wor id_16,
    input tri1 id_17,
    input supply0 id_18,
    output tri0 id_19,
    input supply0 id_20,
    input uwire id_21,
    output wire id_22,
    output tri1 id_23
);
  assign id_23 = id_15;
  module_0(); id_26(
      id_8, id_9
  );
endmodule
