<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.3 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml telescope.twx telescope.ncd -o telescope.twr telescope.pcf

</twCmdLine><twDesign>telescope.ncd</twDesign><twDesignPath>telescope.ncd</twDesignPath><twPCF>telescope.pcf</twPCF><twPcfPath>telescope.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="ffg676"><twDevName>xc7k160t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.07 2012-10-12</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;qh1/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>1668</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>366</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.980</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/dataDecim_1 (SLICE_X68Y93.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.510</twSlack><twSrc BELType="FF">qh1/ddr_16_1/make_path[0].slowInstance.iddr_x</twSrc><twDest BELType="FF">qh1/waverSlow/dataDecim_1</twDest><twTotPathDel>2.336</twTotPathDel><twClkSkew dest = "0.628" src = "0.747">0.119</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>qh1/ddr_16_1/make_path[0].slowInstance.iddr_x</twSrc><twDest BELType='FF'>qh1/waverSlow/dataDecim_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">qh1/adcClk</twSrcClk><twPathDel><twSite>ILOGIC_X1Y52.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>qh1/n0060&lt;1&gt;</twComp><twBEL>qh1/ddr_16_1/make_path[0].slowInstance.iddr_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y93.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>qh1/n0060&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>qh1/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>qh1/waverSlow/dataDecim_1</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>1.894</twRouteDel><twTotDel>2.336</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">qh1/adcClk</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/ddr_16_1/ddrQ_0 (SLICE_X88Y93.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.530</twSlack><twSrc BELType="FF">qh1/ddr_16_1/make_path[0].slowInstance.iddr_x</twSrc><twDest BELType="FF">qh1/ddr_16_1/ddrQ_0</twDest><twTotPathDel>2.263</twTotPathDel><twClkSkew dest = "0.575" src = "0.747">0.172</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>qh1/ddr_16_1/make_path[0].slowInstance.iddr_x</twSrc><twDest BELType='FF'>qh1/ddr_16_1/ddrQ_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y52.CLKB</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.000">qh1/adcClk</twSrcClk><twPathDel><twSite>ILOGIC_X1Y52.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>qh1/n0060&lt;1&gt;</twComp><twBEL>qh1/ddr_16_1/make_path[0].slowInstance.iddr_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y93.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.826</twDelInfo><twComp>qh1/ddr_16_1/pddrQ&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>qh1/ddr_16_1/ddrQ_6</twComp><twBEL>qh1/ddr_16_1/ddrQ_0</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>1.826</twRouteDel><twTotDel>2.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/dataDecim_13 (SLICE_X66Y95.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.720</twSlack><twSrc BELType="FF">qh1/ddr_16_1/make_path[6].slowInstance.iddr_x</twSrc><twDest BELType="FF">qh1/waverSlow/dataDecim_13</twDest><twTotPathDel>2.134</twTotPathDel><twClkSkew dest = "0.630" src = "0.741">0.111</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>qh1/ddr_16_1/make_path[6].slowInstance.iddr_x</twSrc><twDest BELType='FF'>qh1/waverSlow/dataDecim_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X1Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">qh1/adcClk</twSrcClk><twPathDel><twSite>ILOGIC_X1Y86.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>qh1/n0060&lt;13&gt;</twComp><twBEL>qh1/ddr_16_1/make_path[6].slowInstance.iddr_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y95.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>qh1/n0060&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.038</twDelInfo><twComp>qh1/waverSlow/dataDecim&lt;11&gt;</twComp><twBEL>qh1/n0060&lt;13&gt;_rt</twBEL><twBEL>qh1/waverSlow/dataDecim_13</twBEL></twPathDel><twLogDel>0.397</twLogDel><twRouteDel>1.737</twRouteDel><twTotDel>2.134</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">qh1/adcClk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;qh1/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X3Y38.ADDRARDADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.033</twSlack><twSrc BELType="FF">qh1/waverSlow/ctWrCirc_3</twSrc><twDest BELType="RAM">qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.078</twTotPathDel><twClkSkew dest = "0.110" src = "0.065">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>qh1/waverSlow/ctWrCirc_3</twSrc><twDest BELType='RAM'>qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X60Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>qh1/waverSlow/ctWrCirc&lt;3&gt;</twComp><twBEL>qh1/waverSlow/ctWrCirc_3</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y38.ADDRARDADDR7</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.161</twDelInfo><twComp>qh1/waverSlow/ctWrCirc&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y38.RDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twComp><twBEL>qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.161</twRouteDel><twTotDel>0.078</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twDestClk><twPctLog>-106.4</twPctLog><twPctRoute>206.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X3Y38.ADDRARDADDR13), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.034</twSlack><twSrc BELType="FF">qh1/waverSlow/ctWrCirc_9</twSrc><twDest BELType="RAM">qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.078</twTotPathDel><twClkSkew dest = "0.110" src = "0.066">-0.044</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>qh1/waverSlow/ctWrCirc_9</twSrc><twDest BELType='RAM'>qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X60Y98.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>qh1/waverSlow/ctWrCirc&lt;9&gt;</twComp><twBEL>qh1/waverSlow/ctWrCirc_9</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y38.ADDRARDADDR13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.161</twDelInfo><twComp>qh1/waverSlow/ctWrCirc&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y38.RDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twComp><twBEL>qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.161</twRouteDel><twTotDel>0.078</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twDestClk><twPctLog>-106.4</twPctLog><twPctRoute>206.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y18.ADDRARDADDRL13), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.039</twSlack><twSrc BELType="FF">qh1/waverSlow/adWrFifo_10</twSrc><twDest BELType="RAM">qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.084</twTotPathDel><twClkSkew dest = "0.109" src = "0.064">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>qh1/waverSlow/adWrFifo_10</twSrc><twDest BELType='RAM'>qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X60Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>qh1/waverSlow/adWrFifo&lt;11&gt;</twComp><twBEL>qh1/waverSlow/adWrFifo_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.ADDRARDADDRL13</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>qh1/waverSlow/adWrFifo&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y18.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.084</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twDestClk><twPctLog>-98.8</twPctLog><twPctRoute>198.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="18"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;qh1/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="19" type="MINPERIOD" name="Tbrper_I(Fmax)" slack="8.149" period="10.000" constraintValue="10.000" deviceLimit="1.851" freqLimit="540.249" physResource="qh1/ddr_16_1/bufferR/I" logResource="qh1/ddr_16_1/bufferR/I" locationPin="BUFR_X1Y4.I" clockNet="qh1/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="20" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y17.CLKARDCLKL" clockNet="qh1/adcClk"/><twPinLimit anchorID="21" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X3Y17.CLKARDCLKU" clockNet="qh1/adcClk"/></twPinLimitRpt></twConst><twConst anchorID="22" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;q2/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>1668</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>367</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.861</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/dataDecim_5 (SLICE_X89Y115.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.193</twSlack><twSrc BELType="FF">q2/ddr_16_1/make_path[2].slowInstance.iddr_x</twSrc><twDest BELType="FF">q2/waverSlow/dataDecim_5</twDest><twTotPathDel>1.601</twTotPathDel><twClkSkew dest = "0.570" src = "0.741">0.171</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>q2/ddr_16_1/make_path[2].slowInstance.iddr_x</twSrc><twDest BELType='FF'>q2/waverSlow/dataDecim_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q2/adcClk</twSrcClk><twPathDel><twSite>ILOGIC_X1Y112.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>q2/n0060&lt;5&gt;</twComp><twBEL>q2/ddr_16_1/make_path[2].slowInstance.iddr_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y115.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.139</twDelInfo><twComp>q2/n0060&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y115.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;7&gt;</twComp><twBEL>q2/waverSlow/dataDecim_5</twBEL></twPathDel><twLogDel>0.462</twLogDel><twRouteDel>1.139</twRouteDel><twTotDel>1.601</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q2/adcClk</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/dataDecim_8 (SLICE_X92Y115.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.206</twSlack><twSrc BELType="FF">q2/waverSlow/syncADC</twSrc><twDest BELType="FF">q2/waverSlow/dataDecim_8</twDest><twTotPathDel>1.699</twTotPathDel><twClkSkew dest = "0.568" src = "0.628">0.060</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>q2/waverSlow/syncADC</twSrc><twDest BELType='FF'>q2/waverSlow/dataDecim_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X88Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X88Y115.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>q2/waverSlow/syncADC</twComp><twBEL>q2/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>q2/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>q2/blockNrj/_n0278_inv</twComp><twBEL>q2/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>q2/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;11&gt;</twComp><twBEL>q2/waverSlow/dataDecim_8</twBEL></twPathDel><twLogDel>0.535</twLogDel><twRouteDel>1.164</twRouteDel><twTotDel>1.699</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q2/adcClk</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/dataDecim_9 (SLICE_X92Y115.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.206</twSlack><twSrc BELType="FF">q2/waverSlow/syncADC</twSrc><twDest BELType="FF">q2/waverSlow/dataDecim_9</twDest><twTotPathDel>1.699</twTotPathDel><twClkSkew dest = "0.568" src = "0.628">0.060</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>q2/waverSlow/syncADC</twSrc><twDest BELType='FF'>q2/waverSlow/dataDecim_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X88Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X88Y115.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>q2/waverSlow/syncADC</twComp><twBEL>q2/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>q2/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>q2/blockNrj/_n0278_inv</twComp><twBEL>q2/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>q2/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;11&gt;</twComp><twBEL>q2/waverSlow/dataDecim_9</twBEL></twPathDel><twLogDel>0.535</twLogDel><twRouteDel>1.164</twRouteDel><twTotDel>1.699</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q2/adcClk</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;q2/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X6Y45.DIADI13), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.026</twSlack><twSrc BELType="FF">q2/ddr_16_1/ddrQ_12</twSrc><twDest BELType="RAM">q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.121</twTotPathDel><twClkSkew dest = "0.657" src = "0.562">-0.095</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>q2/ddr_16_1/ddrQ_12</twSrc><twDest BELType='RAM'>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X92Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.206</twDelInfo><twComp>q2/ddr_16_1/ddrQ_12</twComp><twBEL>q2/ddr_16_1/ddrQ_12</twBEL></twPathDel><twPathDel><twSite>RAMB18_X6Y45.DIADI13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.442</twDelInfo><twComp>q2/ddr_16_1/ddrQ_12</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X6Y45.CLKARDCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twComp><twBEL>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.321</twLogDel><twRouteDel>0.442</twRouteDel><twTotDel>0.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twDestClk><twPctLog>-265.3</twPctLog><twPctRoute>365.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X6Y45.ADDRBWRADDR8), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.076</twSlack><twSrc BELType="FF">q2/waverSlow/ctRdCirc_4</twSrc><twDest BELType="RAM">q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.145</twTotPathDel><twClkSkew dest = "0.371" src = "0.302">-0.069</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>q2/waverSlow/ctRdCirc_4</twSrc><twDest BELType='RAM'>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X92Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>q2/waverSlow/ctRdCirc&lt;7&gt;</twComp><twBEL>q2/waverSlow/ctRdCirc_4</twBEL></twPathDel><twPathDel><twSite>RAMB18_X6Y45.ADDRBWRADDR8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.210</twDelInfo><twComp>q2/waverSlow/ctRdCirc&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X6Y45.CLKBWRCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twComp><twBEL>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.065</twLogDel><twRouteDel>0.210</twRouteDel><twTotDel>0.145</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twDestClk><twPctLog>-44.8</twPctLog><twPctRoute>144.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y20.ADDRARDADDRU7), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.093</twSlack><twSrc BELType="FF">q2/waverSlow/adWrFifo_4</twSrc><twDest BELType="RAM">q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.164</twTotPathDel><twClkSkew dest = "0.377" src = "0.306">-0.071</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>q2/waverSlow/adWrFifo_4</twSrc><twDest BELType='RAM'>q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X92Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>q2/waverSlow/adWrFifo&lt;7&gt;</twComp><twBEL>q2/waverSlow/adWrFifo_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y20.ADDRARDADDRU7</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>q2/waverSlow/adWrFifo&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y20.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.065</twLogDel><twRouteDel>0.229</twRouteDel><twTotDel>0.164</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twDestClk><twPctLog>-39.6</twPctLog><twPctRoute>139.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;q2/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbrper_I(Fmax)" slack="8.149" period="10.000" constraintValue="10.000" deviceLimit="1.851" freqLimit="540.249" physResource="q2/ddr_16_1/bufferR/I" logResource="q2/ddr_16_1/bufferR/I" locationPin="BUFR_X1Y11.I" clockNet="q2/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X6Y45.CLKARDCLK" clockNet="q2/adcClk"/><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X6Y45.CLKBWRCLK" clockNet="q2/adcClk"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;q3/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>1668</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>366</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.650</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/dataDecim_13 (SLICE_X77Y134.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.843</twSlack><twSrc BELType="FF">q3/ddr_16_1/make_path[6].slowInstance.iddr_x</twSrc><twDest BELType="FF">q3/waverSlow/dataDecim_13</twDest><twTotPathDel>1.997</twTotPathDel><twClkSkew dest = "0.620" src = "0.745">0.125</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>q3/ddr_16_1/make_path[6].slowInstance.iddr_x</twSrc><twDest BELType='FF'>q3/waverSlow/dataDecim_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q3/adcClk</twSrcClk><twPathDel><twSite>ILOGIC_X1Y146.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>q3/ddrOut_i&lt;13&gt;</twComp><twBEL>q3/ddr_16_1/make_path[6].slowInstance.iddr_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y134.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.535</twDelInfo><twComp>q3/ddrOut_i&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y134.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;13&gt;</twComp><twBEL>q3/waverSlow/dataDecim_13</twBEL></twPathDel><twLogDel>0.462</twLogDel><twRouteDel>1.535</twRouteDel><twTotDel>1.997</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q3/adcClk</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/ddr_16_1/ddrQ_2 (SLICE_X87Y133.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.042</twSlack><twSrc BELType="FF">q3/ddr_16_1/make_path[1].slowInstance.iddr_x</twSrc><twDest BELType="FF">q3/ddr_16_1/ddrQ_2</twDest><twTotPathDel>1.754</twTotPathDel><twClkSkew dest = "0.571" src = "0.740">0.169</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>q3/ddr_16_1/make_path[1].slowInstance.iddr_x</twSrc><twDest BELType='FF'>q3/ddr_16_1/ddrQ_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y116.CLKB</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.000">q3/adcClk</twSrcClk><twPathDel><twSite>ILOGIC_X1Y116.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>q3/ddrOut_i&lt;3&gt;</twComp><twBEL>q3/ddr_16_1/make_path[1].slowInstance.iddr_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y133.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>q3/ddr_16_1/pddrQ&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y133.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>q3/ddr_16_1/ddrQ_6</twComp><twBEL>q3/ddr_16_1/ddrQ_2</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>1.288</twRouteDel><twTotDel>1.754</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/dataDecim_3 (SLICE_X84Y129.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.055</twSlack><twSrc BELType="FF">q3/ddr_16_1/make_path[1].slowInstance.iddr_x</twSrc><twDest BELType="FF">q3/waverSlow/dataDecim_3</twDest><twTotPathDel>1.738</twTotPathDel><twClkSkew dest = "0.568" src = "0.740">0.172</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>q3/ddr_16_1/make_path[1].slowInstance.iddr_x</twSrc><twDest BELType='FF'>q3/waverSlow/dataDecim_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q3/adcClk</twSrcClk><twPathDel><twSite>ILOGIC_X1Y116.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>q3/ddrOut_i&lt;3&gt;</twComp><twBEL>q3/ddr_16_1/make_path[1].slowInstance.iddr_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y129.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>q3/ddrOut_i&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y129.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>q3/waverSlow/dataDecim_3</twBEL></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>1.288</twRouteDel><twTotDel>1.738</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q3/adcClk</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;q3/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y24.ADDRARDADDRL6), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="FF">q3/waverSlow/adWrFifo_3</twSrc><twDest BELType="RAM">q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.099</twTotPathDel><twClkSkew dest = "0.094" src = "0.054">-0.040</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>q3/waverSlow/adWrFifo_3</twSrc><twDest BELType='RAM'>q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X78Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X78Y122.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>q3/waverSlow/adWrFifo&lt;3&gt;</twComp><twBEL>q3/waverSlow/adWrFifo_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y24.ADDRARDADDRL6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>q3/waverSlow/adWrFifo&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y24.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.065</twLogDel><twRouteDel>0.164</twRouteDel><twTotDel>0.099</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twDestClk><twPctLog>-65.7</twPctLog><twPctRoute>165.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y24.ADDRARDADDRU6), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="FF">q3/waverSlow/adWrFifo_3</twSrc><twDest BELType="RAM">q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.099</twTotPathDel><twClkSkew dest = "0.094" src = "0.054">-0.040</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>q3/waverSlow/adWrFifo_3</twSrc><twDest BELType='RAM'>q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X78Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X78Y122.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>q3/waverSlow/adWrFifo&lt;3&gt;</twComp><twBEL>q3/waverSlow/adWrFifo_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y24.ADDRARDADDRU6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>q3/waverSlow/adWrFifo&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y24.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.065</twLogDel><twRouteDel>0.164</twRouteDel><twTotDel>0.099</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twDestClk><twPctLog>-65.7</twPctLog><twPctRoute>165.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y24.ADDRARDADDRU5), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.062</twSlack><twSrc BELType="FF">q3/waverSlow/adWrFifo_2</twSrc><twDest BELType="RAM">q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.102</twTotPathDel><twClkSkew dest = "0.094" src = "0.054">-0.040</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>q3/waverSlow/adWrFifo_2</twSrc><twDest BELType='RAM'>q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X78Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X78Y122.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>q3/waverSlow/adWrFifo&lt;3&gt;</twComp><twBEL>q3/waverSlow/adWrFifo_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y24.ADDRARDADDRU5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>q3/waverSlow/adWrFifo&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y24.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.065</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.102</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twDestClk><twPctLog>-63.7</twPctLog><twPctRoute>163.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;q3/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Tbrper_I(Fmax)" slack="8.149" period="10.000" constraintValue="10.000" deviceLimit="1.851" freqLimit="540.249" physResource="q3/ddr_16_1/bufferR/I" logResource="q3/ddr_16_1/bufferR/I" locationPin="BUFR_X1Y10.I" clockNet="q3/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="54" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X4Y23.CLKARDCLKL" clockNet="q3/adcClk"/><twPinLimit anchorID="55" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X4Y23.CLKARDCLKU" clockNet="q3/adcClk"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;</twConstName><twItemCnt>722</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>115</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point slowClocker_0 (SLICE_X3Y90.SR), 15 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.928</twSlack><twSrc BELType="FF">prescaler_0</twSrc><twDest BELType="FF">slowClocker_0</twDest><twTotPathDel>2.013</twTotPathDel><twClkSkew dest = "0.105" src = "0.129">0.024</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>prescaler_0</twSrc><twDest BELType='FF'>slowClocker_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X0Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y90.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>prescaler&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;1</twComp><twBEL>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>_n0200</twComp><twBEL>_n02001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>_n0200</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>slowClocker&lt;3&gt;</twComp><twBEL>slowClocker_0</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.400</twRouteDel><twTotDel>2.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>38.083</twSlack><twSrc BELType="FF">prescaler_4</twSrc><twDest BELType="FF">slowClocker_0</twDest><twTotPathDel>1.857</twTotPathDel><twClkSkew dest = "0.105" src = "0.130">0.025</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>prescaler_4</twSrc><twDest BELType='FF'>slowClocker_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X0Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>prescaler&lt;7&gt;</twComp><twBEL>prescaler_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>prescaler&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;1</twComp><twBEL>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>_n0200</twComp><twBEL>_n02001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>_n0200</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>slowClocker&lt;3&gt;</twComp><twBEL>slowClocker_0</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.244</twRouteDel><twTotDel>1.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>38.089</twSlack><twSrc BELType="FF">prescaler_3</twSrc><twDest BELType="FF">slowClocker_0</twDest><twTotPathDel>1.852</twTotPathDel><twClkSkew dest = "0.105" src = "0.129">0.024</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>prescaler_3</twSrc><twDest BELType='FF'>slowClocker_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X0Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y90.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>prescaler&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;1</twComp><twBEL>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>_n0200</twComp><twBEL>_n02001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>_n0200</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>slowClocker&lt;3&gt;</twComp><twBEL>slowClocker_0</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.239</twRouteDel><twTotDel>1.852</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point slowClocker_1 (SLICE_X3Y90.SR), 15 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.928</twSlack><twSrc BELType="FF">prescaler_0</twSrc><twDest BELType="FF">slowClocker_1</twDest><twTotPathDel>2.013</twTotPathDel><twClkSkew dest = "0.105" src = "0.129">0.024</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>prescaler_0</twSrc><twDest BELType='FF'>slowClocker_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X0Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y90.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>prescaler&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;1</twComp><twBEL>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>_n0200</twComp><twBEL>_n02001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>_n0200</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>slowClocker&lt;3&gt;</twComp><twBEL>slowClocker_1</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.400</twRouteDel><twTotDel>2.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>38.083</twSlack><twSrc BELType="FF">prescaler_4</twSrc><twDest BELType="FF">slowClocker_1</twDest><twTotPathDel>1.857</twTotPathDel><twClkSkew dest = "0.105" src = "0.130">0.025</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>prescaler_4</twSrc><twDest BELType='FF'>slowClocker_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X0Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>prescaler&lt;7&gt;</twComp><twBEL>prescaler_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>prescaler&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;1</twComp><twBEL>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>_n0200</twComp><twBEL>_n02001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>_n0200</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>slowClocker&lt;3&gt;</twComp><twBEL>slowClocker_1</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.244</twRouteDel><twTotDel>1.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>38.089</twSlack><twSrc BELType="FF">prescaler_3</twSrc><twDest BELType="FF">slowClocker_1</twDest><twTotPathDel>1.852</twTotPathDel><twClkSkew dest = "0.105" src = "0.129">0.024</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>prescaler_3</twSrc><twDest BELType='FF'>slowClocker_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X0Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y90.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>prescaler&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;1</twComp><twBEL>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>_n0200</twComp><twBEL>_n02001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>_n0200</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>slowClocker&lt;3&gt;</twComp><twBEL>slowClocker_1</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.239</twRouteDel><twTotDel>1.852</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point slowClocker_2 (SLICE_X3Y90.SR), 15 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.928</twSlack><twSrc BELType="FF">prescaler_0</twSrc><twDest BELType="FF">slowClocker_2</twDest><twTotPathDel>2.013</twTotPathDel><twClkSkew dest = "0.105" src = "0.129">0.024</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>prescaler_0</twSrc><twDest BELType='FF'>slowClocker_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X0Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y90.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>prescaler&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;1</twComp><twBEL>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>_n0200</twComp><twBEL>_n02001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>_n0200</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>slowClocker&lt;3&gt;</twComp><twBEL>slowClocker_2</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.400</twRouteDel><twTotDel>2.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>38.083</twSlack><twSrc BELType="FF">prescaler_4</twSrc><twDest BELType="FF">slowClocker_2</twDest><twTotPathDel>1.857</twTotPathDel><twClkSkew dest = "0.105" src = "0.130">0.025</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>prescaler_4</twSrc><twDest BELType='FF'>slowClocker_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X0Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>prescaler&lt;7&gt;</twComp><twBEL>prescaler_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>prescaler&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;1</twComp><twBEL>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>_n0200</twComp><twBEL>_n02001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>_n0200</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>slowClocker&lt;3&gt;</twComp><twBEL>slowClocker_2</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.244</twRouteDel><twTotDel>1.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>38.089</twSlack><twSrc BELType="FF">prescaler_3</twSrc><twDest BELType="FF">slowClocker_2</twDest><twTotPathDel>1.852</twTotPathDel><twClkSkew dest = "0.105" src = "0.129">0.024</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>prescaler_3</twSrc><twDest BELType='FF'>slowClocker_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X0Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y90.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>prescaler&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;1</twComp><twBEL>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>prescaler[14]_PWR_10_o_equal_3_o&lt;14&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>_n0200</twComp><twBEL>_n02001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>_n0200</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>slowClocker&lt;3&gt;</twComp><twBEL>slowClocker_2</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.239</twRouteDel><twTotDel>1.852</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slowClocker_3 (SLICE_X3Y90.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.243</twSlack><twSrc BELType="FF">slowClocker_3</twSrc><twDest BELType="FF">slowClocker_3</twDest><twTotPathDel>0.243</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slowClocker_3</twSrc><twDest BELType='FF'>slowClocker_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X3Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>slowClocker&lt;3&gt;</twComp><twBEL>slowClocker_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>slowClocker&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.006</twDelInfo><twComp>slowClocker&lt;3&gt;</twComp><twBEL>slowClocker&lt;3&gt;_rt</twBEL><twBEL>Mcount_slowClocker_cy&lt;3&gt;</twBEL><twBEL>slowClocker_3</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.243</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slowClocker_7 (SLICE_X3Y91.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.243</twSlack><twSrc BELType="FF">slowClocker_7</twSrc><twDest BELType="FF">slowClocker_7</twDest><twTotPathDel>0.243</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slowClocker_7</twSrc><twDest BELType='FF'>slowClocker_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X3Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y91.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y91.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.006</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker&lt;7&gt;_rt</twBEL><twBEL>Mcount_slowClocker_cy&lt;7&gt;</twBEL><twBEL>slowClocker_7</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.243</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point prescaler_3 (SLICE_X0Y89.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.245</twSlack><twSrc BELType="FF">prescaler_3</twSrc><twDest BELType="FF">prescaler_3</twDest><twTotPathDel>0.245</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>prescaler_3</twSrc><twDest BELType='FF'>prescaler_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X0Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y89.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.139</twDelInfo><twComp>prescaler&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y89.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.006</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler&lt;3&gt;_rt</twBEL><twBEL>Mcount_prescaler_cy&lt;3&gt;</twBEL><twBEL>prescaler_3</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>0.139</twRouteDel><twTotDel>0.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="81"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="82" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_25_50" slack="30.000" period="40.000" constraintValue="20.000" deviceLimit="5.000" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" locationPin="MMCME2_ADV_X0Y1.CLKIN1" clockNet="clk25MHz"/><twPinLimit anchorID="83" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_25_50" slack="30.000" period="40.000" constraintValue="20.000" deviceLimit="5.000" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" locationPin="MMCME2_ADV_X0Y1.CLKIN1" clockNet="clk25MHz"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="38.592" period="40.000" constraintValue="40.000" deviceLimit="1.408" freqLimit="710.227" physResource="clk_25_buf/I0" logResource="clk_25_buf/I0" locationPin="BUFGCTRL_X0Y3.I0" clockNet="clk_25M_local"/></twPinLimitRpt></twConst><twConst anchorID="85" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF&quot; derived from  NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;  divided by 8.00 to 5 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.225</twMinPer></twConstHead><twPinLimitRpt anchorID="86"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF&quot; derived from
 NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;
 divided by 8.00 to 5 nS  
</twPinLimitBanner><twPinLimit anchorID="87" type="MAXPERIOD" name="Tdlycper_REFCLK" slack="0.264" period="5.000" constraintValue="5.000" deviceLimit="5.264" freqLimit="189.970" physResource="fLink/idel_ctrl_MapLib_replicate1/REFCLK" logResource="fLink/idel_ctrl_MapLib_replicate1/REFCLK" locationPin="IDELAYCTRL_X0Y1.REFCLK" clockNet="fLink/clk200MHz"/><twPinLimit anchorID="88" type="MAXPERIOD" name="Tdlycper_REFCLK" slack="0.264" period="5.000" constraintValue="5.000" deviceLimit="5.264" freqLimit="189.970" physResource="fLink/idel_ctrl_MapLib_replicate5/REFCLK" logResource="fLink/idel_ctrl_MapLib_replicate5/REFCLK" locationPin="IDELAYCTRL_X1Y0.REFCLK" clockNet="fLink/clk200MHz"/><twPinLimit anchorID="89" type="MAXPERIOD" name="Tdlycper_REFCLK" slack="0.264" period="5.000" constraintValue="5.000" deviceLimit="5.264" freqLimit="189.970" physResource="fLink/idel_ctrl_MapLib_replicate6/REFCLK" logResource="fLink/idel_ctrl_MapLib_replicate6/REFCLK" locationPin="IDELAYCTRL_X1Y1.REFCLK" clockNet="fLink/clk200MHz"/></twPinLimitRpt></twConst><twConst anchorID="90" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from  NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;  divided by 2.00 to 20 nS   </twConstName><twItemCnt>1768</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>256</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.454</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2 (OLOGIC_X0Y74.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.273</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2</twDest><twTotPathDel>3.420</twTotPathDel><twClkSkew dest = "3.178" src = "3.326">0.148</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.035" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.159</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.708</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y74.CLKDIV</twSite><twDelType>Toscck_SR_SYNC</twDelType><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2</twComp><twBEL>fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2</twBEL></twPathDel><twLogDel>0.712</twLogDel><twRouteDel>2.708</twRouteDel><twTotDel>3.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/deser_VM/deser_inst/state_FSM_FFd1 (SLICE_X10Y57.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.358</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/deser_VM/deser_inst/state_FSM_FFd1</twDest><twTotPathDel>3.228</twTotPathDel><twClkSkew dest = "3.071" src = "3.326">0.255</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.035" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.159</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/deser_VM/deser_inst/state_FSM_FFd1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.815</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y57.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>fLink/deser_VM/deser_inst/state_FSM_FFd2</twComp><twBEL>fLink/deser_VM/deser_inst/state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>2.815</twRouteDel><twTotDel>3.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/deser_VM/deser_inst/state_FSM_FFd2 (SLICE_X10Y57.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.358</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/deser_VM/deser_inst/state_FSM_FFd2</twDest><twTotPathDel>3.228</twTotPathDel><twClkSkew dest = "3.071" src = "3.326">0.255</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.035" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.159</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/deser_VM/deser_inst/state_FSM_FFd2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.815</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y57.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>fLink/deser_VM/deser_inst/state_FSM_FFd2</twComp><twBEL>fLink/deser_VM/deser_inst/state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>2.815</twRouteDel><twTotDel>3.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from
 NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2 (OLOGIC_X0Y74.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">fLink/MSB_2</twSrc><twDest BELType="FF">fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2</twDest><twTotPathDel>0.506</twTotPathDel><twClkSkew dest = "1.744" src = "1.398">-0.346</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.035" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.159</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fLink/MSB_2</twSrc><twDest BELType='FF'>fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y70.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>fLink/MSB&lt;7&gt;</twComp><twBEL>fLink/MSB_2</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y74.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.384</twDelInfo><twComp>fLink/MSB&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X0Y74.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2</twComp><twBEL>fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2</twBEL></twPathDel><twLogDel>0.122</twLogDel><twRouteDel>0.384</twRouteDel><twTotDel>0.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/deser_VM/deser_inst/CONTA_0 (SLICE_X8Y56.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.036</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/deser_VM/deser_inst/CONTA_0</twDest><twTotPathDel>0.487</twTotPathDel><twClkSkew dest = "1.695" src = "1.403">-0.292</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.035" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.159</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/deser_VM/deser_inst/CONTA_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twFalling">0.319</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y56.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.050</twDelInfo><twComp>fLink/deser_VM/deser_inst/CONTA&lt;4&gt;</twComp><twBEL>fLink/deser_VM/deser_inst/CONTA_0</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>0.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/deser_VM/deser_inst/CONTA_2 (SLICE_X8Y56.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.036</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/deser_VM/deser_inst/CONTA_2</twDest><twTotPathDel>0.487</twTotPathDel><twClkSkew dest = "1.695" src = "1.403">-0.292</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.035" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.159</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/deser_VM/deser_inst/CONTA_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twFalling">0.319</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y56.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.050</twDelInfo><twComp>fLink/deser_VM/deser_inst/CONTA&lt;4&gt;</twComp><twBEL>fLink/deser_VM/deser_inst/CONTA_2</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>0.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="103"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from
 NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  
</twPinLimitBanner><twPinLimit anchorID="104" type="MINPERIOD" name="Tidelayper_C" slack="18.000" period="20.000" constraintValue="20.000" deviceLimit="2.000" freqLimit="500.000" physResource="fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C" logResource="fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C" locationPin="IDELAY_X0Y92.C" clockNet="fLink/clk50MHz"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="18.592" period="20.000" constraintValue="20.000" deviceLimit="1.408" freqLimit="710.227" physResource="fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUFG_INST/I0" logResource="fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y4.I0" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF"/><twPinLimit anchorID="106" type="MINPERIOD" name="Tisper_CLKDIV" slack="18.751" period="20.000" constraintValue="20.000" deviceLimit="1.249" freqLimit="800.641" physResource="fLink/deser_VM/deser_inst/AISER8b/ISERDES_NODELAY_master/CLKDIV" logResource="fLink/deser_VM/deser_inst/AISER8b/ISERDES_NODELAY_master/CLKDIV" locationPin="ILOGIC_X0Y92.CLKDIV" clockNet="fLink/clk50MHz"/></twPinLimitRpt></twConst><twConst anchorID="107" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from  NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;  divided by 4.00 to 10 nS   </twConstName><twItemCnt>534</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>446</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.200</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (SLICE_X7Y53.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.800</twSlack><twSrc BELType="FF">reset_1</twSrc><twDest BELType="FF">fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twDest><twTotPathDel>2.968</twTotPathDel><twClkSkew dest = "1.375" src = "1.509">0.134</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.031" fPhaseErr="0.058" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.098</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset_1</twSrc><twDest BELType='FF'>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X2Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reset_1</twComp><twBEL>reset_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>reset_1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>fLink/reset_eff2</twComp><twBEL>fLink/reset_eff21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>fLink/reset_eff2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y53.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twComp><twBEL>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>2.454</twRouteDel><twTotDel>2.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (SLICE_X6Y53.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.825</twSlack><twSrc BELType="FF">reset_1</twSrc><twDest BELType="FF">fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twDest><twTotPathDel>2.943</twTotPathDel><twClkSkew dest = "1.375" src = "1.509">0.134</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.031" fPhaseErr="0.058" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.098</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset_1</twSrc><twDest BELType='FF'>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X2Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reset_1</twComp><twBEL>reset_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>reset_1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>fLink/reset_eff2</twComp><twBEL>fLink/reset_eff21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>fLink/reset_eff2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y53.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>2.454</twRouteDel><twTotDel>2.943</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (SLICE_X6Y53.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.825</twSlack><twSrc BELType="FF">reset_1</twSrc><twDest BELType="FF">fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twTotPathDel>2.943</twTotPathDel><twClkSkew dest = "1.375" src = "1.509">0.134</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.031" fPhaseErr="0.058" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.098</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset_1</twSrc><twDest BELType='FF'>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X2Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reset_1</twComp><twBEL>reset_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>reset_1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>fLink/reset_eff2</twComp><twBEL>fLink/reset_eff21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>fLink/reset_eff2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y53.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>2.454</twRouteDel><twTotDel>2.943</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from
 NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB (SLICE_X2Y66.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.068</twSlack><twSrc BELType="FF">fLink/hout_2</twSrc><twDest BELType="RAM">fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB</twDest><twTotPathDel>0.081</twTotPathDel><twClkSkew dest = "0.072" src = "0.059">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fLink/hout_2</twSrc><twDest BELType='RAM'>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X2Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>fLink/hout&lt;6&gt;</twComp><twBEL>fLink/hout_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y66.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.095</twDelInfo><twComp>fLink/hout&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y66.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.132</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;</twComp><twBEL>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB</twBEL></twPathDel><twLogDel>-0.014</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>0.081</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>-17.3</twPctLog><twPctRoute>117.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X2Y66.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="FF">fLink/hout_0</twSrc><twDest BELType="RAM">fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA</twDest><twTotPathDel>0.082</twTotPathDel><twClkSkew dest = "0.072" src = "0.059">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fLink/hout_0</twSrc><twDest BELType='RAM'>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X2Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>fLink/hout&lt;6&gt;</twComp><twBEL>fLink/hout_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y66.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.095</twDelInfo><twComp>fLink/hout&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y66.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;</twComp><twBEL>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA</twBEL></twPathDel><twLogDel>-0.013</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>0.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>-15.9</twPctLog><twPctRoute>115.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC (SLICE_X2Y66.CI), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.071</twSlack><twSrc BELType="FF">fLink/hout_4</twSrc><twDest BELType="RAM">fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC</twDest><twTotPathDel>0.084</twTotPathDel><twClkSkew dest = "0.072" src = "0.059">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fLink/hout_4</twSrc><twDest BELType='RAM'>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X2Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>fLink/hout&lt;6&gt;</twComp><twBEL>fLink/hout_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y66.CI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.095</twDelInfo><twComp>fLink/hout&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y66.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.129</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;</twComp><twBEL>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC</twBEL></twPathDel><twLogDel>-0.011</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>0.084</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>-13.1</twPctLog><twPctRoute>113.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="120"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from
 NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  
</twPinLimitBanner><twPinLimit anchorID="121" type="MINLOWPULSE" name="Tmpw" slack="8.464" period="10.000" constraintValue="5.000" deviceLimit="0.768" physResource="fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;6&gt;/CLK" logResource="fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/CLK" locationPin="SLICE_X2Y65.CLK" clockNet="fLink/clk100MHz"/><twPinLimit anchorID="122" type="MINHIGHPULSE" name="Tmpw" slack="8.464" period="10.000" constraintValue="5.000" deviceLimit="0.768" physResource="fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;6&gt;/CLK" logResource="fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/CLK" locationPin="SLICE_X2Y65.CLK" clockNet="fLink/clk100MHz"/><twPinLimit anchorID="123" type="MINLOWPULSE" name="Tmpw" slack="8.464" period="10.000" constraintValue="5.000" deviceLimit="0.768" physResource="fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;6&gt;/CLK" logResource="fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK" locationPin="SLICE_X2Y65.CLK" clockNet="fLink/clk100MHz"/></twPinLimitRpt></twConst><twConst anchorID="124" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF&quot; derived from  NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;  divided by 16.00 to 2.500 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.408</twMinPer></twConstHead><twPinLimitRpt anchorID="125"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF&quot; derived from
 NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;
 divided by 16.00 to 2.500 nS  
</twPinLimitBanner><twPinLimit anchorID="126" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="1.092" period="2.500" constraintValue="2.500" deviceLimit="1.408" freqLimit="710.227" physResource="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0" logResource="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF"/><twPinLimit anchorID="127" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="1.429" period="2.500" constraintValue="2.500" deviceLimit="1.071" freqLimit="933.707" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2" locationPin="MMCME2_ADV_X0Y1.CLKOUT2" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF"/><twPinLimit anchorID="128" type="MINPERIOD" name="Tisper_CLK" slack="1.430" period="2.500" constraintValue="2.500" deviceLimit="1.070" freqLimit="934.579" physResource="fLink/deser_VM/deser_inst/AISER8b/ISERDES_NODELAY_master/CLK" logResource="fLink/deser_VM/deser_inst/AISER8b/ISERDES_NODELAY_master/CLK" locationPin="ILOGIC_X0Y92.CLK" clockNet="fLink/clk400MHz"/></twPinLimitRpt></twConst><twConst anchorID="129" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF&quot; derived from  NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;  duty cycle corrected to 40 nS  HIGH 20 nS  </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.408</twMinPer></twConstHead><twPinLimitRpt anchorID="130"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF&quot; derived from
 NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 
</twPinLimitBanner><twPinLimit anchorID="131" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="38.592" period="40.000" constraintValue="40.000" deviceLimit="1.408" freqLimit="710.227" physResource="fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUFG_INST/I0" logResource="fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF"/><twPinLimit anchorID="132" type="MINPERIOD" name="Tmmcmper_CLKFBOUT(Foutmax)" slack="38.929" period="40.000" constraintValue="40.000" deviceLimit="1.071" freqLimit="933.707" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKFBOUT" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKFBOUT" locationPin="MMCME2_ADV_X0Y1.CLKFBOUT" clockNet="fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF"/><twPinLimit anchorID="133" type="MAXPERIOD" name="Tmmcmper_CLKFBOUT(Foutmin)" slack="173.360" period="40.000" constraintValue="40.000" deviceLimit="213.360" freqLimit="4.687" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKFBOUT" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKFBOUT" locationPin="MMCME2_ADV_X0Y1.CLKFBOUT" clockNet="fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF"/></twPinLimitRpt></twConst><twConst anchorID="134" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET &quot;clk_local&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>926581</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24191</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.838</twMinPer></twConstHead><twPathRptBanner iPaths="2132" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_b.scBloc_b/usb/readData_14 (SLICE_X63Y95.DX), 2132 paths
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.162</twSlack><twSrc BELType="FF">make_tel_b.scBloc_b/usb/slowCtBus_rd</twSrc><twDest BELType="FF">make_tel_b.scBloc_b/usb/readData_14</twDest><twTotPathDel>8.846</twTotPathDel><twClkSkew dest = "1.266" src = "1.223">-0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_b.scBloc_b/usb/slowCtBus_rd</twSrc><twDest BELType='FF'>make_tel_b.scBloc_b/usb/readData_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X37Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X37Y160.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus_rd</twComp><twBEL>make_tel_b.scBloc_b/usb/slowCtBus_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y94.D1</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.578</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y94.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>picoBlock/readLate</twComp><twBEL>make_tel_b.scBloc_b/Mmux_slowCtBus_rd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>115</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/decodSeg</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y70.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>i1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/Mmux_segAdRd31</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>i1/waverFast/segAdRd&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y63.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>i1/waverFast/segsOut&lt;15&gt;</twComp><twBEL>i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>i1/waverFast/segsOut&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N345</twComp><twBEL>slowCtBusRd&lt;14&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y76.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>slowCtBusRd&lt;14&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N754</twComp><twBEL>slowCtBusRd&lt;14&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y101.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>slowCtBusRd&lt;14&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;14&gt;14</twComp><twBEL>slowCtBusRd&lt;14&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y92.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>slowCtBusRd&lt;14&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busData&lt;15&gt;</twComp><twBEL>slowCtBusRd&lt;14&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y95.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>slowCtBusRd&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>make_tel_b.scBloc_b/usb/readData&lt;14&gt;</twComp><twBEL>make_tel_b.scBloc_b/usb/readData_14</twBEL></twPathDel><twLogDel>0.691</twLogDel><twRouteDel>8.155</twRouteDel><twTotDel>8.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>7.8</twPctLog><twPctRoute>92.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.222</twSlack><twSrc BELType="FF">make_tel_b.scBloc_b/usb/slowCtBus_rd</twSrc><twDest BELType="FF">make_tel_b.scBloc_b/usb/readData_14</twDest><twTotPathDel>8.786</twTotPathDel><twClkSkew dest = "1.266" src = "1.223">-0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_b.scBloc_b/usb/slowCtBus_rd</twSrc><twDest BELType='FF'>make_tel_b.scBloc_b/usb/readData_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X37Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X37Y160.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus_rd</twComp><twBEL>make_tel_b.scBloc_b/usb/slowCtBus_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y94.D1</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.578</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y94.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>picoBlock/readLate</twComp><twBEL>make_tel_b.scBloc_b/Mmux_slowCtBus_rd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>115</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/decodSeg</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>i1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/segAdRd&lt;1&gt;</twComp><twBEL>i1/waverFast/Mmux_segAdRd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y63.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>i1/waverFast/segAdRd&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y63.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>i1/waverFast/segsOut&lt;15&gt;</twComp><twBEL>i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>i1/waverFast/segsOut&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N345</twComp><twBEL>slowCtBusRd&lt;14&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y76.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>slowCtBusRd&lt;14&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N754</twComp><twBEL>slowCtBusRd&lt;14&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y101.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>slowCtBusRd&lt;14&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;14&gt;14</twComp><twBEL>slowCtBusRd&lt;14&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y92.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>slowCtBusRd&lt;14&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busData&lt;15&gt;</twComp><twBEL>slowCtBusRd&lt;14&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y95.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>slowCtBusRd&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>make_tel_b.scBloc_b/usb/readData&lt;14&gt;</twComp><twBEL>make_tel_b.scBloc_b/usb/readData_14</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>8.097</twRouteDel><twTotDel>8.786</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>7.8</twPctLog><twPctRoute>92.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.295</twSlack><twSrc BELType="FF">make_tel_b.scBloc_b/usb/slowCtBus_rd</twSrc><twDest BELType="FF">make_tel_b.scBloc_b/usb/readData_14</twDest><twTotPathDel>8.713</twTotPathDel><twClkSkew dest = "1.266" src = "1.223">-0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_b.scBloc_b/usb/slowCtBus_rd</twSrc><twDest BELType='FF'>make_tel_b.scBloc_b/usb/readData_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X37Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X37Y160.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus_rd</twComp><twBEL>make_tel_b.scBloc_b/usb/slowCtBus_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y94.D1</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.578</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y94.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>picoBlock/readLate</twComp><twBEL>make_tel_b.scBloc_b/Mmux_slowCtBus_rd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>115</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/decodSeg</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>i1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/Mmux_segAdRd41</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y63.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>i1/waverFast/segAdRd&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y63.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>i1/waverFast/segsOut&lt;15&gt;</twComp><twBEL>i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>i1/waverFast/segsOut&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N345</twComp><twBEL>slowCtBusRd&lt;14&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y76.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>slowCtBusRd&lt;14&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N754</twComp><twBEL>slowCtBusRd&lt;14&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y101.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>slowCtBusRd&lt;14&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;14&gt;14</twComp><twBEL>slowCtBusRd&lt;14&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y92.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>slowCtBusRd&lt;14&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busData&lt;15&gt;</twComp><twBEL>slowCtBusRd&lt;14&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y95.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>slowCtBusRd&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>make_tel_b.scBloc_b/usb/readData&lt;14&gt;</twComp><twBEL>make_tel_b.scBloc_b/usb/readData_14</twBEL></twPathDel><twLogDel>0.691</twLogDel><twRouteDel>8.022</twRouteDel><twTotDel>8.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2128" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_b.scBloc_b/usb/readData_13 (SLICE_X63Y95.BX), 2128 paths
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.449</twSlack><twSrc BELType="FF">make_tel_b.scBloc_b/usb/slowCtBus_rd</twSrc><twDest BELType="FF">make_tel_b.scBloc_b/usb/readData_13</twDest><twTotPathDel>8.559</twTotPathDel><twClkSkew dest = "1.266" src = "1.223">-0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_b.scBloc_b/usb/slowCtBus_rd</twSrc><twDest BELType='FF'>make_tel_b.scBloc_b/usb/readData_13</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X37Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X37Y160.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus_rd</twComp><twBEL>make_tel_b.scBloc_b/usb/slowCtBus_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y94.D1</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.578</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y94.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>picoBlock/readLate</twComp><twBEL>make_tel_b.scBloc_b/Mmux_slowCtBus_rd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>115</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/decodSeg</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y70.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>i1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/Mmux_segAdRd31</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>i1/waverFast/segAdRd&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/segsOut&lt;15&gt;</twComp><twBEL>i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y76.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>i1/waverFast/segsOut&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N345</twComp><twBEL>slowCtBusRd&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>slowCtBusRd&lt;13&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N756</twComp><twBEL>slowCtBusRd&lt;13&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y99.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>slowCtBusRd&lt;13&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;13&gt;14</twComp><twBEL>slowCtBusRd&lt;13&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y92.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>slowCtBusRd&lt;13&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busData&lt;15&gt;</twComp><twBEL>slowCtBusRd&lt;13&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>slowCtBusRd&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>make_tel_b.scBloc_b/usb/readData&lt;14&gt;</twComp><twBEL>make_tel_b.scBloc_b/usb/readData_13</twBEL></twPathDel><twLogDel>0.598</twLogDel><twRouteDel>7.961</twRouteDel><twTotDel>8.559</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>7.0</twPctLog><twPctRoute>93.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.504</twSlack><twSrc BELType="FF">make_tel_b.scBloc_b/usb/slowCtBus_rd</twSrc><twDest BELType="FF">make_tel_b.scBloc_b/usb/readData_13</twDest><twTotPathDel>8.504</twTotPathDel><twClkSkew dest = "1.266" src = "1.223">-0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_b.scBloc_b/usb/slowCtBus_rd</twSrc><twDest BELType='FF'>make_tel_b.scBloc_b/usb/readData_13</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X37Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X37Y160.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus_rd</twComp><twBEL>make_tel_b.scBloc_b/usb/slowCtBus_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y94.D1</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.578</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y94.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>picoBlock/readLate</twComp><twBEL>make_tel_b.scBloc_b/Mmux_slowCtBus_rd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>115</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/decodSeg</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>i1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/segAdRd&lt;1&gt;</twComp><twBEL>i1/waverFast/Mmux_segAdRd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y63.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>i1/waverFast/segAdRd&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/segsOut&lt;15&gt;</twComp><twBEL>i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y76.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>i1/waverFast/segsOut&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N345</twComp><twBEL>slowCtBusRd&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>slowCtBusRd&lt;13&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N756</twComp><twBEL>slowCtBusRd&lt;13&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y99.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>slowCtBusRd&lt;13&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;13&gt;14</twComp><twBEL>slowCtBusRd&lt;13&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y92.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>slowCtBusRd&lt;13&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busData&lt;15&gt;</twComp><twBEL>slowCtBusRd&lt;13&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>slowCtBusRd&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>make_tel_b.scBloc_b/usb/readData&lt;14&gt;</twComp><twBEL>make_tel_b.scBloc_b/usb/readData_13</twBEL></twPathDel><twLogDel>0.598</twLogDel><twRouteDel>7.906</twRouteDel><twTotDel>8.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>7.0</twPctLog><twPctRoute>93.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.581</twSlack><twSrc BELType="FF">make_tel_b.scBloc_b/usb/slowCtBus_rd</twSrc><twDest BELType="FF">make_tel_b.scBloc_b/usb/readData_13</twDest><twTotPathDel>8.427</twTotPathDel><twClkSkew dest = "1.266" src = "1.223">-0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_b.scBloc_b/usb/slowCtBus_rd</twSrc><twDest BELType='FF'>make_tel_b.scBloc_b/usb/readData_13</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X37Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X37Y160.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus_rd</twComp><twBEL>make_tel_b.scBloc_b/usb/slowCtBus_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y94.D1</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.578</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y94.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>picoBlock/readLate</twComp><twBEL>make_tel_b.scBloc_b/Mmux_slowCtBus_rd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>115</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/decodSeg</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>i1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/Mmux_segAdRd41</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y63.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>i1/waverFast/segAdRd&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/segsOut&lt;15&gt;</twComp><twBEL>i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y76.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>i1/waverFast/segsOut&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N345</twComp><twBEL>slowCtBusRd&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>slowCtBusRd&lt;13&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N756</twComp><twBEL>slowCtBusRd&lt;13&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y99.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>slowCtBusRd&lt;13&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;13&gt;14</twComp><twBEL>slowCtBusRd&lt;13&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y92.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>slowCtBusRd&lt;13&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busData&lt;15&gt;</twComp><twBEL>slowCtBusRd&lt;13&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>slowCtBusRd&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>make_tel_b.scBloc_b/usb/readData&lt;14&gt;</twComp><twBEL>make_tel_b.scBloc_b/usb/readData_13</twBEL></twPathDel><twLogDel>0.598</twLogDel><twRouteDel>7.829</twRouteDel><twTotDel>8.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>7.1</twPctLog><twPctRoute>92.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2171" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_b.scBloc_b/usb/readData_8 (SLICE_X64Y98.BX), 2171 paths
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.536</twSlack><twSrc BELType="FF">make_tel_b.scBloc_b/usb/slowCtBus_rd</twSrc><twDest BELType="FF">make_tel_b.scBloc_b/usb/readData_8</twDest><twTotPathDel>8.472</twTotPathDel><twClkSkew dest = "1.266" src = "1.223">-0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_b.scBloc_b/usb/slowCtBus_rd</twSrc><twDest BELType='FF'>make_tel_b.scBloc_b/usb/readData_8</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X37Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X37Y160.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus_rd</twComp><twBEL>make_tel_b.scBloc_b/usb/slowCtBus_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y94.D1</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.578</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y94.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>picoBlock/readLate</twComp><twBEL>make_tel_b.scBloc_b/Mmux_slowCtBus_rd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>115</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/decodSeg</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>i1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/segAdRd&lt;4&gt;</twComp><twBEL>i1/waverFast/Mmux_segAdRd51</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>i1/waverFast/segAdRd&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>i1/waverFast/segsOut&lt;11&gt;</twComp><twBEL>i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y67.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>i1/waverFast/segsOut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;8&gt;12</twComp><twBEL>slowCtBusRd&lt;8&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y107.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>slowCtBusRd&lt;8&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;8&gt;14</twComp><twBEL>slowCtBusRd&lt;8&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>slowCtBusRd&lt;8&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busData&lt;9&gt;</twComp><twBEL>slowCtBusRd&lt;8&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y98.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>slowCtBusRd&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>make_tel_b.scBloc_b/usb/readData&lt;10&gt;</twComp><twBEL>make_tel_b.scBloc_b/usb/readData_8</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>7.835</twRouteDel><twTotDel>8.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>7.5</twPctLog><twPctRoute>92.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.590</twSlack><twSrc BELType="FF">make_tel_b.scBloc_b/usb/slowCtBus_rd</twSrc><twDest BELType="FF">make_tel_b.scBloc_b/usb/readData_8</twDest><twTotPathDel>8.418</twTotPathDel><twClkSkew dest = "1.266" src = "1.223">-0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_b.scBloc_b/usb/slowCtBus_rd</twSrc><twDest BELType='FF'>make_tel_b.scBloc_b/usb/readData_8</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X37Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X37Y160.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus_rd</twComp><twBEL>make_tel_b.scBloc_b/usb/slowCtBus_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y94.D1</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.578</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y94.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>picoBlock/readLate</twComp><twBEL>make_tel_b.scBloc_b/Mmux_slowCtBus_rd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>115</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/decodSeg</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>i1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/segAdRd&lt;1&gt;</twComp><twBEL>i1/waverFast/Mmux_segAdRd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i1/waverFast/segAdRd&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>i1/waverFast/segsOut&lt;11&gt;</twComp><twBEL>i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y67.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>i1/waverFast/segsOut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;8&gt;12</twComp><twBEL>slowCtBusRd&lt;8&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y107.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>slowCtBusRd&lt;8&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;8&gt;14</twComp><twBEL>slowCtBusRd&lt;8&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>slowCtBusRd&lt;8&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busData&lt;9&gt;</twComp><twBEL>slowCtBusRd&lt;8&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y98.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>slowCtBusRd&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>make_tel_b.scBloc_b/usb/readData&lt;10&gt;</twComp><twBEL>make_tel_b.scBloc_b/usb/readData_8</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>7.781</twRouteDel><twTotDel>8.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>7.6</twPctLog><twPctRoute>92.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.631</twSlack><twSrc BELType="FF">make_tel_b.scBloc_b/usb/slowCtBus_rd</twSrc><twDest BELType="FF">make_tel_b.scBloc_b/usb/readData_8</twDest><twTotPathDel>8.377</twTotPathDel><twClkSkew dest = "1.266" src = "1.223">-0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_b.scBloc_b/usb/slowCtBus_rd</twSrc><twDest BELType='FF'>make_tel_b.scBloc_b/usb/readData_8</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X37Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X37Y160.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus_rd</twComp><twBEL>make_tel_b.scBloc_b/usb/slowCtBus_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y94.D1</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.578</twDelInfo><twComp>make_tel_b.scBloc_b/usb/slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y94.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>picoBlock/readLate</twComp><twBEL>make_tel_b.scBloc_b/Mmux_slowCtBus_rd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>115</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/decodSeg</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y70.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>i1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/Mmux_segAdRd31</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y56.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>i1/waverFast/segAdRd&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>i1/waverFast/segsOut&lt;11&gt;</twComp><twBEL>i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y67.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>i1/waverFast/segsOut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;8&gt;12</twComp><twBEL>slowCtBusRd&lt;8&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y107.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>slowCtBusRd&lt;8&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;8&gt;14</twComp><twBEL>slowCtBusRd&lt;8&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>slowCtBusRd&lt;8&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_b.scBloc_b/picItfBloc/busData&lt;9&gt;</twComp><twBEL>slowCtBusRd&lt;8&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y98.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>slowCtBusRd&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>make_tel_b.scBloc_b/usb/readData&lt;10&gt;</twComp><twBEL>make_tel_b.scBloc_b/usb/readData_8</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>7.738</twRouteDel><twTotDel>8.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>7.6</twPctLog><twPctRoute>92.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk_local&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram (RAMB36_X3Y23.DIBDI8), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">qh1/mainStream_9</twSrc><twDest BELType="RAM">qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>0.072</twTotPathDel><twClkSkew dest = "0.615" src = "0.543">-0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>qh1/mainStream_9</twSrc><twDest BELType='RAM'>qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X58Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.206</twDelInfo><twComp>qh1/mainStream&lt;11&gt;</twComp><twBEL>qh1/mainStream_9</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y23.DIBDI8</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.393</twDelInfo><twComp>qh1/mainStream&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y23.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram</twComp><twBEL>qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.321</twLogDel><twRouteDel>0.393</twRouteDel><twTotDel>0.072</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>-445.8</twPctLog><twPctRoute>545.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/blockHisto2.fastHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y21.DIADI0), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">q3/blockHisto2.fastHisto/dina_0</twSrc><twDest BELType="RAM">q3/blockHisto2.fastHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.080</twTotPathDel><twClkSkew dest = "0.622" src = "0.546">-0.076</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>q3/blockHisto2.fastHisto/dina_0</twSrc><twDest BELType='RAM'>q3/blockHisto2.fastHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X59Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>q3/blockHisto2.fastHisto/dina&lt;6&gt;</twComp><twBEL>q3/blockHisto2.fastHisto/dina_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y21.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.184</twDelInfo><twComp>q3/blockHisto2.fastHisto/dina&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y21.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.282</twDelInfo><twComp>q3/blockHisto2.fastHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>q3/blockHisto2.fastHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.104</twLogDel><twRouteDel>0.184</twRouteDel><twTotDel>0.080</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>-130.0</twPctLog><twPctRoute>230.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram (RAMB36_X3Y23.DIBDI17), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">qh1/mainStream_12</twSrc><twDest BELType="RAM">qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>0.077</twTotPathDel><twClkSkew dest = "0.615" src = "0.542">-0.073</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>qh1/mainStream_12</twSrc><twDest BELType='RAM'>qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X58Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.206</twDelInfo><twComp>qh1/mainStream&lt;13&gt;</twComp><twBEL>qh1/mainStream_12</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y23.DIBDI17</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.398</twDelInfo><twComp>qh1/mainStream&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y23.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram</twComp><twBEL>qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.321</twLogDel><twRouteDel>0.398</twRouteDel><twTotDel>0.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>-416.9</twPctLog><twPctRoute>516.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="159"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk_local&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="160" type="MINPERIOD" name="Tadc_DCLK" slack="6.000" period="10.000" constraintValue="10.000" deviceLimit="4.000" freqLimit="250.000" physResource="sysMonBlock/system_mon/sysmon_inst/XADC_INST/DCLK" logResource="sysMonBlock/system_mon/sysmon_inst/XADC_INST/DCLK" locationPin="XADC_X0Y0.DCLK" clockNet="clk"/><twPinLimit anchorID="161" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="delDcm/DCM_ADV_INST/CLKIN1" logResource="delDcm/DCM_ADV_INST/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="clk"/><twPinLimit anchorID="162" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="delDcm/DCM_ADV_INST/CLKIN1" logResource="delDcm/DCM_ADV_INST/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="163" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;delDcm/CLK0_BUF&quot; derived from  NET &quot;clk_local&quot; PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  HIGH 5 nS  </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.408</twMinPer></twConstHead><twPinLimitRpt anchorID="164"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;delDcm/CLK0_BUF&quot; derived from
 NET &quot;clk_local&quot; PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 
</twPinLimitBanner><twPinLimit anchorID="165" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="8.592" period="10.000" constraintValue="10.000" deviceLimit="1.408" freqLimit="710.227" physResource="delDcm/CLK0_BUFG_INST/I0" logResource="delDcm/CLK0_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y5.I0" clockNet="delDcm/CLK0_BUF"/><twPinLimit anchorID="166" type="MINPERIOD" name="Tmmcmper_CLKFBOUT(Foutmax)" slack="8.929" period="10.000" constraintValue="10.000" deviceLimit="1.071" freqLimit="933.707" physResource="delDcm/DCM_ADV_INST/CLKFBOUT" logResource="delDcm/DCM_ADV_INST/CLKFBOUT" locationPin="MMCME2_ADV_X0Y0.CLKFBOUT" clockNet="delDcm/CLK0_BUF"/><twPinLimit anchorID="167" type="MAXPERIOD" name="Tmmcmper_CLKFBOUT(Foutmin)" slack="203.360" period="10.000" constraintValue="10.000" deviceLimit="213.360" freqLimit="4.687" physResource="delDcm/DCM_ADV_INST/CLKFBOUT" logResource="delDcm/DCM_ADV_INST/CLKFBOUT" locationPin="MMCME2_ADV_X0Y0.CLKFBOUT" clockNet="delDcm/CLK0_BUF"/></twPinLimitRpt></twConst><twConst anchorID="168" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_ADC_250_CLK = PERIOD TIMEGRP &quot;ADC_250_CLK&quot; 4 ns HIGH 50% PRIORITY 1;</twConstName><twItemCnt>5703</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1343</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.792</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y7.DIADI3), 5 paths
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.208</twSlack><twSrc BELType="RAM">i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="RAM">i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>3.765</twTotPathDel><twClkSkew dest = "0.658" src = "0.650">-0.008</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='RAM'>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X4Y11.CLKBWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i2/adcClk</twSrcClk><twPathDel><twSite>RAMB18_X4Y11.DOBDO14</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twComp><twBEL>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>i2/waverFast/circOut&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y33.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>i2/waverFast/weFifo</twComp><twBEL>i2/waverFast/Mmux_fifoIn51</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y7.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>i2/waverFast/fifoIn&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y7.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>2.485</twLogDel><twRouteDel>1.280</twRouteDel><twTotDel>3.765</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>66.0</twPctLog><twPctRoute>34.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.694</twSlack><twSrc BELType="FF">i2/waverFast/acqFastCs_FSM_FFd3</twSrc><twDest BELType="RAM">i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>2.241</twTotPathDel><twClkSkew dest = "0.658" src = "0.688">0.030</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i2/waverFast/acqFastCs_FSM_FFd3</twSrc><twDest BELType='RAM'>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X68Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i2/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>i2/waverFast/acqFastCs_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>i2/waverFast/acqFastCs_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y33.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>i2/waverFast/weFifo</twComp><twBEL>i2/waverFast/Mmux_fifoIn51</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y7.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>i2/waverFast/fifoIn&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y7.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.944</twLogDel><twRouteDel>1.297</twRouteDel><twTotDel>2.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.776</twSlack><twSrc BELType="FF">i2/waverFast/acqFastCs_FSM_FFd1</twSrc><twDest BELType="RAM">i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>2.159</twTotPathDel><twClkSkew dest = "0.658" src = "0.688">0.030</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i2/waverFast/acqFastCs_FSM_FFd1</twSrc><twDest BELType='RAM'>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X68Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i2/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>i2/waverFast/acqFastCs_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>i2/waverFast/acqFastCs_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y33.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>i2/waverFast/weFifo</twComp><twBEL>i2/waverFast/Mmux_fifoIn51</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y7.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>i2/waverFast/fifoIn&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y7.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>1.213</twRouteDel><twTotDel>2.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y9.DIADI0), 12 paths
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.215</twSlack><twSrc BELType="RAM">i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="RAM">i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>3.762</twTotPathDel><twClkSkew dest = "0.662" src = "0.650">-0.012</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='RAM'>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X4Y11.CLKBWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i2/adcClk</twSrcClk><twPathDel><twSite>RAMB18_X4Y11.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twComp><twBEL>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>i2/waverFast/circOut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N891</twComp><twBEL>i2/waverFast/Mmux_fifoIn71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y9.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>i2/waverFast/fifoIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y9.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>2.386</twLogDel><twRouteDel>1.376</twRouteDel><twTotDel>3.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>63.4</twPctLog><twPctRoute>36.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.349</twSlack><twSrc BELType="FF">i2/waverFast/acqFastCs_FSM_FFd2</twSrc><twDest BELType="RAM">i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>2.590</twTotPathDel><twClkSkew dest = "0.662" src = "0.688">0.026</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i2/waverFast/acqFastCs_FSM_FFd2</twSrc><twDest BELType='RAM'>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X68Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X68Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i2/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>i2/waverFast/acqFastCs_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y38.D4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>i2/waverFast/acqFastCs_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i2/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>i2/waverFast/Mmux_fifoIn151</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>i2/waverFast/Mmux_fifoIn15</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N891</twComp><twBEL>i2/waverFast/Mmux_fifoIn71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y9.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>i2/waverFast/fifoIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y9.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>1.702</twRouteDel><twTotDel>2.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.371</twSlack><twSrc BELType="FF">i2/waverFast/acqFastCs_FSM_FFd3</twSrc><twDest BELType="RAM">i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>2.568</twTotPathDel><twClkSkew dest = "0.662" src = "0.688">0.026</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i2/waverFast/acqFastCs_FSM_FFd3</twSrc><twDest BELType='RAM'>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X68Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X68Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i2/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>i2/waverFast/acqFastCs_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y38.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>i2/waverFast/acqFastCs_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i2/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>i2/waverFast/Mmux_fifoIn151</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>i2/waverFast/Mmux_fifoIn15</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N891</twComp><twBEL>i2/waverFast/Mmux_fifoIn71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y9.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>i2/waverFast/fifoIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y9.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>1.680</twRouteDel><twTotDel>2.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y13.DIADI1), 12 paths
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.278</twSlack><twSrc BELType="RAM">ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="RAM">ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>3.683</twTotPathDel><twClkSkew dest = "0.653" src = "0.657">0.004</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='RAM'>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X5Y26.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ql1/adcClk</twSrcClk><twPathDel><twSite>RAMB18_X5Y26.DO24</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>ql1/waverFast/circOut&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;7&gt;</twComp><twBEL>ql1/waverFast/Mmux_fifoIn121</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y13.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y13.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>2.386</twLogDel><twRouteDel>1.297</twRouteDel><twTotDel>3.683</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twDestClk><twPctLog>64.8</twPctLog><twPctRoute>35.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.209</twSlack><twSrc BELType="FF">ql1/waverFast/acqFastCs_FSM_FFd2</twSrc><twDest BELType="RAM">ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>2.778</twTotPathDel><twClkSkew dest = "0.653" src = "0.631">-0.022</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ql1/waverFast/acqFastCs_FSM_FFd2</twSrc><twDest BELType='RAM'>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X85Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ql1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X85Y64.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>ql1/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>ql1/waverFast/acqFastCs_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y64.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>ql1/waverFast/acqFastCs_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y64.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>ql1/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>ql1/waverFast/Mmux_fifoIn161</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y65.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>ql1/waverFast/Mmux_fifoIn16</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;7&gt;</twComp><twBEL>ql1/waverFast/Mmux_fifoIn121</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y13.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y13.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.952</twLogDel><twRouteDel>1.826</twRouteDel><twTotDel>2.778</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.270</twSlack><twSrc BELType="FF">ql1/waverFast/acqFastCs_FSM_FFd2</twSrc><twDest BELType="RAM">ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>2.717</twTotPathDel><twClkSkew dest = "0.653" src = "0.631">-0.022</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ql1/waverFast/acqFastCs_FSM_FFd2</twSrc><twDest BELType='RAM'>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X85Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ql1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X85Y64.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>ql1/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>ql1/waverFast/acqFastCs_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y64.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>ql1/waverFast/acqFastCs_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>ql1/waverFast/Mmux_fifoIn151</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y65.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>ql1/waverFast/Mmux_fifoIn15</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;7&gt;</twComp><twBEL>ql1/waverFast/Mmux_fifoIn121</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y13.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y13.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>1.865</twRouteDel><twTotDel>2.717</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ADC_250_CLK = PERIOD TIMEGRP &quot;ADC_250_CLK&quot; 4 ns HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y6.DIADI1), 5 paths
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.031</twSlack><twSrc BELType="FF">i1/waverFast/valResync</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.116</twTotPathDel><twClkSkew dest = "0.659" src = "0.574">-0.085</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i1/waverFast/valResync</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X81Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X81Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>i1/waverFast/valResync</twComp><twBEL>i1/waverFast/valResync</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>i1/waverFast/valResync</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.036</twDelInfo><twComp>i1/waverFast/fifoIn&lt;8&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn31</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y6.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>i1/waverFast/fifoIn&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y6.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.313</twLogDel><twRouteDel>0.429</twRouteDel><twTotDel>0.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>-269.8</twPctLog><twPctRoute>369.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.266</twSlack><twSrc BELType="FF">i1/waverFast/acqFastCs_FSM_FFd3</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.330</twTotPathDel><twClkSkew dest = "0.372" src = "0.308">-0.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>i1/waverFast/acqFastCs_FSM_FFd3</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X80Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X80Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>i1/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>i1/waverFast/acqFastCs_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>i1/waverFast/acqFastCs_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>i1/waverFast/fifoIn&lt;8&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn31</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y6.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.184</twDelInfo><twComp>i1/waverFast/fifoIn&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y6.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.168</twLogDel><twRouteDel>0.498</twRouteDel><twTotDel>0.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>-50.9</twPctLog><twPctRoute>150.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.272</twSlack><twSrc BELType="FF">i1/waverFast/acqFastCs_FSM_FFd2</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.336</twTotPathDel><twClkSkew dest = "0.372" src = "0.308">-0.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>i1/waverFast/acqFastCs_FSM_FFd2</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X80Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X80Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>i1/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>i1/waverFast/acqFastCs_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>i1/waverFast/acqFastCs_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>i1/waverFast/fifoIn&lt;8&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn31</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y6.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.184</twDelInfo><twComp>i1/waverFast/fifoIn&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y6.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.168</twLogDel><twRouteDel>0.504</twRouteDel><twTotDel>0.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>-50.0</twPctLog><twPctRoute>150.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X5Y26.ADDRARDADDR12), 1 path
</twPathRptBanner><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.053</twSlack><twSrc BELType="FF">ql1/waverFast/ctWrCirc_8</twSrc><twDest BELType="RAM">ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.094</twTotPathDel><twClkSkew dest = "0.100" src = "0.059">-0.041</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ql1/waverFast/ctWrCirc_8</twSrc><twDest BELType='RAM'>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X88Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>ql1/waverFast/ctWrCirc&lt;9&gt;</twComp><twBEL>ql1/waverFast/ctWrCirc_8</twBEL></twPathDel><twPathDel><twSite>RAMB18_X5Y26.ADDRARDADDR12</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.159</twDelInfo><twComp>ql1/waverFast/ctWrCirc&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X5Y26.RDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.065</twLogDel><twRouteDel>0.159</twRouteDel><twTotDel>0.094</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twDestClk><twPctLog>-69.1</twPctLog><twPctRoute>169.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y8.ADDRARDADDRU3), 1 path
</twPathRptBanner><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.084</twSlack><twSrc BELType="FF">i2/waverFast/adWrFifo_1</twSrc><twDest BELType="RAM">i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.157</twTotPathDel><twClkSkew dest = "0.414" src = "0.341">-0.073</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>i2/waverFast/adWrFifo_1</twSrc><twDest BELType='RAM'>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X62Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>i2/waverFast/adWrFifo&lt;3&gt;</twComp><twBEL>i2/waverFast/adWrFifo_1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y8.ADDRARDADDRU3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.222</twDelInfo><twComp>i2/waverFast/adWrFifo&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y8.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.065</twLogDel><twRouteDel>0.222</twRouteDel><twTotDel>0.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>-41.4</twPctLog><twPctRoute>141.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="197"><twPinLimitBanner>Component Switching Limit Checks: TS_ADC_250_CLK = PERIOD TIMEGRP &quot;ADC_250_CLK&quot; 4 ns HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="198" type="MINPERIOD" name="Tbrper_I(Fmax)" slack="2.149" period="4.000" constraintValue="4.000" deviceLimit="1.851" freqLimit="540.249" physResource="i2/ddr_16_1/bufferR/I" logResource="i2/ddr_16_1/bufferR/I" locationPin="BUFR_X1Y1.I" clockNet="i2/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="199" type="MINPERIOD" name="Tbrper_I(Fmax)" slack="2.149" period="4.000" constraintValue="4.000" deviceLimit="1.851" freqLimit="540.249" physResource="ql1/ddr_16_1/bufferR/I" logResource="ql1/ddr_16_1/bufferR/I" locationPin="BUFR_X1Y7.I" clockNet="ql1/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="200" type="MINPERIOD" name="Tbrper_I(Fmax)" slack="2.149" period="4.000" constraintValue="4.000" deviceLimit="1.851" freqLimit="540.249" physResource="i1/ddr_16_1/bufferR/I" logResource="i1/ddr_16_1/bufferR/I" locationPin="BUFR_X1Y0.I" clockNet="i1/ddr_16_1/clkDelayedRaw"/></twPinLimitRpt></twConst><twConstRollupTable uID="4" anchorID="201"><twConstRollup name="clk_25M_local" fullName="NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="10.000" actualRollup="25.800" errors="0" errorRollup="0" items="722" itemsRollup="2302"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF&quot; derived from  NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;  divided by 8.00 to 5 nS   " type="child" depth="1" requirement="5.000" prefType="period" actual="3.225" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from  NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;  divided by 2.00 to 20 nS   " type="child" depth="1" requirement="20.000" prefType="period" actual="7.454" actualRollup="N/A" errors="0" errorRollup="0" items="1768" itemsRollup="0"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from  NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;  divided by 4.00 to 10 nS   " type="child" depth="1" requirement="10.000" prefType="period" actual="3.200" actualRollup="N/A" errors="0" errorRollup="0" items="534" itemsRollup="0"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF&quot; derived from  NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;  divided by 16.00 to 2.500 nS   " type="child" depth="1" requirement="2.500" prefType="period" actual="1.408" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF&quot; derived from  NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;  duty cycle corrected to 40 nS  HIGH 20 nS  " type="child" depth="1" requirement="40.000" prefType="period" actual="1.408" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="5" anchorID="202"><twConstRollup name="clk_local" fullName="NET &quot;clk_local&quot; PERIOD = 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="8.838" actualRollup="1.408" errors="0" errorRollup="0" items="926581" itemsRollup="0"/><twConstRollup name="delDcm/CLK0_BUF" fullName="PERIOD analysis for net &quot;delDcm/CLK0_BUF&quot; derived from  NET &quot;clk_local&quot; PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  HIGH 5 nS  " type="child" depth="1" requirement="10.000" prefType="period" actual="1.408" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="203">0</twUnmetConstCnt><twDataSheet anchorID="204" twNameLen="15"><twClk2SUList anchorID="205" twDestWidth="9"><twDest>ckAdcI1_n</twDest><twClk2SU><twSrc>ckAdcI1_n</twSrc><twRiseRise>3.567</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI1_p</twSrc><twRiseRise>3.567</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="206" twDestWidth="9"><twDest>ckAdcI1_p</twDest><twClk2SU><twSrc>ckAdcI1_n</twSrc><twRiseRise>3.567</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI1_p</twSrc><twRiseRise>3.567</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="207" twDestWidth="9"><twDest>ckAdcI2_n</twDest><twClk2SU><twSrc>ckAdcI2_n</twSrc><twRiseRise>3.792</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI2_p</twSrc><twRiseRise>3.792</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="208" twDestWidth="9"><twDest>ckAdcI2_p</twDest><twClk2SU><twSrc>ckAdcI2_n</twSrc><twRiseRise>3.792</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI2_p</twSrc><twRiseRise>3.792</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="209" twDestWidth="9"><twDest>ckAdcQ2_n</twDest><twClk2SU><twSrc>ckAdcQ2_n</twSrc><twRiseRise>3.861</twRiseRise><twFallRise>1.609</twFallRise><twRiseFall>1.807</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ2_p</twSrc><twRiseRise>3.861</twRiseRise><twFallRise>1.609</twFallRise><twRiseFall>1.807</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="210" twDestWidth="9"><twDest>ckAdcQ2_p</twDest><twClk2SU><twSrc>ckAdcQ2_n</twSrc><twRiseRise>3.861</twRiseRise><twFallRise>1.609</twFallRise><twRiseFall>1.807</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ2_p</twSrc><twRiseRise>3.861</twRiseRise><twFallRise>1.609</twFallRise><twRiseFall>1.807</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="211" twDestWidth="9"><twDest>ckAdcQ3_n</twDest><twClk2SU><twSrc>ckAdcQ3_n</twSrc><twRiseRise>4.650</twRiseRise><twFallRise>1.958</twFallRise><twRiseFall>2.157</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ3_p</twSrc><twRiseRise>4.650</twRiseRise><twFallRise>1.958</twFallRise><twRiseFall>2.157</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="212" twDestWidth="9"><twDest>ckAdcQ3_p</twDest><twClk2SU><twSrc>ckAdcQ3_n</twSrc><twRiseRise>4.650</twRiseRise><twFallRise>1.958</twFallRise><twRiseFall>2.157</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ3_p</twSrc><twRiseRise>4.650</twRiseRise><twFallRise>1.958</twFallRise><twRiseFall>2.157</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="213" twDestWidth="10"><twDest>ckAdcQH1_n</twDest><twClk2SU><twSrc>ckAdcQH1_n</twSrc><twRiseRise>3.700</twRiseRise><twFallRise>2.470</twFallRise><twRiseFall>2.490</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQH1_p</twSrc><twRiseRise>3.700</twRiseRise><twFallRise>2.470</twFallRise><twRiseFall>2.490</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="214" twDestWidth="10"><twDest>ckAdcQH1_p</twDest><twClk2SU><twSrc>ckAdcQH1_n</twSrc><twRiseRise>3.700</twRiseRise><twFallRise>2.470</twFallRise><twRiseFall>2.490</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQH1_p</twSrc><twRiseRise>3.700</twRiseRise><twFallRise>2.470</twFallRise><twRiseFall>2.490</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="215" twDestWidth="10"><twDest>ckAdcQL1_n</twDest><twClk2SU><twSrc>ckAdcQL1_n</twSrc><twRiseRise>3.722</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcQL1_p</twSrc><twRiseRise>3.722</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="216" twDestWidth="10"><twDest>ckAdcQL1_p</twDest><twClk2SU><twSrc>ckAdcQL1_n</twSrc><twRiseRise>3.722</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcQL1_p</twSrc><twRiseRise>3.722</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="217" twDestWidth="10"><twDest>clk25MHz_n</twDest><twClk2SU><twSrc>clk25MHz_n</twSrc><twRiseRise>5.104</twRiseRise></twClk2SU><twClk2SU><twSrc>clk25MHz_p</twSrc><twRiseRise>5.104</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="218" twDestWidth="10"><twDest>clk25MHz_p</twDest><twClk2SU><twSrc>clk25MHz_n</twSrc><twRiseRise>5.104</twRiseRise></twClk2SU><twClk2SU><twSrc>clk25MHz_p</twSrc><twRiseRise>5.104</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="219" twDestWidth="8"><twDest>sysClk_n</twDest><twClk2SU><twSrc>sysClk_n</twSrc><twRiseRise>8.838</twRiseRise><twFallRise>1.114</twFallRise></twClk2SU><twClk2SU><twSrc>sysClk_p</twSrc><twRiseRise>8.838</twRiseRise><twFallRise>1.114</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="220" twDestWidth="8"><twDest>sysClk_p</twDest><twClk2SU><twSrc>sysClk_n</twSrc><twRiseRise>8.838</twRiseRise><twFallRise>1.114</twFallRise></twClk2SU><twClk2SU><twSrc>sysClk_p</twSrc><twRiseRise>8.838</twRiseRise><twFallRise>1.114</twFallRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="221"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>940312</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>37629</twConnCnt></twConstCov><twStats anchorID="222"><twMinPer>10.000</twMinPer><twFootnote number="1" /><twMaxFreq>100.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Apr 28 14:19:39 2022 </twTimestamp></twFoot><twClientInfo anchorID="223"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 996 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
