# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do alu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/BCDtoSSeg {C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/BCDtoSSeg/display.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:01 on Apr 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/BCDtoSSeg" C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/BCDtoSSeg/display.v 
# -- Compiling module display
# 
# Top level modules:
# 	display
# End time: 16:04:01 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/BCDtoSSeg {C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/BCDtoSSeg/BCDtoSSeg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:01 on Apr 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/BCDtoSSeg" C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/BCDtoSSeg/BCDtoSSeg.v 
# -- Compiling module BCDtoSSeg
# 
# Top level modules:
# 	BCDtoSSeg
# End time: 16:04:02 on Apr 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/sum4bc {C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/sum4bc/Verilog2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:02 on Apr 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/sum4bc" C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/sum4bc/Verilog2.v 
# -- Compiling module sum1bcc
# 
# Top level modules:
# 	sum1bcc
# End time: 16:04:02 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/sum4bc {C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/sum4bc/Sum4bcc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:02 on Apr 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/sum4bc" C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/sum4bc/Sum4bcc.v 
# -- Compiling module sum4bcc
# 
# Top level modules:
# 	sum4bcc
# End time: 16:04:02 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/Restador {C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/Restador/Restador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:02 on Apr 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/Restador" C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/Restador/Restador.v 
# -- Compiling module Restador
# 
# Top level modules:
# 	Restador
# End time: 16:04:02 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/Restador {C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/Restador/rest1bcc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:02 on Apr 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/Restador" C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/Restador/rest1bcc.v 
# -- Compiling module rest1bcc
# 
# Top level modules:
# 	rest1bcc
# End time: 16:04:02 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/multiplicacion {C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/multiplicacion/multiplicador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:03 on Apr 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/multiplicacion" C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/multiplicacion/multiplicador.v 
# -- Compiling module multiplicador
# 
# Top level modules:
# 	multiplicador
# End time: 16:04:03 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2 {C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:03 on Apr 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2" C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:04:03 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/../alu {C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/../alu/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:03 on Apr 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/../alu" C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/../alu/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:04:03 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:04:05 on Apr 23,2020
# Loading work.testbench
# Loading work.alu
# Loading work.sum4bcc
# Loading work.sum1bcc
# Loading work.multiplicador
# Loading work.Restador
# Loading work.rest1bcc
# Loading work.display
# Loading work.BCDtoSSeg
# ** Warning: (vsim-3015) C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/sum4bc/Sum4bcc.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'Ci'. The port definition is at: C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/sum4bc/Verilog2.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut/sumador/s0 File: C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/sum4bc/Verilog2.v
# ** Warning: (vsim-3017) C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/alu.v(60): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut/mul File: C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/multiplicacion/multiplicador.v
# ** Warning: (vsim-3722) C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/alu.v(60): [TFMPC] - Missing connection for port 'done'.
# ** Warning: (vsim-3015) C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/Restador/Restador.v(29): [PCDPC] - Port size (1) does not match connection size (32) for port 'Ci'. The port definition is at: C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/Restador/rest1bcc.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut/rest/s0 File: C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/Restador/rest1bcc.v
# ** Warning: (vsim-3017) C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/alu.v(62): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut/dp File: C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/BCDtoSSeg/display.v
# ** Warning: (vsim-3722) C:/Users/julia/Documents/GitHub/lab05-grupo1/ALU2/alu.v(62): [TFMPC] - Missing connection for port 'led'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# WARNING: No extended dataflow license exists
