# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:48 on Oct 26,2024
# vlog -reportprogress 300 DE1_SoC.sv hex_display.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module hex_display
# 
# Top level modules:
# 	DE1_SoC_testbench
# 	hex_display
# End time: 15:52:49 on Oct 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 15:52:49 on Oct 26,2024
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 15:53:15 on Oct 26,2024, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
