{
    "name": null, 
    "sim_quantum": 0, 
    "system": {
        "membus": {
            "point_of_coherency": true, 
            "system": "system", 
            "mem_side_ports": {
                "peer": [
                    "system.mem_ctrls0.port", 
                    "system.mem_ctrls1.port"
                ], 
                "is_source": "True", 
                "role": "GEM5 REQUESTOR"
            }, 
            "response_latency": 2, 
            "cxx_class": "CoherentXBar", 
            "max_routing_table_size": 512, 
            "forward_latency": 4, 
            "clk_domain": "system.clk_domain", 
            "max_outstanding_snoops": 512, 
            "cpu_side_ports": {
                "peer": [
                    "system.system_port", 
                    "system.cpu_cluster.l2.mem_side"
                ], 
                "is_source": "False", 
                "role": "GEM5 RESPONDER"
            }, 
            "point_of_unification": true, 
            "width": 16, 
            "eventq_index": 0, 
            "power_state": {
                "default_state": "UNDEFINED", 
                "name": "power_state", 
                "possible_states": [], 
                "clk_gate_min": 1000, 
                "clk_gate_bins": 20, 
                "eventq_index": 0, 
                "clk_gate_max": 1000000000000, 
                "cxx_class": "PowerState", 
                "path": "system.membus.power_state", 
                "type": "PowerState", 
                "leaders": []
            }, 
            "type": "CoherentXBar", 
            "frontend_latency": 3, 
            "snoop_filter": {
                "name": "snoop_filter", 
                "system": "system", 
                "max_capacity": 8388608, 
                "eventq_index": 0, 
                "cxx_class": "SnoopFilter", 
                "path": "system.membus.snoop_filter", 
                "type": "SnoopFilter", 
                "lookup_latency": 1
            }, 
            "power_model": [], 
            "path": "system.membus", 
            "snoop_response_latency": 4, 
            "name": "membus", 
            "header_latency": 1, 
            "use_default_range": false
        }, 
        "mmap_using_noreserve": false, 
        "voltage_domain": {
            "name": "voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                3.3
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "redirect_paths": [], 
        "symbolfile": "", 
        "thermal_components": [], 
        "thermal_model": null, 
        "cxx_class": "System", 
        "work_begin_exit_count": 0, 
        "work_end_ckpt_count": 0, 
        "memories": [
            "system.mem_ctrls0.dram", 
            "system.mem_ctrls1.dram"
        ], 
        "work_begin_ckpt_count": 0, 
        "clk_domain": {
            "name": "clk_domain", 
            "clock": [
                1000
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "mem_ranges": [
            "0:2147483648"
        ], 
        "eventq_index": 0, 
        "work_begin_cpu_id_exit": -1, 
        "m5ops_base": 0, 
        "shared_backstore": "", 
        "work_end_exit_count": 0, 
        "type": "System", 
        "byte_order": "little", 
        "cache_line_size": 64, 
        "workload": null, 
        "work_cpus_ckpt_count": 0, 
        "readfile": "", 
        "path": "system", 
        "dvfs_handler": {
            "enable": false, 
            "name": "dvfs_handler", 
            "sys_clk_domain": "system.clk_domain", 
            "transition_latency": 100000000, 
            "eventq_index": 0, 
            "cxx_class": "DVFSHandler", 
            "domains": [], 
            "path": "system.dvfs_handler", 
            "type": "DVFSHandler"
        }, 
        "mem_mode": "timing", 
        "name": "system", 
        "init_param": 0, 
        "system_port": {
            "peer": "system.membus.cpu_side_ports[0]", 
            "is_source": "True", 
            "role": "GEM5 REQUESTOR"
        }, 
        "cpu_cluster": {
            "name": "cpu_cluster", 
            "thermal_domain": null, 
            "voltage_domain": {
                "name": "voltage_domain", 
                "eventq_index": 0, 
                "voltage": [
                    1.2
                ], 
                "cxx_class": "VoltageDomain", 
                "path": "system.cpu_cluster.voltage_domain", 
                "type": "VoltageDomain"
            }, 
            "clk_domain": {
                "name": "clk_domain", 
                "clock": [
                    250
                ], 
                "init_perf_level": 0, 
                "voltage_domain": "system.cpu_cluster.voltage_domain", 
                "eventq_index": 0, 
                "cxx_class": "SrcClockDomain", 
                "path": "system.cpu_cluster.clk_domain", 
                "type": "SrcClockDomain", 
                "domain_id": -1
            }, 
            "cpus": [
                {
                    "max_insts_any_thread": 0, 
                    "do_statistics_insts": true, 
                    "numThreads": 1, 
                    "fetch1LineSnapWidth": 0, 
                    "fetch1ToFetch2BackwardDelay": 1, 
                    "fetch1FetchLimit": 1, 
                    "executeIssueLimit": 2, 
                    "power_gating_on_idle": false, 
                    "dtb_walker_cache": {
                        "replacement_policy": {
                            "eventq_index": 0, 
                            "path": "system.cpu_cluster.cpus.dtb_walker_cache.replacement_policy", 
                            "type": "LRURP", 
                            "name": "replacement_policy", 
                            "cxx_class": "LRURP"
                        }, 
                        "cpu_side": {
                            "peer": "system.cpu_cluster.cpus.dtb.walker.port", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "clusivity": "mostly_incl", 
                        "prefetcher": null, 
                        "system": "system", 
                        "write_buffers": 16, 
                        "response_latency": 4, 
                        "cxx_class": "Cache", 
                        "write_allocator": null, 
                        "size": 1024, 
                        "clk_domain": "system.cpu_cluster.clk_domain", 
                        "max_miss_count": 0, 
                        "eventq_index": 0, 
                        "power_state": {
                            "default_state": "UNDEFINED", 
                            "name": "power_state", 
                            "possible_states": [], 
                            "clk_gate_min": 1000, 
                            "clk_gate_bins": 20, 
                            "eventq_index": 0, 
                            "clk_gate_max": 1000000000000, 
                            "cxx_class": "PowerState", 
                            "path": "system.cpu_cluster.cpus.dtb_walker_cache.power_state", 
                            "type": "PowerState", 
                            "leaders": []
                        }, 
                        "mem_side": {
                            "peer": "system.cpu_cluster.toL2Bus.cpu_side_ports[3]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTOR"
                        }, 
                        "mshrs": 6, 
                        "writeback_clean": true, 
                        "tags": {
                            "tag_latency": 4, 
                            "replacement_policy": "system.cpu_cluster.cpus.dtb_walker_cache.replacement_policy", 
                            "name": "tags", 
                            "eventq_index": 0, 
                            "warmup_percentage": 0, 
                            "clk_domain": "system.cpu_cluster.clk_domain", 
                            "indexing_policy": {
                                "name": "indexing_policy", 
                                "eventq_index": 0, 
                                "assoc": 8, 
                                "cxx_class": "SetAssociative", 
                                "path": "system.cpu_cluster.cpus.dtb_walker_cache.tags.indexing_policy", 
                                "entry_size": 64, 
                                "type": "SetAssociative", 
                                "size": 1024
                            }, 
                            "system": "system", 
                            "sequential_access": false, 
                            "assoc": 8, 
                            "power_model": [], 
                            "power_state": {
                                "default_state": "UNDEFINED", 
                                "name": "power_state", 
                                "possible_states": [], 
                                "clk_gate_min": 1000, 
                                "clk_gate_bins": 20, 
                                "eventq_index": 0, 
                                "clk_gate_max": 1000000000000, 
                                "cxx_class": "PowerState", 
                                "path": "system.cpu_cluster.cpus.dtb_walker_cache.tags.power_state", 
                                "type": "PowerState", 
                                "leaders": []
                            }, 
                            "cxx_class": "BaseSetAssoc", 
                            "path": "system.cpu_cluster.cpus.dtb_walker_cache.tags", 
                            "entry_size": 64, 
                            "block_size": 64, 
                            "type": "BaseSetAssoc", 
                            "size": 1024
                        }, 
                        "tgts_per_mshr": 8, 
                        "demand_mshr_reserve": 1, 
                        "power_model": [], 
                        "compressor": null, 
                        "is_read_only": true, 
                        "warmup_percentage": 0, 
                        "prefetch_on_access": false, 
                        "path": "system.cpu_cluster.cpus.dtb_walker_cache", 
                        "data_latency": 4, 
                        "tag_latency": 4, 
                        "name": "dtb_walker_cache", 
                        "addr_ranges": [
                            "0:18446744073709551615"
                        ], 
                        "type": "Cache", 
                        "sequential_access": false, 
                        "assoc": 8
                    }, 
                    "executeLSQMaxStoreBufferStoresPerCycle": 2, 
                    "function_trace": false, 
                    "do_checkpoint_insts": true, 
                    "decodeInputWidth": 2, 
                    "cxx_class": "MinorCPU", 
                    "executeMemoryIssueLimit": 1, 
                    "decodeCycleInput": true, 
                    "syscallRetryLatency": 10000, 
                    "system": "system", 
                    "executeLSQTransfersQueueSize": 2, 
                    "itb_walker_cache": {
                        "replacement_policy": {
                            "eventq_index": 0, 
                            "path": "system.cpu_cluster.cpus.itb_walker_cache.replacement_policy", 
                            "type": "LRURP", 
                            "name": "replacement_policy", 
                            "cxx_class": "LRURP"
                        }, 
                        "cpu_side": {
                            "peer": "system.cpu_cluster.cpus.itb.walker.port", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "clusivity": "mostly_incl", 
                        "prefetcher": null, 
                        "system": "system", 
                        "write_buffers": 16, 
                        "response_latency": 4, 
                        "cxx_class": "Cache", 
                        "write_allocator": null, 
                        "size": 1024, 
                        "clk_domain": "system.cpu_cluster.clk_domain", 
                        "max_miss_count": 0, 
                        "eventq_index": 0, 
                        "power_state": {
                            "default_state": "UNDEFINED", 
                            "name": "power_state", 
                            "possible_states": [], 
                            "clk_gate_min": 1000, 
                            "clk_gate_bins": 20, 
                            "eventq_index": 0, 
                            "clk_gate_max": 1000000000000, 
                            "cxx_class": "PowerState", 
                            "path": "system.cpu_cluster.cpus.itb_walker_cache.power_state", 
                            "type": "PowerState", 
                            "leaders": []
                        }, 
                        "mem_side": {
                            "peer": "system.cpu_cluster.toL2Bus.cpu_side_ports[2]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTOR"
                        }, 
                        "mshrs": 6, 
                        "writeback_clean": true, 
                        "tags": {
                            "tag_latency": 4, 
                            "replacement_policy": "system.cpu_cluster.cpus.itb_walker_cache.replacement_policy", 
                            "name": "tags", 
                            "eventq_index": 0, 
                            "warmup_percentage": 0, 
                            "clk_domain": "system.cpu_cluster.clk_domain", 
                            "indexing_policy": {
                                "name": "indexing_policy", 
                                "eventq_index": 0, 
                                "assoc": 8, 
                                "cxx_class": "SetAssociative", 
                                "path": "system.cpu_cluster.cpus.itb_walker_cache.tags.indexing_policy", 
                                "entry_size": 64, 
                                "type": "SetAssociative", 
                                "size": 1024
                            }, 
                            "system": "system", 
                            "sequential_access": false, 
                            "assoc": 8, 
                            "power_model": [], 
                            "power_state": {
                                "default_state": "UNDEFINED", 
                                "name": "power_state", 
                                "possible_states": [], 
                                "clk_gate_min": 1000, 
                                "clk_gate_bins": 20, 
                                "eventq_index": 0, 
                                "clk_gate_max": 1000000000000, 
                                "cxx_class": "PowerState", 
                                "path": "system.cpu_cluster.cpus.itb_walker_cache.tags.power_state", 
                                "type": "PowerState", 
                                "leaders": []
                            }, 
                            "cxx_class": "BaseSetAssoc", 
                            "path": "system.cpu_cluster.cpus.itb_walker_cache.tags", 
                            "entry_size": 64, 
                            "block_size": 64, 
                            "type": "BaseSetAssoc", 
                            "size": 1024
                        }, 
                        "tgts_per_mshr": 8, 
                        "demand_mshr_reserve": 1, 
                        "power_model": [], 
                        "compressor": null, 
                        "is_read_only": true, 
                        "warmup_percentage": 0, 
                        "prefetch_on_access": false, 
                        "path": "system.cpu_cluster.cpus.itb_walker_cache", 
                        "data_latency": 4, 
                        "tag_latency": 4, 
                        "name": "itb_walker_cache", 
                        "addr_ranges": [
                            "0:18446744073709551615"
                        ], 
                        "type": "Cache", 
                        "sequential_access": false, 
                        "assoc": 8
                    }, 
                    "clk_domain": "system.cpu_cluster.clk_domain", 
                    "function_trace_start": 0, 
                    "cpu_id": 0, 
                    "checker": null, 
                    "eventq_index": 0, 
                    "executeMemoryWidth": 0, 
                    "power_state": {
                        "default_state": "UNDEFINED", 
                        "name": "power_state", 
                        "possible_states": [
                            "ON", 
                            "CLK_GATED", 
                            "OFF"
                        ], 
                        "clk_gate_min": 1000, 
                        "clk_gate_bins": 20, 
                        "eventq_index": 0, 
                        "clk_gate_max": 1000000000000, 
                        "cxx_class": "PowerState", 
                        "path": "system.cpu_cluster.cpus.power_state", 
                        "type": "PowerState", 
                        "leaders": []
                    }, 
                    "executeBranchDelay": 1, 
                    "executeMemoryCommitLimit": 1, 
                    "type": "MinorCPU", 
                    "executeCycleInput": true, 
                    "executeAllowEarlyMemoryIssue": true, 
                    "executeInputBufferSize": 7, 
                    "icache_port": {
                        "peer": "system.cpu_cluster.cpus.icache.cpu_side", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTOR"
                    }, 
                    "icache": {
                        "replacement_policy": {
                            "eventq_index": 0, 
                            "path": "system.cpu_cluster.cpus.icache.replacement_policy", 
                            "type": "LRURP", 
                            "name": "replacement_policy", 
                            "cxx_class": "LRURP"
                        }, 
                        "cpu_side": {
                            "peer": "system.cpu_cluster.cpus.icache_port", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "clusivity": "mostly_incl", 
                        "prefetcher": null, 
                        "system": "system", 
                        "write_buffers": 8, 
                        "response_latency": 1, 
                        "cxx_class": "Cache", 
                        "write_allocator": null, 
                        "size": 49152, 
                        "clk_domain": "system.cpu_cluster.clk_domain", 
                        "max_miss_count": 0, 
                        "eventq_index": 0, 
                        "power_state": {
                            "default_state": "UNDEFINED", 
                            "name": "power_state", 
                            "possible_states": [], 
                            "clk_gate_min": 1000, 
                            "clk_gate_bins": 20, 
                            "eventq_index": 0, 
                            "clk_gate_max": 1000000000000, 
                            "cxx_class": "PowerState", 
                            "path": "system.cpu_cluster.cpus.icache.power_state", 
                            "type": "PowerState", 
                            "leaders": []
                        }, 
                        "mem_side": {
                            "peer": "system.cpu_cluster.toL2Bus.cpu_side_ports[0]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTOR"
                        }, 
                        "mshrs": 4, 
                        "writeback_clean": true, 
                        "tags": {
                            "tag_latency": 1, 
                            "replacement_policy": "system.cpu_cluster.cpus.icache.replacement_policy", 
                            "name": "tags", 
                            "eventq_index": 0, 
                            "warmup_percentage": 0, 
                            "clk_domain": "system.cpu_cluster.clk_domain", 
                            "indexing_policy": {
                                "name": "indexing_policy", 
                                "eventq_index": 0, 
                                "assoc": 3, 
                                "cxx_class": "SetAssociative", 
                                "path": "system.cpu_cluster.cpus.icache.tags.indexing_policy", 
                                "entry_size": 64, 
                                "type": "SetAssociative", 
                                "size": 49152
                            }, 
                            "system": "system", 
                            "sequential_access": false, 
                            "assoc": 3, 
                            "power_model": [], 
                            "power_state": {
                                "default_state": "UNDEFINED", 
                                "name": "power_state", 
                                "possible_states": [], 
                                "clk_gate_min": 1000, 
                                "clk_gate_bins": 20, 
                                "eventq_index": 0, 
                                "clk_gate_max": 1000000000000, 
                                "cxx_class": "PowerState", 
                                "path": "system.cpu_cluster.cpus.icache.tags.power_state", 
                                "type": "PowerState", 
                                "leaders": []
                            }, 
                            "cxx_class": "BaseSetAssoc", 
                            "path": "system.cpu_cluster.cpus.icache.tags", 
                            "entry_size": 64, 
                            "block_size": 64, 
                            "type": "BaseSetAssoc", 
                            "size": 49152
                        }, 
                        "tgts_per_mshr": 8, 
                        "demand_mshr_reserve": 1, 
                        "power_model": [], 
                        "compressor": null, 
                        "is_read_only": true, 
                        "warmup_percentage": 0, 
                        "prefetch_on_access": false, 
                        "path": "system.cpu_cluster.cpus.icache", 
                        "data_latency": 1, 
                        "tag_latency": 1, 
                        "name": "icache", 
                        "addr_ranges": [
                            "0:18446744073709551615"
                        ], 
                        "type": "Cache", 
                        "sequential_access": false, 
                        "assoc": 3
                    }, 
                    "socket_id": 0, 
                    "progress_interval": 0, 
                    "isa": [
                        {
                            "pmu": null, 
                            "id_aa64dfr1_el1": 0, 
                            "id_isar1": 34677009, 
                            "id_isar0": 34607377, 
                            "id_isar3": 17899825, 
                            "id_isar2": 555950401, 
                            "id_isar5": 268435456, 
                            "id_isar4": 268501314, 
                            "cxx_class": "ArmISA::ISA", 
                            "id_aa64mmfr1_el1": 1052928, 
                            "sve_vl_se": 1, 
                            "system": "system", 
                            "eventq_index": 0, 
                            "impdef_nop": false, 
                            "type": "ArmISA", 
                            "decoderFlavor": "Generic", 
                            "fpsid": 1090793632, 
                            "id_mmfr0": 270536963, 
                            "id_mmfr1": 0, 
                            "id_mmfr2": 19070976, 
                            "id_mmfr3": 34611729, 
                            "id_aa64mmfr0_el1": 15728642, 
                            "id_aa64dfr0_el1": 15790086, 
                            "path": "system.cpu_cluster.cpus.isa", 
                            "id_aa64isar0_el1": 0, 
                            "id_aa64mmfr2_el1": 0, 
                            "name": "isa", 
                            "id_aa64afr0_el1": 0, 
                            "id_aa64isar1_el1": 16846864, 
                            "id_aa64afr1_el1": 0, 
                            "midr": 0
                        }
                    ], 
                    "itb": {
                        "stage2_mmu": {
                            "name": "stage2_mmu", 
                            "tlb": "system.cpu_cluster.cpus.itb", 
                            "sys": "system", 
                            "stage2_tlb": {
                                "name": "stage2_tlb", 
                                "is_stage2": true, 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "cxx_class": "ArmISA::TLB", 
                                "walker": {
                                    "name": "walker", 
                                    "is_stage2": true, 
                                    "clk_domain": "system.cpu_cluster.clk_domain", 
                                    "power_model": [], 
                                    "sys": "system", 
                                    "eventq_index": 0, 
                                    "power_state": {
                                        "default_state": "UNDEFINED", 
                                        "name": "power_state", 
                                        "possible_states": [], 
                                        "clk_gate_min": 1000, 
                                        "clk_gate_bins": 20, 
                                        "eventq_index": 0, 
                                        "clk_gate_max": 1000000000000, 
                                        "cxx_class": "PowerState", 
                                        "path": "system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.power_state", 
                                        "type": "PowerState", 
                                        "leaders": []
                                    }, 
                                    "cxx_class": "ArmISA::TableWalker", 
                                    "path": "system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker", 
                                    "type": "ArmTableWalker", 
                                    "num_squash_per_cycle": 2
                                }, 
                                "path": "system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb", 
                                "type": "ArmTLB", 
                                "size": 32
                            }, 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::Stage2MMU", 
                            "path": "system.cpu_cluster.cpus.itb.stage2_mmu", 
                            "type": "ArmStage2MMU"
                        }, 
                        "name": "itb", 
                        "is_stage2": false, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": false, 
                            "clk_domain": "system.cpu_cluster.clk_domain", 
                            "power_model": [], 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "power_state": {
                                "default_state": "UNDEFINED", 
                                "name": "power_state", 
                                "possible_states": [], 
                                "clk_gate_min": 1000, 
                                "clk_gate_bins": 20, 
                                "eventq_index": 0, 
                                "clk_gate_max": 1000000000000, 
                                "cxx_class": "PowerState", 
                                "path": "system.cpu_cluster.cpus.itb.walker.power_state", 
                                "type": "PowerState", 
                                "leaders": []
                            }, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu_cluster.cpus.itb.walker", 
                            "type": "ArmTableWalker", 
                            "port": {
                                "peer": "system.cpu_cluster.cpus.itb_walker_cache.cpu_side", 
                                "is_source": "True", 
                                "role": "GEM5 REQUESTOR"
                            }, 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu_cluster.cpus.itb", 
                        "type": "ArmTLB", 
                        "size": 64
                    }, 
                    "interrupts": [
                        {
                            "eventq_index": 0, 
                            "path": "system.cpu_cluster.cpus.interrupts", 
                            "type": "ArmInterrupts", 
                            "name": "interrupts", 
                            "cxx_class": "ArmISA::Interrupts"
                        }
                    ], 
                    "dcache_port": {
                        "peer": "system.cpu_cluster.cpus.dcache.cpu_side", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTOR"
                    }, 
                    "executeFuncUnits": {
                        "name": "executeFuncUnits", 
                        "eventq_index": 0, 
                        "cxx_class": "MinorFUPool", 
                        "path": "system.cpu_cluster.cpus.executeFuncUnits", 
                        "funcUnits": [
                            {
                                "issueLat": 1, 
                                "opLat": 3, 
                                "name": "funcUnits0", 
                                "cantForwardFromFUIndices": [], 
                                "opClasses": {
                                    "name": "opClasses", 
                                    "opClasses": [
                                        {
                                            "opClass": "IntAlu", 
                                            "name": "opClasses", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.opClasses.opClasses", 
                                            "type": "MinorOpClass"
                                        }
                                    ], 
                                    "eventq_index": 0, 
                                    "cxx_class": "MinorOpClassSet", 
                                    "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.opClasses", 
                                    "type": "MinorOpClassSet"
                                }, 
                                "eventq_index": 0, 
                                "timings": [
                                    {
                                        "extraAssumedLat": 0, 
                                        "description": "Int", 
                                        "srcRegsRelativeLats": [
                                            2
                                        ], 
                                        "suppress": false, 
                                        "mask": 0, 
                                        "extraCommitLat": 0, 
                                        "eventq_index": 0, 
                                        "opClasses": {
                                            "name": "opClasses", 
                                            "opClasses": [], 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClassSet", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings.opClasses", 
                                            "type": "MinorOpClassSet"
                                        }, 
                                        "cxx_class": "MinorFUTiming", 
                                        "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings", 
                                        "extraCommitLatExpr": null, 
                                        "type": "MinorFUTiming", 
                                        "match": 0, 
                                        "name": "timings"
                                    }
                                ], 
                                "cxx_class": "MinorFU", 
                                "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0", 
                                "type": "MinorFU"
                            }, 
                            {
                                "issueLat": 1, 
                                "opLat": 3, 
                                "name": "funcUnits1", 
                                "cantForwardFromFUIndices": [], 
                                "opClasses": {
                                    "name": "opClasses", 
                                    "opClasses": [
                                        {
                                            "opClass": "IntAlu", 
                                            "name": "opClasses", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.opClasses.opClasses", 
                                            "type": "MinorOpClass"
                                        }
                                    ], 
                                    "eventq_index": 0, 
                                    "cxx_class": "MinorOpClassSet", 
                                    "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.opClasses", 
                                    "type": "MinorOpClassSet"
                                }, 
                                "eventq_index": 0, 
                                "timings": [
                                    {
                                        "extraAssumedLat": 0, 
                                        "description": "Int", 
                                        "srcRegsRelativeLats": [
                                            2
                                        ], 
                                        "suppress": false, 
                                        "mask": 0, 
                                        "extraCommitLat": 0, 
                                        "eventq_index": 0, 
                                        "opClasses": {
                                            "name": "opClasses", 
                                            "opClasses": [], 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClassSet", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings.opClasses", 
                                            "type": "MinorOpClassSet"
                                        }, 
                                        "cxx_class": "MinorFUTiming", 
                                        "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings", 
                                        "extraCommitLatExpr": null, 
                                        "type": "MinorFUTiming", 
                                        "match": 0, 
                                        "name": "timings"
                                    }
                                ], 
                                "cxx_class": "MinorFU", 
                                "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1", 
                                "type": "MinorFU"
                            }, 
                            {
                                "issueLat": 1, 
                                "opLat": 3, 
                                "name": "funcUnits2", 
                                "cantForwardFromFUIndices": [], 
                                "opClasses": {
                                    "name": "opClasses", 
                                    "opClasses": [
                                        {
                                            "opClass": "IntMult", 
                                            "name": "opClasses", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.opClasses.opClasses", 
                                            "type": "MinorOpClass"
                                        }
                                    ], 
                                    "eventq_index": 0, 
                                    "cxx_class": "MinorOpClassSet", 
                                    "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.opClasses", 
                                    "type": "MinorOpClassSet"
                                }, 
                                "eventq_index": 0, 
                                "timings": [
                                    {
                                        "extraAssumedLat": 0, 
                                        "description": "Mul", 
                                        "srcRegsRelativeLats": [
                                            0
                                        ], 
                                        "suppress": false, 
                                        "mask": 0, 
                                        "extraCommitLat": 0, 
                                        "eventq_index": 0, 
                                        "opClasses": {
                                            "name": "opClasses", 
                                            "opClasses": [], 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClassSet", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings.opClasses", 
                                            "type": "MinorOpClassSet"
                                        }, 
                                        "cxx_class": "MinorFUTiming", 
                                        "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings", 
                                        "extraCommitLatExpr": null, 
                                        "type": "MinorFUTiming", 
                                        "match": 0, 
                                        "name": "timings"
                                    }
                                ], 
                                "cxx_class": "MinorFU", 
                                "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2", 
                                "type": "MinorFU"
                            }, 
                            {
                                "issueLat": 9, 
                                "opLat": 9, 
                                "name": "funcUnits3", 
                                "cantForwardFromFUIndices": [], 
                                "opClasses": {
                                    "name": "opClasses", 
                                    "opClasses": [
                                        {
                                            "opClass": "IntDiv", 
                                            "name": "opClasses", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.opClasses.opClasses", 
                                            "type": "MinorOpClass"
                                        }
                                    ], 
                                    "eventq_index": 0, 
                                    "cxx_class": "MinorOpClassSet", 
                                    "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.opClasses", 
                                    "type": "MinorOpClassSet"
                                }, 
                                "eventq_index": 0, 
                                "timings": [], 
                                "cxx_class": "MinorFU", 
                                "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3", 
                                "type": "MinorFU"
                            }, 
                            {
                                "issueLat": 1, 
                                "opLat": 6, 
                                "name": "funcUnits4", 
                                "cantForwardFromFUIndices": [], 
                                "opClasses": {
                                    "name": "opClasses", 
                                    "opClasses": [
                                        {
                                            "opClass": "FloatAdd", 
                                            "name": "opClasses00", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses00", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "FloatCmp", 
                                            "name": "opClasses01", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses01", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "FloatCvt", 
                                            "name": "opClasses02", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses02", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "FloatMisc", 
                                            "name": "opClasses03", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses03", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "FloatMult", 
                                            "name": "opClasses04", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses04", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "FloatMultAcc", 
                                            "name": "opClasses05", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses05", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "FloatDiv", 
                                            "name": "opClasses06", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses06", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "FloatSqrt", 
                                            "name": "opClasses07", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses07", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdAdd", 
                                            "name": "opClasses08", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses08", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdAddAcc", 
                                            "name": "opClasses09", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses09", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdAlu", 
                                            "name": "opClasses10", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses10", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdCmp", 
                                            "name": "opClasses11", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses11", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdCvt", 
                                            "name": "opClasses12", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses12", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdMisc", 
                                            "name": "opClasses13", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses13", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdMult", 
                                            "name": "opClasses14", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses14", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdMultAcc", 
                                            "name": "opClasses15", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses15", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdShift", 
                                            "name": "opClasses16", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses16", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdShiftAcc", 
                                            "name": "opClasses17", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses17", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdDiv", 
                                            "name": "opClasses18", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses18", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdSqrt", 
                                            "name": "opClasses19", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses19", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdFloatAdd", 
                                            "name": "opClasses20", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses20", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdFloatAlu", 
                                            "name": "opClasses21", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses21", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdFloatCmp", 
                                            "name": "opClasses22", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses22", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdFloatCvt", 
                                            "name": "opClasses23", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses23", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdFloatDiv", 
                                            "name": "opClasses24", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses24", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdFloatMisc", 
                                            "name": "opClasses25", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses25", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdFloatMult", 
                                            "name": "opClasses26", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses26", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdFloatMultAcc", 
                                            "name": "opClasses27", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses27", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdFloatSqrt", 
                                            "name": "opClasses28", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses28", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdReduceAdd", 
                                            "name": "opClasses29", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses29", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdReduceAlu", 
                                            "name": "opClasses30", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses30", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdReduceCmp", 
                                            "name": "opClasses31", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses31", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdFloatReduceAdd", 
                                            "name": "opClasses32", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses32", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdFloatReduceCmp", 
                                            "name": "opClasses33", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses33", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdAes", 
                                            "name": "opClasses34", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses34", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdAesMix", 
                                            "name": "opClasses35", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses35", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdSha1Hash", 
                                            "name": "opClasses36", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses36", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdSha1Hash2", 
                                            "name": "opClasses37", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses37", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdSha256Hash", 
                                            "name": "opClasses38", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses38", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdSha256Hash2", 
                                            "name": "opClasses39", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses39", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdShaSigma2", 
                                            "name": "opClasses40", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses40", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "SimdShaSigma3", 
                                            "name": "opClasses41", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses41", 
                                            "type": "MinorOpClass"
                                        }
                                    ], 
                                    "eventq_index": 0, 
                                    "cxx_class": "MinorOpClassSet", 
                                    "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses", 
                                    "type": "MinorOpClassSet"
                                }, 
                                "eventq_index": 0, 
                                "timings": [
                                    {
                                        "extraAssumedLat": 0, 
                                        "description": "FloatSimd", 
                                        "srcRegsRelativeLats": [
                                            2
                                        ], 
                                        "suppress": false, 
                                        "mask": 0, 
                                        "extraCommitLat": 0, 
                                        "eventq_index": 0, 
                                        "opClasses": {
                                            "name": "opClasses", 
                                            "opClasses": [], 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClassSet", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings.opClasses", 
                                            "type": "MinorOpClassSet"
                                        }, 
                                        "cxx_class": "MinorFUTiming", 
                                        "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings", 
                                        "extraCommitLatExpr": null, 
                                        "type": "MinorFUTiming", 
                                        "match": 0, 
                                        "name": "timings"
                                    }
                                ], 
                                "cxx_class": "MinorFU", 
                                "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4", 
                                "type": "MinorFU"
                            }, 
                            {
                                "issueLat": 1, 
                                "opLat": 3, 
                                "name": "funcUnits5", 
                                "cantForwardFromFUIndices": [], 
                                "opClasses": {
                                    "name": "opClasses", 
                                    "opClasses": [
                                        {
                                            "opClass": "SimdPredAlu", 
                                            "name": "opClasses", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.opClasses.opClasses", 
                                            "type": "MinorOpClass"
                                        }
                                    ], 
                                    "eventq_index": 0, 
                                    "cxx_class": "MinorOpClassSet", 
                                    "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.opClasses", 
                                    "type": "MinorOpClassSet"
                                }, 
                                "eventq_index": 0, 
                                "timings": [
                                    {
                                        "extraAssumedLat": 0, 
                                        "description": "Pred", 
                                        "srcRegsRelativeLats": [
                                            2
                                        ], 
                                        "suppress": false, 
                                        "mask": 0, 
                                        "extraCommitLat": 0, 
                                        "eventq_index": 0, 
                                        "opClasses": {
                                            "name": "opClasses", 
                                            "opClasses": [], 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClassSet", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.timings.opClasses", 
                                            "type": "MinorOpClassSet"
                                        }, 
                                        "cxx_class": "MinorFUTiming", 
                                        "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.timings", 
                                        "extraCommitLatExpr": null, 
                                        "type": "MinorFUTiming", 
                                        "match": 0, 
                                        "name": "timings"
                                    }
                                ], 
                                "cxx_class": "MinorFU", 
                                "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits5", 
                                "type": "MinorFU"
                            }, 
                            {
                                "issueLat": 1, 
                                "opLat": 1, 
                                "name": "funcUnits6", 
                                "cantForwardFromFUIndices": [], 
                                "opClasses": {
                                    "name": "opClasses", 
                                    "opClasses": [
                                        {
                                            "opClass": "MemRead", 
                                            "name": "opClasses0", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits6.opClasses.opClasses0", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "MemWrite", 
                                            "name": "opClasses1", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits6.opClasses.opClasses1", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "FloatMemRead", 
                                            "name": "opClasses2", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits6.opClasses.opClasses2", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "FloatMemWrite", 
                                            "name": "opClasses3", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits6.opClasses.opClasses3", 
                                            "type": "MinorOpClass"
                                        }
                                    ], 
                                    "eventq_index": 0, 
                                    "cxx_class": "MinorOpClassSet", 
                                    "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits6.opClasses", 
                                    "type": "MinorOpClassSet"
                                }, 
                                "eventq_index": 0, 
                                "timings": [
                                    {
                                        "extraAssumedLat": 2, 
                                        "description": "Mem", 
                                        "srcRegsRelativeLats": [
                                            1
                                        ], 
                                        "suppress": false, 
                                        "mask": 0, 
                                        "extraCommitLat": 0, 
                                        "eventq_index": 0, 
                                        "opClasses": {
                                            "name": "opClasses", 
                                            "opClasses": [], 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClassSet", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits6.timings.opClasses", 
                                            "type": "MinorOpClassSet"
                                        }, 
                                        "cxx_class": "MinorFUTiming", 
                                        "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits6.timings", 
                                        "extraCommitLatExpr": null, 
                                        "type": "MinorFUTiming", 
                                        "match": 0, 
                                        "name": "timings"
                                    }
                                ], 
                                "cxx_class": "MinorFU", 
                                "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits6", 
                                "type": "MinorFU"
                            }, 
                            {
                                "issueLat": 1, 
                                "opLat": 1, 
                                "name": "funcUnits7", 
                                "cantForwardFromFUIndices": [], 
                                "opClasses": {
                                    "name": "opClasses", 
                                    "opClasses": [
                                        {
                                            "opClass": "IprAccess", 
                                            "name": "opClasses0", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits7.opClasses.opClasses0", 
                                            "type": "MinorOpClass"
                                        }, 
                                        {
                                            "opClass": "InstPrefetch", 
                                            "name": "opClasses1", 
                                            "eventq_index": 0, 
                                            "cxx_class": "MinorOpClass", 
                                            "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits7.opClasses.opClasses1", 
                                            "type": "MinorOpClass"
                                        }
                                    ], 
                                    "eventq_index": 0, 
                                    "cxx_class": "MinorOpClassSet", 
                                    "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits7.opClasses", 
                                    "type": "MinorOpClassSet"
                                }, 
                                "eventq_index": 0, 
                                "timings": [], 
                                "cxx_class": "MinorFU", 
                                "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits7", 
                                "type": "MinorFU"
                            }
                        ], 
                        "type": "MinorFUPool"
                    }, 
                    "switched_out": false, 
                    "power_model": [], 
                    "max_insts_all_threads": 0, 
                    "executeSetTraceTimeOnIssue": false, 
                    "fetch2InputBufferSize": 2, 
                    "fetch2ToDecodeForwardDelay": 1, 
                    "executeInputWidth": 2, 
                    "decodeToExecuteForwardDelay": 1, 
                    "executeLSQRequestsQueueSize": 1, 
                    "pwr_gating_latency": 300, 
                    "fetch2CycleInput": true, 
                    "executeMaxAccessesInMemory": 2, 
                    "enableIdling": true, 
                    "executeLSQStoreBufferSize": 5, 
                    "workload": [
                        {
                            "uid": 100, 
                            "pid": 100, 
                            "kvmInSE": false, 
                            "cxx_class": "Process", 
                            "executable": "tests/test-progs/hello/bin/arm/linux/hello", 
                            "drivers": [], 
                            "system": "system", 
                            "gid": 100, 
                            "eventq_index": 0, 
                            "env": [], 
                            "maxStackSize": 67108864, 
                            "ppid": 0, 
                            "type": "Process", 
                            "cwd": "/home/odykou/gem5", 
                            "pgid": 100, 
                            "simpoint": 0, 
                            "euid": 100, 
                            "input": "cin", 
                            "path": "system.cpu_cluster.cpus.workload", 
                            "name": "workload", 
                            "cmd": [
                                "tests/test-progs/hello/bin/arm/linux/hello"
                            ], 
                            "errout": "cerr", 
                            "useArchPT": false, 
                            "egid": 100, 
                            "release": "5.1.0", 
                            "output": "cout"
                        }
                    ], 
                    "name": "cpus", 
                    "wait_for_remote_gdb": false, 
                    "dtb": {
                        "stage2_mmu": {
                            "name": "stage2_mmu", 
                            "tlb": "system.cpu_cluster.cpus.dtb", 
                            "sys": "system", 
                            "stage2_tlb": {
                                "name": "stage2_tlb", 
                                "is_stage2": true, 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "cxx_class": "ArmISA::TLB", 
                                "walker": {
                                    "name": "walker", 
                                    "is_stage2": true, 
                                    "clk_domain": "system.cpu_cluster.clk_domain", 
                                    "power_model": [], 
                                    "sys": "system", 
                                    "eventq_index": 0, 
                                    "power_state": {
                                        "default_state": "UNDEFINED", 
                                        "name": "power_state", 
                                        "possible_states": [], 
                                        "clk_gate_min": 1000, 
                                        "clk_gate_bins": 20, 
                                        "eventq_index": 0, 
                                        "clk_gate_max": 1000000000000, 
                                        "cxx_class": "PowerState", 
                                        "path": "system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state", 
                                        "type": "PowerState", 
                                        "leaders": []
                                    }, 
                                    "cxx_class": "ArmISA::TableWalker", 
                                    "path": "system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker", 
                                    "type": "ArmTableWalker", 
                                    "num_squash_per_cycle": 2
                                }, 
                                "path": "system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb", 
                                "type": "ArmTLB", 
                                "size": 32
                            }, 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::Stage2MMU", 
                            "path": "system.cpu_cluster.cpus.dtb.stage2_mmu", 
                            "type": "ArmStage2MMU"
                        }, 
                        "name": "dtb", 
                        "is_stage2": false, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": false, 
                            "clk_domain": "system.cpu_cluster.clk_domain", 
                            "power_model": [], 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "power_state": {
                                "default_state": "UNDEFINED", 
                                "name": "power_state", 
                                "possible_states": [], 
                                "clk_gate_min": 1000, 
                                "clk_gate_bins": 20, 
                                "eventq_index": 0, 
                                "clk_gate_max": 1000000000000, 
                                "cxx_class": "PowerState", 
                                "path": "system.cpu_cluster.cpus.dtb.walker.power_state", 
                                "type": "PowerState", 
                                "leaders": []
                            }, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu_cluster.cpus.dtb.walker", 
                            "type": "ArmTableWalker", 
                            "port": {
                                "peer": "system.cpu_cluster.cpus.dtb_walker_cache.cpu_side", 
                                "is_source": "True", 
                                "role": "GEM5 REQUESTOR"
                            }, 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu_cluster.cpus.dtb", 
                        "type": "ArmTLB", 
                        "size": 64
                    }, 
                    "simpoint_start_insts": [], 
                    "executeSetTraceTimeOnCommit": true, 
                    "tracer": {
                        "eventq_index": 0, 
                        "path": "system.cpu_cluster.cpus.tracer", 
                        "type": "ExeTracer", 
                        "name": "tracer", 
                        "cxx_class": "Trace::ExeTracer"
                    }, 
                    "threadPolicy": "RoundRobin", 
                    "executeCommitLimit": 2, 
                    "fetch1LineWidth": 0, 
                    "branchPred": {
                        "choiceCtrBits": 2, 
                        "name": "branchPred", 
                        "globalCtrBits": 2, 
                        "numThreads": 1, 
                        "indirectBranchPred": {
                            "indirectSets": 256, 
                            "indirectWays": 2, 
                            "name": "indirectBranchPred", 
                            "numThreads": 1, 
                            "indirectHashTargets": true, 
                            "instShiftAmt": 2, 
                            "indirectHashGHR": true, 
                            "indirectTagSize": 16, 
                            "eventq_index": 0, 
                            "cxx_class": "SimpleIndirectPredictor", 
                            "indirectGHRBits": 13, 
                            "path": "system.cpu_cluster.cpus.branchPred.indirectBranchPred", 
                            "type": "SimpleIndirectPredictor", 
                            "indirectPathLength": 3
                        }, 
                        "choicePredictorSize": 8192, 
                        "instShiftAmt": 2, 
                        "localCtrBits": 2, 
                        "eventq_index": 0, 
                        "BTBTagSize": 16, 
                        "BTBEntries": 4096, 
                        "cxx_class": "TournamentBP", 
                        "path": "system.cpu_cluster.cpus.branchPred", 
                        "localPredictorSize": 2048, 
                        "localHistoryTableSize": 2048, 
                        "type": "TournamentBP", 
                        "RASSize": 16, 
                        "globalPredictorSize": 8192
                    }, 
                    "dcache": {
                        "replacement_policy": {
                            "eventq_index": 0, 
                            "path": "system.cpu_cluster.cpus.dcache.replacement_policy", 
                            "type": "LRURP", 
                            "name": "replacement_policy", 
                            "cxx_class": "LRURP"
                        }, 
                        "cpu_side": {
                            "peer": "system.cpu_cluster.cpus.dcache_port", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "clusivity": "mostly_incl", 
                        "prefetcher": null, 
                        "system": "system", 
                        "write_buffers": 16, 
                        "response_latency": 1, 
                        "cxx_class": "Cache", 
                        "write_allocator": null, 
                        "size": 32768, 
                        "clk_domain": "system.cpu_cluster.clk_domain", 
                        "max_miss_count": 0, 
                        "eventq_index": 0, 
                        "power_state": {
                            "default_state": "UNDEFINED", 
                            "name": "power_state", 
                            "possible_states": [], 
                            "clk_gate_min": 1000, 
                            "clk_gate_bins": 20, 
                            "eventq_index": 0, 
                            "clk_gate_max": 1000000000000, 
                            "cxx_class": "PowerState", 
                            "path": "system.cpu_cluster.cpus.dcache.power_state", 
                            "type": "PowerState", 
                            "leaders": []
                        }, 
                        "mem_side": {
                            "peer": "system.cpu_cluster.toL2Bus.cpu_side_ports[1]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTOR"
                        }, 
                        "mshrs": 16, 
                        "writeback_clean": false, 
                        "tags": {
                            "tag_latency": 2, 
                            "replacement_policy": "system.cpu_cluster.cpus.dcache.replacement_policy", 
                            "name": "tags", 
                            "eventq_index": 0, 
                            "warmup_percentage": 0, 
                            "clk_domain": "system.cpu_cluster.clk_domain", 
                            "indexing_policy": {
                                "name": "indexing_policy", 
                                "eventq_index": 0, 
                                "assoc": 2, 
                                "cxx_class": "SetAssociative", 
                                "path": "system.cpu_cluster.cpus.dcache.tags.indexing_policy", 
                                "entry_size": 64, 
                                "type": "SetAssociative", 
                                "size": 32768
                            }, 
                            "system": "system", 
                            "sequential_access": false, 
                            "assoc": 2, 
                            "power_model": [], 
                            "power_state": {
                                "default_state": "UNDEFINED", 
                                "name": "power_state", 
                                "possible_states": [], 
                                "clk_gate_min": 1000, 
                                "clk_gate_bins": 20, 
                                "eventq_index": 0, 
                                "clk_gate_max": 1000000000000, 
                                "cxx_class": "PowerState", 
                                "path": "system.cpu_cluster.cpus.dcache.tags.power_state", 
                                "type": "PowerState", 
                                "leaders": []
                            }, 
                            "cxx_class": "BaseSetAssoc", 
                            "path": "system.cpu_cluster.cpus.dcache.tags", 
                            "entry_size": 64, 
                            "block_size": 64, 
                            "type": "BaseSetAssoc", 
                            "size": 32768
                        }, 
                        "tgts_per_mshr": 16, 
                        "demand_mshr_reserve": 1, 
                        "power_model": [], 
                        "compressor": null, 
                        "is_read_only": false, 
                        "warmup_percentage": 0, 
                        "prefetch_on_access": false, 
                        "path": "system.cpu_cluster.cpus.dcache", 
                        "data_latency": 2, 
                        "tag_latency": 2, 
                        "name": "dcache", 
                        "addr_ranges": [
                            "0:18446744073709551615"
                        ], 
                        "type": "Cache", 
                        "sequential_access": false, 
                        "assoc": 2
                    }, 
                    "path": "system.cpu_cluster.cpus", 
                    "fetch1ToFetch2ForwardDelay": 1, 
                    "decodeInputBufferSize": 3
                }
            ], 
            "l2": {
                "replacement_policy": {
                    "eventq_index": 0, 
                    "path": "system.cpu_cluster.l2.replacement_policy", 
                    "type": "LRURP", 
                    "name": "replacement_policy", 
                    "cxx_class": "LRURP"
                }, 
                "cpu_side": {
                    "peer": "system.cpu_cluster.toL2Bus.mem_side_ports[0]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "clusivity": "mostly_excl", 
                "prefetcher": null, 
                "system": "system", 
                "write_buffers": 8, 
                "response_latency": 5, 
                "cxx_class": "Cache", 
                "write_allocator": null, 
                "size": 1048576, 
                "clk_domain": "system.cpu_cluster.clk_domain", 
                "max_miss_count": 0, 
                "eventq_index": 0, 
                "power_state": {
                    "default_state": "UNDEFINED", 
                    "name": "power_state", 
                    "possible_states": [], 
                    "clk_gate_min": 1000, 
                    "clk_gate_bins": 20, 
                    "eventq_index": 0, 
                    "clk_gate_max": 1000000000000, 
                    "cxx_class": "PowerState", 
                    "path": "system.cpu_cluster.l2.power_state", 
                    "type": "PowerState", 
                    "leaders": []
                }, 
                "mem_side": {
                    "peer": "system.membus.cpu_side_ports[1]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTOR"
                }, 
                "mshrs": 32, 
                "writeback_clean": false, 
                "tags": {
                    "tag_latency": 12, 
                    "replacement_policy": "system.cpu_cluster.l2.replacement_policy", 
                    "name": "tags", 
                    "eventq_index": 0, 
                    "warmup_percentage": 0, 
                    "clk_domain": "system.cpu_cluster.clk_domain", 
                    "indexing_policy": {
                        "name": "indexing_policy", 
                        "eventq_index": 0, 
                        "assoc": 16, 
                        "cxx_class": "SetAssociative", 
                        "path": "system.cpu_cluster.l2.tags.indexing_policy", 
                        "entry_size": 64, 
                        "type": "SetAssociative", 
                        "size": 1048576
                    }, 
                    "system": "system", 
                    "sequential_access": false, 
                    "assoc": 16, 
                    "power_model": [], 
                    "power_state": {
                        "default_state": "UNDEFINED", 
                        "name": "power_state", 
                        "possible_states": [], 
                        "clk_gate_min": 1000, 
                        "clk_gate_bins": 20, 
                        "eventq_index": 0, 
                        "clk_gate_max": 1000000000000, 
                        "cxx_class": "PowerState", 
                        "path": "system.cpu_cluster.l2.tags.power_state", 
                        "type": "PowerState", 
                        "leaders": []
                    }, 
                    "cxx_class": "BaseSetAssoc", 
                    "path": "system.cpu_cluster.l2.tags", 
                    "entry_size": 64, 
                    "block_size": 64, 
                    "type": "BaseSetAssoc", 
                    "size": 1048576
                }, 
                "tgts_per_mshr": 8, 
                "demand_mshr_reserve": 1, 
                "power_model": [], 
                "compressor": null, 
                "is_read_only": false, 
                "warmup_percentage": 0, 
                "prefetch_on_access": false, 
                "path": "system.cpu_cluster.l2", 
                "data_latency": 12, 
                "tag_latency": 12, 
                "name": "l2", 
                "addr_ranges": [
                    "0:18446744073709551615"
                ], 
                "type": "Cache", 
                "sequential_access": false, 
                "assoc": 16
            }, 
            "eventq_index": 0, 
            "cxx_class": "SubSystem", 
            "path": "system.cpu_cluster", 
            "toL2Bus": {
                "point_of_coherency": false, 
                "system": "system", 
                "mem_side_ports": {
                    "peer": [
                        "system.cpu_cluster.l2.cpu_side"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTOR"
                }, 
                "response_latency": 1, 
                "cxx_class": "CoherentXBar", 
                "max_routing_table_size": 512, 
                "forward_latency": 0, 
                "clk_domain": "system.cpu_cluster.clk_domain", 
                "max_outstanding_snoops": 512, 
                "cpu_side_ports": {
                    "peer": [
                        "system.cpu_cluster.cpus.icache.mem_side", 
                        "system.cpu_cluster.cpus.dcache.mem_side", 
                        "system.cpu_cluster.cpus.itb_walker_cache.mem_side", 
                        "system.cpu_cluster.cpus.dtb_walker_cache.mem_side"
                    ], 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "point_of_unification": true, 
                "width": 64, 
                "eventq_index": 0, 
                "power_state": {
                    "default_state": "UNDEFINED", 
                    "name": "power_state", 
                    "possible_states": [], 
                    "clk_gate_min": 1000, 
                    "clk_gate_bins": 20, 
                    "eventq_index": 0, 
                    "clk_gate_max": 1000000000000, 
                    "cxx_class": "PowerState", 
                    "path": "system.cpu_cluster.toL2Bus.power_state", 
                    "type": "PowerState", 
                    "leaders": []
                }, 
                "type": "CoherentXBar", 
                "frontend_latency": 1, 
                "snoop_filter": {
                    "name": "snoop_filter", 
                    "system": "system", 
                    "max_capacity": 8388608, 
                    "eventq_index": 0, 
                    "cxx_class": "SnoopFilter", 
                    "path": "system.cpu_cluster.toL2Bus.snoop_filter", 
                    "type": "SnoopFilter", 
                    "lookup_latency": 0
                }, 
                "power_model": [], 
                "path": "system.cpu_cluster.toL2Bus", 
                "snoop_response_latency": 1, 
                "name": "toL2Bus", 
                "header_latency": 1, 
                "use_default_range": false
            }, 
            "type": "SubSystem"
        }, 
        "multi_thread": false, 
        "mem_ctrls": [
            {
                "qos_priorities": 1, 
                "system": "system", 
                "qos_syncro_scheduler": false, 
                "write_high_thresh_perc": 85, 
                "cxx_class": "MemCtrl", 
                "port": {
                    "peer": "system.membus.mem_side_ports[0]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "qos_turnaround_policy": null, 
                "clk_domain": "system.clk_domain", 
                "eventq_index": 0, 
                "static_backend_latency": 10000, 
                "type": "MemCtrl", 
                "min_writes_per_switch": 16, 
                "power_state": {
                    "default_state": "UNDEFINED", 
                    "name": "power_state", 
                    "possible_states": [], 
                    "clk_gate_min": 1000, 
                    "clk_gate_bins": 20, 
                    "eventq_index": 0, 
                    "clk_gate_max": 1000000000000, 
                    "cxx_class": "PowerState", 
                    "path": "system.mem_ctrls0.power_state", 
                    "type": "PowerState", 
                    "leaders": []
                }, 
                "power_model": [], 
                "qos_requestors": [
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    ""
                ], 
                "qos_priority_escalation": false, 
                "qos_q_policy": "fifo", 
                "dram": {
                    "tRRD_L": 0, 
                    "tRFC": 260000, 
                    "activation_limit": 4, 
                    "in_addr_map": true, 
                    "IDD3N2": 0.0, 
                    "tBURST_MAX": 5000, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "IDD52": 0.0, 
                    "clk_domain": "system.clk_domain", 
                    "device_bus_width": 8, 
                    "VDD": 1.5, 
                    "cxx_class": "DRAMInterface", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N2": 0.0, 
                    "tPPD": 0, 
                    "tCCD_L": 0, 
                    "IDD2N": 0.032, 
                    "null": false, 
                    "IDD2P1": 0.032, 
                    "eventq_index": 0, 
                    "tRRD": 6000, 
                    "tBURST_MIN": 5000, 
                    "IDD4R": 0.157, 
                    "beats_per_clock": 2, 
                    "burst_length": 8, 
                    "tRTP": 7500, 
                    "IDD4W": 0.125, 
                    "tWR": 15000, 
                    "banks_per_rank": 8, 
                    "devices_per_rank": 8, 
                    "IDD2P02": 0.0, 
                    "two_cycle_activate": false, 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 13750, 
                    "type": "DRAMInterface", 
                    "IDD3P02": 0.0, 
                    "IDD0": 0.055, 
                    "IDD62": 0.0, 
                    "tAAD": 1250, 
                    "write_buffer_size": 64, 
                    "power_state": {
                        "default_state": "UNDEFINED", 
                        "name": "power_state", 
                        "possible_states": [], 
                        "clk_gate_min": 1000, 
                        "clk_gate_bins": 20, 
                        "eventq_index": 0, 
                        "clk_gate_max": 1000000000000, 
                        "cxx_class": "PowerState", 
                        "path": "system.mem_ctrls0.dram.power_state", 
                        "type": "PowerState", 
                        "leaders": []
                    }, 
                    "IDD02": 0.0, 
                    "IDD2P0": 0.0, 
                    "ranks_per_channel": 2, 
                    "page_policy": "open_adaptive", 
                    "IDD4W2": 0.0, 
                    "tCS": 2500, 
                    "power_model": [], 
                    "tXPDLL": 0, 
                    "image_file": "", 
                    "tCL": 13750, 
                    "read_buffer_size": 32, 
                    "conf_table_reported": true, 
                    "tCK": 1250, 
                    "tRAS": 35000, 
                    "tRP": 13750, 
                    "tBURST": 5000, 
                    "path": "system.mem_ctrls0.dram", 
                    "tXP": 6000, 
                    "tXS": 270000, 
                    "addr_mapping": "RoRaBaCoCh", 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "tWTR_L": 7500, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "name": "dram", 
                    "tXSDLL": 0, 
                    "device_size": 536870912, 
                    "kvm_map": true, 
                    "dll": true, 
                    "tXAW": 30000, 
                    "range": "0:2147483648:0:128", 
                    "VDD2": 0.0, 
                    "IDD2P12": 0.0, 
                    "tRTW": 2500, 
                    "data_clock_sync": false, 
                    "IDD4R2": 0.0, 
                    "device_rowbuffer_size": 1024, 
                    "max_accesses_per_row": 16, 
                    "IDD3P12": 0.0, 
                    "tREFI": 7800000
                }, 
                "static_frontend_latency": 10000, 
                "nvm": null, 
                "write_low_thresh_perc": 50, 
                "qos_policy": null, 
                "command_window": 10000, 
                "name": "mem_ctrls0", 
                "mem_sched_policy": "frfcfs", 
                "path": "system.mem_ctrls0"
            }, 
            {
                "qos_priorities": 1, 
                "system": "system", 
                "qos_syncro_scheduler": false, 
                "write_high_thresh_perc": 85, 
                "cxx_class": "MemCtrl", 
                "port": {
                    "peer": "system.membus.mem_side_ports[1]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "qos_turnaround_policy": null, 
                "clk_domain": "system.clk_domain", 
                "eventq_index": 0, 
                "static_backend_latency": 10000, 
                "type": "MemCtrl", 
                "min_writes_per_switch": 16, 
                "power_state": {
                    "default_state": "UNDEFINED", 
                    "name": "power_state", 
                    "possible_states": [], 
                    "clk_gate_min": 1000, 
                    "clk_gate_bins": 20, 
                    "eventq_index": 0, 
                    "clk_gate_max": 1000000000000, 
                    "cxx_class": "PowerState", 
                    "path": "system.mem_ctrls1.power_state", 
                    "type": "PowerState", 
                    "leaders": []
                }, 
                "power_model": [], 
                "qos_requestors": [
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    ""
                ], 
                "qos_priority_escalation": false, 
                "qos_q_policy": "fifo", 
                "dram": {
                    "tRRD_L": 0, 
                    "tRFC": 260000, 
                    "activation_limit": 4, 
                    "in_addr_map": true, 
                    "IDD3N2": 0.0, 
                    "tBURST_MAX": 5000, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "IDD52": 0.0, 
                    "clk_domain": "system.clk_domain", 
                    "device_bus_width": 8, 
                    "VDD": 1.5, 
                    "cxx_class": "DRAMInterface", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N2": 0.0, 
                    "tPPD": 0, 
                    "tCCD_L": 0, 
                    "IDD2N": 0.032, 
                    "null": false, 
                    "IDD2P1": 0.032, 
                    "eventq_index": 0, 
                    "tRRD": 6000, 
                    "tBURST_MIN": 5000, 
                    "IDD4R": 0.157, 
                    "beats_per_clock": 2, 
                    "burst_length": 8, 
                    "tRTP": 7500, 
                    "IDD4W": 0.125, 
                    "tWR": 15000, 
                    "banks_per_rank": 8, 
                    "devices_per_rank": 8, 
                    "IDD2P02": 0.0, 
                    "two_cycle_activate": false, 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 13750, 
                    "type": "DRAMInterface", 
                    "IDD3P02": 0.0, 
                    "IDD0": 0.055, 
                    "IDD62": 0.0, 
                    "tAAD": 1250, 
                    "write_buffer_size": 64, 
                    "power_state": {
                        "default_state": "UNDEFINED", 
                        "name": "power_state", 
                        "possible_states": [], 
                        "clk_gate_min": 1000, 
                        "clk_gate_bins": 20, 
                        "eventq_index": 0, 
                        "clk_gate_max": 1000000000000, 
                        "cxx_class": "PowerState", 
                        "path": "system.mem_ctrls1.dram.power_state", 
                        "type": "PowerState", 
                        "leaders": []
                    }, 
                    "IDD02": 0.0, 
                    "IDD2P0": 0.0, 
                    "ranks_per_channel": 2, 
                    "page_policy": "open_adaptive", 
                    "IDD4W2": 0.0, 
                    "tCS": 2500, 
                    "power_model": [], 
                    "tXPDLL": 0, 
                    "image_file": "", 
                    "tCL": 13750, 
                    "read_buffer_size": 32, 
                    "conf_table_reported": true, 
                    "tCK": 1250, 
                    "tRAS": 35000, 
                    "tRP": 13750, 
                    "tBURST": 5000, 
                    "path": "system.mem_ctrls1.dram", 
                    "tXP": 6000, 
                    "tXS": 270000, 
                    "addr_mapping": "RoRaBaCoCh", 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "tWTR_L": 7500, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "name": "dram", 
                    "tXSDLL": 0, 
                    "device_size": 536870912, 
                    "kvm_map": true, 
                    "dll": true, 
                    "tXAW": 30000, 
                    "range": "0:2147483648:1:128", 
                    "VDD2": 0.0, 
                    "IDD2P12": 0.0, 
                    "tRTW": 2500, 
                    "data_clock_sync": false, 
                    "IDD4R2": 0.0, 
                    "device_rowbuffer_size": 1024, 
                    "max_accesses_per_row": 16, 
                    "IDD3P12": 0.0, 
                    "tREFI": 7800000
                }, 
                "static_frontend_latency": 10000, 
                "nvm": null, 
                "write_low_thresh_perc": 50, 
                "qos_policy": null, 
                "command_window": 10000, 
                "name": "mem_ctrls1", 
                "mem_sched_policy": "frfcfs", 
                "path": "system.mem_ctrls1"
            }
        ], 
        "exit_on_work_items": false, 
        "work_item_id": -1, 
        "num_work_ids": 16
    }, 
    "time_sync_period": 100000000000, 
    "eventq_index": 0, 
    "time_sync_spin_threshold": 100000000, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": false
}