# Generated by Yosys 0.53 (git sha1 53c22ab7c0ced80861c7536c5dae682c30fb5834, clang++ 17.0.0 -fPIC -O3)
autoidx 19
attribute \top 1
attribute \src "examples/patterns/security/access_control/locked_reg/verilog/async_en.v:5.1-22.10"
module \async_en
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/async_en.v:6.24-6.27"
  wire input 1 \clk
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/async_en.v:7.24-7.31"
  wire input 2 \data_in
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/async_en.v:10.24-10.32"
  wire output 5 \data_out
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/async_en.v:8.24-8.30"
  wire input 3 \resetn
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/async_en.v:9.24-9.32"
  wire input 4 \write_en
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/async_en.v:13.1-20.4"
  cell $adffe $auto$ff.cc:266:slice$18
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 1'0
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \ARST \resetn
    connect \CLK \clk
    connect \D \data_in
    connect \EN \write_en
    connect \Q \data_out
  end
end
