// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module snappyCompressStream_snappyCompressPart2_Pipeline_snappy_compress (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        lenOffset_Stream3_dout,
        lenOffset_Stream3_num_data_valid,
        lenOffset_Stream3_fifo_cap,
        lenOffset_Stream3_empty_n,
        lenOffset_Stream3_read,
        lit_outStream2_dout,
        lit_outStream2_num_data_valid,
        lit_outStream2_fifo_cap,
        lit_outStream2_empty_n,
        lit_outStream2_read,
        outStream12_din,
        outStream12_num_data_valid,
        outStream12_fifo_cap,
        outStream12_full_n,
        outStream12_write,
        snappyOutEos13_din,
        snappyOutEos13_num_data_valid,
        snappyOutEos13_fifo_cap,
        snappyOutEos13_full_n,
        snappyOutEos13_write,
        tmpValue_V_1,
        zext_ln142,
        input_size_load,
        compressedSize_1_out,
        compressedSize_1_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] lenOffset_Stream3_dout;
input  [5:0] lenOffset_Stream3_num_data_valid;
input  [5:0] lenOffset_Stream3_fifo_cap;
input   lenOffset_Stream3_empty_n;
output   lenOffset_Stream3_read;
input  [7:0] lit_outStream2_dout;
input  [6:0] lit_outStream2_num_data_valid;
input  [6:0] lit_outStream2_fifo_cap;
input   lit_outStream2_empty_n;
output   lit_outStream2_read;
output  [7:0] outStream12_din;
input  [1:0] outStream12_num_data_valid;
input  [1:0] outStream12_fifo_cap;
input   outStream12_full_n;
output   outStream12_write;
output  [0:0] snappyOutEos13_din;
input  [3:0] snappyOutEos13_num_data_valid;
input  [3:0] snappyOutEos13_fifo_cap;
input   snappyOutEos13_full_n;
output   snappyOutEos13_write;
input  [63:0] tmpValue_V_1;
input  [1:0] zext_ln142;
input  [31:0] input_size_load;
output  [31:0] compressedSize_1_out;
output   compressedSize_1_out_ap_vld;

reg ap_idle;
reg lenOffset_Stream3_read;
reg lit_outStream2_read;
reg outStream12_write;
reg snappyOutEos13_write;
reg compressedSize_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] or_ln209_fu_381_p2;
wire   [31:0] next_state_1_load_fu_367_p1;
wire   [0:0] icmp_ln209_fu_370_p2;
reg    ap_predicate_op49_read_state2;
reg    ap_predicate_op62_read_state2;
wire   [0:0] icmp_ln316_fu_449_p2;
wire   [0:0] grp_load_fu_317_p1;
reg    ap_predicate_op81_read_state2;
wire   [0:0] and_ln281_fu_544_p2;
wire   [0:0] and_ln297_fu_572_p2;
wire   [0:0] and_ln298_1_fu_590_p2;
reg    ap_predicate_op106_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] or_ln209_reg_997;
reg   [31:0] next_state_1_reg_989;
reg    ap_predicate_op163_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] and_ln352_reg_1069;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    lenOffset_Stream3_blk_n;
wire    ap_block_pp0_stage0;
reg    lit_outStream2_blk_n;
reg    outStream12_blk_n;
reg    snappyOutEos13_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln209_reg_993;
wire   [7:0] outValue_V_2_fu_412_p1;
wire   [7:0] outValue_V_1_fu_421_p1;
reg   [0:0] icmp_ln316_reg_1018;
reg   [0:0] lit_ending_load_1_reg_1022;
wire   [7:0] p_Result_2_fu_624_p3;
wire   [7:0] p_Result_1_fu_653_p4;
wire   [0:0] icmp_ln1065_fu_737_p2;
wire   [0:0] icmp_ln1085_1_fu_743_p2;
wire   [7:0] p_Result_s_fu_798_p3;
wire   [0:0] and_ln352_fu_869_p2;
reg   [0:0] ap_phi_mux_flagOutWrite_phi_fu_215_p34;
wire   [0:0] ap_phi_reg_pp0_iter0_flagOutWrite_reg_210;
reg   [0:0] ap_phi_reg_pp0_iter1_flagOutWrite_reg_210;
reg   [0:0] ap_phi_reg_pp0_iter2_flagOutWrite_reg_210;
wire   [7:0] ap_phi_reg_pp0_iter0_outValue_V_7_reg_268;
reg   [7:0] ap_phi_reg_pp0_iter1_outValue_V_7_reg_268;
reg   [7:0] ap_phi_reg_pp0_iter2_outValue_V_7_reg_268;
reg   [7:0] ap_phi_reg_pp0_iter3_outValue_V_7_reg_268;
reg   [31:0] inIdx_fu_126;
wire   [31:0] inIdx_2_fu_713_p2;
wire    ap_loop_init;
reg   [15:0] match_length_fu_130;
wire   [15:0] match_length_2_fu_681_p1;
reg   [15:0] p_Val2_s_fu_134;
wire   [15:0] match_offset_V_fu_685_p4;
reg   [63:0] p_Val2_1_fu_138;
reg   [0:0] lit_ending_fu_142;
wire   [0:0] lit_ending_1_fu_731_p2;
reg   [15:0] outLitLen_fu_146;
wire   [15:0] outLitLen_2_fu_443_p2;
wire   [15:0] litSecLength_V_fu_671_p4;
reg   [31:0] next_state_fu_150;
reg   [31:0] compressedSize_fu_154;
wire   [31:0] compressedSize_1_fu_875_p2;
wire   [31:0] zext_ln142_cast_fu_320_p1;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln209_1_fu_375_p2;
wire   [4:0] tmp_fu_528_p4;
wire   [0:0] icmp_ln281_fu_522_p2;
wire   [0:0] icmp_ln1085_fu_538_p2;
wire   [4:0] tmp_2_fu_550_p4;
wire   [0:0] icmp_ln1077_fu_560_p2;
wire   [0:0] icmp_ln297_fu_566_p2;
wire   [0:0] and_ln298_fu_584_p2;
wire   [0:0] icmp_ln298_fu_578_p2;
wire   [5:0] trunc_ln391_1_fu_614_p1;
wire   [5:0] add_ln391_fu_618_p2;
wire   [2:0] trunc_ln391_fu_518_p1;
wire   [2:0] trunc_ln_fu_643_p4;
wire   [2:0] xor_ln391_fu_637_p2;
wire   [16:0] zext_ln232_fu_695_p1;
wire   [16:0] zext_ln232_1_fu_699_p1;
wire   [16:0] ret_V_fu_703_p2;
wire   [31:0] zext_ln224_fu_709_p1;
wire   [15:0] or_ln233_fu_719_p2;
wire   [0:0] icmp_ln233_fu_725_p2;
wire   [5:0] trunc_ln414_1_fu_782_p4;
wire   [5:0] add_ln414_fu_792_p2;
wire   [0:0] icmp_ln352_fu_864_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
end

snappyCompressStream_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((next_state_1_load_fu_367_p1 == 32'd0) & (or_ln209_fu_381_p2 == 1'd1) & (icmp_ln1065_fu_737_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_flagOutWrite_reg_210 <= 1'd0;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((1'd0 == and_ln281_fu_544_p2) & (next_state_fu_150 == 32'd1) & (1'd1 == and_ln297_fu_572_p2) & (or_ln209_fu_381_p2 == 1'd1)) | ((1'd0 == and_ln281_fu_544_p2) & (next_state_fu_150 == 32'd1) & (1'd1 == and_ln298_1_fu_590_p2) & (or_ln209_fu_381_p2 == 1'd1)))) | ((1'd0 == and_ln298_1_fu_590_p2) & (1'd0 == and_ln297_fu_572_p2) & (1'd0 == and_ln281_fu_544_p2) & (icmp_ln209_fu_370_p2 == 1'd1) & (next_state_fu_150 == 32'd1) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln298_1_fu_590_p2) & (1'd0 == and_ln297_fu_572_p2) & (1'd0 == and_ln281_fu_544_p2) & (icmp_ln209_fu_370_p2 == 1'd0) & (next_state_fu_150 == 32'd1) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((next_state_fu_150 == 32'd1) & (1'd1 == and_ln281_fu_544_p2) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln209_fu_370_p2 == 1'd1) & (next_state_fu_150 == 32'd6) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln209_fu_370_p2 == 1'd1) & (next_state_fu_150 == 32'd8) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln209_fu_370_p2 == 1'd0) & (next_state_fu_150 == 32'd6) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln209_fu_370_p2 == 1'd0) & (next_state_fu_150 == 32'd8) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(next_state_fu_150 == 32'd1) & ~(next_state_fu_150 == 32'd2) & ~(next_state_fu_150 == 32'd6) & ~(next_state_fu_150 == 32'd8) & ~(next_state_1_load_fu_367_p1 == 32'd0) & ~(next_state_1_load_fu_367_p1 == 32'd7) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((next_state_1_load_fu_367_p1 == 32'd0) & (or_ln209_fu_381_p2 == 1'd1) & (icmp_ln1085_1_fu_743_p2 == 1'd0) & (icmp_ln1065_fu_737_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((next_state_1_load_fu_367_p1 == 32'd0) & (or_ln209_fu_381_p2 == 1'd1) & (icmp_ln1085_1_fu_743_p2 == 1'd1) & (icmp_ln1065_fu_737_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((next_state_1_load_fu_367_p1 == 32'd7) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_flagOutWrite_reg_210 <= 1'd1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_flagOutWrite_reg_210 <= ap_phi_reg_pp0_iter1_flagOutWrite_reg_210;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((1'd0 == and_ln281_fu_544_p2) & (next_state_fu_150 == 32'd1) & (1'd1 == and_ln297_fu_572_p2) & (or_ln209_fu_381_p2 == 1'd1)) | ((1'd0 == and_ln281_fu_544_p2) & (next_state_fu_150 == 32'd1) & (1'd1 == and_ln298_1_fu_590_p2) & (or_ln209_fu_381_p2 == 1'd1))))) begin
        ap_phi_reg_pp0_iter2_outValue_V_7_reg_268 <= p_Result_2_fu_624_p3;
    end else if ((((icmp_ln209_fu_370_p2 == 1'd1) & (next_state_fu_150 == 32'd8) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln209_fu_370_p2 == 1'd0) & (next_state_fu_150 == 32'd8) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_outValue_V_7_reg_268 <= {{p_Val2_s_fu_134[15:8]}};
    end else if (((next_state_1_load_fu_367_p1 == 32'd7) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_outValue_V_7_reg_268 <= outValue_V_2_fu_412_p1;
    end else if ((((icmp_ln209_fu_370_p2 == 1'd1) & (next_state_fu_150 == 32'd6) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln209_fu_370_p2 == 1'd0) & (next_state_fu_150 == 32'd6) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_outValue_V_7_reg_268 <= outValue_V_1_fu_421_p1;
    end else if (((next_state_fu_150 == 32'd1) & (1'd1 == and_ln281_fu_544_p2) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_outValue_V_7_reg_268 <= p_Result_1_fu_653_p4;
    end else if (((next_state_1_load_fu_367_p1 == 32'd0) & (or_ln209_fu_381_p2 == 1'd1) & (icmp_ln1085_1_fu_743_p2 == 1'd1) & (icmp_ln1065_fu_737_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_outValue_V_7_reg_268 <= p_Result_s_fu_798_p3;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_outValue_V_7_reg_268 <= ap_phi_reg_pp0_iter1_outValue_V_7_reg_268;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (lit_ending_load_1_reg_1022 == 1'd0) & (icmp_ln316_reg_1018 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (next_state_1_reg_989 == 32'd2) & (or_ln209_reg_997 == 1'd1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln316_reg_1018 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (next_state_1_reg_989 == 32'd2) & (or_ln209_reg_997 == 1'd1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (lit_ending_load_1_reg_1022 == 1'd1) & (icmp_ln316_reg_1018 == 1'd1) & (icmp_ln209_reg_993 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (next_state_1_reg_989 == 32'd2) & (or_ln209_reg_997 == 1'd1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (lit_ending_load_1_reg_1022 == 1'd1) & (icmp_ln316_reg_1018 == 1'd1) & (icmp_ln209_reg_993 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (next_state_1_reg_989 == 32'd2) & (or_ln209_reg_997 == 1'd1)))) begin
        ap_phi_reg_pp0_iter3_outValue_V_7_reg_268 <= lit_outStream2_dout;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_outValue_V_7_reg_268 <= ap_phi_reg_pp0_iter2_outValue_V_7_reg_268;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            compressedSize_fu_154 <= zext_ln142_cast_fu_320_p1;
        end else if (((1'd1 == and_ln352_fu_869_p2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            compressedSize_fu_154 <= compressedSize_1_fu_875_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inIdx_fu_126 <= 32'd0;
    end else if ((((next_state_1_load_fu_367_p1 == 32'd0) & (or_ln209_fu_381_p2 == 1'd1) & (icmp_ln1085_1_fu_743_p2 == 1'd0) & (icmp_ln1065_fu_737_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((next_state_1_load_fu_367_p1 == 32'd0) & (or_ln209_fu_381_p2 == 1'd1) & (icmp_ln1065_fu_737_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((next_state_1_load_fu_367_p1 == 32'd0) & (or_ln209_fu_381_p2 == 1'd1) & (icmp_ln1085_1_fu_743_p2 == 1'd1) & (icmp_ln1065_fu_737_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inIdx_fu_126 <= inIdx_2_fu_713_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((next_state_1_load_fu_367_p1 == 32'd0) & (or_ln209_fu_381_p2 == 1'd1) & (icmp_ln1085_1_fu_743_p2 == 1'd0) & (icmp_ln1065_fu_737_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((next_state_1_load_fu_367_p1 == 32'd0) & (or_ln209_fu_381_p2 == 1'd1) & (icmp_ln1065_fu_737_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((next_state_1_load_fu_367_p1 == 32'd0) & (or_ln209_fu_381_p2 == 1'd1) & (icmp_ln1085_1_fu_743_p2 == 1'd1) & (icmp_ln1065_fu_737_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        lit_ending_fu_142 <= lit_ending_1_fu_731_p2;
    end else if ((((lit_ending_fu_142 == 1'd1) & (icmp_ln316_fu_449_p2 == 1'd1) & (icmp_ln209_fu_370_p2 == 1'd1) & (next_state_fu_150 == 32'd2) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((lit_ending_fu_142 == 1'd1) & (icmp_ln316_fu_449_p2 == 1'd1) & (icmp_ln209_fu_370_p2 == 1'd0) & (next_state_fu_150 == 32'd2) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_load_fu_317_p1 == 1'd0) & (icmp_ln316_fu_449_p2 == 1'd1) & (next_state_fu_150 == 32'd2) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        lit_ending_fu_142 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        match_length_fu_130 <= 16'd0;
    end else if ((((next_state_1_load_fu_367_p1 == 32'd0) & (or_ln209_fu_381_p2 == 1'd1) & (icmp_ln1085_1_fu_743_p2 == 1'd0) & (icmp_ln1065_fu_737_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((next_state_1_load_fu_367_p1 == 32'd0) & (or_ln209_fu_381_p2 == 1'd1) & (icmp_ln1065_fu_737_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((next_state_1_load_fu_367_p1 == 32'd0) & (or_ln209_fu_381_p2 == 1'd1) & (icmp_ln1085_1_fu_743_p2 == 1'd1) & (icmp_ln1065_fu_737_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        match_length_fu_130 <= match_length_2_fu_681_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((next_state_1_load_fu_367_p1 == 32'd0) & (or_ln209_fu_381_p2 == 1'd1) & (icmp_ln1065_fu_737_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                next_state_fu_150[0] <= 1'b1;
        next_state_fu_150[1] <= 1'b0;
        next_state_fu_150[2] <= 1'b0;
        next_state_fu_150[3] <= 1'b0;
    end else if (((next_state_1_load_fu_367_p1 == 32'd0) & (or_ln209_fu_381_p2 == 1'd1) & (icmp_ln1085_1_fu_743_p2 == 1'd1) & (icmp_ln1065_fu_737_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                next_state_fu_150[0] <= 1'b0;
        next_state_fu_150[1] <= 1'b1;
        next_state_fu_150[2] <= 1'b0;
        next_state_fu_150[3] <= 1'b0;
    end else if (((next_state_fu_150 == 32'd1) & (1'd1 == and_ln281_fu_544_p2) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                next_state_fu_150[0] <= 1'b0;
        next_state_fu_150[1] <= 1'b1;
        next_state_fu_150[2] <= 1'b1;
        next_state_fu_150[3] <= 1'b0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((1'd0 == and_ln281_fu_544_p2) & (next_state_fu_150 == 32'd1) & (1'd1 == and_ln297_fu_572_p2) & (or_ln209_fu_381_p2 == 1'd1)) | ((1'd0 == and_ln281_fu_544_p2) & (next_state_fu_150 == 32'd1) & (1'd1 == and_ln298_1_fu_590_p2) & (or_ln209_fu_381_p2 == 1'd1))))) begin
                next_state_fu_150[0] <= 1'b1;
        next_state_fu_150[1] <= 1'b1;
        next_state_fu_150[2] <= 1'b1;
        next_state_fu_150[3] <= 1'b0;
    end else if (((grp_load_fu_317_p1 == 1'd0) & (icmp_ln316_fu_449_p2 == 1'd1) & (next_state_fu_150 == 32'd2) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                next_state_fu_150[0] <= 1'b1;
        next_state_fu_150[1] <= 1'b0;
        next_state_fu_150[2] <= 1'b0;
        next_state_fu_150[3] <= 1'b0;
    end else if (((icmp_ln316_fu_449_p2 == 1'd0) & (next_state_fu_150 == 32'd2) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                next_state_fu_150[0] <= 1'b0;
        next_state_fu_150[1] <= 1'b1;
        next_state_fu_150[2] <= 1'b0;
        next_state_fu_150[3] <= 1'b0;
    end else if (((next_state_1_load_fu_367_p1 == 32'd7) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                next_state_fu_150[0] <= 1'b0;
        next_state_fu_150[1] <= 1'b0;
        next_state_fu_150[2] <= 1'b0;
        next_state_fu_150[3] <= 1'b1;
    end else if ((((1'd0 == and_ln298_1_fu_590_p2) & (1'd0 == and_ln297_fu_572_p2) & (1'd0 == and_ln281_fu_544_p2) & (icmp_ln209_fu_370_p2 == 1'd1) & (next_state_fu_150 == 32'd1) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln298_1_fu_590_p2) & (1'd0 == and_ln297_fu_572_p2) & (1'd0 == and_ln281_fu_544_p2) & (icmp_ln209_fu_370_p2 == 1'd0) & (next_state_fu_150 == 32'd1) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((lit_ending_fu_142 == 1'd1) & (icmp_ln316_fu_449_p2 == 1'd1) & (icmp_ln209_fu_370_p2 == 1'd1) & (next_state_fu_150 == 32'd2) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((lit_ending_fu_142 == 1'd1) & (icmp_ln316_fu_449_p2 == 1'd1) & (icmp_ln209_fu_370_p2 == 1'd0) & (next_state_fu_150 == 32'd2) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln209_fu_370_p2 == 1'd1) & (next_state_fu_150 == 32'd6) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln209_fu_370_p2 == 1'd1) & (next_state_fu_150 == 32'd8) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln209_fu_370_p2 == 1'd0) & (next_state_fu_150 == 32'd6) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln209_fu_370_p2 == 1'd0) & (next_state_fu_150 == 32'd8) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((next_state_1_load_fu_367_p1 == 32'd0) & (or_ln209_fu_381_p2 == 1'd1) & (icmp_ln1085_1_fu_743_p2 == 1'd0) & (icmp_ln1065_fu_737_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
                next_state_fu_150[0] <= 1'b0;
        next_state_fu_150[1] <= 1'b0;
        next_state_fu_150[2] <= 1'b0;
        next_state_fu_150[3] <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((next_state_1_load_fu_367_p1 == 32'd0) & (or_ln209_fu_381_p2 == 1'd1) & (icmp_ln1065_fu_737_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outLitLen_fu_146 <= {{p_Val2_1_fu_138[47:32]}};
    end else if ((((lit_ending_fu_142 == 1'd1) & (icmp_ln316_fu_449_p2 == 1'd1) & (icmp_ln209_fu_370_p2 == 1'd1) & (next_state_fu_150 == 32'd2) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((lit_ending_fu_142 == 1'd1) & (icmp_ln316_fu_449_p2 == 1'd1) & (icmp_ln209_fu_370_p2 == 1'd0) & (next_state_fu_150 == 32'd2) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_load_fu_317_p1 == 1'd0) & (icmp_ln316_fu_449_p2 == 1'd1) & (next_state_fu_150 == 32'd2) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((next_state_1_load_fu_367_p1 == 32'd0) & (or_ln209_fu_381_p2 == 1'd1) & (icmp_ln1065_fu_737_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        outLitLen_fu_146 <= 16'd0;
    end else if (((icmp_ln316_fu_449_p2 == 1'd0) & (next_state_fu_150 == 32'd2) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outLitLen_fu_146 <= outLitLen_2_fu_443_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_1_fu_138 <= tmpValue_V_1;
    end else if ((((1'd0 == and_ln298_1_fu_590_p2) & (1'd0 == and_ln297_fu_572_p2) & (1'd0 == and_ln281_fu_544_p2) & (icmp_ln209_fu_370_p2 == 1'd1) & (next_state_fu_150 == 32'd1) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((lit_ending_fu_142 == 1'd1) & (icmp_ln316_fu_449_p2 == 1'd1) & (icmp_ln209_fu_370_p2 == 1'd1) & (next_state_fu_150 == 32'd2) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln209_fu_370_p2 == 1'd1) & (next_state_fu_150 == 32'd6) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln209_fu_370_p2 == 1'd1) & (next_state_fu_150 == 32'd8) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_Val2_1_fu_138 <= lenOffset_Stream3_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_s_fu_134 <= 16'd0;
    end else if ((((next_state_1_load_fu_367_p1 == 32'd0) & (or_ln209_fu_381_p2 == 1'd1) & (icmp_ln1085_1_fu_743_p2 == 1'd0) & (icmp_ln1065_fu_737_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((next_state_1_load_fu_367_p1 == 32'd0) & (or_ln209_fu_381_p2 == 1'd1) & (icmp_ln1065_fu_737_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((next_state_1_load_fu_367_p1 == 32'd0) & (or_ln209_fu_381_p2 == 1'd1) & (icmp_ln1085_1_fu_743_p2 == 1'd1) & (icmp_ln1065_fu_737_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_Val2_s_fu_134 <= {{p_Val2_1_fu_138[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln352_reg_1069 <= and_ln352_fu_869_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln209_reg_993 <= icmp_ln209_fu_370_p2;
        next_state_1_reg_989[3 : 0] <= next_state_fu_150[3 : 0];
        or_ln209_reg_997 <= or_ln209_fu_381_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_flagOutWrite_reg_210 <= ap_phi_reg_pp0_iter0_flagOutWrite_reg_210;
        ap_phi_reg_pp0_iter1_outValue_V_7_reg_268 <= ap_phi_reg_pp0_iter0_outValue_V_7_reg_268;
    end
end

always @ (posedge ap_clk) begin
    if (((next_state_fu_150 == 32'd2) & (or_ln209_fu_381_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln316_reg_1018 <= icmp_ln316_fu_449_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln316_fu_449_p2 == 1'd1) & (next_state_fu_150 == 32'd2) & (or_ln209_fu_381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lit_ending_load_1_reg_1022 <= lit_ending_fu_142;
    end
end

always @ (*) begin
    if (((or_ln209_fu_381_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((lit_ending_load_1_reg_1022 == 1'd0) & (icmp_ln316_reg_1018 == 1'd1) & (next_state_1_reg_989 == 32'd2) & (or_ln209_reg_997 == 1'd1)) | ((icmp_ln316_reg_1018 == 1'd0) & (next_state_1_reg_989 == 32'd2) & (or_ln209_reg_997 == 1'd1)) | ((lit_ending_load_1_reg_1022 == 1'd1) & (icmp_ln316_reg_1018 == 1'd1) & (icmp_ln209_reg_993 == 1'd0) & (next_state_1_reg_989 == 32'd2) & (or_ln209_reg_997 == 1'd1)) | ((lit_ending_load_1_reg_1022 == 1'd1) & (icmp_ln316_reg_1018 == 1'd1) & (icmp_ln209_reg_993 == 1'd1) & (next_state_1_reg_989 == 32'd2) & (or_ln209_reg_997 == 1'd1)))) begin
        ap_phi_mux_flagOutWrite_phi_fu_215_p34 = 1'd1;
    end else begin
        ap_phi_mux_flagOutWrite_phi_fu_215_p34 = ap_phi_reg_pp0_iter2_flagOutWrite_reg_210;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln209_reg_997 == 1'd0))) begin
        compressedSize_1_out_ap_vld = 1'b1;
    end else begin
        compressedSize_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op106_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op81_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op62_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op49_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        lenOffset_Stream3_blk_n = lenOffset_Stream3_empty_n;
    end else begin
        lenOffset_Stream3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op106_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op81_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op62_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op49_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        lenOffset_Stream3_read = 1'b1;
    end else begin
        lenOffset_Stream3_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op163_read_state3 == 1'b1))) begin
        lit_outStream2_blk_n = lit_outStream2_empty_n;
    end else begin
        lit_outStream2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op163_read_state3 == 1'b1))) begin
        lit_outStream2_read = 1'b1;
    end else begin
        lit_outStream2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln352_reg_1069) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outStream12_blk_n = outStream12_full_n;
    end else begin
        outStream12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln352_reg_1069) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outStream12_write = 1'b1;
    end else begin
        outStream12_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln352_reg_1069) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        snappyOutEos13_blk_n = snappyOutEos13_full_n;
    end else begin
        snappyOutEos13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln352_reg_1069) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        snappyOutEos13_write = 1'b1;
    end else begin
        snappyOutEos13_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln391_fu_618_p2 = ($signed(trunc_ln391_1_fu_614_p1) + $signed(6'd63));

assign add_ln414_fu_792_p2 = ($signed(trunc_ln414_1_fu_782_p4) + $signed(6'd63));

assign and_ln281_fu_544_p2 = (icmp_ln281_fu_522_p2 & icmp_ln1085_fu_538_p2);

assign and_ln297_fu_572_p2 = (icmp_ln297_fu_566_p2 & icmp_ln1077_fu_560_p2);

assign and_ln298_1_fu_590_p2 = (icmp_ln298_fu_578_p2 & and_ln298_fu_584_p2);

assign and_ln298_fu_584_p2 = (icmp_ln297_fu_566_p2 & icmp_ln1085_fu_538_p2);

assign and_ln352_fu_869_p2 = (icmp_ln352_fu_864_p2 & ap_phi_mux_flagOutWrite_phi_fu_215_p34);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op106_read_state2 == 1'b1) & (lenOffset_Stream3_empty_n == 1'b0)) | ((ap_predicate_op81_read_state2 == 1'b1) & (lenOffset_Stream3_empty_n == 1'b0)) | ((ap_predicate_op62_read_state2 == 1'b1) & (lenOffset_Stream3_empty_n == 1'b0)) | ((ap_predicate_op49_read_state2 == 1'b1) & (lenOffset_Stream3_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln352_reg_1069) & (snappyOutEos13_full_n == 1'b0)) | ((1'd1 == and_ln352_reg_1069) & (outStream12_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op163_read_state3 == 1'b1) & (lit_outStream2_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op106_read_state2 == 1'b1) & (lenOffset_Stream3_empty_n == 1'b0)) | ((ap_predicate_op81_read_state2 == 1'b1) & (lenOffset_Stream3_empty_n == 1'b0)) | ((ap_predicate_op62_read_state2 == 1'b1) & (lenOffset_Stream3_empty_n == 1'b0)) | ((ap_predicate_op49_read_state2 == 1'b1) & (lenOffset_Stream3_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln352_reg_1069) & (snappyOutEos13_full_n == 1'b0)) | ((1'd1 == and_ln352_reg_1069) & (outStream12_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op163_read_state3 == 1'b1) & (lit_outStream2_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op106_read_state2 == 1'b1) & (lenOffset_Stream3_empty_n == 1'b0)) | ((ap_predicate_op81_read_state2 == 1'b1) & (lenOffset_Stream3_empty_n == 1'b0)) | ((ap_predicate_op62_read_state2 == 1'b1) & (lenOffset_Stream3_empty_n == 1'b0)) | ((ap_predicate_op49_read_state2 == 1'b1) & (lenOffset_Stream3_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((1'd1 == and_ln352_reg_1069) & (snappyOutEos13_full_n == 1'b0)) | ((1'd1 == and_ln352_reg_1069) & (outStream12_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op163_read_state3 == 1'b1) & (lit_outStream2_empty_n == 1'b0)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op106_read_state2 == 1'b1) & (lenOffset_Stream3_empty_n == 1'b0)) | ((ap_predicate_op81_read_state2 == 1'b1) & (lenOffset_Stream3_empty_n == 1'b0)) | ((ap_predicate_op62_read_state2 == 1'b1) & (lenOffset_Stream3_empty_n == 1'b0)) | ((ap_predicate_op49_read_state2 == 1'b1) & (lenOffset_Stream3_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op163_read_state3 == 1'b1) & (lit_outStream2_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (((1'd1 == and_ln352_reg_1069) & (snappyOutEos13_full_n == 1'b0)) | ((1'd1 == and_ln352_reg_1069) & (outStream12_full_n == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_phi_reg_pp0_iter0_flagOutWrite_reg_210 = 'bx;

assign ap_phi_reg_pp0_iter0_outValue_V_7_reg_268 = 'bx;

always @ (*) begin
    ap_predicate_op106_read_state2 = ((1'd0 == and_ln298_1_fu_590_p2) & (1'd0 == and_ln297_fu_572_p2) & (1'd0 == and_ln281_fu_544_p2) & (icmp_ln209_fu_370_p2 == 1'd1) & (next_state_fu_150 == 32'd1) & (or_ln209_fu_381_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op163_read_state3 = ((next_state_1_reg_989 == 32'd2) & (or_ln209_reg_997 == 1'd1));
end

always @ (*) begin
    ap_predicate_op49_read_state2 = ((icmp_ln209_fu_370_p2 == 1'd1) & (next_state_fu_150 == 32'd8) & (or_ln209_fu_381_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op62_read_state2 = ((icmp_ln209_fu_370_p2 == 1'd1) & (next_state_fu_150 == 32'd6) & (or_ln209_fu_381_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op81_read_state2 = ((lit_ending_fu_142 == 1'd1) & (icmp_ln316_fu_449_p2 == 1'd1) & (icmp_ln209_fu_370_p2 == 1'd1) & (next_state_fu_150 == 32'd2) & (or_ln209_fu_381_p2 == 1'd1));
end

assign compressedSize_1_fu_875_p2 = (compressedSize_fu_154 + 32'd1);

assign compressedSize_1_out = compressedSize_fu_154;

assign grp_load_fu_317_p1 = lit_ending_fu_142;

assign icmp_ln1065_fu_737_p2 = ((litSecLength_V_fu_671_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1077_fu_560_p2 = ((tmp_2_fu_550_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln1085_1_fu_743_p2 = ((litSecLength_V_fu_671_p4 < 16'd61) ? 1'b1 : 1'b0);

assign icmp_ln1085_fu_538_p2 = ((tmp_fu_528_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln209_1_fu_375_p2 = ((next_state_fu_150 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln209_fu_370_p2 = ((inIdx_fu_126 < input_size_load) ? 1'b1 : 1'b0);

assign icmp_ln233_fu_725_p2 = ((or_ln233_fu_719_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln281_fu_522_p2 = ((match_length_fu_130 < 16'd12) ? 1'b1 : 1'b0);

assign icmp_ln297_fu_566_p2 = ((match_length_fu_130 < 16'd65) ? 1'b1 : 1'b0);

assign icmp_ln298_fu_578_p2 = ((match_length_fu_130 > 16'd11) ? 1'b1 : 1'b0);

assign icmp_ln316_fu_449_p2 = ((outLitLen_2_fu_443_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln352_fu_864_p2 = ((compressedSize_fu_154 < input_size_load) ? 1'b1 : 1'b0);

assign inIdx_2_fu_713_p2 = (inIdx_fu_126 + zext_ln224_fu_709_p1);

assign litSecLength_V_fu_671_p4 = {{p_Val2_1_fu_138[47:32]}};

assign lit_ending_1_fu_731_p2 = (lit_ending_fu_142 | icmp_ln233_fu_725_p2);

assign match_length_2_fu_681_p1 = p_Val2_1_fu_138[15:0];

assign match_offset_V_fu_685_p4 = {{p_Val2_1_fu_138[31:16]}};

assign next_state_1_load_fu_367_p1 = next_state_fu_150;

assign or_ln209_fu_381_p2 = (icmp_ln209_fu_370_p2 | icmp_ln209_1_fu_375_p2);

assign or_ln233_fu_719_p2 = (match_offset_V_fu_685_p4 | match_length_2_fu_681_p1);

assign outLitLen_2_fu_443_p2 = ($signed(outLitLen_fu_146) + $signed(16'd65535));

assign outStream12_din = ap_phi_reg_pp0_iter3_outValue_V_7_reg_268;

assign outValue_V_1_fu_421_p1 = p_Val2_s_fu_134[7:0];

assign outValue_V_2_fu_412_p1 = p_Val2_s_fu_134[7:0];

assign p_Result_1_fu_653_p4 = {{{trunc_ln_fu_643_p4}, {xor_ln391_fu_637_p2}}, {2'd1}};

assign p_Result_2_fu_624_p3 = {{add_ln391_fu_618_p2}, {2'd2}};

assign p_Result_s_fu_798_p3 = {{add_ln414_fu_792_p2}, {2'd0}};

assign ret_V_fu_703_p2 = (zext_ln232_fu_695_p1 + zext_ln232_1_fu_699_p1);

assign snappyOutEos13_din = 1'd0;

assign tmp_2_fu_550_p4 = {{p_Val2_s_fu_134[15:11]}};

assign tmp_fu_528_p4 = {{p_Val2_s_fu_134[15:11]}};

assign trunc_ln391_1_fu_614_p1 = match_length_fu_130[5:0];

assign trunc_ln391_fu_518_p1 = match_length_fu_130[2:0];

assign trunc_ln414_1_fu_782_p4 = {{p_Val2_1_fu_138[37:32]}};

assign trunc_ln_fu_643_p4 = {{p_Val2_s_fu_134[10:8]}};

assign xor_ln391_fu_637_p2 = (trunc_ln391_fu_518_p1 ^ 3'd4);

assign zext_ln142_cast_fu_320_p1 = zext_ln142;

assign zext_ln224_fu_709_p1 = ret_V_fu_703_p2;

assign zext_ln232_1_fu_699_p1 = litSecLength_V_fu_671_p4;

assign zext_ln232_fu_695_p1 = match_length_2_fu_681_p1;

always @ (posedge ap_clk) begin
    next_state_1_reg_989[31:4] <= 28'b0000000000000000000000000000;
    next_state_fu_150[31:4] <= 28'b0000000000000000000000000000;
end

endmodule //snappyCompressStream_snappyCompressPart2_Pipeline_snappy_compress
