Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:30:22 MDT 2014
| Date         : Mon Jun 25 21:00:52 2018
| Host         : DESKTOP-55DQDG3 running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file Multicycle_CPU_clock_utilization_placed.rpt
| Design       : Multicycle_CPU
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0
10. Net wise resources used in clock region X0Y1
11. Net wise resources used in clock region X1Y1
12. Net wise resources used in clock region X0Y2
13. Net wise resources used in clock region X1Y2

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    3 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        20 |         0 |
| MMCM  |    0 |         5 |         0 |
| PLL   |    0 |         5 |         0 |
| BUFR  |    0 |        20 |         0 |
| BUFMR |    0 |        10 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+--------------------+---------------+--------------+-------+---------------+-----------+
|       |                    |               |   Num Loads  |       |               |           |
+-------+--------------------+---------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell          | Net Name      | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+--------------------+---------------+------+-------+-------+---------------+-----------+
|     1 | CLK_IBUF_BUFG_inst | CLK_IBUF_BUFG |   39 |    13 |    no |         1.745 |     0.188 |
|     2 | InsMemRW_BUFG_inst | InsMemRW_BUFG |   64 |    44 |    no |         1.808 |     0.249 |
|     3 | work_clk_BUFG_inst | work_clk_BUFG |  679 |   303 |    no |         1.896 |     0.349 |
+-------+--------------------+---------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------+---------------+-----------+
|       |                                               |                                               |   Num Loads  |       |               |           |
+-------+-----------------------------------------------+-----------------------------------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src                                 | Net Name                                      | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-----------------------------------------------+-----------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | ControlUnit_Instance/RegWre_reg/L3_2          | ControlUnit_Instance/RegWre_reg/G0            |    1 |     1 |    no |         0.733 |     0.059 |
|     2 | ControlUnit_Instance/WrRegDSrc_reg_i_2        | ControlUnit_Instance/O1                       |    2 |     1 |    no |         0.685 |     0.056 |
|     3 | ControlUnit_Instance/state_reg[0]_LDC_i_1     | ControlUnit_Instance/n_0_state_reg[0]_LDC_i_1 |    2 |     2 |    no |         0.724 |     0.129 |
|     4 | ControlUnit_Instance/state_reg[1]_LDC_i_1     | ControlUnit_Instance/n_0_state_reg[1]_LDC_i_1 |    2 |     2 |    no |         0.706 |     0.077 |
|     5 | ControlUnit_Instance/state_reg[2]_LDC_i_1     | ControlUnit_Instance/n_0_state_reg[2]_LDC_i_1 |    2 |     2 |    no |         0.803 |     0.253 |
|     6 | IF_Instance/IR/PCSrc_reg[1]_i_2               | IF_Instance/IR/I82[0]                         |    2 |     2 |    no |         0.777 |     0.075 |
|     7 | IF_Instance/IR/ExtSel_reg_i_2                 | IF_Instance/IR/O1                             |    2 |     1 |    no |         0.644 |     0.049 |
|     8 | IF_Instance/IR/mRD_reg_i_2                    | IF_Instance/IR/O84                            |    2 |     1 |    no |         0.804 |     0.057 |
|     9 | ControlUnit_Instance/ALUSrcA_reg_i_2          | ControlUnit_Instance/O2                       |    3 |     1 |    no |         0.832 |     0.059 |
|    10 | ControlUnit_Instance/RegDst_reg[1]_i_2        | ControlUnit_Instance/O65[0]                   |    3 |     1 |    no |         0.685 |     0.056 |
|    11 | ControlUnit_Instance/nextState_reg[2]_i_2     | ControlUnit_Instance/n_0_nextState_reg[2]_i_2 |    3 |     1 |    no |         1.103 |     0.077 |
|    12 | ControlUnit_Instance/ALUOp_reg[2]_i_2         | ControlUnit_Instance/E[0]                     |    4 |     2 |    no |         0.644 |     0.080 |
|    13 | ControlUnit_Instance/WriteReg_reg[4]_i_2      | ControlUnit_Instance/O5[0]                    |    5 |     2 |    no |         0.505 |     0.042 |
|    14 | ControlUnit_Instance/InsMemRW_reg_i_1         | ControlUnit_Instance/WrRegDSrc112_in          |    7 |     4 |    no |         1.142 |     0.735 |
|    15 | eliminationBuffet/regFile_reg_r1_0_31_0_5_i_1 | eliminationBuffet/O1                          |   96 |    12 |    no |         2.177 |     0.865 |
+-------+-----------------------------------------------+-----------------------------------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    3 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   10 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  118 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  632 | 12000 |   96 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    6 | 14400 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |   12 |  7600 |    0 |  1200 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   3 |     0 |        0 | CLK_IBUF_BUFG  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  10 |     0 |        0 | CLK_IBUF_BUFG  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+


10. Net wise resources used in clock region X0Y1
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 118 |     0 |        0 | work_clk_BUFG  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+


11. Net wise resources used in clock region X1Y1
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  26 |     0 |        0 | CLK_IBUF_BUFG  |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 543 |     0 |        0 | work_clk_BUFG  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+


12. Net wise resources used in clock region X0Y2
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   6 |     0 |        0 | work_clk_BUFG  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+


13. Net wise resources used in clock region X1Y2
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  12 |     0 |        0 | work_clk_BUFG  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y2 [get_cells CLK_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y1 [get_cells InsMemRW_BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells work_clk_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports CLK]

# Clock net "CLK_IBUF_BUFG" driven by instance "CLK_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock CLKAG_CLK_IBUF_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_CLK_IBUF_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CLK_IBUF_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_CLK_IBUF_BUFG] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ControlUnit_Instance/E[0]" driven by instance "ControlUnit_Instance/ALUOp_reg[2]_i_2" located at site "SLICE_X61Y67"
#startgroup
create_pblock CLKAG_ControlUnit_Instance/E[0]
add_cells_to_pblock [get_pblocks  CLKAG_ControlUnit_Instance/E[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ControlUnit_Instance/E[0]"}]]]
resize_pblock [get_pblocks CLKAG_ControlUnit_Instance/E[0]] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ControlUnit_Instance/O1" driven by instance "ControlUnit_Instance/WrRegDSrc_reg_i_2" located at site "SLICE_X60Y66"
#startgroup
create_pblock CLKAG_ControlUnit_Instance/O1
add_cells_to_pblock [get_pblocks  CLKAG_ControlUnit_Instance/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ControlUnit_Instance/O1"}]]]
resize_pblock [get_pblocks CLKAG_ControlUnit_Instance/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ControlUnit_Instance/O2" driven by instance "ControlUnit_Instance/ALUSrcA_reg_i_2" located at site "SLICE_X61Y66"
#startgroup
create_pblock CLKAG_ControlUnit_Instance/O2
add_cells_to_pblock [get_pblocks  CLKAG_ControlUnit_Instance/O2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ControlUnit_Instance/O2"}]]]
resize_pblock [get_pblocks CLKAG_ControlUnit_Instance/O2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ControlUnit_Instance/O5[0]" driven by instance "ControlUnit_Instance/WriteReg_reg[4]_i_2" located at site "SLICE_X49Y69"
#startgroup
create_pblock CLKAG_ControlUnit_Instance/O5[0]
add_cells_to_pblock [get_pblocks  CLKAG_ControlUnit_Instance/O5[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ControlUnit_Instance/O5[0]"}]]]
resize_pblock [get_pblocks CLKAG_ControlUnit_Instance/O5[0]] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ControlUnit_Instance/O65[0]" driven by instance "ControlUnit_Instance/RegDst_reg[1]_i_2" located at site "SLICE_X60Y68"
#startgroup
create_pblock CLKAG_ControlUnit_Instance/O65[0]
add_cells_to_pblock [get_pblocks  CLKAG_ControlUnit_Instance/O65[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ControlUnit_Instance/O65[0]"}]]]
resize_pblock [get_pblocks CLKAG_ControlUnit_Instance/O65[0]] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ControlUnit_Instance/RegWre_reg/G0" driven by instance "ControlUnit_Instance/RegWre_reg/L3_2" located at site "SLICE_X60Y63"
#startgroup
create_pblock CLKAG_ControlUnit_Instance/RegWre_reg/G0
add_cells_to_pblock [get_pblocks  CLKAG_ControlUnit_Instance/RegWre_reg/G0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ControlUnit_Instance/RegWre_reg/G0"}]]]
resize_pblock [get_pblocks CLKAG_ControlUnit_Instance/RegWre_reg/G0] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ControlUnit_Instance/WrRegDSrc112_in" driven by instance "ControlUnit_Instance/InsMemRW_reg_i_1" located at site "SLICE_X60Y64"
#startgroup
create_pblock CLKAG_ControlUnit_Instance/WrRegDSrc112_in
add_cells_to_pblock [get_pblocks  CLKAG_ControlUnit_Instance/WrRegDSrc112_in] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ControlUnit_Instance/WrRegDSrc112_in"}]]]
resize_pblock [get_pblocks CLKAG_ControlUnit_Instance/WrRegDSrc112_in] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ControlUnit_Instance/n_0_nextState_reg[2]_i_2" driven by instance "ControlUnit_Instance/nextState_reg[2]_i_2" located at site "SLICE_X60Y64"
#startgroup
create_pblock CLKAG_ControlUnit_Instance/n_0_nextState_reg[2]_i_2
add_cells_to_pblock [get_pblocks  CLKAG_ControlUnit_Instance/n_0_nextState_reg[2]_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ControlUnit_Instance/n_0_nextState_reg[2]_i_2"}]]]
resize_pblock [get_pblocks CLKAG_ControlUnit_Instance/n_0_nextState_reg[2]_i_2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ControlUnit_Instance/n_0_state_reg[0]_LDC_i_1" driven by instance "ControlUnit_Instance/state_reg[0]_LDC_i_1" located at site "SLICE_X61Y62"
#startgroup
create_pblock CLKAG_ControlUnit_Instance/n_0_state_reg[0]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_ControlUnit_Instance/n_0_state_reg[0]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ControlUnit_Instance/n_0_state_reg[0]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_ControlUnit_Instance/n_0_state_reg[0]_LDC_i_1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ControlUnit_Instance/n_0_state_reg[1]_LDC_i_1" driven by instance "ControlUnit_Instance/state_reg[1]_LDC_i_1" located at site "SLICE_X60Y62"
#startgroup
create_pblock CLKAG_ControlUnit_Instance/n_0_state_reg[1]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_ControlUnit_Instance/n_0_state_reg[1]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ControlUnit_Instance/n_0_state_reg[1]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_ControlUnit_Instance/n_0_state_reg[1]_LDC_i_1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ControlUnit_Instance/n_0_state_reg[2]_LDC_i_1" driven by instance "ControlUnit_Instance/state_reg[2]_LDC_i_1" located at site "SLICE_X60Y62"
#startgroup
create_pblock CLKAG_ControlUnit_Instance/n_0_state_reg[2]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_ControlUnit_Instance/n_0_state_reg[2]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ControlUnit_Instance/n_0_state_reg[2]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_ControlUnit_Instance/n_0_state_reg[2]_LDC_i_1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "IF_Instance/IR/I82[0]" driven by instance "IF_Instance/IR/PCSrc_reg[1]_i_2" located at site "SLICE_X60Y69"
#startgroup
create_pblock CLKAG_IF_Instance/IR/I82[0]
add_cells_to_pblock [get_pblocks  CLKAG_IF_Instance/IR/I82[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="IF_Instance/IR/I82[0]"}]]]
resize_pblock [get_pblocks CLKAG_IF_Instance/IR/I82[0]] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "IF_Instance/IR/O1" driven by instance "IF_Instance/IR/ExtSel_reg_i_2" located at site "SLICE_X61Y71"
#startgroup
create_pblock CLKAG_IF_Instance/IR/O1
add_cells_to_pblock [get_pblocks  CLKAG_IF_Instance/IR/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="IF_Instance/IR/O1"}]]]
resize_pblock [get_pblocks CLKAG_IF_Instance/IR/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "IF_Instance/IR/O84" driven by instance "IF_Instance/IR/mRD_reg_i_2" located at site "SLICE_X61Y69"
#startgroup
create_pblock CLKAG_IF_Instance/IR/O84
add_cells_to_pblock [get_pblocks  CLKAG_IF_Instance/IR/O84] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="IF_Instance/IR/O84"}]]]
resize_pblock [get_pblocks CLKAG_IF_Instance/IR/O84] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "InsMemRW_BUFG" driven by instance "InsMemRW_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock CLKAG_InsMemRW_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_InsMemRW_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="InsMemRW_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_InsMemRW_BUFG] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "eliminationBuffet/O1" driven by instance "eliminationBuffet/regFile_reg_r1_0_31_0_5_i_1" located at site "SLICE_X35Y46"
#startgroup
create_pblock CLKAG_eliminationBuffet/O1
add_cells_to_pblock [get_pblocks  CLKAG_eliminationBuffet/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="eliminationBuffet/O1"}]]]
resize_pblock [get_pblocks CLKAG_eliminationBuffet/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "work_clk_BUFG" driven by instance "work_clk_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_work_clk_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_work_clk_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="work_clk_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_work_clk_BUFG] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup
