{
  "module_name": "bnx2x_fw_defs.h",
  "hash_id": "ef209695f77b2845635c55cd63a7d02531a51922c93843e02af431a0c9d15078",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/broadcom/bnx2x/bnx2x_fw_defs.h",
  "human_readable_source": " \n\n#ifndef BNX2X_FW_DEFS_H\n#define BNX2X_FW_DEFS_H\n\n#define CSTORM_ASSERT_LIST_INDEX_OFFSET\t(IRO[152].base)\n#define CSTORM_ASSERT_LIST_OFFSET(assertListEntry) \\\n\t(IRO[151].base + ((assertListEntry) * IRO[151].m1))\n#define CSTORM_EVENT_RING_DATA_OFFSET(pfId) \\\n\t(IRO[157].base + (((pfId)>>1) * IRO[157].m1) + (((pfId)&1) * \\\n\tIRO[157].m2))\n#define CSTORM_EVENT_RING_PROD_OFFSET(pfId) \\\n\t(IRO[158].base + (((pfId)>>1) * IRO[158].m1) + (((pfId)&1) * \\\n\tIRO[158].m2))\n#define CSTORM_FINAL_CLEANUP_COMPLETE_OFFSET(funcId) \\\n\t(IRO[163].base + ((funcId) * IRO[163].m1))\n#define CSTORM_FUNC_EN_OFFSET(funcId) \\\n\t(IRO[153].base + ((funcId) * IRO[153].m1))\n#define CSTORM_HC_SYNC_LINE_INDEX_E1X_OFFSET(hcIndex, sbId) \\\n\t(IRO[143].base + ((hcIndex) * IRO[143].m1) + ((sbId) * IRO[143].m2))\n#define CSTORM_HC_SYNC_LINE_INDEX_E2_OFFSET(hcIndex, sbId) \\\n\t(IRO[142].base + (((hcIndex)>>2) * IRO[142].m1) + (((hcIndex)&3) \\\n\t* IRO[142].m2) + ((sbId) * IRO[142].m3))\n#define CSTORM_IGU_MODE_OFFSET (IRO[161].base)\n#define CSTORM_ISCSI_CQ_SIZE_OFFSET(pfId) \\\n\t(IRO[324].base + ((pfId) * IRO[324].m1))\n#define CSTORM_ISCSI_CQ_SQN_SIZE_OFFSET(pfId) \\\n\t(IRO[325].base + ((pfId) * IRO[325].m1))\n#define CSTORM_ISCSI_EQ_CONS_OFFSET(pfId, iscsiEqId) \\\n\t(IRO[317].base + ((pfId) * IRO[317].m1) + ((iscsiEqId) * IRO[317].m2))\n#define CSTORM_ISCSI_EQ_NEXT_EQE_ADDR_OFFSET(pfId, iscsiEqId) \\\n\t(IRO[319].base + ((pfId) * IRO[319].m1) + ((iscsiEqId) * IRO[319].m2))\n#define CSTORM_ISCSI_EQ_NEXT_PAGE_ADDR_OFFSET(pfId, iscsiEqId) \\\n\t(IRO[318].base + ((pfId) * IRO[318].m1) + ((iscsiEqId) * IRO[318].m2))\n#define CSTORM_ISCSI_EQ_NEXT_PAGE_ADDR_VALID_OFFSET(pfId, iscsiEqId) \\\n\t(IRO[320].base + ((pfId) * IRO[320].m1) + ((iscsiEqId) * IRO[320].m2))\n#define CSTORM_ISCSI_EQ_PROD_OFFSET(pfId, iscsiEqId) \\\n\t(IRO[316].base + ((pfId) * IRO[316].m1) + ((iscsiEqId) * IRO[316].m2))\n#define CSTORM_ISCSI_EQ_SB_INDEX_OFFSET(pfId, iscsiEqId) \\\n\t(IRO[322].base + ((pfId) * IRO[322].m1) + ((iscsiEqId) * IRO[322].m2))\n#define CSTORM_ISCSI_EQ_SB_NUM_OFFSET(pfId, iscsiEqId) \\\n\t(IRO[321].base + ((pfId) * IRO[321].m1) + ((iscsiEqId) * IRO[321].m2))\n#define CSTORM_ISCSI_HQ_SIZE_OFFSET(pfId) \\\n\t(IRO[323].base + ((pfId) * IRO[323].m1))\n#define CSTORM_ISCSI_NUM_OF_TASKS_OFFSET(pfId) \\\n\t(IRO[315].base + ((pfId) * IRO[315].m1))\n#define CSTORM_ISCSI_PAGE_SIZE_LOG_OFFSET(pfId) \\\n\t(IRO[314].base + ((pfId) * IRO[314].m1))\n#define CSTORM_ISCSI_PAGE_SIZE_OFFSET(pfId) \\\n\t(IRO[313].base + ((pfId) * IRO[313].m1))\n#define CSTORM_RECORD_SLOW_PATH_OFFSET(funcId) \\\n\t(IRO[155].base + ((funcId) * IRO[155].m1))\n#define CSTORM_SP_STATUS_BLOCK_DATA_OFFSET(pfId) \\\n\t(IRO[146].base + ((pfId) * IRO[146].m1))\n#define CSTORM_SP_STATUS_BLOCK_DATA_STATE_OFFSET(pfId) \\\n\t(IRO[147].base + ((pfId) * IRO[147].m1))\n#define CSTORM_SP_STATUS_BLOCK_OFFSET(pfId) \\\n\t(IRO[145].base + ((pfId) * IRO[145].m1))\n#define CSTORM_SP_STATUS_BLOCK_SIZE (IRO[145].size)\n#define CSTORM_SP_SYNC_BLOCK_OFFSET(pfId) \\\n\t(IRO[148].base + ((pfId) * IRO[148].m1))\n#define CSTORM_SP_SYNC_BLOCK_SIZE (IRO[148].size)\n#define CSTORM_STATUS_BLOCK_DATA_FLAGS_OFFSET(sbId, hcIndex) \\\n\t(IRO[140].base + ((sbId) * IRO[140].m1) + ((hcIndex) * IRO[140].m2))\n#define CSTORM_STATUS_BLOCK_DATA_OFFSET(sbId) \\\n\t(IRO[137].base + ((sbId) * IRO[137].m1))\n#define CSTORM_STATUS_BLOCK_DATA_STATE_OFFSET(sbId) \\\n\t(IRO[138].base + ((sbId) * IRO[138].m1))\n#define CSTORM_STATUS_BLOCK_DATA_TIMEOUT_OFFSET(sbId, hcIndex) \\\n\t(IRO[139].base + ((sbId) * IRO[139].m1) + ((hcIndex) * IRO[139].m2))\n#define CSTORM_STATUS_BLOCK_OFFSET(sbId) \\\n\t(IRO[136].base + ((sbId) * IRO[136].m1))\n#define CSTORM_STATUS_BLOCK_SIZE (IRO[136].size)\n#define CSTORM_SYNC_BLOCK_OFFSET(sbId) \\\n\t(IRO[141].base + ((sbId) * IRO[141].m1))\n#define CSTORM_SYNC_BLOCK_SIZE (IRO[141].size)\n#define CSTORM_VF_PF_CHANNEL_STATE_OFFSET(vfId) \\\n\t(IRO[159].base + ((vfId) * IRO[159].m1))\n#define CSTORM_VF_PF_CHANNEL_VALID_OFFSET(vfId) \\\n\t(IRO[160].base + ((vfId) * IRO[160].m1))\n#define CSTORM_VF_TO_PF_OFFSET(funcId) \\\n\t(IRO[154].base + ((funcId) * IRO[154].m1))\n#define TSTORM_APPROXIMATE_MATCH_MULTICAST_FILTERING_OFFSET(pfId) \\\n\t(IRO[207].base + ((pfId) * IRO[207].m1))\n#define TSTORM_ASSERT_LIST_INDEX_OFFSET\t(IRO[102].base)\n#define TSTORM_ASSERT_LIST_OFFSET(assertListEntry) \\\n\t(IRO[101].base + ((assertListEntry) * IRO[101].m1))\n#define TSTORM_FUNCTION_COMMON_CONFIG_OFFSET(pfId) \\\n\t(IRO[205].base + ((pfId) * IRO[205].m1))\n#define TSTORM_FUNC_EN_OFFSET(funcId) \\\n\t(IRO[107].base + ((funcId) * IRO[107].m1))\n#define TSTORM_ISCSI_ERROR_BITMAP_OFFSET(pfId) \\\n\t(IRO[279].base + ((pfId) * IRO[279].m1))\n#define TSTORM_ISCSI_L2_ISCSI_OOO_CID_TABLE_OFFSET(pfId) \\\n\t(IRO[280].base + ((pfId) * IRO[280].m1))\n#define TSTORM_ISCSI_L2_ISCSI_OOO_CLIENT_ID_TABLE_OFFSET(pfId) \\\n\t(IRO[281].base + ((pfId) * IRO[281].m1))\n#define TSTORM_ISCSI_L2_ISCSI_OOO_PROD_OFFSET(pfId) \\\n\t(IRO[282].base + ((pfId) * IRO[282].m1))\n#define TSTORM_ISCSI_NUM_OF_TASKS_OFFSET(pfId) \\\n\t(IRO[278].base + ((pfId) * IRO[278].m1))\n#define TSTORM_ISCSI_PAGE_SIZE_LOG_OFFSET(pfId) \\\n\t(IRO[277].base + ((pfId) * IRO[277].m1))\n#define TSTORM_ISCSI_PAGE_SIZE_OFFSET(pfId) \\\n\t(IRO[276].base + ((pfId) * IRO[276].m1))\n#define TSTORM_ISCSI_RQ_SIZE_OFFSET(pfId) \\\n\t(IRO[275].base + ((pfId) * IRO[275].m1))\n#define TSTORM_ISCSI_TCP_LOCAL_ADV_WND_OFFSET(pfId) \\\n\t(IRO[285].base + ((pfId) * IRO[285].m1))\n#define TSTORM_ISCSI_TCP_VARS_FLAGS_OFFSET(pfId) \\\n\t(IRO[271].base + ((pfId) * IRO[271].m1))\n#define TSTORM_ISCSI_TCP_VARS_LSB_LOCAL_MAC_ADDR_OFFSET(pfId) \\\n\t(IRO[272].base + ((pfId) * IRO[272].m1))\n#define TSTORM_ISCSI_TCP_VARS_MID_LOCAL_MAC_ADDR_OFFSET(pfId) \\\n\t(IRO[273].base + ((pfId) * IRO[273].m1))\n#define TSTORM_ISCSI_TCP_VARS_MSB_LOCAL_MAC_ADDR_OFFSET(pfId) \\\n\t(IRO[274].base + ((pfId) * IRO[274].m1))\n#define TSTORM_MAC_FILTER_CONFIG_OFFSET(pfId) \\\n\t(IRO[206].base + ((pfId) * IRO[206].m1))\n#define TSTORM_RECORD_SLOW_PATH_OFFSET(funcId) \\\n\t(IRO[109].base + ((funcId) * IRO[109].m1))\n#define TSTORM_TCP_MAX_CWND_OFFSET(pfId) \\\n\t(IRO[224].base + ((pfId) * IRO[224].m1))\n#define TSTORM_VF_TO_PF_OFFSET(funcId) \\\n\t(IRO[108].base + ((funcId) * IRO[108].m1))\n#define USTORM_AGG_DATA_OFFSET (IRO[213].base)\n#define USTORM_AGG_DATA_SIZE (IRO[213].size)\n#define USTORM_ASSERT_LIST_INDEX_OFFSET\t(IRO[181].base)\n#define USTORM_ASSERT_LIST_OFFSET(assertListEntry) \\\n\t(IRO[180].base + ((assertListEntry) * IRO[180].m1))\n#define USTORM_ETH_PAUSE_ENABLED_OFFSET(portId) \\\n\t(IRO[187].base + ((portId) * IRO[187].m1))\n#define USTORM_FCOE_EQ_PROD_OFFSET(pfId) \\\n\t(IRO[326].base + ((pfId) * IRO[326].m1))\n#define USTORM_FUNC_EN_OFFSET(funcId) \\\n\t(IRO[182].base + ((funcId) * IRO[182].m1))\n#define USTORM_ISCSI_CQ_SIZE_OFFSET(pfId) \\\n\t(IRO[290].base + ((pfId) * IRO[290].m1))\n#define USTORM_ISCSI_CQ_SQN_SIZE_OFFSET(pfId) \\\n\t(IRO[291].base + ((pfId) * IRO[291].m1))\n#define USTORM_ISCSI_ERROR_BITMAP_OFFSET(pfId) \\\n\t(IRO[295].base + ((pfId) * IRO[295].m1))\n#define USTORM_ISCSI_GLOBAL_BUF_PHYS_ADDR_OFFSET(pfId) \\\n\t(IRO[292].base + ((pfId) * IRO[292].m1))\n#define USTORM_ISCSI_NUM_OF_TASKS_OFFSET(pfId) \\\n\t(IRO[288].base + ((pfId) * IRO[288].m1))\n#define USTORM_ISCSI_PAGE_SIZE_LOG_OFFSET(pfId) \\\n\t(IRO[287].base + ((pfId) * IRO[287].m1))\n#define USTORM_ISCSI_PAGE_SIZE_OFFSET(pfId) \\\n\t(IRO[286].base + ((pfId) * IRO[286].m1))\n#define USTORM_ISCSI_R2TQ_SIZE_OFFSET(pfId) \\\n\t(IRO[289].base + ((pfId) * IRO[289].m1))\n#define USTORM_ISCSI_RQ_BUFFER_SIZE_OFFSET(pfId) \\\n\t(IRO[293].base + ((pfId) * IRO[293].m1))\n#define USTORM_ISCSI_RQ_SIZE_OFFSET(pfId) \\\n\t(IRO[294].base + ((pfId) * IRO[294].m1))\n#define USTORM_MEM_WORKAROUND_ADDRESS_OFFSET(pfId) \\\n\t(IRO[186].base + ((pfId) * IRO[186].m1))\n#define USTORM_RECORD_SLOW_PATH_OFFSET(funcId) \\\n\t(IRO[184].base + ((funcId) * IRO[184].m1))\n#define USTORM_RX_PRODS_E1X_OFFSET(portId, clientId) \\\n\t(IRO[216].base + ((portId) * IRO[216].m1) + ((clientId) * \\\n\tIRO[216].m2))\n#define USTORM_RX_PRODS_E2_OFFSET(qzoneId) \\\n\t(IRO[217].base + ((qzoneId) * IRO[217].m1))\n#define USTORM_TPA_BTR_OFFSET (IRO[214].base)\n#define USTORM_TPA_BTR_SIZE (IRO[214].size)\n#define USTORM_VF_TO_PF_OFFSET(funcId) \\\n\t(IRO[183].base + ((funcId) * IRO[183].m1))\n#define XSTORM_AGG_INT_FINAL_CLEANUP_COMP_TYPE (IRO[67].base)\n#define XSTORM_AGG_INT_FINAL_CLEANUP_INDEX (IRO[66].base)\n#define XSTORM_ASSERT_LIST_INDEX_OFFSET\t(IRO[51].base)\n#define XSTORM_ASSERT_LIST_OFFSET(assertListEntry) \\\n\t(IRO[50].base + ((assertListEntry) * IRO[50].m1))\n#define XSTORM_CMNG_PER_PORT_VARS_OFFSET(portId) \\\n\t(IRO[43].base + ((portId) * IRO[43].m1))\n#define XSTORM_FAIRNESS_PER_VN_VARS_OFFSET(pfId) \\\n\t(IRO[45].base + ((pfId) * IRO[45].m1))\n#define XSTORM_FUNC_EN_OFFSET(funcId) \\\n\t(IRO[47].base + ((funcId) * IRO[47].m1))\n#define XSTORM_ISCSI_HQ_SIZE_OFFSET(pfId) \\\n\t(IRO[303].base + ((pfId) * IRO[303].m1))\n#define XSTORM_ISCSI_LOCAL_MAC_ADDR0_OFFSET(pfId) \\\n\t(IRO[306].base + ((pfId) * IRO[306].m1))\n#define XSTORM_ISCSI_LOCAL_MAC_ADDR1_OFFSET(pfId) \\\n\t(IRO[307].base + ((pfId) * IRO[307].m1))\n#define XSTORM_ISCSI_LOCAL_MAC_ADDR2_OFFSET(pfId) \\\n\t(IRO[308].base + ((pfId) * IRO[308].m1))\n#define XSTORM_ISCSI_LOCAL_MAC_ADDR3_OFFSET(pfId) \\\n\t(IRO[309].base + ((pfId) * IRO[309].m1))\n#define XSTORM_ISCSI_LOCAL_MAC_ADDR4_OFFSET(pfId) \\\n\t(IRO[310].base + ((pfId) * IRO[310].m1))\n#define XSTORM_ISCSI_LOCAL_MAC_ADDR5_OFFSET(pfId) \\\n\t(IRO[311].base + ((pfId) * IRO[311].m1))\n#define XSTORM_ISCSI_LOCAL_VLAN_OFFSET(pfId) \\\n\t(IRO[312].base + ((pfId) * IRO[312].m1))\n#define XSTORM_ISCSI_NUM_OF_TASKS_OFFSET(pfId) \\\n\t(IRO[302].base + ((pfId) * IRO[302].m1))\n#define XSTORM_ISCSI_PAGE_SIZE_LOG_OFFSET(pfId) \\\n\t(IRO[301].base + ((pfId) * IRO[301].m1))\n#define XSTORM_ISCSI_PAGE_SIZE_OFFSET(pfId) \\\n\t(IRO[300].base + ((pfId) * IRO[300].m1))\n#define XSTORM_ISCSI_R2TQ_SIZE_OFFSET(pfId) \\\n\t(IRO[305].base + ((pfId) * IRO[305].m1))\n#define XSTORM_ISCSI_SQ_SIZE_OFFSET(pfId) \\\n\t(IRO[304].base + ((pfId) * IRO[304].m1))\n#define XSTORM_ISCSI_TCP_VARS_ADV_WND_SCL_OFFSET(pfId) \\\n\t(IRO[299].base + ((pfId) * IRO[299].m1))\n#define XSTORM_ISCSI_TCP_VARS_FLAGS_OFFSET(pfId) \\\n\t(IRO[298].base + ((pfId) * IRO[298].m1))\n#define XSTORM_ISCSI_TCP_VARS_TOS_OFFSET(pfId) \\\n\t(IRO[297].base + ((pfId) * IRO[297].m1))\n#define XSTORM_ISCSI_TCP_VARS_TTL_OFFSET(pfId) \\\n\t(IRO[296].base + ((pfId) * IRO[296].m1))\n#define XSTORM_RATE_SHAPING_PER_VN_VARS_OFFSET(pfId) \\\n\t(IRO[44].base + ((pfId) * IRO[44].m1))\n#define XSTORM_RECORD_SLOW_PATH_OFFSET(funcId) \\\n\t(IRO[49].base + ((funcId) * IRO[49].m1))\n#define XSTORM_SPQ_DATA_OFFSET(funcId) \\\n\t(IRO[32].base + ((funcId) * IRO[32].m1))\n#define XSTORM_SPQ_DATA_SIZE (IRO[32].size)\n#define XSTORM_SPQ_PAGE_BASE_OFFSET(funcId) \\\n\t(IRO[30].base + ((funcId) * IRO[30].m1))\n#define XSTORM_SPQ_PROD_OFFSET(funcId) \\\n\t(IRO[31].base + ((funcId) * IRO[31].m1))\n#define XSTORM_TCP_GLOBAL_DEL_ACK_COUNTER_ENABLED_OFFSET(portId) \\\n\t(IRO[218].base + ((portId) * IRO[218].m1))\n#define XSTORM_TCP_GLOBAL_DEL_ACK_COUNTER_MAX_COUNT_OFFSET(portId) \\\n\t(IRO[219].base + ((portId) * IRO[219].m1))\n#define XSTORM_TCP_TX_SWS_TIMER_VAL_OFFSET(pfId) \\\n\t(IRO[221].base + (((pfId)>>1) * IRO[221].m1) + (((pfId)&1) * \\\n\tIRO[221].m2))\n#define XSTORM_VF_TO_PF_OFFSET(funcId) \\\n\t(IRO[48].base + ((funcId) * IRO[48].m1))\n#define XSTORM_ETH_FUNCTION_INFO_FP_HSI_VALID_E2_OFFSET(fid)\t\\\n\t(IRO[386].base + ((fid) * IRO[386].m1))\n#define COMMON_ASM_INVALID_ASSERT_OPCODE 0x0\n\n \n#define ETH_FP_HSI_VERSION (ETH_FP_HSI_VER_2)\n\n \n#define X_ETH_LOCAL_RING_SIZE 13\n#define FIRST_BD_IN_PKT\t0\n#define PARSE_BD_INDEX 1\n#define NUM_OF_ETH_BDS_IN_PAGE ((PAGE_SIZE)/(STRUCT_SIZE(eth_tx_bd)/8))\n#define U_ETH_NUM_OF_SGES_TO_FETCH 8\n#define U_ETH_MAX_SGES_FOR_PACKET 3\n\n \n#define U_ETH_LOCAL_BD_RING_SIZE 8\n#define U_ETH_LOCAL_SGE_RING_SIZE 10\n#define U_ETH_SGL_SIZE 8\n\t \n#define IP_HEADER_ALIGNMENT_PADDING 2\n\n#define U_ETH_SGES_PER_PAGE_INVERSE_MASK \\\n\t(0xFFFF - ((PAGE_SIZE/((STRUCT_SIZE(eth_rx_sge))/8))-1))\n\n#define TU_ETH_CQES_PER_PAGE (PAGE_SIZE/(STRUCT_SIZE(eth_rx_cqe)/8))\n#define U_ETH_BDS_PER_PAGE (PAGE_SIZE/(STRUCT_SIZE(eth_rx_bd)/8))\n#define U_ETH_SGES_PER_PAGE (PAGE_SIZE/(STRUCT_SIZE(eth_rx_sge)/8))\n\n#define U_ETH_BDS_PER_PAGE_MASK\t(U_ETH_BDS_PER_PAGE-1)\n#define U_ETH_CQE_PER_PAGE_MASK\t(TU_ETH_CQES_PER_PAGE-1)\n#define U_ETH_SGES_PER_PAGE_MASK (U_ETH_SGES_PER_PAGE-1)\n\n#define U_ETH_UNDEFINED_Q 0xFF\n\n#define T_ETH_INDIRECTION_TABLE_SIZE 128\n#define T_ETH_RSS_KEY 10\n#define ETH_NUM_OF_RSS_ENGINES_E2 72\n\n#define FILTER_RULES_COUNT 16\n#define MULTICAST_RULES_COUNT 16\n#define CLASSIFY_RULES_COUNT 16\n\n \n#define ETH_CRC32_HASH_SEED 0x00000000\n\n#define ETH_CRC32_HASH_BIT_SIZE\t(8)\n#define ETH_CRC32_HASH_MASK EVAL((1<<ETH_CRC32_HASH_BIT_SIZE)-1)\n\n \n#define ETH_MAX_RX_CLIENTS_E1 18\n#define ETH_MAX_RX_CLIENTS_E1H 28\n#define ETH_MAX_RX_CLIENTS_E2 152\n\n \n#define MAX_STAT_COUNTER_ID_E1 36\n#define MAX_STAT_COUNTER_ID_E1H\t56\n#define MAX_STAT_COUNTER_ID_E2 140\n\n#define MAX_MAC_CREDIT_E1 192  \n#define MAX_MAC_CREDIT_E1H 256  \n#define MAX_MAC_CREDIT_E2 272  \n#define MAX_VLAN_CREDIT_E1 0  \n#define MAX_VLAN_CREDIT_E1H 0  \n#define MAX_VLAN_CREDIT_E2 272  \n\n \n#define ETH_MAX_AGGREGATION_QUEUES_E1 32\n#define ETH_MAX_AGGREGATION_QUEUES_E1H_E2 64\n\n#define ETH_NUM_OF_MCAST_BINS 256\n#define ETH_NUM_OF_MCAST_ENGINES_E2 72\n\n#define ETH_MIN_RX_CQES_WITHOUT_TPA (MAX_RAMRODS_PER_PORT + 3)\n#define ETH_MIN_RX_CQES_WITH_TPA_E1 \\\n\t(ETH_MAX_AGGREGATION_QUEUES_E1 + ETH_MIN_RX_CQES_WITHOUT_TPA)\n#define ETH_MIN_RX_CQES_WITH_TPA_E1H_E2 \\\n\t(ETH_MAX_AGGREGATION_QUEUES_E1H_E2 + ETH_MIN_RX_CQES_WITHOUT_TPA)\n\n#define DISABLE_STATISTIC_COUNTER_ID_VALUE 0\n\n\n \n\n#define PROTOCOL_STATE_BIT_OFFSET 6\n\n#define ETH_STATE (ETH_CONNECTION_TYPE << PROTOCOL_STATE_BIT_OFFSET)\n#define TOE_STATE (TOE_CONNECTION_TYPE << PROTOCOL_STATE_BIT_OFFSET)\n#define RDMA_STATE (RDMA_CONNECTION_TYPE << PROTOCOL_STATE_BIT_OFFSET)\n\n \n#define MC_PAGE_SIZE 4096\n\n \n#define HC_SP_SB_MAX_INDICES 16\n\n \n#define HC_SB_MAX_INDICES_E1X 8\n#define HC_SB_MAX_INDICES_E2 8\n\n#define HC_SB_MAX_SB_E1X 32\n#define HC_SB_MAX_SB_E2\t136\n\n#define HC_SP_SB_ID 0xde\n\n#define HC_SB_MAX_SM 2\n\n#define HC_SB_MAX_DYNAMIC_INDICES 4\n\n \n#define MAX_RAMRODS_PER_PORT 8\n\n \n\n#define TIMERS_TICK_SIZE_CHIP (1e-3)\n\n#define TSEMI_CLK1_RESUL_CHIP (1e-3)\n\n#define XSEMI_CLK1_RESUL_CHIP (1e-3)\n\n#define SDM_TIMER_TICK_RESUL_CHIP (4 * (1e-6))\n#define TSDM_TIMER_TICK_RESUL_CHIP (1 * (1e-6))\n\n \n\n#define XSTORM_IP_ID_ROLL_HALF 0x8000\n#define XSTORM_IP_ID_ROLL_ALL 0\n\n#define FW_LOG_LIST_SIZE 50\n\n#define NUM_OF_SAFC_BITS 16\n#define MAX_COS_NUMBER 4\n#define MAX_TRAFFIC_TYPES 8\n#define MAX_PFC_PRIORITIES 8\n#define MAX_VLAN_PRIORITIES 8\n\t \n#define LLFC_TRAFFIC_TYPE_TO_PRIORITY_UNMAPPED 0xFF\n\n#define C_ERES_PER_PAGE \\\n\t(PAGE_SIZE / BITS_TO_BYTES(STRUCT_SIZE(event_ring_elem)))\n#define C_ERE_PER_PAGE_MASK (C_ERES_PER_PAGE - 1)\n\n#define STATS_QUERY_CMD_COUNT 16\n\n#define AFEX_LIST_TABLE_SIZE 4096\n\n#define INVALID_VNIC_ID\t0xFF\n\n#define UNDEF_IRO 0x80000000\n\n \n#define MAX_FCOE_FUNCS_PER_ENGINE 2\n#define MAX_NUM_FCOE_TASKS_PER_ENGINE 4096\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}