RASU8(ML610112)Relocatable Assembler, Ver.1.61.2    assemble list. page:   1 
 Source File: _output\_obj\main.asm
 Object File: _output\_obj\main.obj
 Date  : 2014/07/29 Tue.[22:11]
 Title : 
## Loc. Object                   Line   Source Statements

                                    1   ;; Compile Options : /TML610112 /MS /near /Icommon /Imain /Iirq /Itimer /Iclock /Itbc /Iuart /Ii2c /SS 256 /SD /Oa /Ot /W 3 /Wc /Fa_output\_obj\ 
                                    2   ;; Version Number  : Ver.3.41.8
                                    3   ;; File Name       : main.c
                                    4   
                                    5   	type (ML610112) 
                                    6   	model small, near
                                    7   	$$NVARmain segment data 2h #0h
                                    8   	$$NINITVAR segment data 2h #0h
                                    9   	$$NINITTAB segment table 2h any
                                   10   	$$IRLED_PWM$main segment code 2h #0h
                                   11   	$$Initialization$main segment code 2h #0h
                                   12   	$$NOP1000$main segment code 2h #0h
                                   13   	$$PortA_Digital_Inputs$main segment code 2h #0h
                                   14   	$$PortA_Low$main segment code 2h #0h
                                   15   	$$PortB_Low$main segment code 2h #0h
                                   16   	$$PortC_Low$main segment code 2h #0h
                                   17   	$$PortD_Low$main segment code 2h #0h
                                   18   	$$SetOSC$main segment code 2h #0h
                                   19   	$$TAB_uartSetParam$main segment table 2h #0h
                                   20   	$$_funcI2CFin$main segment code 2h #0h
                                   21   	$$_funcUartFin$main segment code 2h #0h
                                   22   	$$_intI2c$main segment code 2h #0h
                                   23   	$$_intUart$main segment code 2h #0h
                                   24   	$$analog_comparator$main segment code 2h #0h
                                   25   	$$checkI2C$main segment code 2h #0h
                                   26   	$$main$main segment code 2h #0h
                                   27   	$$main_clrWDT$main segment code 2h #0h
                                   28   	$$main_reqNotHalt$main segment code 2h #0h
                                   29   	STACKSEG 0100h
                                   30   CVERSION 3.41.8
                                   31   CGLOBAL 01H 03H 0000H "IRLED_PWM" 08H 02H 85H 00H 80H 00H 00H 00H 07H
                                   32   CGLOBAL 01H 03H 0000H "checkI2C" 08H 02H 88H 00H 81H 02H 00H 00H 07H
                                   33   CGLOBAL 01H 03H 0000H "main_clrWDT" 08H 02H 7CH 00H 80H 00H 00H 00H 07H
                                   34   CSGLOBAL 03H 0000H "_funcUartFin" 08H 02H 86H 00H 81H 02H 00H 00H 07H
                                   35   CGLOBAL 01H 03H 0000H "main_reqNotHalt" 08H 02H 89H 00H 80H 00H 00H 00H 07H
                                   36   CSGLOBAL 03H 0000H "Initialization" 08H 02H 7DH 00H 81H 0aH 00H 00H 07H
                                   37   CGLOBAL 01H 03H 0000H "PortA_Digital_Inputs" 08H 02H 84H 00H 80H 00H 00H 00H 07H
                                   38   CGLOBAL 01H 03H 0000H "main" 08H 02H 8DH 00H 80H 00H 00H 00H 01H
                                   39   CSGLOBAL 03H 0000H "_intUart" 08H 02H 8AH 00H 80H 00H 00H 00H 07H
                                   40   CGLOBAL 01H 03H 0000H "PortD_Low" 08H 02H 83H 00H 80H 00H 00H 00H 07H
                                   41   CGLOBAL 01H 03H 0000H "NOP1000" 08H 02H 8CH 00H 80H 02H 00H 00H 07H
                                   42   CSGLOBAL 03H 0000H "_intI2c" 08H 02H 8BH 00H 81H 02H 00H 00H 07H
                                   43   CSGLOBAL 03H 0000H "SetOSC" 08H 02H 7EH 00H 80H 00H 00H 00H 07H
                                   44   CGLOBAL 01H 03H 0000H "PortC_Low" 08H 02H 82H 00H 80H 00H 00H 00H 07H
                                   45   CGLOBAL 01H 03H 0000H "PortB_Low" 08H 02H 81H 00H 80H 00H 00H 00H 07H
                                   46   CGLOBAL 01H 03H 0000H "PortA_Low" 08H 02H 80H 00H 80H 00H 00H 00H 07H
                                   47   CGLOBAL 01H 03H 0000H "analog_comparator" 08H 02H 7FH 00H 80H 00H 00H 00H 07H
                                   48   CSGLOBAL 03H 0000H "_funcI2CFin" 08H 02H 87H 00H 81H 02H 00H 00H 07H
                                   49   CSTRUCTTAG 0000H 0000H 0006H 0003H 00000001H "_Notag"
                                   50   CSTRUCTMEM 52H 00000001H 00000000H "state" 02H 00H 00H
                                   51   CSTRUCTMEM 52H 00000002H 00000001H "state_sub" 02H 00H 00H
                                   52   CSTRUCTMEM 52H 00000005H 00000003H "reserve" 02H 00H 00H
                                   53   CSTRUCTTAG 0000H 0000H 0005H 000CH 00000016H "_Notag"
                                   54   CSTRUCTMEM 42H 00000002H 00000000H "_Mode" 02H 00H 08H
                                   55   CSTRUCTMEM 43H 00000002H 00000002H "_Handle" 02H 00H 08H
                                   56   CSTRUCTMEM 42H 00000002H 00000004H "_Buf" 04H 03H 00H 00H 00H
                                   57   CSTRUCTMEM 42H 00000002H 00000006H "_Bend" 04H 03H 00H 00H 00H
                                   58   CSTRUCTMEM 42H 00000002H 00000008H "_Next" 04H 03H 00H 00H 00H
                                   59   CSTRUCTMEM 42H 00000002H 0000000AH "_Rend" 04H 03H 00H 00H 00H
                                   60   CSTRUCTMEM 42H 00000002H 0000000CH "_Rsave" 04H 03H 00H 00H 00H
                                   61   CSTRUCTMEM 42H 00000002H 0000000EH "_Wend" 04H 03H 00H 00H 00H
                                   62   CSTRUCTMEM 42H 00000002H 00000010H "_Back" 05H 01H 02H 00H 00H 00H
                                   63   CSTRUCTMEM 42H 00000001H 00000012H "_Cbuf" 02H 00H 00H
                                   64   CSTRUCTMEM 42H 00000001H 00000013H "_Nback" 02H 00H 00H
                                   65   CSTRUCTMEM 43H 00000002H 00000014H "_Tmpnam" 04H 03H 00H 00H 00H
                                   66   CSTRUCTTAG 0000H 0000H 0004H 0001H 00000004H "_Notag"
                                   67   CSTRUCTMEM 42H 00000004H 00000000H "_Off" 02H 00H 02H
                                   68   CSTRUCTTAG 0000H 0000H 0003H 0006H 0000000AH "_Notag"
                                   69   CSTRUCTMEM 42H 00000004H 00000000H "br" 02H 00H 02H
                                   70   CSTRUCTMEM 42H 00000001H 00000004H "lg" 02H 00H 00H
                                   71   CSTRUCTMEM 42H 00000001H 00000005H "pt" 02H 00H 00H
                                   72   CSTRUCTMEM 42H 00000001H 00000006H "stp" 02H 00H 00H
                                   73   CSTRUCTMEM 42H 00000001H 00000007H "neg" 02H 00H 00H
                                   74   CSTRUCTMEM 42H 00000001H 00000008H "dir" 02H 00H 00H
                                   75   CSTRUCTTAG 0000H 0000H 0002H 0002H 00000008H "_Notag"
                                   76   CSTRUCTMEM 43H 00000004H 00000000H "quot" 02H 00H 02H
                                   77   CSTRUCTMEM 43H 00000004H 00000004H "rem" 02H 00H 02H
                                   78   CSTRUCTTAG 0000H 0000H 0001H 0002H 00000004H "_Notag"
                                   79   CSTRUCTMEM 43H 00000002H 00000000H "quot" 02H 00H 01H
                                   80   CSTRUCTMEM 43H 00000002H 00000002H "rem" 02H 00H 01H
                                   81   CSTRUCTTAG 0000H 0000H 0000H 0008H 00000001H "_Notag"
                                   82   CSTRUCTMEM 52H 00000001H 00000000H "b0" 02H 00H 00H
                                   83   CSTRUCTMEM 52H 00000001H 00000001H "b1" 02H 00H 00H
                                   84   CSTRUCTMEM 52H 00000001H 00000002H "b2" 02H 00H 00H
                                   85   CSTRUCTMEM 52H 00000001H 00000003H "b3" 02H 00H 00H
                                   86   CSTRUCTMEM 52H 00000001H 00000004H "b4" 02H 00H 00H
                                   87   CSTRUCTMEM 52H 00000001H 00000005H "b5" 02H 00H 00H
                                   88   CSTRUCTMEM 52H 00000001H 00000006H "b6" 02H 00H 00H
                                   89   CSTRUCTMEM 52H 00000001H 00000007H "b7" 02H 00H 00H
                                   90   CTYPEDEF 0000H 0000H 43H "_Ptrdifft" 02H 00H 01H
                                   91   CTYPEDEF 0000H 0000H 42H "_Sizet" 02H 00H 01H
                                   92   CTYPEDEF 0000H 0000H 43H "tUartSetParam" 04H 00H 05H 03H 00H
                                   93   CTYPEDEF 0000H 0000H 42H "size_t" 02H 00H 01H
                                   94   CTYPEDEF 0000H 0000H 43H "cbfUart" 0AH 03H 00H 02H 2EH 00H 00H 00H 00H 00H 07H
                                   95   CTYPEDEF 0000H 0000H 43H "fpos_t" 04H 00H 05H 04H 00H
                                   96   CTYPEDEF 0000H 0000H 43H "STRUCT_STATE" 04H 00H 05H 06H 00H
                                   97   CTYPEDEF 0000H 0000H 43H "cbfI2c" 0AH 03H 00H 02H 43H 00H 00H 00H 00H 00H 07H
                                   98   CTYPEDEF 0000H 0000H 03H "_Cmpfun_nf" 08H 02H 01H 00H 00H 00H 00H 00H 01H
                                   99   CTYPEDEF 0000H 0000H 03H "_Cmpfun_nn" 08H 02H 00H 00H 00H 00H 00H 00H 01H
                                  100   CTYPEDEF 0000H 0000H 03H "_Cmpfun_ff" 08H 02H 03H 00H 00H 00H 00H 00H 01H
                                  101   CTYPEDEF 0000H 0000H 03H "_Cmpfun_fn" 08H 02H 02H 00H 00H 00H 00H 00H 01H
                                  102   CTYPEDEF 0000H 0000H 43H "FILE" 04H 00H 05H 05H 00H
                                  103   CTYPEDEF 0000H 0000H 43H "div_t" 04H 00H 05H 01H 00H
                                  104   CTYPEDEF 0000H 0000H 43H "ldiv_t" 04H 00H 05H 02H 00H
                                  105   CTYPEDEF 0000H 0000H 43H "_BYTE_FIELD" 04H 00H 05H 00H 00H
                                  106   CGLOBAL 00H 42H 0015H "RecWorld" 05H 01H 15H 00H 00H 00H
                                  107   CGLOBAL 00H 42H 0001H "_flgUartFin" 02H 00H 00H
                                  108   CGLOBAL 01H 42H 003EH "NackMCUConn" 05H 01H 3EH 00H 00H 00H
                                  109   CSGLOBAL 42H 002EH "I2C_BUFF" 05H 01H 2EH 00H 00H 00H
                                  110   CSGLOBAL 42H 0001H "I2CNumBytes" 02H 00H 00H
                                  111   CSGLOBAL 42H 0001H "Data2Str_temp" 02H 00H 00H
                                  112   CSGLOBAL 42H 0001H "RegAddr_temp" 02H 00H 00H
                                  113   CSGLOBAL 42H 0001H "Data3Str_temp" 02H 00H 00H
                                  114   CGLOBAL 00H 42H 0002H "testI2C" 02H 00H 01H
                                  115   CSGLOBAL 42H 0001H "BU21072Address" 02H 00H 00H
                                  116   CGLOBAL 00H 42H 0002H "ret" 02H 00H 01H
                                  117   CSGLOBAL 42H 0008H "I2CReceInfo" 05H 01H 08H 00H 00H 00H
                                  118   CSGLOBAL 42H 0001H "Data0Str_temp" 02H 00H 00H
                                  119   CSGLOBAL 42H 0001H "Data1Str_temp" 02H 00H 00H
                                  120   CSGLOBAL 42H 0001H "Data4Str_temp" 02H 00H 00H
                                  121   CSGLOBAL 42H 0001H "Data5Str_temp" 02H 00H 00H
                                  122   CGLOBAL 00H 42H 0002H "UART_VAR" 02H 00H 01H
                                  123   CSGLOBAL 42H 0001H "Data6Str_temp" 02H 00H 00H
                                  124   CSGLOBAL 42H 0001H "Data7Str_temp" 02H 00H 00H
                                  125   CGLOBAL 01H 42H 0016H "AckMCUConn" 05H 01H 16H 00H 00H 00H
                                  126   CGLOBAL 01H 42H 000EH "InputRec" 05H 01H 0EH 00H 00H 00H
                                  127   CSGLOBAL 42H 0001H "I2CNumBytes_temp" 02H 00H 00H
                                  128   CSGLOBAL 01H 000AH "_uartSetParam" 04H 00H 05H 03H 00H
                                  129   CSGLOBAL 42H 0001H "Data2Str" 02H 00H 00H
                                  130   CSGLOBAL 42H 0001H "Data3Str" 02H 00H 00H
                                  131   CSGLOBAL 42H 0001H "RegAddr" 02H 00H 00H
                                  132   CGLOBAL 01H 42H 0017H "I2C_RX_Data" 05H 01H 17H 00H 00H 00H
                                  133   CSGLOBAL 42H 0001H "LEDDrive_LED_CH" 02H 00H 00H
                                  134   CGLOBAL 01H 42H 0016H "ListFWRev" 05H 01H 16H 00H 00H 00H
                                  135   CSGLOBAL 42H 0001H "Data0Str" 02H 00H 00H
                                  136   CSGLOBAL 42H 0001H "Data1Str" 02H 00H 00H
                                  137   CGLOBAL 01H 42H 0017H "OutputRec" 05H 01H 17H 00H 00H 00H
                                  138   CSGLOBAL 42H 0001H "LEDDrive_LED_CH_Contents" 02H 00H 00H
                                  139   CSGLOBAL 42H 0001H "I2CAdd" 02H 00H 00H
                                  140   CSGLOBAL 42H 0001H "chari" 02H 00H 00H
                                  141   CSGLOBAL 42H 0001H "charj" 02H 00H 00H
                                  142   CSGLOBAL 42H 0001H "chark" 02H 00H 00H
                                  143   CGLOBAL 01H 42H 000EH "HelloWorld" 05H 01H 0EH 00H 00H 00H
                                  144   CGLOBAL 00H 42H 0001H "_flgI2CFin" 02H 00H 00H
                                  145   CGLOBAL 00H 42H 0001H "_reqNotHalt" 02H 00H 00H
                                  146   CSGLOBAL 42H 0001H "Data6Str" 02H 00H 00H
                                  147   CGLOBAL 01H 42H 0017H "InputStatus" 05H 01H 17H 00H 00H 00H
                                  148   CSGLOBAL 42H 0008H "I2CSendInfo" 05H 01H 08H 00H 00H 00H
                                  149   CSGLOBAL 42H 0001H "Data7Str" 02H 00H 00H
                                  150   CSGLOBAL 42H 0001H "Data4Str" 02H 00H 00H
                                  151   CSGLOBAL 42H 0001H "Data5Str" 02H 00H 00H
                                  152   CGLOBAL 01H 42H 0015H "I2C_RX_REC" 05H 01H 15H 00H 00H 00H
                                  153   CGLOBAL 01H 42H 0015H "I2C_TX_REC" 05H 01H 15H 00H 00H 00H
                                  154   CSGLOBAL 42H 0001H "I2CAdd_temp" 02H 00H 00H
                                  155   CFILE 0001H 0000085AH "main\\ML610112.H"
                                  156   CFILE 0002H 000000D8H "main\\stdlib.h"
                                  157   CFILE 0003H 0000007AH "main\\yvals.h"
                                  158   CFILE 0004H 0000006BH "uart\\uart.h"
                                  159   CFILE 0005H 00000027H "common\\common.h"
                                  160   CFILE 0006H 00000057H "irq\\irq.h"
                                  161   CFILE 0007H 00000023H "main\\mcu.h"
                                  162   CFILE 0008H 00000045H "i2c\\i2c.h"
                                  163   CFILE 0009H 000000EEH "main\\stdio.h"
                                  164   CFILE 0000H 000003C0H "main\\main.c"
                                  165   
  --------------------------      166   	rseg $$main$main
                                  167   CFUNCTION 141
                                  168   
00:0000                           169   _main	:
                                  170   CBLOCK 141 1 245
                                  171   
                                  172   ;;{
                                  173   CLINEA 0000H 0001H 00F5H 0001H 0001H
                                  174   CBLOCK 141 2 245
                                  175   CLOCAL 4BH 0001H 0000H 0002H "char_a" 02H 00H 00H
                                  176   CLOCAL 4AH 0001H 0000H 0002H "uchar" 02H 00H 00H
                                  177   CLOCAL 4BH 0002H 0000H 0002H "inta" 02H 00H 01H
                                  178   CLOCAL 4BH 00C8H 0000H 0002H "table" 05H 01H 64H 00H 00H 01H
                                  179   CLOCAL 4AH 0002H 0000H 0002H "uint" 02H 00H 01H
                                  180   CLOCAL 4BH 0004H 0000H 0002H "long_a" 02H 00H 02H
                                  181   CLOCAL 4BH 0004H 0000H 0002H "delay" 02H 00H 02H
                                  182   CLOCAL 4BH 0004H 0000H 0002H "float_a" 02H 00H 03H
                                  183   CLOCAL 4BH 0008H 0000H 0002H "double_a" 02H 00H 04H
                                  184   CLOCAL 4AH 0001H 0000H 0002H "button_flag" 02H 00H 00H
                                  185   CLOCAL 4BH 0002H 0000H 0002H "i" 02H 00H 01H
                                  186   CLOCAL 4BH 0002H 0000H 0002H "j" 02H 00H 01H
                                  187   CLOCAL 4BH 0002H 0000H 0002H "k" 02H 00H 01H
                                  188   CLOCAL 4BH 0002H 0000H 0002H "x" 02H 00H 01H
                                  189   CLOCAL 4BH 0002H 0000H 0002H "y" 02H 00H 01H
                                  190   CLOCAL 4AH 0001H 0000H 0002H "sndByte" 02H 00H 00H
                                  191   CLOCAL 4AH 0002H 0000H 0002H "count" 02H 00H 01H
                                  192   CLOCAL 4BH 0001H 0000H 0002H "maskC" 02H 00H 00H
                                  193   
                                  194   ;;	Initialization(); //Ports, UART, Timers, Oscillator, Comparators, etc.
                                  195   CLINEA 0000H 0001H 0108H 0002H 0047H
00:0000 01-F0'00-00'              196   	bl	_Initialization
                                  197   
                                  198   ;;RX_Loop:	
                                  199   CLINEA 0000H 0001H 010DH 0001H 0009H
                                  200   CLABEL 000CH "RX_Loop"
00:0004                           201   _$L12 :
                                  202   
                                  203   ;;		main_clrWDT();
                                  204   CLINEA 0000H 0001H 010EH 0003H 0010H
00:0004 01-F0'00-00'              205   	bl	_main_clrWDT
                                  206   
                                  207   ;;GPIO_17 ^= 1;
                                  208   CLINEA 0000H 0001H 0115H 0001H 000DH
00:0008 81-A0 60-F2               209   	tb	0f260h.0
00:000C 03 C9                     210   	beq	_$M1
00:000E 82-A0 60-F2               211   	rb	0f260h.0
00:0012 02 CE                     212   	bal	_$M2
00:0014                           213   _$M1 :
00:0014 80-A0 60-F2               214   	sb	0f260h.0
00:0018                           215   _$M2 :
                                  216   
                                  217   ;;NOP1000();
                                  218   CLINEA 0000H 0001H 0116H 0001H 000AH
00:0018 01-F0'00-00'              219   	bl	_NOP1000
                                  220   
                                  221   ;;NOP1000();
                                  222   CLINEA 0000H 0001H 0117H 0001H 000AH
00:001C 01-F0'00-00'              223   	bl	_NOP1000
                                  224   
                                  225   ;;NOP1000();
                                  226   CLINEA 0000H 0001H 0118H 0001H 000AH
00:0020 01-F0'00-00'              227   	bl	_NOP1000
                                  228   
                                  229   ;;		goto RX_Loop;
                                  230   CLINEA 0000H 0001H 011CH 0003H 000FH
00:0024 EF CE                     231   	bal	_$L12
                                  232   CBLOCKEND 141 2 286
                                  233   
                                  234   ;;}//end main
                                  235   CLINEA 0000H 0001H 011EH 0001H 000BH
                                  236   CBLOCKEND 141 1 286
                                  237   CFUNCTIONEND 141
                                  238   
                                  239   
  --------------------------      240   	rseg $$main_clrWDT$main
                                  241   CFUNCTION 124
                                  242   
00:0000                           243   _main_clrWDT	:
                                  244   CBLOCK 124 1 312
                                  245   
                                  246   ;;{
                                  247   CLINEA 0000H 0001H 0138H 0001H 0001H
                                  248   CBLOCK 124 2 312
                                  249   
                                  250   ;;	do {
                                  251   CLINEA 0000H 0001H 013BH 0002H 0005H
00:0000                           252   _$L16 :
                                  253   CBLOCK 124 3 315
                                  254   
                                  255   ;;		WDTCON = 0x5Au;
                                  256   CLINEA 0000H 0001H 013CH 0003H 0011H
00:0000 5A 00                     257   	mov	r0,	#05ah
00:0002 11-90 0E-F0               258   	st	r0,	0f00eh
                                  259   CBLOCKEND 124 3 317
                                  260   
                                  261   ;;	} while (WDP != 1);
                                  262   CLINEA 0000H 0000H 013DH 0002H 0014H
00:0006 81-A0 0E-F0               263   	tb	0f00eh.0
00:000A FA C9                     264   	beq	_$L16
                                  265   
                                  266   ;;	WDTCON = 0xA5u;
                                  267   CLINEA 0000H 0001H 013EH 0002H 0010H
00:000C A5 00                     268   	mov	r0,	#0a5h
00:000E 11-90 0E-F0               269   	st	r0,	0f00eh
                                  270   CBLOCKEND 124 2 319
                                  271   
                                  272   ;;}
                                  273   CLINEA 0000H 0001H 013FH 0001H 0001H
00:0012 1F-FE                     274   	rt
                                  275   CBLOCKEND 124 1 319
                                  276   CFUNCTIONEND 124
                                  277   
                                  278   
  --------------------------      279   	rseg $$NOP1000$main
                                  280   CFUNCTION 140
                                  281   
00:0000                           282   _NOP1000	:
                                  283   CBLOCK 140 1 329
                                  284   
                                  285   ;;{
                                  286   CLINEA 0000H 0001H 0149H 0001H 0001H
00:0000 5E-F4                     287   	push	er4
                                  288   CBLOCK 140 2 329
                                  289   CLOCAL 46H 0002H 0026H 0002H "ONCNT" 02H 00H 01H
                                  290   
                                  291   ;;unsigned int ONCNT = 0;
                                  292   CLINEA 0000H 0001H 014AH 0001H 0017H
00:0002 00 E4                     293   	mov	er4,	#0 
                                  294   
                                  295   ;;	while(ONCNT < 60000) {	// NOP for 1000 Cycles
                                  296   CLINEA 0000H 0001H 014CH 0002H 002EH
00:0004 01 CE                     297   	bal	_$L19
00:0006                           298   _$L21 :
                                  299   CBLOCK 140 3 332
                                  300   
                                  301   ;;		ONCNT++;
                                  302   CLINEA 0000H 0000H 014DH 0003H 000AH
00:0006 81 E4                     303   	add	er4,	#1 
                                  304   CBLOCKEND 140 3 334
                                  305   
                                  306   ;;	}
                                  307   CLINEA 0000H 0000H 014EH 0002H 0002H
00:0008                           308   _$L19 :
                                  309   
                                  310   ;;	while(ONCNT < 60000) {	// NOP for 1000 Cycles
                                  311   CLINEA 0000H 0000H 014CH 0000H 0000H
00:0008 00 E2                     312   	mov	er2,	#0 
00:000A 60 74                     313   	cmp	r4,	#060h
00:000C EA 55                     314   	cmpc	r5,	#0eah
00:000E 00 52                     315   	cmpc	r2,	#00h
00:0010 00 53                     316   	cmpc	r3,	#00h
00:0012 F9 C5                     317   	blts	_$L21
                                  318   CBLOCKEND 140 2 336
                                  319   
                                  320   ;;}
                                  321   CLINEA 0000H 0001H 0150H 0001H 0001H
00:0014 1E-F4                     322   	pop	er4
00:0016 1F-FE                     323   	rt
                                  324   CBLOCKEND 140 1 336
                                  325   CFUNCTIONEND 140
                                  326   
                                  327   
  --------------------------      328   	rseg $$Initialization$main
                                  329   CFUNCTION 125
                                  330   
00:0000                           331   _Initialization	:
                                  332   CBLOCK 125 1 343
                                  333   
                                  334   ;;static void Initialization(void){
                                  335   CLINEA 0000H 0001H 0157H 0001H 0021H
00:0000 CE-F8                     336   	push	lr
                                  337   CBLOCK 125 2 343
                                  338   CRET 0000H
                                  339   
                                  340   ;;	DSIO0 = 1; // 0=> Enables Synchronous Serial Port 0 (initial value).
                                  341   CLINEA 0000H 0001H 015BH 0002H 0045H
00:0002 80-A0 2A-F0               342   	sb	0f02ah.0
                                  343   
                                  344   ;;	DUA0  = 0; // 0=> Enables the operation of UART0 (initial value).
                                  345   CLINEA 0000H 0001H 015CH 0002H 0042H
00:0006 A2-A0 2A-F0               346   	rb	0f02ah.2
                                  347   
                                  348   ;;	DUA1  = 1; // 0=> Enables Uart1 (initial value). 
                                  349   CLINEA 0000H 0001H 015DH 0002H 0032H
00:000A B0-A0 2A-F0               350   	sb	0f02ah.3
                                  351   
                                  352   ;;	DI2C1 = 1; // 0=> Enables I2C bus Interface (Slave) (initial value).
                                  353   CLINEA 0000H 0001H 015EH 0002H 0045H
00:000E E0-A0 2A-F0               354   	sb	0f02ah.6
                                  355   
                                  356   ;;	DI2C0 = 0; // 0=> Enables I2C bus Interface (Master) (initial value).	
                                  357   CLINEA 0000H 0001H 015FH 0002H 0047H
00:0012 F2-A0 2A-F0               358   	rb	0f02ah.7
                                  359   
                                  360   ;;	BLKCON4 = 0x00; // 0=> Enables SA-ADC
                                  361   CLINEA 0000H 0001H 0161H 0002H 0026H
00:0016 00 00                     362   	mov	r0,	#00h
00:0018 11-90 2C-F0               363   	st	r0,	0f02ch
                                  364   
                                  365   ;;	BLKCON6 = 0x00; // (1=disables; 0=enables) the operation of Timers 8, 9, A, E, F.
                                  366   CLINEA 0000H 0001H 0162H 0002H 0052H
00:001C 11-90 2E-F0               367   	st	r0,	0f02eh
                                  368   
                                  369   ;;	BLKCON7 = 0x00; // (1=disables; 0=enables) the operation of PWW (PWMC, PWMD, PWME, PWMF
                                  370   CLINEA 0000H 0001H 0163H 0002H 0058H
00:0020 11-90 2F-F0               371   	st	r0,	0f02fh
                                  372   
                                  373   ;;	PortA_Low();	//Initialize all 3 Ports of Port A to GPIO-Low
                                  374   CLINEA 0000H 0001H 0166H 0002H 003CH
00:0024 01-F0'00-00'              375   	bl	_PortA_Low
                                  376   
                                  377   ;;	PortB_Low();	//Initialize all 8 Ports of Port B to GPIO-Low
                                  378   CLINEA 0000H 0001H 0167H 0002H 003CH
00:0028 01-F0'00-00'              379   	bl	_PortB_Low
                                  380   
                                  381   ;;	PortC_Low();	//Initialize all 8 Ports of Port C to GPIO-Low
                                  382   CLINEA 0000H 0001H 0168H 0002H 003CH
00:002C 01-F0'00-00'              383   	bl	_PortC_Low
                                  384   
                                  385   ;;	PortD_Low();	//Initialize all 6 Ports of Port D to GPIO-Low
                                  386   CLINEA 0000H 0001H 0169H 0002H 003CH
00:0030 01-F0'00-00'              387   	bl	_PortD_Low
                                  388   
                                  389   ;;    SetOSC();
                                  390   CLINEA 0000H 0001H 016CH 0005H 000DH
00:0034 01-F0'00-00'              391   	bl	_SetOSC
                                  392   
                                  393   ;;	TM8D    = 0;	//Timer 8 DATA Register
                                  394   CLINEA 0000H 0001H 0173H 0002H 0025H
00:0038 00 00                     395   	mov	r0,	#00h
00:003A 11-90 E0-F8               396   	st	r0,	0f8e0h
                                  397   
                                  398   ;;	TM8C    = 0;	//Timer 8 CLOCK Register
                                  399   CLINEA 0000H 0001H 0175H 0002H 0026H
00:003E 11-90 E1-F8               400   	st	r0,	0f8e1h
                                  401   
                                  402   ;;	T8C1 = 0;	// 01 = HTBCLK  
                                  403   CLINEA 0000H 0001H 0179H 0002H 001BH
00:0042 92-A0 E1-F8               404   	rb	0f8e1h.1
                                  405   
                                  406   ;;	T8C0 = 1;
                                  407   CLINEA 0000H 0001H 017AH 0002H 000AH
00:0046 80-A0 E1-F8               408   	sb	0f8e1h.0
                                  409   
                                  410   ;;	T89M16 = 0;	// 0=8-Bit Mode; 1=16bit Mode...
                                  411   CLINEA 0000H 0001H 017CH 0002H 002DH
00:004A D2-A0 E2-F8               412   	rb	0f8e2h.5
                                  413   
                                  414   ;;	T8OST = 0;	// 0=Normal; 1=One-Shot...
                                  415   CLINEA 0000H 0001H 017EH 0002H 0026H
00:004E F2-A0 E2-F8               416   	rb	0f8e2h.7
                                  417   
                                  418   ;;	T8RUN = 0;	//0=STOP; 1=START...
                                  419   CLINEA 0000H 0001H 0181H 0002H 0020H
00:0052 82-A0 E3-F8               420   	rb	0f8e3h.0
                                  421   
                                  422   ;;	irq_di();	// Disable Interrupts
                                  423   CLINEA 0000H 0001H 0188H 0002H 0020H
00:0056 01-F0'00-00'              424   	bl	_irq_di
                                  425   
                                  426   ;;	irq_init();	// Initialize Interrupts (All Off and NO Requests)
                                  427   CLINEA 0000H 0001H 0189H 0002H 003FH
00:005A 01-F0'00-00'              428   	bl	_irq_init
                                  429   
                                  430   ;;	IE0 = IE1 = IE2 = IE3 = IE4 = IE5 = IE6 = IE7 = 0;
                                  431   CLINEA 0000H 0001H 0194H 0002H 0033H
00:005E 00 00                     432   	mov	r0,	#00h
00:0060 11-90 17-F0               433   	st	r0,	0f017h
00:0064 11-90 16-F0               434   	st	r0,	0f016h
00:0068 11-90 15-F0               435   	st	r0,	0f015h
00:006C 11-90 14-F0               436   	st	r0,	0f014h
00:0070 11-90 13-F0               437   	st	r0,	0f013h
00:0074 11-90 12-F0               438   	st	r0,	0f012h
00:0078 11-90 11-F0               439   	st	r0,	0f011h
00:007C 11-90 10-F0               440   	st	r0,	0f010h
                                  441   
                                  442   ;;	IRQ0 = IRQ1 = IRQ2 = IRQ3 = IRQ4 = IRQ5 = IRQ6 = IRQ7 = 0;
                                  443   CLINEA 0000H 0001H 019FH 0002H 003BH
00:0080 11-90 1F-F0               444   	st	r0,	0f01fh
00:0084 11-90 1E-F0               445   	st	r0,	0f01eh
00:0088 11-90 1D-F0               446   	st	r0,	0f01dh
00:008C 11-90 1C-F0               447   	st	r0,	0f01ch
00:0090 11-90 1B-F0               448   	st	r0,	0f01bh
00:0094 11-90 1A-F0               449   	st	r0,	0f01ah
00:0098 11-90 19-F0               450   	st	r0,	0f019h
00:009C 11-90 18-F0               451   	st	r0,	0f018h
                                  452   
                                  453   ;;	E2H = 0; 	// E2H is the Enable flag for 2Hz TBC Interrupt (1=ENABLED)
                                  454   CLINEA 0000H 0001H 01A0H 0002H 0046H
00:00A0 B2-A0 17-F0               455   	rb	0f017h.3
                                  456   
                                  457   ;;	(void)irq_setHdr( (unsigned char)IRQ_NO_UA0INT, _intUart );
                                  458   CLINEA 0000H 0001H 01A2H 0002H 003CH
00:00A4 00'02                     459   	mov	r2,	#BYTE1 OFFSET __intUart
00:00A6 00'03                     460   	mov	r3,	#BYTE2 OFFSET __intUart
00:00A8 0F 00                     461   	mov	r0,	#0fh
00:00AA 01-F0'00-00'              462   	bl	_irq_setHdr
                                  463   
                                  464   ;;	(void)irq_setHdr( (unsigned char)IRQ_NO_I2CMINT, _intI2c );
                                  465   CLINEA 0000H 0001H 01A3H 0002H 003CH
00:00AE 00'02                     466   	mov	r2,	#BYTE1 OFFSET __intI2c
00:00B0 00'03                     467   	mov	r3,	#BYTE2 OFFSET __intI2c
00:00B2 0C 00                     468   	mov	r0,	#0ch
00:00B4 01-F0'00-00'              469   	bl	_irq_setHdr
                                  470   
                                  471   ;;	EI2CM = 1;
                                  472   CLINEA 0000H 0001H 01A5H 0002H 000BH
00:00B8 F0-A0 12-F0               473   	sb	0f012h.7
                                  474   
                                  475   ;;	QI2CM = 1;
                                  476   CLINEA 0000H 0001H 01A6H 0002H 000BH
00:00BC F0-A0 1A-F0               477   	sb	0f01ah.7
                                  478   
                                  479   ;;	EUA0 = 1; // EUA0 is the enable flag for the UART0 interrupt (1=ENABLED)
                                  480   CLINEA 0000H 0001H 01A7H 0002H 0049H
00:00C0 80-A0 14-F0               481   	sb	0f014h.0
                                  482   
                                  483   ;;	irq_ei(); // Enable Interrupts
                                  484   CLINEA 0000H 0001H 01A9H 0002H 001FH
00:00C4 01-F0'00-00'              485   	bl	_irq_ei
                                  486   
                                  487   ;;	WDTMOD = 0x03; 	// 0x03=overflow 8sec...
                                  488   CLINEA 0000H 0001H 01ADH 0002H 0029H
00:00C8 03 00                     489   	mov	r0,	#03h
00:00CA 11-90 0F-F0               490   	st	r0,	0f00fh
                                  491   
                                  492   ;;	main_clrWDT(); 	// Clear WDT
                                  493   CLINEA 0000H 0001H 01AEH 0002H 001DH
00:00CE 01-F0'00-00'              494   	bl	_main_clrWDT
                                  495   
                                  496   ;;	HelloWorld[12] 	= 0x0D;
                                  497   CLINEA 0000H 0001H 01B1H 0002H 0018H
00:00D2 0D 00                     498   	mov	r0,	#0dh
00:00D4 11-90 00-00'              499   	st	r0,	NEAR _HelloWorld+0ch
                                  500   
                                  501   ;;	HelloWorld[13] 	= 0x0A;
                                  502   CLINEA 0000H 0001H 01B2H 0002H 0018H
00:00D8 0A 00                     503   	mov	r0,	#0ah
00:00DA 11-90 00-00'              504   	st	r0,	NEAR _HelloWorld+0dh
                                  505   
                                  506   ;;	InputStatus[21] 	= 0x0D;
                                  507   CLINEA 0000H 0001H 01B3H 0002H 0019H
00:00DE 0D 00                     508   	mov	r0,	#0dh
00:00E0 11-90 00-00'              509   	st	r0,	NEAR _InputStatus+015h
                                  510   
                                  511   ;;	InputStatus[22] 	= 0x0A;
                                  512   CLINEA 0000H 0001H 01B4H 0002H 0019H
00:00E4 0A 00                     513   	mov	r0,	#0ah
00:00E6 11-90 00-00'              514   	st	r0,	NEAR _InputStatus+016h
                                  515   
                                  516   ;;	InputRec[12] 	= 0x0D;
                                  517   CLINEA 0000H 0001H 01B5H 0002H 0016H
00:00EA 0D 00                     518   	mov	r0,	#0dh
00:00EC 11-90 00-00'              519   	st	r0,	NEAR _InputRec+0ch
                                  520   
                                  521   ;;	InputRec[13] 	= 0x0A;
                                  522   CLINEA 0000H 0001H 01B6H 0002H 0016H
00:00F0 0A 00                     523   	mov	r0,	#0ah
00:00F2 11-90 00-00'              524   	st	r0,	NEAR _InputRec+0dh
                                  525   
                                  526   ;;	OutputRec[21] 	= 0x0D;
                                  527   CLINEA 0000H 0001H 01B7H 0002H 0017H
00:00F6 0D 00                     528   	mov	r0,	#0dh
00:00F8 11-90 00-00'              529   	st	r0,	NEAR _OutputRec+015h
                                  530   
                                  531   ;;	OutputRec[22] 	= 0x0A;
                                  532   CLINEA 0000H 0001H 01B8H 0002H 0017H
00:00FC 0A 00                     533   	mov	r0,	#0ah
00:00FE 11-90 00-00'              534   	st	r0,	NEAR _OutputRec+016h
                                  535   
                                  536   ;;	AckMCUConn[20] 	= 0x0D;
                                  537   CLINEA 0000H 0001H 01B9H 0002H 0018H
00:0102 0D 00                     538   	mov	r0,	#0dh
00:0104 11-90 00-00'              539   	st	r0,	NEAR _AckMCUConn+014h
                                  540   
                                  541   ;;	AckMCUConn[21] 	= 0x0A;
                                  542   CLINEA 0000H 0001H 01BAH 0002H 0018H
00:0108 0A 00                     543   	mov	r0,	#0ah
00:010A 11-90 00-00'              544   	st	r0,	NEAR _AckMCUConn+015h
                                  545   
                                  546   ;;	NackMCUConn[60] = 0x0D;
                                  547   CLINEA 0000H 0001H 01BBH 0002H 0018H
00:010E 0D 00                     548   	mov	r0,	#0dh
00:0110 11-90 00-00'              549   	st	r0,	NEAR _NackMCUConn+03ch
                                  550   
                                  551   ;;	NackMCUConn[61] = 0x0A;
                                  552   CLINEA 0000H 0001H 01BCH 0002H 0018H
00:0114 0A 00                     553   	mov	r0,	#0ah
00:0116 11-90 00-00'              554   	st	r0,	NEAR _NackMCUConn+03dh
                                  555   
                                  556   ;;	ListFWRev[20] = 0x0D;
                                  557   CLINEA 0000H 0001H 01BDH 0002H 0016H
00:011A 0D 00                     558   	mov	r0,	#0dh
00:011C 11-90 00-00'              559   	st	r0,	NEAR _ListFWRev+014h
                                  560   
                                  561   ;;	ListFWRev[21] = 0x0A;
                                  562   CLINEA 0000H 0001H 01BEH 0002H 0016H
00:0120 0A 00                     563   	mov	r0,	#0ah
00:0122 11-90 00-00'              564   	st	r0,	NEAR _ListFWRev+015h
                                  565   
                                  566   ;;	I2C_TX_REC[19] = 0x0D;
                                  567   CLINEA 0000H 0001H 01BFH 0002H 0017H
00:0126 0D 00                     568   	mov	r0,	#0dh
00:0128 11-90 00-00'              569   	st	r0,	NEAR _I2C_TX_REC+013h
                                  570   
                                  571   ;;	I2C_TX_REC[20] = 0x0A;
                                  572   CLINEA 0000H 0001H 01C0H 0002H 0017H
00:012C 0A 00                     573   	mov	r0,	#0ah
00:012E 11-90 00-00'              574   	st	r0,	NEAR _I2C_TX_REC+014h
                                  575   
                                  576   ;;	I2C_RX_REC[19] = 0x0D;
                                  577   CLINEA 0000H 0001H 01C1H 0002H 0017H
00:0132 0D 00                     578   	mov	r0,	#0dh
00:0134 11-90 00-00'              579   	st	r0,	NEAR _I2C_RX_REC+013h
                                  580   
                                  581   ;;	I2C_RX_REC[20] = 0x0A;
                                  582   CLINEA 0000H 0001H 01C2H 0002H 0017H
00:0138 0A 00                     583   	mov	r0,	#0ah
00:013A 11-90 00-00'              584   	st	r0,	NEAR _I2C_RX_REC+014h
                                  585   
                                  586   ;;	I2C_RX_Data[21] = 0x0D;
                                  587   CLINEA 0000H 0001H 01C3H 0002H 0018H
00:013E 0D 00                     588   	mov	r0,	#0dh
00:0140 11-90 00-00'              589   	st	r0,	NEAR _I2C_RX_Data+015h
                                  590   
                                  591   ;;	I2C_RX_Data[22] = 0x0A;
                                  592   CLINEA 0000H 0001H 01C4H 0002H 0018H
00:0144 0A 00                     593   	mov	r0,	#0ah
00:0146 11-90 00-00'              594   	st	r0,	NEAR _I2C_RX_Data+016h
                                  595   
                                  596   ;;	(void)i2c_init(I2C_MOD_FST, (unsigned short)HSCLK_KHZ, I2C_SYN_OFF);
                                  597   CLINEA 0000H 0001H 01CAH 0002H 0045H
00:014A 00 00                     598   	mov	r0,	#00h
00:014C 4E-F0                     599   	push	r0
00:014E 40 02                     600   	mov	r2,	#040h
00:0150 1F 03                     601   	mov	r3,	#01fh
00:0152 01 00                     602   	mov	r0,	#01h
00:0154 01-F0'00-00'              603   	bl	_i2c_init
00:0158 02 E1                     604   	add	sp,	#2 
                                  605   
                                  606   ;;			     &_uartSetParam );				/* Param... 	 */
                                  607   CLINEA 0000H 0001H 01CFH 0009H 002DH
00:015A 00'00                     608   	mov	r0,	#BYTE1 OFFSET __uartSetParam
00:015C 00'01                     609   	mov	r1,	#BYTE2 OFFSET __uartSetParam
00:015E 5E-F0                     610   	push	er0
00:0160 40 02                     611   	mov	r2,	#040h
00:0162 1F 03                     612   	mov	r3,	#01fh
00:0164 02 00                     613   	mov	r0,	#02h
00:0166 01-F0'00-00'              614   	bl	_uart_init
00:016A 02 E1                     615   	add	sp,	#2 
                                  616   
                                  617   ;;	uart_PortSet();
                                  618   CLINEA 0000H 0001H 01D0H 0002H 0010H
00:016C 01-F0'00-00'              619   	bl	_uart_PortSet
                                  620   
                                  621   ;;	_flgUartFin = 0;
                                  622   CLINEA 0000H 0001H 01D1H 0002H 0011H
00:0170 00 00                     623   	mov	r0,	#00h
00:0172 11-90 00-00'              624   	st	r0,	NEAR __flgUartFin
                                  625   
                                  626   ;;	uart_stop();
                                  627   CLINEA 0000H 0001H 01D2H 0002H 000DH
00:0176 01-F0'00-00'              628   	bl	_uart_stop
                                  629   
                                  630   ;;	uart_startSend(HelloWorld, 14, _funcUartFin); // Send, "Hello World!"
                                  631   CLINEA 0000H 0001H 01D4H 0002H 0046H
00:017A 00'00                     632   	mov	r0,	#BYTE1 OFFSET __funcUartFin
00:017C 00'01                     633   	mov	r1,	#BYTE2 OFFSET __funcUartFin
00:017E 5E-F0                     634   	push	er0
00:0180 0E E2                     635   	mov	er2,	#14
00:0182 00'00                     636   	mov	r0,	#BYTE1 OFFSET _HelloWorld
00:0184 00'01                     637   	mov	r1,	#BYTE2 OFFSET _HelloWorld
00:0186 01-F0'00-00'              638   	bl	_uart_startSend
00:018A 02 E1                     639   	add	sp,	#2 
                                  640   
                                  641   ;;	while(_flgUartFin != 1){
                                  642   CLINEA 0000H 0000H 01D5H 0001H 0015H
00:018C 04 CE                     643   	bal	_$L33
                                  644   
                                  645   ;;	while(_flgUartFin != 1){
                                  646   CLINEA 0000H 0000H 01D5H 0002H 0019H
00:018E                           647   _$L27 :
                                  648   CBLOCK 125 3 469
                                  649   
                                  650   ;;		NOP1000();
                                  651   CLINEA 0000H 0001H 01D6H 0003H 000CH
00:018E 01-F0'00-00'              652   	bl	_NOP1000
                                  653   
                                  654   ;;		main_clrWDT();
                                  655   CLINEA 0000H 0001H 01D7H 0003H 0010H
00:0192 01-F0'00-00'              656   	bl	_main_clrWDT
                                  657   CBLOCKEND 125 3 472
                                  658   
                                  659   ;;	while(_flgUartFin != 1){
                                  660   CLINEA 0000H 0000H 01D5H 0001H 0015H
00:0196                           661   _$L33 :
00:0196 10-90 00-00'              662   	l	r0,	NEAR __flgUartFin
00:019A 01 70                     663   	cmp	r0,	#01h
00:019C F8 C8                     664   	bne	_$L27
                                  665   
                                  666   ;;	_flgI2CFin = 0;														//reset I2C completed flag
                                  667   CLINEA 0000H 0001H 01DBH 0002H 0038H
00:019E 00 00                     668   	mov	r0,	#00h
00:01A0 11-90 00-00'              669   	st	r0,	NEAR __flgI2CFin
                                  670   
                                  671   ;;	i2c_stop();															//Make sure I2C is not currently running
                                  672   CLINEA 0000H 0001H 01DCH 0002H 0043H
00:01A4 01-F0'00-00'              673   	bl	_i2c_stop
                                  674   
                                  675   ;;	i2c_startSend( BU21072Address, &LEDDrive_LED_CH, 1, &LEDDrive_LED_CH_Contents, 1, (cbfI2c)_funcI2CFin);		//Begin I2C Receive Command
                                  676   CLINEA 0000H 0001H 01DDH 0002H 0085H
00:01A8 00'00                     677   	mov	r0,	#BYTE1 OFFSET __funcI2CFin
00:01AA 00'01                     678   	mov	r1,	#BYTE2 OFFSET __funcI2CFin
00:01AC 5E-F0                     679   	push	er0
00:01AE 01 E0                     680   	mov	er0,	#1 
00:01B0 5E-F0                     681   	push	er0
00:01B2 00'00                     682   	mov	r0,	#BYTE1 OFFSET _LEDDrive_LED_CH_Contents
00:01B4 00'01                     683   	mov	r1,	#BYTE2 OFFSET _LEDDrive_LED_CH_Contents
00:01B6 5E-F0                     684   	push	er0
00:01B8 01 E0                     685   	mov	er0,	#1 
00:01BA 5E-F0                     686   	push	er0
00:01BC 00'02                     687   	mov	r2,	#BYTE1 OFFSET _LEDDrive_LED_CH
00:01BE 00'03                     688   	mov	r3,	#BYTE2 OFFSET _LEDDrive_LED_CH
00:01C0 10-90 00-00'              689   	l	r0,	NEAR _BU21072Address
00:01C4 01-F0'00-00'              690   	bl	_i2c_startSend
00:01C8 08 E1                     691   	add	sp,	#8 
                                  692   
                                  693   ;;	while(_flgI2CFin != 1){												//Wait for I2C commands to finish transfer
                                  694   CLINEA 0000H 0000H 01DEH 0001H 0015H
00:01CA 02 CE                     695   	bal	_$L34
                                  696   
                                  697   ;;	while(_flgI2CFin != 1){												//Wait for I2C commands to finish transfer
                                  698   CLINEA 0000H 0000H 01DEH 0002H 004EH
00:01CC                           699   _$L31 :
                                  700   CBLOCK 125 4 478
                                  701   
                                  702   ;;		main_clrWDT();
                                  703   CLINEA 0000H 0001H 01DFH 0003H 0010H
00:01CC 01-F0'00-00'              704   	bl	_main_clrWDT
                                  705   CBLOCKEND 125 4 480
                                  706   
                                  707   ;;	while(_flgI2CFin != 1){												//Wait for I2C commands to finish transfer
                                  708   CLINEA 0000H 0000H 01DEH 0001H 0015H
00:01D0                           709   _$L34 :
00:01D0 10-90 00-00'              710   	l	r0,	NEAR __flgI2CFin
00:01D4 01 70                     711   	cmp	r0,	#01h
00:01D6 FA C8                     712   	bne	_$L31
                                  713   
                                  714   ;;	IRLED_PWM();  //set IRLED PWM
                                  715   CLINEA 0000H 0001H 01E2H 0002H 001EH
00:01D8 01-F0'00-00'              716   	bl	_IRLED_PWM
                                  717   CBLOCKEND 125 2 484
                                  718   
                                  719   ;;}//End Initialization
                                  720   CLINEA 0000H 0001H 01E4H 0001H 0015H
00:01DC 8E-F2                     721   	pop	pc
                                  722   CBLOCKEND 125 1 484
                                  723   CFUNCTIONEND 125
                                  724   
                                  725   
  --------------------------      726   	rseg $$_funcUartFin$main
                                  727   CFUNCTION 134
                                  728   
00:0000                           729   __funcUartFin	:
                                  730   CBLOCK 134 1 496
                                  731   
                                  732   ;;{
                                  733   CLINEA 0000H 0001H 01F0H 0001H 0001H
00:0000 CE-F8                     734   	push	lr
                                  735   CBLOCK 134 2 496
                                  736   CRET 0000H
                                  737   CARGUMENT 46H 0002H 0000H "size" 02H 00H 01H
                                  738   CARGUMENT 46H 0001H 0000H "errStat" 02H 00H 00H
                                  739   
                                  740   ;;	uart_continue();					// Function in UART.c: process to continue send and receive...
                                  741   CLINEA 0000H 0001H 01F1H 0002H 0054H
00:0002 01-F0'00-00'              742   	bl	_uart_continue
                                  743   
                                  744   ;;	_flgUartFin = (unsigned char)FLG_SET;
                                  745   CLINEA 0000H 0001H 01F2H 0002H 0026H
00:0006 01 00                     746   	mov	r0,	#01h
00:0008 11-90 00-00'              747   	st	r0,	NEAR __flgUartFin
                                  748   
                                  749   ;;	main_reqNotHalt();				// uncommented 5/2/2013
                                  750   CLINEA 0000H 0001H 01F3H 0002H 002EH
00:000C 01-F0'00-00'              751   	bl	_main_reqNotHalt
                                  752   CBLOCKEND 134 2 500
                                  753   
                                  754   ;;}
                                  755   CLINEA 0000H 0001H 01F4H 0001H 0001H
00:0010 8E-F2                     756   	pop	pc
                                  757   CBLOCKEND 134 1 500
                                  758   CFUNCTIONEND 134
                                  759   
                                  760   
  --------------------------      761   	rseg $$_funcI2CFin$main
                                  762   CFUNCTION 135
                                  763   
00:0000                           764   __funcI2CFin	:
                                  765   CBLOCK 135 1 511
                                  766   
                                  767   ;;{
                                  768   CLINEA 0000H 0001H 01FFH 0001H 0001H
00:0000 CE-F8                     769   	push	lr
                                  770   CBLOCK 135 2 511
                                  771   CRET 0000H
                                  772   CARGUMENT 46H 0002H 0000H "size" 02H 00H 01H
                                  773   CARGUMENT 46H 0001H 0000H "errStat" 02H 00H 00H
                                  774   
                                  775   ;;	i2c_continue();					// Function in UART.c: process to continue send and receive...
                                  776   CLINEA 0000H 0001H 0200H 0002H 0053H
00:0002 01-F0'00-00'              777   	bl	_i2c_continue
                                  778   
                                  779   ;;	_flgI2CFin = (unsigned char)FLG_SET;
                                  780   CLINEA 0000H 0001H 0201H 0002H 0025H
00:0006 01 00                     781   	mov	r0,	#01h
00:0008 11-90 00-00'              782   	st	r0,	NEAR __flgI2CFin
                                  783   
                                  784   ;;	main_reqNotHalt();				// uncommented 5/2/2013
                                  785   CLINEA 0000H 0001H 0202H 0002H 002EH
00:000C 01-F0'00-00'              786   	bl	_main_reqNotHalt
                                  787   CBLOCKEND 135 2 515
                                  788   
                                  789   ;;}
                                  790   CLINEA 0000H 0001H 0203H 0001H 0001H
00:0010 8E-F2                     791   	pop	pc
                                  792   CBLOCKEND 135 1 515
                                  793   CFUNCTIONEND 135
                                  794   
                                  795   
  --------------------------      796   	rseg $$_intI2c$main
                                  797   CFUNCTION 139
                                  798   
00:0000                           799   __intI2c	:
                                  800   CBLOCK 139 1 525
                                  801   
                                  802   ;;{
                                  803   CLINEA 0000H 0001H 020DH 0001H 0001H
00:0000 CE-F8                     804   	push	lr
                                  805   CBLOCK 139 2 525
                                  806   CRET 0000H
                                  807   
                                  808   ;;	(void)i2c_continue();
                                  809   CLINEA 0000H 0001H 020EH 0002H 0016H
00:0002 01-F0'00-00'              810   	bl	_i2c_continue
                                  811   
                                  812   ;;	main_reqNotHalt();
                                  813   CLINEA 0000H 0001H 020FH 0002H 0013H
00:0006 01-F0'00-00'              814   	bl	_main_reqNotHalt
                                  815   CBLOCKEND 139 2 528
                                  816   
                                  817   ;;}
                                  818   CLINEA 0000H 0001H 0210H 0001H 0001H
00:000A 8E-F2                     819   	pop	pc
                                  820   CBLOCKEND 139 1 528
                                  821   CFUNCTIONEND 139
                                  822   
                                  823   
  --------------------------      824   	rseg $$checkI2C$main
                                  825   CFUNCTION 136
                                  826   
00:0000                           827   _checkI2C	:
                                  828   CBLOCK 136 1 538
                                  829   
                                  830   ;;{
                                  831   CLINEA 0000H 0001H 021AH 0001H 0001H
00:0000 CE-F8                     832   	push	lr
                                  833   CBLOCK 136 2 538
                                  834   CRET 0000H
                                  835   CLOCAL 47H 0002H 0024H 0002H "ret" 02H 00H 01H
                                  836   
                                  837   ;;	while (ret != 1) {
                                  838   CLINEA 0000H 0000H 021FH 0002H 0013H
00:0002                           839   _$L41 :
                                  840   CBLOCK 136 3 543
                                  841   
                                  842   ;;		ret = i2c_continue();
                                  843   CLINEA 0000H 0000H 0220H 0003H 0017H
00:0002 01-F0'00-00'              844   	bl	_i2c_continue
                                  845   CBLOCK 136 4 545
                                  846   CBLOCKEND 136 4 547
                                  847   CBLOCKEND 136 3 548
                                  848   
                                  849   ;;	while (ret != 1) {
                                  850   CLINEA 0000H 0000H 021FH 0000H 0000H
00:0006 01 70                     851   	cmp	r0,	#01h
00:0008 00 51                     852   	cmpc	r1,	#00h
00:000A FB C8                     853   	bne	_$L41
                                  854   CBLOCKEND 136 2 549
                                  855   
                                  856   ;;}
                                  857   CLINEA 0000H 0001H 0225H 0001H 0001H
00:000C 8E-F2                     858   	pop	pc
                                  859   CBLOCKEND 136 1 549
                                  860   CFUNCTIONEND 136
                                  861   
                                  862   
  --------------------------      863   	rseg $$main_reqNotHalt$main
                                  864   CFUNCTION 137
                                  865   
00:0000                           866   _main_reqNotHalt	:
                                  867   CBLOCK 137 1 559
                                  868   
                                  869   ;;{
                                  870   CLINEA 0000H 0001H 022FH 0001H 0001H
                                  871   CBLOCK 137 2 559
                                  872   
                                  873   ;;	_reqNotHalt = (unsigned char)FLG_SET;
                                  874   CLINEA 0000H 0001H 0230H 0002H 0026H
00:0000 01 00                     875   	mov	r0,	#01h
00:0002 11-90 00-00'              876   	st	r0,	NEAR __reqNotHalt
                                  877   CBLOCKEND 137 2 561
                                  878   
                                  879   ;;}
                                  880   CLINEA 0000H 0001H 0231H 0001H 0001H
00:0006 1F-FE                     881   	rt
                                  882   CBLOCKEND 137 1 561
                                  883   CFUNCTIONEND 137
                                  884   
                                  885   
  --------------------------      886   	rseg $$_intUart$main
                                  887   CFUNCTION 138
                                  888   
00:0000                           889   __intUart	:
                                  890   CBLOCK 138 1 571
                                  891   
                                  892   ;;{
                                  893   CLINEA 0000H 0001H 023BH 0001H 0001H
                                  894   CBLOCK 138 2 571
                                  895   
                                  896   ;;		uart_continue(); //in UART.c: process to continue send and receive...
                                  897   CLINEA 0000H 0001H 023CH 0003H 0047H
00:0000 00-F0'00-00'              898   	b	_uart_continue
                                  899   CBLOCKEND 138 2 573
                                  900   CLINEA 0000H 0001H 023DH 0001H 0001H
                                  901   CBLOCKEND 138 1 573
                                  902   CFUNCTIONEND 138
                                  903   
                                  904   
  --------------------------      905   	rseg $$SetOSC$main
                                  906   CFUNCTION 126
                                  907   
00:0000                           908   _SetOSC	:
                                  909   CBLOCK 126 1 578
                                  910   
                                  911   ;;static void SetOSC(void){
                                  912   CLINEA 0000H 0001H 0242H 0001H 0019H
                                  913   CBLOCK 126 2 578
                                  914   
                                  915   ;;	SYSC0 = 0;			// Used to select the frequency of the HSCLK => 00=8.192MHz.
                                  916   CLINEA 0000H 0001H 0245H 0002H 004AH
00:0000 82-A0 02-F0               917   	rb	0f002h.0
                                  918   
                                  919   ;;	SYSC1 = 0;
                                  920   CLINEA 0000H 0001H 0246H 0002H 000BH
00:0004 92-A0 02-F0               921   	rb	0f002h.1
                                  922   
                                  923   ;;	OSCM1 = 1;			// 10 => Built-in PLL oscillation mode
                                  924   CLINEA 0000H 0001H 0248H 0002H 0034H
00:0008 B0-A0 02-F0               925   	sb	0f002h.3
                                  926   
                                  927   ;;	OSCM0 = 0;
                                  928   CLINEA 0000H 0001H 0249H 0002H 000BH
00:000C A2-A0 02-F0               929   	rb	0f002h.2
                                  930   
                                  931   ;;	ENOSC = 1;			//1=Enable High Speed Oscillator...
                                  932   CLINEA 0000H 0001H 024BH 0002H 0031H
00:0010 90-A0 03-F0               933   	sb	0f003h.1
                                  934   
                                  935   ;;	SYSCLK = 1;			//1=HSCLK; 0=LSCLK 
                                  936   CLINEA 0000H 0001H 024CH 0002H 0022H
00:0014 80-A0 03-F0               937   	sb	0f003h.0
                                  938   
                                  939   ;;	LPLL = 1;			//1=Enables the use of PLL oscillation - ADDED 4/30/2013
                                  940   CLINEA 0000H 0001H 024EH 0002H 0045H
00:0018 F0-A0 03-F0               941   	sb	0f003h.7
                                  942   
                                  943   ;;	__EI();			//INT enable
                                  944   CLINEA 0000H 0001H 0250H 0002H 0017H
00:001C 08-ED                     945   	ei
                                  946   CBLOCKEND 126 2 593
                                  947   
                                  948   ;;}
                                  949   CLINEA 0000H 0001H 0251H 0001H 0001H
00:001E 1F-FE                     950   	rt
                                  951   CBLOCKEND 126 1 593
                                  952   CFUNCTIONEND 126
                                  953   
                                  954   
  --------------------------      955   	rseg $$analog_comparator$main
                                  956   CFUNCTION 127
                                  957   
00:0000                           958   _analog_comparator	:
                                  959   CBLOCK 127 1 600
                                  960   
                                  961   ;;void analog_comparator(void){
                                  962   CLINEA 0000H 0001H 0258H 0001H 001DH
                                  963   CBLOCK 127 2 600
                                  964   
                                  965   ;;	CMP0EN  = 0x01; 	// Comparator ON...
                                  966   CLINEA 0000H 0001H 026EH 0002H 0025H
00:0000 80-A0 50-F9               967   	sb	0f950h.0
                                  968   
                                  969   ;;	CMP0E1  = 0x00; 	// No Interupt...
                                  970   CLINEA 0000H 0001H 026FH 0002H 0023H
00:0004 92-A0 51-F9               971   	rb	0f951h.1
                                  972   
                                  973   ;;	CMP0E0  = 0x00;
                                  974   CLINEA 0000H 0001H 0270H 0002H 0010H
00:0008 82-A0 51-F9               975   	rb	0f951h.0
                                  976   
                                  977   ;;	CMP0SM1 = 0x00; 	// Detect without Sampling... 
                                  978   CLINEA 0000H 0001H 0271H 0002H 0030H
00:000C B2-A0 51-F9               979   	rb	0f951h.3
                                  980   
                                  981   ;;	CMP0RFS = 0x01; 	// Differential Input on B5
                                  982   CLINEA 0000H 0001H 0272H 0002H 002DH
00:0010 C0-A0 51-F9               983   	sb	0f951h.4
                                  984   
                                  985   ;;	CMP0EN  = 0x00;
                                  986   CLINEA 0000H 0001H 0275H 0002H 0010H
00:0014 82-A0 50-F9               987   	rb	0f950h.0
                                  988   CBLOCKEND 127 2 632
                                  989   
                                  990   ;;}
                                  991   CLINEA 0000H 0001H 0278H 0001H 0001H
00:0018 1F-FE                     992   	rt
                                  993   CBLOCKEND 127 1 632
                                  994   CFUNCTIONEND 127
                                  995   
                                  996   
  --------------------------      997   	rseg $$PortA_Low$main
                                  998   CFUNCTION 128
                                  999   
00:0000                          1000   _PortA_Low	:
                                 1001   CBLOCK 128 1 640
                                 1002   
                                 1003   ;;void PortA_Low(void){
                                 1004   CLINEA 0000H 0001H 0280H 0001H 0015H
                                 1005   CBLOCK 128 2 640
                                 1006   
                                 1007   ;;	PA0DIR = 0;		// PortA Bit0 set to Output Mode...
                                 1008   CLINEA 0000H 0001H 028AH 0002H 0031H
00:0000 82-A0 51-F2              1009   	rb	0f251h.0
                                 1010   
                                 1011   ;;	PA1DIR = 0;		// PortA Bit1 set to Output Mode...
                                 1012   CLINEA 0000H 0001H 028BH 0002H 0031H
00:0004 92-A0 51-F2              1013   	rb	0f251h.1
                                 1014   
                                 1015   ;;	PA2DIR = 0;		// PortA Bit2 set to Output Mode...
                                 1016   CLINEA 0000H 0001H 028CH 0002H 0031H
00:0008 A2-A0 51-F2              1017   	rb	0f251h.2
                                 1018   
                                 1019   ;;	PA0C1  = 1;		// PortA Bit0 set to CMOS Output...
                                 1020   CLINEA 0000H 0001H 028FH 0002H 0031H
00:000C 80-A0 53-F2              1021   	sb	0f253h.0
                                 1022   
                                 1023   ;;	PA0C0  = 1;		
                                 1024   CLINEA 0000H 0001H 0290H 0002H 000EH
00:0010 80-A0 52-F2              1025   	sb	0f252h.0
                                 1026   
                                 1027   ;;	PA1C1  = 1;		// PortA Bit1 set to CMOS Output...
                                 1028   CLINEA 0000H 0001H 0291H 0002H 0031H
00:0014 90-A0 53-F2              1029   	sb	0f253h.1
                                 1030   
                                 1031   ;;	PA1C0  = 1;	
                                 1032   CLINEA 0000H 0001H 0292H 0002H 000DH
00:0018 90-A0 52-F2              1033   	sb	0f252h.1
                                 1034   
                                 1035   ;;	PA2C1  = 1;		// PortA Bit2 set to CMOS Output...
                                 1036   CLINEA 0000H 0001H 0293H 0002H 0031H
00:001C A0-A0 53-F2              1037   	sb	0f253h.2
                                 1038   
                                 1039   ;;	PA2C0  = 1;	
                                 1040   CLINEA 0000H 0001H 0294H 0002H 000DH
00:0020 A0-A0 52-F2              1041   	sb	0f252h.2
                                 1042   
                                 1043   ;;	PA0MD1  = 0;	// PortA Bit0 set to General Purpose Output...
                                 1044   CLINEA 0000H 0001H 0297H 0002H 003CH
00:0024 82-A0 55-F2              1045   	rb	0f255h.0
                                 1046   
                                 1047   ;;	PA0MD0  = 0;	
                                 1048   CLINEA 0000H 0001H 0298H 0002H 000EH
00:0028 82-A0 54-F2              1049   	rb	0f254h.0
                                 1050   
                                 1051   ;;	PA1MD1  = 0;	// PortA Bit1 set to General Purpose Output...
                                 1052   CLINEA 0000H 0001H 0299H 0002H 003CH
00:002C 92-A0 55-F2              1053   	rb	0f255h.1
                                 1054   
                                 1055   ;;	PA1MD0  = 0;	
                                 1056   CLINEA 0000H 0001H 029AH 0002H 000EH
00:0030 92-A0 54-F2              1057   	rb	0f254h.1
                                 1058   
                                 1059   ;;	PA2MD1  = 0;	// PortA Bit2 set to General Purpose Output...
                                 1060   CLINEA 0000H 0001H 029BH 0002H 003CH
00:0034 A2-A0 55-F2              1061   	rb	0f255h.2
                                 1062   
                                 1063   ;;	PA2MD0  = 0;	
                                 1064   CLINEA 0000H 0001H 029CH 0002H 000EH
00:0038 A2-A0 54-F2              1065   	rb	0f254h.2
                                 1066   
                                 1067   ;;	PA0D = 0;		// A.0 Output OFF....
                                 1068   CLINEA 0000H 0001H 029FH 0002H 0021H
00:003C 82-A0 50-F2              1069   	rb	0f250h.0
                                 1070   
                                 1071   ;;	PA1D = 0;		// A.1 Output OFF....
                                 1072   CLINEA 0000H 0001H 02A0H 0002H 0021H
00:0040 92-A0 50-F2              1073   	rb	0f250h.1
                                 1074   
                                 1075   ;;	PA2D = 0;		// A.2 Output OFF....
                                 1076   CLINEA 0000H 0001H 02A1H 0002H 0021H
00:0044 A2-A0 50-F2              1077   	rb	0f250h.2
                                 1078   
                                 1079   ;;	main_clrWDT(); 	// Clear WDT
                                 1080   CLINEA 0000H 0001H 02A3H 0002H 001DH
00:0048 00-F0'00-00'             1081   	b	_main_clrWDT
                                 1082   CBLOCKEND 128 2 677
                                 1083   CLINEA 0000H 0001H 02A5H 0001H 0001H
                                 1084   CBLOCKEND 128 1 677
                                 1085   CFUNCTIONEND 128
                                 1086   
                                 1087   
  --------------------------     1088   	rseg $$PortB_Low$main
                                 1089   CFUNCTION 129
                                 1090   
00:0000                          1091   _PortB_Low	:
                                 1092   CBLOCK 129 1 683
                                 1093   
                                 1094   ;;void PortB_Low(void){
                                 1095   CLINEA 0000H 0001H 02ABH 0001H 0015H
                                 1096   CBLOCK 129 2 683
                                 1097   
                                 1098   ;;	PB0DIR = 0;		// PortB Bit0 set to Output Mode...
                                 1099   CLINEA 0000H 0001H 02B5H 0002H 0031H
00:0000 82-A0 59-F2              1100   	rb	0f259h.0
                                 1101   
                                 1102   ;;	PB1DIR = 0;		// PortB Bit1 set to Output Mode...
                                 1103   CLINEA 0000H 0001H 02B6H 0002H 0031H
00:0004 92-A0 59-F2              1104   	rb	0f259h.1
                                 1105   
                                 1106   ;;	PB2DIR = 0;		// PortB Bit2 set to Output Mode...
                                 1107   CLINEA 0000H 0001H 02B7H 0002H 0031H
00:0008 A2-A0 59-F2              1108   	rb	0f259h.2
                                 1109   
                                 1110   ;;	PB3DIR = 0;		// PortB Bit3 set to Output Mode...
                                 1111   CLINEA 0000H 0001H 02B8H 0002H 0031H
00:000C B2-A0 59-F2              1112   	rb	0f259h.3
                                 1113   
                                 1114   ;;	PB4DIR = 0;		// PortB Bit4 set to Output Mode...
                                 1115   CLINEA 0000H 0001H 02B9H 0002H 0031H
00:0010 C2-A0 59-F2              1116   	rb	0f259h.4
                                 1117   
                                 1118   ;;	PB5DIR = 0;		// PortB Bit5 set to Output Mode...
                                 1119   CLINEA 0000H 0001H 02BAH 0002H 0031H
00:0014 D2-A0 59-F2              1120   	rb	0f259h.5
                                 1121   
                                 1122   ;;	PB6DIR = 0;		// PortB Bit6 set to Output Mode...
                                 1123   CLINEA 0000H 0001H 02BBH 0002H 0031H
00:0018 E2-A0 59-F2              1124   	rb	0f259h.6
                                 1125   
                                 1126   ;;	PB7DIR = 0;		// PortB Bit7 set to Output Mode...
                                 1127   CLINEA 0000H 0001H 02BCH 0002H 0031H
00:001C F2-A0 59-F2              1128   	rb	0f259h.7
                                 1129   
                                 1130   ;;	PB0C1  = 1;		// PortB Bit0 set to CMOS Output...
                                 1131   CLINEA 0000H 0001H 02BFH 0002H 0031H
00:0020 80-A0 5B-F2              1132   	sb	0f25bh.0
                                 1133   
                                 1134   ;;	PB0C0  = 1;		
                                 1135   CLINEA 0000H 0001H 02C0H 0002H 000EH
00:0024 80-A0 5A-F2              1136   	sb	0f25ah.0
                                 1137   
                                 1138   ;;	PB1C1  = 1;		// PortB Bit1 set to CMOS Output...
                                 1139   CLINEA 0000H 0001H 02C1H 0002H 0031H
00:0028 90-A0 5B-F2              1140   	sb	0f25bh.1
                                 1141   
                                 1142   ;;	PB1C0  = 1;	
                                 1143   CLINEA 0000H 0001H 02C2H 0002H 000DH
00:002C 90-A0 5A-F2              1144   	sb	0f25ah.1
                                 1145   
                                 1146   ;;	PB2C1  = 1;		// PortB Bit2 set to CMOS Output...
                                 1147   CLINEA 0000H 0001H 02C3H 0002H 0031H
00:0030 A0-A0 5B-F2              1148   	sb	0f25bh.2
                                 1149   
                                 1150   ;;	PB2C0  = 1;	
                                 1151   CLINEA 0000H 0001H 02C4H 0002H 000DH
00:0034 A0-A0 5A-F2              1152   	sb	0f25ah.2
                                 1153   
                                 1154   ;;	PB3C1  = 1;		// PortB Bit3 set to CMOS Output...
                                 1155   CLINEA 0000H 0001H 02C5H 0002H 0031H
00:0038 B0-A0 5B-F2              1156   	sb	0f25bh.3
                                 1157   
                                 1158   ;;	PB3C0  = 1;		
                                 1159   CLINEA 0000H 0001H 02C6H 0002H 000EH
00:003C B0-A0 5A-F2              1160   	sb	0f25ah.3
                                 1161   
                                 1162   ;;	PB4C1  = 1;		// PortB Bit4 set to CMOS Output...
                                 1163   CLINEA 0000H 0001H 02C7H 0002H 0031H
00:0040 C0-A0 5B-F2              1164   	sb	0f25bh.4
                                 1165   
                                 1166   ;;	PB4C0  = 1;	
                                 1167   CLINEA 0000H 0001H 02C8H 0002H 000DH
00:0044 C0-A0 5A-F2              1168   	sb	0f25ah.4
                                 1169   
                                 1170   ;;	PB5C1  = 1;		// PortB Bit5 set to CMOS Output...
                                 1171   CLINEA 0000H 0001H 02C9H 0002H 0031H
00:0048 D0-A0 5B-F2              1172   	sb	0f25bh.5
                                 1173   
                                 1174   ;;	PB5C0  = 1;	
                                 1175   CLINEA 0000H 0001H 02CAH 0002H 000DH
00:004C D0-A0 5A-F2              1176   	sb	0f25ah.5
                                 1177   
                                 1178   ;;	PB6C1  = 1;		// PortB Bit6 set to CMOS Output...
                                 1179   CLINEA 0000H 0001H 02CBH 0002H 0031H
00:0050 E0-A0 5B-F2              1180   	sb	0f25bh.6
                                 1181   
                                 1182   ;;	PB6C0  = 1;	
                                 1183   CLINEA 0000H 0001H 02CCH 0002H 000DH
00:0054 E0-A0 5A-F2              1184   	sb	0f25ah.6
                                 1185   
                                 1186   ;;	PB7C1  = 1;		// PortB Bit7 set to CMOS Output...
                                 1187   CLINEA 0000H 0001H 02CDH 0002H 0031H
00:0058 F0-A0 5B-F2              1188   	sb	0f25bh.7
                                 1189   
                                 1190   ;;	PB7C0  = 1;	
                                 1191   CLINEA 0000H 0001H 02CEH 0002H 000DH
00:005C F0-A0 5A-F2              1192   	sb	0f25ah.7
                                 1193   
                                 1194   ;;	PB0MD1  = 0;	// PortB Bit0 set to General Purpose Output...
                                 1195   CLINEA 0000H 0001H 02D1H 0002H 003CH
00:0060 82-A0 5D-F2              1196   	rb	0f25dh.0
                                 1197   
                                 1198   ;;	PB0MD0  = 0;	
                                 1199   CLINEA 0000H 0001H 02D2H 0002H 000EH
00:0064 82-A0 5C-F2              1200   	rb	0f25ch.0
                                 1201   
                                 1202   ;;	PB1MD1  = 0;	// PortB Bit1 set to General Purpose Output...
                                 1203   CLINEA 0000H 0001H 02D3H 0002H 003CH
00:0068 92-A0 5D-F2              1204   	rb	0f25dh.1
                                 1205   
                                 1206   ;;	PB1MD0  = 0;	
                                 1207   CLINEA 0000H 0001H 02D4H 0002H 000EH
00:006C 92-A0 5C-F2              1208   	rb	0f25ch.1
                                 1209   
                                 1210   ;;	PB2MD1  = 0;	// PortB Bit2 set to General Purpose Output...
                                 1211   CLINEA 0000H 0001H 02D5H 0002H 003CH
00:0070 A2-A0 5D-F2              1212   	rb	0f25dh.2
                                 1213   
                                 1214   ;;	PB2MD0  = 0;	
                                 1215   CLINEA 0000H 0001H 02D6H 0002H 000EH
00:0074 A2-A0 5C-F2              1216   	rb	0f25ch.2
                                 1217   
                                 1218   ;;	PB3MD1  = 0;	// PortB Bit3 set to General Purpose Output...
                                 1219   CLINEA 0000H 0001H 02D7H 0002H 003CH
00:0078 B2-A0 5D-F2              1220   	rb	0f25dh.3
                                 1221   
                                 1222   ;;	PB3MD0  = 0;	
                                 1223   CLINEA 0000H 0001H 02D8H 0002H 000EH
00:007C B2-A0 5C-F2              1224   	rb	0f25ch.3
                                 1225   
                                 1226   ;;	PB4MD1  = 0;	// PortB Bit4 set to General Purpose Output...
                                 1227   CLINEA 0000H 0001H 02D9H 0002H 003CH
00:0080 C2-A0 5D-F2              1228   	rb	0f25dh.4
                                 1229   
                                 1230   ;;	PB4MD0  = 0;	
                                 1231   CLINEA 0000H 0001H 02DAH 0002H 000EH
00:0084 C2-A0 5C-F2              1232   	rb	0f25ch.4
                                 1233   
                                 1234   ;;	PB5MD1  = 0;	// PortB Bit5 set to General Purpose Output...
                                 1235   CLINEA 0000H 0001H 02DBH 0002H 003CH
00:0088 D2-A0 5D-F2              1236   	rb	0f25dh.5
                                 1237   
                                 1238   ;;	PB5MD0  = 0;
                                 1239   CLINEA 0000H 0001H 02DCH 0002H 000DH
00:008C D2-A0 5C-F2              1240   	rb	0f25ch.5
                                 1241   
                                 1242   ;;	PB6MD1  = 0;	// PortB Bit6 set to General Purpose Output...
                                 1243   CLINEA 0000H 0001H 02DDH 0002H 003CH
00:0090 E2-A0 5D-F2              1244   	rb	0f25dh.6
                                 1245   
                                 1246   ;;	PB6MD0  = 0;	
                                 1247   CLINEA 0000H 0001H 02DEH 0002H 000EH
00:0094 E2-A0 5C-F2              1248   	rb	0f25ch.6
                                 1249   
                                 1250   ;;	PB7MD1  = 0;	// PortB Bit7 set to General Purpose Output...
                                 1251   CLINEA 0000H 0001H 02DFH 0002H 003CH
00:0098 F2-A0 5D-F2              1252   	rb	0f25dh.7
                                 1253   
                                 1254   ;;	PB7MD0  = 0;
                                 1255   CLINEA 0000H 0001H 02E0H 0002H 000DH
00:009C F2-A0 5C-F2              1256   	rb	0f25ch.7
                                 1257   
                                 1258   ;;	PB0D = 0;		// B.0 Output OFF....
                                 1259   CLINEA 0000H 0001H 02E3H 0002H 0021H
00:00A0 82-A0 58-F2              1260   	rb	0f258h.0
                                 1261   
                                 1262   ;;	PB1D = 0;		// B.1 Output OFF....
                                 1263   CLINEA 0000H 0001H 02E4H 0002H 0021H
00:00A4 92-A0 58-F2              1264   	rb	0f258h.1
                                 1265   
                                 1266   ;;	PB2D = 0;;		// B.2 Output OFF....
                                 1267   CLINEA 0000H 0001H 02E5H 0002H 0022H
00:00A8 A2-A0 58-F2              1268   	rb	0f258h.2
                                 1269   
                                 1270   ;;	PB3D = 0;		// B.3 Output OFF....
                                 1271   CLINEA 0000H 0001H 02E6H 0002H 0021H
00:00AC B2-A0 58-F2              1272   	rb	0f258h.3
                                 1273   
                                 1274   ;;	PB4D = 0;		// B.4 Output OFF....
                                 1275   CLINEA 0000H 0001H 02E7H 0002H 0021H
00:00B0 C2-A0 58-F2              1276   	rb	0f258h.4
                                 1277   
                                 1278   ;;	PB5D = 0;		// B.5 Output OFF....
                                 1279   CLINEA 0000H 0001H 02E8H 0002H 0021H
00:00B4 D2-A0 58-F2              1280   	rb	0f258h.5
                                 1281   
                                 1282   ;;	PB6D = 0;		// B.6 Output OFF....
                                 1283   CLINEA 0000H 0001H 02E9H 0002H 0021H
00:00B8 E2-A0 58-F2              1284   	rb	0f258h.6
                                 1285   
                                 1286   ;;	PB7D = 0;		// B.7 Output OFF....
                                 1287   CLINEA 0000H 0001H 02EAH 0002H 0021H
00:00BC F2-A0 58-F2              1288   	rb	0f258h.7
                                 1289   
                                 1290   ;;	main_clrWDT(); 	// Clear WDT
                                 1291   CLINEA 0000H 0001H 02ECH 0002H 001DH
00:00C0 00-F0'00-00'             1292   	b	_main_clrWDT
                                 1293   CBLOCKEND 129 2 750
                                 1294   CLINEA 0000H 0001H 02EEH 0001H 0001H
                                 1295   CBLOCKEND 129 1 750
                                 1296   CFUNCTIONEND 129
                                 1297   
                                 1298   
  --------------------------     1299   	rseg $$PortC_Low$main
                                 1300   CFUNCTION 130
                                 1301   
00:0000                          1302   _PortC_Low	:
                                 1303   CBLOCK 130 1 756
                                 1304   
                                 1305   ;;void PortC_Low(void){
                                 1306   CLINEA 0000H 0001H 02F4H 0001H 0015H
                                 1307   CBLOCK 130 2 756
                                 1308   
                                 1309   ;;	PC0DIR = 0;		// PortC Bit0 set to Output Mode...
                                 1310   CLINEA 0000H 0001H 02FEH 0002H 0031H
00:0000 82-A0 61-F2              1311   	rb	0f261h.0
                                 1312   
                                 1313   ;;	PC1DIR = 0;		// PortC Bit1 set to Output Mode...
                                 1314   CLINEA 0000H 0001H 02FFH 0002H 0031H
00:0004 92-A0 61-F2              1315   	rb	0f261h.1
                                 1316   
                                 1317   ;;	PC2DIR = 0;		// PortC Bit2 set to Output Mode...
                                 1318   CLINEA 0000H 0001H 0300H 0002H 0031H
00:0008 A2-A0 61-F2              1319   	rb	0f261h.2
                                 1320   
                                 1321   ;;	PC3DIR = 0;		// PortC Bit3 set to Output Mode...
                                 1322   CLINEA 0000H 0001H 0301H 0002H 0031H
00:000C B2-A0 61-F2              1323   	rb	0f261h.3
                                 1324   
                                 1325   ;;	PC4DIR = 0;		// PortC Bit4 set to Output Mode...
                                 1326   CLINEA 0000H 0001H 0302H 0002H 0031H
00:0010 C2-A0 61-F2              1327   	rb	0f261h.4
                                 1328   
                                 1329   ;;	PC5DIR = 0;		// PortC Bit5 set to Output Mode...
                                 1330   CLINEA 0000H 0001H 0303H 0002H 0031H
00:0014 D2-A0 61-F2              1331   	rb	0f261h.5
                                 1332   
                                 1333   ;;	PC6DIR = 0;		// PortC Bit6 set to Output Mode...
                                 1334   CLINEA 0000H 0001H 0304H 0002H 0031H
00:0018 E2-A0 61-F2              1335   	rb	0f261h.6
                                 1336   
                                 1337   ;;	PC7DIR = 0;		// PortC Bit7 set to Output Mode...
                                 1338   CLINEA 0000H 0001H 0305H 0002H 0031H
00:001C F2-A0 61-F2              1339   	rb	0f261h.7
                                 1340   
                                 1341   ;;	PC0C1  = 1;		// PortC Bit0 set to High-Impedance Output...
                                 1342   CLINEA 0000H 0001H 0308H 0002H 003BH
00:0020 80-A0 63-F2              1343   	sb	0f263h.0
                                 1344   
                                 1345   ;;	PC0C0  = 1;		
                                 1346   CLINEA 0000H 0001H 0309H 0002H 000EH
00:0024 80-A0 62-F2              1347   	sb	0f262h.0
                                 1348   
                                 1349   ;;	PC1C1  = 1;		// PortC Bit1 set to High-Impedance Output...
                                 1350   CLINEA 0000H 0001H 030AH 0002H 003BH
00:0028 90-A0 63-F2              1351   	sb	0f263h.1
                                 1352   
                                 1353   ;;	PC1C0  = 1;	
                                 1354   CLINEA 0000H 0001H 030BH 0002H 000DH
00:002C 90-A0 62-F2              1355   	sb	0f262h.1
                                 1356   
                                 1357   ;;	PC2C1  = 1;		// PortC Bit2 set to High-Impedance Output...
                                 1358   CLINEA 0000H 0001H 030CH 0002H 003BH
00:0030 A0-A0 63-F2              1359   	sb	0f263h.2
                                 1360   
                                 1361   ;;	PC2C0  = 1;	
                                 1362   CLINEA 0000H 0001H 030DH 0002H 000DH
00:0034 A0-A0 62-F2              1363   	sb	0f262h.2
                                 1364   
                                 1365   ;;	PC3C1  = 1;		// PortC Bit3 set to High-Impedance Output...
                                 1366   CLINEA 0000H 0001H 030EH 0002H 003BH
00:0038 B0-A0 63-F2              1367   	sb	0f263h.3
                                 1368   
                                 1369   ;;	PC3C0  = 1;		
                                 1370   CLINEA 0000H 0001H 030FH 0002H 000EH
00:003C B0-A0 62-F2              1371   	sb	0f262h.3
                                 1372   
                                 1373   ;;	PC4C1  = 1;		// PortC Bit4 set to High-Impedance Output...
                                 1374   CLINEA 0000H 0001H 0310H 0002H 003BH
00:0040 C0-A0 63-F2              1375   	sb	0f263h.4
                                 1376   
                                 1377   ;;	PC4C0  = 1;	
                                 1378   CLINEA 0000H 0001H 0311H 0002H 000DH
00:0044 C0-A0 62-F2              1379   	sb	0f262h.4
                                 1380   
                                 1381   ;;	PC5C1  = 1;		// PortC Bit5 set to High-Impedance Output...
                                 1382   CLINEA 0000H 0001H 0312H 0002H 003BH
00:0048 D0-A0 63-F2              1383   	sb	0f263h.5
                                 1384   
                                 1385   ;;	PC5C0  = 1;	
                                 1386   CLINEA 0000H 0001H 0313H 0002H 000DH
00:004C D0-A0 62-F2              1387   	sb	0f262h.5
                                 1388   
                                 1389   ;;	PC6C1  = 1;		// PortC Bit6 set to High-Impedance Output...
                                 1390   CLINEA 0000H 0001H 0314H 0002H 003BH
00:0050 E0-A0 63-F2              1391   	sb	0f263h.6
                                 1392   
                                 1393   ;;	PC6C0  = 1;	
                                 1394   CLINEA 0000H 0001H 0315H 0002H 000DH
00:0054 E0-A0 62-F2              1395   	sb	0f262h.6
                                 1396   
                                 1397   ;;	PC7C1  = 1;		// PortC Bit7 set to High-Impedance Output...
                                 1398   CLINEA 0000H 0001H 0316H 0002H 003BH
00:0058 F0-A0 63-F2              1399   	sb	0f263h.7
                                 1400   
                                 1401   ;;	PC7C0  = 1;	
                                 1402   CLINEA 0000H 0001H 0317H 0002H 000DH
00:005C F0-A0 62-F2              1403   	sb	0f262h.7
                                 1404   
                                 1405   ;;	PC0MD1  = 0;	// PortC Bit0 set to General Purpose Output...
                                 1406   CLINEA 0000H 0001H 031AH 0002H 003CH
00:0060 82-A0 65-F2              1407   	rb	0f265h.0
                                 1408   
                                 1409   ;;	PC0MD0  = 0;	
                                 1410   CLINEA 0000H 0001H 031BH 0002H 000EH
00:0064 82-A0 64-F2              1411   	rb	0f264h.0
                                 1412   
                                 1413   ;;	PC1MD1  = 0;	// PortC Bit1 set to General Purpose Output...
                                 1414   CLINEA 0000H 0001H 031CH 0002H 003CH
00:0068 92-A0 65-F2              1415   	rb	0f265h.1
                                 1416   
                                 1417   ;;	PC1MD0  = 0;	
                                 1418   CLINEA 0000H 0001H 031DH 0002H 000EH
00:006C 92-A0 64-F2              1419   	rb	0f264h.1
                                 1420   
                                 1421   ;;	PC2MD1  = 0;	// PortC Bit2 set to General Purpose Output...
                                 1422   CLINEA 0000H 0001H 031EH 0002H 003CH
00:0070 A2-A0 65-F2              1423   	rb	0f265h.2
                                 1424   
                                 1425   ;;	PC2MD0  = 0;	
                                 1426   CLINEA 0000H 0001H 031FH 0002H 000EH
00:0074 A2-A0 64-F2              1427   	rb	0f264h.2
                                 1428   
                                 1429   ;;	PC3MD1  = 0;	// PortC Bit3 set to General Purpose Output...
                                 1430   CLINEA 0000H 0001H 0320H 0002H 003CH
00:0078 B2-A0 65-F2              1431   	rb	0f265h.3
                                 1432   
                                 1433   ;;	PC3MD0  = 0;	
                                 1434   CLINEA 0000H 0001H 0321H 0002H 000EH
00:007C B2-A0 64-F2              1435   	rb	0f264h.3
                                 1436   
                                 1437   ;;	PC4MD1  = 0;	// PortC Bit4 set to General Purpose Output...
                                 1438   CLINEA 0000H 0001H 0322H 0002H 003CH
00:0080 C2-A0 65-F2              1439   	rb	0f265h.4
                                 1440   
                                 1441   ;;	PC4MD0  = 0;	
                                 1442   CLINEA 0000H 0001H 0323H 0002H 000EH
00:0084 C2-A0 64-F2              1443   	rb	0f264h.4
                                 1444   
                                 1445   ;;	PC5MD1  = 0;	// PortC Bit5 set to General Purpose Output...
                                 1446   CLINEA 0000H 0001H 0324H 0002H 003CH
00:0088 D2-A0 65-F2              1447   	rb	0f265h.5
                                 1448   
                                 1449   ;;	PC5MD0  = 0;
                                 1450   CLINEA 0000H 0001H 0325H 0002H 000DH
00:008C D2-A0 64-F2              1451   	rb	0f264h.5
                                 1452   
                                 1453   ;;	PC6MD1  = 0;	// PortC Bit6 set to General Purpose Output...
                                 1454   CLINEA 0000H 0001H 0326H 0002H 003CH
00:0090 E2-A0 65-F2              1455   	rb	0f265h.6
                                 1456   
                                 1457   ;;	PC6MD0  = 0;	
                                 1458   CLINEA 0000H 0001H 0327H 0002H 000EH
00:0094 E2-A0 64-F2              1459   	rb	0f264h.6
                                 1460   
                                 1461   ;;	PC7MD1  = 0;	// PortC Bit7 set to General Purpose Output...
                                 1462   CLINEA 0000H 0001H 0328H 0002H 003CH
00:0098 F2-A0 65-F2              1463   	rb	0f265h.7
                                 1464   
                                 1465   ;;	PC7MD0  = 0;
                                 1466   CLINEA 0000H 0001H 0329H 0002H 000DH
00:009C F2-A0 64-F2              1467   	rb	0f264h.7
                                 1468   
                                 1469   ;;	PC0D = 0;		// C.0 Output OFF....
                                 1470   CLINEA 0000H 0001H 032CH 0002H 0021H
00:00A0 82-A0 60-F2              1471   	rb	0f260h.0
                                 1472   
                                 1473   ;;	PC1D = 0;		// C.1 Output OFF....
                                 1474   CLINEA 0000H 0001H 032DH 0002H 0021H
00:00A4 92-A0 60-F2              1475   	rb	0f260h.1
                                 1476   
                                 1477   ;;	PC2D = 0;		// C.2 Output OFF....
                                 1478   CLINEA 0000H 0001H 032EH 0002H 0021H
00:00A8 A2-A0 60-F2              1479   	rb	0f260h.2
                                 1480   
                                 1481   ;;	PC3D = 0;		// C.3 Output OFF....
                                 1482   CLINEA 0000H 0001H 032FH 0002H 0021H
00:00AC B2-A0 60-F2              1483   	rb	0f260h.3
                                 1484   
                                 1485   ;;	PC4D = 0;		// C.4 Output OFF....
                                 1486   CLINEA 0000H 0001H 0330H 0002H 0021H
00:00B0 C2-A0 60-F2              1487   	rb	0f260h.4
                                 1488   
                                 1489   ;;	PC5D = 0;		// C.5 Output OFF....
                                 1490   CLINEA 0000H 0001H 0331H 0002H 0021H
00:00B4 D2-A0 60-F2              1491   	rb	0f260h.5
                                 1492   
                                 1493   ;;	PC6D = 0;		// C.6 Output OFF....
                                 1494   CLINEA 0000H 0001H 0332H 0002H 0021H
00:00B8 E2-A0 60-F2              1495   	rb	0f260h.6
                                 1496   
                                 1497   ;;	PC7D = 0;		// C.7 Output OFF....
                                 1498   CLINEA 0000H 0001H 0333H 0002H 0021H
00:00BC F2-A0 60-F2              1499   	rb	0f260h.7
                                 1500   
                                 1501   ;;	main_clrWDT(); 	// Clear WDT
                                 1502   CLINEA 0000H 0001H 0335H 0002H 001DH
00:00C0 00-F0'00-00'             1503   	b	_main_clrWDT
                                 1504   CBLOCKEND 130 2 823
                                 1505   CLINEA 0000H 0001H 0337H 0001H 0001H
                                 1506   CBLOCKEND 130 1 823
                                 1507   CFUNCTIONEND 130
                                 1508   
                                 1509   
  --------------------------     1510   	rseg $$PortD_Low$main
                                 1511   CFUNCTION 131
                                 1512   
00:0000                          1513   _PortD_Low	:
                                 1514   CBLOCK 131 1 829
                                 1515   
                                 1516   ;;void PortD_Low(void){
                                 1517   CLINEA 0000H 0001H 033DH 0001H 0015H
                                 1518   CBLOCK 131 2 829
                                 1519   
                                 1520   ;;	PD0DIR = 0;		// PortD Bit0 set to Output Mode...
                                 1521   CLINEA 0000H 0001H 0346H 0002H 0031H
00:0000 82-A0 69-F2              1522   	rb	0f269h.0
                                 1523   
                                 1524   ;;	PD1DIR = 0;		// PortD Bit1 set to Output Mode...
                                 1525   CLINEA 0000H 0001H 0347H 0002H 0031H
00:0004 92-A0 69-F2              1526   	rb	0f269h.1
                                 1527   
                                 1528   ;;	PD2DIR = 0;		// PortD Bit2 set to Output Mode...
                                 1529   CLINEA 0000H 0001H 0348H 0002H 0031H
00:0008 A2-A0 69-F2              1530   	rb	0f269h.2
                                 1531   
                                 1532   ;;	PD3DIR = 0;		// PortD Bit3 set to Output Mode...
                                 1533   CLINEA 0000H 0001H 0349H 0002H 0031H
00:000C B2-A0 69-F2              1534   	rb	0f269h.3
                                 1535   
                                 1536   ;;	PD4DIR = 0;		// PortD Bit4 set to Output Mode...
                                 1537   CLINEA 0000H 0001H 034AH 0002H 0031H
00:0010 C2-A0 69-F2              1538   	rb	0f269h.4
                                 1539   
                                 1540   ;;	PD5DIR = 0;		// PortD Bit5 set to Output Mode...
                                 1541   CLINEA 0000H 0001H 034BH 0002H 0031H
00:0014 D2-A0 69-F2              1542   	rb	0f269h.5
                                 1543   
                                 1544   ;;	PD0C1= 1;		// PortD Bit0 set to CMOS Output...
                                 1545   CLINEA 0000H 0001H 034EH 0002H 002FH
00:0018 80-A0 6B-F2              1546   	sb	0f26bh.0
                                 1547   
                                 1548   ;;	PD0C0= 1;		
                                 1549   CLINEA 0000H 0001H 034FH 0002H 000CH
00:001C 80-A0 6A-F2              1550   	sb	0f26ah.0
                                 1551   
                                 1552   ;;	PD1C1= 1;		// PortD Bit1 set to CMOS Output...
                                 1553   CLINEA 0000H 0001H 0350H 0002H 002FH
00:0020 90-A0 6B-F2              1554   	sb	0f26bh.1
                                 1555   
                                 1556   ;;	PD1C0= 1;	
                                 1557   CLINEA 0000H 0001H 0351H 0002H 000BH
00:0024 90-A0 6A-F2              1558   	sb	0f26ah.1
                                 1559   
                                 1560   ;;	PD2C1= 1;		// PortD Bit2 set to CMOS Output...
                                 1561   CLINEA 0000H 0001H 0352H 0002H 002FH
00:0028 A0-A0 6B-F2              1562   	sb	0f26bh.2
                                 1563   
                                 1564   ;;	PD2C0= 1;	
                                 1565   CLINEA 0000H 0001H 0353H 0002H 000BH
00:002C A0-A0 6A-F2              1566   	sb	0f26ah.2
                                 1567   
                                 1568   ;;	PD3C1= 1;		// PortD Bit3 set to CMOS Output...
                                 1569   CLINEA 0000H 0001H 0354H 0002H 002FH
00:0030 B0-A0 6B-F2              1570   	sb	0f26bh.3
                                 1571   
                                 1572   ;;	PD3C0= 1;		
                                 1573   CLINEA 0000H 0001H 0355H 0002H 000CH
00:0034 B0-A0 6A-F2              1574   	sb	0f26ah.3
                                 1575   
                                 1576   ;;	PD4C1= 1;		// PortD Bit4 set to CMOS Output...
                                 1577   CLINEA 0000H 0001H 0356H 0002H 002FH
00:0038 C0-A0 6B-F2              1578   	sb	0f26bh.4
                                 1579   
                                 1580   ;;	PD4C0= 1;	
                                 1581   CLINEA 0000H 0001H 0357H 0002H 000BH
00:003C C0-A0 6A-F2              1582   	sb	0f26ah.4
                                 1583   
                                 1584   ;;	PD5C1= 1;		// PortD Bit5 set to CMOS Output...
                                 1585   CLINEA 0000H 0001H 0358H 0002H 002FH
00:0040 D0-A0 6B-F2              1586   	sb	0f26bh.5
                                 1587   
                                 1588   ;;	PD5C0= 1;	
                                 1589   CLINEA 0000H 0001H 0359H 0002H 000BH
00:0044 D0-A0 6A-F2              1590   	sb	0f26ah.5
                                 1591   
                                 1592   ;;	PD0D = 0;		// D.0 Output OFF....
                                 1593   CLINEA 0000H 0001H 035CH 0002H 0021H
00:0048 82-A0 68-F2              1594   	rb	0f268h.0
                                 1595   
                                 1596   ;;	PD1D = 0;		// D.1 Output OFF....
                                 1597   CLINEA 0000H 0001H 035DH 0002H 0021H
00:004C 92-A0 68-F2              1598   	rb	0f268h.1
                                 1599   
                                 1600   ;;	PD2D = 0;		// D.2 Output OFF....
                                 1601   CLINEA 0000H 0001H 035EH 0002H 0021H
00:0050 A2-A0 68-F2              1602   	rb	0f268h.2
                                 1603   
                                 1604   ;;	PD3D = 0;		// D.3 Output OFF....
                                 1605   CLINEA 0000H 0001H 035FH 0002H 0021H
00:0054 B2-A0 68-F2              1606   	rb	0f268h.3
                                 1607   
                                 1608   ;;	PD4D = 0;		// D.4 Output OFF....
                                 1609   CLINEA 0000H 0001H 0360H 0002H 0021H
00:0058 C2-A0 68-F2              1610   	rb	0f268h.4
                                 1611   
                                 1612   ;;	PD5D = 0;		// D.5 Output OFF....
                                 1613   CLINEA 0000H 0001H 0361H 0002H 0021H
00:005C D2-A0 68-F2              1614   	rb	0f268h.5
                                 1615   
                                 1616   ;;	main_clrWDT(); 	// Clear WDT
                                 1617   CLINEA 0000H 0001H 0364H 0002H 001DH
00:0060 00-F0'00-00'             1618   	b	_main_clrWDT
                                 1619   CBLOCKEND 131 2 870
                                 1620   CLINEA 0000H 0001H 0366H 0001H 0001H
                                 1621   CBLOCKEND 131 1 870
                                 1622   CFUNCTIONEND 131
                                 1623   
                                 1624   
  --------------------------     1625   	rseg $$PortA_Digital_Inputs$main
                                 1626   CFUNCTION 132
                                 1627   
00:0000                          1628   _PortA_Digital_Inputs	:
                                 1629   CBLOCK 132 1 876
                                 1630   
                                 1631   ;;void PortA_Digital_Inputs(void){
                                 1632   CLINEA 0000H 0001H 036CH 0001H 0020H
                                 1633   CBLOCK 132 2 876
                                 1634   
                                 1635   ;;	PA0DIR = 1;		// PortA Bit0 set to Input Mode...
                                 1636   CLINEA 0000H 0001H 0376H 0002H 0030H
00:0000 80-A0 51-F2              1637   	sb	0f251h.0
                                 1638   
                                 1639   ;;	PA1DIR = 1;		// PortA Bit1 set to Input Mode...
                                 1640   CLINEA 0000H 0001H 0377H 0002H 0030H
00:0004 90-A0 51-F2              1641   	sb	0f251h.1
                                 1642   
                                 1643   ;;	PA2DIR = 1;		// PortA Bit2 set to Input Mode...
                                 1644   CLINEA 0000H 0001H 0378H 0002H 0030H
00:0008 A0-A0 51-F2              1645   	sb	0f251h.2
                                 1646   
                                 1647   ;;	PA0C1  = 1;		// PortA Bit0 set to Input with Pull-Up Resistor...
                                 1648   CLINEA 0000H 0001H 037CH 0002H 0041H
00:000C 80-A0 53-F2              1649   	sb	0f253h.0
                                 1650   
                                 1651   ;;	PA0C0  = 0;		
                                 1652   CLINEA 0000H 0001H 037DH 0002H 000EH
00:0010 82-A0 52-F2              1653   	rb	0f252h.0
                                 1654   
                                 1655   ;;	PA1C1  = 1;		// PortA Bit1 set to Input with Pull-Up Resistor...
                                 1656   CLINEA 0000H 0001H 037EH 0002H 0041H
00:0014 90-A0 53-F2              1657   	sb	0f253h.1
                                 1658   
                                 1659   ;;	PA1C0  = 0;	
                                 1660   CLINEA 0000H 0001H 037FH 0002H 000DH
00:0018 92-A0 52-F2              1661   	rb	0f252h.1
                                 1662   
                                 1663   ;;	PA2C1  = 1;		// PortA Bit2 set to Input with Pull-Up Resistor...
                                 1664   CLINEA 0000H 0001H 0380H 0002H 0041H
00:001C A0-A0 53-F2              1665   	sb	0f253h.2
                                 1666   
                                 1667   ;;	PA2C0  = 0;	
                                 1668   CLINEA 0000H 0001H 0381H 0002H 000DH
00:0020 A2-A0 52-F2              1669   	rb	0f252h.2
                                 1670   
                                 1671   ;;	PA0MD1  = 0;	// PortA Bit0 set to General Purpose I/O...
                                 1672   CLINEA 0000H 0001H 0384H 0002H 0039H
00:0024 82-A0 55-F2              1673   	rb	0f255h.0
                                 1674   
                                 1675   ;;	PA0MD0  = 0;	
                                 1676   CLINEA 0000H 0001H 0385H 0002H 000EH
00:0028 82-A0 54-F2              1677   	rb	0f254h.0
                                 1678   
                                 1679   ;;	PA1MD1  = 0;	// PortA Bit1 set to General Purpose I/O...
                                 1680   CLINEA 0000H 0001H 0386H 0002H 0039H
00:002C 92-A0 55-F2              1681   	rb	0f255h.1
                                 1682   
                                 1683   ;;	PA1MD0  = 0;	
                                 1684   CLINEA 0000H 0001H 0387H 0002H 000EH
00:0030 92-A0 54-F2              1685   	rb	0f254h.1
                                 1686   
                                 1687   ;;	PA2MD1  = 0;	// PortA Bit2 set to General Purpose I/O...
                                 1688   CLINEA 0000H 0001H 0388H 0002H 0039H
00:0034 A2-A0 55-F2              1689   	rb	0f255h.2
                                 1690   
                                 1691   ;;	PA2MD0  = 0;	
                                 1692   CLINEA 0000H 0001H 0389H 0002H 000EH
00:0038 A2-A0 54-F2              1693   	rb	0f254h.2
                                 1694   
                                 1695   ;;	main_clrWDT(); 	// Clear WDT
                                 1696   CLINEA 0000H 0001H 038BH 0002H 001DH
00:003C 00-F0'00-00'             1697   	b	_main_clrWDT
                                 1698   CBLOCKEND 132 2 909
                                 1699   CLINEA 0000H 0001H 038DH 0001H 0001H
                                 1700   CBLOCKEND 132 1 909
                                 1701   CFUNCTIONEND 132
                                 1702   
                                 1703   
  --------------------------     1704   	rseg $$IRLED_PWM$main
                                 1705   CFUNCTION 133
                                 1706   
00:0000                          1707   _IRLED_PWM	:
                                 1708   CBLOCK 133 1 917
                                 1709   
                                 1710   ;;void IRLED_PWM(void){
                                 1711   CLINEA 0000H 0001H 0395H 0001H 0015H
                                 1712   CBLOCK 133 2 917
                                 1713   
                                 1714   ;;	PC1DIR = 0;		// PortC Bit1 set to Output Mode...
                                 1715   CLINEA 0000H 0001H 03A1H 0002H 0031H
00:0000 92-A0 61-F2              1716   	rb	0f261h.1
                                 1717   
                                 1718   ;;	PC1C1  = 1;		// PortC Bit1 set to CMOS Output (1,1)...
                                 1719   CLINEA 0000H 0001H 03A4H 0002H 0037H
00:0004 90-A0 63-F2              1720   	sb	0f263h.1
                                 1721   
                                 1722   ;;	PC1C0  = 1;		
                                 1723   CLINEA 0000H 0001H 03A5H 0002H 000EH
00:0008 90-A0 62-F2              1724   	sb	0f262h.1
                                 1725   
                                 1726   ;;	PC1MD1  = 1;	// PortC Bit1 set to PWMF1 Output (1,0)...
                                 1727   CLINEA 0000H 0001H 03A8H 0002H 0038H
00:000C 90-A0 65-F2              1728   	sb	0f265h.1
                                 1729   
                                 1730   ;;	PC1MD0  = 0;	
                                 1731   CLINEA 0000H 0001H 03A9H 0002H 000EH
00:0010 92-A0 64-F2              1732   	rb	0f264h.1
                                 1733   
                                 1734   ;;	PFCS1 = 0;	//00= LS; 01=HS; 10=PLL
                                 1735   CLINEA 0000H 0001H 03ADH 0002H 0023H
00:0014 92-A0 72-F9              1736   	rb	0f972h.1
                                 1737   
                                 1738   ;;	PFCS0 = 1;
                                 1739   CLINEA 0000H 0001H 03AEH 0002H 000BH
00:0018 80-A0 72-F9              1740   	sb	0f972h.0
                                 1741   
                                 1742   ;;	PWFP = 4250;		// Init Period to (1=255kHz; 10=46kHz; 50=10kHz; 200=2.5kH; ; 3185 = 160Hz; 3400=150Hz; 4250=120Hz; 5000=102Hz)
                                 1743   CLINEA 0000H 0001H 03B1H 0002H 007EH
00:001C 9A 00                    1744   	mov	r0,	#09ah
00:001E 10 01                    1745   	mov	r1,	#010h
00:0020 13-90 60-F9              1746   	st	er0,	0f960h
                                 1747   
                                 1748   ;;	PWF1ED =    4000;		//12    ~  0.25 % duty cycle @ 160Hz
                                 1749   CLINEA 0000H 0001H 03BBH 0002H 0038H
00:0024 A0 00                    1750   	mov	r0,	#0a0h
00:0026 0F 01                    1751   	mov	r1,	#0fh
00:0028 13-90 64-F9              1752   	st	er0,	0f964h
                                 1753   
                                 1754   ;;	PFRUN = 1;		// Turn ON (1)
                                 1755   CLINEA 0000H 0001H 03BDH 0002H 001BH
00:002C 80-A0 73-F9              1756   	sb	0f973h.0
                                 1757   CBLOCKEND 133 2 959
                                 1758   
                                 1759   ;;}
                                 1760   CLINEA 0000H 0001H 03BFH 0001H 0001H
00:0030 1F-FE                    1761   	rt
                                 1762   CBLOCKEND 133 1 959
                                 1763   CFUNCTIONEND 133
                                 1764   
                                 1765   	public _NackMCUConn
                                 1766   	public _IRLED_PWM
                                 1767   	public _checkI2C
                                 1768   	public _main_clrWDT
                                 1769   	public _main_reqNotHalt
                                 1770   	public _AckMCUConn
                                 1771   	public _InputRec
                                 1772   	public _PortA_Digital_Inputs
                                 1773   	public _main
                                 1774   	public _I2C_RX_Data
                                 1775   	public _PortD_Low
                                 1776   	public _ListFWRev
                                 1777   	public _NOP1000
                                 1778   	public _OutputRec
                                 1779   	public _PortC_Low
                                 1780   	public _HelloWorld
                                 1781   	public _PortB_Low
                                 1782   	public _InputStatus
                                 1783   	public _PortA_Low
                                 1784   	public _analog_comparator
                                 1785   	public _I2C_RX_REC
                                 1786   	public _I2C_TX_REC
                                 1787   	_RecWorld comm data 015h #00h
                                 1788   	__flgUartFin comm data 01h #00h
                                 1789   	_testI2C comm data 02h #00h
                                 1790   	_ret comm data 02h #00h
                                 1791   	_UART_VAR comm data 02h #00h
                                 1792   	__flgI2CFin comm data 01h #00h
                                 1793   	__reqNotHalt comm data 01h #00h
                                 1794   	extrn code near : _irq_init
                                 1795   	extrn code near : _uart_PortSet
                                 1796   	extrn code near : _i2c_stop
                                 1797   	extrn code near : _uart_init
                                 1798   	extrn code near : _i2c_continue
                                 1799   	extrn code near : _irq_di
                                 1800   	extrn code near : _irq_ei
                                 1801   	extrn code near : _irq_setHdr
                                 1802   	extrn code near : _uart_stop
                                 1803   	extrn code near : _uart_startSend
                                 1804   	extrn code near : _i2c_startSend
                                 1805   	extrn code near : _uart_continue
                                 1806   	extrn code near : _i2c_init
                                 1807   	extrn code : $$start_up
                                 1808   
  --------------------------     1809   	cseg #00h at 02h
00:0002 00-00'                   1810   	dw	$$start_up
                                 1811   
  --------------------------     1812   	rseg $$NINITTAB
??:0000 48 65 6C 6C 6F 20 57 6F  1813   	DB	"Hello World!  "
??:0008 72 6C 64 21 20 20         >>>   
??:000E 49 4E 50 5F 30 30 30 30  1814   	DB	"INP_00000000_00000000"
??:0016 30 30 30 30 5F 30 30 30   >>>   
??:001E 30 30 30 30 30 00         >>>   , 00H
??:0024 00                       1815   	db	00h
??:0025 49 4E 50 20 52 65 63 65  1816   	DB	"INP Received"
??:002D 69 76 65 64 00            >>>   , 00H
??:0032 00                       1817   	db	00h
??:0033 4F 55 54 20 52 65 63 65  1818   	DB	"OUT Received         "
??:003B 69 76 65 64 20 20 20 20   >>>   
??:0043 20 20 20 20 20 00         >>>   , 00H
??:0049 00                       1819   	db	00h
??:004A 4D 4C 36 31 30 51 31 31  1820   	DB	"ML610Q112 Connected!"
??:0052 32 20 43 6F 6E 6E 65 63   >>>   
??:005A 74 65 64 21 00            >>>   , 00H
??:005F 00                       1821   	db	00h
??:0060 46 69 72 6D 77 61 72 65  1822   	DB	"Firmware Version: 01"
??:0068 20 56 65 72 73 69 6F 6E   >>>   
??:0070 3A 20 30 31 00            >>>   , 00H
??:0075 00                       1823   	db	00h
??:0076 50 6C 65 61 73 65 20 43  1824   	DB	"Please Close Port and change Target MCU under Device Options"
??:007E 6C 6F 73 65 20 50 6F 72   >>>   
??:0086 74 20 61 6E 64 20 63 68   >>>   
??:008E 61 6E 67 65 20 54 61 72   >>>   
??:0096 67 65 74 20 4D 43 55 20   >>>   
??:009E 75 6E 64 65 72 20 44 65   >>>   
??:00A6 76 69 63 65 20 4F 70 74   >>>   
??:00AE 69 6F 6E 73 00            >>>   , 00H
??:00B3 00                       1825   	db	00h
??:00B4 49 32 43 54 58 20 43 4D  1826   	DB	"I2CTX CMD Received!"
??:00BC 44 20 52 65 63 65 69 76   >>>   
??:00C4 65 64 21 00               >>>   , 00H
??:00C8 00                       1827   	db	00h
??:00C9 49 32 43 52 58 20 43 4D  1828   	DB	"I2CRX CMD Received!"
??:00D1 44 20 52 65 63 65 69 76   >>>   
??:00D9 65 64 21 00               >>>   , 00H
??:00DD 00                       1829   	db	00h
??:00DE 49 32 43 2D 52 20 58 20  1830   	DB	"I2C-R X X X X X X X X"
??:00E6 58 20 58 20 58 20 58 20   >>>   
??:00EE 58 20 58 20 58 00         >>>   , 00H
??:00F4 00                       1831   	db	00h
??:00F5 5C                       1832   	db	05ch
??:00F6 FA                       1833   	db	0fah
??:00F7 01                       1834   	db	01h
                                 1835   
  --------------------------     1836   	rseg $$TAB_uartSetParam$main
00:0000                          1837   __uartSetParam :
00:0000 80-25                    1838   	dw	02580h
00:0002 00-00                    1839   	dw	00h
00:0004 00                       1840   	db	00h
00:0005 02                       1841   	db	02h
00:0006 00                       1842   	db	00h
00:0007 00                       1843   	db	00h
00:0008 00                       1844   	db	00h
00:0009 00                       1845   	align
                                 1846   
  --------------------------     1847   	rseg $$NINITVAR
00:0000                          1848   _HelloWorld :
00:0000                          1849   	ds	0eh
00:000E                          1850   _InputStatus :
00:000E                          1851   	ds	017h
00:0025                          1852   _InputRec :
00:0025                          1853   	ds	0eh
00:0033                          1854   _OutputRec :
00:0033                          1855   	ds	017h
00:004A                          1856   _AckMCUConn :
00:004A                          1857   	ds	016h
00:0060                          1858   _ListFWRev :
00:0060                          1859   	ds	016h
00:0076                          1860   _NackMCUConn :
00:0076                          1861   	ds	03eh
00:00B4                          1862   _I2C_TX_REC :
00:00B4                          1863   	ds	015h
00:00C9                          1864   _I2C_RX_REC :
00:00C9                          1865   	ds	015h
00:00DE                          1866   _I2C_RX_Data :
00:00DE                          1867   	ds	017h
00:00F5                          1868   _BU21072Address :
00:00F5                          1869   	ds	01h
00:00F6                          1870   _LEDDrive_LED_CH :
00:00F6                          1871   	ds	01h
00:00F7                          1872   _LEDDrive_LED_CH_Contents :
00:00F7                          1873   	ds	01h
                                 1874   
  --------------------------     1875   	rseg $$NVARmain
00:0000                          1876   _I2C_BUFF :
00:0000                          1877   	ds	02eh
00:002E                          1878   _I2CNumBytes :
00:002E                          1879   	ds	01h
00:002F                          1880   _Data2Str_temp :
00:002F                          1881   	ds	01h
00:0030                          1882   _RegAddr_temp :
00:0030                          1883   	ds	01h
00:0031                          1884   _Data3Str_temp :
00:0031                          1885   	ds	01h
00:0032                          1886   _I2CReceInfo :
00:0032                          1887   	ds	08h
00:003A                          1888   _Data0Str_temp :
00:003A                          1889   	ds	01h
00:003B                          1890   _Data1Str_temp :
00:003B                          1891   	ds	01h
00:003C                          1892   _Data4Str_temp :
00:003C                          1893   	ds	01h
00:003D                          1894   _Data5Str_temp :
00:003D                          1895   	ds	01h
00:003E                          1896   _Data6Str_temp :
00:003E                          1897   	ds	01h
00:003F                          1898   _Data7Str_temp :
00:003F                          1899   	ds	01h
00:0040                          1900   _I2CNumBytes_temp :
00:0040                          1901   	ds	01h
00:0041                          1902   _Data2Str :
00:0041                          1903   	ds	01h
00:0042                          1904   _Data3Str :
00:0042                          1905   	ds	01h
00:0043                          1906   _RegAddr :
00:0043                          1907   	ds	01h
00:0044                          1908   _Data0Str :
00:0044                          1909   	ds	01h
00:0045                          1910   _Data1Str :
00:0045                          1911   	ds	01h
00:0046                          1912   _I2CAdd :
00:0046                          1913   	ds	01h
00:0047                          1914   _chari :
00:0047                          1915   	ds	01h
00:0048                          1916   _charj :
00:0048                          1917   	ds	01h
00:0049                          1918   _chark :
00:0049                          1919   	ds	01h
00:004A                          1920   _Data6Str :
00:004A                          1921   	ds	01h
00:004B                          1922   	align
00:004C                          1923   _I2CSendInfo :
00:004C                          1924   	ds	08h
00:0054                          1925   _Data7Str :
00:0054                          1926   	ds	01h
00:0055                          1927   _Data4Str :
00:0055                          1928   	ds	01h
00:0056                          1929   _Data5Str :
00:0056                          1930   	ds	01h
00:0057                          1931   _I2CAdd_temp :
00:0057                          1932   	ds	01h
                                 1933   
                                 1934   	end



  Target       : ML610112 (nX-U8/100)
  Memory Model : SMALL
  Data   Model : NEAR
  ROM WINDOW   : (not specified)
  Internal RAM : E000H to EFFFH

  Errors   : 0
  Warnings : 0  (/Wrpeast)
  Lines    : 1934
