# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/arbiter.vhdl" \

# Do not sort compile order
nosort
