<stg><name>max_pooling2d.1</name>


<trans_list>

<trans id="188" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="2" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln121 = br void

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten58 = phi i10 0, void, i10 %add_ln121, void %.reset7

]]></Node>
<StgValue><ssdm name="indvar_flatten58"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1 %i = phi i4 0, void, i4 %select_ln121_13, void %.reset7

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten = phi i9 0, void, i9 %select_ln124_12, void %.reset7

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:3 %ii = phi i4 0, void, i4 %select_ln124_10, void %.reset7

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:4 %iii = phi i6 0, void, i6 %add_ln127, void %.reset7

]]></Node>
<StgValue><ssdm name="iii"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln121 = add i10 %indvar_flatten58, i10 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="4">
<![CDATA[
:6 %empty = trunc i4 %i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %p_lshr_f9_cast = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="p_lshr_f9_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:8 %tmp_10 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9 %p_shl = or i6 %tmp_10, i6 8

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="6">
<![CDATA[
:10 %p_shl_cast = zext i6 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11 %empty_35 = or i3 %empty, i3 1

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="3">
<![CDATA[
:12 %zext_ln124 = zext i3 %empty_35

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %p_lshr_f_cast = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %ii, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:14 %mul = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_lshr_f9_cast, i2 %p_lshr_f_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15 %add_ln136 = add i4 %i, i4 %ii

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:16 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %p_lshr_f9_cast, i4 %add_ln136

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:17 %add_ln136_6 = add i4 %zext_ln124, i4 %ii

]]></Node>
<StgValue><ssdm name="add_ln136_6"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="4">
<![CDATA[
:18 %zext_ln136 = zext i4 %add_ln136_6

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:19 %add_ln136_7 = add i7 %zext_ln136, i7 %p_shl_cast

]]></Node>
<StgValue><ssdm name="add_ln136_7"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:20 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:21 %i_1 = add i4 %i, i4 2

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:22 %icmp_ln121 = icmp_eq  i10 %indvar_flatten58, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23 %br_ln121 = br i1 %icmp_ln121, void %.reset7, void

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset7:2 %icmp_ln124 = icmp_eq  i9 %indvar_flatten, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset7:3 %select_ln121 = select i1 %icmp_ln124, i4 0, i4 %ii

]]></Node>
<StgValue><ssdm name="select_ln121"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="4">
<![CDATA[
.reset7:4 %empty_37 = trunc i4 %i_1

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:5 %p_lshr_f9_cast_mid1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_1, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="p_lshr_f9_cast_mid1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.reset7:6 %select_ln121_8 = select i1 %icmp_ln124, i2 %p_lshr_f9_cast_mid1, i2 %p_lshr_f9_cast

]]></Node>
<StgValue><ssdm name="select_ln121_8"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset7:7 %p_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty_37, i3 0

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset7:8 %p_shl_mid1 = or i6 %p_mid1, i6 8

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset7:9 %select_ln121_9 = select i1 %icmp_ln124, i6 %p_shl_mid1, i6 %p_shl

]]></Node>
<StgValue><ssdm name="select_ln121_9"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="6">
<![CDATA[
.reset7:10 %select_ln121_9_cast = zext i6 %select_ln121_9

]]></Node>
<StgValue><ssdm name="select_ln121_9_cast"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset7:11 %p_mid110 = or i3 %empty_37, i3 1

]]></Node>
<StgValue><ssdm name="p_mid110"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset7:12 %select_ln121_10 = select i1 %icmp_ln124, i3 %p_mid110, i3 %empty_35

]]></Node>
<StgValue><ssdm name="select_ln121_10"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="3">
<![CDATA[
.reset7:13 %zext_ln124_2 = zext i3 %select_ln121_10

]]></Node>
<StgValue><ssdm name="zext_ln124_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.reset7:14 %mul_mid = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_lshr_f9_cast_mid1, i2 0

]]></Node>
<StgValue><ssdm name="mul_mid"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.reset7:15 %tmp_16_mid = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %p_lshr_f9_cast_mid1, i4 %i_1

]]></Node>
<StgValue><ssdm name="tmp_16_mid"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset7:16 %select_ln121_11 = select i1 %icmp_ln124, i6 %tmp_16_mid, i6 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln121_11"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:17 %tmp_12 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %p_shl_mid1, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset7:18 %tmp_13 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_12, i3 %p_mid110

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="6">
<![CDATA[
.reset7:19 %zext_ln136_4 = zext i6 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln136_4"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.reset7:20 %select_ln121_12 = select i1 %icmp_ln124, i7 %zext_ln136_4, i7 %add_ln136_7

]]></Node>
<StgValue><ssdm name="select_ln121_12"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:22 %xor_ln121 = xor i1 %icmp_ln124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln121"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset7:23 %icmp_ln127 = icmp_eq  i6 %iii, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:24 %and_ln121 = and i1 %icmp_ln127, i1 %xor_ln121

]]></Node>
<StgValue><ssdm name="and_ln121"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset7:25 %select_ln121_13 = select i1 %icmp_ln124, i4 %i_1, i4 %i

]]></Node>
<StgValue><ssdm name="select_ln121_13"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset7:26 %ii_4 = add i4 %select_ln121, i4 2

]]></Node>
<StgValue><ssdm name="ii_4"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:27 %tmp_dup = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln121_13, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_dup"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:29 %or_ln124 = or i1 %and_ln121, i1 %icmp_ln124

]]></Node>
<StgValue><ssdm name="or_ln124"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset7:30 %select_ln124 = select i1 %or_ln124, i6 0, i6 %iii

]]></Node>
<StgValue><ssdm name="select_ln124"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:31 %p_lshr_f_cast_mid1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %ii_4, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast_mid1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.reset7:32 %mul_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln121_8, i2 %p_lshr_f_cast_mid1

]]></Node>
<StgValue><ssdm name="mul_mid1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset7:33 %select_ln121_14 = select i1 %icmp_ln124, i4 %mul_mid, i4 %mul

]]></Node>
<StgValue><ssdm name="select_ln121_14"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset7:34 %select_ln124_6 = select i1 %and_ln121, i4 %mul_mid1, i4 %select_ln121_14

]]></Node>
<StgValue><ssdm name="select_ln124_6"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
.reset7:35 %add40_mid2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln124_6, i5 0

]]></Node>
<StgValue><ssdm name="add40_mid2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset7:36 %add_ln136_8 = add i4 %select_ln121_13, i4 %ii_4

]]></Node>
<StgValue><ssdm name="add_ln136_8"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.reset7:37 %select_ln124_7 = select i1 %and_ln121, i2 %tmp_dup, i2 %select_ln121_8

]]></Node>
<StgValue><ssdm name="select_ln124_7"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.reset7:38 %tmp_16_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_dup, i4 %add_ln136_8

]]></Node>
<StgValue><ssdm name="tmp_16_mid1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset7:39 %select_ln124_8 = select i1 %and_ln121, i6 %tmp_16_mid1, i6 %select_ln121_11

]]></Node>
<StgValue><ssdm name="select_ln124_8"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset7:40 %shl_ln124 = shl i6 %select_ln124_8, i6 5

]]></Node>
<StgValue><ssdm name="shl_ln124"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset7:41 %or_ln124_3 = or i6 %select_ln124_8, i6 1

]]></Node>
<StgValue><ssdm name="or_ln124_3"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="6" op_3_bw="5">
<![CDATA[
.reset7:42 %shl_ln136_2_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i6.i5, i1 0, i6 %or_ln124_3, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln136_2_mid2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset7:43 %add_ln136_12 = add i4 %zext_ln124_2, i4 %ii_4

]]></Node>
<StgValue><ssdm name="add_ln136_12"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="4">
<![CDATA[
.reset7:44 %zext_ln136_5 = zext i4 %add_ln136_12

]]></Node>
<StgValue><ssdm name="zext_ln136_5"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset7:45 %add_ln136_13 = add i7 %zext_ln136_5, i7 %select_ln121_9_cast

]]></Node>
<StgValue><ssdm name="add_ln136_13"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.reset7:46 %select_ln124_9 = select i1 %and_ln121, i7 %add_ln136_13, i7 %select_ln121_12

]]></Node>
<StgValue><ssdm name="select_ln124_9"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset7:51 %select_ln124_10 = select i1 %and_ln121, i4 %ii_4, i4 %select_ln121

]]></Node>
<StgValue><ssdm name="select_ln124_10"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="6">
<![CDATA[
.reset7:52 %iii_cast9 = zext i6 %select_ln124

]]></Node>
<StgValue><ssdm name="iii_cast9"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="6">
<![CDATA[
.reset7:53 %iii_cast = zext i6 %select_ln124

]]></Node>
<StgValue><ssdm name="iii_cast"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset7:55 %or_ln136 = or i6 %shl_ln124, i6 %select_ln124

]]></Node>
<StgValue><ssdm name="or_ln136"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:56 %tmp_14 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln136_8, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:57 %tmp_15 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %i_1, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:58 %tmp_16 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln136, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset7:59 %select_ln121_15 = select i1 %icmp_ln124, i3 %tmp_15, i3 %tmp_16

]]></Node>
<StgValue><ssdm name="select_ln121_15"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset7:60 %select_ln124_11 = select i1 %and_ln121, i3 %tmp_14, i3 %select_ln121_15

]]></Node>
<StgValue><ssdm name="select_ln124_11"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="3" op_3_bw="6">
<![CDATA[
.reset7:61 %tmp_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i6, i2 %select_ln124_7, i3 %select_ln124_11, i6 %or_ln136

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="11">
<![CDATA[
.reset7:62 %zext_ln136_6 = zext i11 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln136_6"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset7:63 %input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln136_6

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="12">
<![CDATA[
.reset7:64 %input_load = load i12 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset7:74 %add_ln136_9 = add i12 %shl_ln136_2_mid2, i12 %iii_cast

]]></Node>
<StgValue><ssdm name="add_ln136_9"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="12">
<![CDATA[
.reset7:75 %zext_ln136_7 = zext i12 %add_ln136_9

]]></Node>
<StgValue><ssdm name="zext_ln136_7"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset7:76 %input_addr_4 = getelementptr i32 %input_r, i64 0, i64 %zext_ln136_7

]]></Node>
<StgValue><ssdm name="input_addr_4"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="12">
<![CDATA[
.reset7:77 %input_load_4 = load i12 %input_addr_4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset7:134 %add_ln142 = add i9 %iii_cast9, i9 %add40_mid2

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset7:139 %add_ln124_3 = add i9 %indvar_flatten, i9 1

]]></Node>
<StgValue><ssdm name="add_ln124_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="12">
<![CDATA[
.reset7:64 %input_load = load i12 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset7:71 %tmp_19 = fcmp_ogt  i32 %input_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="12">
<![CDATA[
.reset7:77 %input_load_4 = load i12 %input_addr_4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset7:138 %add_ln127 = add i6 %select_ln124, i6 1

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset7:140 %select_ln124_12 = select i1 %icmp_ln124, i9 1, i9 %add_ln124_3

]]></Node>
<StgValue><ssdm name="select_ln124_12"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
.reset7:65 %bitcast_ln136 = bitcast i32 %input_load

]]></Node>
<StgValue><ssdm name="bitcast_ln136"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:66 %tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="23" op_0_bw="32">
<![CDATA[
.reset7:67 %trunc_ln136 = trunc i32 %bitcast_ln136

]]></Node>
<StgValue><ssdm name="trunc_ln136"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset7:68 %icmp_ln136 = icmp_ne  i8 %tmp_18, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.reset7:69 %icmp_ln136_14 = icmp_eq  i23 %trunc_ln136, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln136_14"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:70 %or_ln136_7 = or i1 %icmp_ln136_14, i1 %icmp_ln136

]]></Node>
<StgValue><ssdm name="or_ln136_7"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset7:71 %tmp_19 = fcmp_ogt  i32 %input_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:72 %and_ln136 = and i1 %or_ln136_7, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="and_ln136"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset7:73 %select_ln136 = select i1 %and_ln136, i32 %input_load, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset7:91 %tmp_22 = fcmp_ogt  i32 %input_load_4, i32 %select_ln136

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.reset7:47 %shl_ln136_3_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %select_ln124_9, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln136_3_mid2"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset7:48 %add_ln124_2 = add i7 %select_ln124_9, i7 1

]]></Node>
<StgValue><ssdm name="add_ln124_2"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.reset7:49 %shl_ln136_4_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln124_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln136_4_mid2"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
.reset7:78 %bitcast_ln136_7 = bitcast i32 %input_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln136_7"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:79 %tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="23" op_0_bw="32">
<![CDATA[
.reset7:80 %trunc_ln136_7 = trunc i32 %bitcast_ln136_7

]]></Node>
<StgValue><ssdm name="trunc_ln136_7"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
.reset7:81 %bitcast_ln136_8 = bitcast i32 %select_ln136

]]></Node>
<StgValue><ssdm name="bitcast_ln136_8"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:82 %tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="23" op_0_bw="32">
<![CDATA[
.reset7:83 %trunc_ln136_8 = trunc i32 %bitcast_ln136_8

]]></Node>
<StgValue><ssdm name="trunc_ln136_8"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset7:84 %icmp_ln136_15 = icmp_ne  i8 %tmp_20, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln136_15"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.reset7:85 %icmp_ln136_16 = icmp_eq  i23 %trunc_ln136_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln136_16"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:86 %or_ln136_8 = or i1 %icmp_ln136_16, i1 %icmp_ln136_15

]]></Node>
<StgValue><ssdm name="or_ln136_8"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset7:87 %icmp_ln136_17 = icmp_ne  i8 %tmp_21, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln136_17"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.reset7:88 %icmp_ln136_18 = icmp_eq  i23 %trunc_ln136_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln136_18"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:89 %or_ln136_9 = or i1 %icmp_ln136_18, i1 %icmp_ln136_17

]]></Node>
<StgValue><ssdm name="or_ln136_9"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:90 %and_ln136_7 = and i1 %or_ln136_8, i1 %or_ln136_9

]]></Node>
<StgValue><ssdm name="and_ln136_7"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset7:91 %tmp_22 = fcmp_ogt  i32 %input_load_4, i32 %select_ln136

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:92 %and_ln136_8 = and i1 %and_ln136_7, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln136_8"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset7:93 %select_ln136_4 = select i1 %and_ln136_8, i32 %input_load_4, i32 %select_ln136

]]></Node>
<StgValue><ssdm name="select_ln136_4"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset7:94 %add_ln136_10 = add i12 %shl_ln136_3_mid2, i12 %iii_cast

]]></Node>
<StgValue><ssdm name="add_ln136_10"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="12">
<![CDATA[
.reset7:95 %zext_ln136_8 = zext i12 %add_ln136_10

]]></Node>
<StgValue><ssdm name="zext_ln136_8"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset7:96 %input_addr_5 = getelementptr i32 %input_r, i64 0, i64 %zext_ln136_8

]]></Node>
<StgValue><ssdm name="input_addr_5"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="12">
<![CDATA[
.reset7:97 %input_load_5 = load i12 %input_addr_5

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset7:114 %add_ln136_11 = add i12 %shl_ln136_4_mid2, i12 %iii_cast

]]></Node>
<StgValue><ssdm name="add_ln136_11"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="138" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="12">
<![CDATA[
.reset7:97 %input_load_5 = load i12 %input_addr_5

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset7:111 %tmp_25 = fcmp_ogt  i32 %input_load_5, i32 %select_ln136_4

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
.reset7:98 %bitcast_ln136_9 = bitcast i32 %input_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln136_9"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:99 %tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="23" op_0_bw="32">
<![CDATA[
.reset7:100 %trunc_ln136_9 = trunc i32 %bitcast_ln136_9

]]></Node>
<StgValue><ssdm name="trunc_ln136_9"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
.reset7:101 %bitcast_ln136_10 = bitcast i32 %select_ln136_4

]]></Node>
<StgValue><ssdm name="bitcast_ln136_10"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:102 %tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_10, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="23" op_0_bw="32">
<![CDATA[
.reset7:103 %trunc_ln136_10 = trunc i32 %bitcast_ln136_10

]]></Node>
<StgValue><ssdm name="trunc_ln136_10"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset7:104 %icmp_ln136_19 = icmp_ne  i8 %tmp_23, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln136_19"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.reset7:105 %icmp_ln136_20 = icmp_eq  i23 %trunc_ln136_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln136_20"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:106 %or_ln136_10 = or i1 %icmp_ln136_20, i1 %icmp_ln136_19

]]></Node>
<StgValue><ssdm name="or_ln136_10"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset7:107 %icmp_ln136_21 = icmp_ne  i8 %tmp_24, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln136_21"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.reset7:108 %icmp_ln136_22 = icmp_eq  i23 %trunc_ln136_10, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln136_22"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:109 %or_ln136_11 = or i1 %icmp_ln136_22, i1 %icmp_ln136_21

]]></Node>
<StgValue><ssdm name="or_ln136_11"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:110 %and_ln136_9 = and i1 %or_ln136_10, i1 %or_ln136_11

]]></Node>
<StgValue><ssdm name="and_ln136_9"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset7:111 %tmp_25 = fcmp_ogt  i32 %input_load_5, i32 %select_ln136_4

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:112 %and_ln136_10 = and i1 %and_ln136_9, i1 %tmp_25

]]></Node>
<StgValue><ssdm name="and_ln136_10"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset7:113 %select_ln136_5 = select i1 %and_ln136_10, i32 %input_load_5, i32 %select_ln136_4

]]></Node>
<StgValue><ssdm name="select_ln136_5"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="12">
<![CDATA[
.reset7:115 %zext_ln136_9 = zext i12 %add_ln136_11

]]></Node>
<StgValue><ssdm name="zext_ln136_9"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset7:116 %input_addr_6 = getelementptr i32 %input_r, i64 0, i64 %zext_ln136_9

]]></Node>
<StgValue><ssdm name="input_addr_6"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="12">
<![CDATA[
.reset7:117 %input_load_6 = load i12 %input_addr_6

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="159" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="12">
<![CDATA[
.reset7:117 %input_load_6 = load i12 %input_addr_6

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="160" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset7:131 %tmp_28 = fcmp_ogt  i32 %input_load_6, i32 %select_ln136_5

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset7:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_121_1_VITIS_LOOP_124_2_VITIS_LOOP_127_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset7:1 %empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset7:21 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset7:28 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_124_2_VITIS_LOOP_127_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset7:50 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset7:54 %specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln127"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
.reset7:118 %bitcast_ln136_11 = bitcast i32 %input_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln136_11"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:119 %tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_11, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="23" op_0_bw="32">
<![CDATA[
.reset7:120 %trunc_ln136_11 = trunc i32 %bitcast_ln136_11

]]></Node>
<StgValue><ssdm name="trunc_ln136_11"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
.reset7:121 %bitcast_ln136_12 = bitcast i32 %select_ln136_5

]]></Node>
<StgValue><ssdm name="bitcast_ln136_12"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:122 %tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_12, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="23" op_0_bw="32">
<![CDATA[
.reset7:123 %trunc_ln136_12 = trunc i32 %bitcast_ln136_12

]]></Node>
<StgValue><ssdm name="trunc_ln136_12"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset7:124 %icmp_ln136_23 = icmp_ne  i8 %tmp_26, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln136_23"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.reset7:125 %icmp_ln136_24 = icmp_eq  i23 %trunc_ln136_11, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln136_24"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:126 %or_ln136_12 = or i1 %icmp_ln136_24, i1 %icmp_ln136_23

]]></Node>
<StgValue><ssdm name="or_ln136_12"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset7:127 %icmp_ln136_25 = icmp_ne  i8 %tmp_27, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln136_25"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.reset7:128 %icmp_ln136_26 = icmp_eq  i23 %trunc_ln136_12, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln136_26"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:129 %or_ln136_13 = or i1 %icmp_ln136_26, i1 %icmp_ln136_25

]]></Node>
<StgValue><ssdm name="or_ln136_13"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:130 %and_ln136_11 = and i1 %or_ln136_12, i1 %or_ln136_13

]]></Node>
<StgValue><ssdm name="and_ln136_11"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset7:131 %tmp_28 = fcmp_ogt  i32 %input_load_6, i32 %select_ln136_5

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:132 %and_ln136_12 = and i1 %and_ln136_11, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="and_ln136_12"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset7:133 %select_ln136_6 = select i1 %and_ln136_12, i32 %input_load_6, i32 %select_ln136_5

]]></Node>
<StgValue><ssdm name="select_ln136_6"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="9">
<![CDATA[
.reset7:135 %zext_ln142 = zext i9 %add_ln142

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset7:136 %output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
.reset7:137 %store_ln142 = store i32 %select_ln136_6, i9 %output_addr

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
.reset7:141 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0">
<![CDATA[
:0 %ret_ln146 = ret

]]></Node>
<StgValue><ssdm name="ret_ln146"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
