chip soc/intel/alderlake
	register "sagv" = "SaGv_Enabled"

        device domain 0 on
        end

end
