module wideexpr_00106(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((3'sb000)^~((-(~|($signed(s6))))&($signed($signed((&({2{s0}}))-((ctrl[4]?(1'sb0)^(4'sb1001):(3'sb011)+(3'b000))))))))^($signed(~|((ctrl[0]?$signed((ctrl[6]?$signed(s3):((s0)>>(s5))+((5'sb01010)|(s0)))):(ctrl[3]?(-(2'sb11))>>>(^((ctrl[4]?3'sb000:3'sb010))):(1'sb1)<<<(s4))))));
  assign y1 = ($unsigned({2{((s0)>>(u0))+(-(5'sb10001))}}))<<<(((+(u0))<<<((u7)>>>(u7)))>>>((((ctrl[4]?2'sb11:s3))^(s5))^~((ctrl[4]?$signed(6'sb101011):$signed(2'sb00)))));
  assign y2 = s1;
  assign y3 = ((2'b00)<<((s7)>>>(((-(-($unsigned({4{s7}}))))+(s6))|(((ctrl[2]?-($signed((s5)<(s6))):s3))>>>({+((ctrl[0]?u4:{4{3'sb010}})),(((ctrl[6]?6'sb101010:6'sb011100))-((6'sb010001)+(5'sb10010)))&($signed(s6)),$signed(4'sb0001)})))))|(u2);
  assign y4 = {s7,$signed((5'sb11100)>>>(($unsigned(s7))<<<(~|(3'sb011)))),~&(+(({3'sb010,s2,4'b1000})^((ctrl[5]?4'sb1010:6'b101100))))};
  assign y5 = ((ctrl[2]?2'sb01:(s1)^(s1)))+(s4);
  assign y6 = ($signed((ctrl[4]?$signed((ctrl[1]?-((s3)>>((s0)^~((ctrl[3]?4'sb1000:4'sb0110)))):(4'sb0101)<<(((1'sb1)>>(s3))<<<(|(+(1'b0)))))):(ctrl[1]?1'sb0:^($signed(($unsigned(u0))>>($signed($signed(2'b11)))))))))^({{2{-($unsigned((2'sb01)!=($signed(5'sb01111))))}},3'sb011,{1{{4{(u4)^~({({3{(ctrl[2]?s6:s1)}})^({1{(1'b0)>>(u0)}})})}}}}});
  assign y7 = +(($signed(+(s7)))+(5'sb11010));
endmodule
