<def f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='393' ll='396' type='bool llvm::LiveRange::liveAt(llvm::SlotIndex index) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='247' u='c' c='_ZNK4llvm13LiveIntervals13isLiveInToMBBERKNS_9LiveRangeEPKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='252' u='c' c='_ZNK4llvm13LiveIntervals14isLiveOutOfMBBERKNS_9LiveRangeEPKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1176' u='c' c='_ZN4llvm17MachineBasicBlock17SplitCriticalEdgeEPS0_RNS_4PassEPSt6vectorINS_15SparseBitVectorILj128EEESaIS6_EE'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1179' u='c' c='_ZN4llvm17MachineBasicBlock17SplitCriticalEdgeEPS0_RNS_4PassEPSt6vectorINS_15SparseBitVectorILj128EEESaIS6_EE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1976' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1980' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/PHIElimination.cpp' l='728' u='c' c='_ZN12_GLOBAL__N_114PHIElimination17isLiveOutPastPHIsEN4llvm8RegisterEPKNS1_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1445' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1605' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1608' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1666' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1672' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1701' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12addUndefFlagERKN4llvm12LiveIntervalENS1_9SlotIndexERNS1_14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1757' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEN4llvm8RegisterES2_j'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1851' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer26setUndefOnPrunedSubRegUsesERN4llvm12LiveIntervalENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='457' u='c' c='_ZL14getLiveLanesAtRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbNS_8RegisterENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1251' u='c' c='_ZNK4llvm18RegPressureTracker14getLiveLanesAtENS_8RegisterENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='293' u='c' c='_ZL14subRangeLiveAtRKN4llvm12LiveIntervalENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='663' u='c' c='_ZN4llvm11SplitEditor13defFromParentEjPNS_6VNInfoENS_9SlotIndexERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1264' u='c' c='_ZN4llvm11SplitEditor14extendPHIRangeERNS_17MachineBasicBlockERNS_16LiveIntervalCalcERNS_9LiveRangeENS_11LaneBitmaskENS_8ArrayRefINS_9SlotIndexEEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1362' u='c' c='_ZN4llvm11SplitEditor15rewriteAssignedEb'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='369' u='c' c='_ZNK12_GLOBAL__N_115VirtRegRewriter16readsUndefSubregERKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='488' u='c' c='_ZNK12_GLOBAL__N_115VirtRegRewriter17subRegLiveThroughERKN4llvm12MachineInstrENS1_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='488' u='c' c='_ZNK12_GLOBAL__N_115VirtRegRewriter17subRegLiveThroughERKN4llvm12MachineInstrENS1_10MCRegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='247' u='c' c='_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='252' u='c' c='_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='365' u='c' c='_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='371' u='c' c='_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='489' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEN4llvm8RegisterENS1_11LaneBitmaskERNS1_9LiveRangeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXFMAMutate.cpp' l='213' u='c' c='_ZN12_GLOBAL__N_115PPCVSXFMAMutate12processBlockERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='1012' u='c' c='_ZNK4llvm16SystemZInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi15416259'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMemIntrinsicResults.cpp' l='140' u='c' c='_ZL20replaceDominatedUsesRN4llvm17MachineBasicBlockERNS_12MachineInstrEjjRKNS_19MachineRegisterInfoERNS_20MachineDominatorTreeERNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='589' u='c' c='_ZL21rematerializeCheapDefjRN4llvm14MachineOperandERNS_12MachineInstrERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_L1034723'/>
