GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:2962.0:1607.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:2962000000.000000:1607000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000033760972316:0.00000000062227753578:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
68d67566bc7e58def1a76b61a58ee0dc  /benchrun/accelsim-ptx/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/transpose
Extracting PTX file and ptxas options    1: transpose.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchrun/accelsim-ptx/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/transpose
self exe links to: /benchrun/accelsim-ptx/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/transpose
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchrun/accelsim-ptx/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/transpose
Running md5sum using "md5sum /benchrun/accelsim-ptx/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/transpose "
self exe links to: /benchrun/accelsim-ptx/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx128-dimy128/transpose
Extracting specific PTX file named transpose.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z22transposeCoarseGrainedPfS_ii : hostFun 0x0x555f094038b2, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing transpose.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z4copyPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ13copySharedMemPfS_iiE4tile" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13copySharedMemPfS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14transposeNaivePfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18transposeCoalescedPfS_iiE4tile" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18transposeCoalescedPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ24transposeNoBankConflictsPfS_iiE4tile" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24transposeNoBankConflictsPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ17transposeDiagonalPfS_iiE4tile" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17transposeDiagonalPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ20transposeFineGrainedPfS_iiE5block" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20transposeFineGrainedPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22transposeCoarseGrainedPfS_iiE5block" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22transposeCoarseGrainedPfS_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file transpose.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from transpose.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z22transposeCoarseGrainedPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z20transposeFineGrainedPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z17transposeDiagonalPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z24transposeNoBankConflictsPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z18transposeCoalescedPfS_ii' : regs=10, lmem=0, smem=1024, cmem=344
GPGPU-Sim PTX: Kernel '_Z14transposeNaivePfS_ii' : regs=6, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z13copySharedMemPfS_ii' : regs=9, lmem=0, smem=1024, cmem=344
GPGPU-Sim PTX: Kernel '_Z4copyPfS_ii' : regs=6, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: __cudaRegisterFunction _Z20transposeFineGrainedPfS_ii : hostFun 0x0x555f09403718, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17transposeDiagonalPfS_ii : hostFun 0x0x555f0940357e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z24transposeNoBankConflictsPfS_ii : hostFun 0x0x555f094033e4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18transposeCoalescedPfS_ii : hostFun 0x0x555f0940324a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14transposeNaivePfS_ii : hostFun 0x0x555f094030b0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13copySharedMemPfS_ii : hostFun 0x0x555f09402f16, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z4copyPfS_ii : hostFun 0x0x555f09402d7c, fat_cubin_handle = 1
Transpose Starting...

MapSMtoCores for SM 7.0 is undefined.  Default to use 192 Cores/SM
GPU Device 0: "GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 " with compute capability 7.0

MapSMtoCores for SM 7.0 is undefined.  Default to use 192 Cores/SM
> Device 0: "GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 "
> SM Capability 7.0 detected:
MapSMtoCores for SM 7.0 is undefined.  Default to use 192 Cores/SM
MapSMtoCores for SM 7.0 is undefined.  Default to use 192 Cores/SM
> [GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 ] has 20 MP(s) x 192 (Cores/MP) = 3840 (Cores)
> Compute performance scaling factor = 1.00
> MatrixSize X = 128
> MatrixSize Y = 128

Matrix size: 128x128 (8x8 tiles), tile size: 16x16, block size: 16x16

GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f09402d7c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z4copyPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4copyPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4copyPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z4copyPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4copyPfS_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 2137
gpu_sim_insn = 327680
gpu_ipc =     153.3365
gpu_tot_sim_cycle = 2137
gpu_tot_sim_insn = 327680
gpu_tot_ipc =     153.3365
gpu_tot_issued_cta = 64
gpu_occupancy = 33.9064% 
gpu_tot_occupancy = 33.9064% 
max_total_param_size = 0
gpu_stall_dramfull = 2279
gpu_stall_icnt2sh    = 4757
partiton_level_parallism =       0.9864
partiton_level_parallism_total  =       0.9864
partiton_level_parallism_util =       5.2438
partiton_level_parallism_util_total  =       5.2438
L2_BW  =      93.4977 GB/Sec
L2_BW_total  =      93.4977 GB/Sec
gpu_total_sim_rate=163840

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5120
	L1I_total_cache_misses = 1024
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1536
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.8333
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2869
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2869
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4096
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1024
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 984
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5120

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2869
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 327680
gpgpu_n_tot_w_icount = 10240
gpgpu_n_stall_shd_mem = 7559
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 1024
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2869
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2869
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1024
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3942	W0_Idle:54712	W0_Scoreboard:15210	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10240
single_issue_nums: WS0:3584	WS1:3584	
dual_issue_nums: WS0:768	WS1:768	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 73728 {72:1024,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73728 {72:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8192 {8:1024,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 883 
max_icnt2mem_latency = 186 
maxmrqlatency = 524 
max_icnt2sh_latency = 48 
averagemflatency = 349 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 194 
avg_icnt2sh_latency = 12 
mrq_lat_table:78 	8 	28 	43 	77 	128 	236 	403 	526 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	903 	522 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	327 	688 	807 	61 	143 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1053 	334 	655 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       262       788         0         0      1242      1267      1239      1266         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      1395      1260      1280      1259         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1229      1256      1226      1255         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1397      1232      1283      1231         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1224      1256      1340      1366         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1236      1248      1394      1245         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1228      1234      1345      1345         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      1241      1234      1392      1232         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1530/35 = 43.714287
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2060
min_bank_accesses = 0!
chip skew: 268/256 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        62        64        62         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
total dram writes = 2030
min_bank_accesses = 0!
chip skew: 256/252 = 1.02
average mf latency per bank:
dram[0]:       1334      1557    none      none         130       154       145       149    none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         160       164       144       130    none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         128       153       144       147    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         161       156       144       121    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         149       150       143       155    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         140       142       146       136    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none         144       144       149       149    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         146       136       149       139    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        261       268       270       279       784       804       824       820         0         0         0         0         0         0         0         0
dram[1]:        274       259       307       273       883       841       849       785         0         0         0         0         0         0         0         0
dram[2]:        228       263       260       269       782       802       813       814         0         0         0         0         0         0         0         0
dram[3]:        277       232       313       242       877       803       839       737         0         0         0         0         0         0         0         0
dram[4]:        231       257       251       273       830       824       819       834         0         0         0         0         0         0         0         0
dram[5]:        218       239       271       282       788       800       822       790         0         0         0         0         0         0         0         0
dram[6]:        237       236       266       268       869       795       827       817         0         0         0         0         0         0         0         0
dram[7]:        232       227       274       276       809       764       831       800         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3656 n_nop=3126 n_act=7 n_pre=1 n_ref_event=0 n_req=194 n_rd=12 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.2856
n_activity=1532 dram_eff=0.6815
bk0: 8a 3608i bk1: 4a 3637i bk2: 0a 3657i bk3: 0a 3659i bk4: 64a 2560i bk5: 64a 2505i bk6: 64a 2468i bk7: 64a 2436i bk8: 0a 3653i bk9: 0a 3654i bk10: 0a 3655i bk11: 0a 3656i bk12: 0a 3656i bk13: 0a 3656i bk14: 0a 3656i bk15: 0a 3656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963918
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.393646
Bank_Level_Parallism_Col = 3.415503
Bank_Level_Parallism_Ready = 2.323755
write_to_read_ratio_blp_rw_average = 0.506169
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.285558 
total_CMD = 3656 
util_bw = 1044 
Wasted_Col = 397 
Wasted_Row = 12 
Idle = 2203 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 18 
WTRc_limit = 579 
RTWc_limit = 644 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 644 

Commands details: 
total_CMD = 3656 
n_nop = 3126 
Read = 12 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 194 
total_req = 522 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 522 
Row_Bus_Util =  0.002188 
CoL_Bus_Util = 0.142779 
Either_Row_CoL_Bus_Util = 0.144967 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 17.085613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.0856
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3656 n_nop=3140 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2801
n_activity=1422 dram_eff=0.7201
bk0: 0a 3656i bk1: 0a 3657i bk2: 0a 3657i bk3: 0a 3658i bk4: 64a 2467i bk5: 64a 2519i bk6: 64a 2511i bk7: 64a 2466i bk8: 0a 3653i bk9: 0a 3655i bk10: 0a 3655i bk11: 0a 3655i bk12: 0a 3655i bk13: 0a 3655i bk14: 0a 3655i bk15: 0a 3656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.466810
Bank_Level_Parallism_Col = 3.464286
Bank_Level_Parallism_Ready = 2.281250
write_to_read_ratio_blp_rw_average = 0.505417
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.280088 
total_CMD = 3656 
util_bw = 1024 
Wasted_Col = 379 
Wasted_Row = 0 
Idle = 2253 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 19 
WTRc_limit = 578 
RTWc_limit = 638 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 638 

Commands details: 
total_CMD = 3656 
n_nop = 3140 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.001094 
CoL_Bus_Util = 0.140044 
Either_Row_CoL_Bus_Util = 0.141138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 17.746992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.747
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3656 n_nop=3142 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.279
n_activity=1400 dram_eff=0.7286
bk0: 0a 3656i bk1: 0a 3657i bk2: 0a 3659i bk3: 0a 3659i bk4: 64a 2560i bk5: 64a 2511i bk6: 64a 2460i bk7: 64a 2440i bk8: 0a 3653i bk9: 0a 3653i bk10: 0a 3655i bk11: 0a 3655i bk12: 0a 3655i bk13: 0a 3656i bk14: 0a 3656i bk15: 0a 3656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.511965
Bank_Level_Parallism_Col = 3.507982
Bank_Level_Parallism_Ready = 2.362745
write_to_read_ratio_blp_rw_average = 0.527818
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.278993 
total_CMD = 3656 
util_bw = 1020 
Wasted_Col = 361 
Wasted_Row = 0 
Idle = 2275 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 14 
WTRc_limit = 579 
RTWc_limit = 639 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 639 

Commands details: 
total_CMD = 3656 
n_nop = 3142 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.001094 
CoL_Bus_Util = 0.139497 
Either_Row_CoL_Bus_Util = 0.140591 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 16.987692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.9877
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3656 n_nop=3140 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2801
n_activity=1457 dram_eff=0.7028
bk0: 0a 3656i bk1: 0a 3657i bk2: 0a 3657i bk3: 0a 3659i bk4: 64a 2496i bk5: 64a 2547i bk6: 64a 2490i bk7: 64a 2497i bk8: 0a 3653i bk9: 0a 3654i bk10: 0a 3655i bk11: 0a 3655i bk12: 0a 3655i bk13: 0a 3655i bk14: 0a 3655i bk15: 0a 3656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.359046
Bank_Level_Parallism_Col = 3.358848
Bank_Level_Parallism_Ready = 2.265625
write_to_read_ratio_blp_rw_average = 0.514513
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.280088 
total_CMD = 3656 
util_bw = 1024 
Wasted_Col = 405 
Wasted_Row = 0 
Idle = 2227 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 3656 
n_nop = 3140 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.001094 
CoL_Bus_Util = 0.140044 
Either_Row_CoL_Bus_Util = 0.141138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 17.308807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.3088
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3656 n_nop=3142 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.279
n_activity=1432 dram_eff=0.7123
bk0: 0a 3656i bk1: 0a 3658i bk2: 0a 3658i bk3: 0a 3658i bk4: 64a 2506i bk5: 64a 2499i bk6: 64a 2464i bk7: 64a 2441i bk8: 0a 3653i bk9: 0a 3654i bk10: 0a 3654i bk11: 0a 3654i bk12: 0a 3655i bk13: 0a 3656i bk14: 0a 3656i bk15: 0a 3656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.505723
Bank_Level_Parallism_Col = 3.507880
Bank_Level_Parallism_Ready = 2.378431
write_to_read_ratio_blp_rw_average = 0.525669
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.278993 
total_CMD = 3656 
util_bw = 1020 
Wasted_Col = 381 
Wasted_Row = 0 
Idle = 2255 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 583 
RTWc_limit = 627 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 583 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 3656 
n_nop = 3142 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.001094 
CoL_Bus_Util = 0.139497 
Either_Row_CoL_Bus_Util = 0.140591 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 17.825766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.8258
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3656 n_nop=3144 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.2779
n_activity=1431 dram_eff=0.71
bk0: 0a 3656i bk1: 0a 3657i bk2: 0a 3657i bk3: 0a 3658i bk4: 64a 2531i bk5: 64a 2501i bk6: 64a 2481i bk7: 64a 2491i bk8: 0a 3653i bk9: 0a 3656i bk10: 0a 3656i bk11: 0a 3656i bk12: 0a 3656i bk13: 0a 3656i bk14: 0a 3656i bk15: 0a 3656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.407801
Bank_Level_Parallism_Col = 3.405962
Bank_Level_Parallism_Ready = 2.301181
write_to_read_ratio_blp_rw_average = 0.521469
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.277899 
total_CMD = 3656 
util_bw = 1016 
Wasted_Col = 396 
Wasted_Row = 0 
Idle = 2244 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 576 
RTWc_limit = 635 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 635 

Commands details: 
total_CMD = 3656 
n_nop = 3144 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.001094 
CoL_Bus_Util = 0.138950 
Either_Row_CoL_Bus_Util = 0.140044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 17.320843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.3208
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3656 n_nop=3144 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.2779
n_activity=1383 dram_eff=0.7346
bk0: 0a 3656i bk1: 0a 3658i bk2: 0a 3658i bk3: 0a 3658i bk4: 64a 2526i bk5: 64a 2505i bk6: 64a 2466i bk7: 64a 2437i bk8: 0a 3653i bk9: 0a 3654i bk10: 0a 3655i bk11: 0a 3655i bk12: 0a 3655i bk13: 0a 3656i bk14: 0a 3656i bk15: 0a 3656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.580029
Bank_Level_Parallism_Col = 3.577941
Bank_Level_Parallism_Ready = 2.311024
write_to_read_ratio_blp_rw_average = 0.519485
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.277899 
total_CMD = 3656 
util_bw = 1016 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 2292 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 16 
WTRc_limit = 589 
RTWc_limit = 620 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 589 
RTWc_limit_alone = 620 

Commands details: 
total_CMD = 3656 
n_nop = 3144 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.001094 
CoL_Bus_Util = 0.138950 
Either_Row_CoL_Bus_Util = 0.140044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 17.450766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4508
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3656 n_nop=3144 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.2779
n_activity=1429 dram_eff=0.711
bk0: 0a 3656i bk1: 0a 3657i bk2: 0a 3658i bk3: 0a 3659i bk4: 64a 2513i bk5: 64a 2532i bk6: 64a 2475i bk7: 64a 2494i bk8: 0a 3654i bk9: 0a 3655i bk10: 0a 3655i bk11: 0a 3655i bk12: 0a 3655i bk13: 0a 3655i bk14: 0a 3655i bk15: 0a 3656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.410511
Bank_Level_Parallism_Col = 3.407960
Bank_Level_Parallism_Ready = 2.265226
write_to_read_ratio_blp_rw_average = 0.508055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.277899 
total_CMD = 3656 
util_bw = 1016 
Wasted_Col = 394 
Wasted_Row = 0 
Idle = 2246 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 18 
WTRc_limit = 605 
RTWc_limit = 625 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 605 
RTWc_limit_alone = 625 

Commands details: 
total_CMD = 3656 
n_nop = 3144 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.001094 
CoL_Bus_Util = 0.138950 
Either_Row_CoL_Bus_Util = 0.140044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 17.388128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.3881

========= L2 cache stats =========
L2_cache_bank[0]: Access = 168, Miss = 34, Miss_rate = 0.202, Pending_hits = 70, Reservation_fails = 9
L2_cache_bank[1]: Access = 148, Miss = 33, Miss_rate = 0.223, Pending_hits = 50, Reservation_fails = 16
L2_cache_bank[2]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 6
L2_cache_bank[3]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 16
L2_cache_bank[4]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 6
L2_cache_bank[5]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 31, Reservation_fails = 13
L2_cache_bank[6]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 11
L2_cache_bank[7]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 8
L2_cache_bank[8]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 5
L2_cache_bank[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 31, Reservation_fails = 6
L2_cache_bank[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[11]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 30, Reservation_fails = 4
L2_cache_bank[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 9
L2_cache_bank[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 30, Reservation_fails = 5
L2_cache_bank[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 32, Reservation_fails = 7
L2_cache_bank[15]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 30, Reservation_fails = 4
L2_total_cache_accesses = 2108
L2_total_cache_misses = 515
L2_total_cache_miss_rate = 0.2443
L2_total_cache_pending_hits = 560
L2_total_cache_reservation_fails = 129
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 38
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 129
L2_cache_data_port_util = 0.060
L2_cache_fill_port_util = 0.060

icnt_total_pkts_mem_to_simt=4356
icnt_total_pkts_simt_to_mem=4156
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.8956
	minimum = 6
	maximum = 312
Network latency average = 20.5757
	minimum = 6
	maximum = 305
Slowest packet = 1504
Flit latency average = 21.7151
	minimum = 6
	maximum = 303
Slowest flit = 2413
Fragmentation average = 0.694023
	minimum = 0
	maximum = 238
Injected packet rate average = 0.0214119
	minimum = 0 (at node 36)
	maximum = 0.0426612 (at node 20)
Accepted packet rate average = 0.0214119
	minimum = 0 (at node 36)
	maximum = 0.0426612 (at node 20)
Injected flit rate average = 0.0432301
	minimum = 0 (at node 36)
	maximum = 0.105637 (at node 20)
Accepted flit rate average= 0.0432301
	minimum = 0 (at node 36)
	maximum = 0.0751651 (at node 20)
Injected packet length average = 2.01898
Accepted packet length average = 2.01898
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.8956 (1 samples)
	minimum = 6 (1 samples)
	maximum = 312 (1 samples)
Network latency average = 20.5757 (1 samples)
	minimum = 6 (1 samples)
	maximum = 305 (1 samples)
Flit latency average = 21.7151 (1 samples)
	minimum = 6 (1 samples)
	maximum = 303 (1 samples)
Fragmentation average = 0.694023 (1 samples)
	minimum = 0 (1 samples)
	maximum = 238 (1 samples)
Injected packet rate average = 0.0214119 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0426612 (1 samples)
Accepted packet rate average = 0.0214119 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0426612 (1 samples)
Injected flit rate average = 0.0432301 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.105637 (1 samples)
Accepted flit rate average = 0.0432301 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0751651 (1 samples)
Injected packet size average = 2.01898 (1 samples)
Accepted packet size average = 2.01898 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 163840 (inst/sec)
gpgpu_simulation_rate = 1068 (cycle/sec)
gpgpu_silicon_slowdown = 1504681x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f09402d7c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4copyPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z4copyPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z4copyPfS_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 705
gpu_sim_insn = 327680
gpu_ipc =     464.7943
gpu_tot_sim_cycle = 2842
gpu_tot_sim_insn = 655360
gpu_tot_ipc =     230.5982
gpu_tot_issued_cta = 128
gpu_occupancy = 34.2586% 
gpu_tot_occupancy = 33.9884% 
max_total_param_size = 0
gpu_stall_dramfull = 3067
gpu_stall_icnt2sh    = 7868
partiton_level_parallism =       2.9050
partiton_level_parallism_total  =       1.4624
partiton_level_parallism_util =       5.2920
partiton_level_parallism_util_total  =       5.2674
L2_BW  =     275.3442 GB/Sec
L2_BW_total  =     138.6074 GB/Sec
gpu_total_sim_rate=218453

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10240
	L1I_total_cache_misses = 1024
	L1I_total_cache_miss_rate = 0.1000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3072
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.4167
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2869
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2869
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9216
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1024
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 984
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3072
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10240

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2869
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 655360
gpgpu_n_tot_w_icount = 20480
gpgpu_n_stall_shd_mem = 9504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 2048
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 32768
gpgpu_n_store_insn = 32768
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2869
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2869
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2048
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4929	W0_Idle:61535	W0_Scoreboard:23774	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20480
single_issue_nums: WS0:7168	WS1:7168	
dual_issue_nums: WS0:1536	WS1:1536	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 147456 {72:2048,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 147456 {72:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16384 {8:2048,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 883 
max_icnt2mem_latency = 186 
maxmrqlatency = 524 
max_icnt2sh_latency = 48 
averagemflatency = 299 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 194 
avg_icnt2sh_latency = 13 
mrq_lat_table:78 	8 	28 	43 	77 	128 	236 	403 	526 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2951 	522 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1176 	1404 	1196 	154 	144 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1903 	999 	1155 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       262       788         0         0      1242      1267      1239      1266         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      1395      1260      1280      1259         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1229      1256      1226      1255         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1397      1232      1283      1231         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1224      1256      1340      1366         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1236      1248      1394      1245         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1228      1234      1345      1345         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      1241      1234      1392      1232         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1530/35 = 43.714287
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2060
min_bank_accesses = 0!
chip skew: 268/256 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        62        64        62         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
total dram writes = 2030
min_bank_accesses = 0!
chip skew: 256/252 = 1.02
average mf latency per bank:
dram[0]:       1961      2898    none      none         170       196       183       187    none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         198       202       179       167    none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         169       192       182       185    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         197       193       180       157    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         186       188       178       190    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         177       180       181       172    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none         182       183       184       185    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         183       175       184       177    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        261       268       270       279       784       804       824       820         0         0         0         0         0         0         0         0
dram[1]:        274       259       307       273       883       841       849       785         0         0         0         0         0         0         0         0
dram[2]:        228       263       260       269       782       802       813       814         0         0         0         0         0         0         0         0
dram[3]:        277       232       313       242       877       803       839       737         0         0         0         0         0         0         0         0
dram[4]:        231       257       251       273       830       824       819       834         0         0         0         0         0         0         0         0
dram[5]:        218       239       271       282       788       800       822       790         0         0         0         0         0         0         0         0
dram[6]:        237       236       266       268       869       795       827       817         0         0         0         0         0         0         0         0
dram[7]:        232       227       274       276       809       764       831       800         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4861 n_nop=4331 n_act=7 n_pre=1 n_ref_event=0 n_req=194 n_rd=12 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.2148
n_activity=1532 dram_eff=0.6815
bk0: 8a 4813i bk1: 4a 4842i bk2: 0a 4862i bk3: 0a 4864i bk4: 64a 3765i bk5: 64a 3710i bk6: 64a 3673i bk7: 64a 3641i bk8: 0a 4858i bk9: 0a 4859i bk10: 0a 4860i bk11: 0a 4861i bk12: 0a 4861i bk13: 0a 4861i bk14: 0a 4861i bk15: 0a 4861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963918
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.393646
Bank_Level_Parallism_Col = 3.415503
Bank_Level_Parallism_Ready = 2.323755
write_to_read_ratio_blp_rw_average = 0.506169
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.214771 
total_CMD = 4861 
util_bw = 1044 
Wasted_Col = 397 
Wasted_Row = 12 
Idle = 3408 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 18 
WTRc_limit = 579 
RTWc_limit = 644 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 644 

Commands details: 
total_CMD = 4861 
n_nop = 4331 
Read = 12 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 194 
total_req = 522 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 522 
Row_Bus_Util =  0.001646 
CoL_Bus_Util = 0.107385 
Either_Row_CoL_Bus_Util = 0.109031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 12.850237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8502
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4861 n_nop=4345 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2107
n_activity=1422 dram_eff=0.7201
bk0: 0a 4861i bk1: 0a 4862i bk2: 0a 4862i bk3: 0a 4863i bk4: 64a 3672i bk5: 64a 3724i bk6: 64a 3716i bk7: 64a 3671i bk8: 0a 4858i bk9: 0a 4860i bk10: 0a 4860i bk11: 0a 4860i bk12: 0a 4860i bk13: 0a 4860i bk14: 0a 4860i bk15: 0a 4861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.466810
Bank_Level_Parallism_Col = 3.464286
Bank_Level_Parallism_Ready = 2.281250
write_to_read_ratio_blp_rw_average = 0.505417
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.210656 
total_CMD = 4861 
util_bw = 1024 
Wasted_Col = 379 
Wasted_Row = 0 
Idle = 3458 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 19 
WTRc_limit = 578 
RTWc_limit = 638 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 638 

Commands details: 
total_CMD = 4861 
n_nop = 4345 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000823 
CoL_Bus_Util = 0.105328 
Either_Row_CoL_Bus_Util = 0.106151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 13.347665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3477
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4861 n_nop=4347 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.2098
n_activity=1400 dram_eff=0.7286
bk0: 0a 4861i bk1: 0a 4862i bk2: 0a 4864i bk3: 0a 4864i bk4: 64a 3765i bk5: 64a 3716i bk6: 64a 3665i bk7: 64a 3645i bk8: 0a 4858i bk9: 0a 4858i bk10: 0a 4860i bk11: 0a 4860i bk12: 0a 4860i bk13: 0a 4861i bk14: 0a 4861i bk15: 0a 4861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.511965
Bank_Level_Parallism_Col = 3.507982
Bank_Level_Parallism_Ready = 2.362745
write_to_read_ratio_blp_rw_average = 0.527818
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.209833 
total_CMD = 4861 
util_bw = 1020 
Wasted_Col = 361 
Wasted_Row = 0 
Idle = 3480 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 14 
WTRc_limit = 579 
RTWc_limit = 639 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 639 

Commands details: 
total_CMD = 4861 
n_nop = 4347 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.000823 
CoL_Bus_Util = 0.104917 
Either_Row_CoL_Bus_Util = 0.105740 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 12.776589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.7766
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4861 n_nop=4345 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.2107
n_activity=1457 dram_eff=0.7028
bk0: 0a 4861i bk1: 0a 4862i bk2: 0a 4862i bk3: 0a 4864i bk4: 64a 3701i bk5: 64a 3752i bk6: 64a 3695i bk7: 64a 3702i bk8: 0a 4858i bk9: 0a 4859i bk10: 0a 4860i bk11: 0a 4860i bk12: 0a 4860i bk13: 0a 4860i bk14: 0a 4860i bk15: 0a 4861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.359046
Bank_Level_Parallism_Col = 3.358848
Bank_Level_Parallism_Ready = 2.265625
write_to_read_ratio_blp_rw_average = 0.514513
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.210656 
total_CMD = 4861 
util_bw = 1024 
Wasted_Col = 405 
Wasted_Row = 0 
Idle = 3432 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 4861 
n_nop = 4345 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000823 
CoL_Bus_Util = 0.105328 
Either_Row_CoL_Bus_Util = 0.106151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 13.018104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.0181
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4861 n_nop=4347 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.2098
n_activity=1432 dram_eff=0.7123
bk0: 0a 4861i bk1: 0a 4863i bk2: 0a 4863i bk3: 0a 4863i bk4: 64a 3711i bk5: 64a 3704i bk6: 64a 3669i bk7: 64a 3646i bk8: 0a 4858i bk9: 0a 4859i bk10: 0a 4859i bk11: 0a 4859i bk12: 0a 4860i bk13: 0a 4861i bk14: 0a 4861i bk15: 0a 4861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.505723
Bank_Level_Parallism_Col = 3.507880
Bank_Level_Parallism_Ready = 2.378431
write_to_read_ratio_blp_rw_average = 0.525669
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.209833 
total_CMD = 4861 
util_bw = 1020 
Wasted_Col = 381 
Wasted_Row = 0 
Idle = 3460 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 583 
RTWc_limit = 627 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 583 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 4861 
n_nop = 4347 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.000823 
CoL_Bus_Util = 0.104917 
Either_Row_CoL_Bus_Util = 0.105740 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 13.406912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.4069
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4861 n_nop=4349 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.209
n_activity=1431 dram_eff=0.71
bk0: 0a 4861i bk1: 0a 4862i bk2: 0a 4862i bk3: 0a 4863i bk4: 64a 3736i bk5: 64a 3706i bk6: 64a 3686i bk7: 64a 3696i bk8: 0a 4858i bk9: 0a 4861i bk10: 0a 4861i bk11: 0a 4861i bk12: 0a 4861i bk13: 0a 4861i bk14: 0a 4861i bk15: 0a 4861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.407801
Bank_Level_Parallism_Col = 3.405962
Bank_Level_Parallism_Ready = 2.301181
write_to_read_ratio_blp_rw_average = 0.521469
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.209010 
total_CMD = 4861 
util_bw = 1016 
Wasted_Col = 396 
Wasted_Row = 0 
Idle = 3449 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 576 
RTWc_limit = 635 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 635 

Commands details: 
total_CMD = 4861 
n_nop = 4349 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000823 
CoL_Bus_Util = 0.104505 
Either_Row_CoL_Bus_Util = 0.105328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 13.027155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.0272
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4861 n_nop=4349 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.209
n_activity=1383 dram_eff=0.7346
bk0: 0a 4861i bk1: 0a 4863i bk2: 0a 4863i bk3: 0a 4863i bk4: 64a 3731i bk5: 64a 3710i bk6: 64a 3671i bk7: 64a 3642i bk8: 0a 4858i bk9: 0a 4859i bk10: 0a 4860i bk11: 0a 4860i bk12: 0a 4860i bk13: 0a 4861i bk14: 0a 4861i bk15: 0a 4861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.580029
Bank_Level_Parallism_Col = 3.577941
Bank_Level_Parallism_Ready = 2.311024
write_to_read_ratio_blp_rw_average = 0.519485
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.209010 
total_CMD = 4861 
util_bw = 1016 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 3497 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 16 
WTRc_limit = 589 
RTWc_limit = 620 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 589 
RTWc_limit_alone = 620 

Commands details: 
total_CMD = 4861 
n_nop = 4349 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000823 
CoL_Bus_Util = 0.104505 
Either_Row_CoL_Bus_Util = 0.105328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 13.124871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1249
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4861 n_nop=4349 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.209
n_activity=1429 dram_eff=0.711
bk0: 0a 4861i bk1: 0a 4862i bk2: 0a 4863i bk3: 0a 4864i bk4: 64a 3718i bk5: 64a 3737i bk6: 64a 3680i bk7: 64a 3699i bk8: 0a 4859i bk9: 0a 4860i bk10: 0a 4860i bk11: 0a 4860i bk12: 0a 4860i bk13: 0a 4860i bk14: 0a 4860i bk15: 0a 4861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.410511
Bank_Level_Parallism_Col = 3.407960
Bank_Level_Parallism_Ready = 2.265226
write_to_read_ratio_blp_rw_average = 0.508055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.209010 
total_CMD = 4861 
util_bw = 1016 
Wasted_Col = 394 
Wasted_Row = 0 
Idle = 3451 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 18 
WTRc_limit = 605 
RTWc_limit = 625 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 605 
RTWc_limit_alone = 625 

Commands details: 
total_CMD = 4861 
n_nop = 4349 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000823 
CoL_Bus_Util = 0.104505 
Either_Row_CoL_Bus_Util = 0.105328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 13.077762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.0778

========= L2 cache stats =========
L2_cache_bank[0]: Access = 296, Miss = 34, Miss_rate = 0.115, Pending_hits = 70, Reservation_fails = 9
L2_cache_bank[1]: Access = 276, Miss = 33, Miss_rate = 0.120, Pending_hits = 50, Reservation_fails = 16
L2_cache_bank[2]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 32, Reservation_fails = 6
L2_cache_bank[3]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 32, Reservation_fails = 16
L2_cache_bank[4]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 32, Reservation_fails = 6
L2_cache_bank[5]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 31, Reservation_fails = 13
L2_cache_bank[6]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 32, Reservation_fails = 11
L2_cache_bank[7]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 32, Reservation_fails = 8
L2_cache_bank[8]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 32, Reservation_fails = 5
L2_cache_bank[9]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 31, Reservation_fails = 6
L2_cache_bank[10]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[11]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 30, Reservation_fails = 4
L2_cache_bank[12]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 32, Reservation_fails = 9
L2_cache_bank[13]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 30, Reservation_fails = 5
L2_cache_bank[14]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 32, Reservation_fails = 7
L2_cache_bank[15]: Access = 256, Miss = 32, Miss_rate = 0.125, Pending_hits = 30, Reservation_fails = 4
L2_total_cache_accesses = 4156
L2_total_cache_misses = 515
L2_total_cache_miss_rate = 0.1239
L2_total_cache_pending_hits = 560
L2_total_cache_reservation_fails = 129
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1033
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 38
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 129
L2_cache_data_port_util = 0.136
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=8452
icnt_total_pkts_simt_to_mem=8252
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.6309
	minimum = 6
	maximum = 103
Network latency average = 14.3625
	minimum = 6
	maximum = 82
Slowest packet = 7097
Flit latency average = 14.0865
	minimum = 6
	maximum = 80
Slowest flit = 14871
Fragmentation average = 0.0876465
	minimum = 0
	maximum = 59
Injected packet rate average = 0.0631125
	minimum = 0 (at node 36)
	maximum = 0.0986133 (at node 4)
Accepted packet rate average = 0.0631125
	minimum = 0 (at node 36)
	maximum = 0.0986133 (at node 4)
Injected flit rate average = 0.126225
	minimum = 0 (at node 36)
	maximum = 0.197227 (at node 4)
Accepted flit rate average= 0.126225
	minimum = 0 (at node 36)
	maximum = 0.197227 (at node 4)
Injected packet length average = 2
Accepted packet length average = 2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.7632 (2 samples)
	minimum = 6 (2 samples)
	maximum = 207.5 (2 samples)
Network latency average = 17.4691 (2 samples)
	minimum = 6 (2 samples)
	maximum = 193.5 (2 samples)
Flit latency average = 17.9008 (2 samples)
	minimum = 6 (2 samples)
	maximum = 191.5 (2 samples)
Fragmentation average = 0.390835 (2 samples)
	minimum = 0 (2 samples)
	maximum = 148.5 (2 samples)
Injected packet rate average = 0.0422622 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0706373 (2 samples)
Accepted packet rate average = 0.0422622 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0706373 (2 samples)
Injected flit rate average = 0.0847275 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.151432 (2 samples)
Accepted flit rate average = 0.0847275 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.136196 (2 samples)
Injected packet size average = 2.00481 (2 samples)
Accepted packet size average = 2.00481 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 218453 (inst/sec)
gpgpu_simulation_rate = 947 (cycle/sec)
gpgpu_silicon_slowdown = 1696937x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose simple copy       , Throughput = 0.0001 GB/s, Time = 1000.00000 ms, Size = 16384 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f09402f16 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13copySharedMemPfS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x160 (transpose.1.sm_30.ptx:94) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (transpose.1.sm_30.ptx:100) cvta.to.global.u64 %rd2, %rd4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a8 (transpose.1.sm_30.ptx:106) @%p6 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (transpose.1.sm_30.ptx:112) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13copySharedMemPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13copySharedMemPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z13copySharedMemPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z13copySharedMemPfS_ii'
Destroy streams for kernel 3: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 1373
gpu_sim_insn = 573440
gpu_ipc =     417.6548
gpu_tot_sim_cycle = 4215
gpu_tot_sim_insn = 1228800
gpu_tot_ipc =     291.5302
gpu_tot_issued_cta = 192
gpu_occupancy = 37.8523% 
gpu_tot_occupancy = 35.2387% 
max_total_param_size = 0
gpu_stall_dramfull = 4532
gpu_stall_icnt2sh    = 13604
partiton_level_parallism =       1.5208
partiton_level_parallism_total  =       1.4814
partiton_level_parallism_util =       5.4517
partiton_level_parallism_util_total  =       5.3276
L2_BW  =     144.1435 GB/Sec
L2_BW_total  =     140.4107 GB/Sec
gpu_total_sim_rate=245760

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19968
	L1I_total_cache_misses = 2048
	L1I_total_cache_miss_rate = 0.1026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5120
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2869
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3840
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2869
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17920
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1968
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19968

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2869
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
85, 85, 85, 85, 85, 85, 85, 85, 85, 84, 85, 85, 85, 85, 85, 85, 85, 85, 85, 85, 85, 85, 85, 85, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1261568
gpgpu_n_tot_w_icount = 39424
gpgpu_n_stall_shd_mem = 12051
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3072
gpgpu_n_mem_write_global = 3072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 49152
gpgpu_n_store_insn = 49152
gpgpu_n_shmem_insn = 32768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 163840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2869
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2869
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3072
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7290	W0_Idle:81687	W0_Scoreboard:34786	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:39424
single_issue_nums: WS0:15630	WS1:15704	
dual_issue_nums: WS0:2041	WS1:2004	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24576 {8:3072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 221184 {72:3072,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 221184 {72:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24576 {8:3072,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmflatency = 883 
max_icnt2mem_latency = 186 
maxmrqlatency = 524 
max_icnt2sh_latency = 71 
averagemflatency = 255 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 194 
avg_icnt2sh_latency = 14 
mrq_lat_table:80 	8 	28 	43 	77 	128 	236 	403 	526 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4975 	546 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2010 	2224 	1608 	165 	155 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2951 	1257 	1757 	196 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       262       788         0         0      1242      1267      1239      1266         0         0         0         0         0         0         0         0 
dram[1]:       294       840         0         0      1395      1260      1280      1259         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1229      1256      1226      1255         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1397      1232      1283      1231         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1224      1256      1340      1366         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1236      1248      1394      1245         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1228      1234      1345      1345         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      1241      1234      1392      1232         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1532/37 = 41.405407
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2068
min_bank_accesses = 0!
chip skew: 268/256 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        62        64        62         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
total dram writes = 2030
min_bank_accesses = 0!
chip skew: 256/252 = 1.02
average mf latency per bank:
dram[0]:       2628      4304    none      none         206       231       219       223    none      none      none      none      none      none      none      none  
dram[1]:       4336      4211    none      none         233       237       215       202    none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         205       227       218       221    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         232       228       215       193    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         222       223       214       226    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         212       215       216       209    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none         218       219       220       222    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         218       210       219       213    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        261       268       270       279       784       804       824       820         0         0         0         0         0         0         0         0
dram[1]:        274       272       307       273       883       841       849       785         0         0         0         0         0         0         0         0
dram[2]:        228       263       260       269       782       802       813       814         0         0         0         0         0         0         0         0
dram[3]:        277       232       313       242       877       803       839       737         0         0         0         0         0         0         0         0
dram[4]:        242       265       269       278       830       824       819       834         0         0         0         0         0         0         0         0
dram[5]:        240       257       271       282       788       800       822       790         0         0         0         0         0         0         0         0
dram[6]:        237       236       266       272       869       795       827       817         0         0         0         0         0         0         0         0
dram[7]:        232       274       274       276       809       764       831       800         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7209 n_nop=6679 n_act=7 n_pre=1 n_ref_event=0 n_req=194 n_rd=12 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.1448
n_activity=1532 dram_eff=0.6815
bk0: 8a 7161i bk1: 4a 7190i bk2: 0a 7210i bk3: 0a 7212i bk4: 64a 6113i bk5: 64a 6058i bk6: 64a 6021i bk7: 64a 5989i bk8: 0a 7206i bk9: 0a 7207i bk10: 0a 7208i bk11: 0a 7209i bk12: 0a 7209i bk13: 0a 7209i bk14: 0a 7209i bk15: 0a 7209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963918
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.393646
Bank_Level_Parallism_Col = 3.415503
Bank_Level_Parallism_Ready = 2.323755
write_to_read_ratio_blp_rw_average = 0.506169
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.144819 
total_CMD = 7209 
util_bw = 1044 
Wasted_Col = 397 
Wasted_Row = 12 
Idle = 5756 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 18 
WTRc_limit = 579 
RTWc_limit = 644 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 644 

Commands details: 
total_CMD = 7209 
n_nop = 6679 
Read = 12 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 194 
total_req = 522 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 522 
Row_Bus_Util =  0.001110 
CoL_Bus_Util = 0.072409 
Either_Row_CoL_Bus_Util = 0.073519 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 8.664864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.66486
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7209 n_nop=6683 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1443
n_activity=1502 dram_eff=0.6924
bk0: 4a 7191i bk1: 4a 7191i bk2: 0a 7209i bk3: 0a 7210i bk4: 64a 6020i bk5: 64a 6072i bk6: 64a 6064i bk7: 64a 6019i bk8: 0a 7206i bk9: 0a 7208i bk10: 0a 7208i bk11: 0a 7208i bk12: 0a 7208i bk13: 0a 7208i bk14: 0a 7209i bk15: 0a 7210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.401668
Bank_Level_Parallism_Col = 3.402507
Bank_Level_Parallism_Ready = 2.261539
write_to_read_ratio_blp_rw_average = 0.492746
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.144264 
total_CMD = 7209 
util_bw = 1040 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 5766 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 19 
WTRc_limit = 578 
RTWc_limit = 638 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 638 

Commands details: 
total_CMD = 7209 
n_nop = 6683 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000832 
CoL_Bus_Util = 0.072132 
Either_Row_CoL_Bus_Util = 0.072964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 9.000278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.00028
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7209 n_nop=6695 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.1415
n_activity=1400 dram_eff=0.7286
bk0: 0a 7209i bk1: 0a 7210i bk2: 0a 7212i bk3: 0a 7212i bk4: 64a 6113i bk5: 64a 6064i bk6: 64a 6013i bk7: 64a 5993i bk8: 0a 7206i bk9: 0a 7206i bk10: 0a 7208i bk11: 0a 7208i bk12: 0a 7208i bk13: 0a 7209i bk14: 0a 7209i bk15: 0a 7209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.511965
Bank_Level_Parallism_Col = 3.507982
Bank_Level_Parallism_Ready = 2.362745
write_to_read_ratio_blp_rw_average = 0.527818
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.141490 
total_CMD = 7209 
util_bw = 1020 
Wasted_Col = 361 
Wasted_Row = 0 
Idle = 5828 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 14 
WTRc_limit = 579 
RTWc_limit = 639 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 639 

Commands details: 
total_CMD = 7209 
n_nop = 6695 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.000555 
CoL_Bus_Util = 0.070745 
Either_Row_CoL_Bus_Util = 0.071300 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 8.615203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.6152
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7209 n_nop=6693 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.142
n_activity=1457 dram_eff=0.7028
bk0: 0a 7209i bk1: 0a 7210i bk2: 0a 7210i bk3: 0a 7212i bk4: 64a 6049i bk5: 64a 6100i bk6: 64a 6043i bk7: 64a 6050i bk8: 0a 7206i bk9: 0a 7207i bk10: 0a 7208i bk11: 0a 7208i bk12: 0a 7208i bk13: 0a 7208i bk14: 0a 7208i bk15: 0a 7209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.359046
Bank_Level_Parallism_Col = 3.358848
Bank_Level_Parallism_Ready = 2.265625
write_to_read_ratio_blp_rw_average = 0.514513
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.142045 
total_CMD = 7209 
util_bw = 1024 
Wasted_Col = 405 
Wasted_Row = 0 
Idle = 5780 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 7209 
n_nop = 6693 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000555 
CoL_Bus_Util = 0.071022 
Either_Row_CoL_Bus_Util = 0.071577 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 8.778055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.77806
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7209 n_nop=6695 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.1415
n_activity=1432 dram_eff=0.7123
bk0: 0a 7209i bk1: 0a 7211i bk2: 0a 7211i bk3: 0a 7211i bk4: 64a 6059i bk5: 64a 6052i bk6: 64a 6017i bk7: 64a 5994i bk8: 0a 7206i bk9: 0a 7207i bk10: 0a 7207i bk11: 0a 7207i bk12: 0a 7208i bk13: 0a 7209i bk14: 0a 7209i bk15: 0a 7209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.505723
Bank_Level_Parallism_Col = 3.507880
Bank_Level_Parallism_Ready = 2.378431
write_to_read_ratio_blp_rw_average = 0.525669
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.141490 
total_CMD = 7209 
util_bw = 1020 
Wasted_Col = 381 
Wasted_Row = 0 
Idle = 5808 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 583 
RTWc_limit = 627 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 583 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 7209 
n_nop = 6695 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.000555 
CoL_Bus_Util = 0.070745 
Either_Row_CoL_Bus_Util = 0.071300 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 9.040228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.04023
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7209 n_nop=6697 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.1409
n_activity=1431 dram_eff=0.71
bk0: 0a 7209i bk1: 0a 7210i bk2: 0a 7210i bk3: 0a 7211i bk4: 64a 6084i bk5: 64a 6054i bk6: 64a 6034i bk7: 64a 6044i bk8: 0a 7206i bk9: 0a 7209i bk10: 0a 7209i bk11: 0a 7209i bk12: 0a 7209i bk13: 0a 7209i bk14: 0a 7209i bk15: 0a 7209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.407801
Bank_Level_Parallism_Col = 3.405962
Bank_Level_Parallism_Ready = 2.301181
write_to_read_ratio_blp_rw_average = 0.521469
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.140935 
total_CMD = 7209 
util_bw = 1016 
Wasted_Col = 396 
Wasted_Row = 0 
Idle = 5797 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 576 
RTWc_limit = 635 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 635 

Commands details: 
total_CMD = 7209 
n_nop = 6697 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000555 
CoL_Bus_Util = 0.070467 
Either_Row_CoL_Bus_Util = 0.071022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 8.784159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.78416
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7209 n_nop=6697 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.1409
n_activity=1383 dram_eff=0.7346
bk0: 0a 7209i bk1: 0a 7211i bk2: 0a 7211i bk3: 0a 7211i bk4: 64a 6079i bk5: 64a 6058i bk6: 64a 6019i bk7: 64a 5990i bk8: 0a 7206i bk9: 0a 7207i bk10: 0a 7208i bk11: 0a 7208i bk12: 0a 7208i bk13: 0a 7209i bk14: 0a 7209i bk15: 0a 7209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.580029
Bank_Level_Parallism_Col = 3.577941
Bank_Level_Parallism_Ready = 2.311024
write_to_read_ratio_blp_rw_average = 0.519485
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.140935 
total_CMD = 7209 
util_bw = 1016 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 5845 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 16 
WTRc_limit = 589 
RTWc_limit = 620 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 589 
RTWc_limit_alone = 620 

Commands details: 
total_CMD = 7209 
n_nop = 6697 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000555 
CoL_Bus_Util = 0.070467 
Either_Row_CoL_Bus_Util = 0.071022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 8.850049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.85005
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7209 n_nop=6697 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.1409
n_activity=1429 dram_eff=0.711
bk0: 0a 7209i bk1: 0a 7210i bk2: 0a 7211i bk3: 0a 7212i bk4: 64a 6066i bk5: 64a 6085i bk6: 64a 6028i bk7: 64a 6047i bk8: 0a 7207i bk9: 0a 7208i bk10: 0a 7208i bk11: 0a 7208i bk12: 0a 7208i bk13: 0a 7208i bk14: 0a 7208i bk15: 0a 7209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.410511
Bank_Level_Parallism_Col = 3.407960
Bank_Level_Parallism_Ready = 2.265226
write_to_read_ratio_blp_rw_average = 0.508055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.140935 
total_CMD = 7209 
util_bw = 1016 
Wasted_Col = 394 
Wasted_Row = 0 
Idle = 5799 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 18 
WTRc_limit = 605 
RTWc_limit = 625 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 605 
RTWc_limit_alone = 625 

Commands details: 
total_CMD = 7209 
n_nop = 6697 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000555 
CoL_Bus_Util = 0.070467 
Either_Row_CoL_Bus_Util = 0.071022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 8.818283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.81828

========= L2 cache stats =========
L2_cache_bank[0]: Access = 424, Miss = 34, Miss_rate = 0.080, Pending_hits = 70, Reservation_fails = 9
L2_cache_bank[1]: Access = 404, Miss = 33, Miss_rate = 0.082, Pending_hits = 50, Reservation_fails = 16
L2_cache_bank[2]: Access = 404, Miss = 33, Miss_rate = 0.082, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[3]: Access = 404, Miss = 33, Miss_rate = 0.082, Pending_hits = 46, Reservation_fails = 16
L2_cache_bank[4]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 32, Reservation_fails = 6
L2_cache_bank[5]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 31, Reservation_fails = 13
L2_cache_bank[6]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 32, Reservation_fails = 11
L2_cache_bank[7]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 32, Reservation_fails = 8
L2_cache_bank[8]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 32, Reservation_fails = 5
L2_cache_bank[9]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 31, Reservation_fails = 6
L2_cache_bank[10]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[11]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 30, Reservation_fails = 4
L2_cache_bank[12]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 32, Reservation_fails = 9
L2_cache_bank[13]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 30, Reservation_fails = 5
L2_cache_bank[14]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 32, Reservation_fails = 7
L2_cache_bank[15]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 30, Reservation_fails = 4
L2_total_cache_accesses = 6244
L2_total_cache_misses = 517
L2_total_cache_miss_rate = 0.0828
L2_total_cache_pending_hits = 593
L2_total_cache_reservation_fails = 129
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 71
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 71
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 129
L2_cache_data_port_util = 0.152
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=12748
icnt_total_pkts_simt_to_mem=12388
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.2373
	minimum = 6
	maximum = 130
Network latency average = 14.6243
	minimum = 6
	maximum = 98
Slowest packet = 9276
Flit latency average = 15.578
	minimum = 6
	maximum = 96
Slowest flit = 20294
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0330249
	minimum = 0 (at node 36)
	maximum = 0.0585212 (at node 22)
Accepted packet rate average = 0.0330249
	minimum = 0 (at node 36)
	maximum = 0.0585212 (at node 22)
Injected flit rate average = 0.0666825
	minimum = 0 (at node 36)
	maximum = 0.140767 (at node 22)
Accepted flit rate average= 0.0666825
	minimum = 0 (at node 36)
	maximum = 0.109134 (at node 22)
Injected packet length average = 2.01916
Accepted packet length average = 2.01916
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.5879 (3 samples)
	minimum = 6 (3 samples)
	maximum = 181.667 (3 samples)
Network latency average = 16.5208 (3 samples)
	minimum = 6 (3 samples)
	maximum = 161.667 (3 samples)
Flit latency average = 17.1266 (3 samples)
	minimum = 6 (3 samples)
	maximum = 159.667 (3 samples)
Fragmentation average = 0.260556 (3 samples)
	minimum = 0 (3 samples)
	maximum = 99 (3 samples)
Injected packet rate average = 0.0391831 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0665986 (3 samples)
Accepted packet rate average = 0.0391831 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0665986 (3 samples)
Injected flit rate average = 0.0787125 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.147877 (3 samples)
Accepted flit rate average = 0.0787125 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.127175 (3 samples)
Injected packet size average = 2.00884 (3 samples)
Accepted packet size average = 2.00884 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 245760 (inst/sec)
gpgpu_simulation_rate = 843 (cycle/sec)
gpgpu_silicon_slowdown = 1906287x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f09402f16 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13copySharedMemPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z13copySharedMemPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z13copySharedMemPfS_ii'
Destroy streams for kernel 4: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 932
gpu_sim_insn = 573440
gpu_ipc =     615.2790
gpu_tot_sim_cycle = 5147
gpu_tot_sim_insn = 1802240
gpu_tot_ipc =     350.1535
gpu_tot_issued_cta = 256
gpu_occupancy = 32.6663% 
gpu_tot_occupancy = 34.8088% 
max_total_param_size = 0
gpu_stall_dramfull = 4643
gpu_stall_icnt2sh    = 13629
partiton_level_parallism =       2.1974
partiton_level_parallism_total  =       1.6110
partiton_level_parallism_util =       4.5210
partiton_level_parallism_util_total  =       5.1028
L2_BW  =     208.2807 GB/Sec
L2_BW_total  =     152.7004 GB/Sec
gpu_total_sim_rate=300373

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 29696
	L1I_total_cache_misses = 2048
	L1I_total_cache_miss_rate = 0.0690
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.1786
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2869
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2869
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27648
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1968
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7168
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 29696

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2869
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
124, 124, 124, 123, 124, 123, 124, 124, 124, 123, 124, 124, 124, 124, 124, 124, 124, 124, 124, 124, 123, 124, 124, 124, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1867776
gpgpu_n_tot_w_icount = 58368
gpgpu_n_stall_shd_mem = 13948
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4096
gpgpu_n_mem_write_global = 4096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 65536
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2869
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2869
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8457	W0_Idle:88464	W0_Scoreboard:40796	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:58368
single_issue_nums: WS0:24142	WS1:24232	
dual_issue_nums: WS0:2521	WS1:2476	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 294912 {72:4096,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294912 {72:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32768 {8:4096,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmflatency = 883 
max_icnt2mem_latency = 186 
maxmrqlatency = 524 
max_icnt2sh_latency = 71 
averagemflatency = 224 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 194 
avg_icnt2sh_latency = 12 
mrq_lat_table:80 	8 	28 	43 	77 	128 	236 	403 	526 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7023 	546 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2953 	3016 	1921 	165 	155 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4637 	1604 	1772 	196 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       262       788         0         0      1242      1267      1239      1266         0         0         0         0         0         0         0         0 
dram[1]:       294       840         0         0      1395      1260      1280      1259         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      1229      1256      1226      1255         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1397      1232      1283      1231         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1224      1256      1340      1366         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1236      1248      1394      1245         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1228      1234      1345      1345         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      1241      1234      1392      1232         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1532/37 = 41.405407
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2068
min_bank_accesses = 0!
chip skew: 268/256 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        62        64        62         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
total dram writes = 2030
min_bank_accesses = 0!
chip skew: 256/252 = 1.02
average mf latency per bank:
dram[0]:       3189      5430    none      none         241       265       253       258    none      none      none      none      none      none      none      none  
dram[1]:       5421      5308    none      none         268       272       249       237    none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         241       262       253       256    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         267       264       250       227    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         257       258       248       261    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         247       250       251       244    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none         253       254       254       257    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         254       245       254       249    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        261       268       270       279       784       804       824       820         0         0         0         0         0         0         0         0
dram[1]:        274       272       307       273       883       841       849       785         0         0         0         0         0         0         0         0
dram[2]:        228       263       260       269       782       802       813       814         0         0         0         0         0         0         0         0
dram[3]:        277       232       313       242       877       803       839       737         0         0         0         0         0         0         0         0
dram[4]:        242       265       269       278       830       824       819       834         0         0         0         0         0         0         0         0
dram[5]:        240       257       271       282       788       800       822       790         0         0         0         0         0         0         0         0
dram[6]:        237       236       266       272       869       795       827       817         0         0         0         0         0         0         0         0
dram[7]:        232       274       274       276       809       764       831       800         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8803 n_nop=8273 n_act=7 n_pre=1 n_ref_event=0 n_req=194 n_rd=12 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.1186
n_activity=1532 dram_eff=0.6815
bk0: 8a 8755i bk1: 4a 8784i bk2: 0a 8804i bk3: 0a 8806i bk4: 64a 7707i bk5: 64a 7652i bk6: 64a 7615i bk7: 64a 7583i bk8: 0a 8800i bk9: 0a 8801i bk10: 0a 8802i bk11: 0a 8803i bk12: 0a 8803i bk13: 0a 8803i bk14: 0a 8803i bk15: 0a 8803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963918
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.393646
Bank_Level_Parallism_Col = 3.415503
Bank_Level_Parallism_Ready = 2.323755
write_to_read_ratio_blp_rw_average = 0.506169
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.118596 
total_CMD = 8803 
util_bw = 1044 
Wasted_Col = 397 
Wasted_Row = 12 
Idle = 7350 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 18 
WTRc_limit = 579 
RTWc_limit = 644 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 644 

Commands details: 
total_CMD = 8803 
n_nop = 8273 
Read = 12 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 194 
total_req = 522 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 522 
Row_Bus_Util =  0.000909 
CoL_Bus_Util = 0.059298 
Either_Row_CoL_Bus_Util = 0.060207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 7.095876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.09588
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8803 n_nop=8277 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1181
n_activity=1502 dram_eff=0.6924
bk0: 4a 8785i bk1: 4a 8785i bk2: 0a 8803i bk3: 0a 8804i bk4: 64a 7614i bk5: 64a 7666i bk6: 64a 7658i bk7: 64a 7613i bk8: 0a 8800i bk9: 0a 8802i bk10: 0a 8802i bk11: 0a 8802i bk12: 0a 8802i bk13: 0a 8802i bk14: 0a 8803i bk15: 0a 8804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.401668
Bank_Level_Parallism_Col = 3.402507
Bank_Level_Parallism_Ready = 2.261539
write_to_read_ratio_blp_rw_average = 0.492746
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.118142 
total_CMD = 8803 
util_bw = 1040 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 7360 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 19 
WTRc_limit = 578 
RTWc_limit = 638 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 638 

Commands details: 
total_CMD = 8803 
n_nop = 8277 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000682 
CoL_Bus_Util = 0.059071 
Either_Row_CoL_Bus_Util = 0.059752 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 7.370555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.37056
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8803 n_nop=8289 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.1159
n_activity=1400 dram_eff=0.7286
bk0: 0a 8803i bk1: 0a 8804i bk2: 0a 8806i bk3: 0a 8806i bk4: 64a 7707i bk5: 64a 7658i bk6: 64a 7607i bk7: 64a 7587i bk8: 0a 8800i bk9: 0a 8800i bk10: 0a 8802i bk11: 0a 8802i bk12: 0a 8802i bk13: 0a 8803i bk14: 0a 8803i bk15: 0a 8803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.511965
Bank_Level_Parallism_Col = 3.507982
Bank_Level_Parallism_Ready = 2.362745
write_to_read_ratio_blp_rw_average = 0.527818
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.115870 
total_CMD = 8803 
util_bw = 1020 
Wasted_Col = 361 
Wasted_Row = 0 
Idle = 7422 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 14 
WTRc_limit = 579 
RTWc_limit = 639 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 639 

Commands details: 
total_CMD = 8803 
n_nop = 8289 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.000454 
CoL_Bus_Util = 0.057935 
Either_Row_CoL_Bus_Util = 0.058389 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 7.055209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.05521
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8803 n_nop=8287 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.1163
n_activity=1457 dram_eff=0.7028
bk0: 0a 8803i bk1: 0a 8804i bk2: 0a 8804i bk3: 0a 8806i bk4: 64a 7643i bk5: 64a 7694i bk6: 64a 7637i bk7: 64a 7644i bk8: 0a 8800i bk9: 0a 8801i bk10: 0a 8802i bk11: 0a 8802i bk12: 0a 8802i bk13: 0a 8802i bk14: 0a 8802i bk15: 0a 8803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.359046
Bank_Level_Parallism_Col = 3.358848
Bank_Level_Parallism_Ready = 2.265625
write_to_read_ratio_blp_rw_average = 0.514513
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.116324 
total_CMD = 8803 
util_bw = 1024 
Wasted_Col = 405 
Wasted_Row = 0 
Idle = 7374 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 8803 
n_nop = 8287 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000454 
CoL_Bus_Util = 0.058162 
Either_Row_CoL_Bus_Util = 0.058616 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 7.188572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.18857
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8803 n_nop=8289 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.1159
n_activity=1432 dram_eff=0.7123
bk0: 0a 8803i bk1: 0a 8805i bk2: 0a 8805i bk3: 0a 8805i bk4: 64a 7653i bk5: 64a 7646i bk6: 64a 7611i bk7: 64a 7588i bk8: 0a 8800i bk9: 0a 8801i bk10: 0a 8801i bk11: 0a 8801i bk12: 0a 8802i bk13: 0a 8803i bk14: 0a 8803i bk15: 0a 8803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.505723
Bank_Level_Parallism_Col = 3.507880
Bank_Level_Parallism_Ready = 2.378431
write_to_read_ratio_blp_rw_average = 0.525669
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.115870 
total_CMD = 8803 
util_bw = 1020 
Wasted_Col = 381 
Wasted_Row = 0 
Idle = 7402 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 583 
RTWc_limit = 627 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 583 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 8803 
n_nop = 8289 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.000454 
CoL_Bus_Util = 0.057935 
Either_Row_CoL_Bus_Util = 0.058389 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 7.403272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.40327
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8803 n_nop=8291 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.1154
n_activity=1431 dram_eff=0.71
bk0: 0a 8803i bk1: 0a 8804i bk2: 0a 8804i bk3: 0a 8805i bk4: 64a 7678i bk5: 64a 7648i bk6: 64a 7628i bk7: 64a 7638i bk8: 0a 8800i bk9: 0a 8803i bk10: 0a 8803i bk11: 0a 8803i bk12: 0a 8803i bk13: 0a 8803i bk14: 0a 8803i bk15: 0a 8803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.407801
Bank_Level_Parallism_Col = 3.405962
Bank_Level_Parallism_Ready = 2.301181
write_to_read_ratio_blp_rw_average = 0.521469
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.115415 
total_CMD = 8803 
util_bw = 1016 
Wasted_Col = 396 
Wasted_Row = 0 
Idle = 7391 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 576 
RTWc_limit = 635 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 635 

Commands details: 
total_CMD = 8803 
n_nop = 8291 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000454 
CoL_Bus_Util = 0.057708 
Either_Row_CoL_Bus_Util = 0.058162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 7.193570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.19357
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8803 n_nop=8291 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.1154
n_activity=1383 dram_eff=0.7346
bk0: 0a 8803i bk1: 0a 8805i bk2: 0a 8805i bk3: 0a 8805i bk4: 64a 7673i bk5: 64a 7652i bk6: 64a 7613i bk7: 64a 7584i bk8: 0a 8800i bk9: 0a 8801i bk10: 0a 8802i bk11: 0a 8802i bk12: 0a 8802i bk13: 0a 8803i bk14: 0a 8803i bk15: 0a 8803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.580029
Bank_Level_Parallism_Col = 3.577941
Bank_Level_Parallism_Ready = 2.311024
write_to_read_ratio_blp_rw_average = 0.519485
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.115415 
total_CMD = 8803 
util_bw = 1016 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 7439 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 16 
WTRc_limit = 589 
RTWc_limit = 620 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 589 
RTWc_limit_alone = 620 

Commands details: 
total_CMD = 8803 
n_nop = 8291 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000454 
CoL_Bus_Util = 0.057708 
Either_Row_CoL_Bus_Util = 0.058162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 7.247529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.24753
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8803 n_nop=8291 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.1154
n_activity=1429 dram_eff=0.711
bk0: 0a 8803i bk1: 0a 8804i bk2: 0a 8805i bk3: 0a 8806i bk4: 64a 7660i bk5: 64a 7679i bk6: 64a 7622i bk7: 64a 7641i bk8: 0a 8801i bk9: 0a 8802i bk10: 0a 8802i bk11: 0a 8802i bk12: 0a 8802i bk13: 0a 8802i bk14: 0a 8802i bk15: 0a 8803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.410511
Bank_Level_Parallism_Col = 3.407960
Bank_Level_Parallism_Ready = 2.265226
write_to_read_ratio_blp_rw_average = 0.508055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.115415 
total_CMD = 8803 
util_bw = 1016 
Wasted_Col = 394 
Wasted_Row = 0 
Idle = 7393 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 18 
WTRc_limit = 605 
RTWc_limit = 625 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 605 
RTWc_limit_alone = 625 

Commands details: 
total_CMD = 8803 
n_nop = 8291 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000454 
CoL_Bus_Util = 0.057708 
Either_Row_CoL_Bus_Util = 0.058162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 7.221515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.22152

========= L2 cache stats =========
L2_cache_bank[0]: Access = 552, Miss = 34, Miss_rate = 0.062, Pending_hits = 70, Reservation_fails = 9
L2_cache_bank[1]: Access = 532, Miss = 33, Miss_rate = 0.062, Pending_hits = 50, Reservation_fails = 16
L2_cache_bank[2]: Access = 532, Miss = 33, Miss_rate = 0.062, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[3]: Access = 532, Miss = 33, Miss_rate = 0.062, Pending_hits = 46, Reservation_fails = 16
L2_cache_bank[4]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 32, Reservation_fails = 6
L2_cache_bank[5]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 31, Reservation_fails = 13
L2_cache_bank[6]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 32, Reservation_fails = 11
L2_cache_bank[7]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 32, Reservation_fails = 8
L2_cache_bank[8]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 32, Reservation_fails = 5
L2_cache_bank[9]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 31, Reservation_fails = 6
L2_cache_bank[10]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[11]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 30, Reservation_fails = 4
L2_cache_bank[12]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 32, Reservation_fails = 9
L2_cache_bank[13]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 30, Reservation_fails = 5
L2_cache_bank[14]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 32, Reservation_fails = 7
L2_cache_bank[15]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 30, Reservation_fails = 4
L2_total_cache_accesses = 8292
L2_total_cache_misses = 517
L2_total_cache_miss_rate = 0.0623
L2_total_cache_pending_hits = 593
L2_total_cache_reservation_fails = 129
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 71
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 71
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 129
L2_cache_data_port_util = 0.175
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=16844
icnt_total_pkts_simt_to_mem=16484
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.8674
	minimum = 6
	maximum = 46
Network latency average = 10.6855
	minimum = 6
	maximum = 34
Slowest packet = 12706
Flit latency average = 10.4314
	minimum = 6
	maximum = 32
Slowest flit = 30086
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0477111
	minimum = 0 (at node 36)
	maximum = 0.0745486 (at node 12)
Accepted packet rate average = 0.0477111
	minimum = 0 (at node 36)
	maximum = 0.0745486 (at node 12)
Injected flit rate average = 0.0954222
	minimum = 0 (at node 36)
	maximum = 0.149097 (at node 12)
Accepted flit rate average= 0.0954222
	minimum = 0 (at node 36)
	maximum = 0.149097 (at node 12)
Injected packet length average = 2
Accepted packet length average = 2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1578 (4 samples)
	minimum = 6 (4 samples)
	maximum = 147.75 (4 samples)
Network latency average = 15.062 (4 samples)
	minimum = 6 (4 samples)
	maximum = 129.75 (4 samples)
Flit latency average = 15.4528 (4 samples)
	minimum = 6 (4 samples)
	maximum = 127.75 (4 samples)
Fragmentation average = 0.195417 (4 samples)
	minimum = 0 (4 samples)
	maximum = 74.25 (4 samples)
Injected packet rate average = 0.0413151 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0685861 (4 samples)
Accepted packet rate average = 0.0413151 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0685861 (4 samples)
Injected flit rate average = 0.0828899 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.148182 (4 samples)
Accepted flit rate average = 0.0828899 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.132656 (4 samples)
Injected packet size average = 2.00629 (4 samples)
Accepted packet size average = 2.00629 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 300373 (inst/sec)
gpgpu_simulation_rate = 857 (cycle/sec)
gpgpu_silicon_slowdown = 1875145x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose shared memory copy, Throughput = 0.0001 GB/s, Time = 1000.00000 ms, Size = 16384 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f094030b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z14transposeNaivePfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14transposeNaivePfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14transposeNaivePfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z14transposeNaivePfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14transposeNaivePfS_ii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 2421
gpu_sim_insn = 376832
gpu_ipc =     155.6514
gpu_tot_sim_cycle = 7568
gpu_tot_sim_insn = 2179072
gpu_tot_ipc =     287.9323
gpu_tot_issued_cta = 320
gpu_occupancy = 30.6046% 
gpu_tot_occupancy = 33.5354% 
max_total_param_size = 0
gpu_stall_dramfull = 6755
gpu_stall_icnt2sh    = 19679
partiton_level_parallism =       3.8150
partiton_level_parallism_total  =       2.3161
partiton_level_parallism_util =       7.4185
partiton_level_parallism_util_total  =       6.1073
L2_BW  =     361.5965 GB/Sec
L2_BW_total  =     219.5262 GB/Sec
gpu_total_sim_rate=311296

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 35840
	L1I_total_cache_misses = 2560
	L1I_total_cache_miss_rate = 0.0714
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.1389
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2869
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2869
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33280
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2560
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2460
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35840

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2869
ctas_completed 320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
148, 148, 148, 147, 148, 147, 148, 148, 148, 147, 148, 148, 148, 148, 148, 148, 148, 148, 148, 148, 147, 148, 148, 148, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 2244608
gpgpu_n_tot_w_icount = 70144
gpgpu_n_stall_shd_mem = 40089
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5120
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 81920
gpgpu_n_store_insn = 81920
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 294912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2869
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2869
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12288
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38285	W0_Idle:122734	W0_Scoreboard:48432	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:70144
single_issue_nums: WS0:29518	WS1:29608	
dual_issue_nums: WS0:2777	WS1:2732	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 40960 {8:5120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 622592 {40:8192,72:4096,}
traffic_breakdown_coretomem[INST_ACC_R] = 800 {8:100,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 368640 {72:5120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
traffic_breakdown_memtocore[INST_ACC_R] = 13600 {136:100,}
maxmflatency = 883 
max_icnt2mem_latency = 261 
maxmrqlatency = 524 
max_icnt2sh_latency = 71 
averagemflatency = 188 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 194 
avg_icnt2sh_latency = 9 
mrq_lat_table:81 	8 	28 	43 	77 	128 	236 	403 	526 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15852 	933 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3517 	6248 	5340 	1944 	170 	296 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	12725 	1847 	2468 	383 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       262       788         0         0      1242      1267      1239      1266         0         0         0         0         0         0         0         0 
dram[1]:       294       840         0         0      1395      1260      1280      1259         0         0         0         0         0         0         0         0 
dram[2]:       280         0         0         0      1229      1256      1226      1255         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1397      1232      1283      1231         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1224      1256      1340      1366         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1236      1248      1394      1245         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1228      1234      1345      1345         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      1241      1234      1392      1232         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000      -nan      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1533/38 = 40.342106
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2072
min_bank_accesses = 0!
chip skew: 268/256 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        62        64        62         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
total dram writes = 2030
min_bank_accesses = 0!
chip skew: 256/252 = 1.02
average mf latency per bank:
dram[0]:       3943      6867    none      none         594       583       633       559    none      none      none      none      none      none      none      none  
dram[1]:       6961      6716    none      none         555       562       535       531    none      none      none      none      none      none      none      none  
dram[2]:       6360    none      none      none         596       580       633       557    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         554       554       536       522    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         610       576       627       562    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         534       540       537       548    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none         615       582       643       558    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         541       535       540       553    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       268       274       279       784       804       824       820         0         0         0         0         0         0         0         0
dram[1]:        274       272       307       273       883       841       849       785         0         0         0         0         0         0         0         0
dram[2]:        228       263       267       271       782       802       813       814         0         0         0         0         0         0         0         0
dram[3]:        277       243       313       242       877       803       839       737         0         0         0         0         0         0         0         0
dram[4]:        242       265       277       288       830       824       819       834         0         0         0         0         0         0         0         0
dram[5]:        258       267       271       282       788       800       822       790         0         0         0         0         0         0         0         0
dram[6]:        245       261       291       300       869       795       827       817         0         0         0         0         0         0         0         0
dram[7]:        232       288       274       283       809       764       831       800         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12945 n_nop=12415 n_act=7 n_pre=1 n_ref_event=0 n_req=194 n_rd=12 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.08065
n_activity=1532 dram_eff=0.6815
bk0: 8a 12897i bk1: 4a 12926i bk2: 0a 12946i bk3: 0a 12948i bk4: 64a 11849i bk5: 64a 11794i bk6: 64a 11757i bk7: 64a 11725i bk8: 0a 12942i bk9: 0a 12943i bk10: 0a 12944i bk11: 0a 12945i bk12: 0a 12945i bk13: 0a 12945i bk14: 0a 12945i bk15: 0a 12945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963918
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.393646
Bank_Level_Parallism_Col = 3.415503
Bank_Level_Parallism_Ready = 2.323755
write_to_read_ratio_blp_rw_average = 0.506169
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.080649 
total_CMD = 12945 
util_bw = 1044 
Wasted_Col = 397 
Wasted_Row = 12 
Idle = 11492 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 18 
WTRc_limit = 579 
RTWc_limit = 644 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 644 

Commands details: 
total_CMD = 12945 
n_nop = 12415 
Read = 12 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 194 
total_req = 522 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 522 
Row_Bus_Util =  0.000618 
CoL_Bus_Util = 0.040324 
Either_Row_CoL_Bus_Util = 0.040942 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.825415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.82542
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12945 n_nop=12419 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.08034
n_activity=1502 dram_eff=0.6924
bk0: 4a 12927i bk1: 4a 12927i bk2: 0a 12945i bk3: 0a 12946i bk4: 64a 11756i bk5: 64a 11808i bk6: 64a 11800i bk7: 64a 11755i bk8: 0a 12942i bk9: 0a 12944i bk10: 0a 12944i bk11: 0a 12944i bk12: 0a 12944i bk13: 0a 12944i bk14: 0a 12945i bk15: 0a 12946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.401668
Bank_Level_Parallism_Col = 3.402507
Bank_Level_Parallism_Ready = 2.261539
write_to_read_ratio_blp_rw_average = 0.492746
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.080340 
total_CMD = 12945 
util_bw = 1040 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 11502 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 19 
WTRc_limit = 578 
RTWc_limit = 638 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 638 

Commands details: 
total_CMD = 12945 
n_nop = 12419 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000463 
CoL_Bus_Util = 0.040170 
Either_Row_CoL_Bus_Util = 0.040633 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 5.012206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.01221
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12945 n_nop=12426 n_act=5 n_pre=0 n_ref_event=0 n_req=192 n_rd=4 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.07941
n_activity=1440 dram_eff=0.7139
bk0: 4a 12927i bk1: 0a 12945i bk2: 0a 12947i bk3: 0a 12947i bk4: 64a 11848i bk5: 64a 11800i bk6: 64a 11749i bk7: 64a 11729i bk8: 0a 12942i bk9: 0a 12942i bk10: 0a 12944i bk11: 0a 12944i bk12: 0a 12944i bk13: 0a 12946i bk14: 0a 12946i bk15: 0a 12946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973958
Row_Buffer_Locality_read = 0.984615
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.477825
Bank_Level_Parallism_Col = 3.475645
Bank_Level_Parallism_Ready = 2.352140
write_to_read_ratio_blp_rw_average = 0.521012
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.079413 
total_CMD = 12945 
util_bw = 1028 
Wasted_Col = 373 
Wasted_Row = 0 
Idle = 11544 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 14 
WTRc_limit = 579 
RTWc_limit = 639 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 639 

Commands details: 
total_CMD = 12945 
n_nop = 12426 
Read = 4 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 514 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 514 
Row_Bus_Util =  0.000386 
CoL_Bus_Util = 0.039706 
Either_Row_CoL_Bus_Util = 0.040093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.797760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.79776
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12945 n_nop=12429 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.0791
n_activity=1457 dram_eff=0.7028
bk0: 0a 12945i bk1: 0a 12946i bk2: 0a 12946i bk3: 0a 12948i bk4: 64a 11785i bk5: 64a 11836i bk6: 64a 11779i bk7: 64a 11786i bk8: 0a 12942i bk9: 0a 12943i bk10: 0a 12944i bk11: 0a 12944i bk12: 0a 12944i bk13: 0a 12944i bk14: 0a 12944i bk15: 0a 12945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.359046
Bank_Level_Parallism_Col = 3.358848
Bank_Level_Parallism_Ready = 2.265625
write_to_read_ratio_blp_rw_average = 0.514513
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.079104 
total_CMD = 12945 
util_bw = 1024 
Wasted_Col = 405 
Wasted_Row = 0 
Idle = 11516 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 12945 
n_nop = 12429 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.039552 
Either_Row_CoL_Bus_Util = 0.039861 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.888451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.88845
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12945 n_nop=12431 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.07879
n_activity=1432 dram_eff=0.7123
bk0: 0a 12945i bk1: 0a 12947i bk2: 0a 12947i bk3: 0a 12947i bk4: 64a 11795i bk5: 64a 11788i bk6: 64a 11753i bk7: 64a 11730i bk8: 0a 12942i bk9: 0a 12943i bk10: 0a 12943i bk11: 0a 12943i bk12: 0a 12944i bk13: 0a 12945i bk14: 0a 12945i bk15: 0a 12945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.505723
Bank_Level_Parallism_Col = 3.507880
Bank_Level_Parallism_Ready = 2.378431
write_to_read_ratio_blp_rw_average = 0.525669
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.078795 
total_CMD = 12945 
util_bw = 1020 
Wasted_Col = 381 
Wasted_Row = 0 
Idle = 11544 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 583 
RTWc_limit = 627 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 583 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 12945 
n_nop = 12431 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.039397 
Either_Row_CoL_Bus_Util = 0.039706 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 5.034453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.03445
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12945 n_nop=12433 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.07849
n_activity=1431 dram_eff=0.71
bk0: 0a 12945i bk1: 0a 12946i bk2: 0a 12946i bk3: 0a 12947i bk4: 64a 11820i bk5: 64a 11790i bk6: 64a 11770i bk7: 64a 11780i bk8: 0a 12942i bk9: 0a 12945i bk10: 0a 12945i bk11: 0a 12945i bk12: 0a 12945i bk13: 0a 12945i bk14: 0a 12945i bk15: 0a 12945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.407801
Bank_Level_Parallism_Col = 3.405962
Bank_Level_Parallism_Ready = 2.301181
write_to_read_ratio_blp_rw_average = 0.521469
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.078486 
total_CMD = 12945 
util_bw = 1016 
Wasted_Col = 396 
Wasted_Row = 0 
Idle = 11533 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 576 
RTWc_limit = 635 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 635 

Commands details: 
total_CMD = 12945 
n_nop = 12433 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.039243 
Either_Row_CoL_Bus_Util = 0.039552 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.891850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.89185
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12945 n_nop=12433 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.07849
n_activity=1383 dram_eff=0.7346
bk0: 0a 12945i bk1: 0a 12947i bk2: 0a 12947i bk3: 0a 12947i bk4: 64a 11815i bk5: 64a 11794i bk6: 64a 11755i bk7: 64a 11726i bk8: 0a 12942i bk9: 0a 12943i bk10: 0a 12944i bk11: 0a 12944i bk12: 0a 12944i bk13: 0a 12945i bk14: 0a 12945i bk15: 0a 12945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.580029
Bank_Level_Parallism_Col = 3.577941
Bank_Level_Parallism_Ready = 2.311024
write_to_read_ratio_blp_rw_average = 0.519485
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.078486 
total_CMD = 12945 
util_bw = 1016 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 11581 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 16 
WTRc_limit = 589 
RTWc_limit = 620 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 589 
RTWc_limit_alone = 620 

Commands details: 
total_CMD = 12945 
n_nop = 12433 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.039243 
Either_Row_CoL_Bus_Util = 0.039552 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.928544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.92854
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12945 n_nop=12433 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.07849
n_activity=1429 dram_eff=0.711
bk0: 0a 12945i bk1: 0a 12946i bk2: 0a 12947i bk3: 0a 12948i bk4: 64a 11802i bk5: 64a 11821i bk6: 64a 11764i bk7: 64a 11783i bk8: 0a 12943i bk9: 0a 12944i bk10: 0a 12944i bk11: 0a 12944i bk12: 0a 12944i bk13: 0a 12944i bk14: 0a 12944i bk15: 0a 12945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.410511
Bank_Level_Parallism_Col = 3.407960
Bank_Level_Parallism_Ready = 2.265226
write_to_read_ratio_blp_rw_average = 0.508055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.078486 
total_CMD = 12945 
util_bw = 1016 
Wasted_Col = 394 
Wasted_Row = 0 
Idle = 11535 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 18 
WTRc_limit = 605 
RTWc_limit = 625 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 605 
RTWc_limit_alone = 625 

Commands details: 
total_CMD = 12945 
n_nop = 12433 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.039243 
Either_Row_CoL_Bus_Util = 0.039552 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 4.910853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.91085

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1128, Miss = 34, Miss_rate = 0.030, Pending_hits = 70, Reservation_fails = 9
L2_cache_bank[1]: Access = 1108, Miss = 33, Miss_rate = 0.030, Pending_hits = 50, Reservation_fails = 16
L2_cache_bank[2]: Access = 1108, Miss = 33, Miss_rate = 0.030, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[3]: Access = 1108, Miss = 33, Miss_rate = 0.030, Pending_hits = 46, Reservation_fails = 16
L2_cache_bank[4]: Access = 1108, Miss = 33, Miss_rate = 0.030, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[5]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 13
L2_cache_bank[6]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 32, Reservation_fails = 11
L2_cache_bank[7]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 32, Reservation_fails = 8
L2_cache_bank[8]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 32, Reservation_fails = 5
L2_cache_bank[9]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 6
L2_cache_bank[10]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[11]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 30, Reservation_fails = 4
L2_cache_bank[12]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 32, Reservation_fails = 9
L2_cache_bank[13]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 30, Reservation_fails = 5
L2_cache_bank[14]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 32, Reservation_fails = 7
L2_cache_bank[15]: Access = 1088, Miss = 32, Miss_rate = 0.029, Pending_hits = 30, Reservation_fails = 4
L2_total_cache_accesses = 17528
L2_total_cache_misses = 518
L2_total_cache_miss_rate = 0.0296
L2_total_cache_pending_hits = 612
L2_total_cache_reservation_fails = 129
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11273
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 90
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 90
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5120
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 100
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 129
L2_cache_data_port_util = 0.203
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=28208
icnt_total_pkts_simt_to_mem=33912
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 27.9534
	minimum = 6
	maximum = 479
Network latency average = 17.0832
	minimum = 6
	maximum = 432
Slowest packet = 18056
Flit latency average = 19.4402
	minimum = 6
	maximum = 431
Slowest flit = 35594
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0828155
	minimum = 0 (at node 36)
	maximum = 0.133602 (at node 24)
Accepted packet rate average = 0.0828155
	minimum = 0 (at node 36)
	maximum = 0.133602 (at node 24)
Injected flit rate average = 0.129083
	minimum = 0 (at node 36)
	maximum = 0.244116 (at node 16)
Accepted flit rate average= 0.129083
	minimum = 0 (at node 36)
	maximum = 0.248375 (at node 24)
Injected packet length average = 1.55868
Accepted packet length average = 1.55868
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7169 (5 samples)
	minimum = 6 (5 samples)
	maximum = 214 (5 samples)
Network latency average = 15.4662 (5 samples)
	minimum = 6 (5 samples)
	maximum = 190.2 (5 samples)
Flit latency average = 16.2502 (5 samples)
	minimum = 6 (5 samples)
	maximum = 188.4 (5 samples)
Fragmentation average = 0.156334 (5 samples)
	minimum = 0 (5 samples)
	maximum = 59.4 (5 samples)
Injected packet rate average = 0.0496152 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0815893 (5 samples)
Accepted packet rate average = 0.0496152 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0815893 (5 samples)
Injected flit rate average = 0.0921286 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.167369 (5 samples)
Accepted flit rate average = 0.0921286 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.1558 (5 samples)
Injected packet size average = 1.85686 (5 samples)
Accepted packet size average = 1.85686 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 311296 (inst/sec)
gpgpu_simulation_rate = 1081 (cycle/sec)
gpgpu_silicon_slowdown = 1486586x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f094030b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14transposeNaivePfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z14transposeNaivePfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z14transposeNaivePfS_ii'
Destroy streams for kernel 6: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 2314
gpu_sim_insn = 376832
gpu_ipc =     162.8487
gpu_tot_sim_cycle = 9882
gpu_tot_sim_insn = 2555904
gpu_tot_ipc =     258.6424
gpu_tot_issued_cta = 384
gpu_occupancy = 28.6504% 
gpu_tot_occupancy = 32.5136% 
max_total_param_size = 0
gpu_stall_dramfull = 6870
gpu_stall_icnt2sh    = 19946
partiton_level_parallism =       3.9827
partiton_level_parallism_total  =       2.7063
partiton_level_parallism_util =       5.0917
partiton_level_parallism_util_total  =       5.7145
L2_BW  =     377.4976 GB/Sec
L2_BW_total  =     256.5172 GB/Sec
gpu_total_sim_rate=283989

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 41984
	L1I_total_cache_misses = 2560
	L1I_total_cache_miss_rate = 0.0610
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11264
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.1136
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2869
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9984
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2869
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 39424
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2560
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2460
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11264
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 41984

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2869
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
172, 172, 172, 171, 172, 171, 172, 172, 172, 171, 172, 172, 172, 172, 172, 172, 172, 172, 172, 172, 171, 172, 172, 172, 47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 2621440
gpgpu_n_tot_w_icount = 81920
gpgpu_n_stall_shd_mem = 67045
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6144
gpgpu_n_mem_write_global = 20480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 98304
gpgpu_n_store_insn = 98304
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 360448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2869
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2869
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20480
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:71202	W0_Idle:139598	W0_Scoreboard:59871	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:81920
single_issue_nums: WS0:34894	WS1:34984	
dual_issue_nums: WS0:3033	WS1:2988	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49152 {8:6144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 950272 {40:16384,72:4096,}
traffic_breakdown_coretomem[INST_ACC_R] = 800 {8:100,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 442368 {72:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 163840 {8:20480,}
traffic_breakdown_memtocore[INST_ACC_R] = 13600 {136:100,}
maxmflatency = 883 
max_icnt2mem_latency = 261 
maxmrqlatency = 524 
max_icnt2sh_latency = 71 
averagemflatency = 175 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 194 
avg_icnt2sh_latency = 7 
mrq_lat_table:81 	8 	28 	43 	77 	128 	236 	403 	526 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25068 	933 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4235 	9750 	7186 	5030 	234 	296 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20983 	2727 	2546 	383 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       262       788         0         0      1242      1267      1239      1266         0         0         0         0         0         0         0         0 
dram[1]:       294       840         0         0      1395      1260      1280      1259         0         0         0         0         0         0         0         0 
dram[2]:       280         0         0         0      1229      1256      1226      1255         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1397      1232      1283      1231         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1224      1256      1340      1366         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1236      1248      1394      1245         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1228      1234      1345      1345         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      1241      1234      1392      1232         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000      -nan      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1533/38 = 40.342106
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2072
min_bank_accesses = 0!
chip skew: 268/256 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        62        64        62         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
total dram writes = 2030
min_bank_accesses = 0!
chip skew: 256/252 = 1.02
average mf latency per bank:
dram[0]:       4522      8019    none      none         940       885       981       878    none      none      none      none      none      none      none      none  
dram[1]:       8060      7819    none      none         842       844       825       814    none      none      none      none      none      none      none      none  
dram[2]:       7476    none      none      none         948       882       987       877    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         842       835       826       804    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         964       882       983       883    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         823       822       827       840    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none         966       892       995       879    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         828       816       831       844    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       268       274       279       784       804       824       820         0         0         0         0         0         0         0         0
dram[1]:        274       272       307       273       883       841       849       785         0         0         0         0         0         0         0         0
dram[2]:        228       263       267       271       782       802       813       814         0         0         0         0         0         0         0         0
dram[3]:        277       243       313       242       877       803       839       737         0         0         0         0         0         0         0         0
dram[4]:        242       265       277       288       830       824       819       834         0         0         0         0         0         0         0         0
dram[5]:        258       267       271       282       788       800       822       790         0         0         0         0         0         0         0         0
dram[6]:        245       261       291       300       869       795       827       817         0         0         0         0         0         0         0         0
dram[7]:        232       288       274       283       809       764       831       800         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16904 n_nop=16374 n_act=7 n_pre=1 n_ref_event=0 n_req=194 n_rd=12 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.06176
n_activity=1532 dram_eff=0.6815
bk0: 8a 16856i bk1: 4a 16885i bk2: 0a 16905i bk3: 0a 16907i bk4: 64a 15808i bk5: 64a 15753i bk6: 64a 15716i bk7: 64a 15684i bk8: 0a 16901i bk9: 0a 16902i bk10: 0a 16903i bk11: 0a 16904i bk12: 0a 16904i bk13: 0a 16904i bk14: 0a 16904i bk15: 0a 16904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963918
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.393646
Bank_Level_Parallism_Col = 3.415503
Bank_Level_Parallism_Ready = 2.323755
write_to_read_ratio_blp_rw_average = 0.506169
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.061761 
total_CMD = 16904 
util_bw = 1044 
Wasted_Col = 397 
Wasted_Row = 12 
Idle = 15451 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 18 
WTRc_limit = 579 
RTWc_limit = 644 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 644 

Commands details: 
total_CMD = 16904 
n_nop = 16374 
Read = 12 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 194 
total_req = 522 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 522 
Row_Bus_Util =  0.000473 
CoL_Bus_Util = 0.030880 
Either_Row_CoL_Bus_Util = 0.031354 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.695279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.69528
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16904 n_nop=16378 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06152
n_activity=1502 dram_eff=0.6924
bk0: 4a 16886i bk1: 4a 16886i bk2: 0a 16904i bk3: 0a 16905i bk4: 64a 15715i bk5: 64a 15767i bk6: 64a 15759i bk7: 64a 15714i bk8: 0a 16901i bk9: 0a 16903i bk10: 0a 16903i bk11: 0a 16903i bk12: 0a 16903i bk13: 0a 16903i bk14: 0a 16904i bk15: 0a 16905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.401668
Bank_Level_Parallism_Col = 3.402507
Bank_Level_Parallism_Ready = 2.261539
write_to_read_ratio_blp_rw_average = 0.492746
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.061524 
total_CMD = 16904 
util_bw = 1040 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 15461 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 19 
WTRc_limit = 578 
RTWc_limit = 638 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 638 

Commands details: 
total_CMD = 16904 
n_nop = 16378 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000355 
CoL_Bus_Util = 0.030762 
Either_Row_CoL_Bus_Util = 0.031117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.838322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83832
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16904 n_nop=16385 n_act=5 n_pre=0 n_ref_event=0 n_req=192 n_rd=4 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.06081
n_activity=1440 dram_eff=0.7139
bk0: 4a 16886i bk1: 0a 16904i bk2: 0a 16906i bk3: 0a 16906i bk4: 64a 15807i bk5: 64a 15759i bk6: 64a 15708i bk7: 64a 15688i bk8: 0a 16901i bk9: 0a 16901i bk10: 0a 16903i bk11: 0a 16903i bk12: 0a 16903i bk13: 0a 16905i bk14: 0a 16905i bk15: 0a 16905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973958
Row_Buffer_Locality_read = 0.984615
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.477825
Bank_Level_Parallism_Col = 3.475645
Bank_Level_Parallism_Ready = 2.352140
write_to_read_ratio_blp_rw_average = 0.521012
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.060814 
total_CMD = 16904 
util_bw = 1028 
Wasted_Col = 373 
Wasted_Row = 0 
Idle = 15503 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 14 
WTRc_limit = 579 
RTWc_limit = 639 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 639 

Commands details: 
total_CMD = 16904 
n_nop = 16385 
Read = 4 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 514 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 514 
Row_Bus_Util =  0.000296 
CoL_Bus_Util = 0.030407 
Either_Row_CoL_Bus_Util = 0.030703 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.674101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.6741
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16904 n_nop=16388 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=0 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.06058
n_activity=1457 dram_eff=0.7028
bk0: 0a 16904i bk1: 0a 16905i bk2: 0a 16905i bk3: 0a 16907i bk4: 64a 15744i bk5: 64a 15795i bk6: 64a 15738i bk7: 64a 15745i bk8: 0a 16901i bk9: 0a 16902i bk10: 0a 16903i bk11: 0a 16903i bk12: 0a 16903i bk13: 0a 16903i bk14: 0a 16903i bk15: 0a 16904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.359046
Bank_Level_Parallism_Col = 3.358848
Bank_Level_Parallism_Ready = 2.265625
write_to_read_ratio_blp_rw_average = 0.514513
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.060577 
total_CMD = 16904 
util_bw = 1024 
Wasted_Col = 405 
Wasted_Row = 0 
Idle = 15475 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 16904 
n_nop = 16388 
Read = 0 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 512 
Row_Bus_Util =  0.000237 
CoL_Bus_Util = 0.030289 
Either_Row_CoL_Bus_Util = 0.030525 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.743552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.74355
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16904 n_nop=16390 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.06034
n_activity=1432 dram_eff=0.7123
bk0: 0a 16904i bk1: 0a 16906i bk2: 0a 16906i bk3: 0a 16906i bk4: 64a 15754i bk5: 64a 15747i bk6: 64a 15712i bk7: 64a 15689i bk8: 0a 16901i bk9: 0a 16902i bk10: 0a 16902i bk11: 0a 16902i bk12: 0a 16903i bk13: 0a 16904i bk14: 0a 16904i bk15: 0a 16904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.505723
Bank_Level_Parallism_Col = 3.507880
Bank_Level_Parallism_Ready = 2.378431
write_to_read_ratio_blp_rw_average = 0.525669
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.060341 
total_CMD = 16904 
util_bw = 1020 
Wasted_Col = 381 
Wasted_Row = 0 
Idle = 15503 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 583 
RTWc_limit = 627 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 583 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 16904 
n_nop = 16390 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.000237 
CoL_Bus_Util = 0.030170 
Either_Row_CoL_Bus_Util = 0.030407 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.855360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.85536
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16904 n_nop=16392 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.0601
n_activity=1431 dram_eff=0.71
bk0: 0a 16904i bk1: 0a 16905i bk2: 0a 16905i bk3: 0a 16906i bk4: 64a 15779i bk5: 64a 15749i bk6: 64a 15729i bk7: 64a 15739i bk8: 0a 16901i bk9: 0a 16904i bk10: 0a 16904i bk11: 0a 16904i bk12: 0a 16904i bk13: 0a 16904i bk14: 0a 16904i bk15: 0a 16904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.407801
Bank_Level_Parallism_Col = 3.405962
Bank_Level_Parallism_Ready = 2.301181
write_to_read_ratio_blp_rw_average = 0.521469
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.060104 
total_CMD = 16904 
util_bw = 1016 
Wasted_Col = 396 
Wasted_Row = 0 
Idle = 15492 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 576 
RTWc_limit = 635 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 635 

Commands details: 
total_CMD = 16904 
n_nop = 16392 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000237 
CoL_Bus_Util = 0.030052 
Either_Row_CoL_Bus_Util = 0.030289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.746155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.74615
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16904 n_nop=16392 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.0601
n_activity=1383 dram_eff=0.7346
bk0: 0a 16904i bk1: 0a 16906i bk2: 0a 16906i bk3: 0a 16906i bk4: 64a 15774i bk5: 64a 15753i bk6: 64a 15714i bk7: 64a 15685i bk8: 0a 16901i bk9: 0a 16902i bk10: 0a 16903i bk11: 0a 16903i bk12: 0a 16903i bk13: 0a 16904i bk14: 0a 16904i bk15: 0a 16904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.580029
Bank_Level_Parallism_Col = 3.577941
Bank_Level_Parallism_Ready = 2.311024
write_to_read_ratio_blp_rw_average = 0.519485
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.060104 
total_CMD = 16904 
util_bw = 1016 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 15540 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 16 
WTRc_limit = 589 
RTWc_limit = 620 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 589 
RTWc_limit_alone = 620 

Commands details: 
total_CMD = 16904 
n_nop = 16392 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000237 
CoL_Bus_Util = 0.030052 
Either_Row_CoL_Bus_Util = 0.030289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.774255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.77425
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16904 n_nop=16392 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.0601
n_activity=1429 dram_eff=0.711
bk0: 0a 16904i bk1: 0a 16905i bk2: 0a 16906i bk3: 0a 16907i bk4: 64a 15761i bk5: 64a 15780i bk6: 64a 15723i bk7: 64a 15742i bk8: 0a 16902i bk9: 0a 16903i bk10: 0a 16903i bk11: 0a 16903i bk12: 0a 16903i bk13: 0a 16903i bk14: 0a 16903i bk15: 0a 16904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.410511
Bank_Level_Parallism_Col = 3.407960
Bank_Level_Parallism_Ready = 2.265226
write_to_read_ratio_blp_rw_average = 0.508055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.060104 
total_CMD = 16904 
util_bw = 1016 
Wasted_Col = 394 
Wasted_Row = 0 
Idle = 15494 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 18 
WTRc_limit = 605 
RTWc_limit = 625 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 605 
RTWc_limit_alone = 625 

Commands details: 
total_CMD = 16904 
n_nop = 16392 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000237 
CoL_Bus_Util = 0.030052 
Either_Row_CoL_Bus_Util = 0.030289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.760708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.76071

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1704, Miss = 34, Miss_rate = 0.020, Pending_hits = 70, Reservation_fails = 9
L2_cache_bank[1]: Access = 1684, Miss = 33, Miss_rate = 0.020, Pending_hits = 50, Reservation_fails = 16
L2_cache_bank[2]: Access = 1684, Miss = 33, Miss_rate = 0.020, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[3]: Access = 1684, Miss = 33, Miss_rate = 0.020, Pending_hits = 46, Reservation_fails = 16
L2_cache_bank[4]: Access = 1684, Miss = 33, Miss_rate = 0.020, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[5]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 31, Reservation_fails = 13
L2_cache_bank[6]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 32, Reservation_fails = 11
L2_cache_bank[7]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 32, Reservation_fails = 8
L2_cache_bank[8]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 32, Reservation_fails = 5
L2_cache_bank[9]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 31, Reservation_fails = 6
L2_cache_bank[10]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[11]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 30, Reservation_fails = 4
L2_cache_bank[12]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 32, Reservation_fails = 9
L2_cache_bank[13]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 30, Reservation_fails = 5
L2_cache_bank[14]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 32, Reservation_fails = 7
L2_cache_bank[15]: Access = 1664, Miss = 32, Miss_rate = 0.019, Pending_hits = 30, Reservation_fails = 4
L2_total_cache_accesses = 26744
L2_total_cache_misses = 518
L2_total_cache_miss_rate = 0.0194
L2_total_cache_pending_hits = 612
L2_total_cache_reservation_fails = 129
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19465
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 90
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 90
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 100
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 129
L2_cache_data_port_util = 0.220
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=39472
icnt_total_pkts_simt_to_mem=51320
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 27.0176
	minimum = 6
	maximum = 183
Network latency average = 16.3674
	minimum = 6
	maximum = 134
Slowest packet = 36321
Flit latency average = 18.1774
	minimum = 6
	maximum = 133
Slowest flit = 68330
Fragmentation average = 0.00173611
	minimum = 0
	maximum = 13
Injected packet rate average = 0.086454
	minimum = 0 (at node 36)
	maximum = 0.135084 (at node 0)
Accepted packet rate average = 0.086454
	minimum = 0 (at node 36)
	maximum = 0.135084 (at node 0)
Injected flit rate average = 0.134484
	minimum = 0 (at node 36)
	maximum = 0.255159 (at node 0)
Accepted flit rate average= 0.134484
	minimum = 0 (at node 36)
	maximum = 0.255159 (at node 20)
Injected packet length average = 1.55556
Accepted packet length average = 1.55556
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6004 (6 samples)
	minimum = 6 (6 samples)
	maximum = 208.833 (6 samples)
Network latency average = 15.6164 (6 samples)
	minimum = 6 (6 samples)
	maximum = 180.833 (6 samples)
Flit latency average = 16.5714 (6 samples)
	minimum = 6 (6 samples)
	maximum = 179.167 (6 samples)
Fragmentation average = 0.130568 (6 samples)
	minimum = 0 (6 samples)
	maximum = 51.6667 (6 samples)
Injected packet rate average = 0.055755 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0905052 (6 samples)
Accepted packet rate average = 0.055755 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0905052 (6 samples)
Injected flit rate average = 0.0991878 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.182001 (6 samples)
Accepted flit rate average = 0.0991878 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.17236 (6 samples)
Injected packet size average = 1.77899 (6 samples)
Accepted packet size average = 1.77899 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 283989 (inst/sec)
gpgpu_simulation_rate = 1098 (cycle/sec)
gpgpu_silicon_slowdown = 1463570x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose naive             , Throughput = 0.0001 GB/s, Time = 1000.00000 ms, Size = 16384 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f0940324a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z18transposeCoalescedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z18transposeCoalescedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18transposeCoalescedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z18transposeCoalescedPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
Destroy streams for kernel 7: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 1692
gpu_sim_insn = 606208
gpu_ipc =     358.2790
gpu_tot_sim_cycle = 11574
gpu_tot_sim_insn = 3162112
gpu_tot_ipc =     273.2082
gpu_tot_issued_cta = 448
gpu_occupancy = 37.6324% 
gpu_tot_occupancy = 33.3262% 
max_total_param_size = 0
gpu_stall_dramfull = 9060
gpu_stall_icnt2sh    = 25176
partiton_level_parallism =       1.2459
partiton_level_parallism_total  =       2.4928
partiton_level_parallism_util =       5.7127
partiton_level_parallism_util_total  =       5.7144
L2_BW  =     118.0879 GB/Sec
L2_BW_total  =     236.2803 GB/Sec
gpu_total_sim_rate=287464

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 51712
	L1I_total_cache_misses = 4096
	L1I_total_cache_miss_rate = 0.0792
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 13312
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0962
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2869
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12032
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2869
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 47616
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4096
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3936
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 13312
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 51712

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2869
ctas_completed 448, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
211, 211, 211, 210, 211, 210, 211, 211, 211, 210, 211, 211, 211, 211, 211, 211, 211, 211, 211, 211, 210, 211, 211, 211, 47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 3227648
gpgpu_n_tot_w_icount = 100864
gpgpu_n_stall_shd_mem = 74673
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7168
gpgpu_n_mem_write_global = 21504
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 114688
gpgpu_n_store_insn = 114688
gpgpu_n_shmem_insn = 98304
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 425984
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2869
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2869
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21504
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:76805	W0_Idle:172672	W0_Scoreboard:68668	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:100864
single_issue_nums: WS0:43342	WS1:43432	
dual_issue_nums: WS0:3545	WS1:3500	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 57344 {8:7168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1024000 {40:16384,72:5120,}
traffic_breakdown_coretomem[INST_ACC_R] = 1280 {8:160,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 516096 {72:7168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172032 {8:21504,}
traffic_breakdown_memtocore[INST_ACC_R] = 21760 {136:160,}
maxmflatency = 883 
max_icnt2mem_latency = 261 
maxmrqlatency = 524 
max_icnt2sh_latency = 71 
averagemflatency = 175 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 194 
avg_icnt2sh_latency = 7 
mrq_lat_table:84 	8 	28 	43 	77 	128 	236 	403 	526 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26933 	1116 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4498 	10442 	8153 	5207 	242 	297 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22025 	3079 	3136 	447 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       262       788         0         0      1242      1267      1239      1266         0         0         0         0         0         0         0         0 
dram[1]:       294       840         0         0      1395      1260      1280      1259         0         0         0         0         0         0         0         0 
dram[2]:       280       228         0         0      1229      1256      1226      1255         0         0         0         0         0         0         0         0 
dram[3]:       588      1189         0         0      1397      1232      1283      1231         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1224      1256      1340      1366         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1236      1248      1394      1245         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1228      1234      1345      1345         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      1241      1234      1392      1232         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1536/41 = 37.463413
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2084
min_bank_accesses = 0!
chip skew: 268/256 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        62        64        62         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
total dram writes = 2030
min_bank_accesses = 0!
chip skew: 256/252 = 1.02
average mf latency per bank:
dram[0]:       5205      9442    none      none         979       920      1018       916    none      none      none      none      none      none      none      none  
dram[1]:       9558      9344    none      none         878       880       861       850    none      none      none      none      none      none      none      none  
dram[2]:       8955      9312    none      none         988       918      1025       916    none      none      none      none      none      none      none      none  
dram[3]:       9127      8984    none      none         879       872       863       841    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        1001       918      1019       921    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         859       859       862       878    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none        1003       929      1032       918    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         864       854       867       883    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       268       274       279       784       804       824       820         0         0         0         0         0         0         0         0
dram[1]:        284       272       307       282       883       841       849       785         0         0         0         0         0         0         0         0
dram[2]:        238       263       277       287       782       802       813       814         0         0         0         0         0         0         0         0
dram[3]:        277       258       313       303       877       803       839       737         0         0         0         0         0         0         0         0
dram[4]:        267       265       290       288       830       824       819       834         0         0         0         0         0         0         0         0
dram[5]:        258       267       283       282       788       800       822       790         0         0         0         0         0         0         0         0
dram[6]:        247       261       291       300       869       795       827       817         0         0         0         0         0         0         0         0
dram[7]:        232       288       274       283       809       764       831       800         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19798 n_nop=19268 n_act=7 n_pre=1 n_ref_event=0 n_req=194 n_rd=12 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.05273
n_activity=1532 dram_eff=0.6815
bk0: 8a 19750i bk1: 4a 19779i bk2: 0a 19799i bk3: 0a 19801i bk4: 64a 18702i bk5: 64a 18647i bk6: 64a 18610i bk7: 64a 18578i bk8: 0a 19795i bk9: 0a 19796i bk10: 0a 19797i bk11: 0a 19798i bk12: 0a 19798i bk13: 0a 19798i bk14: 0a 19798i bk15: 0a 19798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963918
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.393646
Bank_Level_Parallism_Col = 3.415503
Bank_Level_Parallism_Ready = 2.323755
write_to_read_ratio_blp_rw_average = 0.506169
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.052733 
total_CMD = 19798 
util_bw = 1044 
Wasted_Col = 397 
Wasted_Row = 12 
Idle = 18345 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 18 
WTRc_limit = 579 
RTWc_limit = 644 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 644 

Commands details: 
total_CMD = 19798 
n_nop = 19268 
Read = 12 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 194 
total_req = 522 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 522 
Row_Bus_Util =  0.000404 
CoL_Bus_Util = 0.026366 
Either_Row_CoL_Bus_Util = 0.026770 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.155117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.15512
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19798 n_nop=19272 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05253
n_activity=1502 dram_eff=0.6924
bk0: 4a 19780i bk1: 4a 19780i bk2: 0a 19798i bk3: 0a 19799i bk4: 64a 18609i bk5: 64a 18661i bk6: 64a 18653i bk7: 64a 18608i bk8: 0a 19795i bk9: 0a 19797i bk10: 0a 19797i bk11: 0a 19797i bk12: 0a 19797i bk13: 0a 19797i bk14: 0a 19798i bk15: 0a 19799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.401668
Bank_Level_Parallism_Col = 3.402507
Bank_Level_Parallism_Ready = 2.261539
write_to_read_ratio_blp_rw_average = 0.492746
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.052531 
total_CMD = 19798 
util_bw = 1040 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 18355 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 19 
WTRc_limit = 578 
RTWc_limit = 638 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 638 

Commands details: 
total_CMD = 19798 
n_nop = 19272 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000303 
CoL_Bus_Util = 0.026265 
Either_Row_CoL_Bus_Util = 0.026568 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.277250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.27725
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19798 n_nop=19274 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.05233
n_activity=1480 dram_eff=0.7
bk0: 4a 19780i bk1: 4a 19780i bk2: 0a 19800i bk3: 0a 19800i bk4: 64a 18701i bk5: 64a 18653i bk6: 64a 18602i bk7: 64a 18582i bk8: 0a 19795i bk9: 0a 19795i bk10: 0a 19797i bk11: 0a 19797i bk12: 0a 19797i bk13: 0a 19799i bk14: 0a 19799i bk15: 0a 19799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.444601
Bank_Level_Parallism_Col = 3.444130
Bank_Level_Parallism_Ready = 2.341699
write_to_read_ratio_blp_rw_average = 0.514380
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.052329 
total_CMD = 19798 
util_bw = 1036 
Wasted_Col = 385 
Wasted_Row = 0 
Idle = 18377 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 579 
RTWc_limit = 639 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 639 

Commands details: 
total_CMD = 19798 
n_nop = 19274 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000303 
CoL_Bus_Util = 0.026164 
Either_Row_CoL_Bus_Util = 0.026467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.137034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.13703
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19798 n_nop=19272 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.05253
n_activity=1537 dram_eff=0.6766
bk0: 4a 19780i bk1: 4a 19780i bk2: 0a 19799i bk3: 0a 19801i bk4: 64a 18638i bk5: 64a 18689i bk6: 64a 18632i bk7: 64a 18639i bk8: 0a 19795i bk9: 0a 19796i bk10: 0a 19797i bk11: 0a 19797i bk12: 0a 19797i bk13: 0a 19797i bk14: 0a 19797i bk15: 0a 19798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.297814
Bank_Level_Parallism_Col = 3.300685
Bank_Level_Parallism_Ready = 2.246154
write_to_read_ratio_blp_rw_average = 0.501826
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.052531 
total_CMD = 19798 
util_bw = 1040 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 18329 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 19798 
n_nop = 19272 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000303 
CoL_Bus_Util = 0.026265 
Either_Row_CoL_Bus_Util = 0.026568 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.196333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19633
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19798 n_nop=19284 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.05152
n_activity=1432 dram_eff=0.7123
bk0: 0a 19798i bk1: 0a 19800i bk2: 0a 19800i bk3: 0a 19800i bk4: 64a 18648i bk5: 64a 18641i bk6: 64a 18606i bk7: 64a 18583i bk8: 0a 19795i bk9: 0a 19796i bk10: 0a 19796i bk11: 0a 19796i bk12: 0a 19797i bk13: 0a 19798i bk14: 0a 19798i bk15: 0a 19798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.505723
Bank_Level_Parallism_Col = 3.507880
Bank_Level_Parallism_Ready = 2.378431
write_to_read_ratio_blp_rw_average = 0.525669
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.051520 
total_CMD = 19798 
util_bw = 1020 
Wasted_Col = 381 
Wasted_Row = 0 
Idle = 18397 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 583 
RTWc_limit = 627 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 583 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 19798 
n_nop = 19284 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.000202 
CoL_Bus_Util = 0.025760 
Either_Row_CoL_Bus_Util = 0.025962 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.291797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.2918
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19798 n_nop=19286 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.05132
n_activity=1431 dram_eff=0.71
bk0: 0a 19798i bk1: 0a 19799i bk2: 0a 19799i bk3: 0a 19800i bk4: 64a 18673i bk5: 64a 18643i bk6: 64a 18623i bk7: 64a 18633i bk8: 0a 19795i bk9: 0a 19798i bk10: 0a 19798i bk11: 0a 19798i bk12: 0a 19798i bk13: 0a 19798i bk14: 0a 19798i bk15: 0a 19798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.407801
Bank_Level_Parallism_Col = 3.405962
Bank_Level_Parallism_Ready = 2.301181
write_to_read_ratio_blp_rw_average = 0.521469
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.051318 
total_CMD = 19798 
util_bw = 1016 
Wasted_Col = 396 
Wasted_Row = 0 
Idle = 18386 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 576 
RTWc_limit = 635 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 635 

Commands details: 
total_CMD = 19798 
n_nop = 19286 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000202 
CoL_Bus_Util = 0.025659 
Either_Row_CoL_Bus_Util = 0.025861 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.198555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19856
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19798 n_nop=19286 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.05132
n_activity=1383 dram_eff=0.7346
bk0: 0a 19798i bk1: 0a 19800i bk2: 0a 19800i bk3: 0a 19800i bk4: 64a 18668i bk5: 64a 18647i bk6: 64a 18608i bk7: 64a 18579i bk8: 0a 19795i bk9: 0a 19796i bk10: 0a 19797i bk11: 0a 19797i bk12: 0a 19797i bk13: 0a 19798i bk14: 0a 19798i bk15: 0a 19798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.580029
Bank_Level_Parallism_Col = 3.577941
Bank_Level_Parallism_Ready = 2.311024
write_to_read_ratio_blp_rw_average = 0.519485
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.051318 
total_CMD = 19798 
util_bw = 1016 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 18434 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 16 
WTRc_limit = 589 
RTWc_limit = 620 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 589 
RTWc_limit_alone = 620 

Commands details: 
total_CMD = 19798 
n_nop = 19286 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000202 
CoL_Bus_Util = 0.025659 
Either_Row_CoL_Bus_Util = 0.025861 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.222548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.22255
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19798 n_nop=19286 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.05132
n_activity=1429 dram_eff=0.711
bk0: 0a 19798i bk1: 0a 19799i bk2: 0a 19800i bk3: 0a 19801i bk4: 64a 18655i bk5: 64a 18674i bk6: 64a 18617i bk7: 64a 18636i bk8: 0a 19796i bk9: 0a 19797i bk10: 0a 19797i bk11: 0a 19797i bk12: 0a 19797i bk13: 0a 19797i bk14: 0a 19797i bk15: 0a 19798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.410511
Bank_Level_Parallism_Col = 3.407960
Bank_Level_Parallism_Ready = 2.265226
write_to_read_ratio_blp_rw_average = 0.508055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.051318 
total_CMD = 19798 
util_bw = 1016 
Wasted_Col = 394 
Wasted_Row = 0 
Idle = 18388 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 18 
WTRc_limit = 605 
RTWc_limit = 625 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 605 
RTWc_limit_alone = 625 

Commands details: 
total_CMD = 19798 
n_nop = 19286 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000202 
CoL_Bus_Util = 0.025659 
Either_Row_CoL_Bus_Util = 0.025861 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.210981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.21098

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1832, Miss = 34, Miss_rate = 0.019, Pending_hits = 70, Reservation_fails = 9
L2_cache_bank[1]: Access = 1812, Miss = 33, Miss_rate = 0.018, Pending_hits = 50, Reservation_fails = 16
L2_cache_bank[2]: Access = 1812, Miss = 33, Miss_rate = 0.018, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[3]: Access = 1812, Miss = 33, Miss_rate = 0.018, Pending_hits = 46, Reservation_fails = 16
L2_cache_bank[4]: Access = 1812, Miss = 33, Miss_rate = 0.018, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[5]: Access = 1812, Miss = 33, Miss_rate = 0.018, Pending_hits = 50, Reservation_fails = 13
L2_cache_bank[6]: Access = 1812, Miss = 33, Miss_rate = 0.018, Pending_hits = 51, Reservation_fails = 11
L2_cache_bank[7]: Access = 1812, Miss = 33, Miss_rate = 0.018, Pending_hits = 51, Reservation_fails = 8
L2_cache_bank[8]: Access = 1792, Miss = 32, Miss_rate = 0.018, Pending_hits = 32, Reservation_fails = 5
L2_cache_bank[9]: Access = 1792, Miss = 32, Miss_rate = 0.018, Pending_hits = 31, Reservation_fails = 6
L2_cache_bank[10]: Access = 1792, Miss = 32, Miss_rate = 0.018, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[11]: Access = 1792, Miss = 32, Miss_rate = 0.018, Pending_hits = 30, Reservation_fails = 4
L2_cache_bank[12]: Access = 1792, Miss = 32, Miss_rate = 0.018, Pending_hits = 32, Reservation_fails = 9
L2_cache_bank[13]: Access = 1792, Miss = 32, Miss_rate = 0.018, Pending_hits = 30, Reservation_fails = 5
L2_cache_bank[14]: Access = 1792, Miss = 32, Miss_rate = 0.018, Pending_hits = 32, Reservation_fails = 7
L2_cache_bank[15]: Access = 1792, Miss = 32, Miss_rate = 0.018, Pending_hits = 30, Reservation_fails = 4
L2_total_cache_accesses = 28852
L2_total_cache_misses = 521
L2_total_cache_miss_rate = 0.0181
L2_total_cache_pending_hits = 669
L2_total_cache_reservation_fails = 129
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20489
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 147
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 147
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7168
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21504
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 160
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 129
L2_cache_data_port_util = 0.210
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=43868
icnt_total_pkts_simt_to_mem=55476
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.7621
	minimum = 6
	maximum = 126
Network latency average = 17.6603
	minimum = 6
	maximum = 110
Slowest packet = 55717
Flit latency average = 17.7684
	minimum = 6
	maximum = 108
Slowest flit = 95431
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0270517
	minimum = 0 (at node 36)
	maximum = 0.0474816 (at node 25)
Accepted packet rate average = 0.0270517
	minimum = 0 (at node 36)
	maximum = 0.0474816 (at node 25)
Injected flit rate average = 0.0548733
	minimum = 0 (at node 36)
	maximum = 0.114212 (at node 25)
Accepted flit rate average= 0.0548733
	minimum = 0 (at node 36)
	maximum = 0.0885467 (at node 25)
Injected packet length average = 2.02846
Accepted packet length average = 2.02846
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.0521 (7 samples)
	minimum = 6 (7 samples)
	maximum = 197 (7 samples)
Network latency average = 15.9084 (7 samples)
	minimum = 6 (7 samples)
	maximum = 170.714 (7 samples)
Flit latency average = 16.7424 (7 samples)
	minimum = 6 (7 samples)
	maximum = 169 (7 samples)
Fragmentation average = 0.111915 (7 samples)
	minimum = 0 (7 samples)
	maximum = 44.2857 (7 samples)
Injected packet rate average = 0.0516545 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0843589 (7 samples)
Accepted packet rate average = 0.0516545 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0843589 (7 samples)
Injected flit rate average = 0.0928572 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.172317 (7 samples)
Accepted flit rate average = 0.0928572 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.160386 (7 samples)
Injected packet size average = 1.79766 (7 samples)
Accepted packet size average = 1.79766 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 287464 (inst/sec)
gpgpu_simulation_rate = 1052 (cycle/sec)
gpgpu_silicon_slowdown = 1527566x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f0940324a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z18transposeCoalescedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z18transposeCoalescedPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
Destroy streams for kernel 8: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 1137
gpu_sim_insn = 606208
gpu_ipc =     533.1645
gpu_tot_sim_cycle = 12711
gpu_tot_sim_insn = 3768320
gpu_tot_ipc =     296.4613
gpu_tot_issued_cta = 512
gpu_occupancy = 33.1061% 
gpu_tot_occupancy = 33.3089% 
max_total_param_size = 0
gpu_stall_dramfull = 9149
gpu_stall_icnt2sh    = 25614
partiton_level_parallism =       1.8012
partiton_level_parallism_total  =       2.4310
partiton_level_parallism_util =       3.7372
partiton_level_parallism_util_total  =       5.5208
L2_BW  =     170.7279 GB/Sec
L2_BW_total  =     230.4166 GB/Sec
gpu_total_sim_rate=314026

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61440
	L1I_total_cache_misses = 4096
	L1I_total_cache_miss_rate = 0.0667
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 15360
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0833
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2869
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2869
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 57344
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4096
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3936
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 15360
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 61440

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2869
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
250, 250, 250, 249, 250, 249, 250, 250, 250, 249, 250, 250, 250, 250, 250, 250, 250, 250, 250, 250, 249, 250, 250, 250, 47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 3833856
gpgpu_n_tot_w_icount = 119808
gpgpu_n_stall_shd_mem = 81004
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 22528
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 131072
gpgpu_n_store_insn = 131072
gpgpu_n_shmem_insn = 131072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 491520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2869
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2869
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7168
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22528
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:80415	W0_Idle:180115	W0_Scoreboard:74727	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:119808
single_issue_nums: WS0:51790	WS1:51880	
dual_issue_nums: WS0:4057	WS1:4012	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1097728 {40:16384,72:6144,}
traffic_breakdown_coretomem[INST_ACC_R] = 1280 {8:160,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 589824 {72:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 180224 {8:22528,}
traffic_breakdown_memtocore[INST_ACC_R] = 21760 {136:160,}
maxmflatency = 883 
max_icnt2mem_latency = 261 
maxmrqlatency = 524 
max_icnt2sh_latency = 71 
averagemflatency = 172 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 194 
avg_icnt2sh_latency = 7 
mrq_lat_table:84 	8 	28 	43 	77 	128 	236 	403 	526 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28981 	1116 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5532 	11007 	8477 	5323 	251 	297 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23478 	3582 	3228 	447 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       262       788         0         0      1242      1267      1239      1266         0         0         0         0         0         0         0         0 
dram[1]:       294       840         0         0      1395      1260      1280      1259         0         0         0         0         0         0         0         0 
dram[2]:       280       228         0         0      1229      1256      1226      1255         0         0         0         0         0         0         0         0 
dram[3]:       588      1189         0         0      1397      1232      1283      1231         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1224      1256      1340      1366         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1236      1248      1394      1245         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1228      1234      1345      1345         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      1241      1234      1392      1232         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1536/41 = 37.463413
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2084
min_bank_accesses = 0!
chip skew: 268/256 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        62        64        62         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
total dram writes = 2030
min_bank_accesses = 0!
chip skew: 256/252 = 1.02
average mf latency per bank:
dram[0]:       5769     10598    none      none        1016       955      1056       952    none      none      none      none      none      none      none      none  
dram[1]:      10655     10454    none      none         913       915       896       885    none      none      none      none      none      none      none      none  
dram[2]:      10102     10477    none      none        1027       953      1064       953    none      none      none      none      none      none      none      none  
dram[3]:      10224     10083    none      none         915       907       898       877    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        1040       952      1058       956    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         894       894       897       915    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none        1044       964      1071       954    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         900       890       902       920    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       268       274       279       784       804       824       820         0         0         0         0         0         0         0         0
dram[1]:        284       272       307       282       883       841       849       785         0         0         0         0         0         0         0         0
dram[2]:        238       263       277       287       782       802       813       814         0         0         0         0         0         0         0         0
dram[3]:        277       258       313       303       877       803       839       737         0         0         0         0         0         0         0         0
dram[4]:        267       265       290       288       830       824       819       834         0         0         0         0         0         0         0         0
dram[5]:        258       267       283       282       788       800       822       790         0         0         0         0         0         0         0         0
dram[6]:        247       261       291       300       869       795       827       817         0         0         0         0         0         0         0         0
dram[7]:        232       288       274       283       809       764       831       800         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21742 n_nop=21212 n_act=7 n_pre=1 n_ref_event=0 n_req=194 n_rd=12 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.04802
n_activity=1532 dram_eff=0.6815
bk0: 8a 21694i bk1: 4a 21723i bk2: 0a 21743i bk3: 0a 21745i bk4: 64a 20646i bk5: 64a 20591i bk6: 64a 20554i bk7: 64a 20522i bk8: 0a 21739i bk9: 0a 21740i bk10: 0a 21741i bk11: 0a 21742i bk12: 0a 21742i bk13: 0a 21742i bk14: 0a 21742i bk15: 0a 21742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963918
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.393646
Bank_Level_Parallism_Col = 3.415503
Bank_Level_Parallism_Ready = 2.323755
write_to_read_ratio_blp_rw_average = 0.506169
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.048018 
total_CMD = 21742 
util_bw = 1044 
Wasted_Col = 397 
Wasted_Row = 12 
Idle = 20289 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 18 
WTRc_limit = 579 
RTWc_limit = 644 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 644 

Commands details: 
total_CMD = 21742 
n_nop = 21212 
Read = 12 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 194 
total_req = 522 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 522 
Row_Bus_Util =  0.000368 
CoL_Bus_Util = 0.024009 
Either_Row_CoL_Bus_Util = 0.024377 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.873011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.87301
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21742 n_nop=21216 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04783
n_activity=1502 dram_eff=0.6924
bk0: 4a 21724i bk1: 4a 21724i bk2: 0a 21742i bk3: 0a 21743i bk4: 64a 20553i bk5: 64a 20605i bk6: 64a 20597i bk7: 64a 20552i bk8: 0a 21739i bk9: 0a 21741i bk10: 0a 21741i bk11: 0a 21741i bk12: 0a 21741i bk13: 0a 21741i bk14: 0a 21742i bk15: 0a 21743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.401668
Bank_Level_Parallism_Col = 3.402507
Bank_Level_Parallism_Ready = 2.261539
write_to_read_ratio_blp_rw_average = 0.492746
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047834 
total_CMD = 21742 
util_bw = 1040 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 20299 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 19 
WTRc_limit = 578 
RTWc_limit = 638 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 638 

Commands details: 
total_CMD = 21742 
n_nop = 21216 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000276 
CoL_Bus_Util = 0.023917 
Either_Row_CoL_Bus_Util = 0.024193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.984224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.98422
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21742 n_nop=21218 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.04765
n_activity=1480 dram_eff=0.7
bk0: 4a 21724i bk1: 4a 21724i bk2: 0a 21744i bk3: 0a 21744i bk4: 64a 20645i bk5: 64a 20597i bk6: 64a 20546i bk7: 64a 20526i bk8: 0a 21739i bk9: 0a 21739i bk10: 0a 21741i bk11: 0a 21741i bk12: 0a 21741i bk13: 0a 21743i bk14: 0a 21743i bk15: 0a 21743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.444601
Bank_Level_Parallism_Col = 3.444130
Bank_Level_Parallism_Ready = 2.341699
write_to_read_ratio_blp_rw_average = 0.514380
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047650 
total_CMD = 21742 
util_bw = 1036 
Wasted_Col = 385 
Wasted_Row = 0 
Idle = 20321 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 579 
RTWc_limit = 639 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 639 

Commands details: 
total_CMD = 21742 
n_nop = 21218 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000276 
CoL_Bus_Util = 0.023825 
Either_Row_CoL_Bus_Util = 0.024101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.856545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.85654
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21742 n_nop=21216 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04783
n_activity=1537 dram_eff=0.6766
bk0: 4a 21724i bk1: 4a 21724i bk2: 0a 21743i bk3: 0a 21745i bk4: 64a 20582i bk5: 64a 20633i bk6: 64a 20576i bk7: 64a 20583i bk8: 0a 21739i bk9: 0a 21740i bk10: 0a 21741i bk11: 0a 21741i bk12: 0a 21741i bk13: 0a 21741i bk14: 0a 21741i bk15: 0a 21742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.297814
Bank_Level_Parallism_Col = 3.300685
Bank_Level_Parallism_Ready = 2.246154
write_to_read_ratio_blp_rw_average = 0.501826
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047834 
total_CMD = 21742 
util_bw = 1040 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 20273 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 21742 
n_nop = 21216 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000276 
CoL_Bus_Util = 0.023917 
Either_Row_CoL_Bus_Util = 0.024193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.910542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.91054
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21742 n_nop=21228 n_act=4 n_pre=0 n_ref_event=0 n_req=191 n_rd=0 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.04691
n_activity=1432 dram_eff=0.7123
bk0: 0a 21742i bk1: 0a 21744i bk2: 0a 21744i bk3: 0a 21744i bk4: 64a 20592i bk5: 64a 20585i bk6: 64a 20550i bk7: 64a 20527i bk8: 0a 21739i bk9: 0a 21740i bk10: 0a 21740i bk11: 0a 21740i bk12: 0a 21741i bk13: 0a 21742i bk14: 0a 21742i bk15: 0a 21742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979058
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.505723
Bank_Level_Parallism_Col = 3.507880
Bank_Level_Parallism_Ready = 2.378431
write_to_read_ratio_blp_rw_average = 0.525669
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.046914 
total_CMD = 21742 
util_bw = 1020 
Wasted_Col = 381 
Wasted_Row = 0 
Idle = 20341 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 22 
WTRc_limit = 583 
RTWc_limit = 627 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 583 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 21742 
n_nop = 21228 
Read = 0 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 510 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.023457 
Either_Row_CoL_Bus_Util = 0.023641 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.997470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.99747
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21742 n_nop=21230 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.04673
n_activity=1431 dram_eff=0.71
bk0: 0a 21742i bk1: 0a 21743i bk2: 0a 21743i bk3: 0a 21744i bk4: 64a 20617i bk5: 64a 20587i bk6: 64a 20567i bk7: 64a 20577i bk8: 0a 21739i bk9: 0a 21742i bk10: 0a 21742i bk11: 0a 21742i bk12: 0a 21742i bk13: 0a 21742i bk14: 0a 21742i bk15: 0a 21742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.407801
Bank_Level_Parallism_Col = 3.405962
Bank_Level_Parallism_Ready = 2.301181
write_to_read_ratio_blp_rw_average = 0.521469
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.046730 
total_CMD = 21742 
util_bw = 1016 
Wasted_Col = 396 
Wasted_Row = 0 
Idle = 20330 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 576 
RTWc_limit = 635 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 635 

Commands details: 
total_CMD = 21742 
n_nop = 21230 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.023365 
Either_Row_CoL_Bus_Util = 0.023549 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.912565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.91257
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21742 n_nop=21230 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.04673
n_activity=1383 dram_eff=0.7346
bk0: 0a 21742i bk1: 0a 21744i bk2: 0a 21744i bk3: 0a 21744i bk4: 64a 20612i bk5: 64a 20591i bk6: 64a 20552i bk7: 64a 20523i bk8: 0a 21739i bk9: 0a 21740i bk10: 0a 21741i bk11: 0a 21741i bk12: 0a 21741i bk13: 0a 21742i bk14: 0a 21742i bk15: 0a 21742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.580029
Bank_Level_Parallism_Col = 3.577941
Bank_Level_Parallism_Ready = 2.311024
write_to_read_ratio_blp_rw_average = 0.519485
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.046730 
total_CMD = 21742 
util_bw = 1016 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 20378 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 16 
WTRc_limit = 589 
RTWc_limit = 620 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 589 
RTWc_limit_alone = 620 

Commands details: 
total_CMD = 21742 
n_nop = 21230 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.023365 
Either_Row_CoL_Bus_Util = 0.023549 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.934413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.93441
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21742 n_nop=21230 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.04673
n_activity=1429 dram_eff=0.711
bk0: 0a 21742i bk1: 0a 21743i bk2: 0a 21744i bk3: 0a 21745i bk4: 64a 20599i bk5: 64a 20618i bk6: 64a 20561i bk7: 64a 20580i bk8: 0a 21740i bk9: 0a 21741i bk10: 0a 21741i bk11: 0a 21741i bk12: 0a 21741i bk13: 0a 21741i bk14: 0a 21741i bk15: 0a 21742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.410511
Bank_Level_Parallism_Col = 3.407960
Bank_Level_Parallism_Ready = 2.265226
write_to_read_ratio_blp_rw_average = 0.508055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.046730 
total_CMD = 21742 
util_bw = 1016 
Wasted_Col = 394 
Wasted_Row = 0 
Idle = 20332 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 18 
WTRc_limit = 605 
RTWc_limit = 625 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 605 
RTWc_limit_alone = 625 

Commands details: 
total_CMD = 21742 
n_nop = 21230 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.023365 
Either_Row_CoL_Bus_Util = 0.023549 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.923880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.92388

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1960, Miss = 34, Miss_rate = 0.017, Pending_hits = 70, Reservation_fails = 9
L2_cache_bank[1]: Access = 1940, Miss = 33, Miss_rate = 0.017, Pending_hits = 50, Reservation_fails = 16
L2_cache_bank[2]: Access = 1940, Miss = 33, Miss_rate = 0.017, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[3]: Access = 1940, Miss = 33, Miss_rate = 0.017, Pending_hits = 46, Reservation_fails = 16
L2_cache_bank[4]: Access = 1940, Miss = 33, Miss_rate = 0.017, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[5]: Access = 1940, Miss = 33, Miss_rate = 0.017, Pending_hits = 50, Reservation_fails = 13
L2_cache_bank[6]: Access = 1940, Miss = 33, Miss_rate = 0.017, Pending_hits = 51, Reservation_fails = 11
L2_cache_bank[7]: Access = 1940, Miss = 33, Miss_rate = 0.017, Pending_hits = 51, Reservation_fails = 8
L2_cache_bank[8]: Access = 1920, Miss = 32, Miss_rate = 0.017, Pending_hits = 32, Reservation_fails = 5
L2_cache_bank[9]: Access = 1920, Miss = 32, Miss_rate = 0.017, Pending_hits = 31, Reservation_fails = 6
L2_cache_bank[10]: Access = 1920, Miss = 32, Miss_rate = 0.017, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[11]: Access = 1920, Miss = 32, Miss_rate = 0.017, Pending_hits = 30, Reservation_fails = 4
L2_cache_bank[12]: Access = 1920, Miss = 32, Miss_rate = 0.017, Pending_hits = 32, Reservation_fails = 9
L2_cache_bank[13]: Access = 1920, Miss = 32, Miss_rate = 0.017, Pending_hits = 30, Reservation_fails = 5
L2_cache_bank[14]: Access = 1920, Miss = 32, Miss_rate = 0.017, Pending_hits = 32, Reservation_fails = 7
L2_cache_bank[15]: Access = 1920, Miss = 32, Miss_rate = 0.017, Pending_hits = 30, Reservation_fails = 4
L2_total_cache_accesses = 30900
L2_total_cache_misses = 521
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 669
L2_total_cache_reservation_fails = 129
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 147
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 147
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22528
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 160
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 129
L2_cache_data_port_util = 0.212
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=47964
icnt_total_pkts_simt_to_mem=59572
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.5122
	minimum = 6
	maximum = 123
Network latency average = 12.3376
	minimum = 6
	maximum = 110
Slowest packet = 59618
Flit latency average = 12.8737
	minimum = 6
	maximum = 108
Slowest flit = 103306
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0391213
	minimum = 0 (at node 36)
	maximum = 0.061127 (at node 8)
Accepted packet rate average = 0.0391213
	minimum = 0 (at node 36)
	maximum = 0.061127 (at node 8)
Injected flit rate average = 0.0782426
	minimum = 0 (at node 36)
	maximum = 0.122254 (at node 8)
Accepted flit rate average= 0.0782426
	minimum = 0 (at node 36)
	maximum = 0.122254 (at node 8)
Injected packet length average = 2
Accepted packet length average = 2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.1096 (8 samples)
	minimum = 6 (8 samples)
	maximum = 187.75 (8 samples)
Network latency average = 15.4621 (8 samples)
	minimum = 6 (8 samples)
	maximum = 163.125 (8 samples)
Flit latency average = 16.2588 (8 samples)
	minimum = 6 (8 samples)
	maximum = 161.375 (8 samples)
Fragmentation average = 0.0979257 (8 samples)
	minimum = 0 (8 samples)
	maximum = 38.75 (8 samples)
Injected packet rate average = 0.0500879 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.081455 (8 samples)
Accepted packet rate average = 0.0500879 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.081455 (8 samples)
Injected flit rate average = 0.0910304 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.166059 (8 samples)
Accepted flit rate average = 0.0910304 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.15562 (8 samples)
Injected packet size average = 1.81741 (8 samples)
Accepted packet size average = 1.81741 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 314026 (inst/sec)
gpgpu_simulation_rate = 1059 (cycle/sec)
gpgpu_silicon_slowdown = 1517469x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose coalesced         , Throughput = 0.0001 GB/s, Time = 1000.00000 ms, Size = 16384 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f094033e4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z24transposeNoBankConflictsPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z24transposeNoBankConflictsPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24transposeNoBankConflictsPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z24transposeNoBankConflictsPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
Destroy streams for kernel 9: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 1410
gpu_sim_insn = 573440
gpu_ipc =     406.6950
gpu_tot_sim_cycle = 14121
gpu_tot_sim_insn = 4341760
gpu_tot_ipc =     307.4683
gpu_tot_issued_cta = 576
gpu_occupancy = 37.7430% 
gpu_tot_occupancy = 33.7797% 
max_total_param_size = 0
gpu_stall_dramfull = 11191
gpu_stall_icnt2sh    = 30828
partiton_level_parallism =       1.4809
partiton_level_parallism_total  =       2.3361
partiton_level_parallism_util =       5.6280
partiton_level_parallism_util_total  =       5.5275
L2_BW  =     140.3610 GB/Sec
L2_BW_total  =     221.4244 GB/Sec
gpu_total_sim_rate=310125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 70656
	L1I_total_cache_misses = 5120
	L1I_total_cache_miss_rate = 0.0725
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 17408
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0735
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2869
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2869
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 65536
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 17408
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70656

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2869
ctas_completed 576, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
286, 286, 286, 285, 286, 285, 286, 286, 286, 285, 286, 286, 286, 286, 286, 286, 286, 286, 286, 286, 285, 286, 286, 286, 47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 4407296
gpgpu_n_tot_w_icount = 137728
gpgpu_n_stall_shd_mem = 85430
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9216
gpgpu_n_mem_write_global = 23552
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 147456
gpgpu_n_store_insn = 147456
gpgpu_n_shmem_insn = 163840
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 557056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2869
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2869
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8192
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 23552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84039	W0_Idle:203843	W0_Scoreboard:83065	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:137728
single_issue_nums: WS0:60238	WS1:60328	
dual_issue_nums: WS0:4313	WS1:4268	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 73728 {8:9216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1171456 {40:16384,72:7168,}
traffic_breakdown_coretomem[INST_ACC_R] = 1600 {8:200,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 663552 {72:9216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 188416 {8:23552,}
traffic_breakdown_memtocore[INST_ACC_R] = 27200 {136:200,}
maxmflatency = 883 
max_icnt2mem_latency = 261 
maxmrqlatency = 524 
max_icnt2sh_latency = 71 
averagemflatency = 173 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 193 
avg_icnt2sh_latency = 8 
mrq_lat_table:86 	8 	28 	43 	77 	128 	236 	403 	526 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30934 	1211 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5789 	11770 	9409 	5455 	255 	297 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24528 	3940 	3731 	584 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       262       788         0         0      1242      1267      1239      1266         0         0         0         0         0         0         0         0 
dram[1]:       294       840         0         0      1395      1260      1280      1259         0         0         0         0         0         0         0         0 
dram[2]:       280       228         0         0      1229      1256      1226      1255         0         0         0         0         0         0         0         0 
dram[3]:       588      1189         0         0      1397      1232      1283      1231         0         0         0         0         0         0         0         0 
dram[4]:       292       893         0         0      1224      1256      1340      1366         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1236      1248      1394      1245         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1228      1234      1345      1345         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      1241      1234      1392      1232         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1538/43 = 35.767441
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2092
min_bank_accesses = 0!
chip skew: 268/256 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        62        64        62         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
total dram writes = 2030
min_bank_accesses = 0!
chip skew: 256/252 = 1.02
average mf latency per bank:
dram[0]:       6496     11998    none      none        1052       990      1091       988    none      none      none      none      none      none      none      none  
dram[1]:      12046     11932    none      none         949       951       931       921    none      none      none      none      none      none      none      none  
dram[2]:      11486     11805    none      none        1064       988      1100       990    none      none      none      none      none      none      none      none  
dram[3]:      11538     11576    none      none         951       943       933       913    none      none      none      none      none      none      none      none  
dram[4]:      12043     12038    none      none        1078       987      1096       993    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         929       929       932       952    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none        1083      1000      1110       991    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         936       925       937       957    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       268       287       281       784       804       824       820         0         0         0         0         0         0         0         0
dram[1]:        284       272       307       282       883       841       849       785         0         0         0         0         0         0         0         0
dram[2]:        238       263       277       287       782       802       813       814         0         0         0         0         0         0         0         0
dram[3]:        277       258       313       303       877       803       839       737         0         0         0         0         0         0         0         0
dram[4]:        267       265       290       288       830       824       819       834         0         0         0         0         0         0         0         0
dram[5]:        258       282       283       285       788       800       822       790         0         0         0         0         0         0         0         0
dram[6]:        247       276       291       300       869       795       827       817         0         0         0         0         0         0         0         0
dram[7]:        279       288       278       284       809       764       831       800         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24154 n_nop=23624 n_act=7 n_pre=1 n_ref_event=0 n_req=194 n_rd=12 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.04322
n_activity=1532 dram_eff=0.6815
bk0: 8a 24106i bk1: 4a 24135i bk2: 0a 24155i bk3: 0a 24157i bk4: 64a 23058i bk5: 64a 23003i bk6: 64a 22966i bk7: 64a 22934i bk8: 0a 24151i bk9: 0a 24152i bk10: 0a 24153i bk11: 0a 24154i bk12: 0a 24154i bk13: 0a 24154i bk14: 0a 24154i bk15: 0a 24154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963918
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.393646
Bank_Level_Parallism_Col = 3.415503
Bank_Level_Parallism_Ready = 2.323755
write_to_read_ratio_blp_rw_average = 0.506169
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.043223 
total_CMD = 24154 
util_bw = 1044 
Wasted_Col = 397 
Wasted_Row = 12 
Idle = 22701 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 18 
WTRc_limit = 579 
RTWc_limit = 644 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 644 

Commands details: 
total_CMD = 24154 
n_nop = 23624 
Read = 12 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 194 
total_req = 522 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 522 
Row_Bus_Util =  0.000331 
CoL_Bus_Util = 0.021611 
Either_Row_CoL_Bus_Util = 0.021943 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.586114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58611
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24154 n_nop=23628 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04306
n_activity=1502 dram_eff=0.6924
bk0: 4a 24136i bk1: 4a 24136i bk2: 0a 24154i bk3: 0a 24155i bk4: 64a 22965i bk5: 64a 23017i bk6: 64a 23009i bk7: 64a 22964i bk8: 0a 24151i bk9: 0a 24153i bk10: 0a 24153i bk11: 0a 24153i bk12: 0a 24153i bk13: 0a 24153i bk14: 0a 24154i bk15: 0a 24155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.401668
Bank_Level_Parallism_Col = 3.402507
Bank_Level_Parallism_Ready = 2.261539
write_to_read_ratio_blp_rw_average = 0.492746
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.043057 
total_CMD = 24154 
util_bw = 1040 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 22711 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 19 
WTRc_limit = 578 
RTWc_limit = 638 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 638 

Commands details: 
total_CMD = 24154 
n_nop = 23628 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.021529 
Either_Row_CoL_Bus_Util = 0.021777 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.686222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.68622
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24154 n_nop=23630 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.04289
n_activity=1480 dram_eff=0.7
bk0: 4a 24136i bk1: 4a 24136i bk2: 0a 24156i bk3: 0a 24156i bk4: 64a 23057i bk5: 64a 23009i bk6: 64a 22958i bk7: 64a 22938i bk8: 0a 24151i bk9: 0a 24151i bk10: 0a 24153i bk11: 0a 24153i bk12: 0a 24153i bk13: 0a 24155i bk14: 0a 24155i bk15: 0a 24155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.444601
Bank_Level_Parallism_Col = 3.444130
Bank_Level_Parallism_Ready = 2.341699
write_to_read_ratio_blp_rw_average = 0.514380
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.042891 
total_CMD = 24154 
util_bw = 1036 
Wasted_Col = 385 
Wasted_Row = 0 
Idle = 22733 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 579 
RTWc_limit = 639 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 639 

Commands details: 
total_CMD = 24154 
n_nop = 23630 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.021446 
Either_Row_CoL_Bus_Util = 0.021694 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.571293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57129
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24154 n_nop=23628 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04306
n_activity=1537 dram_eff=0.6766
bk0: 4a 24136i bk1: 4a 24136i bk2: 0a 24155i bk3: 0a 24157i bk4: 64a 22994i bk5: 64a 23045i bk6: 64a 22988i bk7: 64a 22995i bk8: 0a 24151i bk9: 0a 24152i bk10: 0a 24153i bk11: 0a 24153i bk12: 0a 24153i bk13: 0a 24153i bk14: 0a 24153i bk15: 0a 24154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.297814
Bank_Level_Parallism_Col = 3.300685
Bank_Level_Parallism_Ready = 2.246154
write_to_read_ratio_blp_rw_average = 0.501826
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.043057 
total_CMD = 24154 
util_bw = 1040 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 22685 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 24154 
n_nop = 23628 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.021529 
Either_Row_CoL_Bus_Util = 0.021777 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.619897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6199
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24154 n_nop=23630 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.04289
n_activity=1512 dram_eff=0.6852
bk0: 4a 24136i bk1: 4a 24137i bk2: 0a 24155i bk3: 0a 24155i bk4: 64a 23003i bk5: 64a 22996i bk6: 64a 22961i bk7: 64a 22938i bk8: 0a 24150i bk9: 0a 24153i bk10: 0a 24153i bk11: 0a 24153i bk12: 0a 24154i bk13: 0a 24155i bk14: 0a 24155i bk15: 0a 24155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.439415
Bank_Level_Parallism_Col = 3.444832
Bank_Level_Parallism_Ready = 2.357143
write_to_read_ratio_blp_rw_average = 0.512453
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.042891 
total_CMD = 24154 
util_bw = 1036 
Wasted_Col = 405 
Wasted_Row = 0 
Idle = 22713 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 22 
WTRc_limit = 583 
RTWc_limit = 627 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 583 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 24154 
n_nop = 23630 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.021446 
Either_Row_CoL_Bus_Util = 0.021694 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.698145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.69815
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24154 n_nop=23642 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.04206
n_activity=1431 dram_eff=0.71
bk0: 0a 24154i bk1: 0a 24155i bk2: 0a 24155i bk3: 0a 24156i bk4: 64a 23029i bk5: 64a 22999i bk6: 64a 22979i bk7: 64a 22989i bk8: 0a 24151i bk9: 0a 24154i bk10: 0a 24154i bk11: 0a 24154i bk12: 0a 24154i bk13: 0a 24154i bk14: 0a 24154i bk15: 0a 24154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.407801
Bank_Level_Parallism_Col = 3.405962
Bank_Level_Parallism_Ready = 2.301181
write_to_read_ratio_blp_rw_average = 0.521469
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.042063 
total_CMD = 24154 
util_bw = 1016 
Wasted_Col = 396 
Wasted_Row = 0 
Idle = 22742 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 576 
RTWc_limit = 635 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 635 

Commands details: 
total_CMD = 24154 
n_nop = 23642 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.021032 
Either_Row_CoL_Bus_Util = 0.021197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.621719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62172
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24154 n_nop=23642 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.04206
n_activity=1383 dram_eff=0.7346
bk0: 0a 24154i bk1: 0a 24156i bk2: 0a 24156i bk3: 0a 24156i bk4: 64a 23024i bk5: 64a 23003i bk6: 64a 22964i bk7: 64a 22935i bk8: 0a 24151i bk9: 0a 24152i bk10: 0a 24153i bk11: 0a 24153i bk12: 0a 24153i bk13: 0a 24154i bk14: 0a 24154i bk15: 0a 24154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.580029
Bank_Level_Parallism_Col = 3.577941
Bank_Level_Parallism_Ready = 2.311024
write_to_read_ratio_blp_rw_average = 0.519485
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.042063 
total_CMD = 24154 
util_bw = 1016 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 22790 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 16 
WTRc_limit = 589 
RTWc_limit = 620 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 589 
RTWc_limit_alone = 620 

Commands details: 
total_CMD = 24154 
n_nop = 23642 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.021032 
Either_Row_CoL_Bus_Util = 0.021197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.641384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.64138
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24154 n_nop=23642 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.04206
n_activity=1429 dram_eff=0.711
bk0: 0a 24154i bk1: 0a 24155i bk2: 0a 24156i bk3: 0a 24157i bk4: 64a 23011i bk5: 64a 23030i bk6: 64a 22973i bk7: 64a 22992i bk8: 0a 24152i bk9: 0a 24153i bk10: 0a 24153i bk11: 0a 24153i bk12: 0a 24153i bk13: 0a 24153i bk14: 0a 24153i bk15: 0a 24154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.410511
Bank_Level_Parallism_Col = 3.407960
Bank_Level_Parallism_Ready = 2.265226
write_to_read_ratio_blp_rw_average = 0.508055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.042063 
total_CMD = 24154 
util_bw = 1016 
Wasted_Col = 394 
Wasted_Row = 0 
Idle = 22744 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 18 
WTRc_limit = 605 
RTWc_limit = 625 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 605 
RTWc_limit_alone = 625 

Commands details: 
total_CMD = 24154 
n_nop = 23642 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.021032 
Either_Row_CoL_Bus_Util = 0.021197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.631904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6319

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2088, Miss = 34, Miss_rate = 0.016, Pending_hits = 70, Reservation_fails = 9
L2_cache_bank[1]: Access = 2068, Miss = 33, Miss_rate = 0.016, Pending_hits = 50, Reservation_fails = 16
L2_cache_bank[2]: Access = 2068, Miss = 33, Miss_rate = 0.016, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[3]: Access = 2068, Miss = 33, Miss_rate = 0.016, Pending_hits = 46, Reservation_fails = 16
L2_cache_bank[4]: Access = 2068, Miss = 33, Miss_rate = 0.016, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[5]: Access = 2068, Miss = 33, Miss_rate = 0.016, Pending_hits = 50, Reservation_fails = 13
L2_cache_bank[6]: Access = 2068, Miss = 33, Miss_rate = 0.016, Pending_hits = 51, Reservation_fails = 11
L2_cache_bank[7]: Access = 2068, Miss = 33, Miss_rate = 0.016, Pending_hits = 51, Reservation_fails = 8
L2_cache_bank[8]: Access = 2068, Miss = 33, Miss_rate = 0.016, Pending_hits = 51, Reservation_fails = 5
L2_cache_bank[9]: Access = 2068, Miss = 33, Miss_rate = 0.016, Pending_hits = 50, Reservation_fails = 6
L2_cache_bank[10]: Access = 2048, Miss = 32, Miss_rate = 0.016, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[11]: Access = 2048, Miss = 32, Miss_rate = 0.016, Pending_hits = 30, Reservation_fails = 4
L2_cache_bank[12]: Access = 2048, Miss = 32, Miss_rate = 0.016, Pending_hits = 32, Reservation_fails = 9
L2_cache_bank[13]: Access = 2048, Miss = 32, Miss_rate = 0.016, Pending_hits = 30, Reservation_fails = 5
L2_cache_bank[14]: Access = 2048, Miss = 32, Miss_rate = 0.016, Pending_hits = 32, Reservation_fails = 7
L2_cache_bank[15]: Access = 2048, Miss = 32, Miss_rate = 0.016, Pending_hits = 30, Reservation_fails = 4
L2_total_cache_accesses = 32988
L2_total_cache_misses = 523
L2_total_cache_miss_rate = 0.0159
L2_total_cache_pending_hits = 707
L2_total_cache_reservation_fails = 129
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9216
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22537
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 185
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 185
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9216
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23552
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 200
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 129
L2_cache_data_port_util = 0.209
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=52260
icnt_total_pkts_simt_to_mem=63708
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.1861
	minimum = 6
	maximum = 106
Network latency average = 17.2512
	minimum = 6
	maximum = 90
Slowest packet = 62102
Flit latency average = 17.1412
	minimum = 6
	maximum = 88
Slowest flit = 112457
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0321478
	minimum = 0 (at node 36)
	maximum = 0.0569669 (at node 28)
Accepted packet rate average = 0.0321478
	minimum = 0 (at node 36)
	maximum = 0.0569669 (at node 28)
Injected flit rate average = 0.0649115
	minimum = 0 (at node 36)
	maximum = 0.137028 (at node 28)
Accepted flit rate average= 0.0649115
	minimum = 0 (at node 36)
	maximum = 0.106236 (at node 28)
Injected packet length average = 2.01916
Accepted packet length average = 2.01916
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.4514 (9 samples)
	minimum = 6 (9 samples)
	maximum = 178.667 (9 samples)
Network latency average = 15.6609 (9 samples)
	minimum = 6 (9 samples)
	maximum = 155 (9 samples)
Flit latency average = 16.3569 (9 samples)
	minimum = 6 (9 samples)
	maximum = 153.222 (9 samples)
Fragmentation average = 0.087045 (9 samples)
	minimum = 0 (9 samples)
	maximum = 34.4444 (9 samples)
Injected packet rate average = 0.0480945 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0787341 (9 samples)
Accepted packet rate average = 0.0480945 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0787341 (9 samples)
Injected flit rate average = 0.0881283 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.162833 (9 samples)
Accepted flit rate average = 0.0881283 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.150133 (9 samples)
Injected packet size average = 1.8324 (9 samples)
Accepted packet size average = 1.8324 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 310125 (inst/sec)
gpgpu_simulation_rate = 1008 (cycle/sec)
gpgpu_silicon_slowdown = 1594246x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f094033e4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z24transposeNoBankConflictsPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z24transposeNoBankConflictsPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
Destroy streams for kernel 10: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 1000
gpu_sim_insn = 573440
gpu_ipc =     573.4400
gpu_tot_sim_cycle = 15121
gpu_tot_sim_insn = 4915200
gpu_tot_ipc =     325.0579
gpu_tot_issued_cta = 640
gpu_occupancy = 33.3178% 
gpu_tot_occupancy = 33.7523% 
max_total_param_size = 0
gpu_stall_dramfull = 11329
gpu_stall_icnt2sh    = 31269
partiton_level_parallism =       2.0480
partiton_level_parallism_total  =       2.3170
partiton_level_parallism_util =       4.2402
partiton_level_parallism_util_total  =       5.4311
L2_BW  =     194.1176 GB/Sec
L2_BW_total  =     219.6186 GB/Sec
gpu_total_sim_rate=327680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 79872
	L1I_total_cache_misses = 5120
	L1I_total_cache_miss_rate = 0.0641
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 19456
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0658
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2869
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18176
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2869
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 19456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 79872

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2869
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
322, 322, 322, 321, 322, 321, 322, 322, 322, 321, 322, 322, 322, 322, 322, 322, 322, 322, 322, 322, 321, 322, 322, 322, 47, 47, 47, 47, 47, 47, 47, 47, 
gpgpu_n_tot_thrd_icount = 4980736
gpgpu_n_tot_w_icount = 155648
gpgpu_n_stall_shd_mem = 89861
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10240
gpgpu_n_mem_write_global = 24576
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 163840
gpgpu_n_store_insn = 163840
gpgpu_n_shmem_insn = 196608
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2869
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2869
gpgpu_stall_shd_mem[s_mem][bk_conf] = 9216
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 24576
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86150	W0_Idle:211607	W0_Scoreboard:87316	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
single_issue_nums: WS0:68686	WS1:68776	
dual_issue_nums: WS0:4569	WS1:4524	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 81920 {8:10240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1245184 {40:16384,72:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 1600 {8:200,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 737280 {72:10240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 196608 {8:24576,}
traffic_breakdown_memtocore[INST_ACC_R] = 27200 {136:200,}
maxmflatency = 883 
max_icnt2mem_latency = 261 
maxmrqlatency = 524 
max_icnt2sh_latency = 71 
averagemflatency = 170 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 193 
avg_icnt2sh_latency = 7 
mrq_lat_table:86 	8 	28 	43 	77 	128 	236 	403 	526 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32982 	1211 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6726 	12252 	9834 	5653 	261 	297 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	26038 	4388 	3821 	584 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       262       788         0         0      1242      1267      1239      1266         0         0         0         0         0         0         0         0 
dram[1]:       294       840         0         0      1395      1260      1280      1259         0         0         0         0         0         0         0         0 
dram[2]:       280       228         0         0      1229      1256      1226      1255         0         0         0         0         0         0         0         0 
dram[3]:       588      1189         0         0      1397      1232      1283      1231         0         0         0         0         0         0         0         0 
dram[4]:       292       893         0         0      1224      1256      1340      1366         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1236      1248      1394      1245         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1228      1234      1345      1345         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      1241      1234      1392      1232         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1538/43 = 35.767441
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2092
min_bank_accesses = 0!
chip skew: 268/256 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        62        64        62         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
total dram writes = 2030
min_bank_accesses = 0!
chip skew: 256/252 = 1.02
average mf latency per bank:
dram[0]:       7089     13137    none      none        1091      1025      1131      1026    none      none      none      none      none      none      none      none  
dram[1]:      13157     13050    none      none         984       988       966       957    none      none      none      none      none      none      none      none  
dram[2]:      12647     12991    none      none        1104      1024      1140      1029    none      none      none      none      none      none      none      none  
dram[3]:      12632     12667    none      none         987       981       969       950    none      none      none      none      none      none      none      none  
dram[4]:      13191     13169    none      none        1116      1023      1134      1030    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         964       966       967       989    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none        1122      1036      1149      1029    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         972       962       972       995    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       268       287       281       784       804       824       820         0         0         0         0         0         0         0         0
dram[1]:        284       272       307       282       883       841       849       785         0         0         0         0         0         0         0         0
dram[2]:        238       263       277       287       782       802       813       814         0         0         0         0         0         0         0         0
dram[3]:        277       258       313       303       877       803       839       737         0         0         0         0         0         0         0         0
dram[4]:        267       265       290       288       830       824       819       834         0         0         0         0         0         0         0         0
dram[5]:        258       282       283       285       788       800       822       790         0         0         0         0         0         0         0         0
dram[6]:        247       276       291       300       869       795       827       817         0         0         0         0         0         0         0         0
dram[7]:        279       288       278       284       809       764       831       800         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25864 n_nop=25334 n_act=7 n_pre=1 n_ref_event=0 n_req=194 n_rd=12 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.04036
n_activity=1532 dram_eff=0.6815
bk0: 8a 25816i bk1: 4a 25845i bk2: 0a 25865i bk3: 0a 25867i bk4: 64a 24768i bk5: 64a 24713i bk6: 64a 24676i bk7: 64a 24644i bk8: 0a 25861i bk9: 0a 25862i bk10: 0a 25863i bk11: 0a 25864i bk12: 0a 25864i bk13: 0a 25864i bk14: 0a 25864i bk15: 0a 25864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963918
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.393646
Bank_Level_Parallism_Col = 3.415503
Bank_Level_Parallism_Ready = 2.323755
write_to_read_ratio_blp_rw_average = 0.506169
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.040365 
total_CMD = 25864 
util_bw = 1044 
Wasted_Col = 397 
Wasted_Row = 12 
Idle = 24411 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 18 
WTRc_limit = 579 
RTWc_limit = 644 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 644 

Commands details: 
total_CMD = 25864 
n_nop = 25334 
Read = 12 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 194 
total_req = 522 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 522 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.020182 
Either_Row_CoL_Bus_Util = 0.020492 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.415133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41513
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25864 n_nop=25338 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04021
n_activity=1502 dram_eff=0.6924
bk0: 4a 25846i bk1: 4a 25846i bk2: 0a 25864i bk3: 0a 25865i bk4: 64a 24675i bk5: 64a 24727i bk6: 64a 24719i bk7: 64a 24674i bk8: 0a 25861i bk9: 0a 25863i bk10: 0a 25863i bk11: 0a 25863i bk12: 0a 25863i bk13: 0a 25863i bk14: 0a 25864i bk15: 0a 25865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.401668
Bank_Level_Parallism_Col = 3.402507
Bank_Level_Parallism_Ready = 2.261539
write_to_read_ratio_blp_rw_average = 0.492746
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.040210 
total_CMD = 25864 
util_bw = 1040 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 24421 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 19 
WTRc_limit = 578 
RTWc_limit = 638 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 638 

Commands details: 
total_CMD = 25864 
n_nop = 25338 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000232 
CoL_Bus_Util = 0.020105 
Either_Row_CoL_Bus_Util = 0.020337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.508622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50862
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25864 n_nop=25340 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.04006
n_activity=1480 dram_eff=0.7
bk0: 4a 25846i bk1: 4a 25846i bk2: 0a 25866i bk3: 0a 25866i bk4: 64a 24767i bk5: 64a 24719i bk6: 64a 24668i bk7: 64a 24648i bk8: 0a 25861i bk9: 0a 25861i bk10: 0a 25863i bk11: 0a 25863i bk12: 0a 25863i bk13: 0a 25865i bk14: 0a 25865i bk15: 0a 25865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.444601
Bank_Level_Parallism_Col = 3.444130
Bank_Level_Parallism_Ready = 2.341699
write_to_read_ratio_blp_rw_average = 0.514380
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.040056 
total_CMD = 25864 
util_bw = 1036 
Wasted_Col = 385 
Wasted_Row = 0 
Idle = 24443 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 579 
RTWc_limit = 639 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 639 

Commands details: 
total_CMD = 25864 
n_nop = 25340 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000232 
CoL_Bus_Util = 0.020028 
Either_Row_CoL_Bus_Util = 0.020260 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.401291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40129
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25864 n_nop=25338 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.04021
n_activity=1537 dram_eff=0.6766
bk0: 4a 25846i bk1: 4a 25846i bk2: 0a 25865i bk3: 0a 25867i bk4: 64a 24704i bk5: 64a 24755i bk6: 64a 24698i bk7: 64a 24705i bk8: 0a 25861i bk9: 0a 25862i bk10: 0a 25863i bk11: 0a 25863i bk12: 0a 25863i bk13: 0a 25863i bk14: 0a 25863i bk15: 0a 25864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.297814
Bank_Level_Parallism_Col = 3.300685
Bank_Level_Parallism_Ready = 2.246154
write_to_read_ratio_blp_rw_average = 0.501826
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.040210 
total_CMD = 25864 
util_bw = 1040 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 24395 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 25864 
n_nop = 25338 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000232 
CoL_Bus_Util = 0.020105 
Either_Row_CoL_Bus_Util = 0.020337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.446683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44668
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25864 n_nop=25340 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.04006
n_activity=1512 dram_eff=0.6852
bk0: 4a 25846i bk1: 4a 25847i bk2: 0a 25865i bk3: 0a 25865i bk4: 64a 24713i bk5: 64a 24706i bk6: 64a 24671i bk7: 64a 24648i bk8: 0a 25860i bk9: 0a 25863i bk10: 0a 25863i bk11: 0a 25863i bk12: 0a 25864i bk13: 0a 25865i bk14: 0a 25865i bk15: 0a 25865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.439415
Bank_Level_Parallism_Col = 3.444832
Bank_Level_Parallism_Ready = 2.357143
write_to_read_ratio_blp_rw_average = 0.512453
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.040056 
total_CMD = 25864 
util_bw = 1036 
Wasted_Col = 405 
Wasted_Row = 0 
Idle = 24423 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 22 
WTRc_limit = 583 
RTWc_limit = 627 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 583 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 25864 
n_nop = 25340 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000232 
CoL_Bus_Util = 0.020028 
Either_Row_CoL_Bus_Util = 0.020260 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.519757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51976
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25864 n_nop=25352 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.03928
n_activity=1431 dram_eff=0.71
bk0: 0a 25864i bk1: 0a 25865i bk2: 0a 25865i bk3: 0a 25866i bk4: 64a 24739i bk5: 64a 24709i bk6: 64a 24689i bk7: 64a 24699i bk8: 0a 25861i bk9: 0a 25864i bk10: 0a 25864i bk11: 0a 25864i bk12: 0a 25864i bk13: 0a 25864i bk14: 0a 25864i bk15: 0a 25864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.407801
Bank_Level_Parallism_Col = 3.405962
Bank_Level_Parallism_Ready = 2.301181
write_to_read_ratio_blp_rw_average = 0.521469
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.039282 
total_CMD = 25864 
util_bw = 1016 
Wasted_Col = 396 
Wasted_Row = 0 
Idle = 24452 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 576 
RTWc_limit = 635 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 635 

Commands details: 
total_CMD = 25864 
n_nop = 25352 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.019641 
Either_Row_CoL_Bus_Util = 0.019796 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.448384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44838
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25864 n_nop=25352 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.03928
n_activity=1383 dram_eff=0.7346
bk0: 0a 25864i bk1: 0a 25866i bk2: 0a 25866i bk3: 0a 25866i bk4: 64a 24734i bk5: 64a 24713i bk6: 64a 24674i bk7: 64a 24645i bk8: 0a 25861i bk9: 0a 25862i bk10: 0a 25863i bk11: 0a 25863i bk12: 0a 25863i bk13: 0a 25864i bk14: 0a 25864i bk15: 0a 25864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.580029
Bank_Level_Parallism_Col = 3.577941
Bank_Level_Parallism_Ready = 2.311024
write_to_read_ratio_blp_rw_average = 0.519485
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.039282 
total_CMD = 25864 
util_bw = 1016 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 24500 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 16 
WTRc_limit = 589 
RTWc_limit = 620 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 589 
RTWc_limit_alone = 620 

Commands details: 
total_CMD = 25864 
n_nop = 25352 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.019641 
Either_Row_CoL_Bus_Util = 0.019796 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.466749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46675
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25864 n_nop=25352 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.03928
n_activity=1429 dram_eff=0.711
bk0: 0a 25864i bk1: 0a 25865i bk2: 0a 25866i bk3: 0a 25867i bk4: 64a 24721i bk5: 64a 24740i bk6: 64a 24683i bk7: 64a 24702i bk8: 0a 25862i bk9: 0a 25863i bk10: 0a 25863i bk11: 0a 25863i bk12: 0a 25863i bk13: 0a 25863i bk14: 0a 25863i bk15: 0a 25864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.410511
Bank_Level_Parallism_Col = 3.407960
Bank_Level_Parallism_Ready = 2.265226
write_to_read_ratio_blp_rw_average = 0.508055
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.039282 
total_CMD = 25864 
util_bw = 1016 
Wasted_Col = 394 
Wasted_Row = 0 
Idle = 24454 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 18 
WTRc_limit = 605 
RTWc_limit = 625 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 605 
RTWc_limit_alone = 625 

Commands details: 
total_CMD = 25864 
n_nop = 25352 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.019641 
Either_Row_CoL_Bus_Util = 0.019796 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.457895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4579

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2216, Miss = 34, Miss_rate = 0.015, Pending_hits = 70, Reservation_fails = 9
L2_cache_bank[1]: Access = 2196, Miss = 33, Miss_rate = 0.015, Pending_hits = 50, Reservation_fails = 16
L2_cache_bank[2]: Access = 2196, Miss = 33, Miss_rate = 0.015, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[3]: Access = 2196, Miss = 33, Miss_rate = 0.015, Pending_hits = 46, Reservation_fails = 16
L2_cache_bank[4]: Access = 2196, Miss = 33, Miss_rate = 0.015, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[5]: Access = 2196, Miss = 33, Miss_rate = 0.015, Pending_hits = 50, Reservation_fails = 13
L2_cache_bank[6]: Access = 2196, Miss = 33, Miss_rate = 0.015, Pending_hits = 51, Reservation_fails = 11
L2_cache_bank[7]: Access = 2196, Miss = 33, Miss_rate = 0.015, Pending_hits = 51, Reservation_fails = 8
L2_cache_bank[8]: Access = 2196, Miss = 33, Miss_rate = 0.015, Pending_hits = 51, Reservation_fails = 5
L2_cache_bank[9]: Access = 2196, Miss = 33, Miss_rate = 0.015, Pending_hits = 50, Reservation_fails = 6
L2_cache_bank[10]: Access = 2176, Miss = 32, Miss_rate = 0.015, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[11]: Access = 2176, Miss = 32, Miss_rate = 0.015, Pending_hits = 30, Reservation_fails = 4
L2_cache_bank[12]: Access = 2176, Miss = 32, Miss_rate = 0.015, Pending_hits = 32, Reservation_fails = 9
L2_cache_bank[13]: Access = 2176, Miss = 32, Miss_rate = 0.015, Pending_hits = 30, Reservation_fails = 5
L2_cache_bank[14]: Access = 2176, Miss = 32, Miss_rate = 0.015, Pending_hits = 32, Reservation_fails = 7
L2_cache_bank[15]: Access = 2176, Miss = 32, Miss_rate = 0.015, Pending_hits = 30, Reservation_fails = 4
L2_total_cache_accesses = 35036
L2_total_cache_misses = 523
L2_total_cache_miss_rate = 0.0149
L2_total_cache_pending_hits = 707
L2_total_cache_reservation_fails = 129
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 185
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 185
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10240
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 200
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 129
L2_cache_data_port_util = 0.212
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=56356
icnt_total_pkts_simt_to_mem=67804
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.2874
	minimum = 6
	maximum = 141
Network latency average = 13.447
	minimum = 6
	maximum = 114
Slowest packet = 67690
Flit latency average = 14.2466
	minimum = 6
	maximum = 112
Slowest flit = 119599
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0444734
	minimum = 0 (at node 36)
	maximum = 0.0694897 (at node 16)
Accepted packet rate average = 0.0444734
	minimum = 0 (at node 36)
	maximum = 0.0694897 (at node 16)
Injected flit rate average = 0.0889468
	minimum = 0 (at node 36)
	maximum = 0.138979 (at node 16)
Accepted flit rate average= 0.0889468
	minimum = 0 (at node 36)
	maximum = 0.138979 (at node 16)
Injected packet length average = 2
Accepted packet length average = 2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.935 (10 samples)
	minimum = 6 (10 samples)
	maximum = 174.9 (10 samples)
Network latency average = 15.4395 (10 samples)
	minimum = 6 (10 samples)
	maximum = 150.9 (10 samples)
Flit latency average = 16.1459 (10 samples)
	minimum = 6 (10 samples)
	maximum = 149.1 (10 samples)
Fragmentation average = 0.0783405 (10 samples)
	minimum = 0 (10 samples)
	maximum = 31 (10 samples)
Injected packet rate average = 0.0477324 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0778096 (10 samples)
Accepted packet rate average = 0.0477324 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0778096 (10 samples)
Injected flit rate average = 0.0882101 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.160448 (10 samples)
Accepted flit rate average = 0.0882101 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.149017 (10 samples)
Injected packet size average = 1.84801 (10 samples)
Accepted packet size average = 1.84801 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 327680 (inst/sec)
gpgpu_simulation_rate = 1008 (cycle/sec)
gpgpu_silicon_slowdown = 1594246x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose optimized         , Throughput = 0.0001 GB/s, Time = 1000.00000 ms, Size = 16384 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f094038b2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22transposeCoarseGrainedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z22transposeCoarseGrainedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22transposeCoarseGrainedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z22transposeCoarseGrainedPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
Destroy streams for kernel 11: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 1750
gpu_sim_insn = 524288
gpu_ipc =     299.5931
gpu_tot_sim_cycle = 16871
gpu_tot_sim_insn = 5439488
gpu_tot_ipc =     322.4164
gpu_tot_issued_cta = 704
gpu_occupancy = 37.3067% 
gpu_tot_occupancy = 34.1552% 
max_total_param_size = 0
gpu_stall_dramfull = 13756
gpu_stall_icnt2sh    = 36669
partiton_level_parallism =       1.2046
partiton_level_parallism_total  =       2.2016
partiton_level_parallism_util =       5.1415
partiton_level_parallism_util_total  =       5.4138
L2_BW  =     114.1741 GB/Sec
L2_BW_total  =     208.6810 GB/Sec
gpu_total_sim_rate=319969

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 88064
	L1I_total_cache_misses = 6656
	L1I_total_cache_miss_rate = 0.0756
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21504
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0595
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2869
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 20224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2869
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81408
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6656
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6396
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21504
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 88064

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2869
ctas_completed 704, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
356, 356, 356, 355, 356, 355, 356, 356, 356, 355, 357, 356, 356, 357, 356, 356, 356, 356, 356, 356, 355, 356, 357, 356, 81, 81, 81, 81, 81, 81, 81, 81, 
gpgpu_n_tot_thrd_icount = 5505024
gpgpu_n_tot_w_icount = 172032
gpgpu_n_stall_shd_mem = 95693
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11264
gpgpu_n_mem_write_global = 25600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 180224
gpgpu_n_store_insn = 180224
gpgpu_n_shmem_insn = 229376
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 688128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2869
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2869
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10240
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 25600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:91433	W0_Idle:249623	W0_Scoreboard:96644	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:172032
single_issue_nums: WS0:75826	WS1:75918	
dual_issue_nums: WS0:5095	WS1:5049	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 90112 {8:11264,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1318912 {40:16384,72:9216,}
traffic_breakdown_coretomem[INST_ACC_R] = 2080 {8:260,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 811008 {72:11264,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 204800 {8:25600,}
traffic_breakdown_memtocore[INST_ACC_R] = 35360 {136:260,}
maxmflatency = 883 
max_icnt2mem_latency = 261 
maxmrqlatency = 524 
max_icnt2sh_latency = 71 
averagemflatency = 172 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 193 
avg_icnt2sh_latency = 8 
mrq_lat_table:89 	8 	28 	43 	77 	128 	236 	403 	526 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	34771 	1470 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6990 	12683 	10749 	6139 	269 	301 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	27076 	4729 	4406 	668 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       734       788         0         0      1242      1267      1239      1266         0         0         0         0         0         0         0         0 
dram[1]:       294       840         0         0      1395      1260      1280      1259         0         0         0         0         0         0         0         0 
dram[2]:       280       228         0         0      1229      1256      1226      1255         0         0         0         0         0         0         0         0 
dram[3]:       588      1189         0         0      1397      1232      1283      1231         0         0         0         0         0         0         0         0 
dram[4]:       292       893         0         0      1224      1256      1340      1366         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1236      1248      1394      1245         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1228      1234      1345      1345         0         0         0         0         0         0         0         0 
dram[7]:       228       559         0         0      1241      1234      1392      1232         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1541/46 = 33.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        12         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2104
min_bank_accesses = 0!
chip skew: 272/256 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        62        64        62         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
total dram writes = 2030
min_bank_accesses = 0!
chip skew: 256/252 = 1.02
average mf latency per bank:
dram[0]:       5323     14789    none      none        1131      1063      1169      1064    none      none      none      none      none      none      none      none  
dram[1]:      14575     14534    none      none        1020      1025      1003       993    none      none      none      none      none      none      none      none  
dram[2]:      14213     14553    none      none        1145      1063      1179      1069    none      none      none      none      none      none      none      none  
dram[3]:      13957     14085    none      none        1024      1020      1008       987    none      none      none      none      none      none      none      none  
dram[4]:      14666     14695    none      none        1154      1060      1170      1068    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none        1000      1004      1004      1027    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none        1161      1074      1185      1068    none      none      none      none      none      none      none      none  
dram[7]:      14362     14545    none      none        1008      1002      1010      1034    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       268       301       301       784       804       824       820         0         0         0         0         0         0         0         0
dram[1]:        284       272       307       282       883       841       849       785         0         0         0         0         0         0         0         0
dram[2]:        238       263       277       287       782       802       813       814         0         0         0         0         0         0         0         0
dram[3]:        277       258       313       303       877       803       839       737         0         0         0         0         0         0         0         0
dram[4]:        267       265       293       321       830       824       819       834         0         0         0         0         0         0         0         0
dram[5]:        263       282       308       285       788       800       822       790         0         0         0         0         0         0         0         0
dram[6]:        247       276       307       326       869       795       827       817         0         0         0         0         0         0         0         0
dram[7]:        279       288       307       284       809       764       831       800         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28857 n_nop=28321 n_act=8 n_pre=2 n_ref_event=0 n_req=195 n_rd=16 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.03646
n_activity=1584 dram_eff=0.6641
bk0: 12a 28779i bk1: 4a 28837i bk2: 0a 28857i bk3: 0a 28859i bk4: 64a 27761i bk5: 64a 27706i bk6: 64a 27669i bk7: 64a 27637i bk8: 0a 28854i bk9: 0a 28855i bk10: 0a 28856i bk11: 0a 28857i bk12: 0a 28857i bk13: 0a 28857i bk14: 0a 28858i bk15: 0a 28858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958974
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.343475
Bank_Level_Parallism_Col = 3.385517
Bank_Level_Parallism_Ready = 2.313688
write_to_read_ratio_blp_rw_average = 0.499885
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.036456 
total_CMD = 28857 
util_bw = 1052 
Wasted_Col = 409 
Wasted_Row = 24 
Idle = 27372 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 18 
WTRc_limit = 579 
RTWc_limit = 644 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 644 

Commands details: 
total_CMD = 28857 
n_nop = 28321 
Read = 16 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 195 
total_req = 526 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 526 
Row_Bus_Util =  0.000347 
CoL_Bus_Util = 0.018228 
Either_Row_CoL_Bus_Util = 0.018574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.164639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.16464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28857 n_nop=28331 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03604
n_activity=1502 dram_eff=0.6924
bk0: 4a 28839i bk1: 4a 28839i bk2: 0a 28857i bk3: 0a 28858i bk4: 64a 27668i bk5: 64a 27720i bk6: 64a 27712i bk7: 64a 27667i bk8: 0a 28854i bk9: 0a 28856i bk10: 0a 28856i bk11: 0a 28856i bk12: 0a 28856i bk13: 0a 28856i bk14: 0a 28857i bk15: 0a 28858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.401668
Bank_Level_Parallism_Col = 3.402507
Bank_Level_Parallism_Ready = 2.261539
write_to_read_ratio_blp_rw_average = 0.492746
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.036040 
total_CMD = 28857 
util_bw = 1040 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 27414 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 19 
WTRc_limit = 578 
RTWc_limit = 638 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 638 

Commands details: 
total_CMD = 28857 
n_nop = 28331 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.018020 
Either_Row_CoL_Bus_Util = 0.018228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.248432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24843
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28857 n_nop=28333 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.0359
n_activity=1480 dram_eff=0.7
bk0: 4a 28839i bk1: 4a 28839i bk2: 0a 28859i bk3: 0a 28859i bk4: 64a 27760i bk5: 64a 27712i bk6: 64a 27661i bk7: 64a 27641i bk8: 0a 28854i bk9: 0a 28854i bk10: 0a 28856i bk11: 0a 28856i bk12: 0a 28856i bk13: 0a 28858i bk14: 0a 28858i bk15: 0a 28858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.444601
Bank_Level_Parallism_Col = 3.444130
Bank_Level_Parallism_Ready = 2.341699
write_to_read_ratio_blp_rw_average = 0.514380
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.035901 
total_CMD = 28857 
util_bw = 1036 
Wasted_Col = 385 
Wasted_Row = 0 
Idle = 27436 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 579 
RTWc_limit = 639 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 639 

Commands details: 
total_CMD = 28857 
n_nop = 28333 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.017951 
Either_Row_CoL_Bus_Util = 0.018159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.152233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15223
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28857 n_nop=28331 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03604
n_activity=1537 dram_eff=0.6766
bk0: 4a 28839i bk1: 4a 28839i bk2: 0a 28858i bk3: 0a 28860i bk4: 64a 27697i bk5: 64a 27748i bk6: 64a 27691i bk7: 64a 27698i bk8: 0a 28854i bk9: 0a 28855i bk10: 0a 28856i bk11: 0a 28856i bk12: 0a 28856i bk13: 0a 28856i bk14: 0a 28856i bk15: 0a 28857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.297814
Bank_Level_Parallism_Col = 3.300685
Bank_Level_Parallism_Ready = 2.246154
write_to_read_ratio_blp_rw_average = 0.501826
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.036040 
total_CMD = 28857 
util_bw = 1040 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 27388 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 28857 
n_nop = 28331 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.018020 
Either_Row_CoL_Bus_Util = 0.018228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.192917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.19292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28857 n_nop=28333 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.0359
n_activity=1512 dram_eff=0.6852
bk0: 4a 28839i bk1: 4a 28840i bk2: 0a 28858i bk3: 0a 28858i bk4: 64a 27706i bk5: 64a 27699i bk6: 64a 27664i bk7: 64a 27641i bk8: 0a 28853i bk9: 0a 28856i bk10: 0a 28856i bk11: 0a 28856i bk12: 0a 28857i bk13: 0a 28858i bk14: 0a 28858i bk15: 0a 28858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.439415
Bank_Level_Parallism_Col = 3.444832
Bank_Level_Parallism_Ready = 2.357143
write_to_read_ratio_blp_rw_average = 0.512453
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.035901 
total_CMD = 28857 
util_bw = 1036 
Wasted_Col = 405 
Wasted_Row = 0 
Idle = 27416 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 22 
WTRc_limit = 583 
RTWc_limit = 627 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 583 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 28857 
n_nop = 28333 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.017951 
Either_Row_CoL_Bus_Util = 0.018159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.258412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25841
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28857 n_nop=28345 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.03521
n_activity=1431 dram_eff=0.71
bk0: 0a 28857i bk1: 0a 28858i bk2: 0a 28858i bk3: 0a 28859i bk4: 64a 27732i bk5: 64a 27702i bk6: 64a 27682i bk7: 64a 27692i bk8: 0a 28854i bk9: 0a 28857i bk10: 0a 28857i bk11: 0a 28857i bk12: 0a 28857i bk13: 0a 28857i bk14: 0a 28857i bk15: 0a 28857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.407801
Bank_Level_Parallism_Col = 3.405962
Bank_Level_Parallism_Ready = 2.301181
write_to_read_ratio_blp_rw_average = 0.521469
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.035208 
total_CMD = 28857 
util_bw = 1016 
Wasted_Col = 396 
Wasted_Row = 0 
Idle = 27445 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 576 
RTWc_limit = 635 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 635 

Commands details: 
total_CMD = 28857 
n_nop = 28345 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000139 
CoL_Bus_Util = 0.017604 
Either_Row_CoL_Bus_Util = 0.017743 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.194442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.19444
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28857 n_nop=28345 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.03521
n_activity=1383 dram_eff=0.7346
bk0: 0a 28857i bk1: 0a 28859i bk2: 0a 28859i bk3: 0a 28859i bk4: 64a 27727i bk5: 64a 27706i bk6: 64a 27667i bk7: 64a 27638i bk8: 0a 28854i bk9: 0a 28855i bk10: 0a 28856i bk11: 0a 28856i bk12: 0a 28856i bk13: 0a 28857i bk14: 0a 28857i bk15: 0a 28857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.580029
Bank_Level_Parallism_Col = 3.577941
Bank_Level_Parallism_Ready = 2.311024
write_to_read_ratio_blp_rw_average = 0.519485
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.035208 
total_CMD = 28857 
util_bw = 1016 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 27493 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 16 
WTRc_limit = 589 
RTWc_limit = 620 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 589 
RTWc_limit_alone = 620 

Commands details: 
total_CMD = 28857 
n_nop = 28345 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000139 
CoL_Bus_Util = 0.017604 
Either_Row_CoL_Bus_Util = 0.017743 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.210902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2109
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28857 n_nop=28335 n_act=6 n_pre=0 n_ref_event=0 n_req=192 n_rd=8 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.03576
n_activity=1509 dram_eff=0.6839
bk0: 4a 28839i bk1: 4a 28839i bk2: 0a 28859i bk3: 0a 28860i bk4: 64a 27714i bk5: 64a 27733i bk6: 64a 27676i bk7: 64a 27695i bk8: 0a 28855i bk9: 0a 28856i bk10: 0a 28856i bk11: 0a 28856i bk12: 0a 28856i bk13: 0a 28856i bk14: 0a 28856i bk15: 0a 28857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.347165
Bank_Level_Parallism_Col = 3.347886
Bank_Level_Parallism_Ready = 2.245648
write_to_read_ratio_blp_rw_average = 0.495380
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.035763 
total_CMD = 28857 
util_bw = 1032 
Wasted_Col = 418 
Wasted_Row = 0 
Idle = 27407 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 18 
WTRc_limit = 605 
RTWc_limit = 625 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 605 
RTWc_limit_alone = 625 

Commands details: 
total_CMD = 28857 
n_nop = 28335 
Read = 8 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 516 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 516 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.017881 
Either_Row_CoL_Bus_Util = 0.018089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.202966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20297

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2364, Miss = 35, Miss_rate = 0.015, Pending_hits = 89, Reservation_fails = 9
L2_cache_bank[1]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 50, Reservation_fails = 16
L2_cache_bank[2]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[3]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 46, Reservation_fails = 16
L2_cache_bank[4]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[5]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 50, Reservation_fails = 13
L2_cache_bank[6]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 51, Reservation_fails = 11
L2_cache_bank[7]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 51, Reservation_fails = 8
L2_cache_bank[8]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 51, Reservation_fails = 5
L2_cache_bank[9]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 50, Reservation_fails = 6
L2_cache_bank[10]: Access = 2304, Miss = 32, Miss_rate = 0.014, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[11]: Access = 2304, Miss = 32, Miss_rate = 0.014, Pending_hits = 30, Reservation_fails = 4
L2_cache_bank[12]: Access = 2304, Miss = 32, Miss_rate = 0.014, Pending_hits = 32, Reservation_fails = 9
L2_cache_bank[13]: Access = 2304, Miss = 32, Miss_rate = 0.014, Pending_hits = 30, Reservation_fails = 5
L2_cache_bank[14]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 51, Reservation_fails = 7
L2_cache_bank[15]: Access = 2324, Miss = 33, Miss_rate = 0.014, Pending_hits = 49, Reservation_fails = 4
L2_total_cache_accesses = 37144
L2_total_cache_misses = 526
L2_total_cache_miss_rate = 0.0142
L2_total_cache_pending_hits = 764
L2_total_cache_reservation_fails = 129
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24585
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 242
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 242
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11264
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 25600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 260
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 129
L2_cache_data_port_util = 0.205
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=60752
icnt_total_pkts_simt_to_mem=71960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.8107
	minimum = 6
	maximum = 118
Network latency average = 19.8022
	minimum = 6
	maximum = 98
Slowest packet = 71214
Flit latency average = 19.7191
	minimum = 6
	maximum = 96
Slowest flit = 125658
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0261538
	minimum = 0 (at node 36)
	maximum = 0.0459057 (at node 20)
Accepted packet rate average = 0.0261538
	minimum = 0 (at node 36)
	maximum = 0.0459057 (at node 20)
Injected flit rate average = 0.0530521
	minimum = 0 (at node 36)
	maximum = 0.110422 (at node 20)
Accepted flit rate average= 0.0530521
	minimum = 0 (at node 36)
	maximum = 0.0856079 (at node 20)
Injected packet length average = 2.02846
Accepted packet length average = 2.02846
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.651 (11 samples)
	minimum = 6 (11 samples)
	maximum = 169.727 (11 samples)
Network latency average = 15.8361 (11 samples)
	minimum = 6 (11 samples)
	maximum = 146.091 (11 samples)
Flit latency average = 16.4707 (11 samples)
	minimum = 6 (11 samples)
	maximum = 144.273 (11 samples)
Fragmentation average = 0.0712187 (11 samples)
	minimum = 0 (11 samples)
	maximum = 28.1818 (11 samples)
Injected packet rate average = 0.0457707 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0749093 (11 samples)
Accepted packet rate average = 0.0457707 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0749093 (11 samples)
Injected flit rate average = 0.0850139 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.1559 (11 samples)
Accepted flit rate average = 0.0850139 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.143253 (11 samples)
Injected packet size average = 1.85739 (11 samples)
Accepted packet size average = 1.85739 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 319969 (inst/sec)
gpgpu_simulation_rate = 992 (cycle/sec)
gpgpu_silicon_slowdown = 1619959x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f094038b2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z22transposeCoarseGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z22transposeCoarseGrainedPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
Destroy streams for kernel 12: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 965
gpu_sim_insn = 524288
gpu_ipc =     543.3036
gpu_tot_sim_cycle = 17836
gpu_tot_sim_insn = 5963776
gpu_tot_ipc =     334.3673
gpu_tot_issued_cta = 768
gpu_occupancy = 33.1561% 
gpu_tot_occupancy = 34.1066% 
max_total_param_size = 0
gpu_stall_dramfull = 13967
gpu_stall_icnt2sh    = 36907
partiton_level_parallism =       2.1223
partiton_level_parallism_total  =       2.1974
partiton_level_parallism_util =       4.5410
partiton_level_parallism_util_total  =       5.3600
L2_BW  =     201.1582 GB/Sec
L2_BW_total  =     208.2740 GB/Sec
gpu_total_sim_rate=331320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 96256
	L1I_total_cache_misses = 6656
	L1I_total_cache_miss_rate = 0.0691
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 23552
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0543
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2869
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2869
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 89600
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6656
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6396
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 96256

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2869
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
390, 390, 390, 389, 390, 389, 390, 391, 390, 389, 391, 390, 390, 391, 391, 390, 390, 390, 390, 390, 389, 390, 391, 391, 81, 81, 81, 81, 81, 81, 81, 81, 
gpgpu_n_tot_thrd_icount = 6029312
gpgpu_n_tot_w_icount = 188416
gpgpu_n_stall_shd_mem = 100060
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12288
gpgpu_n_mem_write_global = 26624
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 196608
gpgpu_n_store_insn = 196608
gpgpu_n_shmem_insn = 262144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 753664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2869
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2869
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11264
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 26624
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:94004	W0_Idle:257635	W0_Scoreboard:101485	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:188416
single_issue_nums: WS0:82892	WS1:82968	
dual_issue_nums: WS0:5658	WS1:5620	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 98304 {8:12288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1392640 {40:16384,72:10240,}
traffic_breakdown_coretomem[INST_ACC_R] = 2080 {8:260,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 884736 {72:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 212992 {8:26624,}
traffic_breakdown_memtocore[INST_ACC_R] = 35360 {136:260,}
maxmflatency = 883 
max_icnt2mem_latency = 261 
maxmrqlatency = 524 
max_icnt2sh_latency = 71 
averagemflatency = 170 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 193 
avg_icnt2sh_latency = 8 
mrq_lat_table:89 	8 	28 	43 	77 	128 	236 	403 	526 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36819 	1470 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7973 	13124 	11168 	6330 	283 	301 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	28594 	5213 	4452 	668 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       734       788         0         0      1242      1267      1239      1266         0         0         0         0         0         0         0         0 
dram[1]:       294       840         0         0      1395      1260      1280      1259         0         0         0         0         0         0         0         0 
dram[2]:       280       228         0         0      1229      1256      1226      1255         0         0         0         0         0         0         0         0 
dram[3]:       588      1189         0         0      1397      1232      1283      1231         0         0         0         0         0         0         0         0 
dram[4]:       292       893         0         0      1224      1256      1340      1366         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1236      1248      1394      1245         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      1228      1234      1345      1345         0         0         0         0         0         0         0         0 
dram[7]:       228       559         0         0      1241      1234      1392      1232         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 48.000000 47.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1541/46 = 33.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        12         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2104
min_bank_accesses = 0!
chip skew: 272/256 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        62        64        62         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
total dram writes = 2030
min_bank_accesses = 0!
chip skew: 256/252 = 1.02
average mf latency per bank:
dram[0]:       5701     15919    none      none        1170      1098      1207      1101    none      none      none      none      none      none      none      none  
dram[1]:      15672     15652    none      none        1056      1061      1037      1029    none      none      none      none      none      none      none      none  
dram[2]:      15315     15656    none      none        1186      1098      1219      1106    none      none      none      none      none      none      none      none  
dram[3]:      15044     15172    none      none        1059      1057      1042      1024    none      none      none      none      none      none      none      none  
dram[4]:      15859     15871    none      none        1194      1095      1210      1104    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none        1035      1041      1039      1064    none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none        1203      1110      1227      1106    none      none      none      none      none      none      none      none  
dram[7]:      15440     15647    none      none        1044      1040      1045      1072    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       268       301       301       784       804       824       820         0         0         0         0         0         0         0         0
dram[1]:        284       272       307       282       883       841       849       785         0         0         0         0         0         0         0         0
dram[2]:        238       263       277       287       782       802       813       814         0         0         0         0         0         0         0         0
dram[3]:        277       258       313       303       877       803       839       737         0         0         0         0         0         0         0         0
dram[4]:        267       265       293       321       830       824       819       834         0         0         0         0         0         0         0         0
dram[5]:        263       282       308       285       788       800       822       790         0         0         0         0         0         0         0         0
dram[6]:        247       276       307       326       869       795       827       817         0         0         0         0         0         0         0         0
dram[7]:        279       288       307       284       809       764       831       800         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30507 n_nop=29971 n_act=8 n_pre=2 n_ref_event=0 n_req=195 n_rd=16 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.03448
n_activity=1584 dram_eff=0.6641
bk0: 12a 30429i bk1: 4a 30487i bk2: 0a 30507i bk3: 0a 30509i bk4: 64a 29411i bk5: 64a 29356i bk6: 64a 29319i bk7: 64a 29287i bk8: 0a 30504i bk9: 0a 30505i bk10: 0a 30506i bk11: 0a 30507i bk12: 0a 30507i bk13: 0a 30507i bk14: 0a 30508i bk15: 0a 30508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958974
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.343475
Bank_Level_Parallism_Col = 3.385517
Bank_Level_Parallism_Ready = 2.313688
write_to_read_ratio_blp_rw_average = 0.499885
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034484 
total_CMD = 30507 
util_bw = 1052 
Wasted_Col = 409 
Wasted_Row = 24 
Idle = 29022 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 18 
WTRc_limit = 579 
RTWc_limit = 644 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 644 

Commands details: 
total_CMD = 30507 
n_nop = 29971 
Read = 16 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 195 
total_req = 526 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 526 
Row_Bus_Util =  0.000328 
CoL_Bus_Util = 0.017242 
Either_Row_CoL_Bus_Util = 0.017570 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.047563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04756
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30507 n_nop=29981 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03409
n_activity=1502 dram_eff=0.6924
bk0: 4a 30489i bk1: 4a 30489i bk2: 0a 30507i bk3: 0a 30508i bk4: 64a 29318i bk5: 64a 29370i bk6: 64a 29362i bk7: 64a 29317i bk8: 0a 30504i bk9: 0a 30506i bk10: 0a 30506i bk11: 0a 30506i bk12: 0a 30506i bk13: 0a 30506i bk14: 0a 30507i bk15: 0a 30508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.401668
Bank_Level_Parallism_Col = 3.402507
Bank_Level_Parallism_Ready = 2.261539
write_to_read_ratio_blp_rw_average = 0.492746
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034091 
total_CMD = 30507 
util_bw = 1040 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 29064 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 19 
WTRc_limit = 578 
RTWc_limit = 638 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 638 

Commands details: 
total_CMD = 30507 
n_nop = 29981 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.017045 
Either_Row_CoL_Bus_Util = 0.017242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.126823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12682
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30507 n_nop=29983 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.03396
n_activity=1480 dram_eff=0.7
bk0: 4a 30489i bk1: 4a 30489i bk2: 0a 30509i bk3: 0a 30509i bk4: 64a 29410i bk5: 64a 29362i bk6: 64a 29311i bk7: 64a 29291i bk8: 0a 30504i bk9: 0a 30504i bk10: 0a 30506i bk11: 0a 30506i bk12: 0a 30506i bk13: 0a 30508i bk14: 0a 30508i bk15: 0a 30508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.444601
Bank_Level_Parallism_Col = 3.444130
Bank_Level_Parallism_Ready = 2.341699
write_to_read_ratio_blp_rw_average = 0.514380
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.033959 
total_CMD = 30507 
util_bw = 1036 
Wasted_Col = 385 
Wasted_Row = 0 
Idle = 29086 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 579 
RTWc_limit = 639 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 639 

Commands details: 
total_CMD = 30507 
n_nop = 29983 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.016980 
Either_Row_CoL_Bus_Util = 0.017176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.035828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03583
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30507 n_nop=29981 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03409
n_activity=1537 dram_eff=0.6766
bk0: 4a 30489i bk1: 4a 30489i bk2: 0a 30508i bk3: 0a 30510i bk4: 64a 29347i bk5: 64a 29398i bk6: 64a 29341i bk7: 64a 29348i bk8: 0a 30504i bk9: 0a 30505i bk10: 0a 30506i bk11: 0a 30506i bk12: 0a 30506i bk13: 0a 30506i bk14: 0a 30506i bk15: 0a 30507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.297814
Bank_Level_Parallism_Col = 3.300685
Bank_Level_Parallism_Ready = 2.246154
write_to_read_ratio_blp_rw_average = 0.501826
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034091 
total_CMD = 30507 
util_bw = 1040 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 29038 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 30507 
n_nop = 29981 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.017045 
Either_Row_CoL_Bus_Util = 0.017242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.074311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07431
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30507 n_nop=29983 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.03396
n_activity=1512 dram_eff=0.6852
bk0: 4a 30489i bk1: 4a 30490i bk2: 0a 30508i bk3: 0a 30508i bk4: 64a 29356i bk5: 64a 29349i bk6: 64a 29314i bk7: 64a 29291i bk8: 0a 30503i bk9: 0a 30506i bk10: 0a 30506i bk11: 0a 30506i bk12: 0a 30507i bk13: 0a 30508i bk14: 0a 30508i bk15: 0a 30508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.439415
Bank_Level_Parallism_Col = 3.444832
Bank_Level_Parallism_Ready = 2.357143
write_to_read_ratio_blp_rw_average = 0.512453
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.033959 
total_CMD = 30507 
util_bw = 1036 
Wasted_Col = 405 
Wasted_Row = 0 
Idle = 29066 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 22 
WTRc_limit = 583 
RTWc_limit = 627 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 583 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 30507 
n_nop = 29983 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.016980 
Either_Row_CoL_Bus_Util = 0.017176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.136264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13626
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30507 n_nop=29995 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.0333
n_activity=1431 dram_eff=0.71
bk0: 0a 30507i bk1: 0a 30508i bk2: 0a 30508i bk3: 0a 30509i bk4: 64a 29382i bk5: 64a 29352i bk6: 64a 29332i bk7: 64a 29342i bk8: 0a 30504i bk9: 0a 30507i bk10: 0a 30507i bk11: 0a 30507i bk12: 0a 30507i bk13: 0a 30507i bk14: 0a 30507i bk15: 0a 30507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.407801
Bank_Level_Parallism_Col = 3.405962
Bank_Level_Parallism_Ready = 2.301181
write_to_read_ratio_blp_rw_average = 0.521469
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.033304 
total_CMD = 30507 
util_bw = 1016 
Wasted_Col = 396 
Wasted_Row = 0 
Idle = 29095 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 576 
RTWc_limit = 635 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 635 

Commands details: 
total_CMD = 30507 
n_nop = 29995 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.016652 
Either_Row_CoL_Bus_Util = 0.016783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.075753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07575
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30507 n_nop=29995 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.0333
n_activity=1383 dram_eff=0.7346
bk0: 0a 30507i bk1: 0a 30509i bk2: 0a 30509i bk3: 0a 30509i bk4: 64a 29377i bk5: 64a 29356i bk6: 64a 29317i bk7: 64a 29288i bk8: 0a 30504i bk9: 0a 30505i bk10: 0a 30506i bk11: 0a 30506i bk12: 0a 30506i bk13: 0a 30507i bk14: 0a 30507i bk15: 0a 30507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.580029
Bank_Level_Parallism_Col = 3.577941
Bank_Level_Parallism_Ready = 2.311024
write_to_read_ratio_blp_rw_average = 0.519485
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.033304 
total_CMD = 30507 
util_bw = 1016 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 29143 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 16 
WTRc_limit = 589 
RTWc_limit = 620 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 589 
RTWc_limit_alone = 620 

Commands details: 
total_CMD = 30507 
n_nop = 29995 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.016652 
Either_Row_CoL_Bus_Util = 0.016783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.091323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09132
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30507 n_nop=29985 n_act=6 n_pre=0 n_ref_event=0 n_req=192 n_rd=8 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.03383
n_activity=1509 dram_eff=0.6839
bk0: 4a 30489i bk1: 4a 30489i bk2: 0a 30509i bk3: 0a 30510i bk4: 64a 29364i bk5: 64a 29383i bk6: 64a 29326i bk7: 64a 29345i bk8: 0a 30505i bk9: 0a 30506i bk10: 0a 30506i bk11: 0a 30506i bk12: 0a 30506i bk13: 0a 30506i bk14: 0a 30506i bk15: 0a 30507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.347165
Bank_Level_Parallism_Col = 3.347886
Bank_Level_Parallism_Ready = 2.245648
write_to_read_ratio_blp_rw_average = 0.495380
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.033828 
total_CMD = 30507 
util_bw = 1032 
Wasted_Col = 418 
Wasted_Row = 0 
Idle = 29057 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 18 
WTRc_limit = 605 
RTWc_limit = 625 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 605 
RTWc_limit_alone = 625 

Commands details: 
total_CMD = 30507 
n_nop = 29985 
Read = 8 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 516 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 516 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.016914 
Either_Row_CoL_Bus_Util = 0.017111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.083817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08382

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2492, Miss = 35, Miss_rate = 0.014, Pending_hits = 89, Reservation_fails = 9
L2_cache_bank[1]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 50, Reservation_fails = 16
L2_cache_bank[2]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[3]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 46, Reservation_fails = 16
L2_cache_bank[4]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[5]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 50, Reservation_fails = 13
L2_cache_bank[6]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 11
L2_cache_bank[7]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 8
L2_cache_bank[8]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 5
L2_cache_bank[9]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 50, Reservation_fails = 6
L2_cache_bank[10]: Access = 2432, Miss = 32, Miss_rate = 0.013, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[11]: Access = 2432, Miss = 32, Miss_rate = 0.013, Pending_hits = 30, Reservation_fails = 4
L2_cache_bank[12]: Access = 2432, Miss = 32, Miss_rate = 0.013, Pending_hits = 32, Reservation_fails = 9
L2_cache_bank[13]: Access = 2432, Miss = 32, Miss_rate = 0.013, Pending_hits = 30, Reservation_fails = 5
L2_cache_bank[14]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 7
L2_cache_bank[15]: Access = 2452, Miss = 33, Miss_rate = 0.013, Pending_hits = 49, Reservation_fails = 4
L2_total_cache_accesses = 39192
L2_total_cache_misses = 526
L2_total_cache_miss_rate = 0.0134
L2_total_cache_pending_hits = 764
L2_total_cache_reservation_fails = 129
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25609
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 242
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 242
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12288
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26624
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 260
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 129
L2_cache_data_port_util = 0.208
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=64848
icnt_total_pkts_simt_to_mem=76056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7888
	minimum = 6
	maximum = 144
Network latency average = 13.0532
	minimum = 6
	maximum = 124
Slowest packet = 75839
Flit latency average = 13.7924
	minimum = 6
	maximum = 122
Slowest flit = 136080
Fragmentation average = 0.00634766
	minimum = 0
	maximum = 14
Injected packet rate average = 0.0461002
	minimum = 0 (at node 36)
	maximum = 0.0720315 (at node 4)
Accepted packet rate average = 0.0461002
	minimum = 0 (at node 36)
	maximum = 0.0720315 (at node 4)
Injected flit rate average = 0.0922003
	minimum = 0 (at node 36)
	maximum = 0.144063 (at node 4)
Accepted flit rate average= 0.0922003
	minimum = 0 (at node 36)
	maximum = 0.144063 (at node 4)
Injected packet length average = 2
Accepted packet length average = 2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.1625 (12 samples)
	minimum = 6 (12 samples)
	maximum = 167.583 (12 samples)
Network latency average = 15.6042 (12 samples)
	minimum = 6 (12 samples)
	maximum = 144.25 (12 samples)
Flit latency average = 16.2475 (12 samples)
	minimum = 6 (12 samples)
	maximum = 142.417 (12 samples)
Fragmentation average = 0.0658128 (12 samples)
	minimum = 0 (12 samples)
	maximum = 27 (12 samples)
Injected packet rate average = 0.0457982 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0746695 (12 samples)
Accepted packet rate average = 0.0457982 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0746695 (12 samples)
Injected flit rate average = 0.0856128 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.154914 (12 samples)
Accepted flit rate average = 0.0856128 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.14332 (12 samples)
Injected packet size average = 1.86935 (12 samples)
Accepted packet size average = 1.86935 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 331320 (inst/sec)
gpgpu_simulation_rate = 990 (cycle/sec)
gpgpu_silicon_slowdown = 1623232x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose coarse-grained    , Throughput = 0.0001 GB/s, Time = 1000.00000 ms, Size = 16384 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f09403718 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z20transposeFineGrainedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20transposeFineGrainedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20transposeFineGrainedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z20transposeFineGrainedPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
Destroy streams for kernel 13: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 1350
gpu_sim_insn = 491520
gpu_ipc =     364.0889
gpu_tot_sim_cycle = 19186
gpu_tot_sim_insn = 6455296
gpu_tot_ipc =     336.4587
gpu_tot_issued_cta = 832
gpu_occupancy = 37.9982% 
gpu_tot_occupancy = 34.3893% 
max_total_param_size = 0
gpu_stall_dramfull = 15955
gpu_stall_icnt2sh    = 42157
partiton_level_parallism =       1.5467
partiton_level_parallism_total  =       2.1516
partiton_level_parallism_util =       4.4237
partiton_level_parallism_util_total  =       5.3032
L2_BW  =     146.5993 GB/Sec
L2_BW_total  =     203.9343 GB/Sec
gpu_total_sim_rate=339752

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 103936
	L1I_total_cache_misses = 7680
	L1I_total_cache_miss_rate = 0.0739
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25088
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0510
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2869
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23808
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2869
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 96256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7680
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 7380
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25088
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 103936

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2869
ctas_completed 832, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
424, 424, 424, 423, 424, 423, 424, 425, 424, 423, 425, 424, 424, 425, 425, 424, 424, 424, 424, 424, 423, 424, 425, 425, 81, 81, 81, 81, 81, 81, 81, 81, 
gpgpu_n_tot_thrd_icount = 6520832
gpgpu_n_tot_w_icount = 203776
gpgpu_n_stall_shd_mem = 103110
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13312
gpgpu_n_mem_write_global = 27648
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 212992
gpgpu_n_store_insn = 212992
gpgpu_n_shmem_insn = 294912
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 802816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2869
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2869
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 27648
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:96200	W0_Idle:283157	W0_Scoreboard:109821	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:203776
single_issue_nums: WS0:88524	WS1:88600	
dual_issue_nums: WS0:6682	WS1:6644	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106496 {8:13312,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1466368 {40:16384,72:11264,}
traffic_breakdown_coretomem[INST_ACC_R] = 2400 {8:300,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 958464 {72:13312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 221184 {8:27648,}
traffic_breakdown_memtocore[INST_ACC_R] = 40800 {136:300,}
maxmflatency = 883 
max_icnt2mem_latency = 261 
maxmrqlatency = 524 
max_icnt2sh_latency = 71 
averagemflatency = 170 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 193 
avg_icnt2sh_latency = 8 
mrq_lat_table:91 	8 	28 	43 	77 	128 	236 	403 	526 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38814 	1523 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8746 	14006 	11422 	6467 	325 	301 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29627 	5503 	5068 	776 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       734       788         0         0      1242      1267      1239      1266         0         0         0         0         0         0         0         0 
dram[1]:       294       840         0         0      1395      1260      1280      1259         0         0         0         0         0         0         0         0 
dram[2]:       280       228         0         0      1229      1256      1226      1255         0         0         0         0         0         0         0         0 
dram[3]:       588      1189         0         0      1397      1232      1283      1231         0         0         0         0         0         0         0         0 
dram[4]:       292       893         0         0      1224      1256      1340      1366         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1236      1248      1394      1245         0         0         0         0         0         0         0         0 
dram[6]:       228       557         0         0      1228      1234      1345      1345         0         0         0         0         0         0         0         0 
dram[7]:       228       559         0         0      1241      1234      1392      1232         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000  1.000000      -nan      -nan 48.000000 47.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1543/48 = 32.145832
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        12         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2112
min_bank_accesses = 0!
chip skew: 272/256 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        62        64        62         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
total dram writes = 2030
min_bank_accesses = 0!
chip skew: 256/252 = 1.02
average mf latency per bank:
dram[0]:       6177     17350    none      none        1208      1135      1241      1136    none      none      none      none      none      none      none      none  
dram[1]:      17050     17092    none      none        1093      1099      1072      1064    none      none      none      none      none      none      none      none  
dram[2]:      16716     17012    none      none        1225      1135      1253      1142    none      none      none      none      none      none      none      none  
dram[3]:      16507     16667    none      none        1099      1095      1077      1059    none      none      none      none      none      none      none      none  
dram[4]:      17389     17409    none      none        1235      1135      1246      1140    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none        1073      1079      1074      1099    none      none      none      none      none      none      none      none  
dram[6]:      16911     17283    none      none        1242      1152      1261      1142    none      none      none      none      none      none      none      none  
dram[7]:      16904     17090    none      none        1085      1078      1081      1107    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       268       301       301       784       804       824       820         0         0         0         0         0         0         0         0
dram[1]:        284       272       307       282       883       841       849       785         0         0         0         0         0         0         0         0
dram[2]:        238       263       287       287       782       802       813       814         0         0         0         0         0         0         0         0
dram[3]:        277       258       313       303       877       803       839       737         0         0         0         0         0         0         0         0
dram[4]:        267       269       294       321       830       824       819       834         0         0         0         0         0         0         0         0
dram[5]:        263       282       308       285       788       800       822       790         0         0         0         0         0         0         0         0
dram[6]:        247       276       307       326       869       795       827       817         0         0         0         0         0         0         0         0
dram[7]:        279       288       307       284       809       764       831       800         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32816 n_nop=32280 n_act=8 n_pre=2 n_ref_event=0 n_req=195 n_rd=16 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.03206
n_activity=1584 dram_eff=0.6641
bk0: 12a 32738i bk1: 4a 32796i bk2: 0a 32816i bk3: 0a 32818i bk4: 64a 31720i bk5: 64a 31665i bk6: 64a 31628i bk7: 64a 31596i bk8: 0a 32813i bk9: 0a 32814i bk10: 0a 32815i bk11: 0a 32816i bk12: 0a 32816i bk13: 0a 32816i bk14: 0a 32817i bk15: 0a 32817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958974
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.343475
Bank_Level_Parallism_Col = 3.385517
Bank_Level_Parallism_Ready = 2.313688
write_to_read_ratio_blp_rw_average = 0.499885
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.032058 
total_CMD = 32816 
util_bw = 1052 
Wasted_Col = 409 
Wasted_Row = 24 
Idle = 31331 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 18 
WTRc_limit = 579 
RTWc_limit = 644 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 644 

Commands details: 
total_CMD = 32816 
n_nop = 32280 
Read = 16 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 195 
total_req = 526 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 526 
Row_Bus_Util =  0.000305 
CoL_Bus_Util = 0.016029 
Either_Row_CoL_Bus_Util = 0.016333 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.903492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90349
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32816 n_nop=32290 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03169
n_activity=1502 dram_eff=0.6924
bk0: 4a 32798i bk1: 4a 32798i bk2: 0a 32816i bk3: 0a 32817i bk4: 64a 31627i bk5: 64a 31679i bk6: 64a 31671i bk7: 64a 31626i bk8: 0a 32813i bk9: 0a 32815i bk10: 0a 32815i bk11: 0a 32815i bk12: 0a 32815i bk13: 0a 32815i bk14: 0a 32816i bk15: 0a 32817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.401668
Bank_Level_Parallism_Col = 3.402507
Bank_Level_Parallism_Ready = 2.261539
write_to_read_ratio_blp_rw_average = 0.492746
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031692 
total_CMD = 32816 
util_bw = 1040 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 31373 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 19 
WTRc_limit = 578 
RTWc_limit = 638 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 638 

Commands details: 
total_CMD = 32816 
n_nop = 32290 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.015846 
Either_Row_CoL_Bus_Util = 0.016029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.977176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97718
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32816 n_nop=32292 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.03157
n_activity=1480 dram_eff=0.7
bk0: 4a 32798i bk1: 4a 32798i bk2: 0a 32818i bk3: 0a 32818i bk4: 64a 31719i bk5: 64a 31671i bk6: 64a 31620i bk7: 64a 31600i bk8: 0a 32813i bk9: 0a 32813i bk10: 0a 32815i bk11: 0a 32815i bk12: 0a 32815i bk13: 0a 32817i bk14: 0a 32817i bk15: 0a 32817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.444601
Bank_Level_Parallism_Col = 3.444130
Bank_Level_Parallism_Ready = 2.341699
write_to_read_ratio_blp_rw_average = 0.514380
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031570 
total_CMD = 32816 
util_bw = 1036 
Wasted_Col = 385 
Wasted_Row = 0 
Idle = 31395 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 579 
RTWc_limit = 639 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 639 

Commands details: 
total_CMD = 32816 
n_nop = 32292 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.015785 
Either_Row_CoL_Bus_Util = 0.015968 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.892583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89258
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32816 n_nop=32290 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03169
n_activity=1537 dram_eff=0.6766
bk0: 4a 32798i bk1: 4a 32798i bk2: 0a 32817i bk3: 0a 32819i bk4: 64a 31656i bk5: 64a 31707i bk6: 64a 31650i bk7: 64a 31657i bk8: 0a 32813i bk9: 0a 32814i bk10: 0a 32815i bk11: 0a 32815i bk12: 0a 32815i bk13: 0a 32815i bk14: 0a 32815i bk15: 0a 32816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.297814
Bank_Level_Parallism_Col = 3.300685
Bank_Level_Parallism_Ready = 2.246154
write_to_read_ratio_blp_rw_average = 0.501826
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031692 
total_CMD = 32816 
util_bw = 1040 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 31347 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 32816 
n_nop = 32290 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.015846 
Either_Row_CoL_Bus_Util = 0.016029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.928358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92836
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32816 n_nop=32292 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.03157
n_activity=1512 dram_eff=0.6852
bk0: 4a 32798i bk1: 4a 32799i bk2: 0a 32817i bk3: 0a 32817i bk4: 64a 31665i bk5: 64a 31658i bk6: 64a 31623i bk7: 64a 31600i bk8: 0a 32812i bk9: 0a 32815i bk10: 0a 32815i bk11: 0a 32815i bk12: 0a 32816i bk13: 0a 32817i bk14: 0a 32817i bk15: 0a 32817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.439415
Bank_Level_Parallism_Col = 3.444832
Bank_Level_Parallism_Ready = 2.357143
write_to_read_ratio_blp_rw_average = 0.512453
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031570 
total_CMD = 32816 
util_bw = 1036 
Wasted_Col = 405 
Wasted_Row = 0 
Idle = 31375 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 22 
WTRc_limit = 583 
RTWc_limit = 627 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 583 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 32816 
n_nop = 32292 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.015785 
Either_Row_CoL_Bus_Util = 0.015968 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.985952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98595
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32816 n_nop=32304 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.03096
n_activity=1431 dram_eff=0.71
bk0: 0a 32816i bk1: 0a 32817i bk2: 0a 32817i bk3: 0a 32818i bk4: 64a 31691i bk5: 64a 31661i bk6: 64a 31641i bk7: 64a 31651i bk8: 0a 32813i bk9: 0a 32816i bk10: 0a 32816i bk11: 0a 32816i bk12: 0a 32816i bk13: 0a 32816i bk14: 0a 32816i bk15: 0a 32816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.407801
Bank_Level_Parallism_Col = 3.405962
Bank_Level_Parallism_Ready = 2.301181
write_to_read_ratio_blp_rw_average = 0.521469
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030961 
total_CMD = 32816 
util_bw = 1016 
Wasted_Col = 396 
Wasted_Row = 0 
Idle = 31404 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 576 
RTWc_limit = 635 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 635 

Commands details: 
total_CMD = 32816 
n_nop = 32304 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.015480 
Either_Row_CoL_Bus_Util = 0.015602 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.929699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9297
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32816 n_nop=32294 n_act=6 n_pre=0 n_ref_event=0 n_req=192 n_rd=8 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.03145
n_activity=1463 dram_eff=0.7054
bk0: 4a 32798i bk1: 4a 32799i bk2: 0a 32817i bk3: 0a 32817i bk4: 64a 31685i bk5: 64a 31664i bk6: 64a 31625i bk7: 64a 31597i bk8: 0a 32813i bk9: 0a 32814i bk10: 0a 32815i bk11: 0a 32816i bk12: 0a 32816i bk13: 0a 32817i bk14: 0a 32817i bk15: 0a 32817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.510000
Bank_Level_Parallism_Col = 3.511461
Bank_Level_Parallism_Ready = 2.290698
write_to_read_ratio_blp_rw_average = 0.506089
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031448 
total_CMD = 32816 
util_bw = 1032 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 31412 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 16 
WTRc_limit = 589 
RTWc_limit = 620 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 589 
RTWc_limit_alone = 620 

Commands details: 
total_CMD = 32816 
n_nop = 32294 
Read = 8 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 516 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 516 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.015724 
Either_Row_CoL_Bus_Util = 0.015907 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.944174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94417
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32816 n_nop=32294 n_act=6 n_pre=0 n_ref_event=0 n_req=192 n_rd=8 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.03145
n_activity=1509 dram_eff=0.6839
bk0: 4a 32798i bk1: 4a 32798i bk2: 0a 32818i bk3: 0a 32819i bk4: 64a 31673i bk5: 64a 31692i bk6: 64a 31635i bk7: 64a 31654i bk8: 0a 32814i bk9: 0a 32815i bk10: 0a 32815i bk11: 0a 32815i bk12: 0a 32815i bk13: 0a 32815i bk14: 0a 32815i bk15: 0a 32816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.347165
Bank_Level_Parallism_Col = 3.347886
Bank_Level_Parallism_Ready = 2.245648
write_to_read_ratio_blp_rw_average = 0.495380
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031448 
total_CMD = 32816 
util_bw = 1032 
Wasted_Col = 418 
Wasted_Row = 0 
Idle = 31366 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 18 
WTRc_limit = 605 
RTWc_limit = 625 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 605 
RTWc_limit_alone = 625 

Commands details: 
total_CMD = 32816 
n_nop = 32294 
Read = 8 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 516 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 516 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.015724 
Either_Row_CoL_Bus_Util = 0.015907 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.937195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9372

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2620, Miss = 35, Miss_rate = 0.013, Pending_hits = 89, Reservation_fails = 9
L2_cache_bank[1]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 50, Reservation_fails = 16
L2_cache_bank[2]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[3]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 46, Reservation_fails = 16
L2_cache_bank[4]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[5]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 50, Reservation_fails = 13
L2_cache_bank[6]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 11
L2_cache_bank[7]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 8
L2_cache_bank[8]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 5
L2_cache_bank[9]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 50, Reservation_fails = 6
L2_cache_bank[10]: Access = 2560, Miss = 32, Miss_rate = 0.013, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[11]: Access = 2560, Miss = 32, Miss_rate = 0.013, Pending_hits = 30, Reservation_fails = 4
L2_cache_bank[12]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 9
L2_cache_bank[13]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 49, Reservation_fails = 5
L2_cache_bank[14]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 7
L2_cache_bank[15]: Access = 2580, Miss = 33, Miss_rate = 0.013, Pending_hits = 49, Reservation_fails = 4
L2_total_cache_accesses = 41280
L2_total_cache_misses = 528
L2_total_cache_miss_rate = 0.0128
L2_total_cache_pending_hits = 802
L2_total_cache_reservation_fails = 129
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26633
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 280
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 280
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13312
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27648
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 129
L2_cache_data_port_util = 0.207
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=69144
icnt_total_pkts_simt_to_mem=80192
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.398
	minimum = 6
	maximum = 130
Network latency average = 15.2603
	minimum = 6
	maximum = 122
Slowest packet = 80075
Flit latency average = 15.9373
	minimum = 6
	maximum = 120
Slowest flit = 143930
Fragmentation average = 0.221983
	minimum = 0
	maximum = 108
Injected packet rate average = 0.0335826
	minimum = 0 (at node 36)
	maximum = 0.0595094 (at node 32)
Accepted packet rate average = 0.0335826
	minimum = 0 (at node 36)
	maximum = 0.0595094 (at node 32)
Injected flit rate average = 0.0678086
	minimum = 0 (at node 36)
	maximum = 0.143144 (at node 32)
Accepted flit rate average= 0.0678086
	minimum = 0 (at node 36)
	maximum = 0.110977 (at node 32)
Injected packet length average = 2.01916
Accepted packet length average = 2.01916
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0267 (13 samples)
	minimum = 6 (13 samples)
	maximum = 164.692 (13 samples)
Network latency average = 15.5777 (13 samples)
	minimum = 6 (13 samples)
	maximum = 142.538 (13 samples)
Flit latency average = 16.2236 (13 samples)
	minimum = 6 (13 samples)
	maximum = 140.692 (13 samples)
Fragmentation average = 0.0778258 (13 samples)
	minimum = 0 (13 samples)
	maximum = 33.2308 (13 samples)
Injected packet rate average = 0.0448585 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0735033 (13 samples)
Accepted packet rate average = 0.0448585 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0735033 (13 samples)
Injected flit rate average = 0.0842432 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.154008 (13 samples)
Accepted flit rate average = 0.0842432 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.140832 (13 samples)
Injected packet size average = 1.87798 (13 samples)
Accepted packet size average = 1.87798 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 339752 (inst/sec)
gpgpu_simulation_rate = 1009 (cycle/sec)
gpgpu_silicon_slowdown = 1592666x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f09403718 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20transposeFineGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z20transposeFineGrainedPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
Destroy streams for kernel 14: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 760
gpu_sim_insn = 491520
gpu_ipc =     646.7368
gpu_tot_sim_cycle = 19946
gpu_tot_sim_insn = 6946816
gpu_tot_ipc =     348.2812
gpu_tot_issued_cta = 896
gpu_occupancy = 34.7562% 
gpu_tot_occupancy = 34.4038% 
max_total_param_size = 0
gpu_stall_dramfull = 16685
gpu_stall_icnt2sh    = 44432
partiton_level_parallism =       2.6947
partiton_level_parallism_total  =       2.1723
partiton_level_parallism_util =       5.0443
partiton_level_parallism_util_total  =       5.2904
L2_BW  =     255.4179 GB/Sec
L2_BW_total  =     205.8960 GB/Sec
gpu_total_sim_rate=347340

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 111616
	L1I_total_cache_misses = 7680
	L1I_total_cache_miss_rate = 0.0688
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 26624
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0481
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2869
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25344
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2869
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 103936
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7680
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 7380
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 26624
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 111616

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2869
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
458, 458, 458, 457, 458, 457, 458, 459, 458, 457, 459, 458, 458, 459, 459, 458, 458, 458, 458, 458, 457, 458, 459, 459, 81, 81, 81, 81, 81, 81, 81, 81, 
gpgpu_n_tot_thrd_icount = 7012352
gpgpu_n_tot_w_icount = 219136
gpgpu_n_stall_shd_mem = 106081
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14336
gpgpu_n_mem_write_global = 28672
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 229376
gpgpu_n_store_insn = 229376
gpgpu_n_shmem_insn = 327680
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 851968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2869
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2869
gpgpu_stall_shd_mem[s_mem][bk_conf] = 13312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28672
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:97353	W0_Idle:290040	W0_Scoreboard:116375	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:219136
single_issue_nums: WS0:94156	WS1:94232	
dual_issue_nums: WS0:7706	WS1:7668	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114688 {8:14336,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1540096 {40:16384,72:12288,}
traffic_breakdown_coretomem[INST_ACC_R] = 2400 {8:300,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1032192 {72:14336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 229376 {8:28672,}
traffic_breakdown_memtocore[INST_ACC_R] = 40800 {136:300,}
maxmflatency = 883 
max_icnt2mem_latency = 261 
maxmrqlatency = 524 
max_icnt2sh_latency = 71 
averagemflatency = 169 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 193 
avg_icnt2sh_latency = 8 
mrq_lat_table:91 	8 	28 	43 	77 	128 	236 	403 	526 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40862 	1523 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9386 	14909 	11801 	6593 	325 	301 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	30671 	6140 	5376 	835 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       734       788         0         0      1242      1267      1239      1266         0         0         0         0         0         0         0         0 
dram[1]:       294       840         0         0      1395      1260      1280      1259         0         0         0         0         0         0         0         0 
dram[2]:       280       228         0         0      1229      1256      1226      1255         0         0         0         0         0         0         0         0 
dram[3]:       588      1189         0         0      1397      1232      1283      1231         0         0         0         0         0         0         0         0 
dram[4]:       292       893         0         0      1224      1256      1340      1366         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1236      1248      1394      1245         0         0         0         0         0         0         0         0 
dram[6]:       228       557         0         0      1228      1234      1345      1345         0         0         0         0         0         0         0         0 
dram[7]:       228       559         0         0      1241      1234      1392      1232         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000  1.000000      -nan      -nan 48.000000 47.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1543/48 = 32.145832
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        12         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2112
min_bank_accesses = 0!
chip skew: 272/256 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        62        64        62         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
total dram writes = 2030
min_bank_accesses = 0!
chip skew: 256/252 = 1.02
average mf latency per bank:
dram[0]:       6593     18638    none      none        1245      1171      1276      1173    none      none      none      none      none      none      none      none  
dram[1]:      18276     18337    none      none        1128      1134      1107      1099    none      none      none      none      none      none      none      none  
dram[2]:      17928     18258    none      none        1261      1170      1288      1178    none      none      none      none      none      none      none      none  
dram[3]:      17700     17898    none      none        1134      1131      1112      1094    none      none      none      none      none      none      none      none  
dram[4]:      18661     18714    none      none        1272      1172      1281      1176    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none        1108      1114      1109      1135    none      none      none      none      none      none      none      none  
dram[6]:      18181     18539    none      none        1277      1190      1296      1178    none      none      none      none      none      none      none      none  
dram[7]:      18144     18295    none      none        1120      1114      1116      1143    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       268       301       301       784       804       824       820         0         0         0         0         0         0         0         0
dram[1]:        284       272       307       282       883       841       849       785         0         0         0         0         0         0         0         0
dram[2]:        238       263       287       287       782       802       813       814         0         0         0         0         0         0         0         0
dram[3]:        277       258       313       303       877       803       839       737         0         0         0         0         0         0         0         0
dram[4]:        267       269       294       321       830       824       819       834         0         0         0         0         0         0         0         0
dram[5]:        263       282       308       285       788       800       822       790         0         0         0         0         0         0         0         0
dram[6]:        247       276       307       326       869       795       827       817         0         0         0         0         0         0         0         0
dram[7]:        279       288       307       284       809       764       831       800         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34115 n_nop=33579 n_act=8 n_pre=2 n_ref_event=0 n_req=195 n_rd=16 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.03084
n_activity=1584 dram_eff=0.6641
bk0: 12a 34037i bk1: 4a 34095i bk2: 0a 34115i bk3: 0a 34117i bk4: 64a 33019i bk5: 64a 32964i bk6: 64a 32927i bk7: 64a 32895i bk8: 0a 34112i bk9: 0a 34113i bk10: 0a 34114i bk11: 0a 34115i bk12: 0a 34115i bk13: 0a 34115i bk14: 0a 34116i bk15: 0a 34116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958974
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.343475
Bank_Level_Parallism_Col = 3.385517
Bank_Level_Parallism_Ready = 2.313688
write_to_read_ratio_blp_rw_average = 0.499885
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030837 
total_CMD = 34115 
util_bw = 1052 
Wasted_Col = 409 
Wasted_Row = 24 
Idle = 32630 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 18 
WTRc_limit = 579 
RTWc_limit = 644 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 644 

Commands details: 
total_CMD = 34115 
n_nop = 33579 
Read = 16 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 195 
total_req = 526 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 526 
Row_Bus_Util =  0.000293 
CoL_Bus_Util = 0.015418 
Either_Row_CoL_Bus_Util = 0.015712 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.831013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83101
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34115 n_nop=33589 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03049
n_activity=1502 dram_eff=0.6924
bk0: 4a 34097i bk1: 4a 34097i bk2: 0a 34115i bk3: 0a 34116i bk4: 64a 32926i bk5: 64a 32978i bk6: 64a 32970i bk7: 64a 32925i bk8: 0a 34112i bk9: 0a 34114i bk10: 0a 34114i bk11: 0a 34114i bk12: 0a 34114i bk13: 0a 34114i bk14: 0a 34115i bk15: 0a 34116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.401668
Bank_Level_Parallism_Col = 3.402507
Bank_Level_Parallism_Ready = 2.261539
write_to_read_ratio_blp_rw_average = 0.492746
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030485 
total_CMD = 34115 
util_bw = 1040 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 32672 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 19 
WTRc_limit = 578 
RTWc_limit = 638 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 638 

Commands details: 
total_CMD = 34115 
n_nop = 33589 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.015243 
Either_Row_CoL_Bus_Util = 0.015418 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.901891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90189
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34115 n_nop=33591 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.03037
n_activity=1480 dram_eff=0.7
bk0: 4a 34097i bk1: 4a 34097i bk2: 0a 34117i bk3: 0a 34117i bk4: 64a 33018i bk5: 64a 32970i bk6: 64a 32919i bk7: 64a 32899i bk8: 0a 34112i bk9: 0a 34112i bk10: 0a 34114i bk11: 0a 34114i bk12: 0a 34114i bk13: 0a 34116i bk14: 0a 34116i bk15: 0a 34116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.444601
Bank_Level_Parallism_Col = 3.444130
Bank_Level_Parallism_Ready = 2.341699
write_to_read_ratio_blp_rw_average = 0.514380
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030368 
total_CMD = 34115 
util_bw = 1036 
Wasted_Col = 385 
Wasted_Row = 0 
Idle = 32694 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 579 
RTWc_limit = 639 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 639 

Commands details: 
total_CMD = 34115 
n_nop = 33591 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.015184 
Either_Row_CoL_Bus_Util = 0.015360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.820519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82052
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34115 n_nop=33589 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.03049
n_activity=1537 dram_eff=0.6766
bk0: 4a 34097i bk1: 4a 34097i bk2: 0a 34116i bk3: 0a 34118i bk4: 64a 32955i bk5: 64a 33006i bk6: 64a 32949i bk7: 64a 32956i bk8: 0a 34112i bk9: 0a 34113i bk10: 0a 34114i bk11: 0a 34114i bk12: 0a 34114i bk13: 0a 34114i bk14: 0a 34114i bk15: 0a 34115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.297814
Bank_Level_Parallism_Col = 3.300685
Bank_Level_Parallism_Ready = 2.246154
write_to_read_ratio_blp_rw_average = 0.501826
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030485 
total_CMD = 34115 
util_bw = 1040 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 32646 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 34115 
n_nop = 33589 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.015243 
Either_Row_CoL_Bus_Util = 0.015418 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.854932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85493
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34115 n_nop=33591 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.03037
n_activity=1512 dram_eff=0.6852
bk0: 4a 34097i bk1: 4a 34098i bk2: 0a 34116i bk3: 0a 34116i bk4: 64a 32964i bk5: 64a 32957i bk6: 64a 32922i bk7: 64a 32899i bk8: 0a 34111i bk9: 0a 34114i bk10: 0a 34114i bk11: 0a 34114i bk12: 0a 34115i bk13: 0a 34116i bk14: 0a 34116i bk15: 0a 34116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.439415
Bank_Level_Parallism_Col = 3.444832
Bank_Level_Parallism_Ready = 2.357143
write_to_read_ratio_blp_rw_average = 0.512453
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030368 
total_CMD = 34115 
util_bw = 1036 
Wasted_Col = 405 
Wasted_Row = 0 
Idle = 32674 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 22 
WTRc_limit = 583 
RTWc_limit = 627 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 583 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 34115 
n_nop = 33591 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.015184 
Either_Row_CoL_Bus_Util = 0.015360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.910333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91033
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34115 n_nop=33603 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=0 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.02978
n_activity=1431 dram_eff=0.71
bk0: 0a 34115i bk1: 0a 34116i bk2: 0a 34116i bk3: 0a 34117i bk4: 64a 32990i bk5: 64a 32960i bk6: 64a 32940i bk7: 64a 32950i bk8: 0a 34112i bk9: 0a 34115i bk10: 0a 34115i bk11: 0a 34115i bk12: 0a 34115i bk13: 0a 34115i bk14: 0a 34115i bk15: 0a 34115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.407801
Bank_Level_Parallism_Col = 3.405962
Bank_Level_Parallism_Ready = 2.301181
write_to_read_ratio_blp_rw_average = 0.521469
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029782 
total_CMD = 34115 
util_bw = 1016 
Wasted_Col = 396 
Wasted_Row = 0 
Idle = 32703 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 576 
RTWc_limit = 635 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 635 

Commands details: 
total_CMD = 34115 
n_nop = 33603 
Read = 0 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 508 
Row_Bus_Util =  0.000117 
CoL_Bus_Util = 0.014891 
Either_Row_CoL_Bus_Util = 0.015008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.856222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85622
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34115 n_nop=33593 n_act=6 n_pre=0 n_ref_event=0 n_req=192 n_rd=8 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.03025
n_activity=1463 dram_eff=0.7054
bk0: 4a 34097i bk1: 4a 34098i bk2: 0a 34116i bk3: 0a 34116i bk4: 64a 32984i bk5: 64a 32963i bk6: 64a 32924i bk7: 64a 32896i bk8: 0a 34112i bk9: 0a 34113i bk10: 0a 34114i bk11: 0a 34115i bk12: 0a 34115i bk13: 0a 34116i bk14: 0a 34116i bk15: 0a 34116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.510000
Bank_Level_Parallism_Col = 3.511461
Bank_Level_Parallism_Ready = 2.290698
write_to_read_ratio_blp_rw_average = 0.506089
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030251 
total_CMD = 34115 
util_bw = 1032 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 32711 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 16 
WTRc_limit = 589 
RTWc_limit = 620 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 589 
RTWc_limit_alone = 620 

Commands details: 
total_CMD = 34115 
n_nop = 33593 
Read = 8 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 516 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 516 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.015125 
Either_Row_CoL_Bus_Util = 0.015301 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.870145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87015
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34115 n_nop=33593 n_act=6 n_pre=0 n_ref_event=0 n_req=192 n_rd=8 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.03025
n_activity=1509 dram_eff=0.6839
bk0: 4a 34097i bk1: 4a 34097i bk2: 0a 34117i bk3: 0a 34118i bk4: 64a 32972i bk5: 64a 32991i bk6: 64a 32934i bk7: 64a 32953i bk8: 0a 34113i bk9: 0a 34114i bk10: 0a 34114i bk11: 0a 34114i bk12: 0a 34114i bk13: 0a 34114i bk14: 0a 34114i bk15: 0a 34115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.347165
Bank_Level_Parallism_Col = 3.347886
Bank_Level_Parallism_Ready = 2.245648
write_to_read_ratio_blp_rw_average = 0.495380
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030251 
total_CMD = 34115 
util_bw = 1032 
Wasted_Col = 418 
Wasted_Row = 0 
Idle = 32665 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 18 
WTRc_limit = 605 
RTWc_limit = 625 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 605 
RTWc_limit_alone = 625 

Commands details: 
total_CMD = 34115 
n_nop = 33593 
Read = 8 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 516 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 516 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.015125 
Either_Row_CoL_Bus_Util = 0.015301 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.863433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86343

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2748, Miss = 35, Miss_rate = 0.013, Pending_hits = 89, Reservation_fails = 9
L2_cache_bank[1]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 50, Reservation_fails = 16
L2_cache_bank[2]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[3]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 46, Reservation_fails = 16
L2_cache_bank[4]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[5]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 50, Reservation_fails = 13
L2_cache_bank[6]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 11
L2_cache_bank[7]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 8
L2_cache_bank[8]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 5
L2_cache_bank[9]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 50, Reservation_fails = 6
L2_cache_bank[10]: Access = 2688, Miss = 32, Miss_rate = 0.012, Pending_hits = 32, Reservation_fails = 4
L2_cache_bank[11]: Access = 2688, Miss = 32, Miss_rate = 0.012, Pending_hits = 30, Reservation_fails = 4
L2_cache_bank[12]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 9
L2_cache_bank[13]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 49, Reservation_fails = 5
L2_cache_bank[14]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 7
L2_cache_bank[15]: Access = 2708, Miss = 33, Miss_rate = 0.012, Pending_hits = 49, Reservation_fails = 4
L2_total_cache_accesses = 43328
L2_total_cache_misses = 528
L2_total_cache_miss_rate = 0.0122
L2_total_cache_pending_hits = 802
L2_total_cache_reservation_fails = 129
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27657
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 280
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 280
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14336
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28672
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 129
L2_cache_data_port_util = 0.212
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=73240
icnt_total_pkts_simt_to_mem=84288
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.9924
	minimum = 6
	maximum = 82
Network latency average = 13.3108
	minimum = 6
	maximum = 58
Slowest packet = 82853
Flit latency average = 13.136
	minimum = 6
	maximum = 56
Slowest flit = 151700
Fragmentation average = 0.00708008
	minimum = 0
	maximum = 14
Injected packet rate average = 0.0585561
	minimum = 0 (at node 36)
	maximum = 0.0914939 (at node 12)
Accepted packet rate average = 0.0585561
	minimum = 0 (at node 36)
	maximum = 0.0914939 (at node 12)
Injected flit rate average = 0.117112
	minimum = 0 (at node 36)
	maximum = 0.182988 (at node 12)
Accepted flit rate average= 0.117112
	minimum = 0 (at node 36)
	maximum = 0.182988 (at node 12)
Injected packet length average = 2
Accepted packet length average = 2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.6671 (14 samples)
	minimum = 6 (14 samples)
	maximum = 158.786 (14 samples)
Network latency average = 15.4158 (14 samples)
	minimum = 6 (14 samples)
	maximum = 136.5 (14 samples)
Flit latency average = 16.0031 (14 samples)
	minimum = 6 (14 samples)
	maximum = 134.643 (14 samples)
Fragmentation average = 0.0727726 (14 samples)
	minimum = 0 (14 samples)
	maximum = 31.8571 (14 samples)
Injected packet rate average = 0.0458369 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0747883 (14 samples)
Accepted packet rate average = 0.0458369 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0747883 (14 samples)
Injected flit rate average = 0.086591 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.156078 (14 samples)
Accepted flit rate average = 0.086591 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.143843 (14 samples)
Injected packet size average = 1.88911 (14 samples)
Accepted packet size average = 1.88911 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 347340 (inst/sec)
gpgpu_simulation_rate = 997 (cycle/sec)
gpgpu_silicon_slowdown = 1611835x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose fine-grained      , Throughput = 0.0001 GB/s, Time = 2000.00000 ms, Size = 16384 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f0940357e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z17transposeDiagonalPfS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x500 (transpose.1.sm_30.ptx:280) @%p1 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (transpose.1.sm_30.ptx:295) cvta.to.global.u64 %rd4, %rd3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x508 (transpose.1.sm_30.ptx:281) bra.uni BB5_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x520 (transpose.1.sm_30.ptx:288) mad.lo.s32 %r15, %r3, %r2, %r34;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x518 (transpose.1.sm_30.ptx:285) bra.uni BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (transpose.1.sm_30.ptx:295) cvta.to.global.u64 %rd4, %rd3;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17transposeDiagonalPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17transposeDiagonalPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z17transposeDiagonalPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
Destroy streams for kernel 15: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 1647
gpu_sim_insn = 671744
gpu_ipc =     407.8591
gpu_tot_sim_cycle = 21593
gpu_tot_sim_insn = 7618560
gpu_tot_ipc =     352.8254
gpu_tot_issued_cta = 960
gpu_occupancy = 38.3164% 
gpu_tot_occupancy = 34.7086% 
max_total_param_size = 0
gpu_stall_dramfull = 18855
gpu_stall_icnt2sh    = 49775
partiton_level_parallism =       1.2678
partiton_level_parallism_total  =       2.1033
partiton_level_parallism_util =       4.2353
partiton_level_parallism_util_total  =       5.2305
L2_BW  =     120.1633 GB/Sec
L2_BW_total  =     199.3567 GB/Sec
gpu_total_sim_rate=346298

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 122880
	L1I_total_cache_misses = 8688
	L1I_total_cache_miss_rate = 0.0707
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0446
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2869
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2869
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 114192
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 8348
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 122880

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2869
ctas_completed 960, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
502, 502, 502, 501, 502, 501, 502, 503, 502, 501, 503, 502, 502, 503, 503, 502, 502, 502, 502, 502, 501, 502, 503, 503, 81, 81, 81, 81, 81, 81, 81, 81, 
gpgpu_n_tot_thrd_icount = 7684096
gpgpu_n_tot_w_icount = 240128
gpgpu_n_stall_shd_mem = 109103
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15360
gpgpu_n_mem_write_global = 29696
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 245760
gpgpu_n_store_insn = 245760
gpgpu_n_shmem_insn = 360448
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2869
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2869
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14336
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29696
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:103090	W0_Idle:310248	W0_Scoreboard:130752	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:240128
single_issue_nums: WS0:103116	WS1:103192	
dual_issue_nums: WS0:8474	WS1:8436	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 122880 {8:15360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1613824 {40:16384,72:13312,}
traffic_breakdown_coretomem[INST_ACC_R] = 2720 {8:340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1105920 {72:15360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 237568 {8:29696,}
traffic_breakdown_memtocore[INST_ACC_R] = 46240 {136:340,}
maxmflatency = 883 
max_icnt2mem_latency = 261 
maxmrqlatency = 524 
max_icnt2sh_latency = 71 
averagemflatency = 169 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 192 
avg_icnt2sh_latency = 8 
mrq_lat_table:93 	8 	28 	43 	77 	128 	236 	403 	526 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42745 	1688 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9812 	15939 	12321 	6665 	360 	306 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	31710 	6388 	6028 	944 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       734       788         0         0      1242      1267      1239      1266         0         0         0         0         0         0         0         0 
dram[1]:       294       840         0         0      1395      1260      1280      1259         0         0         0         0         0         0         0         0 
dram[2]:       280       228         0         0      1229      1256      1226      1255         0         0         0         0         0         0         0         0 
dram[3]:       588      1189         0         0      1397      1232      1283      1231         0         0         0         0         0         0         0         0 
dram[4]:       292       893         0         0      1224      1256      1340      1366         0         0         0         0         0         0         0         0 
dram[5]:       277       791         0         0      1236      1248      1394      1245         0         0         0         0         0         0         0         0 
dram[6]:       228       557         0         0      1228      1234      1345      1345         0         0         0         0         0         0         0         0 
dram[7]:       228       559         0         0      1241      1234      1392      1232         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000  1.000000      -nan      -nan 48.000000 47.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1545/50 = 30.900000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        12         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2120
min_bank_accesses = 0!
chip skew: 272/264 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        62        64        62         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
total dram writes = 2030
min_bank_accesses = 0!
chip skew: 256/252 = 1.02
average mf latency per bank:
dram[0]:       7156     20257    none      none        1280      1206      1311      1210    none      none      none      none      none      none      none      none  
dram[1]:      19744     20049    none      none        1163      1169      1142      1137    none      none      none      none      none      none      none      none  
dram[2]:      19707     19909    none      none        1298      1204      1324      1216    none      none      none      none      none      none      none      none  
dram[3]:      19135     19465    none      none        1169      1166      1147      1131    none      none      none      none      none      none      none      none  
dram[4]:      20447     20389    none      none        1307      1207      1316      1213    none      none      none      none      none      none      none      none  
dram[5]:      20065     20311    none      none        1143      1150      1144      1177    none      none      none      none      none      none      none      none  
dram[6]:      20007     20310    none      none        1313      1225      1332      1217    none      none      none      none      none      none      none      none  
dram[7]:      19544     20051    none      none        1155      1150      1150      1183    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        276       268       301       301       784       804       824       820         0         0         0         0         0         0         0         0
dram[1]:        284       290       307       282       883       841       849       785         0         0         0         0         0         0         0         0
dram[2]:        304       266       301       287       782       802       813       814         0         0         0         0         0         0         0         0
dram[3]:        277       258       313       303       877       803       839       737         0         0         0         0         0         0         0         0
dram[4]:        296       293       294       321       830       824       819       834         0         0         0         0         0         0         0         0
dram[5]:        263       325       308       307       788       800       822       790         0         0         0         0         0         0         0         0
dram[6]:        306       316       307       326       869       795       827       817         0         0         0         0         0         0         0         0
dram[7]:        279       311       307       293       809       764       831       800         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36932 n_nop=36396 n_act=8 n_pre=2 n_ref_event=0 n_req=195 n_rd=16 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.02848
n_activity=1584 dram_eff=0.6641
bk0: 12a 36854i bk1: 4a 36912i bk2: 0a 36932i bk3: 0a 36934i bk4: 64a 35836i bk5: 64a 35781i bk6: 64a 35744i bk7: 64a 35712i bk8: 0a 36929i bk9: 0a 36930i bk10: 0a 36931i bk11: 0a 36932i bk12: 0a 36932i bk13: 0a 36932i bk14: 0a 36933i bk15: 0a 36933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958974
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.343475
Bank_Level_Parallism_Col = 3.385517
Bank_Level_Parallism_Ready = 2.313688
write_to_read_ratio_blp_rw_average = 0.499885
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028485 
total_CMD = 36932 
util_bw = 1052 
Wasted_Col = 409 
Wasted_Row = 24 
Idle = 35447 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 18 
WTRc_limit = 579 
RTWc_limit = 644 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 644 

Commands details: 
total_CMD = 36932 
n_nop = 36396 
Read = 16 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 195 
total_req = 526 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 526 
Row_Bus_Util =  0.000271 
CoL_Bus_Util = 0.014242 
Either_Row_CoL_Bus_Util = 0.014513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.691352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69135
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36932 n_nop=36406 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02816
n_activity=1502 dram_eff=0.6924
bk0: 4a 36914i bk1: 4a 36914i bk2: 0a 36932i bk3: 0a 36933i bk4: 64a 35743i bk5: 64a 35795i bk6: 64a 35787i bk7: 64a 35742i bk8: 0a 36929i bk9: 0a 36931i bk10: 0a 36931i bk11: 0a 36931i bk12: 0a 36931i bk13: 0a 36931i bk14: 0a 36932i bk15: 0a 36933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.401668
Bank_Level_Parallism_Col = 3.402507
Bank_Level_Parallism_Ready = 2.261539
write_to_read_ratio_blp_rw_average = 0.492746
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028160 
total_CMD = 36932 
util_bw = 1040 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 35489 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 19 
WTRc_limit = 578 
RTWc_limit = 638 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 638 

Commands details: 
total_CMD = 36932 
n_nop = 36406 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.014080 
Either_Row_CoL_Bus_Util = 0.014242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.756823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75682
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36932 n_nop=36408 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.02805
n_activity=1480 dram_eff=0.7
bk0: 4a 36914i bk1: 4a 36914i bk2: 0a 36934i bk3: 0a 36934i bk4: 64a 35835i bk5: 64a 35787i bk6: 64a 35736i bk7: 64a 35716i bk8: 0a 36929i bk9: 0a 36929i bk10: 0a 36931i bk11: 0a 36931i bk12: 0a 36931i bk13: 0a 36933i bk14: 0a 36933i bk15: 0a 36933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.444601
Bank_Level_Parallism_Col = 3.444130
Bank_Level_Parallism_Ready = 2.341699
write_to_read_ratio_blp_rw_average = 0.514380
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028052 
total_CMD = 36932 
util_bw = 1036 
Wasted_Col = 385 
Wasted_Row = 0 
Idle = 35511 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 579 
RTWc_limit = 639 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 639 

Commands details: 
total_CMD = 36932 
n_nop = 36408 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.014026 
Either_Row_CoL_Bus_Util = 0.014188 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.681658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68166
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36932 n_nop=36406 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02816
n_activity=1537 dram_eff=0.6766
bk0: 4a 36914i bk1: 4a 36914i bk2: 0a 36933i bk3: 0a 36935i bk4: 64a 35772i bk5: 64a 35823i bk6: 64a 35766i bk7: 64a 35773i bk8: 0a 36929i bk9: 0a 36930i bk10: 0a 36931i bk11: 0a 36931i bk12: 0a 36931i bk13: 0a 36931i bk14: 0a 36931i bk15: 0a 36932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.297814
Bank_Level_Parallism_Col = 3.300685
Bank_Level_Parallism_Ready = 2.246154
write_to_read_ratio_blp_rw_average = 0.501826
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028160 
total_CMD = 36932 
util_bw = 1040 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 35463 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 36932 
n_nop = 36406 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.014080 
Either_Row_CoL_Bus_Util = 0.014242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.713446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71345
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36932 n_nop=36408 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.02805
n_activity=1512 dram_eff=0.6852
bk0: 4a 36914i bk1: 4a 36915i bk2: 0a 36933i bk3: 0a 36933i bk4: 64a 35781i bk5: 64a 35774i bk6: 64a 35739i bk7: 64a 35716i bk8: 0a 36928i bk9: 0a 36931i bk10: 0a 36931i bk11: 0a 36931i bk12: 0a 36932i bk13: 0a 36933i bk14: 0a 36933i bk15: 0a 36933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.439415
Bank_Level_Parallism_Col = 3.444832
Bank_Level_Parallism_Ready = 2.357143
write_to_read_ratio_blp_rw_average = 0.512453
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028052 
total_CMD = 36932 
util_bw = 1036 
Wasted_Col = 405 
Wasted_Row = 0 
Idle = 35491 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 22 
WTRc_limit = 583 
RTWc_limit = 627 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 583 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 36932 
n_nop = 36408 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.014026 
Either_Row_CoL_Bus_Util = 0.014188 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.764621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76462
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36932 n_nop=36410 n_act=6 n_pre=0 n_ref_event=0 n_req=192 n_rd=8 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.02794
n_activity=1511 dram_eff=0.683
bk0: 4a 36914i bk1: 4a 36914i bk2: 0a 36933i bk3: 0a 36934i bk4: 64a 35807i bk5: 64a 35777i bk6: 64a 35757i bk7: 64a 35767i bk8: 0a 36929i bk9: 0a 36932i bk10: 0a 36932i bk11: 0a 36932i bk12: 0a 36932i bk13: 0a 36932i bk14: 0a 36932i bk15: 0a 36932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.344613
Bank_Level_Parallism_Col = 3.346021
Bank_Level_Parallism_Ready = 2.281008
write_to_read_ratio_blp_rw_average = 0.508478
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.027943 
total_CMD = 36932 
util_bw = 1032 
Wasted_Col = 420 
Wasted_Row = 0 
Idle = 35480 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 14 
WTRc_limit = 576 
RTWc_limit = 635 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 635 

Commands details: 
total_CMD = 36932 
n_nop = 36410 
Read = 8 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 516 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 516 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.013972 
Either_Row_CoL_Bus_Util = 0.014134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.714638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71464
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36932 n_nop=36410 n_act=6 n_pre=0 n_ref_event=0 n_req=192 n_rd=8 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.02794
n_activity=1463 dram_eff=0.7054
bk0: 4a 36914i bk1: 4a 36915i bk2: 0a 36933i bk3: 0a 36933i bk4: 64a 35801i bk5: 64a 35780i bk6: 64a 35741i bk7: 64a 35713i bk8: 0a 36929i bk9: 0a 36930i bk10: 0a 36931i bk11: 0a 36932i bk12: 0a 36932i bk13: 0a 36933i bk14: 0a 36933i bk15: 0a 36933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.510000
Bank_Level_Parallism_Col = 3.511461
Bank_Level_Parallism_Ready = 2.290698
write_to_read_ratio_blp_rw_average = 0.506089
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.027943 
total_CMD = 36932 
util_bw = 1032 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 35528 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 16 
WTRc_limit = 589 
RTWc_limit = 620 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 589 
RTWc_limit_alone = 620 

Commands details: 
total_CMD = 36932 
n_nop = 36410 
Read = 8 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 516 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 516 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.013972 
Either_Row_CoL_Bus_Util = 0.014134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.727499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7275
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36932 n_nop=36410 n_act=6 n_pre=0 n_ref_event=0 n_req=192 n_rd=8 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.02794
n_activity=1509 dram_eff=0.6839
bk0: 4a 36914i bk1: 4a 36914i bk2: 0a 36934i bk3: 0a 36935i bk4: 64a 35789i bk5: 64a 35808i bk6: 64a 35751i bk7: 64a 35770i bk8: 0a 36930i bk9: 0a 36931i bk10: 0a 36931i bk11: 0a 36931i bk12: 0a 36931i bk13: 0a 36931i bk14: 0a 36931i bk15: 0a 36932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.347165
Bank_Level_Parallism_Col = 3.347886
Bank_Level_Parallism_Ready = 2.245648
write_to_read_ratio_blp_rw_average = 0.495380
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.027943 
total_CMD = 36932 
util_bw = 1032 
Wasted_Col = 418 
Wasted_Row = 0 
Idle = 35482 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 18 
WTRc_limit = 605 
RTWc_limit = 625 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 605 
RTWc_limit_alone = 625 

Commands details: 
total_CMD = 36932 
n_nop = 36410 
Read = 8 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 516 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 516 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.013972 
Either_Row_CoL_Bus_Util = 0.014134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.721299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7213

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2876, Miss = 35, Miss_rate = 0.012, Pending_hits = 89, Reservation_fails = 9
L2_cache_bank[1]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 50, Reservation_fails = 16
L2_cache_bank[2]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[3]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 46, Reservation_fails = 16
L2_cache_bank[4]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[5]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 50, Reservation_fails = 13
L2_cache_bank[6]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 11
L2_cache_bank[7]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 8
L2_cache_bank[8]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 5
L2_cache_bank[9]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 50, Reservation_fails = 6
L2_cache_bank[10]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[11]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 49, Reservation_fails = 4
L2_cache_bank[12]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 9
L2_cache_bank[13]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 49, Reservation_fails = 5
L2_cache_bank[14]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 7
L2_cache_bank[15]: Access = 2836, Miss = 33, Miss_rate = 0.012, Pending_hits = 49, Reservation_fails = 4
L2_total_cache_accesses = 45416
L2_total_cache_misses = 530
L2_total_cache_miss_rate = 0.0117
L2_total_cache_pending_hits = 840
L2_total_cache_reservation_fails = 129
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28681
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 318
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 318
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15360
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 29696
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 340
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 129
L2_cache_data_port_util = 0.208
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=77536
icnt_total_pkts_simt_to_mem=88424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.2205
	minimum = 6
	maximum = 141
Network latency average = 16.096
	minimum = 6
	maximum = 133
Slowest packet = 88389
Flit latency average = 15.9539
	minimum = 6
	maximum = 131
Slowest flit = 160680
Fragmentation average = 0.0902778
	minimum = 0
	maximum = 87
Injected packet rate average = 0.027528
	minimum = 0 (at node 36)
	maximum = 0.0487805 (at node 30)
Accepted packet rate average = 0.027528
	minimum = 0 (at node 36)
	maximum = 0.0487805 (at node 30)
Injected flit rate average = 0.0555834
	minimum = 0 (at node 36)
	maximum = 0.117337 (at node 30)
Accepted flit rate average= 0.0555834
	minimum = 0 (at node 36)
	maximum = 0.090969 (at node 30)
Injected packet length average = 2.01916
Accepted packet length average = 2.01916
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.704 (15 samples)
	minimum = 6 (15 samples)
	maximum = 157.6 (15 samples)
Network latency average = 15.4612 (15 samples)
	minimum = 6 (15 samples)
	maximum = 136.267 (15 samples)
Flit latency average = 15.9998 (15 samples)
	minimum = 6 (15 samples)
	maximum = 134.4 (15 samples)
Fragmentation average = 0.0739396 (15 samples)
	minimum = 0 (15 samples)
	maximum = 35.5333 (15 samples)
Injected packet rate average = 0.0446163 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0730545 (15 samples)
Accepted packet rate average = 0.0446163 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0730545 (15 samples)
Injected flit rate average = 0.0845239 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.153495 (15 samples)
Accepted flit rate average = 0.0845239 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.140319 (15 samples)
Injected packet size average = 1.89446 (15 samples)
Accepted packet size average = 1.89446 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 346298 (inst/sec)
gpgpu_simulation_rate = 981 (cycle/sec)
gpgpu_silicon_slowdown = 1638124x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbf03a4b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbf03a4a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555f0940357e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z17transposeDiagonalPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z17transposeDiagonalPfS_ii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
Destroy streams for kernel 16: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 1053
gpu_sim_insn = 671744
gpu_ipc =     637.9335
gpu_tot_sim_cycle = 22646
gpu_tot_sim_insn = 8290304
gpu_tot_ipc =     366.0825
gpu_tot_issued_cta = 1024
gpu_occupancy = 35.8147% 
gpu_tot_occupancy = 34.7594% 
max_total_param_size = 0
gpu_stall_dramfull = 18864
gpu_stall_icnt2sh    = 49816
partiton_level_parallism =       1.9449
partiton_level_parallism_total  =       2.0959
partiton_level_parallism_util =       4.9951
partiton_level_parallism_util_total  =       5.2198
L2_BW  =     184.3472 GB/Sec
L2_BW_total  =     198.6588 GB/Sec
gpu_total_sim_rate=345429

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 134144
	L1I_total_cache_misses = 8688
	L1I_total_cache_miss_rate = 0.0648
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30720
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0417
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2869
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2869
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 125456
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 8348
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 134144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2869
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
546, 546, 546, 545, 546, 545, 546, 547, 546, 545, 547, 546, 546, 547, 547, 546, 546, 546, 546, 546, 545, 546, 547, 547, 125, 125, 125, 125, 125, 125, 125, 125, 
gpgpu_n_tot_thrd_icount = 8355840
gpgpu_n_tot_w_icount = 261120
gpgpu_n_stall_shd_mem = 112163
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16384
gpgpu_n_mem_write_global = 30720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 393216
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 983040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2869
gpgpu_stall_shd_mem[c_mem][resource_stall] = 2869
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15360
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30720
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:105162	W0_Idle:317311	W0_Scoreboard:139087	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:261120
single_issue_nums: WS0:112076	WS1:112152	
dual_issue_nums: WS0:9242	WS1:9204	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131072 {8:16384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1687552 {40:16384,72:14336,}
traffic_breakdown_coretomem[INST_ACC_R] = 2720 {8:340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1179648 {72:16384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 245760 {8:30720,}
traffic_breakdown_memtocore[INST_ACC_R] = 46240 {136:340,}
maxmflatency = 883 
max_icnt2mem_latency = 261 
maxmrqlatency = 524 
max_icnt2sh_latency = 71 
averagemflatency = 168 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 192 
avg_icnt2sh_latency = 8 
mrq_lat_table:93 	8 	28 	43 	77 	128 	236 	403 	526 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	44793 	1688 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10897 	16604 	12619 	6665 	360 	306 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	33287 	6842 	6045 	944 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       734       788         0         0      1242      1267      1239      1266         0         0         0         0         0         0         0         0 
dram[1]:       294       840         0         0      1395      1260      1280      1259         0         0         0         0         0         0         0         0 
dram[2]:       280       228         0         0      1229      1256      1226      1255         0         0         0         0         0         0         0         0 
dram[3]:       588      1189         0         0      1397      1232      1283      1231         0         0         0         0         0         0         0         0 
dram[4]:       292       893         0         0      1224      1256      1340      1366         0         0         0         0         0         0         0         0 
dram[5]:       277       791         0         0      1236      1248      1394      1245         0         0         0         0         0         0         0         0 
dram[6]:       228       557         0         0      1228      1234      1345      1345         0         0         0         0         0         0         0         0 
dram[7]:       228       559         0         0      1241      1234      1392      1232         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000  1.000000      -nan      -nan 48.000000 47.000000 48.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000  1.000000      -nan      -nan 48.000000 48.000000 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1545/50 = 30.900000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        12         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 2120
min_bank_accesses = 0!
chip skew: 272/264 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        64        64        64        62         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        64        62        64        62         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        64        64        64        60         0         0         0         0         0         0         0         0 
total dram writes = 2030
min_bank_accesses = 0!
chip skew: 256/252 = 1.02
average mf latency per bank:
dram[0]:       7525     21353    none      none        1315      1240      1346      1246    none      none      none      none      none      none      none      none  
dram[1]:      20844     21154    none      none        1198      1203      1177      1172    none      none      none      none      none      none      none      none  
dram[2]:      20795     20994    none      none        1333      1239      1359      1252    none      none      none      none      none      none      none      none  
dram[3]:      20223     20548    none      none        1204      1201      1182      1166    none      none      none      none      none      none      none      none  
dram[4]:      21548     21494    none      none        1342      1242      1351      1248    none      none      none      none      none      none      none      none  
dram[5]:      21151     21415    none      none        1178      1185      1178      1213    none      none      none      none      none      none      none      none  
dram[6]:      21104     21386    none      none        1348      1260      1367      1252    none      none      none      none      none      none      none      none  
dram[7]:      20630     21146    none      none        1189      1184      1185      1220    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        276       268       301       301       784       804       824       820         0         0         0         0         0         0         0         0
dram[1]:        284       290       307       282       883       841       849       785         0         0         0         0         0         0         0         0
dram[2]:        304       266       301       287       782       802       813       814         0         0         0         0         0         0         0         0
dram[3]:        277       258       313       303       877       803       839       737         0         0         0         0         0         0         0         0
dram[4]:        296       293       294       321       830       824       819       834         0         0         0         0         0         0         0         0
dram[5]:        263       325       308       307       788       800       822       790         0         0         0         0         0         0         0         0
dram[6]:        306       316       307       326       869       795       827       817         0         0         0         0         0         0         0         0
dram[7]:        279       311       307       293       809       764       831       800         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38733 n_nop=38197 n_act=8 n_pre=2 n_ref_event=0 n_req=195 n_rd=16 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.02716
n_activity=1584 dram_eff=0.6641
bk0: 12a 38655i bk1: 4a 38713i bk2: 0a 38733i bk3: 0a 38735i bk4: 64a 37637i bk5: 64a 37582i bk6: 64a 37545i bk7: 64a 37513i bk8: 0a 38730i bk9: 0a 38731i bk10: 0a 38732i bk11: 0a 38733i bk12: 0a 38733i bk13: 0a 38733i bk14: 0a 38734i bk15: 0a 38734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958974
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.343475
Bank_Level_Parallism_Col = 3.385517
Bank_Level_Parallism_Ready = 2.313688
write_to_read_ratio_blp_rw_average = 0.499885
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.027160 
total_CMD = 38733 
util_bw = 1052 
Wasted_Col = 409 
Wasted_Row = 24 
Idle = 37248 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 18 
WTRc_limit = 579 
RTWc_limit = 644 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 644 

Commands details: 
total_CMD = 38733 
n_nop = 38197 
Read = 16 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 195 
total_req = 526 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 526 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.013580 
Either_Row_CoL_Bus_Util = 0.013838 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.612707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61271
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38733 n_nop=38207 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02685
n_activity=1502 dram_eff=0.6924
bk0: 4a 38715i bk1: 4a 38715i bk2: 0a 38733i bk3: 0a 38734i bk4: 64a 37544i bk5: 64a 37596i bk6: 64a 37588i bk7: 64a 37543i bk8: 0a 38730i bk9: 0a 38732i bk10: 0a 38732i bk11: 0a 38732i bk12: 0a 38732i bk13: 0a 38732i bk14: 0a 38733i bk15: 0a 38734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.401668
Bank_Level_Parallism_Col = 3.402507
Bank_Level_Parallism_Ready = 2.261539
write_to_read_ratio_blp_rw_average = 0.492746
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026850 
total_CMD = 38733 
util_bw = 1040 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 37290 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 19 
WTRc_limit = 578 
RTWc_limit = 638 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 638 

Commands details: 
total_CMD = 38733 
n_nop = 38207 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.013425 
Either_Row_CoL_Bus_Util = 0.013580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.675135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67513
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38733 n_nop=38209 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.02675
n_activity=1480 dram_eff=0.7
bk0: 4a 38715i bk1: 4a 38715i bk2: 0a 38735i bk3: 0a 38735i bk4: 64a 37636i bk5: 64a 37588i bk6: 64a 37537i bk7: 64a 37517i bk8: 0a 38730i bk9: 0a 38730i bk10: 0a 38732i bk11: 0a 38732i bk12: 0a 38732i bk13: 0a 38734i bk14: 0a 38734i bk15: 0a 38734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.444601
Bank_Level_Parallism_Col = 3.444130
Bank_Level_Parallism_Ready = 2.341699
write_to_read_ratio_blp_rw_average = 0.514380
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026747 
total_CMD = 38733 
util_bw = 1036 
Wasted_Col = 385 
Wasted_Row = 0 
Idle = 37312 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 579 
RTWc_limit = 639 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579 
RTWc_limit_alone = 639 

Commands details: 
total_CMD = 38733 
n_nop = 38209 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.013374 
Either_Row_CoL_Bus_Util = 0.013529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.603465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60346
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38733 n_nop=38207 n_act=6 n_pre=0 n_ref_event=0 n_req=194 n_rd=8 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.02685
n_activity=1537 dram_eff=0.6766
bk0: 4a 38715i bk1: 4a 38715i bk2: 0a 38734i bk3: 0a 38736i bk4: 64a 37573i bk5: 64a 37624i bk6: 64a 37567i bk7: 64a 37574i bk8: 0a 38730i bk9: 0a 38731i bk10: 0a 38732i bk11: 0a 38732i bk12: 0a 38732i bk13: 0a 38732i bk14: 0a 38732i bk15: 0a 38733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968750
Bank_Level_Parallism = 3.297814
Bank_Level_Parallism_Col = 3.300685
Bank_Level_Parallism_Ready = 2.246154
write_to_read_ratio_blp_rw_average = 0.501826
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026850 
total_CMD = 38733 
util_bw = 1040 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 37264 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 21 
WTRc_limit = 578 
RTWc_limit = 640 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 578 
RTWc_limit_alone = 640 

Commands details: 
total_CMD = 38733 
n_nop = 38207 
Read = 8 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 520 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 520 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.013425 
Either_Row_CoL_Bus_Util = 0.013580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.633775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63377
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38733 n_nop=38209 n_act=6 n_pre=0 n_ref_event=0 n_req=193 n_rd=8 n_rd_L2_A=256 n_write=254 n_wr_bk=0 bw_util=0.02675
n_activity=1512 dram_eff=0.6852
bk0: 4a 38715i bk1: 4a 38716i bk2: 0a 38734i bk3: 0a 38734i bk4: 64a 37582i bk5: 64a 37575i bk6: 64a 37540i bk7: 64a 37517i bk8: 0a 38729i bk9: 0a 38732i bk10: 0a 38732i bk11: 0a 38732i bk12: 0a 38733i bk13: 0a 38734i bk14: 0a 38734i bk15: 0a 38734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968912
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968504
Bank_Level_Parallism = 3.439415
Bank_Level_Parallism_Col = 3.444832
Bank_Level_Parallism_Ready = 2.357143
write_to_read_ratio_blp_rw_average = 0.512453
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026747 
total_CMD = 38733 
util_bw = 1036 
Wasted_Col = 405 
Wasted_Row = 0 
Idle = 37292 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 22 
WTRc_limit = 583 
RTWc_limit = 627 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 583 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 38733 
n_nop = 38209 
Read = 8 
Write = 254 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 193 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.013374 
Either_Row_CoL_Bus_Util = 0.013529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.682570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68257
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38733 n_nop=38211 n_act=6 n_pre=0 n_ref_event=0 n_req=192 n_rd=8 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.02664
n_activity=1511 dram_eff=0.683
bk0: 4a 38715i bk1: 4a 38715i bk2: 0a 38734i bk3: 0a 38735i bk4: 64a 37608i bk5: 64a 37578i bk6: 64a 37558i bk7: 64a 37568i bk8: 0a 38730i bk9: 0a 38733i bk10: 0a 38733i bk11: 0a 38733i bk12: 0a 38733i bk13: 0a 38733i bk14: 0a 38733i bk15: 0a 38733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.344613
Bank_Level_Parallism_Col = 3.346021
Bank_Level_Parallism_Ready = 2.281008
write_to_read_ratio_blp_rw_average = 0.508478
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026644 
total_CMD = 38733 
util_bw = 1032 
Wasted_Col = 420 
Wasted_Row = 0 
Idle = 37281 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 14 
WTRc_limit = 576 
RTWc_limit = 635 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 635 

Commands details: 
total_CMD = 38733 
n_nop = 38211 
Read = 8 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 516 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 516 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.013322 
Either_Row_CoL_Bus_Util = 0.013477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.634911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63491
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38733 n_nop=38211 n_act=6 n_pre=0 n_ref_event=0 n_req=192 n_rd=8 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.02664
n_activity=1463 dram_eff=0.7054
bk0: 4a 38715i bk1: 4a 38716i bk2: 0a 38734i bk3: 0a 38734i bk4: 64a 37602i bk5: 64a 37581i bk6: 64a 37542i bk7: 64a 37514i bk8: 0a 38730i bk9: 0a 38731i bk10: 0a 38732i bk11: 0a 38733i bk12: 0a 38733i bk13: 0a 38734i bk14: 0a 38734i bk15: 0a 38734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.510000
Bank_Level_Parallism_Col = 3.511461
Bank_Level_Parallism_Ready = 2.290698
write_to_read_ratio_blp_rw_average = 0.506089
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026644 
total_CMD = 38733 
util_bw = 1032 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 37329 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 16 
WTRc_limit = 589 
RTWc_limit = 620 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 589 
RTWc_limit_alone = 620 

Commands details: 
total_CMD = 38733 
n_nop = 38211 
Read = 8 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 516 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 516 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.013322 
Either_Row_CoL_Bus_Util = 0.013477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.647174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64717
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38733 n_nop=38211 n_act=6 n_pre=0 n_ref_event=0 n_req=192 n_rd=8 n_rd_L2_A=256 n_write=252 n_wr_bk=0 bw_util=0.02664
n_activity=1509 dram_eff=0.6839
bk0: 4a 38715i bk1: 4a 38715i bk2: 0a 38735i bk3: 0a 38736i bk4: 64a 37590i bk5: 64a 37609i bk6: 64a 37552i bk7: 64a 37571i bk8: 0a 38731i bk9: 0a 38732i bk10: 0a 38732i bk11: 0a 38732i bk12: 0a 38732i bk13: 0a 38732i bk14: 0a 38732i bk15: 0a 38733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = 0.968254
Bank_Level_Parallism = 3.347165
Bank_Level_Parallism_Col = 3.347886
Bank_Level_Parallism_Ready = 2.245648
write_to_read_ratio_blp_rw_average = 0.495380
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026644 
total_CMD = 38733 
util_bw = 1032 
Wasted_Col = 418 
Wasted_Row = 0 
Idle = 37283 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 18 
WTRc_limit = 605 
RTWc_limit = 625 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 605 
RTWc_limit_alone = 625 

Commands details: 
total_CMD = 38733 
n_nop = 38211 
Read = 8 
Write = 252 
L2_Alloc = 256 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 516 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 516 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.013322 
Either_Row_CoL_Bus_Util = 0.013477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.641262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64126

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3004, Miss = 35, Miss_rate = 0.012, Pending_hits = 89, Reservation_fails = 9
L2_cache_bank[1]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 50, Reservation_fails = 16
L2_cache_bank[2]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[3]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 46, Reservation_fails = 16
L2_cache_bank[4]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 51, Reservation_fails = 6
L2_cache_bank[5]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 50, Reservation_fails = 13
L2_cache_bank[6]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 51, Reservation_fails = 11
L2_cache_bank[7]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 51, Reservation_fails = 8
L2_cache_bank[8]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 51, Reservation_fails = 5
L2_cache_bank[9]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 50, Reservation_fails = 6
L2_cache_bank[10]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 51, Reservation_fails = 4
L2_cache_bank[11]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 49, Reservation_fails = 4
L2_cache_bank[12]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 51, Reservation_fails = 9
L2_cache_bank[13]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 49, Reservation_fails = 5
L2_cache_bank[14]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 51, Reservation_fails = 7
L2_cache_bank[15]: Access = 2964, Miss = 33, Miss_rate = 0.011, Pending_hits = 49, Reservation_fails = 4
L2_total_cache_accesses = 47464
L2_total_cache_misses = 530
L2_total_cache_miss_rate = 0.0112
L2_total_cache_pending_hits = 840
L2_total_cache_reservation_fails = 129
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29705
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 318
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 318
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 340
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 129
L2_cache_data_port_util = 0.209
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=81632
icnt_total_pkts_simt_to_mem=92520
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.6528
	minimum = 6
	maximum = 50
Network latency average = 10.6277
	minimum = 6
	maximum = 38
Slowest packet = 91724
Flit latency average = 10.6228
	minimum = 6
	maximum = 36
Slowest flit = 171119
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0422268
	minimum = 0 (at node 36)
	maximum = 0.0659794 (at node 0)
Accepted packet rate average = 0.0422268
	minimum = 0 (at node 36)
	maximum = 0.0659794 (at node 0)
Injected flit rate average = 0.0844536
	minimum = 0 (at node 36)
	maximum = 0.131959 (at node 0)
Accepted flit rate average= 0.0844536
	minimum = 0 (at node 36)
	maximum = 0.131959 (at node 0)
Injected packet length average = 2
Accepted packet length average = 2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.1383 (16 samples)
	minimum = 6 (16 samples)
	maximum = 150.875 (16 samples)
Network latency average = 15.1591 (16 samples)
	minimum = 6 (16 samples)
	maximum = 130.125 (16 samples)
Flit latency average = 15.6637 (16 samples)
	minimum = 6 (16 samples)
	maximum = 128.25 (16 samples)
Fragmentation average = 0.0693184 (16 samples)
	minimum = 0 (16 samples)
	maximum = 33.3125 (16 samples)
Injected packet rate average = 0.044467 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0726123 (16 samples)
Accepted packet rate average = 0.044467 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0726123 (16 samples)
Injected flit rate average = 0.0845195 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.152149 (16 samples)
Accepted flit rate average = 0.0845195 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.139796 (16 samples)
Injected packet size average = 1.90072 (16 samples)
Accepted packet size average = 1.90072 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 345429 (inst/sec)
gpgpu_simulation_rate = 943 (cycle/sec)
gpgpu_silicon_slowdown = 1704135x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose diagonal          , Throughput = 0.0001 GB/s, Time = 2000.00000 ms, Size = 16384 fp32 elements, NumDevsUsed = 1, Workgroup = 256
Test passed
GPGPU-Sim: *** exit detected ***
