// Seed: 3150472014
module module_0 (
    input  uwire id_0,
    output tri   id_1,
    input  wor   id_2,
    input  tri0  id_3,
    input  wand  id_4
);
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input tri id_2,
    output tri0 id_3,
    output uwire id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input wor id_9,
    input wire id_10,
    input wire id_11,
    output tri id_12,
    input uwire id_13,
    output supply0 id_14,
    input wand id_15,
    output tri0 id_16,
    output supply1 id_17,
    input wor id_18,
    output uwire id_19,
    input tri1 id_20,
    input tri id_21,
    input wor id_22
    , id_28,
    input tri1 id_23,
    output uwire id_24,
    input tri id_25,
    input tri id_26
);
  wire id_29;
  id_30(
      -1, id_10
  );
  module_0 modCall_1 (
      id_6,
      id_17,
      id_2,
      id_22,
      id_22
  );
  assign modCall_1.type_9 = 0;
  wor id_31 = id_25;
  assign id_12 = 1;
endmodule
