#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Dec 24 15:48:51 2017
# Process ID: 11284
# Current directory: D:/FPGA/MiniSys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent164824 D:\FPGA\MiniSys\MiniSys.xpr
# Log file: D:/FPGA/MiniSys/vivado.log
# Journal file: D:/FPGA/MiniSys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/MiniSys/MiniSys.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  blk_mem_gen_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 [get_ips  blk_mem_gen_0] -log ip_upgrade.log
generate_target all [get_files  D:/FPGA/MiniSys/MiniSys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files D:/FPGA/MiniSys/MiniSys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -force -quiet
export_simulation -of_objects [get_files D:/FPGA/MiniSys/MiniSys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/FPGA/MiniSys/MiniSys.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/MiniSys/MiniSys.ip_user_files -ipstatic_source_dir D:/FPGA/MiniSys/MiniSys.ip_user_files/ipstatic -force -quiet
export_ip_user_files -of_objects [get_ips  dist_mem_gen_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 [get_ips  dist_mem_gen_0] -log ip_upgrade.log
generate_target all [get_files  D:/FPGA/MiniSys/MiniSys.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files D:/FPGA/MiniSys/MiniSys.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -force -quiet
export_simulation -of_objects [get_files D:/FPGA/MiniSys/MiniSys.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory D:/FPGA/MiniSys/MiniSys.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/MiniSys/MiniSys.ip_user_files -ipstatic_source_dir D:/FPGA/MiniSys/MiniSys.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/FPGA/MiniSys/MiniSys.srcs/sim_1/new/sim_mwreg.v w ]
add_files -fileset sim_1 D:/FPGA/MiniSys/MiniSys.srcs/sim_1/new/sim_mwreg.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_mwreg [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source sim_mwreg.tcl
relaunch_sim
relaunch_sim
relaunch_sim
add_bp {D:/FPGA/MiniSys/MiniSys.srcs/sim_1/new/sim_mwreg.v} 75
remove_bps -file {D:/FPGA/MiniSys/MiniSys.srcs/sim_1/new/sim_mwreg.v} -line 75
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse D:/FPGA/MiniSys/MiniSys.srcs/sim_1/new/emreg_sim.v
update_compile_order -fileset sim_1
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top line_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_simulation
source line_sim.tcl
close_sim
