#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-125-g95444b47)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55a15d2661c0 .scope module, "ADDER_32BIT_TB" "ADDER_32BIT_TB" 2 1;
 .timescale 0 0;
v0x55a15d3e39e0_0 .var "a", 31 0;
v0x55a15d3e3a80_0 .var "b", 31 0;
v0x55a15d3e3b20_0 .net "carry", 0 0, L_0x55a15dd951f0;  1 drivers
v0x55a15d3e3bc0_0 .var "cin", 0 0;
v0x55a15d3e3c60_0 .var/i "i", 31 0;
v0x55a15d3e3d00_0 .var/i "j", 31 0;
v0x55a15d3e3da0_0 .net "sum", 31 0, L_0x55a15cd6fa90;  1 drivers
S_0x55a15d3c8c70 .scope module, "add0" "ADDER_32BIT" 2 6, 3 1 0, S_0x55a15d2661c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "b"
    .port_info 4 /INPUT 1 "cin"
v0x55a15d3e2250_0 .net "a", 31 0, v0x55a15d3e39e0_0;  1 drivers
v0x55a15d3e22f0_0 .net "a0", 0 0, L_0x55a15dd8a590;  1 drivers
v0x55a15d3e2390_0 .net "b", 31 0, v0x55a15d3e3a80_0;  1 drivers
v0x55a15d3e2430_0 .net "b0", 0 0, L_0x55a15dd8bd60;  1 drivers
v0x55a15d3e24d0_0 .net "c", 0 0, L_0x55a15dd684e0;  1 drivers
v0x55a15d3e2570_0 .net "c0", 0 0, L_0x55a15dd8d540;  1 drivers
v0x55a15d3e2610_0 .net "carry", 0 0, L_0x55a15dd951f0;  alias, 1 drivers
v0x55a15d3e26b0_0 .net "cin", 0 0, v0x55a15d3e3bc0_0;  1 drivers
v0x55a15d3e2750_0 .net "d", 0 0, L_0x55a15dd69be0;  1 drivers
v0x55a15d3e27f0_0 .net "d0", 0 0, L_0x55a15dd8ed30;  1 drivers
v0x55a15d3e2890_0 .net "e", 0 0, L_0x55a15dd6b2c0;  1 drivers
v0x55a15d3e2930_0 .net "e0", 0 0, L_0x55a15dd90530;  1 drivers
v0x55a15d3e29d0_0 .net "f", 0 0, L_0x55a15dd6c8d0;  1 drivers
v0x55a15d3e2a70_0 .net "f0", 0 0, L_0x55a15dd91d40;  1 drivers
v0x55a15d3e2b10_0 .net "g", 0 0, L_0x55a15dd6df10;  1 drivers
v0x55a15d3e2bb0_0 .net "g0", 0 0, L_0x55a15dd93560;  1 drivers
v0x55a15d3e2c50_0 .net "h", 0 0, L_0x55a15dd6f4b0;  1 drivers
v0x55a15d3e2e00_0 .net "i", 0 0, L_0x55a15dd70b10;  1 drivers
v0x55a15d3e2ea0_0 .net "j", 0 0, L_0x55a15dd722a0;  1 drivers
v0x55a15d3e2f40_0 .net "k", 0 0, L_0x55a15dd73890;  1 drivers
v0x55a15d3e2fe0_0 .net "l", 0 0, L_0x55a15dd74f30;  1 drivers
v0x55a15d3e3080_0 .net "m", 0 0, L_0x55a15dd76620;  1 drivers
v0x55a15d3e3120_0 .net "n", 0 0, L_0x55a15dd77c80;  1 drivers
v0x55a15d3e31c0_0 .net "o", 0 0, L_0x55a15dd79390;  1 drivers
v0x55a15d3e3260_0 .net "p", 0 0, L_0x55a15dd7aab0;  1 drivers
v0x55a15d3e3300_0 .net "q", 0 0, L_0x55a15dd7c1e0;  1 drivers
v0x55a15d3e33a0_0 .net "r", 0 0, L_0x55a15dd7d910;  1 drivers
v0x55a15d3e3440_0 .net "s", 0 0, L_0x55a15dd7f060;  1 drivers
v0x55a15d3e34e0_0 .net "sum", 31 0, L_0x55a15cd6fa90;  alias, 1 drivers
v0x55a15d3e3580_0 .net "t", 0 0, L_0x55a15dd806b0;  1 drivers
v0x55a15d3e3620_0 .net "u", 0 0, L_0x55a15dd81d00;  1 drivers
v0x55a15d3e36c0_0 .net "v", 0 0, L_0x55a15dd832f0;  1 drivers
v0x55a15d3e3760_0 .net "w", 0 0, L_0x55a15dd846e0;  1 drivers
v0x55a15d3e3800_0 .net "x", 0 0, L_0x55a15dd85ec0;  1 drivers
v0x55a15d3e38a0_0 .net "y", 0 0, L_0x55a15dd87660;  1 drivers
v0x55a15d3e3940_0 .net "z", 0 0, L_0x55a15dd88d30;  1 drivers
L_0x55a15dd686b0 .part v0x55a15d3e39e0_0, 0, 1;
L_0x55a15dd68880 .part v0x55a15d3e3a80_0, 0, 1;
L_0x55a15dd69db0 .part v0x55a15d3e39e0_0, 1, 1;
L_0x55a15dd69f60 .part v0x55a15d3e3a80_0, 1, 1;
L_0x55a15ced5eb0 .part v0x55a15d3e39e0_0, 2, 1;
L_0x55a15dd6b5a0 .part v0x55a15d3e3a80_0, 2, 1;
L_0x55a15dd6caa0 .part v0x55a15d3e39e0_0, 3, 1;
L_0x55a15dd6cc50 .part v0x55a15d3e3a80_0, 3, 1;
L_0x55a15dd6e0e0 .part v0x55a15d3e39e0_0, 4, 1;
L_0x55a15dd6e290 .part v0x55a15d3e3a80_0, 4, 1;
L_0x55a15dd6f680 .part v0x55a15d3e39e0_0, 5, 1;
L_0x55a15dd6f830 .part v0x55a15d3e3a80_0, 5, 1;
L_0x55a15dd70ce0 .part v0x55a15d3e39e0_0, 6, 1;
L_0x55a15dd70fa0 .part v0x55a15d3e3a80_0, 6, 1;
L_0x55a15dd723e0 .part v0x55a15d3e39e0_0, 7, 1;
L_0x55a15dd72590 .part v0x55a15d3e3a80_0, 7, 1;
L_0x55a15dd73a60 .part v0x55a15d3e39e0_0, 8, 1;
L_0x55a15dd73c10 .part v0x55a15d3e3a80_0, 8, 1;
L_0x55a15dd75100 .part v0x55a15d3e39e0_0, 9, 1;
L_0x55a15dd752b0 .part v0x55a15d3e3a80_0, 9, 1;
L_0x55a15dd73dc0 .part v0x55a15d3e39e0_0, 10, 1;
L_0x55a15dd76900 .part v0x55a15d3e3a80_0, 10, 1;
L_0x55a15dd77e50 .part v0x55a15d3e39e0_0, 11, 1;
L_0x55a15dd78000 .part v0x55a15d3e3a80_0, 11, 1;
L_0x55a15dd79560 .part v0x55a15d3e39e0_0, 12, 1;
L_0x55a15dd79710 .part v0x55a15d3e3a80_0, 12, 1;
L_0x55a15dd7ac80 .part v0x55a15d3e39e0_0, 13, 1;
L_0x55a15dd7ae30 .part v0x55a15d3e3a80_0, 13, 1;
L_0x55a15dd7c3b0 .part v0x55a15d3e39e0_0, 14, 1;
L_0x55a15dd7c560 .part v0x55a15d3e3a80_0, 14, 1;
L_0x55a15dd7dae0 .part v0x55a15d3e39e0_0, 15, 1;
L_0x55a15dd7dc90 .part v0x55a15d3e3a80_0, 15, 1;
L_0x55a15dd7f230 .part v0x55a15d3e39e0_0, 16, 1;
L_0x55a15dd7f3e0 .part v0x55a15d3e3a80_0, 16, 1;
L_0x55a15dd80880 .part v0x55a15d3e39e0_0, 17, 1;
L_0x55a15dd80a30 .part v0x55a15d3e3a80_0, 17, 1;
L_0x55a15dd81ed0 .part v0x55a15d3e39e0_0, 18, 1;
L_0x55a15dd82080 .part v0x55a15d3e3a80_0, 18, 1;
L_0x55a15dd83480 .part v0x55a15d3e39e0_0, 19, 1;
L_0x55a15dd83630 .part v0x55a15d3e3a80_0, 19, 1;
L_0x55a15dd848b0 .part v0x55a15d3e39e0_0, 20, 1;
L_0x55a15dd84a60 .part v0x55a15d3e3a80_0, 20, 1;
L_0x55a15d1926b0 .part v0x55a15d3e39e0_0, 21, 1;
L_0x55a15dd861a0 .part v0x55a15d3e3a80_0, 21, 1;
L_0x55a15d1335a0 .part v0x55a15d3e39e0_0, 22, 1;
L_0x55a15dd87940 .part v0x55a15d3e3a80_0, 22, 1;
L_0x55a15dd88f00 .part v0x55a15d3e39e0_0, 23, 1;
L_0x55a15dd890b0 .part v0x55a15d3e3a80_0, 23, 1;
L_0x55a15d0664b0 .part v0x55a15d3e39e0_0, 24, 1;
L_0x55a15dd8a870 .part v0x55a15d3e3a80_0, 24, 1;
L_0x55a15d016660 .part v0x55a15d3e39e0_0, 25, 1;
L_0x55a15dd8c040 .part v0x55a15d3e3a80_0, 25, 1;
L_0x55a15cfc6780 .part v0x55a15d3e39e0_0, 26, 1;
L_0x55a15dd8d820 .part v0x55a15d3e3a80_0, 26, 1;
L_0x55a15cf73a40 .part v0x55a15d3e39e0_0, 27, 1;
L_0x55a15dd8f010 .part v0x55a15d3e3a80_0, 27, 1;
L_0x55a15cf0ceb0 .part v0x55a15d3e39e0_0, 28, 1;
L_0x55a15dd90810 .part v0x55a15d3e3a80_0, 28, 1;
L_0x55a15ce7bc90 .part v0x55a15d3e39e0_0, 29, 1;
L_0x55a15dd92020 .part v0x55a15d3e3a80_0, 29, 1;
L_0x55a15ce0e470 .part v0x55a15d3e39e0_0, 30, 1;
L_0x55a15dd93c50 .part v0x55a15d3e3a80_0, 30, 1;
LS_0x55a15cd6fa90_0_0 .concat8 [ 1 1 1 1], L_0x55a15dd68270, L_0x55a15dd699c0, L_0x55a15dd6b0a0, L_0x55a15dd6c6b0;
LS_0x55a15cd6fa90_0_4 .concat8 [ 1 1 1 1], L_0x55a15dd6dcf0, L_0x55a15dd6f290, L_0x55a15dd708f0, L_0x55a15dd72110;
LS_0x55a15cd6fa90_0_8 .concat8 [ 1 1 1 1], L_0x55a15dd73670, L_0x55a15dd74d50, L_0x55a15dd76400, L_0x55a15dd77a60;
LS_0x55a15cd6fa90_0_12 .concat8 [ 1 1 1 1], L_0x55a15dd79170, L_0x55a15dd7a890, L_0x55a15dd7bfc0, L_0x55a15dd7d6f0;
LS_0x55a15cd6fa90_0_16 .concat8 [ 1 1 1 1], L_0x55a15dd7ee40, L_0x55a15dd80490, L_0x55a15dd81ae0, L_0x55a15dd83110;
LS_0x55a15cd6fa90_0_20 .concat8 [ 1 1 1 1], L_0x55a15dd844c0, L_0x55a15dd85ca0, L_0x55a15dd87440, L_0x55a15dd88b10;
LS_0x55a15cd6fa90_0_24 .concat8 [ 1 1 1 1], L_0x55a15dd8a370, L_0x55a15dd8bb40, L_0x55a15dd8d320, L_0x55a15dd8eb10;
LS_0x55a15cd6fa90_0_28 .concat8 [ 1 1 1 1], L_0x55a15dd90310, L_0x55a15dd91b20, L_0x55a15dd93340, L_0x55a15dd94fd0;
LS_0x55a15cd6fa90_1_0 .concat8 [ 4 4 4 4], LS_0x55a15cd6fa90_0_0, LS_0x55a15cd6fa90_0_4, LS_0x55a15cd6fa90_0_8, LS_0x55a15cd6fa90_0_12;
LS_0x55a15cd6fa90_1_4 .concat8 [ 4 4 4 4], LS_0x55a15cd6fa90_0_16, LS_0x55a15cd6fa90_0_20, LS_0x55a15cd6fa90_0_24, LS_0x55a15cd6fa90_0_28;
L_0x55a15cd6fa90 .concat8 [ 16 16 0 0], LS_0x55a15cd6fa90_1_0, LS_0x55a15cd6fa90_1_4;
L_0x55a15dd954d0 .part v0x55a15d3e39e0_0, 31, 1;
L_0x55a15dd95890 .part v0x55a15d3e3a80_0, 31, 1;
S_0x55a15d3c7270 .scope module, "fa1" "FULL_ADDER" 3 6, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd684e0 .functor OR 1, L_0x55a15dd68400, L_0x55a15dd67ae0, C4<0>, C4<0>;
v0x55a15ce8e320_0 .net "a", 0 0, L_0x55a15dd686b0;  1 drivers
v0x55a15ce91a20_0 .net "b", 0 0, L_0x55a15dd68880;  1 drivers
v0x55a15ce95120_0 .net "carry", 0 0, L_0x55a15dd684e0;  alias, 1 drivers
v0x55a15ce98820_0 .net "carry0", 0 0, L_0x55a15dd67ae0;  1 drivers
v0x55a15ce3bb20_0 .net "carry1", 0 0, L_0x55a15dd68400;  1 drivers
v0x55a15ce3f220_0 .net "cin", 0 0, v0x55a15d3e3bc0_0;  alias, 1 drivers
v0x55a15ce42920_0 .net "sum", 0 0, L_0x55a15dd68270;  1 drivers
v0x55a15ce46020_0 .net "sum0", 0 0, L_0x55a15dd67990;  1 drivers
S_0x55a15d3c5870 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d3c7270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cd7c860_0 .net "a", 0 0, L_0x55a15dd686b0;  alias, 1 drivers
v0x55a15cd7ff60_0 .net "b", 0 0, L_0x55a15dd68880;  alias, 1 drivers
v0x55a15cd83660_0 .net "carry", 0 0, L_0x55a15dd67ae0;  alias, 1 drivers
v0x55a15cd86d60_0 .net "sum", 0 0, L_0x55a15dd67990;  alias, 1 drivers
S_0x55a15d3c3e70 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3c5870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd67a50 .functor NAND 1, L_0x55a15dd686b0, L_0x55a15dd68880, C4<1>, C4<1>;
L_0x55a15dd67ae0 .functor NAND 1, L_0x55a15dd67a50, L_0x55a15dd67a50, C4<1>, C4<1>;
v0x55a15cda9480_0 .net "in0", 0 0, L_0x55a15dd686b0;  alias, 1 drivers
v0x55a15cd80080_0 .net "in1", 0 0, L_0x55a15dd68880;  alias, 1 drivers
v0x55a15cd6c0a0_0 .net "out", 0 0, L_0x55a15dd67ae0;  alias, 1 drivers
v0x55a15bbb9b00_0 .net "w0", 0 0, L_0x55a15dd67a50;  1 drivers
S_0x55a15d3c2470 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3c5870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd674d0 .functor NOT 1, L_0x55a15dd68880, C4<0>, C4<0>, C4<0>;
L_0x55a15dd67700 .functor NOT 1, L_0x55a15dd686b0, C4<0>, C4<0>, C4<0>;
v0x55a15cdcf060_0 .net "in0", 0 0, L_0x55a15dd686b0;  alias, 1 drivers
v0x55a15cdd2760_0 .net "in1", 0 0, L_0x55a15dd68880;  alias, 1 drivers
v0x55a15cd79160_0 .net "out", 0 0, L_0x55a15dd67990;  alias, 1 drivers
v0x55a15cdd5e60_0 .net "w0", 0 0, L_0x55a15dd67410;  1 drivers
v0x55a15cdd9560_0 .net "w1", 0 0, L_0x55a15dd67640;  1 drivers
S_0x55a15d3c0a70 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3c2470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd673a0 .functor NAND 1, L_0x55a15dd686b0, L_0x55a15dd674d0, C4<1>, C4<1>;
L_0x55a15dd67410 .functor NAND 1, L_0x55a15dd673a0, L_0x55a15dd673a0, C4<1>, C4<1>;
v0x55a15cd6ec30_0 .net "in0", 0 0, L_0x55a15dd686b0;  alias, 1 drivers
v0x55a15cda9360_0 .net "in1", 0 0, L_0x55a15dd674d0;  1 drivers
v0x55a15cdaca60_0 .net "out", 0 0, L_0x55a15dd67410;  alias, 1 drivers
v0x55a15cdb0160_0 .net "w0", 0 0, L_0x55a15dd673a0;  1 drivers
S_0x55a15d3a5ca0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3c2470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd675b0 .functor NAND 1, L_0x55a15dd67700, L_0x55a15dd68880, C4<1>, C4<1>;
L_0x55a15dd67640 .functor NAND 1, L_0x55a15dd675b0, L_0x55a15dd675b0, C4<1>, C4<1>;
v0x55a15cd75a60_0 .net "in0", 0 0, L_0x55a15dd67700;  1 drivers
v0x55a15cdb3860_0 .net "in1", 0 0, L_0x55a15dd68880;  alias, 1 drivers
v0x55a15cdb6f60_0 .net "out", 0 0, L_0x55a15dd67640;  alias, 1 drivers
v0x55a15cdba660_0 .net "w0", 0 0, L_0x55a15dd675b0;  1 drivers
S_0x55a15d3bf070 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3c2470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd677e0 .functor NAND 1, L_0x55a15dd67410, L_0x55a15dd67410, C4<1>, C4<1>;
L_0x55a15dd67870 .functor NAND 1, L_0x55a15dd67640, L_0x55a15dd67640, C4<1>, C4<1>;
L_0x55a15dd67990 .functor NAND 1, L_0x55a15dd677e0, L_0x55a15dd67870, C4<1>, C4<1>;
v0x55a15cdbdd60_0 .net "in0", 0 0, L_0x55a15dd67410;  alias, 1 drivers
v0x55a15cdc1460_0 .net "in1", 0 0, L_0x55a15dd67640;  alias, 1 drivers
v0x55a15cdc4b60_0 .net "out", 0 0, L_0x55a15dd67990;  alias, 1 drivers
v0x55a15cdc8260_0 .net "w0", 0 0, L_0x55a15dd677e0;  1 drivers
v0x55a15cdcb960_0 .net "w1", 0 0, L_0x55a15dd67870;  1 drivers
S_0x55a15d3bd670 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d3c7270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15ce80720_0 .net "a", 0 0, L_0x55a15dd67990;  alias, 1 drivers
v0x55a15ce83e20_0 .net "b", 0 0, v0x55a15d3e3bc0_0;  alias, 1 drivers
v0x55a15ce87520_0 .net "carry", 0 0, L_0x55a15dd68400;  alias, 1 drivers
v0x55a15ce8ac20_0 .net "sum", 0 0, L_0x55a15dd68270;  alias, 1 drivers
S_0x55a15cfaeb20 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3bd670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd68370 .functor NAND 1, L_0x55a15dd67990, v0x55a15d3e3bc0_0, C4<1>, C4<1>;
L_0x55a15dd68400 .functor NAND 1, L_0x55a15dd68370, L_0x55a15dd68370, C4<1>, C4<1>;
v0x55a15cd8a460_0 .net "in0", 0 0, L_0x55a15dd67990;  alias, 1 drivers
v0x55a15cd8db60_0 .net "in1", 0 0, v0x55a15d3e3bc0_0;  alias, 1 drivers
v0x55a15cd72360_0 .net "out", 0 0, L_0x55a15dd68400;  alias, 1 drivers
v0x55a15cd91260_0 .net "w0", 0 0, L_0x55a15dd68370;  1 drivers
S_0x55a15cfae890 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3bd670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd67d10 .functor NOT 1, v0x55a15d3e3bc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd68070 .functor NOT 1, L_0x55a15dd67990, C4<0>, C4<0>, C4<0>;
v0x55a15ce6bd20_0 .net "in0", 0 0, L_0x55a15dd67990;  alias, 1 drivers
v0x55a15ce34d20_0 .net "in1", 0 0, v0x55a15d3e3bc0_0;  alias, 1 drivers
v0x55a15ce76220_0 .net "out", 0 0, L_0x55a15dd68270;  alias, 1 drivers
v0x55a15ce79920_0 .net "w0", 0 0, L_0x55a15dd67c50;  1 drivers
v0x55a15ce7d020_0 .net "w1", 0 0, L_0x55a15dd67fb0;  1 drivers
S_0x55a15cfafdc0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15cfae890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd67bc0 .functor NAND 1, L_0x55a15dd67990, L_0x55a15dd67d10, C4<1>, C4<1>;
L_0x55a15dd67c50 .functor NAND 1, L_0x55a15dd67bc0, L_0x55a15dd67bc0, C4<1>, C4<1>;
v0x55a15cd94960_0 .net "in0", 0 0, L_0x55a15dd67990;  alias, 1 drivers
v0x55a15cd98060_0 .net "in1", 0 0, L_0x55a15dd67d10;  1 drivers
v0x55a15cd9b760_0 .net "out", 0 0, L_0x55a15dd67c50;  alias, 1 drivers
v0x55a15cd9ee60_0 .net "w0", 0 0, L_0x55a15dd67bc0;  1 drivers
S_0x55a15ceb8ac0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15cfae890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd67e10 .functor NAND 1, L_0x55a15dd68070, v0x55a15d3e3bc0_0, C4<1>, C4<1>;
L_0x55a15dd67fb0 .functor NAND 1, L_0x55a15dd67e10, L_0x55a15dd67e10, C4<1>, C4<1>;
v0x55a15cda2560_0 .net "in0", 0 0, L_0x55a15dd68070;  1 drivers
v0x55a15cda5c60_0 .net "in1", 0 0, v0x55a15d3e3bc0_0;  alias, 1 drivers
v0x55a15ce0e070_0 .net "out", 0 0, L_0x55a15dd67fb0;  alias, 1 drivers
v0x55a15ce0ee60_0 .net "w0", 0 0, L_0x55a15dd67e10;  1 drivers
S_0x55a15ce2e6a0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15cfae890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd68150 .functor NAND 1, L_0x55a15dd67c50, L_0x55a15dd67c50, C4<1>, C4<1>;
L_0x55a15dd681e0 .functor NAND 1, L_0x55a15dd67fb0, L_0x55a15dd67fb0, C4<1>, C4<1>;
L_0x55a15dd68270 .functor NAND 1, L_0x55a15dd68150, L_0x55a15dd681e0, C4<1>, C4<1>;
v0x55a15ce17d30_0 .net "in0", 0 0, L_0x55a15dd67c50;  alias, 1 drivers
v0x55a15ce18b20_0 .net "in1", 0 0, L_0x55a15dd67fb0;  alias, 1 drivers
v0x55a15ce1ac20_0 .net "out", 0 0, L_0x55a15dd68270;  alias, 1 drivers
v0x55a15ce2de60_0 .net "w0", 0 0, L_0x55a15dd68150;  1 drivers
v0x55a15ce68620_0 .net "w1", 0 0, L_0x55a15dd681e0;  1 drivers
S_0x55a15cd6f3e0 .scope module, "fa10" "FULL_ADDER" 3 15, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd74f30 .functor OR 1, L_0x55a15dd74e50, L_0x55a15dd745c0, C4<0>, C4<0>;
v0x55a15cf6dc50_0 .net "a", 0 0, L_0x55a15dd75100;  1 drivers
v0x55a15cf6f100_0 .net "b", 0 0, L_0x55a15dd752b0;  1 drivers
v0x55a15cf713a0_0 .net "carry", 0 0, L_0x55a15dd74f30;  alias, 1 drivers
v0x55a15cf72190_0 .net "carry0", 0 0, L_0x55a15dd745c0;  1 drivers
v0x55a15cf73640_0 .net "carry1", 0 0, L_0x55a15dd74e50;  1 drivers
v0x55a15cf74430_0 .net "cin", 0 0, L_0x55a15dd73890;  alias, 1 drivers
v0x55a15cf758e0_0 .net "sum", 0 0, L_0x55a15dd74d50;  1 drivers
v0x55a15cf766d0_0 .net "sum0", 0 0, L_0x55a15dd74360;  1 drivers
S_0x55a15d3a9b50 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15cd6f3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cec2840_0 .net "a", 0 0, L_0x55a15dd75100;  alias, 1 drivers
v0x55a15cf1f540_0 .net "b", 0 0, L_0x55a15dd752b0;  alias, 1 drivers
v0x55a15cf22c40_0 .net "carry", 0 0, L_0x55a15dd745c0;  alias, 1 drivers
v0x55a15cec5f40_0 .net "sum", 0 0, L_0x55a15dd74360;  alias, 1 drivers
S_0x55a15d3a8540 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3a9b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd74530 .functor NAND 1, L_0x55a15dd75100, L_0x55a15dd752b0, C4<1>, C4<1>;
L_0x55a15dd745c0 .functor NAND 1, L_0x55a15dd74530, L_0x55a15dd74530, C4<1>, C4<1>;
v0x55a15ce49720_0 .net "in0", 0 0, L_0x55a15dd75100;  alias, 1 drivers
v0x55a15ce4ce20_0 .net "in1", 0 0, L_0x55a15dd752b0;  alias, 1 drivers
v0x55a15ce31620_0 .net "out", 0 0, L_0x55a15dd745c0;  alias, 1 drivers
v0x55a15ce50520_0 .net "w0", 0 0, L_0x55a15dd74530;  1 drivers
S_0x55a15d3a6f30 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3a9b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd73f60 .functor NOT 1, L_0x55a15dd752b0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd74160 .functor NOT 1, L_0x55a15dd75100, C4<0>, C4<0>, C4<0>;
v0x55a15cf0e240_0 .net "in0", 0 0, L_0x55a15dd75100;  alias, 1 drivers
v0x55a15cf11940_0 .net "in1", 0 0, L_0x55a15dd752b0;  alias, 1 drivers
v0x55a15cf15040_0 .net "out", 0 0, L_0x55a15dd74360;  alias, 1 drivers
v0x55a15cf18740_0 .net "w0", 0 0, L_0x55a15dd73ef0;  1 drivers
v0x55a15cf1be40_0 .net "w1", 0 0, L_0x55a15dd740a0;  1 drivers
S_0x55a15d3a5920 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3a6f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd73e60 .functor NAND 1, L_0x55a15dd75100, L_0x55a15dd73f60, C4<1>, C4<1>;
L_0x55a15dd73ef0 .functor NAND 1, L_0x55a15dd73e60, L_0x55a15dd73e60, C4<1>, C4<1>;
v0x55a15ce53c20_0 .net "in0", 0 0, L_0x55a15dd75100;  alias, 1 drivers
v0x55a15ce57320_0 .net "in1", 0 0, L_0x55a15dd73f60;  1 drivers
v0x55a15ce5aa20_0 .net "out", 0 0, L_0x55a15dd73ef0;  alias, 1 drivers
v0x55a15ce5e120_0 .net "w0", 0 0, L_0x55a15dd73e60;  1 drivers
S_0x55a15ced0c20 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3a6f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd74010 .functor NAND 1, L_0x55a15dd74160, L_0x55a15dd752b0, C4<1>, C4<1>;
L_0x55a15dd740a0 .functor NAND 1, L_0x55a15dd74010, L_0x55a15dd74010, C4<1>, C4<1>;
v0x55a15ce64f20_0 .net "in0", 0 0, L_0x55a15dd74160;  1 drivers
v0x55a15ceb8280_0 .net "in1", 0 0, L_0x55a15dd752b0;  alias, 1 drivers
v0x55a15cef2a40_0 .net "out", 0 0, L_0x55a15dd740a0;  alias, 1 drivers
v0x55a15cef6140_0 .net "w0", 0 0, L_0x55a15dd74010;  1 drivers
S_0x55a15cecd520 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3a6f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd74240 .functor NAND 1, L_0x55a15dd73ef0, L_0x55a15dd73ef0, C4<1>, C4<1>;
L_0x55a15dd742d0 .functor NAND 1, L_0x55a15dd740a0, L_0x55a15dd740a0, C4<1>, C4<1>;
L_0x55a15dd74360 .functor NAND 1, L_0x55a15dd74240, L_0x55a15dd742d0, C4<1>, C4<1>;
v0x55a15cebf140_0 .net "in0", 0 0, L_0x55a15dd73ef0;  alias, 1 drivers
v0x55a15cf00640_0 .net "in1", 0 0, L_0x55a15dd740a0;  alias, 1 drivers
v0x55a15cf03d40_0 .net "out", 0 0, L_0x55a15dd74360;  alias, 1 drivers
v0x55a15cf07440_0 .net "w0", 0 0, L_0x55a15dd74240;  1 drivers
v0x55a15cf0ab40_0 .net "w1", 0 0, L_0x55a15dd742d0;  1 drivers
S_0x55a15cec9e20 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15cd6f3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cf69710_0 .net "a", 0 0, L_0x55a15dd74360;  alias, 1 drivers
v0x55a15cf6abc0_0 .net "b", 0 0, L_0x55a15dd73890;  alias, 1 drivers
v0x55a15cf6b9b0_0 .net "carry", 0 0, L_0x55a15dd74e50;  alias, 1 drivers
v0x55a15cf6ce60_0 .net "sum", 0 0, L_0x55a15dd74d50;  alias, 1 drivers
S_0x55a15cec6720 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15cec9e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd74dc0 .functor NAND 1, L_0x55a15dd74360, L_0x55a15dd73890, C4<1>, C4<1>;
L_0x55a15dd74e50 .functor NAND 1, L_0x55a15dd74dc0, L_0x55a15dd74dc0, C4<1>, C4<1>;
v0x55a15cec9640_0 .net "in0", 0 0, L_0x55a15dd74360;  alias, 1 drivers
v0x55a15ceccd40_0 .net "in1", 0 0, L_0x55a15dd73890;  alias, 1 drivers
v0x55a15ced0440_0 .net "out", 0 0, L_0x55a15dd74e50;  alias, 1 drivers
v0x55a15ced3b40_0 .net "w0", 0 0, L_0x55a15dd74dc0;  1 drivers
S_0x55a15cec3020 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15cec9e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd747f0 .functor NOT 1, L_0x55a15dd73890, C4<0>, C4<0>, C4<0>;
L_0x55a15dd74b50 .functor NOT 1, L_0x55a15dd74360, C4<0>, C4<0>, C4<0>;
v0x55a15cf643e0_0 .net "in0", 0 0, L_0x55a15dd74360;  alias, 1 drivers
v0x55a15cf651d0_0 .net "in1", 0 0, L_0x55a15dd73890;  alias, 1 drivers
v0x55a15cf66680_0 .net "out", 0 0, L_0x55a15dd74d50;  alias, 1 drivers
v0x55a15cf67470_0 .net "w0", 0 0, L_0x55a15dd74730;  1 drivers
v0x55a15cf68920_0 .net "w1", 0 0, L_0x55a15dd74a90;  1 drivers
S_0x55a15cebf920 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15cec3020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd746a0 .functor NAND 1, L_0x55a15dd74360, L_0x55a15dd747f0, C4<1>, C4<1>;
L_0x55a15dd74730 .functor NAND 1, L_0x55a15dd746a0, L_0x55a15dd746a0, C4<1>, C4<1>;
v0x55a15ced7240_0 .net "in0", 0 0, L_0x55a15dd74360;  alias, 1 drivers
v0x55a15ceda940_0 .net "in1", 0 0, L_0x55a15dd747f0;  1 drivers
v0x55a15cede040_0 .net "out", 0 0, L_0x55a15dd74730;  alias, 1 drivers
v0x55a15cee1740_0 .net "w0", 0 0, L_0x55a15dd746a0;  1 drivers
S_0x55a15cf1c620 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15cec3020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd74a00 .functor NAND 1, L_0x55a15dd74b50, L_0x55a15dd73890, C4<1>, C4<1>;
L_0x55a15dd74a90 .functor NAND 1, L_0x55a15dd74a00, L_0x55a15dd74a00, C4<1>, C4<1>;
v0x55a15cee4e40_0 .net "in0", 0 0, L_0x55a15dd74b50;  1 drivers
v0x55a15cee8540_0 .net "in1", 0 0, L_0x55a15dd73890;  alias, 1 drivers
v0x55a15ceef340_0 .net "out", 0 0, L_0x55a15dd74a90;  alias, 1 drivers
v0x55a15cf60120_0 .net "w0", 0 0, L_0x55a15dd74a00;  1 drivers
S_0x55a15cf18f20 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15cec3020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd74c30 .functor NAND 1, L_0x55a15dd74730, L_0x55a15dd74730, C4<1>, C4<1>;
L_0x55a15dd74cc0 .functor NAND 1, L_0x55a15dd74a90, L_0x55a15dd74a90, C4<1>, C4<1>;
L_0x55a15dd74d50 .functor NAND 1, L_0x55a15dd74c30, L_0x55a15dd74cc0, C4<1>, C4<1>;
v0x55a15cf60e50_0 .net "in0", 0 0, L_0x55a15dd74730;  alias, 1 drivers
v0x55a15cf60460_0 .net "in1", 0 0, L_0x55a15dd74a90;  alias, 1 drivers
v0x55a15cf62240_0 .net "out", 0 0, L_0x55a15dd74d50;  alias, 1 drivers
v0x55a15cf62f70_0 .net "w0", 0 0, L_0x55a15dd74c30;  1 drivers
v0x55a15cf62580_0 .net "w1", 0 0, L_0x55a15dd74cc0;  1 drivers
S_0x55a15cebc220 .scope module, "fa11" "FULL_ADDER" 3 16, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd76620 .functor OR 1, L_0x55a15dd76590, L_0x55a15dd75c70, C4<0>, C4<0>;
v0x55a15cfbb660_0 .net "a", 0 0, L_0x55a15dd73dc0;  1 drivers
v0x55a15cfbd900_0 .net "b", 0 0, L_0x55a15dd76900;  1 drivers
v0x55a15cfbe6f0_0 .net "carry", 0 0, L_0x55a15dd76620;  alias, 1 drivers
v0x55a15cfbfba0_0 .net "carry0", 0 0, L_0x55a15dd75c70;  1 drivers
v0x55a15cfc0990_0 .net "carry1", 0 0, L_0x55a15dd76590;  1 drivers
v0x55a15cfc1e40_0 .net "cin", 0 0, L_0x55a15dd74f30;  alias, 1 drivers
v0x55a15cfc2c30_0 .net "sum", 0 0, L_0x55a15dd76400;  1 drivers
v0x55a15cfc40e0_0 .net "sum0", 0 0, L_0x55a15dd75a10;  1 drivers
S_0x55a15cf15820 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15cebc220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cf8f860_0 .net "a", 0 0, L_0x55a15dd73dc0;  alias, 1 drivers
v0x55a15cf90650_0 .net "b", 0 0, L_0x55a15dd76900;  alias, 1 drivers
v0x55a15cf91b00_0 .net "carry", 0 0, L_0x55a15dd75c70;  alias, 1 drivers
v0x55a15cf928f0_0 .net "sum", 0 0, L_0x55a15dd75a10;  alias, 1 drivers
S_0x55a15cf12120 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15cf15820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd75be0 .functor NAND 1, L_0x55a15dd73dc0, L_0x55a15dd76900, C4<1>, C4<1>;
L_0x55a15dd75c70 .functor NAND 1, L_0x55a15dd75be0, L_0x55a15dd75be0, C4<1>, C4<1>;
v0x55a15cf77b80_0 .net "in0", 0 0, L_0x55a15dd73dc0;  alias, 1 drivers
v0x55a15cf78970_0 .net "in1", 0 0, L_0x55a15dd76900;  alias, 1 drivers
v0x55a15cf79e20_0 .net "out", 0 0, L_0x55a15dd75c70;  alias, 1 drivers
v0x55a15cf7ac10_0 .net "w0", 0 0, L_0x55a15dd75be0;  1 drivers
S_0x55a15cf0ea20 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15cf15820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd75610 .functor NOT 1, L_0x55a15dd76900, C4<0>, C4<0>, C4<0>;
L_0x55a15dd75810 .functor NOT 1, L_0x55a15dd73dc0, C4<0>, C4<0>, C4<0>;
v0x55a15cf89e70_0 .net "in0", 0 0, L_0x55a15dd73dc0;  alias, 1 drivers
v0x55a15cf8b320_0 .net "in1", 0 0, L_0x55a15dd76900;  alias, 1 drivers
v0x55a15cf8c110_0 .net "out", 0 0, L_0x55a15dd75a10;  alias, 1 drivers
v0x55a15cf8d5c0_0 .net "w0", 0 0, L_0x55a15dd755a0;  1 drivers
v0x55a15cf8e3b0_0 .net "w1", 0 0, L_0x55a15dd75750;  1 drivers
S_0x55a15cf0b320 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15cf0ea20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd75510 .functor NAND 1, L_0x55a15dd73dc0, L_0x55a15dd75610, C4<1>, C4<1>;
L_0x55a15dd755a0 .functor NAND 1, L_0x55a15dd75510, L_0x55a15dd75510, C4<1>, C4<1>;
v0x55a15cf7c0c0_0 .net "in0", 0 0, L_0x55a15dd73dc0;  alias, 1 drivers
v0x55a15cf7ceb0_0 .net "in1", 0 0, L_0x55a15dd75610;  1 drivers
v0x55a15cf7e360_0 .net "out", 0 0, L_0x55a15dd755a0;  alias, 1 drivers
v0x55a15cf7f150_0 .net "w0", 0 0, L_0x55a15dd75510;  1 drivers
S_0x55a15cf07c20 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15cf0ea20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd756c0 .functor NAND 1, L_0x55a15dd75810, L_0x55a15dd76900, C4<1>, C4<1>;
L_0x55a15dd75750 .functor NAND 1, L_0x55a15dd756c0, L_0x55a15dd756c0, C4<1>, C4<1>;
v0x55a15cf80600_0 .net "in0", 0 0, L_0x55a15dd75810;  1 drivers
v0x55a15cf813f0_0 .net "in1", 0 0, L_0x55a15dd76900;  alias, 1 drivers
v0x55a15cf828a0_0 .net "out", 0 0, L_0x55a15dd75750;  alias, 1 drivers
v0x55a15cf83690_0 .net "w0", 0 0, L_0x55a15dd756c0;  1 drivers
S_0x55a15cf04520 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15cf0ea20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd758f0 .functor NAND 1, L_0x55a15dd755a0, L_0x55a15dd755a0, C4<1>, C4<1>;
L_0x55a15dd75980 .functor NAND 1, L_0x55a15dd75750, L_0x55a15dd75750, C4<1>, C4<1>;
L_0x55a15dd75a10 .functor NAND 1, L_0x55a15dd758f0, L_0x55a15dd75980, C4<1>, C4<1>;
v0x55a15cf84b40_0 .net "in0", 0 0, L_0x55a15dd755a0;  alias, 1 drivers
v0x55a15cf85930_0 .net "in1", 0 0, L_0x55a15dd75750;  alias, 1 drivers
v0x55a15cf86de0_0 .net "out", 0 0, L_0x55a15dd75a10;  alias, 1 drivers
v0x55a15cf87bd0_0 .net "w0", 0 0, L_0x55a15dd758f0;  1 drivers
v0x55a15cf89080_0 .net "w1", 0 0, L_0x55a15dd75980;  1 drivers
S_0x55a15cf00e20 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15cebc220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cfb7120_0 .net "a", 0 0, L_0x55a15dd75a10;  alias, 1 drivers
v0x55a15cfb7f10_0 .net "b", 0 0, L_0x55a15dd74f30;  alias, 1 drivers
v0x55a15cfb93c0_0 .net "carry", 0 0, L_0x55a15dd76590;  alias, 1 drivers
v0x55a15cfba1b0_0 .net "sum", 0 0, L_0x55a15dd76400;  alias, 1 drivers
S_0x55a15cefd720 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15cf00e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd76500 .functor NAND 1, L_0x55a15dd75a10, L_0x55a15dd74f30, C4<1>, C4<1>;
L_0x55a15dd76590 .functor NAND 1, L_0x55a15dd76500, L_0x55a15dd76500, C4<1>, C4<1>;
v0x55a15cf93da0_0 .net "in0", 0 0, L_0x55a15dd75a10;  alias, 1 drivers
v0x55a15cf94b90_0 .net "in1", 0 0, L_0x55a15dd74f30;  alias, 1 drivers
v0x55a15cf96040_0 .net "out", 0 0, L_0x55a15dd76590;  alias, 1 drivers
v0x55a15cf96e30_0 .net "w0", 0 0, L_0x55a15dd76500;  1 drivers
S_0x55a15cefa020 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15cf00e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd75ea0 .functor NOT 1, L_0x55a15dd74f30, C4<0>, C4<0>, C4<0>;
L_0x55a15dd76200 .functor NOT 1, L_0x55a15dd75a10, C4<0>, C4<0>, C4<0>;
v0x55a15cfb17b0_0 .net "in0", 0 0, L_0x55a15dd75a10;  alias, 1 drivers
v0x55a15cfb2be0_0 .net "in1", 0 0, L_0x55a15dd74f30;  alias, 1 drivers
v0x55a15cfb39d0_0 .net "out", 0 0, L_0x55a15dd76400;  alias, 1 drivers
v0x55a15cfb4e80_0 .net "w0", 0 0, L_0x55a15dd75de0;  1 drivers
v0x55a15cfb5c70_0 .net "w1", 0 0, L_0x55a15dd76140;  1 drivers
S_0x55a15cef6920 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15cefa020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd75d50 .functor NAND 1, L_0x55a15dd75a10, L_0x55a15dd75ea0, C4<1>, C4<1>;
L_0x55a15dd75de0 .functor NAND 1, L_0x55a15dd75d50, L_0x55a15dd75d50, C4<1>, C4<1>;
v0x55a15cf982e0_0 .net "in0", 0 0, L_0x55a15dd75a10;  alias, 1 drivers
v0x55a15cf9a580_0 .net "in1", 0 0, L_0x55a15dd75ea0;  1 drivers
v0x55a15cf9b370_0 .net "out", 0 0, L_0x55a15dd75de0;  alias, 1 drivers
v0x55a15cf9c820_0 .net "w0", 0 0, L_0x55a15dd75d50;  1 drivers
S_0x55a15cef3220 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15cefa020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd760b0 .functor NAND 1, L_0x55a15dd76200, L_0x55a15dd74f30, C4<1>, C4<1>;
L_0x55a15dd76140 .functor NAND 1, L_0x55a15dd760b0, L_0x55a15dd760b0, C4<1>, C4<1>;
v0x55a15cf9d610_0 .net "in0", 0 0, L_0x55a15dd76200;  1 drivers
v0x55a15cf9eac0_0 .net "in1", 0 0, L_0x55a15dd74f30;  alias, 1 drivers
v0x55a15cf9f8b0_0 .net "out", 0 0, L_0x55a15dd76140;  alias, 1 drivers
v0x55a15cfa0d60_0 .net "w0", 0 0, L_0x55a15dd760b0;  1 drivers
S_0x55a15ceefb20 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15cefa020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd762e0 .functor NAND 1, L_0x55a15dd75de0, L_0x55a15dd75de0, C4<1>, C4<1>;
L_0x55a15dd76370 .functor NAND 1, L_0x55a15dd76140, L_0x55a15dd76140, C4<1>, C4<1>;
L_0x55a15dd76400 .functor NAND 1, L_0x55a15dd762e0, L_0x55a15dd76370, C4<1>, C4<1>;
v0x55a15cfa1b50_0 .net "in0", 0 0, L_0x55a15dd75de0;  alias, 1 drivers
v0x55a15cfa3000_0 .net "in1", 0 0, L_0x55a15dd76140;  alias, 1 drivers
v0x55a15cfa3df0_0 .net "out", 0 0, L_0x55a15dd76400;  alias, 1 drivers
v0x55a15cf5edb0_0 .net "w0", 0 0, L_0x55a15dd762e0;  1 drivers
v0x55a15cfa7780_0 .net "w1", 0 0, L_0x55a15dd76370;  1 drivers
S_0x55a15ceec420 .scope module, "fa12" "FULL_ADDER" 3 17, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd77c80 .functor OR 1, L_0x55a15dd77bf0, L_0x55a15dd772d0, C4<0>, C4<0>;
v0x55a15cffe580_0 .net "a", 0 0, L_0x55a15dd77e50;  1 drivers
v0x55a15d000820_0 .net "b", 0 0, L_0x55a15dd78000;  1 drivers
v0x55a15d001610_0 .net "carry", 0 0, L_0x55a15dd77c80;  alias, 1 drivers
v0x55a15d002ac0_0 .net "carry0", 0 0, L_0x55a15dd772d0;  1 drivers
v0x55a15d0038b0_0 .net "carry1", 0 0, L_0x55a15dd77bf0;  1 drivers
v0x55a15d004d60_0 .net "cin", 0 0, L_0x55a15dd76620;  alias, 1 drivers
v0x55a15d005b50_0 .net "sum", 0 0, L_0x55a15dd77a60;  1 drivers
v0x55a15d007000_0 .net "sum0", 0 0, L_0x55a15dd77070;  1 drivers
S_0x55a15cee8d20 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15ceec420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cfdcbb0_0 .net "a", 0 0, L_0x55a15dd77e50;  alias, 1 drivers
v0x55a15cfde060_0 .net "b", 0 0, L_0x55a15dd78000;  alias, 1 drivers
v0x55a15cfdee50_0 .net "carry", 0 0, L_0x55a15dd772d0;  alias, 1 drivers
v0x55a15cfe0300_0 .net "sum", 0 0, L_0x55a15dd77070;  alias, 1 drivers
S_0x55a15cee5620 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15cee8d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd77240 .functor NAND 1, L_0x55a15dd77e50, L_0x55a15dd78000, C4<1>, C4<1>;
L_0x55a15dd772d0 .functor NAND 1, L_0x55a15dd77240, L_0x55a15dd77240, C4<1>, C4<1>;
v0x55a15cfc4ed0_0 .net "in0", 0 0, L_0x55a15dd77e50;  alias, 1 drivers
v0x55a15cfc6380_0 .net "in1", 0 0, L_0x55a15dd78000;  alias, 1 drivers
v0x55a15cfc7170_0 .net "out", 0 0, L_0x55a15dd772d0;  alias, 1 drivers
v0x55a15cfc8620_0 .net "w0", 0 0, L_0x55a15dd77240;  1 drivers
S_0x55a15cee1f20 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15cee8d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd76c70 .functor NOT 1, L_0x55a15dd78000, C4<0>, C4<0>, C4<0>;
L_0x55a15dd76e70 .functor NOT 1, L_0x55a15dd77e50, C4<0>, C4<0>, C4<0>;
v0x55a15cfd7880_0 .net "in0", 0 0, L_0x55a15dd77e50;  alias, 1 drivers
v0x55a15cfd8670_0 .net "in1", 0 0, L_0x55a15dd78000;  alias, 1 drivers
v0x55a15cfd9b20_0 .net "out", 0 0, L_0x55a15dd77070;  alias, 1 drivers
v0x55a15cfda910_0 .net "w0", 0 0, L_0x55a15dd76c00;  1 drivers
v0x55a15cfdbdc0_0 .net "w1", 0 0, L_0x55a15dd76db0;  1 drivers
S_0x55a15cede820 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15cee1f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd76b70 .functor NAND 1, L_0x55a15dd77e50, L_0x55a15dd76c70, C4<1>, C4<1>;
L_0x55a15dd76c00 .functor NAND 1, L_0x55a15dd76b70, L_0x55a15dd76b70, C4<1>, C4<1>;
v0x55a15cfc9410_0 .net "in0", 0 0, L_0x55a15dd77e50;  alias, 1 drivers
v0x55a15cfca8c0_0 .net "in1", 0 0, L_0x55a15dd76c70;  1 drivers
v0x55a15cfcb6b0_0 .net "out", 0 0, L_0x55a15dd76c00;  alias, 1 drivers
v0x55a15cfccb60_0 .net "w0", 0 0, L_0x55a15dd76b70;  1 drivers
S_0x55a15cedb120 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15cee1f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd76d20 .functor NAND 1, L_0x55a15dd76e70, L_0x55a15dd78000, C4<1>, C4<1>;
L_0x55a15dd76db0 .functor NAND 1, L_0x55a15dd76d20, L_0x55a15dd76d20, C4<1>, C4<1>;
v0x55a15cfcd950_0 .net "in0", 0 0, L_0x55a15dd76e70;  1 drivers
v0x55a15cfcee00_0 .net "in1", 0 0, L_0x55a15dd78000;  alias, 1 drivers
v0x55a15cfcfbf0_0 .net "out", 0 0, L_0x55a15dd76db0;  alias, 1 drivers
v0x55a15cfd10a0_0 .net "w0", 0 0, L_0x55a15dd76d20;  1 drivers
S_0x55a15ced7a20 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15cee1f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd76f50 .functor NAND 1, L_0x55a15dd76c00, L_0x55a15dd76c00, C4<1>, C4<1>;
L_0x55a15dd76fe0 .functor NAND 1, L_0x55a15dd76db0, L_0x55a15dd76db0, C4<1>, C4<1>;
L_0x55a15dd77070 .functor NAND 1, L_0x55a15dd76f50, L_0x55a15dd76fe0, C4<1>, C4<1>;
v0x55a15cfd1e90_0 .net "in0", 0 0, L_0x55a15dd76c00;  alias, 1 drivers
v0x55a15cfd3340_0 .net "in1", 0 0, L_0x55a15dd76db0;  alias, 1 drivers
v0x55a15cfd4130_0 .net "out", 0 0, L_0x55a15dd77070;  alias, 1 drivers
v0x55a15cfd55e0_0 .net "w0", 0 0, L_0x55a15dd76f50;  1 drivers
v0x55a15cfd63d0_0 .net "w1", 0 0, L_0x55a15dd76fe0;  1 drivers
S_0x55a15ced4320 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15ceec420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cffb7a0_0 .net "a", 0 0, L_0x55a15dd77070;  alias, 1 drivers
v0x55a15cffb020_0 .net "b", 0 0, L_0x55a15dd76620;  alias, 1 drivers
v0x55a15cffc850_0 .net "carry", 0 0, L_0x55a15dd77bf0;  alias, 1 drivers
v0x55a15cffd3a0_0 .net "sum", 0 0, L_0x55a15dd77a60;  alias, 1 drivers
S_0x55a15ce46800 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15ced4320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd77b60 .functor NAND 1, L_0x55a15dd77070, L_0x55a15dd76620, C4<1>, C4<1>;
L_0x55a15dd77bf0 .functor NAND 1, L_0x55a15dd77b60, L_0x55a15dd77b60, C4<1>, C4<1>;
v0x55a15cfe10f0_0 .net "in0", 0 0, L_0x55a15dd77070;  alias, 1 drivers
v0x55a15cfe25a0_0 .net "in1", 0 0, L_0x55a15dd76620;  alias, 1 drivers
v0x55a15cfe3390_0 .net "out", 0 0, L_0x55a15dd77bf0;  alias, 1 drivers
v0x55a15cfe4840_0 .net "w0", 0 0, L_0x55a15dd77b60;  1 drivers
S_0x55a15ce43100 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15ced4320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd77500 .functor NOT 1, L_0x55a15dd76620, C4<0>, C4<0>, C4<0>;
L_0x55a15dd77860 .functor NOT 1, L_0x55a15dd77070, C4<0>, C4<0>, C4<0>;
v0x55a15cff4890_0 .net "in0", 0 0, L_0x55a15dd77070;  alias, 1 drivers
v0x55a15cff9250_0 .net "in1", 0 0, L_0x55a15dd76620;  alias, 1 drivers
v0x55a15cff9ce0_0 .net "out", 0 0, L_0x55a15dd77a60;  alias, 1 drivers
v0x55a15cff9560_0 .net "w0", 0 0, L_0x55a15dd77440;  1 drivers
v0x55a15cffad10_0 .net "w1", 0 0, L_0x55a15dd777a0;  1 drivers
S_0x55a15ce3fa00 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15ce43100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd773b0 .functor NAND 1, L_0x55a15dd77070, L_0x55a15dd77500, C4<1>, C4<1>;
L_0x55a15dd77440 .functor NAND 1, L_0x55a15dd773b0, L_0x55a15dd773b0, C4<1>, C4<1>;
v0x55a15cfe5630_0 .net "in0", 0 0, L_0x55a15dd77070;  alias, 1 drivers
v0x55a15cfe78d0_0 .net "in1", 0 0, L_0x55a15dd77500;  1 drivers
v0x55a15cfe8d80_0 .net "out", 0 0, L_0x55a15dd77440;  alias, 1 drivers
v0x55a15cfe9b70_0 .net "w0", 0 0, L_0x55a15dd773b0;  1 drivers
S_0x55a15ce3c300 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15ce43100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd77710 .functor NAND 1, L_0x55a15dd77860, L_0x55a15dd76620, C4<1>, C4<1>;
L_0x55a15dd777a0 .functor NAND 1, L_0x55a15dd77710, L_0x55a15dd77710, C4<1>, C4<1>;
v0x55a15cfeb020_0 .net "in0", 0 0, L_0x55a15dd77860;  1 drivers
v0x55a15cfebe10_0 .net "in1", 0 0, L_0x55a15dd76620;  alias, 1 drivers
v0x55a15cfed2c0_0 .net "out", 0 0, L_0x55a15dd777a0;  alias, 1 drivers
v0x55a15cfee0b0_0 .net "w0", 0 0, L_0x55a15dd77710;  1 drivers
S_0x55a15ce38c00 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15ce43100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd77940 .functor NAND 1, L_0x55a15dd77440, L_0x55a15dd77440, C4<1>, C4<1>;
L_0x55a15dd779d0 .functor NAND 1, L_0x55a15dd777a0, L_0x55a15dd777a0, C4<1>, C4<1>;
L_0x55a15dd77a60 .functor NAND 1, L_0x55a15dd77940, L_0x55a15dd779d0, C4<1>, C4<1>;
v0x55a15cfef560_0 .net "in0", 0 0, L_0x55a15dd77440;  alias, 1 drivers
v0x55a15cff0350_0 .net "in1", 0 0, L_0x55a15dd777a0;  alias, 1 drivers
v0x55a15cff1800_0 .net "out", 0 0, L_0x55a15dd77a60;  alias, 1 drivers
v0x55a15cff25f0_0 .net "w0", 0 0, L_0x55a15dd77940;  1 drivers
v0x55a15cff3aa0_0 .net "w1", 0 0, L_0x55a15dd779d0;  1 drivers
S_0x55a15ce35500 .scope module, "fa13" "FULL_ADDER" 3 18, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd79390 .functor OR 1, L_0x55a15dd79300, L_0x55a15dd789e0, C4<0>, C4<0>;
v0x55a15d042c00_0 .net "a", 0 0, L_0x55a15dd79560;  1 drivers
v0x55a15d043cb0_0 .net "b", 0 0, L_0x55a15dd79710;  1 drivers
v0x55a15d044800_0 .net "carry", 0 0, L_0x55a15dd79390;  alias, 1 drivers
v0x55a15d045950_0 .net "carry0", 0 0, L_0x55a15dd789e0;  1 drivers
v0x55a15d046740_0 .net "carry1", 0 0, L_0x55a15dd79300;  1 drivers
v0x55a15d047bf0_0 .net "cin", 0 0, L_0x55a15dd77c80;  alias, 1 drivers
v0x55a15d0489e0_0 .net "sum", 0 0, L_0x55a15dd79170;  1 drivers
v0x55a15d049e90_0 .net "sum0", 0 0, L_0x55a15dd78780;  1 drivers
S_0x55a15ce92200 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15ce35500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d01fad0_0 .net "a", 0 0, L_0x55a15dd79560;  alias, 1 drivers
v0x55a15d020f80_0 .net "b", 0 0, L_0x55a15dd79710;  alias, 1 drivers
v0x55a15d021d70_0 .net "carry", 0 0, L_0x55a15dd789e0;  alias, 1 drivers
v0x55a15d023220_0 .net "sum", 0 0, L_0x55a15dd78780;  alias, 1 drivers
S_0x55a15ce8eb00 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15ce92200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd78950 .functor NAND 1, L_0x55a15dd79560, L_0x55a15dd79710, C4<1>, C4<1>;
L_0x55a15dd789e0 .functor NAND 1, L_0x55a15dd78950, L_0x55a15dd78950, C4<1>, C4<1>;
v0x55a15d007df0_0 .net "in0", 0 0, L_0x55a15dd79560;  alias, 1 drivers
v0x55a15d0092a0_0 .net "in1", 0 0, L_0x55a15dd79710;  alias, 1 drivers
v0x55a15d00a090_0 .net "out", 0 0, L_0x55a15dd789e0;  alias, 1 drivers
v0x55a15d00b540_0 .net "w0", 0 0, L_0x55a15dd78950;  1 drivers
S_0x55a15ce31e00 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15ce92200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd78380 .functor NOT 1, L_0x55a15dd79710, C4<0>, C4<0>, C4<0>;
L_0x55a15dd78580 .functor NOT 1, L_0x55a15dd79560, C4<0>, C4<0>, C4<0>;
v0x55a15d01a7a0_0 .net "in0", 0 0, L_0x55a15dd79560;  alias, 1 drivers
v0x55a15d01b590_0 .net "in1", 0 0, L_0x55a15dd79710;  alias, 1 drivers
v0x55a15d01ca40_0 .net "out", 0 0, L_0x55a15dd78780;  alias, 1 drivers
v0x55a15d01d830_0 .net "w0", 0 0, L_0x55a15dd78310;  1 drivers
v0x55a15d01ece0_0 .net "w1", 0 0, L_0x55a15dd784c0;  1 drivers
S_0x55a15ce8b400 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15ce31e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd78280 .functor NAND 1, L_0x55a15dd79560, L_0x55a15dd78380, C4<1>, C4<1>;
L_0x55a15dd78310 .functor NAND 1, L_0x55a15dd78280, L_0x55a15dd78280, C4<1>, C4<1>;
v0x55a15d00c330_0 .net "in0", 0 0, L_0x55a15dd79560;  alias, 1 drivers
v0x55a15d00d7e0_0 .net "in1", 0 0, L_0x55a15dd78380;  1 drivers
v0x55a15d00e5d0_0 .net "out", 0 0, L_0x55a15dd78310;  alias, 1 drivers
v0x55a15d00fa80_0 .net "w0", 0 0, L_0x55a15dd78280;  1 drivers
S_0x55a15ce87d00 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15ce31e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd78430 .functor NAND 1, L_0x55a15dd78580, L_0x55a15dd79710, C4<1>, C4<1>;
L_0x55a15dd784c0 .functor NAND 1, L_0x55a15dd78430, L_0x55a15dd78430, C4<1>, C4<1>;
v0x55a15d010870_0 .net "in0", 0 0, L_0x55a15dd78580;  1 drivers
v0x55a15d011d20_0 .net "in1", 0 0, L_0x55a15dd79710;  alias, 1 drivers
v0x55a15d012b10_0 .net "out", 0 0, L_0x55a15dd784c0;  alias, 1 drivers
v0x55a15d013fc0_0 .net "w0", 0 0, L_0x55a15dd78430;  1 drivers
S_0x55a15ce84600 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15ce31e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd78660 .functor NAND 1, L_0x55a15dd78310, L_0x55a15dd78310, C4<1>, C4<1>;
L_0x55a15dd786f0 .functor NAND 1, L_0x55a15dd784c0, L_0x55a15dd784c0, C4<1>, C4<1>;
L_0x55a15dd78780 .functor NAND 1, L_0x55a15dd78660, L_0x55a15dd786f0, C4<1>, C4<1>;
v0x55a15d014db0_0 .net "in0", 0 0, L_0x55a15dd78310;  alias, 1 drivers
v0x55a15d016260_0 .net "in1", 0 0, L_0x55a15dd784c0;  alias, 1 drivers
v0x55a15d017050_0 .net "out", 0 0, L_0x55a15dd78780;  alias, 1 drivers
v0x55a15d018500_0 .net "w0", 0 0, L_0x55a15dd78660;  1 drivers
v0x55a15d0192f0_0 .net "w1", 0 0, L_0x55a15dd786f0;  1 drivers
S_0x55a15ce80f00 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15ce35500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d0406b0_0 .net "a", 0 0, L_0x55a15dd78780;  alias, 1 drivers
v0x55a15d041140_0 .net "b", 0 0, L_0x55a15dd77c80;  alias, 1 drivers
v0x55a15d0409c0_0 .net "carry", 0 0, L_0x55a15dd79300;  alias, 1 drivers
v0x55a15d042170_0 .net "sum", 0 0, L_0x55a15dd79170;  alias, 1 drivers
S_0x55a15ce7d800 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15ce80f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd79270 .functor NAND 1, L_0x55a15dd78780, L_0x55a15dd77c80, C4<1>, C4<1>;
L_0x55a15dd79300 .functor NAND 1, L_0x55a15dd79270, L_0x55a15dd79270, C4<1>, C4<1>;
v0x55a15d024010_0 .net "in0", 0 0, L_0x55a15dd78780;  alias, 1 drivers
v0x55a15d0254c0_0 .net "in1", 0 0, L_0x55a15dd77c80;  alias, 1 drivers
v0x55a15d0262b0_0 .net "out", 0 0, L_0x55a15dd79300;  alias, 1 drivers
v0x55a15d027760_0 .net "w0", 0 0, L_0x55a15dd79270;  1 drivers
S_0x55a15ce7a100 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15ce80f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd78c10 .functor NOT 1, L_0x55a15dd77c80, C4<0>, C4<0>, C4<0>;
L_0x55a15dd78f70 .functor NOT 1, L_0x55a15dd78780, C4<0>, C4<0>, C4<0>;
v0x55a15d0377b0_0 .net "in0", 0 0, L_0x55a15dd78780;  alias, 1 drivers
v0x55a15d038c60_0 .net "in1", 0 0, L_0x55a15dd77c80;  alias, 1 drivers
v0x55a15d039a50_0 .net "out", 0 0, L_0x55a15dd79170;  alias, 1 drivers
v0x55a15d03af00_0 .net "w0", 0 0, L_0x55a15dd78b50;  1 drivers
v0x55a15d03bcf0_0 .net "w1", 0 0, L_0x55a15dd78eb0;  1 drivers
S_0x55a15ce76a00 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15ce7a100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd78ac0 .functor NAND 1, L_0x55a15dd78780, L_0x55a15dd78c10, C4<1>, C4<1>;
L_0x55a15dd78b50 .functor NAND 1, L_0x55a15dd78ac0, L_0x55a15dd78ac0, C4<1>, C4<1>;
v0x55a15d028550_0 .net "in0", 0 0, L_0x55a15dd78780;  alias, 1 drivers
v0x55a15d02a7f0_0 .net "in1", 0 0, L_0x55a15dd78c10;  1 drivers
v0x55a15d02bca0_0 .net "out", 0 0, L_0x55a15dd78b50;  alias, 1 drivers
v0x55a15d02ca90_0 .net "w0", 0 0, L_0x55a15dd78ac0;  1 drivers
S_0x55a15ce73300 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15ce7a100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd78e20 .functor NAND 1, L_0x55a15dd78f70, L_0x55a15dd77c80, C4<1>, C4<1>;
L_0x55a15dd78eb0 .functor NAND 1, L_0x55a15dd78e20, L_0x55a15dd78e20, C4<1>, C4<1>;
v0x55a15d02df40_0 .net "in0", 0 0, L_0x55a15dd78f70;  1 drivers
v0x55a15d02ed30_0 .net "in1", 0 0, L_0x55a15dd77c80;  alias, 1 drivers
v0x55a15d0301e0_0 .net "out", 0 0, L_0x55a15dd78eb0;  alias, 1 drivers
v0x55a15d030fd0_0 .net "w0", 0 0, L_0x55a15dd78e20;  1 drivers
S_0x55a15ce6fc00 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15ce7a100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd79050 .functor NAND 1, L_0x55a15dd78b50, L_0x55a15dd78b50, C4<1>, C4<1>;
L_0x55a15dd790e0 .functor NAND 1, L_0x55a15dd78eb0, L_0x55a15dd78eb0, C4<1>, C4<1>;
L_0x55a15dd79170 .functor NAND 1, L_0x55a15dd79050, L_0x55a15dd790e0, C4<1>, C4<1>;
v0x55a15d032480_0 .net "in0", 0 0, L_0x55a15dd78b50;  alias, 1 drivers
v0x55a15d033270_0 .net "in1", 0 0, L_0x55a15dd78eb0;  alias, 1 drivers
v0x55a15d034720_0 .net "out", 0 0, L_0x55a15dd79170;  alias, 1 drivers
v0x55a15d035510_0 .net "w0", 0 0, L_0x55a15dd79050;  1 drivers
v0x55a15d0369c0_0 .net "w1", 0 0, L_0x55a15dd790e0;  1 drivers
S_0x55a15ce6c500 .scope module, "fa14" "FULL_ADDER" 3 19, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd7aab0 .functor OR 1, L_0x55a15dd7aa20, L_0x55a15dd7a100, C4<0>, C4<0>;
v0x55a15d087a80_0 .net "a", 0 0, L_0x55a15dd7ac80;  1 drivers
v0x55a15d087d90_0 .net "b", 0 0, L_0x55a15dd7ae30;  1 drivers
v0x55a15d089540_0 .net "carry", 0 0, L_0x55a15dd7aab0;  alias, 1 drivers
v0x55a15d089fd0_0 .net "carry0", 0 0, L_0x55a15dd7a100;  1 drivers
v0x55a15d089850_0 .net "carry1", 0 0, L_0x55a15dd7aa20;  1 drivers
v0x55a15d08b080_0 .net "cin", 0 0, L_0x55a15dd79390;  alias, 1 drivers
v0x55a15d08bbd0_0 .net "sum", 0 0, L_0x55a15dd7a890;  1 drivers
v0x55a15d08cd20_0 .net "sum0", 0 0, L_0x55a15dd79ea0;  1 drivers
S_0x55a15ce68e00 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15ce6c500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d062960_0 .net "a", 0 0, L_0x55a15dd7ac80;  alias, 1 drivers
v0x55a15d063e10_0 .net "b", 0 0, L_0x55a15dd7ae30;  alias, 1 drivers
v0x55a15d064c00_0 .net "carry", 0 0, L_0x55a15dd7a100;  alias, 1 drivers
v0x55a15d0660b0_0 .net "sum", 0 0, L_0x55a15dd79ea0;  alias, 1 drivers
S_0x55a15ce65700 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15ce68e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7a070 .functor NAND 1, L_0x55a15dd7ac80, L_0x55a15dd7ae30, C4<1>, C4<1>;
L_0x55a15dd7a100 .functor NAND 1, L_0x55a15dd7a070, L_0x55a15dd7a070, C4<1>, C4<1>;
v0x55a15d04ac80_0 .net "in0", 0 0, L_0x55a15dd7ac80;  alias, 1 drivers
v0x55a15d04c130_0 .net "in1", 0 0, L_0x55a15dd7ae30;  alias, 1 drivers
v0x55a15d04cf20_0 .net "out", 0 0, L_0x55a15dd7a100;  alias, 1 drivers
v0x55a15d04e3d0_0 .net "w0", 0 0, L_0x55a15dd7a070;  1 drivers
S_0x55a15ce62000 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15ce68e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd79aa0 .functor NOT 1, L_0x55a15dd7ae30, C4<0>, C4<0>, C4<0>;
L_0x55a15dd79ca0 .functor NOT 1, L_0x55a15dd7ac80, C4<0>, C4<0>, C4<0>;
v0x55a15d05d630_0 .net "in0", 0 0, L_0x55a15dd7ac80;  alias, 1 drivers
v0x55a15d05e420_0 .net "in1", 0 0, L_0x55a15dd7ae30;  alias, 1 drivers
v0x55a15d05f8d0_0 .net "out", 0 0, L_0x55a15dd79ea0;  alias, 1 drivers
v0x55a15d0606c0_0 .net "w0", 0 0, L_0x55a15dd79a30;  1 drivers
v0x55a15d061b70_0 .net "w1", 0 0, L_0x55a15dd79be0;  1 drivers
S_0x55a15ce5e900 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15ce62000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd799a0 .functor NAND 1, L_0x55a15dd7ac80, L_0x55a15dd79aa0, C4<1>, C4<1>;
L_0x55a15dd79a30 .functor NAND 1, L_0x55a15dd799a0, L_0x55a15dd799a0, C4<1>, C4<1>;
v0x55a15d04f1c0_0 .net "in0", 0 0, L_0x55a15dd7ac80;  alias, 1 drivers
v0x55a15d050670_0 .net "in1", 0 0, L_0x55a15dd79aa0;  1 drivers
v0x55a15d051460_0 .net "out", 0 0, L_0x55a15dd79a30;  alias, 1 drivers
v0x55a15d052910_0 .net "w0", 0 0, L_0x55a15dd799a0;  1 drivers
S_0x55a15ce5b200 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15ce62000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd79b50 .functor NAND 1, L_0x55a15dd79ca0, L_0x55a15dd7ae30, C4<1>, C4<1>;
L_0x55a15dd79be0 .functor NAND 1, L_0x55a15dd79b50, L_0x55a15dd79b50, C4<1>, C4<1>;
v0x55a15d053700_0 .net "in0", 0 0, L_0x55a15dd79ca0;  1 drivers
v0x55a15d054bb0_0 .net "in1", 0 0, L_0x55a15dd7ae30;  alias, 1 drivers
v0x55a15d0559a0_0 .net "out", 0 0, L_0x55a15dd79be0;  alias, 1 drivers
v0x55a15d056e50_0 .net "w0", 0 0, L_0x55a15dd79b50;  1 drivers
S_0x55a15ce57b00 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15ce62000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd79d80 .functor NAND 1, L_0x55a15dd79a30, L_0x55a15dd79a30, C4<1>, C4<1>;
L_0x55a15dd79e10 .functor NAND 1, L_0x55a15dd79be0, L_0x55a15dd79be0, C4<1>, C4<1>;
L_0x55a15dd79ea0 .functor NAND 1, L_0x55a15dd79d80, L_0x55a15dd79e10, C4<1>, C4<1>;
v0x55a15d057c40_0 .net "in0", 0 0, L_0x55a15dd79a30;  alias, 1 drivers
v0x55a15d0590f0_0 .net "in1", 0 0, L_0x55a15dd79be0;  alias, 1 drivers
v0x55a15d059ee0_0 .net "out", 0 0, L_0x55a15dd79ea0;  alias, 1 drivers
v0x55a15d05b390_0 .net "w0", 0 0, L_0x55a15dd79d80;  1 drivers
v0x55a15d05c180_0 .net "w1", 0 0, L_0x55a15dd79e10;  1 drivers
S_0x55a15ce54400 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15ce6c500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d080030_0 .net "a", 0 0, L_0x55a15dd79ea0;  alias, 1 drivers
v0x55a15d080e20_0 .net "b", 0 0, L_0x55a15dd79390;  alias, 1 drivers
v0x55a15d0822d0_0 .net "carry", 0 0, L_0x55a15dd7aa20;  alias, 1 drivers
v0x55a15d0830c0_0 .net "sum", 0 0, L_0x55a15dd7a890;  alias, 1 drivers
S_0x55a15ce50d00 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15ce54400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7a990 .functor NAND 1, L_0x55a15dd79ea0, L_0x55a15dd79390, C4<1>, C4<1>;
L_0x55a15dd7aa20 .functor NAND 1, L_0x55a15dd7a990, L_0x55a15dd7a990, C4<1>, C4<1>;
v0x55a15d066ea0_0 .net "in0", 0 0, L_0x55a15dd79ea0;  alias, 1 drivers
v0x55a15d068350_0 .net "in1", 0 0, L_0x55a15dd79390;  alias, 1 drivers
v0x55a15d069140_0 .net "out", 0 0, L_0x55a15dd7aa20;  alias, 1 drivers
v0x55a15d06a5f0_0 .net "w0", 0 0, L_0x55a15dd7a990;  1 drivers
S_0x55a15ce4d600 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15ce54400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7a330 .functor NOT 1, L_0x55a15dd79390, C4<0>, C4<0>, C4<0>;
L_0x55a15dd7a690 .functor NOT 1, L_0x55a15dd79ea0, C4<0>, C4<0>, C4<0>;
v0x55a15d07a640_0 .net "in0", 0 0, L_0x55a15dd79ea0;  alias, 1 drivers
v0x55a15d07baf0_0 .net "in1", 0 0, L_0x55a15dd79390;  alias, 1 drivers
v0x55a15d07c8e0_0 .net "out", 0 0, L_0x55a15dd7a890;  alias, 1 drivers
v0x55a15d07dd90_0 .net "w0", 0 0, L_0x55a15dd7a270;  1 drivers
v0x55a15d07eb80_0 .net "w1", 0 0, L_0x55a15dd7a5d0;  1 drivers
S_0x55a15ce49f00 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15ce4d600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7a1e0 .functor NAND 1, L_0x55a15dd79ea0, L_0x55a15dd7a330, C4<1>, C4<1>;
L_0x55a15dd7a270 .functor NAND 1, L_0x55a15dd7a1e0, L_0x55a15dd7a1e0, C4<1>, C4<1>;
v0x55a15d06b3e0_0 .net "in0", 0 0, L_0x55a15dd79ea0;  alias, 1 drivers
v0x55a15d06d680_0 .net "in1", 0 0, L_0x55a15dd7a330;  1 drivers
v0x55a15d06eb30_0 .net "out", 0 0, L_0x55a15dd7a270;  alias, 1 drivers
v0x55a15d06f920_0 .net "w0", 0 0, L_0x55a15dd7a1e0;  1 drivers
S_0x55a15cd87540 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15ce4d600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7a540 .functor NAND 1, L_0x55a15dd7a690, L_0x55a15dd79390, C4<1>, C4<1>;
L_0x55a15dd7a5d0 .functor NAND 1, L_0x55a15dd7a540, L_0x55a15dd7a540, C4<1>, C4<1>;
v0x55a15d070dd0_0 .net "in0", 0 0, L_0x55a15dd7a690;  1 drivers
v0x55a15d071bc0_0 .net "in1", 0 0, L_0x55a15dd79390;  alias, 1 drivers
v0x55a15d073070_0 .net "out", 0 0, L_0x55a15dd7a5d0;  alias, 1 drivers
v0x55a15d073e60_0 .net "w0", 0 0, L_0x55a15dd7a540;  1 drivers
S_0x55a15cd83e40 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15ce4d600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7a770 .functor NAND 1, L_0x55a15dd7a270, L_0x55a15dd7a270, C4<1>, C4<1>;
L_0x55a15dd7a800 .functor NAND 1, L_0x55a15dd7a5d0, L_0x55a15dd7a5d0, C4<1>, C4<1>;
L_0x55a15dd7a890 .functor NAND 1, L_0x55a15dd7a770, L_0x55a15dd7a800, C4<1>, C4<1>;
v0x55a15d075310_0 .net "in0", 0 0, L_0x55a15dd7a270;  alias, 1 drivers
v0x55a15d076100_0 .net "in1", 0 0, L_0x55a15dd7a5d0;  alias, 1 drivers
v0x55a15d0775b0_0 .net "out", 0 0, L_0x55a15dd7a890;  alias, 1 drivers
v0x55a15d0783a0_0 .net "w0", 0 0, L_0x55a15dd7a770;  1 drivers
v0x55a15d079850_0 .net "w1", 0 0, L_0x55a15dd7a800;  1 drivers
S_0x55a15cd80740 .scope module, "fa15" "FULL_ADDER" 3 20, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd7c1e0 .functor OR 1, L_0x55a15dd7c150, L_0x55a15dd7b830, C4<0>, C4<0>;
v0x55a15d0c7400_0 .net "a", 0 0, L_0x55a15dd7c3b0;  1 drivers
v0x55a15d0c96a0_0 .net "b", 0 0, L_0x55a15dd7c560;  1 drivers
v0x55a15d0ca490_0 .net "carry", 0 0, L_0x55a15dd7c1e0;  alias, 1 drivers
v0x55a15d0cee50_0 .net "carry0", 0 0, L_0x55a15dd7b830;  1 drivers
v0x55a15d0cf8e0_0 .net "carry1", 0 0, L_0x55a15dd7c150;  1 drivers
v0x55a15d0cf160_0 .net "cin", 0 0, L_0x55a15dd7aab0;  alias, 1 drivers
v0x55a15d0d0910_0 .net "sum", 0 0, L_0x55a15dd7bfc0;  1 drivers
v0x55a15d0d13a0_0 .net "sum0", 0 0, L_0x55a15dd7b5d0;  1 drivers
S_0x55a15cd7d040 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15cd80740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d0a57f0_0 .net "a", 0 0, L_0x55a15dd7c3b0;  alias, 1 drivers
v0x55a15d0a6ca0_0 .net "b", 0 0, L_0x55a15dd7c560;  alias, 1 drivers
v0x55a15d0a7a90_0 .net "carry", 0 0, L_0x55a15dd7b830;  alias, 1 drivers
v0x55a15d0a8f40_0 .net "sum", 0 0, L_0x55a15dd7b5d0;  alias, 1 drivers
S_0x55a15cd79940 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15cd7d040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7b7a0 .functor NAND 1, L_0x55a15dd7c3b0, L_0x55a15dd7c560, C4<1>, C4<1>;
L_0x55a15dd7b830 .functor NAND 1, L_0x55a15dd7b7a0, L_0x55a15dd7b7a0, C4<1>, C4<1>;
v0x55a15d08db10_0 .net "in0", 0 0, L_0x55a15dd7c3b0;  alias, 1 drivers
v0x55a15d08efc0_0 .net "in1", 0 0, L_0x55a15dd7c560;  alias, 1 drivers
v0x55a15d08fdb0_0 .net "out", 0 0, L_0x55a15dd7b830;  alias, 1 drivers
v0x55a15d091260_0 .net "w0", 0 0, L_0x55a15dd7b7a0;  1 drivers
S_0x55a15cd76240 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15cd7d040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7b1d0 .functor NOT 1, L_0x55a15dd7c560, C4<0>, C4<0>, C4<0>;
L_0x55a15dd7b3d0 .functor NOT 1, L_0x55a15dd7c3b0, C4<0>, C4<0>, C4<0>;
v0x55a15d0a04c0_0 .net "in0", 0 0, L_0x55a15dd7c3b0;  alias, 1 drivers
v0x55a15d0a12b0_0 .net "in1", 0 0, L_0x55a15dd7c560;  alias, 1 drivers
v0x55a15d0a2760_0 .net "out", 0 0, L_0x55a15dd7b5d0;  alias, 1 drivers
v0x55a15d0a3550_0 .net "w0", 0 0, L_0x55a15dd7b160;  1 drivers
v0x55a15d0a4a00_0 .net "w1", 0 0, L_0x55a15dd7b310;  1 drivers
S_0x55a15cdd6640 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15cd76240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7b0d0 .functor NAND 1, L_0x55a15dd7c3b0, L_0x55a15dd7b1d0, C4<1>, C4<1>;
L_0x55a15dd7b160 .functor NAND 1, L_0x55a15dd7b0d0, L_0x55a15dd7b0d0, C4<1>, C4<1>;
v0x55a15d092050_0 .net "in0", 0 0, L_0x55a15dd7c3b0;  alias, 1 drivers
v0x55a15d093500_0 .net "in1", 0 0, L_0x55a15dd7b1d0;  1 drivers
v0x55a15d0942f0_0 .net "out", 0 0, L_0x55a15dd7b160;  alias, 1 drivers
v0x55a15d0957a0_0 .net "w0", 0 0, L_0x55a15dd7b0d0;  1 drivers
S_0x55a15cdd2f40 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15cd76240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7b280 .functor NAND 1, L_0x55a15dd7b3d0, L_0x55a15dd7c560, C4<1>, C4<1>;
L_0x55a15dd7b310 .functor NAND 1, L_0x55a15dd7b280, L_0x55a15dd7b280, C4<1>, C4<1>;
v0x55a15d096590_0 .net "in0", 0 0, L_0x55a15dd7b3d0;  1 drivers
v0x55a15d097a40_0 .net "in1", 0 0, L_0x55a15dd7c560;  alias, 1 drivers
v0x55a15d098830_0 .net "out", 0 0, L_0x55a15dd7b310;  alias, 1 drivers
v0x55a15d099ce0_0 .net "w0", 0 0, L_0x55a15dd7b280;  1 drivers
S_0x55a15cdcf840 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15cd76240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7b4b0 .functor NAND 1, L_0x55a15dd7b160, L_0x55a15dd7b160, C4<1>, C4<1>;
L_0x55a15dd7b540 .functor NAND 1, L_0x55a15dd7b310, L_0x55a15dd7b310, C4<1>, C4<1>;
L_0x55a15dd7b5d0 .functor NAND 1, L_0x55a15dd7b4b0, L_0x55a15dd7b540, C4<1>, C4<1>;
v0x55a15d09aad0_0 .net "in0", 0 0, L_0x55a15dd7b160;  alias, 1 drivers
v0x55a15d09bf80_0 .net "in1", 0 0, L_0x55a15dd7b310;  alias, 1 drivers
v0x55a15d09cd70_0 .net "out", 0 0, L_0x55a15dd7b5d0;  alias, 1 drivers
v0x55a15d09e220_0 .net "w0", 0 0, L_0x55a15dd7b4b0;  1 drivers
v0x55a15d09f010_0 .net "w1", 0 0, L_0x55a15dd7b540;  1 drivers
S_0x55a15cd72b40 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15cd80740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d0c2ec0_0 .net "a", 0 0, L_0x55a15dd7b5d0;  alias, 1 drivers
v0x55a15d0c3cb0_0 .net "b", 0 0, L_0x55a15dd7aab0;  alias, 1 drivers
v0x55a15d0c5160_0 .net "carry", 0 0, L_0x55a15dd7c150;  alias, 1 drivers
v0x55a15d0c5f50_0 .net "sum", 0 0, L_0x55a15dd7bfc0;  alias, 1 drivers
S_0x55a15cdcc140 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15cd72b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7c0c0 .functor NAND 1, L_0x55a15dd7b5d0, L_0x55a15dd7aab0, C4<1>, C4<1>;
L_0x55a15dd7c150 .functor NAND 1, L_0x55a15dd7c0c0, L_0x55a15dd7c0c0, C4<1>, C4<1>;
v0x55a15d0a9d30_0 .net "in0", 0 0, L_0x55a15dd7b5d0;  alias, 1 drivers
v0x55a15d0ab1e0_0 .net "in1", 0 0, L_0x55a15dd7aab0;  alias, 1 drivers
v0x55a15d0abfd0_0 .net "out", 0 0, L_0x55a15dd7c150;  alias, 1 drivers
v0x55a15d0ad480_0 .net "w0", 0 0, L_0x55a15dd7c0c0;  1 drivers
S_0x55a15cdc8a40 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15cd72b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7ba60 .functor NOT 1, L_0x55a15dd7aab0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd7bdc0 .functor NOT 1, L_0x55a15dd7b5d0, C4<0>, C4<0>, C4<0>;
v0x55a15d0bd4d0_0 .net "in0", 0 0, L_0x55a15dd7b5d0;  alias, 1 drivers
v0x55a15d0be980_0 .net "in1", 0 0, L_0x55a15dd7aab0;  alias, 1 drivers
v0x55a15d0bf770_0 .net "out", 0 0, L_0x55a15dd7bfc0;  alias, 1 drivers
v0x55a15d0c0c20_0 .net "w0", 0 0, L_0x55a15dd7b9a0;  1 drivers
v0x55a15d0c1a10_0 .net "w1", 0 0, L_0x55a15dd7bd00;  1 drivers
S_0x55a15cdc5340 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15cdc8a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7b910 .functor NAND 1, L_0x55a15dd7b5d0, L_0x55a15dd7ba60, C4<1>, C4<1>;
L_0x55a15dd7b9a0 .functor NAND 1, L_0x55a15dd7b910, L_0x55a15dd7b910, C4<1>, C4<1>;
v0x55a15d0ae270_0 .net "in0", 0 0, L_0x55a15dd7b5d0;  alias, 1 drivers
v0x55a15d0b0510_0 .net "in1", 0 0, L_0x55a15dd7ba60;  1 drivers
v0x55a15d0b19c0_0 .net "out", 0 0, L_0x55a15dd7b9a0;  alias, 1 drivers
v0x55a15d0b27b0_0 .net "w0", 0 0, L_0x55a15dd7b910;  1 drivers
S_0x55a15cdc1c40 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15cdc8a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7bc70 .functor NAND 1, L_0x55a15dd7bdc0, L_0x55a15dd7aab0, C4<1>, C4<1>;
L_0x55a15dd7bd00 .functor NAND 1, L_0x55a15dd7bc70, L_0x55a15dd7bc70, C4<1>, C4<1>;
v0x55a15d0b3c60_0 .net "in0", 0 0, L_0x55a15dd7bdc0;  1 drivers
v0x55a15d0b4a50_0 .net "in1", 0 0, L_0x55a15dd7aab0;  alias, 1 drivers
v0x55a15d0b5f00_0 .net "out", 0 0, L_0x55a15dd7bd00;  alias, 1 drivers
v0x55a15d0b6cf0_0 .net "w0", 0 0, L_0x55a15dd7bc70;  1 drivers
S_0x55a15cdbe540 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15cdc8a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7bea0 .functor NAND 1, L_0x55a15dd7b9a0, L_0x55a15dd7b9a0, C4<1>, C4<1>;
L_0x55a15dd7bf30 .functor NAND 1, L_0x55a15dd7bd00, L_0x55a15dd7bd00, C4<1>, C4<1>;
L_0x55a15dd7bfc0 .functor NAND 1, L_0x55a15dd7bea0, L_0x55a15dd7bf30, C4<1>, C4<1>;
v0x55a15d0b81a0_0 .net "in0", 0 0, L_0x55a15dd7b9a0;  alias, 1 drivers
v0x55a15d0b8f90_0 .net "in1", 0 0, L_0x55a15dd7bd00;  alias, 1 drivers
v0x55a15d0ba440_0 .net "out", 0 0, L_0x55a15dd7bfc0;  alias, 1 drivers
v0x55a15d0bb230_0 .net "w0", 0 0, L_0x55a15dd7bea0;  1 drivers
v0x55a15d0bc6e0_0 .net "w1", 0 0, L_0x55a15dd7bf30;  1 drivers
S_0x55a15cdbae40 .scope module, "fa16" "FULL_ADDER" 3 21, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd7d910 .functor OR 1, L_0x55a15dd7d880, L_0x55a15dd7cf60, C4<0>, C4<0>;
v0x55a15d10a290_0 .net "a", 0 0, L_0x55a15dd7dae0;  1 drivers
v0x55a15d10c530_0 .net "b", 0 0, L_0x55a15dd7dc90;  1 drivers
v0x55a15d10d320_0 .net "carry", 0 0, L_0x55a15dd7d910;  alias, 1 drivers
v0x55a15d10e7d0_0 .net "carry0", 0 0, L_0x55a15dd7cf60;  1 drivers
v0x55a15d10f5c0_0 .net "carry1", 0 0, L_0x55a15dd7d880;  1 drivers
v0x55a15d110a70_0 .net "cin", 0 0, L_0x55a15dd7c1e0;  alias, 1 drivers
v0x55a15d111860_0 .net "sum", 0 0, L_0x55a15dd7d6f0;  1 drivers
v0x55a15d116220_0 .net "sum0", 0 0, L_0x55a15dd7ce10;  1 drivers
S_0x55a15cdb7740 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15cdbae40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d0e8680_0 .net "a", 0 0, L_0x55a15dd7dae0;  alias, 1 drivers
v0x55a15d0e9b30_0 .net "b", 0 0, L_0x55a15dd7dc90;  alias, 1 drivers
v0x55a15d0ea920_0 .net "carry", 0 0, L_0x55a15dd7cf60;  alias, 1 drivers
v0x55a15d0ebdd0_0 .net "sum", 0 0, L_0x55a15dd7ce10;  alias, 1 drivers
S_0x55a15cdb4040 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15cdb7740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7ced0 .functor NAND 1, L_0x55a15dd7dae0, L_0x55a15dd7dc90, C4<1>, C4<1>;
L_0x55a15dd7cf60 .functor NAND 1, L_0x55a15dd7ced0, L_0x55a15dd7ced0, C4<1>, C4<1>;
v0x55a15d0d0c20_0 .net "in0", 0 0, L_0x55a15dd7dae0;  alias, 1 drivers
v0x55a15d0d2450_0 .net "in1", 0 0, L_0x55a15dd7dc90;  alias, 1 drivers
v0x55a15d0d2fa0_0 .net "out", 0 0, L_0x55a15dd7cf60;  alias, 1 drivers
v0x55a15d0d40f0_0 .net "w0", 0 0, L_0x55a15dd7ced0;  1 drivers
S_0x55a15cdb0940 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15cdb7740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7ca10 .functor NOT 1, L_0x55a15dd7dc90, C4<0>, C4<0>, C4<0>;
L_0x55a15dd7cc10 .functor NOT 1, L_0x55a15dd7dae0, C4<0>, C4<0>, C4<0>;
v0x55a15d0e3350_0 .net "in0", 0 0, L_0x55a15dd7dae0;  alias, 1 drivers
v0x55a15d0e4140_0 .net "in1", 0 0, L_0x55a15dd7dc90;  alias, 1 drivers
v0x55a15d0e55f0_0 .net "out", 0 0, L_0x55a15dd7ce10;  alias, 1 drivers
v0x55a15d0e63e0_0 .net "w0", 0 0, L_0x55a15dd7c9a0;  1 drivers
v0x55a15d0e7890_0 .net "w1", 0 0, L_0x55a15dd7cb50;  1 drivers
S_0x55a15cdad240 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15cdb0940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7c910 .functor NAND 1, L_0x55a15dd7dae0, L_0x55a15dd7ca10, C4<1>, C4<1>;
L_0x55a15dd7c9a0 .functor NAND 1, L_0x55a15dd7c910, L_0x55a15dd7c910, C4<1>, C4<1>;
v0x55a15d0d4ee0_0 .net "in0", 0 0, L_0x55a15dd7dae0;  alias, 1 drivers
v0x55a15d0d6390_0 .net "in1", 0 0, L_0x55a15dd7ca10;  1 drivers
v0x55a15d0d7180_0 .net "out", 0 0, L_0x55a15dd7c9a0;  alias, 1 drivers
v0x55a15d0d8630_0 .net "w0", 0 0, L_0x55a15dd7c910;  1 drivers
S_0x55a15cda9b40 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15cdb0940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7cac0 .functor NAND 1, L_0x55a15dd7cc10, L_0x55a15dd7dc90, C4<1>, C4<1>;
L_0x55a15dd7cb50 .functor NAND 1, L_0x55a15dd7cac0, L_0x55a15dd7cac0, C4<1>, C4<1>;
v0x55a15d0d9420_0 .net "in0", 0 0, L_0x55a15dd7cc10;  1 drivers
v0x55a15d0da8d0_0 .net "in1", 0 0, L_0x55a15dd7dc90;  alias, 1 drivers
v0x55a15d0db6c0_0 .net "out", 0 0, L_0x55a15dd7cb50;  alias, 1 drivers
v0x55a15d0dcb70_0 .net "w0", 0 0, L_0x55a15dd7cac0;  1 drivers
S_0x55a15cda6440 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15cdb0940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7ccf0 .functor NAND 1, L_0x55a15dd7c9a0, L_0x55a15dd7c9a0, C4<1>, C4<1>;
L_0x55a15dd7cd80 .functor NAND 1, L_0x55a15dd7cb50, L_0x55a15dd7cb50, C4<1>, C4<1>;
L_0x55a15dd7ce10 .functor NAND 1, L_0x55a15dd7ccf0, L_0x55a15dd7cd80, C4<1>, C4<1>;
v0x55a15d0dd960_0 .net "in0", 0 0, L_0x55a15dd7c9a0;  alias, 1 drivers
v0x55a15d0dee10_0 .net "in1", 0 0, L_0x55a15dd7cb50;  alias, 1 drivers
v0x55a15d0dfc00_0 .net "out", 0 0, L_0x55a15dd7ce10;  alias, 1 drivers
v0x55a15d0e10b0_0 .net "w0", 0 0, L_0x55a15dd7ccf0;  1 drivers
v0x55a15d0e1ea0_0 .net "w1", 0 0, L_0x55a15dd7cd80;  1 drivers
S_0x55a15cda2d40 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15cdbae40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d105d50_0 .net "a", 0 0, L_0x55a15dd7ce10;  alias, 1 drivers
v0x55a15d106b40_0 .net "b", 0 0, L_0x55a15dd7c1e0;  alias, 1 drivers
v0x55a15d107ff0_0 .net "carry", 0 0, L_0x55a15dd7d880;  alias, 1 drivers
v0x55a15d108de0_0 .net "sum", 0 0, L_0x55a15dd7d6f0;  alias, 1 drivers
S_0x55a15cd9f640 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15cda2d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7d7f0 .functor NAND 1, L_0x55a15dd7ce10, L_0x55a15dd7c1e0, C4<1>, C4<1>;
L_0x55a15dd7d880 .functor NAND 1, L_0x55a15dd7d7f0, L_0x55a15dd7d7f0, C4<1>, C4<1>;
v0x55a15d0ecbc0_0 .net "in0", 0 0, L_0x55a15dd7ce10;  alias, 1 drivers
v0x55a15d0ee070_0 .net "in1", 0 0, L_0x55a15dd7c1e0;  alias, 1 drivers
v0x55a15d0eee60_0 .net "out", 0 0, L_0x55a15dd7d880;  alias, 1 drivers
v0x55a15d0f0310_0 .net "w0", 0 0, L_0x55a15dd7d7f0;  1 drivers
S_0x55a15cd9bf40 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15cda2d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7d190 .functor NOT 1, L_0x55a15dd7c1e0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd7d4f0 .functor NOT 1, L_0x55a15dd7ce10, C4<0>, C4<0>, C4<0>;
v0x55a15d100360_0 .net "in0", 0 0, L_0x55a15dd7ce10;  alias, 1 drivers
v0x55a15d101810_0 .net "in1", 0 0, L_0x55a15dd7c1e0;  alias, 1 drivers
v0x55a15d102600_0 .net "out", 0 0, L_0x55a15dd7d6f0;  alias, 1 drivers
v0x55a15d103ab0_0 .net "w0", 0 0, L_0x55a15dd7d0d0;  1 drivers
v0x55a15d1048a0_0 .net "w1", 0 0, L_0x55a15dd7d430;  1 drivers
S_0x55a15cd98840 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15cd9bf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7d040 .functor NAND 1, L_0x55a15dd7ce10, L_0x55a15dd7d190, C4<1>, C4<1>;
L_0x55a15dd7d0d0 .functor NAND 1, L_0x55a15dd7d040, L_0x55a15dd7d040, C4<1>, C4<1>;
v0x55a15d0f1100_0 .net "in0", 0 0, L_0x55a15dd7ce10;  alias, 1 drivers
v0x55a15d0f33a0_0 .net "in1", 0 0, L_0x55a15dd7d190;  1 drivers
v0x55a15d0f4850_0 .net "out", 0 0, L_0x55a15dd7d0d0;  alias, 1 drivers
v0x55a15d0f5640_0 .net "w0", 0 0, L_0x55a15dd7d040;  1 drivers
S_0x55a15cd95140 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15cd9bf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7d3a0 .functor NAND 1, L_0x55a15dd7d4f0, L_0x55a15dd7c1e0, C4<1>, C4<1>;
L_0x55a15dd7d430 .functor NAND 1, L_0x55a15dd7d3a0, L_0x55a15dd7d3a0, C4<1>, C4<1>;
v0x55a15d0f6af0_0 .net "in0", 0 0, L_0x55a15dd7d4f0;  1 drivers
v0x55a15d0f78e0_0 .net "in1", 0 0, L_0x55a15dd7c1e0;  alias, 1 drivers
v0x55a15d0f8d90_0 .net "out", 0 0, L_0x55a15dd7d430;  alias, 1 drivers
v0x55a15d0f9b80_0 .net "w0", 0 0, L_0x55a15dd7d3a0;  1 drivers
S_0x55a15cd91a40 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15cd9bf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7d5d0 .functor NAND 1, L_0x55a15dd7d0d0, L_0x55a15dd7d0d0, C4<1>, C4<1>;
L_0x55a15dd7d660 .functor NAND 1, L_0x55a15dd7d430, L_0x55a15dd7d430, C4<1>, C4<1>;
L_0x55a15dd7d6f0 .functor NAND 1, L_0x55a15dd7d5d0, L_0x55a15dd7d660, C4<1>, C4<1>;
v0x55a15d0fb030_0 .net "in0", 0 0, L_0x55a15dd7d0d0;  alias, 1 drivers
v0x55a15d0fbe20_0 .net "in1", 0 0, L_0x55a15dd7d430;  alias, 1 drivers
v0x55a15d0fd2d0_0 .net "out", 0 0, L_0x55a15dd7d6f0;  alias, 1 drivers
v0x55a15d0fe0c0_0 .net "w0", 0 0, L_0x55a15dd7d5d0;  1 drivers
v0x55a15d0ff570_0 .net "w1", 0 0, L_0x55a15dd7d660;  1 drivers
S_0x55a15cd8e340 .scope module, "fa17" "FULL_ADDER" 3 23, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd7f060 .functor OR 1, L_0x55a15dd7efd0, L_0x55a15dd7e6b0, C4<0>, C4<0>;
v0x55a15d14df10_0 .net "a", 0 0, L_0x55a15dd7f230;  1 drivers
v0x55a15d14f3c0_0 .net "b", 0 0, L_0x55a15dd7f3e0;  1 drivers
v0x55a15d151660_0 .net "carry", 0 0, L_0x55a15dd7f060;  alias, 1 drivers
v0x55a15d152450_0 .net "carry0", 0 0, L_0x55a15dd7e6b0;  1 drivers
v0x55a15d153900_0 .net "carry1", 0 0, L_0x55a15dd7efd0;  1 drivers
v0x55a15d1546f0_0 .net "cin", 0 0, L_0x55a15dd7d910;  alias, 1 drivers
v0x55a15d155ba0_0 .net "sum", 0 0, L_0x55a15dd7ee40;  1 drivers
v0x55a15d156990_0 .net "sum0", 0 0, L_0x55a15dd7e450;  1 drivers
S_0x55a15cd8ac40 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15cd8e340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d12c9c0_0 .net "a", 0 0, L_0x55a15dd7f230;  alias, 1 drivers
v0x55a15d12d7b0_0 .net "b", 0 0, L_0x55a15dd7f3e0;  alias, 1 drivers
v0x55a15d12ec60_0 .net "carry", 0 0, L_0x55a15dd7e6b0;  alias, 1 drivers
v0x55a15d12fa50_0 .net "sum", 0 0, L_0x55a15dd7e450;  alias, 1 drivers
S_0x55a15ceec060 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15cd8ac40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7e620 .functor NAND 1, L_0x55a15dd7f230, L_0x55a15dd7f3e0, C4<1>, C4<1>;
L_0x55a15dd7e6b0 .functor NAND 1, L_0x55a15dd7e620, L_0x55a15dd7e620, C4<1>, C4<1>;
v0x55a15d116530_0 .net "in0", 0 0, L_0x55a15dd7f230;  alias, 1 drivers
v0x55a15d117ce0_0 .net "in1", 0 0, L_0x55a15dd7f3e0;  alias, 1 drivers
v0x55a15d118770_0 .net "out", 0 0, L_0x55a15dd7e6b0;  alias, 1 drivers
v0x55a15d117ff0_0 .net "w0", 0 0, L_0x55a15dd7e620;  1 drivers
S_0x55a15cee8960 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15cd8ac40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7e050 .functor NOT 1, L_0x55a15dd7f3e0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd7e250 .functor NOT 1, L_0x55a15dd7f230, C4<0>, C4<0>, C4<0>;
v0x55a15d126fd0_0 .net "in0", 0 0, L_0x55a15dd7f230;  alias, 1 drivers
v0x55a15d128480_0 .net "in1", 0 0, L_0x55a15dd7f3e0;  alias, 1 drivers
v0x55a15d129270_0 .net "out", 0 0, L_0x55a15dd7e450;  alias, 1 drivers
v0x55a15d12a720_0 .net "w0", 0 0, L_0x55a15dd7dfe0;  1 drivers
v0x55a15d12b510_0 .net "w1", 0 0, L_0x55a15dd7e190;  1 drivers
S_0x55a15cee5260 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15cee8960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7df50 .functor NAND 1, L_0x55a15dd7f230, L_0x55a15dd7e050, C4<1>, C4<1>;
L_0x55a15dd7dfe0 .functor NAND 1, L_0x55a15dd7df50, L_0x55a15dd7df50, C4<1>, C4<1>;
v0x55a15d119820_0 .net "in0", 0 0, L_0x55a15dd7f230;  alias, 1 drivers
v0x55a15d11a370_0 .net "in1", 0 0, L_0x55a15dd7e050;  1 drivers
v0x55a15d11b4c0_0 .net "out", 0 0, L_0x55a15dd7dfe0;  alias, 1 drivers
v0x55a15d11c2b0_0 .net "w0", 0 0, L_0x55a15dd7df50;  1 drivers
S_0x55a15cee1b60 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15cee8960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7e100 .functor NAND 1, L_0x55a15dd7e250, L_0x55a15dd7f3e0, C4<1>, C4<1>;
L_0x55a15dd7e190 .functor NAND 1, L_0x55a15dd7e100, L_0x55a15dd7e100, C4<1>, C4<1>;
v0x55a15d11d760_0 .net "in0", 0 0, L_0x55a15dd7e250;  1 drivers
v0x55a15d11e550_0 .net "in1", 0 0, L_0x55a15dd7f3e0;  alias, 1 drivers
v0x55a15d11fa00_0 .net "out", 0 0, L_0x55a15dd7e190;  alias, 1 drivers
v0x55a15d1207f0_0 .net "w0", 0 0, L_0x55a15dd7e100;  1 drivers
S_0x55a15cede460 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15cee8960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7e330 .functor NAND 1, L_0x55a15dd7dfe0, L_0x55a15dd7dfe0, C4<1>, C4<1>;
L_0x55a15dd7e3c0 .functor NAND 1, L_0x55a15dd7e190, L_0x55a15dd7e190, C4<1>, C4<1>;
L_0x55a15dd7e450 .functor NAND 1, L_0x55a15dd7e330, L_0x55a15dd7e3c0, C4<1>, C4<1>;
v0x55a15d121ca0_0 .net "in0", 0 0, L_0x55a15dd7dfe0;  alias, 1 drivers
v0x55a15d122a90_0 .net "in1", 0 0, L_0x55a15dd7e190;  alias, 1 drivers
v0x55a15d123f40_0 .net "out", 0 0, L_0x55a15dd7e450;  alias, 1 drivers
v0x55a15d124d30_0 .net "w0", 0 0, L_0x55a15dd7e330;  1 drivers
v0x55a15d1261e0_0 .net "w1", 0 0, L_0x55a15dd7e3c0;  1 drivers
S_0x55a15cedad60 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15cd8e340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d148be0_0 .net "a", 0 0, L_0x55a15dd7e450;  alias, 1 drivers
v0x55a15d1499d0_0 .net "b", 0 0, L_0x55a15dd7d910;  alias, 1 drivers
v0x55a15d14bc70_0 .net "carry", 0 0, L_0x55a15dd7efd0;  alias, 1 drivers
v0x55a15d14d120_0 .net "sum", 0 0, L_0x55a15dd7ee40;  alias, 1 drivers
S_0x55a15ced7660 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15cedad60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7ef40 .functor NAND 1, L_0x55a15dd7e450, L_0x55a15dd7d910, C4<1>, C4<1>;
L_0x55a15dd7efd0 .functor NAND 1, L_0x55a15dd7ef40, L_0x55a15dd7ef40, C4<1>, C4<1>;
v0x55a15d130f00_0 .net "in0", 0 0, L_0x55a15dd7e450;  alias, 1 drivers
v0x55a15d131cf0_0 .net "in1", 0 0, L_0x55a15dd7d910;  alias, 1 drivers
v0x55a15d1331a0_0 .net "out", 0 0, L_0x55a15dd7efd0;  alias, 1 drivers
v0x55a15d133f90_0 .net "w0", 0 0, L_0x55a15dd7ef40;  1 drivers
S_0x55a15ced3f60 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15cedad60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7e8e0 .functor NOT 1, L_0x55a15dd7d910, C4<0>, C4<0>, C4<0>;
L_0x55a15dd7ec40 .functor NOT 1, L_0x55a15dd7e450, C4<0>, C4<0>, C4<0>;
v0x55a15d1431f0_0 .net "in0", 0 0, L_0x55a15dd7e450;  alias, 1 drivers
v0x55a15d1446a0_0 .net "in1", 0 0, L_0x55a15dd7d910;  alias, 1 drivers
v0x55a15d145490_0 .net "out", 0 0, L_0x55a15dd7ee40;  alias, 1 drivers
v0x55a15d146940_0 .net "w0", 0 0, L_0x55a15dd7e820;  1 drivers
v0x55a15d147730_0 .net "w1", 0 0, L_0x55a15dd7eb80;  1 drivers
S_0x55a15ced0860 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15ced3f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7e790 .functor NAND 1, L_0x55a15dd7e450, L_0x55a15dd7e8e0, C4<1>, C4<1>;
L_0x55a15dd7e820 .functor NAND 1, L_0x55a15dd7e790, L_0x55a15dd7e790, C4<1>, C4<1>;
v0x55a15d135440_0 .net "in0", 0 0, L_0x55a15dd7e450;  alias, 1 drivers
v0x55a15d136230_0 .net "in1", 0 0, L_0x55a15dd7e8e0;  1 drivers
v0x55a15d1376e0_0 .net "out", 0 0, L_0x55a15dd7e820;  alias, 1 drivers
v0x55a15d1384d0_0 .net "w0", 0 0, L_0x55a15dd7e790;  1 drivers
S_0x55a15cecd160 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15ced3f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7eaf0 .functor NAND 1, L_0x55a15dd7ec40, L_0x55a15dd7d910, C4<1>, C4<1>;
L_0x55a15dd7eb80 .functor NAND 1, L_0x55a15dd7eaf0, L_0x55a15dd7eaf0, C4<1>, C4<1>;
v0x55a15d139980_0 .net "in0", 0 0, L_0x55a15dd7ec40;  1 drivers
v0x55a15d13a770_0 .net "in1", 0 0, L_0x55a15dd7d910;  alias, 1 drivers
v0x55a15d13bc20_0 .net "out", 0 0, L_0x55a15dd7eb80;  alias, 1 drivers
v0x55a15d13ca10_0 .net "w0", 0 0, L_0x55a15dd7eaf0;  1 drivers
S_0x55a15cec9a60 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15ced3f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7ed20 .functor NAND 1, L_0x55a15dd7e820, L_0x55a15dd7e820, C4<1>, C4<1>;
L_0x55a15dd7edb0 .functor NAND 1, L_0x55a15dd7eb80, L_0x55a15dd7eb80, C4<1>, C4<1>;
L_0x55a15dd7ee40 .functor NAND 1, L_0x55a15dd7ed20, L_0x55a15dd7edb0, C4<1>, C4<1>;
v0x55a15d13dec0_0 .net "in0", 0 0, L_0x55a15dd7e820;  alias, 1 drivers
v0x55a15d13ecb0_0 .net "in1", 0 0, L_0x55a15dd7eb80;  alias, 1 drivers
v0x55a15d140160_0 .net "out", 0 0, L_0x55a15dd7ee40;  alias, 1 drivers
v0x55a15d140f50_0 .net "w0", 0 0, L_0x55a15dd7ed20;  1 drivers
v0x55a15d142400_0 .net "w1", 0 0, L_0x55a15dd7edb0;  1 drivers
S_0x55a15cec6360 .scope module, "fa18" "FULL_ADDER" 3 24, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd806b0 .functor OR 1, L_0x55a15dd80620, L_0x55a15dd7fd00, C4<0>, C4<0>;
v0x55a15d1930a0_0 .net "a", 0 0, L_0x55a15dd80880;  1 drivers
v0x55a15d194550_0 .net "b", 0 0, L_0x55a15dd80a30;  1 drivers
v0x55a15d1967f0_0 .net "carry", 0 0, L_0x55a15dd806b0;  alias, 1 drivers
v0x55a15d1975e0_0 .net "carry0", 0 0, L_0x55a15dd7fd00;  1 drivers
v0x55a15d198a90_0 .net "carry1", 0 0, L_0x55a15dd80620;  1 drivers
v0x55a15d199880_0 .net "cin", 0 0, L_0x55a15dd7f060;  alias, 1 drivers
v0x55a15d19ad30_0 .net "sum", 0 0, L_0x55a15dd80490;  1 drivers
v0x55a15d19bb20_0 .net "sum0", 0 0, L_0x55a15dd7fbb0;  1 drivers
S_0x55a15cec2c60 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15cec6360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d171b50_0 .net "a", 0 0, L_0x55a15dd80880;  alias, 1 drivers
v0x55a15d172940_0 .net "b", 0 0, L_0x55a15dd80a30;  alias, 1 drivers
v0x55a15d173df0_0 .net "carry", 0 0, L_0x55a15dd7fd00;  alias, 1 drivers
v0x55a15d174be0_0 .net "sum", 0 0, L_0x55a15dd7fbb0;  alias, 1 drivers
S_0x55a15cf1f960 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15cec2c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7fc70 .functor NAND 1, L_0x55a15dd80880, L_0x55a15dd80a30, C4<1>, C4<1>;
L_0x55a15dd7fd00 .functor NAND 1, L_0x55a15dd7fc70, L_0x55a15dd7fc70, C4<1>, C4<1>;
v0x55a15d157e40_0 .net "in0", 0 0, L_0x55a15dd80880;  alias, 1 drivers
v0x55a15d158c30_0 .net "in1", 0 0, L_0x55a15dd80a30;  alias, 1 drivers
v0x55a15d15cfe0_0 .net "out", 0 0, L_0x55a15dd7fd00;  alias, 1 drivers
v0x55a15d15d8b0_0 .net "w0", 0 0, L_0x55a15dd7fc70;  1 drivers
S_0x55a15cf1c260 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15cec2c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7f7b0 .functor NOT 1, L_0x55a15dd80a30, C4<0>, C4<0>, C4<0>;
L_0x55a15dd7f9b0 .functor NOT 1, L_0x55a15dd80880, C4<0>, C4<0>, C4<0>;
v0x55a15d16c160_0 .net "in0", 0 0, L_0x55a15dd80880;  alias, 1 drivers
v0x55a15d16d610_0 .net "in1", 0 0, L_0x55a15dd80a30;  alias, 1 drivers
v0x55a15d16e400_0 .net "out", 0 0, L_0x55a15dd7fbb0;  alias, 1 drivers
v0x55a15d16f8b0_0 .net "w0", 0 0, L_0x55a15dd7f740;  1 drivers
v0x55a15d1706a0_0 .net "w1", 0 0, L_0x55a15dd7f8f0;  1 drivers
S_0x55a15cf18b60 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15cf1c260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7f6b0 .functor NAND 1, L_0x55a15dd80880, L_0x55a15dd7f7b0, C4<1>, C4<1>;
L_0x55a15dd7f740 .functor NAND 1, L_0x55a15dd7f6b0, L_0x55a15dd7f6b0, C4<1>, C4<1>;
v0x55a15d15d170_0 .net "in0", 0 0, L_0x55a15dd80880;  alias, 1 drivers
v0x55a15d15f4d0_0 .net "in1", 0 0, L_0x55a15dd7f7b0;  1 drivers
v0x55a15d160650_0 .net "out", 0 0, L_0x55a15dd7f740;  alias, 1 drivers
v0x55a15d161440_0 .net "w0", 0 0, L_0x55a15dd7f6b0;  1 drivers
S_0x55a15cf15460 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15cf1c260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7f860 .functor NAND 1, L_0x55a15dd7f9b0, L_0x55a15dd80a30, C4<1>, C4<1>;
L_0x55a15dd7f8f0 .functor NAND 1, L_0x55a15dd7f860, L_0x55a15dd7f860, C4<1>, C4<1>;
v0x55a15d1628f0_0 .net "in0", 0 0, L_0x55a15dd7f9b0;  1 drivers
v0x55a15d1636e0_0 .net "in1", 0 0, L_0x55a15dd80a30;  alias, 1 drivers
v0x55a15d164b90_0 .net "out", 0 0, L_0x55a15dd7f8f0;  alias, 1 drivers
v0x55a15d165980_0 .net "w0", 0 0, L_0x55a15dd7f860;  1 drivers
S_0x55a15cf11d60 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15cf1c260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7fa90 .functor NAND 1, L_0x55a15dd7f740, L_0x55a15dd7f740, C4<1>, C4<1>;
L_0x55a15dd7fb20 .functor NAND 1, L_0x55a15dd7f8f0, L_0x55a15dd7f8f0, C4<1>, C4<1>;
L_0x55a15dd7fbb0 .functor NAND 1, L_0x55a15dd7fa90, L_0x55a15dd7fb20, C4<1>, C4<1>;
v0x55a15d166e30_0 .net "in0", 0 0, L_0x55a15dd7f740;  alias, 1 drivers
v0x55a15d167c20_0 .net "in1", 0 0, L_0x55a15dd7f8f0;  alias, 1 drivers
v0x55a15d1690d0_0 .net "out", 0 0, L_0x55a15dd7fbb0;  alias, 1 drivers
v0x55a15d169ec0_0 .net "w0", 0 0, L_0x55a15dd7fa90;  1 drivers
v0x55a15d16b370_0 .net "w1", 0 0, L_0x55a15dd7fb20;  1 drivers
S_0x55a15cf0e660 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15cec6360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d18dd70_0 .net "a", 0 0, L_0x55a15dd7fbb0;  alias, 1 drivers
v0x55a15d18eb60_0 .net "b", 0 0, L_0x55a15dd7f060;  alias, 1 drivers
v0x55a15d190e00_0 .net "carry", 0 0, L_0x55a15dd80620;  alias, 1 drivers
v0x55a15d1922b0_0 .net "sum", 0 0, L_0x55a15dd80490;  alias, 1 drivers
S_0x55a15cebf560 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15cf0e660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd80590 .functor NAND 1, L_0x55a15dd7fbb0, L_0x55a15dd7f060, C4<1>, C4<1>;
L_0x55a15dd80620 .functor NAND 1, L_0x55a15dd80590, L_0x55a15dd80590, C4<1>, C4<1>;
v0x55a15d176090_0 .net "in0", 0 0, L_0x55a15dd7fbb0;  alias, 1 drivers
v0x55a15d176e80_0 .net "in1", 0 0, L_0x55a15dd7f060;  alias, 1 drivers
v0x55a15d178330_0 .net "out", 0 0, L_0x55a15dd80620;  alias, 1 drivers
v0x55a15d179120_0 .net "w0", 0 0, L_0x55a15dd80590;  1 drivers
S_0x55a15cf0af60 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15cf0e660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7ff30 .functor NOT 1, L_0x55a15dd7f060, C4<0>, C4<0>, C4<0>;
L_0x55a15dd80290 .functor NOT 1, L_0x55a15dd7fbb0, C4<0>, C4<0>, C4<0>;
v0x55a15d188380_0 .net "in0", 0 0, L_0x55a15dd7fbb0;  alias, 1 drivers
v0x55a15d189830_0 .net "in1", 0 0, L_0x55a15dd7f060;  alias, 1 drivers
v0x55a15d18a620_0 .net "out", 0 0, L_0x55a15dd80490;  alias, 1 drivers
v0x55a15d18bad0_0 .net "w0", 0 0, L_0x55a15dd7fe70;  1 drivers
v0x55a15d18c8c0_0 .net "w1", 0 0, L_0x55a15dd801d0;  1 drivers
S_0x55a15cf07860 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15cf0af60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7fde0 .functor NAND 1, L_0x55a15dd7fbb0, L_0x55a15dd7ff30, C4<1>, C4<1>;
L_0x55a15dd7fe70 .functor NAND 1, L_0x55a15dd7fde0, L_0x55a15dd7fde0, C4<1>, C4<1>;
v0x55a15d17a5d0_0 .net "in0", 0 0, L_0x55a15dd7fbb0;  alias, 1 drivers
v0x55a15d17b3c0_0 .net "in1", 0 0, L_0x55a15dd7ff30;  1 drivers
v0x55a15d17c870_0 .net "out", 0 0, L_0x55a15dd7fe70;  alias, 1 drivers
v0x55a15d17d660_0 .net "w0", 0 0, L_0x55a15dd7fde0;  1 drivers
S_0x55a15cf04160 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15cf0af60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd80140 .functor NAND 1, L_0x55a15dd80290, L_0x55a15dd7f060, C4<1>, C4<1>;
L_0x55a15dd801d0 .functor NAND 1, L_0x55a15dd80140, L_0x55a15dd80140, C4<1>, C4<1>;
v0x55a15d17eb10_0 .net "in0", 0 0, L_0x55a15dd80290;  1 drivers
v0x55a15d17f900_0 .net "in1", 0 0, L_0x55a15dd7f060;  alias, 1 drivers
v0x55a15d180db0_0 .net "out", 0 0, L_0x55a15dd801d0;  alias, 1 drivers
v0x55a15d181ba0_0 .net "w0", 0 0, L_0x55a15dd80140;  1 drivers
S_0x55a15cf00a60 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15cf0af60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd80370 .functor NAND 1, L_0x55a15dd7fe70, L_0x55a15dd7fe70, C4<1>, C4<1>;
L_0x55a15dd80400 .functor NAND 1, L_0x55a15dd801d0, L_0x55a15dd801d0, C4<1>, C4<1>;
L_0x55a15dd80490 .functor NAND 1, L_0x55a15dd80370, L_0x55a15dd80400, C4<1>, C4<1>;
v0x55a15d183050_0 .net "in0", 0 0, L_0x55a15dd7fe70;  alias, 1 drivers
v0x55a15d183e40_0 .net "in1", 0 0, L_0x55a15dd801d0;  alias, 1 drivers
v0x55a15d1852f0_0 .net "out", 0 0, L_0x55a15dd80490;  alias, 1 drivers
v0x55a15d1860e0_0 .net "w0", 0 0, L_0x55a15dd80370;  1 drivers
v0x55a15d187590_0 .net "w1", 0 0, L_0x55a15dd80400;  1 drivers
S_0x55a15cefd360 .scope module, "fa19" "FULL_ADDER" 3 25, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd81d00 .functor OR 1, L_0x55a15dd81c70, L_0x55a15dd81350, C4<0>, C4<0>;
v0x55a15d1d5f30_0 .net "a", 0 0, L_0x55a15dd81ed0;  1 drivers
v0x55a15d1d73e0_0 .net "b", 0 0, L_0x55a15dd82080;  1 drivers
v0x55a15d1d9680_0 .net "carry", 0 0, L_0x55a15dd81d00;  alias, 1 drivers
v0x55a15d1da470_0 .net "carry0", 0 0, L_0x55a15dd81350;  1 drivers
v0x55a15d1db920_0 .net "carry1", 0 0, L_0x55a15dd81c70;  1 drivers
v0x55a15d1dc710_0 .net "cin", 0 0, L_0x55a15dd806b0;  alias, 1 drivers
v0x55a15d1ddbc0_0 .net "sum", 0 0, L_0x55a15dd81ae0;  1 drivers
v0x55a15d1de9b0_0 .net "sum0", 0 0, L_0x55a15dd810f0;  1 drivers
S_0x55a15cebbe60 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15cefd360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d1b49e0_0 .net "a", 0 0, L_0x55a15dd81ed0;  alias, 1 drivers
v0x55a15d1b57d0_0 .net "b", 0 0, L_0x55a15dd82080;  alias, 1 drivers
v0x55a15d1b6c80_0 .net "carry", 0 0, L_0x55a15dd81350;  alias, 1 drivers
v0x55a15d1b7a70_0 .net "sum", 0 0, L_0x55a15dd810f0;  alias, 1 drivers
S_0x55a15cef9c60 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15cebbe60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd812c0 .functor NAND 1, L_0x55a15dd81ed0, L_0x55a15dd82080, C4<1>, C4<1>;
L_0x55a15dd81350 .functor NAND 1, L_0x55a15dd812c0, L_0x55a15dd812c0, C4<1>, C4<1>;
v0x55a15d19cfd0_0 .net "in0", 0 0, L_0x55a15dd81ed0;  alias, 1 drivers
v0x55a15d19ddc0_0 .net "in1", 0 0, L_0x55a15dd82080;  alias, 1 drivers
v0x55a15d19f270_0 .net "out", 0 0, L_0x55a15dd81350;  alias, 1 drivers
v0x55a15d1a0060_0 .net "w0", 0 0, L_0x55a15dd812c0;  1 drivers
S_0x55a15cef6560 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15cebbe60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd80d10 .functor NOT 1, L_0x55a15dd82080, C4<0>, C4<0>, C4<0>;
L_0x55a15dd80ef0 .functor NOT 1, L_0x55a15dd81ed0, C4<0>, C4<0>, C4<0>;
v0x55a15d1aeff0_0 .net "in0", 0 0, L_0x55a15dd81ed0;  alias, 1 drivers
v0x55a15d1b04a0_0 .net "in1", 0 0, L_0x55a15dd82080;  alias, 1 drivers
v0x55a15d1b1290_0 .net "out", 0 0, L_0x55a15dd810f0;  alias, 1 drivers
v0x55a15d1b2740_0 .net "w0", 0 0, L_0x55a15dd7f620;  1 drivers
v0x55a15d1b3530_0 .net "w1", 0 0, L_0x55a15dd80e30;  1 drivers
S_0x55a15cef2e60 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15cef6560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd7f590 .functor NAND 1, L_0x55a15dd81ed0, L_0x55a15dd80d10, C4<1>, C4<1>;
L_0x55a15dd7f620 .functor NAND 1, L_0x55a15dd7f590, L_0x55a15dd7f590, C4<1>, C4<1>;
v0x55a15d1a4a20_0 .net "in0", 0 0, L_0x55a15dd81ed0;  alias, 1 drivers
v0x55a15d1a54b0_0 .net "in1", 0 0, L_0x55a15dd80d10;  1 drivers
v0x55a15d1a4d30_0 .net "out", 0 0, L_0x55a15dd7f620;  alias, 1 drivers
v0x55a15d1a64e0_0 .net "w0", 0 0, L_0x55a15dd7f590;  1 drivers
S_0x55a15ceef760 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15cef6560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd80da0 .functor NAND 1, L_0x55a15dd80ef0, L_0x55a15dd82080, C4<1>, C4<1>;
L_0x55a15dd80e30 .functor NAND 1, L_0x55a15dd80da0, L_0x55a15dd80da0, C4<1>, C4<1>;
v0x55a15d1a6f70_0 .net "in0", 0 0, L_0x55a15dd80ef0;  1 drivers
v0x55a15d1a67f0_0 .net "in1", 0 0, L_0x55a15dd82080;  alias, 1 drivers
v0x55a15d1a8020_0 .net "out", 0 0, L_0x55a15dd80e30;  alias, 1 drivers
v0x55a15d1a8b70_0 .net "w0", 0 0, L_0x55a15dd80da0;  1 drivers
S_0x55a15ce61c40 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15cef6560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd80fd0 .functor NAND 1, L_0x55a15dd7f620, L_0x55a15dd7f620, C4<1>, C4<1>;
L_0x55a15dd81060 .functor NAND 1, L_0x55a15dd80e30, L_0x55a15dd80e30, C4<1>, C4<1>;
L_0x55a15dd810f0 .functor NAND 1, L_0x55a15dd80fd0, L_0x55a15dd81060, C4<1>, C4<1>;
v0x55a15d1a9cc0_0 .net "in0", 0 0, L_0x55a15dd7f620;  alias, 1 drivers
v0x55a15d1aaab0_0 .net "in1", 0 0, L_0x55a15dd80e30;  alias, 1 drivers
v0x55a15d1abf60_0 .net "out", 0 0, L_0x55a15dd810f0;  alias, 1 drivers
v0x55a15d1acd50_0 .net "w0", 0 0, L_0x55a15dd80fd0;  1 drivers
v0x55a15d1ae200_0 .net "w1", 0 0, L_0x55a15dd81060;  1 drivers
S_0x55a15ce5e540 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15cefd360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d1d0c00_0 .net "a", 0 0, L_0x55a15dd810f0;  alias, 1 drivers
v0x55a15d1d19f0_0 .net "b", 0 0, L_0x55a15dd806b0;  alias, 1 drivers
v0x55a15d1d3c90_0 .net "carry", 0 0, L_0x55a15dd81c70;  alias, 1 drivers
v0x55a15d1d5140_0 .net "sum", 0 0, L_0x55a15dd81ae0;  alias, 1 drivers
S_0x55a15ce5ae40 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15ce5e540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd81be0 .functor NAND 1, L_0x55a15dd810f0, L_0x55a15dd806b0, C4<1>, C4<1>;
L_0x55a15dd81c70 .functor NAND 1, L_0x55a15dd81be0, L_0x55a15dd81be0, C4<1>, C4<1>;
v0x55a15d1b8f20_0 .net "in0", 0 0, L_0x55a15dd810f0;  alias, 1 drivers
v0x55a15d1b9d10_0 .net "in1", 0 0, L_0x55a15dd806b0;  alias, 1 drivers
v0x55a15d1bb1c0_0 .net "out", 0 0, L_0x55a15dd81c70;  alias, 1 drivers
v0x55a15d1bbfb0_0 .net "w0", 0 0, L_0x55a15dd81be0;  1 drivers
S_0x55a15ce57740 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15ce5e540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd81580 .functor NOT 1, L_0x55a15dd806b0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd818e0 .functor NOT 1, L_0x55a15dd810f0, C4<0>, C4<0>, C4<0>;
v0x55a15d1cb210_0 .net "in0", 0 0, L_0x55a15dd810f0;  alias, 1 drivers
v0x55a15d1cc6c0_0 .net "in1", 0 0, L_0x55a15dd806b0;  alias, 1 drivers
v0x55a15d1cd4b0_0 .net "out", 0 0, L_0x55a15dd81ae0;  alias, 1 drivers
v0x55a15d1ce960_0 .net "w0", 0 0, L_0x55a15dd814c0;  1 drivers
v0x55a15d1cf750_0 .net "w1", 0 0, L_0x55a15dd81820;  1 drivers
S_0x55a15ce54040 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15ce57740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd81430 .functor NAND 1, L_0x55a15dd810f0, L_0x55a15dd81580, C4<1>, C4<1>;
L_0x55a15dd814c0 .functor NAND 1, L_0x55a15dd81430, L_0x55a15dd81430, C4<1>, C4<1>;
v0x55a15d1bd460_0 .net "in0", 0 0, L_0x55a15dd810f0;  alias, 1 drivers
v0x55a15d1be250_0 .net "in1", 0 0, L_0x55a15dd81580;  1 drivers
v0x55a15d1bf700_0 .net "out", 0 0, L_0x55a15dd814c0;  alias, 1 drivers
v0x55a15d1c04f0_0 .net "w0", 0 0, L_0x55a15dd81430;  1 drivers
S_0x55a15ce50940 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15ce57740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd81790 .functor NAND 1, L_0x55a15dd818e0, L_0x55a15dd806b0, C4<1>, C4<1>;
L_0x55a15dd81820 .functor NAND 1, L_0x55a15dd81790, L_0x55a15dd81790, C4<1>, C4<1>;
v0x55a15d1c19a0_0 .net "in0", 0 0, L_0x55a15dd818e0;  1 drivers
v0x55a15d1c2790_0 .net "in1", 0 0, L_0x55a15dd806b0;  alias, 1 drivers
v0x55a15d1c3c40_0 .net "out", 0 0, L_0x55a15dd81820;  alias, 1 drivers
v0x55a15d1c4a30_0 .net "w0", 0 0, L_0x55a15dd81790;  1 drivers
S_0x55a15ce4d240 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15ce57740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd819c0 .functor NAND 1, L_0x55a15dd814c0, L_0x55a15dd814c0, C4<1>, C4<1>;
L_0x55a15dd81a50 .functor NAND 1, L_0x55a15dd81820, L_0x55a15dd81820, C4<1>, C4<1>;
L_0x55a15dd81ae0 .functor NAND 1, L_0x55a15dd819c0, L_0x55a15dd81a50, C4<1>, C4<1>;
v0x55a15d1c5ee0_0 .net "in0", 0 0, L_0x55a15dd814c0;  alias, 1 drivers
v0x55a15d1c6cd0_0 .net "in1", 0 0, L_0x55a15dd81820;  alias, 1 drivers
v0x55a15d1c8180_0 .net "out", 0 0, L_0x55a15dd81ae0;  alias, 1 drivers
v0x55a15d1c8f70_0 .net "w0", 0 0, L_0x55a15dd819c0;  1 drivers
v0x55a15d1ca420_0 .net "w1", 0 0, L_0x55a15dd81a50;  1 drivers
S_0x55a15ce49b40 .scope module, "fa2" "FULL_ADDER" 3 7, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd69be0 .functor OR 1, L_0x55a15dd69b50, L_0x55a15dd69230, C4<0>, C4<0>;
v0x55a15d388050_0 .net "a", 0 0, L_0x55a15dd69db0;  1 drivers
v0x55a15d388e40_0 .net "b", 0 0, L_0x55a15dd69f60;  1 drivers
v0x55a15d38b0e0_0 .net "carry", 0 0, L_0x55a15dd69be0;  alias, 1 drivers
v0x55a15d38c590_0 .net "carry0", 0 0, L_0x55a15dd69230;  1 drivers
v0x55a15d38d380_0 .net "carry1", 0 0, L_0x55a15dd69b50;  1 drivers
v0x55a15d38e830_0 .net "cin", 0 0, L_0x55a15dd684e0;  alias, 1 drivers
v0x55a15d38f620_0 .net "sum", 0 0, L_0x55a15dd699c0;  1 drivers
v0x55a15d390ad0_0 .net "sum0", 0 0, L_0x55a15dd68fd0;  1 drivers
S_0x55a15ce46440 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15ce49b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d366440_0 .net "a", 0 0, L_0x55a15dd69db0;  alias, 1 drivers
v0x55a15d3678f0_0 .net "b", 0 0, L_0x55a15dd69f60;  alias, 1 drivers
v0x55a15d3686e0_0 .net "carry", 0 0, L_0x55a15dd69230;  alias, 1 drivers
v0x55a15d369b90_0 .net "sum", 0 0, L_0x55a15dd68fd0;  alias, 1 drivers
S_0x55a15ce42d40 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15ce46440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd691a0 .functor NAND 1, L_0x55a15dd69db0, L_0x55a15dd69f60, C4<1>, C4<1>;
L_0x55a15dd69230 .functor NAND 1, L_0x55a15dd691a0, L_0x55a15dd691a0, C4<1>, C4<1>;
v0x55a15d1dfe60_0 .net "in0", 0 0, L_0x55a15dd69db0;  alias, 1 drivers
v0x55a15d1e0c50_0 .net "in1", 0 0, L_0x55a15dd69f60;  alias, 1 drivers
v0x55a15d1e2100_0 .net "out", 0 0, L_0x55a15dd69230;  alias, 1 drivers
v0x55a15d1e2ef0_0 .net "w0", 0 0, L_0x55a15dd691a0;  1 drivers
S_0x55a15ce3f640 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15ce46440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd68b80 .functor NOT 1, L_0x55a15dd69f60, C4<0>, C4<0>, C4<0>;
L_0x55a15dd68dd0 .functor NOT 1, L_0x55a15dd69db0, C4<0>, C4<0>, C4<0>;
v0x55a15d361110_0 .net "in0", 0 0, L_0x55a15dd69db0;  alias, 1 drivers
v0x55a15d361f00_0 .net "in1", 0 0, L_0x55a15dd69f60;  alias, 1 drivers
v0x55a15d3633b0_0 .net "out", 0 0, L_0x55a15dd68fd0;  alias, 1 drivers
v0x55a15d3641a0_0 .net "w0", 0 0, L_0x55a15dd68ac0;  1 drivers
v0x55a15d365650_0 .net "w1", 0 0, L_0x55a15dd68d10;  1 drivers
S_0x55a15ce3bf40 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15ce3f640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd68a30 .functor NAND 1, L_0x55a15dd69db0, L_0x55a15dd68b80, C4<1>, C4<1>;
L_0x55a15dd68ac0 .functor NAND 1, L_0x55a15dd68a30, L_0x55a15dd68a30, C4<1>, C4<1>;
v0x55a15d1e43a0_0 .net "in0", 0 0, L_0x55a15dd69db0;  alias, 1 drivers
v0x55a15d1e5190_0 .net "in1", 0 0, L_0x55a15dd68b80;  1 drivers
v0x55a15d1e6640_0 .net "out", 0 0, L_0x55a15dd68ac0;  alias, 1 drivers
v0x55a15d1e7430_0 .net "w0", 0 0, L_0x55a15dd68a30;  1 drivers
S_0x55a15ce38840 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15ce3f640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd68c80 .functor NAND 1, L_0x55a15dd68dd0, L_0x55a15dd69f60, C4<1>, C4<1>;
L_0x55a15dd68d10 .functor NAND 1, L_0x55a15dd68c80, L_0x55a15dd68c80, C4<1>, C4<1>;
v0x55a15cfb0030_0 .net "in0", 0 0, L_0x55a15dd68dd0;  1 drivers
v0x55a15d358690_0 .net "in1", 0 0, L_0x55a15dd69f60;  alias, 1 drivers
v0x55a15d359480_0 .net "out", 0 0, L_0x55a15dd68d10;  alias, 1 drivers
v0x55a15d35a930_0 .net "w0", 0 0, L_0x55a15dd68c80;  1 drivers
S_0x55a15ce95540 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15ce3f640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd68eb0 .functor NAND 1, L_0x55a15dd68ac0, L_0x55a15dd68ac0, C4<1>, C4<1>;
L_0x55a15dd68f40 .functor NAND 1, L_0x55a15dd68d10, L_0x55a15dd68d10, C4<1>, C4<1>;
L_0x55a15dd68fd0 .functor NAND 1, L_0x55a15dd68eb0, L_0x55a15dd68f40, C4<1>, C4<1>;
v0x55a15d35b720_0 .net "in0", 0 0, L_0x55a15dd68ac0;  alias, 1 drivers
v0x55a15d35cbd0_0 .net "in1", 0 0, L_0x55a15dd68d10;  alias, 1 drivers
v0x55a15d35d9c0_0 .net "out", 0 0, L_0x55a15dd68fd0;  alias, 1 drivers
v0x55a15d35ee70_0 .net "w0", 0 0, L_0x55a15dd68eb0;  1 drivers
v0x55a15d35fc60_0 .net "w1", 0 0, L_0x55a15dd68f40;  1 drivers
S_0x55a15ce91e40 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15ce49b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d382660_0 .net "a", 0 0, L_0x55a15dd68fd0;  alias, 1 drivers
v0x55a15d383b10_0 .net "b", 0 0, L_0x55a15dd684e0;  alias, 1 drivers
v0x55a15d385db0_0 .net "carry", 0 0, L_0x55a15dd69b50;  alias, 1 drivers
v0x55a15d386ba0_0 .net "sum", 0 0, L_0x55a15dd699c0;  alias, 1 drivers
S_0x55a15ce8e740 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15ce91e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd69ac0 .functor NAND 1, L_0x55a15dd68fd0, L_0x55a15dd684e0, C4<1>, C4<1>;
L_0x55a15dd69b50 .functor NAND 1, L_0x55a15dd69ac0, L_0x55a15dd69ac0, C4<1>, C4<1>;
v0x55a15d36a980_0 .net "in0", 0 0, L_0x55a15dd68fd0;  alias, 1 drivers
v0x55a15d36be30_0 .net "in1", 0 0, L_0x55a15dd684e0;  alias, 1 drivers
v0x55a15d36cc20_0 .net "out", 0 0, L_0x55a15dd69b50;  alias, 1 drivers
v0x55a15d36e0d0_0 .net "w0", 0 0, L_0x55a15dd69ac0;  1 drivers
S_0x55a15ce8b040 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15ce91e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd69460 .functor NOT 1, L_0x55a15dd684e0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd697c0 .functor NOT 1, L_0x55a15dd68fd0, C4<0>, C4<0>, C4<0>;
v0x55a15d37d330_0 .net "in0", 0 0, L_0x55a15dd68fd0;  alias, 1 drivers
v0x55a15d37e120_0 .net "in1", 0 0, L_0x55a15dd684e0;  alias, 1 drivers
v0x55a15d37f5d0_0 .net "out", 0 0, L_0x55a15dd699c0;  alias, 1 drivers
v0x55a15d3803c0_0 .net "w0", 0 0, L_0x55a15dd693a0;  1 drivers
v0x55a15d381870_0 .net "w1", 0 0, L_0x55a15dd69700;  1 drivers
S_0x55a15ce87940 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15ce8b040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd69310 .functor NAND 1, L_0x55a15dd68fd0, L_0x55a15dd69460, C4<1>, C4<1>;
L_0x55a15dd693a0 .functor NAND 1, L_0x55a15dd69310, L_0x55a15dd69310, C4<1>, C4<1>;
v0x55a15d36eec0_0 .net "in0", 0 0, L_0x55a15dd68fd0;  alias, 1 drivers
v0x55a15d370370_0 .net "in1", 0 0, L_0x55a15dd69460;  1 drivers
v0x55a15d371160_0 .net "out", 0 0, L_0x55a15dd693a0;  alias, 1 drivers
v0x55a15d372610_0 .net "w0", 0 0, L_0x55a15dd69310;  1 drivers
S_0x55a15ce84240 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15ce8b040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd69670 .functor NAND 1, L_0x55a15dd697c0, L_0x55a15dd684e0, C4<1>, C4<1>;
L_0x55a15dd69700 .functor NAND 1, L_0x55a15dd69670, L_0x55a15dd69670, C4<1>, C4<1>;
v0x55a15d373400_0 .net "in0", 0 0, L_0x55a15dd697c0;  1 drivers
v0x55a15d3748b0_0 .net "in1", 0 0, L_0x55a15dd684e0;  alias, 1 drivers
v0x55a15d3756a0_0 .net "out", 0 0, L_0x55a15dd69700;  alias, 1 drivers
v0x55a15d376b50_0 .net "w0", 0 0, L_0x55a15dd69670;  1 drivers
S_0x55a15ce35140 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15ce8b040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd698a0 .functor NAND 1, L_0x55a15dd693a0, L_0x55a15dd693a0, C4<1>, C4<1>;
L_0x55a15dd69930 .functor NAND 1, L_0x55a15dd69700, L_0x55a15dd69700, C4<1>, C4<1>;
L_0x55a15dd699c0 .functor NAND 1, L_0x55a15dd698a0, L_0x55a15dd69930, C4<1>, C4<1>;
v0x55a15d377940_0 .net "in0", 0 0, L_0x55a15dd693a0;  alias, 1 drivers
v0x55a15d378df0_0 .net "in1", 0 0, L_0x55a15dd69700;  alias, 1 drivers
v0x55a15d379be0_0 .net "out", 0 0, L_0x55a15dd699c0;  alias, 1 drivers
v0x55a15d37b090_0 .net "w0", 0 0, L_0x55a15dd698a0;  1 drivers
v0x55a15d37be80_0 .net "w1", 0 0, L_0x55a15dd69930;  1 drivers
S_0x55a15ce80b40 .scope module, "fa20" "FULL_ADDER" 3 26, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd832f0 .functor OR 1, L_0x55a15dd83280, L_0x55a15dd82a80, C4<0>, C4<0>;
v0x55a15d3be810_0 .net "a", 0 0, L_0x55a15dd83480;  1 drivers
v0x55a15d39bbe0_0 .net "b", 0 0, L_0x55a15dd83630;  1 drivers
v0x55a15d399940_0 .net "carry", 0 0, L_0x55a15dd832f0;  alias, 1 drivers
v0x55a15d397610_0 .net "carry0", 0 0, L_0x55a15dd82a80;  1 drivers
v0x55a15d3976b0_0 .net "carry1", 0 0, L_0x55a15dd83280;  1 drivers
v0x55a15d395370_0 .net "cin", 0 0, L_0x55a15dd81d00;  alias, 1 drivers
v0x55a15d395410_0 .net "sum", 0 0, L_0x55a15dd83110;  1 drivers
v0x55a15d3930d0_0 .net "sum0", 0 0, L_0x55a15dd82870;  1 drivers
S_0x55a15ce7d440 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15ce80b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d3b1810_0 .net "a", 0 0, L_0x55a15dd83480;  alias, 1 drivers
v0x55a15d3b18b0_0 .net "b", 0 0, L_0x55a15dd83630;  alias, 1 drivers
v0x55a15d3ae410_0 .net "carry", 0 0, L_0x55a15dd82a80;  alias, 1 drivers
v0x55a15d3ae4b0_0 .net "sum", 0 0, L_0x55a15dd82870;  alias, 1 drivers
S_0x55a15ce79d40 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15ce7d440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd829f0 .functor NAND 1, L_0x55a15dd83480, L_0x55a15dd83630, C4<1>, C4<1>;
L_0x55a15dd82a80 .functor NAND 1, L_0x55a15dd829f0, L_0x55a15dd829f0, C4<1>, C4<1>;
v0x55a15d3918c0_0 .net "in0", 0 0, L_0x55a15dd83480;  alias, 1 drivers
v0x55a15d392d70_0 .net "in1", 0 0, L_0x55a15dd83630;  alias, 1 drivers
v0x55a15d393b60_0 .net "out", 0 0, L_0x55a15dd82a80;  alias, 1 drivers
v0x55a15d395010_0 .net "w0", 0 0, L_0x55a15dd829f0;  1 drivers
S_0x55a15ce76640 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15ce7d440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd82470 .functor NOT 1, L_0x55a15dd83630, C4<0>, C4<0>, C4<0>;
L_0x55a15dd82670 .functor NOT 1, L_0x55a15dd83480, C4<0>, C4<0>, C4<0>;
v0x55a15d3b6610_0 .net "in0", 0 0, L_0x55a15dd83480;  alias, 1 drivers
v0x55a15d3b4c10_0 .net "in1", 0 0, L_0x55a15dd83630;  alias, 1 drivers
v0x55a15d3b4cb0_0 .net "out", 0 0, L_0x55a15dd82870;  alias, 1 drivers
v0x55a15d3b3210_0 .net "w0", 0 0, L_0x55a15dd82400;  1 drivers
v0x55a15d3a5530_0 .net "w1", 0 0, L_0x55a15dd825b0;  1 drivers
S_0x55a15ce72f40 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15ce76640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd82370 .functor NAND 1, L_0x55a15dd83480, L_0x55a15dd82470, C4<1>, C4<1>;
L_0x55a15dd82400 .functor NAND 1, L_0x55a15dd82370, L_0x55a15dd82370, C4<1>, C4<1>;
v0x55a15d395e00_0 .net "in0", 0 0, L_0x55a15dd83480;  alias, 1 drivers
v0x55a15d3972b0_0 .net "in1", 0 0, L_0x55a15dd82470;  1 drivers
v0x55a15d3980a0_0 .net "out", 0 0, L_0x55a15dd82400;  alias, 1 drivers
v0x55a15d399550_0 .net "w0", 0 0, L_0x55a15dd82370;  1 drivers
S_0x55a15ce31a40 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15ce76640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd82520 .functor NAND 1, L_0x55a15dd82670, L_0x55a15dd83630, C4<1>, C4<1>;
L_0x55a15dd825b0 .functor NAND 1, L_0x55a15dd82520, L_0x55a15dd82520, C4<1>, C4<1>;
v0x55a15d39a340_0 .net "in0", 0 0, L_0x55a15dd82670;  1 drivers
v0x55a15d39b7f0_0 .net "in1", 0 0, L_0x55a15dd83630;  alias, 1 drivers
v0x55a15d39c5e0_0 .net "out", 0 0, L_0x55a15dd825b0;  alias, 1 drivers
v0x55a15d3a4020_0 .net "w0", 0 0, L_0x55a15dd82520;  1 drivers
S_0x55a15ce6f840 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15ce76640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd82750 .functor NAND 1, L_0x55a15dd82400, L_0x55a15dd82400, C4<1>, C4<1>;
L_0x55a15dd827e0 .functor NAND 1, L_0x55a15dd825b0, L_0x55a15dd825b0, C4<1>, C4<1>;
L_0x55a15dd82870 .functor NAND 1, L_0x55a15dd82750, L_0x55a15dd827e0, C4<1>, C4<1>;
v0x55a15d3d6200_0 .net "in0", 0 0, L_0x55a15dd82400;  alias, 1 drivers
v0x55a15d3bce10_0 .net "in1", 0 0, L_0x55a15dd825b0;  alias, 1 drivers
v0x55a15d3bb410_0 .net "out", 0 0, L_0x55a15dd82870;  alias, 1 drivers
v0x55a15d3b9a10_0 .net "w0", 0 0, L_0x55a15dd82750;  1 drivers
v0x55a15d3b9ab0_0 .net "w1", 0 0, L_0x55a15dd827e0;  1 drivers
S_0x55a15ce6c140 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15ce80b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d3a6b40_0 .net "a", 0 0, L_0x55a15dd82870;  alias, 1 drivers
v0x55a15d3a6be0_0 .net "b", 0 0, L_0x55a15dd81d00;  alias, 1 drivers
v0x55a15d3c1ca0_0 .net "carry", 0 0, L_0x55a15dd83280;  alias, 1 drivers
v0x55a15d3c0210_0 .net "sum", 0 0, L_0x55a15dd83110;  alias, 1 drivers
S_0x55a15ce68a40 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15ce6c140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd83210 .functor NAND 1, L_0x55a15dd82870, L_0x55a15dd81d00, C4<1>, C4<1>;
L_0x55a15dd83280 .functor NAND 1, L_0x55a15dd83210, L_0x55a15dd83210, C4<1>, C4<1>;
v0x55a15d3aca10_0 .net "in0", 0 0, L_0x55a15dd82870;  alias, 1 drivers
v0x55a15d3ab010_0 .net "in1", 0 0, L_0x55a15dd81d00;  alias, 1 drivers
v0x55a15d3a9760_0 .net "out", 0 0, L_0x55a15dd83280;  alias, 1 drivers
v0x55a15d3a9800_0 .net "w0", 0 0, L_0x55a15dd83210;  1 drivers
S_0x55a15ce65340 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15ce6c140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd82cb0 .functor NOT 1, L_0x55a15dd81d00, C4<0>, C4<0>, C4<0>;
L_0x55a15dd82fc0 .functor NOT 1, L_0x55a15dd82870, C4<0>, C4<0>, C4<0>;
v0x55a15d3c8410_0 .net "in0", 0 0, L_0x55a15dd82870;  alias, 1 drivers
v0x55a15d3c84b0_0 .net "in1", 0 0, L_0x55a15dd81d00;  alias, 1 drivers
v0x55a15d3c6a10_0 .net "out", 0 0, L_0x55a15dd83110;  alias, 1 drivers
v0x55a15d3c5010_0 .net "w0", 0 0, L_0x55a15dd82bf0;  1 drivers
v0x55a15d3c3610_0 .net "w1", 0 0, L_0x55a15dd82f50;  1 drivers
S_0x55a15cda2980 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15ce65340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd82b60 .functor NAND 1, L_0x55a15dd82870, L_0x55a15dd82cb0, C4<1>, C4<1>;
L_0x55a15dd82bf0 .functor NAND 1, L_0x55a15dd82b60, L_0x55a15dd82b60, C4<1>, C4<1>;
v0x55a15d3d5410_0 .net "in0", 0 0, L_0x55a15dd82870;  alias, 1 drivers
v0x55a15d3d54b0_0 .net "in1", 0 0, L_0x55a15dd82cb0;  1 drivers
v0x55a15d3d3a10_0 .net "out", 0 0, L_0x55a15dd82bf0;  alias, 1 drivers
v0x55a15d3d3ab0_0 .net "w0", 0 0, L_0x55a15dd82b60;  1 drivers
S_0x55a15cd9f280 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15ce65340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd82ec0 .functor NAND 1, L_0x55a15dd82fc0, L_0x55a15dd81d00, C4<1>, C4<1>;
L_0x55a15dd82f50 .functor NAND 1, L_0x55a15dd82ec0, L_0x55a15dd82ec0, C4<1>, C4<1>;
v0x55a15d3a8150_0 .net "in0", 0 0, L_0x55a15dd82fc0;  1 drivers
v0x55a15d3d2010_0 .net "in1", 0 0, L_0x55a15dd81d00;  alias, 1 drivers
v0x55a15d3d0610_0 .net "out", 0 0, L_0x55a15dd82f50;  alias, 1 drivers
v0x55a15d3d06b0_0 .net "w0", 0 0, L_0x55a15dd82ec0;  1 drivers
S_0x55a15cd9bb80 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15ce65340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd83030 .functor NAND 1, L_0x55a15dd82bf0, L_0x55a15dd82bf0, C4<1>, C4<1>;
L_0x55a15dd830a0 .functor NAND 1, L_0x55a15dd82f50, L_0x55a15dd82f50, C4<1>, C4<1>;
L_0x55a15dd83110 .functor NAND 1, L_0x55a15dd83030, L_0x55a15dd830a0, C4<1>, C4<1>;
v0x55a15d3cec10_0 .net "in0", 0 0, L_0x55a15dd82bf0;  alias, 1 drivers
v0x55a15d3cd210_0 .net "in1", 0 0, L_0x55a15dd82f50;  alias, 1 drivers
v0x55a15d3cb810_0 .net "out", 0 0, L_0x55a15dd83110;  alias, 1 drivers
v0x55a15d3c9e10_0 .net "w0", 0 0, L_0x55a15dd83030;  1 drivers
v0x55a15d3c9eb0_0 .net "w1", 0 0, L_0x55a15dd830a0;  1 drivers
S_0x55a15cd98480 .scope module, "fa21" "FULL_ADDER" 3 27, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd846e0 .functor OR 1, L_0x55a15dd84650, L_0x55a15dd83ea0, C4<0>, C4<0>;
v0x55a15d1d1000_0 .net "a", 0 0, L_0x55a15dd848b0;  1 drivers
v0x55a15d1ced50_0 .net "b", 0 0, L_0x55a15dd84a60;  1 drivers
v0x55a15d1ccab0_0 .net "carry", 0 0, L_0x55a15dd846e0;  alias, 1 drivers
v0x55a15d1ca780_0 .net "carry0", 0 0, L_0x55a15dd83ea0;  1 drivers
v0x55a15d1ca820_0 .net "carry1", 0 0, L_0x55a15dd84650;  1 drivers
v0x55a15d1c84e0_0 .net "cin", 0 0, L_0x55a15dd832f0;  alias, 1 drivers
v0x55a15d1c8580_0 .net "sum", 0 0, L_0x55a15dd844c0;  1 drivers
v0x55a15d1c6240_0 .net "sum0", 0 0, L_0x55a15dd83cb0;  1 drivers
S_0x55a15cd94d80 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15cd98480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d36c190_0 .net "a", 0 0, L_0x55a15dd848b0;  alias, 1 drivers
v0x55a15d36c230_0 .net "b", 0 0, L_0x55a15dd84a60;  alias, 1 drivers
v0x55a15d369ef0_0 .net "carry", 0 0, L_0x55a15dd83ea0;  alias, 1 drivers
v0x55a15d369f90_0 .net "sum", 0 0, L_0x55a15dd83cb0;  alias, 1 drivers
S_0x55a15cd91680 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15cd94d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd83e30 .functor NAND 1, L_0x55a15dd848b0, L_0x55a15dd84a60, C4<1>, C4<1>;
L_0x55a15dd83ea0 .functor NAND 1, L_0x55a15dd83e30, L_0x55a15dd83e30, C4<1>, C4<1>;
v0x55a15d390e30_0 .net "in0", 0 0, L_0x55a15dd848b0;  alias, 1 drivers
v0x55a15d38eb90_0 .net "in1", 0 0, L_0x55a15dd84a60;  alias, 1 drivers
v0x55a15d38c8f0_0 .net "out", 0 0, L_0x55a15dd83ea0;  alias, 1 drivers
v0x55a15d38c990_0 .net "w0", 0 0, L_0x55a15dd83e30;  1 drivers
S_0x55a15cd8df80 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15cd94d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd83a10 .functor NOT 1, L_0x55a15dd84a60, C4<0>, C4<0>, C4<0>;
L_0x55a15dd83b60 .functor NOT 1, L_0x55a15dd848b0, C4<0>, C4<0>, C4<0>;
v0x55a15d374c10_0 .net "in0", 0 0, L_0x55a15dd848b0;  alias, 1 drivers
v0x55a15d372970_0 .net "in1", 0 0, L_0x55a15dd84a60;  alias, 1 drivers
v0x55a15d3706d0_0 .net "out", 0 0, L_0x55a15dd83cb0;  alias, 1 drivers
v0x55a15d370770_0 .net "w0", 0 0, L_0x55a15dd839a0;  1 drivers
v0x55a15d36e430_0 .net "w1", 0 0, L_0x55a15dd83af0;  1 drivers
S_0x55a15cd8a880 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15cd8df80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd83930 .functor NAND 1, L_0x55a15dd848b0, L_0x55a15dd83a10, C4<1>, C4<1>;
L_0x55a15dd839a0 .functor NAND 1, L_0x55a15dd83930, L_0x55a15dd83930, C4<1>, C4<1>;
v0x55a15d38a650_0 .net "in0", 0 0, L_0x55a15dd848b0;  alias, 1 drivers
v0x55a15d38a6f0_0 .net "in1", 0 0, L_0x55a15dd83a10;  1 drivers
v0x55a15d3883b0_0 .net "out", 0 0, L_0x55a15dd839a0;  alias, 1 drivers
v0x55a15d388450_0 .net "w0", 0 0, L_0x55a15dd83930;  1 drivers
S_0x55a15cd87180 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15cd8df80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd83a80 .functor NAND 1, L_0x55a15dd83b60, L_0x55a15dd84a60, C4<1>, C4<1>;
L_0x55a15dd83af0 .functor NAND 1, L_0x55a15dd83a80, L_0x55a15dd83a80, C4<1>, C4<1>;
v0x55a15d386110_0 .net "in0", 0 0, L_0x55a15dd83b60;  1 drivers
v0x55a15d383e70_0 .net "in1", 0 0, L_0x55a15dd84a60;  alias, 1 drivers
v0x55a15d381bd0_0 .net "out", 0 0, L_0x55a15dd83af0;  alias, 1 drivers
v0x55a15d37f930_0 .net "w0", 0 0, L_0x55a15dd83a80;  1 drivers
S_0x55a15cd83a80 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15cd8df80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd83bd0 .functor NAND 1, L_0x55a15dd839a0, L_0x55a15dd839a0, C4<1>, C4<1>;
L_0x55a15dd83c40 .functor NAND 1, L_0x55a15dd83af0, L_0x55a15dd83af0, C4<1>, C4<1>;
L_0x55a15dd83cb0 .functor NAND 1, L_0x55a15dd83bd0, L_0x55a15dd83c40, C4<1>, C4<1>;
v0x55a15d37d690_0 .net "in0", 0 0, L_0x55a15dd839a0;  alias, 1 drivers
v0x55a15d37b3f0_0 .net "in1", 0 0, L_0x55a15dd83af0;  alias, 1 drivers
v0x55a15d379150_0 .net "out", 0 0, L_0x55a15dd83cb0;  alias, 1 drivers
v0x55a15d376eb0_0 .net "w0", 0 0, L_0x55a15dd83bd0;  1 drivers
v0x55a15d376f50_0 .net "w1", 0 0, L_0x55a15dd83c40;  1 drivers
S_0x55a15cd80380 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15cd98480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d1d54a0_0 .net "a", 0 0, L_0x55a15dd83cb0;  alias, 1 drivers
v0x55a15d1d5540_0 .net "b", 0 0, L_0x55a15dd832f0;  alias, 1 drivers
v0x55a15d1d3290_0 .net "carry", 0 0, L_0x55a15dd84650;  alias, 1 drivers
v0x55a15d1d0f60_0 .net "sum", 0 0, L_0x55a15dd844c0;  alias, 1 drivers
S_0x55a15cd7cc80 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15cd80380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd845c0 .functor NAND 1, L_0x55a15dd83cb0, L_0x55a15dd832f0, C4<1>, C4<1>;
L_0x55a15dd84650 .functor NAND 1, L_0x55a15dd845c0, L_0x55a15dd845c0, C4<1>, C4<1>;
v0x55a15d367c50_0 .net "in0", 0 0, L_0x55a15dd83cb0;  alias, 1 drivers
v0x55a15d367cf0_0 .net "in1", 0 0, L_0x55a15dd832f0;  alias, 1 drivers
v0x55a15d3659b0_0 .net "out", 0 0, L_0x55a15dd84650;  alias, 1 drivers
v0x55a15d365a50_0 .net "w0", 0 0, L_0x55a15dd845c0;  1 drivers
S_0x55a15cd79580 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15cd80380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd83ff0 .functor NOT 1, L_0x55a15dd832f0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd842c0 .functor NOT 1, L_0x55a15dd83cb0, C4<0>, C4<0>, C4<0>;
v0x55a15d1ddf20_0 .net "in0", 0 0, L_0x55a15dd83cb0;  alias, 1 drivers
v0x55a15d1ddfc0_0 .net "in1", 0 0, L_0x55a15dd832f0;  alias, 1 drivers
v0x55a15d1dbc80_0 .net "out", 0 0, L_0x55a15dd844c0;  alias, 1 drivers
v0x55a15d1d99e0_0 .net "w0", 0 0, L_0x55a15dd83f80;  1 drivers
v0x55a15d1d7740_0 .net "w1", 0 0, L_0x55a15dd84200;  1 drivers
S_0x55a15cdd6280 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15cd79580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd83f10 .functor NAND 1, L_0x55a15dd83cb0, L_0x55a15dd83ff0, C4<1>, C4<1>;
L_0x55a15dd83f80 .functor NAND 1, L_0x55a15dd83f10, L_0x55a15dd83f10, C4<1>, C4<1>;
v0x55a15d363710_0 .net "in0", 0 0, L_0x55a15dd83cb0;  alias, 1 drivers
v0x55a15d361500_0 .net "in1", 0 0, L_0x55a15dd83ff0;  1 drivers
v0x55a15d35f1d0_0 .net "out", 0 0, L_0x55a15dd83f80;  alias, 1 drivers
v0x55a15d35cf30_0 .net "w0", 0 0, L_0x55a15dd83f10;  1 drivers
S_0x55a15cdd2b80 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15cd79580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd84170 .functor NAND 1, L_0x55a15dd842c0, L_0x55a15dd832f0, C4<1>, C4<1>;
L_0x55a15dd84200 .functor NAND 1, L_0x55a15dd84170, L_0x55a15dd84170, C4<1>, C4<1>;
v0x55a15d35ac90_0 .net "in0", 0 0, L_0x55a15dd842c0;  1 drivers
v0x55a15d3589f0_0 .net "in1", 0 0, L_0x55a15dd832f0;  alias, 1 drivers
v0x55a15cfae640_0 .net "out", 0 0, L_0x55a15dd84200;  alias, 1 drivers
v0x55a15cfae6e0_0 .net "w0", 0 0, L_0x55a15dd84170;  1 drivers
S_0x55a15cdcf480 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15cd79580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd843a0 .functor NAND 1, L_0x55a15dd83f80, L_0x55a15dd83f80, C4<1>, C4<1>;
L_0x55a15dd84430 .functor NAND 1, L_0x55a15dd84200, L_0x55a15dd84200, C4<1>, C4<1>;
L_0x55a15dd844c0 .functor NAND 1, L_0x55a15dd843a0, L_0x55a15dd84430, C4<1>, C4<1>;
v0x55a15d1e69a0_0 .net "in0", 0 0, L_0x55a15dd83f80;  alias, 1 drivers
v0x55a15d1e4700_0 .net "in1", 0 0, L_0x55a15dd84200;  alias, 1 drivers
v0x55a15d1e2460_0 .net "out", 0 0, L_0x55a15dd844c0;  alias, 1 drivers
v0x55a15d1e01c0_0 .net "w0", 0 0, L_0x55a15dd843a0;  1 drivers
v0x55a15d1e0260_0 .net "w1", 0 0, L_0x55a15dd84430;  1 drivers
S_0x55a15cdcbd80 .scope module, "fa22" "FULL_ADDER" 3 28, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd85ec0 .functor OR 1, L_0x55a15dd85e30, L_0x55a15dd85480, C4<0>, C4<0>;
v0x55a15d16fc10_0 .net "a", 0 0, L_0x55a15d1926b0;  1 drivers
v0x55a15d16da00_0 .net "b", 0 0, L_0x55a15dd861a0;  1 drivers
v0x55a15d16b760_0 .net "carry", 0 0, L_0x55a15dd85ec0;  alias, 1 drivers
v0x55a15d169430_0 .net "carry0", 0 0, L_0x55a15dd85480;  1 drivers
v0x55a15d1694d0_0 .net "carry1", 0 0, L_0x55a15dd85e30;  1 drivers
v0x55a15d167190_0 .net "cin", 0 0, L_0x55a15dd846e0;  alias, 1 drivers
v0x55a15d167230_0 .net "sum", 0 0, L_0x55a15dd85ca0;  1 drivers
v0x55a15d164ef0_0 .net "sum0", 0 0, L_0x55a15dd85270;  1 drivers
S_0x55a15cdc8680 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15cdcbd80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d19b090_0 .net "a", 0 0, L_0x55a15d1926b0;  alias, 1 drivers
v0x55a15d19b130_0 .net "b", 0 0, L_0x55a15dd861a0;  alias, 1 drivers
v0x55a15d198df0_0 .net "carry", 0 0, L_0x55a15dd85480;  alias, 1 drivers
v0x55a15d198e90_0 .net "sum", 0 0, L_0x55a15dd85270;  alias, 1 drivers
S_0x55a15cdc4f80 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15cdc8680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd853f0 .functor NAND 1, L_0x55a15d1926b0, L_0x55a15dd861a0, C4<1>, C4<1>;
L_0x55a15dd85480 .functor NAND 1, L_0x55a15dd853f0, L_0x55a15dd853f0, C4<1>, C4<1>;
v0x55a15d1c3fa0_0 .net "in0", 0 0, L_0x55a15d1926b0;  alias, 1 drivers
v0x55a15d1c4040_0 .net "in1", 0 0, L_0x55a15dd861a0;  alias, 1 drivers
v0x55a15d1c1d00_0 .net "out", 0 0, L_0x55a15dd85480;  alias, 1 drivers
v0x55a15d1c1da0_0 .net "w0", 0 0, L_0x55a15dd853f0;  1 drivers
S_0x55a15cd75e80 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15cdc8680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd84e70 .functor NOT 1, L_0x55a15dd861a0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd85070 .functor NOT 1, L_0x55a15d1926b0, C4<0>, C4<0>, C4<0>;
v0x55a15d1aa020_0 .net "in0", 0 0, L_0x55a15d1926b0;  alias, 1 drivers
v0x55a15d1a8350_0 .net "in1", 0 0, L_0x55a15dd861a0;  alias, 1 drivers
v0x55a15d1a83f0_0 .net "out", 0 0, L_0x55a15dd85270;  alias, 1 drivers
v0x55a15d19f5d0_0 .net "w0", 0 0, L_0x55a15dd84e00;  1 drivers
v0x55a15d19d330_0 .net "w1", 0 0, L_0x55a15dd84fb0;  1 drivers
S_0x55a15cdc1880 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15cd75e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd84d70 .functor NAND 1, L_0x55a15d1926b0, L_0x55a15dd84e70, C4<1>, C4<1>;
L_0x55a15dd84e00 .functor NAND 1, L_0x55a15dd84d70, L_0x55a15dd84d70, C4<1>, C4<1>;
v0x55a15d1bfa60_0 .net "in0", 0 0, L_0x55a15d1926b0;  alias, 1 drivers
v0x55a15d1bfb00_0 .net "in1", 0 0, L_0x55a15dd84e70;  1 drivers
v0x55a15d1bd7c0_0 .net "out", 0 0, L_0x55a15dd84e00;  alias, 1 drivers
v0x55a15d1bb520_0 .net "w0", 0 0, L_0x55a15dd84d70;  1 drivers
S_0x55a15cdbe180 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15cd75e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd84f20 .functor NAND 1, L_0x55a15dd85070, L_0x55a15dd861a0, C4<1>, C4<1>;
L_0x55a15dd84fb0 .functor NAND 1, L_0x55a15dd84f20, L_0x55a15dd84f20, C4<1>, C4<1>;
v0x55a15d1b9280_0 .net "in0", 0 0, L_0x55a15dd85070;  1 drivers
v0x55a15d1b9320_0 .net "in1", 0 0, L_0x55a15dd861a0;  alias, 1 drivers
v0x55a15d1b6fe0_0 .net "out", 0 0, L_0x55a15dd84fb0;  alias, 1 drivers
v0x55a15d1b4d40_0 .net "w0", 0 0, L_0x55a15dd84f20;  1 drivers
S_0x55a15cdbaa80 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15cd75e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd85150 .functor NAND 1, L_0x55a15dd84e00, L_0x55a15dd84e00, C4<1>, C4<1>;
L_0x55a15dd851e0 .functor NAND 1, L_0x55a15dd84fb0, L_0x55a15dd84fb0, C4<1>, C4<1>;
L_0x55a15dd85270 .functor NAND 1, L_0x55a15dd85150, L_0x55a15dd851e0, C4<1>, C4<1>;
v0x55a15d1b2aa0_0 .net "in0", 0 0, L_0x55a15dd84e00;  alias, 1 drivers
v0x55a15d1b0800_0 .net "in1", 0 0, L_0x55a15dd84fb0;  alias, 1 drivers
v0x55a15d1ae560_0 .net "out", 0 0, L_0x55a15dd85270;  alias, 1 drivers
v0x55a15d1ac2c0_0 .net "w0", 0 0, L_0x55a15dd85150;  1 drivers
v0x55a15d1ac360_0 .net "w1", 0 0, L_0x55a15dd851e0;  1 drivers
S_0x55a15cdb7380 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15cdcbd80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d1763f0_0 .net "a", 0 0, L_0x55a15dd85270;  alias, 1 drivers
v0x55a15d176490_0 .net "b", 0 0, L_0x55a15dd846e0;  alias, 1 drivers
v0x55a15d1741e0_0 .net "carry", 0 0, L_0x55a15dd85e30;  alias, 1 drivers
v0x55a15d171eb0_0 .net "sum", 0 0, L_0x55a15dd85ca0;  alias, 1 drivers
S_0x55a15cdb3c80 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15cdb7380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd85da0 .functor NAND 1, L_0x55a15dd85270, L_0x55a15dd846e0, C4<1>, C4<1>;
L_0x55a15dd85e30 .functor NAND 1, L_0x55a15dd85da0, L_0x55a15dd85da0, C4<1>, C4<1>;
v0x55a15d196b50_0 .net "in0", 0 0, L_0x55a15dd85270;  alias, 1 drivers
v0x55a15d196bf0_0 .net "in1", 0 0, L_0x55a15dd846e0;  alias, 1 drivers
v0x55a15d1948b0_0 .net "out", 0 0, L_0x55a15dd85e30;  alias, 1 drivers
v0x55a15d194950_0 .net "w0", 0 0, L_0x55a15dd85da0;  1 drivers
S_0x55a15cd72780 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15cdb7380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd856b0 .functor NOT 1, L_0x55a15dd846e0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd85a10 .functor NOT 1, L_0x55a15dd85270, C4<0>, C4<0>, C4<0>;
v0x55a15d17ee70_0 .net "in0", 0 0, L_0x55a15dd85270;  alias, 1 drivers
v0x55a15d17ef10_0 .net "in1", 0 0, L_0x55a15dd846e0;  alias, 1 drivers
v0x55a15d17cbd0_0 .net "out", 0 0, L_0x55a15dd85ca0;  alias, 1 drivers
v0x55a15d17a930_0 .net "w0", 0 0, L_0x55a15dd855f0;  1 drivers
v0x55a15d178690_0 .net "w1", 0 0, L_0x55a15dd85950;  1 drivers
S_0x55a15cdb0580 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15cd72780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd85560 .functor NAND 1, L_0x55a15dd85270, L_0x55a15dd856b0, C4<1>, C4<1>;
L_0x55a15dd855f0 .functor NAND 1, L_0x55a15dd85560, L_0x55a15dd85560, C4<1>, C4<1>;
v0x55a15d192610_0 .net "in0", 0 0, L_0x55a15dd85270;  alias, 1 drivers
v0x55a15d190370_0 .net "in1", 0 0, L_0x55a15dd856b0;  1 drivers
v0x55a15d190410_0 .net "out", 0 0, L_0x55a15dd855f0;  alias, 1 drivers
v0x55a15d18e0d0_0 .net "w0", 0 0, L_0x55a15dd85560;  1 drivers
S_0x55a15cdace80 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15cd72780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd858c0 .functor NAND 1, L_0x55a15dd85a10, L_0x55a15dd846e0, C4<1>, C4<1>;
L_0x55a15dd85950 .functor NAND 1, L_0x55a15dd858c0, L_0x55a15dd858c0, C4<1>, C4<1>;
v0x55a15d18be30_0 .net "in0", 0 0, L_0x55a15dd85a10;  1 drivers
v0x55a15d18bed0_0 .net "in1", 0 0, L_0x55a15dd846e0;  alias, 1 drivers
v0x55a15d189b90_0 .net "out", 0 0, L_0x55a15dd85950;  alias, 1 drivers
v0x55a15d189c30_0 .net "w0", 0 0, L_0x55a15dd858c0;  1 drivers
S_0x55a15cda9780 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15cd72780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd85af0 .functor NAND 1, L_0x55a15dd855f0, L_0x55a15dd855f0, C4<1>, C4<1>;
L_0x55a15dd85b80 .functor NAND 1, L_0x55a15dd85950, L_0x55a15dd85950, C4<1>, C4<1>;
L_0x55a15dd85ca0 .functor NAND 1, L_0x55a15dd85af0, L_0x55a15dd85b80, C4<1>, C4<1>;
v0x55a15d1878f0_0 .net "in0", 0 0, L_0x55a15dd855f0;  alias, 1 drivers
v0x55a15d185650_0 .net "in1", 0 0, L_0x55a15dd85950;  alias, 1 drivers
v0x55a15d1833b0_0 .net "out", 0 0, L_0x55a15dd85ca0;  alias, 1 drivers
v0x55a15d181110_0 .net "w0", 0 0, L_0x55a15dd85af0;  1 drivers
v0x55a15d1811b0_0 .net "w1", 0 0, L_0x55a15dd85b80;  1 drivers
S_0x55a15cda6080 .scope module, "fa23" "FULL_ADDER" 3 29, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd87660 .functor OR 1, L_0x55a15dd875d0, L_0x55a15dd86c20, C4<0>, C4<0>;
v0x55a15d1083f0_0 .net "a", 0 0, L_0x55a15d1335a0;  1 drivers
v0x55a15d106140_0 .net "b", 0 0, L_0x55a15dd87940;  1 drivers
v0x55a15d103ea0_0 .net "carry", 0 0, L_0x55a15dd87660;  alias, 1 drivers
v0x55a15d101b70_0 .net "carry0", 0 0, L_0x55a15dd86c20;  1 drivers
v0x55a15d101c10_0 .net "carry1", 0 0, L_0x55a15dd875d0;  1 drivers
v0x55a15d0ff8d0_0 .net "cin", 0 0, L_0x55a15dd85ec0;  alias, 1 drivers
v0x55a15d0ff970_0 .net "sum", 0 0, L_0x55a15dd87440;  1 drivers
v0x55a15d0fd630_0 .net "sum0", 0 0, L_0x55a15dd86a10;  1 drivers
S_0x55a15d3bb890 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15cda6080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d13bf80_0 .net "a", 0 0, L_0x55a15d1335a0;  alias, 1 drivers
v0x55a15d13c020_0 .net "b", 0 0, L_0x55a15dd87940;  alias, 1 drivers
v0x55a15d139ce0_0 .net "carry", 0 0, L_0x55a15dd86c20;  alias, 1 drivers
v0x55a15d139d80_0 .net "sum", 0 0, L_0x55a15dd86a10;  alias, 1 drivers
S_0x55a15d3b9e90 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3bb890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd86b90 .functor NAND 1, L_0x55a15d1335a0, L_0x55a15dd87940, C4<1>, C4<1>;
L_0x55a15dd86c20 .functor NAND 1, L_0x55a15dd86b90, L_0x55a15dd86b90, C4<1>, C4<1>;
v0x55a15d162c50_0 .net "in0", 0 0, L_0x55a15d1335a0;  alias, 1 drivers
v0x55a15d1609b0_0 .net "in1", 0 0, L_0x55a15dd87940;  alias, 1 drivers
v0x55a15d15ecb0_0 .net "out", 0 0, L_0x55a15dd86c20;  alias, 1 drivers
v0x55a15d15ed50_0 .net "w0", 0 0, L_0x55a15dd86b90;  1 drivers
S_0x55a15d3b8490 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3bb890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd865c0 .functor NOT 1, L_0x55a15dd87940, C4<0>, C4<0>, C4<0>;
L_0x55a15dd86810 .functor NOT 1, L_0x55a15d1335a0, C4<0>, C4<0>, C4<0>;
v0x55a15d144a00_0 .net "in0", 0 0, L_0x55a15d1335a0;  alias, 1 drivers
v0x55a15d142760_0 .net "in1", 0 0, L_0x55a15dd87940;  alias, 1 drivers
v0x55a15d142800_0 .net "out", 0 0, L_0x55a15dd86a10;  alias, 1 drivers
v0x55a15d1404c0_0 .net "w0", 0 0, L_0x55a15dd86550;  1 drivers
v0x55a15d13e220_0 .net "w1", 0 0, L_0x55a15dd86750;  1 drivers
S_0x55a15d3b6a90 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3b8490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd864c0 .functor NAND 1, L_0x55a15d1335a0, L_0x55a15dd865c0, C4<1>, C4<1>;
L_0x55a15dd86550 .functor NAND 1, L_0x55a15dd864c0, L_0x55a15dd864c0, C4<1>, C4<1>;
v0x55a15d1581a0_0 .net "in0", 0 0, L_0x55a15d1335a0;  alias, 1 drivers
v0x55a15d158240_0 .net "in1", 0 0, L_0x55a15dd865c0;  1 drivers
v0x55a15d155f00_0 .net "out", 0 0, L_0x55a15dd86550;  alias, 1 drivers
v0x55a15d155fa0_0 .net "w0", 0 0, L_0x55a15dd864c0;  1 drivers
S_0x55a15d3b5090 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3b8490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd866c0 .functor NAND 1, L_0x55a15dd86810, L_0x55a15dd87940, C4<1>, C4<1>;
L_0x55a15dd86750 .functor NAND 1, L_0x55a15dd866c0, L_0x55a15dd866c0, C4<1>, C4<1>;
v0x55a15d153c60_0 .net "in0", 0 0, L_0x55a15dd86810;  1 drivers
v0x55a15d153d00_0 .net "in1", 0 0, L_0x55a15dd87940;  alias, 1 drivers
v0x55a15d1519c0_0 .net "out", 0 0, L_0x55a15dd86750;  alias, 1 drivers
v0x55a15d14f720_0 .net "w0", 0 0, L_0x55a15dd866c0;  1 drivers
S_0x55a15d3b3690 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3b8490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd868f0 .functor NAND 1, L_0x55a15dd86550, L_0x55a15dd86550, C4<1>, C4<1>;
L_0x55a15dd86980 .functor NAND 1, L_0x55a15dd86750, L_0x55a15dd86750, C4<1>, C4<1>;
L_0x55a15dd86a10 .functor NAND 1, L_0x55a15dd868f0, L_0x55a15dd86980, C4<1>, C4<1>;
v0x55a15d14d480_0 .net "in0", 0 0, L_0x55a15dd86550;  alias, 1 drivers
v0x55a15d14b1e0_0 .net "in1", 0 0, L_0x55a15dd86750;  alias, 1 drivers
v0x55a15d148f40_0 .net "out", 0 0, L_0x55a15dd86a10;  alias, 1 drivers
v0x55a15d146ca0_0 .net "w0", 0 0, L_0x55a15dd868f0;  1 drivers
v0x55a15d146d40_0 .net "w1", 0 0, L_0x55a15dd86980;  1 drivers
S_0x55a15d3b1c90 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15cda6080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d10c890_0 .net "a", 0 0, L_0x55a15dd86a10;  alias, 1 drivers
v0x55a15d10c930_0 .net "b", 0 0, L_0x55a15dd85ec0;  alias, 1 drivers
v0x55a15d10a680_0 .net "carry", 0 0, L_0x55a15dd875d0;  alias, 1 drivers
v0x55a15d108350_0 .net "sum", 0 0, L_0x55a15dd87440;  alias, 1 drivers
S_0x55a15d3b0290 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3b1c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd87540 .functor NAND 1, L_0x55a15dd86a10, L_0x55a15dd85ec0, C4<1>, C4<1>;
L_0x55a15dd875d0 .functor NAND 1, L_0x55a15dd87540, L_0x55a15dd87540, C4<1>, C4<1>;
v0x55a15d137a40_0 .net "in0", 0 0, L_0x55a15dd86a10;  alias, 1 drivers
v0x55a15d137ae0_0 .net "in1", 0 0, L_0x55a15dd85ec0;  alias, 1 drivers
v0x55a15d1357a0_0 .net "out", 0 0, L_0x55a15dd875d0;  alias, 1 drivers
v0x55a15d135840_0 .net "w0", 0 0, L_0x55a15dd87540;  1 drivers
S_0x55a15d3ae890 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3b1c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd86e50 .functor NOT 1, L_0x55a15dd85ec0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd871b0 .functor NOT 1, L_0x55a15dd86a10, C4<0>, C4<0>, C4<0>;
v0x55a15d11b820_0 .net "in0", 0 0, L_0x55a15dd86a10;  alias, 1 drivers
v0x55a15d11b8c0_0 .net "in1", 0 0, L_0x55a15dd85ec0;  alias, 1 drivers
v0x55a15d119b50_0 .net "out", 0 0, L_0x55a15dd87440;  alias, 1 drivers
v0x55a15d110dd0_0 .net "w0", 0 0, L_0x55a15dd86d90;  1 drivers
v0x55a15d10eb30_0 .net "w1", 0 0, L_0x55a15dd870f0;  1 drivers
S_0x55a15d3ace90 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3ae890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd86d00 .functor NAND 1, L_0x55a15dd86a10, L_0x55a15dd86e50, C4<1>, C4<1>;
L_0x55a15dd86d90 .functor NAND 1, L_0x55a15dd86d00, L_0x55a15dd86d00, C4<1>, C4<1>;
v0x55a15d133500_0 .net "in0", 0 0, L_0x55a15dd86a10;  alias, 1 drivers
v0x55a15d131260_0 .net "in1", 0 0, L_0x55a15dd86e50;  1 drivers
v0x55a15d12efc0_0 .net "out", 0 0, L_0x55a15dd86d90;  alias, 1 drivers
v0x55a15d12cd20_0 .net "w0", 0 0, L_0x55a15dd86d00;  1 drivers
S_0x55a15d3ab490 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3ae890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd87060 .functor NAND 1, L_0x55a15dd871b0, L_0x55a15dd85ec0, C4<1>, C4<1>;
L_0x55a15dd870f0 .functor NAND 1, L_0x55a15dd87060, L_0x55a15dd87060, C4<1>, C4<1>;
v0x55a15d12aa80_0 .net "in0", 0 0, L_0x55a15dd871b0;  1 drivers
v0x55a15d1287e0_0 .net "in1", 0 0, L_0x55a15dd85ec0;  alias, 1 drivers
v0x55a15d126540_0 .net "out", 0 0, L_0x55a15dd870f0;  alias, 1 drivers
v0x55a15d1265e0_0 .net "w0", 0 0, L_0x55a15dd87060;  1 drivers
S_0x55a15d3d3e90 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3ae890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd87290 .functor NAND 1, L_0x55a15dd86d90, L_0x55a15dd86d90, C4<1>, C4<1>;
L_0x55a15dd87320 .functor NAND 1, L_0x55a15dd870f0, L_0x55a15dd870f0, C4<1>, C4<1>;
L_0x55a15dd87440 .functor NAND 1, L_0x55a15dd87290, L_0x55a15dd87320, C4<1>, C4<1>;
v0x55a15d1242a0_0 .net "in0", 0 0, L_0x55a15dd86d90;  alias, 1 drivers
v0x55a15d122000_0 .net "in1", 0 0, L_0x55a15dd870f0;  alias, 1 drivers
v0x55a15d11fd60_0 .net "out", 0 0, L_0x55a15dd87440;  alias, 1 drivers
v0x55a15d11dac0_0 .net "w0", 0 0, L_0x55a15dd87290;  1 drivers
v0x55a15d11db60_0 .net "w1", 0 0, L_0x55a15dd87320;  1 drivers
S_0x55a15d3d2490 .scope module, "fa24" "FULL_ADDER" 3 30, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd88d30 .functor OR 1, L_0x55a15dd88ca0, L_0x55a15dd88380, C4<0>, C4<0>;
v0x55a15d0a4e00_0 .net "a", 0 0, L_0x55a15dd88f00;  1 drivers
v0x55a15d0a2b50_0 .net "b", 0 0, L_0x55a15dd890b0;  1 drivers
v0x55a15d0a08b0_0 .net "carry", 0 0, L_0x55a15dd88d30;  alias, 1 drivers
v0x55a15d09e580_0 .net "carry0", 0 0, L_0x55a15dd88380;  1 drivers
v0x55a15d09e620_0 .net "carry1", 0 0, L_0x55a15dd88ca0;  1 drivers
v0x55a15d09c2e0_0 .net "cin", 0 0, L_0x55a15dd87660;  alias, 1 drivers
v0x55a15d09c380_0 .net "sum", 0 0, L_0x55a15dd88b10;  1 drivers
v0x55a15d09a040_0 .net "sum0", 0 0, L_0x55a15dd88170;  1 drivers
S_0x55a15d3d0a90 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d3d2490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d0d4450_0 .net "a", 0 0, L_0x55a15dd88f00;  alias, 1 drivers
v0x55a15d0d44f0_0 .net "b", 0 0, L_0x55a15dd890b0;  alias, 1 drivers
v0x55a15d0d2780_0 .net "carry", 0 0, L_0x55a15dd88380;  alias, 1 drivers
v0x55a15d0d2820_0 .net "sum", 0 0, L_0x55a15dd88170;  alias, 1 drivers
S_0x55a15d3cf090 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3d0a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd882f0 .functor NAND 1, L_0x55a15dd88f00, L_0x55a15dd890b0, C4<1>, C4<1>;
L_0x55a15dd88380 .functor NAND 1, L_0x55a15dd882f0, L_0x55a15dd882f0, C4<1>, C4<1>;
v0x55a15d0fb390_0 .net "in0", 0 0, L_0x55a15dd88f00;  alias, 1 drivers
v0x55a15d0f90f0_0 .net "in1", 0 0, L_0x55a15dd890b0;  alias, 1 drivers
v0x55a15d0f6e50_0 .net "out", 0 0, L_0x55a15dd88380;  alias, 1 drivers
v0x55a15d0f6ef0_0 .net "w0", 0 0, L_0x55a15dd882f0;  1 drivers
S_0x55a15d3cd690 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3d0a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd87d70 .functor NOT 1, L_0x55a15dd890b0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd87f70 .functor NOT 1, L_0x55a15dd88f00, C4<0>, C4<0>, C4<0>;
v0x55a15d0dced0_0 .net "in0", 0 0, L_0x55a15dd88f00;  alias, 1 drivers
v0x55a15d0dac30_0 .net "in1", 0 0, L_0x55a15dd890b0;  alias, 1 drivers
v0x55a15d0dacd0_0 .net "out", 0 0, L_0x55a15dd88170;  alias, 1 drivers
v0x55a15d0d8990_0 .net "w0", 0 0, L_0x55a15dd87d00;  1 drivers
v0x55a15d0d66f0_0 .net "w1", 0 0, L_0x55a15dd87eb0;  1 drivers
S_0x55a15d3cbc90 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3cd690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd87c70 .functor NAND 1, L_0x55a15dd88f00, L_0x55a15dd87d70, C4<1>, C4<1>;
L_0x55a15dd87d00 .functor NAND 1, L_0x55a15dd87c70, L_0x55a15dd87c70, C4<1>, C4<1>;
v0x55a15d0f4bb0_0 .net "in0", 0 0, L_0x55a15dd88f00;  alias, 1 drivers
v0x55a15d0f4c50_0 .net "in1", 0 0, L_0x55a15dd87d70;  1 drivers
v0x55a15d0f2910_0 .net "out", 0 0, L_0x55a15dd87d00;  alias, 1 drivers
v0x55a15d0f0670_0 .net "w0", 0 0, L_0x55a15dd87c70;  1 drivers
S_0x55a15d3ca290 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3cd690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd87e20 .functor NAND 1, L_0x55a15dd87f70, L_0x55a15dd890b0, C4<1>, C4<1>;
L_0x55a15dd87eb0 .functor NAND 1, L_0x55a15dd87e20, L_0x55a15dd87e20, C4<1>, C4<1>;
v0x55a15d0ee3d0_0 .net "in0", 0 0, L_0x55a15dd87f70;  1 drivers
v0x55a15d0ec130_0 .net "in1", 0 0, L_0x55a15dd890b0;  alias, 1 drivers
v0x55a15d0e9e90_0 .net "out", 0 0, L_0x55a15dd87eb0;  alias, 1 drivers
v0x55a15d0e7bf0_0 .net "w0", 0 0, L_0x55a15dd87e20;  1 drivers
S_0x55a15d3c8890 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3cd690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd88050 .functor NAND 1, L_0x55a15dd87d00, L_0x55a15dd87d00, C4<1>, C4<1>;
L_0x55a15dd880e0 .functor NAND 1, L_0x55a15dd87eb0, L_0x55a15dd87eb0, C4<1>, C4<1>;
L_0x55a15dd88170 .functor NAND 1, L_0x55a15dd88050, L_0x55a15dd880e0, C4<1>, C4<1>;
v0x55a15d0e5950_0 .net "in0", 0 0, L_0x55a15dd87d00;  alias, 1 drivers
v0x55a15d0e36b0_0 .net "in1", 0 0, L_0x55a15dd87eb0;  alias, 1 drivers
v0x55a15d0e1410_0 .net "out", 0 0, L_0x55a15dd88170;  alias, 1 drivers
v0x55a15d0df170_0 .net "w0", 0 0, L_0x55a15dd88050;  1 drivers
v0x55a15d0df210_0 .net "w1", 0 0, L_0x55a15dd880e0;  1 drivers
S_0x55a15d3c6e90 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d3d2490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d0a92a0_0 .net "a", 0 0, L_0x55a15dd88170;  alias, 1 drivers
v0x55a15d0a9340_0 .net "b", 0 0, L_0x55a15dd87660;  alias, 1 drivers
v0x55a15d0a7090_0 .net "carry", 0 0, L_0x55a15dd88ca0;  alias, 1 drivers
v0x55a15d0a4d60_0 .net "sum", 0 0, L_0x55a15dd88b10;  alias, 1 drivers
S_0x55a15d3c5490 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3c6e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd88c10 .functor NAND 1, L_0x55a15dd88170, L_0x55a15dd87660, C4<1>, C4<1>;
L_0x55a15dd88ca0 .functor NAND 1, L_0x55a15dd88c10, L_0x55a15dd88c10, C4<1>, C4<1>;
v0x55a15d0c9a00_0 .net "in0", 0 0, L_0x55a15dd88170;  alias, 1 drivers
v0x55a15d0c9aa0_0 .net "in1", 0 0, L_0x55a15dd87660;  alias, 1 drivers
v0x55a15d0c7760_0 .net "out", 0 0, L_0x55a15dd88ca0;  alias, 1 drivers
v0x55a15d0c7800_0 .net "w0", 0 0, L_0x55a15dd88c10;  1 drivers
S_0x55a15d3c3a90 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3c6e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd885b0 .functor NOT 1, L_0x55a15dd87660, C4<0>, C4<0>, C4<0>;
L_0x55a15dd88910 .functor NOT 1, L_0x55a15dd88170, C4<0>, C4<0>, C4<0>;
v0x55a15d0b1d20_0 .net "in0", 0 0, L_0x55a15dd88170;  alias, 1 drivers
v0x55a15d0b1dc0_0 .net "in1", 0 0, L_0x55a15dd87660;  alias, 1 drivers
v0x55a15d0afa80_0 .net "out", 0 0, L_0x55a15dd88b10;  alias, 1 drivers
v0x55a15d0ad7e0_0 .net "w0", 0 0, L_0x55a15dd884f0;  1 drivers
v0x55a15d0ab540_0 .net "w1", 0 0, L_0x55a15dd88850;  1 drivers
S_0x55a15d3c2090 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3c3a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd88460 .functor NAND 1, L_0x55a15dd88170, L_0x55a15dd885b0, C4<1>, C4<1>;
L_0x55a15dd884f0 .functor NAND 1, L_0x55a15dd88460, L_0x55a15dd88460, C4<1>, C4<1>;
v0x55a15d0c54c0_0 .net "in0", 0 0, L_0x55a15dd88170;  alias, 1 drivers
v0x55a15d0c5560_0 .net "in1", 0 0, L_0x55a15dd885b0;  1 drivers
v0x55a15d0c3220_0 .net "out", 0 0, L_0x55a15dd884f0;  alias, 1 drivers
v0x55a15d0c32c0_0 .net "w0", 0 0, L_0x55a15dd88460;  1 drivers
S_0x55a15d3c0690 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3c3a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd887c0 .functor NAND 1, L_0x55a15dd88910, L_0x55a15dd87660, C4<1>, C4<1>;
L_0x55a15dd88850 .functor NAND 1, L_0x55a15dd887c0, L_0x55a15dd887c0, C4<1>, C4<1>;
v0x55a15d0c0f80_0 .net "in0", 0 0, L_0x55a15dd88910;  1 drivers
v0x55a15d0bece0_0 .net "in1", 0 0, L_0x55a15dd87660;  alias, 1 drivers
v0x55a15d0bca40_0 .net "out", 0 0, L_0x55a15dd88850;  alias, 1 drivers
v0x55a15d0bcae0_0 .net "w0", 0 0, L_0x55a15dd887c0;  1 drivers
S_0x55a15d3bec90 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3c3a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd889f0 .functor NAND 1, L_0x55a15dd884f0, L_0x55a15dd884f0, C4<1>, C4<1>;
L_0x55a15dd88a80 .functor NAND 1, L_0x55a15dd88850, L_0x55a15dd88850, C4<1>, C4<1>;
L_0x55a15dd88b10 .functor NAND 1, L_0x55a15dd889f0, L_0x55a15dd88a80, C4<1>, C4<1>;
v0x55a15d0ba7a0_0 .net "in0", 0 0, L_0x55a15dd884f0;  alias, 1 drivers
v0x55a15d0b8500_0 .net "in1", 0 0, L_0x55a15dd88850;  alias, 1 drivers
v0x55a15d0b6260_0 .net "out", 0 0, L_0x55a15dd88b10;  alias, 1 drivers
v0x55a15d0b3fc0_0 .net "w0", 0 0, L_0x55a15dd889f0;  1 drivers
v0x55a15d0b4060_0 .net "w1", 0 0, L_0x55a15dd88a80;  1 drivers
S_0x55a15d3bd290 .scope module, "fa25" "FULL_ADDER" 3 31, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd8a590 .functor OR 1, L_0x55a15dd8a500, L_0x55a15dd89b50, C4<0>, C4<0>;
v0x55a15d04c530_0 .net "a", 0 0, L_0x55a15d0664b0;  1 drivers
v0x55a15d04a280_0 .net "b", 0 0, L_0x55a15dd8a870;  1 drivers
v0x55a15d047fe0_0 .net "carry", 0 0, L_0x55a15dd8a590;  alias, 1 drivers
v0x55a15d045cb0_0 .net "carry0", 0 0, L_0x55a15dd89b50;  1 drivers
v0x55a15d045d50_0 .net "carry1", 0 0, L_0x55a15dd8a500;  1 drivers
v0x55a15d043fe0_0 .net "cin", 0 0, L_0x55a15dd88d30;  alias, 1 drivers
v0x55a15d044080_0 .net "sum", 0 0, L_0x55a15dd8a370;  1 drivers
v0x55a15d03b260_0 .net "sum0", 0 0, L_0x55a15dd898f0;  1 drivers
S_0x55a15cf1fd20 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d3bd290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d06ee90_0 .net "a", 0 0, L_0x55a15d0664b0;  alias, 1 drivers
v0x55a15d06ef30_0 .net "b", 0 0, L_0x55a15dd8a870;  alias, 1 drivers
v0x55a15d06cbf0_0 .net "carry", 0 0, L_0x55a15dd89b50;  alias, 1 drivers
v0x55a15d06cc90_0 .net "sum", 0 0, L_0x55a15dd898f0;  alias, 1 drivers
S_0x55a15ce95900 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15cf1fd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd89ac0 .functor NAND 1, L_0x55a15d0664b0, L_0x55a15dd8a870, C4<1>, C4<1>;
L_0x55a15dd89b50 .functor NAND 1, L_0x55a15dd89ac0, L_0x55a15dd89ac0, C4<1>, C4<1>;
v0x55a15d097da0_0 .net "in0", 0 0, L_0x55a15d0664b0;  alias, 1 drivers
v0x55a15d095b00_0 .net "in1", 0 0, L_0x55a15dd8a870;  alias, 1 drivers
v0x55a15d093860_0 .net "out", 0 0, L_0x55a15dd89b50;  alias, 1 drivers
v0x55a15d093900_0 .net "w0", 0 0, L_0x55a15dd89ac0;  1 drivers
S_0x55a15cdd9b50 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15cf1fd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd894f0 .functor NOT 1, L_0x55a15dd8a870, C4<0>, C4<0>, C4<0>;
L_0x55a15dd896f0 .functor NOT 1, L_0x55a15d0664b0, C4<0>, C4<0>, C4<0>;
v0x55a15d077910_0 .net "in0", 0 0, L_0x55a15d0664b0;  alias, 1 drivers
v0x55a15d075670_0 .net "in1", 0 0, L_0x55a15dd8a870;  alias, 1 drivers
v0x55a15d0733d0_0 .net "out", 0 0, L_0x55a15dd898f0;  alias, 1 drivers
v0x55a15d073470_0 .net "w0", 0 0, L_0x55a15dd89480;  1 drivers
v0x55a15d071130_0 .net "w1", 0 0, L_0x55a15dd89630;  1 drivers
S_0x55a15d3d5a20 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15cdd9b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd893f0 .functor NAND 1, L_0x55a15d0664b0, L_0x55a15dd894f0, C4<1>, C4<1>;
L_0x55a15dd89480 .functor NAND 1, L_0x55a15dd893f0, L_0x55a15dd893f0, C4<1>, C4<1>;
v0x55a15d0915c0_0 .net "in0", 0 0, L_0x55a15d0664b0;  alias, 1 drivers
v0x55a15d08f320_0 .net "in1", 0 0, L_0x55a15dd894f0;  1 drivers
v0x55a15d08f3c0_0 .net "out", 0 0, L_0x55a15dd89480;  alias, 1 drivers
v0x55a15d08d080_0 .net "w0", 0 0, L_0x55a15dd893f0;  1 drivers
S_0x55a15bb70550 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15cdd9b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd895a0 .functor NAND 1, L_0x55a15dd896f0, L_0x55a15dd8a870, C4<1>, C4<1>;
L_0x55a15dd89630 .functor NAND 1, L_0x55a15dd895a0, L_0x55a15dd895a0, C4<1>, C4<1>;
v0x55a15d08b3b0_0 .net "in0", 0 0, L_0x55a15dd896f0;  1 drivers
v0x55a15d082630_0 .net "in1", 0 0, L_0x55a15dd8a870;  alias, 1 drivers
v0x55a15d080390_0 .net "out", 0 0, L_0x55a15dd89630;  alias, 1 drivers
v0x55a15d07e0f0_0 .net "w0", 0 0, L_0x55a15dd895a0;  1 drivers
S_0x55a15bb5f0d0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15cdd9b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd897d0 .functor NAND 1, L_0x55a15dd89480, L_0x55a15dd89480, C4<1>, C4<1>;
L_0x55a15dd89860 .functor NAND 1, L_0x55a15dd89630, L_0x55a15dd89630, C4<1>, C4<1>;
L_0x55a15dd898f0 .functor NAND 1, L_0x55a15dd897d0, L_0x55a15dd89860, C4<1>, C4<1>;
v0x55a15bb5f2d0_0 .net "in0", 0 0, L_0x55a15dd89480;  alias, 1 drivers
v0x55a15bb5f3a0_0 .net "in1", 0 0, L_0x55a15dd89630;  alias, 1 drivers
v0x55a15d07be50_0 .net "out", 0 0, L_0x55a15dd898f0;  alias, 1 drivers
v0x55a15d07bef0_0 .net "w0", 0 0, L_0x55a15dd897d0;  1 drivers
v0x55a15d079bb0_0 .net "w1", 0 0, L_0x55a15dd89860;  1 drivers
S_0x55a15bbaa5d0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d3bd290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d0509d0_0 .net "a", 0 0, L_0x55a15dd898f0;  alias, 1 drivers
v0x55a15d050a70_0 .net "b", 0 0, L_0x55a15dd88d30;  alias, 1 drivers
v0x55a15d04e7c0_0 .net "carry", 0 0, L_0x55a15dd8a500;  alias, 1 drivers
v0x55a15d04c490_0 .net "sum", 0 0, L_0x55a15dd8a370;  alias, 1 drivers
S_0x55a15bbaa7c0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15bbaa5d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8a470 .functor NAND 1, L_0x55a15dd898f0, L_0x55a15dd88d30, C4<1>, C4<1>;
L_0x55a15dd8a500 .functor NAND 1, L_0x55a15dd8a470, L_0x55a15dd8a470, C4<1>, C4<1>;
v0x55a15d06a950_0 .net "in0", 0 0, L_0x55a15dd898f0;  alias, 1 drivers
v0x55a15d06a9f0_0 .net "in1", 0 0, L_0x55a15dd88d30;  alias, 1 drivers
v0x55a15d0686b0_0 .net "out", 0 0, L_0x55a15dd8a500;  alias, 1 drivers
v0x55a15d068750_0 .net "w0", 0 0, L_0x55a15dd8a470;  1 drivers
S_0x55a15bba6b00 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15bbaa5d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd89d80 .functor NOT 1, L_0x55a15dd88d30, C4<0>, C4<0>, C4<0>;
L_0x55a15dd8a0e0 .functor NOT 1, L_0x55a15dd898f0, C4<0>, C4<0>, C4<0>;
v0x55a15d059450_0 .net "in0", 0 0, L_0x55a15dd898f0;  alias, 1 drivers
v0x55a15d0594f0_0 .net "in1", 0 0, L_0x55a15dd88d30;  alias, 1 drivers
v0x55a15d0571b0_0 .net "out", 0 0, L_0x55a15dd8a370;  alias, 1 drivers
v0x55a15d054f10_0 .net "w0", 0 0, L_0x55a15dd89cc0;  1 drivers
v0x55a15d052c70_0 .net "w1", 0 0, L_0x55a15dd8a020;  1 drivers
S_0x55a15bba6d20 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15bba6b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd89c30 .functor NAND 1, L_0x55a15dd898f0, L_0x55a15dd89d80, C4<1>, C4<1>;
L_0x55a15dd89cc0 .functor NAND 1, L_0x55a15dd89c30, L_0x55a15dd89c30, C4<1>, C4<1>;
v0x55a15d066410_0 .net "in0", 0 0, L_0x55a15dd898f0;  alias, 1 drivers
v0x55a15d064170_0 .net "in1", 0 0, L_0x55a15dd89d80;  1 drivers
v0x55a15d064210_0 .net "out", 0 0, L_0x55a15dd89cc0;  alias, 1 drivers
v0x55a15d061ed0_0 .net "w0", 0 0, L_0x55a15dd89c30;  1 drivers
S_0x55a15bbb2be0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15bba6b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd89f90 .functor NAND 1, L_0x55a15dd8a0e0, L_0x55a15dd88d30, C4<1>, C4<1>;
L_0x55a15dd8a020 .functor NAND 1, L_0x55a15dd89f90, L_0x55a15dd89f90, C4<1>, C4<1>;
v0x55a15bbb2dd0_0 .net "in0", 0 0, L_0x55a15dd8a0e0;  1 drivers
v0x55a15bbb2eb0_0 .net "in1", 0 0, L_0x55a15dd88d30;  alias, 1 drivers
v0x55a15d05fc30_0 .net "out", 0 0, L_0x55a15dd8a020;  alias, 1 drivers
v0x55a15d05fcd0_0 .net "w0", 0 0, L_0x55a15dd89f90;  1 drivers
S_0x55a15bbae570 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15bba6b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8a1c0 .functor NAND 1, L_0x55a15dd89cc0, L_0x55a15dd89cc0, C4<1>, C4<1>;
L_0x55a15dd8a250 .functor NAND 1, L_0x55a15dd8a020, L_0x55a15dd8a020, C4<1>, C4<1>;
L_0x55a15dd8a370 .functor NAND 1, L_0x55a15dd8a1c0, L_0x55a15dd8a250, C4<1>, C4<1>;
v0x55a15bbae790_0 .net "in0", 0 0, L_0x55a15dd89cc0;  alias, 1 drivers
v0x55a15bbae860_0 .net "in1", 0 0, L_0x55a15dd8a020;  alias, 1 drivers
v0x55a15d05d990_0 .net "out", 0 0, L_0x55a15dd8a370;  alias, 1 drivers
v0x55a15d05b6f0_0 .net "w0", 0 0, L_0x55a15dd8a1c0;  1 drivers
v0x55a15d05b790_0 .net "w1", 0 0, L_0x55a15dd8a250;  1 drivers
S_0x55a15bbac9b0 .scope module, "fa26" "FULL_ADDER" 3 32, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd8bd60 .functor OR 1, L_0x55a15dd8bcd0, L_0x55a15dd8b320, C4<0>, C4<0>;
v0x55a15cffcc20_0 .net "a", 0 0, L_0x55a15d016660;  1 drivers
v0x55a15cff3e90_0 .net "b", 0 0, L_0x55a15dd8c040;  1 drivers
v0x55a15cff1bf0_0 .net "carry", 0 0, L_0x55a15dd8bd60;  alias, 1 drivers
v0x55a15cfef8c0_0 .net "carry0", 0 0, L_0x55a15dd8b320;  1 drivers
v0x55a15cfef960_0 .net "carry1", 0 0, L_0x55a15dd8bcd0;  1 drivers
v0x55a15cfed620_0 .net "cin", 0 0, L_0x55a15dd8a590;  alias, 1 drivers
v0x55a15cfed6c0_0 .net "sum", 0 0, L_0x55a15dd8bb40;  1 drivers
v0x55a15cfeb380_0 .net "sum0", 0 0, L_0x55a15dd8b0c0;  1 drivers
S_0x55a15bbacb80 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15bbac9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d01f040_0 .net "a", 0 0, L_0x55a15d016660;  alias, 1 drivers
v0x55a15d01f0e0_0 .net "b", 0 0, L_0x55a15dd8c040;  alias, 1 drivers
v0x55a15d01cda0_0 .net "carry", 0 0, L_0x55a15dd8b320;  alias, 1 drivers
v0x55a15d01ce40_0 .net "sum", 0 0, L_0x55a15dd8b0c0;  alias, 1 drivers
S_0x55a15bbaf820 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15bbacb80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8b290 .functor NAND 1, L_0x55a15d016660, L_0x55a15dd8c040, C4<1>, C4<1>;
L_0x55a15dd8b320 .functor NAND 1, L_0x55a15dd8b290, L_0x55a15dd8b290, C4<1>, C4<1>;
v0x55a15bbafa80_0 .net "in0", 0 0, L_0x55a15d016660;  alias, 1 drivers
v0x55a15bbafb60_0 .net "in1", 0 0, L_0x55a15dd8c040;  alias, 1 drivers
v0x55a15d038fc0_0 .net "out", 0 0, L_0x55a15dd8b320;  alias, 1 drivers
v0x55a15d039060_0 .net "w0", 0 0, L_0x55a15dd8b290;  1 drivers
S_0x55a15bbb0970 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15bbacb80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8acc0 .functor NOT 1, L_0x55a15dd8c040, C4<0>, C4<0>, C4<0>;
L_0x55a15dd8aec0 .functor NOT 1, L_0x55a15d016660, C4<0>, C4<0>, C4<0>;
v0x55a15d027ac0_0 .net "in0", 0 0, L_0x55a15d016660;  alias, 1 drivers
v0x55a15d025820_0 .net "in1", 0 0, L_0x55a15dd8c040;  alias, 1 drivers
v0x55a15d023580_0 .net "out", 0 0, L_0x55a15dd8b0c0;  alias, 1 drivers
v0x55a15d023620_0 .net "w0", 0 0, L_0x55a15dd8ac50;  1 drivers
v0x55a15d0212e0_0 .net "w1", 0 0, L_0x55a15dd8ae00;  1 drivers
S_0x55a15bbb0b90 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15bbb0970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8abc0 .functor NAND 1, L_0x55a15d016660, L_0x55a15dd8acc0, C4<1>, C4<1>;
L_0x55a15dd8ac50 .functor NAND 1, L_0x55a15dd8abc0, L_0x55a15dd8abc0, C4<1>, C4<1>;
v0x55a15d036d20_0 .net "in0", 0 0, L_0x55a15d016660;  alias, 1 drivers
v0x55a15d036dc0_0 .net "in1", 0 0, L_0x55a15dd8acc0;  1 drivers
v0x55a15d034a80_0 .net "out", 0 0, L_0x55a15dd8ac50;  alias, 1 drivers
v0x55a15d0327e0_0 .net "w0", 0 0, L_0x55a15dd8abc0;  1 drivers
S_0x55a15bbf95f0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15bbb0970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8ad70 .functor NAND 1, L_0x55a15dd8aec0, L_0x55a15dd8c040, C4<1>, C4<1>;
L_0x55a15dd8ae00 .functor NAND 1, L_0x55a15dd8ad70, L_0x55a15dd8ad70, C4<1>, C4<1>;
v0x55a15bbf9810_0 .net "in0", 0 0, L_0x55a15dd8aec0;  1 drivers
v0x55a15bbf98f0_0 .net "in1", 0 0, L_0x55a15dd8c040;  alias, 1 drivers
v0x55a15d030540_0 .net "out", 0 0, L_0x55a15dd8ae00;  alias, 1 drivers
v0x55a15d02e2a0_0 .net "w0", 0 0, L_0x55a15dd8ad70;  1 drivers
S_0x55a15bbbdf80 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15bbb0970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8afa0 .functor NAND 1, L_0x55a15dd8ac50, L_0x55a15dd8ac50, C4<1>, C4<1>;
L_0x55a15dd8b030 .functor NAND 1, L_0x55a15dd8ae00, L_0x55a15dd8ae00, C4<1>, C4<1>;
L_0x55a15dd8b0c0 .functor NAND 1, L_0x55a15dd8afa0, L_0x55a15dd8b030, C4<1>, C4<1>;
v0x55a15bbbe1d0_0 .net "in0", 0 0, L_0x55a15dd8ac50;  alias, 1 drivers
v0x55a15bbbe2a0_0 .net "in1", 0 0, L_0x55a15dd8ae00;  alias, 1 drivers
v0x55a15d02c000_0 .net "out", 0 0, L_0x55a15dd8b0c0;  alias, 1 drivers
v0x55a15d02c0a0_0 .net "w0", 0 0, L_0x55a15dd8afa0;  1 drivers
v0x55a15d029d60_0 .net "w1", 0 0, L_0x55a15dd8b030;  1 drivers
S_0x55a15bbbbc00 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15bbac9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d000b80_0 .net "a", 0 0, L_0x55a15dd8b0c0;  alias, 1 drivers
v0x55a15d000c20_0 .net "b", 0 0, L_0x55a15dd8a590;  alias, 1 drivers
v0x55a15cffe970_0 .net "carry", 0 0, L_0x55a15dd8bcd0;  alias, 1 drivers
v0x55a15cffcb80_0 .net "sum", 0 0, L_0x55a15dd8bb40;  alias, 1 drivers
S_0x55a15bbbbdf0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15bbbbc00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8bc40 .functor NAND 1, L_0x55a15dd8b0c0, L_0x55a15dd8a590, C4<1>, C4<1>;
L_0x55a15dd8bcd0 .functor NAND 1, L_0x55a15dd8bc40, L_0x55a15dd8bc40, C4<1>, C4<1>;
v0x55a15d01ab00_0 .net "in0", 0 0, L_0x55a15dd8b0c0;  alias, 1 drivers
v0x55a15d01aba0_0 .net "in1", 0 0, L_0x55a15dd8a590;  alias, 1 drivers
v0x55a15d018860_0 .net "out", 0 0, L_0x55a15dd8bcd0;  alias, 1 drivers
v0x55a15d018900_0 .net "w0", 0 0, L_0x55a15dd8bc40;  1 drivers
S_0x55a15bbb7dd0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15bbbbc00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8b550 .functor NOT 1, L_0x55a15dd8a590, C4<0>, C4<0>, C4<0>;
L_0x55a15dd8b8b0 .functor NOT 1, L_0x55a15dd8b0c0, C4<0>, C4<0>, C4<0>;
v0x55a15d009600_0 .net "in0", 0 0, L_0x55a15dd8b0c0;  alias, 1 drivers
v0x55a15d0096a0_0 .net "in1", 0 0, L_0x55a15dd8a590;  alias, 1 drivers
v0x55a15d007360_0 .net "out", 0 0, L_0x55a15dd8bb40;  alias, 1 drivers
v0x55a15d0050c0_0 .net "w0", 0 0, L_0x55a15dd8b490;  1 drivers
v0x55a15d002e20_0 .net "w1", 0 0, L_0x55a15dd8b7f0;  1 drivers
S_0x55a15bbb7ff0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15bbb7dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8b400 .functor NAND 1, L_0x55a15dd8b0c0, L_0x55a15dd8b550, C4<1>, C4<1>;
L_0x55a15dd8b490 .functor NAND 1, L_0x55a15dd8b400, L_0x55a15dd8b400, C4<1>, C4<1>;
v0x55a15d0165c0_0 .net "in0", 0 0, L_0x55a15dd8b0c0;  alias, 1 drivers
v0x55a15d014320_0 .net "in1", 0 0, L_0x55a15dd8b550;  1 drivers
v0x55a15d0143c0_0 .net "out", 0 0, L_0x55a15dd8b490;  alias, 1 drivers
v0x55a15d012080_0 .net "w0", 0 0, L_0x55a15dd8b400;  1 drivers
S_0x55a15bbb3e10 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15bbb7dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8b760 .functor NAND 1, L_0x55a15dd8b8b0, L_0x55a15dd8a590, C4<1>, C4<1>;
L_0x55a15dd8b7f0 .functor NAND 1, L_0x55a15dd8b760, L_0x55a15dd8b760, C4<1>, C4<1>;
v0x55a15bbb4000_0 .net "in0", 0 0, L_0x55a15dd8b8b0;  1 drivers
v0x55a15bbb40e0_0 .net "in1", 0 0, L_0x55a15dd8a590;  alias, 1 drivers
v0x55a15d00fde0_0 .net "out", 0 0, L_0x55a15dd8b7f0;  alias, 1 drivers
v0x55a15d00fe80_0 .net "w0", 0 0, L_0x55a15dd8b760;  1 drivers
S_0x55a15bbc6d30 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15bbb7dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8b990 .functor NAND 1, L_0x55a15dd8b490, L_0x55a15dd8b490, C4<1>, C4<1>;
L_0x55a15dd8ba20 .functor NAND 1, L_0x55a15dd8b7f0, L_0x55a15dd8b7f0, C4<1>, C4<1>;
L_0x55a15dd8bb40 .functor NAND 1, L_0x55a15dd8b990, L_0x55a15dd8ba20, C4<1>, C4<1>;
v0x55a15bbc6f50_0 .net "in0", 0 0, L_0x55a15dd8b490;  alias, 1 drivers
v0x55a15bbc7020_0 .net "in1", 0 0, L_0x55a15dd8b7f0;  alias, 1 drivers
v0x55a15d00db40_0 .net "out", 0 0, L_0x55a15dd8bb40;  alias, 1 drivers
v0x55a15d00b8a0_0 .net "w0", 0 0, L_0x55a15dd8b990;  1 drivers
v0x55a15d00b940_0 .net "w1", 0 0, L_0x55a15dd8ba20;  1 drivers
S_0x55a15bbc2540 .scope module, "fa27" "FULL_ADDER" 3 33, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd8d540 .functor OR 1, L_0x55a15dd8d4b0, L_0x55a15dd8cb00, C4<0>, C4<0>;
v0x55a15cfa3400_0 .net "a", 0 0, L_0x55a15cfc6780;  1 drivers
v0x55a15cfa1150_0 .net "b", 0 0, L_0x55a15dd8d820;  1 drivers
v0x55a15cf9eeb0_0 .net "carry", 0 0, L_0x55a15dd8d540;  alias, 1 drivers
v0x55a15cf9cb80_0 .net "carry0", 0 0, L_0x55a15dd8cb00;  1 drivers
v0x55a15cf9cc20_0 .net "carry1", 0 0, L_0x55a15dd8d4b0;  1 drivers
v0x55a15cf9a8e0_0 .net "cin", 0 0, L_0x55a15dd8bd60;  alias, 1 drivers
v0x55a15cf9a980_0 .net "sum", 0 0, L_0x55a15dd8d320;  1 drivers
v0x55a15cf98640_0 .net "sum0", 0 0, L_0x55a15dd8c8a0;  1 drivers
S_0x55a15bbc2710 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15bbc2540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cfcf160_0 .net "a", 0 0, L_0x55a15cfc6780;  alias, 1 drivers
v0x55a15cfcf200_0 .net "b", 0 0, L_0x55a15dd8d820;  alias, 1 drivers
v0x55a15cfccec0_0 .net "carry", 0 0, L_0x55a15dd8cb00;  alias, 1 drivers
v0x55a15cfccf60_0 .net "sum", 0 0, L_0x55a15dd8c8a0;  alias, 1 drivers
S_0x55a15bbbf320 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15bbc2710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8ca70 .functor NAND 1, L_0x55a15cfc6780, L_0x55a15dd8d820, C4<1>, C4<1>;
L_0x55a15dd8cb00 .functor NAND 1, L_0x55a15dd8ca70, L_0x55a15dd8ca70, C4<1>, C4<1>;
v0x55a15bbbf580_0 .net "in0", 0 0, L_0x55a15cfc6780;  alias, 1 drivers
v0x55a15bbbf660_0 .net "in1", 0 0, L_0x55a15dd8d820;  alias, 1 drivers
v0x55a15cfe90e0_0 .net "out", 0 0, L_0x55a15dd8cb00;  alias, 1 drivers
v0x55a15cfe9180_0 .net "w0", 0 0, L_0x55a15dd8ca70;  1 drivers
S_0x55a15bbc3b10 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15bbc2710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8c4a0 .functor NOT 1, L_0x55a15dd8d820, C4<0>, C4<0>, C4<0>;
L_0x55a15dd8c6a0 .functor NOT 1, L_0x55a15cfc6780, C4<0>, C4<0>, C4<0>;
v0x55a15cfd7be0_0 .net "in0", 0 0, L_0x55a15cfc6780;  alias, 1 drivers
v0x55a15cfd5940_0 .net "in1", 0 0, L_0x55a15dd8d820;  alias, 1 drivers
v0x55a15cfd36a0_0 .net "out", 0 0, L_0x55a15dd8c8a0;  alias, 1 drivers
v0x55a15cfd3740_0 .net "w0", 0 0, L_0x55a15dd8c430;  1 drivers
v0x55a15cfd1400_0 .net "w1", 0 0, L_0x55a15dd8c5e0;  1 drivers
S_0x55a15bbc3d30 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15bbc3b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8c3a0 .functor NAND 1, L_0x55a15cfc6780, L_0x55a15dd8c4a0, C4<1>, C4<1>;
L_0x55a15dd8c430 .functor NAND 1, L_0x55a15dd8c3a0, L_0x55a15dd8c3a0, C4<1>, C4<1>;
v0x55a15cfe6e40_0 .net "in0", 0 0, L_0x55a15cfc6780;  alias, 1 drivers
v0x55a15cfe6ee0_0 .net "in1", 0 0, L_0x55a15dd8c4a0;  1 drivers
v0x55a15cfe4ba0_0 .net "out", 0 0, L_0x55a15dd8c430;  alias, 1 drivers
v0x55a15cfe2900_0 .net "w0", 0 0, L_0x55a15dd8c3a0;  1 drivers
S_0x55a15bbc9c50 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15bbc3b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8c550 .functor NAND 1, L_0x55a15dd8c6a0, L_0x55a15dd8d820, C4<1>, C4<1>;
L_0x55a15dd8c5e0 .functor NAND 1, L_0x55a15dd8c550, L_0x55a15dd8c550, C4<1>, C4<1>;
v0x55a15bbc9e70_0 .net "in0", 0 0, L_0x55a15dd8c6a0;  1 drivers
v0x55a15bbc9f50_0 .net "in1", 0 0, L_0x55a15dd8d820;  alias, 1 drivers
v0x55a15cfe0660_0 .net "out", 0 0, L_0x55a15dd8c5e0;  alias, 1 drivers
v0x55a15cfde3c0_0 .net "w0", 0 0, L_0x55a15dd8c550;  1 drivers
S_0x55a15bbc7fd0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15bbc3b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8c780 .functor NAND 1, L_0x55a15dd8c430, L_0x55a15dd8c430, C4<1>, C4<1>;
L_0x55a15dd8c810 .functor NAND 1, L_0x55a15dd8c5e0, L_0x55a15dd8c5e0, C4<1>, C4<1>;
L_0x55a15dd8c8a0 .functor NAND 1, L_0x55a15dd8c780, L_0x55a15dd8c810, C4<1>, C4<1>;
v0x55a15bbc8220_0 .net "in0", 0 0, L_0x55a15dd8c430;  alias, 1 drivers
v0x55a15bbc82f0_0 .net "in1", 0 0, L_0x55a15dd8c5e0;  alias, 1 drivers
v0x55a15cfdc120_0 .net "out", 0 0, L_0x55a15dd8c8a0;  alias, 1 drivers
v0x55a15cfdc1c0_0 .net "w0", 0 0, L_0x55a15dd8c780;  1 drivers
v0x55a15cfd9e80_0 .net "w1", 0 0, L_0x55a15dd8c810;  1 drivers
S_0x55a15bbd06a0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15bbc2540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cfb0fe0_0 .net "a", 0 0, L_0x55a15dd8c8a0;  alias, 1 drivers
v0x55a15cfb1080_0 .net "b", 0 0, L_0x55a15dd8bd60;  alias, 1 drivers
v0x55a15cfb0dc0_0 .net "carry", 0 0, L_0x55a15dd8d4b0;  alias, 1 drivers
v0x55a15cfa3360_0 .net "sum", 0 0, L_0x55a15dd8d320;  alias, 1 drivers
S_0x55a15bbd0890 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15bbd06a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8d420 .functor NAND 1, L_0x55a15dd8c8a0, L_0x55a15dd8bd60, C4<1>, C4<1>;
L_0x55a15dd8d4b0 .functor NAND 1, L_0x55a15dd8d420, L_0x55a15dd8d420, C4<1>, C4<1>;
v0x55a15cfcac20_0 .net "in0", 0 0, L_0x55a15dd8c8a0;  alias, 1 drivers
v0x55a15cfcacc0_0 .net "in1", 0 0, L_0x55a15dd8bd60;  alias, 1 drivers
v0x55a15cfc8980_0 .net "out", 0 0, L_0x55a15dd8d4b0;  alias, 1 drivers
v0x55a15cfc8a20_0 .net "w0", 0 0, L_0x55a15dd8d420;  1 drivers
S_0x55a15bbcc020 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15bbd06a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8cd30 .functor NOT 1, L_0x55a15dd8bd60, C4<0>, C4<0>, C4<0>;
L_0x55a15dd8d090 .functor NOT 1, L_0x55a15dd8c8a0, C4<0>, C4<0>, C4<0>;
v0x55a15cfb9720_0 .net "in0", 0 0, L_0x55a15dd8c8a0;  alias, 1 drivers
v0x55a15cfb97c0_0 .net "in1", 0 0, L_0x55a15dd8bd60;  alias, 1 drivers
v0x55a15cfb7480_0 .net "out", 0 0, L_0x55a15dd8d320;  alias, 1 drivers
v0x55a15cfb51e0_0 .net "w0", 0 0, L_0x55a15dd8cc70;  1 drivers
v0x55a15cfb2f40_0 .net "w1", 0 0, L_0x55a15dd8cfd0;  1 drivers
S_0x55a15bbcc240 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15bbcc020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8cbe0 .functor NAND 1, L_0x55a15dd8c8a0, L_0x55a15dd8cd30, C4<1>, C4<1>;
L_0x55a15dd8cc70 .functor NAND 1, L_0x55a15dd8cbe0, L_0x55a15dd8cbe0, C4<1>, C4<1>;
v0x55a15cfc66e0_0 .net "in0", 0 0, L_0x55a15dd8c8a0;  alias, 1 drivers
v0x55a15cfc4440_0 .net "in1", 0 0, L_0x55a15dd8cd30;  1 drivers
v0x55a15cfc44e0_0 .net "out", 0 0, L_0x55a15dd8cc70;  alias, 1 drivers
v0x55a15cfc21a0_0 .net "w0", 0 0, L_0x55a15dd8cbe0;  1 drivers
S_0x55a15bbd6850 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15bbcc020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8cf40 .functor NAND 1, L_0x55a15dd8d090, L_0x55a15dd8bd60, C4<1>, C4<1>;
L_0x55a15dd8cfd0 .functor NAND 1, L_0x55a15dd8cf40, L_0x55a15dd8cf40, C4<1>, C4<1>;
v0x55a15bbd6a40_0 .net "in0", 0 0, L_0x55a15dd8d090;  1 drivers
v0x55a15bbd6b20_0 .net "in1", 0 0, L_0x55a15dd8bd60;  alias, 1 drivers
v0x55a15cfbff00_0 .net "out", 0 0, L_0x55a15dd8cfd0;  alias, 1 drivers
v0x55a15cfbffa0_0 .net "w0", 0 0, L_0x55a15dd8cf40;  1 drivers
S_0x55a15bbd23b0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15bbcc020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8d170 .functor NAND 1, L_0x55a15dd8cc70, L_0x55a15dd8cc70, C4<1>, C4<1>;
L_0x55a15dd8d200 .functor NAND 1, L_0x55a15dd8cfd0, L_0x55a15dd8cfd0, C4<1>, C4<1>;
L_0x55a15dd8d320 .functor NAND 1, L_0x55a15dd8d170, L_0x55a15dd8d200, C4<1>, C4<1>;
v0x55a15bbd25d0_0 .net "in0", 0 0, L_0x55a15dd8cc70;  alias, 1 drivers
v0x55a15bbd26a0_0 .net "in1", 0 0, L_0x55a15dd8cfd0;  alias, 1 drivers
v0x55a15cfbdc60_0 .net "out", 0 0, L_0x55a15dd8d320;  alias, 1 drivers
v0x55a15cfbb9c0_0 .net "w0", 0 0, L_0x55a15dd8d170;  1 drivers
v0x55a15cfbba60_0 .net "w1", 0 0, L_0x55a15dd8d200;  1 drivers
S_0x55a15bbdaff0 .scope module, "fa28" "FULL_ADDER" 3 34, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd8ed30 .functor OR 1, L_0x55a15dd8eca0, L_0x55a15dd8e2f0, C4<0>, C4<0>;
v0x55a15cecb9b0_0 .net "a", 0 0, L_0x55a15cf73a40;  1 drivers
v0x55a15ceca460_0 .net "b", 0 0, L_0x55a15dd8f010;  1 drivers
v0x55a15cec82a0_0 .net "carry", 0 0, L_0x55a15dd8ed30;  alias, 1 drivers
v0x55a15cec6cd0_0 .net "carry0", 0 0, L_0x55a15dd8e2f0;  1 drivers
v0x55a15cec6d70_0 .net "carry1", 0 0, L_0x55a15dd8eca0;  1 drivers
v0x55a15cec4b10_0 .net "cin", 0 0, L_0x55a15dd8d540;  alias, 1 drivers
v0x55a15cec4bb0_0 .net "sum", 0 0, L_0x55a15dd8eb10;  1 drivers
v0x55a15cec35d0_0 .net "sum0", 0 0, L_0x55a15dd8e090;  1 drivers
S_0x55a15bbdb1c0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15bbdaff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cf7c420_0 .net "a", 0 0, L_0x55a15cf73a40;  alias, 1 drivers
v0x55a15cf7c4c0_0 .net "b", 0 0, L_0x55a15dd8f010;  alias, 1 drivers
v0x55a15cf7a180_0 .net "carry", 0 0, L_0x55a15dd8e2f0;  alias, 1 drivers
v0x55a15cf7a220_0 .net "sum", 0 0, L_0x55a15dd8e090;  alias, 1 drivers
S_0x55a15bbd8560 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15bbdb1c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8e260 .functor NAND 1, L_0x55a15cf73a40, L_0x55a15dd8f010, C4<1>, C4<1>;
L_0x55a15dd8e2f0 .functor NAND 1, L_0x55a15dd8e260, L_0x55a15dd8e260, C4<1>, C4<1>;
v0x55a15bbd87c0_0 .net "in0", 0 0, L_0x55a15cf73a40;  alias, 1 drivers
v0x55a15bbd88a0_0 .net "in1", 0 0, L_0x55a15dd8f010;  alias, 1 drivers
v0x55a15cf963a0_0 .net "out", 0 0, L_0x55a15dd8e2f0;  alias, 1 drivers
v0x55a15cf96440_0 .net "w0", 0 0, L_0x55a15dd8e260;  1 drivers
S_0x55a15bbdef60 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15bbdb1c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8dc90 .functor NOT 1, L_0x55a15dd8f010, C4<0>, C4<0>, C4<0>;
L_0x55a15dd8de90 .functor NOT 1, L_0x55a15cf73a40, C4<0>, C4<0>, C4<0>;
v0x55a15cf84ea0_0 .net "in0", 0 0, L_0x55a15cf73a40;  alias, 1 drivers
v0x55a15cf82c00_0 .net "in1", 0 0, L_0x55a15dd8f010;  alias, 1 drivers
v0x55a15cf80960_0 .net "out", 0 0, L_0x55a15dd8e090;  alias, 1 drivers
v0x55a15cf80a00_0 .net "w0", 0 0, L_0x55a15dd8dc20;  1 drivers
v0x55a15cf7e6c0_0 .net "w1", 0 0, L_0x55a15dd8ddd0;  1 drivers
S_0x55a15bbdf180 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15bbdef60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8db90 .functor NAND 1, L_0x55a15cf73a40, L_0x55a15dd8dc90, C4<1>, C4<1>;
L_0x55a15dd8dc20 .functor NAND 1, L_0x55a15dd8db90, L_0x55a15dd8db90, C4<1>, C4<1>;
v0x55a15cf94100_0 .net "in0", 0 0, L_0x55a15cf73a40;  alias, 1 drivers
v0x55a15cf941a0_0 .net "in1", 0 0, L_0x55a15dd8dc90;  1 drivers
v0x55a15cf91e60_0 .net "out", 0 0, L_0x55a15dd8dc20;  alias, 1 drivers
v0x55a15cf8fbc0_0 .net "w0", 0 0, L_0x55a15dd8db90;  1 drivers
S_0x55a15bbdcb80 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15bbdef60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8dd40 .functor NAND 1, L_0x55a15dd8de90, L_0x55a15dd8f010, C4<1>, C4<1>;
L_0x55a15dd8ddd0 .functor NAND 1, L_0x55a15dd8dd40, L_0x55a15dd8dd40, C4<1>, C4<1>;
v0x55a15bbdcda0_0 .net "in0", 0 0, L_0x55a15dd8de90;  1 drivers
v0x55a15bbdce80_0 .net "in1", 0 0, L_0x55a15dd8f010;  alias, 1 drivers
v0x55a15cf8d920_0 .net "out", 0 0, L_0x55a15dd8ddd0;  alias, 1 drivers
v0x55a15cf8b680_0 .net "w0", 0 0, L_0x55a15dd8dd40;  1 drivers
S_0x55a15bbe26d0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15bbdef60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8df70 .functor NAND 1, L_0x55a15dd8dc20, L_0x55a15dd8dc20, C4<1>, C4<1>;
L_0x55a15dd8e000 .functor NAND 1, L_0x55a15dd8ddd0, L_0x55a15dd8ddd0, C4<1>, C4<1>;
L_0x55a15dd8e090 .functor NAND 1, L_0x55a15dd8df70, L_0x55a15dd8e000, C4<1>, C4<1>;
v0x55a15bbe2920_0 .net "in0", 0 0, L_0x55a15dd8dc20;  alias, 1 drivers
v0x55a15bbe29f0_0 .net "in1", 0 0, L_0x55a15dd8ddd0;  alias, 1 drivers
v0x55a15cf893e0_0 .net "out", 0 0, L_0x55a15dd8e090;  alias, 1 drivers
v0x55a15cf89480_0 .net "w0", 0 0, L_0x55a15dd8df70;  1 drivers
v0x55a15cf87140_0 .net "w1", 0 0, L_0x55a15dd8e000;  1 drivers
S_0x55a15bbe0340 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15bbdaff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cecf010_0 .net "a", 0 0, L_0x55a15dd8e090;  alias, 1 drivers
v0x55a15cecf0b0_0 .net "b", 0 0, L_0x55a15dd8d540;  alias, 1 drivers
v0x55a15cecdb60_0 .net "carry", 0 0, L_0x55a15dd8eca0;  alias, 1 drivers
v0x55a15cecb910_0 .net "sum", 0 0, L_0x55a15dd8eb10;  alias, 1 drivers
S_0x55a15bbe0530 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15bbe0340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8ec10 .functor NAND 1, L_0x55a15dd8e090, L_0x55a15dd8d540, C4<1>, C4<1>;
L_0x55a15dd8eca0 .functor NAND 1, L_0x55a15dd8ec10, L_0x55a15dd8ec10, C4<1>, C4<1>;
v0x55a15cf77ee0_0 .net "in0", 0 0, L_0x55a15dd8e090;  alias, 1 drivers
v0x55a15cf77f80_0 .net "in1", 0 0, L_0x55a15dd8d540;  alias, 1 drivers
v0x55a15cf75c40_0 .net "out", 0 0, L_0x55a15dd8eca0;  alias, 1 drivers
v0x55a15cf75ce0_0 .net "w0", 0 0, L_0x55a15dd8ec10;  1 drivers
S_0x55a15bbe5640 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15bbe0340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8e520 .functor NOT 1, L_0x55a15dd8d540, C4<0>, C4<0>, C4<0>;
L_0x55a15dd8e880 .functor NOT 1, L_0x55a15dd8e090, C4<0>, C4<0>, C4<0>;
v0x55a15cf669e0_0 .net "in0", 0 0, L_0x55a15dd8e090;  alias, 1 drivers
v0x55a15cf66a80_0 .net "in1", 0 0, L_0x55a15dd8d540;  alias, 1 drivers
v0x55a15cf64740_0 .net "out", 0 0, L_0x55a15dd8eb10;  alias, 1 drivers
v0x55a15ced2710_0 .net "w0", 0 0, L_0x55a15dd8e460;  1 drivers
v0x55a15ced11d0_0 .net "w1", 0 0, L_0x55a15dd8e7c0;  1 drivers
S_0x55a15bbe5860 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15bbe5640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8e3d0 .functor NAND 1, L_0x55a15dd8e090, L_0x55a15dd8e520, C4<1>, C4<1>;
L_0x55a15dd8e460 .functor NAND 1, L_0x55a15dd8e3d0, L_0x55a15dd8e3d0, C4<1>, C4<1>;
v0x55a15cf739a0_0 .net "in0", 0 0, L_0x55a15dd8e090;  alias, 1 drivers
v0x55a15cf71700_0 .net "in1", 0 0, L_0x55a15dd8e520;  1 drivers
v0x55a15cf717a0_0 .net "out", 0 0, L_0x55a15dd8e460;  alias, 1 drivers
v0x55a15cf6f460_0 .net "w0", 0 0, L_0x55a15dd8e3d0;  1 drivers
S_0x55a15bbe3a70 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15bbe5640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8e730 .functor NAND 1, L_0x55a15dd8e880, L_0x55a15dd8d540, C4<1>, C4<1>;
L_0x55a15dd8e7c0 .functor NAND 1, L_0x55a15dd8e730, L_0x55a15dd8e730, C4<1>, C4<1>;
v0x55a15bbe3c60_0 .net "in0", 0 0, L_0x55a15dd8e880;  1 drivers
v0x55a15bbe3d40_0 .net "in1", 0 0, L_0x55a15dd8d540;  alias, 1 drivers
v0x55a15cf6d1c0_0 .net "out", 0 0, L_0x55a15dd8e7c0;  alias, 1 drivers
v0x55a15cf6d260_0 .net "w0", 0 0, L_0x55a15dd8e730;  1 drivers
S_0x55a15bbe85f0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15bbe5640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8e960 .functor NAND 1, L_0x55a15dd8e460, L_0x55a15dd8e460, C4<1>, C4<1>;
L_0x55a15dd8e9f0 .functor NAND 1, L_0x55a15dd8e7c0, L_0x55a15dd8e7c0, C4<1>, C4<1>;
L_0x55a15dd8eb10 .functor NAND 1, L_0x55a15dd8e960, L_0x55a15dd8e9f0, C4<1>, C4<1>;
v0x55a15bbe8810_0 .net "in0", 0 0, L_0x55a15dd8e460;  alias, 1 drivers
v0x55a15bbe88e0_0 .net "in1", 0 0, L_0x55a15dd8e7c0;  alias, 1 drivers
v0x55a15cf6af20_0 .net "out", 0 0, L_0x55a15dd8eb10;  alias, 1 drivers
v0x55a15cf68c80_0 .net "w0", 0 0, L_0x55a15dd8e960;  1 drivers
v0x55a15cf68d20_0 .net "w1", 0 0, L_0x55a15dd8e9f0;  1 drivers
S_0x55a15bbe66f0 .scope module, "fa29" "FULL_ADDER" 3 35, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd90530 .functor OR 1, L_0x55a15dd904a0, L_0x55a15dd8faf0, C4<0>, C4<0>;
v0x55a15cef84b0_0 .net "a", 0 0, L_0x55a15cf0ceb0;  1 drivers
v0x55a15cef6f60_0 .net "b", 0 0, L_0x55a15dd90810;  1 drivers
v0x55a15ceba6a0_0 .net "carry", 0 0, L_0x55a15dd90530;  alias, 1 drivers
v0x55a15ceb90d0_0 .net "carry0", 0 0, L_0x55a15dd8faf0;  1 drivers
v0x55a15ceb9170_0 .net "carry1", 0 0, L_0x55a15dd904a0;  1 drivers
v0x55a15cef4d10_0 .net "cin", 0 0, L_0x55a15dd8ed30;  alias, 1 drivers
v0x55a15cef4db0_0 .net "sum", 0 0, L_0x55a15dd90310;  1 drivers
v0x55a15cef37d0_0 .net "sum0", 0 0, L_0x55a15dd8f890;  1 drivers
S_0x55a15bbe68c0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15bbe66f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cf13c10_0 .net "a", 0 0, L_0x55a15cf0ceb0;  alias, 1 drivers
v0x55a15cf13cb0_0 .net "b", 0 0, L_0x55a15dd90810;  alias, 1 drivers
v0x55a15cf126d0_0 .net "carry", 0 0, L_0x55a15dd8faf0;  alias, 1 drivers
v0x55a15cf12770_0 .net "sum", 0 0, L_0x55a15dd8f890;  alias, 1 drivers
S_0x55a15bbf49a0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15bbe68c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8fa60 .functor NAND 1, L_0x55a15cf0ceb0, L_0x55a15dd90810, C4<1>, C4<1>;
L_0x55a15dd8faf0 .functor NAND 1, L_0x55a15dd8fa60, L_0x55a15dd8fa60, C4<1>, C4<1>;
v0x55a15bbf4c00_0 .net "in0", 0 0, L_0x55a15cf0ceb0;  alias, 1 drivers
v0x55a15bbf4ce0_0 .net "in1", 0 0, L_0x55a15dd90810;  alias, 1 drivers
v0x55a15cec1410_0 .net "out", 0 0, L_0x55a15dd8faf0;  alias, 1 drivers
v0x55a15cec14b0_0 .net "w0", 0 0, L_0x55a15dd8fa60;  1 drivers
S_0x55a15bbed440 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15bbe68c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8f490 .functor NOT 1, L_0x55a15dd90810, C4<0>, C4<0>, C4<0>;
L_0x55a15dd8f690 .functor NOT 1, L_0x55a15cf0ceb0, C4<0>, C4<0>, C4<0>;
v0x55a15cebdd10_0 .net "in0", 0 0, L_0x55a15cf0ceb0;  alias, 1 drivers
v0x55a15cebc7d0_0 .net "in1", 0 0, L_0x55a15dd90810;  alias, 1 drivers
v0x55a15cf17310_0 .net "out", 0 0, L_0x55a15dd8f890;  alias, 1 drivers
v0x55a15cf173b0_0 .net "w0", 0 0, L_0x55a15dd8f420;  1 drivers
v0x55a15cf15dd0_0 .net "w1", 0 0, L_0x55a15dd8f5d0;  1 drivers
S_0x55a15bbed660 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15bbed440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8f390 .functor NAND 1, L_0x55a15cf0ceb0, L_0x55a15dd8f490, C4<1>, C4<1>;
L_0x55a15dd8f420 .functor NAND 1, L_0x55a15dd8f390, L_0x55a15dd8f390, C4<1>, C4<1>;
v0x55a15cebfed0_0 .net "in0", 0 0, L_0x55a15cf0ceb0;  alias, 1 drivers
v0x55a15cebff70_0 .net "in1", 0 0, L_0x55a15dd8f490;  1 drivers
v0x55a15cf21810_0 .net "out", 0 0, L_0x55a15dd8f420;  alias, 1 drivers
v0x55a15cf202d0_0 .net "w0", 0 0, L_0x55a15dd8f390;  1 drivers
S_0x55a15bbeb1a0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15bbed440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8f540 .functor NAND 1, L_0x55a15dd8f690, L_0x55a15dd90810, C4<1>, C4<1>;
L_0x55a15dd8f5d0 .functor NAND 1, L_0x55a15dd8f540, L_0x55a15dd8f540, C4<1>, C4<1>;
v0x55a15bbeb3c0_0 .net "in0", 0 0, L_0x55a15dd8f690;  1 drivers
v0x55a15bbeb4a0_0 .net "in1", 0 0, L_0x55a15dd90810;  alias, 1 drivers
v0x55a15cf1e110_0 .net "out", 0 0, L_0x55a15dd8f5d0;  alias, 1 drivers
v0x55a15cf1cbd0_0 .net "w0", 0 0, L_0x55a15dd8f540;  1 drivers
S_0x55a15bbf07d0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15bbed440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8f770 .functor NAND 1, L_0x55a15dd8f420, L_0x55a15dd8f420, C4<1>, C4<1>;
L_0x55a15dd8f800 .functor NAND 1, L_0x55a15dd8f5d0, L_0x55a15dd8f5d0, C4<1>, C4<1>;
L_0x55a15dd8f890 .functor NAND 1, L_0x55a15dd8f770, L_0x55a15dd8f800, C4<1>, C4<1>;
v0x55a15bbf0a20_0 .net "in0", 0 0, L_0x55a15dd8f420;  alias, 1 drivers
v0x55a15bbf0af0_0 .net "in1", 0 0, L_0x55a15dd8f5d0;  alias, 1 drivers
v0x55a15cf1aa10_0 .net "out", 0 0, L_0x55a15dd8f890;  alias, 1 drivers
v0x55a15cf1aab0_0 .net "w0", 0 0, L_0x55a15dd8f770;  1 drivers
v0x55a15cf194d0_0 .net "w1", 0 0, L_0x55a15dd8f800;  1 drivers
S_0x55a15bbee9e0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15bbe66f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cefbb10_0 .net "a", 0 0, L_0x55a15dd8f890;  alias, 1 drivers
v0x55a15cefbbb0_0 .net "b", 0 0, L_0x55a15dd8ed30;  alias, 1 drivers
v0x55a15cefa660_0 .net "carry", 0 0, L_0x55a15dd904a0;  alias, 1 drivers
v0x55a15cef8410_0 .net "sum", 0 0, L_0x55a15dd90310;  alias, 1 drivers
S_0x55a15bbeebd0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15bbee9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd90410 .functor NAND 1, L_0x55a15dd8f890, L_0x55a15dd8ed30, C4<1>, C4<1>;
L_0x55a15dd904a0 .functor NAND 1, L_0x55a15dd90410, L_0x55a15dd90410, C4<1>, C4<1>;
v0x55a15cf10510_0 .net "in0", 0 0, L_0x55a15dd8f890;  alias, 1 drivers
v0x55a15cf105b0_0 .net "in1", 0 0, L_0x55a15dd8ed30;  alias, 1 drivers
v0x55a15cf0efd0_0 .net "out", 0 0, L_0x55a15dd904a0;  alias, 1 drivers
v0x55a15cf0f070_0 .net "w0", 0 0, L_0x55a15dd90410;  1 drivers
S_0x55a15bbf8480 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15bbee9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8fd20 .functor NOT 1, L_0x55a15dd8ed30, C4<0>, C4<0>, C4<0>;
L_0x55a15dd90080 .functor NOT 1, L_0x55a15dd8f890, C4<0>, C4<0>, C4<0>;
v0x55a15cf02910_0 .net "in0", 0 0, L_0x55a15dd8f890;  alias, 1 drivers
v0x55a15cf029b0_0 .net "in1", 0 0, L_0x55a15dd8ed30;  alias, 1 drivers
v0x55a15cf013d0_0 .net "out", 0 0, L_0x55a15dd90310;  alias, 1 drivers
v0x55a15ceff210_0 .net "w0", 0 0, L_0x55a15dd8fc60;  1 drivers
v0x55a15cefdcd0_0 .net "w1", 0 0, L_0x55a15dd8ffc0;  1 drivers
S_0x55a15bbf86a0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15bbf8480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8fbd0 .functor NAND 1, L_0x55a15dd8f890, L_0x55a15dd8fd20, C4<1>, C4<1>;
L_0x55a15dd8fc60 .functor NAND 1, L_0x55a15dd8fbd0, L_0x55a15dd8fbd0, C4<1>, C4<1>;
v0x55a15cf0ce10_0 .net "in0", 0 0, L_0x55a15dd8f890;  alias, 1 drivers
v0x55a15cf0b8d0_0 .net "in1", 0 0, L_0x55a15dd8fd20;  1 drivers
v0x55a15cf0b970_0 .net "out", 0 0, L_0x55a15dd8fc60;  alias, 1 drivers
v0x55a15cf09710_0 .net "w0", 0 0, L_0x55a15dd8fbd0;  1 drivers
S_0x55a15bbf6260 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15bbf8480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd8ff30 .functor NAND 1, L_0x55a15dd90080, L_0x55a15dd8ed30, C4<1>, C4<1>;
L_0x55a15dd8ffc0 .functor NAND 1, L_0x55a15dd8ff30, L_0x55a15dd8ff30, C4<1>, C4<1>;
v0x55a15bbf6450_0 .net "in0", 0 0, L_0x55a15dd90080;  1 drivers
v0x55a15bbf6530_0 .net "in1", 0 0, L_0x55a15dd8ed30;  alias, 1 drivers
v0x55a15cf081d0_0 .net "out", 0 0, L_0x55a15dd8ffc0;  alias, 1 drivers
v0x55a15cf08270_0 .net "w0", 0 0, L_0x55a15dd8ff30;  1 drivers
S_0x55a15bbfd4d0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15bbf8480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd90160 .functor NAND 1, L_0x55a15dd8fc60, L_0x55a15dd8fc60, C4<1>, C4<1>;
L_0x55a15dd901f0 .functor NAND 1, L_0x55a15dd8ffc0, L_0x55a15dd8ffc0, C4<1>, C4<1>;
L_0x55a15dd90310 .functor NAND 1, L_0x55a15dd90160, L_0x55a15dd901f0, C4<1>, C4<1>;
v0x55a15bbfd6f0_0 .net "in0", 0 0, L_0x55a15dd8fc60;  alias, 1 drivers
v0x55a15bbfd7c0_0 .net "in1", 0 0, L_0x55a15dd8ffc0;  alias, 1 drivers
v0x55a15cf06010_0 .net "out", 0 0, L_0x55a15dd90310;  alias, 1 drivers
v0x55a15cf04ad0_0 .net "w0", 0 0, L_0x55a15dd90160;  1 drivers
v0x55a15cf04b70_0 .net "w1", 0 0, L_0x55a15dd901f0;  1 drivers
S_0x55a15bc02460 .scope module, "fa3" "FULL_ADDER" 3 8, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd6b2c0 .functor OR 1, L_0x55a15dd6b230, L_0x55a15dd6a880, C4<0>, C4<0>;
v0x55a15ce3a790_0 .net "a", 0 0, L_0x55a15ced5eb0;  1 drivers
v0x55a15ce39240_0 .net "b", 0 0, L_0x55a15dd6b5a0;  1 drivers
v0x55a15ce37080_0 .net "carry", 0 0, L_0x55a15dd6b2c0;  alias, 1 drivers
v0x55a15ce35ab0_0 .net "carry0", 0 0, L_0x55a15dd6a880;  1 drivers
v0x55a15ce35b50_0 .net "carry1", 0 0, L_0x55a15dd6b230;  1 drivers
v0x55a15ce973f0_0 .net "cin", 0 0, L_0x55a15dd69be0;  alias, 1 drivers
v0x55a15ce97490_0 .net "sum", 0 0, L_0x55a15dd6b0a0;  1 drivers
v0x55a15ce95eb0_0 .net "sum0", 0 0, L_0x55a15dd6a620;  1 drivers
S_0x55a15bc02630 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15bc02460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cedcc10_0 .net "a", 0 0, L_0x55a15ced5eb0;  alias, 1 drivers
v0x55a15cedccb0_0 .net "b", 0 0, L_0x55a15dd6b5a0;  alias, 1 drivers
v0x55a15cedb6d0_0 .net "carry", 0 0, L_0x55a15dd6a880;  alias, 1 drivers
v0x55a15cedb770_0 .net "sum", 0 0, L_0x55a15dd6a620;  alias, 1 drivers
S_0x55a15bbff0c0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15bc02630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6a7f0 .functor NAND 1, L_0x55a15ced5eb0, L_0x55a15dd6b5a0, C4<1>, C4<1>;
L_0x55a15dd6a880 .functor NAND 1, L_0x55a15dd6a7f0, L_0x55a15dd6a7f0, C4<1>, C4<1>;
v0x55a15bbff320_0 .net "in0", 0 0, L_0x55a15ced5eb0;  alias, 1 drivers
v0x55a15bbff400_0 .net "in1", 0 0, L_0x55a15dd6b5a0;  alias, 1 drivers
v0x55a15cef1610_0 .net "out", 0 0, L_0x55a15dd6a880;  alias, 1 drivers
v0x55a15cef16b0_0 .net "w0", 0 0, L_0x55a15dd6a7f0;  1 drivers
S_0x55a15bc001f0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15bc02630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6a220 .functor NOT 1, L_0x55a15dd6b5a0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd6a420 .functor NOT 1, L_0x55a15ced5eb0, C4<0>, C4<0>, C4<0>;
v0x55a15cee3a10_0 .net "in0", 0 0, L_0x55a15ced5eb0;  alias, 1 drivers
v0x55a15cee24d0_0 .net "in1", 0 0, L_0x55a15dd6b5a0;  alias, 1 drivers
v0x55a15cee0310_0 .net "out", 0 0, L_0x55a15dd6a620;  alias, 1 drivers
v0x55a15cee03b0_0 .net "w0", 0 0, L_0x55a15dd6a1b0;  1 drivers
v0x55a15cededd0_0 .net "w1", 0 0, L_0x55a15dd6a360;  1 drivers
S_0x55a15bc00410 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15bc001f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6a140 .functor NAND 1, L_0x55a15ced5eb0, L_0x55a15dd6a220, C4<1>, C4<1>;
L_0x55a15dd6a1b0 .functor NAND 1, L_0x55a15dd6a140, L_0x55a15dd6a140, C4<1>, C4<1>;
v0x55a15cef00d0_0 .net "in0", 0 0, L_0x55a15ced5eb0;  alias, 1 drivers
v0x55a15cef0170_0 .net "in1", 0 0, L_0x55a15dd6a220;  1 drivers
v0x55a15ceedf10_0 .net "out", 0 0, L_0x55a15dd6a1b0;  alias, 1 drivers
v0x55a15ceec9d0_0 .net "w0", 0 0, L_0x55a15dd6a140;  1 drivers
S_0x55a15bc0d940 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15bc001f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6a2d0 .functor NAND 1, L_0x55a15dd6a420, L_0x55a15dd6b5a0, C4<1>, C4<1>;
L_0x55a15dd6a360 .functor NAND 1, L_0x55a15dd6a2d0, L_0x55a15dd6a2d0, C4<1>, C4<1>;
v0x55a15bc0db60_0 .net "in0", 0 0, L_0x55a15dd6a420;  1 drivers
v0x55a15bc0dc40_0 .net "in1", 0 0, L_0x55a15dd6b5a0;  alias, 1 drivers
v0x55a15ceea810_0 .net "out", 0 0, L_0x55a15dd6a360;  alias, 1 drivers
v0x55a15cee92d0_0 .net "w0", 0 0, L_0x55a15dd6a2d0;  1 drivers
S_0x55a15bc03a70 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15bc001f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6a500 .functor NAND 1, L_0x55a15dd6a1b0, L_0x55a15dd6a1b0, C4<1>, C4<1>;
L_0x55a15dd6a590 .functor NAND 1, L_0x55a15dd6a360, L_0x55a15dd6a360, C4<1>, C4<1>;
L_0x55a15dd6a620 .functor NAND 1, L_0x55a15dd6a500, L_0x55a15dd6a590, C4<1>, C4<1>;
v0x55a15bc03cc0_0 .net "in0", 0 0, L_0x55a15dd6a1b0;  alias, 1 drivers
v0x55a15bc03d90_0 .net "in1", 0 0, L_0x55a15dd6a360;  alias, 1 drivers
v0x55a15cee7110_0 .net "out", 0 0, L_0x55a15dd6a620;  alias, 1 drivers
v0x55a15cee71b0_0 .net "w0", 0 0, L_0x55a15dd6a500;  1 drivers
v0x55a15cee5bd0_0 .net "w1", 0 0, L_0x55a15dd6a590;  1 drivers
S_0x55a15bc17b60 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15bc02460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15ce3ddf0_0 .net "a", 0 0, L_0x55a15dd6a620;  alias, 1 drivers
v0x55a15ce3de90_0 .net "b", 0 0, L_0x55a15dd69be0;  alias, 1 drivers
v0x55a15ce3c940_0 .net "carry", 0 0, L_0x55a15dd6b230;  alias, 1 drivers
v0x55a15ce3a6f0_0 .net "sum", 0 0, L_0x55a15dd6b0a0;  alias, 1 drivers
S_0x55a15bc17d50 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15bc17b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6b1a0 .functor NAND 1, L_0x55a15dd6a620, L_0x55a15dd69be0, C4<1>, C4<1>;
L_0x55a15dd6b230 .functor NAND 1, L_0x55a15dd6b1a0, L_0x55a15dd6b1a0, C4<1>, C4<1>;
v0x55a15ced9510_0 .net "in0", 0 0, L_0x55a15dd6a620;  alias, 1 drivers
v0x55a15ced95b0_0 .net "in1", 0 0, L_0x55a15dd69be0;  alias, 1 drivers
v0x55a15ced7fd0_0 .net "out", 0 0, L_0x55a15dd6b230;  alias, 1 drivers
v0x55a15ced8070_0 .net "w0", 0 0, L_0x55a15dd6b1a0;  1 drivers
S_0x55a15bc10e00 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15bc17b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6aab0 .functor NOT 1, L_0x55a15dd69be0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd6ae10 .functor NOT 1, L_0x55a15dd6a620, C4<0>, C4<0>, C4<0>;
v0x55a15ce44bf0_0 .net "in0", 0 0, L_0x55a15dd6a620;  alias, 1 drivers
v0x55a15ce44c90_0 .net "in1", 0 0, L_0x55a15dd69be0;  alias, 1 drivers
v0x55a15ce436b0_0 .net "out", 0 0, L_0x55a15dd6b0a0;  alias, 1 drivers
v0x55a15ce414f0_0 .net "w0", 0 0, L_0x55a15dd6a9f0;  1 drivers
v0x55a15ce3ffb0_0 .net "w1", 0 0, L_0x55a15dd6ad50;  1 drivers
S_0x55a15bc11020 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15bc10e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6a960 .functor NAND 1, L_0x55a15dd6a620, L_0x55a15dd6aab0, C4<1>, C4<1>;
L_0x55a15dd6a9f0 .functor NAND 1, L_0x55a15dd6a960, L_0x55a15dd6a960, C4<1>, C4<1>;
v0x55a15ced5e10_0 .net "in0", 0 0, L_0x55a15dd6a620;  alias, 1 drivers
v0x55a15ced48d0_0 .net "in1", 0 0, L_0x55a15dd6aab0;  1 drivers
v0x55a15ced4970_0 .net "out", 0 0, L_0x55a15dd6a9f0;  alias, 1 drivers
v0x55a15ceb6ee0_0 .net "w0", 0 0, L_0x55a15dd6a960;  1 drivers
S_0x55a15bc29200 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15bc10e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6acc0 .functor NAND 1, L_0x55a15dd6ae10, L_0x55a15dd69be0, C4<1>, C4<1>;
L_0x55a15dd6ad50 .functor NAND 1, L_0x55a15dd6acc0, L_0x55a15dd6acc0, C4<1>, C4<1>;
v0x55a15bc293f0_0 .net "in0", 0 0, L_0x55a15dd6ae10;  1 drivers
v0x55a15bc294d0_0 .net "in1", 0 0, L_0x55a15dd69be0;  alias, 1 drivers
v0x55a15ceb59a0_0 .net "out", 0 0, L_0x55a15dd6ad50;  alias, 1 drivers
v0x55a15ceb5a40_0 .net "w0", 0 0, L_0x55a15dd6acc0;  1 drivers
S_0x55a15bc249f0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15bc10e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6aef0 .functor NAND 1, L_0x55a15dd6a9f0, L_0x55a15dd6a9f0, C4<1>, C4<1>;
L_0x55a15dd6af80 .functor NAND 1, L_0x55a15dd6ad50, L_0x55a15dd6ad50, C4<1>, C4<1>;
L_0x55a15dd6b0a0 .functor NAND 1, L_0x55a15dd6aef0, L_0x55a15dd6af80, C4<1>, C4<1>;
v0x55a15bc24c10_0 .net "in0", 0 0, L_0x55a15dd6a9f0;  alias, 1 drivers
v0x55a15bc24ce0_0 .net "in1", 0 0, L_0x55a15dd6ad50;  alias, 1 drivers
v0x55a15ce482f0_0 .net "out", 0 0, L_0x55a15dd6b0a0;  alias, 1 drivers
v0x55a15ce46db0_0 .net "w0", 0 0, L_0x55a15dd6aef0;  1 drivers
v0x55a15ce46e50_0 .net "w1", 0 0, L_0x55a15dd6af80;  1 drivers
S_0x55a15bc2cc70 .scope module, "fa30" "FULL_ADDER" 3 36, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd91d40 .functor OR 1, L_0x55a15dd91cb0, L_0x55a15dd91300, C4<0>, C4<0>;
v0x55a15ce6a8f0_0 .net "a", 0 0, L_0x55a15ce7bc90;  1 drivers
v0x55a15ce69440_0 .net "b", 0 0, L_0x55a15dd92020;  1 drivers
v0x55a15ce67280_0 .net "carry", 0 0, L_0x55a15dd91d40;  alias, 1 drivers
v0x55a15ce65cb0_0 .net "carry0", 0 0, L_0x55a15dd91300;  1 drivers
v0x55a15ce65d50_0 .net "carry1", 0 0, L_0x55a15dd91cb0;  1 drivers
v0x55a15ce63af0_0 .net "cin", 0 0, L_0x55a15dd90530;  alias, 1 drivers
v0x55a15ce63b90_0 .net "sum", 0 0, L_0x55a15dd91b20;  1 drivers
v0x55a15ce625b0_0 .net "sum0", 0 0, L_0x55a15dd910a0;  1 drivers
S_0x55a15bc2ce40 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15bc2cc70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15ce829f0_0 .net "a", 0 0, L_0x55a15ce7bc90;  alias, 1 drivers
v0x55a15ce82a90_0 .net "b", 0 0, L_0x55a15dd92020;  alias, 1 drivers
v0x55a15ce814b0_0 .net "carry", 0 0, L_0x55a15dd91300;  alias, 1 drivers
v0x55a15ce81550_0 .net "sum", 0 0, L_0x55a15dd910a0;  alias, 1 drivers
S_0x55a15bc2aa00 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15bc2ce40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd91270 .functor NAND 1, L_0x55a15ce7bc90, L_0x55a15dd92020, C4<1>, C4<1>;
L_0x55a15dd91300 .functor NAND 1, L_0x55a15dd91270, L_0x55a15dd91270, C4<1>, C4<1>;
v0x55a15bc2ac60_0 .net "in0", 0 0, L_0x55a15ce7bc90;  alias, 1 drivers
v0x55a15bc2ad40_0 .net "in1", 0 0, L_0x55a15dd92020;  alias, 1 drivers
v0x55a15ce93cf0_0 .net "out", 0 0, L_0x55a15dd91300;  alias, 1 drivers
v0x55a15ce93d90_0 .net "w0", 0 0, L_0x55a15dd91270;  1 drivers
S_0x55a15bc30fe0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15bc2ce40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd90ca0 .functor NOT 1, L_0x55a15dd92020, C4<0>, C4<0>, C4<0>;
L_0x55a15dd90ea0 .functor NOT 1, L_0x55a15ce7bc90, C4<0>, C4<0>, C4<0>;
v0x55a15ce897f0_0 .net "in0", 0 0, L_0x55a15ce7bc90;  alias, 1 drivers
v0x55a15ce882b0_0 .net "in1", 0 0, L_0x55a15dd92020;  alias, 1 drivers
v0x55a15ce860f0_0 .net "out", 0 0, L_0x55a15dd910a0;  alias, 1 drivers
v0x55a15ce86190_0 .net "w0", 0 0, L_0x55a15dd90c30;  1 drivers
v0x55a15ce84bb0_0 .net "w1", 0 0, L_0x55a15dd90de0;  1 drivers
S_0x55a15bc31200 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15bc30fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd90ba0 .functor NAND 1, L_0x55a15ce7bc90, L_0x55a15dd90ca0, C4<1>, C4<1>;
L_0x55a15dd90c30 .functor NAND 1, L_0x55a15dd90ba0, L_0x55a15dd90ba0, C4<1>, C4<1>;
v0x55a15ce927b0_0 .net "in0", 0 0, L_0x55a15ce7bc90;  alias, 1 drivers
v0x55a15ce92850_0 .net "in1", 0 0, L_0x55a15dd90ca0;  1 drivers
v0x55a15ce905f0_0 .net "out", 0 0, L_0x55a15dd90c30;  alias, 1 drivers
v0x55a15ce8f0b0_0 .net "w0", 0 0, L_0x55a15dd90ba0;  1 drivers
S_0x55a15bc2dfa0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15bc30fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd90d50 .functor NAND 1, L_0x55a15dd90ea0, L_0x55a15dd92020, C4<1>, C4<1>;
L_0x55a15dd90de0 .functor NAND 1, L_0x55a15dd90d50, L_0x55a15dd90d50, C4<1>, C4<1>;
v0x55a15bc2e1c0_0 .net "in0", 0 0, L_0x55a15dd90ea0;  1 drivers
v0x55a15bc2e2a0_0 .net "in1", 0 0, L_0x55a15dd92020;  alias, 1 drivers
v0x55a15ce338f0_0 .net "out", 0 0, L_0x55a15dd90de0;  alias, 1 drivers
v0x55a15ce323b0_0 .net "w0", 0 0, L_0x55a15dd90d50;  1 drivers
S_0x55a15bc43210 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15bc30fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd90f80 .functor NAND 1, L_0x55a15dd90c30, L_0x55a15dd90c30, C4<1>, C4<1>;
L_0x55a15dd91010 .functor NAND 1, L_0x55a15dd90de0, L_0x55a15dd90de0, C4<1>, C4<1>;
L_0x55a15dd910a0 .functor NAND 1, L_0x55a15dd90f80, L_0x55a15dd91010, C4<1>, C4<1>;
v0x55a15bc43460_0 .net "in0", 0 0, L_0x55a15dd90c30;  alias, 1 drivers
v0x55a15bc43530_0 .net "in1", 0 0, L_0x55a15dd90de0;  alias, 1 drivers
v0x55a15ce8cef0_0 .net "out", 0 0, L_0x55a15dd910a0;  alias, 1 drivers
v0x55a15ce8cf90_0 .net "w0", 0 0, L_0x55a15dd90f80;  1 drivers
v0x55a15ce8b9b0_0 .net "w1", 0 0, L_0x55a15dd91010;  1 drivers
S_0x55a15bc40fb0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15bc2cc70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15ce6cab0_0 .net "a", 0 0, L_0x55a15dd910a0;  alias, 1 drivers
v0x55a15ce6cb50_0 .net "b", 0 0, L_0x55a15dd90530;  alias, 1 drivers
v0x55a15ce30280_0 .net "carry", 0 0, L_0x55a15dd91cb0;  alias, 1 drivers
v0x55a15ce2ecb0_0 .net "sum", 0 0, L_0x55a15dd91b20;  alias, 1 drivers
S_0x55a15bc411a0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15bc40fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd91c20 .functor NAND 1, L_0x55a15dd910a0, L_0x55a15dd90530, C4<1>, C4<1>;
L_0x55a15dd91cb0 .functor NAND 1, L_0x55a15dd91c20, L_0x55a15dd91c20, C4<1>, C4<1>;
v0x55a15ce7f2f0_0 .net "in0", 0 0, L_0x55a15dd910a0;  alias, 1 drivers
v0x55a15ce7f390_0 .net "in1", 0 0, L_0x55a15dd90530;  alias, 1 drivers
v0x55a15ce7ddb0_0 .net "out", 0 0, L_0x55a15dd91cb0;  alias, 1 drivers
v0x55a15ce7de50_0 .net "w0", 0 0, L_0x55a15dd91c20;  1 drivers
S_0x55a15bb96b30 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15bc40fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd91530 .functor NOT 1, L_0x55a15dd90530, C4<0>, C4<0>, C4<0>;
L_0x55a15dd91890 .functor NOT 1, L_0x55a15dd910a0, C4<0>, C4<0>, C4<0>;
v0x55a15ce738b0_0 .net "in0", 0 0, L_0x55a15dd910a0;  alias, 1 drivers
v0x55a15ce73950_0 .net "in1", 0 0, L_0x55a15dd90530;  alias, 1 drivers
v0x55a15ce716f0_0 .net "out", 0 0, L_0x55a15dd91b20;  alias, 1 drivers
v0x55a15ce701b0_0 .net "w0", 0 0, L_0x55a15dd91470;  1 drivers
v0x55a15ce6dff0_0 .net "w1", 0 0, L_0x55a15dd917d0;  1 drivers
S_0x55a15bb96d50 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15bb96b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd913e0 .functor NAND 1, L_0x55a15dd910a0, L_0x55a15dd91530, C4<1>, C4<1>;
L_0x55a15dd91470 .functor NAND 1, L_0x55a15dd913e0, L_0x55a15dd913e0, C4<1>, C4<1>;
v0x55a15ce7bbf0_0 .net "in0", 0 0, L_0x55a15dd910a0;  alias, 1 drivers
v0x55a15ce7a6b0_0 .net "in1", 0 0, L_0x55a15dd91530;  1 drivers
v0x55a15ce7a750_0 .net "out", 0 0, L_0x55a15dd91470;  alias, 1 drivers
v0x55a15ce784f0_0 .net "w0", 0 0, L_0x55a15dd913e0;  1 drivers
S_0x55a15cf23230 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15bb96b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd91740 .functor NAND 1, L_0x55a15dd91890, L_0x55a15dd90530, C4<1>, C4<1>;
L_0x55a15dd917d0 .functor NAND 1, L_0x55a15dd91740, L_0x55a15dd91740, C4<1>, C4<1>;
v0x55a15cf23420_0 .net "in0", 0 0, L_0x55a15dd91890;  1 drivers
v0x55a15cf23500_0 .net "in1", 0 0, L_0x55a15dd90530;  alias, 1 drivers
v0x55a15cf23610_0 .net "out", 0 0, L_0x55a15dd917d0;  alias, 1 drivers
v0x55a15ce76fb0_0 .net "w0", 0 0, L_0x55a15dd91740;  1 drivers
S_0x55a15ce98e10 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15bb96b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd91970 .functor NAND 1, L_0x55a15dd91470, L_0x55a15dd91470, C4<1>, C4<1>;
L_0x55a15dd91a00 .functor NAND 1, L_0x55a15dd917d0, L_0x55a15dd917d0, C4<1>, C4<1>;
L_0x55a15dd91b20 .functor NAND 1, L_0x55a15dd91970, L_0x55a15dd91a00, C4<1>, C4<1>;
v0x55a15ce99030_0 .net "in0", 0 0, L_0x55a15dd91470;  alias, 1 drivers
v0x55a15ce99100_0 .net "in1", 0 0, L_0x55a15dd917d0;  alias, 1 drivers
v0x55a15ce991d0_0 .net "out", 0 0, L_0x55a15dd91b20;  alias, 1 drivers
v0x55a15ce74df0_0 .net "w0", 0 0, L_0x55a15dd91970;  1 drivers
v0x55a15ce74e90_0 .net "w1", 0 0, L_0x55a15dd91a00;  1 drivers
S_0x55a15d3d8150 .scope module, "fa31" "FULL_ADDER" 3 37, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd93560 .functor OR 1, L_0x55a15dd934d0, L_0x55a15dd92b20, C4<0>, C4<0>;
v0x55a15cdd34f0_0 .net "a", 0 0, L_0x55a15ce0e470;  1 drivers
v0x55a15cdd13c0_0 .net "b", 0 0, L_0x55a15dd93c50;  1 drivers
v0x55a15cdcfe80_0 .net "carry", 0 0, L_0x55a15dd93560;  alias, 1 drivers
v0x55a15cd74630_0 .net "carry0", 0 0, L_0x55a15dd92b20;  1 drivers
v0x55a15cd746d0_0 .net "carry1", 0 0, L_0x55a15dd934d0;  1 drivers
v0x55a15cd730f0_0 .net "cin", 0 0, L_0x55a15dd91d40;  alias, 1 drivers
v0x55a15cd73190_0 .net "sum", 0 0, L_0x55a15dd93340;  1 drivers
v0x55a15cdcdc30_0 .net "sum0", 0 0, L_0x55a15dd92910;  1 drivers
S_0x55a15d3d82d0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d3d8150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15ce27b40_0 .net "a", 0 0, L_0x55a15ce0e470;  alias, 1 drivers
v0x55a15ce27be0_0 .net "b", 0 0, L_0x55a15dd93c50;  alias, 1 drivers
v0x55a15ce1f760_0 .net "carry", 0 0, L_0x55a15dd92b20;  alias, 1 drivers
v0x55a15ce1f800_0 .net "sum", 0 0, L_0x55a15dd92910;  alias, 1 drivers
S_0x55a15d3d8450 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3d82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd92a90 .functor NAND 1, L_0x55a15ce0e470, L_0x55a15dd93c50, C4<1>, C4<1>;
L_0x55a15dd92b20 .functor NAND 1, L_0x55a15dd92a90, L_0x55a15dd92a90, C4<1>, C4<1>;
v0x55a15ce603f0_0 .net "in0", 0 0, L_0x55a15ce0e470;  alias, 1 drivers
v0x55a15ce5eeb0_0 .net "in1", 0 0, L_0x55a15dd93c50;  alias, 1 drivers
v0x55a15ce5ccf0_0 .net "out", 0 0, L_0x55a15dd92b20;  alias, 1 drivers
v0x55a15ce5cd90_0 .net "w0", 0 0, L_0x55a15dd92a90;  1 drivers
S_0x55a15d3d85d0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3d82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd924c0 .functor NOT 1, L_0x55a15dd93c50, C4<0>, C4<0>, C4<0>;
L_0x55a15dd92710 .functor NOT 1, L_0x55a15ce0e470, C4<0>, C4<0>, C4<0>;
v0x55a15ce4b9f0_0 .net "in0", 0 0, L_0x55a15ce0e470;  alias, 1 drivers
v0x55a15ce4a4b0_0 .net "in1", 0 0, L_0x55a15dd93c50;  alias, 1 drivers
v0x55a15ce4a550_0 .net "out", 0 0, L_0x55a15dd92910;  alias, 1 drivers
v0x55a15ce2cac0_0 .net "w0", 0 0, L_0x55a15dd92450;  1 drivers
v0x55a15ce2b580_0 .net "w1", 0 0, L_0x55a15dd92650;  1 drivers
S_0x55a15d3d8750 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3d85d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd923c0 .functor NAND 1, L_0x55a15ce0e470, L_0x55a15dd924c0, C4<1>, C4<1>;
L_0x55a15dd92450 .functor NAND 1, L_0x55a15dd923c0, L_0x55a15dd923c0, C4<1>, C4<1>;
v0x55a15ce5b7b0_0 .net "in0", 0 0, L_0x55a15ce0e470;  alias, 1 drivers
v0x55a15ce5b850_0 .net "in1", 0 0, L_0x55a15dd924c0;  1 drivers
v0x55a15ce595f0_0 .net "out", 0 0, L_0x55a15dd92450;  alias, 1 drivers
v0x55a15ce59690_0 .net "w0", 0 0, L_0x55a15dd923c0;  1 drivers
S_0x55a15d3d88d0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3d85d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd925c0 .functor NAND 1, L_0x55a15dd92710, L_0x55a15dd93c50, C4<1>, C4<1>;
L_0x55a15dd92650 .functor NAND 1, L_0x55a15dd925c0, L_0x55a15dd925c0, C4<1>, C4<1>;
v0x55a15ce580b0_0 .net "in0", 0 0, L_0x55a15dd92710;  1 drivers
v0x55a15ce58150_0 .net "in1", 0 0, L_0x55a15dd93c50;  alias, 1 drivers
v0x55a15ce55ef0_0 .net "out", 0 0, L_0x55a15dd92650;  alias, 1 drivers
v0x55a15ce549b0_0 .net "w0", 0 0, L_0x55a15dd925c0;  1 drivers
S_0x55a15d3d8a50 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3d85d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd927f0 .functor NAND 1, L_0x55a15dd92450, L_0x55a15dd92450, C4<1>, C4<1>;
L_0x55a15dd92880 .functor NAND 1, L_0x55a15dd92650, L_0x55a15dd92650, C4<1>, C4<1>;
L_0x55a15dd92910 .functor NAND 1, L_0x55a15dd927f0, L_0x55a15dd92880, C4<1>, C4<1>;
v0x55a15ce527f0_0 .net "in0", 0 0, L_0x55a15dd92450;  alias, 1 drivers
v0x55a15ce512b0_0 .net "in1", 0 0, L_0x55a15dd92650;  alias, 1 drivers
v0x55a15ce4f0f0_0 .net "out", 0 0, L_0x55a15dd92910;  alias, 1 drivers
v0x55a15ce4dbb0_0 .net "w0", 0 0, L_0x55a15dd927f0;  1 drivers
v0x55a15ce4dc50_0 .net "w1", 0 0, L_0x55a15dd92880;  1 drivers
S_0x55a15d3d8bd0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d3d8150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cdd8130_0 .net "a", 0 0, L_0x55a15dd92910;  alias, 1 drivers
v0x55a15cdd81d0_0 .net "b", 0 0, L_0x55a15dd91d40;  alias, 1 drivers
v0x55a15cdd6c80_0 .net "carry", 0 0, L_0x55a15dd934d0;  alias, 1 drivers
v0x55a15cdd4a30_0 .net "sum", 0 0, L_0x55a15dd93340;  alias, 1 drivers
S_0x55a15d3d8d50 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3d8bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd93440 .functor NAND 1, L_0x55a15dd92910, L_0x55a15dd91d40, C4<1>, C4<1>;
L_0x55a15dd934d0 .functor NAND 1, L_0x55a15dd93440, L_0x55a15dd93440, C4<1>, C4<1>;
v0x55a15ce1e220_0 .net "in0", 0 0, L_0x55a15dd92910;  alias, 1 drivers
v0x55a15ce1e2c0_0 .net "in1", 0 0, L_0x55a15dd91d40;  alias, 1 drivers
v0x55a15ce18090_0 .net "out", 0 0, L_0x55a15dd934d0;  alias, 1 drivers
v0x55a15ce18130_0 .net "w0", 0 0, L_0x55a15dd93440;  1 drivers
S_0x55a15d3d8ed0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3d8bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd92d50 .functor NOT 1, L_0x55a15dd91d40, C4<0>, C4<0>, C4<0>;
L_0x55a15dd930b0 .functor NOT 1, L_0x55a15dd92910, C4<0>, C4<0>, C4<0>;
v0x55a15cd7b430_0 .net "in0", 0 0, L_0x55a15dd92910;  alias, 1 drivers
v0x55a15cd7b4d0_0 .net "in1", 0 0, L_0x55a15dd91d40;  alias, 1 drivers
v0x55a15cd79ef0_0 .net "out", 0 0, L_0x55a15dd93340;  alias, 1 drivers
v0x55a15cd77d30_0 .net "w0", 0 0, L_0x55a15dd92c90;  1 drivers
v0x55a15cd767f0_0 .net "w1", 0 0, L_0x55a15dd92ff0;  1 drivers
S_0x55a15d3d9050 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3d8ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd92c00 .functor NAND 1, L_0x55a15dd92910, L_0x55a15dd92d50, C4<1>, C4<1>;
L_0x55a15dd92c90 .functor NAND 1, L_0x55a15dd92c00, L_0x55a15dd92c00, C4<1>, C4<1>;
v0x55a15ce0e3d0_0 .net "in0", 0 0, L_0x55a15dd92910;  alias, 1 drivers
v0x55a15cd89030_0 .net "in1", 0 0, L_0x55a15dd92d50;  1 drivers
v0x55a15cd890d0_0 .net "out", 0 0, L_0x55a15dd92c90;  alias, 1 drivers
v0x55a15cd87af0_0 .net "w0", 0 0, L_0x55a15dd92c00;  1 drivers
S_0x55a15d3d91d0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3d8ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd92f60 .functor NAND 1, L_0x55a15dd930b0, L_0x55a15dd91d40, C4<1>, C4<1>;
L_0x55a15dd92ff0 .functor NAND 1, L_0x55a15dd92f60, L_0x55a15dd92f60, C4<1>, C4<1>;
v0x55a15cd85930_0 .net "in0", 0 0, L_0x55a15dd930b0;  1 drivers
v0x55a15cd859d0_0 .net "in1", 0 0, L_0x55a15dd91d40;  alias, 1 drivers
v0x55a15cd843f0_0 .net "out", 0 0, L_0x55a15dd92ff0;  alias, 1 drivers
v0x55a15cd84490_0 .net "w0", 0 0, L_0x55a15dd92f60;  1 drivers
S_0x55a15d3d9350 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3d8ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd93190 .functor NAND 1, L_0x55a15dd92c90, L_0x55a15dd92c90, C4<1>, C4<1>;
L_0x55a15dd93220 .functor NAND 1, L_0x55a15dd92ff0, L_0x55a15dd92ff0, C4<1>, C4<1>;
L_0x55a15dd93340 .functor NAND 1, L_0x55a15dd93190, L_0x55a15dd93220, C4<1>, C4<1>;
v0x55a15cd82230_0 .net "in0", 0 0, L_0x55a15dd92c90;  alias, 1 drivers
v0x55a15cd80cf0_0 .net "in1", 0 0, L_0x55a15dd92ff0;  alias, 1 drivers
v0x55a15cd7eb30_0 .net "out", 0 0, L_0x55a15dd93340;  alias, 1 drivers
v0x55a15cd7d5f0_0 .net "w0", 0 0, L_0x55a15dd93190;  1 drivers
v0x55a15cd7d690_0 .net "w1", 0 0, L_0x55a15dd93220;  1 drivers
S_0x55a15d3d94d0 .scope module, "fa32" "FULL_ADDER" 3 38, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd951f0 .functor OR 1, L_0x55a15dd95160, L_0x55a15dd94980, C4<0>, C4<0>;
v0x55a15cd91ff0_0 .net "a", 0 0, L_0x55a15dd954d0;  1 drivers
v0x55a15cd8fec0_0 .net "b", 0 0, L_0x55a15dd95890;  1 drivers
v0x55a15cd8e980_0 .net "carry", 0 0, L_0x55a15dd951f0;  alias, 1 drivers
v0x55a15cefcf40_0 .net "carry0", 0 0, L_0x55a15dd94980;  1 drivers
v0x55a15cefcfe0_0 .net "carry1", 0 0, L_0x55a15dd95160;  1 drivers
v0x55a15ce72b20_0 .net "cin", 0 0, L_0x55a15dd93560;  alias, 1 drivers
v0x55a15ce72bc0_0 .net "sum", 0 0, L_0x55a15dd94fd0;  1 drivers
v0x55a15d3d6670_0 .net "sum0", 0 0, L_0x55a15dd94790;  1 drivers
S_0x55a15d3d9650 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d3d94d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cdb0ef0_0 .net "a", 0 0, L_0x55a15dd954d0;  alias, 1 drivers
v0x55a15cdb0f90_0 .net "b", 0 0, L_0x55a15dd95890;  alias, 1 drivers
v0x55a15cdaed30_0 .net "carry", 0 0, L_0x55a15dd94980;  alias, 1 drivers
v0x55a15cdaedd0_0 .net "sum", 0 0, L_0x55a15dd94790;  alias, 1 drivers
S_0x55a15d3d97d0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3d9650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd94910 .functor NAND 1, L_0x55a15dd954d0, L_0x55a15dd95890, C4<1>, C4<1>;
L_0x55a15dd94980 .functor NAND 1, L_0x55a15dd94910, L_0x55a15dd94910, C4<1>, C4<1>;
v0x55a15cdcc6f0_0 .net "in0", 0 0, L_0x55a15dd954d0;  alias, 1 drivers
v0x55a15cdca530_0 .net "in1", 0 0, L_0x55a15dd95890;  alias, 1 drivers
v0x55a15cdc8ff0_0 .net "out", 0 0, L_0x55a15dd94980;  alias, 1 drivers
v0x55a15cdc9090_0 .net "w0", 0 0, L_0x55a15dd94910;  1 drivers
S_0x55a15d3d9950 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3d9650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd944f0 .functor NOT 1, L_0x55a15dd95890, C4<0>, C4<0>, C4<0>;
L_0x55a15dd94640 .functor NOT 1, L_0x55a15dd954d0, C4<0>, C4<0>, C4<0>;
v0x55a15cdb7cf0_0 .net "in0", 0 0, L_0x55a15dd954d0;  alias, 1 drivers
v0x55a15cdb5b30_0 .net "in1", 0 0, L_0x55a15dd95890;  alias, 1 drivers
v0x55a15cdb5bd0_0 .net "out", 0 0, L_0x55a15dd94790;  alias, 1 drivers
v0x55a15cdb45f0_0 .net "w0", 0 0, L_0x55a15dd94480;  1 drivers
v0x55a15cdb2430_0 .net "w1", 0 0, L_0x55a15dd945d0;  1 drivers
S_0x55a15d3d9ad0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3d9950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd94410 .functor NAND 1, L_0x55a15dd954d0, L_0x55a15dd944f0, C4<1>, C4<1>;
L_0x55a15dd94480 .functor NAND 1, L_0x55a15dd94410, L_0x55a15dd94410, C4<1>, C4<1>;
v0x55a15cdc6e30_0 .net "in0", 0 0, L_0x55a15dd954d0;  alias, 1 drivers
v0x55a15cdc6ed0_0 .net "in1", 0 0, L_0x55a15dd944f0;  1 drivers
v0x55a15cdc58f0_0 .net "out", 0 0, L_0x55a15dd94480;  alias, 1 drivers
v0x55a15cdc5990_0 .net "w0", 0 0, L_0x55a15dd94410;  1 drivers
S_0x55a15d3d9c50 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3d9950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd94560 .functor NAND 1, L_0x55a15dd94640, L_0x55a15dd95890, C4<1>, C4<1>;
L_0x55a15dd945d0 .functor NAND 1, L_0x55a15dd94560, L_0x55a15dd94560, C4<1>, C4<1>;
v0x55a15cdc3730_0 .net "in0", 0 0, L_0x55a15dd94640;  1 drivers
v0x55a15cdc37d0_0 .net "in1", 0 0, L_0x55a15dd95890;  alias, 1 drivers
v0x55a15cdc21f0_0 .net "out", 0 0, L_0x55a15dd945d0;  alias, 1 drivers
v0x55a15cdc0030_0 .net "w0", 0 0, L_0x55a15dd94560;  1 drivers
S_0x55a15d3d9dd0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3d9950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd946b0 .functor NAND 1, L_0x55a15dd94480, L_0x55a15dd94480, C4<1>, C4<1>;
L_0x55a15dd94720 .functor NAND 1, L_0x55a15dd945d0, L_0x55a15dd945d0, C4<1>, C4<1>;
L_0x55a15dd94790 .functor NAND 1, L_0x55a15dd946b0, L_0x55a15dd94720, C4<1>, C4<1>;
v0x55a15cdbeaf0_0 .net "in0", 0 0, L_0x55a15dd94480;  alias, 1 drivers
v0x55a15cdbc930_0 .net "in1", 0 0, L_0x55a15dd945d0;  alias, 1 drivers
v0x55a15cdbb3f0_0 .net "out", 0 0, L_0x55a15dd94790;  alias, 1 drivers
v0x55a15cdb9230_0 .net "w0", 0 0, L_0x55a15dd946b0;  1 drivers
v0x55a15cdb92d0_0 .net "w1", 0 0, L_0x55a15dd94720;  1 drivers
S_0x55a15d3d9f50 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d3d94d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cd96c30_0 .net "a", 0 0, L_0x55a15dd94790;  alias, 1 drivers
v0x55a15cd96cd0_0 .net "b", 0 0, L_0x55a15dd93560;  alias, 1 drivers
v0x55a15cd95780_0 .net "carry", 0 0, L_0x55a15dd95160;  alias, 1 drivers
v0x55a15cd93530_0 .net "sum", 0 0, L_0x55a15dd94fd0;  alias, 1 drivers
S_0x55a15d3da0d0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3d9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd950d0 .functor NAND 1, L_0x55a15dd94790, L_0x55a15dd93560, C4<1>, C4<1>;
L_0x55a15dd95160 .functor NAND 1, L_0x55a15dd950d0, L_0x55a15dd950d0, C4<1>, C4<1>;
v0x55a15cdad7f0_0 .net "in0", 0 0, L_0x55a15dd94790;  alias, 1 drivers
v0x55a15cdad890_0 .net "in1", 0 0, L_0x55a15dd93560;  alias, 1 drivers
v0x55a15cd70f30_0 .net "out", 0 0, L_0x55a15dd95160;  alias, 1 drivers
v0x55a15cd70fd0_0 .net "w0", 0 0, L_0x55a15dd950d0;  1 drivers
S_0x55a15d3da250 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3d9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd94ad0 .functor NOT 1, L_0x55a15dd93560, C4<0>, C4<0>, C4<0>;
L_0x55a15dd94d80 .functor NOT 1, L_0x55a15dd94790, C4<0>, C4<0>, C4<0>;
v0x55a15cd9da30_0 .net "in0", 0 0, L_0x55a15dd94790;  alias, 1 drivers
v0x55a15cd9dad0_0 .net "in1", 0 0, L_0x55a15dd93560;  alias, 1 drivers
v0x55a15cd9c4f0_0 .net "out", 0 0, L_0x55a15dd94fd0;  alias, 1 drivers
v0x55a15cd9a330_0 .net "w0", 0 0, L_0x55a15dd94a60;  1 drivers
v0x55a15cd98df0_0 .net "w1", 0 0, L_0x55a15dd94cc0;  1 drivers
S_0x55a15d3da3d0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3da250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd949f0 .functor NAND 1, L_0x55a15dd94790, L_0x55a15dd94ad0, C4<1>, C4<1>;
L_0x55a15dd94a60 .functor NAND 1, L_0x55a15dd949f0, L_0x55a15dd949f0, C4<1>, C4<1>;
v0x55a15cd6f9f0_0 .net "in0", 0 0, L_0x55a15dd94790;  alias, 1 drivers
v0x55a15cdab630_0 .net "in1", 0 0, L_0x55a15dd94ad0;  1 drivers
v0x55a15cdab6d0_0 .net "out", 0 0, L_0x55a15dd94a60;  alias, 1 drivers
v0x55a15cdaa0f0_0 .net "w0", 0 0, L_0x55a15dd949f0;  1 drivers
S_0x55a15d3da550 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3da250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd94c50 .functor NAND 1, L_0x55a15dd94d80, L_0x55a15dd93560, C4<1>, C4<1>;
L_0x55a15dd94cc0 .functor NAND 1, L_0x55a15dd94c50, L_0x55a15dd94c50, C4<1>, C4<1>;
v0x55a15cda7f30_0 .net "in0", 0 0, L_0x55a15dd94d80;  1 drivers
v0x55a15cda7fd0_0 .net "in1", 0 0, L_0x55a15dd93560;  alias, 1 drivers
v0x55a15cda69f0_0 .net "out", 0 0, L_0x55a15dd94cc0;  alias, 1 drivers
v0x55a15cda6a90_0 .net "w0", 0 0, L_0x55a15dd94c50;  1 drivers
S_0x55a15d3da6d0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3da250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd94e40 .functor NAND 1, L_0x55a15dd94a60, L_0x55a15dd94a60, C4<1>, C4<1>;
L_0x55a15dd94eb0 .functor NAND 1, L_0x55a15dd94cc0, L_0x55a15dd94cc0, C4<1>, C4<1>;
L_0x55a15dd94fd0 .functor NAND 1, L_0x55a15dd94e40, L_0x55a15dd94eb0, C4<1>, C4<1>;
v0x55a15cda4830_0 .net "in0", 0 0, L_0x55a15dd94a60;  alias, 1 drivers
v0x55a15cda32f0_0 .net "in1", 0 0, L_0x55a15dd94cc0;  alias, 1 drivers
v0x55a15cda1130_0 .net "out", 0 0, L_0x55a15dd94fd0;  alias, 1 drivers
v0x55a15cd9fbf0_0 .net "w0", 0 0, L_0x55a15dd94e40;  1 drivers
v0x55a15cd9fc90_0 .net "w1", 0 0, L_0x55a15dd94eb0;  1 drivers
S_0x55a15d3da850 .scope module, "fa4" "FULL_ADDER" 3 9, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd6c8d0 .functor OR 1, L_0x55a15dd6c840, L_0x55a15dd6bf20, C4<0>, C4<0>;
v0x55a15cf08840_0 .net "a", 0 0, L_0x55a15dd6caa0;  1 drivers
v0x55a15cf08900_0 .net "b", 0 0, L_0x55a15dd6cc50;  1 drivers
v0x55a15cf06680_0 .net "carry", 0 0, L_0x55a15dd6c8d0;  alias, 1 drivers
v0x55a15cf06720_0 .net "carry0", 0 0, L_0x55a15dd6bf20;  1 drivers
v0x55a15cf05140_0 .net "carry1", 0 0, L_0x55a15dd6c840;  1 drivers
v0x55a15cf02f80_0 .net "cin", 0 0, L_0x55a15dd6b2c0;  alias, 1 drivers
v0x55a15cf03020_0 .net "sum", 0 0, L_0x55a15dd6c6b0;  1 drivers
v0x55a15cf01a40_0 .net "sum0", 0 0, L_0x55a15dd6bd10;  1 drivers
S_0x55a15d3da9d0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d3da850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cec3c40_0 .net "a", 0 0, L_0x55a15dd6caa0;  alias, 1 drivers
v0x55a15cec3ce0_0 .net "b", 0 0, L_0x55a15dd6cc50;  alias, 1 drivers
v0x55a15cec1a80_0 .net "carry", 0 0, L_0x55a15dd6bf20;  alias, 1 drivers
v0x55a15cec1b20_0 .net "sum", 0 0, L_0x55a15dd6bd10;  alias, 1 drivers
S_0x55a15d3dab50 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3da9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6be90 .functor NAND 1, L_0x55a15dd6caa0, L_0x55a15dd6cc50, C4<1>, C4<1>;
L_0x55a15dd6bf20 .functor NAND 1, L_0x55a15dd6be90, L_0x55a15dd6be90, C4<1>, C4<1>;
v0x55a15cfaf0c0_0 .net "in0", 0 0, L_0x55a15dd6caa0;  alias, 1 drivers
v0x55a15cfaf160_0 .net "in1", 0 0, L_0x55a15dd6cc50;  alias, 1 drivers
v0x55a15cfaee10_0 .net "out", 0 0, L_0x55a15dd6bf20;  alias, 1 drivers
v0x55a15cfaeeb0_0 .net "w0", 0 0, L_0x55a15dd6be90;  1 drivers
S_0x55a15d3dacd0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3da9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6b890 .functor NOT 1, L_0x55a15dd6cc50, C4<0>, C4<0>, C4<0>;
L_0x55a15dd6ba40 .functor NOT 1, L_0x55a15dd6caa0, C4<0>, C4<0>, C4<0>;
v0x55a15cecaa40_0 .net "in0", 0 0, L_0x55a15dd6caa0;  alias, 1 drivers
v0x55a15cec8880_0 .net "in1", 0 0, L_0x55a15dd6cc50;  alias, 1 drivers
v0x55a15cec7340_0 .net "out", 0 0, L_0x55a15dd6bd10;  alias, 1 drivers
v0x55a15cec73e0_0 .net "w0", 0 0, L_0x55a15dd6b820;  1 drivers
v0x55a15cec5180_0 .net "w1", 0 0, L_0x55a15dd6b9d0;  1 drivers
S_0x55a15d3dae50 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3dacd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6b790 .functor NAND 1, L_0x55a15dd6caa0, L_0x55a15dd6b890, C4<1>, C4<1>;
L_0x55a15dd6b820 .functor NAND 1, L_0x55a15dd6b790, L_0x55a15dd6b790, C4<1>, C4<1>;
v0x55a15cfaf920_0 .net "in0", 0 0, L_0x55a15dd6caa0;  alias, 1 drivers
v0x55a15cfaf9c0_0 .net "in1", 0 0, L_0x55a15dd6b890;  1 drivers
v0x55a15cfaf670_0 .net "out", 0 0, L_0x55a15dd6b820;  alias, 1 drivers
v0x55a15cfaf710_0 .net "w0", 0 0, L_0x55a15dd6b790;  1 drivers
S_0x55a15d3dafd0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3dacd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6b940 .functor NAND 1, L_0x55a15dd6ba40, L_0x55a15dd6cc50, C4<1>, C4<1>;
L_0x55a15dd6b9d0 .functor NAND 1, L_0x55a15dd6b940, L_0x55a15dd6b940, C4<1>, C4<1>;
v0x55a15cfaf3c0_0 .net "in0", 0 0, L_0x55a15dd6ba40;  1 drivers
v0x55a15cfaf460_0 .net "in1", 0 0, L_0x55a15dd6cc50;  alias, 1 drivers
v0x55a15d15e940_0 .net "out", 0 0, L_0x55a15dd6b9d0;  alias, 1 drivers
v0x55a15ced2d80_0 .net "w0", 0 0, L_0x55a15dd6b940;  1 drivers
S_0x55a15d3db150 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3dacd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6bad0 .functor NAND 1, L_0x55a15dd6b820, L_0x55a15dd6b820, C4<1>, C4<1>;
L_0x55a15dd6bbf0 .functor NAND 1, L_0x55a15dd6b9d0, L_0x55a15dd6b9d0, C4<1>, C4<1>;
L_0x55a15dd6bd10 .functor NAND 1, L_0x55a15dd6bad0, L_0x55a15dd6bbf0, C4<1>, C4<1>;
v0x55a15ced1840_0 .net "in0", 0 0, L_0x55a15dd6b820;  alias, 1 drivers
v0x55a15cecf680_0 .net "in1", 0 0, L_0x55a15dd6b9d0;  alias, 1 drivers
v0x55a15cece140_0 .net "out", 0 0, L_0x55a15dd6bd10;  alias, 1 drivers
v0x55a15cecbf80_0 .net "w0", 0 0, L_0x55a15dd6bad0;  1 drivers
v0x55a15cecc020_0 .net "w1", 0 0, L_0x55a15dd6bbf0;  1 drivers
S_0x55a15d3db2d0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d3da850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cf0bf40_0 .net "a", 0 0, L_0x55a15dd6bd10;  alias, 1 drivers
v0x55a15cf0bfe0_0 .net "b", 0 0, L_0x55a15dd6b2c0;  alias, 1 drivers
v0x55a15cf09d80_0 .net "carry", 0 0, L_0x55a15dd6c840;  alias, 1 drivers
v0x55a15cf09e20_0 .net "sum", 0 0, L_0x55a15dd6c6b0;  alias, 1 drivers
S_0x55a15d3db450 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3db2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6c7b0 .functor NAND 1, L_0x55a15dd6bd10, L_0x55a15dd6b2c0, C4<1>, C4<1>;
L_0x55a15dd6c840 .functor NAND 1, L_0x55a15dd6c7b0, L_0x55a15dd6c7b0, C4<1>, C4<1>;
v0x55a15cec0540_0 .net "in0", 0 0, L_0x55a15dd6bd10;  alias, 1 drivers
v0x55a15cec05e0_0 .net "in1", 0 0, L_0x55a15dd6b2c0;  alias, 1 drivers
v0x55a15cf21e80_0 .net "out", 0 0, L_0x55a15dd6c840;  alias, 1 drivers
v0x55a15cf20940_0 .net "w0", 0 0, L_0x55a15dd6c7b0;  1 drivers
S_0x55a15d3db5d0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3db2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6c150 .functor NOT 1, L_0x55a15dd6b2c0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd6c4b0 .functor NOT 1, L_0x55a15dd6bd10, C4<0>, C4<0>, C4<0>;
v0x55a15cf12d40_0 .net "in0", 0 0, L_0x55a15dd6bd10;  alias, 1 drivers
v0x55a15cf12de0_0 .net "in1", 0 0, L_0x55a15dd6b2c0;  alias, 1 drivers
v0x55a15cf10b80_0 .net "out", 0 0, L_0x55a15dd6c6b0;  alias, 1 drivers
v0x55a15cf0f640_0 .net "w0", 0 0, L_0x55a15dd6c090;  1 drivers
v0x55a15cf0d480_0 .net "w1", 0 0, L_0x55a15dd6c3f0;  1 drivers
S_0x55a15d3db750 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3db5d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6c000 .functor NAND 1, L_0x55a15dd6bd10, L_0x55a15dd6c150, C4<1>, C4<1>;
L_0x55a15dd6c090 .functor NAND 1, L_0x55a15dd6c000, L_0x55a15dd6c000, C4<1>, C4<1>;
v0x55a15cf209e0_0 .net "in0", 0 0, L_0x55a15dd6bd10;  alias, 1 drivers
v0x55a15cf1e780_0 .net "in1", 0 0, L_0x55a15dd6c150;  1 drivers
v0x55a15cf1e820_0 .net "out", 0 0, L_0x55a15dd6c090;  alias, 1 drivers
v0x55a15cf1d240_0 .net "w0", 0 0, L_0x55a15dd6c000;  1 drivers
S_0x55a15d3db8d0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3db5d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6c360 .functor NAND 1, L_0x55a15dd6c4b0, L_0x55a15dd6b2c0, C4<1>, C4<1>;
L_0x55a15dd6c3f0 .functor NAND 1, L_0x55a15dd6c360, L_0x55a15dd6c360, C4<1>, C4<1>;
v0x55a15cf1b080_0 .net "in0", 0 0, L_0x55a15dd6c4b0;  1 drivers
v0x55a15cf19b40_0 .net "in1", 0 0, L_0x55a15dd6b2c0;  alias, 1 drivers
v0x55a15cebe380_0 .net "out", 0 0, L_0x55a15dd6c3f0;  alias, 1 drivers
v0x55a15cebe420_0 .net "w0", 0 0, L_0x55a15dd6c360;  1 drivers
S_0x55a15d3dba50 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3db5d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6c590 .functor NAND 1, L_0x55a15dd6c090, L_0x55a15dd6c090, C4<1>, C4<1>;
L_0x55a15dd6c620 .functor NAND 1, L_0x55a15dd6c3f0, L_0x55a15dd6c3f0, C4<1>, C4<1>;
L_0x55a15dd6c6b0 .functor NAND 1, L_0x55a15dd6c590, L_0x55a15dd6c620, C4<1>, C4<1>;
v0x55a15cebce40_0 .net "in0", 0 0, L_0x55a15dd6c090;  alias, 1 drivers
v0x55a15cf17980_0 .net "in1", 0 0, L_0x55a15dd6c3f0;  alias, 1 drivers
v0x55a15cf16440_0 .net "out", 0 0, L_0x55a15dd6c6b0;  alias, 1 drivers
v0x55a15cf14280_0 .net "w0", 0 0, L_0x55a15dd6c590;  1 drivers
v0x55a15cf14320_0 .net "w1", 0 0, L_0x55a15dd6c620;  1 drivers
S_0x55a15d3dbbd0 .scope module, "fa5" "FULL_ADDER" 3 10, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd6df10 .functor OR 1, L_0x55a15dd6de80, L_0x55a15dd6d560, C4<0>, C4<0>;
v0x55a15ce40620_0 .net "a", 0 0, L_0x55a15dd6e0e0;  1 drivers
v0x55a15ce406c0_0 .net "b", 0 0, L_0x55a15dd6e290;  1 drivers
v0x55a15ce3e460_0 .net "carry", 0 0, L_0x55a15dd6df10;  alias, 1 drivers
v0x55a15ce3e500_0 .net "carry0", 0 0, L_0x55a15dd6d560;  1 drivers
v0x55a15ce3cf20_0 .net "carry1", 0 0, L_0x55a15dd6de80;  1 drivers
v0x55a15ce3ad60_0 .net "cin", 0 0, L_0x55a15dd6c8d0;  alias, 1 drivers
v0x55a15ce3ae00_0 .net "sum", 0 0, L_0x55a15dd6dcf0;  1 drivers
v0x55a15ce39820_0 .net "sum0", 0 0, L_0x55a15dd6d350;  1 drivers
S_0x55a15d3dbd50 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d3dbbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cee7780_0 .net "a", 0 0, L_0x55a15dd6e0e0;  alias, 1 drivers
v0x55a15cee7820_0 .net "b", 0 0, L_0x55a15dd6e290;  alias, 1 drivers
v0x55a15cee6240_0 .net "carry", 0 0, L_0x55a15dd6d560;  alias, 1 drivers
v0x55a15cee62e0_0 .net "sum", 0 0, L_0x55a15dd6d350;  alias, 1 drivers
S_0x55a15d3dbed0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3dbd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6d4d0 .functor NAND 1, L_0x55a15dd6e0e0, L_0x55a15dd6e290, C4<1>, C4<1>;
L_0x55a15dd6d560 .functor NAND 1, L_0x55a15dd6d4d0, L_0x55a15dd6d4d0, C4<1>, C4<1>;
v0x55a15cf01b00_0 .net "in0", 0 0, L_0x55a15dd6e0e0;  alias, 1 drivers
v0x55a15ceff880_0 .net "in1", 0 0, L_0x55a15dd6e290;  alias, 1 drivers
v0x55a15ceff920_0 .net "out", 0 0, L_0x55a15dd6d560;  alias, 1 drivers
v0x55a15cefe340_0 .net "w0", 0 0, L_0x55a15dd6d4d0;  1 drivers
S_0x55a15d3dc050 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3dbd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6cf50 .functor NOT 1, L_0x55a15dd6e290, C4<0>, C4<0>, C4<0>;
L_0x55a15dd6d150 .functor NOT 1, L_0x55a15dd6e0e0, C4<0>, C4<0>, C4<0>;
v0x55a15ceee580_0 .net "in0", 0 0, L_0x55a15dd6e0e0;  alias, 1 drivers
v0x55a15ceed040_0 .net "in1", 0 0, L_0x55a15dd6e290;  alias, 1 drivers
v0x55a15ceeae80_0 .net "out", 0 0, L_0x55a15dd6d350;  alias, 1 drivers
v0x55a15ceeaf20_0 .net "w0", 0 0, L_0x55a15dd6cee0;  1 drivers
v0x55a15cee9940_0 .net "w1", 0 0, L_0x55a15dd6d090;  1 drivers
S_0x55a15d3dc1d0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3dc050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6ce50 .functor NAND 1, L_0x55a15dd6e0e0, L_0x55a15dd6cf50, C4<1>, C4<1>;
L_0x55a15dd6cee0 .functor NAND 1, L_0x55a15dd6ce50, L_0x55a15dd6ce50, C4<1>, C4<1>;
v0x55a15cefc180_0 .net "in0", 0 0, L_0x55a15dd6e0e0;  alias, 1 drivers
v0x55a15cefc220_0 .net "in1", 0 0, L_0x55a15dd6cf50;  1 drivers
v0x55a15cefac40_0 .net "out", 0 0, L_0x55a15dd6cee0;  alias, 1 drivers
v0x55a15cef8a80_0 .net "w0", 0 0, L_0x55a15dd6ce50;  1 drivers
S_0x55a15d3dc350 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3dc050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6d000 .functor NAND 1, L_0x55a15dd6d150, L_0x55a15dd6e290, C4<1>, C4<1>;
L_0x55a15dd6d090 .functor NAND 1, L_0x55a15dd6d000, L_0x55a15dd6d000, C4<1>, C4<1>;
v0x55a15cef7540_0 .net "in0", 0 0, L_0x55a15dd6d150;  1 drivers
v0x55a15cef7600_0 .net "in1", 0 0, L_0x55a15dd6e290;  alias, 1 drivers
v0x55a15cebac80_0 .net "out", 0 0, L_0x55a15dd6d090;  alias, 1 drivers
v0x55a15ceb9740_0 .net "w0", 0 0, L_0x55a15dd6d000;  1 drivers
S_0x55a15d3dc4d0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3dc050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6d230 .functor NAND 1, L_0x55a15dd6cee0, L_0x55a15dd6cee0, C4<1>, C4<1>;
L_0x55a15dd6d2c0 .functor NAND 1, L_0x55a15dd6d090, L_0x55a15dd6d090, C4<1>, C4<1>;
L_0x55a15dd6d350 .functor NAND 1, L_0x55a15dd6d230, L_0x55a15dd6d2c0, C4<1>, C4<1>;
v0x55a15cef5380_0 .net "in0", 0 0, L_0x55a15dd6cee0;  alias, 1 drivers
v0x55a15cef3e40_0 .net "in1", 0 0, L_0x55a15dd6d090;  alias, 1 drivers
v0x55a15cef1c80_0 .net "out", 0 0, L_0x55a15dd6d350;  alias, 1 drivers
v0x55a15cef0740_0 .net "w0", 0 0, L_0x55a15dd6d230;  1 drivers
v0x55a15cef07e0_0 .net "w1", 0 0, L_0x55a15dd6d2c0;  1 drivers
S_0x55a15d3dc650 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d3dbbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15ce43d20_0 .net "a", 0 0, L_0x55a15dd6d350;  alias, 1 drivers
v0x55a15ce43dc0_0 .net "b", 0 0, L_0x55a15dd6c8d0;  alias, 1 drivers
v0x55a15ce41b60_0 .net "carry", 0 0, L_0x55a15dd6de80;  alias, 1 drivers
v0x55a15ce41c00_0 .net "sum", 0 0, L_0x55a15dd6dcf0;  alias, 1 drivers
S_0x55a15d3dc7d0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3dc650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6ddf0 .functor NAND 1, L_0x55a15dd6d350, L_0x55a15dd6c8d0, C4<1>, C4<1>;
L_0x55a15dd6de80 .functor NAND 1, L_0x55a15dd6ddf0, L_0x55a15dd6ddf0, C4<1>, C4<1>;
v0x55a15cee4080_0 .net "in0", 0 0, L_0x55a15dd6d350;  alias, 1 drivers
v0x55a15cee4120_0 .net "in1", 0 0, L_0x55a15dd6c8d0;  alias, 1 drivers
v0x55a15cee2b40_0 .net "out", 0 0, L_0x55a15dd6de80;  alias, 1 drivers
v0x55a15cee0980_0 .net "w0", 0 0, L_0x55a15dd6ddf0;  1 drivers
S_0x55a15d3dc950 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3dc650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6d790 .functor NOT 1, L_0x55a15dd6c8d0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd6daf0 .functor NOT 1, L_0x55a15dd6d350, C4<0>, C4<0>, C4<0>;
v0x55a15ceb6010_0 .net "in0", 0 0, L_0x55a15dd6d350;  alias, 1 drivers
v0x55a15ceb60b0_0 .net "in1", 0 0, L_0x55a15dd6c8d0;  alias, 1 drivers
v0x55a15ce48960_0 .net "out", 0 0, L_0x55a15dd6dcf0;  alias, 1 drivers
v0x55a15ce47420_0 .net "w0", 0 0, L_0x55a15dd6d6d0;  1 drivers
v0x55a15ce45260_0 .net "w1", 0 0, L_0x55a15dd6da30;  1 drivers
S_0x55a15d3dcad0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3dc950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6d640 .functor NAND 1, L_0x55a15dd6d350, L_0x55a15dd6d790, C4<1>, C4<1>;
L_0x55a15dd6d6d0 .functor NAND 1, L_0x55a15dd6d640, L_0x55a15dd6d640, C4<1>, C4<1>;
v0x55a15cee0a40_0 .net "in0", 0 0, L_0x55a15dd6d350;  alias, 1 drivers
v0x55a15cedf440_0 .net "in1", 0 0, L_0x55a15dd6d790;  1 drivers
v0x55a15cedf4e0_0 .net "out", 0 0, L_0x55a15dd6d6d0;  alias, 1 drivers
v0x55a15cedd280_0 .net "w0", 0 0, L_0x55a15dd6d640;  1 drivers
S_0x55a15d3dcc50 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3dc950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6d9a0 .functor NAND 1, L_0x55a15dd6daf0, L_0x55a15dd6c8d0, C4<1>, C4<1>;
L_0x55a15dd6da30 .functor NAND 1, L_0x55a15dd6d9a0, L_0x55a15dd6d9a0, C4<1>, C4<1>;
v0x55a15cedbd40_0 .net "in0", 0 0, L_0x55a15dd6daf0;  1 drivers
v0x55a15cedbe00_0 .net "in1", 0 0, L_0x55a15dd6c8d0;  alias, 1 drivers
v0x55a15ced9b80_0 .net "out", 0 0, L_0x55a15dd6da30;  alias, 1 drivers
v0x55a15ced9c20_0 .net "w0", 0 0, L_0x55a15dd6d9a0;  1 drivers
S_0x55a15d3dcdd0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3dc950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6dbd0 .functor NAND 1, L_0x55a15dd6d6d0, L_0x55a15dd6d6d0, C4<1>, C4<1>;
L_0x55a15dd6dc60 .functor NAND 1, L_0x55a15dd6da30, L_0x55a15dd6da30, C4<1>, C4<1>;
L_0x55a15dd6dcf0 .functor NAND 1, L_0x55a15dd6dbd0, L_0x55a15dd6dc60, C4<1>, C4<1>;
v0x55a15ced8640_0 .net "in0", 0 0, L_0x55a15dd6d6d0;  alias, 1 drivers
v0x55a15ced6480_0 .net "in1", 0 0, L_0x55a15dd6da30;  alias, 1 drivers
v0x55a15ced4f40_0 .net "out", 0 0, L_0x55a15dd6dcf0;  alias, 1 drivers
v0x55a15ceb7550_0 .net "w0", 0 0, L_0x55a15dd6dbd0;  1 drivers
v0x55a15ceb75f0_0 .net "w1", 0 0, L_0x55a15dd6dc60;  1 drivers
S_0x55a15d3dcf50 .scope module, "fa6" "FULL_ADDER" 3 11, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd6f4b0 .functor OR 1, L_0x55a15dd6f420, L_0x55a15dd6eb00, C4<0>, C4<0>;
v0x55a15ce64160_0 .net "a", 0 0, L_0x55a15dd6f680;  1 drivers
v0x55a15ce64220_0 .net "b", 0 0, L_0x55a15dd6f830;  1 drivers
v0x55a15ce62c20_0 .net "carry", 0 0, L_0x55a15dd6f4b0;  alias, 1 drivers
v0x55a15ce62cc0_0 .net "carry0", 0 0, L_0x55a15dd6eb00;  1 drivers
v0x55a15ce60a60_0 .net "carry1", 0 0, L_0x55a15dd6f420;  1 drivers
v0x55a15ce5f520_0 .net "cin", 0 0, L_0x55a15dd6df10;  alias, 1 drivers
v0x55a15ce5f5c0_0 .net "sum", 0 0, L_0x55a15dd6f290;  1 drivers
v0x55a15ce5d360_0 .net "sum0", 0 0, L_0x55a15dd6e8f0;  1 drivers
S_0x55a15d3dd0d0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d3dcf50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15ce83060_0 .net "a", 0 0, L_0x55a15dd6f680;  alias, 1 drivers
v0x55a15ce83100_0 .net "b", 0 0, L_0x55a15dd6f830;  alias, 1 drivers
v0x55a15ce81b20_0 .net "carry", 0 0, L_0x55a15dd6eb00;  alias, 1 drivers
v0x55a15ce81bc0_0 .net "sum", 0 0, L_0x55a15dd6e8f0;  alias, 1 drivers
S_0x55a15d3dd250 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3dd0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6ea70 .functor NAND 1, L_0x55a15dd6f680, L_0x55a15dd6f830, C4<1>, C4<1>;
L_0x55a15dd6eb00 .functor NAND 1, L_0x55a15dd6ea70, L_0x55a15dd6ea70, C4<1>, C4<1>;
v0x55a15ce37660_0 .net "in0", 0 0, L_0x55a15dd6f680;  alias, 1 drivers
v0x55a15ce37720_0 .net "in1", 0 0, L_0x55a15dd6f830;  alias, 1 drivers
v0x55a15ce36120_0 .net "out", 0 0, L_0x55a15dd6eb00;  alias, 1 drivers
v0x55a15ce361c0_0 .net "w0", 0 0, L_0x55a15dd6ea70;  1 drivers
S_0x55a15d3dd3d0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3dd0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6e540 .functor NOT 1, L_0x55a15dd6f830, C4<0>, C4<0>, C4<0>;
L_0x55a15dd6e6f0 .functor NOT 1, L_0x55a15dd6f680, C4<0>, C4<0>, C4<0>;
v0x55a15ce89e60_0 .net "in0", 0 0, L_0x55a15dd6f680;  alias, 1 drivers
v0x55a15ce88920_0 .net "in1", 0 0, L_0x55a15dd6f830;  alias, 1 drivers
v0x55a15ce86760_0 .net "out", 0 0, L_0x55a15dd6e8f0;  alias, 1 drivers
v0x55a15ce86800_0 .net "w0", 0 0, L_0x55a15dd6e4d0;  1 drivers
v0x55a15ce85220_0 .net "w1", 0 0, L_0x55a15dd6e680;  1 drivers
S_0x55a15d3dd550 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3dd3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6e440 .functor NAND 1, L_0x55a15dd6f680, L_0x55a15dd6e540, C4<1>, C4<1>;
L_0x55a15dd6e4d0 .functor NAND 1, L_0x55a15dd6e440, L_0x55a15dd6e440, C4<1>, C4<1>;
v0x55a15ce97a60_0 .net "in0", 0 0, L_0x55a15dd6f680;  alias, 1 drivers
v0x55a15ce97b00_0 .net "in1", 0 0, L_0x55a15dd6e540;  1 drivers
v0x55a15ce96520_0 .net "out", 0 0, L_0x55a15dd6e4d0;  alias, 1 drivers
v0x55a15ce94360_0 .net "w0", 0 0, L_0x55a15dd6e440;  1 drivers
S_0x55a15d3dd6d0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3dd3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6e5f0 .functor NAND 1, L_0x55a15dd6e6f0, L_0x55a15dd6f830, C4<1>, C4<1>;
L_0x55a15dd6e680 .functor NAND 1, L_0x55a15dd6e5f0, L_0x55a15dd6e5f0, C4<1>, C4<1>;
v0x55a15ce92e20_0 .net "in0", 0 0, L_0x55a15dd6e6f0;  1 drivers
v0x55a15ce92ec0_0 .net "in1", 0 0, L_0x55a15dd6f830;  alias, 1 drivers
v0x55a15ce90c60_0 .net "out", 0 0, L_0x55a15dd6e680;  alias, 1 drivers
v0x55a15ce8f720_0 .net "w0", 0 0, L_0x55a15dd6e5f0;  1 drivers
S_0x55a15d3dd850 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3dd3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6e7d0 .functor NAND 1, L_0x55a15dd6e4d0, L_0x55a15dd6e4d0, C4<1>, C4<1>;
L_0x55a15dd6e860 .functor NAND 1, L_0x55a15dd6e680, L_0x55a15dd6e680, C4<1>, C4<1>;
L_0x55a15dd6e8f0 .functor NAND 1, L_0x55a15dd6e7d0, L_0x55a15dd6e860, C4<1>, C4<1>;
v0x55a15ce33f60_0 .net "in0", 0 0, L_0x55a15dd6e4d0;  alias, 1 drivers
v0x55a15ce32a20_0 .net "in1", 0 0, L_0x55a15dd6e680;  alias, 1 drivers
v0x55a15ce8d560_0 .net "out", 0 0, L_0x55a15dd6e8f0;  alias, 1 drivers
v0x55a15ce8c020_0 .net "w0", 0 0, L_0x55a15dd6e7d0;  1 drivers
v0x55a15ce8c0c0_0 .net "w1", 0 0, L_0x55a15dd6e860;  1 drivers
S_0x55a15d3dd9d0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d3dcf50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15ce67860_0 .net "a", 0 0, L_0x55a15dd6e8f0;  alias, 1 drivers
v0x55a15ce67900_0 .net "b", 0 0, L_0x55a15dd6df10;  alias, 1 drivers
v0x55a15ce66320_0 .net "carry", 0 0, L_0x55a15dd6f420;  alias, 1 drivers
v0x55a15ce663c0_0 .net "sum", 0 0, L_0x55a15dd6f290;  alias, 1 drivers
S_0x55a15d3ddb50 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3dd9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6f390 .functor NAND 1, L_0x55a15dd6e8f0, L_0x55a15dd6df10, C4<1>, C4<1>;
L_0x55a15dd6f420 .functor NAND 1, L_0x55a15dd6f390, L_0x55a15dd6f390, C4<1>, C4<1>;
v0x55a15ce7f960_0 .net "in0", 0 0, L_0x55a15dd6e8f0;  alias, 1 drivers
v0x55a15ce7fa00_0 .net "in1", 0 0, L_0x55a15dd6df10;  alias, 1 drivers
v0x55a15ce7e420_0 .net "out", 0 0, L_0x55a15dd6f420;  alias, 1 drivers
v0x55a15ce7c260_0 .net "w0", 0 0, L_0x55a15dd6f390;  1 drivers
S_0x55a15d3ddcd0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3dd9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6ed30 .functor NOT 1, L_0x55a15dd6df10, C4<0>, C4<0>, C4<0>;
L_0x55a15dd6f090 .functor NOT 1, L_0x55a15dd6e8f0, C4<0>, C4<0>, C4<0>;
v0x55a15ce30860_0 .net "in0", 0 0, L_0x55a15dd6e8f0;  alias, 1 drivers
v0x55a15ce30900_0 .net "in1", 0 0, L_0x55a15dd6df10;  alias, 1 drivers
v0x55a15ce2f320_0 .net "out", 0 0, L_0x55a15dd6f290;  alias, 1 drivers
v0x55a15ce6af60_0 .net "w0", 0 0, L_0x55a15dd6ec70;  1 drivers
v0x55a15ce69a20_0 .net "w1", 0 0, L_0x55a15dd6efd0;  1 drivers
S_0x55a15d3dde50 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3ddcd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6ebe0 .functor NAND 1, L_0x55a15dd6e8f0, L_0x55a15dd6ed30, C4<1>, C4<1>;
L_0x55a15dd6ec70 .functor NAND 1, L_0x55a15dd6ebe0, L_0x55a15dd6ebe0, C4<1>, C4<1>;
v0x55a15ce7c300_0 .net "in0", 0 0, L_0x55a15dd6e8f0;  alias, 1 drivers
v0x55a15ce7ad20_0 .net "in1", 0 0, L_0x55a15dd6ed30;  1 drivers
v0x55a15ce7adc0_0 .net "out", 0 0, L_0x55a15dd6ec70;  alias, 1 drivers
v0x55a15ce78b60_0 .net "w0", 0 0, L_0x55a15dd6ebe0;  1 drivers
S_0x55a15d3ddfd0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3ddcd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6ef40 .functor NAND 1, L_0x55a15dd6f090, L_0x55a15dd6df10, C4<1>, C4<1>;
L_0x55a15dd6efd0 .functor NAND 1, L_0x55a15dd6ef40, L_0x55a15dd6ef40, C4<1>, C4<1>;
v0x55a15ce77620_0 .net "in0", 0 0, L_0x55a15dd6f090;  1 drivers
v0x55a15ce75460_0 .net "in1", 0 0, L_0x55a15dd6df10;  alias, 1 drivers
v0x55a15ce73f20_0 .net "out", 0 0, L_0x55a15dd6efd0;  alias, 1 drivers
v0x55a15ce73fc0_0 .net "w0", 0 0, L_0x55a15dd6ef40;  1 drivers
S_0x55a15d3de150 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3ddcd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6f170 .functor NAND 1, L_0x55a15dd6ec70, L_0x55a15dd6ec70, C4<1>, C4<1>;
L_0x55a15dd6f200 .functor NAND 1, L_0x55a15dd6efd0, L_0x55a15dd6efd0, C4<1>, C4<1>;
L_0x55a15dd6f290 .functor NAND 1, L_0x55a15dd6f170, L_0x55a15dd6f200, C4<1>, C4<1>;
v0x55a15ce71d60_0 .net "in0", 0 0, L_0x55a15dd6ec70;  alias, 1 drivers
v0x55a15ce70820_0 .net "in1", 0 0, L_0x55a15dd6efd0;  alias, 1 drivers
v0x55a15ce6e660_0 .net "out", 0 0, L_0x55a15dd6f290;  alias, 1 drivers
v0x55a15ce6d120_0 .net "w0", 0 0, L_0x55a15dd6f170;  1 drivers
v0x55a15ce6d1c0_0 .net "w1", 0 0, L_0x55a15dd6f200;  1 drivers
S_0x55a15d3de2d0 .scope module, "fa7" "FULL_ADDER" 3 12, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd70b10 .functor OR 1, L_0x55a15dd70a80, L_0x55a15dd70160, C4<0>, C4<0>;
v0x55a15cd73760_0 .net "a", 0 0, L_0x55a15dd70ce0;  1 drivers
v0x55a15cd73800_0 .net "b", 0 0, L_0x55a15dd70fa0;  1 drivers
v0x55a15cdce2a0_0 .net "carry", 0 0, L_0x55a15dd70b10;  alias, 1 drivers
v0x55a15cdce340_0 .net "carry0", 0 0, L_0x55a15dd70160;  1 drivers
v0x55a15cdccd60_0 .net "carry1", 0 0, L_0x55a15dd70a80;  1 drivers
v0x55a15cdcaba0_0 .net "cin", 0 0, L_0x55a15dd6f4b0;  alias, 1 drivers
v0x55a15cdcac40_0 .net "sum", 0 0, L_0x55a15dd708f0;  1 drivers
v0x55a15cdc9660_0 .net "sum0", 0 0, L_0x55a15dd6ff50;  1 drivers
S_0x55a15d3de450 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d3de2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cd896a0_0 .net "a", 0 0, L_0x55a15dd70ce0;  alias, 1 drivers
v0x55a15cd89740_0 .net "b", 0 0, L_0x55a15dd70fa0;  alias, 1 drivers
v0x55a15cd88160_0 .net "carry", 0 0, L_0x55a15dd70160;  alias, 1 drivers
v0x55a15cd88200_0 .net "sum", 0 0, L_0x55a15dd6ff50;  alias, 1 drivers
S_0x55a15d3de5d0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3de450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd700d0 .functor NAND 1, L_0x55a15dd70ce0, L_0x55a15dd70fa0, C4<1>, C4<1>;
L_0x55a15dd70160 .functor NAND 1, L_0x55a15dd700d0, L_0x55a15dd700d0, C4<1>, C4<1>;
v0x55a15ce5d420_0 .net "in0", 0 0, L_0x55a15dd70ce0;  alias, 1 drivers
v0x55a15ce5be20_0 .net "in1", 0 0, L_0x55a15dd70fa0;  alias, 1 drivers
v0x55a15ce5bec0_0 .net "out", 0 0, L_0x55a15dd70160;  alias, 1 drivers
v0x55a15ce59c60_0 .net "w0", 0 0, L_0x55a15dd700d0;  1 drivers
S_0x55a15d3de750 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3de450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6fb50 .functor NOT 1, L_0x55a15dd70fa0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd6fd50 .functor NOT 1, L_0x55a15dd70ce0, C4<0>, C4<0>, C4<0>;
v0x55a15ce2bbf0_0 .net "in0", 0 0, L_0x55a15dd70ce0;  alias, 1 drivers
v0x55a15ce281b0_0 .net "in1", 0 0, L_0x55a15dd70fa0;  alias, 1 drivers
v0x55a15ce1fdd0_0 .net "out", 0 0, L_0x55a15dd6ff50;  alias, 1 drivers
v0x55a15ce1fe70_0 .net "w0", 0 0, L_0x55a15dd6fae0;  1 drivers
v0x55a15ce1e890_0 .net "w1", 0 0, L_0x55a15dd6fc90;  1 drivers
S_0x55a15d3de8d0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3de750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6fa50 .functor NAND 1, L_0x55a15dd70ce0, L_0x55a15dd6fb50, C4<1>, C4<1>;
L_0x55a15dd6fae0 .functor NAND 1, L_0x55a15dd6fa50, L_0x55a15dd6fa50, C4<1>, C4<1>;
v0x55a15ce58720_0 .net "in0", 0 0, L_0x55a15dd70ce0;  alias, 1 drivers
v0x55a15ce587c0_0 .net "in1", 0 0, L_0x55a15dd6fb50;  1 drivers
v0x55a15ce56560_0 .net "out", 0 0, L_0x55a15dd6fae0;  alias, 1 drivers
v0x55a15ce55020_0 .net "w0", 0 0, L_0x55a15dd6fa50;  1 drivers
S_0x55a15d3dea50 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3de750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6fc00 .functor NAND 1, L_0x55a15dd6fd50, L_0x55a15dd70fa0, C4<1>, C4<1>;
L_0x55a15dd6fc90 .functor NAND 1, L_0x55a15dd6fc00, L_0x55a15dd6fc00, C4<1>, C4<1>;
v0x55a15ce52e60_0 .net "in0", 0 0, L_0x55a15dd6fd50;  1 drivers
v0x55a15ce52f20_0 .net "in1", 0 0, L_0x55a15dd70fa0;  alias, 1 drivers
v0x55a15ce51920_0 .net "out", 0 0, L_0x55a15dd6fc90;  alias, 1 drivers
v0x55a15ce4f760_0 .net "w0", 0 0, L_0x55a15dd6fc00;  1 drivers
S_0x55a15d3debd0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3de750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6fe30 .functor NAND 1, L_0x55a15dd6fae0, L_0x55a15dd6fae0, C4<1>, C4<1>;
L_0x55a15dd6fec0 .functor NAND 1, L_0x55a15dd6fc90, L_0x55a15dd6fc90, C4<1>, C4<1>;
L_0x55a15dd6ff50 .functor NAND 1, L_0x55a15dd6fe30, L_0x55a15dd6fec0, C4<1>, C4<1>;
v0x55a15ce4e220_0 .net "in0", 0 0, L_0x55a15dd6fae0;  alias, 1 drivers
v0x55a15ce4c060_0 .net "in1", 0 0, L_0x55a15dd6fc90;  alias, 1 drivers
v0x55a15ce4ab20_0 .net "out", 0 0, L_0x55a15dd6ff50;  alias, 1 drivers
v0x55a15ce2d130_0 .net "w0", 0 0, L_0x55a15dd6fe30;  1 drivers
v0x55a15ce2d1d0_0 .net "w1", 0 0, L_0x55a15dd6fec0;  1 drivers
S_0x55a15d3ded50 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d3de2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cdd0460_0 .net "a", 0 0, L_0x55a15dd6ff50;  alias, 1 drivers
v0x55a15cdd0500_0 .net "b", 0 0, L_0x55a15dd6f4b0;  alias, 1 drivers
v0x55a15cd74ca0_0 .net "carry", 0 0, L_0x55a15dd70a80;  alias, 1 drivers
v0x55a15cd74d40_0 .net "sum", 0 0, L_0x55a15dd708f0;  alias, 1 drivers
S_0x55a15d3deed0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3ded50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd709f0 .functor NAND 1, L_0x55a15dd6ff50, L_0x55a15dd6f4b0, C4<1>, C4<1>;
L_0x55a15dd70a80 .functor NAND 1, L_0x55a15dd709f0, L_0x55a15dd709f0, C4<1>, C4<1>;
v0x55a15cd85fa0_0 .net "in0", 0 0, L_0x55a15dd6ff50;  alias, 1 drivers
v0x55a15cd86040_0 .net "in1", 0 0, L_0x55a15dd6f4b0;  alias, 1 drivers
v0x55a15cd84a60_0 .net "out", 0 0, L_0x55a15dd70a80;  alias, 1 drivers
v0x55a15cd828a0_0 .net "w0", 0 0, L_0x55a15dd709f0;  1 drivers
S_0x55a15d3df050 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3ded50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd70390 .functor NOT 1, L_0x55a15dd6f4b0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd706f0 .functor NOT 1, L_0x55a15dd6ff50, C4<0>, C4<0>, C4<0>;
v0x55a15cdd7260_0 .net "in0", 0 0, L_0x55a15dd6ff50;  alias, 1 drivers
v0x55a15cdd7300_0 .net "in1", 0 0, L_0x55a15dd6f4b0;  alias, 1 drivers
v0x55a15cdd50a0_0 .net "out", 0 0, L_0x55a15dd708f0;  alias, 1 drivers
v0x55a15cdd3b60_0 .net "w0", 0 0, L_0x55a15dd702d0;  1 drivers
v0x55a15cdd19a0_0 .net "w1", 0 0, L_0x55a15dd70630;  1 drivers
S_0x55a15d3df1d0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3df050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd70240 .functor NAND 1, L_0x55a15dd6ff50, L_0x55a15dd70390, C4<1>, C4<1>;
L_0x55a15dd702d0 .functor NAND 1, L_0x55a15dd70240, L_0x55a15dd70240, C4<1>, C4<1>;
v0x55a15cd82960_0 .net "in0", 0 0, L_0x55a15dd6ff50;  alias, 1 drivers
v0x55a15cd81360_0 .net "in1", 0 0, L_0x55a15dd70390;  1 drivers
v0x55a15cd81400_0 .net "out", 0 0, L_0x55a15dd702d0;  alias, 1 drivers
v0x55a15cd7f1a0_0 .net "w0", 0 0, L_0x55a15dd70240;  1 drivers
S_0x55a15d3df350 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3df050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd705a0 .functor NAND 1, L_0x55a15dd706f0, L_0x55a15dd6f4b0, C4<1>, C4<1>;
L_0x55a15dd70630 .functor NAND 1, L_0x55a15dd705a0, L_0x55a15dd705a0, C4<1>, C4<1>;
v0x55a15cd7dc60_0 .net "in0", 0 0, L_0x55a15dd706f0;  1 drivers
v0x55a15cd7dd20_0 .net "in1", 0 0, L_0x55a15dd6f4b0;  alias, 1 drivers
v0x55a15cd7baa0_0 .net "out", 0 0, L_0x55a15dd70630;  alias, 1 drivers
v0x55a15cd7bb40_0 .net "w0", 0 0, L_0x55a15dd705a0;  1 drivers
S_0x55a15d3df4d0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3df050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd707d0 .functor NAND 1, L_0x55a15dd702d0, L_0x55a15dd702d0, C4<1>, C4<1>;
L_0x55a15dd70860 .functor NAND 1, L_0x55a15dd70630, L_0x55a15dd70630, C4<1>, C4<1>;
L_0x55a15dd708f0 .functor NAND 1, L_0x55a15dd707d0, L_0x55a15dd70860, C4<1>, C4<1>;
v0x55a15cd7a560_0 .net "in0", 0 0, L_0x55a15dd702d0;  alias, 1 drivers
v0x55a15cd783a0_0 .net "in1", 0 0, L_0x55a15dd70630;  alias, 1 drivers
v0x55a15cd76e60_0 .net "out", 0 0, L_0x55a15dd708f0;  alias, 1 drivers
v0x55a15cdd87a0_0 .net "w0", 0 0, L_0x55a15dd707d0;  1 drivers
v0x55a15cdd8840_0 .net "w1", 0 0, L_0x55a15dd70860;  1 drivers
S_0x55a15d3df650 .scope module, "fa8" "FULL_ADDER" 3 13, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd722a0 .functor OR 1, L_0x55a15dd72210, L_0x55a15dd71980, C4<0>, C4<0>;
v0x55a15cd8cda0_0 .net "a", 0 0, L_0x55a15dd723e0;  1 drivers
v0x55a15cd8ce60_0 .net "b", 0 0, L_0x55a15dd72590;  1 drivers
v0x55a15d3a46d0_0 .net "carry", 0 0, L_0x55a15dd722a0;  alias, 1 drivers
v0x55a15d3a4770_0 .net "carry0", 0 0, L_0x55a15dd71980;  1 drivers
v0x55a15d28fee0_0 .net "carry1", 0 0, L_0x55a15dd72210;  1 drivers
v0x55a15d28fbc0_0 .net "cin", 0 0, L_0x55a15dd70b10;  alias, 1 drivers
v0x55a15d28fc60_0 .net "sum", 0 0, L_0x55a15dd72110;  1 drivers
v0x55a15d28f9a0_0 .net "sum0", 0 0, L_0x55a15dd71770;  1 drivers
S_0x55a15d3df7d0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d3df650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cd715a0_0 .net "a", 0 0, L_0x55a15dd723e0;  alias, 1 drivers
v0x55a15cd71640_0 .net "b", 0 0, L_0x55a15dd72590;  alias, 1 drivers
v0x55a15cd70060_0 .net "carry", 0 0, L_0x55a15dd71980;  alias, 1 drivers
v0x55a15cd70100_0 .net "sum", 0 0, L_0x55a15dd71770;  alias, 1 drivers
S_0x55a15d3df950 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3df7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd718f0 .functor NAND 1, L_0x55a15dd723e0, L_0x55a15dd72590, C4<1>, C4<1>;
L_0x55a15dd71980 .functor NAND 1, L_0x55a15dd718f0, L_0x55a15dd718f0, C4<1>, C4<1>;
v0x55a15cdc74a0_0 .net "in0", 0 0, L_0x55a15dd723e0;  alias, 1 drivers
v0x55a15cdc7560_0 .net "in1", 0 0, L_0x55a15dd72590;  alias, 1 drivers
v0x55a15cdc5f60_0 .net "out", 0 0, L_0x55a15dd71980;  alias, 1 drivers
v0x55a15cdc6000_0 .net "w0", 0 0, L_0x55a15dd718f0;  1 drivers
S_0x55a15d3dfad0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3df7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd71370 .functor NOT 1, L_0x55a15dd72590, C4<0>, C4<0>, C4<0>;
L_0x55a15dd71570 .functor NOT 1, L_0x55a15dd723e0, C4<0>, C4<0>, C4<0>;
v0x55a15cdb2aa0_0 .net "in0", 0 0, L_0x55a15dd723e0;  alias, 1 drivers
v0x55a15cdb1560_0 .net "in1", 0 0, L_0x55a15dd72590;  alias, 1 drivers
v0x55a15cdaf3a0_0 .net "out", 0 0, L_0x55a15dd71770;  alias, 1 drivers
v0x55a15cdaf440_0 .net "w0", 0 0, L_0x55a15dd71300;  1 drivers
v0x55a15cdade60_0 .net "w1", 0 0, L_0x55a15dd714b0;  1 drivers
S_0x55a15d3dfc50 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3dfad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd6f9e0 .functor NAND 1, L_0x55a15dd723e0, L_0x55a15dd71370, C4<1>, C4<1>;
L_0x55a15dd71300 .functor NAND 1, L_0x55a15dd6f9e0, L_0x55a15dd6f9e0, C4<1>, C4<1>;
v0x55a15cdc3da0_0 .net "in0", 0 0, L_0x55a15dd723e0;  alias, 1 drivers
v0x55a15cdc3e40_0 .net "in1", 0 0, L_0x55a15dd71370;  1 drivers
v0x55a15cdc2860_0 .net "out", 0 0, L_0x55a15dd71300;  alias, 1 drivers
v0x55a15cdc06a0_0 .net "w0", 0 0, L_0x55a15dd6f9e0;  1 drivers
S_0x55a15d3dfdd0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3dfad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd71420 .functor NAND 1, L_0x55a15dd71570, L_0x55a15dd72590, C4<1>, C4<1>;
L_0x55a15dd714b0 .functor NAND 1, L_0x55a15dd71420, L_0x55a15dd71420, C4<1>, C4<1>;
v0x55a15cdbf160_0 .net "in0", 0 0, L_0x55a15dd71570;  1 drivers
v0x55a15cdbf200_0 .net "in1", 0 0, L_0x55a15dd72590;  alias, 1 drivers
v0x55a15cdbcfa0_0 .net "out", 0 0, L_0x55a15dd714b0;  alias, 1 drivers
v0x55a15cdbba60_0 .net "w0", 0 0, L_0x55a15dd71420;  1 drivers
S_0x55a15d3dff50 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3dfad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd71650 .functor NAND 1, L_0x55a15dd71300, L_0x55a15dd71300, C4<1>, C4<1>;
L_0x55a15dd716e0 .functor NAND 1, L_0x55a15dd714b0, L_0x55a15dd714b0, C4<1>, C4<1>;
L_0x55a15dd71770 .functor NAND 1, L_0x55a15dd71650, L_0x55a15dd716e0, C4<1>, C4<1>;
v0x55a15cdb98a0_0 .net "in0", 0 0, L_0x55a15dd71300;  alias, 1 drivers
v0x55a15cdb8360_0 .net "in1", 0 0, L_0x55a15dd714b0;  alias, 1 drivers
v0x55a15cdb61a0_0 .net "out", 0 0, L_0x55a15dd71770;  alias, 1 drivers
v0x55a15cdb4c60_0 .net "w0", 0 0, L_0x55a15dd71650;  1 drivers
v0x55a15cdb4d00_0 .net "w1", 0 0, L_0x55a15dd716e0;  1 drivers
S_0x55a15d3e00d0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d3df650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15cd904a0_0 .net "a", 0 0, L_0x55a15dd71770;  alias, 1 drivers
v0x55a15cd90540_0 .net "b", 0 0, L_0x55a15dd70b10;  alias, 1 drivers
v0x55a15cd8ef60_0 .net "carry", 0 0, L_0x55a15dd72210;  alias, 1 drivers
v0x55a15cd8f000_0 .net "sum", 0 0, L_0x55a15dd72110;  alias, 1 drivers
S_0x55a15d3e0250 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3e00d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd72180 .functor NAND 1, L_0x55a15dd71770, L_0x55a15dd70b10, C4<1>, C4<1>;
L_0x55a15dd72210 .functor NAND 1, L_0x55a15dd72180, L_0x55a15dd72180, C4<1>, C4<1>;
v0x55a15cdabca0_0 .net "in0", 0 0, L_0x55a15dd71770;  alias, 1 drivers
v0x55a15cdabd40_0 .net "in1", 0 0, L_0x55a15dd70b10;  alias, 1 drivers
v0x55a15cdaa760_0 .net "out", 0 0, L_0x55a15dd72210;  alias, 1 drivers
v0x55a15cda85a0_0 .net "w0", 0 0, L_0x55a15dd72180;  1 drivers
S_0x55a15d3e03d0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3e00d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd71bb0 .functor NOT 1, L_0x55a15dd70b10, C4<0>, C4<0>, C4<0>;
L_0x55a15dd71f10 .functor NOT 1, L_0x55a15dd71770, C4<0>, C4<0>, C4<0>;
v0x55a15cd972a0_0 .net "in0", 0 0, L_0x55a15dd71770;  alias, 1 drivers
v0x55a15cd97340_0 .net "in1", 0 0, L_0x55a15dd70b10;  alias, 1 drivers
v0x55a15cd95d60_0 .net "out", 0 0, L_0x55a15dd72110;  alias, 1 drivers
v0x55a15cd93ba0_0 .net "w0", 0 0, L_0x55a15dd71af0;  1 drivers
v0x55a15cd92660_0 .net "w1", 0 0, L_0x55a15dd71e50;  1 drivers
S_0x55a15d3e0550 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3e03d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd71a60 .functor NAND 1, L_0x55a15dd71770, L_0x55a15dd71bb0, C4<1>, C4<1>;
L_0x55a15dd71af0 .functor NAND 1, L_0x55a15dd71a60, L_0x55a15dd71a60, C4<1>, C4<1>;
v0x55a15cda8640_0 .net "in0", 0 0, L_0x55a15dd71770;  alias, 1 drivers
v0x55a15cda7060_0 .net "in1", 0 0, L_0x55a15dd71bb0;  1 drivers
v0x55a15cda7100_0 .net "out", 0 0, L_0x55a15dd71af0;  alias, 1 drivers
v0x55a15cda4ea0_0 .net "w0", 0 0, L_0x55a15dd71a60;  1 drivers
S_0x55a15d3e06d0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3e03d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd71dc0 .functor NAND 1, L_0x55a15dd71f10, L_0x55a15dd70b10, C4<1>, C4<1>;
L_0x55a15dd71e50 .functor NAND 1, L_0x55a15dd71dc0, L_0x55a15dd71dc0, C4<1>, C4<1>;
v0x55a15cda3960_0 .net "in0", 0 0, L_0x55a15dd71f10;  1 drivers
v0x55a15cda17a0_0 .net "in1", 0 0, L_0x55a15dd70b10;  alias, 1 drivers
v0x55a15cda0260_0 .net "out", 0 0, L_0x55a15dd71e50;  alias, 1 drivers
v0x55a15cda0300_0 .net "w0", 0 0, L_0x55a15dd71dc0;  1 drivers
S_0x55a15d3e0850 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3e03d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd71ff0 .functor NAND 1, L_0x55a15dd71af0, L_0x55a15dd71af0, C4<1>, C4<1>;
L_0x55a15dd72080 .functor NAND 1, L_0x55a15dd71e50, L_0x55a15dd71e50, C4<1>, C4<1>;
L_0x55a15dd72110 .functor NAND 1, L_0x55a15dd71ff0, L_0x55a15dd72080, C4<1>, C4<1>;
v0x55a15cd9e0a0_0 .net "in0", 0 0, L_0x55a15dd71af0;  alias, 1 drivers
v0x55a15cd9cb60_0 .net "in1", 0 0, L_0x55a15dd71e50;  alias, 1 drivers
v0x55a15cd9a9a0_0 .net "out", 0 0, L_0x55a15dd72110;  alias, 1 drivers
v0x55a15cd99460_0 .net "w0", 0 0, L_0x55a15dd71ff0;  1 drivers
v0x55a15cd99500_0 .net "w1", 0 0, L_0x55a15dd72080;  1 drivers
S_0x55a15d3e09d0 .scope module, "fa9" "FULL_ADDER" 3 14, 4 1 0, S_0x55a15d3c8c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dd73890 .functor OR 1, L_0x55a15dd73800, L_0x55a15dd72ee0, C4<0>, C4<0>;
v0x55a15d3e1d50_0 .net "a", 0 0, L_0x55a15dd73a60;  1 drivers
v0x55a15d3e1df0_0 .net "b", 0 0, L_0x55a15dd73c10;  1 drivers
v0x55a15d3e1e90_0 .net "carry", 0 0, L_0x55a15dd73890;  alias, 1 drivers
v0x55a15d3e1f30_0 .net "carry0", 0 0, L_0x55a15dd72ee0;  1 drivers
v0x55a15d3e1fd0_0 .net "carry1", 0 0, L_0x55a15dd73800;  1 drivers
v0x55a15d3e2070_0 .net "cin", 0 0, L_0x55a15dd722a0;  alias, 1 drivers
v0x55a15d3e2110_0 .net "sum", 0 0, L_0x55a15dd73670;  1 drivers
v0x55a15d3e21b0_0 .net "sum0", 0 0, L_0x55a15dd72cd0;  1 drivers
S_0x55a15d3e0b50 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d3e09d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d212ba0_0 .net "a", 0 0, L_0x55a15dd73a60;  alias, 1 drivers
v0x55a15d212c40_0 .net "b", 0 0, L_0x55a15dd73c10;  alias, 1 drivers
v0x55a15d1fe3e0_0 .net "carry", 0 0, L_0x55a15dd72ee0;  alias, 1 drivers
v0x55a15d1fe480_0 .net "sum", 0 0, L_0x55a15dd72cd0;  alias, 1 drivers
S_0x55a15d3e0cd0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3e0b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd72e50 .functor NAND 1, L_0x55a15dd73a60, L_0x55a15dd73c10, C4<1>, C4<1>;
L_0x55a15dd72ee0 .functor NAND 1, L_0x55a15dd72e50, L_0x55a15dd72e50, C4<1>, C4<1>;
v0x55a15d28fa60_0 .net "in0", 0 0, L_0x55a15dd73a60;  alias, 1 drivers
v0x55a15d27b1e0_0 .net "in1", 0 0, L_0x55a15dd73c10;  alias, 1 drivers
v0x55a15d27b280_0 .net "out", 0 0, L_0x55a15dd72ee0;  alias, 1 drivers
v0x55a15d27aec0_0 .net "w0", 0 0, L_0x55a15dd72e50;  1 drivers
S_0x55a15d3e0e50 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3e0b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd728d0 .functor NOT 1, L_0x55a15dd73c10, C4<0>, C4<0>, C4<0>;
L_0x55a15dd72ad0 .functor NOT 1, L_0x55a15dd73a60, C4<0>, C4<0>, C4<0>;
v0x55a15d227ac0_0 .net "in0", 0 0, L_0x55a15dd73a60;  alias, 1 drivers
v0x55a15d2278a0_0 .net "in1", 0 0, L_0x55a15dd73c10;  alias, 1 drivers
v0x55a15d2130e0_0 .net "out", 0 0, L_0x55a15dd72cd0;  alias, 1 drivers
v0x55a15d213180_0 .net "w0", 0 0, L_0x55a15dd72860;  1 drivers
v0x55a15d212dc0_0 .net "w1", 0 0, L_0x55a15dd72a10;  1 drivers
S_0x55a15d3e0fd0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3e0e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd727d0 .functor NAND 1, L_0x55a15dd73a60, L_0x55a15dd728d0, C4<1>, C4<1>;
L_0x55a15dd72860 .functor NAND 1, L_0x55a15dd727d0, L_0x55a15dd727d0, C4<1>, C4<1>;
v0x55a15d27aca0_0 .net "in0", 0 0, L_0x55a15dd73a60;  alias, 1 drivers
v0x55a15d27ad40_0 .net "in1", 0 0, L_0x55a15dd728d0;  1 drivers
v0x55a15d265ea0_0 .net "out", 0 0, L_0x55a15dd72860;  alias, 1 drivers
v0x55a15d265c80_0 .net "w0", 0 0, L_0x55a15dd727d0;  1 drivers
S_0x55a15d3e1150 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3e0e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd72980 .functor NAND 1, L_0x55a15dd72ad0, L_0x55a15dd73c10, C4<1>, C4<1>;
L_0x55a15dd72a10 .functor NAND 1, L_0x55a15dd72980, L_0x55a15dd72980, C4<1>, C4<1>;
v0x55a15d2517e0_0 .net "in0", 0 0, L_0x55a15dd72ad0;  1 drivers
v0x55a15d2518a0_0 .net "in1", 0 0, L_0x55a15dd73c10;  alias, 1 drivers
v0x55a15d2514c0_0 .net "out", 0 0, L_0x55a15dd72a10;  alias, 1 drivers
v0x55a15d2512a0_0 .net "w0", 0 0, L_0x55a15dd72980;  1 drivers
S_0x55a15d3e12d0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3e0e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd72bb0 .functor NAND 1, L_0x55a15dd72860, L_0x55a15dd72860, C4<1>, C4<1>;
L_0x55a15dd72c40 .functor NAND 1, L_0x55a15dd72a10, L_0x55a15dd72a10, C4<1>, C4<1>;
L_0x55a15dd72cd0 .functor NAND 1, L_0x55a15dd72bb0, L_0x55a15dd72c40, C4<1>, C4<1>;
v0x55a15d23cae0_0 .net "in0", 0 0, L_0x55a15dd72860;  alias, 1 drivers
v0x55a15d23c7c0_0 .net "in1", 0 0, L_0x55a15dd72a10;  alias, 1 drivers
v0x55a15d23c5a0_0 .net "out", 0 0, L_0x55a15dd72cd0;  alias, 1 drivers
v0x55a15d227de0_0 .net "w0", 0 0, L_0x55a15dd72bb0;  1 drivers
v0x55a15d227e80_0 .net "w1", 0 0, L_0x55a15dd72c40;  1 drivers
S_0x55a15d3e1450 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d3e09d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d3b8010_0 .net "a", 0 0, L_0x55a15dd72cd0;  alias, 1 drivers
v0x55a15d3b80b0_0 .net "b", 0 0, L_0x55a15dd722a0;  alias, 1 drivers
v0x55a15d3afe10_0 .net "carry", 0 0, L_0x55a15dd73800;  alias, 1 drivers
v0x55a15d3afeb0_0 .net "sum", 0 0, L_0x55a15dd73670;  alias, 1 drivers
S_0x55a15d3e15d0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d3e1450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd73770 .functor NAND 1, L_0x55a15dd72cd0, L_0x55a15dd722a0, C4<1>, C4<1>;
L_0x55a15dd73800 .functor NAND 1, L_0x55a15dd73770, L_0x55a15dd73770, C4<1>, C4<1>;
v0x55a15d1fe0c0_0 .net "in0", 0 0, L_0x55a15dd72cd0;  alias, 1 drivers
v0x55a15d1fe160_0 .net "in1", 0 0, L_0x55a15dd722a0;  alias, 1 drivers
v0x55a15d1fdea0_0 .net "out", 0 0, L_0x55a15dd73800;  alias, 1 drivers
v0x55a15d1eb070_0 .net "w0", 0 0, L_0x55a15dd73770;  1 drivers
S_0x55a15d3e1750 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d3e1450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd73110 .functor NOT 1, L_0x55a15dd722a0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd73470 .functor NOT 1, L_0x55a15dd72cd0, C4<0>, C4<0>, C4<0>;
v0x55a15cef9840_0 .net "in0", 0 0, L_0x55a15dd72cd0;  alias, 1 drivers
v0x55a15cef98e0_0 .net "in1", 0 0, L_0x55a15dd722a0;  alias, 1 drivers
v0x55a15ceebc40_0 .net "out", 0 0, L_0x55a15dd73670;  alias, 1 drivers
v0x55a15ce6f420_0 .net "w0", 0 0, L_0x55a15dd73050;  1 drivers
v0x55a15ce61820_0 .net "w1", 0 0, L_0x55a15dd733b0;  1 drivers
S_0x55a15d3e18d0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d3e1750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd72fc0 .functor NAND 1, L_0x55a15dd72cd0, L_0x55a15dd73110, C4<1>, C4<1>;
L_0x55a15dd73050 .functor NAND 1, L_0x55a15dd72fc0, L_0x55a15dd72fc0, C4<1>, C4<1>;
v0x55a15d1eb130_0 .net "in0", 0 0, L_0x55a15dd72cd0;  alias, 1 drivers
v0x55a15d1a3ca0_0 .net "in1", 0 0, L_0x55a15dd73110;  1 drivers
v0x55a15d1a3d40_0 .net "out", 0 0, L_0x55a15dd73050;  alias, 1 drivers
v0x55a15d15c870_0 .net "w0", 0 0, L_0x55a15dd72fc0;  1 drivers
S_0x55a15d3e1a50 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d3e1750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd73320 .functor NAND 1, L_0x55a15dd73470, L_0x55a15dd722a0, C4<1>, C4<1>;
L_0x55a15dd733b0 .functor NAND 1, L_0x55a15dd73320, L_0x55a15dd73320, C4<1>, C4<1>;
v0x55a15d1154a0_0 .net "in0", 0 0, L_0x55a15dd73470;  1 drivers
v0x55a15d115560_0 .net "in1", 0 0, L_0x55a15dd722a0;  alias, 1 drivers
v0x55a15d0ce0d0_0 .net "out", 0 0, L_0x55a15dd733b0;  alias, 1 drivers
v0x55a15d0ce170_0 .net "w0", 0 0, L_0x55a15dd73320;  1 drivers
S_0x55a15d3e1bd0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d3e1750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dd73550 .functor NAND 1, L_0x55a15dd73050, L_0x55a15dd73050, C4<1>, C4<1>;
L_0x55a15dd735e0 .functor NAND 1, L_0x55a15dd733b0, L_0x55a15dd733b0, C4<1>, C4<1>;
L_0x55a15dd73670 .functor NAND 1, L_0x55a15dd73550, L_0x55a15dd735e0, C4<1>, C4<1>;
v0x55a15d086d00_0 .net "in0", 0 0, L_0x55a15dd73050;  alias, 1 drivers
v0x55a15d03f930_0 .net "in1", 0 0, L_0x55a15dd733b0;  alias, 1 drivers
v0x55a15cff84d0_0 .net "out", 0 0, L_0x55a15dd73670;  alias, 1 drivers
v0x55a15cfb0220_0 .net "w0", 0 0, L_0x55a15dd73550;  1 drivers
v0x55a15cfb02c0_0 .net "w1", 0 0, L_0x55a15dd735e0;  1 drivers
S_0x55a15cd6f080 .scope module, "ALU_TB" "ALU_TB" 9 1;
 .timescale 0 0;
v0x55a15d3fdc20_0 .net "out", 31 0, L_0x55a15dda9cc0;  1 drivers
v0x55a15d3fdcc0_0 .var "s0", 0 0;
v0x55a15d3fdd60_0 .var "s1", 0 0;
v0x55a15d3fde00_0 .var "x", 31 0;
v0x55a15d3fdea0_0 .var "y", 31 0;
S_0x55a15d3e3e40 .scope module, "alu0" "ALU" 9 5, 10 1 0, S_0x55a15cd6f080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "s1"
    .port_info 2 /INPUT 1 "s0"
    .port_info 3 /INPUT 32 "x"
    .port_info 4 /INPUT 32 "y"
v0x55a15d3fd720_0 .net "in0", 31 0, v0x55a15d3e4720_0;  1 drivers
v0x55a15d3fd7c0_0 .net "in1", 31 0, v0x55a15d3e4280_0;  1 drivers
v0x55a15d3fd860_0 .net "in2", 31 0, v0x55a15d3e4320_0;  1 drivers
v0x55a15d3fd900_0 .net "out", 31 0, L_0x55a15dda9cc0;  alias, 1 drivers
v0x55a15d3fd9a0_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  1 drivers
v0x55a15d3fda40_0 .net "s1", 0 0, v0x55a15d3fdd60_0;  1 drivers
v0x55a15d3fdae0_0 .net "x", 31 0, v0x55a15d3fde00_0;  1 drivers
v0x55a15d3fdb80_0 .net "y", 31 0, v0x55a15d3fdea0_0;  1 drivers
S_0x55a15d3e3fc0 .scope module, "divrem0" "DIV_REM" 10 7, 11 1 0, S_0x55a15d3e3e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "quot"
    .port_info 1 /OUTPUT 32 "rem"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "b"
v0x55a15d3e4140_0 .net "a", 31 0, v0x55a15d3fde00_0;  alias, 1 drivers
v0x55a15d3e41e0_0 .net "b", 31 0, v0x55a15d3fdea0_0;  alias, 1 drivers
v0x55a15d3e4280_0 .var "quot", 31 0;
v0x55a15d3e4320_0 .var "rem", 31 0;
E_0x55a15d04c720 .event edge, v0x55a15d3e41e0_0, v0x55a15d3e4140_0;
S_0x55a15d3e43c0 .scope module, "mult0" "MULTIPLIER" 10 6, 12 1 0, S_0x55a15d3e3e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "prod"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
v0x55a15d3e4540_0 .net "a", 31 0, v0x55a15d3fde00_0;  alias, 1 drivers
v0x55a15d3e45e0_0 .net "b", 31 0, v0x55a15d3fdea0_0;  alias, 1 drivers
v0x55a15d3e4680_0 .var/i "i", 31 0;
v0x55a15d3e4720_0 .var "prod", 31 0;
v0x55a15d3e47c0_0 .var "x", 31 0;
S_0x55a15d3e4860 .scope module, "mux0" "MUX3X1_32BIT" 10 8, 13 1 0, S_0x55a15d3e3e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "s1"
    .port_info 2 /INPUT 1 "s0"
    .port_info 3 /INPUT 32 "in0"
    .port_info 4 /INPUT 32 "in1"
    .port_info 5 /INPUT 32 "in2"
v0x55a15d3fd2c0_0 .net "in0", 31 0, v0x55a15d3e4720_0;  alias, 1 drivers
v0x55a15d3fd360_0 .net "in1", 31 0, v0x55a15d3e4280_0;  alias, 1 drivers
v0x55a15d3fd400_0 .net "in2", 31 0, v0x55a15d3e4320_0;  alias, 1 drivers
v0x55a15d3fd4a0_0 .net "out", 31 0, L_0x55a15dda9cc0;  alias, 1 drivers
v0x55a15d3fd540_0 .net "out0", 31 0, L_0x55a15dd9cef0;  1 drivers
v0x55a15d3fd5e0_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3fd680_0 .net "s1", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
S_0x55a15d3e4a80 .scope module, "mux0" "MUX2X1_32BIT" 13 6, 14 1 0, S_0x55a15d3e4860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 32 "in0"
    .port_info 3 /INPUT 32 "in1"
v0x55a15d3f0b20_0 .net "in0", 31 0, v0x55a15d3e4720_0;  alias, 1 drivers
v0x55a15d3f0bc0_0 .net "in1", 31 0, v0x55a15d3e4280_0;  alias, 1 drivers
v0x55a15d3f0c60_0 .net "out", 31 0, L_0x55a15dd9cef0;  alias, 1 drivers
v0x55a15d3f0d00_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
LS_0x55a15dd9cef0_0_0 .concat [ 1 1 1 1], L_0x55a15dd95c00, L_0x55a15dd95eb0, L_0x55a15dd96220, L_0x55a15dd96590;
LS_0x55a15dd9cef0_0_4 .concat [ 1 1 1 1], L_0x55a15dd96900, L_0x55a15dd96c70, L_0x55a15dd96fe0, L_0x55a15dd97350;
LS_0x55a15dd9cef0_0_8 .concat [ 1 1 1 1], L_0x55a15dd976c0, L_0x55a15dd97a30, L_0x55a15dd97da0, L_0x55a15dd98110;
LS_0x55a15dd9cef0_0_12 .concat [ 1 1 1 1], L_0x55a15dd98480, L_0x55a15dd987f0, L_0x55a15dd99340, L_0x55a15dd99680;
LS_0x55a15dd9cef0_0_16 .concat [ 1 1 1 1], L_0x55a15dd999f0, L_0x55a15dd99d60, L_0x55a15dd9a0d0, L_0x55a15dd9a440;
LS_0x55a15dd9cef0_0_20 .concat [ 1 1 1 1], L_0x55a15dd9a7b0, L_0x55a15dd9ab20, L_0x55a15dd9ae90, L_0x55a15dd9b200;
LS_0x55a15dd9cef0_0_24 .concat [ 1 1 1 1], L_0x55a15dd9b570, L_0x55a15dd9b8e0, L_0x55a15dd9bc50, L_0x55a15dd9bfc0;
LS_0x55a15dd9cef0_0_28 .concat [ 1 1 1 1], L_0x55a15dd9c330, L_0x55a15dd9c6a0, L_0x55a15dd9ca10, L_0x55a15dd9cd80;
LS_0x55a15dd9cef0_1_0 .concat [ 4 4 4 4], LS_0x55a15dd9cef0_0_0, LS_0x55a15dd9cef0_0_4, LS_0x55a15dd9cef0_0_8, LS_0x55a15dd9cef0_0_12;
LS_0x55a15dd9cef0_1_4 .concat [ 4 4 4 4], LS_0x55a15dd9cef0_0_16, LS_0x55a15dd9cef0_0_20, LS_0x55a15dd9cef0_0_24, LS_0x55a15dd9cef0_0_28;
L_0x55a15dd9cef0 .concat [ 16 16 0 0], LS_0x55a15dd9cef0_1_0, LS_0x55a15dd9cef0_1_4;
L_0x55a15dd9daa0 .part v0x55a15d3e4720_0, 0, 1;
L_0x55a15dd9db90 .part v0x55a15d3e4720_0, 1, 1;
L_0x55a15dd9dc30 .part v0x55a15d3e4720_0, 2, 1;
L_0x55a15dd9dd20 .part v0x55a15d3e4720_0, 3, 1;
L_0x55a15dd9de10 .part v0x55a15d3e4720_0, 4, 1;
L_0x55a15dd9e050 .part v0x55a15d3e4720_0, 5, 1;
L_0x55a15dd9e140 .part v0x55a15d3e4720_0, 6, 1;
L_0x55a15dd9e280 .part v0x55a15d3e4720_0, 7, 1;
L_0x55a15dd9e370 .part v0x55a15d3e4720_0, 8, 1;
L_0x55a15dd9e4c0 .part v0x55a15d3e4720_0, 9, 1;
L_0x55a15dd9e560 .part v0x55a15d3e4720_0, 10, 1;
L_0x55a15dd9e6c0 .part v0x55a15d3e4720_0, 11, 1;
L_0x55a15dd9e7b0 .part v0x55a15d3e4720_0, 12, 1;
L_0x55a15dd9e920 .part v0x55a15d3e4720_0, 13, 1;
L_0x55a15dd9ea10 .part v0x55a15d3e4720_0, 14, 1;
L_0x55a15dd9eb90 .part v0x55a15d3e4720_0, 15, 1;
L_0x55a15dd9ec80 .part v0x55a15d3e4720_0, 16, 1;
L_0x55a15dd9ee10 .part v0x55a15d3e4720_0, 17, 1;
L_0x55a15dd9ef00 .part v0x55a15d3e4720_0, 18, 1;
L_0x55a15dd9ed70 .part v0x55a15d3e4720_0, 19, 1;
L_0x55a15dd9f0f0 .part v0x55a15d3e4720_0, 20, 1;
L_0x55a15dd9f2a0 .part v0x55a15d3e4720_0, 21, 1;
L_0x55a15dd9f390 .part v0x55a15d3e4720_0, 22, 1;
L_0x55a15dd9f550 .part v0x55a15d3e4720_0, 23, 1;
L_0x55a15dd9f640 .part v0x55a15d3e4720_0, 24, 1;
L_0x55a15dd9f810 .part v0x55a15d3e4720_0, 25, 1;
L_0x55a15dd9f900 .part v0x55a15d3e4720_0, 26, 1;
L_0x55a15dd9fae0 .part v0x55a15d3e4720_0, 27, 1;
L_0x55a15dd9fbd0 .part v0x55a15d3e4720_0, 28, 1;
L_0x55a15dd9fdc0 .part v0x55a15d3e4720_0, 29, 1;
L_0x55a15dd9feb0 .part v0x55a15d3e4720_0, 30, 1;
L_0x55a15dda00b0 .part v0x55a15d3e4720_0, 31, 1;
L_0x55a15dda01a0 .part v0x55a15d3e4280_0, 0, 1;
L_0x55a15dda03b0 .part v0x55a15d3e4280_0, 1, 1;
L_0x55a15dda0450 .part v0x55a15d3e4280_0, 2, 1;
L_0x55a15dda0290 .part v0x55a15d3e4280_0, 3, 1;
L_0x55a15dda0670 .part v0x55a15d3e4280_0, 4, 1;
L_0x55a15dda08a0 .part v0x55a15d3e4280_0, 5, 1;
L_0x55a15dda0990 .part v0x55a15d3e4280_0, 6, 1;
L_0x55a15dda0bd0 .part v0x55a15d3e4280_0, 7, 1;
L_0x55a15dda0cc0 .part v0x55a15d3e4280_0, 8, 1;
L_0x55a15dda0f10 .part v0x55a15d3e4280_0, 9, 1;
L_0x55a15dda1000 .part v0x55a15d3e4280_0, 10, 1;
L_0x55a15dda1260 .part v0x55a15d3e4280_0, 11, 1;
L_0x55a15dda1350 .part v0x55a15d3e4280_0, 12, 1;
L_0x55a15dda15c0 .part v0x55a15d3e4280_0, 13, 1;
L_0x55a15dda16b0 .part v0x55a15d3e4280_0, 14, 1;
L_0x55a15dda1930 .part v0x55a15d3e4280_0, 15, 1;
L_0x55a15dda1a20 .part v0x55a15d3e4280_0, 16, 1;
L_0x55a15dda1cb0 .part v0x55a15d3e4280_0, 17, 1;
L_0x55a15dda1da0 .part v0x55a15d3e4280_0, 18, 1;
L_0x55a15dda2040 .part v0x55a15d3e4280_0, 19, 1;
L_0x55a15dda2130 .part v0x55a15d3e4280_0, 20, 1;
L_0x55a15dda23e0 .part v0x55a15d3e4280_0, 21, 1;
L_0x55a15dda24d0 .part v0x55a15d3e4280_0, 22, 1;
L_0x55a15dda2790 .part v0x55a15d3e4280_0, 23, 1;
L_0x55a15dda2880 .part v0x55a15d3e4280_0, 24, 1;
L_0x55a15dda2b50 .part v0x55a15d3e4280_0, 25, 1;
L_0x55a15dda2c40 .part v0x55a15d3e4280_0, 26, 1;
L_0x55a15dda2f20 .part v0x55a15d3e4280_0, 27, 1;
L_0x55a15dda3010 .part v0x55a15d3e4280_0, 28, 1;
L_0x55a15dda3710 .part v0x55a15d3e4280_0, 29, 1;
L_0x55a15dda37b0 .part v0x55a15d3e4280_0, 30, 1;
L_0x55a15dda3a60 .part v0x55a15d3e4280_0, 31, 1;
S_0x55a15d3e4c00 .scope module, "mux0[0]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd95a40 .functor AND 1, L_0x55a15dd95ad0, L_0x55a15dd9daa0, C4<1>, C4<1>;
L_0x55a15dd95ad0 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd95b90 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda01a0, C4<1>, C4<1>;
L_0x55a15dd95c00 .functor OR 1, L_0x55a15dd95b90, L_0x55a15dd95a40, C4<0>, C4<0>;
v0x55a15d3e4d80_0 .net *"_s1", 0 0, L_0x55a15dd95ad0;  1 drivers
v0x55a15d3e4e20_0 .net "in0", 0 0, L_0x55a15dd9daa0;  1 drivers
v0x55a15d3e4ec0_0 .net "in1", 0 0, L_0x55a15dda01a0;  1 drivers
v0x55a15d3e4f60_0 .net "out", 0 0, L_0x55a15dd95c00;  1 drivers
v0x55a15d3e5000_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3e50a0_0 .net "w0", 0 0, L_0x55a15dd95a40;  1 drivers
v0x55a15d3e5140_0 .net "w1", 0 0, L_0x55a15dd95b90;  1 drivers
S_0x55a15d3e51e0 .scope module, "mux0[1]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd95d10 .functor AND 1, L_0x55a15dd95d80, L_0x55a15dd9db90, C4<1>, C4<1>;
L_0x55a15dd95d80 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd95e40 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda03b0, C4<1>, C4<1>;
L_0x55a15dd95eb0 .functor OR 1, L_0x55a15dd95e40, L_0x55a15dd95d10, C4<0>, C4<0>;
v0x55a15d3e5360_0 .net *"_s1", 0 0, L_0x55a15dd95d80;  1 drivers
v0x55a15d3e5400_0 .net "in0", 0 0, L_0x55a15dd9db90;  1 drivers
v0x55a15d3e54a0_0 .net "in1", 0 0, L_0x55a15dda03b0;  1 drivers
v0x55a15d3e5540_0 .net "out", 0 0, L_0x55a15dd95eb0;  1 drivers
v0x55a15d3e55e0_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3e5680_0 .net "w0", 0 0, L_0x55a15dd95d10;  1 drivers
v0x55a15d3e5720_0 .net "w1", 0 0, L_0x55a15dd95e40;  1 drivers
S_0x55a15d3e57c0 .scope module, "mux0[2]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd96020 .functor AND 1, L_0x55a15dd960c0, L_0x55a15dd9dc30, C4<1>, C4<1>;
L_0x55a15dd960c0 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd96180 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda0450, C4<1>, C4<1>;
L_0x55a15dd96220 .functor OR 1, L_0x55a15dd96180, L_0x55a15dd96020, C4<0>, C4<0>;
v0x55a15d3e5940_0 .net *"_s1", 0 0, L_0x55a15dd960c0;  1 drivers
v0x55a15d3e59e0_0 .net "in0", 0 0, L_0x55a15dd9dc30;  1 drivers
v0x55a15d3e5a80_0 .net "in1", 0 0, L_0x55a15dda0450;  1 drivers
v0x55a15d3e5b20_0 .net "out", 0 0, L_0x55a15dd96220;  1 drivers
v0x55a15d3e5bc0_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3e5c60_0 .net "w0", 0 0, L_0x55a15dd96020;  1 drivers
v0x55a15d3e5d00_0 .net "w1", 0 0, L_0x55a15dd96180;  1 drivers
S_0x55a15d3e5da0 .scope module, "mux0[3]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd96390 .functor AND 1, L_0x55a15dd96430, L_0x55a15dd9dd20, C4<1>, C4<1>;
L_0x55a15dd96430 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd964f0 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda0290, C4<1>, C4<1>;
L_0x55a15dd96590 .functor OR 1, L_0x55a15dd964f0, L_0x55a15dd96390, C4<0>, C4<0>;
v0x55a15d3e5f20_0 .net *"_s1", 0 0, L_0x55a15dd96430;  1 drivers
v0x55a15d3e5fc0_0 .net "in0", 0 0, L_0x55a15dd9dd20;  1 drivers
v0x55a15d3e6060_0 .net "in1", 0 0, L_0x55a15dda0290;  1 drivers
v0x55a15d3e6100_0 .net "out", 0 0, L_0x55a15dd96590;  1 drivers
v0x55a15d3e61a0_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3e6240_0 .net "w0", 0 0, L_0x55a15dd96390;  1 drivers
v0x55a15d3e62e0_0 .net "w1", 0 0, L_0x55a15dd964f0;  1 drivers
S_0x55a15d3e6380 .scope module, "mux0[4]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd96700 .functor AND 1, L_0x55a15dd967a0, L_0x55a15dd9de10, C4<1>, C4<1>;
L_0x55a15dd967a0 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd96860 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda0670, C4<1>, C4<1>;
L_0x55a15dd96900 .functor OR 1, L_0x55a15dd96860, L_0x55a15dd96700, C4<0>, C4<0>;
v0x55a15d3e6500_0 .net *"_s1", 0 0, L_0x55a15dd967a0;  1 drivers
v0x55a15d3e65a0_0 .net "in0", 0 0, L_0x55a15dd9de10;  1 drivers
v0x55a15d3e6640_0 .net "in1", 0 0, L_0x55a15dda0670;  1 drivers
v0x55a15d3e66e0_0 .net "out", 0 0, L_0x55a15dd96900;  1 drivers
v0x55a15d3e6780_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3e6820_0 .net "w0", 0 0, L_0x55a15dd96700;  1 drivers
v0x55a15d3e68c0_0 .net "w1", 0 0, L_0x55a15dd96860;  1 drivers
S_0x55a15d3e6960 .scope module, "mux0[5]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd96a70 .functor AND 1, L_0x55a15dd96b10, L_0x55a15dd9e050, C4<1>, C4<1>;
L_0x55a15dd96b10 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd96bd0 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda08a0, C4<1>, C4<1>;
L_0x55a15dd96c70 .functor OR 1, L_0x55a15dd96bd0, L_0x55a15dd96a70, C4<0>, C4<0>;
v0x55a15d3e6ae0_0 .net *"_s1", 0 0, L_0x55a15dd96b10;  1 drivers
v0x55a15d3e6b80_0 .net "in0", 0 0, L_0x55a15dd9e050;  1 drivers
v0x55a15d3e6c20_0 .net "in1", 0 0, L_0x55a15dda08a0;  1 drivers
v0x55a15d3e6cc0_0 .net "out", 0 0, L_0x55a15dd96c70;  1 drivers
v0x55a15d3e6d60_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3e6e00_0 .net "w0", 0 0, L_0x55a15dd96a70;  1 drivers
v0x55a15d3e6ea0_0 .net "w1", 0 0, L_0x55a15dd96bd0;  1 drivers
S_0x55a15d3e6f40 .scope module, "mux0[6]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd96de0 .functor AND 1, L_0x55a15dd96e80, L_0x55a15dd9e140, C4<1>, C4<1>;
L_0x55a15dd96e80 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd96f40 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda0990, C4<1>, C4<1>;
L_0x55a15dd96fe0 .functor OR 1, L_0x55a15dd96f40, L_0x55a15dd96de0, C4<0>, C4<0>;
v0x55a15d3e70c0_0 .net *"_s1", 0 0, L_0x55a15dd96e80;  1 drivers
v0x55a15d3e7160_0 .net "in0", 0 0, L_0x55a15dd9e140;  1 drivers
v0x55a15d3e7200_0 .net "in1", 0 0, L_0x55a15dda0990;  1 drivers
v0x55a15d3e72a0_0 .net "out", 0 0, L_0x55a15dd96fe0;  1 drivers
v0x55a15d3e7340_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3e73e0_0 .net "w0", 0 0, L_0x55a15dd96de0;  1 drivers
v0x55a15d3e7480_0 .net "w1", 0 0, L_0x55a15dd96f40;  1 drivers
S_0x55a15d3e7520 .scope module, "mux0[7]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd97150 .functor AND 1, L_0x55a15dd971f0, L_0x55a15dd9e280, C4<1>, C4<1>;
L_0x55a15dd971f0 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd972b0 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda0bd0, C4<1>, C4<1>;
L_0x55a15dd97350 .functor OR 1, L_0x55a15dd972b0, L_0x55a15dd97150, C4<0>, C4<0>;
v0x55a15d3e76a0_0 .net *"_s1", 0 0, L_0x55a15dd971f0;  1 drivers
v0x55a15d3e7740_0 .net "in0", 0 0, L_0x55a15dd9e280;  1 drivers
v0x55a15d3e77e0_0 .net "in1", 0 0, L_0x55a15dda0bd0;  1 drivers
v0x55a15d3e7880_0 .net "out", 0 0, L_0x55a15dd97350;  1 drivers
v0x55a15d3e7920_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3e79c0_0 .net "w0", 0 0, L_0x55a15dd97150;  1 drivers
v0x55a15d3e7a60_0 .net "w1", 0 0, L_0x55a15dd972b0;  1 drivers
S_0x55a15d3e7b00 .scope module, "mux0[8]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd974c0 .functor AND 1, L_0x55a15dd97560, L_0x55a15dd9e370, C4<1>, C4<1>;
L_0x55a15dd97560 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd97620 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda0cc0, C4<1>, C4<1>;
L_0x55a15dd976c0 .functor OR 1, L_0x55a15dd97620, L_0x55a15dd974c0, C4<0>, C4<0>;
v0x55a15d3e7c80_0 .net *"_s1", 0 0, L_0x55a15dd97560;  1 drivers
v0x55a15d3e7d20_0 .net "in0", 0 0, L_0x55a15dd9e370;  1 drivers
v0x55a15d3e7dc0_0 .net "in1", 0 0, L_0x55a15dda0cc0;  1 drivers
v0x55a15d3e7e60_0 .net "out", 0 0, L_0x55a15dd976c0;  1 drivers
v0x55a15d3e7f00_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3e7fa0_0 .net "w0", 0 0, L_0x55a15dd974c0;  1 drivers
v0x55a15d3e8040_0 .net "w1", 0 0, L_0x55a15dd97620;  1 drivers
S_0x55a15d3e80e0 .scope module, "mux0[9]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd97830 .functor AND 1, L_0x55a15dd978d0, L_0x55a15dd9e4c0, C4<1>, C4<1>;
L_0x55a15dd978d0 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd97990 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda0f10, C4<1>, C4<1>;
L_0x55a15dd97a30 .functor OR 1, L_0x55a15dd97990, L_0x55a15dd97830, C4<0>, C4<0>;
v0x55a15d3e8260_0 .net *"_s1", 0 0, L_0x55a15dd978d0;  1 drivers
v0x55a15d3e8300_0 .net "in0", 0 0, L_0x55a15dd9e4c0;  1 drivers
v0x55a15d3e83a0_0 .net "in1", 0 0, L_0x55a15dda0f10;  1 drivers
v0x55a15d3e8440_0 .net "out", 0 0, L_0x55a15dd97a30;  1 drivers
v0x55a15d3e84e0_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3e8580_0 .net "w0", 0 0, L_0x55a15dd97830;  1 drivers
v0x55a15d3e8620_0 .net "w1", 0 0, L_0x55a15dd97990;  1 drivers
S_0x55a15d3e86c0 .scope module, "mux0[10]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd97ba0 .functor AND 1, L_0x55a15dd97c40, L_0x55a15dd9e560, C4<1>, C4<1>;
L_0x55a15dd97c40 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd97d00 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda1000, C4<1>, C4<1>;
L_0x55a15dd97da0 .functor OR 1, L_0x55a15dd97d00, L_0x55a15dd97ba0, C4<0>, C4<0>;
v0x55a15d3e8840_0 .net *"_s1", 0 0, L_0x55a15dd97c40;  1 drivers
v0x55a15d3e88e0_0 .net "in0", 0 0, L_0x55a15dd9e560;  1 drivers
v0x55a15d3e8980_0 .net "in1", 0 0, L_0x55a15dda1000;  1 drivers
v0x55a15d3e8a20_0 .net "out", 0 0, L_0x55a15dd97da0;  1 drivers
v0x55a15d3e8ac0_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3e8b60_0 .net "w0", 0 0, L_0x55a15dd97ba0;  1 drivers
v0x55a15d3e8c00_0 .net "w1", 0 0, L_0x55a15dd97d00;  1 drivers
S_0x55a15d3e8ca0 .scope module, "mux0[11]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd97f10 .functor AND 1, L_0x55a15dd97fb0, L_0x55a15dd9e6c0, C4<1>, C4<1>;
L_0x55a15dd97fb0 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd98070 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda1260, C4<1>, C4<1>;
L_0x55a15dd98110 .functor OR 1, L_0x55a15dd98070, L_0x55a15dd97f10, C4<0>, C4<0>;
v0x55a15d3e8e20_0 .net *"_s1", 0 0, L_0x55a15dd97fb0;  1 drivers
v0x55a15d3e8ec0_0 .net "in0", 0 0, L_0x55a15dd9e6c0;  1 drivers
v0x55a15d3e8f60_0 .net "in1", 0 0, L_0x55a15dda1260;  1 drivers
v0x55a15d3e9000_0 .net "out", 0 0, L_0x55a15dd98110;  1 drivers
v0x55a15d3e90a0_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3e9140_0 .net "w0", 0 0, L_0x55a15dd97f10;  1 drivers
v0x55a15d3e91e0_0 .net "w1", 0 0, L_0x55a15dd98070;  1 drivers
S_0x55a15d3e9280 .scope module, "mux0[12]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd98280 .functor AND 1, L_0x55a15dd98320, L_0x55a15dd9e7b0, C4<1>, C4<1>;
L_0x55a15dd98320 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd983e0 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda1350, C4<1>, C4<1>;
L_0x55a15dd98480 .functor OR 1, L_0x55a15dd983e0, L_0x55a15dd98280, C4<0>, C4<0>;
v0x55a15d3e9400_0 .net *"_s1", 0 0, L_0x55a15dd98320;  1 drivers
v0x55a15d3e94a0_0 .net "in0", 0 0, L_0x55a15dd9e7b0;  1 drivers
v0x55a15d3e9540_0 .net "in1", 0 0, L_0x55a15dda1350;  1 drivers
v0x55a15d3e95e0_0 .net "out", 0 0, L_0x55a15dd98480;  1 drivers
v0x55a15d3e9680_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3e9720_0 .net "w0", 0 0, L_0x55a15dd98280;  1 drivers
v0x55a15d3e97c0_0 .net "w1", 0 0, L_0x55a15dd983e0;  1 drivers
S_0x55a15d3e9860 .scope module, "mux0[13]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd985f0 .functor AND 1, L_0x55a15dd98690, L_0x55a15dd9e920, C4<1>, C4<1>;
L_0x55a15dd98690 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd98750 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda15c0, C4<1>, C4<1>;
L_0x55a15dd987f0 .functor OR 1, L_0x55a15dd98750, L_0x55a15dd985f0, C4<0>, C4<0>;
v0x55a15d3e99e0_0 .net *"_s1", 0 0, L_0x55a15dd98690;  1 drivers
v0x55a15d3e9a80_0 .net "in0", 0 0, L_0x55a15dd9e920;  1 drivers
v0x55a15d3e9b20_0 .net "in1", 0 0, L_0x55a15dda15c0;  1 drivers
v0x55a15d3e9bc0_0 .net "out", 0 0, L_0x55a15dd987f0;  1 drivers
v0x55a15d3e9c60_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3e9d00_0 .net "w0", 0 0, L_0x55a15dd985f0;  1 drivers
v0x55a15d3e9da0_0 .net "w1", 0 0, L_0x55a15dd98750;  1 drivers
S_0x55a15d3e9e40 .scope module, "mux0[14]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd98960 .functor AND 1, L_0x55a15dd98a00, L_0x55a15dd9ea10, C4<1>, C4<1>;
L_0x55a15dd98a00 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd992d0 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda16b0, C4<1>, C4<1>;
L_0x55a15dd99340 .functor OR 1, L_0x55a15dd992d0, L_0x55a15dd98960, C4<0>, C4<0>;
v0x55a15d3e9fc0_0 .net *"_s1", 0 0, L_0x55a15dd98a00;  1 drivers
v0x55a15d3ea060_0 .net "in0", 0 0, L_0x55a15dd9ea10;  1 drivers
v0x55a15d3ea100_0 .net "in1", 0 0, L_0x55a15dda16b0;  1 drivers
v0x55a15d3ea1a0_0 .net "out", 0 0, L_0x55a15dd99340;  1 drivers
v0x55a15d3ea240_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3ea2e0_0 .net "w0", 0 0, L_0x55a15dd98960;  1 drivers
v0x55a15d3ea380_0 .net "w1", 0 0, L_0x55a15dd992d0;  1 drivers
S_0x55a15d3ea420 .scope module, "mux0[15]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd99480 .functor AND 1, L_0x55a15dd99520, L_0x55a15dd9eb90, C4<1>, C4<1>;
L_0x55a15dd99520 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd995e0 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda1930, C4<1>, C4<1>;
L_0x55a15dd99680 .functor OR 1, L_0x55a15dd995e0, L_0x55a15dd99480, C4<0>, C4<0>;
v0x55a15d3ea5a0_0 .net *"_s1", 0 0, L_0x55a15dd99520;  1 drivers
v0x55a15d3ea640_0 .net "in0", 0 0, L_0x55a15dd9eb90;  1 drivers
v0x55a15d3ea6e0_0 .net "in1", 0 0, L_0x55a15dda1930;  1 drivers
v0x55a15d3ea780_0 .net "out", 0 0, L_0x55a15dd99680;  1 drivers
v0x55a15d3ea820_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3ea8c0_0 .net "w0", 0 0, L_0x55a15dd99480;  1 drivers
v0x55a15d3ea960_0 .net "w1", 0 0, L_0x55a15dd995e0;  1 drivers
S_0x55a15d3eaa00 .scope module, "mux0[16]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd997f0 .functor AND 1, L_0x55a15dd99890, L_0x55a15dd9ec80, C4<1>, C4<1>;
L_0x55a15dd99890 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd99950 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda1a20, C4<1>, C4<1>;
L_0x55a15dd999f0 .functor OR 1, L_0x55a15dd99950, L_0x55a15dd997f0, C4<0>, C4<0>;
v0x55a15d3eac90_0 .net *"_s1", 0 0, L_0x55a15dd99890;  1 drivers
v0x55a15d3ead30_0 .net "in0", 0 0, L_0x55a15dd9ec80;  1 drivers
v0x55a15d3eadd0_0 .net "in1", 0 0, L_0x55a15dda1a20;  1 drivers
v0x55a15d3eae70_0 .net "out", 0 0, L_0x55a15dd999f0;  1 drivers
v0x55a15d3eaf10_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3eb1c0_0 .net "w0", 0 0, L_0x55a15dd997f0;  1 drivers
v0x55a15d3eb260_0 .net "w1", 0 0, L_0x55a15dd99950;  1 drivers
S_0x55a15d3eb300 .scope module, "mux0[17]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd99b60 .functor AND 1, L_0x55a15dd99c00, L_0x55a15dd9ee10, C4<1>, C4<1>;
L_0x55a15dd99c00 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd99cc0 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda1cb0, C4<1>, C4<1>;
L_0x55a15dd99d60 .functor OR 1, L_0x55a15dd99cc0, L_0x55a15dd99b60, C4<0>, C4<0>;
v0x55a15d3eb480_0 .net *"_s1", 0 0, L_0x55a15dd99c00;  1 drivers
v0x55a15d3eb520_0 .net "in0", 0 0, L_0x55a15dd9ee10;  1 drivers
v0x55a15d3eb5c0_0 .net "in1", 0 0, L_0x55a15dda1cb0;  1 drivers
v0x55a15d3eb660_0 .net "out", 0 0, L_0x55a15dd99d60;  1 drivers
v0x55a15d3eb700_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3eb7a0_0 .net "w0", 0 0, L_0x55a15dd99b60;  1 drivers
v0x55a15d3eb840_0 .net "w1", 0 0, L_0x55a15dd99cc0;  1 drivers
S_0x55a15d3eb8e0 .scope module, "mux0[18]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd99ed0 .functor AND 1, L_0x55a15dd99f70, L_0x55a15dd9ef00, C4<1>, C4<1>;
L_0x55a15dd99f70 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd9a030 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda1da0, C4<1>, C4<1>;
L_0x55a15dd9a0d0 .functor OR 1, L_0x55a15dd9a030, L_0x55a15dd99ed0, C4<0>, C4<0>;
v0x55a15d3eba60_0 .net *"_s1", 0 0, L_0x55a15dd99f70;  1 drivers
v0x55a15d3ebb00_0 .net "in0", 0 0, L_0x55a15dd9ef00;  1 drivers
v0x55a15d3ebba0_0 .net "in1", 0 0, L_0x55a15dda1da0;  1 drivers
v0x55a15d3ebc40_0 .net "out", 0 0, L_0x55a15dd9a0d0;  1 drivers
v0x55a15d3ebce0_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3ebd80_0 .net "w0", 0 0, L_0x55a15dd99ed0;  1 drivers
v0x55a15d3ebe20_0 .net "w1", 0 0, L_0x55a15dd9a030;  1 drivers
S_0x55a15d3ebec0 .scope module, "mux0[19]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd9a240 .functor AND 1, L_0x55a15dd9a2e0, L_0x55a15dd9ed70, C4<1>, C4<1>;
L_0x55a15dd9a2e0 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd9a3a0 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda2040, C4<1>, C4<1>;
L_0x55a15dd9a440 .functor OR 1, L_0x55a15dd9a3a0, L_0x55a15dd9a240, C4<0>, C4<0>;
v0x55a15d3ec040_0 .net *"_s1", 0 0, L_0x55a15dd9a2e0;  1 drivers
v0x55a15d3ec0e0_0 .net "in0", 0 0, L_0x55a15dd9ed70;  1 drivers
v0x55a15d3ec180_0 .net "in1", 0 0, L_0x55a15dda2040;  1 drivers
v0x55a15d3ec220_0 .net "out", 0 0, L_0x55a15dd9a440;  1 drivers
v0x55a15d3ec2c0_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3ec360_0 .net "w0", 0 0, L_0x55a15dd9a240;  1 drivers
v0x55a15d3ec400_0 .net "w1", 0 0, L_0x55a15dd9a3a0;  1 drivers
S_0x55a15d3ec4a0 .scope module, "mux0[20]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd9a5b0 .functor AND 1, L_0x55a15dd9a650, L_0x55a15dd9f0f0, C4<1>, C4<1>;
L_0x55a15dd9a650 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd9a710 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda2130, C4<1>, C4<1>;
L_0x55a15dd9a7b0 .functor OR 1, L_0x55a15dd9a710, L_0x55a15dd9a5b0, C4<0>, C4<0>;
v0x55a15d3ec620_0 .net *"_s1", 0 0, L_0x55a15dd9a650;  1 drivers
v0x55a15d3ec6c0_0 .net "in0", 0 0, L_0x55a15dd9f0f0;  1 drivers
v0x55a15d3ec760_0 .net "in1", 0 0, L_0x55a15dda2130;  1 drivers
v0x55a15d3ec800_0 .net "out", 0 0, L_0x55a15dd9a7b0;  1 drivers
v0x55a15d3ec8a0_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3ec940_0 .net "w0", 0 0, L_0x55a15dd9a5b0;  1 drivers
v0x55a15d3ec9e0_0 .net "w1", 0 0, L_0x55a15dd9a710;  1 drivers
S_0x55a15d3eca80 .scope module, "mux0[21]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd9a920 .functor AND 1, L_0x55a15dd9a9c0, L_0x55a15dd9f2a0, C4<1>, C4<1>;
L_0x55a15dd9a9c0 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd9aa80 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda23e0, C4<1>, C4<1>;
L_0x55a15dd9ab20 .functor OR 1, L_0x55a15dd9aa80, L_0x55a15dd9a920, C4<0>, C4<0>;
v0x55a15d3ecc00_0 .net *"_s1", 0 0, L_0x55a15dd9a9c0;  1 drivers
v0x55a15d3ecca0_0 .net "in0", 0 0, L_0x55a15dd9f2a0;  1 drivers
v0x55a15d3ecd40_0 .net "in1", 0 0, L_0x55a15dda23e0;  1 drivers
v0x55a15d3ecde0_0 .net "out", 0 0, L_0x55a15dd9ab20;  1 drivers
v0x55a15d3ece80_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3ecf20_0 .net "w0", 0 0, L_0x55a15dd9a920;  1 drivers
v0x55a15d3ecfc0_0 .net "w1", 0 0, L_0x55a15dd9aa80;  1 drivers
S_0x55a15d3ed060 .scope module, "mux0[22]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd9ac90 .functor AND 1, L_0x55a15dd9ad30, L_0x55a15dd9f390, C4<1>, C4<1>;
L_0x55a15dd9ad30 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd9adf0 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda24d0, C4<1>, C4<1>;
L_0x55a15dd9ae90 .functor OR 1, L_0x55a15dd9adf0, L_0x55a15dd9ac90, C4<0>, C4<0>;
v0x55a15d3ed1e0_0 .net *"_s1", 0 0, L_0x55a15dd9ad30;  1 drivers
v0x55a15d3ed280_0 .net "in0", 0 0, L_0x55a15dd9f390;  1 drivers
v0x55a15d3ed320_0 .net "in1", 0 0, L_0x55a15dda24d0;  1 drivers
v0x55a15d3ed3c0_0 .net "out", 0 0, L_0x55a15dd9ae90;  1 drivers
v0x55a15d3ed460_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3ed500_0 .net "w0", 0 0, L_0x55a15dd9ac90;  1 drivers
v0x55a15d3ed5a0_0 .net "w1", 0 0, L_0x55a15dd9adf0;  1 drivers
S_0x55a15d3ed640 .scope module, "mux0[23]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd9b000 .functor AND 1, L_0x55a15dd9b0a0, L_0x55a15dd9f550, C4<1>, C4<1>;
L_0x55a15dd9b0a0 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd9b160 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda2790, C4<1>, C4<1>;
L_0x55a15dd9b200 .functor OR 1, L_0x55a15dd9b160, L_0x55a15dd9b000, C4<0>, C4<0>;
v0x55a15d3ed7c0_0 .net *"_s1", 0 0, L_0x55a15dd9b0a0;  1 drivers
v0x55a15d3ed860_0 .net "in0", 0 0, L_0x55a15dd9f550;  1 drivers
v0x55a15d3ed900_0 .net "in1", 0 0, L_0x55a15dda2790;  1 drivers
v0x55a15d3ed9a0_0 .net "out", 0 0, L_0x55a15dd9b200;  1 drivers
v0x55a15d3eda40_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3edae0_0 .net "w0", 0 0, L_0x55a15dd9b000;  1 drivers
v0x55a15d3edb80_0 .net "w1", 0 0, L_0x55a15dd9b160;  1 drivers
S_0x55a15d3edc20 .scope module, "mux0[24]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd9b370 .functor AND 1, L_0x55a15dd9b410, L_0x55a15dd9f640, C4<1>, C4<1>;
L_0x55a15dd9b410 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd9b4d0 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda2880, C4<1>, C4<1>;
L_0x55a15dd9b570 .functor OR 1, L_0x55a15dd9b4d0, L_0x55a15dd9b370, C4<0>, C4<0>;
v0x55a15d3edda0_0 .net *"_s1", 0 0, L_0x55a15dd9b410;  1 drivers
v0x55a15d3ede40_0 .net "in0", 0 0, L_0x55a15dd9f640;  1 drivers
v0x55a15d3edee0_0 .net "in1", 0 0, L_0x55a15dda2880;  1 drivers
v0x55a15d3edf80_0 .net "out", 0 0, L_0x55a15dd9b570;  1 drivers
v0x55a15d3ee020_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3ee0c0_0 .net "w0", 0 0, L_0x55a15dd9b370;  1 drivers
v0x55a15d3ee160_0 .net "w1", 0 0, L_0x55a15dd9b4d0;  1 drivers
S_0x55a15d3ee200 .scope module, "mux0[25]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd9b6e0 .functor AND 1, L_0x55a15dd9b780, L_0x55a15dd9f810, C4<1>, C4<1>;
L_0x55a15dd9b780 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd9b840 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda2b50, C4<1>, C4<1>;
L_0x55a15dd9b8e0 .functor OR 1, L_0x55a15dd9b840, L_0x55a15dd9b6e0, C4<0>, C4<0>;
v0x55a15d3ee380_0 .net *"_s1", 0 0, L_0x55a15dd9b780;  1 drivers
v0x55a15d3ee420_0 .net "in0", 0 0, L_0x55a15dd9f810;  1 drivers
v0x55a15d3ee4c0_0 .net "in1", 0 0, L_0x55a15dda2b50;  1 drivers
v0x55a15d3ee560_0 .net "out", 0 0, L_0x55a15dd9b8e0;  1 drivers
v0x55a15d3ee600_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3ee6a0_0 .net "w0", 0 0, L_0x55a15dd9b6e0;  1 drivers
v0x55a15d3ee740_0 .net "w1", 0 0, L_0x55a15dd9b840;  1 drivers
S_0x55a15d3ee7e0 .scope module, "mux0[26]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd9ba50 .functor AND 1, L_0x55a15dd9baf0, L_0x55a15dd9f900, C4<1>, C4<1>;
L_0x55a15dd9baf0 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd9bbb0 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda2c40, C4<1>, C4<1>;
L_0x55a15dd9bc50 .functor OR 1, L_0x55a15dd9bbb0, L_0x55a15dd9ba50, C4<0>, C4<0>;
v0x55a15d3ee960_0 .net *"_s1", 0 0, L_0x55a15dd9baf0;  1 drivers
v0x55a15d3eea00_0 .net "in0", 0 0, L_0x55a15dd9f900;  1 drivers
v0x55a15d3eeaa0_0 .net "in1", 0 0, L_0x55a15dda2c40;  1 drivers
v0x55a15d3eeb40_0 .net "out", 0 0, L_0x55a15dd9bc50;  1 drivers
v0x55a15d3eebe0_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3eec80_0 .net "w0", 0 0, L_0x55a15dd9ba50;  1 drivers
v0x55a15d3eed20_0 .net "w1", 0 0, L_0x55a15dd9bbb0;  1 drivers
S_0x55a15d3eedc0 .scope module, "mux0[27]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd9bdc0 .functor AND 1, L_0x55a15dd9be60, L_0x55a15dd9fae0, C4<1>, C4<1>;
L_0x55a15dd9be60 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd9bf20 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda2f20, C4<1>, C4<1>;
L_0x55a15dd9bfc0 .functor OR 1, L_0x55a15dd9bf20, L_0x55a15dd9bdc0, C4<0>, C4<0>;
v0x55a15d3eef40_0 .net *"_s1", 0 0, L_0x55a15dd9be60;  1 drivers
v0x55a15d3eefe0_0 .net "in0", 0 0, L_0x55a15dd9fae0;  1 drivers
v0x55a15d3ef080_0 .net "in1", 0 0, L_0x55a15dda2f20;  1 drivers
v0x55a15d3ef120_0 .net "out", 0 0, L_0x55a15dd9bfc0;  1 drivers
v0x55a15d3ef1c0_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3ef260_0 .net "w0", 0 0, L_0x55a15dd9bdc0;  1 drivers
v0x55a15d3ef300_0 .net "w1", 0 0, L_0x55a15dd9bf20;  1 drivers
S_0x55a15d3ef3a0 .scope module, "mux0[28]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd9c130 .functor AND 1, L_0x55a15dd9c1d0, L_0x55a15dd9fbd0, C4<1>, C4<1>;
L_0x55a15dd9c1d0 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd9c290 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda3010, C4<1>, C4<1>;
L_0x55a15dd9c330 .functor OR 1, L_0x55a15dd9c290, L_0x55a15dd9c130, C4<0>, C4<0>;
v0x55a15d3ef520_0 .net *"_s1", 0 0, L_0x55a15dd9c1d0;  1 drivers
v0x55a15d3ef5c0_0 .net "in0", 0 0, L_0x55a15dd9fbd0;  1 drivers
v0x55a15d3ef660_0 .net "in1", 0 0, L_0x55a15dda3010;  1 drivers
v0x55a15d3ef700_0 .net "out", 0 0, L_0x55a15dd9c330;  1 drivers
v0x55a15d3ef7a0_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3ef840_0 .net "w0", 0 0, L_0x55a15dd9c130;  1 drivers
v0x55a15d3ef8e0_0 .net "w1", 0 0, L_0x55a15dd9c290;  1 drivers
S_0x55a15d3ef980 .scope module, "mux0[29]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd9c4a0 .functor AND 1, L_0x55a15dd9c540, L_0x55a15dd9fdc0, C4<1>, C4<1>;
L_0x55a15dd9c540 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd9c600 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda3710, C4<1>, C4<1>;
L_0x55a15dd9c6a0 .functor OR 1, L_0x55a15dd9c600, L_0x55a15dd9c4a0, C4<0>, C4<0>;
v0x55a15d3efb00_0 .net *"_s1", 0 0, L_0x55a15dd9c540;  1 drivers
v0x55a15d3efba0_0 .net "in0", 0 0, L_0x55a15dd9fdc0;  1 drivers
v0x55a15d3efc40_0 .net "in1", 0 0, L_0x55a15dda3710;  1 drivers
v0x55a15d3efce0_0 .net "out", 0 0, L_0x55a15dd9c6a0;  1 drivers
v0x55a15d3efd80_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3efe20_0 .net "w0", 0 0, L_0x55a15dd9c4a0;  1 drivers
v0x55a15d3efec0_0 .net "w1", 0 0, L_0x55a15dd9c600;  1 drivers
S_0x55a15d3eff60 .scope module, "mux0[30]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd9c810 .functor AND 1, L_0x55a15dd9c8b0, L_0x55a15dd9feb0, C4<1>, C4<1>;
L_0x55a15dd9c8b0 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd9c970 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda37b0, C4<1>, C4<1>;
L_0x55a15dd9ca10 .functor OR 1, L_0x55a15dd9c970, L_0x55a15dd9c810, C4<0>, C4<0>;
v0x55a15d3f00e0_0 .net *"_s1", 0 0, L_0x55a15dd9c8b0;  1 drivers
v0x55a15d3f0180_0 .net "in0", 0 0, L_0x55a15dd9feb0;  1 drivers
v0x55a15d3f0220_0 .net "in1", 0 0, L_0x55a15dda37b0;  1 drivers
v0x55a15d3f02c0_0 .net "out", 0 0, L_0x55a15dd9ca10;  1 drivers
v0x55a15d3f0360_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3f0400_0 .net "w0", 0 0, L_0x55a15dd9c810;  1 drivers
v0x55a15d3f04a0_0 .net "w1", 0 0, L_0x55a15dd9c970;  1 drivers
S_0x55a15d3f0540 .scope module, "mux0[31]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3e4a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd9cb80 .functor AND 1, L_0x55a15dd9cc20, L_0x55a15dda00b0, C4<1>, C4<1>;
L_0x55a15dd9cc20 .functor NOT 1, v0x55a15d3fdcc0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dd9cce0 .functor AND 1, v0x55a15d3fdcc0_0, L_0x55a15dda3a60, C4<1>, C4<1>;
L_0x55a15dd9cd80 .functor OR 1, L_0x55a15dd9cce0, L_0x55a15dd9cb80, C4<0>, C4<0>;
v0x55a15d3f06c0_0 .net *"_s1", 0 0, L_0x55a15dd9cc20;  1 drivers
v0x55a15d3f0760_0 .net "in0", 0 0, L_0x55a15dda00b0;  1 drivers
v0x55a15d3f0800_0 .net "in1", 0 0, L_0x55a15dda3a60;  1 drivers
v0x55a15d3f08a0_0 .net "out", 0 0, L_0x55a15dd9cd80;  1 drivers
v0x55a15d3f0940_0 .net "s0", 0 0, v0x55a15d3fdcc0_0;  alias, 1 drivers
v0x55a15d3f09e0_0 .net "w0", 0 0, L_0x55a15dd9cb80;  1 drivers
v0x55a15d3f0a80_0 .net "w1", 0 0, L_0x55a15dd9cce0;  1 drivers
S_0x55a15d3f0da0 .scope module, "mux1" "MUX2X1_32BIT" 13 7, 14 1 0, S_0x55a15d3e4860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 32 "in0"
    .port_info 3 /INPUT 32 "in1"
v0x55a15d3fcc30_0 .net "in0", 31 0, L_0x55a15dd9cef0;  alias, 1 drivers
v0x55a15d3fccd0_0 .net "in1", 31 0, v0x55a15d3e4320_0;  alias, 1 drivers
v0x55a15d3fcd70_0 .net "out", 31 0, L_0x55a15dda9cc0;  alias, 1 drivers
v0x55a15d3fce10_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
LS_0x55a15dda9cc0_0_0 .concat [ 1 1 1 1], L_0x55a15dda3c30, L_0x55a15dda3ee0, L_0x55a15dda4190, L_0x55a15dda4440;
LS_0x55a15dda9cc0_0_4 .concat [ 1 1 1 1], L_0x55a15dda46f0, L_0x55a15dda49a0, L_0x55a15dda4c50, L_0x55a15dda4f00;
LS_0x55a15dda9cc0_0_8 .concat [ 1 1 1 1], L_0x55a15dda51b0, L_0x55a15dda5460, L_0x55a15dda5710, L_0x55a15dda59c0;
LS_0x55a15dda9cc0_0_12 .concat [ 1 1 1 1], L_0x55a15dda5c70, L_0x55a15dda5f20, L_0x55a15dda69e0, L_0x55a15dda6c90;
LS_0x55a15dda9cc0_0_16 .concat [ 1 1 1 1], L_0x55a15dda6f40, L_0x55a15dda71f0, L_0x55a15dda74a0, L_0x55a15dda7750;
LS_0x55a15dda9cc0_0_20 .concat [ 1 1 1 1], L_0x55a15dda7a00, L_0x55a15dda7cb0, L_0x55a15dda7f60, L_0x55a15dda8210;
LS_0x55a15dda9cc0_0_24 .concat [ 1 1 1 1], L_0x55a15dda84c0, L_0x55a15dda87d0, L_0x55a15dda8b10, L_0x55a15dda8e50;
LS_0x55a15dda9cc0_0_28 .concat [ 1 1 1 1], L_0x55a15dda9190, L_0x55a15dda94d0, L_0x55a15dda9810, L_0x55a15dda9b50;
LS_0x55a15dda9cc0_1_0 .concat [ 4 4 4 4], LS_0x55a15dda9cc0_0_0, LS_0x55a15dda9cc0_0_4, LS_0x55a15dda9cc0_0_8, LS_0x55a15dda9cc0_0_12;
LS_0x55a15dda9cc0_1_4 .concat [ 4 4 4 4], LS_0x55a15dda9cc0_0_16, LS_0x55a15dda9cc0_0_20, LS_0x55a15dda9cc0_0_24, LS_0x55a15dda9cc0_0_28;
L_0x55a15dda9cc0 .concat [ 16 16 0 0], LS_0x55a15dda9cc0_1_0, LS_0x55a15dda9cc0_1_4;
L_0x55a15ddaa710 .part L_0x55a15dd9cef0, 0, 1;
L_0x55a15ddaa800 .part L_0x55a15dd9cef0, 1, 1;
L_0x55a15ddaa8a0 .part L_0x55a15dd9cef0, 2, 1;
L_0x55a15ddaa990 .part L_0x55a15dd9cef0, 3, 1;
L_0x55a15ddaaa80 .part L_0x55a15dd9cef0, 4, 1;
L_0x55a15ddaabb0 .part L_0x55a15dd9cef0, 5, 1;
L_0x55a15ddaaca0 .part L_0x55a15dd9cef0, 6, 1;
L_0x55a15ddaade0 .part L_0x55a15dd9cef0, 7, 1;
L_0x55a15ddaaed0 .part L_0x55a15dd9cef0, 8, 1;
L_0x55a15ddab020 .part L_0x55a15dd9cef0, 9, 1;
L_0x55a15ddab0c0 .part L_0x55a15dd9cef0, 10, 1;
L_0x55a15ddab220 .part L_0x55a15dd9cef0, 11, 1;
L_0x55a15ddab310 .part L_0x55a15dd9cef0, 12, 1;
L_0x55a15ddab480 .part L_0x55a15dd9cef0, 13, 1;
L_0x55a15ddab570 .part L_0x55a15dd9cef0, 14, 1;
L_0x55a15ddab6f0 .part L_0x55a15dd9cef0, 15, 1;
L_0x55a15ddab7e0 .part L_0x55a15dd9cef0, 16, 1;
L_0x55a15ddab970 .part L_0x55a15dd9cef0, 17, 1;
L_0x55a15ddaba60 .part L_0x55a15dd9cef0, 18, 1;
L_0x55a15ddab8d0 .part L_0x55a15dd9cef0, 19, 1;
L_0x55a15ddabc50 .part L_0x55a15dd9cef0, 20, 1;
L_0x55a15ddabe00 .part L_0x55a15dd9cef0, 21, 1;
L_0x55a15ddabef0 .part L_0x55a15dd9cef0, 22, 1;
L_0x55a15ddac0b0 .part L_0x55a15dd9cef0, 23, 1;
L_0x55a15ddac1a0 .part L_0x55a15dd9cef0, 24, 1;
L_0x55a15ddac370 .part L_0x55a15dd9cef0, 25, 1;
L_0x55a15ddac460 .part L_0x55a15dd9cef0, 26, 1;
L_0x55a15ddac640 .part L_0x55a15dd9cef0, 27, 1;
L_0x55a15ddac730 .part L_0x55a15dd9cef0, 28, 1;
L_0x55a15ddac920 .part L_0x55a15dd9cef0, 29, 1;
L_0x55a15ddaca10 .part L_0x55a15dd9cef0, 30, 1;
L_0x55a15ddacc10 .part L_0x55a15dd9cef0, 31, 1;
L_0x55a15ddacd00 .part v0x55a15d3e4320_0, 0, 1;
L_0x55a15ddacf10 .part v0x55a15d3e4320_0, 1, 1;
L_0x55a15ddacfb0 .part v0x55a15d3e4320_0, 2, 1;
L_0x55a15ddacdf0 .part v0x55a15d3e4320_0, 3, 1;
L_0x55a15ddad1d0 .part v0x55a15d3e4320_0, 4, 1;
L_0x55a15ddad400 .part v0x55a15d3e4320_0, 5, 1;
L_0x55a15ddad4f0 .part v0x55a15d3e4320_0, 6, 1;
L_0x55a15ddad730 .part v0x55a15d3e4320_0, 7, 1;
L_0x55a15ddad820 .part v0x55a15d3e4320_0, 8, 1;
L_0x55a15ddada70 .part v0x55a15d3e4320_0, 9, 1;
L_0x55a15ddadb60 .part v0x55a15d3e4320_0, 10, 1;
L_0x55a15ddaddc0 .part v0x55a15d3e4320_0, 11, 1;
L_0x55a15ddadeb0 .part v0x55a15d3e4320_0, 12, 1;
L_0x55a15ddae120 .part v0x55a15d3e4320_0, 13, 1;
L_0x55a15ddae210 .part v0x55a15d3e4320_0, 14, 1;
L_0x55a15ddae490 .part v0x55a15d3e4320_0, 15, 1;
L_0x55a15ddae580 .part v0x55a15d3e4320_0, 16, 1;
L_0x55a15ddae810 .part v0x55a15d3e4320_0, 17, 1;
L_0x55a15ddae900 .part v0x55a15d3e4320_0, 18, 1;
L_0x55a15ddaeba0 .part v0x55a15d3e4320_0, 19, 1;
L_0x55a15ddaec90 .part v0x55a15d3e4320_0, 20, 1;
L_0x55a15ddaef40 .part v0x55a15d3e4320_0, 21, 1;
L_0x55a15ddaf030 .part v0x55a15d3e4320_0, 22, 1;
L_0x55a15ddaf2f0 .part v0x55a15d3e4320_0, 23, 1;
L_0x55a15ddaf3e0 .part v0x55a15d3e4320_0, 24, 1;
L_0x55a15ddaf6b0 .part v0x55a15d3e4320_0, 25, 1;
L_0x55a15ddaf7a0 .part v0x55a15d3e4320_0, 26, 1;
L_0x55a15ddafa80 .part v0x55a15d3e4320_0, 27, 1;
L_0x55a15ddafb70 .part v0x55a15d3e4320_0, 28, 1;
L_0x55a15ddb0270 .part v0x55a15d3e4320_0, 29, 1;
L_0x55a15ddb0310 .part v0x55a15d3e4320_0, 30, 1;
L_0x55a15ddb0610 .part v0x55a15d3e4320_0, 31, 1;
S_0x55a15d3f0f20 .scope module, "mux0[0]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dd9e650 .functor AND 1, L_0x55a15dda3b00, L_0x55a15ddaa710, C4<1>, C4<1>;
L_0x55a15dda3b00 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda3bc0 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddacd00, C4<1>, C4<1>;
L_0x55a15dda3c30 .functor OR 1, L_0x55a15dda3bc0, L_0x55a15dd9e650, C4<0>, C4<0>;
v0x55a15d3f10a0_0 .net *"_s1", 0 0, L_0x55a15dda3b00;  1 drivers
v0x55a15d3f1140_0 .net "in0", 0 0, L_0x55a15ddaa710;  1 drivers
v0x55a15d3f11e0_0 .net "in1", 0 0, L_0x55a15ddacd00;  1 drivers
v0x55a15d3f1280_0 .net "out", 0 0, L_0x55a15dda3c30;  1 drivers
v0x55a15d3f1320_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f13c0_0 .net "w0", 0 0, L_0x55a15dd9e650;  1 drivers
v0x55a15d3f1460_0 .net "w1", 0 0, L_0x55a15dda3bc0;  1 drivers
S_0x55a15d3f1500 .scope module, "mux0[1]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda3d40 .functor AND 1, L_0x55a15dda3db0, L_0x55a15ddaa800, C4<1>, C4<1>;
L_0x55a15dda3db0 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda3e70 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddacf10, C4<1>, C4<1>;
L_0x55a15dda3ee0 .functor OR 1, L_0x55a15dda3e70, L_0x55a15dda3d40, C4<0>, C4<0>;
v0x55a15d3f1680_0 .net *"_s1", 0 0, L_0x55a15dda3db0;  1 drivers
v0x55a15d3f1720_0 .net "in0", 0 0, L_0x55a15ddaa800;  1 drivers
v0x55a15d3f17c0_0 .net "in1", 0 0, L_0x55a15ddacf10;  1 drivers
v0x55a15d3f1860_0 .net "out", 0 0, L_0x55a15dda3ee0;  1 drivers
v0x55a15d3f1900_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f19a0_0 .net "w0", 0 0, L_0x55a15dda3d40;  1 drivers
v0x55a15d3f1a40_0 .net "w1", 0 0, L_0x55a15dda3e70;  1 drivers
S_0x55a15d3f1ae0 .scope module, "mux0[2]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda3ff0 .functor AND 1, L_0x55a15dda4060, L_0x55a15ddaa8a0, C4<1>, C4<1>;
L_0x55a15dda4060 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda4120 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddacfb0, C4<1>, C4<1>;
L_0x55a15dda4190 .functor OR 1, L_0x55a15dda4120, L_0x55a15dda3ff0, C4<0>, C4<0>;
v0x55a15d3f1c60_0 .net *"_s1", 0 0, L_0x55a15dda4060;  1 drivers
v0x55a15d3f1d00_0 .net "in0", 0 0, L_0x55a15ddaa8a0;  1 drivers
v0x55a15d3f1da0_0 .net "in1", 0 0, L_0x55a15ddacfb0;  1 drivers
v0x55a15d3f1e40_0 .net "out", 0 0, L_0x55a15dda4190;  1 drivers
v0x55a15d3f1ee0_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f1f80_0 .net "w0", 0 0, L_0x55a15dda3ff0;  1 drivers
v0x55a15d3f2020_0 .net "w1", 0 0, L_0x55a15dda4120;  1 drivers
S_0x55a15d3f20c0 .scope module, "mux0[3]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda42a0 .functor AND 1, L_0x55a15dda4310, L_0x55a15ddaa990, C4<1>, C4<1>;
L_0x55a15dda4310 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda43d0 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddacdf0, C4<1>, C4<1>;
L_0x55a15dda4440 .functor OR 1, L_0x55a15dda43d0, L_0x55a15dda42a0, C4<0>, C4<0>;
v0x55a15d3f2240_0 .net *"_s1", 0 0, L_0x55a15dda4310;  1 drivers
v0x55a15d3f22e0_0 .net "in0", 0 0, L_0x55a15ddaa990;  1 drivers
v0x55a15d3f2380_0 .net "in1", 0 0, L_0x55a15ddacdf0;  1 drivers
v0x55a15d3f2420_0 .net "out", 0 0, L_0x55a15dda4440;  1 drivers
v0x55a15d3f24c0_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f2560_0 .net "w0", 0 0, L_0x55a15dda42a0;  1 drivers
v0x55a15d3f2600_0 .net "w1", 0 0, L_0x55a15dda43d0;  1 drivers
S_0x55a15d3f26a0 .scope module, "mux0[4]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda4550 .functor AND 1, L_0x55a15dda45c0, L_0x55a15ddaaa80, C4<1>, C4<1>;
L_0x55a15dda45c0 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda4680 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddad1d0, C4<1>, C4<1>;
L_0x55a15dda46f0 .functor OR 1, L_0x55a15dda4680, L_0x55a15dda4550, C4<0>, C4<0>;
v0x55a15d3f2820_0 .net *"_s1", 0 0, L_0x55a15dda45c0;  1 drivers
v0x55a15d3f28c0_0 .net "in0", 0 0, L_0x55a15ddaaa80;  1 drivers
v0x55a15d3f2960_0 .net "in1", 0 0, L_0x55a15ddad1d0;  1 drivers
v0x55a15d3f2a00_0 .net "out", 0 0, L_0x55a15dda46f0;  1 drivers
v0x55a15d3f2aa0_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f2b40_0 .net "w0", 0 0, L_0x55a15dda4550;  1 drivers
v0x55a15d3f2be0_0 .net "w1", 0 0, L_0x55a15dda4680;  1 drivers
S_0x55a15d3f2c80 .scope module, "mux0[5]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda4800 .functor AND 1, L_0x55a15dda4870, L_0x55a15ddaabb0, C4<1>, C4<1>;
L_0x55a15dda4870 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda4930 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddad400, C4<1>, C4<1>;
L_0x55a15dda49a0 .functor OR 1, L_0x55a15dda4930, L_0x55a15dda4800, C4<0>, C4<0>;
v0x55a15d3f2e00_0 .net *"_s1", 0 0, L_0x55a15dda4870;  1 drivers
v0x55a15d3f2ea0_0 .net "in0", 0 0, L_0x55a15ddaabb0;  1 drivers
v0x55a15d3f2f40_0 .net "in1", 0 0, L_0x55a15ddad400;  1 drivers
v0x55a15d3f2fe0_0 .net "out", 0 0, L_0x55a15dda49a0;  1 drivers
v0x55a15d3f3080_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f3120_0 .net "w0", 0 0, L_0x55a15dda4800;  1 drivers
v0x55a15d3f31c0_0 .net "w1", 0 0, L_0x55a15dda4930;  1 drivers
S_0x55a15d3f3260 .scope module, "mux0[6]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda4ab0 .functor AND 1, L_0x55a15dda4b20, L_0x55a15ddaaca0, C4<1>, C4<1>;
L_0x55a15dda4b20 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda4be0 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddad4f0, C4<1>, C4<1>;
L_0x55a15dda4c50 .functor OR 1, L_0x55a15dda4be0, L_0x55a15dda4ab0, C4<0>, C4<0>;
v0x55a15d3f33e0_0 .net *"_s1", 0 0, L_0x55a15dda4b20;  1 drivers
v0x55a15d3f3480_0 .net "in0", 0 0, L_0x55a15ddaaca0;  1 drivers
v0x55a15d3f3520_0 .net "in1", 0 0, L_0x55a15ddad4f0;  1 drivers
v0x55a15d3f35c0_0 .net "out", 0 0, L_0x55a15dda4c50;  1 drivers
v0x55a15d3f3660_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f3700_0 .net "w0", 0 0, L_0x55a15dda4ab0;  1 drivers
v0x55a15d3f37a0_0 .net "w1", 0 0, L_0x55a15dda4be0;  1 drivers
S_0x55a15d3f3840 .scope module, "mux0[7]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda4d60 .functor AND 1, L_0x55a15dda4dd0, L_0x55a15ddaade0, C4<1>, C4<1>;
L_0x55a15dda4dd0 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda4e90 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddad730, C4<1>, C4<1>;
L_0x55a15dda4f00 .functor OR 1, L_0x55a15dda4e90, L_0x55a15dda4d60, C4<0>, C4<0>;
v0x55a15d3f39c0_0 .net *"_s1", 0 0, L_0x55a15dda4dd0;  1 drivers
v0x55a15d3f3a60_0 .net "in0", 0 0, L_0x55a15ddaade0;  1 drivers
v0x55a15d3f3b00_0 .net "in1", 0 0, L_0x55a15ddad730;  1 drivers
v0x55a15d3f3ba0_0 .net "out", 0 0, L_0x55a15dda4f00;  1 drivers
v0x55a15d3f3c40_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f3ce0_0 .net "w0", 0 0, L_0x55a15dda4d60;  1 drivers
v0x55a15d3f3d80_0 .net "w1", 0 0, L_0x55a15dda4e90;  1 drivers
S_0x55a15d3f3e20 .scope module, "mux0[8]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda5010 .functor AND 1, L_0x55a15dda5080, L_0x55a15ddaaed0, C4<1>, C4<1>;
L_0x55a15dda5080 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda5140 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddad820, C4<1>, C4<1>;
L_0x55a15dda51b0 .functor OR 1, L_0x55a15dda5140, L_0x55a15dda5010, C4<0>, C4<0>;
v0x55a15d3f3fa0_0 .net *"_s1", 0 0, L_0x55a15dda5080;  1 drivers
v0x55a15d3f4040_0 .net "in0", 0 0, L_0x55a15ddaaed0;  1 drivers
v0x55a15d3f40e0_0 .net "in1", 0 0, L_0x55a15ddad820;  1 drivers
v0x55a15d3f4180_0 .net "out", 0 0, L_0x55a15dda51b0;  1 drivers
v0x55a15d3f4220_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f42c0_0 .net "w0", 0 0, L_0x55a15dda5010;  1 drivers
v0x55a15d3f4360_0 .net "w1", 0 0, L_0x55a15dda5140;  1 drivers
S_0x55a15d3f4400 .scope module, "mux0[9]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda52c0 .functor AND 1, L_0x55a15dda5330, L_0x55a15ddab020, C4<1>, C4<1>;
L_0x55a15dda5330 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda53f0 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddada70, C4<1>, C4<1>;
L_0x55a15dda5460 .functor OR 1, L_0x55a15dda53f0, L_0x55a15dda52c0, C4<0>, C4<0>;
v0x55a15d3f4580_0 .net *"_s1", 0 0, L_0x55a15dda5330;  1 drivers
v0x55a15d3f4620_0 .net "in0", 0 0, L_0x55a15ddab020;  1 drivers
v0x55a15d3f46c0_0 .net "in1", 0 0, L_0x55a15ddada70;  1 drivers
v0x55a15d3f4760_0 .net "out", 0 0, L_0x55a15dda5460;  1 drivers
v0x55a15d3f4800_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f48a0_0 .net "w0", 0 0, L_0x55a15dda52c0;  1 drivers
v0x55a15d3f4940_0 .net "w1", 0 0, L_0x55a15dda53f0;  1 drivers
S_0x55a15d3f49e0 .scope module, "mux0[10]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda5570 .functor AND 1, L_0x55a15dda55e0, L_0x55a15ddab0c0, C4<1>, C4<1>;
L_0x55a15dda55e0 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda56a0 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddadb60, C4<1>, C4<1>;
L_0x55a15dda5710 .functor OR 1, L_0x55a15dda56a0, L_0x55a15dda5570, C4<0>, C4<0>;
v0x55a15d3f4b60_0 .net *"_s1", 0 0, L_0x55a15dda55e0;  1 drivers
v0x55a15d3f4c00_0 .net "in0", 0 0, L_0x55a15ddab0c0;  1 drivers
v0x55a15d3f4ca0_0 .net "in1", 0 0, L_0x55a15ddadb60;  1 drivers
v0x55a15d3f4d40_0 .net "out", 0 0, L_0x55a15dda5710;  1 drivers
v0x55a15d3f4de0_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f4e80_0 .net "w0", 0 0, L_0x55a15dda5570;  1 drivers
v0x55a15d3f4f20_0 .net "w1", 0 0, L_0x55a15dda56a0;  1 drivers
S_0x55a15d3f4fc0 .scope module, "mux0[11]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda5820 .functor AND 1, L_0x55a15dda5890, L_0x55a15ddab220, C4<1>, C4<1>;
L_0x55a15dda5890 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda5950 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddaddc0, C4<1>, C4<1>;
L_0x55a15dda59c0 .functor OR 1, L_0x55a15dda5950, L_0x55a15dda5820, C4<0>, C4<0>;
v0x55a15d3f5140_0 .net *"_s1", 0 0, L_0x55a15dda5890;  1 drivers
v0x55a15d3f51e0_0 .net "in0", 0 0, L_0x55a15ddab220;  1 drivers
v0x55a15d3f5280_0 .net "in1", 0 0, L_0x55a15ddaddc0;  1 drivers
v0x55a15d3f5320_0 .net "out", 0 0, L_0x55a15dda59c0;  1 drivers
v0x55a15d3f53c0_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f5460_0 .net "w0", 0 0, L_0x55a15dda5820;  1 drivers
v0x55a15d3f5500_0 .net "w1", 0 0, L_0x55a15dda5950;  1 drivers
S_0x55a15d3f55a0 .scope module, "mux0[12]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda5ad0 .functor AND 1, L_0x55a15dda5b40, L_0x55a15ddab310, C4<1>, C4<1>;
L_0x55a15dda5b40 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda5c00 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddadeb0, C4<1>, C4<1>;
L_0x55a15dda5c70 .functor OR 1, L_0x55a15dda5c00, L_0x55a15dda5ad0, C4<0>, C4<0>;
v0x55a15d3f5720_0 .net *"_s1", 0 0, L_0x55a15dda5b40;  1 drivers
v0x55a15d3f57c0_0 .net "in0", 0 0, L_0x55a15ddab310;  1 drivers
v0x55a15d3f5860_0 .net "in1", 0 0, L_0x55a15ddadeb0;  1 drivers
v0x55a15d3f5900_0 .net "out", 0 0, L_0x55a15dda5c70;  1 drivers
v0x55a15d3f59a0_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f5a40_0 .net "w0", 0 0, L_0x55a15dda5ad0;  1 drivers
v0x55a15d3f5ae0_0 .net "w1", 0 0, L_0x55a15dda5c00;  1 drivers
S_0x55a15d3f5b80 .scope module, "mux0[13]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda5d80 .functor AND 1, L_0x55a15dda5df0, L_0x55a15ddab480, C4<1>, C4<1>;
L_0x55a15dda5df0 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda5eb0 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddae120, C4<1>, C4<1>;
L_0x55a15dda5f20 .functor OR 1, L_0x55a15dda5eb0, L_0x55a15dda5d80, C4<0>, C4<0>;
v0x55a15d3f5d00_0 .net *"_s1", 0 0, L_0x55a15dda5df0;  1 drivers
v0x55a15d3f5da0_0 .net "in0", 0 0, L_0x55a15ddab480;  1 drivers
v0x55a15d3f5e40_0 .net "in1", 0 0, L_0x55a15ddae120;  1 drivers
v0x55a15d3f5ee0_0 .net "out", 0 0, L_0x55a15dda5f20;  1 drivers
v0x55a15d3f5f80_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f6020_0 .net "w0", 0 0, L_0x55a15dda5d80;  1 drivers
v0x55a15d3f60c0_0 .net "w1", 0 0, L_0x55a15dda5eb0;  1 drivers
S_0x55a15d3f6160 .scope module, "mux0[14]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda6030 .functor AND 1, L_0x55a15dda60a0, L_0x55a15ddab570, C4<1>, C4<1>;
L_0x55a15dda60a0 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda6970 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddae210, C4<1>, C4<1>;
L_0x55a15dda69e0 .functor OR 1, L_0x55a15dda6970, L_0x55a15dda6030, C4<0>, C4<0>;
v0x55a15d3f62e0_0 .net *"_s1", 0 0, L_0x55a15dda60a0;  1 drivers
v0x55a15d3f6380_0 .net "in0", 0 0, L_0x55a15ddab570;  1 drivers
v0x55a15d3f6420_0 .net "in1", 0 0, L_0x55a15ddae210;  1 drivers
v0x55a15d3f64c0_0 .net "out", 0 0, L_0x55a15dda69e0;  1 drivers
v0x55a15d3f6560_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f6600_0 .net "w0", 0 0, L_0x55a15dda6030;  1 drivers
v0x55a15d3f66a0_0 .net "w1", 0 0, L_0x55a15dda6970;  1 drivers
S_0x55a15d3f6740 .scope module, "mux0[15]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda6af0 .functor AND 1, L_0x55a15dda6b60, L_0x55a15ddab6f0, C4<1>, C4<1>;
L_0x55a15dda6b60 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda6c20 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddae490, C4<1>, C4<1>;
L_0x55a15dda6c90 .functor OR 1, L_0x55a15dda6c20, L_0x55a15dda6af0, C4<0>, C4<0>;
v0x55a15d3f68c0_0 .net *"_s1", 0 0, L_0x55a15dda6b60;  1 drivers
v0x55a15d3f6960_0 .net "in0", 0 0, L_0x55a15ddab6f0;  1 drivers
v0x55a15d3f6a00_0 .net "in1", 0 0, L_0x55a15ddae490;  1 drivers
v0x55a15d3f6aa0_0 .net "out", 0 0, L_0x55a15dda6c90;  1 drivers
v0x55a15d3f6b40_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f6be0_0 .net "w0", 0 0, L_0x55a15dda6af0;  1 drivers
v0x55a15d3f6c80_0 .net "w1", 0 0, L_0x55a15dda6c20;  1 drivers
S_0x55a15d3f6d20 .scope module, "mux0[16]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda6da0 .functor AND 1, L_0x55a15dda6e10, L_0x55a15ddab7e0, C4<1>, C4<1>;
L_0x55a15dda6e10 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda6ed0 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddae580, C4<1>, C4<1>;
L_0x55a15dda6f40 .functor OR 1, L_0x55a15dda6ed0, L_0x55a15dda6da0, C4<0>, C4<0>;
v0x55a15d3f6fb0_0 .net *"_s1", 0 0, L_0x55a15dda6e10;  1 drivers
v0x55a15d3f7050_0 .net "in0", 0 0, L_0x55a15ddab7e0;  1 drivers
v0x55a15d3f70f0_0 .net "in1", 0 0, L_0x55a15ddae580;  1 drivers
v0x55a15d3f7190_0 .net "out", 0 0, L_0x55a15dda6f40;  1 drivers
v0x55a15d3f7230_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f72d0_0 .net "w0", 0 0, L_0x55a15dda6da0;  1 drivers
v0x55a15d3f7370_0 .net "w1", 0 0, L_0x55a15dda6ed0;  1 drivers
S_0x55a15d3f7410 .scope module, "mux0[17]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda7050 .functor AND 1, L_0x55a15dda70c0, L_0x55a15ddab970, C4<1>, C4<1>;
L_0x55a15dda70c0 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda7180 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddae810, C4<1>, C4<1>;
L_0x55a15dda71f0 .functor OR 1, L_0x55a15dda7180, L_0x55a15dda7050, C4<0>, C4<0>;
v0x55a15d3f7590_0 .net *"_s1", 0 0, L_0x55a15dda70c0;  1 drivers
v0x55a15d3f7630_0 .net "in0", 0 0, L_0x55a15ddab970;  1 drivers
v0x55a15d3f76d0_0 .net "in1", 0 0, L_0x55a15ddae810;  1 drivers
v0x55a15d3f7770_0 .net "out", 0 0, L_0x55a15dda71f0;  1 drivers
v0x55a15d3f7810_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f78b0_0 .net "w0", 0 0, L_0x55a15dda7050;  1 drivers
v0x55a15d3f7950_0 .net "w1", 0 0, L_0x55a15dda7180;  1 drivers
S_0x55a15d3f79f0 .scope module, "mux0[18]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda7300 .functor AND 1, L_0x55a15dda7370, L_0x55a15ddaba60, C4<1>, C4<1>;
L_0x55a15dda7370 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda7430 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddae900, C4<1>, C4<1>;
L_0x55a15dda74a0 .functor OR 1, L_0x55a15dda7430, L_0x55a15dda7300, C4<0>, C4<0>;
v0x55a15d3f7b70_0 .net *"_s1", 0 0, L_0x55a15dda7370;  1 drivers
v0x55a15d3f7c10_0 .net "in0", 0 0, L_0x55a15ddaba60;  1 drivers
v0x55a15d3f7cb0_0 .net "in1", 0 0, L_0x55a15ddae900;  1 drivers
v0x55a15d3f7d50_0 .net "out", 0 0, L_0x55a15dda74a0;  1 drivers
v0x55a15d3f7df0_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f7e90_0 .net "w0", 0 0, L_0x55a15dda7300;  1 drivers
v0x55a15d3f7f30_0 .net "w1", 0 0, L_0x55a15dda7430;  1 drivers
S_0x55a15d3f7fd0 .scope module, "mux0[19]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda75b0 .functor AND 1, L_0x55a15dda7620, L_0x55a15ddab8d0, C4<1>, C4<1>;
L_0x55a15dda7620 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda76e0 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddaeba0, C4<1>, C4<1>;
L_0x55a15dda7750 .functor OR 1, L_0x55a15dda76e0, L_0x55a15dda75b0, C4<0>, C4<0>;
v0x55a15d3f8150_0 .net *"_s1", 0 0, L_0x55a15dda7620;  1 drivers
v0x55a15d3f81f0_0 .net "in0", 0 0, L_0x55a15ddab8d0;  1 drivers
v0x55a15d3f8290_0 .net "in1", 0 0, L_0x55a15ddaeba0;  1 drivers
v0x55a15d3f8330_0 .net "out", 0 0, L_0x55a15dda7750;  1 drivers
v0x55a15d3f83d0_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f8470_0 .net "w0", 0 0, L_0x55a15dda75b0;  1 drivers
v0x55a15d3f8510_0 .net "w1", 0 0, L_0x55a15dda76e0;  1 drivers
S_0x55a15d3f85b0 .scope module, "mux0[20]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda7860 .functor AND 1, L_0x55a15dda78d0, L_0x55a15ddabc50, C4<1>, C4<1>;
L_0x55a15dda78d0 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda7990 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddaec90, C4<1>, C4<1>;
L_0x55a15dda7a00 .functor OR 1, L_0x55a15dda7990, L_0x55a15dda7860, C4<0>, C4<0>;
v0x55a15d3f8730_0 .net *"_s1", 0 0, L_0x55a15dda78d0;  1 drivers
v0x55a15d3f87d0_0 .net "in0", 0 0, L_0x55a15ddabc50;  1 drivers
v0x55a15d3f8870_0 .net "in1", 0 0, L_0x55a15ddaec90;  1 drivers
v0x55a15d3f8910_0 .net "out", 0 0, L_0x55a15dda7a00;  1 drivers
v0x55a15d3f89b0_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f8a50_0 .net "w0", 0 0, L_0x55a15dda7860;  1 drivers
v0x55a15d3f8af0_0 .net "w1", 0 0, L_0x55a15dda7990;  1 drivers
S_0x55a15d3f8b90 .scope module, "mux0[21]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda7b10 .functor AND 1, L_0x55a15dda7b80, L_0x55a15ddabe00, C4<1>, C4<1>;
L_0x55a15dda7b80 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda7c40 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddaef40, C4<1>, C4<1>;
L_0x55a15dda7cb0 .functor OR 1, L_0x55a15dda7c40, L_0x55a15dda7b10, C4<0>, C4<0>;
v0x55a15d3f8d10_0 .net *"_s1", 0 0, L_0x55a15dda7b80;  1 drivers
v0x55a15d3f8db0_0 .net "in0", 0 0, L_0x55a15ddabe00;  1 drivers
v0x55a15d3f8e50_0 .net "in1", 0 0, L_0x55a15ddaef40;  1 drivers
v0x55a15d3f8ef0_0 .net "out", 0 0, L_0x55a15dda7cb0;  1 drivers
v0x55a15d3f8f90_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f9030_0 .net "w0", 0 0, L_0x55a15dda7b10;  1 drivers
v0x55a15d3f90d0_0 .net "w1", 0 0, L_0x55a15dda7c40;  1 drivers
S_0x55a15d3f9170 .scope module, "mux0[22]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda7dc0 .functor AND 1, L_0x55a15dda7e30, L_0x55a15ddabef0, C4<1>, C4<1>;
L_0x55a15dda7e30 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda7ef0 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddaf030, C4<1>, C4<1>;
L_0x55a15dda7f60 .functor OR 1, L_0x55a15dda7ef0, L_0x55a15dda7dc0, C4<0>, C4<0>;
v0x55a15d3f92f0_0 .net *"_s1", 0 0, L_0x55a15dda7e30;  1 drivers
v0x55a15d3f9390_0 .net "in0", 0 0, L_0x55a15ddabef0;  1 drivers
v0x55a15d3f9430_0 .net "in1", 0 0, L_0x55a15ddaf030;  1 drivers
v0x55a15d3f94d0_0 .net "out", 0 0, L_0x55a15dda7f60;  1 drivers
v0x55a15d3f9570_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f9610_0 .net "w0", 0 0, L_0x55a15dda7dc0;  1 drivers
v0x55a15d3f96b0_0 .net "w1", 0 0, L_0x55a15dda7ef0;  1 drivers
S_0x55a15d3f9750 .scope module, "mux0[23]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda8070 .functor AND 1, L_0x55a15dda80e0, L_0x55a15ddac0b0, C4<1>, C4<1>;
L_0x55a15dda80e0 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda81a0 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddaf2f0, C4<1>, C4<1>;
L_0x55a15dda8210 .functor OR 1, L_0x55a15dda81a0, L_0x55a15dda8070, C4<0>, C4<0>;
v0x55a15d3f98d0_0 .net *"_s1", 0 0, L_0x55a15dda80e0;  1 drivers
v0x55a15d3f9970_0 .net "in0", 0 0, L_0x55a15ddac0b0;  1 drivers
v0x55a15d3f9a10_0 .net "in1", 0 0, L_0x55a15ddaf2f0;  1 drivers
v0x55a15d3f9ab0_0 .net "out", 0 0, L_0x55a15dda8210;  1 drivers
v0x55a15d3f9b50_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3f9bf0_0 .net "w0", 0 0, L_0x55a15dda8070;  1 drivers
v0x55a15d3f9c90_0 .net "w1", 0 0, L_0x55a15dda81a0;  1 drivers
S_0x55a15d3f9d30 .scope module, "mux0[24]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda8320 .functor AND 1, L_0x55a15dda8390, L_0x55a15ddac1a0, C4<1>, C4<1>;
L_0x55a15dda8390 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda8450 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddaf3e0, C4<1>, C4<1>;
L_0x55a15dda84c0 .functor OR 1, L_0x55a15dda8450, L_0x55a15dda8320, C4<0>, C4<0>;
v0x55a15d3f9eb0_0 .net *"_s1", 0 0, L_0x55a15dda8390;  1 drivers
v0x55a15d3f9f50_0 .net "in0", 0 0, L_0x55a15ddac1a0;  1 drivers
v0x55a15d3f9ff0_0 .net "in1", 0 0, L_0x55a15ddaf3e0;  1 drivers
v0x55a15d3fa090_0 .net "out", 0 0, L_0x55a15dda84c0;  1 drivers
v0x55a15d3fa130_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3fa1d0_0 .net "w0", 0 0, L_0x55a15dda8320;  1 drivers
v0x55a15d3fa270_0 .net "w1", 0 0, L_0x55a15dda8450;  1 drivers
S_0x55a15d3fa310 .scope module, "mux0[25]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda8600 .functor AND 1, L_0x55a15dda86a0, L_0x55a15ddac370, C4<1>, C4<1>;
L_0x55a15dda86a0 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda8760 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddaf6b0, C4<1>, C4<1>;
L_0x55a15dda87d0 .functor OR 1, L_0x55a15dda8760, L_0x55a15dda8600, C4<0>, C4<0>;
v0x55a15d3fa490_0 .net *"_s1", 0 0, L_0x55a15dda86a0;  1 drivers
v0x55a15d3fa530_0 .net "in0", 0 0, L_0x55a15ddac370;  1 drivers
v0x55a15d3fa5d0_0 .net "in1", 0 0, L_0x55a15ddaf6b0;  1 drivers
v0x55a15d3fa670_0 .net "out", 0 0, L_0x55a15dda87d0;  1 drivers
v0x55a15d3fa710_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3fa7b0_0 .net "w0", 0 0, L_0x55a15dda8600;  1 drivers
v0x55a15d3fa850_0 .net "w1", 0 0, L_0x55a15dda8760;  1 drivers
S_0x55a15d3fa8f0 .scope module, "mux0[26]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda8940 .functor AND 1, L_0x55a15dda89e0, L_0x55a15ddac460, C4<1>, C4<1>;
L_0x55a15dda89e0 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda8aa0 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddaf7a0, C4<1>, C4<1>;
L_0x55a15dda8b10 .functor OR 1, L_0x55a15dda8aa0, L_0x55a15dda8940, C4<0>, C4<0>;
v0x55a15d3faa70_0 .net *"_s1", 0 0, L_0x55a15dda89e0;  1 drivers
v0x55a15d3fab10_0 .net "in0", 0 0, L_0x55a15ddac460;  1 drivers
v0x55a15d3fabb0_0 .net "in1", 0 0, L_0x55a15ddaf7a0;  1 drivers
v0x55a15d3fac50_0 .net "out", 0 0, L_0x55a15dda8b10;  1 drivers
v0x55a15d3facf0_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3fad90_0 .net "w0", 0 0, L_0x55a15dda8940;  1 drivers
v0x55a15d3fae30_0 .net "w1", 0 0, L_0x55a15dda8aa0;  1 drivers
S_0x55a15d3faed0 .scope module, "mux0[27]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda8c80 .functor AND 1, L_0x55a15dda8d20, L_0x55a15ddac640, C4<1>, C4<1>;
L_0x55a15dda8d20 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda8de0 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddafa80, C4<1>, C4<1>;
L_0x55a15dda8e50 .functor OR 1, L_0x55a15dda8de0, L_0x55a15dda8c80, C4<0>, C4<0>;
v0x55a15d3fb050_0 .net *"_s1", 0 0, L_0x55a15dda8d20;  1 drivers
v0x55a15d3fb0f0_0 .net "in0", 0 0, L_0x55a15ddac640;  1 drivers
v0x55a15d3fb190_0 .net "in1", 0 0, L_0x55a15ddafa80;  1 drivers
v0x55a15d3fb230_0 .net "out", 0 0, L_0x55a15dda8e50;  1 drivers
v0x55a15d3fb2d0_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3fb370_0 .net "w0", 0 0, L_0x55a15dda8c80;  1 drivers
v0x55a15d3fb410_0 .net "w1", 0 0, L_0x55a15dda8de0;  1 drivers
S_0x55a15d3fb4b0 .scope module, "mux0[28]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda8fc0 .functor AND 1, L_0x55a15dda9060, L_0x55a15ddac730, C4<1>, C4<1>;
L_0x55a15dda9060 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda9120 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddafb70, C4<1>, C4<1>;
L_0x55a15dda9190 .functor OR 1, L_0x55a15dda9120, L_0x55a15dda8fc0, C4<0>, C4<0>;
v0x55a15d3fb630_0 .net *"_s1", 0 0, L_0x55a15dda9060;  1 drivers
v0x55a15d3fb6d0_0 .net "in0", 0 0, L_0x55a15ddac730;  1 drivers
v0x55a15d3fb770_0 .net "in1", 0 0, L_0x55a15ddafb70;  1 drivers
v0x55a15d3fb810_0 .net "out", 0 0, L_0x55a15dda9190;  1 drivers
v0x55a15d3fb8b0_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3fb950_0 .net "w0", 0 0, L_0x55a15dda8fc0;  1 drivers
v0x55a15d3fb9f0_0 .net "w1", 0 0, L_0x55a15dda9120;  1 drivers
S_0x55a15d3fba90 .scope module, "mux0[29]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda9300 .functor AND 1, L_0x55a15dda93a0, L_0x55a15ddac920, C4<1>, C4<1>;
L_0x55a15dda93a0 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda9460 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddb0270, C4<1>, C4<1>;
L_0x55a15dda94d0 .functor OR 1, L_0x55a15dda9460, L_0x55a15dda9300, C4<0>, C4<0>;
v0x55a15d3fbc10_0 .net *"_s1", 0 0, L_0x55a15dda93a0;  1 drivers
v0x55a15d3fbcb0_0 .net "in0", 0 0, L_0x55a15ddac920;  1 drivers
v0x55a15d3fbd50_0 .net "in1", 0 0, L_0x55a15ddb0270;  1 drivers
v0x55a15d3fbdf0_0 .net "out", 0 0, L_0x55a15dda94d0;  1 drivers
v0x55a15d3fbe90_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3fbf30_0 .net "w0", 0 0, L_0x55a15dda9300;  1 drivers
v0x55a15d3fbfd0_0 .net "w1", 0 0, L_0x55a15dda9460;  1 drivers
S_0x55a15d3fc070 .scope module, "mux0[30]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda9640 .functor AND 1, L_0x55a15dda96e0, L_0x55a15ddaca10, C4<1>, C4<1>;
L_0x55a15dda96e0 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda97a0 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddb0310, C4<1>, C4<1>;
L_0x55a15dda9810 .functor OR 1, L_0x55a15dda97a0, L_0x55a15dda9640, C4<0>, C4<0>;
v0x55a15d3fc1f0_0 .net *"_s1", 0 0, L_0x55a15dda96e0;  1 drivers
v0x55a15d3fc290_0 .net "in0", 0 0, L_0x55a15ddaca10;  1 drivers
v0x55a15d3fc330_0 .net "in1", 0 0, L_0x55a15ddb0310;  1 drivers
v0x55a15d3fc3d0_0 .net "out", 0 0, L_0x55a15dda9810;  1 drivers
v0x55a15d3fc470_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3fc510_0 .net "w0", 0 0, L_0x55a15dda9640;  1 drivers
v0x55a15d3fc5b0_0 .net "w1", 0 0, L_0x55a15dda97a0;  1 drivers
S_0x55a15d3fc650 .scope module, "mux0[31]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d3f0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dda9980 .functor AND 1, L_0x55a15dda9a20, L_0x55a15ddacc10, C4<1>, C4<1>;
L_0x55a15dda9a20 .functor NOT 1, v0x55a15d3fdd60_0, C4<0>, C4<0>, C4<0>;
L_0x55a15dda9ae0 .functor AND 1, v0x55a15d3fdd60_0, L_0x55a15ddb0610, C4<1>, C4<1>;
L_0x55a15dda9b50 .functor OR 1, L_0x55a15dda9ae0, L_0x55a15dda9980, C4<0>, C4<0>;
v0x55a15d3fc7d0_0 .net *"_s1", 0 0, L_0x55a15dda9a20;  1 drivers
v0x55a15d3fc870_0 .net "in0", 0 0, L_0x55a15ddacc10;  1 drivers
v0x55a15d3fc910_0 .net "in1", 0 0, L_0x55a15ddb0610;  1 drivers
v0x55a15d3fc9b0_0 .net "out", 0 0, L_0x55a15dda9b50;  1 drivers
v0x55a15d3fca50_0 .net "s0", 0 0, v0x55a15d3fdd60_0;  alias, 1 drivers
v0x55a15d3fcaf0_0 .net "w0", 0 0, L_0x55a15dda9980;  1 drivers
v0x55a15d3fcb90_0 .net "w1", 0 0, L_0x55a15dda9ae0;  1 drivers
S_0x55a15ce2e2b0 .scope module, "AND_16BIT_TB" "AND_16BIT_TB" 16 1;
 .timescale 0 0;
v0x55a15d4022a0_0 .var "in0", 15 0;
v0x55a15d402340_0 .var "in1", 15 0;
v0x55a15d4023e0_0 .net "out", 15 0, L_0x55a15ddb1990;  1 drivers
S_0x55a15d3fdf40 .scope module, "and0" "AND_16BIT" 16 4, 17 1 0, S_0x55a15ce2e2b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "in0"
    .port_info 2 /INPUT 16 "in1"
v0x55a15d4020c0_0 .net "in0", 15 0, v0x55a15d4022a0_0;  1 drivers
v0x55a15d402160_0 .net "in1", 15 0, v0x55a15d402340_0;  1 drivers
v0x55a15d402200_0 .net "out", 15 0, L_0x55a15ddb1990;  alias, 1 drivers
LS_0x55a15ddb1990_0_0 .concat [ 1 1 1 1], L_0x55a15ddb0700, L_0x55a15ddb0830, L_0x55a15ddb0960, L_0x55a15ddb0a90;
LS_0x55a15ddb1990_0_4 .concat [ 1 1 1 1], L_0x55a15ddb0bc0, L_0x55a15ddb0cf0, L_0x55a15ddb0e20, L_0x55a15ddb0f50;
LS_0x55a15ddb1990_0_8 .concat [ 1 1 1 1], L_0x55a15ddb1080, L_0x55a15ddb11b0, L_0x55a15ddb12e0, L_0x55a15ddb1410;
LS_0x55a15ddb1990_0_12 .concat [ 1 1 1 1], L_0x55a15ddb1540, L_0x55a15ddb1670, L_0x55a15ddb17a0, L_0x55a15ddb18d0;
L_0x55a15ddb1990 .concat [ 4 4 4 4], LS_0x55a15ddb1990_0_0, LS_0x55a15ddb1990_0_4, LS_0x55a15ddb1990_0_8, LS_0x55a15ddb1990_0_12;
L_0x55a15ddb1f80 .part v0x55a15d4022a0_0, 0, 1;
L_0x55a15ddb20c0 .part v0x55a15d4022a0_0, 1, 1;
L_0x55a15ddb21b0 .part v0x55a15d4022a0_0, 2, 1;
L_0x55a15ddb22a0 .part v0x55a15d4022a0_0, 3, 1;
L_0x55a15ddb2340 .part v0x55a15d4022a0_0, 4, 1;
L_0x55a15ddb2470 .part v0x55a15d4022a0_0, 5, 1;
L_0x55a15ddb2560 .part v0x55a15d4022a0_0, 6, 1;
L_0x55a15ddb26a0 .part v0x55a15d4022a0_0, 7, 1;
L_0x55a15ddb2790 .part v0x55a15d4022a0_0, 8, 1;
L_0x55a15ddb28e0 .part v0x55a15d4022a0_0, 9, 1;
L_0x55a15ddb2980 .part v0x55a15d4022a0_0, 10, 1;
L_0x55a15ddb2ae0 .part v0x55a15d4022a0_0, 11, 1;
L_0x55a15ddb2bd0 .part v0x55a15d4022a0_0, 12, 1;
L_0x55a15ddb2d40 .part v0x55a15d4022a0_0, 13, 1;
L_0x55a15ddb2e30 .part v0x55a15d4022a0_0, 14, 1;
L_0x55a15ddb2fb0 .part v0x55a15d4022a0_0, 15, 1;
L_0x55a15ddb30a0 .part v0x55a15d402340_0, 0, 1;
L_0x55a15ddb3280 .part v0x55a15d402340_0, 1, 1;
L_0x55a15ddb3370 .part v0x55a15d402340_0, 2, 1;
L_0x55a15ddb31e0 .part v0x55a15d402340_0, 3, 1;
L_0x55a15ddb3510 .part v0x55a15d402340_0, 4, 1;
L_0x55a15ddb36c0 .part v0x55a15d402340_0, 5, 1;
L_0x55a15ddb37b0 .part v0x55a15d402340_0, 6, 1;
L_0x55a15ddb3970 .part v0x55a15d402340_0, 7, 1;
L_0x55a15ddb3a60 .part v0x55a15d402340_0, 8, 1;
L_0x55a15ddb3c30 .part v0x55a15d402340_0, 9, 1;
L_0x55a15ddb3d20 .part v0x55a15d402340_0, 10, 1;
L_0x55a15ddb3f00 .part v0x55a15d402340_0, 11, 1;
L_0x55a15ddb3ff0 .part v0x55a15d402340_0, 12, 1;
L_0x55a15ddb41e0 .part v0x55a15d402340_0, 13, 1;
L_0x55a15ddb42d0 .part v0x55a15d402340_0, 14, 1;
L_0x55a15ddb44d0 .part v0x55a15d402340_0, 15, 1;
S_0x55a15d3fe0c0 .scope module, "and0[0]" "AND" 17 4, 6 1 0, S_0x55a15d3fdf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddab1b0 .functor NAND 1, L_0x55a15ddb1f80, L_0x55a15ddb30a0, C4<1>, C4<1>;
L_0x55a15ddb0700 .functor NAND 1, L_0x55a15ddab1b0, L_0x55a15ddab1b0, C4<1>, C4<1>;
v0x55a15d3fe240_0 .net "in0", 0 0, L_0x55a15ddb1f80;  1 drivers
v0x55a15d3fe2e0_0 .net "in1", 0 0, L_0x55a15ddb30a0;  1 drivers
v0x55a15d3fe380_0 .net "out", 0 0, L_0x55a15ddb0700;  1 drivers
v0x55a15d3fe420_0 .net "w0", 0 0, L_0x55a15ddab1b0;  1 drivers
S_0x55a15d3fe4c0 .scope module, "and0[1]" "AND" 17 4, 6 1 0, S_0x55a15d3fdf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb07c0 .functor NAND 1, L_0x55a15ddb20c0, L_0x55a15ddb3280, C4<1>, C4<1>;
L_0x55a15ddb0830 .functor NAND 1, L_0x55a15ddb07c0, L_0x55a15ddb07c0, C4<1>, C4<1>;
v0x55a15d3fe640_0 .net "in0", 0 0, L_0x55a15ddb20c0;  1 drivers
v0x55a15d3fe6e0_0 .net "in1", 0 0, L_0x55a15ddb3280;  1 drivers
v0x55a15d3fe780_0 .net "out", 0 0, L_0x55a15ddb0830;  1 drivers
v0x55a15d3fe820_0 .net "w0", 0 0, L_0x55a15ddb07c0;  1 drivers
S_0x55a15d3fe8c0 .scope module, "and0[2]" "AND" 17 4, 6 1 0, S_0x55a15d3fdf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb08f0 .functor NAND 1, L_0x55a15ddb21b0, L_0x55a15ddb3370, C4<1>, C4<1>;
L_0x55a15ddb0960 .functor NAND 1, L_0x55a15ddb08f0, L_0x55a15ddb08f0, C4<1>, C4<1>;
v0x55a15d3fea40_0 .net "in0", 0 0, L_0x55a15ddb21b0;  1 drivers
v0x55a15d3feae0_0 .net "in1", 0 0, L_0x55a15ddb3370;  1 drivers
v0x55a15d3feb80_0 .net "out", 0 0, L_0x55a15ddb0960;  1 drivers
v0x55a15d3fec20_0 .net "w0", 0 0, L_0x55a15ddb08f0;  1 drivers
S_0x55a15d3fecc0 .scope module, "and0[3]" "AND" 17 4, 6 1 0, S_0x55a15d3fdf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb0a20 .functor NAND 1, L_0x55a15ddb22a0, L_0x55a15ddb31e0, C4<1>, C4<1>;
L_0x55a15ddb0a90 .functor NAND 1, L_0x55a15ddb0a20, L_0x55a15ddb0a20, C4<1>, C4<1>;
v0x55a15d3fee40_0 .net "in0", 0 0, L_0x55a15ddb22a0;  1 drivers
v0x55a15d3feee0_0 .net "in1", 0 0, L_0x55a15ddb31e0;  1 drivers
v0x55a15d3fef80_0 .net "out", 0 0, L_0x55a15ddb0a90;  1 drivers
v0x55a15d3ff020_0 .net "w0", 0 0, L_0x55a15ddb0a20;  1 drivers
S_0x55a15d3ff0c0 .scope module, "and0[4]" "AND" 17 4, 6 1 0, S_0x55a15d3fdf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb0b50 .functor NAND 1, L_0x55a15ddb2340, L_0x55a15ddb3510, C4<1>, C4<1>;
L_0x55a15ddb0bc0 .functor NAND 1, L_0x55a15ddb0b50, L_0x55a15ddb0b50, C4<1>, C4<1>;
v0x55a15d3ff240_0 .net "in0", 0 0, L_0x55a15ddb2340;  1 drivers
v0x55a15d3ff2e0_0 .net "in1", 0 0, L_0x55a15ddb3510;  1 drivers
v0x55a15d3ff380_0 .net "out", 0 0, L_0x55a15ddb0bc0;  1 drivers
v0x55a15d3ff420_0 .net "w0", 0 0, L_0x55a15ddb0b50;  1 drivers
S_0x55a15d3ff4c0 .scope module, "and0[5]" "AND" 17 4, 6 1 0, S_0x55a15d3fdf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb0c80 .functor NAND 1, L_0x55a15ddb2470, L_0x55a15ddb36c0, C4<1>, C4<1>;
L_0x55a15ddb0cf0 .functor NAND 1, L_0x55a15ddb0c80, L_0x55a15ddb0c80, C4<1>, C4<1>;
v0x55a15d3ff640_0 .net "in0", 0 0, L_0x55a15ddb2470;  1 drivers
v0x55a15d3ff6e0_0 .net "in1", 0 0, L_0x55a15ddb36c0;  1 drivers
v0x55a15d3ff780_0 .net "out", 0 0, L_0x55a15ddb0cf0;  1 drivers
v0x55a15d3ff820_0 .net "w0", 0 0, L_0x55a15ddb0c80;  1 drivers
S_0x55a15d3ff8c0 .scope module, "and0[6]" "AND" 17 4, 6 1 0, S_0x55a15d3fdf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb0db0 .functor NAND 1, L_0x55a15ddb2560, L_0x55a15ddb37b0, C4<1>, C4<1>;
L_0x55a15ddb0e20 .functor NAND 1, L_0x55a15ddb0db0, L_0x55a15ddb0db0, C4<1>, C4<1>;
v0x55a15d3ffa40_0 .net "in0", 0 0, L_0x55a15ddb2560;  1 drivers
v0x55a15d3ffae0_0 .net "in1", 0 0, L_0x55a15ddb37b0;  1 drivers
v0x55a15d3ffb80_0 .net "out", 0 0, L_0x55a15ddb0e20;  1 drivers
v0x55a15d3ffc20_0 .net "w0", 0 0, L_0x55a15ddb0db0;  1 drivers
S_0x55a15d3ffcc0 .scope module, "and0[7]" "AND" 17 4, 6 1 0, S_0x55a15d3fdf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb0ee0 .functor NAND 1, L_0x55a15ddb26a0, L_0x55a15ddb3970, C4<1>, C4<1>;
L_0x55a15ddb0f50 .functor NAND 1, L_0x55a15ddb0ee0, L_0x55a15ddb0ee0, C4<1>, C4<1>;
v0x55a15d3ffe40_0 .net "in0", 0 0, L_0x55a15ddb26a0;  1 drivers
v0x55a15d3ffee0_0 .net "in1", 0 0, L_0x55a15ddb3970;  1 drivers
v0x55a15d3fff80_0 .net "out", 0 0, L_0x55a15ddb0f50;  1 drivers
v0x55a15d400020_0 .net "w0", 0 0, L_0x55a15ddb0ee0;  1 drivers
S_0x55a15d4000c0 .scope module, "and0[8]" "AND" 17 4, 6 1 0, S_0x55a15d3fdf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb1010 .functor NAND 1, L_0x55a15ddb2790, L_0x55a15ddb3a60, C4<1>, C4<1>;
L_0x55a15ddb1080 .functor NAND 1, L_0x55a15ddb1010, L_0x55a15ddb1010, C4<1>, C4<1>;
v0x55a15d400240_0 .net "in0", 0 0, L_0x55a15ddb2790;  1 drivers
v0x55a15d4002e0_0 .net "in1", 0 0, L_0x55a15ddb3a60;  1 drivers
v0x55a15d400380_0 .net "out", 0 0, L_0x55a15ddb1080;  1 drivers
v0x55a15d400420_0 .net "w0", 0 0, L_0x55a15ddb1010;  1 drivers
S_0x55a15d4004c0 .scope module, "and0[9]" "AND" 17 4, 6 1 0, S_0x55a15d3fdf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb1140 .functor NAND 1, L_0x55a15ddb28e0, L_0x55a15ddb3c30, C4<1>, C4<1>;
L_0x55a15ddb11b0 .functor NAND 1, L_0x55a15ddb1140, L_0x55a15ddb1140, C4<1>, C4<1>;
v0x55a15d400640_0 .net "in0", 0 0, L_0x55a15ddb28e0;  1 drivers
v0x55a15d4006e0_0 .net "in1", 0 0, L_0x55a15ddb3c30;  1 drivers
v0x55a15d400780_0 .net "out", 0 0, L_0x55a15ddb11b0;  1 drivers
v0x55a15d400820_0 .net "w0", 0 0, L_0x55a15ddb1140;  1 drivers
S_0x55a15d4008c0 .scope module, "and0[10]" "AND" 17 4, 6 1 0, S_0x55a15d3fdf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb1270 .functor NAND 1, L_0x55a15ddb2980, L_0x55a15ddb3d20, C4<1>, C4<1>;
L_0x55a15ddb12e0 .functor NAND 1, L_0x55a15ddb1270, L_0x55a15ddb1270, C4<1>, C4<1>;
v0x55a15d400a40_0 .net "in0", 0 0, L_0x55a15ddb2980;  1 drivers
v0x55a15d400ae0_0 .net "in1", 0 0, L_0x55a15ddb3d20;  1 drivers
v0x55a15d400b80_0 .net "out", 0 0, L_0x55a15ddb12e0;  1 drivers
v0x55a15d400c20_0 .net "w0", 0 0, L_0x55a15ddb1270;  1 drivers
S_0x55a15d400cc0 .scope module, "and0[11]" "AND" 17 4, 6 1 0, S_0x55a15d3fdf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb13a0 .functor NAND 1, L_0x55a15ddb2ae0, L_0x55a15ddb3f00, C4<1>, C4<1>;
L_0x55a15ddb1410 .functor NAND 1, L_0x55a15ddb13a0, L_0x55a15ddb13a0, C4<1>, C4<1>;
v0x55a15d400e40_0 .net "in0", 0 0, L_0x55a15ddb2ae0;  1 drivers
v0x55a15d400ee0_0 .net "in1", 0 0, L_0x55a15ddb3f00;  1 drivers
v0x55a15d400f80_0 .net "out", 0 0, L_0x55a15ddb1410;  1 drivers
v0x55a15d401020_0 .net "w0", 0 0, L_0x55a15ddb13a0;  1 drivers
S_0x55a15d4010c0 .scope module, "and0[12]" "AND" 17 4, 6 1 0, S_0x55a15d3fdf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb14d0 .functor NAND 1, L_0x55a15ddb2bd0, L_0x55a15ddb3ff0, C4<1>, C4<1>;
L_0x55a15ddb1540 .functor NAND 1, L_0x55a15ddb14d0, L_0x55a15ddb14d0, C4<1>, C4<1>;
v0x55a15d401240_0 .net "in0", 0 0, L_0x55a15ddb2bd0;  1 drivers
v0x55a15d4012e0_0 .net "in1", 0 0, L_0x55a15ddb3ff0;  1 drivers
v0x55a15d401380_0 .net "out", 0 0, L_0x55a15ddb1540;  1 drivers
v0x55a15d401420_0 .net "w0", 0 0, L_0x55a15ddb14d0;  1 drivers
S_0x55a15d4014c0 .scope module, "and0[13]" "AND" 17 4, 6 1 0, S_0x55a15d3fdf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb1600 .functor NAND 1, L_0x55a15ddb2d40, L_0x55a15ddb41e0, C4<1>, C4<1>;
L_0x55a15ddb1670 .functor NAND 1, L_0x55a15ddb1600, L_0x55a15ddb1600, C4<1>, C4<1>;
v0x55a15d401640_0 .net "in0", 0 0, L_0x55a15ddb2d40;  1 drivers
v0x55a15d4016e0_0 .net "in1", 0 0, L_0x55a15ddb41e0;  1 drivers
v0x55a15d401780_0 .net "out", 0 0, L_0x55a15ddb1670;  1 drivers
v0x55a15d401820_0 .net "w0", 0 0, L_0x55a15ddb1600;  1 drivers
S_0x55a15d4018c0 .scope module, "and0[14]" "AND" 17 4, 6 1 0, S_0x55a15d3fdf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb1730 .functor NAND 1, L_0x55a15ddb2e30, L_0x55a15ddb42d0, C4<1>, C4<1>;
L_0x55a15ddb17a0 .functor NAND 1, L_0x55a15ddb1730, L_0x55a15ddb1730, C4<1>, C4<1>;
v0x55a15d401a40_0 .net "in0", 0 0, L_0x55a15ddb2e30;  1 drivers
v0x55a15d401ae0_0 .net "in1", 0 0, L_0x55a15ddb42d0;  1 drivers
v0x55a15d401b80_0 .net "out", 0 0, L_0x55a15ddb17a0;  1 drivers
v0x55a15d401c20_0 .net "w0", 0 0, L_0x55a15ddb1730;  1 drivers
S_0x55a15d401cc0 .scope module, "and0[15]" "AND" 17 4, 6 1 0, S_0x55a15d3fdf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb1860 .functor NAND 1, L_0x55a15ddb2fb0, L_0x55a15ddb44d0, C4<1>, C4<1>;
L_0x55a15ddb18d0 .functor NAND 1, L_0x55a15ddb1860, L_0x55a15ddb1860, C4<1>, C4<1>;
v0x55a15d401e40_0 .net "in0", 0 0, L_0x55a15ddb2fb0;  1 drivers
v0x55a15d401ee0_0 .net "in1", 0 0, L_0x55a15ddb44d0;  1 drivers
v0x55a15d401f80_0 .net "out", 0 0, L_0x55a15ddb18d0;  1 drivers
v0x55a15d402020_0 .net "w0", 0 0, L_0x55a15ddb1860;  1 drivers
S_0x55a15ceb86d0 .scope module, "AND_TB" "AND_TB" 18 1;
 .timescale 0 0;
v0x55a15d402880_0 .var "in0", 0 0;
v0x55a15d402920_0 .var "in1", 0 0;
v0x55a15d4029c0_0 .net "out", 0 0, L_0x55a15ddb4660;  1 drivers
S_0x55a15d402480 .scope module, "and0" "AND" 18 4, 6 1 0, S_0x55a15ceb86d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb2a70 .functor NAND 1, v0x55a15d402880_0, v0x55a15d402920_0, C4<1>, C4<1>;
L_0x55a15ddb4660 .functor NAND 1, L_0x55a15ddb2a70, L_0x55a15ddb2a70, C4<1>, C4<1>;
v0x55a15d402600_0 .net "in0", 0 0, v0x55a15d402880_0;  1 drivers
v0x55a15d4026a0_0 .net "in1", 0 0, v0x55a15d402920_0;  1 drivers
v0x55a15d402740_0 .net "out", 0 0, L_0x55a15ddb4660;  alias, 1 drivers
v0x55a15d4027e0_0 .net "w0", 0 0, L_0x55a15ddb2a70;  1 drivers
S_0x55a15c327390 .scope module, "BINARY_CELL_TB" "BINARY_CELL_TB" 19 1;
 .timescale 0 0;
v0x55a15d405680_0 .var "clk", 0 0;
v0x55a15d405720_0 .var "en", 0 0;
v0x55a15d4057c0_0 .var/i "i", 31 0;
v0x55a15d405860_0 .var "in", 0 0;
v0x55a15d405900_0 .var/i "j", 31 0;
v0x55a15d4059a0_0 .var/i "k", 31 0;
v0x55a15d405a40_0 .var/i "l", 31 0;
v0x55a15d405ae0_0 .net "out", 0 0, L_0x55a15ddb4ff0;  1 drivers
v0x55a15d405b80_0 .var "write", 0 0;
S_0x55a15d402a60 .scope module, "obc" "ONE_BINARY_CELL" 19 4, 20 1 0, S_0x55a15c327390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ddb4770 .functor AND 1, v0x55a15d405b80_0, v0x55a15d405720_0, C4<1>, C4<1>;
v0x55a15d405220_0 .net "a", 0 0, L_0x55a15ddb4a70;  1 drivers
v0x55a15d4052c0_0 .net "clk", 0 0, v0x55a15d405680_0;  1 drivers
v0x55a15d405360_0 .net "en", 0 0, v0x55a15d405720_0;  1 drivers
v0x55a15d405400_0 .net "in", 0 0, v0x55a15d405860_0;  1 drivers
v0x55a15d4054a0_0 .net "out", 0 0, L_0x55a15ddb4ff0;  alias, 1 drivers
v0x55a15d405540_0 .net "rw", 0 0, L_0x55a15ddb4770;  1 drivers
v0x55a15d4055e0_0 .net "write", 0 0, v0x55a15d405b80_0;  1 drivers
S_0x55a15d402be0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d402a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ddb4e50 .functor NOT 1, v0x55a15d405680_0, C4<0>, C4<0>, C4<0>;
v0x55a15d404920_0 .net "clk", 0 0, v0x55a15d405680_0;  alias, 1 drivers
v0x55a15d4049c0_0 .net "d", 0 0, L_0x55a15ddb4a70;  alias, 1 drivers
v0x55a15d404a60_0 .net "q", 0 0, L_0x55a15ddb4ff0;  alias, 1 drivers
v0x55a15d404b00_0 .net "q0", 0 0, L_0x55a15ddb4d00;  1 drivers
v0x55a15d404ba0_0 .net "q_bar", 0 0, L_0x55a15ddb5060;  1 drivers
S_0x55a15d402d60 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d402be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ddb4de0 .functor NOT 1, L_0x55a15ddb4a70, C4<0>, C4<0>, C4<0>;
v0x55a15d4038c0_0 .net "clk", 0 0, L_0x55a15ddb4e50;  1 drivers
v0x55a15d403960_0 .net "d", 0 0, L_0x55a15ddb4a70;  alias, 1 drivers
v0x55a15d403a00_0 .net "q", 0 0, L_0x55a15ddb4d00;  alias, 1 drivers
v0x55a15d403aa0_0 .net "q_bar", 0 0, L_0x55a15ddb4d70;  1 drivers
S_0x55a15d402ee0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d402d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ddb4b30 .functor AND 1, L_0x55a15ddb4e50, L_0x55a15ddb4a70, C4<1>, C4<1>;
L_0x55a15ddb4c40 .functor AND 1, L_0x55a15ddb4e50, L_0x55a15ddb4de0, C4<1>, C4<1>;
v0x55a15d403460_0 .net "a", 0 0, L_0x55a15ddb4b30;  1 drivers
v0x55a15d403500_0 .net "b", 0 0, L_0x55a15ddb4c40;  1 drivers
v0x55a15d4035a0_0 .net "en", 0 0, L_0x55a15ddb4e50;  alias, 1 drivers
v0x55a15d403640_0 .net "q", 0 0, L_0x55a15ddb4d00;  alias, 1 drivers
v0x55a15d4036e0_0 .net "q_bar", 0 0, L_0x55a15ddb4d70;  alias, 1 drivers
v0x55a15d403780_0 .net "r", 0 0, L_0x55a15ddb4de0;  1 drivers
v0x55a15d403820_0 .net "s", 0 0, L_0x55a15ddb4a70;  alias, 1 drivers
S_0x55a15d403060 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d402ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ddb4d00 .functor NOR 1, L_0x55a15ddb4c40, L_0x55a15ddb4d70, C4<0>, C4<0>;
L_0x55a15ddb4d70 .functor NOR 1, L_0x55a15ddb4b30, L_0x55a15ddb4d00, C4<0>, C4<0>;
v0x55a15d4031e0_0 .net "q", 0 0, L_0x55a15ddb4d00;  alias, 1 drivers
v0x55a15d403280_0 .net "q_bar", 0 0, L_0x55a15ddb4d70;  alias, 1 drivers
v0x55a15d403320_0 .net "r", 0 0, L_0x55a15ddb4c40;  alias, 1 drivers
v0x55a15d4033c0_0 .net "s", 0 0, L_0x55a15ddb4b30;  alias, 1 drivers
S_0x55a15d403b40 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d402be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ddb50d0 .functor NOT 1, L_0x55a15ddb4d00, C4<0>, C4<0>, C4<0>;
v0x55a15d4046a0_0 .net "clk", 0 0, v0x55a15d405680_0;  alias, 1 drivers
v0x55a15d404740_0 .net "d", 0 0, L_0x55a15ddb4d00;  alias, 1 drivers
v0x55a15d4047e0_0 .net "q", 0 0, L_0x55a15ddb4ff0;  alias, 1 drivers
v0x55a15d404880_0 .net "q_bar", 0 0, L_0x55a15ddb5060;  alias, 1 drivers
S_0x55a15d403cc0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d403b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ddb4ec0 .functor AND 1, v0x55a15d405680_0, L_0x55a15ddb4d00, C4<1>, C4<1>;
L_0x55a15ddb4f30 .functor AND 1, v0x55a15d405680_0, L_0x55a15ddb50d0, C4<1>, C4<1>;
v0x55a15d404240_0 .net "a", 0 0, L_0x55a15ddb4ec0;  1 drivers
v0x55a15d4042e0_0 .net "b", 0 0, L_0x55a15ddb4f30;  1 drivers
v0x55a15d404380_0 .net "en", 0 0, v0x55a15d405680_0;  alias, 1 drivers
v0x55a15d404420_0 .net "q", 0 0, L_0x55a15ddb4ff0;  alias, 1 drivers
v0x55a15d4044c0_0 .net "q_bar", 0 0, L_0x55a15ddb5060;  alias, 1 drivers
v0x55a15d404560_0 .net "r", 0 0, L_0x55a15ddb50d0;  1 drivers
v0x55a15d404600_0 .net "s", 0 0, L_0x55a15ddb4d00;  alias, 1 drivers
S_0x55a15d403e40 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d403cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ddb4ff0 .functor NOR 1, L_0x55a15ddb4f30, L_0x55a15ddb5060, C4<0>, C4<0>;
L_0x55a15ddb5060 .functor NOR 1, L_0x55a15ddb4ec0, L_0x55a15ddb4ff0, C4<0>, C4<0>;
v0x55a15d403fc0_0 .net "q", 0 0, L_0x55a15ddb4ff0;  alias, 1 drivers
v0x55a15d404060_0 .net "q_bar", 0 0, L_0x55a15ddb5060;  alias, 1 drivers
v0x55a15d404100_0 .net "r", 0 0, L_0x55a15ddb4f30;  alias, 1 drivers
v0x55a15d4041a0_0 .net "s", 0 0, L_0x55a15ddb4ec0;  alias, 1 drivers
S_0x55a15d404c40 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d402a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddb48d0 .functor AND 1, L_0x55a15ddb4940, L_0x55a15ddb4ff0, C4<1>, C4<1>;
L_0x55a15ddb4940 .functor NOT 1, L_0x55a15ddb4770, C4<0>, C4<0>, C4<0>;
L_0x55a15ddb4a00 .functor AND 1, L_0x55a15ddb4770, v0x55a15d405860_0, C4<1>, C4<1>;
L_0x55a15ddb4a70 .functor OR 1, L_0x55a15ddb4a00, L_0x55a15ddb48d0, C4<0>, C4<0>;
v0x55a15d404dc0_0 .net *"_s1", 0 0, L_0x55a15ddb4940;  1 drivers
v0x55a15d404e60_0 .net "in0", 0 0, L_0x55a15ddb4ff0;  alias, 1 drivers
v0x55a15d404f00_0 .net "in1", 0 0, v0x55a15d405860_0;  alias, 1 drivers
v0x55a15d404fa0_0 .net "out", 0 0, L_0x55a15ddb4a70;  alias, 1 drivers
v0x55a15d405040_0 .net "s0", 0 0, L_0x55a15ddb4770;  alias, 1 drivers
v0x55a15d4050e0_0 .net "w0", 0 0, L_0x55a15ddb48d0;  1 drivers
v0x55a15d405180_0 .net "w1", 0 0, L_0x55a15ddb4a00;  1 drivers
S_0x55a15d3bbc70 .scope module, "DEMUX1X2_TB" "DEMUX1X2_TB" 25 1;
 .timescale 0 0;
v0x55a15d4060c0_0 .var "in", 0 0;
v0x55a15d406160_0 .net "out0", 0 0, L_0x55a15ddb5140;  1 drivers
v0x55a15d406200_0 .net "out1", 0 0, L_0x55a15ddb5360;  1 drivers
v0x55a15d4062a0_0 .var "s0", 0 0;
S_0x55a15d405c20 .scope module, "demux0" "DEMUX1X2" 25 4, 26 1 0, S_0x55a15d3bbc70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out0"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /INPUT 1 "s0"
    .port_info 3 /INPUT 1 "in"
L_0x55a15ddb5140 .functor AND 1, v0x55a15d4060c0_0, L_0x55a15ddb5250, C4<1>, C4<1>;
L_0x55a15ddb5250 .functor NOT 1, v0x55a15d4062a0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddb5360 .functor AND 1, v0x55a15d4060c0_0, v0x55a15d4062a0_0, C4<1>, C4<1>;
v0x55a15d405da0_0 .net *"_s1", 0 0, L_0x55a15ddb5250;  1 drivers
v0x55a15d405e40_0 .net "in", 0 0, v0x55a15d4060c0_0;  1 drivers
v0x55a15d405ee0_0 .net "out0", 0 0, L_0x55a15ddb5140;  alias, 1 drivers
v0x55a15d405f80_0 .net "out1", 0 0, L_0x55a15ddb5360;  alias, 1 drivers
v0x55a15d406020_0 .net "s0", 0 0, v0x55a15d4062a0_0;  1 drivers
S_0x55a15d3ba270 .scope module, "DEMUX_8WAY_TB" "DEMUX_8WAY_TB" 27 1;
 .timescale 0 0;
v0x55a15d409190_0 .var "in", 0 0;
v0x55a15d409230_0 .net "out0", 0 0, L_0x55a15ddb5aa0;  1 drivers
v0x55a15d4092d0_0 .net "out1", 0 0, L_0x55a15ddb5c10;  1 drivers
v0x55a15d409370_0 .net "out2", 0 0, L_0x55a15ddb5c80;  1 drivers
v0x55a15d409410_0 .net "out3", 0 0, L_0x55a15ddb5f00;  1 drivers
v0x55a15d4094b0_0 .net "out4", 0 0, L_0x55a15ddb5f70;  1 drivers
v0x55a15d409550_0 .net "out5", 0 0, L_0x55a15ddb6050;  1 drivers
v0x55a15d4095f0_0 .net "out6", 0 0, L_0x55a15ddb60c0;  1 drivers
v0x55a15d409690_0 .net "out7", 0 0, L_0x55a15ddb6230;  1 drivers
v0x55a15d409730_0 .var "s0", 0 0;
v0x55a15d4097d0_0 .var "s1", 0 0;
v0x55a15d409870_0 .var "s2", 0 0;
S_0x55a15d406340 .scope module, "demux0" "DEMUX_8WAY" 27 4, 28 1 0, S_0x55a15d3ba270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out0"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /OUTPUT 1 "out2"
    .port_info 3 /OUTPUT 1 "out3"
    .port_info 4 /OUTPUT 1 "out4"
    .port_info 5 /OUTPUT 1 "out5"
    .port_info 6 /OUTPUT 1 "out6"
    .port_info 7 /OUTPUT 1 "out7"
    .port_info 8 /INPUT 1 "s2"
    .port_info 9 /INPUT 1 "s1"
    .port_info 10 /INPUT 1 "s0"
    .port_info 11 /INPUT 1 "in"
v0x55a15d408650_0 .net "in", 0 0, v0x55a15d409190_0;  1 drivers
v0x55a15d4086f0_0 .net "out0", 0 0, L_0x55a15ddb5aa0;  alias, 1 drivers
v0x55a15d408790_0 .net "out1", 0 0, L_0x55a15ddb5c10;  alias, 1 drivers
v0x55a15d408830_0 .net "out2", 0 0, L_0x55a15ddb5c80;  alias, 1 drivers
v0x55a15d4088d0_0 .net "out3", 0 0, L_0x55a15ddb5f00;  alias, 1 drivers
v0x55a15d408970_0 .net "out4", 0 0, L_0x55a15ddb5f70;  alias, 1 drivers
v0x55a15d408a10_0 .net "out5", 0 0, L_0x55a15ddb6050;  alias, 1 drivers
v0x55a15d408ab0_0 .net "out6", 0 0, L_0x55a15ddb60c0;  alias, 1 drivers
v0x55a15d408b50_0 .net "out7", 0 0, L_0x55a15ddb6230;  alias, 1 drivers
v0x55a15d408bf0_0 .net "s0", 0 0, v0x55a15d409730_0;  1 drivers
v0x55a15d408c90_0 .net "s1", 0 0, v0x55a15d4097d0_0;  1 drivers
v0x55a15d408d30_0 .net "s2", 0 0, v0x55a15d409870_0;  1 drivers
v0x55a15d408dd0_0 .net "w0", 0 0, L_0x55a15ddb5420;  1 drivers
v0x55a15d408e70_0 .net "w1", 0 0, L_0x55a15ddb5550;  1 drivers
v0x55a15d408f10_0 .net "w2", 0 0, L_0x55a15ddb5650;  1 drivers
v0x55a15d408fb0_0 .net "w3", 0 0, L_0x55a15ddb5850;  1 drivers
v0x55a15d409050_0 .net "w4", 0 0, L_0x55a15ddb58c0;  1 drivers
v0x55a15d4090f0_0 .net "w5", 0 0, L_0x55a15ddb5a30;  1 drivers
S_0x55a15d4065f0 .scope module, "demux0" "DEMUX1X2" 28 4, 26 1 0, S_0x55a15d406340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out0"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /INPUT 1 "s0"
    .port_info 3 /INPUT 1 "in"
L_0x55a15ddb5420 .functor AND 1, v0x55a15d409190_0, L_0x55a15ddb5490, C4<1>, C4<1>;
L_0x55a15ddb5490 .functor NOT 1, v0x55a15d409870_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddb5550 .functor AND 1, v0x55a15d409190_0, v0x55a15d409870_0, C4<1>, C4<1>;
v0x55a15d406770_0 .net *"_s1", 0 0, L_0x55a15ddb5490;  1 drivers
v0x55a15d406810_0 .net "in", 0 0, v0x55a15d409190_0;  alias, 1 drivers
v0x55a15d4068b0_0 .net "out0", 0 0, L_0x55a15ddb5420;  alias, 1 drivers
v0x55a15d406950_0 .net "out1", 0 0, L_0x55a15ddb5550;  alias, 1 drivers
v0x55a15d4069f0_0 .net "s0", 0 0, v0x55a15d409870_0;  alias, 1 drivers
S_0x55a15d406a90 .scope module, "demux1" "DEMUX1X2" 28 5, 26 1 0, S_0x55a15d406340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out0"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /INPUT 1 "s0"
    .port_info 3 /INPUT 1 "in"
L_0x55a15ddb5650 .functor AND 1, L_0x55a15ddb5420, L_0x55a15ddb5750, C4<1>, C4<1>;
L_0x55a15ddb5750 .functor NOT 1, v0x55a15d4097d0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddb5850 .functor AND 1, L_0x55a15ddb5420, v0x55a15d4097d0_0, C4<1>, C4<1>;
v0x55a15d406c10_0 .net *"_s1", 0 0, L_0x55a15ddb5750;  1 drivers
v0x55a15d406cb0_0 .net "in", 0 0, L_0x55a15ddb5420;  alias, 1 drivers
v0x55a15d406d50_0 .net "out0", 0 0, L_0x55a15ddb5650;  alias, 1 drivers
v0x55a15d406df0_0 .net "out1", 0 0, L_0x55a15ddb5850;  alias, 1 drivers
v0x55a15d406e90_0 .net "s0", 0 0, v0x55a15d4097d0_0;  alias, 1 drivers
S_0x55a15d406f30 .scope module, "demux2" "DEMUX1X2" 28 6, 26 1 0, S_0x55a15d406340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out0"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /INPUT 1 "s0"
    .port_info 3 /INPUT 1 "in"
L_0x55a15ddb58c0 .functor AND 1, L_0x55a15ddb5550, L_0x55a15ddb59c0, C4<1>, C4<1>;
L_0x55a15ddb59c0 .functor NOT 1, v0x55a15d4097d0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddb5a30 .functor AND 1, L_0x55a15ddb5550, v0x55a15d4097d0_0, C4<1>, C4<1>;
v0x55a15d4070b0_0 .net *"_s1", 0 0, L_0x55a15ddb59c0;  1 drivers
v0x55a15d407150_0 .net "in", 0 0, L_0x55a15ddb5550;  alias, 1 drivers
v0x55a15d4071f0_0 .net "out0", 0 0, L_0x55a15ddb58c0;  alias, 1 drivers
v0x55a15d407290_0 .net "out1", 0 0, L_0x55a15ddb5a30;  alias, 1 drivers
v0x55a15d407330_0 .net "s0", 0 0, v0x55a15d4097d0_0;  alias, 1 drivers
S_0x55a15d4073d0 .scope module, "demux3" "DEMUX1X2" 28 7, 26 1 0, S_0x55a15d406340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out0"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /INPUT 1 "s0"
    .port_info 3 /INPUT 1 "in"
L_0x55a15ddb5aa0 .functor AND 1, L_0x55a15ddb5650, L_0x55a15ddb5ba0, C4<1>, C4<1>;
L_0x55a15ddb5ba0 .functor NOT 1, v0x55a15d409730_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddb5c10 .functor AND 1, L_0x55a15ddb5650, v0x55a15d409730_0, C4<1>, C4<1>;
v0x55a15d407550_0 .net *"_s1", 0 0, L_0x55a15ddb5ba0;  1 drivers
v0x55a15d4075f0_0 .net "in", 0 0, L_0x55a15ddb5650;  alias, 1 drivers
v0x55a15d407690_0 .net "out0", 0 0, L_0x55a15ddb5aa0;  alias, 1 drivers
v0x55a15d407730_0 .net "out1", 0 0, L_0x55a15ddb5c10;  alias, 1 drivers
v0x55a15d4077d0_0 .net "s0", 0 0, v0x55a15d409730_0;  alias, 1 drivers
S_0x55a15d407870 .scope module, "demux4" "DEMUX1X2" 28 8, 26 1 0, S_0x55a15d406340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out0"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /INPUT 1 "s0"
    .port_info 3 /INPUT 1 "in"
L_0x55a15ddb5c80 .functor AND 1, L_0x55a15ddb5850, L_0x55a15ddb5d80, C4<1>, C4<1>;
L_0x55a15ddb5d80 .functor NOT 1, v0x55a15d409730_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddb5f00 .functor AND 1, L_0x55a15ddb5850, v0x55a15d409730_0, C4<1>, C4<1>;
v0x55a15d4079f0_0 .net *"_s1", 0 0, L_0x55a15ddb5d80;  1 drivers
v0x55a15d407a90_0 .net "in", 0 0, L_0x55a15ddb5850;  alias, 1 drivers
v0x55a15d407b30_0 .net "out0", 0 0, L_0x55a15ddb5c80;  alias, 1 drivers
v0x55a15d407bd0_0 .net "out1", 0 0, L_0x55a15ddb5f00;  alias, 1 drivers
v0x55a15d407c70_0 .net "s0", 0 0, v0x55a15d409730_0;  alias, 1 drivers
S_0x55a15d407d10 .scope module, "demux5" "DEMUX1X2" 28 9, 26 1 0, S_0x55a15d406340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out0"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /INPUT 1 "s0"
    .port_info 3 /INPUT 1 "in"
L_0x55a15ddb5f70 .functor AND 1, L_0x55a15ddb58c0, L_0x55a15ddb5fe0, C4<1>, C4<1>;
L_0x55a15ddb5fe0 .functor NOT 1, v0x55a15d409730_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddb6050 .functor AND 1, L_0x55a15ddb58c0, v0x55a15d409730_0, C4<1>, C4<1>;
v0x55a15d407e90_0 .net *"_s1", 0 0, L_0x55a15ddb5fe0;  1 drivers
v0x55a15d407f30_0 .net "in", 0 0, L_0x55a15ddb58c0;  alias, 1 drivers
v0x55a15d407fd0_0 .net "out0", 0 0, L_0x55a15ddb5f70;  alias, 1 drivers
v0x55a15d408070_0 .net "out1", 0 0, L_0x55a15ddb6050;  alias, 1 drivers
v0x55a15d408110_0 .net "s0", 0 0, v0x55a15d409730_0;  alias, 1 drivers
S_0x55a15d4081b0 .scope module, "demux6" "DEMUX1X2" 28 10, 26 1 0, S_0x55a15d406340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out0"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /INPUT 1 "s0"
    .port_info 3 /INPUT 1 "in"
L_0x55a15ddb60c0 .functor AND 1, L_0x55a15ddb5a30, L_0x55a15ddb61c0, C4<1>, C4<1>;
L_0x55a15ddb61c0 .functor NOT 1, v0x55a15d409730_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddb6230 .functor AND 1, L_0x55a15ddb5a30, v0x55a15d409730_0, C4<1>, C4<1>;
v0x55a15d408330_0 .net *"_s1", 0 0, L_0x55a15ddb61c0;  1 drivers
v0x55a15d4083d0_0 .net "in", 0 0, L_0x55a15ddb5a30;  alias, 1 drivers
v0x55a15d408470_0 .net "out0", 0 0, L_0x55a15ddb60c0;  alias, 1 drivers
v0x55a15d408510_0 .net "out1", 0 0, L_0x55a15ddb6230;  alias, 1 drivers
v0x55a15d4085b0_0 .net "s0", 0 0, v0x55a15d409730_0;  alias, 1 drivers
S_0x55a15d3b8870 .scope module, "DFF_RISING_TB" "DFF_RISING_TB" 29 1;
 .timescale 0 0;
v0x55a15d40b970_0 .var "clk", 0 0;
v0x55a15d40ba10_0 .var "d", 0 0;
v0x55a15d40bab0_0 .net "q", 0 0, L_0x55a15ddb6970;  1 drivers
v0x55a15d40bb50_0 .net "q_bar", 0 0, L_0x55a15ddb69e0;  1 drivers
S_0x55a15d409910 .scope module, "dff0" "DFF_RISING" 29 4, 21 1 0, S_0x55a15d3b8870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ddb65f0 .functor NOT 1, v0x55a15d40b970_0, C4<0>, C4<0>, C4<0>;
v0x55a15d40b650_0 .net "clk", 0 0, v0x55a15d40b970_0;  1 drivers
v0x55a15d40b6f0_0 .net "d", 0 0, v0x55a15d40ba10_0;  1 drivers
v0x55a15d40b790_0 .net "q", 0 0, L_0x55a15ddb6970;  alias, 1 drivers
v0x55a15d40b830_0 .net "q0", 0 0, L_0x55a15ddb6410;  1 drivers
v0x55a15d40b8d0_0 .net "q_bar", 0 0, L_0x55a15ddb69e0;  alias, 1 drivers
S_0x55a15d409a90 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d409910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ddb6580 .functor NOT 1, v0x55a15d40ba10_0, C4<0>, C4<0>, C4<0>;
v0x55a15d40a5f0_0 .net "clk", 0 0, L_0x55a15ddb65f0;  1 drivers
v0x55a15d40a690_0 .net "d", 0 0, v0x55a15d40ba10_0;  alias, 1 drivers
v0x55a15d40a730_0 .net "q", 0 0, L_0x55a15ddb6410;  alias, 1 drivers
v0x55a15d40a7d0_0 .net "q_bar", 0 0, L_0x55a15ddb6480;  1 drivers
S_0x55a15d409c10 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d409a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ddb62a0 .functor AND 1, L_0x55a15ddb65f0, v0x55a15d40ba10_0, C4<1>, C4<1>;
L_0x55a15ddb63a0 .functor AND 1, L_0x55a15ddb65f0, L_0x55a15ddb6580, C4<1>, C4<1>;
v0x55a15d40a190_0 .net "a", 0 0, L_0x55a15ddb62a0;  1 drivers
v0x55a15d40a230_0 .net "b", 0 0, L_0x55a15ddb63a0;  1 drivers
v0x55a15d40a2d0_0 .net "en", 0 0, L_0x55a15ddb65f0;  alias, 1 drivers
v0x55a15d40a370_0 .net "q", 0 0, L_0x55a15ddb6410;  alias, 1 drivers
v0x55a15d40a410_0 .net "q_bar", 0 0, L_0x55a15ddb6480;  alias, 1 drivers
v0x55a15d40a4b0_0 .net "r", 0 0, L_0x55a15ddb6580;  1 drivers
v0x55a15d40a550_0 .net "s", 0 0, v0x55a15d40ba10_0;  alias, 1 drivers
S_0x55a15d409d90 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d409c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ddb6410 .functor NOR 1, L_0x55a15ddb63a0, L_0x55a15ddb6480, C4<0>, C4<0>;
L_0x55a15ddb6480 .functor NOR 1, L_0x55a15ddb62a0, L_0x55a15ddb6410, C4<0>, C4<0>;
v0x55a15d409f10_0 .net "q", 0 0, L_0x55a15ddb6410;  alias, 1 drivers
v0x55a15d409fb0_0 .net "q_bar", 0 0, L_0x55a15ddb6480;  alias, 1 drivers
v0x55a15d40a050_0 .net "r", 0 0, L_0x55a15ddb63a0;  alias, 1 drivers
v0x55a15d40a0f0_0 .net "s", 0 0, L_0x55a15ddb62a0;  alias, 1 drivers
S_0x55a15d40a870 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d409910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ddb6a50 .functor NOT 1, L_0x55a15ddb6410, C4<0>, C4<0>, C4<0>;
v0x55a15d40b3d0_0 .net "clk", 0 0, v0x55a15d40b970_0;  alias, 1 drivers
v0x55a15d40b470_0 .net "d", 0 0, L_0x55a15ddb6410;  alias, 1 drivers
v0x55a15d40b510_0 .net "q", 0 0, L_0x55a15ddb6970;  alias, 1 drivers
v0x55a15d40b5b0_0 .net "q_bar", 0 0, L_0x55a15ddb69e0;  alias, 1 drivers
S_0x55a15d40a9f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d40a870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ddb6780 .functor AND 1, v0x55a15d40b970_0, L_0x55a15ddb6410, C4<1>, C4<1>;
L_0x55a15ddb6900 .functor AND 1, v0x55a15d40b970_0, L_0x55a15ddb6a50, C4<1>, C4<1>;
v0x55a15d40af70_0 .net "a", 0 0, L_0x55a15ddb6780;  1 drivers
v0x55a15d40b010_0 .net "b", 0 0, L_0x55a15ddb6900;  1 drivers
v0x55a15d40b0b0_0 .net "en", 0 0, v0x55a15d40b970_0;  alias, 1 drivers
v0x55a15d40b150_0 .net "q", 0 0, L_0x55a15ddb6970;  alias, 1 drivers
v0x55a15d40b1f0_0 .net "q_bar", 0 0, L_0x55a15ddb69e0;  alias, 1 drivers
v0x55a15d40b290_0 .net "r", 0 0, L_0x55a15ddb6a50;  1 drivers
v0x55a15d40b330_0 .net "s", 0 0, L_0x55a15ddb6410;  alias, 1 drivers
S_0x55a15d40ab70 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d40a9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ddb6970 .functor NOR 1, L_0x55a15ddb6900, L_0x55a15ddb69e0, C4<0>, C4<0>;
L_0x55a15ddb69e0 .functor NOR 1, L_0x55a15ddb6780, L_0x55a15ddb6970, C4<0>, C4<0>;
v0x55a15d40acf0_0 .net "q", 0 0, L_0x55a15ddb6970;  alias, 1 drivers
v0x55a15d40ad90_0 .net "q_bar", 0 0, L_0x55a15ddb69e0;  alias, 1 drivers
v0x55a15d40ae30_0 .net "r", 0 0, L_0x55a15ddb6900;  alias, 1 drivers
v0x55a15d40aed0_0 .net "s", 0 0, L_0x55a15ddb6780;  alias, 1 drivers
S_0x55a15d3b6e70 .scope module, "DFF_TB" "DFF_TB" 30 1;
 .timescale 0 0;
v0x55a15d40c9d0_0 .var "clk", 0 0;
v0x55a15d40ca70_0 .var "d", 0 0;
v0x55a15d40cb10_0 .net "q", 0 0, L_0x55a15ddb6c40;  1 drivers
v0x55a15d40cbb0_0 .net "q_bar", 0 0, L_0x55a15ddb6dd0;  1 drivers
S_0x55a15d40bbf0 .scope module, "dff0" "DFF" 30 4, 22 1 0, S_0x55a15d3b6e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ddb6e40 .functor NOT 1, v0x55a15d40ca70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d40c750_0 .net "clk", 0 0, v0x55a15d40c9d0_0;  1 drivers
v0x55a15d40c7f0_0 .net "d", 0 0, v0x55a15d40ca70_0;  1 drivers
v0x55a15d40c890_0 .net "q", 0 0, L_0x55a15ddb6c40;  alias, 1 drivers
v0x55a15d40c930_0 .net "q_bar", 0 0, L_0x55a15ddb6dd0;  alias, 1 drivers
S_0x55a15d40bd70 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d40bbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ddb6ac0 .functor AND 1, v0x55a15d40c9d0_0, v0x55a15d40ca70_0, C4<1>, C4<1>;
L_0x55a15ddb6b80 .functor AND 1, v0x55a15d40c9d0_0, L_0x55a15ddb6e40, C4<1>, C4<1>;
v0x55a15d40c2f0_0 .net "a", 0 0, L_0x55a15ddb6ac0;  1 drivers
v0x55a15d40c390_0 .net "b", 0 0, L_0x55a15ddb6b80;  1 drivers
v0x55a15d40c430_0 .net "en", 0 0, v0x55a15d40c9d0_0;  alias, 1 drivers
v0x55a15d40c4d0_0 .net "q", 0 0, L_0x55a15ddb6c40;  alias, 1 drivers
v0x55a15d40c570_0 .net "q_bar", 0 0, L_0x55a15ddb6dd0;  alias, 1 drivers
v0x55a15d40c610_0 .net "r", 0 0, L_0x55a15ddb6e40;  1 drivers
v0x55a15d40c6b0_0 .net "s", 0 0, v0x55a15d40ca70_0;  alias, 1 drivers
S_0x55a15d40bef0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d40bd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ddb6c40 .functor NOR 1, L_0x55a15ddb6b80, L_0x55a15ddb6dd0, C4<0>, C4<0>;
L_0x55a15ddb6dd0 .functor NOR 1, L_0x55a15ddb6ac0, L_0x55a15ddb6c40, C4<0>, C4<0>;
v0x55a15d40c070_0 .net "q", 0 0, L_0x55a15ddb6c40;  alias, 1 drivers
v0x55a15d40c110_0 .net "q_bar", 0 0, L_0x55a15ddb6dd0;  alias, 1 drivers
v0x55a15d40c1b0_0 .net "r", 0 0, L_0x55a15ddb6b80;  alias, 1 drivers
v0x55a15d40c250_0 .net "s", 0 0, L_0x55a15ddb6ac0;  alias, 1 drivers
S_0x55a15d3b5470 .scope module, "DIV_REM_TB" "DIV_REM_TB" 31 1;
 .timescale 0 0;
v0x55a15d40d050_0 .var "a", 31 0;
v0x55a15d40d0f0_0 .var "b", 31 0;
v0x55a15d40d190_0 .net "quot", 31 0, v0x55a15d40cf10_0;  1 drivers
v0x55a15d40d230_0 .net "rem", 31 0, v0x55a15d40cfb0_0;  1 drivers
S_0x55a15d40cc50 .scope module, "divrem" "DIV_REM" 31 4, 11 1 0, S_0x55a15d3b5470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "quot"
    .port_info 1 /OUTPUT 32 "rem"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "b"
v0x55a15d40cdd0_0 .net "a", 31 0, v0x55a15d40d050_0;  1 drivers
v0x55a15d40ce70_0 .net "b", 31 0, v0x55a15d40d0f0_0;  1 drivers
v0x55a15d40cf10_0 .var "quot", 31 0;
v0x55a15d40cfb0_0 .var "rem", 31 0;
E_0x55a15ceb62c0 .event edge, v0x55a15d40ce70_0, v0x55a15d40cdd0_0;
S_0x55a15d3b3a70 .scope module, "FULL_ADDER_TB" "FULL_ADDER_TB" 32 1;
 .timescale 0 0;
v0x55a15d410bd0_0 .var "a", 0 0;
v0x55a15d410c70_0 .var "b", 0 0;
v0x55a15d410d10_0 .net "carry", 0 0, L_0x55a15ddb8070;  1 drivers
v0x55a15d410db0_0 .var "cin", 0 0;
v0x55a15d410e50_0 .net "sum", 0 0, L_0x55a15ddb7dc0;  1 drivers
S_0x55a15d40d2d0 .scope module, "fa0" "FULL_ADDER" 32 4, 4 1 0, S_0x55a15d3b3a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddb8070 .functor OR 1, L_0x55a15ddb7fb0, L_0x55a15ddb7840, C4<0>, C4<0>;
v0x55a15d4106d0_0 .net "a", 0 0, v0x55a15d410bd0_0;  1 drivers
v0x55a15d410770_0 .net "b", 0 0, v0x55a15d410c70_0;  1 drivers
v0x55a15d410810_0 .net "carry", 0 0, L_0x55a15ddb8070;  alias, 1 drivers
v0x55a15d4108b0_0 .net "carry0", 0 0, L_0x55a15ddb7840;  1 drivers
v0x55a15d410950_0 .net "carry1", 0 0, L_0x55a15ddb7fb0;  1 drivers
v0x55a15d4109f0_0 .net "cin", 0 0, v0x55a15d410db0_0;  1 drivers
v0x55a15d410a90_0 .net "sum", 0 0, L_0x55a15ddb7dc0;  alias, 1 drivers
v0x55a15d410b30_0 .net "sum0", 0 0, L_0x55a15ddb7430;  1 drivers
S_0x55a15d40d450 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d40d2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d40eb10_0 .net "a", 0 0, v0x55a15d410bd0_0;  alias, 1 drivers
v0x55a15d40ebb0_0 .net "b", 0 0, v0x55a15d410c70_0;  alias, 1 drivers
v0x55a15d40ec50_0 .net "carry", 0 0, L_0x55a15ddb7840;  alias, 1 drivers
v0x55a15d40ecf0_0 .net "sum", 0 0, L_0x55a15ddb7430;  alias, 1 drivers
S_0x55a15d40d5d0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d40d450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb75b0 .functor NAND 1, v0x55a15d410bd0_0, v0x55a15d410c70_0, C4<1>, C4<1>;
L_0x55a15ddb7840 .functor NAND 1, L_0x55a15ddb75b0, L_0x55a15ddb75b0, C4<1>, C4<1>;
v0x55a15d40d750_0 .net "in0", 0 0, v0x55a15d410bd0_0;  alias, 1 drivers
v0x55a15d40d7f0_0 .net "in1", 0 0, v0x55a15d410c70_0;  alias, 1 drivers
v0x55a15d40d890_0 .net "out", 0 0, L_0x55a15ddb7840;  alias, 1 drivers
v0x55a15d40d930_0 .net "w0", 0 0, L_0x55a15ddb75b0;  1 drivers
S_0x55a15d40d9d0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d40d450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb7020 .functor NOT 1, v0x55a15d410c70_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddb7170 .functor NOT 1, v0x55a15d410bd0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d40e7f0_0 .net "in0", 0 0, v0x55a15d410bd0_0;  alias, 1 drivers
v0x55a15d40e890_0 .net "in1", 0 0, v0x55a15d410c70_0;  alias, 1 drivers
v0x55a15d40e930_0 .net "out", 0 0, L_0x55a15ddb7430;  alias, 1 drivers
v0x55a15d40e9d0_0 .net "w0", 0 0, L_0x55a15ddb6fb0;  1 drivers
v0x55a15d40ea70_0 .net "w1", 0 0, L_0x55a15ddb7100;  1 drivers
S_0x55a15d40db50 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d40d9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb6f40 .functor NAND 1, v0x55a15d410bd0_0, L_0x55a15ddb7020, C4<1>, C4<1>;
L_0x55a15ddb6fb0 .functor NAND 1, L_0x55a15ddb6f40, L_0x55a15ddb6f40, C4<1>, C4<1>;
v0x55a15d40dcd0_0 .net "in0", 0 0, v0x55a15d410bd0_0;  alias, 1 drivers
v0x55a15d40dd70_0 .net "in1", 0 0, L_0x55a15ddb7020;  1 drivers
v0x55a15d40de10_0 .net "out", 0 0, L_0x55a15ddb6fb0;  alias, 1 drivers
v0x55a15d40deb0_0 .net "w0", 0 0, L_0x55a15ddb6f40;  1 drivers
S_0x55a15d40df50 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d40d9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb7090 .functor NAND 1, L_0x55a15ddb7170, v0x55a15d410c70_0, C4<1>, C4<1>;
L_0x55a15ddb7100 .functor NAND 1, L_0x55a15ddb7090, L_0x55a15ddb7090, C4<1>, C4<1>;
v0x55a15d40e0d0_0 .net "in0", 0 0, L_0x55a15ddb7170;  1 drivers
v0x55a15d40e170_0 .net "in1", 0 0, v0x55a15d410c70_0;  alias, 1 drivers
v0x55a15d40e210_0 .net "out", 0 0, L_0x55a15ddb7100;  alias, 1 drivers
v0x55a15d40e2b0_0 .net "w0", 0 0, L_0x55a15ddb7090;  1 drivers
S_0x55a15d40e350 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d40d9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb7230 .functor NAND 1, L_0x55a15ddb6fb0, L_0x55a15ddb6fb0, C4<1>, C4<1>;
L_0x55a15ddb7330 .functor NAND 1, L_0x55a15ddb7100, L_0x55a15ddb7100, C4<1>, C4<1>;
L_0x55a15ddb7430 .functor NAND 1, L_0x55a15ddb7230, L_0x55a15ddb7330, C4<1>, C4<1>;
v0x55a15d40e4d0_0 .net "in0", 0 0, L_0x55a15ddb6fb0;  alias, 1 drivers
v0x55a15d40e570_0 .net "in1", 0 0, L_0x55a15ddb7100;  alias, 1 drivers
v0x55a15d40e610_0 .net "out", 0 0, L_0x55a15ddb7430;  alias, 1 drivers
v0x55a15d40e6b0_0 .net "w0", 0 0, L_0x55a15ddb7230;  1 drivers
v0x55a15d40e750_0 .net "w1", 0 0, L_0x55a15ddb7330;  1 drivers
S_0x55a15d40ed90 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d40d2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d410450_0 .net "a", 0 0, L_0x55a15ddb7430;  alias, 1 drivers
v0x55a15d4104f0_0 .net "b", 0 0, v0x55a15d410db0_0;  alias, 1 drivers
v0x55a15d410590_0 .net "carry", 0 0, L_0x55a15ddb7fb0;  alias, 1 drivers
v0x55a15d410630_0 .net "sum", 0 0, L_0x55a15ddb7dc0;  alias, 1 drivers
S_0x55a15d40ef10 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d40ed90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb7e30 .functor NAND 1, L_0x55a15ddb7430, v0x55a15d410db0_0, C4<1>, C4<1>;
L_0x55a15ddb7fb0 .functor NAND 1, L_0x55a15ddb7e30, L_0x55a15ddb7e30, C4<1>, C4<1>;
v0x55a15d40f090_0 .net "in0", 0 0, L_0x55a15ddb7430;  alias, 1 drivers
v0x55a15d40f130_0 .net "in1", 0 0, v0x55a15d410db0_0;  alias, 1 drivers
v0x55a15d40f1d0_0 .net "out", 0 0, L_0x55a15ddb7fb0;  alias, 1 drivers
v0x55a15d40f270_0 .net "w0", 0 0, L_0x55a15ddb7e30;  1 drivers
S_0x55a15d40f310 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d40ed90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb7a30 .functor NOT 1, v0x55a15d410db0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddb7c20 .functor NOT 1, L_0x55a15ddb7430, C4<0>, C4<0>, C4<0>;
v0x55a15d410130_0 .net "in0", 0 0, L_0x55a15ddb7430;  alias, 1 drivers
v0x55a15d4101d0_0 .net "in1", 0 0, v0x55a15d410db0_0;  alias, 1 drivers
v0x55a15d410270_0 .net "out", 0 0, L_0x55a15ddb7dc0;  alias, 1 drivers
v0x55a15d410310_0 .net "w0", 0 0, L_0x55a15ddb7970;  1 drivers
v0x55a15d4103b0_0 .net "w1", 0 0, L_0x55a15ddb7b60;  1 drivers
S_0x55a15d40f490 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d40f310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb7900 .functor NAND 1, L_0x55a15ddb7430, L_0x55a15ddb7a30, C4<1>, C4<1>;
L_0x55a15ddb7970 .functor NAND 1, L_0x55a15ddb7900, L_0x55a15ddb7900, C4<1>, C4<1>;
v0x55a15d40f610_0 .net "in0", 0 0, L_0x55a15ddb7430;  alias, 1 drivers
v0x55a15d40f6b0_0 .net "in1", 0 0, L_0x55a15ddb7a30;  1 drivers
v0x55a15d40f750_0 .net "out", 0 0, L_0x55a15ddb7970;  alias, 1 drivers
v0x55a15d40f7f0_0 .net "w0", 0 0, L_0x55a15ddb7900;  1 drivers
S_0x55a15d40f890 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d40f310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb7af0 .functor NAND 1, L_0x55a15ddb7c20, v0x55a15d410db0_0, C4<1>, C4<1>;
L_0x55a15ddb7b60 .functor NAND 1, L_0x55a15ddb7af0, L_0x55a15ddb7af0, C4<1>, C4<1>;
v0x55a15d40fa10_0 .net "in0", 0 0, L_0x55a15ddb7c20;  1 drivers
v0x55a15d40fab0_0 .net "in1", 0 0, v0x55a15d410db0_0;  alias, 1 drivers
v0x55a15d40fb50_0 .net "out", 0 0, L_0x55a15ddb7b60;  alias, 1 drivers
v0x55a15d40fbf0_0 .net "w0", 0 0, L_0x55a15ddb7af0;  1 drivers
S_0x55a15d40fc90 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d40f310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb7ce0 .functor NAND 1, L_0x55a15ddb7970, L_0x55a15ddb7970, C4<1>, C4<1>;
L_0x55a15ddb7d50 .functor NAND 1, L_0x55a15ddb7b60, L_0x55a15ddb7b60, C4<1>, C4<1>;
L_0x55a15ddb7dc0 .functor NAND 1, L_0x55a15ddb7ce0, L_0x55a15ddb7d50, C4<1>, C4<1>;
v0x55a15d40fe10_0 .net "in0", 0 0, L_0x55a15ddb7970;  alias, 1 drivers
v0x55a15d40feb0_0 .net "in1", 0 0, L_0x55a15ddb7b60;  alias, 1 drivers
v0x55a15d40ff50_0 .net "out", 0 0, L_0x55a15ddb7dc0;  alias, 1 drivers
v0x55a15d40fff0_0 .net "w0", 0 0, L_0x55a15ddb7ce0;  1 drivers
v0x55a15d410090_0 .net "w1", 0 0, L_0x55a15ddb7d50;  1 drivers
S_0x55a15d3b2070 .scope module, "FULL_SUB_TB" "FULL_SUB_TB" 33 1;
 .timescale 0 0;
v0x55a15d411eb0_0 .var "a", 0 0;
v0x55a15d411f50_0 .var "b", 0 0;
v0x55a15d411ff0_0 .var "bin", 0 0;
v0x55a15d412090_0 .net "borr", 0 0, L_0x55a15ddb8610;  1 drivers
v0x55a15d412130_0 .net "diff", 0 0, L_0x55a15ddb83a0;  1 drivers
S_0x55a15d410ef0 .scope module, "fs0" "FULL_SUB" 33 4, 34 1 0, S_0x55a15d3b2070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15ddb8610 .functor OR 1, L_0x55a15ddb84a0, L_0x55a15ddb81a0, C4<0>, C4<0>;
v0x55a15d4119b0_0 .net "a", 0 0, v0x55a15d411eb0_0;  1 drivers
v0x55a15d411a50_0 .net "b", 0 0, v0x55a15d411f50_0;  1 drivers
v0x55a15d411af0_0 .net "bin", 0 0, v0x55a15d411ff0_0;  1 drivers
v0x55a15d411b90_0 .net "borr", 0 0, L_0x55a15ddb8610;  alias, 1 drivers
v0x55a15d411c30_0 .net "borr0", 0 0, L_0x55a15ddb81a0;  1 drivers
v0x55a15d411cd0_0 .net "borr1", 0 0, L_0x55a15ddb84a0;  1 drivers
v0x55a15d411d70_0 .net "diff", 0 0, L_0x55a15ddb83a0;  alias, 1 drivers
v0x55a15d411e10_0 .net "diff0", 0 0, L_0x55a15ddb8130;  1 drivers
S_0x55a15d411070 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15d410ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15ddb8130 .functor XOR 1, v0x55a15d411eb0_0, v0x55a15d411f50_0, C4<0>, C4<0>;
L_0x55a15ddb81a0 .functor AND 1, L_0x55a15ddb82a0, v0x55a15d411f50_0, C4<1>, C4<1>;
L_0x55a15ddb82a0 .functor NOT 1, v0x55a15d411eb0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d4111f0_0 .net *"_s2", 0 0, L_0x55a15ddb82a0;  1 drivers
v0x55a15d411290_0 .net "a", 0 0, v0x55a15d411eb0_0;  alias, 1 drivers
v0x55a15d411330_0 .net "b", 0 0, v0x55a15d411f50_0;  alias, 1 drivers
v0x55a15d4113d0_0 .net "borr", 0 0, L_0x55a15ddb81a0;  alias, 1 drivers
v0x55a15d411470_0 .net "diff", 0 0, L_0x55a15ddb8130;  alias, 1 drivers
S_0x55a15d411510 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15d410ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15ddb83a0 .functor XOR 1, L_0x55a15ddb8130, v0x55a15d411ff0_0, C4<0>, C4<0>;
L_0x55a15ddb84a0 .functor AND 1, L_0x55a15ddb85a0, v0x55a15d411ff0_0, C4<1>, C4<1>;
L_0x55a15ddb85a0 .functor NOT 1, L_0x55a15ddb8130, C4<0>, C4<0>, C4<0>;
v0x55a15d411690_0 .net *"_s2", 0 0, L_0x55a15ddb85a0;  1 drivers
v0x55a15d411730_0 .net "a", 0 0, L_0x55a15ddb8130;  alias, 1 drivers
v0x55a15d4117d0_0 .net "b", 0 0, v0x55a15d411ff0_0;  alias, 1 drivers
v0x55a15d411870_0 .net "borr", 0 0, L_0x55a15ddb84a0;  alias, 1 drivers
v0x55a15d411910_0 .net "diff", 0 0, L_0x55a15ddb83a0;  alias, 1 drivers
S_0x55a15d3b0670 .scope module, "GATED_SR_LATCH_TB" "GATED_SR_LATCH_TB" 36 1;
 .timescale 0 0;
v0x55a15d412bb0_0 .var "en", 0 0;
v0x55a15d412c50_0 .net "q", 0 0, L_0x55a15ddb88a0;  1 drivers
v0x55a15d412cf0_0 .net "q_bar", 0 0, L_0x55a15ddb8910;  1 drivers
v0x55a15d412d90_0 .var "r", 0 0;
v0x55a15d412e30_0 .var "s", 0 0;
S_0x55a15d4121d0 .scope module, "gsr1" "GATED_SR_LATCH" 36 4, 23 1 0, S_0x55a15d3b0670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ddb8680 .functor AND 1, v0x55a15d412bb0_0, v0x55a15d412e30_0, C4<1>, C4<1>;
L_0x55a15ddb8790 .functor AND 1, v0x55a15d412bb0_0, v0x55a15d412d90_0, C4<1>, C4<1>;
v0x55a15d412750_0 .net "a", 0 0, L_0x55a15ddb8680;  1 drivers
v0x55a15d4127f0_0 .net "b", 0 0, L_0x55a15ddb8790;  1 drivers
v0x55a15d412890_0 .net "en", 0 0, v0x55a15d412bb0_0;  1 drivers
v0x55a15d412930_0 .net "q", 0 0, L_0x55a15ddb88a0;  alias, 1 drivers
v0x55a15d4129d0_0 .net "q_bar", 0 0, L_0x55a15ddb8910;  alias, 1 drivers
v0x55a15d412a70_0 .net "r", 0 0, v0x55a15d412d90_0;  1 drivers
v0x55a15d412b10_0 .net "s", 0 0, v0x55a15d412e30_0;  1 drivers
S_0x55a15d412350 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d4121d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ddb88a0 .functor NOR 1, L_0x55a15ddb8790, L_0x55a15ddb8910, C4<0>, C4<0>;
L_0x55a15ddb8910 .functor NOR 1, L_0x55a15ddb8680, L_0x55a15ddb88a0, C4<0>, C4<0>;
v0x55a15d4124d0_0 .net "q", 0 0, L_0x55a15ddb88a0;  alias, 1 drivers
v0x55a15d412570_0 .net "q_bar", 0 0, L_0x55a15ddb8910;  alias, 1 drivers
v0x55a15d412610_0 .net "r", 0 0, L_0x55a15ddb8790;  alias, 1 drivers
v0x55a15d4126b0_0 .net "s", 0 0, L_0x55a15ddb8680;  alias, 1 drivers
S_0x55a15d3aec70 .scope module, "HALF_ADDER_TB" "HALF_ADDER_TB" 37 1;
 .timescale 0 0;
v0x55a15d414810_0 .var "a", 0 0;
v0x55a15d4148b0_0 .var "b", 0 0;
v0x55a15d414950_0 .net "carry", 0 0, L_0x55a15ddb9150;  1 drivers
v0x55a15d4149f0_0 .net "sum", 0 0, L_0x55a15ddb8fe0;  1 drivers
S_0x55a15d412ed0 .scope module, "ha0" "HALF_ADDER" 37 4, 5 1 0, S_0x55a15d3aec70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d414590_0 .net "a", 0 0, v0x55a15d414810_0;  1 drivers
v0x55a15d414630_0 .net "b", 0 0, v0x55a15d4148b0_0;  1 drivers
v0x55a15d4146d0_0 .net "carry", 0 0, L_0x55a15ddb9150;  alias, 1 drivers
v0x55a15d414770_0 .net "sum", 0 0, L_0x55a15ddb8fe0;  alias, 1 drivers
S_0x55a15d413050 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d412ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb90e0 .functor NAND 1, v0x55a15d414810_0, v0x55a15d4148b0_0, C4<1>, C4<1>;
L_0x55a15ddb9150 .functor NAND 1, L_0x55a15ddb90e0, L_0x55a15ddb90e0, C4<1>, C4<1>;
v0x55a15d4131d0_0 .net "in0", 0 0, v0x55a15d414810_0;  alias, 1 drivers
v0x55a15d413270_0 .net "in1", 0 0, v0x55a15d4148b0_0;  alias, 1 drivers
v0x55a15d413310_0 .net "out", 0 0, L_0x55a15ddb9150;  alias, 1 drivers
v0x55a15d4133b0_0 .net "w0", 0 0, L_0x55a15ddb90e0;  1 drivers
S_0x55a15d413450 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d412ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb8b80 .functor NOT 1, v0x55a15d4148b0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddb8d20 .functor NOT 1, v0x55a15d414810_0, C4<0>, C4<0>, C4<0>;
v0x55a15d414270_0 .net "in0", 0 0, v0x55a15d414810_0;  alias, 1 drivers
v0x55a15d414310_0 .net "in1", 0 0, v0x55a15d4148b0_0;  alias, 1 drivers
v0x55a15d4143b0_0 .net "out", 0 0, L_0x55a15ddb8fe0;  alias, 1 drivers
v0x55a15d414450_0 .net "w0", 0 0, L_0x55a15ddb8b10;  1 drivers
v0x55a15d4144f0_0 .net "w1", 0 0, L_0x55a15ddb8c60;  1 drivers
S_0x55a15d4135d0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d413450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb8aa0 .functor NAND 1, v0x55a15d414810_0, L_0x55a15ddb8b80, C4<1>, C4<1>;
L_0x55a15ddb8b10 .functor NAND 1, L_0x55a15ddb8aa0, L_0x55a15ddb8aa0, C4<1>, C4<1>;
v0x55a15d413750_0 .net "in0", 0 0, v0x55a15d414810_0;  alias, 1 drivers
v0x55a15d4137f0_0 .net "in1", 0 0, L_0x55a15ddb8b80;  1 drivers
v0x55a15d413890_0 .net "out", 0 0, L_0x55a15ddb8b10;  alias, 1 drivers
v0x55a15d413930_0 .net "w0", 0 0, L_0x55a15ddb8aa0;  1 drivers
S_0x55a15d4139d0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d413450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb8bf0 .functor NAND 1, L_0x55a15ddb8d20, v0x55a15d4148b0_0, C4<1>, C4<1>;
L_0x55a15ddb8c60 .functor NAND 1, L_0x55a15ddb8bf0, L_0x55a15ddb8bf0, C4<1>, C4<1>;
v0x55a15d413b50_0 .net "in0", 0 0, L_0x55a15ddb8d20;  1 drivers
v0x55a15d413bf0_0 .net "in1", 0 0, v0x55a15d4148b0_0;  alias, 1 drivers
v0x55a15d413c90_0 .net "out", 0 0, L_0x55a15ddb8c60;  alias, 1 drivers
v0x55a15d413d30_0 .net "w0", 0 0, L_0x55a15ddb8bf0;  1 drivers
S_0x55a15d413dd0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d413450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb8de0 .functor NAND 1, L_0x55a15ddb8b10, L_0x55a15ddb8b10, C4<1>, C4<1>;
L_0x55a15ddb8ee0 .functor NAND 1, L_0x55a15ddb8c60, L_0x55a15ddb8c60, C4<1>, C4<1>;
L_0x55a15ddb8fe0 .functor NAND 1, L_0x55a15ddb8de0, L_0x55a15ddb8ee0, C4<1>, C4<1>;
v0x55a15d413f50_0 .net "in0", 0 0, L_0x55a15ddb8b10;  alias, 1 drivers
v0x55a15d413ff0_0 .net "in1", 0 0, L_0x55a15ddb8c60;  alias, 1 drivers
v0x55a15d414090_0 .net "out", 0 0, L_0x55a15ddb8fe0;  alias, 1 drivers
v0x55a15d414130_0 .net "w0", 0 0, L_0x55a15ddb8de0;  1 drivers
v0x55a15d4141d0_0 .net "w1", 0 0, L_0x55a15ddb8ee0;  1 drivers
S_0x55a15d3ad270 .scope module, "HALF_SUB_TB" "HALF_SUB_TB" 38 1;
 .timescale 0 0;
v0x55a15d414f30_0 .var "a", 0 0;
v0x55a15d414fd0_0 .var "b", 0 0;
v0x55a15d415070_0 .net "borr", 0 0, L_0x55a15ddb9320;  1 drivers
v0x55a15d415110_0 .net "diff", 0 0, L_0x55a15ddb91c0;  1 drivers
S_0x55a15d414a90 .scope module, "hs0" "HALF_SUB" 38 4, 35 1 0, S_0x55a15d3ad270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15ddb91c0 .functor XOR 1, v0x55a15d414f30_0, v0x55a15d414fd0_0, C4<0>, C4<0>;
L_0x55a15ddb9320 .functor AND 1, L_0x55a15ddb93e0, v0x55a15d414fd0_0, C4<1>, C4<1>;
L_0x55a15ddb93e0 .functor NOT 1, v0x55a15d414f30_0, C4<0>, C4<0>, C4<0>;
v0x55a15d414c10_0 .net *"_s2", 0 0, L_0x55a15ddb93e0;  1 drivers
v0x55a15d414cb0_0 .net "a", 0 0, v0x55a15d414f30_0;  1 drivers
v0x55a15d414d50_0 .net "b", 0 0, v0x55a15d414fd0_0;  1 drivers
v0x55a15d414df0_0 .net "borr", 0 0, L_0x55a15ddb9320;  alias, 1 drivers
v0x55a15d414e90_0 .net "diff", 0 0, L_0x55a15ddb91c0;  alias, 1 drivers
S_0x55a15d3ab870 .scope module, "INCREMENTER_TB" "INCREMENTER_TB" 39 1;
 .timescale 0 0;
v0x55a15d4d8970_0 .var "in", 31 0;
v0x55a15d4d8a30_0 .net "s", 31 0, L_0x55a15dde6160;  1 drivers
S_0x55a15d4151b0 .scope module, "inc0" "INCREMENTER" 39 4, 40 1 0, S_0x55a15d3ab870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "s"
    .port_info 1 /INPUT 32 "in"
v0x55a15d4d87b0_0 .net "in", 31 0, v0x55a15d4d8970_0;  1 drivers
v0x55a15d4d8890_0 .net "s", 31 0, L_0x55a15dde6160;  alias, 1 drivers
S_0x55a15d415330 .scope module, "add0" "ADDER_32BIT" 40 4, 3 1 0, S_0x55a15d4151b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f555abed018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55a15d4d6e00_0 .net "a", 31 0, L_0x7f555abed018;  1 drivers
v0x55a15d4d6f00_0 .net "a0", 0 0, L_0x55a15dddb4f0;  1 drivers
v0x55a15d4d6fc0_0 .net "b", 31 0, v0x55a15d4d8970_0;  alias, 1 drivers
v0x55a15d4d7060_0 .net "b0", 0 0, L_0x55a15dddcc80;  1 drivers
v0x55a15d4d7100_0 .net "c", 0 0, L_0x55a15ddba570;  1 drivers
v0x55a15d4d71f0_0 .net "c0", 0 0, L_0x55a15ddde420;  1 drivers
v0x55a15d4d7290_0 .net "carry", 0 0, L_0x55a15dde5f40;  1 drivers
L_0x7f555abed060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a15d4d7330_0 .net "cin", 0 0, L_0x7f555abed060;  1 drivers
v0x55a15d4d73d0_0 .net "d", 0 0, L_0x55a15ddbb850;  1 drivers
v0x55a15d4d7500_0 .net "d0", 0 0, L_0x55a15dddfbd0;  1 drivers
v0x55a15d4d75a0_0 .net "e", 0 0, L_0x55a15ddbcc70;  1 drivers
v0x55a15d4d7640_0 .net "e0", 0 0, L_0x55a15dde1390;  1 drivers
v0x55a15d4d76e0_0 .net "f", 0 0, L_0x55a15ddbe260;  1 drivers
v0x55a15d4d7780_0 .net "f0", 0 0, L_0x55a15dde2b60;  1 drivers
v0x55a15d4d7820_0 .net "g", 0 0, L_0x55a15ddbf8e0;  1 drivers
v0x55a15d4d78c0_0 .net "g0", 0 0, L_0x55a15dde4750;  1 drivers
v0x55a15d4d7960_0 .net "h", 0 0, L_0x55a15ddc0e80;  1 drivers
v0x55a15d4d7b10_0 .net "i", 0 0, L_0x55a15ddc2560;  1 drivers
v0x55a15d4d7bb0_0 .net "j", 0 0, L_0x55a15ddc3b60;  1 drivers
v0x55a15d4d7c50_0 .net "k", 0 0, L_0x55a15ddc51e0;  1 drivers
v0x55a15d4d7cf0_0 .net "l", 0 0, L_0x55a15ddc6510;  1 drivers
v0x55a15d4d7d90_0 .net "m", 0 0, L_0x55a15ddc7930;  1 drivers
v0x55a15d4d7e30_0 .net "n", 0 0, L_0x55a15ddc8cc0;  1 drivers
v0x55a15d4d7ed0_0 .net "o", 0 0, L_0x55a15ddca100;  1 drivers
v0x55a15d4d7f70_0 .net "p", 0 0, L_0x55a15ddcb610;  1 drivers
v0x55a15d4d8010_0 .net "q", 0 0, L_0x55a15ddccdf0;  1 drivers
v0x55a15d4d80b0_0 .net "r", 0 0, L_0x55a15ddce4e0;  1 drivers
v0x55a15d4d8150_0 .net "s", 0 0, L_0x55a15ddcfce0;  1 drivers
v0x55a15d4d81f0_0 .net "sum", 31 0, L_0x55a15dde6160;  alias, 1 drivers
v0x55a15d4d82b0_0 .net "t", 0 0, L_0x55a15ddd12e0;  1 drivers
v0x55a15d4d8350_0 .net "u", 0 0, L_0x55a15ddd28e0;  1 drivers
v0x55a15d4d83f0_0 .net "v", 0 0, L_0x55a15ddd4010;  1 drivers
v0x55a15d4d8490_0 .net "w", 0 0, L_0x55a15ddd5750;  1 drivers
v0x55a15d4d8530_0 .net "x", 0 0, L_0x55a15ddd6ea0;  1 drivers
v0x55a15d4d85d0_0 .net "y", 0 0, L_0x55a15ddd8600;  1 drivers
v0x55a15d4d8670_0 .net "z", 0 0, L_0x55a15ddd9d70;  1 drivers
L_0x55a15ddba670 .part L_0x7f555abed018, 0, 1;
L_0x55a15ddba820 .part v0x55a15d4d8970_0, 0, 1;
L_0x55a15ddbb9e0 .part L_0x7f555abed018, 1, 1;
L_0x55a15ddbbb90 .part v0x55a15d4d8970_0, 1, 1;
L_0x55a15ddbce40 .part L_0x7f555abed018, 2, 1;
L_0x55a15ddbcff0 .part v0x55a15d4d8970_0, 2, 1;
L_0x55a15ddbe430 .part L_0x7f555abed018, 3, 1;
L_0x55a15ddbe5e0 .part v0x55a15d4d8970_0, 3, 1;
L_0x55a15ddbfab0 .part L_0x7f555abed018, 4, 1;
L_0x55a15ddbfc60 .part v0x55a15d4d8970_0, 4, 1;
L_0x55a15ddc1050 .part L_0x7f555abed018, 5, 1;
L_0x55a15ddc1200 .part v0x55a15d4d8970_0, 5, 1;
L_0x55a15ddc2730 .part L_0x7f555abed018, 6, 1;
L_0x55a15ddc28e0 .part v0x55a15d4d8970_0, 6, 1;
L_0x55a15ddc3d30 .part L_0x7f555abed018, 7, 1;
L_0x55a15ddc3ff0 .part v0x55a15d4d8970_0, 7, 1;
L_0x55a15ddc5370 .part L_0x7f555abed018, 8, 1;
L_0x55a15ddc5520 .part v0x55a15d4d8970_0, 8, 1;
L_0x55a15ddc66a0 .part L_0x7f555abed018, 9, 1;
L_0x55a15ddc6850 .part v0x55a15d4d8970_0, 9, 1;
L_0x55a15ddc56d0 .part L_0x7f555abed018, 10, 1;
L_0x55a15ddc7bd0 .part v0x55a15d4d8970_0, 10, 1;
L_0x55a15ddc8e50 .part L_0x7f555abed018, 11, 1;
L_0x55a15ddc9000 .part v0x55a15d4d8970_0, 11, 1;
L_0x55a15ddca290 .part L_0x7f555abed018, 12, 1;
L_0x55a15ddca440 .part v0x55a15d4d8970_0, 12, 1;
L_0x55a15ddcb7e0 .part L_0x7f555abed018, 13, 1;
L_0x55a15ddcb990 .part v0x55a15d4d8970_0, 13, 1;
L_0x55a15ddccfc0 .part L_0x7f555abed018, 14, 1;
L_0x55a15ddcd170 .part v0x55a15d4d8970_0, 14, 1;
L_0x55a15ddce6b0 .part L_0x7f555abed018, 15, 1;
L_0x55a15ddcea70 .part v0x55a15d4d8970_0, 15, 1;
L_0x55a15ddcfeb0 .part L_0x7f555abed018, 16, 1;
L_0x55a15ddd0060 .part v0x55a15d4d8970_0, 16, 1;
L_0x55a15ddd14b0 .part L_0x7f555abed018, 17, 1;
L_0x55a15ddd1660 .part v0x55a15d4d8970_0, 17, 1;
L_0x55a15ddd2ab0 .part L_0x7f555abed018, 18, 1;
L_0x55a15ddd2c60 .part v0x55a15d4d8970_0, 18, 1;
L_0x55a15ddd41e0 .part L_0x7f555abed018, 19, 1;
L_0x55a15ddd4390 .part v0x55a15d4d8970_0, 19, 1;
L_0x55a15ddd5920 .part L_0x7f555abed018, 20, 1;
L_0x55a15ddd5ad0 .part v0x55a15d4d8970_0, 20, 1;
L_0x55a15ddd7070 .part L_0x7f555abed018, 21, 1;
L_0x55a15ddd7220 .part v0x55a15d4d8970_0, 21, 1;
L_0x55a15ddd87d0 .part L_0x7f555abed018, 22, 1;
L_0x55a15ddd8980 .part v0x55a15d4d8970_0, 22, 1;
L_0x55a15ddd9f40 .part L_0x7f555abed018, 23, 1;
L_0x55a15ddda0f0 .part v0x55a15d4d8970_0, 23, 1;
L_0x55a15dddb6c0 .part L_0x7f555abed018, 24, 1;
L_0x55a15dddb870 .part v0x55a15d4d8970_0, 24, 1;
L_0x55a15dddce50 .part L_0x7f555abed018, 25, 1;
L_0x55a15dddd000 .part v0x55a15d4d8970_0, 25, 1;
L_0x55a15ddde5f0 .part L_0x7f555abed018, 26, 1;
L_0x55a15ddde7a0 .part v0x55a15d4d8970_0, 26, 1;
L_0x55a15dddfda0 .part L_0x7f555abed018, 27, 1;
L_0x55a15dddff50 .part v0x55a15d4d8970_0, 27, 1;
L_0x55a15dde1560 .part L_0x7f555abed018, 28, 1;
L_0x55a15dde1710 .part v0x55a15d4d8970_0, 28, 1;
L_0x55a15dde2d30 .part L_0x7f555abed018, 29, 1;
L_0x55a15dde2ee0 .part v0x55a15d4d8970_0, 29, 1;
L_0x55a15dde4920 .part L_0x7f555abed018, 30, 1;
L_0x55a15dde4ad0 .part v0x55a15d4d8970_0, 30, 1;
LS_0x55a15dde6160_0_0 .concat8 [ 1 1 1 1], L_0x55a15ddba280, L_0x55a15ddbb670, L_0x55a15ddbca70, L_0x55a15ddbe040;
LS_0x55a15dde6160_0_4 .concat8 [ 1 1 1 1], L_0x55a15ddbf6c0, L_0x55a15ddc0c60, L_0x55a15ddc23d0, L_0x55a15ddc3940;
LS_0x55a15dde6160_0_8 .concat8 [ 1 1 1 1], L_0x55a15ddc5090, L_0x55a15ddc63c0, L_0x55a15ddc7750, L_0x55a15ddc8ae0;
LS_0x55a15dde6160_0_12 .concat8 [ 1 1 1 1], L_0x55a15ddc9f20, L_0x55a15ddcb3f0, L_0x55a15ddccbd0, L_0x55a15ddce2c0;
LS_0x55a15dde6160_0_16 .concat8 [ 1 1 1 1], L_0x55a15ddcfac0, L_0x55a15ddd10c0, L_0x55a15ddd26c0, L_0x55a15ddd3df0;
LS_0x55a15dde6160_0_20 .concat8 [ 1 1 1 1], L_0x55a15ddd5530, L_0x55a15ddd6c80, L_0x55a15ddd83e0, L_0x55a15ddd9b50;
LS_0x55a15dde6160_0_24 .concat8 [ 1 1 1 1], L_0x55a15dddb2d0, L_0x55a15dddca60, L_0x55a15ddde200, L_0x55a15dddf9b0;
LS_0x55a15dde6160_0_28 .concat8 [ 1 1 1 1], L_0x55a15dde1170, L_0x55a15dde2940, L_0x55a15dde4530, L_0x55a15dde5d20;
LS_0x55a15dde6160_1_0 .concat8 [ 4 4 4 4], LS_0x55a15dde6160_0_0, LS_0x55a15dde6160_0_4, LS_0x55a15dde6160_0_8, LS_0x55a15dde6160_0_12;
LS_0x55a15dde6160_1_4 .concat8 [ 4 4 4 4], LS_0x55a15dde6160_0_16, LS_0x55a15dde6160_0_20, LS_0x55a15dde6160_0_24, LS_0x55a15dde6160_0_28;
L_0x55a15dde6160 .concat8 [ 16 16 0 0], LS_0x55a15dde6160_1_0, LS_0x55a15dde6160_1_4;
L_0x55a15dde6310 .part L_0x7f555abed018, 31, 1;
L_0x55a15dde6ae0 .part v0x55a15d4d8970_0, 31, 1;
S_0x55a15d4154b0 .scope module, "fa1" "FULL_ADDER" 3 6, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddba570 .functor OR 1, L_0x55a15ddba500, L_0x55a15ddb9c70, C4<0>, C4<0>;
v0x55a15d4188b0_0 .net "a", 0 0, L_0x55a15ddba670;  1 drivers
v0x55a15d418950_0 .net "b", 0 0, L_0x55a15ddba820;  1 drivers
v0x55a15d4189f0_0 .net "carry", 0 0, L_0x55a15ddba570;  alias, 1 drivers
v0x55a15d418a90_0 .net "carry0", 0 0, L_0x55a15ddb9c70;  1 drivers
v0x55a15d418b30_0 .net "carry1", 0 0, L_0x55a15ddba500;  1 drivers
v0x55a15d418bd0_0 .net "cin", 0 0, L_0x7f555abed060;  alias, 1 drivers
v0x55a15d418c70_0 .net "sum", 0 0, L_0x55a15ddba280;  1 drivers
v0x55a15d418d10_0 .net "sum0", 0 0, L_0x55a15ddb9a80;  1 drivers
S_0x55a15d415630 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d4154b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d416cf0_0 .net "a", 0 0, L_0x55a15ddba670;  alias, 1 drivers
v0x55a15d416d90_0 .net "b", 0 0, L_0x55a15ddba820;  alias, 1 drivers
v0x55a15d416e30_0 .net "carry", 0 0, L_0x55a15ddb9c70;  alias, 1 drivers
v0x55a15d416ed0_0 .net "sum", 0 0, L_0x55a15ddb9a80;  alias, 1 drivers
S_0x55a15d4157b0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d415630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb9c00 .functor NAND 1, L_0x55a15ddba670, L_0x55a15ddba820, C4<1>, C4<1>;
L_0x55a15ddb9c70 .functor NAND 1, L_0x55a15ddb9c00, L_0x55a15ddb9c00, C4<1>, C4<1>;
v0x55a15d415930_0 .net "in0", 0 0, L_0x55a15ddba670;  alias, 1 drivers
v0x55a15d4159d0_0 .net "in1", 0 0, L_0x55a15ddba820;  alias, 1 drivers
v0x55a15d415a70_0 .net "out", 0 0, L_0x55a15ddb9c70;  alias, 1 drivers
v0x55a15d415b10_0 .net "w0", 0 0, L_0x55a15ddb9c00;  1 drivers
S_0x55a15d415bb0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d415630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb95d0 .functor NOT 1, L_0x55a15ddba820, C4<0>, C4<0>, C4<0>;
L_0x55a15ddb97c0 .functor NOT 1, L_0x55a15ddba670, C4<0>, C4<0>, C4<0>;
v0x55a15d4169d0_0 .net "in0", 0 0, L_0x55a15ddba670;  alias, 1 drivers
v0x55a15d416a70_0 .net "in1", 0 0, L_0x55a15ddba820;  alias, 1 drivers
v0x55a15d416b10_0 .net "out", 0 0, L_0x55a15ddb9a80;  alias, 1 drivers
v0x55a15d416bb0_0 .net "w0", 0 0, L_0x55a15ddb9510;  1 drivers
v0x55a15d416c50_0 .net "w1", 0 0, L_0x55a15ddb9700;  1 drivers
S_0x55a15d415d30 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d415bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb94a0 .functor NAND 1, L_0x55a15ddba670, L_0x55a15ddb95d0, C4<1>, C4<1>;
L_0x55a15ddb9510 .functor NAND 1, L_0x55a15ddb94a0, L_0x55a15ddb94a0, C4<1>, C4<1>;
v0x55a15d415eb0_0 .net "in0", 0 0, L_0x55a15ddba670;  alias, 1 drivers
v0x55a15d415f50_0 .net "in1", 0 0, L_0x55a15ddb95d0;  1 drivers
v0x55a15d415ff0_0 .net "out", 0 0, L_0x55a15ddb9510;  alias, 1 drivers
v0x55a15d416090_0 .net "w0", 0 0, L_0x55a15ddb94a0;  1 drivers
S_0x55a15d416130 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d415bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb9690 .functor NAND 1, L_0x55a15ddb97c0, L_0x55a15ddba820, C4<1>, C4<1>;
L_0x55a15ddb9700 .functor NAND 1, L_0x55a15ddb9690, L_0x55a15ddb9690, C4<1>, C4<1>;
v0x55a15d4162b0_0 .net "in0", 0 0, L_0x55a15ddb97c0;  1 drivers
v0x55a15d416350_0 .net "in1", 0 0, L_0x55a15ddba820;  alias, 1 drivers
v0x55a15d4163f0_0 .net "out", 0 0, L_0x55a15ddb9700;  alias, 1 drivers
v0x55a15d416490_0 .net "w0", 0 0, L_0x55a15ddb9690;  1 drivers
S_0x55a15d416530 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d415bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb9880 .functor NAND 1, L_0x55a15ddb9510, L_0x55a15ddb9510, C4<1>, C4<1>;
L_0x55a15ddb9980 .functor NAND 1, L_0x55a15ddb9700, L_0x55a15ddb9700, C4<1>, C4<1>;
L_0x55a15ddb9a80 .functor NAND 1, L_0x55a15ddb9880, L_0x55a15ddb9980, C4<1>, C4<1>;
v0x55a15d4166b0_0 .net "in0", 0 0, L_0x55a15ddb9510;  alias, 1 drivers
v0x55a15d416750_0 .net "in1", 0 0, L_0x55a15ddb9700;  alias, 1 drivers
v0x55a15d4167f0_0 .net "out", 0 0, L_0x55a15ddb9a80;  alias, 1 drivers
v0x55a15d416890_0 .net "w0", 0 0, L_0x55a15ddb9880;  1 drivers
v0x55a15d416930_0 .net "w1", 0 0, L_0x55a15ddb9980;  1 drivers
S_0x55a15d416f70 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d4154b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d418630_0 .net "a", 0 0, L_0x55a15ddb9a80;  alias, 1 drivers
v0x55a15d4186d0_0 .net "b", 0 0, L_0x7f555abed060;  alias, 1 drivers
v0x55a15d418770_0 .net "carry", 0 0, L_0x55a15ddba500;  alias, 1 drivers
v0x55a15d418810_0 .net "sum", 0 0, L_0x55a15ddba280;  alias, 1 drivers
S_0x55a15d4170f0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d416f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddba380 .functor NAND 1, L_0x55a15ddb9a80, L_0x7f555abed060, C4<1>, C4<1>;
L_0x55a15ddba500 .functor NAND 1, L_0x55a15ddba380, L_0x55a15ddba380, C4<1>, C4<1>;
v0x55a15d417270_0 .net "in0", 0 0, L_0x55a15ddb9a80;  alias, 1 drivers
v0x55a15d417310_0 .net "in1", 0 0, L_0x7f555abed060;  alias, 1 drivers
v0x55a15d4173b0_0 .net "out", 0 0, L_0x55a15ddba500;  alias, 1 drivers
v0x55a15d417450_0 .net "w0", 0 0, L_0x55a15ddba380;  1 drivers
S_0x55a15d4174f0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d416f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb9e60 .functor NOT 1, L_0x7f555abed060, C4<0>, C4<0>, C4<0>;
L_0x55a15ddba050 .functor NOT 1, L_0x55a15ddb9a80, C4<0>, C4<0>, C4<0>;
v0x55a15d418310_0 .net "in0", 0 0, L_0x55a15ddb9a80;  alias, 1 drivers
v0x55a15d4183b0_0 .net "in1", 0 0, L_0x7f555abed060;  alias, 1 drivers
v0x55a15d418450_0 .net "out", 0 0, L_0x55a15ddba280;  alias, 1 drivers
v0x55a15d4184f0_0 .net "w0", 0 0, L_0x55a15ddb9da0;  1 drivers
v0x55a15d418590_0 .net "w1", 0 0, L_0x55a15ddb9f90;  1 drivers
S_0x55a15d417670 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4174f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb9d30 .functor NAND 1, L_0x55a15ddb9a80, L_0x55a15ddb9e60, C4<1>, C4<1>;
L_0x55a15ddb9da0 .functor NAND 1, L_0x55a15ddb9d30, L_0x55a15ddb9d30, C4<1>, C4<1>;
v0x55a15d4177f0_0 .net "in0", 0 0, L_0x55a15ddb9a80;  alias, 1 drivers
v0x55a15d417890_0 .net "in1", 0 0, L_0x55a15ddb9e60;  1 drivers
v0x55a15d417930_0 .net "out", 0 0, L_0x55a15ddb9da0;  alias, 1 drivers
v0x55a15d4179d0_0 .net "w0", 0 0, L_0x55a15ddb9d30;  1 drivers
S_0x55a15d417a70 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4174f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddb9f20 .functor NAND 1, L_0x55a15ddba050, L_0x7f555abed060, C4<1>, C4<1>;
L_0x55a15ddb9f90 .functor NAND 1, L_0x55a15ddb9f20, L_0x55a15ddb9f20, C4<1>, C4<1>;
v0x55a15d417bf0_0 .net "in0", 0 0, L_0x55a15ddba050;  1 drivers
v0x55a15d417c90_0 .net "in1", 0 0, L_0x7f555abed060;  alias, 1 drivers
v0x55a15d417d30_0 .net "out", 0 0, L_0x55a15ddb9f90;  alias, 1 drivers
v0x55a15d417dd0_0 .net "w0", 0 0, L_0x55a15ddb9f20;  1 drivers
S_0x55a15d417e70 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4174f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddba110 .functor NAND 1, L_0x55a15ddb9da0, L_0x55a15ddb9da0, C4<1>, C4<1>;
L_0x55a15ddba180 .functor NAND 1, L_0x55a15ddb9f90, L_0x55a15ddb9f90, C4<1>, C4<1>;
L_0x55a15ddba280 .functor NAND 1, L_0x55a15ddba110, L_0x55a15ddba180, C4<1>, C4<1>;
v0x55a15d417ff0_0 .net "in0", 0 0, L_0x55a15ddb9da0;  alias, 1 drivers
v0x55a15d418090_0 .net "in1", 0 0, L_0x55a15ddb9f90;  alias, 1 drivers
v0x55a15d418130_0 .net "out", 0 0, L_0x55a15ddba280;  alias, 1 drivers
v0x55a15d4181d0_0 .net "w0", 0 0, L_0x55a15ddba110;  1 drivers
v0x55a15d418270_0 .net "w1", 0 0, L_0x55a15ddba180;  1 drivers
S_0x55a15d418db0 .scope module, "fa10" "FULL_ADDER" 3 15, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddc6510 .functor OR 1, L_0x55a15ddc64a0, L_0x55a15ddc5d30, C4<0>, C4<0>;
v0x55a15d41cc70_0 .net "a", 0 0, L_0x55a15ddc66a0;  1 drivers
v0x55a15d41cd10_0 .net "b", 0 0, L_0x55a15ddc6850;  1 drivers
v0x55a15d41cdb0_0 .net "carry", 0 0, L_0x55a15ddc6510;  alias, 1 drivers
v0x55a15d41ce50_0 .net "carry0", 0 0, L_0x55a15ddc5d30;  1 drivers
v0x55a15d41cef0_0 .net "carry1", 0 0, L_0x55a15ddc64a0;  1 drivers
v0x55a15d41cfe0_0 .net "cin", 0 0, L_0x55a15ddc51e0;  alias, 1 drivers
v0x55a15d41d080_0 .net "sum", 0 0, L_0x55a15ddc63c0;  1 drivers
v0x55a15d41d120_0 .net "sum0", 0 0, L_0x55a15ddc5b40;  1 drivers
S_0x55a15d418f30 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d418db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d41aaf0_0 .net "a", 0 0, L_0x55a15ddc66a0;  alias, 1 drivers
v0x55a15d41ab90_0 .net "b", 0 0, L_0x55a15ddc6850;  alias, 1 drivers
v0x55a15d41ac30_0 .net "carry", 0 0, L_0x55a15ddc5d30;  alias, 1 drivers
v0x55a15d41acd0_0 .net "sum", 0 0, L_0x55a15ddc5b40;  alias, 1 drivers
S_0x55a15d4190b0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d418f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc5cc0 .functor NAND 1, L_0x55a15ddc66a0, L_0x55a15ddc6850, C4<1>, C4<1>;
L_0x55a15ddc5d30 .functor NAND 1, L_0x55a15ddc5cc0, L_0x55a15ddc5cc0, C4<1>, C4<1>;
v0x55a15d4192d0_0 .net "in0", 0 0, L_0x55a15ddc66a0;  alias, 1 drivers
v0x55a15d419370_0 .net "in1", 0 0, L_0x55a15ddc6850;  alias, 1 drivers
v0x55a15d419410_0 .net "out", 0 0, L_0x55a15ddc5d30;  alias, 1 drivers
v0x55a15d4194b0_0 .net "w0", 0 0, L_0x55a15ddc5cc0;  1 drivers
S_0x55a15d419550 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d418f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc5850 .functor NOT 1, L_0x55a15ddc6850, C4<0>, C4<0>, C4<0>;
L_0x55a15ddc59a0 .functor NOT 1, L_0x55a15ddc66a0, C4<0>, C4<0>, C4<0>;
v0x55a15d41a640_0 .net "in0", 0 0, L_0x55a15ddc66a0;  alias, 1 drivers
v0x55a15d41a730_0 .net "in1", 0 0, L_0x55a15ddc6850;  alias, 1 drivers
v0x55a15d41a820_0 .net "out", 0 0, L_0x55a15ddc5b40;  alias, 1 drivers
v0x55a15d41a8c0_0 .net "w0", 0 0, L_0x55a15ddc57e0;  1 drivers
v0x55a15d41a9b0_0 .net "w1", 0 0, L_0x55a15ddc5930;  1 drivers
S_0x55a15d419770 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d419550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc5770 .functor NAND 1, L_0x55a15ddc66a0, L_0x55a15ddc5850, C4<1>, C4<1>;
L_0x55a15ddc57e0 .functor NAND 1, L_0x55a15ddc5770, L_0x55a15ddc5770, C4<1>, C4<1>;
v0x55a15d419990_0 .net "in0", 0 0, L_0x55a15ddc66a0;  alias, 1 drivers
v0x55a15d419a30_0 .net "in1", 0 0, L_0x55a15ddc5850;  1 drivers
v0x55a15d419ad0_0 .net "out", 0 0, L_0x55a15ddc57e0;  alias, 1 drivers
v0x55a15d419b70_0 .net "w0", 0 0, L_0x55a15ddc5770;  1 drivers
S_0x55a15d419c10 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d419550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc58c0 .functor NAND 1, L_0x55a15ddc59a0, L_0x55a15ddc6850, C4<1>, C4<1>;
L_0x55a15ddc5930 .functor NAND 1, L_0x55a15ddc58c0, L_0x55a15ddc58c0, C4<1>, C4<1>;
v0x55a15d419e30_0 .net "in0", 0 0, L_0x55a15ddc59a0;  1 drivers
v0x55a15d419ed0_0 .net "in1", 0 0, L_0x55a15ddc6850;  alias, 1 drivers
v0x55a15d419f70_0 .net "out", 0 0, L_0x55a15ddc5930;  alias, 1 drivers
v0x55a15d41a010_0 .net "w0", 0 0, L_0x55a15ddc58c0;  1 drivers
S_0x55a15d41a0b0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d419550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc5a60 .functor NAND 1, L_0x55a15ddc57e0, L_0x55a15ddc57e0, C4<1>, C4<1>;
L_0x55a15ddc5ad0 .functor NAND 1, L_0x55a15ddc5930, L_0x55a15ddc5930, C4<1>, C4<1>;
L_0x55a15ddc5b40 .functor NAND 1, L_0x55a15ddc5a60, L_0x55a15ddc5ad0, C4<1>, C4<1>;
v0x55a15d41a2d0_0 .net "in0", 0 0, L_0x55a15ddc57e0;  alias, 1 drivers
v0x55a15d41a370_0 .net "in1", 0 0, L_0x55a15ddc5930;  alias, 1 drivers
v0x55a15d41a410_0 .net "out", 0 0, L_0x55a15ddc5b40;  alias, 1 drivers
v0x55a15d41a4b0_0 .net "w0", 0 0, L_0x55a15ddc5a60;  1 drivers
v0x55a15d41a550_0 .net "w1", 0 0, L_0x55a15ddc5ad0;  1 drivers
S_0x55a15d41adc0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d418db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d41c9a0_0 .net "a", 0 0, L_0x55a15ddc5b40;  alias, 1 drivers
v0x55a15d41ca40_0 .net "b", 0 0, L_0x55a15ddc51e0;  alias, 1 drivers
v0x55a15d41cae0_0 .net "carry", 0 0, L_0x55a15ddc64a0;  alias, 1 drivers
v0x55a15d41cb80_0 .net "sum", 0 0, L_0x55a15ddc63c0;  alias, 1 drivers
S_0x55a15d41b000 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d41adc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc6430 .functor NAND 1, L_0x55a15ddc5b40, L_0x55a15ddc51e0, C4<1>, C4<1>;
L_0x55a15ddc64a0 .functor NAND 1, L_0x55a15ddc6430, L_0x55a15ddc6430, C4<1>, C4<1>;
v0x55a15d41b220_0 .net "in0", 0 0, L_0x55a15ddc5b40;  alias, 1 drivers
v0x55a15d41b2c0_0 .net "in1", 0 0, L_0x55a15ddc51e0;  alias, 1 drivers
v0x55a15d41b360_0 .net "out", 0 0, L_0x55a15ddc64a0;  alias, 1 drivers
v0x55a15d41b400_0 .net "w0", 0 0, L_0x55a15ddc6430;  1 drivers
S_0x55a15d41b4a0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d41adc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc5f20 .functor NOT 1, L_0x55a15ddc51e0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddc6220 .functor NOT 1, L_0x55a15ddc5b40, C4<0>, C4<0>, C4<0>;
v0x55a15d41c540_0 .net "in0", 0 0, L_0x55a15ddc5b40;  alias, 1 drivers
v0x55a15d41c5e0_0 .net "in1", 0 0, L_0x55a15ddc51e0;  alias, 1 drivers
v0x55a15d41c6d0_0 .net "out", 0 0, L_0x55a15ddc63c0;  alias, 1 drivers
v0x55a15d41c770_0 .net "w0", 0 0, L_0x55a15ddc5e60;  1 drivers
v0x55a15d41c860_0 .net "w1", 0 0, L_0x55a15ddc6160;  1 drivers
S_0x55a15d41b6c0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d41b4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc5df0 .functor NAND 1, L_0x55a15ddc5b40, L_0x55a15ddc5f20, C4<1>, C4<1>;
L_0x55a15ddc5e60 .functor NAND 1, L_0x55a15ddc5df0, L_0x55a15ddc5df0, C4<1>, C4<1>;
v0x55a15d41b8e0_0 .net "in0", 0 0, L_0x55a15ddc5b40;  alias, 1 drivers
v0x55a15d41b980_0 .net "in1", 0 0, L_0x55a15ddc5f20;  1 drivers
v0x55a15d41ba20_0 .net "out", 0 0, L_0x55a15ddc5e60;  alias, 1 drivers
v0x55a15d41bac0_0 .net "w0", 0 0, L_0x55a15ddc5df0;  1 drivers
S_0x55a15d41bb60 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d41b4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc60f0 .functor NAND 1, L_0x55a15ddc6220, L_0x55a15ddc51e0, C4<1>, C4<1>;
L_0x55a15ddc6160 .functor NAND 1, L_0x55a15ddc60f0, L_0x55a15ddc60f0, C4<1>, C4<1>;
v0x55a15d41bd30_0 .net "in0", 0 0, L_0x55a15ddc6220;  1 drivers
v0x55a15d41bdd0_0 .net "in1", 0 0, L_0x55a15ddc51e0;  alias, 1 drivers
v0x55a15d41be70_0 .net "out", 0 0, L_0x55a15ddc6160;  alias, 1 drivers
v0x55a15d41bf10_0 .net "w0", 0 0, L_0x55a15ddc60f0;  1 drivers
S_0x55a15d41bfb0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d41b4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc62e0 .functor NAND 1, L_0x55a15ddc5e60, L_0x55a15ddc5e60, C4<1>, C4<1>;
L_0x55a15ddc6350 .functor NAND 1, L_0x55a15ddc6160, L_0x55a15ddc6160, C4<1>, C4<1>;
L_0x55a15ddc63c0 .functor NAND 1, L_0x55a15ddc62e0, L_0x55a15ddc6350, C4<1>, C4<1>;
v0x55a15d41c1d0_0 .net "in0", 0 0, L_0x55a15ddc5e60;  alias, 1 drivers
v0x55a15d41c270_0 .net "in1", 0 0, L_0x55a15ddc6160;  alias, 1 drivers
v0x55a15d41c310_0 .net "out", 0 0, L_0x55a15ddc63c0;  alias, 1 drivers
v0x55a15d41c3b0_0 .net "w0", 0 0, L_0x55a15ddc62e0;  1 drivers
v0x55a15d41c450_0 .net "w1", 0 0, L_0x55a15ddc6350;  1 drivers
S_0x55a15d41d1c0 .scope module, "fa11" "FULL_ADDER" 3 16, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddc7930 .functor OR 1, L_0x55a15ddc78c0, L_0x55a15ddc70c0, C4<0>, C4<0>;
v0x55a15d4210f0_0 .net "a", 0 0, L_0x55a15ddc56d0;  1 drivers
v0x55a15d421190_0 .net "b", 0 0, L_0x55a15ddc7bd0;  1 drivers
v0x55a15d4212c0_0 .net "carry", 0 0, L_0x55a15ddc7930;  alias, 1 drivers
v0x55a15d421360_0 .net "carry0", 0 0, L_0x55a15ddc70c0;  1 drivers
v0x55a15d421400_0 .net "carry1", 0 0, L_0x55a15ddc78c0;  1 drivers
v0x55a15d4214f0_0 .net "cin", 0 0, L_0x55a15ddc6510;  alias, 1 drivers
v0x55a15d421590_0 .net "sum", 0 0, L_0x55a15ddc7750;  1 drivers
v0x55a15d421630_0 .net "sum0", 0 0, L_0x55a15ddc6ed0;  1 drivers
S_0x55a15d41d340 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d41d1c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d41efc0_0 .net "a", 0 0, L_0x55a15ddc56d0;  alias, 1 drivers
v0x55a15d41f060_0 .net "b", 0 0, L_0x55a15ddc7bd0;  alias, 1 drivers
v0x55a15d41f100_0 .net "carry", 0 0, L_0x55a15ddc70c0;  alias, 1 drivers
v0x55a15d41f1a0_0 .net "sum", 0 0, L_0x55a15ddc6ed0;  alias, 1 drivers
S_0x55a15d41d580 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d41d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc7050 .functor NAND 1, L_0x55a15ddc56d0, L_0x55a15ddc7bd0, C4<1>, C4<1>;
L_0x55a15ddc70c0 .functor NAND 1, L_0x55a15ddc7050, L_0x55a15ddc7050, C4<1>, C4<1>;
v0x55a15d41d7a0_0 .net "in0", 0 0, L_0x55a15ddc56d0;  alias, 1 drivers
v0x55a15d41d840_0 .net "in1", 0 0, L_0x55a15ddc7bd0;  alias, 1 drivers
v0x55a15d41d8e0_0 .net "out", 0 0, L_0x55a15ddc70c0;  alias, 1 drivers
v0x55a15d41d980_0 .net "w0", 0 0, L_0x55a15ddc7050;  1 drivers
S_0x55a15d41da20 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d41d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc6b90 .functor NOT 1, L_0x55a15ddc7bd0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddc6d30 .functor NOT 1, L_0x55a15ddc56d0, C4<0>, C4<0>, C4<0>;
v0x55a15d41eb10_0 .net "in0", 0 0, L_0x55a15ddc56d0;  alias, 1 drivers
v0x55a15d41ec00_0 .net "in1", 0 0, L_0x55a15ddc7bd0;  alias, 1 drivers
v0x55a15d41ecf0_0 .net "out", 0 0, L_0x55a15ddc6ed0;  alias, 1 drivers
v0x55a15d41ed90_0 .net "w0", 0 0, L_0x55a15ddc6b20;  1 drivers
v0x55a15d41ee80_0 .net "w1", 0 0, L_0x55a15ddc6c70;  1 drivers
S_0x55a15d41dc40 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d41da20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc6ab0 .functor NAND 1, L_0x55a15ddc56d0, L_0x55a15ddc6b90, C4<1>, C4<1>;
L_0x55a15ddc6b20 .functor NAND 1, L_0x55a15ddc6ab0, L_0x55a15ddc6ab0, C4<1>, C4<1>;
v0x55a15d41de60_0 .net "in0", 0 0, L_0x55a15ddc56d0;  alias, 1 drivers
v0x55a15d41df00_0 .net "in1", 0 0, L_0x55a15ddc6b90;  1 drivers
v0x55a15d41dfa0_0 .net "out", 0 0, L_0x55a15ddc6b20;  alias, 1 drivers
v0x55a15d41e040_0 .net "w0", 0 0, L_0x55a15ddc6ab0;  1 drivers
S_0x55a15d41e0e0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d41da20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc6c00 .functor NAND 1, L_0x55a15ddc6d30, L_0x55a15ddc7bd0, C4<1>, C4<1>;
L_0x55a15ddc6c70 .functor NAND 1, L_0x55a15ddc6c00, L_0x55a15ddc6c00, C4<1>, C4<1>;
v0x55a15d41e300_0 .net "in0", 0 0, L_0x55a15ddc6d30;  1 drivers
v0x55a15d41e3a0_0 .net "in1", 0 0, L_0x55a15ddc7bd0;  alias, 1 drivers
v0x55a15d41e440_0 .net "out", 0 0, L_0x55a15ddc6c70;  alias, 1 drivers
v0x55a15d41e4e0_0 .net "w0", 0 0, L_0x55a15ddc6c00;  1 drivers
S_0x55a15d41e580 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d41da20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc6df0 .functor NAND 1, L_0x55a15ddc6b20, L_0x55a15ddc6b20, C4<1>, C4<1>;
L_0x55a15ddc6e60 .functor NAND 1, L_0x55a15ddc6c70, L_0x55a15ddc6c70, C4<1>, C4<1>;
L_0x55a15ddc6ed0 .functor NAND 1, L_0x55a15ddc6df0, L_0x55a15ddc6e60, C4<1>, C4<1>;
v0x55a15d41e7a0_0 .net "in0", 0 0, L_0x55a15ddc6b20;  alias, 1 drivers
v0x55a15d41e840_0 .net "in1", 0 0, L_0x55a15ddc6c70;  alias, 1 drivers
v0x55a15d41e8e0_0 .net "out", 0 0, L_0x55a15ddc6ed0;  alias, 1 drivers
v0x55a15d41e980_0 .net "w0", 0 0, L_0x55a15ddc6df0;  1 drivers
v0x55a15d41ea20_0 .net "w1", 0 0, L_0x55a15ddc6e60;  1 drivers
S_0x55a15d41f290 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d41d1c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d420e70_0 .net "a", 0 0, L_0x55a15ddc6ed0;  alias, 1 drivers
v0x55a15d420f10_0 .net "b", 0 0, L_0x55a15ddc6510;  alias, 1 drivers
v0x55a15d420fb0_0 .net "carry", 0 0, L_0x55a15ddc78c0;  alias, 1 drivers
v0x55a15d421050_0 .net "sum", 0 0, L_0x55a15ddc7750;  alias, 1 drivers
S_0x55a15d41f4d0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d41f290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc7850 .functor NAND 1, L_0x55a15ddc6ed0, L_0x55a15ddc6510, C4<1>, C4<1>;
L_0x55a15ddc78c0 .functor NAND 1, L_0x55a15ddc7850, L_0x55a15ddc7850, C4<1>, C4<1>;
v0x55a15d41f6f0_0 .net "in0", 0 0, L_0x55a15ddc6ed0;  alias, 1 drivers
v0x55a15d41f790_0 .net "in1", 0 0, L_0x55a15ddc6510;  alias, 1 drivers
v0x55a15d41f830_0 .net "out", 0 0, L_0x55a15ddc78c0;  alias, 1 drivers
v0x55a15d41f8d0_0 .net "w0", 0 0, L_0x55a15ddc7850;  1 drivers
S_0x55a15d41f970 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d41f290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc72b0 .functor NOT 1, L_0x55a15ddc6510, C4<0>, C4<0>, C4<0>;
L_0x55a15ddc75b0 .functor NOT 1, L_0x55a15ddc6ed0, C4<0>, C4<0>, C4<0>;
v0x55a15d420a60_0 .net "in0", 0 0, L_0x55a15ddc6ed0;  alias, 1 drivers
v0x55a15d420b00_0 .net "in1", 0 0, L_0x55a15ddc6510;  alias, 1 drivers
v0x55a15d420ba0_0 .net "out", 0 0, L_0x55a15ddc7750;  alias, 1 drivers
v0x55a15d420c40_0 .net "w0", 0 0, L_0x55a15ddc71f0;  1 drivers
v0x55a15d420d30_0 .net "w1", 0 0, L_0x55a15ddc74f0;  1 drivers
S_0x55a15d41fb90 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d41f970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc7180 .functor NAND 1, L_0x55a15ddc6ed0, L_0x55a15ddc72b0, C4<1>, C4<1>;
L_0x55a15ddc71f0 .functor NAND 1, L_0x55a15ddc7180, L_0x55a15ddc7180, C4<1>, C4<1>;
v0x55a15d41fdb0_0 .net "in0", 0 0, L_0x55a15ddc6ed0;  alias, 1 drivers
v0x55a15d41fe50_0 .net "in1", 0 0, L_0x55a15ddc72b0;  1 drivers
v0x55a15d41fef0_0 .net "out", 0 0, L_0x55a15ddc71f0;  alias, 1 drivers
v0x55a15d41ff90_0 .net "w0", 0 0, L_0x55a15ddc7180;  1 drivers
S_0x55a15d420030 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d41f970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc7480 .functor NAND 1, L_0x55a15ddc75b0, L_0x55a15ddc6510, C4<1>, C4<1>;
L_0x55a15ddc74f0 .functor NAND 1, L_0x55a15ddc7480, L_0x55a15ddc7480, C4<1>, C4<1>;
v0x55a15d420200_0 .net "in0", 0 0, L_0x55a15ddc75b0;  1 drivers
v0x55a15d4202a0_0 .net "in1", 0 0, L_0x55a15ddc6510;  alias, 1 drivers
v0x55a15d420390_0 .net "out", 0 0, L_0x55a15ddc74f0;  alias, 1 drivers
v0x55a15d420430_0 .net "w0", 0 0, L_0x55a15ddc7480;  1 drivers
S_0x55a15d4204d0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d41f970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc7670 .functor NAND 1, L_0x55a15ddc71f0, L_0x55a15ddc71f0, C4<1>, C4<1>;
L_0x55a15ddc76e0 .functor NAND 1, L_0x55a15ddc74f0, L_0x55a15ddc74f0, C4<1>, C4<1>;
L_0x55a15ddc7750 .functor NAND 1, L_0x55a15ddc7670, L_0x55a15ddc76e0, C4<1>, C4<1>;
v0x55a15d4206f0_0 .net "in0", 0 0, L_0x55a15ddc71f0;  alias, 1 drivers
v0x55a15d420790_0 .net "in1", 0 0, L_0x55a15ddc74f0;  alias, 1 drivers
v0x55a15d420830_0 .net "out", 0 0, L_0x55a15ddc7750;  alias, 1 drivers
v0x55a15d4208d0_0 .net "w0", 0 0, L_0x55a15ddc7670;  1 drivers
v0x55a15d420970_0 .net "w1", 0 0, L_0x55a15ddc76e0;  1 drivers
S_0x55a15d4216d0 .scope module, "fa12" "FULL_ADDER" 3 17, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddc8cc0 .functor OR 1, L_0x55a15ddc8c50, L_0x55a15ddc8450, C4<0>, C4<0>;
v0x55a15d4260e0_0 .net "a", 0 0, L_0x55a15ddc8e50;  1 drivers
v0x55a15d426230_0 .net "b", 0 0, L_0x55a15ddc9000;  1 drivers
v0x55a15d426380_0 .net "carry", 0 0, L_0x55a15ddc8cc0;  alias, 1 drivers
v0x55a15d426420_0 .net "carry0", 0 0, L_0x55a15ddc8450;  1 drivers
v0x55a15d4264c0_0 .net "carry1", 0 0, L_0x55a15ddc8c50;  1 drivers
v0x55a15d4265b0_0 .net "cin", 0 0, L_0x55a15ddc7930;  alias, 1 drivers
v0x55a15d426650_0 .net "sum", 0 0, L_0x55a15ddc8ae0;  1 drivers
v0x55a15d4266f0_0 .net "sum0", 0 0, L_0x55a15ddc8260;  1 drivers
S_0x55a15d4218a0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d4216d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d423920_0 .net "a", 0 0, L_0x55a15ddc8e50;  alias, 1 drivers
v0x55a15d4239c0_0 .net "b", 0 0, L_0x55a15ddc9000;  alias, 1 drivers
v0x55a15d423a80_0 .net "carry", 0 0, L_0x55a15ddc8450;  alias, 1 drivers
v0x55a15d423b20_0 .net "sum", 0 0, L_0x55a15ddc8260;  alias, 1 drivers
S_0x55a15d421ae0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4218a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc83e0 .functor NAND 1, L_0x55a15ddc8e50, L_0x55a15ddc9000, C4<1>, C4<1>;
L_0x55a15ddc8450 .functor NAND 1, L_0x55a15ddc83e0, L_0x55a15ddc83e0, C4<1>, C4<1>;
v0x55a15d421d00_0 .net "in0", 0 0, L_0x55a15ddc8e50;  alias, 1 drivers
v0x55a15d421da0_0 .net "in1", 0 0, L_0x55a15ddc9000;  alias, 1 drivers
v0x55a15d421e40_0 .net "out", 0 0, L_0x55a15ddc8450;  alias, 1 drivers
v0x55a15d421ee0_0 .net "w0", 0 0, L_0x55a15ddc83e0;  1 drivers
S_0x55a15d421f80 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4218a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc7f20 .functor NOT 1, L_0x55a15ddc9000, C4<0>, C4<0>, C4<0>;
L_0x55a15ddc80c0 .functor NOT 1, L_0x55a15ddc8e50, C4<0>, C4<0>, C4<0>;
v0x55a15d423430_0 .net "in0", 0 0, L_0x55a15ddc8e50;  alias, 1 drivers
v0x55a15d423520_0 .net "in1", 0 0, L_0x55a15ddc9000;  alias, 1 drivers
v0x55a15d423630_0 .net "out", 0 0, L_0x55a15ddc8260;  alias, 1 drivers
v0x55a15d4236d0_0 .net "w0", 0 0, L_0x55a15ddc7eb0;  1 drivers
v0x55a15d4237c0_0 .net "w1", 0 0, L_0x55a15ddc8000;  1 drivers
S_0x55a15d4221a0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d421f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc7e40 .functor NAND 1, L_0x55a15ddc8e50, L_0x55a15ddc7f20, C4<1>, C4<1>;
L_0x55a15ddc7eb0 .functor NAND 1, L_0x55a15ddc7e40, L_0x55a15ddc7e40, C4<1>, C4<1>;
v0x55a15d422400_0 .net "in0", 0 0, L_0x55a15ddc8e50;  alias, 1 drivers
v0x55a15d4224f0_0 .net "in1", 0 0, L_0x55a15ddc7f20;  1 drivers
v0x55a15d422590_0 .net "out", 0 0, L_0x55a15ddc7eb0;  alias, 1 drivers
v0x55a15d422660_0 .net "w0", 0 0, L_0x55a15ddc7e40;  1 drivers
S_0x55a15d4227a0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d421f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc7f90 .functor NAND 1, L_0x55a15ddc80c0, L_0x55a15ddc9000, C4<1>, C4<1>;
L_0x55a15ddc8000 .functor NAND 1, L_0x55a15ddc7f90, L_0x55a15ddc7f90, C4<1>, C4<1>;
v0x55a15d4229c0_0 .net "in0", 0 0, L_0x55a15ddc80c0;  1 drivers
v0x55a15d422aa0_0 .net "in1", 0 0, L_0x55a15ddc9000;  alias, 1 drivers
v0x55a15d422b90_0 .net "out", 0 0, L_0x55a15ddc8000;  alias, 1 drivers
v0x55a15d422c60_0 .net "w0", 0 0, L_0x55a15ddc7f90;  1 drivers
S_0x55a15d422d60 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d421f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc8180 .functor NAND 1, L_0x55a15ddc7eb0, L_0x55a15ddc7eb0, C4<1>, C4<1>;
L_0x55a15ddc81f0 .functor NAND 1, L_0x55a15ddc8000, L_0x55a15ddc8000, C4<1>, C4<1>;
L_0x55a15ddc8260 .functor NAND 1, L_0x55a15ddc8180, L_0x55a15ddc81f0, C4<1>, C4<1>;
v0x55a15d422fb0_0 .net "in0", 0 0, L_0x55a15ddc7eb0;  alias, 1 drivers
v0x55a15d423080_0 .net "in1", 0 0, L_0x55a15ddc8000;  alias, 1 drivers
v0x55a15d423150_0 .net "out", 0 0, L_0x55a15ddc8260;  alias, 1 drivers
v0x55a15d423220_0 .net "w0", 0 0, L_0x55a15ddc8180;  1 drivers
v0x55a15d4232c0_0 .net "w1", 0 0, L_0x55a15ddc81f0;  1 drivers
S_0x55a15d423c30 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d4216d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d425d90_0 .net "a", 0 0, L_0x55a15ddc8260;  alias, 1 drivers
v0x55a15d425e30_0 .net "b", 0 0, L_0x55a15ddc7930;  alias, 1 drivers
v0x55a15d425f80_0 .net "carry", 0 0, L_0x55a15ddc8c50;  alias, 1 drivers
v0x55a15d426020_0 .net "sum", 0 0, L_0x55a15ddc8ae0;  alias, 1 drivers
S_0x55a15d423e90 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d423c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc8be0 .functor NAND 1, L_0x55a15ddc8260, L_0x55a15ddc7930, C4<1>, C4<1>;
L_0x55a15ddc8c50 .functor NAND 1, L_0x55a15ddc8be0, L_0x55a15ddc8be0, C4<1>, C4<1>;
v0x55a15d4240d0_0 .net "in0", 0 0, L_0x55a15ddc8260;  alias, 1 drivers
v0x55a15d424190_0 .net "in1", 0 0, L_0x55a15ddc7930;  alias, 1 drivers
v0x55a15d424250_0 .net "out", 0 0, L_0x55a15ddc8c50;  alias, 1 drivers
v0x55a15d424320_0 .net "w0", 0 0, L_0x55a15ddc8be0;  1 drivers
S_0x55a15d424420 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d423c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc8640 .functor NOT 1, L_0x55a15ddc7930, C4<0>, C4<0>, C4<0>;
L_0x55a15ddc8940 .functor NOT 1, L_0x55a15ddc8260, C4<0>, C4<0>, C4<0>;
v0x55a15d425910_0 .net "in0", 0 0, L_0x55a15ddc8260;  alias, 1 drivers
v0x55a15d4259b0_0 .net "in1", 0 0, L_0x55a15ddc7930;  alias, 1 drivers
v0x55a15d425a70_0 .net "out", 0 0, L_0x55a15ddc8ae0;  alias, 1 drivers
v0x55a15d425b40_0 .net "w0", 0 0, L_0x55a15ddc8580;  1 drivers
v0x55a15d425c30_0 .net "w1", 0 0, L_0x55a15ddc8880;  1 drivers
S_0x55a15d424640 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d424420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc8510 .functor NAND 1, L_0x55a15ddc8260, L_0x55a15ddc8640, C4<1>, C4<1>;
L_0x55a15ddc8580 .functor NAND 1, L_0x55a15ddc8510, L_0x55a15ddc8510, C4<1>, C4<1>;
v0x55a15d4248a0_0 .net "in0", 0 0, L_0x55a15ddc8260;  alias, 1 drivers
v0x55a15d4249f0_0 .net "in1", 0 0, L_0x55a15ddc8640;  1 drivers
v0x55a15d424ab0_0 .net "out", 0 0, L_0x55a15ddc8580;  alias, 1 drivers
v0x55a15d424b80_0 .net "w0", 0 0, L_0x55a15ddc8510;  1 drivers
S_0x55a15d424cc0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d424420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc8810 .functor NAND 1, L_0x55a15ddc8940, L_0x55a15ddc7930, C4<1>, C4<1>;
L_0x55a15ddc8880 .functor NAND 1, L_0x55a15ddc8810, L_0x55a15ddc8810, C4<1>, C4<1>;
v0x55a15d424e90_0 .net "in0", 0 0, L_0x55a15ddc8940;  1 drivers
v0x55a15d424f70_0 .net "in1", 0 0, L_0x55a15ddc7930;  alias, 1 drivers
v0x55a15d425080_0 .net "out", 0 0, L_0x55a15ddc8880;  alias, 1 drivers
v0x55a15d425120_0 .net "w0", 0 0, L_0x55a15ddc8810;  1 drivers
S_0x55a15d425240 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d424420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc8a00 .functor NAND 1, L_0x55a15ddc8580, L_0x55a15ddc8580, C4<1>, C4<1>;
L_0x55a15ddc8a70 .functor NAND 1, L_0x55a15ddc8880, L_0x55a15ddc8880, C4<1>, C4<1>;
L_0x55a15ddc8ae0 .functor NAND 1, L_0x55a15ddc8a00, L_0x55a15ddc8a70, C4<1>, C4<1>;
v0x55a15d425490_0 .net "in0", 0 0, L_0x55a15ddc8580;  alias, 1 drivers
v0x55a15d425560_0 .net "in1", 0 0, L_0x55a15ddc8880;  alias, 1 drivers
v0x55a15d425630_0 .net "out", 0 0, L_0x55a15ddc8ae0;  alias, 1 drivers
v0x55a15d425700_0 .net "w0", 0 0, L_0x55a15ddc8a00;  1 drivers
v0x55a15d4257a0_0 .net "w1", 0 0, L_0x55a15ddc8a70;  1 drivers
S_0x55a15d426810 .scope module, "fa13" "FULL_ADDER" 3 18, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddca100 .functor OR 1, L_0x55a15ddca090, L_0x55a15ddc9890, C4<0>, C4<0>;
v0x55a15d42b370_0 .net "a", 0 0, L_0x55a15ddca290;  1 drivers
v0x55a15d42b4c0_0 .net "b", 0 0, L_0x55a15ddca440;  1 drivers
v0x55a15d42b610_0 .net "carry", 0 0, L_0x55a15ddca100;  alias, 1 drivers
v0x55a15d42b6b0_0 .net "carry0", 0 0, L_0x55a15ddc9890;  1 drivers
v0x55a15d42b750_0 .net "carry1", 0 0, L_0x55a15ddca090;  1 drivers
v0x55a15d42b840_0 .net "cin", 0 0, L_0x55a15ddc8cc0;  alias, 1 drivers
v0x55a15d42b8e0_0 .net "sum", 0 0, L_0x55a15ddc9f20;  1 drivers
v0x55a15d42b980_0 .net "sum0", 0 0, L_0x55a15ddc96a0;  1 drivers
S_0x55a15d426a30 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d426810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d428be0_0 .net "a", 0 0, L_0x55a15ddca290;  alias, 1 drivers
v0x55a15d428c80_0 .net "b", 0 0, L_0x55a15ddca440;  alias, 1 drivers
v0x55a15d428d40_0 .net "carry", 0 0, L_0x55a15ddc9890;  alias, 1 drivers
v0x55a15d428de0_0 .net "sum", 0 0, L_0x55a15ddc96a0;  alias, 1 drivers
S_0x55a15d426c90 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d426a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc9820 .functor NAND 1, L_0x55a15ddca290, L_0x55a15ddca440, C4<1>, C4<1>;
L_0x55a15ddc9890 .functor NAND 1, L_0x55a15ddc9820, L_0x55a15ddc9820, C4<1>, C4<1>;
v0x55a15d426ef0_0 .net "in0", 0 0, L_0x55a15ddca290;  alias, 1 drivers
v0x55a15d426fd0_0 .net "in1", 0 0, L_0x55a15ddca440;  alias, 1 drivers
v0x55a15d427090_0 .net "out", 0 0, L_0x55a15ddc9890;  alias, 1 drivers
v0x55a15d427130_0 .net "w0", 0 0, L_0x55a15ddc9820;  1 drivers
S_0x55a15d427270 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d426a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc9360 .functor NOT 1, L_0x55a15ddca440, C4<0>, C4<0>, C4<0>;
L_0x55a15ddc9500 .functor NOT 1, L_0x55a15ddca290, C4<0>, C4<0>, C4<0>;
v0x55a15d4286f0_0 .net "in0", 0 0, L_0x55a15ddca290;  alias, 1 drivers
v0x55a15d4287e0_0 .net "in1", 0 0, L_0x55a15ddca440;  alias, 1 drivers
v0x55a15d4288f0_0 .net "out", 0 0, L_0x55a15ddc96a0;  alias, 1 drivers
v0x55a15d428990_0 .net "w0", 0 0, L_0x55a15ddc92f0;  1 drivers
v0x55a15d428a80_0 .net "w1", 0 0, L_0x55a15ddc9440;  1 drivers
S_0x55a15d427490 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d427270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc9280 .functor NAND 1, L_0x55a15ddca290, L_0x55a15ddc9360, C4<1>, C4<1>;
L_0x55a15ddc92f0 .functor NAND 1, L_0x55a15ddc9280, L_0x55a15ddc9280, C4<1>, C4<1>;
v0x55a15d4276f0_0 .net "in0", 0 0, L_0x55a15ddca290;  alias, 1 drivers
v0x55a15d4277b0_0 .net "in1", 0 0, L_0x55a15ddc9360;  1 drivers
v0x55a15d427850_0 .net "out", 0 0, L_0x55a15ddc92f0;  alias, 1 drivers
v0x55a15d427920_0 .net "w0", 0 0, L_0x55a15ddc9280;  1 drivers
S_0x55a15d427a60 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d427270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc93d0 .functor NAND 1, L_0x55a15ddc9500, L_0x55a15ddca440, C4<1>, C4<1>;
L_0x55a15ddc9440 .functor NAND 1, L_0x55a15ddc93d0, L_0x55a15ddc93d0, C4<1>, C4<1>;
v0x55a15d427c80_0 .net "in0", 0 0, L_0x55a15ddc9500;  1 drivers
v0x55a15d427d60_0 .net "in1", 0 0, L_0x55a15ddca440;  alias, 1 drivers
v0x55a15d427e50_0 .net "out", 0 0, L_0x55a15ddc9440;  alias, 1 drivers
v0x55a15d427f20_0 .net "w0", 0 0, L_0x55a15ddc93d0;  1 drivers
S_0x55a15d428020 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d427270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc95c0 .functor NAND 1, L_0x55a15ddc92f0, L_0x55a15ddc92f0, C4<1>, C4<1>;
L_0x55a15ddc9630 .functor NAND 1, L_0x55a15ddc9440, L_0x55a15ddc9440, C4<1>, C4<1>;
L_0x55a15ddc96a0 .functor NAND 1, L_0x55a15ddc95c0, L_0x55a15ddc9630, C4<1>, C4<1>;
v0x55a15d428270_0 .net "in0", 0 0, L_0x55a15ddc92f0;  alias, 1 drivers
v0x55a15d428340_0 .net "in1", 0 0, L_0x55a15ddc9440;  alias, 1 drivers
v0x55a15d428410_0 .net "out", 0 0, L_0x55a15ddc96a0;  alias, 1 drivers
v0x55a15d4284e0_0 .net "w0", 0 0, L_0x55a15ddc95c0;  1 drivers
v0x55a15d428580_0 .net "w1", 0 0, L_0x55a15ddc9630;  1 drivers
S_0x55a15d428ef0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d426810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d42b020_0 .net "a", 0 0, L_0x55a15ddc96a0;  alias, 1 drivers
v0x55a15d42b0c0_0 .net "b", 0 0, L_0x55a15ddc8cc0;  alias, 1 drivers
v0x55a15d42b210_0 .net "carry", 0 0, L_0x55a15ddca090;  alias, 1 drivers
v0x55a15d42b2b0_0 .net "sum", 0 0, L_0x55a15ddc9f20;  alias, 1 drivers
S_0x55a15d429150 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d428ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddca020 .functor NAND 1, L_0x55a15ddc96a0, L_0x55a15ddc8cc0, C4<1>, C4<1>;
L_0x55a15ddca090 .functor NAND 1, L_0x55a15ddca020, L_0x55a15ddca020, C4<1>, C4<1>;
v0x55a15d429390_0 .net "in0", 0 0, L_0x55a15ddc96a0;  alias, 1 drivers
v0x55a15d429450_0 .net "in1", 0 0, L_0x55a15ddc8cc0;  alias, 1 drivers
v0x55a15d429510_0 .net "out", 0 0, L_0x55a15ddca090;  alias, 1 drivers
v0x55a15d4295b0_0 .net "w0", 0 0, L_0x55a15ddca020;  1 drivers
S_0x55a15d4296b0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d428ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc9a80 .functor NOT 1, L_0x55a15ddc8cc0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddc9d80 .functor NOT 1, L_0x55a15ddc96a0, C4<0>, C4<0>, C4<0>;
v0x55a15d42aba0_0 .net "in0", 0 0, L_0x55a15ddc96a0;  alias, 1 drivers
v0x55a15d42ac40_0 .net "in1", 0 0, L_0x55a15ddc8cc0;  alias, 1 drivers
v0x55a15d42ad00_0 .net "out", 0 0, L_0x55a15ddc9f20;  alias, 1 drivers
v0x55a15d42add0_0 .net "w0", 0 0, L_0x55a15ddc99c0;  1 drivers
v0x55a15d42aec0_0 .net "w1", 0 0, L_0x55a15ddc9cc0;  1 drivers
S_0x55a15d4298d0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4296b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc9950 .functor NAND 1, L_0x55a15ddc96a0, L_0x55a15ddc9a80, C4<1>, C4<1>;
L_0x55a15ddc99c0 .functor NAND 1, L_0x55a15ddc9950, L_0x55a15ddc9950, C4<1>, C4<1>;
v0x55a15d429b30_0 .net "in0", 0 0, L_0x55a15ddc96a0;  alias, 1 drivers
v0x55a15d429c80_0 .net "in1", 0 0, L_0x55a15ddc9a80;  1 drivers
v0x55a15d429d40_0 .net "out", 0 0, L_0x55a15ddc99c0;  alias, 1 drivers
v0x55a15d429e10_0 .net "w0", 0 0, L_0x55a15ddc9950;  1 drivers
S_0x55a15d429f50 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4296b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc9c50 .functor NAND 1, L_0x55a15ddc9d80, L_0x55a15ddc8cc0, C4<1>, C4<1>;
L_0x55a15ddc9cc0 .functor NAND 1, L_0x55a15ddc9c50, L_0x55a15ddc9c50, C4<1>, C4<1>;
v0x55a15d42a120_0 .net "in0", 0 0, L_0x55a15ddc9d80;  1 drivers
v0x55a15d42a200_0 .net "in1", 0 0, L_0x55a15ddc8cc0;  alias, 1 drivers
v0x55a15d42a310_0 .net "out", 0 0, L_0x55a15ddc9cc0;  alias, 1 drivers
v0x55a15d42a3b0_0 .net "w0", 0 0, L_0x55a15ddc9c50;  1 drivers
S_0x55a15d42a4d0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4296b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc9e40 .functor NAND 1, L_0x55a15ddc99c0, L_0x55a15ddc99c0, C4<1>, C4<1>;
L_0x55a15ddc9eb0 .functor NAND 1, L_0x55a15ddc9cc0, L_0x55a15ddc9cc0, C4<1>, C4<1>;
L_0x55a15ddc9f20 .functor NAND 1, L_0x55a15ddc9e40, L_0x55a15ddc9eb0, C4<1>, C4<1>;
v0x55a15d42a720_0 .net "in0", 0 0, L_0x55a15ddc99c0;  alias, 1 drivers
v0x55a15d42a7f0_0 .net "in1", 0 0, L_0x55a15ddc9cc0;  alias, 1 drivers
v0x55a15d42a8c0_0 .net "out", 0 0, L_0x55a15ddc9f20;  alias, 1 drivers
v0x55a15d42a990_0 .net "w0", 0 0, L_0x55a15ddc9e40;  1 drivers
v0x55a15d42aa30_0 .net "w1", 0 0, L_0x55a15ddc9eb0;  1 drivers
S_0x55a15d42baa0 .scope module, "fa14" "FULL_ADDER" 3 19, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddcb610 .functor OR 1, L_0x55a15ddcb580, L_0x55a15ddcace0, C4<0>, C4<0>;
v0x55a15d430630_0 .net "a", 0 0, L_0x55a15ddcb7e0;  1 drivers
v0x55a15d430780_0 .net "b", 0 0, L_0x55a15ddcb990;  1 drivers
v0x55a15d4308d0_0 .net "carry", 0 0, L_0x55a15ddcb610;  alias, 1 drivers
v0x55a15d430970_0 .net "carry0", 0 0, L_0x55a15ddcace0;  1 drivers
v0x55a15d430a10_0 .net "carry1", 0 0, L_0x55a15ddcb580;  1 drivers
v0x55a15d430b00_0 .net "cin", 0 0, L_0x55a15ddca100;  alias, 1 drivers
v0x55a15d430ba0_0 .net "sum", 0 0, L_0x55a15ddcb3f0;  1 drivers
v0x55a15d430c40_0 .net "sum0", 0 0, L_0x55a15ddcaaf0;  1 drivers
S_0x55a15d42bcf0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d42baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d42dea0_0 .net "a", 0 0, L_0x55a15ddcb7e0;  alias, 1 drivers
v0x55a15d42df40_0 .net "b", 0 0, L_0x55a15ddcb990;  alias, 1 drivers
v0x55a15d42e000_0 .net "carry", 0 0, L_0x55a15ddcace0;  alias, 1 drivers
v0x55a15d42e0a0_0 .net "sum", 0 0, L_0x55a15ddcaaf0;  alias, 1 drivers
S_0x55a15d42bf50 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d42bcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcac70 .functor NAND 1, L_0x55a15ddcb7e0, L_0x55a15ddcb990, C4<1>, C4<1>;
L_0x55a15ddcace0 .functor NAND 1, L_0x55a15ddcac70, L_0x55a15ddcac70, C4<1>, C4<1>;
v0x55a15d42c1b0_0 .net "in0", 0 0, L_0x55a15ddcb7e0;  alias, 1 drivers
v0x55a15d42c290_0 .net "in1", 0 0, L_0x55a15ddcb990;  alias, 1 drivers
v0x55a15d42c350_0 .net "out", 0 0, L_0x55a15ddcace0;  alias, 1 drivers
v0x55a15d42c3f0_0 .net "w0", 0 0, L_0x55a15ddcac70;  1 drivers
S_0x55a15d42c530 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d42bcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddca7b0 .functor NOT 1, L_0x55a15ddcb990, C4<0>, C4<0>, C4<0>;
L_0x55a15ddca950 .functor NOT 1, L_0x55a15ddcb7e0, C4<0>, C4<0>, C4<0>;
v0x55a15d42d9b0_0 .net "in0", 0 0, L_0x55a15ddcb7e0;  alias, 1 drivers
v0x55a15d42daa0_0 .net "in1", 0 0, L_0x55a15ddcb990;  alias, 1 drivers
v0x55a15d42dbb0_0 .net "out", 0 0, L_0x55a15ddcaaf0;  alias, 1 drivers
v0x55a15d42dc50_0 .net "w0", 0 0, L_0x55a15ddca740;  1 drivers
v0x55a15d42dd40_0 .net "w1", 0 0, L_0x55a15ddca890;  1 drivers
S_0x55a15d42c750 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d42c530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddca6d0 .functor NAND 1, L_0x55a15ddcb7e0, L_0x55a15ddca7b0, C4<1>, C4<1>;
L_0x55a15ddca740 .functor NAND 1, L_0x55a15ddca6d0, L_0x55a15ddca6d0, C4<1>, C4<1>;
v0x55a15d42c9b0_0 .net "in0", 0 0, L_0x55a15ddcb7e0;  alias, 1 drivers
v0x55a15d42ca70_0 .net "in1", 0 0, L_0x55a15ddca7b0;  1 drivers
v0x55a15d42cb10_0 .net "out", 0 0, L_0x55a15ddca740;  alias, 1 drivers
v0x55a15d42cbe0_0 .net "w0", 0 0, L_0x55a15ddca6d0;  1 drivers
S_0x55a15d42cd20 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d42c530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddca820 .functor NAND 1, L_0x55a15ddca950, L_0x55a15ddcb990, C4<1>, C4<1>;
L_0x55a15ddca890 .functor NAND 1, L_0x55a15ddca820, L_0x55a15ddca820, C4<1>, C4<1>;
v0x55a15d42cf40_0 .net "in0", 0 0, L_0x55a15ddca950;  1 drivers
v0x55a15d42d020_0 .net "in1", 0 0, L_0x55a15ddcb990;  alias, 1 drivers
v0x55a15d42d110_0 .net "out", 0 0, L_0x55a15ddca890;  alias, 1 drivers
v0x55a15d42d1e0_0 .net "w0", 0 0, L_0x55a15ddca820;  1 drivers
S_0x55a15d42d2e0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d42c530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcaa10 .functor NAND 1, L_0x55a15ddca740, L_0x55a15ddca740, C4<1>, C4<1>;
L_0x55a15ddcaa80 .functor NAND 1, L_0x55a15ddca890, L_0x55a15ddca890, C4<1>, C4<1>;
L_0x55a15ddcaaf0 .functor NAND 1, L_0x55a15ddcaa10, L_0x55a15ddcaa80, C4<1>, C4<1>;
v0x55a15d42d530_0 .net "in0", 0 0, L_0x55a15ddca740;  alias, 1 drivers
v0x55a15d42d600_0 .net "in1", 0 0, L_0x55a15ddca890;  alias, 1 drivers
v0x55a15d42d6d0_0 .net "out", 0 0, L_0x55a15ddcaaf0;  alias, 1 drivers
v0x55a15d42d7a0_0 .net "w0", 0 0, L_0x55a15ddcaa10;  1 drivers
v0x55a15d42d840_0 .net "w1", 0 0, L_0x55a15ddcaa80;  1 drivers
S_0x55a15d42e1b0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d42baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4302e0_0 .net "a", 0 0, L_0x55a15ddcaaf0;  alias, 1 drivers
v0x55a15d430380_0 .net "b", 0 0, L_0x55a15ddca100;  alias, 1 drivers
v0x55a15d4304d0_0 .net "carry", 0 0, L_0x55a15ddcb580;  alias, 1 drivers
v0x55a15d430570_0 .net "sum", 0 0, L_0x55a15ddcb3f0;  alias, 1 drivers
S_0x55a15d42e410 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d42e1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcb4f0 .functor NAND 1, L_0x55a15ddcaaf0, L_0x55a15ddca100, C4<1>, C4<1>;
L_0x55a15ddcb580 .functor NAND 1, L_0x55a15ddcb4f0, L_0x55a15ddcb4f0, C4<1>, C4<1>;
v0x55a15d42e650_0 .net "in0", 0 0, L_0x55a15ddcaaf0;  alias, 1 drivers
v0x55a15d42e710_0 .net "in1", 0 0, L_0x55a15ddca100;  alias, 1 drivers
v0x55a15d42e7d0_0 .net "out", 0 0, L_0x55a15ddcb580;  alias, 1 drivers
v0x55a15d42e870_0 .net "w0", 0 0, L_0x55a15ddcb4f0;  1 drivers
S_0x55a15d42e970 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d42e1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcaed0 .functor NOT 1, L_0x55a15ddca100, C4<0>, C4<0>, C4<0>;
L_0x55a15ddcb1f0 .functor NOT 1, L_0x55a15ddcaaf0, C4<0>, C4<0>, C4<0>;
v0x55a15d42fe60_0 .net "in0", 0 0, L_0x55a15ddcaaf0;  alias, 1 drivers
v0x55a15d42ff00_0 .net "in1", 0 0, L_0x55a15ddca100;  alias, 1 drivers
v0x55a15d42ffc0_0 .net "out", 0 0, L_0x55a15ddcb3f0;  alias, 1 drivers
v0x55a15d430090_0 .net "w0", 0 0, L_0x55a15ddcae10;  1 drivers
v0x55a15d430180_0 .net "w1", 0 0, L_0x55a15ddcb130;  1 drivers
S_0x55a15d42eb90 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d42e970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcada0 .functor NAND 1, L_0x55a15ddcaaf0, L_0x55a15ddcaed0, C4<1>, C4<1>;
L_0x55a15ddcae10 .functor NAND 1, L_0x55a15ddcada0, L_0x55a15ddcada0, C4<1>, C4<1>;
v0x55a15d42edf0_0 .net "in0", 0 0, L_0x55a15ddcaaf0;  alias, 1 drivers
v0x55a15d42ef40_0 .net "in1", 0 0, L_0x55a15ddcaed0;  1 drivers
v0x55a15d42f000_0 .net "out", 0 0, L_0x55a15ddcae10;  alias, 1 drivers
v0x55a15d42f0d0_0 .net "w0", 0 0, L_0x55a15ddcada0;  1 drivers
S_0x55a15d42f210 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d42e970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcb0a0 .functor NAND 1, L_0x55a15ddcb1f0, L_0x55a15ddca100, C4<1>, C4<1>;
L_0x55a15ddcb130 .functor NAND 1, L_0x55a15ddcb0a0, L_0x55a15ddcb0a0, C4<1>, C4<1>;
v0x55a15d42f3e0_0 .net "in0", 0 0, L_0x55a15ddcb1f0;  1 drivers
v0x55a15d42f4c0_0 .net "in1", 0 0, L_0x55a15ddca100;  alias, 1 drivers
v0x55a15d42f5d0_0 .net "out", 0 0, L_0x55a15ddcb130;  alias, 1 drivers
v0x55a15d42f670_0 .net "w0", 0 0, L_0x55a15ddcb0a0;  1 drivers
S_0x55a15d42f790 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d42e970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcb2d0 .functor NAND 1, L_0x55a15ddcae10, L_0x55a15ddcae10, C4<1>, C4<1>;
L_0x55a15ddcb360 .functor NAND 1, L_0x55a15ddcb130, L_0x55a15ddcb130, C4<1>, C4<1>;
L_0x55a15ddcb3f0 .functor NAND 1, L_0x55a15ddcb2d0, L_0x55a15ddcb360, C4<1>, C4<1>;
v0x55a15d42f9e0_0 .net "in0", 0 0, L_0x55a15ddcae10;  alias, 1 drivers
v0x55a15d42fab0_0 .net "in1", 0 0, L_0x55a15ddcb130;  alias, 1 drivers
v0x55a15d42fb80_0 .net "out", 0 0, L_0x55a15ddcb3f0;  alias, 1 drivers
v0x55a15d42fc50_0 .net "w0", 0 0, L_0x55a15ddcb2d0;  1 drivers
v0x55a15d42fcf0_0 .net "w1", 0 0, L_0x55a15ddcb360;  1 drivers
S_0x55a15d430d60 .scope module, "fa15" "FULL_ADDER" 3 20, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddccdf0 .functor OR 1, L_0x55a15ddccd60, L_0x55a15ddcc440, C4<0>, C4<0>;
v0x55a15d4358f0_0 .net "a", 0 0, L_0x55a15ddccfc0;  1 drivers
v0x55a15d435a40_0 .net "b", 0 0, L_0x55a15ddcd170;  1 drivers
v0x55a15d435b90_0 .net "carry", 0 0, L_0x55a15ddccdf0;  alias, 1 drivers
v0x55a15d435c30_0 .net "carry0", 0 0, L_0x55a15ddcc440;  1 drivers
v0x55a15d435cd0_0 .net "carry1", 0 0, L_0x55a15ddccd60;  1 drivers
v0x55a15d435dc0_0 .net "cin", 0 0, L_0x55a15ddcb610;  alias, 1 drivers
v0x55a15d435e60_0 .net "sum", 0 0, L_0x55a15ddccbd0;  1 drivers
v0x55a15d435f00_0 .net "sum0", 0 0, L_0x55a15ddcc340;  1 drivers
S_0x55a15d430fb0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d430d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d433160_0 .net "a", 0 0, L_0x55a15ddccfc0;  alias, 1 drivers
v0x55a15d433200_0 .net "b", 0 0, L_0x55a15ddcd170;  alias, 1 drivers
v0x55a15d4332c0_0 .net "carry", 0 0, L_0x55a15ddcc440;  alias, 1 drivers
v0x55a15d433360_0 .net "sum", 0 0, L_0x55a15ddcc340;  alias, 1 drivers
S_0x55a15d431210 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d430fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcc3b0 .functor NAND 1, L_0x55a15ddccfc0, L_0x55a15ddcd170, C4<1>, C4<1>;
L_0x55a15ddcc440 .functor NAND 1, L_0x55a15ddcc3b0, L_0x55a15ddcc3b0, C4<1>, C4<1>;
v0x55a15d431470_0 .net "in0", 0 0, L_0x55a15ddccfc0;  alias, 1 drivers
v0x55a15d431550_0 .net "in1", 0 0, L_0x55a15ddcd170;  alias, 1 drivers
v0x55a15d431610_0 .net "out", 0 0, L_0x55a15ddcc440;  alias, 1 drivers
v0x55a15d4316b0_0 .net "w0", 0 0, L_0x55a15ddcc3b0;  1 drivers
S_0x55a15d4317f0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d430fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcbf40 .functor NOT 1, L_0x55a15ddcd170, C4<0>, C4<0>, C4<0>;
L_0x55a15ddcc140 .functor NOT 1, L_0x55a15ddccfc0, C4<0>, C4<0>, C4<0>;
v0x55a15d432c70_0 .net "in0", 0 0, L_0x55a15ddccfc0;  alias, 1 drivers
v0x55a15d432d60_0 .net "in1", 0 0, L_0x55a15ddcd170;  alias, 1 drivers
v0x55a15d432e70_0 .net "out", 0 0, L_0x55a15ddcc340;  alias, 1 drivers
v0x55a15d432f10_0 .net "w0", 0 0, L_0x55a15ddcbed0;  1 drivers
v0x55a15d433000_0 .net "w1", 0 0, L_0x55a15ddcc080;  1 drivers
S_0x55a15d431a10 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4317f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcbe40 .functor NAND 1, L_0x55a15ddccfc0, L_0x55a15ddcbf40, C4<1>, C4<1>;
L_0x55a15ddcbed0 .functor NAND 1, L_0x55a15ddcbe40, L_0x55a15ddcbe40, C4<1>, C4<1>;
v0x55a15d431c70_0 .net "in0", 0 0, L_0x55a15ddccfc0;  alias, 1 drivers
v0x55a15d431d30_0 .net "in1", 0 0, L_0x55a15ddcbf40;  1 drivers
v0x55a15d431dd0_0 .net "out", 0 0, L_0x55a15ddcbed0;  alias, 1 drivers
v0x55a15d431ea0_0 .net "w0", 0 0, L_0x55a15ddcbe40;  1 drivers
S_0x55a15d431fe0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4317f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcbff0 .functor NAND 1, L_0x55a15ddcc140, L_0x55a15ddcd170, C4<1>, C4<1>;
L_0x55a15ddcc080 .functor NAND 1, L_0x55a15ddcbff0, L_0x55a15ddcbff0, C4<1>, C4<1>;
v0x55a15d432200_0 .net "in0", 0 0, L_0x55a15ddcc140;  1 drivers
v0x55a15d4322e0_0 .net "in1", 0 0, L_0x55a15ddcd170;  alias, 1 drivers
v0x55a15d4323d0_0 .net "out", 0 0, L_0x55a15ddcc080;  alias, 1 drivers
v0x55a15d4324a0_0 .net "w0", 0 0, L_0x55a15ddcbff0;  1 drivers
S_0x55a15d4325a0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4317f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcc220 .functor NAND 1, L_0x55a15ddcbed0, L_0x55a15ddcbed0, C4<1>, C4<1>;
L_0x55a15ddcc2b0 .functor NAND 1, L_0x55a15ddcc080, L_0x55a15ddcc080, C4<1>, C4<1>;
L_0x55a15ddcc340 .functor NAND 1, L_0x55a15ddcc220, L_0x55a15ddcc2b0, C4<1>, C4<1>;
v0x55a15d4327f0_0 .net "in0", 0 0, L_0x55a15ddcbed0;  alias, 1 drivers
v0x55a15d4328c0_0 .net "in1", 0 0, L_0x55a15ddcc080;  alias, 1 drivers
v0x55a15d432990_0 .net "out", 0 0, L_0x55a15ddcc340;  alias, 1 drivers
v0x55a15d432a60_0 .net "w0", 0 0, L_0x55a15ddcc220;  1 drivers
v0x55a15d432b00_0 .net "w1", 0 0, L_0x55a15ddcc2b0;  1 drivers
S_0x55a15d433470 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d430d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4355a0_0 .net "a", 0 0, L_0x55a15ddcc340;  alias, 1 drivers
v0x55a15d435640_0 .net "b", 0 0, L_0x55a15ddcb610;  alias, 1 drivers
v0x55a15d435790_0 .net "carry", 0 0, L_0x55a15ddccd60;  alias, 1 drivers
v0x55a15d435830_0 .net "sum", 0 0, L_0x55a15ddccbd0;  alias, 1 drivers
S_0x55a15d4336d0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d433470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcccd0 .functor NAND 1, L_0x55a15ddcc340, L_0x55a15ddcb610, C4<1>, C4<1>;
L_0x55a15ddccd60 .functor NAND 1, L_0x55a15ddcccd0, L_0x55a15ddcccd0, C4<1>, C4<1>;
v0x55a15d433910_0 .net "in0", 0 0, L_0x55a15ddcc340;  alias, 1 drivers
v0x55a15d4339d0_0 .net "in1", 0 0, L_0x55a15ddcb610;  alias, 1 drivers
v0x55a15d433a90_0 .net "out", 0 0, L_0x55a15ddccd60;  alias, 1 drivers
v0x55a15d433b30_0 .net "w0", 0 0, L_0x55a15ddcccd0;  1 drivers
S_0x55a15d433c30 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d433470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcc670 .functor NOT 1, L_0x55a15ddcb610, C4<0>, C4<0>, C4<0>;
L_0x55a15ddcc9d0 .functor NOT 1, L_0x55a15ddcc340, C4<0>, C4<0>, C4<0>;
v0x55a15d435120_0 .net "in0", 0 0, L_0x55a15ddcc340;  alias, 1 drivers
v0x55a15d4351c0_0 .net "in1", 0 0, L_0x55a15ddcb610;  alias, 1 drivers
v0x55a15d435280_0 .net "out", 0 0, L_0x55a15ddccbd0;  alias, 1 drivers
v0x55a15d435350_0 .net "w0", 0 0, L_0x55a15ddcc5b0;  1 drivers
v0x55a15d435440_0 .net "w1", 0 0, L_0x55a15ddcc910;  1 drivers
S_0x55a15d433e50 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d433c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcc520 .functor NAND 1, L_0x55a15ddcc340, L_0x55a15ddcc670, C4<1>, C4<1>;
L_0x55a15ddcc5b0 .functor NAND 1, L_0x55a15ddcc520, L_0x55a15ddcc520, C4<1>, C4<1>;
v0x55a15d4340b0_0 .net "in0", 0 0, L_0x55a15ddcc340;  alias, 1 drivers
v0x55a15d434200_0 .net "in1", 0 0, L_0x55a15ddcc670;  1 drivers
v0x55a15d4342c0_0 .net "out", 0 0, L_0x55a15ddcc5b0;  alias, 1 drivers
v0x55a15d434390_0 .net "w0", 0 0, L_0x55a15ddcc520;  1 drivers
S_0x55a15d4344d0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d433c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcc880 .functor NAND 1, L_0x55a15ddcc9d0, L_0x55a15ddcb610, C4<1>, C4<1>;
L_0x55a15ddcc910 .functor NAND 1, L_0x55a15ddcc880, L_0x55a15ddcc880, C4<1>, C4<1>;
v0x55a15d4346a0_0 .net "in0", 0 0, L_0x55a15ddcc9d0;  1 drivers
v0x55a15d434780_0 .net "in1", 0 0, L_0x55a15ddcb610;  alias, 1 drivers
v0x55a15d434890_0 .net "out", 0 0, L_0x55a15ddcc910;  alias, 1 drivers
v0x55a15d434930_0 .net "w0", 0 0, L_0x55a15ddcc880;  1 drivers
S_0x55a15d434a50 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d433c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddccab0 .functor NAND 1, L_0x55a15ddcc5b0, L_0x55a15ddcc5b0, C4<1>, C4<1>;
L_0x55a15ddccb40 .functor NAND 1, L_0x55a15ddcc910, L_0x55a15ddcc910, C4<1>, C4<1>;
L_0x55a15ddccbd0 .functor NAND 1, L_0x55a15ddccab0, L_0x55a15ddccb40, C4<1>, C4<1>;
v0x55a15d434ca0_0 .net "in0", 0 0, L_0x55a15ddcc5b0;  alias, 1 drivers
v0x55a15d434d70_0 .net "in1", 0 0, L_0x55a15ddcc910;  alias, 1 drivers
v0x55a15d434e40_0 .net "out", 0 0, L_0x55a15ddccbd0;  alias, 1 drivers
v0x55a15d434f10_0 .net "w0", 0 0, L_0x55a15ddccab0;  1 drivers
v0x55a15d434fb0_0 .net "w1", 0 0, L_0x55a15ddccb40;  1 drivers
S_0x55a15d436020 .scope module, "fa16" "FULL_ADDER" 3 21, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddce4e0 .functor OR 1, L_0x55a15ddce450, L_0x55a15ddcdb30, C4<0>, C4<0>;
v0x55a15d43abb0_0 .net "a", 0 0, L_0x55a15ddce6b0;  1 drivers
v0x55a15d43ad00_0 .net "b", 0 0, L_0x55a15ddcea70;  1 drivers
v0x55a15d43ae50_0 .net "carry", 0 0, L_0x55a15ddce4e0;  alias, 1 drivers
v0x55a15d43aef0_0 .net "carry0", 0 0, L_0x55a15ddcdb30;  1 drivers
v0x55a15d43af90_0 .net "carry1", 0 0, L_0x55a15ddce450;  1 drivers
v0x55a15d43b080_0 .net "cin", 0 0, L_0x55a15ddccdf0;  alias, 1 drivers
v0x55a15d43b120_0 .net "sum", 0 0, L_0x55a15ddce2c0;  1 drivers
v0x55a15d43b1c0_0 .net "sum0", 0 0, L_0x55a15ddcd920;  1 drivers
S_0x55a15d436270 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d436020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d438420_0 .net "a", 0 0, L_0x55a15ddce6b0;  alias, 1 drivers
v0x55a15d4384c0_0 .net "b", 0 0, L_0x55a15ddcea70;  alias, 1 drivers
v0x55a15d438580_0 .net "carry", 0 0, L_0x55a15ddcdb30;  alias, 1 drivers
v0x55a15d438620_0 .net "sum", 0 0, L_0x55a15ddcd920;  alias, 1 drivers
S_0x55a15d4364d0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d436270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcdaa0 .functor NAND 1, L_0x55a15ddce6b0, L_0x55a15ddcea70, C4<1>, C4<1>;
L_0x55a15ddcdb30 .functor NAND 1, L_0x55a15ddcdaa0, L_0x55a15ddcdaa0, C4<1>, C4<1>;
v0x55a15d436730_0 .net "in0", 0 0, L_0x55a15ddce6b0;  alias, 1 drivers
v0x55a15d436810_0 .net "in1", 0 0, L_0x55a15ddcea70;  alias, 1 drivers
v0x55a15d4368d0_0 .net "out", 0 0, L_0x55a15ddcdb30;  alias, 1 drivers
v0x55a15d436970_0 .net "w0", 0 0, L_0x55a15ddcdaa0;  1 drivers
S_0x55a15d436ab0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d436270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcd520 .functor NOT 1, L_0x55a15ddcea70, C4<0>, C4<0>, C4<0>;
L_0x55a15ddcd720 .functor NOT 1, L_0x55a15ddce6b0, C4<0>, C4<0>, C4<0>;
v0x55a15d437f30_0 .net "in0", 0 0, L_0x55a15ddce6b0;  alias, 1 drivers
v0x55a15d438020_0 .net "in1", 0 0, L_0x55a15ddcea70;  alias, 1 drivers
v0x55a15d438130_0 .net "out", 0 0, L_0x55a15ddcd920;  alias, 1 drivers
v0x55a15d4381d0_0 .net "w0", 0 0, L_0x55a15ddcd4b0;  1 drivers
v0x55a15d4382c0_0 .net "w1", 0 0, L_0x55a15ddcd660;  1 drivers
S_0x55a15d436cd0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d436ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcd420 .functor NAND 1, L_0x55a15ddce6b0, L_0x55a15ddcd520, C4<1>, C4<1>;
L_0x55a15ddcd4b0 .functor NAND 1, L_0x55a15ddcd420, L_0x55a15ddcd420, C4<1>, C4<1>;
v0x55a15d436f30_0 .net "in0", 0 0, L_0x55a15ddce6b0;  alias, 1 drivers
v0x55a15d436ff0_0 .net "in1", 0 0, L_0x55a15ddcd520;  1 drivers
v0x55a15d437090_0 .net "out", 0 0, L_0x55a15ddcd4b0;  alias, 1 drivers
v0x55a15d437160_0 .net "w0", 0 0, L_0x55a15ddcd420;  1 drivers
S_0x55a15d4372a0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d436ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcd5d0 .functor NAND 1, L_0x55a15ddcd720, L_0x55a15ddcea70, C4<1>, C4<1>;
L_0x55a15ddcd660 .functor NAND 1, L_0x55a15ddcd5d0, L_0x55a15ddcd5d0, C4<1>, C4<1>;
v0x55a15d4374c0_0 .net "in0", 0 0, L_0x55a15ddcd720;  1 drivers
v0x55a15d4375a0_0 .net "in1", 0 0, L_0x55a15ddcea70;  alias, 1 drivers
v0x55a15d437690_0 .net "out", 0 0, L_0x55a15ddcd660;  alias, 1 drivers
v0x55a15d437760_0 .net "w0", 0 0, L_0x55a15ddcd5d0;  1 drivers
S_0x55a15d437860 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d436ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcd800 .functor NAND 1, L_0x55a15ddcd4b0, L_0x55a15ddcd4b0, C4<1>, C4<1>;
L_0x55a15ddcd890 .functor NAND 1, L_0x55a15ddcd660, L_0x55a15ddcd660, C4<1>, C4<1>;
L_0x55a15ddcd920 .functor NAND 1, L_0x55a15ddcd800, L_0x55a15ddcd890, C4<1>, C4<1>;
v0x55a15d437ab0_0 .net "in0", 0 0, L_0x55a15ddcd4b0;  alias, 1 drivers
v0x55a15d437b80_0 .net "in1", 0 0, L_0x55a15ddcd660;  alias, 1 drivers
v0x55a15d437c50_0 .net "out", 0 0, L_0x55a15ddcd920;  alias, 1 drivers
v0x55a15d437d20_0 .net "w0", 0 0, L_0x55a15ddcd800;  1 drivers
v0x55a15d437dc0_0 .net "w1", 0 0, L_0x55a15ddcd890;  1 drivers
S_0x55a15d438730 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d436020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d43a860_0 .net "a", 0 0, L_0x55a15ddcd920;  alias, 1 drivers
v0x55a15d43a900_0 .net "b", 0 0, L_0x55a15ddccdf0;  alias, 1 drivers
v0x55a15d43aa50_0 .net "carry", 0 0, L_0x55a15ddce450;  alias, 1 drivers
v0x55a15d43aaf0_0 .net "sum", 0 0, L_0x55a15ddce2c0;  alias, 1 drivers
S_0x55a15d438990 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d438730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddce3c0 .functor NAND 1, L_0x55a15ddcd920, L_0x55a15ddccdf0, C4<1>, C4<1>;
L_0x55a15ddce450 .functor NAND 1, L_0x55a15ddce3c0, L_0x55a15ddce3c0, C4<1>, C4<1>;
v0x55a15d438bd0_0 .net "in0", 0 0, L_0x55a15ddcd920;  alias, 1 drivers
v0x55a15d438c90_0 .net "in1", 0 0, L_0x55a15ddccdf0;  alias, 1 drivers
v0x55a15d438d50_0 .net "out", 0 0, L_0x55a15ddce450;  alias, 1 drivers
v0x55a15d438df0_0 .net "w0", 0 0, L_0x55a15ddce3c0;  1 drivers
S_0x55a15d438ef0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d438730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcdd60 .functor NOT 1, L_0x55a15ddccdf0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddce0c0 .functor NOT 1, L_0x55a15ddcd920, C4<0>, C4<0>, C4<0>;
v0x55a15d43a3e0_0 .net "in0", 0 0, L_0x55a15ddcd920;  alias, 1 drivers
v0x55a15d43a480_0 .net "in1", 0 0, L_0x55a15ddccdf0;  alias, 1 drivers
v0x55a15d43a540_0 .net "out", 0 0, L_0x55a15ddce2c0;  alias, 1 drivers
v0x55a15d43a610_0 .net "w0", 0 0, L_0x55a15ddcdca0;  1 drivers
v0x55a15d43a700_0 .net "w1", 0 0, L_0x55a15ddce000;  1 drivers
S_0x55a15d439110 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d438ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcdc10 .functor NAND 1, L_0x55a15ddcd920, L_0x55a15ddcdd60, C4<1>, C4<1>;
L_0x55a15ddcdca0 .functor NAND 1, L_0x55a15ddcdc10, L_0x55a15ddcdc10, C4<1>, C4<1>;
v0x55a15d439370_0 .net "in0", 0 0, L_0x55a15ddcd920;  alias, 1 drivers
v0x55a15d4394c0_0 .net "in1", 0 0, L_0x55a15ddcdd60;  1 drivers
v0x55a15d439580_0 .net "out", 0 0, L_0x55a15ddcdca0;  alias, 1 drivers
v0x55a15d439650_0 .net "w0", 0 0, L_0x55a15ddcdc10;  1 drivers
S_0x55a15d439790 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d438ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcdf70 .functor NAND 1, L_0x55a15ddce0c0, L_0x55a15ddccdf0, C4<1>, C4<1>;
L_0x55a15ddce000 .functor NAND 1, L_0x55a15ddcdf70, L_0x55a15ddcdf70, C4<1>, C4<1>;
v0x55a15d439960_0 .net "in0", 0 0, L_0x55a15ddce0c0;  1 drivers
v0x55a15d439a40_0 .net "in1", 0 0, L_0x55a15ddccdf0;  alias, 1 drivers
v0x55a15d439b50_0 .net "out", 0 0, L_0x55a15ddce000;  alias, 1 drivers
v0x55a15d439bf0_0 .net "w0", 0 0, L_0x55a15ddcdf70;  1 drivers
S_0x55a15d439d10 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d438ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddce1a0 .functor NAND 1, L_0x55a15ddcdca0, L_0x55a15ddcdca0, C4<1>, C4<1>;
L_0x55a15ddce230 .functor NAND 1, L_0x55a15ddce000, L_0x55a15ddce000, C4<1>, C4<1>;
L_0x55a15ddce2c0 .functor NAND 1, L_0x55a15ddce1a0, L_0x55a15ddce230, C4<1>, C4<1>;
v0x55a15d439f60_0 .net "in0", 0 0, L_0x55a15ddcdca0;  alias, 1 drivers
v0x55a15d43a030_0 .net "in1", 0 0, L_0x55a15ddce000;  alias, 1 drivers
v0x55a15d43a100_0 .net "out", 0 0, L_0x55a15ddce2c0;  alias, 1 drivers
v0x55a15d43a1d0_0 .net "w0", 0 0, L_0x55a15ddce1a0;  1 drivers
v0x55a15d43a270_0 .net "w1", 0 0, L_0x55a15ddce230;  1 drivers
S_0x55a15d43b260 .scope module, "fa17" "FULL_ADDER" 3 23, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddcfce0 .functor OR 1, L_0x55a15ddcfc50, L_0x55a15ddcf330, C4<0>, C4<0>;
v0x55a15d43f880_0 .net "a", 0 0, L_0x55a15ddcfeb0;  1 drivers
v0x55a15d43f9d0_0 .net "b", 0 0, L_0x55a15ddd0060;  1 drivers
v0x55a15d43fb20_0 .net "carry", 0 0, L_0x55a15ddcfce0;  alias, 1 drivers
v0x55a15d43fbc0_0 .net "carry0", 0 0, L_0x55a15ddcf330;  1 drivers
v0x55a15d43fc60_0 .net "carry1", 0 0, L_0x55a15ddcfc50;  1 drivers
v0x55a15d43fd50_0 .net "cin", 0 0, L_0x55a15ddce4e0;  alias, 1 drivers
v0x55a15d43fdf0_0 .net "sum", 0 0, L_0x55a15ddcfac0;  1 drivers
v0x55a15d43fe90_0 .net "sum0", 0 0, L_0x55a15ddcf120;  1 drivers
S_0x55a15d43b540 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d43b260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d43d170_0 .net "a", 0 0, L_0x55a15ddcfeb0;  alias, 1 drivers
v0x55a15d43d210_0 .net "b", 0 0, L_0x55a15ddd0060;  alias, 1 drivers
v0x55a15d43d2b0_0 .net "carry", 0 0, L_0x55a15ddcf330;  alias, 1 drivers
v0x55a15d43d350_0 .net "sum", 0 0, L_0x55a15ddcf120;  alias, 1 drivers
S_0x55a15d43b730 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d43b540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcf2a0 .functor NAND 1, L_0x55a15ddcfeb0, L_0x55a15ddd0060, C4<1>, C4<1>;
L_0x55a15ddcf330 .functor NAND 1, L_0x55a15ddcf2a0, L_0x55a15ddcf2a0, C4<1>, C4<1>;
v0x55a15d43b950_0 .net "in0", 0 0, L_0x55a15ddcfeb0;  alias, 1 drivers
v0x55a15d43b9f0_0 .net "in1", 0 0, L_0x55a15ddd0060;  alias, 1 drivers
v0x55a15d43ba90_0 .net "out", 0 0, L_0x55a15ddcf330;  alias, 1 drivers
v0x55a15d43bb30_0 .net "w0", 0 0, L_0x55a15ddcf2a0;  1 drivers
S_0x55a15d43bbd0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d43b540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddced20 .functor NOT 1, L_0x55a15ddd0060, C4<0>, C4<0>, C4<0>;
L_0x55a15ddcef20 .functor NOT 1, L_0x55a15ddcfeb0, C4<0>, C4<0>, C4<0>;
v0x55a15d43ccc0_0 .net "in0", 0 0, L_0x55a15ddcfeb0;  alias, 1 drivers
v0x55a15d43cdb0_0 .net "in1", 0 0, L_0x55a15ddd0060;  alias, 1 drivers
v0x55a15d43cea0_0 .net "out", 0 0, L_0x55a15ddcf120;  alias, 1 drivers
v0x55a15d43cf40_0 .net "w0", 0 0, L_0x55a15ddcecb0;  1 drivers
v0x55a15d43d030_0 .net "w1", 0 0, L_0x55a15ddcee60;  1 drivers
S_0x55a15d43bdf0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d43bbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcec20 .functor NAND 1, L_0x55a15ddcfeb0, L_0x55a15ddced20, C4<1>, C4<1>;
L_0x55a15ddcecb0 .functor NAND 1, L_0x55a15ddcec20, L_0x55a15ddcec20, C4<1>, C4<1>;
v0x55a15d43c010_0 .net "in0", 0 0, L_0x55a15ddcfeb0;  alias, 1 drivers
v0x55a15d43c0b0_0 .net "in1", 0 0, L_0x55a15ddced20;  1 drivers
v0x55a15d43c150_0 .net "out", 0 0, L_0x55a15ddcecb0;  alias, 1 drivers
v0x55a15d43c1f0_0 .net "w0", 0 0, L_0x55a15ddcec20;  1 drivers
S_0x55a15d43c290 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d43bbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcedd0 .functor NAND 1, L_0x55a15ddcef20, L_0x55a15ddd0060, C4<1>, C4<1>;
L_0x55a15ddcee60 .functor NAND 1, L_0x55a15ddcedd0, L_0x55a15ddcedd0, C4<1>, C4<1>;
v0x55a15d43c4b0_0 .net "in0", 0 0, L_0x55a15ddcef20;  1 drivers
v0x55a15d43c550_0 .net "in1", 0 0, L_0x55a15ddd0060;  alias, 1 drivers
v0x55a15d43c5f0_0 .net "out", 0 0, L_0x55a15ddcee60;  alias, 1 drivers
v0x55a15d43c690_0 .net "w0", 0 0, L_0x55a15ddcedd0;  1 drivers
S_0x55a15d43c730 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d43bbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcf000 .functor NAND 1, L_0x55a15ddcecb0, L_0x55a15ddcecb0, C4<1>, C4<1>;
L_0x55a15ddcf090 .functor NAND 1, L_0x55a15ddcee60, L_0x55a15ddcee60, C4<1>, C4<1>;
L_0x55a15ddcf120 .functor NAND 1, L_0x55a15ddcf000, L_0x55a15ddcf090, C4<1>, C4<1>;
v0x55a15d43c950_0 .net "in0", 0 0, L_0x55a15ddcecb0;  alias, 1 drivers
v0x55a15d43c9f0_0 .net "in1", 0 0, L_0x55a15ddcee60;  alias, 1 drivers
v0x55a15d43ca90_0 .net "out", 0 0, L_0x55a15ddcf120;  alias, 1 drivers
v0x55a15d43cb30_0 .net "w0", 0 0, L_0x55a15ddcf000;  1 drivers
v0x55a15d43cbd0_0 .net "w1", 0 0, L_0x55a15ddcf090;  1 drivers
S_0x55a15d43d440 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d43b260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d43f530_0 .net "a", 0 0, L_0x55a15ddcf120;  alias, 1 drivers
v0x55a15d43f5d0_0 .net "b", 0 0, L_0x55a15ddce4e0;  alias, 1 drivers
v0x55a15d43f720_0 .net "carry", 0 0, L_0x55a15ddcfc50;  alias, 1 drivers
v0x55a15d43f7c0_0 .net "sum", 0 0, L_0x55a15ddcfac0;  alias, 1 drivers
S_0x55a15d43d680 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d43d440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcfbc0 .functor NAND 1, L_0x55a15ddcf120, L_0x55a15ddce4e0, C4<1>, C4<1>;
L_0x55a15ddcfc50 .functor NAND 1, L_0x55a15ddcfbc0, L_0x55a15ddcfbc0, C4<1>, C4<1>;
v0x55a15d43d8a0_0 .net "in0", 0 0, L_0x55a15ddcf120;  alias, 1 drivers
v0x55a15d43d940_0 .net "in1", 0 0, L_0x55a15ddce4e0;  alias, 1 drivers
v0x55a15d43da10_0 .net "out", 0 0, L_0x55a15ddcfc50;  alias, 1 drivers
v0x55a15d43dae0_0 .net "w0", 0 0, L_0x55a15ddcfbc0;  1 drivers
S_0x55a15d43dbc0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d43d440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcf560 .functor NOT 1, L_0x55a15ddce4e0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddcf8c0 .functor NOT 1, L_0x55a15ddcf120, C4<0>, C4<0>, C4<0>;
v0x55a15d43f0b0_0 .net "in0", 0 0, L_0x55a15ddcf120;  alias, 1 drivers
v0x55a15d43f150_0 .net "in1", 0 0, L_0x55a15ddce4e0;  alias, 1 drivers
v0x55a15d43f210_0 .net "out", 0 0, L_0x55a15ddcfac0;  alias, 1 drivers
v0x55a15d43f2e0_0 .net "w0", 0 0, L_0x55a15ddcf4a0;  1 drivers
v0x55a15d43f3d0_0 .net "w1", 0 0, L_0x55a15ddcf800;  1 drivers
S_0x55a15d43dde0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d43dbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcf410 .functor NAND 1, L_0x55a15ddcf120, L_0x55a15ddcf560, C4<1>, C4<1>;
L_0x55a15ddcf4a0 .functor NAND 1, L_0x55a15ddcf410, L_0x55a15ddcf410, C4<1>, C4<1>;
v0x55a15d43e040_0 .net "in0", 0 0, L_0x55a15ddcf120;  alias, 1 drivers
v0x55a15d43e190_0 .net "in1", 0 0, L_0x55a15ddcf560;  1 drivers
v0x55a15d43e250_0 .net "out", 0 0, L_0x55a15ddcf4a0;  alias, 1 drivers
v0x55a15d43e320_0 .net "w0", 0 0, L_0x55a15ddcf410;  1 drivers
S_0x55a15d43e460 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d43dbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcf770 .functor NAND 1, L_0x55a15ddcf8c0, L_0x55a15ddce4e0, C4<1>, C4<1>;
L_0x55a15ddcf800 .functor NAND 1, L_0x55a15ddcf770, L_0x55a15ddcf770, C4<1>, C4<1>;
v0x55a15d43e630_0 .net "in0", 0 0, L_0x55a15ddcf8c0;  1 drivers
v0x55a15d43e710_0 .net "in1", 0 0, L_0x55a15ddce4e0;  alias, 1 drivers
v0x55a15d43e820_0 .net "out", 0 0, L_0x55a15ddcf800;  alias, 1 drivers
v0x55a15d43e8c0_0 .net "w0", 0 0, L_0x55a15ddcf770;  1 drivers
S_0x55a15d43e9e0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d43dbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddcf9a0 .functor NAND 1, L_0x55a15ddcf4a0, L_0x55a15ddcf4a0, C4<1>, C4<1>;
L_0x55a15ddcfa30 .functor NAND 1, L_0x55a15ddcf800, L_0x55a15ddcf800, C4<1>, C4<1>;
L_0x55a15ddcfac0 .functor NAND 1, L_0x55a15ddcf9a0, L_0x55a15ddcfa30, C4<1>, C4<1>;
v0x55a15d43ec30_0 .net "in0", 0 0, L_0x55a15ddcf4a0;  alias, 1 drivers
v0x55a15d43ed00_0 .net "in1", 0 0, L_0x55a15ddcf800;  alias, 1 drivers
v0x55a15d43edd0_0 .net "out", 0 0, L_0x55a15ddcfac0;  alias, 1 drivers
v0x55a15d43eea0_0 .net "w0", 0 0, L_0x55a15ddcf9a0;  1 drivers
v0x55a15d43ef40_0 .net "w1", 0 0, L_0x55a15ddcfa30;  1 drivers
S_0x55a15d43ffb0 .scope module, "fa18" "FULL_ADDER" 3 24, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddd12e0 .functor OR 1, L_0x55a15ddd1250, L_0x55a15ddd0930, C4<0>, C4<0>;
v0x55a15d444b70_0 .net "a", 0 0, L_0x55a15ddd14b0;  1 drivers
v0x55a15d444cc0_0 .net "b", 0 0, L_0x55a15ddd1660;  1 drivers
v0x55a15d444e10_0 .net "carry", 0 0, L_0x55a15ddd12e0;  alias, 1 drivers
v0x55a15d444eb0_0 .net "carry0", 0 0, L_0x55a15ddd0930;  1 drivers
v0x55a15d444f50_0 .net "carry1", 0 0, L_0x55a15ddd1250;  1 drivers
v0x55a15d445040_0 .net "cin", 0 0, L_0x55a15ddcfce0;  alias, 1 drivers
v0x55a15d4450e0_0 .net "sum", 0 0, L_0x55a15ddd10c0;  1 drivers
v0x55a15d445180_0 .net "sum0", 0 0, L_0x55a15ddd0830;  1 drivers
S_0x55a15d440200 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d43ffb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4423e0_0 .net "a", 0 0, L_0x55a15ddd14b0;  alias, 1 drivers
v0x55a15d442480_0 .net "b", 0 0, L_0x55a15ddd1660;  alias, 1 drivers
v0x55a15d442540_0 .net "carry", 0 0, L_0x55a15ddd0930;  alias, 1 drivers
v0x55a15d4425e0_0 .net "sum", 0 0, L_0x55a15ddd0830;  alias, 1 drivers
S_0x55a15d440460 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d440200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd08a0 .functor NAND 1, L_0x55a15ddd14b0, L_0x55a15ddd1660, C4<1>, C4<1>;
L_0x55a15ddd0930 .functor NAND 1, L_0x55a15ddd08a0, L_0x55a15ddd08a0, C4<1>, C4<1>;
v0x55a15d4406c0_0 .net "in0", 0 0, L_0x55a15ddd14b0;  alias, 1 drivers
v0x55a15d4407a0_0 .net "in1", 0 0, L_0x55a15ddd1660;  alias, 1 drivers
v0x55a15d440860_0 .net "out", 0 0, L_0x55a15ddd0930;  alias, 1 drivers
v0x55a15d440900_0 .net "w0", 0 0, L_0x55a15ddd08a0;  1 drivers
S_0x55a15d440a40 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d440200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd0430 .functor NOT 1, L_0x55a15ddd1660, C4<0>, C4<0>, C4<0>;
L_0x55a15ddd0630 .functor NOT 1, L_0x55a15ddd14b0, C4<0>, C4<0>, C4<0>;
v0x55a15d441ef0_0 .net "in0", 0 0, L_0x55a15ddd14b0;  alias, 1 drivers
v0x55a15d441fe0_0 .net "in1", 0 0, L_0x55a15ddd1660;  alias, 1 drivers
v0x55a15d4420f0_0 .net "out", 0 0, L_0x55a15ddd0830;  alias, 1 drivers
v0x55a15d442190_0 .net "w0", 0 0, L_0x55a15ddd03c0;  1 drivers
v0x55a15d442280_0 .net "w1", 0 0, L_0x55a15ddd0570;  1 drivers
S_0x55a15d440c60 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d440a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd0330 .functor NAND 1, L_0x55a15ddd14b0, L_0x55a15ddd0430, C4<1>, C4<1>;
L_0x55a15ddd03c0 .functor NAND 1, L_0x55a15ddd0330, L_0x55a15ddd0330, C4<1>, C4<1>;
v0x55a15d440ec0_0 .net "in0", 0 0, L_0x55a15ddd14b0;  alias, 1 drivers
v0x55a15d440fb0_0 .net "in1", 0 0, L_0x55a15ddd0430;  1 drivers
v0x55a15d441050_0 .net "out", 0 0, L_0x55a15ddd03c0;  alias, 1 drivers
v0x55a15d441120_0 .net "w0", 0 0, L_0x55a15ddd0330;  1 drivers
S_0x55a15d441260 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d440a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd04e0 .functor NAND 1, L_0x55a15ddd0630, L_0x55a15ddd1660, C4<1>, C4<1>;
L_0x55a15ddd0570 .functor NAND 1, L_0x55a15ddd04e0, L_0x55a15ddd04e0, C4<1>, C4<1>;
v0x55a15d441480_0 .net "in0", 0 0, L_0x55a15ddd0630;  1 drivers
v0x55a15d441560_0 .net "in1", 0 0, L_0x55a15ddd1660;  alias, 1 drivers
v0x55a15d441650_0 .net "out", 0 0, L_0x55a15ddd0570;  alias, 1 drivers
v0x55a15d441720_0 .net "w0", 0 0, L_0x55a15ddd04e0;  1 drivers
S_0x55a15d441820 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d440a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd0710 .functor NAND 1, L_0x55a15ddd03c0, L_0x55a15ddd03c0, C4<1>, C4<1>;
L_0x55a15ddd07a0 .functor NAND 1, L_0x55a15ddd0570, L_0x55a15ddd0570, C4<1>, C4<1>;
L_0x55a15ddd0830 .functor NAND 1, L_0x55a15ddd0710, L_0x55a15ddd07a0, C4<1>, C4<1>;
v0x55a15d441a70_0 .net "in0", 0 0, L_0x55a15ddd03c0;  alias, 1 drivers
v0x55a15d441b40_0 .net "in1", 0 0, L_0x55a15ddd0570;  alias, 1 drivers
v0x55a15d441c10_0 .net "out", 0 0, L_0x55a15ddd0830;  alias, 1 drivers
v0x55a15d441ce0_0 .net "w0", 0 0, L_0x55a15ddd0710;  1 drivers
v0x55a15d441d80_0 .net "w1", 0 0, L_0x55a15ddd07a0;  1 drivers
S_0x55a15d4426f0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d43ffb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d444820_0 .net "a", 0 0, L_0x55a15ddd0830;  alias, 1 drivers
v0x55a15d4448c0_0 .net "b", 0 0, L_0x55a15ddcfce0;  alias, 1 drivers
v0x55a15d444a10_0 .net "carry", 0 0, L_0x55a15ddd1250;  alias, 1 drivers
v0x55a15d444ab0_0 .net "sum", 0 0, L_0x55a15ddd10c0;  alias, 1 drivers
S_0x55a15d442950 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4426f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd11c0 .functor NAND 1, L_0x55a15ddd0830, L_0x55a15ddcfce0, C4<1>, C4<1>;
L_0x55a15ddd1250 .functor NAND 1, L_0x55a15ddd11c0, L_0x55a15ddd11c0, C4<1>, C4<1>;
v0x55a15d442b90_0 .net "in0", 0 0, L_0x55a15ddd0830;  alias, 1 drivers
v0x55a15d442c50_0 .net "in1", 0 0, L_0x55a15ddcfce0;  alias, 1 drivers
v0x55a15d442d10_0 .net "out", 0 0, L_0x55a15ddd1250;  alias, 1 drivers
v0x55a15d442db0_0 .net "w0", 0 0, L_0x55a15ddd11c0;  1 drivers
S_0x55a15d442eb0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4426f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd0b60 .functor NOT 1, L_0x55a15ddcfce0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddd0ec0 .functor NOT 1, L_0x55a15ddd0830, C4<0>, C4<0>, C4<0>;
v0x55a15d4443a0_0 .net "in0", 0 0, L_0x55a15ddd0830;  alias, 1 drivers
v0x55a15d444440_0 .net "in1", 0 0, L_0x55a15ddcfce0;  alias, 1 drivers
v0x55a15d444500_0 .net "out", 0 0, L_0x55a15ddd10c0;  alias, 1 drivers
v0x55a15d4445d0_0 .net "w0", 0 0, L_0x55a15ddd0aa0;  1 drivers
v0x55a15d4446c0_0 .net "w1", 0 0, L_0x55a15ddd0e00;  1 drivers
S_0x55a15d4430d0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d442eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd0a10 .functor NAND 1, L_0x55a15ddd0830, L_0x55a15ddd0b60, C4<1>, C4<1>;
L_0x55a15ddd0aa0 .functor NAND 1, L_0x55a15ddd0a10, L_0x55a15ddd0a10, C4<1>, C4<1>;
v0x55a15d443330_0 .net "in0", 0 0, L_0x55a15ddd0830;  alias, 1 drivers
v0x55a15d443480_0 .net "in1", 0 0, L_0x55a15ddd0b60;  1 drivers
v0x55a15d443540_0 .net "out", 0 0, L_0x55a15ddd0aa0;  alias, 1 drivers
v0x55a15d443610_0 .net "w0", 0 0, L_0x55a15ddd0a10;  1 drivers
S_0x55a15d443750 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d442eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd0d70 .functor NAND 1, L_0x55a15ddd0ec0, L_0x55a15ddcfce0, C4<1>, C4<1>;
L_0x55a15ddd0e00 .functor NAND 1, L_0x55a15ddd0d70, L_0x55a15ddd0d70, C4<1>, C4<1>;
v0x55a15d443920_0 .net "in0", 0 0, L_0x55a15ddd0ec0;  1 drivers
v0x55a15d443a00_0 .net "in1", 0 0, L_0x55a15ddcfce0;  alias, 1 drivers
v0x55a15d443b10_0 .net "out", 0 0, L_0x55a15ddd0e00;  alias, 1 drivers
v0x55a15d443bb0_0 .net "w0", 0 0, L_0x55a15ddd0d70;  1 drivers
S_0x55a15d443cd0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d442eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd0fa0 .functor NAND 1, L_0x55a15ddd0aa0, L_0x55a15ddd0aa0, C4<1>, C4<1>;
L_0x55a15ddd1030 .functor NAND 1, L_0x55a15ddd0e00, L_0x55a15ddd0e00, C4<1>, C4<1>;
L_0x55a15ddd10c0 .functor NAND 1, L_0x55a15ddd0fa0, L_0x55a15ddd1030, C4<1>, C4<1>;
v0x55a15d443f20_0 .net "in0", 0 0, L_0x55a15ddd0aa0;  alias, 1 drivers
v0x55a15d443ff0_0 .net "in1", 0 0, L_0x55a15ddd0e00;  alias, 1 drivers
v0x55a15d4440c0_0 .net "out", 0 0, L_0x55a15ddd10c0;  alias, 1 drivers
v0x55a15d444190_0 .net "w0", 0 0, L_0x55a15ddd0fa0;  1 drivers
v0x55a15d444230_0 .net "w1", 0 0, L_0x55a15ddd1030;  1 drivers
S_0x55a15d4452a0 .scope module, "fa19" "FULL_ADDER" 3 25, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddd28e0 .functor OR 1, L_0x55a15ddd2850, L_0x55a15ddd1f30, C4<0>, C4<0>;
v0x55a15d449e30_0 .net "a", 0 0, L_0x55a15ddd2ab0;  1 drivers
v0x55a15d449f80_0 .net "b", 0 0, L_0x55a15ddd2c60;  1 drivers
v0x55a15d44a0d0_0 .net "carry", 0 0, L_0x55a15ddd28e0;  alias, 1 drivers
v0x55a15d44a170_0 .net "carry0", 0 0, L_0x55a15ddd1f30;  1 drivers
v0x55a15d44a210_0 .net "carry1", 0 0, L_0x55a15ddd2850;  1 drivers
v0x55a15d44a300_0 .net "cin", 0 0, L_0x55a15ddd12e0;  alias, 1 drivers
v0x55a15d44a3a0_0 .net "sum", 0 0, L_0x55a15ddd26c0;  1 drivers
v0x55a15d44a440_0 .net "sum0", 0 0, L_0x55a15ddd1d20;  1 drivers
S_0x55a15d4454f0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d4452a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4476a0_0 .net "a", 0 0, L_0x55a15ddd2ab0;  alias, 1 drivers
v0x55a15d447740_0 .net "b", 0 0, L_0x55a15ddd2c60;  alias, 1 drivers
v0x55a15d447800_0 .net "carry", 0 0, L_0x55a15ddd1f30;  alias, 1 drivers
v0x55a15d4478a0_0 .net "sum", 0 0, L_0x55a15ddd1d20;  alias, 1 drivers
S_0x55a15d445750 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4454f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd1ea0 .functor NAND 1, L_0x55a15ddd2ab0, L_0x55a15ddd2c60, C4<1>, C4<1>;
L_0x55a15ddd1f30 .functor NAND 1, L_0x55a15ddd1ea0, L_0x55a15ddd1ea0, C4<1>, C4<1>;
v0x55a15d4459b0_0 .net "in0", 0 0, L_0x55a15ddd2ab0;  alias, 1 drivers
v0x55a15d445a90_0 .net "in1", 0 0, L_0x55a15ddd2c60;  alias, 1 drivers
v0x55a15d445b50_0 .net "out", 0 0, L_0x55a15ddd1f30;  alias, 1 drivers
v0x55a15d445bf0_0 .net "w0", 0 0, L_0x55a15ddd1ea0;  1 drivers
S_0x55a15d445d30 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4454f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd1940 .functor NOT 1, L_0x55a15ddd2c60, C4<0>, C4<0>, C4<0>;
L_0x55a15ddd1b20 .functor NOT 1, L_0x55a15ddd2ab0, C4<0>, C4<0>, C4<0>;
v0x55a15d4471b0_0 .net "in0", 0 0, L_0x55a15ddd2ab0;  alias, 1 drivers
v0x55a15d4472a0_0 .net "in1", 0 0, L_0x55a15ddd2c60;  alias, 1 drivers
v0x55a15d4473b0_0 .net "out", 0 0, L_0x55a15ddd1d20;  alias, 1 drivers
v0x55a15d447450_0 .net "w0", 0 0, L_0x55a15ddd02a0;  1 drivers
v0x55a15d447540_0 .net "w1", 0 0, L_0x55a15ddd1a60;  1 drivers
S_0x55a15d445f50 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d445d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd0210 .functor NAND 1, L_0x55a15ddd2ab0, L_0x55a15ddd1940, C4<1>, C4<1>;
L_0x55a15ddd02a0 .functor NAND 1, L_0x55a15ddd0210, L_0x55a15ddd0210, C4<1>, C4<1>;
v0x55a15d4461b0_0 .net "in0", 0 0, L_0x55a15ddd2ab0;  alias, 1 drivers
v0x55a15d446270_0 .net "in1", 0 0, L_0x55a15ddd1940;  1 drivers
v0x55a15d446310_0 .net "out", 0 0, L_0x55a15ddd02a0;  alias, 1 drivers
v0x55a15d4463e0_0 .net "w0", 0 0, L_0x55a15ddd0210;  1 drivers
S_0x55a15d446520 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d445d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd19d0 .functor NAND 1, L_0x55a15ddd1b20, L_0x55a15ddd2c60, C4<1>, C4<1>;
L_0x55a15ddd1a60 .functor NAND 1, L_0x55a15ddd19d0, L_0x55a15ddd19d0, C4<1>, C4<1>;
v0x55a15d446740_0 .net "in0", 0 0, L_0x55a15ddd1b20;  1 drivers
v0x55a15d446820_0 .net "in1", 0 0, L_0x55a15ddd2c60;  alias, 1 drivers
v0x55a15d446910_0 .net "out", 0 0, L_0x55a15ddd1a60;  alias, 1 drivers
v0x55a15d4469e0_0 .net "w0", 0 0, L_0x55a15ddd19d0;  1 drivers
S_0x55a15d446ae0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d445d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd1c00 .functor NAND 1, L_0x55a15ddd02a0, L_0x55a15ddd02a0, C4<1>, C4<1>;
L_0x55a15ddd1c90 .functor NAND 1, L_0x55a15ddd1a60, L_0x55a15ddd1a60, C4<1>, C4<1>;
L_0x55a15ddd1d20 .functor NAND 1, L_0x55a15ddd1c00, L_0x55a15ddd1c90, C4<1>, C4<1>;
v0x55a15d446d30_0 .net "in0", 0 0, L_0x55a15ddd02a0;  alias, 1 drivers
v0x55a15d446e00_0 .net "in1", 0 0, L_0x55a15ddd1a60;  alias, 1 drivers
v0x55a15d446ed0_0 .net "out", 0 0, L_0x55a15ddd1d20;  alias, 1 drivers
v0x55a15d446fa0_0 .net "w0", 0 0, L_0x55a15ddd1c00;  1 drivers
v0x55a15d447040_0 .net "w1", 0 0, L_0x55a15ddd1c90;  1 drivers
S_0x55a15d4479b0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d4452a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d449ae0_0 .net "a", 0 0, L_0x55a15ddd1d20;  alias, 1 drivers
v0x55a15d449b80_0 .net "b", 0 0, L_0x55a15ddd12e0;  alias, 1 drivers
v0x55a15d449cd0_0 .net "carry", 0 0, L_0x55a15ddd2850;  alias, 1 drivers
v0x55a15d449d70_0 .net "sum", 0 0, L_0x55a15ddd26c0;  alias, 1 drivers
S_0x55a15d447c10 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4479b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd27c0 .functor NAND 1, L_0x55a15ddd1d20, L_0x55a15ddd12e0, C4<1>, C4<1>;
L_0x55a15ddd2850 .functor NAND 1, L_0x55a15ddd27c0, L_0x55a15ddd27c0, C4<1>, C4<1>;
v0x55a15d447e50_0 .net "in0", 0 0, L_0x55a15ddd1d20;  alias, 1 drivers
v0x55a15d447f10_0 .net "in1", 0 0, L_0x55a15ddd12e0;  alias, 1 drivers
v0x55a15d447fd0_0 .net "out", 0 0, L_0x55a15ddd2850;  alias, 1 drivers
v0x55a15d448070_0 .net "w0", 0 0, L_0x55a15ddd27c0;  1 drivers
S_0x55a15d448170 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4479b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd2160 .functor NOT 1, L_0x55a15ddd12e0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddd24c0 .functor NOT 1, L_0x55a15ddd1d20, C4<0>, C4<0>, C4<0>;
v0x55a15d449660_0 .net "in0", 0 0, L_0x55a15ddd1d20;  alias, 1 drivers
v0x55a15d449700_0 .net "in1", 0 0, L_0x55a15ddd12e0;  alias, 1 drivers
v0x55a15d4497c0_0 .net "out", 0 0, L_0x55a15ddd26c0;  alias, 1 drivers
v0x55a15d449890_0 .net "w0", 0 0, L_0x55a15ddd20a0;  1 drivers
v0x55a15d449980_0 .net "w1", 0 0, L_0x55a15ddd2400;  1 drivers
S_0x55a15d448390 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d448170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd2010 .functor NAND 1, L_0x55a15ddd1d20, L_0x55a15ddd2160, C4<1>, C4<1>;
L_0x55a15ddd20a0 .functor NAND 1, L_0x55a15ddd2010, L_0x55a15ddd2010, C4<1>, C4<1>;
v0x55a15d4485f0_0 .net "in0", 0 0, L_0x55a15ddd1d20;  alias, 1 drivers
v0x55a15d448740_0 .net "in1", 0 0, L_0x55a15ddd2160;  1 drivers
v0x55a15d448800_0 .net "out", 0 0, L_0x55a15ddd20a0;  alias, 1 drivers
v0x55a15d4488d0_0 .net "w0", 0 0, L_0x55a15ddd2010;  1 drivers
S_0x55a15d448a10 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d448170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd2370 .functor NAND 1, L_0x55a15ddd24c0, L_0x55a15ddd12e0, C4<1>, C4<1>;
L_0x55a15ddd2400 .functor NAND 1, L_0x55a15ddd2370, L_0x55a15ddd2370, C4<1>, C4<1>;
v0x55a15d448be0_0 .net "in0", 0 0, L_0x55a15ddd24c0;  1 drivers
v0x55a15d448cc0_0 .net "in1", 0 0, L_0x55a15ddd12e0;  alias, 1 drivers
v0x55a15d448dd0_0 .net "out", 0 0, L_0x55a15ddd2400;  alias, 1 drivers
v0x55a15d448e70_0 .net "w0", 0 0, L_0x55a15ddd2370;  1 drivers
S_0x55a15d448f90 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d448170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd25a0 .functor NAND 1, L_0x55a15ddd20a0, L_0x55a15ddd20a0, C4<1>, C4<1>;
L_0x55a15ddd2630 .functor NAND 1, L_0x55a15ddd2400, L_0x55a15ddd2400, C4<1>, C4<1>;
L_0x55a15ddd26c0 .functor NAND 1, L_0x55a15ddd25a0, L_0x55a15ddd2630, C4<1>, C4<1>;
v0x55a15d4491e0_0 .net "in0", 0 0, L_0x55a15ddd20a0;  alias, 1 drivers
v0x55a15d4492b0_0 .net "in1", 0 0, L_0x55a15ddd2400;  alias, 1 drivers
v0x55a15d449380_0 .net "out", 0 0, L_0x55a15ddd26c0;  alias, 1 drivers
v0x55a15d449450_0 .net "w0", 0 0, L_0x55a15ddd25a0;  1 drivers
v0x55a15d4494f0_0 .net "w1", 0 0, L_0x55a15ddd2630;  1 drivers
S_0x55a15d44a560 .scope module, "fa2" "FULL_ADDER" 3 7, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddbb850 .functor OR 1, L_0x55a15ddbb7e0, L_0x55a15ddbafe0, C4<0>, C4<0>;
v0x55a15d46ef70_0 .net "a", 0 0, L_0x55a15ddbb9e0;  1 drivers
v0x55a15d46f0c0_0 .net "b", 0 0, L_0x55a15ddbbb90;  1 drivers
v0x55a15d46f210_0 .net "carry", 0 0, L_0x55a15ddbb850;  alias, 1 drivers
v0x55a15d46f2b0_0 .net "carry0", 0 0, L_0x55a15ddbafe0;  1 drivers
v0x55a15d46f350_0 .net "carry1", 0 0, L_0x55a15ddbb7e0;  1 drivers
v0x55a15d46f440_0 .net "cin", 0 0, L_0x55a15ddba570;  alias, 1 drivers
v0x55a15d46f4e0_0 .net "sum", 0 0, L_0x55a15ddbb670;  1 drivers
v0x55a15d46f580_0 .net "sum0", 0 0, L_0x55a15ddbadf0;  1 drivers
S_0x55a15d44a7b0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d44a560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d46c7e0_0 .net "a", 0 0, L_0x55a15ddbb9e0;  alias, 1 drivers
v0x55a15d46c880_0 .net "b", 0 0, L_0x55a15ddbbb90;  alias, 1 drivers
v0x55a15d46c940_0 .net "carry", 0 0, L_0x55a15ddbafe0;  alias, 1 drivers
v0x55a15d46c9e0_0 .net "sum", 0 0, L_0x55a15ddbadf0;  alias, 1 drivers
S_0x55a15d44aa10 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d44a7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbaf70 .functor NAND 1, L_0x55a15ddbb9e0, L_0x55a15ddbbb90, C4<1>, C4<1>;
L_0x55a15ddbafe0 .functor NAND 1, L_0x55a15ddbaf70, L_0x55a15ddbaf70, C4<1>, C4<1>;
v0x55a15d44ac70_0 .net "in0", 0 0, L_0x55a15ddbb9e0;  alias, 1 drivers
v0x55a15d46abd0_0 .net "in1", 0 0, L_0x55a15ddbbb90;  alias, 1 drivers
v0x55a15d46ac90_0 .net "out", 0 0, L_0x55a15ddbafe0;  alias, 1 drivers
v0x55a15d46ad30_0 .net "w0", 0 0, L_0x55a15ddbaf70;  1 drivers
S_0x55a15d46ae70 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d44a7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbaab0 .functor NOT 1, L_0x55a15ddbbb90, C4<0>, C4<0>, C4<0>;
L_0x55a15ddbac50 .functor NOT 1, L_0x55a15ddbb9e0, C4<0>, C4<0>, C4<0>;
v0x55a15d46c2f0_0 .net "in0", 0 0, L_0x55a15ddbb9e0;  alias, 1 drivers
v0x55a15d46c3e0_0 .net "in1", 0 0, L_0x55a15ddbbb90;  alias, 1 drivers
v0x55a15d46c4f0_0 .net "out", 0 0, L_0x55a15ddbadf0;  alias, 1 drivers
v0x55a15d46c590_0 .net "w0", 0 0, L_0x55a15ddbaa40;  1 drivers
v0x55a15d46c680_0 .net "w1", 0 0, L_0x55a15ddbab90;  1 drivers
S_0x55a15d46b090 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d46ae70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddba9d0 .functor NAND 1, L_0x55a15ddbb9e0, L_0x55a15ddbaab0, C4<1>, C4<1>;
L_0x55a15ddbaa40 .functor NAND 1, L_0x55a15ddba9d0, L_0x55a15ddba9d0, C4<1>, C4<1>;
v0x55a15d46b2f0_0 .net "in0", 0 0, L_0x55a15ddbb9e0;  alias, 1 drivers
v0x55a15d46b3b0_0 .net "in1", 0 0, L_0x55a15ddbaab0;  1 drivers
v0x55a15d46b450_0 .net "out", 0 0, L_0x55a15ddbaa40;  alias, 1 drivers
v0x55a15d46b520_0 .net "w0", 0 0, L_0x55a15ddba9d0;  1 drivers
S_0x55a15d46b660 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d46ae70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbab20 .functor NAND 1, L_0x55a15ddbac50, L_0x55a15ddbbb90, C4<1>, C4<1>;
L_0x55a15ddbab90 .functor NAND 1, L_0x55a15ddbab20, L_0x55a15ddbab20, C4<1>, C4<1>;
v0x55a15d46b880_0 .net "in0", 0 0, L_0x55a15ddbac50;  1 drivers
v0x55a15d46b960_0 .net "in1", 0 0, L_0x55a15ddbbb90;  alias, 1 drivers
v0x55a15d46ba50_0 .net "out", 0 0, L_0x55a15ddbab90;  alias, 1 drivers
v0x55a15d46bb20_0 .net "w0", 0 0, L_0x55a15ddbab20;  1 drivers
S_0x55a15d46bc20 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d46ae70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbad10 .functor NAND 1, L_0x55a15ddbaa40, L_0x55a15ddbaa40, C4<1>, C4<1>;
L_0x55a15ddbad80 .functor NAND 1, L_0x55a15ddbab90, L_0x55a15ddbab90, C4<1>, C4<1>;
L_0x55a15ddbadf0 .functor NAND 1, L_0x55a15ddbad10, L_0x55a15ddbad80, C4<1>, C4<1>;
v0x55a15d46be70_0 .net "in0", 0 0, L_0x55a15ddbaa40;  alias, 1 drivers
v0x55a15d46bf40_0 .net "in1", 0 0, L_0x55a15ddbab90;  alias, 1 drivers
v0x55a15d46c010_0 .net "out", 0 0, L_0x55a15ddbadf0;  alias, 1 drivers
v0x55a15d46c0e0_0 .net "w0", 0 0, L_0x55a15ddbad10;  1 drivers
v0x55a15d46c180_0 .net "w1", 0 0, L_0x55a15ddbad80;  1 drivers
S_0x55a15d46caf0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d44a560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d46ec20_0 .net "a", 0 0, L_0x55a15ddbadf0;  alias, 1 drivers
v0x55a15d46ecc0_0 .net "b", 0 0, L_0x55a15ddba570;  alias, 1 drivers
v0x55a15d46ee10_0 .net "carry", 0 0, L_0x55a15ddbb7e0;  alias, 1 drivers
v0x55a15d46eeb0_0 .net "sum", 0 0, L_0x55a15ddbb670;  alias, 1 drivers
S_0x55a15d46cd50 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d46caf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbb770 .functor NAND 1, L_0x55a15ddbadf0, L_0x55a15ddba570, C4<1>, C4<1>;
L_0x55a15ddbb7e0 .functor NAND 1, L_0x55a15ddbb770, L_0x55a15ddbb770, C4<1>, C4<1>;
v0x55a15d46cf90_0 .net "in0", 0 0, L_0x55a15ddbadf0;  alias, 1 drivers
v0x55a15d46d050_0 .net "in1", 0 0, L_0x55a15ddba570;  alias, 1 drivers
v0x55a15d46d110_0 .net "out", 0 0, L_0x55a15ddbb7e0;  alias, 1 drivers
v0x55a15d46d1b0_0 .net "w0", 0 0, L_0x55a15ddbb770;  1 drivers
S_0x55a15d46d2b0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d46caf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbb1d0 .functor NOT 1, L_0x55a15ddba570, C4<0>, C4<0>, C4<0>;
L_0x55a15ddbb4d0 .functor NOT 1, L_0x55a15ddbadf0, C4<0>, C4<0>, C4<0>;
v0x55a15d46e7a0_0 .net "in0", 0 0, L_0x55a15ddbadf0;  alias, 1 drivers
v0x55a15d46e840_0 .net "in1", 0 0, L_0x55a15ddba570;  alias, 1 drivers
v0x55a15d46e900_0 .net "out", 0 0, L_0x55a15ddbb670;  alias, 1 drivers
v0x55a15d46e9d0_0 .net "w0", 0 0, L_0x55a15ddbb110;  1 drivers
v0x55a15d46eac0_0 .net "w1", 0 0, L_0x55a15ddbb410;  1 drivers
S_0x55a15d46d4d0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d46d2b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbb0a0 .functor NAND 1, L_0x55a15ddbadf0, L_0x55a15ddbb1d0, C4<1>, C4<1>;
L_0x55a15ddbb110 .functor NAND 1, L_0x55a15ddbb0a0, L_0x55a15ddbb0a0, C4<1>, C4<1>;
v0x55a15d46d730_0 .net "in0", 0 0, L_0x55a15ddbadf0;  alias, 1 drivers
v0x55a15d46d880_0 .net "in1", 0 0, L_0x55a15ddbb1d0;  1 drivers
v0x55a15d46d940_0 .net "out", 0 0, L_0x55a15ddbb110;  alias, 1 drivers
v0x55a15d46da10_0 .net "w0", 0 0, L_0x55a15ddbb0a0;  1 drivers
S_0x55a15d46db50 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d46d2b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbb3a0 .functor NAND 1, L_0x55a15ddbb4d0, L_0x55a15ddba570, C4<1>, C4<1>;
L_0x55a15ddbb410 .functor NAND 1, L_0x55a15ddbb3a0, L_0x55a15ddbb3a0, C4<1>, C4<1>;
v0x55a15d46dd20_0 .net "in0", 0 0, L_0x55a15ddbb4d0;  1 drivers
v0x55a15d46de00_0 .net "in1", 0 0, L_0x55a15ddba570;  alias, 1 drivers
v0x55a15d46df10_0 .net "out", 0 0, L_0x55a15ddbb410;  alias, 1 drivers
v0x55a15d46dfb0_0 .net "w0", 0 0, L_0x55a15ddbb3a0;  1 drivers
S_0x55a15d46e0d0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d46d2b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbb590 .functor NAND 1, L_0x55a15ddbb110, L_0x55a15ddbb110, C4<1>, C4<1>;
L_0x55a15ddbb600 .functor NAND 1, L_0x55a15ddbb410, L_0x55a15ddbb410, C4<1>, C4<1>;
L_0x55a15ddbb670 .functor NAND 1, L_0x55a15ddbb590, L_0x55a15ddbb600, C4<1>, C4<1>;
v0x55a15d46e320_0 .net "in0", 0 0, L_0x55a15ddbb110;  alias, 1 drivers
v0x55a15d46e3f0_0 .net "in1", 0 0, L_0x55a15ddbb410;  alias, 1 drivers
v0x55a15d46e4c0_0 .net "out", 0 0, L_0x55a15ddbb670;  alias, 1 drivers
v0x55a15d46e590_0 .net "w0", 0 0, L_0x55a15ddbb590;  1 drivers
v0x55a15d46e630_0 .net "w1", 0 0, L_0x55a15ddbb600;  1 drivers
S_0x55a15d46f6a0 .scope module, "fa20" "FULL_ADDER" 3 26, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddd4010 .functor OR 1, L_0x55a15ddd3f80, L_0x55a15ddd3660, C4<0>, C4<0>;
v0x55a15d474230_0 .net "a", 0 0, L_0x55a15ddd41e0;  1 drivers
v0x55a15d474380_0 .net "b", 0 0, L_0x55a15ddd4390;  1 drivers
v0x55a15d4744d0_0 .net "carry", 0 0, L_0x55a15ddd4010;  alias, 1 drivers
v0x55a15d474570_0 .net "carry0", 0 0, L_0x55a15ddd3660;  1 drivers
v0x55a15d474610_0 .net "carry1", 0 0, L_0x55a15ddd3f80;  1 drivers
v0x55a15d474700_0 .net "cin", 0 0, L_0x55a15ddd28e0;  alias, 1 drivers
v0x55a15d4747a0_0 .net "sum", 0 0, L_0x55a15ddd3df0;  1 drivers
v0x55a15d474840_0 .net "sum0", 0 0, L_0x55a15ddd3450;  1 drivers
S_0x55a15d46f8f0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d46f6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d471aa0_0 .net "a", 0 0, L_0x55a15ddd41e0;  alias, 1 drivers
v0x55a15d471b40_0 .net "b", 0 0, L_0x55a15ddd4390;  alias, 1 drivers
v0x55a15d471c00_0 .net "carry", 0 0, L_0x55a15ddd3660;  alias, 1 drivers
v0x55a15d471ca0_0 .net "sum", 0 0, L_0x55a15ddd3450;  alias, 1 drivers
S_0x55a15d46fb50 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d46f8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd35d0 .functor NAND 1, L_0x55a15ddd41e0, L_0x55a15ddd4390, C4<1>, C4<1>;
L_0x55a15ddd3660 .functor NAND 1, L_0x55a15ddd35d0, L_0x55a15ddd35d0, C4<1>, C4<1>;
v0x55a15d46fdb0_0 .net "in0", 0 0, L_0x55a15ddd41e0;  alias, 1 drivers
v0x55a15d46fe90_0 .net "in1", 0 0, L_0x55a15ddd4390;  alias, 1 drivers
v0x55a15d46ff50_0 .net "out", 0 0, L_0x55a15ddd3660;  alias, 1 drivers
v0x55a15d46fff0_0 .net "w0", 0 0, L_0x55a15ddd35d0;  1 drivers
S_0x55a15d470130 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d46f8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd3050 .functor NOT 1, L_0x55a15ddd4390, C4<0>, C4<0>, C4<0>;
L_0x55a15ddd3250 .functor NOT 1, L_0x55a15ddd41e0, C4<0>, C4<0>, C4<0>;
v0x55a15d4715b0_0 .net "in0", 0 0, L_0x55a15ddd41e0;  alias, 1 drivers
v0x55a15d4716a0_0 .net "in1", 0 0, L_0x55a15ddd4390;  alias, 1 drivers
v0x55a15d4717b0_0 .net "out", 0 0, L_0x55a15ddd3450;  alias, 1 drivers
v0x55a15d471850_0 .net "w0", 0 0, L_0x55a15ddd2fe0;  1 drivers
v0x55a15d471940_0 .net "w1", 0 0, L_0x55a15ddd3190;  1 drivers
S_0x55a15d470350 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d470130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd2f50 .functor NAND 1, L_0x55a15ddd41e0, L_0x55a15ddd3050, C4<1>, C4<1>;
L_0x55a15ddd2fe0 .functor NAND 1, L_0x55a15ddd2f50, L_0x55a15ddd2f50, C4<1>, C4<1>;
v0x55a15d4705b0_0 .net "in0", 0 0, L_0x55a15ddd41e0;  alias, 1 drivers
v0x55a15d470670_0 .net "in1", 0 0, L_0x55a15ddd3050;  1 drivers
v0x55a15d470710_0 .net "out", 0 0, L_0x55a15ddd2fe0;  alias, 1 drivers
v0x55a15d4707e0_0 .net "w0", 0 0, L_0x55a15ddd2f50;  1 drivers
S_0x55a15d470920 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d470130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd3100 .functor NAND 1, L_0x55a15ddd3250, L_0x55a15ddd4390, C4<1>, C4<1>;
L_0x55a15ddd3190 .functor NAND 1, L_0x55a15ddd3100, L_0x55a15ddd3100, C4<1>, C4<1>;
v0x55a15d470b40_0 .net "in0", 0 0, L_0x55a15ddd3250;  1 drivers
v0x55a15d470c20_0 .net "in1", 0 0, L_0x55a15ddd4390;  alias, 1 drivers
v0x55a15d470d10_0 .net "out", 0 0, L_0x55a15ddd3190;  alias, 1 drivers
v0x55a15d470de0_0 .net "w0", 0 0, L_0x55a15ddd3100;  1 drivers
S_0x55a15d470ee0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d470130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd3330 .functor NAND 1, L_0x55a15ddd2fe0, L_0x55a15ddd2fe0, C4<1>, C4<1>;
L_0x55a15ddd33c0 .functor NAND 1, L_0x55a15ddd3190, L_0x55a15ddd3190, C4<1>, C4<1>;
L_0x55a15ddd3450 .functor NAND 1, L_0x55a15ddd3330, L_0x55a15ddd33c0, C4<1>, C4<1>;
v0x55a15d471130_0 .net "in0", 0 0, L_0x55a15ddd2fe0;  alias, 1 drivers
v0x55a15d471200_0 .net "in1", 0 0, L_0x55a15ddd3190;  alias, 1 drivers
v0x55a15d4712d0_0 .net "out", 0 0, L_0x55a15ddd3450;  alias, 1 drivers
v0x55a15d4713a0_0 .net "w0", 0 0, L_0x55a15ddd3330;  1 drivers
v0x55a15d471440_0 .net "w1", 0 0, L_0x55a15ddd33c0;  1 drivers
S_0x55a15d471db0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d46f6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d473ee0_0 .net "a", 0 0, L_0x55a15ddd3450;  alias, 1 drivers
v0x55a15d473f80_0 .net "b", 0 0, L_0x55a15ddd28e0;  alias, 1 drivers
v0x55a15d4740d0_0 .net "carry", 0 0, L_0x55a15ddd3f80;  alias, 1 drivers
v0x55a15d474170_0 .net "sum", 0 0, L_0x55a15ddd3df0;  alias, 1 drivers
S_0x55a15d472010 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d471db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd3ef0 .functor NAND 1, L_0x55a15ddd3450, L_0x55a15ddd28e0, C4<1>, C4<1>;
L_0x55a15ddd3f80 .functor NAND 1, L_0x55a15ddd3ef0, L_0x55a15ddd3ef0, C4<1>, C4<1>;
v0x55a15d472250_0 .net "in0", 0 0, L_0x55a15ddd3450;  alias, 1 drivers
v0x55a15d472310_0 .net "in1", 0 0, L_0x55a15ddd28e0;  alias, 1 drivers
v0x55a15d4723d0_0 .net "out", 0 0, L_0x55a15ddd3f80;  alias, 1 drivers
v0x55a15d472470_0 .net "w0", 0 0, L_0x55a15ddd3ef0;  1 drivers
S_0x55a15d472570 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d471db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd3890 .functor NOT 1, L_0x55a15ddd28e0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddd3bf0 .functor NOT 1, L_0x55a15ddd3450, C4<0>, C4<0>, C4<0>;
v0x55a15d473a60_0 .net "in0", 0 0, L_0x55a15ddd3450;  alias, 1 drivers
v0x55a15d473b00_0 .net "in1", 0 0, L_0x55a15ddd28e0;  alias, 1 drivers
v0x55a15d473bc0_0 .net "out", 0 0, L_0x55a15ddd3df0;  alias, 1 drivers
v0x55a15d473c90_0 .net "w0", 0 0, L_0x55a15ddd37d0;  1 drivers
v0x55a15d473d80_0 .net "w1", 0 0, L_0x55a15ddd3b30;  1 drivers
S_0x55a15d472790 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d472570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd3740 .functor NAND 1, L_0x55a15ddd3450, L_0x55a15ddd3890, C4<1>, C4<1>;
L_0x55a15ddd37d0 .functor NAND 1, L_0x55a15ddd3740, L_0x55a15ddd3740, C4<1>, C4<1>;
v0x55a15d4729f0_0 .net "in0", 0 0, L_0x55a15ddd3450;  alias, 1 drivers
v0x55a15d472b40_0 .net "in1", 0 0, L_0x55a15ddd3890;  1 drivers
v0x55a15d472c00_0 .net "out", 0 0, L_0x55a15ddd37d0;  alias, 1 drivers
v0x55a15d472cd0_0 .net "w0", 0 0, L_0x55a15ddd3740;  1 drivers
S_0x55a15d472e10 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d472570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd3aa0 .functor NAND 1, L_0x55a15ddd3bf0, L_0x55a15ddd28e0, C4<1>, C4<1>;
L_0x55a15ddd3b30 .functor NAND 1, L_0x55a15ddd3aa0, L_0x55a15ddd3aa0, C4<1>, C4<1>;
v0x55a15d472fe0_0 .net "in0", 0 0, L_0x55a15ddd3bf0;  1 drivers
v0x55a15d4730c0_0 .net "in1", 0 0, L_0x55a15ddd28e0;  alias, 1 drivers
v0x55a15d4731d0_0 .net "out", 0 0, L_0x55a15ddd3b30;  alias, 1 drivers
v0x55a15d473270_0 .net "w0", 0 0, L_0x55a15ddd3aa0;  1 drivers
S_0x55a15d473390 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d472570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd3cd0 .functor NAND 1, L_0x55a15ddd37d0, L_0x55a15ddd37d0, C4<1>, C4<1>;
L_0x55a15ddd3d60 .functor NAND 1, L_0x55a15ddd3b30, L_0x55a15ddd3b30, C4<1>, C4<1>;
L_0x55a15ddd3df0 .functor NAND 1, L_0x55a15ddd3cd0, L_0x55a15ddd3d60, C4<1>, C4<1>;
v0x55a15d4735e0_0 .net "in0", 0 0, L_0x55a15ddd37d0;  alias, 1 drivers
v0x55a15d4736b0_0 .net "in1", 0 0, L_0x55a15ddd3b30;  alias, 1 drivers
v0x55a15d473780_0 .net "out", 0 0, L_0x55a15ddd3df0;  alias, 1 drivers
v0x55a15d473850_0 .net "w0", 0 0, L_0x55a15ddd3cd0;  1 drivers
v0x55a15d4738f0_0 .net "w1", 0 0, L_0x55a15ddd3d60;  1 drivers
S_0x55a15d474960 .scope module, "fa21" "FULL_ADDER" 3 27, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddd5750 .functor OR 1, L_0x55a15ddd56c0, L_0x55a15ddd4da0, C4<0>, C4<0>;
v0x55a15d4794f0_0 .net "a", 0 0, L_0x55a15ddd5920;  1 drivers
v0x55a15d479640_0 .net "b", 0 0, L_0x55a15ddd5ad0;  1 drivers
v0x55a15d479790_0 .net "carry", 0 0, L_0x55a15ddd5750;  alias, 1 drivers
v0x55a15d479830_0 .net "carry0", 0 0, L_0x55a15ddd4da0;  1 drivers
v0x55a15d4798d0_0 .net "carry1", 0 0, L_0x55a15ddd56c0;  1 drivers
v0x55a15d4799c0_0 .net "cin", 0 0, L_0x55a15ddd4010;  alias, 1 drivers
v0x55a15d479a60_0 .net "sum", 0 0, L_0x55a15ddd5530;  1 drivers
v0x55a15d479b00_0 .net "sum0", 0 0, L_0x55a15ddd4b90;  1 drivers
S_0x55a15d474bb0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d474960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d476d60_0 .net "a", 0 0, L_0x55a15ddd5920;  alias, 1 drivers
v0x55a15d476e00_0 .net "b", 0 0, L_0x55a15ddd5ad0;  alias, 1 drivers
v0x55a15d476ec0_0 .net "carry", 0 0, L_0x55a15ddd4da0;  alias, 1 drivers
v0x55a15d476f60_0 .net "sum", 0 0, L_0x55a15ddd4b90;  alias, 1 drivers
S_0x55a15d474e10 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d474bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd4d10 .functor NAND 1, L_0x55a15ddd5920, L_0x55a15ddd5ad0, C4<1>, C4<1>;
L_0x55a15ddd4da0 .functor NAND 1, L_0x55a15ddd4d10, L_0x55a15ddd4d10, C4<1>, C4<1>;
v0x55a15d475070_0 .net "in0", 0 0, L_0x55a15ddd5920;  alias, 1 drivers
v0x55a15d475150_0 .net "in1", 0 0, L_0x55a15ddd5ad0;  alias, 1 drivers
v0x55a15d475210_0 .net "out", 0 0, L_0x55a15ddd4da0;  alias, 1 drivers
v0x55a15d4752b0_0 .net "w0", 0 0, L_0x55a15ddd4d10;  1 drivers
S_0x55a15d4753f0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d474bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd4790 .functor NOT 1, L_0x55a15ddd5ad0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddd4990 .functor NOT 1, L_0x55a15ddd5920, C4<0>, C4<0>, C4<0>;
v0x55a15d476870_0 .net "in0", 0 0, L_0x55a15ddd5920;  alias, 1 drivers
v0x55a15d476960_0 .net "in1", 0 0, L_0x55a15ddd5ad0;  alias, 1 drivers
v0x55a15d476a70_0 .net "out", 0 0, L_0x55a15ddd4b90;  alias, 1 drivers
v0x55a15d476b10_0 .net "w0", 0 0, L_0x55a15ddd4720;  1 drivers
v0x55a15d476c00_0 .net "w1", 0 0, L_0x55a15ddd48d0;  1 drivers
S_0x55a15d475610 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4753f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd4690 .functor NAND 1, L_0x55a15ddd5920, L_0x55a15ddd4790, C4<1>, C4<1>;
L_0x55a15ddd4720 .functor NAND 1, L_0x55a15ddd4690, L_0x55a15ddd4690, C4<1>, C4<1>;
v0x55a15d475870_0 .net "in0", 0 0, L_0x55a15ddd5920;  alias, 1 drivers
v0x55a15d475930_0 .net "in1", 0 0, L_0x55a15ddd4790;  1 drivers
v0x55a15d4759d0_0 .net "out", 0 0, L_0x55a15ddd4720;  alias, 1 drivers
v0x55a15d475aa0_0 .net "w0", 0 0, L_0x55a15ddd4690;  1 drivers
S_0x55a15d475be0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4753f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd4840 .functor NAND 1, L_0x55a15ddd4990, L_0x55a15ddd5ad0, C4<1>, C4<1>;
L_0x55a15ddd48d0 .functor NAND 1, L_0x55a15ddd4840, L_0x55a15ddd4840, C4<1>, C4<1>;
v0x55a15d475e00_0 .net "in0", 0 0, L_0x55a15ddd4990;  1 drivers
v0x55a15d475ee0_0 .net "in1", 0 0, L_0x55a15ddd5ad0;  alias, 1 drivers
v0x55a15d475fd0_0 .net "out", 0 0, L_0x55a15ddd48d0;  alias, 1 drivers
v0x55a15d4760a0_0 .net "w0", 0 0, L_0x55a15ddd4840;  1 drivers
S_0x55a15d4761a0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4753f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd4a70 .functor NAND 1, L_0x55a15ddd4720, L_0x55a15ddd4720, C4<1>, C4<1>;
L_0x55a15ddd4b00 .functor NAND 1, L_0x55a15ddd48d0, L_0x55a15ddd48d0, C4<1>, C4<1>;
L_0x55a15ddd4b90 .functor NAND 1, L_0x55a15ddd4a70, L_0x55a15ddd4b00, C4<1>, C4<1>;
v0x55a15d4763f0_0 .net "in0", 0 0, L_0x55a15ddd4720;  alias, 1 drivers
v0x55a15d4764c0_0 .net "in1", 0 0, L_0x55a15ddd48d0;  alias, 1 drivers
v0x55a15d476590_0 .net "out", 0 0, L_0x55a15ddd4b90;  alias, 1 drivers
v0x55a15d476660_0 .net "w0", 0 0, L_0x55a15ddd4a70;  1 drivers
v0x55a15d476700_0 .net "w1", 0 0, L_0x55a15ddd4b00;  1 drivers
S_0x55a15d477070 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d474960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4791a0_0 .net "a", 0 0, L_0x55a15ddd4b90;  alias, 1 drivers
v0x55a15d479240_0 .net "b", 0 0, L_0x55a15ddd4010;  alias, 1 drivers
v0x55a15d479390_0 .net "carry", 0 0, L_0x55a15ddd56c0;  alias, 1 drivers
v0x55a15d479430_0 .net "sum", 0 0, L_0x55a15ddd5530;  alias, 1 drivers
S_0x55a15d4772d0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d477070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd5630 .functor NAND 1, L_0x55a15ddd4b90, L_0x55a15ddd4010, C4<1>, C4<1>;
L_0x55a15ddd56c0 .functor NAND 1, L_0x55a15ddd5630, L_0x55a15ddd5630, C4<1>, C4<1>;
v0x55a15d477510_0 .net "in0", 0 0, L_0x55a15ddd4b90;  alias, 1 drivers
v0x55a15d4775d0_0 .net "in1", 0 0, L_0x55a15ddd4010;  alias, 1 drivers
v0x55a15d477690_0 .net "out", 0 0, L_0x55a15ddd56c0;  alias, 1 drivers
v0x55a15d477730_0 .net "w0", 0 0, L_0x55a15ddd5630;  1 drivers
S_0x55a15d477830 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d477070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd4fd0 .functor NOT 1, L_0x55a15ddd4010, C4<0>, C4<0>, C4<0>;
L_0x55a15ddd5330 .functor NOT 1, L_0x55a15ddd4b90, C4<0>, C4<0>, C4<0>;
v0x55a15d478d20_0 .net "in0", 0 0, L_0x55a15ddd4b90;  alias, 1 drivers
v0x55a15d478dc0_0 .net "in1", 0 0, L_0x55a15ddd4010;  alias, 1 drivers
v0x55a15d478e80_0 .net "out", 0 0, L_0x55a15ddd5530;  alias, 1 drivers
v0x55a15d478f50_0 .net "w0", 0 0, L_0x55a15ddd4f10;  1 drivers
v0x55a15d479040_0 .net "w1", 0 0, L_0x55a15ddd5270;  1 drivers
S_0x55a15d477a50 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d477830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd4e80 .functor NAND 1, L_0x55a15ddd4b90, L_0x55a15ddd4fd0, C4<1>, C4<1>;
L_0x55a15ddd4f10 .functor NAND 1, L_0x55a15ddd4e80, L_0x55a15ddd4e80, C4<1>, C4<1>;
v0x55a15d477cb0_0 .net "in0", 0 0, L_0x55a15ddd4b90;  alias, 1 drivers
v0x55a15d477e00_0 .net "in1", 0 0, L_0x55a15ddd4fd0;  1 drivers
v0x55a15d477ec0_0 .net "out", 0 0, L_0x55a15ddd4f10;  alias, 1 drivers
v0x55a15d477f90_0 .net "w0", 0 0, L_0x55a15ddd4e80;  1 drivers
S_0x55a15d4780d0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d477830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd51e0 .functor NAND 1, L_0x55a15ddd5330, L_0x55a15ddd4010, C4<1>, C4<1>;
L_0x55a15ddd5270 .functor NAND 1, L_0x55a15ddd51e0, L_0x55a15ddd51e0, C4<1>, C4<1>;
v0x55a15d4782a0_0 .net "in0", 0 0, L_0x55a15ddd5330;  1 drivers
v0x55a15d478380_0 .net "in1", 0 0, L_0x55a15ddd4010;  alias, 1 drivers
v0x55a15d478490_0 .net "out", 0 0, L_0x55a15ddd5270;  alias, 1 drivers
v0x55a15d478530_0 .net "w0", 0 0, L_0x55a15ddd51e0;  1 drivers
S_0x55a15d478650 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d477830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd5410 .functor NAND 1, L_0x55a15ddd4f10, L_0x55a15ddd4f10, C4<1>, C4<1>;
L_0x55a15ddd54a0 .functor NAND 1, L_0x55a15ddd5270, L_0x55a15ddd5270, C4<1>, C4<1>;
L_0x55a15ddd5530 .functor NAND 1, L_0x55a15ddd5410, L_0x55a15ddd54a0, C4<1>, C4<1>;
v0x55a15d4788a0_0 .net "in0", 0 0, L_0x55a15ddd4f10;  alias, 1 drivers
v0x55a15d478970_0 .net "in1", 0 0, L_0x55a15ddd5270;  alias, 1 drivers
v0x55a15d478a40_0 .net "out", 0 0, L_0x55a15ddd5530;  alias, 1 drivers
v0x55a15d478b10_0 .net "w0", 0 0, L_0x55a15ddd5410;  1 drivers
v0x55a15d478bb0_0 .net "w1", 0 0, L_0x55a15ddd54a0;  1 drivers
S_0x55a15d479c20 .scope module, "fa22" "FULL_ADDER" 3 28, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddd6ea0 .functor OR 1, L_0x55a15ddd6e10, L_0x55a15ddd64f0, C4<0>, C4<0>;
v0x55a15d47e7b0_0 .net "a", 0 0, L_0x55a15ddd7070;  1 drivers
v0x55a15d47e900_0 .net "b", 0 0, L_0x55a15ddd7220;  1 drivers
v0x55a15d47ea50_0 .net "carry", 0 0, L_0x55a15ddd6ea0;  alias, 1 drivers
v0x55a15d47eaf0_0 .net "carry0", 0 0, L_0x55a15ddd64f0;  1 drivers
v0x55a15d47eb90_0 .net "carry1", 0 0, L_0x55a15ddd6e10;  1 drivers
v0x55a15d47ec80_0 .net "cin", 0 0, L_0x55a15ddd5750;  alias, 1 drivers
v0x55a15d47ed20_0 .net "sum", 0 0, L_0x55a15ddd6c80;  1 drivers
v0x55a15d47edc0_0 .net "sum0", 0 0, L_0x55a15ddd62e0;  1 drivers
S_0x55a15d479e70 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d479c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d47c020_0 .net "a", 0 0, L_0x55a15ddd7070;  alias, 1 drivers
v0x55a15d47c0c0_0 .net "b", 0 0, L_0x55a15ddd7220;  alias, 1 drivers
v0x55a15d47c180_0 .net "carry", 0 0, L_0x55a15ddd64f0;  alias, 1 drivers
v0x55a15d47c220_0 .net "sum", 0 0, L_0x55a15ddd62e0;  alias, 1 drivers
S_0x55a15d47a0d0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d479e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd6460 .functor NAND 1, L_0x55a15ddd7070, L_0x55a15ddd7220, C4<1>, C4<1>;
L_0x55a15ddd64f0 .functor NAND 1, L_0x55a15ddd6460, L_0x55a15ddd6460, C4<1>, C4<1>;
v0x55a15d47a330_0 .net "in0", 0 0, L_0x55a15ddd7070;  alias, 1 drivers
v0x55a15d47a410_0 .net "in1", 0 0, L_0x55a15ddd7220;  alias, 1 drivers
v0x55a15d47a4d0_0 .net "out", 0 0, L_0x55a15ddd64f0;  alias, 1 drivers
v0x55a15d47a570_0 .net "w0", 0 0, L_0x55a15ddd6460;  1 drivers
S_0x55a15d47a6b0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d479e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd5ee0 .functor NOT 1, L_0x55a15ddd7220, C4<0>, C4<0>, C4<0>;
L_0x55a15ddd60e0 .functor NOT 1, L_0x55a15ddd7070, C4<0>, C4<0>, C4<0>;
v0x55a15d47bb30_0 .net "in0", 0 0, L_0x55a15ddd7070;  alias, 1 drivers
v0x55a15d47bc20_0 .net "in1", 0 0, L_0x55a15ddd7220;  alias, 1 drivers
v0x55a15d47bd30_0 .net "out", 0 0, L_0x55a15ddd62e0;  alias, 1 drivers
v0x55a15d47bdd0_0 .net "w0", 0 0, L_0x55a15ddd5e70;  1 drivers
v0x55a15d47bec0_0 .net "w1", 0 0, L_0x55a15ddd6020;  1 drivers
S_0x55a15d47a8d0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d47a6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd5de0 .functor NAND 1, L_0x55a15ddd7070, L_0x55a15ddd5ee0, C4<1>, C4<1>;
L_0x55a15ddd5e70 .functor NAND 1, L_0x55a15ddd5de0, L_0x55a15ddd5de0, C4<1>, C4<1>;
v0x55a15d47ab30_0 .net "in0", 0 0, L_0x55a15ddd7070;  alias, 1 drivers
v0x55a15d47abf0_0 .net "in1", 0 0, L_0x55a15ddd5ee0;  1 drivers
v0x55a15d47ac90_0 .net "out", 0 0, L_0x55a15ddd5e70;  alias, 1 drivers
v0x55a15d47ad60_0 .net "w0", 0 0, L_0x55a15ddd5de0;  1 drivers
S_0x55a15d47aea0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d47a6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd5f90 .functor NAND 1, L_0x55a15ddd60e0, L_0x55a15ddd7220, C4<1>, C4<1>;
L_0x55a15ddd6020 .functor NAND 1, L_0x55a15ddd5f90, L_0x55a15ddd5f90, C4<1>, C4<1>;
v0x55a15d47b0c0_0 .net "in0", 0 0, L_0x55a15ddd60e0;  1 drivers
v0x55a15d47b1a0_0 .net "in1", 0 0, L_0x55a15ddd7220;  alias, 1 drivers
v0x55a15d47b290_0 .net "out", 0 0, L_0x55a15ddd6020;  alias, 1 drivers
v0x55a15d47b360_0 .net "w0", 0 0, L_0x55a15ddd5f90;  1 drivers
S_0x55a15d47b460 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d47a6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd61c0 .functor NAND 1, L_0x55a15ddd5e70, L_0x55a15ddd5e70, C4<1>, C4<1>;
L_0x55a15ddd6250 .functor NAND 1, L_0x55a15ddd6020, L_0x55a15ddd6020, C4<1>, C4<1>;
L_0x55a15ddd62e0 .functor NAND 1, L_0x55a15ddd61c0, L_0x55a15ddd6250, C4<1>, C4<1>;
v0x55a15d47b6b0_0 .net "in0", 0 0, L_0x55a15ddd5e70;  alias, 1 drivers
v0x55a15d47b780_0 .net "in1", 0 0, L_0x55a15ddd6020;  alias, 1 drivers
v0x55a15d47b850_0 .net "out", 0 0, L_0x55a15ddd62e0;  alias, 1 drivers
v0x55a15d47b920_0 .net "w0", 0 0, L_0x55a15ddd61c0;  1 drivers
v0x55a15d47b9c0_0 .net "w1", 0 0, L_0x55a15ddd6250;  1 drivers
S_0x55a15d47c330 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d479c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d47e460_0 .net "a", 0 0, L_0x55a15ddd62e0;  alias, 1 drivers
v0x55a15d47e500_0 .net "b", 0 0, L_0x55a15ddd5750;  alias, 1 drivers
v0x55a15d47e650_0 .net "carry", 0 0, L_0x55a15ddd6e10;  alias, 1 drivers
v0x55a15d47e6f0_0 .net "sum", 0 0, L_0x55a15ddd6c80;  alias, 1 drivers
S_0x55a15d47c590 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d47c330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd6d80 .functor NAND 1, L_0x55a15ddd62e0, L_0x55a15ddd5750, C4<1>, C4<1>;
L_0x55a15ddd6e10 .functor NAND 1, L_0x55a15ddd6d80, L_0x55a15ddd6d80, C4<1>, C4<1>;
v0x55a15d47c7d0_0 .net "in0", 0 0, L_0x55a15ddd62e0;  alias, 1 drivers
v0x55a15d47c890_0 .net "in1", 0 0, L_0x55a15ddd5750;  alias, 1 drivers
v0x55a15d47c950_0 .net "out", 0 0, L_0x55a15ddd6e10;  alias, 1 drivers
v0x55a15d47c9f0_0 .net "w0", 0 0, L_0x55a15ddd6d80;  1 drivers
S_0x55a15d47caf0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d47c330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd6720 .functor NOT 1, L_0x55a15ddd5750, C4<0>, C4<0>, C4<0>;
L_0x55a15ddd6a80 .functor NOT 1, L_0x55a15ddd62e0, C4<0>, C4<0>, C4<0>;
v0x55a15d47dfe0_0 .net "in0", 0 0, L_0x55a15ddd62e0;  alias, 1 drivers
v0x55a15d47e080_0 .net "in1", 0 0, L_0x55a15ddd5750;  alias, 1 drivers
v0x55a15d47e140_0 .net "out", 0 0, L_0x55a15ddd6c80;  alias, 1 drivers
v0x55a15d47e210_0 .net "w0", 0 0, L_0x55a15ddd6660;  1 drivers
v0x55a15d47e300_0 .net "w1", 0 0, L_0x55a15ddd69c0;  1 drivers
S_0x55a15d47cd10 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d47caf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd65d0 .functor NAND 1, L_0x55a15ddd62e0, L_0x55a15ddd6720, C4<1>, C4<1>;
L_0x55a15ddd6660 .functor NAND 1, L_0x55a15ddd65d0, L_0x55a15ddd65d0, C4<1>, C4<1>;
v0x55a15d47cf70_0 .net "in0", 0 0, L_0x55a15ddd62e0;  alias, 1 drivers
v0x55a15d47d0c0_0 .net "in1", 0 0, L_0x55a15ddd6720;  1 drivers
v0x55a15d47d180_0 .net "out", 0 0, L_0x55a15ddd6660;  alias, 1 drivers
v0x55a15d47d250_0 .net "w0", 0 0, L_0x55a15ddd65d0;  1 drivers
S_0x55a15d47d390 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d47caf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd6930 .functor NAND 1, L_0x55a15ddd6a80, L_0x55a15ddd5750, C4<1>, C4<1>;
L_0x55a15ddd69c0 .functor NAND 1, L_0x55a15ddd6930, L_0x55a15ddd6930, C4<1>, C4<1>;
v0x55a15d47d560_0 .net "in0", 0 0, L_0x55a15ddd6a80;  1 drivers
v0x55a15d47d640_0 .net "in1", 0 0, L_0x55a15ddd5750;  alias, 1 drivers
v0x55a15d47d750_0 .net "out", 0 0, L_0x55a15ddd69c0;  alias, 1 drivers
v0x55a15d47d7f0_0 .net "w0", 0 0, L_0x55a15ddd6930;  1 drivers
S_0x55a15d47d910 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d47caf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd6b60 .functor NAND 1, L_0x55a15ddd6660, L_0x55a15ddd6660, C4<1>, C4<1>;
L_0x55a15ddd6bf0 .functor NAND 1, L_0x55a15ddd69c0, L_0x55a15ddd69c0, C4<1>, C4<1>;
L_0x55a15ddd6c80 .functor NAND 1, L_0x55a15ddd6b60, L_0x55a15ddd6bf0, C4<1>, C4<1>;
v0x55a15d47db60_0 .net "in0", 0 0, L_0x55a15ddd6660;  alias, 1 drivers
v0x55a15d47dc30_0 .net "in1", 0 0, L_0x55a15ddd69c0;  alias, 1 drivers
v0x55a15d47dd00_0 .net "out", 0 0, L_0x55a15ddd6c80;  alias, 1 drivers
v0x55a15d47ddd0_0 .net "w0", 0 0, L_0x55a15ddd6b60;  1 drivers
v0x55a15d47de70_0 .net "w1", 0 0, L_0x55a15ddd6bf0;  1 drivers
S_0x55a15d47eee0 .scope module, "fa23" "FULL_ADDER" 3 29, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddd8600 .functor OR 1, L_0x55a15ddd8570, L_0x55a15ddd7c50, C4<0>, C4<0>;
v0x55a15d483a70_0 .net "a", 0 0, L_0x55a15ddd87d0;  1 drivers
v0x55a15d483bc0_0 .net "b", 0 0, L_0x55a15ddd8980;  1 drivers
v0x55a15d483d10_0 .net "carry", 0 0, L_0x55a15ddd8600;  alias, 1 drivers
v0x55a15d483db0_0 .net "carry0", 0 0, L_0x55a15ddd7c50;  1 drivers
v0x55a15d483e50_0 .net "carry1", 0 0, L_0x55a15ddd8570;  1 drivers
v0x55a15d483f40_0 .net "cin", 0 0, L_0x55a15ddd6ea0;  alias, 1 drivers
v0x55a15d483fe0_0 .net "sum", 0 0, L_0x55a15ddd83e0;  1 drivers
v0x55a15d484080_0 .net "sum0", 0 0, L_0x55a15ddd7a40;  1 drivers
S_0x55a15d47f130 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d47eee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4812e0_0 .net "a", 0 0, L_0x55a15ddd87d0;  alias, 1 drivers
v0x55a15d481380_0 .net "b", 0 0, L_0x55a15ddd8980;  alias, 1 drivers
v0x55a15d481440_0 .net "carry", 0 0, L_0x55a15ddd7c50;  alias, 1 drivers
v0x55a15d4814e0_0 .net "sum", 0 0, L_0x55a15ddd7a40;  alias, 1 drivers
S_0x55a15d47f390 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d47f130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd7bc0 .functor NAND 1, L_0x55a15ddd87d0, L_0x55a15ddd8980, C4<1>, C4<1>;
L_0x55a15ddd7c50 .functor NAND 1, L_0x55a15ddd7bc0, L_0x55a15ddd7bc0, C4<1>, C4<1>;
v0x55a15d47f5f0_0 .net "in0", 0 0, L_0x55a15ddd87d0;  alias, 1 drivers
v0x55a15d47f6d0_0 .net "in1", 0 0, L_0x55a15ddd8980;  alias, 1 drivers
v0x55a15d47f790_0 .net "out", 0 0, L_0x55a15ddd7c50;  alias, 1 drivers
v0x55a15d47f830_0 .net "w0", 0 0, L_0x55a15ddd7bc0;  1 drivers
S_0x55a15d47f970 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d47f130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd7640 .functor NOT 1, L_0x55a15ddd8980, C4<0>, C4<0>, C4<0>;
L_0x55a15ddd7840 .functor NOT 1, L_0x55a15ddd87d0, C4<0>, C4<0>, C4<0>;
v0x55a15d480df0_0 .net "in0", 0 0, L_0x55a15ddd87d0;  alias, 1 drivers
v0x55a15d480ee0_0 .net "in1", 0 0, L_0x55a15ddd8980;  alias, 1 drivers
v0x55a15d480ff0_0 .net "out", 0 0, L_0x55a15ddd7a40;  alias, 1 drivers
v0x55a15d481090_0 .net "w0", 0 0, L_0x55a15ddd75d0;  1 drivers
v0x55a15d481180_0 .net "w1", 0 0, L_0x55a15ddd7780;  1 drivers
S_0x55a15d47fb90 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d47f970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd7540 .functor NAND 1, L_0x55a15ddd87d0, L_0x55a15ddd7640, C4<1>, C4<1>;
L_0x55a15ddd75d0 .functor NAND 1, L_0x55a15ddd7540, L_0x55a15ddd7540, C4<1>, C4<1>;
v0x55a15d47fdf0_0 .net "in0", 0 0, L_0x55a15ddd87d0;  alias, 1 drivers
v0x55a15d47feb0_0 .net "in1", 0 0, L_0x55a15ddd7640;  1 drivers
v0x55a15d47ff50_0 .net "out", 0 0, L_0x55a15ddd75d0;  alias, 1 drivers
v0x55a15d480020_0 .net "w0", 0 0, L_0x55a15ddd7540;  1 drivers
S_0x55a15d480160 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d47f970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd76f0 .functor NAND 1, L_0x55a15ddd7840, L_0x55a15ddd8980, C4<1>, C4<1>;
L_0x55a15ddd7780 .functor NAND 1, L_0x55a15ddd76f0, L_0x55a15ddd76f0, C4<1>, C4<1>;
v0x55a15d480380_0 .net "in0", 0 0, L_0x55a15ddd7840;  1 drivers
v0x55a15d480460_0 .net "in1", 0 0, L_0x55a15ddd8980;  alias, 1 drivers
v0x55a15d480550_0 .net "out", 0 0, L_0x55a15ddd7780;  alias, 1 drivers
v0x55a15d480620_0 .net "w0", 0 0, L_0x55a15ddd76f0;  1 drivers
S_0x55a15d480720 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d47f970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd7920 .functor NAND 1, L_0x55a15ddd75d0, L_0x55a15ddd75d0, C4<1>, C4<1>;
L_0x55a15ddd79b0 .functor NAND 1, L_0x55a15ddd7780, L_0x55a15ddd7780, C4<1>, C4<1>;
L_0x55a15ddd7a40 .functor NAND 1, L_0x55a15ddd7920, L_0x55a15ddd79b0, C4<1>, C4<1>;
v0x55a15d480970_0 .net "in0", 0 0, L_0x55a15ddd75d0;  alias, 1 drivers
v0x55a15d480a40_0 .net "in1", 0 0, L_0x55a15ddd7780;  alias, 1 drivers
v0x55a15d480b10_0 .net "out", 0 0, L_0x55a15ddd7a40;  alias, 1 drivers
v0x55a15d480be0_0 .net "w0", 0 0, L_0x55a15ddd7920;  1 drivers
v0x55a15d480c80_0 .net "w1", 0 0, L_0x55a15ddd79b0;  1 drivers
S_0x55a15d4815f0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d47eee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d483720_0 .net "a", 0 0, L_0x55a15ddd7a40;  alias, 1 drivers
v0x55a15d4837c0_0 .net "b", 0 0, L_0x55a15ddd6ea0;  alias, 1 drivers
v0x55a15d483910_0 .net "carry", 0 0, L_0x55a15ddd8570;  alias, 1 drivers
v0x55a15d4839b0_0 .net "sum", 0 0, L_0x55a15ddd83e0;  alias, 1 drivers
S_0x55a15d481850 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4815f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd84e0 .functor NAND 1, L_0x55a15ddd7a40, L_0x55a15ddd6ea0, C4<1>, C4<1>;
L_0x55a15ddd8570 .functor NAND 1, L_0x55a15ddd84e0, L_0x55a15ddd84e0, C4<1>, C4<1>;
v0x55a15d481a90_0 .net "in0", 0 0, L_0x55a15ddd7a40;  alias, 1 drivers
v0x55a15d481b50_0 .net "in1", 0 0, L_0x55a15ddd6ea0;  alias, 1 drivers
v0x55a15d481c10_0 .net "out", 0 0, L_0x55a15ddd8570;  alias, 1 drivers
v0x55a15d481cb0_0 .net "w0", 0 0, L_0x55a15ddd84e0;  1 drivers
S_0x55a15d481db0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4815f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd7e80 .functor NOT 1, L_0x55a15ddd6ea0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddd81e0 .functor NOT 1, L_0x55a15ddd7a40, C4<0>, C4<0>, C4<0>;
v0x55a15d4832a0_0 .net "in0", 0 0, L_0x55a15ddd7a40;  alias, 1 drivers
v0x55a15d483340_0 .net "in1", 0 0, L_0x55a15ddd6ea0;  alias, 1 drivers
v0x55a15d483400_0 .net "out", 0 0, L_0x55a15ddd83e0;  alias, 1 drivers
v0x55a15d4834d0_0 .net "w0", 0 0, L_0x55a15ddd7dc0;  1 drivers
v0x55a15d4835c0_0 .net "w1", 0 0, L_0x55a15ddd8120;  1 drivers
S_0x55a15d481fd0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d481db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd7d30 .functor NAND 1, L_0x55a15ddd7a40, L_0x55a15ddd7e80, C4<1>, C4<1>;
L_0x55a15ddd7dc0 .functor NAND 1, L_0x55a15ddd7d30, L_0x55a15ddd7d30, C4<1>, C4<1>;
v0x55a15d482230_0 .net "in0", 0 0, L_0x55a15ddd7a40;  alias, 1 drivers
v0x55a15d482380_0 .net "in1", 0 0, L_0x55a15ddd7e80;  1 drivers
v0x55a15d482440_0 .net "out", 0 0, L_0x55a15ddd7dc0;  alias, 1 drivers
v0x55a15d482510_0 .net "w0", 0 0, L_0x55a15ddd7d30;  1 drivers
S_0x55a15d482650 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d481db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd8090 .functor NAND 1, L_0x55a15ddd81e0, L_0x55a15ddd6ea0, C4<1>, C4<1>;
L_0x55a15ddd8120 .functor NAND 1, L_0x55a15ddd8090, L_0x55a15ddd8090, C4<1>, C4<1>;
v0x55a15d482820_0 .net "in0", 0 0, L_0x55a15ddd81e0;  1 drivers
v0x55a15d482900_0 .net "in1", 0 0, L_0x55a15ddd6ea0;  alias, 1 drivers
v0x55a15d482a10_0 .net "out", 0 0, L_0x55a15ddd8120;  alias, 1 drivers
v0x55a15d482ab0_0 .net "w0", 0 0, L_0x55a15ddd8090;  1 drivers
S_0x55a15d482bd0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d481db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd82c0 .functor NAND 1, L_0x55a15ddd7dc0, L_0x55a15ddd7dc0, C4<1>, C4<1>;
L_0x55a15ddd8350 .functor NAND 1, L_0x55a15ddd8120, L_0x55a15ddd8120, C4<1>, C4<1>;
L_0x55a15ddd83e0 .functor NAND 1, L_0x55a15ddd82c0, L_0x55a15ddd8350, C4<1>, C4<1>;
v0x55a15d482e20_0 .net "in0", 0 0, L_0x55a15ddd7dc0;  alias, 1 drivers
v0x55a15d482ef0_0 .net "in1", 0 0, L_0x55a15ddd8120;  alias, 1 drivers
v0x55a15d482fc0_0 .net "out", 0 0, L_0x55a15ddd83e0;  alias, 1 drivers
v0x55a15d483090_0 .net "w0", 0 0, L_0x55a15ddd82c0;  1 drivers
v0x55a15d483130_0 .net "w1", 0 0, L_0x55a15ddd8350;  1 drivers
S_0x55a15d4841a0 .scope module, "fa24" "FULL_ADDER" 3 30, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddd9d70 .functor OR 1, L_0x55a15ddd9ce0, L_0x55a15ddd93c0, C4<0>, C4<0>;
v0x55a15d488db0_0 .net "a", 0 0, L_0x55a15ddd9f40;  1 drivers
v0x55a15d488f00_0 .net "b", 0 0, L_0x55a15ddda0f0;  1 drivers
v0x55a15d489050_0 .net "carry", 0 0, L_0x55a15ddd9d70;  alias, 1 drivers
v0x55a15d4890f0_0 .net "carry0", 0 0, L_0x55a15ddd93c0;  1 drivers
v0x55a15d489190_0 .net "carry1", 0 0, L_0x55a15ddd9ce0;  1 drivers
v0x55a15d489280_0 .net "cin", 0 0, L_0x55a15ddd8600;  alias, 1 drivers
v0x55a15d489320_0 .net "sum", 0 0, L_0x55a15ddd9b50;  1 drivers
v0x55a15d4893c0_0 .net "sum0", 0 0, L_0x55a15ddd91b0;  1 drivers
S_0x55a15d484500 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d4841a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4866b0_0 .net "a", 0 0, L_0x55a15ddd9f40;  alias, 1 drivers
v0x55a15d486750_0 .net "b", 0 0, L_0x55a15ddda0f0;  alias, 1 drivers
v0x55a15d486810_0 .net "carry", 0 0, L_0x55a15ddd93c0;  alias, 1 drivers
v0x55a15d4868b0_0 .net "sum", 0 0, L_0x55a15ddd91b0;  alias, 1 drivers
S_0x55a15d484760 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d484500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd9330 .functor NAND 1, L_0x55a15ddd9f40, L_0x55a15ddda0f0, C4<1>, C4<1>;
L_0x55a15ddd93c0 .functor NAND 1, L_0x55a15ddd9330, L_0x55a15ddd9330, C4<1>, C4<1>;
v0x55a15d4849c0_0 .net "in0", 0 0, L_0x55a15ddd9f40;  alias, 1 drivers
v0x55a15d484aa0_0 .net "in1", 0 0, L_0x55a15ddda0f0;  alias, 1 drivers
v0x55a15d484b60_0 .net "out", 0 0, L_0x55a15ddd93c0;  alias, 1 drivers
v0x55a15d484c00_0 .net "w0", 0 0, L_0x55a15ddd9330;  1 drivers
S_0x55a15d484d40 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d484500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd8db0 .functor NOT 1, L_0x55a15ddda0f0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddd8fb0 .functor NOT 1, L_0x55a15ddd9f40, C4<0>, C4<0>, C4<0>;
v0x55a15d4861c0_0 .net "in0", 0 0, L_0x55a15ddd9f40;  alias, 1 drivers
v0x55a15d4862b0_0 .net "in1", 0 0, L_0x55a15ddda0f0;  alias, 1 drivers
v0x55a15d4863c0_0 .net "out", 0 0, L_0x55a15ddd91b0;  alias, 1 drivers
v0x55a15d486460_0 .net "w0", 0 0, L_0x55a15ddd8d40;  1 drivers
v0x55a15d486550_0 .net "w1", 0 0, L_0x55a15ddd8ef0;  1 drivers
S_0x55a15d484f60 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d484d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd8cb0 .functor NAND 1, L_0x55a15ddd9f40, L_0x55a15ddd8db0, C4<1>, C4<1>;
L_0x55a15ddd8d40 .functor NAND 1, L_0x55a15ddd8cb0, L_0x55a15ddd8cb0, C4<1>, C4<1>;
v0x55a15d4851c0_0 .net "in0", 0 0, L_0x55a15ddd9f40;  alias, 1 drivers
v0x55a15d485280_0 .net "in1", 0 0, L_0x55a15ddd8db0;  1 drivers
v0x55a15d485320_0 .net "out", 0 0, L_0x55a15ddd8d40;  alias, 1 drivers
v0x55a15d4853f0_0 .net "w0", 0 0, L_0x55a15ddd8cb0;  1 drivers
S_0x55a15d485530 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d484d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd8e60 .functor NAND 1, L_0x55a15ddd8fb0, L_0x55a15ddda0f0, C4<1>, C4<1>;
L_0x55a15ddd8ef0 .functor NAND 1, L_0x55a15ddd8e60, L_0x55a15ddd8e60, C4<1>, C4<1>;
v0x55a15d485750_0 .net "in0", 0 0, L_0x55a15ddd8fb0;  1 drivers
v0x55a15d485830_0 .net "in1", 0 0, L_0x55a15ddda0f0;  alias, 1 drivers
v0x55a15d485920_0 .net "out", 0 0, L_0x55a15ddd8ef0;  alias, 1 drivers
v0x55a15d4859f0_0 .net "w0", 0 0, L_0x55a15ddd8e60;  1 drivers
S_0x55a15d485af0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d484d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd9090 .functor NAND 1, L_0x55a15ddd8d40, L_0x55a15ddd8d40, C4<1>, C4<1>;
L_0x55a15ddd9120 .functor NAND 1, L_0x55a15ddd8ef0, L_0x55a15ddd8ef0, C4<1>, C4<1>;
L_0x55a15ddd91b0 .functor NAND 1, L_0x55a15ddd9090, L_0x55a15ddd9120, C4<1>, C4<1>;
v0x55a15d485d40_0 .net "in0", 0 0, L_0x55a15ddd8d40;  alias, 1 drivers
v0x55a15d485e10_0 .net "in1", 0 0, L_0x55a15ddd8ef0;  alias, 1 drivers
v0x55a15d485ee0_0 .net "out", 0 0, L_0x55a15ddd91b0;  alias, 1 drivers
v0x55a15d485fb0_0 .net "w0", 0 0, L_0x55a15ddd9090;  1 drivers
v0x55a15d486050_0 .net "w1", 0 0, L_0x55a15ddd9120;  1 drivers
S_0x55a15d4869c0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d4841a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d488a60_0 .net "a", 0 0, L_0x55a15ddd91b0;  alias, 1 drivers
v0x55a15d488b00_0 .net "b", 0 0, L_0x55a15ddd8600;  alias, 1 drivers
v0x55a15d488c50_0 .net "carry", 0 0, L_0x55a15ddd9ce0;  alias, 1 drivers
v0x55a15d488cf0_0 .net "sum", 0 0, L_0x55a15ddd9b50;  alias, 1 drivers
S_0x55a15d486c20 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4869c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd9c50 .functor NAND 1, L_0x55a15ddd91b0, L_0x55a15ddd8600, C4<1>, C4<1>;
L_0x55a15ddd9ce0 .functor NAND 1, L_0x55a15ddd9c50, L_0x55a15ddd9c50, C4<1>, C4<1>;
v0x55a15d486e60_0 .net "in0", 0 0, L_0x55a15ddd91b0;  alias, 1 drivers
v0x55a15d486f20_0 .net "in1", 0 0, L_0x55a15ddd8600;  alias, 1 drivers
v0x55a15d486fe0_0 .net "out", 0 0, L_0x55a15ddd9ce0;  alias, 1 drivers
v0x55a15d487080_0 .net "w0", 0 0, L_0x55a15ddd9c50;  1 drivers
S_0x55a15d487180 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4869c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd95f0 .functor NOT 1, L_0x55a15ddd8600, C4<0>, C4<0>, C4<0>;
L_0x55a15ddd9950 .functor NOT 1, L_0x55a15ddd91b0, C4<0>, C4<0>, C4<0>;
v0x55a15d4885e0_0 .net "in0", 0 0, L_0x55a15ddd91b0;  alias, 1 drivers
v0x55a15d488680_0 .net "in1", 0 0, L_0x55a15ddd8600;  alias, 1 drivers
v0x55a15d488740_0 .net "out", 0 0, L_0x55a15ddd9b50;  alias, 1 drivers
v0x55a15d488810_0 .net "w0", 0 0, L_0x55a15ddd9530;  1 drivers
v0x55a15d488900_0 .net "w1", 0 0, L_0x55a15ddd9890;  1 drivers
S_0x55a15d4873a0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d487180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd94a0 .functor NAND 1, L_0x55a15ddd91b0, L_0x55a15ddd95f0, C4<1>, C4<1>;
L_0x55a15ddd9530 .functor NAND 1, L_0x55a15ddd94a0, L_0x55a15ddd94a0, C4<1>, C4<1>;
v0x55a15d487600_0 .net "in0", 0 0, L_0x55a15ddd91b0;  alias, 1 drivers
v0x55a15d4876c0_0 .net "in1", 0 0, L_0x55a15ddd95f0;  1 drivers
v0x55a15d487780_0 .net "out", 0 0, L_0x55a15ddd9530;  alias, 1 drivers
v0x55a15d487850_0 .net "w0", 0 0, L_0x55a15ddd94a0;  1 drivers
S_0x55a15d487990 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d487180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd9800 .functor NAND 1, L_0x55a15ddd9950, L_0x55a15ddd8600, C4<1>, C4<1>;
L_0x55a15ddd9890 .functor NAND 1, L_0x55a15ddd9800, L_0x55a15ddd9800, C4<1>, C4<1>;
v0x55a15d487b60_0 .net "in0", 0 0, L_0x55a15ddd9950;  1 drivers
v0x55a15d487c40_0 .net "in1", 0 0, L_0x55a15ddd8600;  alias, 1 drivers
v0x55a15d487d50_0 .net "out", 0 0, L_0x55a15ddd9890;  alias, 1 drivers
v0x55a15d487df0_0 .net "w0", 0 0, L_0x55a15ddd9800;  1 drivers
S_0x55a15d487f10 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d487180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddd9a30 .functor NAND 1, L_0x55a15ddd9530, L_0x55a15ddd9530, C4<1>, C4<1>;
L_0x55a15ddd9ac0 .functor NAND 1, L_0x55a15ddd9890, L_0x55a15ddd9890, C4<1>, C4<1>;
L_0x55a15ddd9b50 .functor NAND 1, L_0x55a15ddd9a30, L_0x55a15ddd9ac0, C4<1>, C4<1>;
v0x55a15d488160_0 .net "in0", 0 0, L_0x55a15ddd9530;  alias, 1 drivers
v0x55a15d488230_0 .net "in1", 0 0, L_0x55a15ddd9890;  alias, 1 drivers
v0x55a15d488300_0 .net "out", 0 0, L_0x55a15ddd9b50;  alias, 1 drivers
v0x55a15d4883d0_0 .net "w0", 0 0, L_0x55a15ddd9a30;  1 drivers
v0x55a15d488470_0 .net "w1", 0 0, L_0x55a15ddd9ac0;  1 drivers
S_0x55a15d4894e0 .scope module, "fa25" "FULL_ADDER" 3 31, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dddb4f0 .functor OR 1, L_0x55a15dddb460, L_0x55a15dddab40, C4<0>, C4<0>;
v0x55a15d48e070_0 .net "a", 0 0, L_0x55a15dddb6c0;  1 drivers
v0x55a15d48e1c0_0 .net "b", 0 0, L_0x55a15dddb870;  1 drivers
v0x55a15d48e310_0 .net "carry", 0 0, L_0x55a15dddb4f0;  alias, 1 drivers
v0x55a15d48e3b0_0 .net "carry0", 0 0, L_0x55a15dddab40;  1 drivers
v0x55a15d48e450_0 .net "carry1", 0 0, L_0x55a15dddb460;  1 drivers
v0x55a15d48e540_0 .net "cin", 0 0, L_0x55a15ddd9d70;  alias, 1 drivers
v0x55a15d48e5e0_0 .net "sum", 0 0, L_0x55a15dddb2d0;  1 drivers
v0x55a15d48e680_0 .net "sum0", 0 0, L_0x55a15ddda930;  1 drivers
S_0x55a15d489730 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d4894e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d48b8e0_0 .net "a", 0 0, L_0x55a15dddb6c0;  alias, 1 drivers
v0x55a15d48b980_0 .net "b", 0 0, L_0x55a15dddb870;  alias, 1 drivers
v0x55a15d48ba40_0 .net "carry", 0 0, L_0x55a15dddab40;  alias, 1 drivers
v0x55a15d48bae0_0 .net "sum", 0 0, L_0x55a15ddda930;  alias, 1 drivers
S_0x55a15d489990 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d489730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddaab0 .functor NAND 1, L_0x55a15dddb6c0, L_0x55a15dddb870, C4<1>, C4<1>;
L_0x55a15dddab40 .functor NAND 1, L_0x55a15dddaab0, L_0x55a15dddaab0, C4<1>, C4<1>;
v0x55a15d489bf0_0 .net "in0", 0 0, L_0x55a15dddb6c0;  alias, 1 drivers
v0x55a15d489cd0_0 .net "in1", 0 0, L_0x55a15dddb870;  alias, 1 drivers
v0x55a15d489d90_0 .net "out", 0 0, L_0x55a15dddab40;  alias, 1 drivers
v0x55a15d489e30_0 .net "w0", 0 0, L_0x55a15dddaab0;  1 drivers
S_0x55a15d489f70 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d489730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddda530 .functor NOT 1, L_0x55a15dddb870, C4<0>, C4<0>, C4<0>;
L_0x55a15ddda730 .functor NOT 1, L_0x55a15dddb6c0, C4<0>, C4<0>, C4<0>;
v0x55a15d48b3f0_0 .net "in0", 0 0, L_0x55a15dddb6c0;  alias, 1 drivers
v0x55a15d48b4e0_0 .net "in1", 0 0, L_0x55a15dddb870;  alias, 1 drivers
v0x55a15d48b5f0_0 .net "out", 0 0, L_0x55a15ddda930;  alias, 1 drivers
v0x55a15d48b690_0 .net "w0", 0 0, L_0x55a15ddda4c0;  1 drivers
v0x55a15d48b780_0 .net "w1", 0 0, L_0x55a15ddda670;  1 drivers
S_0x55a15d48a190 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d489f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddda430 .functor NAND 1, L_0x55a15dddb6c0, L_0x55a15ddda530, C4<1>, C4<1>;
L_0x55a15ddda4c0 .functor NAND 1, L_0x55a15ddda430, L_0x55a15ddda430, C4<1>, C4<1>;
v0x55a15d48a3f0_0 .net "in0", 0 0, L_0x55a15dddb6c0;  alias, 1 drivers
v0x55a15d48a4b0_0 .net "in1", 0 0, L_0x55a15ddda530;  1 drivers
v0x55a15d48a550_0 .net "out", 0 0, L_0x55a15ddda4c0;  alias, 1 drivers
v0x55a15d48a620_0 .net "w0", 0 0, L_0x55a15ddda430;  1 drivers
S_0x55a15d48a760 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d489f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddda5e0 .functor NAND 1, L_0x55a15ddda730, L_0x55a15dddb870, C4<1>, C4<1>;
L_0x55a15ddda670 .functor NAND 1, L_0x55a15ddda5e0, L_0x55a15ddda5e0, C4<1>, C4<1>;
v0x55a15d48a980_0 .net "in0", 0 0, L_0x55a15ddda730;  1 drivers
v0x55a15d48aa60_0 .net "in1", 0 0, L_0x55a15dddb870;  alias, 1 drivers
v0x55a15d48ab50_0 .net "out", 0 0, L_0x55a15ddda670;  alias, 1 drivers
v0x55a15d48ac20_0 .net "w0", 0 0, L_0x55a15ddda5e0;  1 drivers
S_0x55a15d48ad20 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d489f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddda810 .functor NAND 1, L_0x55a15ddda4c0, L_0x55a15ddda4c0, C4<1>, C4<1>;
L_0x55a15ddda8a0 .functor NAND 1, L_0x55a15ddda670, L_0x55a15ddda670, C4<1>, C4<1>;
L_0x55a15ddda930 .functor NAND 1, L_0x55a15ddda810, L_0x55a15ddda8a0, C4<1>, C4<1>;
v0x55a15d48af70_0 .net "in0", 0 0, L_0x55a15ddda4c0;  alias, 1 drivers
v0x55a15d48b040_0 .net "in1", 0 0, L_0x55a15ddda670;  alias, 1 drivers
v0x55a15d48b110_0 .net "out", 0 0, L_0x55a15ddda930;  alias, 1 drivers
v0x55a15d48b1e0_0 .net "w0", 0 0, L_0x55a15ddda810;  1 drivers
v0x55a15d48b280_0 .net "w1", 0 0, L_0x55a15ddda8a0;  1 drivers
S_0x55a15d48bbf0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d4894e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d48dd20_0 .net "a", 0 0, L_0x55a15ddda930;  alias, 1 drivers
v0x55a15d48ddc0_0 .net "b", 0 0, L_0x55a15ddd9d70;  alias, 1 drivers
v0x55a15d48df10_0 .net "carry", 0 0, L_0x55a15dddb460;  alias, 1 drivers
v0x55a15d48dfb0_0 .net "sum", 0 0, L_0x55a15dddb2d0;  alias, 1 drivers
S_0x55a15d48be50 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d48bbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddb3d0 .functor NAND 1, L_0x55a15ddda930, L_0x55a15ddd9d70, C4<1>, C4<1>;
L_0x55a15dddb460 .functor NAND 1, L_0x55a15dddb3d0, L_0x55a15dddb3d0, C4<1>, C4<1>;
v0x55a15d48c090_0 .net "in0", 0 0, L_0x55a15ddda930;  alias, 1 drivers
v0x55a15d48c150_0 .net "in1", 0 0, L_0x55a15ddd9d70;  alias, 1 drivers
v0x55a15d48c210_0 .net "out", 0 0, L_0x55a15dddb460;  alias, 1 drivers
v0x55a15d48c2b0_0 .net "w0", 0 0, L_0x55a15dddb3d0;  1 drivers
S_0x55a15d48c3b0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d48bbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddad70 .functor NOT 1, L_0x55a15ddd9d70, C4<0>, C4<0>, C4<0>;
L_0x55a15dddb0d0 .functor NOT 1, L_0x55a15ddda930, C4<0>, C4<0>, C4<0>;
v0x55a15d48d8a0_0 .net "in0", 0 0, L_0x55a15ddda930;  alias, 1 drivers
v0x55a15d48d940_0 .net "in1", 0 0, L_0x55a15ddd9d70;  alias, 1 drivers
v0x55a15d48da00_0 .net "out", 0 0, L_0x55a15dddb2d0;  alias, 1 drivers
v0x55a15d48dad0_0 .net "w0", 0 0, L_0x55a15dddacb0;  1 drivers
v0x55a15d48dbc0_0 .net "w1", 0 0, L_0x55a15dddb010;  1 drivers
S_0x55a15d48c5d0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d48c3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddac20 .functor NAND 1, L_0x55a15ddda930, L_0x55a15dddad70, C4<1>, C4<1>;
L_0x55a15dddacb0 .functor NAND 1, L_0x55a15dddac20, L_0x55a15dddac20, C4<1>, C4<1>;
v0x55a15d48c830_0 .net "in0", 0 0, L_0x55a15ddda930;  alias, 1 drivers
v0x55a15d48c980_0 .net "in1", 0 0, L_0x55a15dddad70;  1 drivers
v0x55a15d48ca40_0 .net "out", 0 0, L_0x55a15dddacb0;  alias, 1 drivers
v0x55a15d48cb10_0 .net "w0", 0 0, L_0x55a15dddac20;  1 drivers
S_0x55a15d48cc50 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d48c3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddaf80 .functor NAND 1, L_0x55a15dddb0d0, L_0x55a15ddd9d70, C4<1>, C4<1>;
L_0x55a15dddb010 .functor NAND 1, L_0x55a15dddaf80, L_0x55a15dddaf80, C4<1>, C4<1>;
v0x55a15d48ce20_0 .net "in0", 0 0, L_0x55a15dddb0d0;  1 drivers
v0x55a15d48cf00_0 .net "in1", 0 0, L_0x55a15ddd9d70;  alias, 1 drivers
v0x55a15d48d010_0 .net "out", 0 0, L_0x55a15dddb010;  alias, 1 drivers
v0x55a15d48d0b0_0 .net "w0", 0 0, L_0x55a15dddaf80;  1 drivers
S_0x55a15d48d1d0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d48c3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddb1b0 .functor NAND 1, L_0x55a15dddacb0, L_0x55a15dddacb0, C4<1>, C4<1>;
L_0x55a15dddb240 .functor NAND 1, L_0x55a15dddb010, L_0x55a15dddb010, C4<1>, C4<1>;
L_0x55a15dddb2d0 .functor NAND 1, L_0x55a15dddb1b0, L_0x55a15dddb240, C4<1>, C4<1>;
v0x55a15d48d420_0 .net "in0", 0 0, L_0x55a15dddacb0;  alias, 1 drivers
v0x55a15d48d4f0_0 .net "in1", 0 0, L_0x55a15dddb010;  alias, 1 drivers
v0x55a15d48d5c0_0 .net "out", 0 0, L_0x55a15dddb2d0;  alias, 1 drivers
v0x55a15d48d690_0 .net "w0", 0 0, L_0x55a15dddb1b0;  1 drivers
v0x55a15d48d730_0 .net "w1", 0 0, L_0x55a15dddb240;  1 drivers
S_0x55a15d48e7a0 .scope module, "fa26" "FULL_ADDER" 3 32, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dddcc80 .functor OR 1, L_0x55a15dddcbf0, L_0x55a15dddc2d0, C4<0>, C4<0>;
v0x55a15d493330_0 .net "a", 0 0, L_0x55a15dddce50;  1 drivers
v0x55a15d493480_0 .net "b", 0 0, L_0x55a15dddd000;  1 drivers
v0x55a15d4935d0_0 .net "carry", 0 0, L_0x55a15dddcc80;  alias, 1 drivers
v0x55a15d493670_0 .net "carry0", 0 0, L_0x55a15dddc2d0;  1 drivers
v0x55a15d493710_0 .net "carry1", 0 0, L_0x55a15dddcbf0;  1 drivers
v0x55a15d493800_0 .net "cin", 0 0, L_0x55a15dddb4f0;  alias, 1 drivers
v0x55a15d4938a0_0 .net "sum", 0 0, L_0x55a15dddca60;  1 drivers
v0x55a15d493940_0 .net "sum0", 0 0, L_0x55a15dddc0c0;  1 drivers
S_0x55a15d48e9f0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d48e7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d490ba0_0 .net "a", 0 0, L_0x55a15dddce50;  alias, 1 drivers
v0x55a15d490c40_0 .net "b", 0 0, L_0x55a15dddd000;  alias, 1 drivers
v0x55a15d490d00_0 .net "carry", 0 0, L_0x55a15dddc2d0;  alias, 1 drivers
v0x55a15d490da0_0 .net "sum", 0 0, L_0x55a15dddc0c0;  alias, 1 drivers
S_0x55a15d48ec50 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d48e9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddc240 .functor NAND 1, L_0x55a15dddce50, L_0x55a15dddd000, C4<1>, C4<1>;
L_0x55a15dddc2d0 .functor NAND 1, L_0x55a15dddc240, L_0x55a15dddc240, C4<1>, C4<1>;
v0x55a15d48eeb0_0 .net "in0", 0 0, L_0x55a15dddce50;  alias, 1 drivers
v0x55a15d48ef90_0 .net "in1", 0 0, L_0x55a15dddd000;  alias, 1 drivers
v0x55a15d48f050_0 .net "out", 0 0, L_0x55a15dddc2d0;  alias, 1 drivers
v0x55a15d48f0f0_0 .net "w0", 0 0, L_0x55a15dddc240;  1 drivers
S_0x55a15d48f230 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d48e9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddbcc0 .functor NOT 1, L_0x55a15dddd000, C4<0>, C4<0>, C4<0>;
L_0x55a15dddbec0 .functor NOT 1, L_0x55a15dddce50, C4<0>, C4<0>, C4<0>;
v0x55a15d4906b0_0 .net "in0", 0 0, L_0x55a15dddce50;  alias, 1 drivers
v0x55a15d4907a0_0 .net "in1", 0 0, L_0x55a15dddd000;  alias, 1 drivers
v0x55a15d4908b0_0 .net "out", 0 0, L_0x55a15dddc0c0;  alias, 1 drivers
v0x55a15d490950_0 .net "w0", 0 0, L_0x55a15dddbc50;  1 drivers
v0x55a15d490a40_0 .net "w1", 0 0, L_0x55a15dddbe00;  1 drivers
S_0x55a15d48f450 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d48f230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddbbc0 .functor NAND 1, L_0x55a15dddce50, L_0x55a15dddbcc0, C4<1>, C4<1>;
L_0x55a15dddbc50 .functor NAND 1, L_0x55a15dddbbc0, L_0x55a15dddbbc0, C4<1>, C4<1>;
v0x55a15d48f6b0_0 .net "in0", 0 0, L_0x55a15dddce50;  alias, 1 drivers
v0x55a15d48f770_0 .net "in1", 0 0, L_0x55a15dddbcc0;  1 drivers
v0x55a15d48f810_0 .net "out", 0 0, L_0x55a15dddbc50;  alias, 1 drivers
v0x55a15d48f8e0_0 .net "w0", 0 0, L_0x55a15dddbbc0;  1 drivers
S_0x55a15d48fa20 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d48f230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddbd70 .functor NAND 1, L_0x55a15dddbec0, L_0x55a15dddd000, C4<1>, C4<1>;
L_0x55a15dddbe00 .functor NAND 1, L_0x55a15dddbd70, L_0x55a15dddbd70, C4<1>, C4<1>;
v0x55a15d48fc40_0 .net "in0", 0 0, L_0x55a15dddbec0;  1 drivers
v0x55a15d48fd20_0 .net "in1", 0 0, L_0x55a15dddd000;  alias, 1 drivers
v0x55a15d48fe10_0 .net "out", 0 0, L_0x55a15dddbe00;  alias, 1 drivers
v0x55a15d48fee0_0 .net "w0", 0 0, L_0x55a15dddbd70;  1 drivers
S_0x55a15d48ffe0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d48f230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddbfa0 .functor NAND 1, L_0x55a15dddbc50, L_0x55a15dddbc50, C4<1>, C4<1>;
L_0x55a15dddc030 .functor NAND 1, L_0x55a15dddbe00, L_0x55a15dddbe00, C4<1>, C4<1>;
L_0x55a15dddc0c0 .functor NAND 1, L_0x55a15dddbfa0, L_0x55a15dddc030, C4<1>, C4<1>;
v0x55a15d490230_0 .net "in0", 0 0, L_0x55a15dddbc50;  alias, 1 drivers
v0x55a15d490300_0 .net "in1", 0 0, L_0x55a15dddbe00;  alias, 1 drivers
v0x55a15d4903d0_0 .net "out", 0 0, L_0x55a15dddc0c0;  alias, 1 drivers
v0x55a15d4904a0_0 .net "w0", 0 0, L_0x55a15dddbfa0;  1 drivers
v0x55a15d490540_0 .net "w1", 0 0, L_0x55a15dddc030;  1 drivers
S_0x55a15d490eb0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d48e7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d492fe0_0 .net "a", 0 0, L_0x55a15dddc0c0;  alias, 1 drivers
v0x55a15d493080_0 .net "b", 0 0, L_0x55a15dddb4f0;  alias, 1 drivers
v0x55a15d4931d0_0 .net "carry", 0 0, L_0x55a15dddcbf0;  alias, 1 drivers
v0x55a15d493270_0 .net "sum", 0 0, L_0x55a15dddca60;  alias, 1 drivers
S_0x55a15d491110 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d490eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddcb60 .functor NAND 1, L_0x55a15dddc0c0, L_0x55a15dddb4f0, C4<1>, C4<1>;
L_0x55a15dddcbf0 .functor NAND 1, L_0x55a15dddcb60, L_0x55a15dddcb60, C4<1>, C4<1>;
v0x55a15d491350_0 .net "in0", 0 0, L_0x55a15dddc0c0;  alias, 1 drivers
v0x55a15d491410_0 .net "in1", 0 0, L_0x55a15dddb4f0;  alias, 1 drivers
v0x55a15d4914d0_0 .net "out", 0 0, L_0x55a15dddcbf0;  alias, 1 drivers
v0x55a15d491570_0 .net "w0", 0 0, L_0x55a15dddcb60;  1 drivers
S_0x55a15d491670 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d490eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddc500 .functor NOT 1, L_0x55a15dddb4f0, C4<0>, C4<0>, C4<0>;
L_0x55a15dddc860 .functor NOT 1, L_0x55a15dddc0c0, C4<0>, C4<0>, C4<0>;
v0x55a15d492b60_0 .net "in0", 0 0, L_0x55a15dddc0c0;  alias, 1 drivers
v0x55a15d492c00_0 .net "in1", 0 0, L_0x55a15dddb4f0;  alias, 1 drivers
v0x55a15d492cc0_0 .net "out", 0 0, L_0x55a15dddca60;  alias, 1 drivers
v0x55a15d492d90_0 .net "w0", 0 0, L_0x55a15dddc440;  1 drivers
v0x55a15d492e80_0 .net "w1", 0 0, L_0x55a15dddc7a0;  1 drivers
S_0x55a15d491890 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d491670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddc3b0 .functor NAND 1, L_0x55a15dddc0c0, L_0x55a15dddc500, C4<1>, C4<1>;
L_0x55a15dddc440 .functor NAND 1, L_0x55a15dddc3b0, L_0x55a15dddc3b0, C4<1>, C4<1>;
v0x55a15d491af0_0 .net "in0", 0 0, L_0x55a15dddc0c0;  alias, 1 drivers
v0x55a15d491c40_0 .net "in1", 0 0, L_0x55a15dddc500;  1 drivers
v0x55a15d491d00_0 .net "out", 0 0, L_0x55a15dddc440;  alias, 1 drivers
v0x55a15d491dd0_0 .net "w0", 0 0, L_0x55a15dddc3b0;  1 drivers
S_0x55a15d491f10 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d491670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddc710 .functor NAND 1, L_0x55a15dddc860, L_0x55a15dddb4f0, C4<1>, C4<1>;
L_0x55a15dddc7a0 .functor NAND 1, L_0x55a15dddc710, L_0x55a15dddc710, C4<1>, C4<1>;
v0x55a15d4920e0_0 .net "in0", 0 0, L_0x55a15dddc860;  1 drivers
v0x55a15d4921c0_0 .net "in1", 0 0, L_0x55a15dddb4f0;  alias, 1 drivers
v0x55a15d4922d0_0 .net "out", 0 0, L_0x55a15dddc7a0;  alias, 1 drivers
v0x55a15d492370_0 .net "w0", 0 0, L_0x55a15dddc710;  1 drivers
S_0x55a15d492490 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d491670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddc940 .functor NAND 1, L_0x55a15dddc440, L_0x55a15dddc440, C4<1>, C4<1>;
L_0x55a15dddc9d0 .functor NAND 1, L_0x55a15dddc7a0, L_0x55a15dddc7a0, C4<1>, C4<1>;
L_0x55a15dddca60 .functor NAND 1, L_0x55a15dddc940, L_0x55a15dddc9d0, C4<1>, C4<1>;
v0x55a15d4926e0_0 .net "in0", 0 0, L_0x55a15dddc440;  alias, 1 drivers
v0x55a15d4927b0_0 .net "in1", 0 0, L_0x55a15dddc7a0;  alias, 1 drivers
v0x55a15d492880_0 .net "out", 0 0, L_0x55a15dddca60;  alias, 1 drivers
v0x55a15d492950_0 .net "w0", 0 0, L_0x55a15dddc940;  1 drivers
v0x55a15d4929f0_0 .net "w1", 0 0, L_0x55a15dddc9d0;  1 drivers
S_0x55a15d493a60 .scope module, "fa27" "FULL_ADDER" 3 33, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddde420 .functor OR 1, L_0x55a15ddde390, L_0x55a15dddda70, C4<0>, C4<0>;
v0x55a15d4985f0_0 .net "a", 0 0, L_0x55a15ddde5f0;  1 drivers
v0x55a15d498740_0 .net "b", 0 0, L_0x55a15ddde7a0;  1 drivers
v0x55a15d498890_0 .net "carry", 0 0, L_0x55a15ddde420;  alias, 1 drivers
v0x55a15d498930_0 .net "carry0", 0 0, L_0x55a15dddda70;  1 drivers
v0x55a15d4989d0_0 .net "carry1", 0 0, L_0x55a15ddde390;  1 drivers
v0x55a15d498ac0_0 .net "cin", 0 0, L_0x55a15dddcc80;  alias, 1 drivers
v0x55a15d498b60_0 .net "sum", 0 0, L_0x55a15ddde200;  1 drivers
v0x55a15d498c00_0 .net "sum0", 0 0, L_0x55a15dddd860;  1 drivers
S_0x55a15d493cb0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d493a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d495e60_0 .net "a", 0 0, L_0x55a15ddde5f0;  alias, 1 drivers
v0x55a15d495f00_0 .net "b", 0 0, L_0x55a15ddde7a0;  alias, 1 drivers
v0x55a15d495fc0_0 .net "carry", 0 0, L_0x55a15dddda70;  alias, 1 drivers
v0x55a15d496060_0 .net "sum", 0 0, L_0x55a15dddd860;  alias, 1 drivers
S_0x55a15d493f10 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d493cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddd9e0 .functor NAND 1, L_0x55a15ddde5f0, L_0x55a15ddde7a0, C4<1>, C4<1>;
L_0x55a15dddda70 .functor NAND 1, L_0x55a15dddd9e0, L_0x55a15dddd9e0, C4<1>, C4<1>;
v0x55a15d494170_0 .net "in0", 0 0, L_0x55a15ddde5f0;  alias, 1 drivers
v0x55a15d494250_0 .net "in1", 0 0, L_0x55a15ddde7a0;  alias, 1 drivers
v0x55a15d494310_0 .net "out", 0 0, L_0x55a15dddda70;  alias, 1 drivers
v0x55a15d4943b0_0 .net "w0", 0 0, L_0x55a15dddd9e0;  1 drivers
S_0x55a15d4944f0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d493cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddd460 .functor NOT 1, L_0x55a15ddde7a0, C4<0>, C4<0>, C4<0>;
L_0x55a15dddd660 .functor NOT 1, L_0x55a15ddde5f0, C4<0>, C4<0>, C4<0>;
v0x55a15d495970_0 .net "in0", 0 0, L_0x55a15ddde5f0;  alias, 1 drivers
v0x55a15d495a60_0 .net "in1", 0 0, L_0x55a15ddde7a0;  alias, 1 drivers
v0x55a15d495b70_0 .net "out", 0 0, L_0x55a15dddd860;  alias, 1 drivers
v0x55a15d495c10_0 .net "w0", 0 0, L_0x55a15dddd3f0;  1 drivers
v0x55a15d495d00_0 .net "w1", 0 0, L_0x55a15dddd5a0;  1 drivers
S_0x55a15d494710 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4944f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddd360 .functor NAND 1, L_0x55a15ddde5f0, L_0x55a15dddd460, C4<1>, C4<1>;
L_0x55a15dddd3f0 .functor NAND 1, L_0x55a15dddd360, L_0x55a15dddd360, C4<1>, C4<1>;
v0x55a15d494970_0 .net "in0", 0 0, L_0x55a15ddde5f0;  alias, 1 drivers
v0x55a15d494a30_0 .net "in1", 0 0, L_0x55a15dddd460;  1 drivers
v0x55a15d494ad0_0 .net "out", 0 0, L_0x55a15dddd3f0;  alias, 1 drivers
v0x55a15d494ba0_0 .net "w0", 0 0, L_0x55a15dddd360;  1 drivers
S_0x55a15d494ce0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4944f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddd510 .functor NAND 1, L_0x55a15dddd660, L_0x55a15ddde7a0, C4<1>, C4<1>;
L_0x55a15dddd5a0 .functor NAND 1, L_0x55a15dddd510, L_0x55a15dddd510, C4<1>, C4<1>;
v0x55a15d494f00_0 .net "in0", 0 0, L_0x55a15dddd660;  1 drivers
v0x55a15d494fe0_0 .net "in1", 0 0, L_0x55a15ddde7a0;  alias, 1 drivers
v0x55a15d4950d0_0 .net "out", 0 0, L_0x55a15dddd5a0;  alias, 1 drivers
v0x55a15d4951a0_0 .net "w0", 0 0, L_0x55a15dddd510;  1 drivers
S_0x55a15d4952a0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4944f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddd740 .functor NAND 1, L_0x55a15dddd3f0, L_0x55a15dddd3f0, C4<1>, C4<1>;
L_0x55a15dddd7d0 .functor NAND 1, L_0x55a15dddd5a0, L_0x55a15dddd5a0, C4<1>, C4<1>;
L_0x55a15dddd860 .functor NAND 1, L_0x55a15dddd740, L_0x55a15dddd7d0, C4<1>, C4<1>;
v0x55a15d4954f0_0 .net "in0", 0 0, L_0x55a15dddd3f0;  alias, 1 drivers
v0x55a15d4955c0_0 .net "in1", 0 0, L_0x55a15dddd5a0;  alias, 1 drivers
v0x55a15d495690_0 .net "out", 0 0, L_0x55a15dddd860;  alias, 1 drivers
v0x55a15d495760_0 .net "w0", 0 0, L_0x55a15dddd740;  1 drivers
v0x55a15d495800_0 .net "w1", 0 0, L_0x55a15dddd7d0;  1 drivers
S_0x55a15d496170 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d493a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4982a0_0 .net "a", 0 0, L_0x55a15dddd860;  alias, 1 drivers
v0x55a15d498340_0 .net "b", 0 0, L_0x55a15dddcc80;  alias, 1 drivers
v0x55a15d498490_0 .net "carry", 0 0, L_0x55a15ddde390;  alias, 1 drivers
v0x55a15d498530_0 .net "sum", 0 0, L_0x55a15ddde200;  alias, 1 drivers
S_0x55a15d4963d0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d496170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddde300 .functor NAND 1, L_0x55a15dddd860, L_0x55a15dddcc80, C4<1>, C4<1>;
L_0x55a15ddde390 .functor NAND 1, L_0x55a15ddde300, L_0x55a15ddde300, C4<1>, C4<1>;
v0x55a15d496610_0 .net "in0", 0 0, L_0x55a15dddd860;  alias, 1 drivers
v0x55a15d4966d0_0 .net "in1", 0 0, L_0x55a15dddcc80;  alias, 1 drivers
v0x55a15d496790_0 .net "out", 0 0, L_0x55a15ddde390;  alias, 1 drivers
v0x55a15d496830_0 .net "w0", 0 0, L_0x55a15ddde300;  1 drivers
S_0x55a15d496930 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d496170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddddca0 .functor NOT 1, L_0x55a15dddcc80, C4<0>, C4<0>, C4<0>;
L_0x55a15ddde000 .functor NOT 1, L_0x55a15dddd860, C4<0>, C4<0>, C4<0>;
v0x55a15d497e20_0 .net "in0", 0 0, L_0x55a15dddd860;  alias, 1 drivers
v0x55a15d497ec0_0 .net "in1", 0 0, L_0x55a15dddcc80;  alias, 1 drivers
v0x55a15d497f80_0 .net "out", 0 0, L_0x55a15ddde200;  alias, 1 drivers
v0x55a15d498050_0 .net "w0", 0 0, L_0x55a15ddddbe0;  1 drivers
v0x55a15d498140_0 .net "w1", 0 0, L_0x55a15ddddf40;  1 drivers
S_0x55a15d496b50 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d496930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddddb50 .functor NAND 1, L_0x55a15dddd860, L_0x55a15ddddca0, C4<1>, C4<1>;
L_0x55a15ddddbe0 .functor NAND 1, L_0x55a15ddddb50, L_0x55a15ddddb50, C4<1>, C4<1>;
v0x55a15d496db0_0 .net "in0", 0 0, L_0x55a15dddd860;  alias, 1 drivers
v0x55a15d496f00_0 .net "in1", 0 0, L_0x55a15ddddca0;  1 drivers
v0x55a15d496fc0_0 .net "out", 0 0, L_0x55a15ddddbe0;  alias, 1 drivers
v0x55a15d497090_0 .net "w0", 0 0, L_0x55a15ddddb50;  1 drivers
S_0x55a15d4971d0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d496930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddddeb0 .functor NAND 1, L_0x55a15ddde000, L_0x55a15dddcc80, C4<1>, C4<1>;
L_0x55a15ddddf40 .functor NAND 1, L_0x55a15ddddeb0, L_0x55a15ddddeb0, C4<1>, C4<1>;
v0x55a15d4973a0_0 .net "in0", 0 0, L_0x55a15ddde000;  1 drivers
v0x55a15d497480_0 .net "in1", 0 0, L_0x55a15dddcc80;  alias, 1 drivers
v0x55a15d497590_0 .net "out", 0 0, L_0x55a15ddddf40;  alias, 1 drivers
v0x55a15d497630_0 .net "w0", 0 0, L_0x55a15ddddeb0;  1 drivers
S_0x55a15d497750 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d496930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddde0e0 .functor NAND 1, L_0x55a15ddddbe0, L_0x55a15ddddbe0, C4<1>, C4<1>;
L_0x55a15ddde170 .functor NAND 1, L_0x55a15ddddf40, L_0x55a15ddddf40, C4<1>, C4<1>;
L_0x55a15ddde200 .functor NAND 1, L_0x55a15ddde0e0, L_0x55a15ddde170, C4<1>, C4<1>;
v0x55a15d4979a0_0 .net "in0", 0 0, L_0x55a15ddddbe0;  alias, 1 drivers
v0x55a15d497a70_0 .net "in1", 0 0, L_0x55a15ddddf40;  alias, 1 drivers
v0x55a15d497b40_0 .net "out", 0 0, L_0x55a15ddde200;  alias, 1 drivers
v0x55a15d497c10_0 .net "w0", 0 0, L_0x55a15ddde0e0;  1 drivers
v0x55a15d497cb0_0 .net "w1", 0 0, L_0x55a15ddde170;  1 drivers
S_0x55a15d498d20 .scope module, "fa28" "FULL_ADDER" 3 34, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dddfbd0 .functor OR 1, L_0x55a15dddfb40, L_0x55a15dddf220, C4<0>, C4<0>;
v0x55a15d49d8b0_0 .net "a", 0 0, L_0x55a15dddfda0;  1 drivers
v0x55a15d49da00_0 .net "b", 0 0, L_0x55a15dddff50;  1 drivers
v0x55a15d49db50_0 .net "carry", 0 0, L_0x55a15dddfbd0;  alias, 1 drivers
v0x55a15d49dbf0_0 .net "carry0", 0 0, L_0x55a15dddf220;  1 drivers
v0x55a15d49dc90_0 .net "carry1", 0 0, L_0x55a15dddfb40;  1 drivers
v0x55a15d49dd80_0 .net "cin", 0 0, L_0x55a15ddde420;  alias, 1 drivers
v0x55a15d49de20_0 .net "sum", 0 0, L_0x55a15dddf9b0;  1 drivers
v0x55a15d49dec0_0 .net "sum0", 0 0, L_0x55a15dddf010;  1 drivers
S_0x55a15d498f70 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d498d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d49b120_0 .net "a", 0 0, L_0x55a15dddfda0;  alias, 1 drivers
v0x55a15d49b1c0_0 .net "b", 0 0, L_0x55a15dddff50;  alias, 1 drivers
v0x55a15d49b280_0 .net "carry", 0 0, L_0x55a15dddf220;  alias, 1 drivers
v0x55a15d49b320_0 .net "sum", 0 0, L_0x55a15dddf010;  alias, 1 drivers
S_0x55a15d4991d0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d498f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddf190 .functor NAND 1, L_0x55a15dddfda0, L_0x55a15dddff50, C4<1>, C4<1>;
L_0x55a15dddf220 .functor NAND 1, L_0x55a15dddf190, L_0x55a15dddf190, C4<1>, C4<1>;
v0x55a15d499430_0 .net "in0", 0 0, L_0x55a15dddfda0;  alias, 1 drivers
v0x55a15d499510_0 .net "in1", 0 0, L_0x55a15dddff50;  alias, 1 drivers
v0x55a15d4995d0_0 .net "out", 0 0, L_0x55a15dddf220;  alias, 1 drivers
v0x55a15d499670_0 .net "w0", 0 0, L_0x55a15dddf190;  1 drivers
S_0x55a15d4997b0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d498f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddec10 .functor NOT 1, L_0x55a15dddff50, C4<0>, C4<0>, C4<0>;
L_0x55a15dddee10 .functor NOT 1, L_0x55a15dddfda0, C4<0>, C4<0>, C4<0>;
v0x55a15d49ac30_0 .net "in0", 0 0, L_0x55a15dddfda0;  alias, 1 drivers
v0x55a15d49ad20_0 .net "in1", 0 0, L_0x55a15dddff50;  alias, 1 drivers
v0x55a15d49ae30_0 .net "out", 0 0, L_0x55a15dddf010;  alias, 1 drivers
v0x55a15d49aed0_0 .net "w0", 0 0, L_0x55a15dddeba0;  1 drivers
v0x55a15d49afc0_0 .net "w1", 0 0, L_0x55a15ddded50;  1 drivers
S_0x55a15d4999d0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4997b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddeb10 .functor NAND 1, L_0x55a15dddfda0, L_0x55a15dddec10, C4<1>, C4<1>;
L_0x55a15dddeba0 .functor NAND 1, L_0x55a15dddeb10, L_0x55a15dddeb10, C4<1>, C4<1>;
v0x55a15d499c30_0 .net "in0", 0 0, L_0x55a15dddfda0;  alias, 1 drivers
v0x55a15d499cf0_0 .net "in1", 0 0, L_0x55a15dddec10;  1 drivers
v0x55a15d499d90_0 .net "out", 0 0, L_0x55a15dddeba0;  alias, 1 drivers
v0x55a15d499e60_0 .net "w0", 0 0, L_0x55a15dddeb10;  1 drivers
S_0x55a15d499fa0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4997b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddecc0 .functor NAND 1, L_0x55a15dddee10, L_0x55a15dddff50, C4<1>, C4<1>;
L_0x55a15ddded50 .functor NAND 1, L_0x55a15dddecc0, L_0x55a15dddecc0, C4<1>, C4<1>;
v0x55a15d49a1c0_0 .net "in0", 0 0, L_0x55a15dddee10;  1 drivers
v0x55a15d49a2a0_0 .net "in1", 0 0, L_0x55a15dddff50;  alias, 1 drivers
v0x55a15d49a390_0 .net "out", 0 0, L_0x55a15ddded50;  alias, 1 drivers
v0x55a15d49a460_0 .net "w0", 0 0, L_0x55a15dddecc0;  1 drivers
S_0x55a15d49a560 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4997b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddeef0 .functor NAND 1, L_0x55a15dddeba0, L_0x55a15dddeba0, C4<1>, C4<1>;
L_0x55a15dddef80 .functor NAND 1, L_0x55a15ddded50, L_0x55a15ddded50, C4<1>, C4<1>;
L_0x55a15dddf010 .functor NAND 1, L_0x55a15dddeef0, L_0x55a15dddef80, C4<1>, C4<1>;
v0x55a15d49a7b0_0 .net "in0", 0 0, L_0x55a15dddeba0;  alias, 1 drivers
v0x55a15d49a880_0 .net "in1", 0 0, L_0x55a15ddded50;  alias, 1 drivers
v0x55a15d49a950_0 .net "out", 0 0, L_0x55a15dddf010;  alias, 1 drivers
v0x55a15d49aa20_0 .net "w0", 0 0, L_0x55a15dddeef0;  1 drivers
v0x55a15d49aac0_0 .net "w1", 0 0, L_0x55a15dddef80;  1 drivers
S_0x55a15d49b430 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d498d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d49d560_0 .net "a", 0 0, L_0x55a15dddf010;  alias, 1 drivers
v0x55a15d49d600_0 .net "b", 0 0, L_0x55a15ddde420;  alias, 1 drivers
v0x55a15d49d750_0 .net "carry", 0 0, L_0x55a15dddfb40;  alias, 1 drivers
v0x55a15d49d7f0_0 .net "sum", 0 0, L_0x55a15dddf9b0;  alias, 1 drivers
S_0x55a15d49b690 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d49b430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddfab0 .functor NAND 1, L_0x55a15dddf010, L_0x55a15ddde420, C4<1>, C4<1>;
L_0x55a15dddfb40 .functor NAND 1, L_0x55a15dddfab0, L_0x55a15dddfab0, C4<1>, C4<1>;
v0x55a15d49b8d0_0 .net "in0", 0 0, L_0x55a15dddf010;  alias, 1 drivers
v0x55a15d49b990_0 .net "in1", 0 0, L_0x55a15ddde420;  alias, 1 drivers
v0x55a15d49ba50_0 .net "out", 0 0, L_0x55a15dddfb40;  alias, 1 drivers
v0x55a15d49baf0_0 .net "w0", 0 0, L_0x55a15dddfab0;  1 drivers
S_0x55a15d49bbf0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d49b430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddf450 .functor NOT 1, L_0x55a15ddde420, C4<0>, C4<0>, C4<0>;
L_0x55a15dddf7b0 .functor NOT 1, L_0x55a15dddf010, C4<0>, C4<0>, C4<0>;
v0x55a15d49d0e0_0 .net "in0", 0 0, L_0x55a15dddf010;  alias, 1 drivers
v0x55a15d49d180_0 .net "in1", 0 0, L_0x55a15ddde420;  alias, 1 drivers
v0x55a15d49d240_0 .net "out", 0 0, L_0x55a15dddf9b0;  alias, 1 drivers
v0x55a15d49d310_0 .net "w0", 0 0, L_0x55a15dddf390;  1 drivers
v0x55a15d49d400_0 .net "w1", 0 0, L_0x55a15dddf6f0;  1 drivers
S_0x55a15d49be10 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d49bbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddf300 .functor NAND 1, L_0x55a15dddf010, L_0x55a15dddf450, C4<1>, C4<1>;
L_0x55a15dddf390 .functor NAND 1, L_0x55a15dddf300, L_0x55a15dddf300, C4<1>, C4<1>;
v0x55a15d49c070_0 .net "in0", 0 0, L_0x55a15dddf010;  alias, 1 drivers
v0x55a15d49c1c0_0 .net "in1", 0 0, L_0x55a15dddf450;  1 drivers
v0x55a15d49c280_0 .net "out", 0 0, L_0x55a15dddf390;  alias, 1 drivers
v0x55a15d49c350_0 .net "w0", 0 0, L_0x55a15dddf300;  1 drivers
S_0x55a15d49c490 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d49bbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddf660 .functor NAND 1, L_0x55a15dddf7b0, L_0x55a15ddde420, C4<1>, C4<1>;
L_0x55a15dddf6f0 .functor NAND 1, L_0x55a15dddf660, L_0x55a15dddf660, C4<1>, C4<1>;
v0x55a15d49c660_0 .net "in0", 0 0, L_0x55a15dddf7b0;  1 drivers
v0x55a15d49c740_0 .net "in1", 0 0, L_0x55a15ddde420;  alias, 1 drivers
v0x55a15d49c850_0 .net "out", 0 0, L_0x55a15dddf6f0;  alias, 1 drivers
v0x55a15d49c8f0_0 .net "w0", 0 0, L_0x55a15dddf660;  1 drivers
S_0x55a15d49ca10 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d49bbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dddf890 .functor NAND 1, L_0x55a15dddf390, L_0x55a15dddf390, C4<1>, C4<1>;
L_0x55a15dddf920 .functor NAND 1, L_0x55a15dddf6f0, L_0x55a15dddf6f0, C4<1>, C4<1>;
L_0x55a15dddf9b0 .functor NAND 1, L_0x55a15dddf890, L_0x55a15dddf920, C4<1>, C4<1>;
v0x55a15d49cc60_0 .net "in0", 0 0, L_0x55a15dddf390;  alias, 1 drivers
v0x55a15d49cd30_0 .net "in1", 0 0, L_0x55a15dddf6f0;  alias, 1 drivers
v0x55a15d49ce00_0 .net "out", 0 0, L_0x55a15dddf9b0;  alias, 1 drivers
v0x55a15d49ced0_0 .net "w0", 0 0, L_0x55a15dddf890;  1 drivers
v0x55a15d49cf70_0 .net "w1", 0 0, L_0x55a15dddf920;  1 drivers
S_0x55a15d49dfe0 .scope module, "fa29" "FULL_ADDER" 3 35, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dde1390 .functor OR 1, L_0x55a15dde1300, L_0x55a15dde09e0, C4<0>, C4<0>;
v0x55a15d4a2b70_0 .net "a", 0 0, L_0x55a15dde1560;  1 drivers
v0x55a15d4a2cc0_0 .net "b", 0 0, L_0x55a15dde1710;  1 drivers
v0x55a15d4a2e10_0 .net "carry", 0 0, L_0x55a15dde1390;  alias, 1 drivers
v0x55a15d4a2eb0_0 .net "carry0", 0 0, L_0x55a15dde09e0;  1 drivers
v0x55a15d4a2f50_0 .net "carry1", 0 0, L_0x55a15dde1300;  1 drivers
v0x55a15d4a3040_0 .net "cin", 0 0, L_0x55a15dddfbd0;  alias, 1 drivers
v0x55a15d4a30e0_0 .net "sum", 0 0, L_0x55a15dde1170;  1 drivers
v0x55a15d4a3180_0 .net "sum0", 0 0, L_0x55a15dde07d0;  1 drivers
S_0x55a15d49e230 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d49dfe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4a03e0_0 .net "a", 0 0, L_0x55a15dde1560;  alias, 1 drivers
v0x55a15d4a0480_0 .net "b", 0 0, L_0x55a15dde1710;  alias, 1 drivers
v0x55a15d4a0540_0 .net "carry", 0 0, L_0x55a15dde09e0;  alias, 1 drivers
v0x55a15d4a05e0_0 .net "sum", 0 0, L_0x55a15dde07d0;  alias, 1 drivers
S_0x55a15d49e490 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d49e230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde0950 .functor NAND 1, L_0x55a15dde1560, L_0x55a15dde1710, C4<1>, C4<1>;
L_0x55a15dde09e0 .functor NAND 1, L_0x55a15dde0950, L_0x55a15dde0950, C4<1>, C4<1>;
v0x55a15d49e6f0_0 .net "in0", 0 0, L_0x55a15dde1560;  alias, 1 drivers
v0x55a15d49e7d0_0 .net "in1", 0 0, L_0x55a15dde1710;  alias, 1 drivers
v0x55a15d49e890_0 .net "out", 0 0, L_0x55a15dde09e0;  alias, 1 drivers
v0x55a15d49e930_0 .net "w0", 0 0, L_0x55a15dde0950;  1 drivers
S_0x55a15d49ea70 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d49e230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde03d0 .functor NOT 1, L_0x55a15dde1710, C4<0>, C4<0>, C4<0>;
L_0x55a15dde05d0 .functor NOT 1, L_0x55a15dde1560, C4<0>, C4<0>, C4<0>;
v0x55a15d49fef0_0 .net "in0", 0 0, L_0x55a15dde1560;  alias, 1 drivers
v0x55a15d49ffe0_0 .net "in1", 0 0, L_0x55a15dde1710;  alias, 1 drivers
v0x55a15d4a00f0_0 .net "out", 0 0, L_0x55a15dde07d0;  alias, 1 drivers
v0x55a15d4a0190_0 .net "w0", 0 0, L_0x55a15dde0360;  1 drivers
v0x55a15d4a0280_0 .net "w1", 0 0, L_0x55a15dde0510;  1 drivers
S_0x55a15d49ec90 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d49ea70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde02d0 .functor NAND 1, L_0x55a15dde1560, L_0x55a15dde03d0, C4<1>, C4<1>;
L_0x55a15dde0360 .functor NAND 1, L_0x55a15dde02d0, L_0x55a15dde02d0, C4<1>, C4<1>;
v0x55a15d49eef0_0 .net "in0", 0 0, L_0x55a15dde1560;  alias, 1 drivers
v0x55a15d49efb0_0 .net "in1", 0 0, L_0x55a15dde03d0;  1 drivers
v0x55a15d49f050_0 .net "out", 0 0, L_0x55a15dde0360;  alias, 1 drivers
v0x55a15d49f120_0 .net "w0", 0 0, L_0x55a15dde02d0;  1 drivers
S_0x55a15d49f260 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d49ea70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde0480 .functor NAND 1, L_0x55a15dde05d0, L_0x55a15dde1710, C4<1>, C4<1>;
L_0x55a15dde0510 .functor NAND 1, L_0x55a15dde0480, L_0x55a15dde0480, C4<1>, C4<1>;
v0x55a15d49f480_0 .net "in0", 0 0, L_0x55a15dde05d0;  1 drivers
v0x55a15d49f560_0 .net "in1", 0 0, L_0x55a15dde1710;  alias, 1 drivers
v0x55a15d49f650_0 .net "out", 0 0, L_0x55a15dde0510;  alias, 1 drivers
v0x55a15d49f720_0 .net "w0", 0 0, L_0x55a15dde0480;  1 drivers
S_0x55a15d49f820 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d49ea70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde06b0 .functor NAND 1, L_0x55a15dde0360, L_0x55a15dde0360, C4<1>, C4<1>;
L_0x55a15dde0740 .functor NAND 1, L_0x55a15dde0510, L_0x55a15dde0510, C4<1>, C4<1>;
L_0x55a15dde07d0 .functor NAND 1, L_0x55a15dde06b0, L_0x55a15dde0740, C4<1>, C4<1>;
v0x55a15d49fa70_0 .net "in0", 0 0, L_0x55a15dde0360;  alias, 1 drivers
v0x55a15d49fb40_0 .net "in1", 0 0, L_0x55a15dde0510;  alias, 1 drivers
v0x55a15d49fc10_0 .net "out", 0 0, L_0x55a15dde07d0;  alias, 1 drivers
v0x55a15d49fce0_0 .net "w0", 0 0, L_0x55a15dde06b0;  1 drivers
v0x55a15d49fd80_0 .net "w1", 0 0, L_0x55a15dde0740;  1 drivers
S_0x55a15d4a06f0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d49dfe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4a2820_0 .net "a", 0 0, L_0x55a15dde07d0;  alias, 1 drivers
v0x55a15d4a28c0_0 .net "b", 0 0, L_0x55a15dddfbd0;  alias, 1 drivers
v0x55a15d4a2a10_0 .net "carry", 0 0, L_0x55a15dde1300;  alias, 1 drivers
v0x55a15d4a2ab0_0 .net "sum", 0 0, L_0x55a15dde1170;  alias, 1 drivers
S_0x55a15d4a0950 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4a06f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde1270 .functor NAND 1, L_0x55a15dde07d0, L_0x55a15dddfbd0, C4<1>, C4<1>;
L_0x55a15dde1300 .functor NAND 1, L_0x55a15dde1270, L_0x55a15dde1270, C4<1>, C4<1>;
v0x55a15d4a0b90_0 .net "in0", 0 0, L_0x55a15dde07d0;  alias, 1 drivers
v0x55a15d4a0c50_0 .net "in1", 0 0, L_0x55a15dddfbd0;  alias, 1 drivers
v0x55a15d4a0d10_0 .net "out", 0 0, L_0x55a15dde1300;  alias, 1 drivers
v0x55a15d4a0db0_0 .net "w0", 0 0, L_0x55a15dde1270;  1 drivers
S_0x55a15d4a0eb0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4a06f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde0c10 .functor NOT 1, L_0x55a15dddfbd0, C4<0>, C4<0>, C4<0>;
L_0x55a15dde0f70 .functor NOT 1, L_0x55a15dde07d0, C4<0>, C4<0>, C4<0>;
v0x55a15d4a23a0_0 .net "in0", 0 0, L_0x55a15dde07d0;  alias, 1 drivers
v0x55a15d4a2440_0 .net "in1", 0 0, L_0x55a15dddfbd0;  alias, 1 drivers
v0x55a15d4a2500_0 .net "out", 0 0, L_0x55a15dde1170;  alias, 1 drivers
v0x55a15d4a25d0_0 .net "w0", 0 0, L_0x55a15dde0b50;  1 drivers
v0x55a15d4a26c0_0 .net "w1", 0 0, L_0x55a15dde0eb0;  1 drivers
S_0x55a15d4a10d0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4a0eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde0ac0 .functor NAND 1, L_0x55a15dde07d0, L_0x55a15dde0c10, C4<1>, C4<1>;
L_0x55a15dde0b50 .functor NAND 1, L_0x55a15dde0ac0, L_0x55a15dde0ac0, C4<1>, C4<1>;
v0x55a15d4a1330_0 .net "in0", 0 0, L_0x55a15dde07d0;  alias, 1 drivers
v0x55a15d4a1480_0 .net "in1", 0 0, L_0x55a15dde0c10;  1 drivers
v0x55a15d4a1540_0 .net "out", 0 0, L_0x55a15dde0b50;  alias, 1 drivers
v0x55a15d4a1610_0 .net "w0", 0 0, L_0x55a15dde0ac0;  1 drivers
S_0x55a15d4a1750 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4a0eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde0e20 .functor NAND 1, L_0x55a15dde0f70, L_0x55a15dddfbd0, C4<1>, C4<1>;
L_0x55a15dde0eb0 .functor NAND 1, L_0x55a15dde0e20, L_0x55a15dde0e20, C4<1>, C4<1>;
v0x55a15d4a1920_0 .net "in0", 0 0, L_0x55a15dde0f70;  1 drivers
v0x55a15d4a1a00_0 .net "in1", 0 0, L_0x55a15dddfbd0;  alias, 1 drivers
v0x55a15d4a1b10_0 .net "out", 0 0, L_0x55a15dde0eb0;  alias, 1 drivers
v0x55a15d4a1bb0_0 .net "w0", 0 0, L_0x55a15dde0e20;  1 drivers
S_0x55a15d4a1cd0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4a0eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde1050 .functor NAND 1, L_0x55a15dde0b50, L_0x55a15dde0b50, C4<1>, C4<1>;
L_0x55a15dde10e0 .functor NAND 1, L_0x55a15dde0eb0, L_0x55a15dde0eb0, C4<1>, C4<1>;
L_0x55a15dde1170 .functor NAND 1, L_0x55a15dde1050, L_0x55a15dde10e0, C4<1>, C4<1>;
v0x55a15d4a1f20_0 .net "in0", 0 0, L_0x55a15dde0b50;  alias, 1 drivers
v0x55a15d4a1ff0_0 .net "in1", 0 0, L_0x55a15dde0eb0;  alias, 1 drivers
v0x55a15d4a20c0_0 .net "out", 0 0, L_0x55a15dde1170;  alias, 1 drivers
v0x55a15d4a2190_0 .net "w0", 0 0, L_0x55a15dde1050;  1 drivers
v0x55a15d4a2230_0 .net "w1", 0 0, L_0x55a15dde10e0;  1 drivers
S_0x55a15d4a32a0 .scope module, "fa3" "FULL_ADDER" 3 8, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddbcc70 .functor OR 1, L_0x55a15ddbcbe0, L_0x55a15ddbc3e0, C4<0>, C4<0>;
v0x55a15d4a7e30_0 .net "a", 0 0, L_0x55a15ddbce40;  1 drivers
v0x55a15d4a7f80_0 .net "b", 0 0, L_0x55a15ddbcff0;  1 drivers
v0x55a15d4a80d0_0 .net "carry", 0 0, L_0x55a15ddbcc70;  alias, 1 drivers
v0x55a15d4a8170_0 .net "carry0", 0 0, L_0x55a15ddbc3e0;  1 drivers
v0x55a15d4a8210_0 .net "carry1", 0 0, L_0x55a15ddbcbe0;  1 drivers
v0x55a15d4a8300_0 .net "cin", 0 0, L_0x55a15ddbb850;  alias, 1 drivers
v0x55a15d4a83a0_0 .net "sum", 0 0, L_0x55a15ddbca70;  1 drivers
v0x55a15d4a8440_0 .net "sum0", 0 0, L_0x55a15ddbc1f0;  1 drivers
S_0x55a15d4a34f0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d4a32a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4a56a0_0 .net "a", 0 0, L_0x55a15ddbce40;  alias, 1 drivers
v0x55a15d4a5740_0 .net "b", 0 0, L_0x55a15ddbcff0;  alias, 1 drivers
v0x55a15d4a5800_0 .net "carry", 0 0, L_0x55a15ddbc3e0;  alias, 1 drivers
v0x55a15d4a58a0_0 .net "sum", 0 0, L_0x55a15ddbc1f0;  alias, 1 drivers
S_0x55a15d4a3750 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4a34f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbc370 .functor NAND 1, L_0x55a15ddbce40, L_0x55a15ddbcff0, C4<1>, C4<1>;
L_0x55a15ddbc3e0 .functor NAND 1, L_0x55a15ddbc370, L_0x55a15ddbc370, C4<1>, C4<1>;
v0x55a15d4a39b0_0 .net "in0", 0 0, L_0x55a15ddbce40;  alias, 1 drivers
v0x55a15d4a3a90_0 .net "in1", 0 0, L_0x55a15ddbcff0;  alias, 1 drivers
v0x55a15d4a3b50_0 .net "out", 0 0, L_0x55a15ddbc3e0;  alias, 1 drivers
v0x55a15d4a3bf0_0 .net "w0", 0 0, L_0x55a15ddbc370;  1 drivers
S_0x55a15d4a3d30 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4a34f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbbe20 .functor NOT 1, L_0x55a15ddbcff0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddbbfc0 .functor NOT 1, L_0x55a15ddbce40, C4<0>, C4<0>, C4<0>;
v0x55a15d4a51b0_0 .net "in0", 0 0, L_0x55a15ddbce40;  alias, 1 drivers
v0x55a15d4a52a0_0 .net "in1", 0 0, L_0x55a15ddbcff0;  alias, 1 drivers
v0x55a15d4a53b0_0 .net "out", 0 0, L_0x55a15ddbc1f0;  alias, 1 drivers
v0x55a15d4a5450_0 .net "w0", 0 0, L_0x55a15ddbbdb0;  1 drivers
v0x55a15d4a5540_0 .net "w1", 0 0, L_0x55a15ddbbf00;  1 drivers
S_0x55a15d4a3f50 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4a3d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbbd40 .functor NAND 1, L_0x55a15ddbce40, L_0x55a15ddbbe20, C4<1>, C4<1>;
L_0x55a15ddbbdb0 .functor NAND 1, L_0x55a15ddbbd40, L_0x55a15ddbbd40, C4<1>, C4<1>;
v0x55a15d4a41b0_0 .net "in0", 0 0, L_0x55a15ddbce40;  alias, 1 drivers
v0x55a15d4a4270_0 .net "in1", 0 0, L_0x55a15ddbbe20;  1 drivers
v0x55a15d4a4310_0 .net "out", 0 0, L_0x55a15ddbbdb0;  alias, 1 drivers
v0x55a15d4a43e0_0 .net "w0", 0 0, L_0x55a15ddbbd40;  1 drivers
S_0x55a15d4a4520 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4a3d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbbe90 .functor NAND 1, L_0x55a15ddbbfc0, L_0x55a15ddbcff0, C4<1>, C4<1>;
L_0x55a15ddbbf00 .functor NAND 1, L_0x55a15ddbbe90, L_0x55a15ddbbe90, C4<1>, C4<1>;
v0x55a15d4a4740_0 .net "in0", 0 0, L_0x55a15ddbbfc0;  1 drivers
v0x55a15d4a4820_0 .net "in1", 0 0, L_0x55a15ddbcff0;  alias, 1 drivers
v0x55a15d4a4910_0 .net "out", 0 0, L_0x55a15ddbbf00;  alias, 1 drivers
v0x55a15d4a49e0_0 .net "w0", 0 0, L_0x55a15ddbbe90;  1 drivers
S_0x55a15d4a4ae0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4a3d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbc080 .functor NAND 1, L_0x55a15ddbbdb0, L_0x55a15ddbbdb0, C4<1>, C4<1>;
L_0x55a15ddbc0f0 .functor NAND 1, L_0x55a15ddbbf00, L_0x55a15ddbbf00, C4<1>, C4<1>;
L_0x55a15ddbc1f0 .functor NAND 1, L_0x55a15ddbc080, L_0x55a15ddbc0f0, C4<1>, C4<1>;
v0x55a15d4a4d30_0 .net "in0", 0 0, L_0x55a15ddbbdb0;  alias, 1 drivers
v0x55a15d4a4e00_0 .net "in1", 0 0, L_0x55a15ddbbf00;  alias, 1 drivers
v0x55a15d4a4ed0_0 .net "out", 0 0, L_0x55a15ddbc1f0;  alias, 1 drivers
v0x55a15d4a4fa0_0 .net "w0", 0 0, L_0x55a15ddbc080;  1 drivers
v0x55a15d4a5040_0 .net "w1", 0 0, L_0x55a15ddbc0f0;  1 drivers
S_0x55a15d4a59b0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d4a32a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4a7ae0_0 .net "a", 0 0, L_0x55a15ddbc1f0;  alias, 1 drivers
v0x55a15d4a7b80_0 .net "b", 0 0, L_0x55a15ddbb850;  alias, 1 drivers
v0x55a15d4a7cd0_0 .net "carry", 0 0, L_0x55a15ddbcbe0;  alias, 1 drivers
v0x55a15d4a7d70_0 .net "sum", 0 0, L_0x55a15ddbca70;  alias, 1 drivers
S_0x55a15d4a5c10 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4a59b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbcb70 .functor NAND 1, L_0x55a15ddbc1f0, L_0x55a15ddbb850, C4<1>, C4<1>;
L_0x55a15ddbcbe0 .functor NAND 1, L_0x55a15ddbcb70, L_0x55a15ddbcb70, C4<1>, C4<1>;
v0x55a15d4a5e50_0 .net "in0", 0 0, L_0x55a15ddbc1f0;  alias, 1 drivers
v0x55a15d4a5f10_0 .net "in1", 0 0, L_0x55a15ddbb850;  alias, 1 drivers
v0x55a15d4a5fd0_0 .net "out", 0 0, L_0x55a15ddbcbe0;  alias, 1 drivers
v0x55a15d4a6070_0 .net "w0", 0 0, L_0x55a15ddbcb70;  1 drivers
S_0x55a15d4a6170 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4a59b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbc5d0 .functor NOT 1, L_0x55a15ddbb850, C4<0>, C4<0>, C4<0>;
L_0x55a15ddbc8d0 .functor NOT 1, L_0x55a15ddbc1f0, C4<0>, C4<0>, C4<0>;
v0x55a15d4a7660_0 .net "in0", 0 0, L_0x55a15ddbc1f0;  alias, 1 drivers
v0x55a15d4a7700_0 .net "in1", 0 0, L_0x55a15ddbb850;  alias, 1 drivers
v0x55a15d4a77c0_0 .net "out", 0 0, L_0x55a15ddbca70;  alias, 1 drivers
v0x55a15d4a7890_0 .net "w0", 0 0, L_0x55a15ddbc510;  1 drivers
v0x55a15d4a7980_0 .net "w1", 0 0, L_0x55a15ddbc810;  1 drivers
S_0x55a15d4a6390 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4a6170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbc4a0 .functor NAND 1, L_0x55a15ddbc1f0, L_0x55a15ddbc5d0, C4<1>, C4<1>;
L_0x55a15ddbc510 .functor NAND 1, L_0x55a15ddbc4a0, L_0x55a15ddbc4a0, C4<1>, C4<1>;
v0x55a15d4a65f0_0 .net "in0", 0 0, L_0x55a15ddbc1f0;  alias, 1 drivers
v0x55a15d4a6740_0 .net "in1", 0 0, L_0x55a15ddbc5d0;  1 drivers
v0x55a15d4a6800_0 .net "out", 0 0, L_0x55a15ddbc510;  alias, 1 drivers
v0x55a15d4a68d0_0 .net "w0", 0 0, L_0x55a15ddbc4a0;  1 drivers
S_0x55a15d4a6a10 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4a6170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbc7a0 .functor NAND 1, L_0x55a15ddbc8d0, L_0x55a15ddbb850, C4<1>, C4<1>;
L_0x55a15ddbc810 .functor NAND 1, L_0x55a15ddbc7a0, L_0x55a15ddbc7a0, C4<1>, C4<1>;
v0x55a15d4a6be0_0 .net "in0", 0 0, L_0x55a15ddbc8d0;  1 drivers
v0x55a15d4a6cc0_0 .net "in1", 0 0, L_0x55a15ddbb850;  alias, 1 drivers
v0x55a15d4a6dd0_0 .net "out", 0 0, L_0x55a15ddbc810;  alias, 1 drivers
v0x55a15d4a6e70_0 .net "w0", 0 0, L_0x55a15ddbc7a0;  1 drivers
S_0x55a15d4a6f90 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4a6170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbc990 .functor NAND 1, L_0x55a15ddbc510, L_0x55a15ddbc510, C4<1>, C4<1>;
L_0x55a15ddbca00 .functor NAND 1, L_0x55a15ddbc810, L_0x55a15ddbc810, C4<1>, C4<1>;
L_0x55a15ddbca70 .functor NAND 1, L_0x55a15ddbc990, L_0x55a15ddbca00, C4<1>, C4<1>;
v0x55a15d4a71e0_0 .net "in0", 0 0, L_0x55a15ddbc510;  alias, 1 drivers
v0x55a15d4a72b0_0 .net "in1", 0 0, L_0x55a15ddbc810;  alias, 1 drivers
v0x55a15d4a7380_0 .net "out", 0 0, L_0x55a15ddbca70;  alias, 1 drivers
v0x55a15d4a7450_0 .net "w0", 0 0, L_0x55a15ddbc990;  1 drivers
v0x55a15d4a74f0_0 .net "w1", 0 0, L_0x55a15ddbca00;  1 drivers
S_0x55a15d4a8560 .scope module, "fa30" "FULL_ADDER" 3 36, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dde2b60 .functor OR 1, L_0x55a15dde2ad0, L_0x55a15dde21b0, C4<0>, C4<0>;
v0x55a15d4ad0f0_0 .net "a", 0 0, L_0x55a15dde2d30;  1 drivers
v0x55a15d4ad240_0 .net "b", 0 0, L_0x55a15dde2ee0;  1 drivers
v0x55a15d4ad390_0 .net "carry", 0 0, L_0x55a15dde2b60;  alias, 1 drivers
v0x55a15d4ad430_0 .net "carry0", 0 0, L_0x55a15dde21b0;  1 drivers
v0x55a15d4ad4d0_0 .net "carry1", 0 0, L_0x55a15dde2ad0;  1 drivers
v0x55a15d4ad5c0_0 .net "cin", 0 0, L_0x55a15dde1390;  alias, 1 drivers
v0x55a15d4ad660_0 .net "sum", 0 0, L_0x55a15dde2940;  1 drivers
v0x55a15d4ad700_0 .net "sum0", 0 0, L_0x55a15dde1fa0;  1 drivers
S_0x55a15d4a87b0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d4a8560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4aa960_0 .net "a", 0 0, L_0x55a15dde2d30;  alias, 1 drivers
v0x55a15d4aaa00_0 .net "b", 0 0, L_0x55a15dde2ee0;  alias, 1 drivers
v0x55a15d4aaac0_0 .net "carry", 0 0, L_0x55a15dde21b0;  alias, 1 drivers
v0x55a15d4aab60_0 .net "sum", 0 0, L_0x55a15dde1fa0;  alias, 1 drivers
S_0x55a15d4a8a10 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4a87b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde2120 .functor NAND 1, L_0x55a15dde2d30, L_0x55a15dde2ee0, C4<1>, C4<1>;
L_0x55a15dde21b0 .functor NAND 1, L_0x55a15dde2120, L_0x55a15dde2120, C4<1>, C4<1>;
v0x55a15d4a8c70_0 .net "in0", 0 0, L_0x55a15dde2d30;  alias, 1 drivers
v0x55a15d4a8d50_0 .net "in1", 0 0, L_0x55a15dde2ee0;  alias, 1 drivers
v0x55a15d4a8e10_0 .net "out", 0 0, L_0x55a15dde21b0;  alias, 1 drivers
v0x55a15d4a8eb0_0 .net "w0", 0 0, L_0x55a15dde2120;  1 drivers
S_0x55a15d4a8ff0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4a87b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde1ba0 .functor NOT 1, L_0x55a15dde2ee0, C4<0>, C4<0>, C4<0>;
L_0x55a15dde1da0 .functor NOT 1, L_0x55a15dde2d30, C4<0>, C4<0>, C4<0>;
v0x55a15d4aa470_0 .net "in0", 0 0, L_0x55a15dde2d30;  alias, 1 drivers
v0x55a15d4aa560_0 .net "in1", 0 0, L_0x55a15dde2ee0;  alias, 1 drivers
v0x55a15d4aa670_0 .net "out", 0 0, L_0x55a15dde1fa0;  alias, 1 drivers
v0x55a15d4aa710_0 .net "w0", 0 0, L_0x55a15dde1b30;  1 drivers
v0x55a15d4aa800_0 .net "w1", 0 0, L_0x55a15dde1ce0;  1 drivers
S_0x55a15d4a9210 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4a8ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde1aa0 .functor NAND 1, L_0x55a15dde2d30, L_0x55a15dde1ba0, C4<1>, C4<1>;
L_0x55a15dde1b30 .functor NAND 1, L_0x55a15dde1aa0, L_0x55a15dde1aa0, C4<1>, C4<1>;
v0x55a15d4a9470_0 .net "in0", 0 0, L_0x55a15dde2d30;  alias, 1 drivers
v0x55a15d4a9530_0 .net "in1", 0 0, L_0x55a15dde1ba0;  1 drivers
v0x55a15d4a95d0_0 .net "out", 0 0, L_0x55a15dde1b30;  alias, 1 drivers
v0x55a15d4a96a0_0 .net "w0", 0 0, L_0x55a15dde1aa0;  1 drivers
S_0x55a15d4a97e0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4a8ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde1c50 .functor NAND 1, L_0x55a15dde1da0, L_0x55a15dde2ee0, C4<1>, C4<1>;
L_0x55a15dde1ce0 .functor NAND 1, L_0x55a15dde1c50, L_0x55a15dde1c50, C4<1>, C4<1>;
v0x55a15d4a9a00_0 .net "in0", 0 0, L_0x55a15dde1da0;  1 drivers
v0x55a15d4a9ae0_0 .net "in1", 0 0, L_0x55a15dde2ee0;  alias, 1 drivers
v0x55a15d4a9bd0_0 .net "out", 0 0, L_0x55a15dde1ce0;  alias, 1 drivers
v0x55a15d4a9ca0_0 .net "w0", 0 0, L_0x55a15dde1c50;  1 drivers
S_0x55a15d4a9da0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4a8ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde1e80 .functor NAND 1, L_0x55a15dde1b30, L_0x55a15dde1b30, C4<1>, C4<1>;
L_0x55a15dde1f10 .functor NAND 1, L_0x55a15dde1ce0, L_0x55a15dde1ce0, C4<1>, C4<1>;
L_0x55a15dde1fa0 .functor NAND 1, L_0x55a15dde1e80, L_0x55a15dde1f10, C4<1>, C4<1>;
v0x55a15d4a9ff0_0 .net "in0", 0 0, L_0x55a15dde1b30;  alias, 1 drivers
v0x55a15d4aa0c0_0 .net "in1", 0 0, L_0x55a15dde1ce0;  alias, 1 drivers
v0x55a15d4aa190_0 .net "out", 0 0, L_0x55a15dde1fa0;  alias, 1 drivers
v0x55a15d4aa260_0 .net "w0", 0 0, L_0x55a15dde1e80;  1 drivers
v0x55a15d4aa300_0 .net "w1", 0 0, L_0x55a15dde1f10;  1 drivers
S_0x55a15d4aac70 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d4a8560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4acda0_0 .net "a", 0 0, L_0x55a15dde1fa0;  alias, 1 drivers
v0x55a15d4ace40_0 .net "b", 0 0, L_0x55a15dde1390;  alias, 1 drivers
v0x55a15d4acf90_0 .net "carry", 0 0, L_0x55a15dde2ad0;  alias, 1 drivers
v0x55a15d4ad030_0 .net "sum", 0 0, L_0x55a15dde2940;  alias, 1 drivers
S_0x55a15d4aaed0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4aac70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde2a40 .functor NAND 1, L_0x55a15dde1fa0, L_0x55a15dde1390, C4<1>, C4<1>;
L_0x55a15dde2ad0 .functor NAND 1, L_0x55a15dde2a40, L_0x55a15dde2a40, C4<1>, C4<1>;
v0x55a15d4ab110_0 .net "in0", 0 0, L_0x55a15dde1fa0;  alias, 1 drivers
v0x55a15d4ab1d0_0 .net "in1", 0 0, L_0x55a15dde1390;  alias, 1 drivers
v0x55a15d4ab290_0 .net "out", 0 0, L_0x55a15dde2ad0;  alias, 1 drivers
v0x55a15d4ab330_0 .net "w0", 0 0, L_0x55a15dde2a40;  1 drivers
S_0x55a15d4ab430 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4aac70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde23e0 .functor NOT 1, L_0x55a15dde1390, C4<0>, C4<0>, C4<0>;
L_0x55a15dde2740 .functor NOT 1, L_0x55a15dde1fa0, C4<0>, C4<0>, C4<0>;
v0x55a15d4ac920_0 .net "in0", 0 0, L_0x55a15dde1fa0;  alias, 1 drivers
v0x55a15d4ac9c0_0 .net "in1", 0 0, L_0x55a15dde1390;  alias, 1 drivers
v0x55a15d4aca80_0 .net "out", 0 0, L_0x55a15dde2940;  alias, 1 drivers
v0x55a15d4acb50_0 .net "w0", 0 0, L_0x55a15dde2320;  1 drivers
v0x55a15d4acc40_0 .net "w1", 0 0, L_0x55a15dde2680;  1 drivers
S_0x55a15d4ab650 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4ab430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde2290 .functor NAND 1, L_0x55a15dde1fa0, L_0x55a15dde23e0, C4<1>, C4<1>;
L_0x55a15dde2320 .functor NAND 1, L_0x55a15dde2290, L_0x55a15dde2290, C4<1>, C4<1>;
v0x55a15d4ab8b0_0 .net "in0", 0 0, L_0x55a15dde1fa0;  alias, 1 drivers
v0x55a15d4aba00_0 .net "in1", 0 0, L_0x55a15dde23e0;  1 drivers
v0x55a15d4abac0_0 .net "out", 0 0, L_0x55a15dde2320;  alias, 1 drivers
v0x55a15d4abb90_0 .net "w0", 0 0, L_0x55a15dde2290;  1 drivers
S_0x55a15d4abcd0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4ab430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde25f0 .functor NAND 1, L_0x55a15dde2740, L_0x55a15dde1390, C4<1>, C4<1>;
L_0x55a15dde2680 .functor NAND 1, L_0x55a15dde25f0, L_0x55a15dde25f0, C4<1>, C4<1>;
v0x55a15d4abea0_0 .net "in0", 0 0, L_0x55a15dde2740;  1 drivers
v0x55a15d4abf80_0 .net "in1", 0 0, L_0x55a15dde1390;  alias, 1 drivers
v0x55a15d4ac090_0 .net "out", 0 0, L_0x55a15dde2680;  alias, 1 drivers
v0x55a15d4ac130_0 .net "w0", 0 0, L_0x55a15dde25f0;  1 drivers
S_0x55a15d4ac250 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4ab430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde2820 .functor NAND 1, L_0x55a15dde2320, L_0x55a15dde2320, C4<1>, C4<1>;
L_0x55a15dde28b0 .functor NAND 1, L_0x55a15dde2680, L_0x55a15dde2680, C4<1>, C4<1>;
L_0x55a15dde2940 .functor NAND 1, L_0x55a15dde2820, L_0x55a15dde28b0, C4<1>, C4<1>;
v0x55a15d4ac4a0_0 .net "in0", 0 0, L_0x55a15dde2320;  alias, 1 drivers
v0x55a15d4ac570_0 .net "in1", 0 0, L_0x55a15dde2680;  alias, 1 drivers
v0x55a15d4ac640_0 .net "out", 0 0, L_0x55a15dde2940;  alias, 1 drivers
v0x55a15d4ac710_0 .net "w0", 0 0, L_0x55a15dde2820;  1 drivers
v0x55a15d4ac7b0_0 .net "w1", 0 0, L_0x55a15dde28b0;  1 drivers
S_0x55a15d4ad820 .scope module, "fa31" "FULL_ADDER" 3 37, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dde4750 .functor OR 1, L_0x55a15dde46c0, L_0x55a15dde3da0, C4<0>, C4<0>;
v0x55a15d4b23b0_0 .net "a", 0 0, L_0x55a15dde4920;  1 drivers
v0x55a15d4b2500_0 .net "b", 0 0, L_0x55a15dde4ad0;  1 drivers
v0x55a15d4b2650_0 .net "carry", 0 0, L_0x55a15dde4750;  alias, 1 drivers
v0x55a15d4b26f0_0 .net "carry0", 0 0, L_0x55a15dde3da0;  1 drivers
v0x55a15d4b2790_0 .net "carry1", 0 0, L_0x55a15dde46c0;  1 drivers
v0x55a15d4b2880_0 .net "cin", 0 0, L_0x55a15dde2b60;  alias, 1 drivers
v0x55a15d4b2920_0 .net "sum", 0 0, L_0x55a15dde4530;  1 drivers
v0x55a15d4b29c0_0 .net "sum0", 0 0, L_0x55a15dde3b90;  1 drivers
S_0x55a15d4ada70 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d4ad820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4afc20_0 .net "a", 0 0, L_0x55a15dde4920;  alias, 1 drivers
v0x55a15d4afcc0_0 .net "b", 0 0, L_0x55a15dde4ad0;  alias, 1 drivers
v0x55a15d4afd80_0 .net "carry", 0 0, L_0x55a15dde3da0;  alias, 1 drivers
v0x55a15d4afe20_0 .net "sum", 0 0, L_0x55a15dde3b90;  alias, 1 drivers
S_0x55a15d4adcd0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4ada70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde3d10 .functor NAND 1, L_0x55a15dde4920, L_0x55a15dde4ad0, C4<1>, C4<1>;
L_0x55a15dde3da0 .functor NAND 1, L_0x55a15dde3d10, L_0x55a15dde3d10, C4<1>, C4<1>;
v0x55a15d4adf30_0 .net "in0", 0 0, L_0x55a15dde4920;  alias, 1 drivers
v0x55a15d4ae010_0 .net "in1", 0 0, L_0x55a15dde4ad0;  alias, 1 drivers
v0x55a15d4ae0d0_0 .net "out", 0 0, L_0x55a15dde3da0;  alias, 1 drivers
v0x55a15d4ae170_0 .net "w0", 0 0, L_0x55a15dde3d10;  1 drivers
S_0x55a15d4ae2b0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4ada70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde3790 .functor NOT 1, L_0x55a15dde4ad0, C4<0>, C4<0>, C4<0>;
L_0x55a15dde3990 .functor NOT 1, L_0x55a15dde4920, C4<0>, C4<0>, C4<0>;
v0x55a15d4af730_0 .net "in0", 0 0, L_0x55a15dde4920;  alias, 1 drivers
v0x55a15d4af820_0 .net "in1", 0 0, L_0x55a15dde4ad0;  alias, 1 drivers
v0x55a15d4af930_0 .net "out", 0 0, L_0x55a15dde3b90;  alias, 1 drivers
v0x55a15d4af9d0_0 .net "w0", 0 0, L_0x55a15dde3720;  1 drivers
v0x55a15d4afac0_0 .net "w1", 0 0, L_0x55a15dde38d0;  1 drivers
S_0x55a15d4ae4d0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4ae2b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde3690 .functor NAND 1, L_0x55a15dde4920, L_0x55a15dde3790, C4<1>, C4<1>;
L_0x55a15dde3720 .functor NAND 1, L_0x55a15dde3690, L_0x55a15dde3690, C4<1>, C4<1>;
v0x55a15d4ae730_0 .net "in0", 0 0, L_0x55a15dde4920;  alias, 1 drivers
v0x55a15d4ae7f0_0 .net "in1", 0 0, L_0x55a15dde3790;  1 drivers
v0x55a15d4ae890_0 .net "out", 0 0, L_0x55a15dde3720;  alias, 1 drivers
v0x55a15d4ae960_0 .net "w0", 0 0, L_0x55a15dde3690;  1 drivers
S_0x55a15d4aeaa0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4ae2b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde3840 .functor NAND 1, L_0x55a15dde3990, L_0x55a15dde4ad0, C4<1>, C4<1>;
L_0x55a15dde38d0 .functor NAND 1, L_0x55a15dde3840, L_0x55a15dde3840, C4<1>, C4<1>;
v0x55a15d4aecc0_0 .net "in0", 0 0, L_0x55a15dde3990;  1 drivers
v0x55a15d4aeda0_0 .net "in1", 0 0, L_0x55a15dde4ad0;  alias, 1 drivers
v0x55a15d4aee90_0 .net "out", 0 0, L_0x55a15dde38d0;  alias, 1 drivers
v0x55a15d4aef60_0 .net "w0", 0 0, L_0x55a15dde3840;  1 drivers
S_0x55a15d4af060 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4ae2b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde3a70 .functor NAND 1, L_0x55a15dde3720, L_0x55a15dde3720, C4<1>, C4<1>;
L_0x55a15dde3b00 .functor NAND 1, L_0x55a15dde38d0, L_0x55a15dde38d0, C4<1>, C4<1>;
L_0x55a15dde3b90 .functor NAND 1, L_0x55a15dde3a70, L_0x55a15dde3b00, C4<1>, C4<1>;
v0x55a15d4af2b0_0 .net "in0", 0 0, L_0x55a15dde3720;  alias, 1 drivers
v0x55a15d4af380_0 .net "in1", 0 0, L_0x55a15dde38d0;  alias, 1 drivers
v0x55a15d4af450_0 .net "out", 0 0, L_0x55a15dde3b90;  alias, 1 drivers
v0x55a15d4af520_0 .net "w0", 0 0, L_0x55a15dde3a70;  1 drivers
v0x55a15d4af5c0_0 .net "w1", 0 0, L_0x55a15dde3b00;  1 drivers
S_0x55a15d4aff30 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d4ad820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4b2060_0 .net "a", 0 0, L_0x55a15dde3b90;  alias, 1 drivers
v0x55a15d4b2100_0 .net "b", 0 0, L_0x55a15dde2b60;  alias, 1 drivers
v0x55a15d4b2250_0 .net "carry", 0 0, L_0x55a15dde46c0;  alias, 1 drivers
v0x55a15d4b22f0_0 .net "sum", 0 0, L_0x55a15dde4530;  alias, 1 drivers
S_0x55a15d4b0190 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4aff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde4630 .functor NAND 1, L_0x55a15dde3b90, L_0x55a15dde2b60, C4<1>, C4<1>;
L_0x55a15dde46c0 .functor NAND 1, L_0x55a15dde4630, L_0x55a15dde4630, C4<1>, C4<1>;
v0x55a15d4b03d0_0 .net "in0", 0 0, L_0x55a15dde3b90;  alias, 1 drivers
v0x55a15d4b0490_0 .net "in1", 0 0, L_0x55a15dde2b60;  alias, 1 drivers
v0x55a15d4b0550_0 .net "out", 0 0, L_0x55a15dde46c0;  alias, 1 drivers
v0x55a15d4b05f0_0 .net "w0", 0 0, L_0x55a15dde4630;  1 drivers
S_0x55a15d4b06f0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4aff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde3fd0 .functor NOT 1, L_0x55a15dde2b60, C4<0>, C4<0>, C4<0>;
L_0x55a15dde4330 .functor NOT 1, L_0x55a15dde3b90, C4<0>, C4<0>, C4<0>;
v0x55a15d4b1be0_0 .net "in0", 0 0, L_0x55a15dde3b90;  alias, 1 drivers
v0x55a15d4b1c80_0 .net "in1", 0 0, L_0x55a15dde2b60;  alias, 1 drivers
v0x55a15d4b1d40_0 .net "out", 0 0, L_0x55a15dde4530;  alias, 1 drivers
v0x55a15d4b1e10_0 .net "w0", 0 0, L_0x55a15dde3f10;  1 drivers
v0x55a15d4b1f00_0 .net "w1", 0 0, L_0x55a15dde4270;  1 drivers
S_0x55a15d4b0910 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4b06f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde3e80 .functor NAND 1, L_0x55a15dde3b90, L_0x55a15dde3fd0, C4<1>, C4<1>;
L_0x55a15dde3f10 .functor NAND 1, L_0x55a15dde3e80, L_0x55a15dde3e80, C4<1>, C4<1>;
v0x55a15d4b0b70_0 .net "in0", 0 0, L_0x55a15dde3b90;  alias, 1 drivers
v0x55a15d4b0cc0_0 .net "in1", 0 0, L_0x55a15dde3fd0;  1 drivers
v0x55a15d4b0d80_0 .net "out", 0 0, L_0x55a15dde3f10;  alias, 1 drivers
v0x55a15d4b0e50_0 .net "w0", 0 0, L_0x55a15dde3e80;  1 drivers
S_0x55a15d4b0f90 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4b06f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde41e0 .functor NAND 1, L_0x55a15dde4330, L_0x55a15dde2b60, C4<1>, C4<1>;
L_0x55a15dde4270 .functor NAND 1, L_0x55a15dde41e0, L_0x55a15dde41e0, C4<1>, C4<1>;
v0x55a15d4b1160_0 .net "in0", 0 0, L_0x55a15dde4330;  1 drivers
v0x55a15d4b1240_0 .net "in1", 0 0, L_0x55a15dde2b60;  alias, 1 drivers
v0x55a15d4b1350_0 .net "out", 0 0, L_0x55a15dde4270;  alias, 1 drivers
v0x55a15d4b13f0_0 .net "w0", 0 0, L_0x55a15dde41e0;  1 drivers
S_0x55a15d4b1510 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4b06f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde4410 .functor NAND 1, L_0x55a15dde3f10, L_0x55a15dde3f10, C4<1>, C4<1>;
L_0x55a15dde44a0 .functor NAND 1, L_0x55a15dde4270, L_0x55a15dde4270, C4<1>, C4<1>;
L_0x55a15dde4530 .functor NAND 1, L_0x55a15dde4410, L_0x55a15dde44a0, C4<1>, C4<1>;
v0x55a15d4b1760_0 .net "in0", 0 0, L_0x55a15dde3f10;  alias, 1 drivers
v0x55a15d4b1830_0 .net "in1", 0 0, L_0x55a15dde4270;  alias, 1 drivers
v0x55a15d4b1900_0 .net "out", 0 0, L_0x55a15dde4530;  alias, 1 drivers
v0x55a15d4b19d0_0 .net "w0", 0 0, L_0x55a15dde4410;  1 drivers
v0x55a15d4b1a70_0 .net "w1", 0 0, L_0x55a15dde44a0;  1 drivers
S_0x55a15d4b2ae0 .scope module, "fa32" "FULL_ADDER" 3 38, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15dde5f40 .functor OR 1, L_0x55a15dde5eb0, L_0x55a15dde5590, C4<0>, C4<0>;
v0x55a15d4b7670_0 .net "a", 0 0, L_0x55a15dde6310;  1 drivers
v0x55a15d4b77c0_0 .net "b", 0 0, L_0x55a15dde6ae0;  1 drivers
v0x55a15d4b7910_0 .net "carry", 0 0, L_0x55a15dde5f40;  alias, 1 drivers
v0x55a15d4b79b0_0 .net "carry0", 0 0, L_0x55a15dde5590;  1 drivers
v0x55a15d4b7a50_0 .net "carry1", 0 0, L_0x55a15dde5eb0;  1 drivers
v0x55a15d4b7b40_0 .net "cin", 0 0, L_0x55a15dde4750;  alias, 1 drivers
v0x55a15d4b7be0_0 .net "sum", 0 0, L_0x55a15dde5d20;  1 drivers
v0x55a15d4b7c80_0 .net "sum0", 0 0, L_0x55a15dde5380;  1 drivers
S_0x55a15d4b2d30 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d4b2ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4b4ee0_0 .net "a", 0 0, L_0x55a15dde6310;  alias, 1 drivers
v0x55a15d4b4f80_0 .net "b", 0 0, L_0x55a15dde6ae0;  alias, 1 drivers
v0x55a15d4b5040_0 .net "carry", 0 0, L_0x55a15dde5590;  alias, 1 drivers
v0x55a15d4b50e0_0 .net "sum", 0 0, L_0x55a15dde5380;  alias, 1 drivers
S_0x55a15d4b2f90 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4b2d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde5500 .functor NAND 1, L_0x55a15dde6310, L_0x55a15dde6ae0, C4<1>, C4<1>;
L_0x55a15dde5590 .functor NAND 1, L_0x55a15dde5500, L_0x55a15dde5500, C4<1>, C4<1>;
v0x55a15d4b31f0_0 .net "in0", 0 0, L_0x55a15dde6310;  alias, 1 drivers
v0x55a15d4b32d0_0 .net "in1", 0 0, L_0x55a15dde6ae0;  alias, 1 drivers
v0x55a15d4b3390_0 .net "out", 0 0, L_0x55a15dde5590;  alias, 1 drivers
v0x55a15d4b3430_0 .net "w0", 0 0, L_0x55a15dde5500;  1 drivers
S_0x55a15d4b3570 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4b2d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde4f80 .functor NOT 1, L_0x55a15dde6ae0, C4<0>, C4<0>, C4<0>;
L_0x55a15dde5180 .functor NOT 1, L_0x55a15dde6310, C4<0>, C4<0>, C4<0>;
v0x55a15d4b49f0_0 .net "in0", 0 0, L_0x55a15dde6310;  alias, 1 drivers
v0x55a15d4b4ae0_0 .net "in1", 0 0, L_0x55a15dde6ae0;  alias, 1 drivers
v0x55a15d4b4bf0_0 .net "out", 0 0, L_0x55a15dde5380;  alias, 1 drivers
v0x55a15d4b4c90_0 .net "w0", 0 0, L_0x55a15dde4f10;  1 drivers
v0x55a15d4b4d80_0 .net "w1", 0 0, L_0x55a15dde50c0;  1 drivers
S_0x55a15d4b3790 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4b3570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde4e80 .functor NAND 1, L_0x55a15dde6310, L_0x55a15dde4f80, C4<1>, C4<1>;
L_0x55a15dde4f10 .functor NAND 1, L_0x55a15dde4e80, L_0x55a15dde4e80, C4<1>, C4<1>;
v0x55a15d4b39f0_0 .net "in0", 0 0, L_0x55a15dde6310;  alias, 1 drivers
v0x55a15d4b3ab0_0 .net "in1", 0 0, L_0x55a15dde4f80;  1 drivers
v0x55a15d4b3b50_0 .net "out", 0 0, L_0x55a15dde4f10;  alias, 1 drivers
v0x55a15d4b3c20_0 .net "w0", 0 0, L_0x55a15dde4e80;  1 drivers
S_0x55a15d4b3d60 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4b3570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde5030 .functor NAND 1, L_0x55a15dde5180, L_0x55a15dde6ae0, C4<1>, C4<1>;
L_0x55a15dde50c0 .functor NAND 1, L_0x55a15dde5030, L_0x55a15dde5030, C4<1>, C4<1>;
v0x55a15d4b3f80_0 .net "in0", 0 0, L_0x55a15dde5180;  1 drivers
v0x55a15d4b4060_0 .net "in1", 0 0, L_0x55a15dde6ae0;  alias, 1 drivers
v0x55a15d4b4150_0 .net "out", 0 0, L_0x55a15dde50c0;  alias, 1 drivers
v0x55a15d4b4220_0 .net "w0", 0 0, L_0x55a15dde5030;  1 drivers
S_0x55a15d4b4320 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4b3570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde5260 .functor NAND 1, L_0x55a15dde4f10, L_0x55a15dde4f10, C4<1>, C4<1>;
L_0x55a15dde52f0 .functor NAND 1, L_0x55a15dde50c0, L_0x55a15dde50c0, C4<1>, C4<1>;
L_0x55a15dde5380 .functor NAND 1, L_0x55a15dde5260, L_0x55a15dde52f0, C4<1>, C4<1>;
v0x55a15d4b4570_0 .net "in0", 0 0, L_0x55a15dde4f10;  alias, 1 drivers
v0x55a15d4b4640_0 .net "in1", 0 0, L_0x55a15dde50c0;  alias, 1 drivers
v0x55a15d4b4710_0 .net "out", 0 0, L_0x55a15dde5380;  alias, 1 drivers
v0x55a15d4b47e0_0 .net "w0", 0 0, L_0x55a15dde5260;  1 drivers
v0x55a15d4b4880_0 .net "w1", 0 0, L_0x55a15dde52f0;  1 drivers
S_0x55a15d4b51f0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d4b2ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4b7320_0 .net "a", 0 0, L_0x55a15dde5380;  alias, 1 drivers
v0x55a15d4b73c0_0 .net "b", 0 0, L_0x55a15dde4750;  alias, 1 drivers
v0x55a15d4b7510_0 .net "carry", 0 0, L_0x55a15dde5eb0;  alias, 1 drivers
v0x55a15d4b75b0_0 .net "sum", 0 0, L_0x55a15dde5d20;  alias, 1 drivers
S_0x55a15d4b5450 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4b51f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde5e20 .functor NAND 1, L_0x55a15dde5380, L_0x55a15dde4750, C4<1>, C4<1>;
L_0x55a15dde5eb0 .functor NAND 1, L_0x55a15dde5e20, L_0x55a15dde5e20, C4<1>, C4<1>;
v0x55a15d4b5690_0 .net "in0", 0 0, L_0x55a15dde5380;  alias, 1 drivers
v0x55a15d4b5750_0 .net "in1", 0 0, L_0x55a15dde4750;  alias, 1 drivers
v0x55a15d4b5810_0 .net "out", 0 0, L_0x55a15dde5eb0;  alias, 1 drivers
v0x55a15d4b58b0_0 .net "w0", 0 0, L_0x55a15dde5e20;  1 drivers
S_0x55a15d4b59b0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4b51f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde57c0 .functor NOT 1, L_0x55a15dde4750, C4<0>, C4<0>, C4<0>;
L_0x55a15dde5b20 .functor NOT 1, L_0x55a15dde5380, C4<0>, C4<0>, C4<0>;
v0x55a15d4b6ea0_0 .net "in0", 0 0, L_0x55a15dde5380;  alias, 1 drivers
v0x55a15d4b6f40_0 .net "in1", 0 0, L_0x55a15dde4750;  alias, 1 drivers
v0x55a15d4b7000_0 .net "out", 0 0, L_0x55a15dde5d20;  alias, 1 drivers
v0x55a15d4b70d0_0 .net "w0", 0 0, L_0x55a15dde5700;  1 drivers
v0x55a15d4b71c0_0 .net "w1", 0 0, L_0x55a15dde5a60;  1 drivers
S_0x55a15d4b5bd0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4b59b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde5670 .functor NAND 1, L_0x55a15dde5380, L_0x55a15dde57c0, C4<1>, C4<1>;
L_0x55a15dde5700 .functor NAND 1, L_0x55a15dde5670, L_0x55a15dde5670, C4<1>, C4<1>;
v0x55a15d4b5e30_0 .net "in0", 0 0, L_0x55a15dde5380;  alias, 1 drivers
v0x55a15d4b5f80_0 .net "in1", 0 0, L_0x55a15dde57c0;  1 drivers
v0x55a15d4b6040_0 .net "out", 0 0, L_0x55a15dde5700;  alias, 1 drivers
v0x55a15d4b6110_0 .net "w0", 0 0, L_0x55a15dde5670;  1 drivers
S_0x55a15d4b6250 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4b59b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde59d0 .functor NAND 1, L_0x55a15dde5b20, L_0x55a15dde4750, C4<1>, C4<1>;
L_0x55a15dde5a60 .functor NAND 1, L_0x55a15dde59d0, L_0x55a15dde59d0, C4<1>, C4<1>;
v0x55a15d4b6420_0 .net "in0", 0 0, L_0x55a15dde5b20;  1 drivers
v0x55a15d4b6500_0 .net "in1", 0 0, L_0x55a15dde4750;  alias, 1 drivers
v0x55a15d4b6610_0 .net "out", 0 0, L_0x55a15dde5a60;  alias, 1 drivers
v0x55a15d4b66b0_0 .net "w0", 0 0, L_0x55a15dde59d0;  1 drivers
S_0x55a15d4b67d0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4b59b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dde5c00 .functor NAND 1, L_0x55a15dde5700, L_0x55a15dde5700, C4<1>, C4<1>;
L_0x55a15dde5c90 .functor NAND 1, L_0x55a15dde5a60, L_0x55a15dde5a60, C4<1>, C4<1>;
L_0x55a15dde5d20 .functor NAND 1, L_0x55a15dde5c00, L_0x55a15dde5c90, C4<1>, C4<1>;
v0x55a15d4b6a20_0 .net "in0", 0 0, L_0x55a15dde5700;  alias, 1 drivers
v0x55a15d4b6af0_0 .net "in1", 0 0, L_0x55a15dde5a60;  alias, 1 drivers
v0x55a15d4b6bc0_0 .net "out", 0 0, L_0x55a15dde5d20;  alias, 1 drivers
v0x55a15d4b6c90_0 .net "w0", 0 0, L_0x55a15dde5c00;  1 drivers
v0x55a15d4b6d30_0 .net "w1", 0 0, L_0x55a15dde5c90;  1 drivers
S_0x55a15d4b7da0 .scope module, "fa4" "FULL_ADDER" 3 9, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddbe260 .functor OR 1, L_0x55a15ddbe1d0, L_0x55a15ddbd8b0, C4<0>, C4<0>;
v0x55a15d4bc930_0 .net "a", 0 0, L_0x55a15ddbe430;  1 drivers
v0x55a15d4bca80_0 .net "b", 0 0, L_0x55a15ddbe5e0;  1 drivers
v0x55a15d4bcbd0_0 .net "carry", 0 0, L_0x55a15ddbe260;  alias, 1 drivers
v0x55a15d4bcc70_0 .net "carry0", 0 0, L_0x55a15ddbd8b0;  1 drivers
v0x55a15d4bcd10_0 .net "carry1", 0 0, L_0x55a15ddbe1d0;  1 drivers
v0x55a15d4bce00_0 .net "cin", 0 0, L_0x55a15ddbcc70;  alias, 1 drivers
v0x55a15d4bcea0_0 .net "sum", 0 0, L_0x55a15ddbe040;  1 drivers
v0x55a15d4bcf40_0 .net "sum0", 0 0, L_0x55a15ddbd6a0;  1 drivers
S_0x55a15d4b7ff0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d4b7da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4ba1a0_0 .net "a", 0 0, L_0x55a15ddbe430;  alias, 1 drivers
v0x55a15d4ba240_0 .net "b", 0 0, L_0x55a15ddbe5e0;  alias, 1 drivers
v0x55a15d4ba300_0 .net "carry", 0 0, L_0x55a15ddbd8b0;  alias, 1 drivers
v0x55a15d4ba3a0_0 .net "sum", 0 0, L_0x55a15ddbd6a0;  alias, 1 drivers
S_0x55a15d4b8250 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4b7ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbd820 .functor NAND 1, L_0x55a15ddbe430, L_0x55a15ddbe5e0, C4<1>, C4<1>;
L_0x55a15ddbd8b0 .functor NAND 1, L_0x55a15ddbd820, L_0x55a15ddbd820, C4<1>, C4<1>;
v0x55a15d4b84b0_0 .net "in0", 0 0, L_0x55a15ddbe430;  alias, 1 drivers
v0x55a15d4b8590_0 .net "in1", 0 0, L_0x55a15ddbe5e0;  alias, 1 drivers
v0x55a15d4b8650_0 .net "out", 0 0, L_0x55a15ddbd8b0;  alias, 1 drivers
v0x55a15d4b86f0_0 .net "w0", 0 0, L_0x55a15ddbd820;  1 drivers
S_0x55a15d4b8830 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4b7ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbd2a0 .functor NOT 1, L_0x55a15ddbe5e0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddbd4a0 .functor NOT 1, L_0x55a15ddbe430, C4<0>, C4<0>, C4<0>;
v0x55a15d4b9cb0_0 .net "in0", 0 0, L_0x55a15ddbe430;  alias, 1 drivers
v0x55a15d4b9da0_0 .net "in1", 0 0, L_0x55a15ddbe5e0;  alias, 1 drivers
v0x55a15d4b9eb0_0 .net "out", 0 0, L_0x55a15ddbd6a0;  alias, 1 drivers
v0x55a15d4b9f50_0 .net "w0", 0 0, L_0x55a15ddbd230;  1 drivers
v0x55a15d4ba040_0 .net "w1", 0 0, L_0x55a15ddbd3e0;  1 drivers
S_0x55a15d4b8a50 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4b8830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbd1a0 .functor NAND 1, L_0x55a15ddbe430, L_0x55a15ddbd2a0, C4<1>, C4<1>;
L_0x55a15ddbd230 .functor NAND 1, L_0x55a15ddbd1a0, L_0x55a15ddbd1a0, C4<1>, C4<1>;
v0x55a15d4b8cb0_0 .net "in0", 0 0, L_0x55a15ddbe430;  alias, 1 drivers
v0x55a15d4b8d70_0 .net "in1", 0 0, L_0x55a15ddbd2a0;  1 drivers
v0x55a15d4b8e10_0 .net "out", 0 0, L_0x55a15ddbd230;  alias, 1 drivers
v0x55a15d4b8ee0_0 .net "w0", 0 0, L_0x55a15ddbd1a0;  1 drivers
S_0x55a15d4b9020 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4b8830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbd350 .functor NAND 1, L_0x55a15ddbd4a0, L_0x55a15ddbe5e0, C4<1>, C4<1>;
L_0x55a15ddbd3e0 .functor NAND 1, L_0x55a15ddbd350, L_0x55a15ddbd350, C4<1>, C4<1>;
v0x55a15d4b9240_0 .net "in0", 0 0, L_0x55a15ddbd4a0;  1 drivers
v0x55a15d4b9320_0 .net "in1", 0 0, L_0x55a15ddbe5e0;  alias, 1 drivers
v0x55a15d4b9410_0 .net "out", 0 0, L_0x55a15ddbd3e0;  alias, 1 drivers
v0x55a15d4b94e0_0 .net "w0", 0 0, L_0x55a15ddbd350;  1 drivers
S_0x55a15d4b95e0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4b8830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbd580 .functor NAND 1, L_0x55a15ddbd230, L_0x55a15ddbd230, C4<1>, C4<1>;
L_0x55a15ddbd610 .functor NAND 1, L_0x55a15ddbd3e0, L_0x55a15ddbd3e0, C4<1>, C4<1>;
L_0x55a15ddbd6a0 .functor NAND 1, L_0x55a15ddbd580, L_0x55a15ddbd610, C4<1>, C4<1>;
v0x55a15d4b9830_0 .net "in0", 0 0, L_0x55a15ddbd230;  alias, 1 drivers
v0x55a15d4b9900_0 .net "in1", 0 0, L_0x55a15ddbd3e0;  alias, 1 drivers
v0x55a15d4b99d0_0 .net "out", 0 0, L_0x55a15ddbd6a0;  alias, 1 drivers
v0x55a15d4b9aa0_0 .net "w0", 0 0, L_0x55a15ddbd580;  1 drivers
v0x55a15d4b9b40_0 .net "w1", 0 0, L_0x55a15ddbd610;  1 drivers
S_0x55a15d4ba4b0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d4b7da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4bc5e0_0 .net "a", 0 0, L_0x55a15ddbd6a0;  alias, 1 drivers
v0x55a15d4bc680_0 .net "b", 0 0, L_0x55a15ddbcc70;  alias, 1 drivers
v0x55a15d4bc7d0_0 .net "carry", 0 0, L_0x55a15ddbe1d0;  alias, 1 drivers
v0x55a15d4bc870_0 .net "sum", 0 0, L_0x55a15ddbe040;  alias, 1 drivers
S_0x55a15d4ba710 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4ba4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbe140 .functor NAND 1, L_0x55a15ddbd6a0, L_0x55a15ddbcc70, C4<1>, C4<1>;
L_0x55a15ddbe1d0 .functor NAND 1, L_0x55a15ddbe140, L_0x55a15ddbe140, C4<1>, C4<1>;
v0x55a15d4ba950_0 .net "in0", 0 0, L_0x55a15ddbd6a0;  alias, 1 drivers
v0x55a15d4baa10_0 .net "in1", 0 0, L_0x55a15ddbcc70;  alias, 1 drivers
v0x55a15d4baad0_0 .net "out", 0 0, L_0x55a15ddbe1d0;  alias, 1 drivers
v0x55a15d4bab70_0 .net "w0", 0 0, L_0x55a15ddbe140;  1 drivers
S_0x55a15d4bac70 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4ba4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbdae0 .functor NOT 1, L_0x55a15ddbcc70, C4<0>, C4<0>, C4<0>;
L_0x55a15ddbde40 .functor NOT 1, L_0x55a15ddbd6a0, C4<0>, C4<0>, C4<0>;
v0x55a15d4bc160_0 .net "in0", 0 0, L_0x55a15ddbd6a0;  alias, 1 drivers
v0x55a15d4bc200_0 .net "in1", 0 0, L_0x55a15ddbcc70;  alias, 1 drivers
v0x55a15d4bc2c0_0 .net "out", 0 0, L_0x55a15ddbe040;  alias, 1 drivers
v0x55a15d4bc390_0 .net "w0", 0 0, L_0x55a15ddbda20;  1 drivers
v0x55a15d4bc480_0 .net "w1", 0 0, L_0x55a15ddbdd80;  1 drivers
S_0x55a15d4bae90 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4bac70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbd990 .functor NAND 1, L_0x55a15ddbd6a0, L_0x55a15ddbdae0, C4<1>, C4<1>;
L_0x55a15ddbda20 .functor NAND 1, L_0x55a15ddbd990, L_0x55a15ddbd990, C4<1>, C4<1>;
v0x55a15d4bb0f0_0 .net "in0", 0 0, L_0x55a15ddbd6a0;  alias, 1 drivers
v0x55a15d4bb240_0 .net "in1", 0 0, L_0x55a15ddbdae0;  1 drivers
v0x55a15d4bb300_0 .net "out", 0 0, L_0x55a15ddbda20;  alias, 1 drivers
v0x55a15d4bb3d0_0 .net "w0", 0 0, L_0x55a15ddbd990;  1 drivers
S_0x55a15d4bb510 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4bac70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbdcf0 .functor NAND 1, L_0x55a15ddbde40, L_0x55a15ddbcc70, C4<1>, C4<1>;
L_0x55a15ddbdd80 .functor NAND 1, L_0x55a15ddbdcf0, L_0x55a15ddbdcf0, C4<1>, C4<1>;
v0x55a15d4bb6e0_0 .net "in0", 0 0, L_0x55a15ddbde40;  1 drivers
v0x55a15d4bb7c0_0 .net "in1", 0 0, L_0x55a15ddbcc70;  alias, 1 drivers
v0x55a15d4bb8d0_0 .net "out", 0 0, L_0x55a15ddbdd80;  alias, 1 drivers
v0x55a15d4bb970_0 .net "w0", 0 0, L_0x55a15ddbdcf0;  1 drivers
S_0x55a15d4bba90 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4bac70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbdf20 .functor NAND 1, L_0x55a15ddbda20, L_0x55a15ddbda20, C4<1>, C4<1>;
L_0x55a15ddbdfb0 .functor NAND 1, L_0x55a15ddbdd80, L_0x55a15ddbdd80, C4<1>, C4<1>;
L_0x55a15ddbe040 .functor NAND 1, L_0x55a15ddbdf20, L_0x55a15ddbdfb0, C4<1>, C4<1>;
v0x55a15d4bbce0_0 .net "in0", 0 0, L_0x55a15ddbda20;  alias, 1 drivers
v0x55a15d4bbdb0_0 .net "in1", 0 0, L_0x55a15ddbdd80;  alias, 1 drivers
v0x55a15d4bbe80_0 .net "out", 0 0, L_0x55a15ddbe040;  alias, 1 drivers
v0x55a15d4bbf50_0 .net "w0", 0 0, L_0x55a15ddbdf20;  1 drivers
v0x55a15d4bbff0_0 .net "w1", 0 0, L_0x55a15ddbdfb0;  1 drivers
S_0x55a15d4bd060 .scope module, "fa5" "FULL_ADDER" 3 10, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddbf8e0 .functor OR 1, L_0x55a15ddbf850, L_0x55a15ddbef30, C4<0>, C4<0>;
v0x55a15d4c1bf0_0 .net "a", 0 0, L_0x55a15ddbfab0;  1 drivers
v0x55a15d4c1d40_0 .net "b", 0 0, L_0x55a15ddbfc60;  1 drivers
v0x55a15d4c1e90_0 .net "carry", 0 0, L_0x55a15ddbf8e0;  alias, 1 drivers
v0x55a15d4c1f30_0 .net "carry0", 0 0, L_0x55a15ddbef30;  1 drivers
v0x55a15d4c1fd0_0 .net "carry1", 0 0, L_0x55a15ddbf850;  1 drivers
v0x55a15d4c20c0_0 .net "cin", 0 0, L_0x55a15ddbe260;  alias, 1 drivers
v0x55a15d4c2160_0 .net "sum", 0 0, L_0x55a15ddbf6c0;  1 drivers
v0x55a15d4c2200_0 .net "sum0", 0 0, L_0x55a15ddbed20;  1 drivers
S_0x55a15d4bd2b0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d4bd060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4bf460_0 .net "a", 0 0, L_0x55a15ddbfab0;  alias, 1 drivers
v0x55a15d4bf500_0 .net "b", 0 0, L_0x55a15ddbfc60;  alias, 1 drivers
v0x55a15d4bf5c0_0 .net "carry", 0 0, L_0x55a15ddbef30;  alias, 1 drivers
v0x55a15d4bf660_0 .net "sum", 0 0, L_0x55a15ddbed20;  alias, 1 drivers
S_0x55a15d4bd510 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4bd2b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbeea0 .functor NAND 1, L_0x55a15ddbfab0, L_0x55a15ddbfc60, C4<1>, C4<1>;
L_0x55a15ddbef30 .functor NAND 1, L_0x55a15ddbeea0, L_0x55a15ddbeea0, C4<1>, C4<1>;
v0x55a15d4bd770_0 .net "in0", 0 0, L_0x55a15ddbfab0;  alias, 1 drivers
v0x55a15d4bd850_0 .net "in1", 0 0, L_0x55a15ddbfc60;  alias, 1 drivers
v0x55a15d4bd910_0 .net "out", 0 0, L_0x55a15ddbef30;  alias, 1 drivers
v0x55a15d4bd9b0_0 .net "w0", 0 0, L_0x55a15ddbeea0;  1 drivers
S_0x55a15d4bdaf0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4bd2b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbe8e0 .functor NOT 1, L_0x55a15ddbfc60, C4<0>, C4<0>, C4<0>;
L_0x55a15ddbea90 .functor NOT 1, L_0x55a15ddbfab0, C4<0>, C4<0>, C4<0>;
v0x55a15d4bef70_0 .net "in0", 0 0, L_0x55a15ddbfab0;  alias, 1 drivers
v0x55a15d4bf060_0 .net "in1", 0 0, L_0x55a15ddbfc60;  alias, 1 drivers
v0x55a15d4bf170_0 .net "out", 0 0, L_0x55a15ddbed20;  alias, 1 drivers
v0x55a15d4bf210_0 .net "w0", 0 0, L_0x55a15ddbe870;  1 drivers
v0x55a15d4bf300_0 .net "w1", 0 0, L_0x55a15ddbea20;  1 drivers
S_0x55a15d4bdd10 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4bdaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbe7e0 .functor NAND 1, L_0x55a15ddbfab0, L_0x55a15ddbe8e0, C4<1>, C4<1>;
L_0x55a15ddbe870 .functor NAND 1, L_0x55a15ddbe7e0, L_0x55a15ddbe7e0, C4<1>, C4<1>;
v0x55a15d4bdf70_0 .net "in0", 0 0, L_0x55a15ddbfab0;  alias, 1 drivers
v0x55a15d4be030_0 .net "in1", 0 0, L_0x55a15ddbe8e0;  1 drivers
v0x55a15d4be0d0_0 .net "out", 0 0, L_0x55a15ddbe870;  alias, 1 drivers
v0x55a15d4be1a0_0 .net "w0", 0 0, L_0x55a15ddbe7e0;  1 drivers
S_0x55a15d4be2e0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4bdaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbe990 .functor NAND 1, L_0x55a15ddbea90, L_0x55a15ddbfc60, C4<1>, C4<1>;
L_0x55a15ddbea20 .functor NAND 1, L_0x55a15ddbe990, L_0x55a15ddbe990, C4<1>, C4<1>;
v0x55a15d4be500_0 .net "in0", 0 0, L_0x55a15ddbea90;  1 drivers
v0x55a15d4be5e0_0 .net "in1", 0 0, L_0x55a15ddbfc60;  alias, 1 drivers
v0x55a15d4be6d0_0 .net "out", 0 0, L_0x55a15ddbea20;  alias, 1 drivers
v0x55a15d4be7a0_0 .net "w0", 0 0, L_0x55a15ddbe990;  1 drivers
S_0x55a15d4be8a0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4bdaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbeb70 .functor NAND 1, L_0x55a15ddbe870, L_0x55a15ddbe870, C4<1>, C4<1>;
L_0x55a15ddbec00 .functor NAND 1, L_0x55a15ddbea20, L_0x55a15ddbea20, C4<1>, C4<1>;
L_0x55a15ddbed20 .functor NAND 1, L_0x55a15ddbeb70, L_0x55a15ddbec00, C4<1>, C4<1>;
v0x55a15d4beaf0_0 .net "in0", 0 0, L_0x55a15ddbe870;  alias, 1 drivers
v0x55a15d4bebc0_0 .net "in1", 0 0, L_0x55a15ddbea20;  alias, 1 drivers
v0x55a15d4bec90_0 .net "out", 0 0, L_0x55a15ddbed20;  alias, 1 drivers
v0x55a15d4bed60_0 .net "w0", 0 0, L_0x55a15ddbeb70;  1 drivers
v0x55a15d4bee00_0 .net "w1", 0 0, L_0x55a15ddbec00;  1 drivers
S_0x55a15d4bf770 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d4bd060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4c18a0_0 .net "a", 0 0, L_0x55a15ddbed20;  alias, 1 drivers
v0x55a15d4c1940_0 .net "b", 0 0, L_0x55a15ddbe260;  alias, 1 drivers
v0x55a15d4c1a90_0 .net "carry", 0 0, L_0x55a15ddbf850;  alias, 1 drivers
v0x55a15d4c1b30_0 .net "sum", 0 0, L_0x55a15ddbf6c0;  alias, 1 drivers
S_0x55a15d4bf9d0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4bf770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbf7c0 .functor NAND 1, L_0x55a15ddbed20, L_0x55a15ddbe260, C4<1>, C4<1>;
L_0x55a15ddbf850 .functor NAND 1, L_0x55a15ddbf7c0, L_0x55a15ddbf7c0, C4<1>, C4<1>;
v0x55a15d4bfc10_0 .net "in0", 0 0, L_0x55a15ddbed20;  alias, 1 drivers
v0x55a15d4bfcd0_0 .net "in1", 0 0, L_0x55a15ddbe260;  alias, 1 drivers
v0x55a15d4bfd90_0 .net "out", 0 0, L_0x55a15ddbf850;  alias, 1 drivers
v0x55a15d4bfe30_0 .net "w0", 0 0, L_0x55a15ddbf7c0;  1 drivers
S_0x55a15d4bff30 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4bf770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbf160 .functor NOT 1, L_0x55a15ddbe260, C4<0>, C4<0>, C4<0>;
L_0x55a15ddbf4c0 .functor NOT 1, L_0x55a15ddbed20, C4<0>, C4<0>, C4<0>;
v0x55a15d4c1420_0 .net "in0", 0 0, L_0x55a15ddbed20;  alias, 1 drivers
v0x55a15d4c14c0_0 .net "in1", 0 0, L_0x55a15ddbe260;  alias, 1 drivers
v0x55a15d4c1580_0 .net "out", 0 0, L_0x55a15ddbf6c0;  alias, 1 drivers
v0x55a15d4c1650_0 .net "w0", 0 0, L_0x55a15ddbf0a0;  1 drivers
v0x55a15d4c1740_0 .net "w1", 0 0, L_0x55a15ddbf400;  1 drivers
S_0x55a15d4c0150 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4bff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbf010 .functor NAND 1, L_0x55a15ddbed20, L_0x55a15ddbf160, C4<1>, C4<1>;
L_0x55a15ddbf0a0 .functor NAND 1, L_0x55a15ddbf010, L_0x55a15ddbf010, C4<1>, C4<1>;
v0x55a15d4c03b0_0 .net "in0", 0 0, L_0x55a15ddbed20;  alias, 1 drivers
v0x55a15d4c0500_0 .net "in1", 0 0, L_0x55a15ddbf160;  1 drivers
v0x55a15d4c05c0_0 .net "out", 0 0, L_0x55a15ddbf0a0;  alias, 1 drivers
v0x55a15d4c0690_0 .net "w0", 0 0, L_0x55a15ddbf010;  1 drivers
S_0x55a15d4c07d0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4bff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbf370 .functor NAND 1, L_0x55a15ddbf4c0, L_0x55a15ddbe260, C4<1>, C4<1>;
L_0x55a15ddbf400 .functor NAND 1, L_0x55a15ddbf370, L_0x55a15ddbf370, C4<1>, C4<1>;
v0x55a15d4c09a0_0 .net "in0", 0 0, L_0x55a15ddbf4c0;  1 drivers
v0x55a15d4c0a80_0 .net "in1", 0 0, L_0x55a15ddbe260;  alias, 1 drivers
v0x55a15d4c0b90_0 .net "out", 0 0, L_0x55a15ddbf400;  alias, 1 drivers
v0x55a15d4c0c30_0 .net "w0", 0 0, L_0x55a15ddbf370;  1 drivers
S_0x55a15d4c0d50 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4bff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbf5a0 .functor NAND 1, L_0x55a15ddbf0a0, L_0x55a15ddbf0a0, C4<1>, C4<1>;
L_0x55a15ddbf630 .functor NAND 1, L_0x55a15ddbf400, L_0x55a15ddbf400, C4<1>, C4<1>;
L_0x55a15ddbf6c0 .functor NAND 1, L_0x55a15ddbf5a0, L_0x55a15ddbf630, C4<1>, C4<1>;
v0x55a15d4c0fa0_0 .net "in0", 0 0, L_0x55a15ddbf0a0;  alias, 1 drivers
v0x55a15d4c1070_0 .net "in1", 0 0, L_0x55a15ddbf400;  alias, 1 drivers
v0x55a15d4c1140_0 .net "out", 0 0, L_0x55a15ddbf6c0;  alias, 1 drivers
v0x55a15d4c1210_0 .net "w0", 0 0, L_0x55a15ddbf5a0;  1 drivers
v0x55a15d4c12b0_0 .net "w1", 0 0, L_0x55a15ddbf630;  1 drivers
S_0x55a15d4c2320 .scope module, "fa6" "FULL_ADDER" 3 11, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddc0e80 .functor OR 1, L_0x55a15ddc0df0, L_0x55a15ddc04d0, C4<0>, C4<0>;
v0x55a15d4c6eb0_0 .net "a", 0 0, L_0x55a15ddc1050;  1 drivers
v0x55a15d4c7000_0 .net "b", 0 0, L_0x55a15ddc1200;  1 drivers
v0x55a15d4c7150_0 .net "carry", 0 0, L_0x55a15ddc0e80;  alias, 1 drivers
v0x55a15d4c71f0_0 .net "carry0", 0 0, L_0x55a15ddc04d0;  1 drivers
v0x55a15d4c7290_0 .net "carry1", 0 0, L_0x55a15ddc0df0;  1 drivers
v0x55a15d4c7380_0 .net "cin", 0 0, L_0x55a15ddbf8e0;  alias, 1 drivers
v0x55a15d4c7420_0 .net "sum", 0 0, L_0x55a15ddc0c60;  1 drivers
v0x55a15d4c74c0_0 .net "sum0", 0 0, L_0x55a15ddc02c0;  1 drivers
S_0x55a15d4c2570 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d4c2320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4c4720_0 .net "a", 0 0, L_0x55a15ddc1050;  alias, 1 drivers
v0x55a15d4c47c0_0 .net "b", 0 0, L_0x55a15ddc1200;  alias, 1 drivers
v0x55a15d4c4880_0 .net "carry", 0 0, L_0x55a15ddc04d0;  alias, 1 drivers
v0x55a15d4c4920_0 .net "sum", 0 0, L_0x55a15ddc02c0;  alias, 1 drivers
S_0x55a15d4c27d0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4c2570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc0440 .functor NAND 1, L_0x55a15ddc1050, L_0x55a15ddc1200, C4<1>, C4<1>;
L_0x55a15ddc04d0 .functor NAND 1, L_0x55a15ddc0440, L_0x55a15ddc0440, C4<1>, C4<1>;
v0x55a15d4c2a30_0 .net "in0", 0 0, L_0x55a15ddc1050;  alias, 1 drivers
v0x55a15d4c2b10_0 .net "in1", 0 0, L_0x55a15ddc1200;  alias, 1 drivers
v0x55a15d4c2bd0_0 .net "out", 0 0, L_0x55a15ddc04d0;  alias, 1 drivers
v0x55a15d4c2c70_0 .net "w0", 0 0, L_0x55a15ddc0440;  1 drivers
S_0x55a15d4c2db0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4c2570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbff10 .functor NOT 1, L_0x55a15ddc1200, C4<0>, C4<0>, C4<0>;
L_0x55a15ddc00c0 .functor NOT 1, L_0x55a15ddc1050, C4<0>, C4<0>, C4<0>;
v0x55a15d4c4230_0 .net "in0", 0 0, L_0x55a15ddc1050;  alias, 1 drivers
v0x55a15d4c4320_0 .net "in1", 0 0, L_0x55a15ddc1200;  alias, 1 drivers
v0x55a15d4c4430_0 .net "out", 0 0, L_0x55a15ddc02c0;  alias, 1 drivers
v0x55a15d4c44d0_0 .net "w0", 0 0, L_0x55a15ddbfea0;  1 drivers
v0x55a15d4c45c0_0 .net "w1", 0 0, L_0x55a15ddc0050;  1 drivers
S_0x55a15d4c2fd0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4c2db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbfe10 .functor NAND 1, L_0x55a15ddc1050, L_0x55a15ddbff10, C4<1>, C4<1>;
L_0x55a15ddbfea0 .functor NAND 1, L_0x55a15ddbfe10, L_0x55a15ddbfe10, C4<1>, C4<1>;
v0x55a15d4c3230_0 .net "in0", 0 0, L_0x55a15ddc1050;  alias, 1 drivers
v0x55a15d4c32f0_0 .net "in1", 0 0, L_0x55a15ddbff10;  1 drivers
v0x55a15d4c3390_0 .net "out", 0 0, L_0x55a15ddbfea0;  alias, 1 drivers
v0x55a15d4c3460_0 .net "w0", 0 0, L_0x55a15ddbfe10;  1 drivers
S_0x55a15d4c35a0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4c2db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddbffc0 .functor NAND 1, L_0x55a15ddc00c0, L_0x55a15ddc1200, C4<1>, C4<1>;
L_0x55a15ddc0050 .functor NAND 1, L_0x55a15ddbffc0, L_0x55a15ddbffc0, C4<1>, C4<1>;
v0x55a15d4c37c0_0 .net "in0", 0 0, L_0x55a15ddc00c0;  1 drivers
v0x55a15d4c38a0_0 .net "in1", 0 0, L_0x55a15ddc1200;  alias, 1 drivers
v0x55a15d4c3990_0 .net "out", 0 0, L_0x55a15ddc0050;  alias, 1 drivers
v0x55a15d4c3a60_0 .net "w0", 0 0, L_0x55a15ddbffc0;  1 drivers
S_0x55a15d4c3b60 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4c2db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc01a0 .functor NAND 1, L_0x55a15ddbfea0, L_0x55a15ddbfea0, C4<1>, C4<1>;
L_0x55a15ddc0230 .functor NAND 1, L_0x55a15ddc0050, L_0x55a15ddc0050, C4<1>, C4<1>;
L_0x55a15ddc02c0 .functor NAND 1, L_0x55a15ddc01a0, L_0x55a15ddc0230, C4<1>, C4<1>;
v0x55a15d4c3db0_0 .net "in0", 0 0, L_0x55a15ddbfea0;  alias, 1 drivers
v0x55a15d4c3e80_0 .net "in1", 0 0, L_0x55a15ddc0050;  alias, 1 drivers
v0x55a15d4c3f50_0 .net "out", 0 0, L_0x55a15ddc02c0;  alias, 1 drivers
v0x55a15d4c4020_0 .net "w0", 0 0, L_0x55a15ddc01a0;  1 drivers
v0x55a15d4c40c0_0 .net "w1", 0 0, L_0x55a15ddc0230;  1 drivers
S_0x55a15d4c4a30 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d4c2320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4c6b60_0 .net "a", 0 0, L_0x55a15ddc02c0;  alias, 1 drivers
v0x55a15d4c6c00_0 .net "b", 0 0, L_0x55a15ddbf8e0;  alias, 1 drivers
v0x55a15d4c6d50_0 .net "carry", 0 0, L_0x55a15ddc0df0;  alias, 1 drivers
v0x55a15d4c6df0_0 .net "sum", 0 0, L_0x55a15ddc0c60;  alias, 1 drivers
S_0x55a15d4c4c90 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4c4a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc0d60 .functor NAND 1, L_0x55a15ddc02c0, L_0x55a15ddbf8e0, C4<1>, C4<1>;
L_0x55a15ddc0df0 .functor NAND 1, L_0x55a15ddc0d60, L_0x55a15ddc0d60, C4<1>, C4<1>;
v0x55a15d4c4ed0_0 .net "in0", 0 0, L_0x55a15ddc02c0;  alias, 1 drivers
v0x55a15d4c4f90_0 .net "in1", 0 0, L_0x55a15ddbf8e0;  alias, 1 drivers
v0x55a15d4c5050_0 .net "out", 0 0, L_0x55a15ddc0df0;  alias, 1 drivers
v0x55a15d4c50f0_0 .net "w0", 0 0, L_0x55a15ddc0d60;  1 drivers
S_0x55a15d4c51f0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4c4a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc0700 .functor NOT 1, L_0x55a15ddbf8e0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddc0a60 .functor NOT 1, L_0x55a15ddc02c0, C4<0>, C4<0>, C4<0>;
v0x55a15d4c66e0_0 .net "in0", 0 0, L_0x55a15ddc02c0;  alias, 1 drivers
v0x55a15d4c6780_0 .net "in1", 0 0, L_0x55a15ddbf8e0;  alias, 1 drivers
v0x55a15d4c6840_0 .net "out", 0 0, L_0x55a15ddc0c60;  alias, 1 drivers
v0x55a15d4c6910_0 .net "w0", 0 0, L_0x55a15ddc0640;  1 drivers
v0x55a15d4c6a00_0 .net "w1", 0 0, L_0x55a15ddc09a0;  1 drivers
S_0x55a15d4c5410 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4c51f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc05b0 .functor NAND 1, L_0x55a15ddc02c0, L_0x55a15ddc0700, C4<1>, C4<1>;
L_0x55a15ddc0640 .functor NAND 1, L_0x55a15ddc05b0, L_0x55a15ddc05b0, C4<1>, C4<1>;
v0x55a15d4c5670_0 .net "in0", 0 0, L_0x55a15ddc02c0;  alias, 1 drivers
v0x55a15d4c57c0_0 .net "in1", 0 0, L_0x55a15ddc0700;  1 drivers
v0x55a15d4c5880_0 .net "out", 0 0, L_0x55a15ddc0640;  alias, 1 drivers
v0x55a15d4c5950_0 .net "w0", 0 0, L_0x55a15ddc05b0;  1 drivers
S_0x55a15d4c5a90 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4c51f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc0910 .functor NAND 1, L_0x55a15ddc0a60, L_0x55a15ddbf8e0, C4<1>, C4<1>;
L_0x55a15ddc09a0 .functor NAND 1, L_0x55a15ddc0910, L_0x55a15ddc0910, C4<1>, C4<1>;
v0x55a15d4c5c60_0 .net "in0", 0 0, L_0x55a15ddc0a60;  1 drivers
v0x55a15d4c5d40_0 .net "in1", 0 0, L_0x55a15ddbf8e0;  alias, 1 drivers
v0x55a15d4c5e50_0 .net "out", 0 0, L_0x55a15ddc09a0;  alias, 1 drivers
v0x55a15d4c5ef0_0 .net "w0", 0 0, L_0x55a15ddc0910;  1 drivers
S_0x55a15d4c6010 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4c51f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc0b40 .functor NAND 1, L_0x55a15ddc0640, L_0x55a15ddc0640, C4<1>, C4<1>;
L_0x55a15ddc0bd0 .functor NAND 1, L_0x55a15ddc09a0, L_0x55a15ddc09a0, C4<1>, C4<1>;
L_0x55a15ddc0c60 .functor NAND 1, L_0x55a15ddc0b40, L_0x55a15ddc0bd0, C4<1>, C4<1>;
v0x55a15d4c6260_0 .net "in0", 0 0, L_0x55a15ddc0640;  alias, 1 drivers
v0x55a15d4c6330_0 .net "in1", 0 0, L_0x55a15ddc09a0;  alias, 1 drivers
v0x55a15d4c6400_0 .net "out", 0 0, L_0x55a15ddc0c60;  alias, 1 drivers
v0x55a15d4c64d0_0 .net "w0", 0 0, L_0x55a15ddc0b40;  1 drivers
v0x55a15d4c6570_0 .net "w1", 0 0, L_0x55a15ddc0bd0;  1 drivers
S_0x55a15d4c75e0 .scope module, "fa7" "FULL_ADDER" 3 12, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddc2560 .functor OR 1, L_0x55a15ddc24d0, L_0x55a15ddc1c40, C4<0>, C4<0>;
v0x55a15d4cc170_0 .net "a", 0 0, L_0x55a15ddc2730;  1 drivers
v0x55a15d4cc2c0_0 .net "b", 0 0, L_0x55a15ddc28e0;  1 drivers
v0x55a15d4cc410_0 .net "carry", 0 0, L_0x55a15ddc2560;  alias, 1 drivers
v0x55a15d4cc4b0_0 .net "carry0", 0 0, L_0x55a15ddc1c40;  1 drivers
v0x55a15d4cc550_0 .net "carry1", 0 0, L_0x55a15ddc24d0;  1 drivers
v0x55a15d4cc640_0 .net "cin", 0 0, L_0x55a15ddc0e80;  alias, 1 drivers
v0x55a15d4cc6e0_0 .net "sum", 0 0, L_0x55a15ddc23d0;  1 drivers
v0x55a15d4cc780_0 .net "sum0", 0 0, L_0x55a15ddc1a30;  1 drivers
S_0x55a15d4c7830 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d4c75e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4c99e0_0 .net "a", 0 0, L_0x55a15ddc2730;  alias, 1 drivers
v0x55a15d4c9a80_0 .net "b", 0 0, L_0x55a15ddc28e0;  alias, 1 drivers
v0x55a15d4c9b40_0 .net "carry", 0 0, L_0x55a15ddc1c40;  alias, 1 drivers
v0x55a15d4c9be0_0 .net "sum", 0 0, L_0x55a15ddc1a30;  alias, 1 drivers
S_0x55a15d4c7a90 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4c7830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc1bb0 .functor NAND 1, L_0x55a15ddc2730, L_0x55a15ddc28e0, C4<1>, C4<1>;
L_0x55a15ddc1c40 .functor NAND 1, L_0x55a15ddc1bb0, L_0x55a15ddc1bb0, C4<1>, C4<1>;
v0x55a15d4c7cf0_0 .net "in0", 0 0, L_0x55a15ddc2730;  alias, 1 drivers
v0x55a15d4c7dd0_0 .net "in1", 0 0, L_0x55a15ddc28e0;  alias, 1 drivers
v0x55a15d4c7e90_0 .net "out", 0 0, L_0x55a15ddc1c40;  alias, 1 drivers
v0x55a15d4c7f30_0 .net "w0", 0 0, L_0x55a15ddc1bb0;  1 drivers
S_0x55a15d4c8070 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4c7830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc1630 .functor NOT 1, L_0x55a15ddc28e0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddc1830 .functor NOT 1, L_0x55a15ddc2730, C4<0>, C4<0>, C4<0>;
v0x55a15d4c94f0_0 .net "in0", 0 0, L_0x55a15ddc2730;  alias, 1 drivers
v0x55a15d4c95e0_0 .net "in1", 0 0, L_0x55a15ddc28e0;  alias, 1 drivers
v0x55a15d4c96f0_0 .net "out", 0 0, L_0x55a15ddc1a30;  alias, 1 drivers
v0x55a15d4c9790_0 .net "w0", 0 0, L_0x55a15ddc15c0;  1 drivers
v0x55a15d4c9880_0 .net "w1", 0 0, L_0x55a15ddc1770;  1 drivers
S_0x55a15d4c8290 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4c8070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc1530 .functor NAND 1, L_0x55a15ddc2730, L_0x55a15ddc1630, C4<1>, C4<1>;
L_0x55a15ddc15c0 .functor NAND 1, L_0x55a15ddc1530, L_0x55a15ddc1530, C4<1>, C4<1>;
v0x55a15d4c84f0_0 .net "in0", 0 0, L_0x55a15ddc2730;  alias, 1 drivers
v0x55a15d4c85b0_0 .net "in1", 0 0, L_0x55a15ddc1630;  1 drivers
v0x55a15d4c8650_0 .net "out", 0 0, L_0x55a15ddc15c0;  alias, 1 drivers
v0x55a15d4c8720_0 .net "w0", 0 0, L_0x55a15ddc1530;  1 drivers
S_0x55a15d4c8860 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4c8070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc16e0 .functor NAND 1, L_0x55a15ddc1830, L_0x55a15ddc28e0, C4<1>, C4<1>;
L_0x55a15ddc1770 .functor NAND 1, L_0x55a15ddc16e0, L_0x55a15ddc16e0, C4<1>, C4<1>;
v0x55a15d4c8a80_0 .net "in0", 0 0, L_0x55a15ddc1830;  1 drivers
v0x55a15d4c8b60_0 .net "in1", 0 0, L_0x55a15ddc28e0;  alias, 1 drivers
v0x55a15d4c8c50_0 .net "out", 0 0, L_0x55a15ddc1770;  alias, 1 drivers
v0x55a15d4c8d20_0 .net "w0", 0 0, L_0x55a15ddc16e0;  1 drivers
S_0x55a15d4c8e20 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4c8070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc1910 .functor NAND 1, L_0x55a15ddc15c0, L_0x55a15ddc15c0, C4<1>, C4<1>;
L_0x55a15ddc19a0 .functor NAND 1, L_0x55a15ddc1770, L_0x55a15ddc1770, C4<1>, C4<1>;
L_0x55a15ddc1a30 .functor NAND 1, L_0x55a15ddc1910, L_0x55a15ddc19a0, C4<1>, C4<1>;
v0x55a15d4c9070_0 .net "in0", 0 0, L_0x55a15ddc15c0;  alias, 1 drivers
v0x55a15d4c9140_0 .net "in1", 0 0, L_0x55a15ddc1770;  alias, 1 drivers
v0x55a15d4c9210_0 .net "out", 0 0, L_0x55a15ddc1a30;  alias, 1 drivers
v0x55a15d4c92e0_0 .net "w0", 0 0, L_0x55a15ddc1910;  1 drivers
v0x55a15d4c9380_0 .net "w1", 0 0, L_0x55a15ddc19a0;  1 drivers
S_0x55a15d4c9cf0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d4c75e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4cbe20_0 .net "a", 0 0, L_0x55a15ddc1a30;  alias, 1 drivers
v0x55a15d4cbec0_0 .net "b", 0 0, L_0x55a15ddc0e80;  alias, 1 drivers
v0x55a15d4cc010_0 .net "carry", 0 0, L_0x55a15ddc24d0;  alias, 1 drivers
v0x55a15d4cc0b0_0 .net "sum", 0 0, L_0x55a15ddc23d0;  alias, 1 drivers
S_0x55a15d4c9f50 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4c9cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc2440 .functor NAND 1, L_0x55a15ddc1a30, L_0x55a15ddc0e80, C4<1>, C4<1>;
L_0x55a15ddc24d0 .functor NAND 1, L_0x55a15ddc2440, L_0x55a15ddc2440, C4<1>, C4<1>;
v0x55a15d4ca190_0 .net "in0", 0 0, L_0x55a15ddc1a30;  alias, 1 drivers
v0x55a15d4ca250_0 .net "in1", 0 0, L_0x55a15ddc0e80;  alias, 1 drivers
v0x55a15d4ca310_0 .net "out", 0 0, L_0x55a15ddc24d0;  alias, 1 drivers
v0x55a15d4ca3b0_0 .net "w0", 0 0, L_0x55a15ddc2440;  1 drivers
S_0x55a15d4ca4b0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4c9cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc1e70 .functor NOT 1, L_0x55a15ddc0e80, C4<0>, C4<0>, C4<0>;
L_0x55a15ddc21d0 .functor NOT 1, L_0x55a15ddc1a30, C4<0>, C4<0>, C4<0>;
v0x55a15d4cb9a0_0 .net "in0", 0 0, L_0x55a15ddc1a30;  alias, 1 drivers
v0x55a15d4cba40_0 .net "in1", 0 0, L_0x55a15ddc0e80;  alias, 1 drivers
v0x55a15d4cbb00_0 .net "out", 0 0, L_0x55a15ddc23d0;  alias, 1 drivers
v0x55a15d4cbbd0_0 .net "w0", 0 0, L_0x55a15ddc1db0;  1 drivers
v0x55a15d4cbcc0_0 .net "w1", 0 0, L_0x55a15ddc2110;  1 drivers
S_0x55a15d4ca6d0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4ca4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc1d20 .functor NAND 1, L_0x55a15ddc1a30, L_0x55a15ddc1e70, C4<1>, C4<1>;
L_0x55a15ddc1db0 .functor NAND 1, L_0x55a15ddc1d20, L_0x55a15ddc1d20, C4<1>, C4<1>;
v0x55a15d4ca930_0 .net "in0", 0 0, L_0x55a15ddc1a30;  alias, 1 drivers
v0x55a15d4caa80_0 .net "in1", 0 0, L_0x55a15ddc1e70;  1 drivers
v0x55a15d4cab40_0 .net "out", 0 0, L_0x55a15ddc1db0;  alias, 1 drivers
v0x55a15d4cac10_0 .net "w0", 0 0, L_0x55a15ddc1d20;  1 drivers
S_0x55a15d4cad50 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4ca4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc2080 .functor NAND 1, L_0x55a15ddc21d0, L_0x55a15ddc0e80, C4<1>, C4<1>;
L_0x55a15ddc2110 .functor NAND 1, L_0x55a15ddc2080, L_0x55a15ddc2080, C4<1>, C4<1>;
v0x55a15d4caf20_0 .net "in0", 0 0, L_0x55a15ddc21d0;  1 drivers
v0x55a15d4cb000_0 .net "in1", 0 0, L_0x55a15ddc0e80;  alias, 1 drivers
v0x55a15d4cb110_0 .net "out", 0 0, L_0x55a15ddc2110;  alias, 1 drivers
v0x55a15d4cb1b0_0 .net "w0", 0 0, L_0x55a15ddc2080;  1 drivers
S_0x55a15d4cb2d0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4ca4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc22b0 .functor NAND 1, L_0x55a15ddc1db0, L_0x55a15ddc1db0, C4<1>, C4<1>;
L_0x55a15ddc2340 .functor NAND 1, L_0x55a15ddc2110, L_0x55a15ddc2110, C4<1>, C4<1>;
L_0x55a15ddc23d0 .functor NAND 1, L_0x55a15ddc22b0, L_0x55a15ddc2340, C4<1>, C4<1>;
v0x55a15d4cb520_0 .net "in0", 0 0, L_0x55a15ddc1db0;  alias, 1 drivers
v0x55a15d4cb5f0_0 .net "in1", 0 0, L_0x55a15ddc2110;  alias, 1 drivers
v0x55a15d4cb6c0_0 .net "out", 0 0, L_0x55a15ddc23d0;  alias, 1 drivers
v0x55a15d4cb790_0 .net "w0", 0 0, L_0x55a15ddc22b0;  1 drivers
v0x55a15d4cb830_0 .net "w1", 0 0, L_0x55a15ddc2340;  1 drivers
S_0x55a15d4cc8a0 .scope module, "fa8" "FULL_ADDER" 3 13, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddc3b60 .functor OR 1, L_0x55a15ddc3ad0, L_0x55a15ddc31b0, C4<0>, C4<0>;
v0x55a15d4d1430_0 .net "a", 0 0, L_0x55a15ddc3d30;  1 drivers
v0x55a15d4d1580_0 .net "b", 0 0, L_0x55a15ddc3ff0;  1 drivers
v0x55a15d4d16d0_0 .net "carry", 0 0, L_0x55a15ddc3b60;  alias, 1 drivers
v0x55a15d4d1770_0 .net "carry0", 0 0, L_0x55a15ddc31b0;  1 drivers
v0x55a15d4d1810_0 .net "carry1", 0 0, L_0x55a15ddc3ad0;  1 drivers
v0x55a15d4d1900_0 .net "cin", 0 0, L_0x55a15ddc2560;  alias, 1 drivers
v0x55a15d4d19a0_0 .net "sum", 0 0, L_0x55a15ddc3940;  1 drivers
v0x55a15d4d1a40_0 .net "sum0", 0 0, L_0x55a15ddc2fa0;  1 drivers
S_0x55a15d4ccaf0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d4cc8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4ceca0_0 .net "a", 0 0, L_0x55a15ddc3d30;  alias, 1 drivers
v0x55a15d4ced40_0 .net "b", 0 0, L_0x55a15ddc3ff0;  alias, 1 drivers
v0x55a15d4cee00_0 .net "carry", 0 0, L_0x55a15ddc31b0;  alias, 1 drivers
v0x55a15d4ceea0_0 .net "sum", 0 0, L_0x55a15ddc2fa0;  alias, 1 drivers
S_0x55a15d4ccd50 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4ccaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc3120 .functor NAND 1, L_0x55a15ddc3d30, L_0x55a15ddc3ff0, C4<1>, C4<1>;
L_0x55a15ddc31b0 .functor NAND 1, L_0x55a15ddc3120, L_0x55a15ddc3120, C4<1>, C4<1>;
v0x55a15d4ccfb0_0 .net "in0", 0 0, L_0x55a15ddc3d30;  alias, 1 drivers
v0x55a15d4cd090_0 .net "in1", 0 0, L_0x55a15ddc3ff0;  alias, 1 drivers
v0x55a15d4cd150_0 .net "out", 0 0, L_0x55a15ddc31b0;  alias, 1 drivers
v0x55a15d4cd1f0_0 .net "w0", 0 0, L_0x55a15ddc3120;  1 drivers
S_0x55a15d4cd330 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4ccaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc2ba0 .functor NOT 1, L_0x55a15ddc3ff0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddc2da0 .functor NOT 1, L_0x55a15ddc3d30, C4<0>, C4<0>, C4<0>;
v0x55a15d4ce7b0_0 .net "in0", 0 0, L_0x55a15ddc3d30;  alias, 1 drivers
v0x55a15d4ce8a0_0 .net "in1", 0 0, L_0x55a15ddc3ff0;  alias, 1 drivers
v0x55a15d4ce9b0_0 .net "out", 0 0, L_0x55a15ddc2fa0;  alias, 1 drivers
v0x55a15d4cea50_0 .net "w0", 0 0, L_0x55a15ddc2b30;  1 drivers
v0x55a15d4ceb40_0 .net "w1", 0 0, L_0x55a15ddc2ce0;  1 drivers
S_0x55a15d4cd550 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4cd330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc14c0 .functor NAND 1, L_0x55a15ddc3d30, L_0x55a15ddc2ba0, C4<1>, C4<1>;
L_0x55a15ddc2b30 .functor NAND 1, L_0x55a15ddc14c0, L_0x55a15ddc14c0, C4<1>, C4<1>;
v0x55a15d4cd7b0_0 .net "in0", 0 0, L_0x55a15ddc3d30;  alias, 1 drivers
v0x55a15d4cd870_0 .net "in1", 0 0, L_0x55a15ddc2ba0;  1 drivers
v0x55a15d4cd910_0 .net "out", 0 0, L_0x55a15ddc2b30;  alias, 1 drivers
v0x55a15d4cd9e0_0 .net "w0", 0 0, L_0x55a15ddc14c0;  1 drivers
S_0x55a15d4cdb20 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4cd330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc2c50 .functor NAND 1, L_0x55a15ddc2da0, L_0x55a15ddc3ff0, C4<1>, C4<1>;
L_0x55a15ddc2ce0 .functor NAND 1, L_0x55a15ddc2c50, L_0x55a15ddc2c50, C4<1>, C4<1>;
v0x55a15d4cdd40_0 .net "in0", 0 0, L_0x55a15ddc2da0;  1 drivers
v0x55a15d4cde20_0 .net "in1", 0 0, L_0x55a15ddc3ff0;  alias, 1 drivers
v0x55a15d4cdf10_0 .net "out", 0 0, L_0x55a15ddc2ce0;  alias, 1 drivers
v0x55a15d4cdfe0_0 .net "w0", 0 0, L_0x55a15ddc2c50;  1 drivers
S_0x55a15d4ce0e0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4cd330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc2e80 .functor NAND 1, L_0x55a15ddc2b30, L_0x55a15ddc2b30, C4<1>, C4<1>;
L_0x55a15ddc2f10 .functor NAND 1, L_0x55a15ddc2ce0, L_0x55a15ddc2ce0, C4<1>, C4<1>;
L_0x55a15ddc2fa0 .functor NAND 1, L_0x55a15ddc2e80, L_0x55a15ddc2f10, C4<1>, C4<1>;
v0x55a15d4ce330_0 .net "in0", 0 0, L_0x55a15ddc2b30;  alias, 1 drivers
v0x55a15d4ce400_0 .net "in1", 0 0, L_0x55a15ddc2ce0;  alias, 1 drivers
v0x55a15d4ce4d0_0 .net "out", 0 0, L_0x55a15ddc2fa0;  alias, 1 drivers
v0x55a15d4ce5a0_0 .net "w0", 0 0, L_0x55a15ddc2e80;  1 drivers
v0x55a15d4ce640_0 .net "w1", 0 0, L_0x55a15ddc2f10;  1 drivers
S_0x55a15d4cefb0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d4cc8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4d10e0_0 .net "a", 0 0, L_0x55a15ddc2fa0;  alias, 1 drivers
v0x55a15d4d1180_0 .net "b", 0 0, L_0x55a15ddc2560;  alias, 1 drivers
v0x55a15d4d12d0_0 .net "carry", 0 0, L_0x55a15ddc3ad0;  alias, 1 drivers
v0x55a15d4d1370_0 .net "sum", 0 0, L_0x55a15ddc3940;  alias, 1 drivers
S_0x55a15d4cf210 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4cefb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc3a40 .functor NAND 1, L_0x55a15ddc2fa0, L_0x55a15ddc2560, C4<1>, C4<1>;
L_0x55a15ddc3ad0 .functor NAND 1, L_0x55a15ddc3a40, L_0x55a15ddc3a40, C4<1>, C4<1>;
v0x55a15d4cf450_0 .net "in0", 0 0, L_0x55a15ddc2fa0;  alias, 1 drivers
v0x55a15d4cf510_0 .net "in1", 0 0, L_0x55a15ddc2560;  alias, 1 drivers
v0x55a15d4cf5d0_0 .net "out", 0 0, L_0x55a15ddc3ad0;  alias, 1 drivers
v0x55a15d4cf670_0 .net "w0", 0 0, L_0x55a15ddc3a40;  1 drivers
S_0x55a15d4cf770 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4cefb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc33e0 .functor NOT 1, L_0x55a15ddc2560, C4<0>, C4<0>, C4<0>;
L_0x55a15ddc3740 .functor NOT 1, L_0x55a15ddc2fa0, C4<0>, C4<0>, C4<0>;
v0x55a15d4d0c60_0 .net "in0", 0 0, L_0x55a15ddc2fa0;  alias, 1 drivers
v0x55a15d4d0d00_0 .net "in1", 0 0, L_0x55a15ddc2560;  alias, 1 drivers
v0x55a15d4d0dc0_0 .net "out", 0 0, L_0x55a15ddc3940;  alias, 1 drivers
v0x55a15d4d0e90_0 .net "w0", 0 0, L_0x55a15ddc3320;  1 drivers
v0x55a15d4d0f80_0 .net "w1", 0 0, L_0x55a15ddc3680;  1 drivers
S_0x55a15d4cf990 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4cf770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc3290 .functor NAND 1, L_0x55a15ddc2fa0, L_0x55a15ddc33e0, C4<1>, C4<1>;
L_0x55a15ddc3320 .functor NAND 1, L_0x55a15ddc3290, L_0x55a15ddc3290, C4<1>, C4<1>;
v0x55a15d4cfbf0_0 .net "in0", 0 0, L_0x55a15ddc2fa0;  alias, 1 drivers
v0x55a15d4cfd40_0 .net "in1", 0 0, L_0x55a15ddc33e0;  1 drivers
v0x55a15d4cfe00_0 .net "out", 0 0, L_0x55a15ddc3320;  alias, 1 drivers
v0x55a15d4cfed0_0 .net "w0", 0 0, L_0x55a15ddc3290;  1 drivers
S_0x55a15d4d0010 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4cf770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc35f0 .functor NAND 1, L_0x55a15ddc3740, L_0x55a15ddc2560, C4<1>, C4<1>;
L_0x55a15ddc3680 .functor NAND 1, L_0x55a15ddc35f0, L_0x55a15ddc35f0, C4<1>, C4<1>;
v0x55a15d4d01e0_0 .net "in0", 0 0, L_0x55a15ddc3740;  1 drivers
v0x55a15d4d02c0_0 .net "in1", 0 0, L_0x55a15ddc2560;  alias, 1 drivers
v0x55a15d4d03d0_0 .net "out", 0 0, L_0x55a15ddc3680;  alias, 1 drivers
v0x55a15d4d0470_0 .net "w0", 0 0, L_0x55a15ddc35f0;  1 drivers
S_0x55a15d4d0590 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4cf770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc3820 .functor NAND 1, L_0x55a15ddc3320, L_0x55a15ddc3320, C4<1>, C4<1>;
L_0x55a15ddc38b0 .functor NAND 1, L_0x55a15ddc3680, L_0x55a15ddc3680, C4<1>, C4<1>;
L_0x55a15ddc3940 .functor NAND 1, L_0x55a15ddc3820, L_0x55a15ddc38b0, C4<1>, C4<1>;
v0x55a15d4d07e0_0 .net "in0", 0 0, L_0x55a15ddc3320;  alias, 1 drivers
v0x55a15d4d08b0_0 .net "in1", 0 0, L_0x55a15ddc3680;  alias, 1 drivers
v0x55a15d4d0980_0 .net "out", 0 0, L_0x55a15ddc3940;  alias, 1 drivers
v0x55a15d4d0a50_0 .net "w0", 0 0, L_0x55a15ddc3820;  1 drivers
v0x55a15d4d0af0_0 .net "w1", 0 0, L_0x55a15ddc38b0;  1 drivers
S_0x55a15d4d1b60 .scope module, "fa9" "FULL_ADDER" 3 14, 4 1 0, S_0x55a15d415330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15ddc51e0 .functor OR 1, L_0x55a15ddc5170, L_0x55a15ddc4940, C4<0>, C4<0>;
v0x55a15d4d66f0_0 .net "a", 0 0, L_0x55a15ddc5370;  1 drivers
v0x55a15d4d6840_0 .net "b", 0 0, L_0x55a15ddc5520;  1 drivers
v0x55a15d4d6990_0 .net "carry", 0 0, L_0x55a15ddc51e0;  alias, 1 drivers
v0x55a15d4d6a30_0 .net "carry0", 0 0, L_0x55a15ddc4940;  1 drivers
v0x55a15d4d6ad0_0 .net "carry1", 0 0, L_0x55a15ddc5170;  1 drivers
v0x55a15d4d6bc0_0 .net "cin", 0 0, L_0x55a15ddc3b60;  alias, 1 drivers
v0x55a15d4d6c60_0 .net "sum", 0 0, L_0x55a15ddc5090;  1 drivers
v0x55a15d4d6d00_0 .net "sum0", 0 0, L_0x55a15ddc4730;  1 drivers
S_0x55a15d4d1db0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d4d1b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4d3f60_0 .net "a", 0 0, L_0x55a15ddc5370;  alias, 1 drivers
v0x55a15d4d4000_0 .net "b", 0 0, L_0x55a15ddc5520;  alias, 1 drivers
v0x55a15d4d40c0_0 .net "carry", 0 0, L_0x55a15ddc4940;  alias, 1 drivers
v0x55a15d4d4160_0 .net "sum", 0 0, L_0x55a15ddc4730;  alias, 1 drivers
S_0x55a15d4d2010 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4d1db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc48b0 .functor NAND 1, L_0x55a15ddc5370, L_0x55a15ddc5520, C4<1>, C4<1>;
L_0x55a15ddc4940 .functor NAND 1, L_0x55a15ddc48b0, L_0x55a15ddc48b0, C4<1>, C4<1>;
v0x55a15d4d2270_0 .net "in0", 0 0, L_0x55a15ddc5370;  alias, 1 drivers
v0x55a15d4d2350_0 .net "in1", 0 0, L_0x55a15ddc5520;  alias, 1 drivers
v0x55a15d4d2410_0 .net "out", 0 0, L_0x55a15ddc4940;  alias, 1 drivers
v0x55a15d4d24b0_0 .net "w0", 0 0, L_0x55a15ddc48b0;  1 drivers
S_0x55a15d4d25f0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4d1db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc4330 .functor NOT 1, L_0x55a15ddc5520, C4<0>, C4<0>, C4<0>;
L_0x55a15ddc4530 .functor NOT 1, L_0x55a15ddc5370, C4<0>, C4<0>, C4<0>;
v0x55a15d4d3a70_0 .net "in0", 0 0, L_0x55a15ddc5370;  alias, 1 drivers
v0x55a15d4d3b60_0 .net "in1", 0 0, L_0x55a15ddc5520;  alias, 1 drivers
v0x55a15d4d3c70_0 .net "out", 0 0, L_0x55a15ddc4730;  alias, 1 drivers
v0x55a15d4d3d10_0 .net "w0", 0 0, L_0x55a15ddc42c0;  1 drivers
v0x55a15d4d3e00_0 .net "w1", 0 0, L_0x55a15ddc4470;  1 drivers
S_0x55a15d4d2810 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4d25f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc4230 .functor NAND 1, L_0x55a15ddc5370, L_0x55a15ddc4330, C4<1>, C4<1>;
L_0x55a15ddc42c0 .functor NAND 1, L_0x55a15ddc4230, L_0x55a15ddc4230, C4<1>, C4<1>;
v0x55a15d4d2a70_0 .net "in0", 0 0, L_0x55a15ddc5370;  alias, 1 drivers
v0x55a15d4d2b30_0 .net "in1", 0 0, L_0x55a15ddc4330;  1 drivers
v0x55a15d4d2bd0_0 .net "out", 0 0, L_0x55a15ddc42c0;  alias, 1 drivers
v0x55a15d4d2ca0_0 .net "w0", 0 0, L_0x55a15ddc4230;  1 drivers
S_0x55a15d4d2de0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4d25f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc43e0 .functor NAND 1, L_0x55a15ddc4530, L_0x55a15ddc5520, C4<1>, C4<1>;
L_0x55a15ddc4470 .functor NAND 1, L_0x55a15ddc43e0, L_0x55a15ddc43e0, C4<1>, C4<1>;
v0x55a15d4d3000_0 .net "in0", 0 0, L_0x55a15ddc4530;  1 drivers
v0x55a15d4d30e0_0 .net "in1", 0 0, L_0x55a15ddc5520;  alias, 1 drivers
v0x55a15d4d31d0_0 .net "out", 0 0, L_0x55a15ddc4470;  alias, 1 drivers
v0x55a15d4d32a0_0 .net "w0", 0 0, L_0x55a15ddc43e0;  1 drivers
S_0x55a15d4d33a0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4d25f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc4610 .functor NAND 1, L_0x55a15ddc42c0, L_0x55a15ddc42c0, C4<1>, C4<1>;
L_0x55a15ddc46a0 .functor NAND 1, L_0x55a15ddc4470, L_0x55a15ddc4470, C4<1>, C4<1>;
L_0x55a15ddc4730 .functor NAND 1, L_0x55a15ddc4610, L_0x55a15ddc46a0, C4<1>, C4<1>;
v0x55a15d4d35f0_0 .net "in0", 0 0, L_0x55a15ddc42c0;  alias, 1 drivers
v0x55a15d4d36c0_0 .net "in1", 0 0, L_0x55a15ddc4470;  alias, 1 drivers
v0x55a15d4d3790_0 .net "out", 0 0, L_0x55a15ddc4730;  alias, 1 drivers
v0x55a15d4d3860_0 .net "w0", 0 0, L_0x55a15ddc4610;  1 drivers
v0x55a15d4d3900_0 .net "w1", 0 0, L_0x55a15ddc46a0;  1 drivers
S_0x55a15d4d4270 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d4d1b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4d63a0_0 .net "a", 0 0, L_0x55a15ddc4730;  alias, 1 drivers
v0x55a15d4d6440_0 .net "b", 0 0, L_0x55a15ddc3b60;  alias, 1 drivers
v0x55a15d4d6590_0 .net "carry", 0 0, L_0x55a15ddc5170;  alias, 1 drivers
v0x55a15d4d6630_0 .net "sum", 0 0, L_0x55a15ddc5090;  alias, 1 drivers
S_0x55a15d4d44d0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4d4270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc5100 .functor NAND 1, L_0x55a15ddc4730, L_0x55a15ddc3b60, C4<1>, C4<1>;
L_0x55a15ddc5170 .functor NAND 1, L_0x55a15ddc5100, L_0x55a15ddc5100, C4<1>, C4<1>;
v0x55a15d4d4710_0 .net "in0", 0 0, L_0x55a15ddc4730;  alias, 1 drivers
v0x55a15d4d47d0_0 .net "in1", 0 0, L_0x55a15ddc3b60;  alias, 1 drivers
v0x55a15d4d4890_0 .net "out", 0 0, L_0x55a15ddc5170;  alias, 1 drivers
v0x55a15d4d4930_0 .net "w0", 0 0, L_0x55a15ddc5100;  1 drivers
S_0x55a15d4d4a30 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4d4270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc4b70 .functor NOT 1, L_0x55a15ddc3b60, C4<0>, C4<0>, C4<0>;
L_0x55a15ddc4ed0 .functor NOT 1, L_0x55a15ddc4730, C4<0>, C4<0>, C4<0>;
v0x55a15d4d5f20_0 .net "in0", 0 0, L_0x55a15ddc4730;  alias, 1 drivers
v0x55a15d4d5fc0_0 .net "in1", 0 0, L_0x55a15ddc3b60;  alias, 1 drivers
v0x55a15d4d6080_0 .net "out", 0 0, L_0x55a15ddc5090;  alias, 1 drivers
v0x55a15d4d6150_0 .net "w0", 0 0, L_0x55a15ddc4ab0;  1 drivers
v0x55a15d4d6240_0 .net "w1", 0 0, L_0x55a15ddc4e10;  1 drivers
S_0x55a15d4d4c50 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4d4a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc4a20 .functor NAND 1, L_0x55a15ddc4730, L_0x55a15ddc4b70, C4<1>, C4<1>;
L_0x55a15ddc4ab0 .functor NAND 1, L_0x55a15ddc4a20, L_0x55a15ddc4a20, C4<1>, C4<1>;
v0x55a15d4d4eb0_0 .net "in0", 0 0, L_0x55a15ddc4730;  alias, 1 drivers
v0x55a15d4d5000_0 .net "in1", 0 0, L_0x55a15ddc4b70;  1 drivers
v0x55a15d4d50c0_0 .net "out", 0 0, L_0x55a15ddc4ab0;  alias, 1 drivers
v0x55a15d4d5190_0 .net "w0", 0 0, L_0x55a15ddc4a20;  1 drivers
S_0x55a15d4d52d0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4d4a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc4d80 .functor NAND 1, L_0x55a15ddc4ed0, L_0x55a15ddc3b60, C4<1>, C4<1>;
L_0x55a15ddc4e10 .functor NAND 1, L_0x55a15ddc4d80, L_0x55a15ddc4d80, C4<1>, C4<1>;
v0x55a15d4d54a0_0 .net "in0", 0 0, L_0x55a15ddc4ed0;  1 drivers
v0x55a15d4d5580_0 .net "in1", 0 0, L_0x55a15ddc3b60;  alias, 1 drivers
v0x55a15d4d5690_0 .net "out", 0 0, L_0x55a15ddc4e10;  alias, 1 drivers
v0x55a15d4d5730_0 .net "w0", 0 0, L_0x55a15ddc4d80;  1 drivers
S_0x55a15d4d5850 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4d4a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15ddc4fb0 .functor NAND 1, L_0x55a15ddc4ab0, L_0x55a15ddc4ab0, C4<1>, C4<1>;
L_0x55a15ddc5020 .functor NAND 1, L_0x55a15ddc4e10, L_0x55a15ddc4e10, C4<1>, C4<1>;
L_0x55a15ddc5090 .functor NAND 1, L_0x55a15ddc4fb0, L_0x55a15ddc5020, C4<1>, C4<1>;
v0x55a15d4d5aa0_0 .net "in0", 0 0, L_0x55a15ddc4ab0;  alias, 1 drivers
v0x55a15d4d5b70_0 .net "in1", 0 0, L_0x55a15ddc4e10;  alias, 1 drivers
v0x55a15d4d5c40_0 .net "out", 0 0, L_0x55a15ddc5090;  alias, 1 drivers
v0x55a15d4d5d10_0 .net "w0", 0 0, L_0x55a15ddc4fb0;  1 drivers
v0x55a15d4d5db0_0 .net "w1", 0 0, L_0x55a15ddc5020;  1 drivers
S_0x55a15d3a43b0 .scope module, "MULTIPLIER_TB" "MULTIPLIER_TB" 41 1;
 .timescale 0 0;
v0x55a15d4d9310_0 .var "a", 31 0;
v0x55a15d4d93d0_0 .var "b", 31 0;
v0x55a15d4d9470_0 .net "prod", 31 0, v0x55a15d4d9080_0;  1 drivers
S_0x55a15d4d8b40 .scope module, "mult0" "MULTIPLIER" 41 4, 12 1 0, S_0x55a15d3a43b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "prod"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
v0x55a15d4d8de0_0 .net "a", 31 0, v0x55a15d4d9310_0;  1 drivers
v0x55a15d4d8ee0_0 .net "b", 31 0, v0x55a15d4d93d0_0;  1 drivers
v0x55a15d4d8fc0_0 .var/i "i", 31 0;
v0x55a15d4d9080_0 .var "prod", 31 0;
v0x55a15d4d9160_0 .var "x", 31 0;
E_0x55a15cd922b0 .event edge, v0x55a15d4d8ee0_0, v0x55a15d4d8de0_0;
S_0x55a15d3a9ed0 .scope module, "MUX2X1_32BIT_TB" "MUX2X1_32BIT_TB" 42 1;
 .timescale 0 0;
v0x55a15d4eb770_0 .var "in0", 31 0;
v0x55a15d4eb850_0 .var "in1", 31 0;
v0x55a15d4eb920_0 .net "out", 31 0, L_0x55a15ddfe160;  1 drivers
v0x55a15d4eba20_0 .var "s0", 0 0;
S_0x55a15d4d9540 .scope module, "mux0" "MUX2X1_32BIT" 42 5, 14 1 0, S_0x55a15d3a9ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 32 "in0"
    .port_info 3 /INPUT 32 "in1"
v0x55a15d4eaf70_0 .net "in0", 31 0, v0x55a15d4eb770_0;  1 drivers
v0x55a15d4eb070_0 .net "in1", 31 0, v0x55a15d4eb850_0;  1 drivers
v0x55a15d4eb150_0 .net "out", 31 0, L_0x55a15ddfe160;  alias, 1 drivers
v0x55a15d4eb210_0 .net "s0", 0 0, v0x55a15d4eba20_0;  1 drivers
LS_0x55a15ddfe160_0_0 .concat [ 1 1 1 1], L_0x55a15ddf6e30, L_0x55a15ddf70c0, L_0x55a15ddf7430, L_0x55a15ddf77a0;
LS_0x55a15ddfe160_0_4 .concat [ 1 1 1 1], L_0x55a15ddf7b10, L_0x55a15ddf7e80, L_0x55a15ddf81f0, L_0x55a15ddf8560;
LS_0x55a15ddfe160_0_8 .concat [ 1 1 1 1], L_0x55a15ddf88d0, L_0x55a15ddf8c40, L_0x55a15ddf8fb0, L_0x55a15ddf9320;
LS_0x55a15ddfe160_0_12 .concat [ 1 1 1 1], L_0x55a15ddf9690, L_0x55a15ddf9a00, L_0x55a15ddf9d70, L_0x55a15ddfa8f0;
LS_0x55a15ddfe160_0_16 .concat [ 1 1 1 1], L_0x55a15ddfac60, L_0x55a15ddfafd0, L_0x55a15ddfb340, L_0x55a15ddfb6b0;
LS_0x55a15ddfe160_0_20 .concat [ 1 1 1 1], L_0x55a15ddfba20, L_0x55a15ddfbd90, L_0x55a15ddfc100, L_0x55a15ddfc470;
LS_0x55a15ddfe160_0_24 .concat [ 1 1 1 1], L_0x55a15ddfc7e0, L_0x55a15ddfcb50, L_0x55a15ddfcec0, L_0x55a15ddfd230;
LS_0x55a15ddfe160_0_28 .concat [ 1 1 1 1], L_0x55a15ddfd5a0, L_0x55a15ddfd910, L_0x55a15ddfdc80, L_0x55a15ddfdff0;
LS_0x55a15ddfe160_1_0 .concat [ 4 4 4 4], LS_0x55a15ddfe160_0_0, LS_0x55a15ddfe160_0_4, LS_0x55a15ddfe160_0_8, LS_0x55a15ddfe160_0_12;
LS_0x55a15ddfe160_1_4 .concat [ 4 4 4 4], LS_0x55a15ddfe160_0_16, LS_0x55a15ddfe160_0_20, LS_0x55a15ddfe160_0_24, LS_0x55a15ddfe160_0_28;
L_0x55a15ddfe160 .concat [ 16 16 0 0], LS_0x55a15ddfe160_1_0, LS_0x55a15ddfe160_1_4;
L_0x55a15ddfed60 .part v0x55a15d4eb770_0, 0, 1;
L_0x55a15ddfeea0 .part v0x55a15d4eb770_0, 1, 1;
L_0x55a15ddfef90 .part v0x55a15d4eb770_0, 2, 1;
L_0x55a15ddff080 .part v0x55a15d4eb770_0, 3, 1;
L_0x55a15ddff120 .part v0x55a15d4eb770_0, 4, 1;
L_0x55a15ddff250 .part v0x55a15d4eb770_0, 5, 1;
L_0x55a15ddff340 .part v0x55a15d4eb770_0, 6, 1;
L_0x55a15ddff590 .part v0x55a15d4eb770_0, 7, 1;
L_0x55a15ddff680 .part v0x55a15d4eb770_0, 8, 1;
L_0x55a15ddff7d0 .part v0x55a15d4eb770_0, 9, 1;
L_0x55a15ddff870 .part v0x55a15d4eb770_0, 10, 1;
L_0x55a15ddff9d0 .part v0x55a15d4eb770_0, 11, 1;
L_0x55a15ddffac0 .part v0x55a15d4eb770_0, 12, 1;
L_0x55a15ddffc30 .part v0x55a15d4eb770_0, 13, 1;
L_0x55a15ddffd20 .part v0x55a15d4eb770_0, 14, 1;
L_0x55a15ddffea0 .part v0x55a15d4eb770_0, 15, 1;
L_0x55a15ddfff90 .part v0x55a15d4eb770_0, 16, 1;
L_0x55a15de00120 .part v0x55a15d4eb770_0, 17, 1;
L_0x55a15de00210 .part v0x55a15d4eb770_0, 18, 1;
L_0x55a15de00080 .part v0x55a15d4eb770_0, 19, 1;
L_0x55a15de00400 .part v0x55a15d4eb770_0, 20, 1;
L_0x55a15de005b0 .part v0x55a15d4eb770_0, 21, 1;
L_0x55a15de006a0 .part v0x55a15d4eb770_0, 22, 1;
L_0x55a15de00860 .part v0x55a15d4eb770_0, 23, 1;
L_0x55a15de00950 .part v0x55a15d4eb770_0, 24, 1;
L_0x55a15de00b20 .part v0x55a15d4eb770_0, 25, 1;
L_0x55a15de00c10 .part v0x55a15d4eb770_0, 26, 1;
L_0x55a15de00df0 .part v0x55a15d4eb770_0, 27, 1;
L_0x55a15de00ee0 .part v0x55a15d4eb770_0, 28, 1;
L_0x55a15de010d0 .part v0x55a15d4eb770_0, 29, 1;
L_0x55a15de011c0 .part v0x55a15d4eb770_0, 30, 1;
L_0x55a15de013c0 .part v0x55a15d4eb770_0, 31, 1;
L_0x55a15de014b0 .part v0x55a15d4eb850_0, 0, 1;
L_0x55a15de01710 .part v0x55a15d4eb850_0, 1, 1;
L_0x55a15de01800 .part v0x55a15d4eb850_0, 2, 1;
L_0x55a15de015f0 .part v0x55a15d4eb850_0, 3, 1;
L_0x55a15de01a20 .part v0x55a15d4eb850_0, 4, 1;
L_0x55a15de01c00 .part v0x55a15d4eb850_0, 5, 1;
L_0x55a15de01cf0 .part v0x55a15d4eb850_0, 6, 1;
L_0x55a15de01f30 .part v0x55a15d4eb850_0, 7, 1;
L_0x55a15de02020 .part v0x55a15d4eb850_0, 8, 1;
L_0x55a15de02270 .part v0x55a15d4eb850_0, 9, 1;
L_0x55a15de02360 .part v0x55a15d4eb850_0, 10, 1;
L_0x55a15de025c0 .part v0x55a15d4eb850_0, 11, 1;
L_0x55a15de026b0 .part v0x55a15d4eb850_0, 12, 1;
L_0x55a15de02920 .part v0x55a15d4eb850_0, 13, 1;
L_0x55a15de02a10 .part v0x55a15d4eb850_0, 14, 1;
L_0x55a15de02c90 .part v0x55a15d4eb850_0, 15, 1;
L_0x55a15de02d80 .part v0x55a15d4eb850_0, 16, 1;
L_0x55a15de03010 .part v0x55a15d4eb850_0, 17, 1;
L_0x55a15de03100 .part v0x55a15d4eb850_0, 18, 1;
L_0x55a15de033a0 .part v0x55a15d4eb850_0, 19, 1;
L_0x55a15de03490 .part v0x55a15d4eb850_0, 20, 1;
L_0x55a15de03740 .part v0x55a15d4eb850_0, 21, 1;
L_0x55a15de03830 .part v0x55a15d4eb850_0, 22, 1;
L_0x55a15de03af0 .part v0x55a15d4eb850_0, 23, 1;
L_0x55a15de03be0 .part v0x55a15d4eb850_0, 24, 1;
L_0x55a15de03eb0 .part v0x55a15d4eb850_0, 25, 1;
L_0x55a15de03fa0 .part v0x55a15d4eb850_0, 26, 1;
L_0x55a15de04280 .part v0x55a15d4eb850_0, 27, 1;
L_0x55a15de04370 .part v0x55a15d4eb850_0, 28, 1;
L_0x55a15de04660 .part v0x55a15d4eb850_0, 29, 1;
L_0x55a15de04750 .part v0x55a15d4eb850_0, 30, 1;
L_0x55a15de04e60 .part v0x55a15d4eb850_0, 31, 1;
S_0x55a15d4d97b0 .scope module, "mux0[0]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddf6cc0 .functor AND 1, L_0x55a15ddf6d50, L_0x55a15ddfed60, C4<1>, C4<1>;
L_0x55a15ddf6d50 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddf6dc0 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de014b0, C4<1>, C4<1>;
L_0x55a15ddf6e30 .functor OR 1, L_0x55a15ddf6dc0, L_0x55a15ddf6cc0, C4<0>, C4<0>;
v0x55a15d4d9a40_0 .net *"_s1", 0 0, L_0x55a15ddf6d50;  1 drivers
v0x55a15d4d9b40_0 .net "in0", 0 0, L_0x55a15ddfed60;  1 drivers
v0x55a15d4d9c00_0 .net "in1", 0 0, L_0x55a15de014b0;  1 drivers
v0x55a15d4d9cd0_0 .net "out", 0 0, L_0x55a15ddf6e30;  1 drivers
v0x55a15d4d9d90_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4d9ea0_0 .net "w0", 0 0, L_0x55a15ddf6cc0;  1 drivers
v0x55a15d4d9f60_0 .net "w1", 0 0, L_0x55a15ddf6dc0;  1 drivers
S_0x55a15d4da0a0 .scope module, "mux0[1]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddf6f20 .functor AND 1, L_0x55a15ddf6f90, L_0x55a15ddfeea0, C4<1>, C4<1>;
L_0x55a15ddf6f90 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddf7050 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de01710, C4<1>, C4<1>;
L_0x55a15ddf70c0 .functor OR 1, L_0x55a15ddf7050, L_0x55a15ddf6f20, C4<0>, C4<0>;
v0x55a15d4da320_0 .net *"_s1", 0 0, L_0x55a15ddf6f90;  1 drivers
v0x55a15d4da400_0 .net "in0", 0 0, L_0x55a15ddfeea0;  1 drivers
v0x55a15d4da4c0_0 .net "in1", 0 0, L_0x55a15de01710;  1 drivers
v0x55a15d4da590_0 .net "out", 0 0, L_0x55a15ddf70c0;  1 drivers
v0x55a15d4da650_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4da740_0 .net "w0", 0 0, L_0x55a15ddf6f20;  1 drivers
v0x55a15d4da7e0_0 .net "w1", 0 0, L_0x55a15ddf7050;  1 drivers
S_0x55a15d4da950 .scope module, "mux0[2]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddf7230 .functor AND 1, L_0x55a15ddf72d0, L_0x55a15ddfef90, C4<1>, C4<1>;
L_0x55a15ddf72d0 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddf7390 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de01800, C4<1>, C4<1>;
L_0x55a15ddf7430 .functor OR 1, L_0x55a15ddf7390, L_0x55a15ddf7230, C4<0>, C4<0>;
v0x55a15d4dabe0_0 .net *"_s1", 0 0, L_0x55a15ddf72d0;  1 drivers
v0x55a15d4dacc0_0 .net "in0", 0 0, L_0x55a15ddfef90;  1 drivers
v0x55a15d4dad80_0 .net "in1", 0 0, L_0x55a15de01800;  1 drivers
v0x55a15d4dae50_0 .net "out", 0 0, L_0x55a15ddf7430;  1 drivers
v0x55a15d4daf10_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4db050_0 .net "w0", 0 0, L_0x55a15ddf7230;  1 drivers
v0x55a15d4db110_0 .net "w1", 0 0, L_0x55a15ddf7390;  1 drivers
S_0x55a15d4db250 .scope module, "mux0[3]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddf75a0 .functor AND 1, L_0x55a15ddf7640, L_0x55a15ddff080, C4<1>, C4<1>;
L_0x55a15ddf7640 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddf7700 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de015f0, C4<1>, C4<1>;
L_0x55a15ddf77a0 .functor OR 1, L_0x55a15ddf7700, L_0x55a15ddf75a0, C4<0>, C4<0>;
v0x55a15d4db4b0_0 .net *"_s1", 0 0, L_0x55a15ddf7640;  1 drivers
v0x55a15d4db5b0_0 .net "in0", 0 0, L_0x55a15ddff080;  1 drivers
v0x55a15d4db670_0 .net "in1", 0 0, L_0x55a15de015f0;  1 drivers
v0x55a15d4db710_0 .net "out", 0 0, L_0x55a15ddf77a0;  1 drivers
v0x55a15d4db7d0_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4db8c0_0 .net "w0", 0 0, L_0x55a15ddf75a0;  1 drivers
v0x55a15d4db980_0 .net "w1", 0 0, L_0x55a15ddf7700;  1 drivers
S_0x55a15d4dbac0 .scope module, "mux0[4]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddf7910 .functor AND 1, L_0x55a15ddf79b0, L_0x55a15ddff120, C4<1>, C4<1>;
L_0x55a15ddf79b0 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddf7a70 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de01a20, C4<1>, C4<1>;
L_0x55a15ddf7b10 .functor OR 1, L_0x55a15ddf7a70, L_0x55a15ddf7910, C4<0>, C4<0>;
v0x55a15d4dbd70_0 .net *"_s1", 0 0, L_0x55a15ddf79b0;  1 drivers
v0x55a15d4dbe70_0 .net "in0", 0 0, L_0x55a15ddff120;  1 drivers
v0x55a15d4dbf30_0 .net "in1", 0 0, L_0x55a15de01a20;  1 drivers
v0x55a15d4dbfd0_0 .net "out", 0 0, L_0x55a15ddf7b10;  1 drivers
v0x55a15d4dc090_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4dc180_0 .net "w0", 0 0, L_0x55a15ddf7910;  1 drivers
v0x55a15d4dc240_0 .net "w1", 0 0, L_0x55a15ddf7a70;  1 drivers
S_0x55a15d4dc380 .scope module, "mux0[5]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddf7c80 .functor AND 1, L_0x55a15ddf7d20, L_0x55a15ddff250, C4<1>, C4<1>;
L_0x55a15ddf7d20 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddf7de0 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de01c00, C4<1>, C4<1>;
L_0x55a15ddf7e80 .functor OR 1, L_0x55a15ddf7de0, L_0x55a15ddf7c80, C4<0>, C4<0>;
v0x55a15d4dc590_0 .net *"_s1", 0 0, L_0x55a15ddf7d20;  1 drivers
v0x55a15d4dc690_0 .net "in0", 0 0, L_0x55a15ddff250;  1 drivers
v0x55a15d4dc750_0 .net "in1", 0 0, L_0x55a15de01c00;  1 drivers
v0x55a15d4dc820_0 .net "out", 0 0, L_0x55a15ddf7e80;  1 drivers
v0x55a15d4dc8e0_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4dc9d0_0 .net "w0", 0 0, L_0x55a15ddf7c80;  1 drivers
v0x55a15d4dca90_0 .net "w1", 0 0, L_0x55a15ddf7de0;  1 drivers
S_0x55a15d4dcbd0 .scope module, "mux0[6]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddf7ff0 .functor AND 1, L_0x55a15ddf8090, L_0x55a15ddff340, C4<1>, C4<1>;
L_0x55a15ddf8090 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddf8150 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de01cf0, C4<1>, C4<1>;
L_0x55a15ddf81f0 .functor OR 1, L_0x55a15ddf8150, L_0x55a15ddf7ff0, C4<0>, C4<0>;
v0x55a15d4dce30_0 .net *"_s1", 0 0, L_0x55a15ddf8090;  1 drivers
v0x55a15d4dcf30_0 .net "in0", 0 0, L_0x55a15ddff340;  1 drivers
v0x55a15d4dcff0_0 .net "in1", 0 0, L_0x55a15de01cf0;  1 drivers
v0x55a15d4dd0c0_0 .net "out", 0 0, L_0x55a15ddf81f0;  1 drivers
v0x55a15d4dd180_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4dd270_0 .net "w0", 0 0, L_0x55a15ddf7ff0;  1 drivers
v0x55a15d4dd330_0 .net "w1", 0 0, L_0x55a15ddf8150;  1 drivers
S_0x55a15d4dd470 .scope module, "mux0[7]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddf8360 .functor AND 1, L_0x55a15ddf8400, L_0x55a15ddff590, C4<1>, C4<1>;
L_0x55a15ddf8400 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddf84c0 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de01f30, C4<1>, C4<1>;
L_0x55a15ddf8560 .functor OR 1, L_0x55a15ddf84c0, L_0x55a15ddf8360, C4<0>, C4<0>;
v0x55a15d4dd6d0_0 .net *"_s1", 0 0, L_0x55a15ddf8400;  1 drivers
v0x55a15d4dd7d0_0 .net "in0", 0 0, L_0x55a15ddff590;  1 drivers
v0x55a15d4dd890_0 .net "in1", 0 0, L_0x55a15de01f30;  1 drivers
v0x55a15d4dd960_0 .net "out", 0 0, L_0x55a15ddf8560;  1 drivers
v0x55a15d4dda20_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4ddb10_0 .net "w0", 0 0, L_0x55a15ddf8360;  1 drivers
v0x55a15d4ddbd0_0 .net "w1", 0 0, L_0x55a15ddf84c0;  1 drivers
S_0x55a15d4ddd10 .scope module, "mux0[8]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddf86d0 .functor AND 1, L_0x55a15ddf8770, L_0x55a15ddff680, C4<1>, C4<1>;
L_0x55a15ddf8770 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddf8830 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de02020, C4<1>, C4<1>;
L_0x55a15ddf88d0 .functor OR 1, L_0x55a15ddf8830, L_0x55a15ddf86d0, C4<0>, C4<0>;
v0x55a15d4de000_0 .net *"_s1", 0 0, L_0x55a15ddf8770;  1 drivers
v0x55a15d4de100_0 .net "in0", 0 0, L_0x55a15ddff680;  1 drivers
v0x55a15d4de1c0_0 .net "in1", 0 0, L_0x55a15de02020;  1 drivers
v0x55a15d4de290_0 .net "out", 0 0, L_0x55a15ddf88d0;  1 drivers
v0x55a15d4de350_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4de3f0_0 .net "w0", 0 0, L_0x55a15ddf86d0;  1 drivers
v0x55a15d4de4b0_0 .net "w1", 0 0, L_0x55a15ddf8830;  1 drivers
S_0x55a15d4de5f0 .scope module, "mux0[9]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddf8a40 .functor AND 1, L_0x55a15ddf8ae0, L_0x55a15ddff7d0, C4<1>, C4<1>;
L_0x55a15ddf8ae0 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddf8ba0 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de02270, C4<1>, C4<1>;
L_0x55a15ddf8c40 .functor OR 1, L_0x55a15ddf8ba0, L_0x55a15ddf8a40, C4<0>, C4<0>;
v0x55a15d4de850_0 .net *"_s1", 0 0, L_0x55a15ddf8ae0;  1 drivers
v0x55a15d4de950_0 .net "in0", 0 0, L_0x55a15ddff7d0;  1 drivers
v0x55a15d4dea10_0 .net "in1", 0 0, L_0x55a15de02270;  1 drivers
v0x55a15d4deae0_0 .net "out", 0 0, L_0x55a15ddf8c40;  1 drivers
v0x55a15d4deba0_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4dec90_0 .net "w0", 0 0, L_0x55a15ddf8a40;  1 drivers
v0x55a15d4ded50_0 .net "w1", 0 0, L_0x55a15ddf8ba0;  1 drivers
S_0x55a15d4dee90 .scope module, "mux0[10]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddf8db0 .functor AND 1, L_0x55a15ddf8e50, L_0x55a15ddff870, C4<1>, C4<1>;
L_0x55a15ddf8e50 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddf8f10 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de02360, C4<1>, C4<1>;
L_0x55a15ddf8fb0 .functor OR 1, L_0x55a15ddf8f10, L_0x55a15ddf8db0, C4<0>, C4<0>;
v0x55a15d4df0f0_0 .net *"_s1", 0 0, L_0x55a15ddf8e50;  1 drivers
v0x55a15d4df1f0_0 .net "in0", 0 0, L_0x55a15ddff870;  1 drivers
v0x55a15d4df2b0_0 .net "in1", 0 0, L_0x55a15de02360;  1 drivers
v0x55a15d4df380_0 .net "out", 0 0, L_0x55a15ddf8fb0;  1 drivers
v0x55a15d4df440_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4df530_0 .net "w0", 0 0, L_0x55a15ddf8db0;  1 drivers
v0x55a15d4df5f0_0 .net "w1", 0 0, L_0x55a15ddf8f10;  1 drivers
S_0x55a15d4df730 .scope module, "mux0[11]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddf9120 .functor AND 1, L_0x55a15ddf91c0, L_0x55a15ddff9d0, C4<1>, C4<1>;
L_0x55a15ddf91c0 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddf9280 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de025c0, C4<1>, C4<1>;
L_0x55a15ddf9320 .functor OR 1, L_0x55a15ddf9280, L_0x55a15ddf9120, C4<0>, C4<0>;
v0x55a15d4df990_0 .net *"_s1", 0 0, L_0x55a15ddf91c0;  1 drivers
v0x55a15d4dfa90_0 .net "in0", 0 0, L_0x55a15ddff9d0;  1 drivers
v0x55a15d4dfb50_0 .net "in1", 0 0, L_0x55a15de025c0;  1 drivers
v0x55a15d4dfc20_0 .net "out", 0 0, L_0x55a15ddf9320;  1 drivers
v0x55a15d4dfce0_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4dfdd0_0 .net "w0", 0 0, L_0x55a15ddf9120;  1 drivers
v0x55a15d4dfe90_0 .net "w1", 0 0, L_0x55a15ddf9280;  1 drivers
S_0x55a15d4dffd0 .scope module, "mux0[12]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddf9490 .functor AND 1, L_0x55a15ddf9530, L_0x55a15ddffac0, C4<1>, C4<1>;
L_0x55a15ddf9530 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddf95f0 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de026b0, C4<1>, C4<1>;
L_0x55a15ddf9690 .functor OR 1, L_0x55a15ddf95f0, L_0x55a15ddf9490, C4<0>, C4<0>;
v0x55a15d4e0230_0 .net *"_s1", 0 0, L_0x55a15ddf9530;  1 drivers
v0x55a15d4e0330_0 .net "in0", 0 0, L_0x55a15ddffac0;  1 drivers
v0x55a15d4e03f0_0 .net "in1", 0 0, L_0x55a15de026b0;  1 drivers
v0x55a15d4e04c0_0 .net "out", 0 0, L_0x55a15ddf9690;  1 drivers
v0x55a15d4e0580_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4e0670_0 .net "w0", 0 0, L_0x55a15ddf9490;  1 drivers
v0x55a15d4e0730_0 .net "w1", 0 0, L_0x55a15ddf95f0;  1 drivers
S_0x55a15d4e0870 .scope module, "mux0[13]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddf9800 .functor AND 1, L_0x55a15ddf98a0, L_0x55a15ddffc30, C4<1>, C4<1>;
L_0x55a15ddf98a0 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddf9960 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de02920, C4<1>, C4<1>;
L_0x55a15ddf9a00 .functor OR 1, L_0x55a15ddf9960, L_0x55a15ddf9800, C4<0>, C4<0>;
v0x55a15d4e0ad0_0 .net *"_s1", 0 0, L_0x55a15ddf98a0;  1 drivers
v0x55a15d4e0bd0_0 .net "in0", 0 0, L_0x55a15ddffc30;  1 drivers
v0x55a15d4e0c90_0 .net "in1", 0 0, L_0x55a15de02920;  1 drivers
v0x55a15d4e0d60_0 .net "out", 0 0, L_0x55a15ddf9a00;  1 drivers
v0x55a15d4e0e20_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4e0f10_0 .net "w0", 0 0, L_0x55a15ddf9800;  1 drivers
v0x55a15d4e0fd0_0 .net "w1", 0 0, L_0x55a15ddf9960;  1 drivers
S_0x55a15d4e1110 .scope module, "mux0[14]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddf9b70 .functor AND 1, L_0x55a15ddf9c10, L_0x55a15ddffd20, C4<1>, C4<1>;
L_0x55a15ddf9c10 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddf9cd0 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de02a10, C4<1>, C4<1>;
L_0x55a15ddf9d70 .functor OR 1, L_0x55a15ddf9cd0, L_0x55a15ddf9b70, C4<0>, C4<0>;
v0x55a15d4e1370_0 .net *"_s1", 0 0, L_0x55a15ddf9c10;  1 drivers
v0x55a15d4e1470_0 .net "in0", 0 0, L_0x55a15ddffd20;  1 drivers
v0x55a15d4e1530_0 .net "in1", 0 0, L_0x55a15de02a10;  1 drivers
v0x55a15d4e1600_0 .net "out", 0 0, L_0x55a15ddf9d70;  1 drivers
v0x55a15d4e16c0_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4e17b0_0 .net "w0", 0 0, L_0x55a15ddf9b70;  1 drivers
v0x55a15d4e1870_0 .net "w1", 0 0, L_0x55a15ddf9cd0;  1 drivers
S_0x55a15d4e19b0 .scope module, "mux0[15]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddf9ee0 .functor AND 1, L_0x55a15ddf9f80, L_0x55a15ddffea0, C4<1>, C4<1>;
L_0x55a15ddf9f80 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddfa850 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de02c90, C4<1>, C4<1>;
L_0x55a15ddfa8f0 .functor OR 1, L_0x55a15ddfa850, L_0x55a15ddf9ee0, C4<0>, C4<0>;
v0x55a15d4e1c10_0 .net *"_s1", 0 0, L_0x55a15ddf9f80;  1 drivers
v0x55a15d4e1d10_0 .net "in0", 0 0, L_0x55a15ddffea0;  1 drivers
v0x55a15d4e1dd0_0 .net "in1", 0 0, L_0x55a15de02c90;  1 drivers
v0x55a15d4e1ea0_0 .net "out", 0 0, L_0x55a15ddfa8f0;  1 drivers
v0x55a15d4e1f60_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4e2050_0 .net "w0", 0 0, L_0x55a15ddf9ee0;  1 drivers
v0x55a15d4e2110_0 .net "w1", 0 0, L_0x55a15ddfa850;  1 drivers
S_0x55a15d4e2250 .scope module, "mux0[16]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddfaa60 .functor AND 1, L_0x55a15ddfab00, L_0x55a15ddfff90, C4<1>, C4<1>;
L_0x55a15ddfab00 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddfabc0 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de02d80, C4<1>, C4<1>;
L_0x55a15ddfac60 .functor OR 1, L_0x55a15ddfabc0, L_0x55a15ddfaa60, C4<0>, C4<0>;
v0x55a15d4e25c0_0 .net *"_s1", 0 0, L_0x55a15ddfab00;  1 drivers
v0x55a15d4e26c0_0 .net "in0", 0 0, L_0x55a15ddfff90;  1 drivers
v0x55a15d4e2780_0 .net "in1", 0 0, L_0x55a15de02d80;  1 drivers
v0x55a15d4e2850_0 .net "out", 0 0, L_0x55a15ddfac60;  1 drivers
v0x55a15d4e2910_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4e2c10_0 .net "w0", 0 0, L_0x55a15ddfaa60;  1 drivers
v0x55a15d4e2cd0_0 .net "w1", 0 0, L_0x55a15ddfabc0;  1 drivers
S_0x55a15d4e2e10 .scope module, "mux0[17]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddfadd0 .functor AND 1, L_0x55a15ddfae70, L_0x55a15de00120, C4<1>, C4<1>;
L_0x55a15ddfae70 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddfaf30 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de03010, C4<1>, C4<1>;
L_0x55a15ddfafd0 .functor OR 1, L_0x55a15ddfaf30, L_0x55a15ddfadd0, C4<0>, C4<0>;
v0x55a15d4e3070_0 .net *"_s1", 0 0, L_0x55a15ddfae70;  1 drivers
v0x55a15d4e3170_0 .net "in0", 0 0, L_0x55a15de00120;  1 drivers
v0x55a15d4e3230_0 .net "in1", 0 0, L_0x55a15de03010;  1 drivers
v0x55a15d4e3300_0 .net "out", 0 0, L_0x55a15ddfafd0;  1 drivers
v0x55a15d4e33c0_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4e34b0_0 .net "w0", 0 0, L_0x55a15ddfadd0;  1 drivers
v0x55a15d4e3570_0 .net "w1", 0 0, L_0x55a15ddfaf30;  1 drivers
S_0x55a15d4e36b0 .scope module, "mux0[18]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddfb140 .functor AND 1, L_0x55a15ddfb1e0, L_0x55a15de00210, C4<1>, C4<1>;
L_0x55a15ddfb1e0 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddfb2a0 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de03100, C4<1>, C4<1>;
L_0x55a15ddfb340 .functor OR 1, L_0x55a15ddfb2a0, L_0x55a15ddfb140, C4<0>, C4<0>;
v0x55a15d4e3910_0 .net *"_s1", 0 0, L_0x55a15ddfb1e0;  1 drivers
v0x55a15d4e3a10_0 .net "in0", 0 0, L_0x55a15de00210;  1 drivers
v0x55a15d4e3ad0_0 .net "in1", 0 0, L_0x55a15de03100;  1 drivers
v0x55a15d4e3ba0_0 .net "out", 0 0, L_0x55a15ddfb340;  1 drivers
v0x55a15d4e3c60_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4e3d50_0 .net "w0", 0 0, L_0x55a15ddfb140;  1 drivers
v0x55a15d4e3e10_0 .net "w1", 0 0, L_0x55a15ddfb2a0;  1 drivers
S_0x55a15d4e3f50 .scope module, "mux0[19]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddfb4b0 .functor AND 1, L_0x55a15ddfb550, L_0x55a15de00080, C4<1>, C4<1>;
L_0x55a15ddfb550 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddfb610 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de033a0, C4<1>, C4<1>;
L_0x55a15ddfb6b0 .functor OR 1, L_0x55a15ddfb610, L_0x55a15ddfb4b0, C4<0>, C4<0>;
v0x55a15d4e41b0_0 .net *"_s1", 0 0, L_0x55a15ddfb550;  1 drivers
v0x55a15d4e42b0_0 .net "in0", 0 0, L_0x55a15de00080;  1 drivers
v0x55a15d4e4370_0 .net "in1", 0 0, L_0x55a15de033a0;  1 drivers
v0x55a15d4e4440_0 .net "out", 0 0, L_0x55a15ddfb6b0;  1 drivers
v0x55a15d4e4500_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4e45f0_0 .net "w0", 0 0, L_0x55a15ddfb4b0;  1 drivers
v0x55a15d4e46b0_0 .net "w1", 0 0, L_0x55a15ddfb610;  1 drivers
S_0x55a15d4e47f0 .scope module, "mux0[20]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddfb820 .functor AND 1, L_0x55a15ddfb8c0, L_0x55a15de00400, C4<1>, C4<1>;
L_0x55a15ddfb8c0 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddfb980 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de03490, C4<1>, C4<1>;
L_0x55a15ddfba20 .functor OR 1, L_0x55a15ddfb980, L_0x55a15ddfb820, C4<0>, C4<0>;
v0x55a15d4e4a50_0 .net *"_s1", 0 0, L_0x55a15ddfb8c0;  1 drivers
v0x55a15d4e4b50_0 .net "in0", 0 0, L_0x55a15de00400;  1 drivers
v0x55a15d4e4c10_0 .net "in1", 0 0, L_0x55a15de03490;  1 drivers
v0x55a15d4e4ce0_0 .net "out", 0 0, L_0x55a15ddfba20;  1 drivers
v0x55a15d4e4da0_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4e4e90_0 .net "w0", 0 0, L_0x55a15ddfb820;  1 drivers
v0x55a15d4e4f50_0 .net "w1", 0 0, L_0x55a15ddfb980;  1 drivers
S_0x55a15d4e5090 .scope module, "mux0[21]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddfbb90 .functor AND 1, L_0x55a15ddfbc30, L_0x55a15de005b0, C4<1>, C4<1>;
L_0x55a15ddfbc30 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddfbcf0 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de03740, C4<1>, C4<1>;
L_0x55a15ddfbd90 .functor OR 1, L_0x55a15ddfbcf0, L_0x55a15ddfbb90, C4<0>, C4<0>;
v0x55a15d4e52f0_0 .net *"_s1", 0 0, L_0x55a15ddfbc30;  1 drivers
v0x55a15d4e53f0_0 .net "in0", 0 0, L_0x55a15de005b0;  1 drivers
v0x55a15d4e54b0_0 .net "in1", 0 0, L_0x55a15de03740;  1 drivers
v0x55a15d4e5580_0 .net "out", 0 0, L_0x55a15ddfbd90;  1 drivers
v0x55a15d4e5640_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4e5730_0 .net "w0", 0 0, L_0x55a15ddfbb90;  1 drivers
v0x55a15d4e57f0_0 .net "w1", 0 0, L_0x55a15ddfbcf0;  1 drivers
S_0x55a15d4e5930 .scope module, "mux0[22]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddfbf00 .functor AND 1, L_0x55a15ddfbfa0, L_0x55a15de006a0, C4<1>, C4<1>;
L_0x55a15ddfbfa0 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddfc060 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de03830, C4<1>, C4<1>;
L_0x55a15ddfc100 .functor OR 1, L_0x55a15ddfc060, L_0x55a15ddfbf00, C4<0>, C4<0>;
v0x55a15d4e5b90_0 .net *"_s1", 0 0, L_0x55a15ddfbfa0;  1 drivers
v0x55a15d4e5c90_0 .net "in0", 0 0, L_0x55a15de006a0;  1 drivers
v0x55a15d4e5d50_0 .net "in1", 0 0, L_0x55a15de03830;  1 drivers
v0x55a15d4e5e20_0 .net "out", 0 0, L_0x55a15ddfc100;  1 drivers
v0x55a15d4e5ee0_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4e5fd0_0 .net "w0", 0 0, L_0x55a15ddfbf00;  1 drivers
v0x55a15d4e6090_0 .net "w1", 0 0, L_0x55a15ddfc060;  1 drivers
S_0x55a15d4e61d0 .scope module, "mux0[23]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddfc270 .functor AND 1, L_0x55a15ddfc310, L_0x55a15de00860, C4<1>, C4<1>;
L_0x55a15ddfc310 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddfc3d0 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de03af0, C4<1>, C4<1>;
L_0x55a15ddfc470 .functor OR 1, L_0x55a15ddfc3d0, L_0x55a15ddfc270, C4<0>, C4<0>;
v0x55a15d4e6430_0 .net *"_s1", 0 0, L_0x55a15ddfc310;  1 drivers
v0x55a15d4e6530_0 .net "in0", 0 0, L_0x55a15de00860;  1 drivers
v0x55a15d4e65f0_0 .net "in1", 0 0, L_0x55a15de03af0;  1 drivers
v0x55a15d4e66c0_0 .net "out", 0 0, L_0x55a15ddfc470;  1 drivers
v0x55a15d4e6780_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4e6870_0 .net "w0", 0 0, L_0x55a15ddfc270;  1 drivers
v0x55a15d4e6930_0 .net "w1", 0 0, L_0x55a15ddfc3d0;  1 drivers
S_0x55a15d4e6a70 .scope module, "mux0[24]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddfc5e0 .functor AND 1, L_0x55a15ddfc680, L_0x55a15de00950, C4<1>, C4<1>;
L_0x55a15ddfc680 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddfc740 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de03be0, C4<1>, C4<1>;
L_0x55a15ddfc7e0 .functor OR 1, L_0x55a15ddfc740, L_0x55a15ddfc5e0, C4<0>, C4<0>;
v0x55a15d4e6cd0_0 .net *"_s1", 0 0, L_0x55a15ddfc680;  1 drivers
v0x55a15d4e6dd0_0 .net "in0", 0 0, L_0x55a15de00950;  1 drivers
v0x55a15d4e6e90_0 .net "in1", 0 0, L_0x55a15de03be0;  1 drivers
v0x55a15d4e6f60_0 .net "out", 0 0, L_0x55a15ddfc7e0;  1 drivers
v0x55a15d4e7020_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4e7110_0 .net "w0", 0 0, L_0x55a15ddfc5e0;  1 drivers
v0x55a15d4e71d0_0 .net "w1", 0 0, L_0x55a15ddfc740;  1 drivers
S_0x55a15d4e7310 .scope module, "mux0[25]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddfc950 .functor AND 1, L_0x55a15ddfc9f0, L_0x55a15de00b20, C4<1>, C4<1>;
L_0x55a15ddfc9f0 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddfcab0 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de03eb0, C4<1>, C4<1>;
L_0x55a15ddfcb50 .functor OR 1, L_0x55a15ddfcab0, L_0x55a15ddfc950, C4<0>, C4<0>;
v0x55a15d4e7570_0 .net *"_s1", 0 0, L_0x55a15ddfc9f0;  1 drivers
v0x55a15d4e7670_0 .net "in0", 0 0, L_0x55a15de00b20;  1 drivers
v0x55a15d4e7730_0 .net "in1", 0 0, L_0x55a15de03eb0;  1 drivers
v0x55a15d4e7800_0 .net "out", 0 0, L_0x55a15ddfcb50;  1 drivers
v0x55a15d4e78c0_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4e79b0_0 .net "w0", 0 0, L_0x55a15ddfc950;  1 drivers
v0x55a15d4e7a70_0 .net "w1", 0 0, L_0x55a15ddfcab0;  1 drivers
S_0x55a15d4e7bb0 .scope module, "mux0[26]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddfccc0 .functor AND 1, L_0x55a15ddfcd60, L_0x55a15de00c10, C4<1>, C4<1>;
L_0x55a15ddfcd60 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddfce20 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de03fa0, C4<1>, C4<1>;
L_0x55a15ddfcec0 .functor OR 1, L_0x55a15ddfce20, L_0x55a15ddfccc0, C4<0>, C4<0>;
v0x55a15d4e7e10_0 .net *"_s1", 0 0, L_0x55a15ddfcd60;  1 drivers
v0x55a15d4e7f10_0 .net "in0", 0 0, L_0x55a15de00c10;  1 drivers
v0x55a15d4e7fd0_0 .net "in1", 0 0, L_0x55a15de03fa0;  1 drivers
v0x55a15d4e80a0_0 .net "out", 0 0, L_0x55a15ddfcec0;  1 drivers
v0x55a15d4e8160_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4e8250_0 .net "w0", 0 0, L_0x55a15ddfccc0;  1 drivers
v0x55a15d4e8310_0 .net "w1", 0 0, L_0x55a15ddfce20;  1 drivers
S_0x55a15d4e8450 .scope module, "mux0[27]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddfd030 .functor AND 1, L_0x55a15ddfd0d0, L_0x55a15de00df0, C4<1>, C4<1>;
L_0x55a15ddfd0d0 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddfd190 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de04280, C4<1>, C4<1>;
L_0x55a15ddfd230 .functor OR 1, L_0x55a15ddfd190, L_0x55a15ddfd030, C4<0>, C4<0>;
v0x55a15d4e86b0_0 .net *"_s1", 0 0, L_0x55a15ddfd0d0;  1 drivers
v0x55a15d4e87b0_0 .net "in0", 0 0, L_0x55a15de00df0;  1 drivers
v0x55a15d4e8870_0 .net "in1", 0 0, L_0x55a15de04280;  1 drivers
v0x55a15d4e8940_0 .net "out", 0 0, L_0x55a15ddfd230;  1 drivers
v0x55a15d4e8a00_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4e8af0_0 .net "w0", 0 0, L_0x55a15ddfd030;  1 drivers
v0x55a15d4e8bb0_0 .net "w1", 0 0, L_0x55a15ddfd190;  1 drivers
S_0x55a15d4e8cf0 .scope module, "mux0[28]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddfd3a0 .functor AND 1, L_0x55a15ddfd440, L_0x55a15de00ee0, C4<1>, C4<1>;
L_0x55a15ddfd440 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddfd500 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de04370, C4<1>, C4<1>;
L_0x55a15ddfd5a0 .functor OR 1, L_0x55a15ddfd500, L_0x55a15ddfd3a0, C4<0>, C4<0>;
v0x55a15d4e8f50_0 .net *"_s1", 0 0, L_0x55a15ddfd440;  1 drivers
v0x55a15d4e9050_0 .net "in0", 0 0, L_0x55a15de00ee0;  1 drivers
v0x55a15d4e9110_0 .net "in1", 0 0, L_0x55a15de04370;  1 drivers
v0x55a15d4e91e0_0 .net "out", 0 0, L_0x55a15ddfd5a0;  1 drivers
v0x55a15d4e92a0_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4e9390_0 .net "w0", 0 0, L_0x55a15ddfd3a0;  1 drivers
v0x55a15d4e9450_0 .net "w1", 0 0, L_0x55a15ddfd500;  1 drivers
S_0x55a15d4e9590 .scope module, "mux0[29]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddfd710 .functor AND 1, L_0x55a15ddfd7b0, L_0x55a15de010d0, C4<1>, C4<1>;
L_0x55a15ddfd7b0 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddfd870 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de04660, C4<1>, C4<1>;
L_0x55a15ddfd910 .functor OR 1, L_0x55a15ddfd870, L_0x55a15ddfd710, C4<0>, C4<0>;
v0x55a15d4e97f0_0 .net *"_s1", 0 0, L_0x55a15ddfd7b0;  1 drivers
v0x55a15d4e98f0_0 .net "in0", 0 0, L_0x55a15de010d0;  1 drivers
v0x55a15d4e99b0_0 .net "in1", 0 0, L_0x55a15de04660;  1 drivers
v0x55a15d4e9a80_0 .net "out", 0 0, L_0x55a15ddfd910;  1 drivers
v0x55a15d4e9b40_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4e9c30_0 .net "w0", 0 0, L_0x55a15ddfd710;  1 drivers
v0x55a15d4e9cf0_0 .net "w1", 0 0, L_0x55a15ddfd870;  1 drivers
S_0x55a15d4e9e30 .scope module, "mux0[30]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddfda80 .functor AND 1, L_0x55a15ddfdb20, L_0x55a15de011c0, C4<1>, C4<1>;
L_0x55a15ddfdb20 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddfdbe0 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de04750, C4<1>, C4<1>;
L_0x55a15ddfdc80 .functor OR 1, L_0x55a15ddfdbe0, L_0x55a15ddfda80, C4<0>, C4<0>;
v0x55a15d4ea090_0 .net *"_s1", 0 0, L_0x55a15ddfdb20;  1 drivers
v0x55a15d4ea190_0 .net "in0", 0 0, L_0x55a15de011c0;  1 drivers
v0x55a15d4ea250_0 .net "in1", 0 0, L_0x55a15de04750;  1 drivers
v0x55a15d4ea320_0 .net "out", 0 0, L_0x55a15ddfdc80;  1 drivers
v0x55a15d4ea3e0_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4ea4d0_0 .net "w0", 0 0, L_0x55a15ddfda80;  1 drivers
v0x55a15d4ea590_0 .net "w1", 0 0, L_0x55a15ddfdbe0;  1 drivers
S_0x55a15d4ea6d0 .scope module, "mux0[31]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d4d9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddfddf0 .functor AND 1, L_0x55a15ddfde90, L_0x55a15de013c0, C4<1>, C4<1>;
L_0x55a15ddfde90 .functor NOT 1, v0x55a15d4eba20_0, C4<0>, C4<0>, C4<0>;
L_0x55a15ddfdf50 .functor AND 1, v0x55a15d4eba20_0, L_0x55a15de04e60, C4<1>, C4<1>;
L_0x55a15ddfdff0 .functor OR 1, L_0x55a15ddfdf50, L_0x55a15ddfddf0, C4<0>, C4<0>;
v0x55a15d4ea930_0 .net *"_s1", 0 0, L_0x55a15ddfde90;  1 drivers
v0x55a15d4eaa30_0 .net "in0", 0 0, L_0x55a15de013c0;  1 drivers
v0x55a15d4eaaf0_0 .net "in1", 0 0, L_0x55a15de04e60;  1 drivers
v0x55a15d4eabc0_0 .net "out", 0 0, L_0x55a15ddfdff0;  1 drivers
v0x55a15d4eac80_0 .net "s0", 0 0, v0x55a15d4eba20_0;  alias, 1 drivers
v0x55a15d4ead70_0 .net "w0", 0 0, L_0x55a15ddfddf0;  1 drivers
v0x55a15d4eae30_0 .net "w1", 0 0, L_0x55a15ddfdf50;  1 drivers
S_0x55a15d3a88c0 .scope module, "MUX2X1_TB" "MUX2X1_TB" 43 1;
 .timescale 0 0;
v0x55a15d4ec370_0 .var "in0", 0 0;
v0x55a15d4ec430_0 .var "in1", 0 0;
v0x55a15d4ec500_0 .net "out", 0 0, L_0x55a15de05120;  1 drivers
v0x55a15d4ec600_0 .var "s0", 0 0;
S_0x55a15d4ebac0 .scope module, "mux0" "MUX2X1" 43 4, 15 1 0, S_0x55a15d3a88c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ddff960 .functor AND 1, L_0x55a15de04f50, v0x55a15d4ec370_0, C4<1>, C4<1>;
L_0x55a15de04f50 .functor NOT 1, v0x55a15d4ec600_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de05060 .functor AND 1, v0x55a15d4ec600_0, v0x55a15d4ec430_0, C4<1>, C4<1>;
L_0x55a15de05120 .functor OR 1, L_0x55a15de05060, L_0x55a15ddff960, C4<0>, C4<0>;
v0x55a15d4ebd30_0 .net *"_s1", 0 0, L_0x55a15de04f50;  1 drivers
v0x55a15d4ebe10_0 .net "in0", 0 0, v0x55a15d4ec370_0;  1 drivers
v0x55a15d4ebed0_0 .net "in1", 0 0, v0x55a15d4ec430_0;  1 drivers
v0x55a15d4ebfa0_0 .net "out", 0 0, L_0x55a15de05120;  alias, 1 drivers
v0x55a15d4ec060_0 .net "s0", 0 0, v0x55a15d4ec600_0;  1 drivers
v0x55a15d4ec170_0 .net "w0", 0 0, L_0x55a15ddff960;  1 drivers
v0x55a15d4ec230_0 .net "w1", 0 0, L_0x55a15de05060;  1 drivers
S_0x55a15d3d4270 .scope module, "NOR_TB" "NOR_TB" 44 1;
 .timescale 0 0;
v0x55a15d4ed2e0_0 .var "in0", 0 0;
v0x55a15d4ed3d0_0 .var "in1", 0 0;
v0x55a15d4ed4e0_0 .net "out", 0 0, L_0x55a15de05420;  1 drivers
S_0x55a15d4ec6d0 .scope module, "nor0" "NOR" 44 4, 45 1 0, S_0x55a15d3d4270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de05420 .functor NOT 1, L_0x55a15de05360, C4<0>, C4<0>, C4<0>;
v0x55a15d4ecfb0_0 .net "in0", 0 0, v0x55a15d4ed2e0_0;  1 drivers
v0x55a15d4ed050_0 .net "in1", 0 0, v0x55a15d4ed3d0_0;  1 drivers
v0x55a15d4ed120_0 .net "out", 0 0, L_0x55a15de05420;  alias, 1 drivers
v0x55a15d4ed1f0_0 .net "out0", 0 0, L_0x55a15de05360;  1 drivers
S_0x55a15d4ec8f0 .scope module, "or0" "OR" 45 4, 8 1 0, S_0x55a15d4ec6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de05280 .functor NAND 1, v0x55a15d4ed2e0_0, v0x55a15d4ed2e0_0, C4<1>, C4<1>;
L_0x55a15de052f0 .functor NAND 1, v0x55a15d4ed3d0_0, v0x55a15d4ed3d0_0, C4<1>, C4<1>;
L_0x55a15de05360 .functor NAND 1, L_0x55a15de05280, L_0x55a15de052f0, C4<1>, C4<1>;
v0x55a15d4ecb10_0 .net "in0", 0 0, v0x55a15d4ed2e0_0;  alias, 1 drivers
v0x55a15d4ecbd0_0 .net "in1", 0 0, v0x55a15d4ed3d0_0;  alias, 1 drivers
v0x55a15d4ecc90_0 .net "out", 0 0, L_0x55a15de05360;  alias, 1 drivers
v0x55a15d4ecd60_0 .net "w0", 0 0, L_0x55a15de05280;  1 drivers
v0x55a15d4ece20_0 .net "w1", 0 0, L_0x55a15de052f0;  1 drivers
S_0x55a15d3d2870 .scope module, "OR_TB" "OR_TB" 46 1;
 .timescale 0 0;
v0x55a15d4edc40_0 .var "in0", 0 0;
v0x55a15d4edce0_0 .var "in1", 0 0;
v0x55a15d4eddb0_0 .net "out", 0 0, L_0x55a15de05660;  1 drivers
S_0x55a15d4ed580 .scope module, "or0" "OR" 46 4, 8 1 0, S_0x55a15d3d2870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de054e0 .functor NAND 1, v0x55a15d4edc40_0, v0x55a15d4edc40_0, C4<1>, C4<1>;
L_0x55a15de055a0 .functor NAND 1, v0x55a15d4edce0_0, v0x55a15d4edce0_0, C4<1>, C4<1>;
L_0x55a15de05660 .functor NAND 1, L_0x55a15de054e0, L_0x55a15de055a0, C4<1>, C4<1>;
v0x55a15d4ed7a0_0 .net "in0", 0 0, v0x55a15d4edc40_0;  1 drivers
v0x55a15d4ed860_0 .net "in1", 0 0, v0x55a15d4edce0_0;  1 drivers
v0x55a15d4ed920_0 .net "out", 0 0, L_0x55a15de05660;  alias, 1 drivers
v0x55a15d4ed9f0_0 .net "w0", 0 0, L_0x55a15de054e0;  1 drivers
v0x55a15d4edab0_0 .net "w1", 0 0, L_0x55a15de055a0;  1 drivers
S_0x55a15d3d0e70 .scope module, "PC_TB" "PC_TB" 47 1;
 .timescale 0 0;
v0x55a15d670c70_0 .var "clk", 0 0;
v0x55a15d670d30_0 .var "in", 31 0;
v0x55a15d670e40_0 .var "inc", 0 0;
v0x55a15d670ee0_0 .var "jump", 0 0;
v0x55a15d670f80_0 .net "out", 31 0, L_0x55a15de719a0;  1 drivers
v0x55a15d671070_0 .var "reset", 0 0;
S_0x55a15d4edeb0 .scope module, "pc0" "PC" 47 5, 48 1 0, S_0x55a15d3d0e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "inc"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 1 "clk"
L_0x55a15de057c0 .functor OR 1, v0x55a15d670e40_0, v0x55a15d670ee0_0, C4<0>, C4<0>;
L_0x55a15de05830 .functor OR 1, L_0x55a15de057c0, v0x55a15d671070_0, C4<0>, C4<0>;
v0x55a15d6701e0_0 .net "clk", 0 0, v0x55a15d670c70_0;  1 drivers
v0x55a15d670280_0 .net "in", 31 0, v0x55a15d670d30_0;  1 drivers
v0x55a15d670320_0 .net "inc", 0 0, v0x55a15d670e40_0;  1 drivers
v0x55a15d6703f0_0 .net "jump", 0 0, v0x55a15d670ee0_0;  1 drivers
v0x55a15d670490_0 .net "out", 31 0, L_0x55a15de719a0;  alias, 1 drivers
v0x55a15d670610_0 .net "out0", 31 0, L_0x55a15de31e20;  1 drivers
v0x55a15d6706b0_0 .net "out1", 31 0, L_0x55a15de39e10;  1 drivers
v0x55a15d670750_0 .net "out2", 31 0, L_0x55a15de46220;  1 drivers
v0x55a15d670860_0 .net "out3", 31 0, L_0x55a15de513e0;  1 drivers
v0x55a15d6709b0_0 .net "reset", 0 0, v0x55a15d671070_0;  1 drivers
v0x55a15d670a50_0 .net "rw", 0 0, L_0x55a15de05830;  1 drivers
v0x55a15d670af0_0 .net "tmp0", 0 0, L_0x55a15de057c0;  1 drivers
S_0x55a15d4ee120 .scope module, "incr0" "INCREMENTER" 48 10, 40 1 0, S_0x55a15d4edeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "s"
    .port_info 1 /INPUT 32 "in"
v0x55a15d5956e0_0 .net "in", 31 0, L_0x55a15de719a0;  alias, 1 drivers
v0x55a15d5957c0_0 .net "s", 31 0, L_0x55a15de31e20;  alias, 1 drivers
S_0x55a15d4ee2f0 .scope module, "add0" "ADDER_32BIT" 40 4, 3 1 0, S_0x55a15d4ee120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f555abed0a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55a15d593d30_0 .net "a", 31 0, L_0x7f555abed0a8;  1 drivers
v0x55a15d593e30_0 .net "a0", 0 0, L_0x55a15de27260;  1 drivers
v0x55a15d593ef0_0 .net "b", 31 0, L_0x55a15de719a0;  alias, 1 drivers
v0x55a15d593f90_0 .net "b0", 0 0, L_0x55a15de28940;  1 drivers
v0x55a15d594030_0 .net "c", 0 0, L_0x55a15de06710;  1 drivers
v0x55a15d594120_0 .net "c0", 0 0, L_0x55a15de2a0e0;  1 drivers
v0x55a15d5941c0_0 .net "carry", 0 0, L_0x55a15de31c00;  1 drivers
L_0x7f555abed0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a15d594260_0 .net "cin", 0 0, L_0x7f555abed0f0;  1 drivers
v0x55a15d594300_0 .net "d", 0 0, L_0x55a15de079f0;  1 drivers
v0x55a15d594430_0 .net "d0", 0 0, L_0x55a15de2bca0;  1 drivers
v0x55a15d5944d0_0 .net "e", 0 0, L_0x55a15de08db0;  1 drivers
v0x55a15d594570_0 .net "e0", 0 0, L_0x55a15de2d460;  1 drivers
v0x55a15d594610_0 .net "f", 0 0, L_0x55a15de0a1a0;  1 drivers
v0x55a15d5946b0_0 .net "f0", 0 0, L_0x55a15de2ec30;  1 drivers
v0x55a15d594750_0 .net "g", 0 0, L_0x55a15de0b5a0;  1 drivers
v0x55a15d5947f0_0 .net "g0", 0 0, L_0x55a15de30410;  1 drivers
v0x55a15d594890_0 .net "h", 0 0, L_0x55a15de0c920;  1 drivers
v0x55a15d594a40_0 .net "i", 0 0, L_0x55a15de0dd00;  1 drivers
v0x55a15d594ae0_0 .net "j", 0 0, L_0x55a15de0f080;  1 drivers
v0x55a15d594b80_0 .net "k", 0 0, L_0x55a15de10760;  1 drivers
v0x55a15d594c20_0 .net "l", 0 0, L_0x55a15de11d60;  1 drivers
v0x55a15d594cc0_0 .net "m", 0 0, L_0x55a15de13400;  1 drivers
v0x55a15d594d60_0 .net "n", 0 0, L_0x55a15de14900;  1 drivers
v0x55a15d594e00_0 .net "o", 0 0, L_0x55a15de15fc0;  1 drivers
v0x55a15d594ea0_0 .net "p", 0 0, L_0x55a15de17690;  1 drivers
v0x55a15d594f40_0 .net "q", 0 0, L_0x55a15de18d70;  1 drivers
v0x55a15d594fe0_0 .net "r", 0 0, L_0x55a15de1a460;  1 drivers
v0x55a15d595080_0 .net "s", 0 0, L_0x55a15de1ba50;  1 drivers
v0x55a15d595120_0 .net "sum", 31 0, L_0x55a15de31e20;  alias, 1 drivers
v0x55a15d5951e0_0 .net "t", 0 0, L_0x55a15de1d050;  1 drivers
v0x55a15d595280_0 .net "u", 0 0, L_0x55a15de1e650;  1 drivers
v0x55a15d595320_0 .net "v", 0 0, L_0x55a15de1fd80;  1 drivers
v0x55a15d5953c0_0 .net "w", 0 0, L_0x55a15de214c0;  1 drivers
v0x55a15d595460_0 .net "x", 0 0, L_0x55a15de22c10;  1 drivers
v0x55a15d595500_0 .net "y", 0 0, L_0x55a15de24370;  1 drivers
v0x55a15d5955a0_0 .net "z", 0 0, L_0x55a15de25ae0;  1 drivers
L_0x55a15de06810 .part L_0x7f555abed0a8, 0, 1;
L_0x55a15de069c0 .part L_0x55a15de719a0, 0, 1;
L_0x55a15de07b80 .part L_0x7f555abed0a8, 1, 1;
L_0x55a15de07d30 .part L_0x55a15de719a0, 1, 1;
L_0x55a15de08f40 .part L_0x7f555abed0a8, 2, 1;
L_0x55a15de090f0 .part L_0x55a15de719a0, 2, 1;
L_0x55a15de0a330 .part L_0x7f555abed0a8, 3, 1;
L_0x55a15de0a4e0 .part L_0x55a15de719a0, 3, 1;
L_0x55a15de0b730 .part L_0x7f555abed0a8, 4, 1;
L_0x55a15de0b8e0 .part L_0x55a15de719a0, 4, 1;
L_0x55a15de0cab0 .part L_0x7f555abed0a8, 5, 1;
L_0x55a15de0cc60 .part L_0x55a15de719a0, 5, 1;
L_0x55a15de0de90 .part L_0x7f555abed0a8, 6, 1;
L_0x55a15de0e040 .part L_0x55a15de719a0, 6, 1;
L_0x55a15de0f230 .part L_0x7f555abed0a8, 7, 1;
L_0x55a15de0f4f0 .part L_0x55a15de719a0, 7, 1;
L_0x55a15de10930 .part L_0x7f555abed0a8, 8, 1;
L_0x55a15de10ae0 .part L_0x55a15de719a0, 8, 1;
L_0x55a15de11f30 .part L_0x7f555abed0a8, 9, 1;
L_0x55a15de120e0 .part L_0x55a15de719a0, 9, 1;
L_0x55a15de10c90 .part L_0x7f555abed0a8, 10, 1;
L_0x55a15de136e0 .part L_0x55a15de719a0, 10, 1;
L_0x55a15de14ad0 .part L_0x7f555abed0a8, 11, 1;
L_0x55a15de14c80 .part L_0x55a15de719a0, 11, 1;
L_0x55a15de16190 .part L_0x7f555abed0a8, 12, 1;
L_0x55a15de16340 .part L_0x55a15de719a0, 12, 1;
L_0x55a15de17860 .part L_0x7f555abed0a8, 13, 1;
L_0x55a15de17a10 .part L_0x55a15de719a0, 13, 1;
L_0x55a15de18f40 .part L_0x7f555abed0a8, 14, 1;
L_0x55a15de190f0 .part L_0x55a15de719a0, 14, 1;
L_0x55a15de1a630 .part L_0x7f555abed0a8, 15, 1;
L_0x55a15de1a7e0 .part L_0x55a15de719a0, 15, 1;
L_0x55a15de1bc20 .part L_0x7f555abed0a8, 16, 1;
L_0x55a15de1bdd0 .part L_0x55a15de719a0, 16, 1;
L_0x55a15de1d220 .part L_0x7f555abed0a8, 17, 1;
L_0x55a15de1d3d0 .part L_0x55a15de719a0, 17, 1;
L_0x55a15de1e820 .part L_0x7f555abed0a8, 18, 1;
L_0x55a15de1e9d0 .part L_0x55a15de719a0, 18, 1;
L_0x55a15de1ff50 .part L_0x7f555abed0a8, 19, 1;
L_0x55a15de20100 .part L_0x55a15de719a0, 19, 1;
L_0x55a15de21690 .part L_0x7f555abed0a8, 20, 1;
L_0x55a15de21840 .part L_0x55a15de719a0, 20, 1;
L_0x55a15de22de0 .part L_0x7f555abed0a8, 21, 1;
L_0x55a15de22f90 .part L_0x55a15de719a0, 21, 1;
L_0x55a15de24540 .part L_0x7f555abed0a8, 22, 1;
L_0x55a15de246f0 .part L_0x55a15de719a0, 22, 1;
L_0x55a15de25cb0 .part L_0x7f555abed0a8, 23, 1;
L_0x55a15de25e60 .part L_0x55a15de719a0, 23, 1;
L_0x55a15de27430 .part L_0x7f555abed0a8, 24, 1;
L_0x55a15de275e0 .part L_0x55a15de719a0, 24, 1;
L_0x55a15de28b10 .part L_0x7f555abed0a8, 25, 1;
L_0x55a15de28cc0 .part L_0x55a15de719a0, 25, 1;
L_0x55a15de2a2b0 .part L_0x7f555abed0a8, 26, 1;
L_0x55a15de2a460 .part L_0x55a15de719a0, 26, 1;
L_0x55a15de2be70 .part L_0x7f555abed0a8, 27, 1;
L_0x55a15de2c020 .part L_0x55a15de719a0, 27, 1;
L_0x55a15de2d630 .part L_0x7f555abed0a8, 28, 1;
L_0x55a15de2d7e0 .part L_0x55a15de719a0, 28, 1;
L_0x55a15de2ee00 .part L_0x7f555abed0a8, 29, 1;
L_0x55a15de2efb0 .part L_0x55a15de719a0, 29, 1;
L_0x55a15de305e0 .part L_0x7f555abed0a8, 30, 1;
L_0x55a15de30790 .part L_0x55a15de719a0, 30, 1;
LS_0x55a15de31e20_0_0 .concat8 [ 1 1 1 1], L_0x55a15de06530, L_0x55a15de07810, L_0x55a15de08bd0, L_0x55a15de0a050;
LS_0x55a15de31e20_0_4 .concat8 [ 1 1 1 1], L_0x55a15de0b3c0, L_0x55a15de0c740, L_0x55a15de0db20, L_0x55a15de0eea0;
LS_0x55a15de31e20_0_8 .concat8 [ 1 1 1 1], L_0x55a15de105d0, L_0x55a15de11bd0, L_0x55a15de131e0, L_0x55a15de146e0;
LS_0x55a15de31e20_0_12 .concat8 [ 1 1 1 1], L_0x55a15de15da0, L_0x55a15de17470, L_0x55a15de18b50, L_0x55a15de1a240;
LS_0x55a15de31e20_0_16 .concat8 [ 1 1 1 1], L_0x55a15de1b830, L_0x55a15de1ce30, L_0x55a15de1e430, L_0x55a15de1fb60;
LS_0x55a15de31e20_0_20 .concat8 [ 1 1 1 1], L_0x55a15de212a0, L_0x55a15de229f0, L_0x55a15de24150, L_0x55a15de258c0;
LS_0x55a15de31e20_0_24 .concat8 [ 1 1 1 1], L_0x55a15de27040, L_0x55a15de28720, L_0x55a15de29ec0, L_0x55a15de2ba80;
LS_0x55a15de31e20_0_28 .concat8 [ 1 1 1 1], L_0x55a15de2d240, L_0x55a15de2ea10, L_0x55a15de301f0, L_0x55a15de319e0;
LS_0x55a15de31e20_1_0 .concat8 [ 4 4 4 4], LS_0x55a15de31e20_0_0, LS_0x55a15de31e20_0_4, LS_0x55a15de31e20_0_8, LS_0x55a15de31e20_0_12;
LS_0x55a15de31e20_1_4 .concat8 [ 4 4 4 4], LS_0x55a15de31e20_0_16, LS_0x55a15de31e20_0_20, LS_0x55a15de31e20_0_24, LS_0x55a15de31e20_0_28;
L_0x55a15de31e20 .concat8 [ 16 16 0 0], LS_0x55a15de31e20_1_0, LS_0x55a15de31e20_1_4;
L_0x55a15de32060 .part L_0x7f555abed0a8, 31, 1;
L_0x55a15de32830 .part L_0x55a15de719a0, 31, 1;
S_0x55a15d4ee570 .scope module, "fa1" "FULL_ADDER" 3 6, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de06710 .functor OR 1, L_0x55a15de066a0, L_0x55a15de05f20, C4<0>, C4<0>;
v0x55a15d4f3130_0 .net "a", 0 0, L_0x55a15de06810;  1 drivers
v0x55a15d4f31f0_0 .net "b", 0 0, L_0x55a15de069c0;  1 drivers
v0x55a15d4f3340_0 .net "carry", 0 0, L_0x55a15de06710;  alias, 1 drivers
v0x55a15d4f33e0_0 .net "carry0", 0 0, L_0x55a15de05f20;  1 drivers
v0x55a15d4f3480_0 .net "carry1", 0 0, L_0x55a15de066a0;  1 drivers
v0x55a15d4f3570_0 .net "cin", 0 0, L_0x7f555abed0f0;  alias, 1 drivers
v0x55a15d4f36a0_0 .net "sum", 0 0, L_0x55a15de06530;  1 drivers
v0x55a15d4f3740_0 .net "sum0", 0 0, L_0x55a15de05e40;  1 drivers
S_0x55a15d4ee810 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d4ee570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4f0a50_0 .net "a", 0 0, L_0x55a15de06810;  alias, 1 drivers
v0x55a15d4f0af0_0 .net "b", 0 0, L_0x55a15de069c0;  alias, 1 drivers
v0x55a15d4f0bb0_0 .net "carry", 0 0, L_0x55a15de05f20;  alias, 1 drivers
v0x55a15d4f0c50_0 .net "sum", 0 0, L_0x55a15de05e40;  alias, 1 drivers
S_0x55a15d4eeaa0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4ee810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de05eb0 .functor NAND 1, L_0x55a15de06810, L_0x55a15de069c0, C4<1>, C4<1>;
L_0x55a15de05f20 .functor NAND 1, L_0x55a15de05eb0, L_0x55a15de05eb0, C4<1>, C4<1>;
v0x55a15d4eed00_0 .net "in0", 0 0, L_0x55a15de06810;  alias, 1 drivers
v0x55a15d4eede0_0 .net "in1", 0 0, L_0x55a15de069c0;  alias, 1 drivers
v0x55a15d4eeea0_0 .net "out", 0 0, L_0x55a15de05f20;  alias, 1 drivers
v0x55a15d4eef70_0 .net "w0", 0 0, L_0x55a15de05eb0;  1 drivers
S_0x55a15d4ef0b0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4ee810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de05a20 .functor NOT 1, L_0x55a15de069c0, C4<0>, C4<0>, C4<0>;
L_0x55a15de05c10 .functor NOT 1, L_0x55a15de06810, C4<0>, C4<0>, C4<0>;
v0x55a15d4f0560_0 .net "in0", 0 0, L_0x55a15de06810;  alias, 1 drivers
v0x55a15d4f0650_0 .net "in1", 0 0, L_0x55a15de069c0;  alias, 1 drivers
v0x55a15d4f0760_0 .net "out", 0 0, L_0x55a15de05e40;  alias, 1 drivers
v0x55a15d4f0800_0 .net "w0", 0 0, L_0x55a15de05960;  1 drivers
v0x55a15d4f08f0_0 .net "w1", 0 0, L_0x55a15de05b50;  1 drivers
S_0x55a15d4ef2d0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4ef0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de058f0 .functor NAND 1, L_0x55a15de06810, L_0x55a15de05a20, C4<1>, C4<1>;
L_0x55a15de05960 .functor NAND 1, L_0x55a15de058f0, L_0x55a15de058f0, C4<1>, C4<1>;
v0x55a15d4ef530_0 .net "in0", 0 0, L_0x55a15de06810;  alias, 1 drivers
v0x55a15d4ef620_0 .net "in1", 0 0, L_0x55a15de05a20;  1 drivers
v0x55a15d4ef6c0_0 .net "out", 0 0, L_0x55a15de05960;  alias, 1 drivers
v0x55a15d4ef790_0 .net "w0", 0 0, L_0x55a15de058f0;  1 drivers
S_0x55a15d4ef8d0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4ef0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de05ae0 .functor NAND 1, L_0x55a15de05c10, L_0x55a15de069c0, C4<1>, C4<1>;
L_0x55a15de05b50 .functor NAND 1, L_0x55a15de05ae0, L_0x55a15de05ae0, C4<1>, C4<1>;
v0x55a15d4efaf0_0 .net "in0", 0 0, L_0x55a15de05c10;  1 drivers
v0x55a15d4efbd0_0 .net "in1", 0 0, L_0x55a15de069c0;  alias, 1 drivers
v0x55a15d4efcc0_0 .net "out", 0 0, L_0x55a15de05b50;  alias, 1 drivers
v0x55a15d4efd90_0 .net "w0", 0 0, L_0x55a15de05ae0;  1 drivers
S_0x55a15d4efe90 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4ef0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de05cd0 .functor NAND 1, L_0x55a15de05960, L_0x55a15de05960, C4<1>, C4<1>;
L_0x55a15de05d40 .functor NAND 1, L_0x55a15de05b50, L_0x55a15de05b50, C4<1>, C4<1>;
L_0x55a15de05e40 .functor NAND 1, L_0x55a15de05cd0, L_0x55a15de05d40, C4<1>, C4<1>;
v0x55a15d4f00e0_0 .net "in0", 0 0, L_0x55a15de05960;  alias, 1 drivers
v0x55a15d4f01b0_0 .net "in1", 0 0, L_0x55a15de05b50;  alias, 1 drivers
v0x55a15d4f0280_0 .net "out", 0 0, L_0x55a15de05e40;  alias, 1 drivers
v0x55a15d4f0350_0 .net "w0", 0 0, L_0x55a15de05cd0;  1 drivers
v0x55a15d4f03f0_0 .net "w1", 0 0, L_0x55a15de05d40;  1 drivers
S_0x55a15d4f0d60 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d4ee570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4f2e20_0 .net "a", 0 0, L_0x55a15de05e40;  alias, 1 drivers
v0x55a15d4f2ec0_0 .net "b", 0 0, L_0x7f555abed0f0;  alias, 1 drivers
v0x55a15d4f2f80_0 .net "carry", 0 0, L_0x55a15de066a0;  alias, 1 drivers
v0x55a15d4f3020_0 .net "sum", 0 0, L_0x55a15de06530;  alias, 1 drivers
S_0x55a15d4f0fc0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4f0d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de06630 .functor NAND 1, L_0x55a15de05e40, L_0x7f555abed0f0, C4<1>, C4<1>;
L_0x55a15de066a0 .functor NAND 1, L_0x55a15de06630, L_0x55a15de06630, C4<1>, C4<1>;
v0x55a15d4f1200_0 .net "in0", 0 0, L_0x55a15de05e40;  alias, 1 drivers
v0x55a15d4f12c0_0 .net "in1", 0 0, L_0x7f555abed0f0;  alias, 1 drivers
v0x55a15d4f1380_0 .net "out", 0 0, L_0x55a15de066a0;  alias, 1 drivers
v0x55a15d4f1420_0 .net "w0", 0 0, L_0x55a15de06630;  1 drivers
S_0x55a15d4f1560 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4f0d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de06110 .functor NOT 1, L_0x7f555abed0f0, C4<0>, C4<0>, C4<0>;
L_0x55a15de06300 .functor NOT 1, L_0x55a15de05e40, C4<0>, C4<0>, C4<0>;
v0x55a15d4f2980_0 .net "in0", 0 0, L_0x55a15de05e40;  alias, 1 drivers
v0x55a15d4f2a20_0 .net "in1", 0 0, L_0x7f555abed0f0;  alias, 1 drivers
v0x55a15d4f2b30_0 .net "out", 0 0, L_0x55a15de06530;  alias, 1 drivers
v0x55a15d4f2bd0_0 .net "w0", 0 0, L_0x55a15de06050;  1 drivers
v0x55a15d4f2cc0_0 .net "w1", 0 0, L_0x55a15de06240;  1 drivers
S_0x55a15d4f1780 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4f1560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de05fe0 .functor NAND 1, L_0x55a15de05e40, L_0x55a15de06110, C4<1>, C4<1>;
L_0x55a15de06050 .functor NAND 1, L_0x55a15de05fe0, L_0x55a15de05fe0, C4<1>, C4<1>;
v0x55a15d4f19e0_0 .net "in0", 0 0, L_0x55a15de05e40;  alias, 1 drivers
v0x55a15d4f1aa0_0 .net "in1", 0 0, L_0x55a15de06110;  1 drivers
v0x55a15d4f1b60_0 .net "out", 0 0, L_0x55a15de06050;  alias, 1 drivers
v0x55a15d4f1c00_0 .net "w0", 0 0, L_0x55a15de05fe0;  1 drivers
S_0x55a15d4f1d40 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4f1560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de061d0 .functor NAND 1, L_0x55a15de06300, L_0x7f555abed0f0, C4<1>, C4<1>;
L_0x55a15de06240 .functor NAND 1, L_0x55a15de061d0, L_0x55a15de061d0, C4<1>, C4<1>;
v0x55a15d4f1f10_0 .net "in0", 0 0, L_0x55a15de06300;  1 drivers
v0x55a15d4f1ff0_0 .net "in1", 0 0, L_0x7f555abed0f0;  alias, 1 drivers
v0x55a15d4f20e0_0 .net "out", 0 0, L_0x55a15de06240;  alias, 1 drivers
v0x55a15d4f21b0_0 .net "w0", 0 0, L_0x55a15de061d0;  1 drivers
S_0x55a15d4f22b0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4f1560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de063c0 .functor NAND 1, L_0x55a15de06050, L_0x55a15de06050, C4<1>, C4<1>;
L_0x55a15de06430 .functor NAND 1, L_0x55a15de06240, L_0x55a15de06240, C4<1>, C4<1>;
L_0x55a15de06530 .functor NAND 1, L_0x55a15de063c0, L_0x55a15de06430, C4<1>, C4<1>;
v0x55a15d4f2500_0 .net "in0", 0 0, L_0x55a15de06050;  alias, 1 drivers
v0x55a15d4f25d0_0 .net "in1", 0 0, L_0x55a15de06240;  alias, 1 drivers
v0x55a15d4f26a0_0 .net "out", 0 0, L_0x55a15de06530;  alias, 1 drivers
v0x55a15d4f2770_0 .net "w0", 0 0, L_0x55a15de063c0;  1 drivers
v0x55a15d4f2810_0 .net "w1", 0 0, L_0x55a15de06430;  1 drivers
S_0x55a15d4f3860 .scope module, "fa10" "FULL_ADDER" 3 15, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de11d60 .functor OR 1, L_0x55a15de11cd0, L_0x55a15de11440, C4<0>, C4<0>;
v0x55a15d4f8380_0 .net "a", 0 0, L_0x55a15de11f30;  1 drivers
v0x55a15d4f84d0_0 .net "b", 0 0, L_0x55a15de120e0;  1 drivers
v0x55a15d4f8620_0 .net "carry", 0 0, L_0x55a15de11d60;  alias, 1 drivers
v0x55a15d4f86c0_0 .net "carry0", 0 0, L_0x55a15de11440;  1 drivers
v0x55a15d4f8760_0 .net "carry1", 0 0, L_0x55a15de11cd0;  1 drivers
v0x55a15d4f8850_0 .net "cin", 0 0, L_0x55a15de10760;  alias, 1 drivers
v0x55a15d4f8980_0 .net "sum", 0 0, L_0x55a15de11bd0;  1 drivers
v0x55a15d4f8a20_0 .net "sum0", 0 0, L_0x55a15de11230;  1 drivers
S_0x55a15d4f3a80 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d4f3860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4f5c10_0 .net "a", 0 0, L_0x55a15de11f30;  alias, 1 drivers
v0x55a15d4f5cb0_0 .net "b", 0 0, L_0x55a15de120e0;  alias, 1 drivers
v0x55a15d4f5d70_0 .net "carry", 0 0, L_0x55a15de11440;  alias, 1 drivers
v0x55a15d4f5e10_0 .net "sum", 0 0, L_0x55a15de11230;  alias, 1 drivers
S_0x55a15d4f3cc0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4f3a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de113b0 .functor NAND 1, L_0x55a15de11f30, L_0x55a15de120e0, C4<1>, C4<1>;
L_0x55a15de11440 .functor NAND 1, L_0x55a15de113b0, L_0x55a15de113b0, C4<1>, C4<1>;
v0x55a15d4f3f20_0 .net "in0", 0 0, L_0x55a15de11f30;  alias, 1 drivers
v0x55a15d4f4000_0 .net "in1", 0 0, L_0x55a15de120e0;  alias, 1 drivers
v0x55a15d4f40c0_0 .net "out", 0 0, L_0x55a15de11440;  alias, 1 drivers
v0x55a15d4f4160_0 .net "w0", 0 0, L_0x55a15de113b0;  1 drivers
S_0x55a15d4f42a0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4f3a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de10e30 .functor NOT 1, L_0x55a15de120e0, C4<0>, C4<0>, C4<0>;
L_0x55a15de11030 .functor NOT 1, L_0x55a15de11f30, C4<0>, C4<0>, C4<0>;
v0x55a15d4f5720_0 .net "in0", 0 0, L_0x55a15de11f30;  alias, 1 drivers
v0x55a15d4f5810_0 .net "in1", 0 0, L_0x55a15de120e0;  alias, 1 drivers
v0x55a15d4f5920_0 .net "out", 0 0, L_0x55a15de11230;  alias, 1 drivers
v0x55a15d4f59c0_0 .net "w0", 0 0, L_0x55a15de10dc0;  1 drivers
v0x55a15d4f5ab0_0 .net "w1", 0 0, L_0x55a15de10f70;  1 drivers
S_0x55a15d4f44c0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4f42a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de10d30 .functor NAND 1, L_0x55a15de11f30, L_0x55a15de10e30, C4<1>, C4<1>;
L_0x55a15de10dc0 .functor NAND 1, L_0x55a15de10d30, L_0x55a15de10d30, C4<1>, C4<1>;
v0x55a15d4f4720_0 .net "in0", 0 0, L_0x55a15de11f30;  alias, 1 drivers
v0x55a15d4f47e0_0 .net "in1", 0 0, L_0x55a15de10e30;  1 drivers
v0x55a15d4f4880_0 .net "out", 0 0, L_0x55a15de10dc0;  alias, 1 drivers
v0x55a15d4f4950_0 .net "w0", 0 0, L_0x55a15de10d30;  1 drivers
S_0x55a15d4f4a90 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4f42a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de10ee0 .functor NAND 1, L_0x55a15de11030, L_0x55a15de120e0, C4<1>, C4<1>;
L_0x55a15de10f70 .functor NAND 1, L_0x55a15de10ee0, L_0x55a15de10ee0, C4<1>, C4<1>;
v0x55a15d4f4cb0_0 .net "in0", 0 0, L_0x55a15de11030;  1 drivers
v0x55a15d4f4d90_0 .net "in1", 0 0, L_0x55a15de120e0;  alias, 1 drivers
v0x55a15d4f4e80_0 .net "out", 0 0, L_0x55a15de10f70;  alias, 1 drivers
v0x55a15d4f4f50_0 .net "w0", 0 0, L_0x55a15de10ee0;  1 drivers
S_0x55a15d4f5050 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4f42a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de11110 .functor NAND 1, L_0x55a15de10dc0, L_0x55a15de10dc0, C4<1>, C4<1>;
L_0x55a15de111a0 .functor NAND 1, L_0x55a15de10f70, L_0x55a15de10f70, C4<1>, C4<1>;
L_0x55a15de11230 .functor NAND 1, L_0x55a15de11110, L_0x55a15de111a0, C4<1>, C4<1>;
v0x55a15d4f52a0_0 .net "in0", 0 0, L_0x55a15de10dc0;  alias, 1 drivers
v0x55a15d4f5370_0 .net "in1", 0 0, L_0x55a15de10f70;  alias, 1 drivers
v0x55a15d4f5440_0 .net "out", 0 0, L_0x55a15de11230;  alias, 1 drivers
v0x55a15d4f5510_0 .net "w0", 0 0, L_0x55a15de11110;  1 drivers
v0x55a15d4f55b0_0 .net "w1", 0 0, L_0x55a15de111a0;  1 drivers
S_0x55a15d4f5f20 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d4f3860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4f8070_0 .net "a", 0 0, L_0x55a15de11230;  alias, 1 drivers
v0x55a15d4f8110_0 .net "b", 0 0, L_0x55a15de10760;  alias, 1 drivers
v0x55a15d4f81d0_0 .net "carry", 0 0, L_0x55a15de11cd0;  alias, 1 drivers
v0x55a15d4f8270_0 .net "sum", 0 0, L_0x55a15de11bd0;  alias, 1 drivers
S_0x55a15d4f6180 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4f5f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de11c40 .functor NAND 1, L_0x55a15de11230, L_0x55a15de10760, C4<1>, C4<1>;
L_0x55a15de11cd0 .functor NAND 1, L_0x55a15de11c40, L_0x55a15de11c40, C4<1>, C4<1>;
v0x55a15d4f63c0_0 .net "in0", 0 0, L_0x55a15de11230;  alias, 1 drivers
v0x55a15d4f6480_0 .net "in1", 0 0, L_0x55a15de10760;  alias, 1 drivers
v0x55a15d4f6540_0 .net "out", 0 0, L_0x55a15de11cd0;  alias, 1 drivers
v0x55a15d4f65e0_0 .net "w0", 0 0, L_0x55a15de11c40;  1 drivers
S_0x55a15d4f6720 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4f5f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de11670 .functor NOT 1, L_0x55a15de10760, C4<0>, C4<0>, C4<0>;
L_0x55a15de119d0 .functor NOT 1, L_0x55a15de11230, C4<0>, C4<0>, C4<0>;
v0x55a15d4f7bd0_0 .net "in0", 0 0, L_0x55a15de11230;  alias, 1 drivers
v0x55a15d4f7c70_0 .net "in1", 0 0, L_0x55a15de10760;  alias, 1 drivers
v0x55a15d4f7d80_0 .net "out", 0 0, L_0x55a15de11bd0;  alias, 1 drivers
v0x55a15d4f7e20_0 .net "w0", 0 0, L_0x55a15de115b0;  1 drivers
v0x55a15d4f7f10_0 .net "w1", 0 0, L_0x55a15de11910;  1 drivers
S_0x55a15d4f6940 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4f6720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de11520 .functor NAND 1, L_0x55a15de11230, L_0x55a15de11670, C4<1>, C4<1>;
L_0x55a15de115b0 .functor NAND 1, L_0x55a15de11520, L_0x55a15de11520, C4<1>, C4<1>;
v0x55a15d4f6ba0_0 .net "in0", 0 0, L_0x55a15de11230;  alias, 1 drivers
v0x55a15d4f6cf0_0 .net "in1", 0 0, L_0x55a15de11670;  1 drivers
v0x55a15d4f6db0_0 .net "out", 0 0, L_0x55a15de115b0;  alias, 1 drivers
v0x55a15d4f6e50_0 .net "w0", 0 0, L_0x55a15de11520;  1 drivers
S_0x55a15d4f6f90 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4f6720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de11880 .functor NAND 1, L_0x55a15de119d0, L_0x55a15de10760, C4<1>, C4<1>;
L_0x55a15de11910 .functor NAND 1, L_0x55a15de11880, L_0x55a15de11880, C4<1>, C4<1>;
v0x55a15d4f7160_0 .net "in0", 0 0, L_0x55a15de119d0;  1 drivers
v0x55a15d4f7240_0 .net "in1", 0 0, L_0x55a15de10760;  alias, 1 drivers
v0x55a15d4f7330_0 .net "out", 0 0, L_0x55a15de11910;  alias, 1 drivers
v0x55a15d4f7400_0 .net "w0", 0 0, L_0x55a15de11880;  1 drivers
S_0x55a15d4f7500 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4f6720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de11ab0 .functor NAND 1, L_0x55a15de115b0, L_0x55a15de115b0, C4<1>, C4<1>;
L_0x55a15de11b40 .functor NAND 1, L_0x55a15de11910, L_0x55a15de11910, C4<1>, C4<1>;
L_0x55a15de11bd0 .functor NAND 1, L_0x55a15de11ab0, L_0x55a15de11b40, C4<1>, C4<1>;
v0x55a15d4f7750_0 .net "in0", 0 0, L_0x55a15de115b0;  alias, 1 drivers
v0x55a15d4f7820_0 .net "in1", 0 0, L_0x55a15de11910;  alias, 1 drivers
v0x55a15d4f78f0_0 .net "out", 0 0, L_0x55a15de11bd0;  alias, 1 drivers
v0x55a15d4f79c0_0 .net "w0", 0 0, L_0x55a15de11ab0;  1 drivers
v0x55a15d4f7a60_0 .net "w1", 0 0, L_0x55a15de11b40;  1 drivers
S_0x55a15d4f8b40 .scope module, "fa11" "FULL_ADDER" 3 16, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de13400 .functor OR 1, L_0x55a15de13370, L_0x55a15de12a50, C4<0>, C4<0>;
v0x55a15d4fd690_0 .net "a", 0 0, L_0x55a15de10c90;  1 drivers
v0x55a15d4fd7e0_0 .net "b", 0 0, L_0x55a15de136e0;  1 drivers
v0x55a15d4fd930_0 .net "carry", 0 0, L_0x55a15de13400;  alias, 1 drivers
v0x55a15d4fd9d0_0 .net "carry0", 0 0, L_0x55a15de12a50;  1 drivers
v0x55a15d4fda70_0 .net "carry1", 0 0, L_0x55a15de13370;  1 drivers
v0x55a15d4fdb60_0 .net "cin", 0 0, L_0x55a15de11d60;  alias, 1 drivers
v0x55a15d4fdc00_0 .net "sum", 0 0, L_0x55a15de131e0;  1 drivers
v0x55a15d4fdca0_0 .net "sum0", 0 0, L_0x55a15de12840;  1 drivers
S_0x55a15d4f8d40 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d4f8b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4faf00_0 .net "a", 0 0, L_0x55a15de10c90;  alias, 1 drivers
v0x55a15d4fafa0_0 .net "b", 0 0, L_0x55a15de136e0;  alias, 1 drivers
v0x55a15d4fb060_0 .net "carry", 0 0, L_0x55a15de12a50;  alias, 1 drivers
v0x55a15d4fb100_0 .net "sum", 0 0, L_0x55a15de12840;  alias, 1 drivers
S_0x55a15d4f8f80 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4f8d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de129c0 .functor NAND 1, L_0x55a15de10c90, L_0x55a15de136e0, C4<1>, C4<1>;
L_0x55a15de12a50 .functor NAND 1, L_0x55a15de129c0, L_0x55a15de129c0, C4<1>, C4<1>;
v0x55a15d4f91e0_0 .net "in0", 0 0, L_0x55a15de10c90;  alias, 1 drivers
v0x55a15d4f92c0_0 .net "in1", 0 0, L_0x55a15de136e0;  alias, 1 drivers
v0x55a15d4f9380_0 .net "out", 0 0, L_0x55a15de12a50;  alias, 1 drivers
v0x55a15d4f9420_0 .net "w0", 0 0, L_0x55a15de129c0;  1 drivers
S_0x55a15d4f9560 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4f8d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de12440 .functor NOT 1, L_0x55a15de136e0, C4<0>, C4<0>, C4<0>;
L_0x55a15de12640 .functor NOT 1, L_0x55a15de10c90, C4<0>, C4<0>, C4<0>;
v0x55a15d4faa10_0 .net "in0", 0 0, L_0x55a15de10c90;  alias, 1 drivers
v0x55a15d4fab00_0 .net "in1", 0 0, L_0x55a15de136e0;  alias, 1 drivers
v0x55a15d4fac10_0 .net "out", 0 0, L_0x55a15de12840;  alias, 1 drivers
v0x55a15d4facb0_0 .net "w0", 0 0, L_0x55a15de123d0;  1 drivers
v0x55a15d4fada0_0 .net "w1", 0 0, L_0x55a15de12580;  1 drivers
S_0x55a15d4f9780 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4f9560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de12340 .functor NAND 1, L_0x55a15de10c90, L_0x55a15de12440, C4<1>, C4<1>;
L_0x55a15de123d0 .functor NAND 1, L_0x55a15de12340, L_0x55a15de12340, C4<1>, C4<1>;
v0x55a15d4f99e0_0 .net "in0", 0 0, L_0x55a15de10c90;  alias, 1 drivers
v0x55a15d4f9ad0_0 .net "in1", 0 0, L_0x55a15de12440;  1 drivers
v0x55a15d4f9b70_0 .net "out", 0 0, L_0x55a15de123d0;  alias, 1 drivers
v0x55a15d4f9c40_0 .net "w0", 0 0, L_0x55a15de12340;  1 drivers
S_0x55a15d4f9d80 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4f9560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de124f0 .functor NAND 1, L_0x55a15de12640, L_0x55a15de136e0, C4<1>, C4<1>;
L_0x55a15de12580 .functor NAND 1, L_0x55a15de124f0, L_0x55a15de124f0, C4<1>, C4<1>;
v0x55a15d4f9fa0_0 .net "in0", 0 0, L_0x55a15de12640;  1 drivers
v0x55a15d4fa080_0 .net "in1", 0 0, L_0x55a15de136e0;  alias, 1 drivers
v0x55a15d4fa170_0 .net "out", 0 0, L_0x55a15de12580;  alias, 1 drivers
v0x55a15d4fa240_0 .net "w0", 0 0, L_0x55a15de124f0;  1 drivers
S_0x55a15d4fa340 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4f9560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de12720 .functor NAND 1, L_0x55a15de123d0, L_0x55a15de123d0, C4<1>, C4<1>;
L_0x55a15de127b0 .functor NAND 1, L_0x55a15de12580, L_0x55a15de12580, C4<1>, C4<1>;
L_0x55a15de12840 .functor NAND 1, L_0x55a15de12720, L_0x55a15de127b0, C4<1>, C4<1>;
v0x55a15d4fa590_0 .net "in0", 0 0, L_0x55a15de123d0;  alias, 1 drivers
v0x55a15d4fa660_0 .net "in1", 0 0, L_0x55a15de12580;  alias, 1 drivers
v0x55a15d4fa730_0 .net "out", 0 0, L_0x55a15de12840;  alias, 1 drivers
v0x55a15d4fa800_0 .net "w0", 0 0, L_0x55a15de12720;  1 drivers
v0x55a15d4fa8a0_0 .net "w1", 0 0, L_0x55a15de127b0;  1 drivers
S_0x55a15d4fb210 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d4f8b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d4fd340_0 .net "a", 0 0, L_0x55a15de12840;  alias, 1 drivers
v0x55a15d4fd3e0_0 .net "b", 0 0, L_0x55a15de11d60;  alias, 1 drivers
v0x55a15d4fd530_0 .net "carry", 0 0, L_0x55a15de13370;  alias, 1 drivers
v0x55a15d4fd5d0_0 .net "sum", 0 0, L_0x55a15de131e0;  alias, 1 drivers
S_0x55a15d4fb470 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4fb210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de132e0 .functor NAND 1, L_0x55a15de12840, L_0x55a15de11d60, C4<1>, C4<1>;
L_0x55a15de13370 .functor NAND 1, L_0x55a15de132e0, L_0x55a15de132e0, C4<1>, C4<1>;
v0x55a15d4fb6b0_0 .net "in0", 0 0, L_0x55a15de12840;  alias, 1 drivers
v0x55a15d4fb770_0 .net "in1", 0 0, L_0x55a15de11d60;  alias, 1 drivers
v0x55a15d4fb830_0 .net "out", 0 0, L_0x55a15de13370;  alias, 1 drivers
v0x55a15d4fb8d0_0 .net "w0", 0 0, L_0x55a15de132e0;  1 drivers
S_0x55a15d4fb9d0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4fb210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de12c80 .functor NOT 1, L_0x55a15de11d60, C4<0>, C4<0>, C4<0>;
L_0x55a15de12fe0 .functor NOT 1, L_0x55a15de12840, C4<0>, C4<0>, C4<0>;
v0x55a15d4fcec0_0 .net "in0", 0 0, L_0x55a15de12840;  alias, 1 drivers
v0x55a15d4fcf60_0 .net "in1", 0 0, L_0x55a15de11d60;  alias, 1 drivers
v0x55a15d4fd020_0 .net "out", 0 0, L_0x55a15de131e0;  alias, 1 drivers
v0x55a15d4fd0f0_0 .net "w0", 0 0, L_0x55a15de12bc0;  1 drivers
v0x55a15d4fd1e0_0 .net "w1", 0 0, L_0x55a15de12f20;  1 drivers
S_0x55a15d4fbbf0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4fb9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de12b30 .functor NAND 1, L_0x55a15de12840, L_0x55a15de12c80, C4<1>, C4<1>;
L_0x55a15de12bc0 .functor NAND 1, L_0x55a15de12b30, L_0x55a15de12b30, C4<1>, C4<1>;
v0x55a15d4fbe50_0 .net "in0", 0 0, L_0x55a15de12840;  alias, 1 drivers
v0x55a15d4fbfa0_0 .net "in1", 0 0, L_0x55a15de12c80;  1 drivers
v0x55a15d4fc060_0 .net "out", 0 0, L_0x55a15de12bc0;  alias, 1 drivers
v0x55a15d4fc130_0 .net "w0", 0 0, L_0x55a15de12b30;  1 drivers
S_0x55a15d4fc270 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4fb9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de12e90 .functor NAND 1, L_0x55a15de12fe0, L_0x55a15de11d60, C4<1>, C4<1>;
L_0x55a15de12f20 .functor NAND 1, L_0x55a15de12e90, L_0x55a15de12e90, C4<1>, C4<1>;
v0x55a15d4fc440_0 .net "in0", 0 0, L_0x55a15de12fe0;  1 drivers
v0x55a15d4fc520_0 .net "in1", 0 0, L_0x55a15de11d60;  alias, 1 drivers
v0x55a15d4fc630_0 .net "out", 0 0, L_0x55a15de12f20;  alias, 1 drivers
v0x55a15d4fc6d0_0 .net "w0", 0 0, L_0x55a15de12e90;  1 drivers
S_0x55a15d4fc7f0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4fb9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de130c0 .functor NAND 1, L_0x55a15de12bc0, L_0x55a15de12bc0, C4<1>, C4<1>;
L_0x55a15de13150 .functor NAND 1, L_0x55a15de12f20, L_0x55a15de12f20, C4<1>, C4<1>;
L_0x55a15de131e0 .functor NAND 1, L_0x55a15de130c0, L_0x55a15de13150, C4<1>, C4<1>;
v0x55a15d4fca40_0 .net "in0", 0 0, L_0x55a15de12bc0;  alias, 1 drivers
v0x55a15d4fcb10_0 .net "in1", 0 0, L_0x55a15de12f20;  alias, 1 drivers
v0x55a15d4fcbe0_0 .net "out", 0 0, L_0x55a15de131e0;  alias, 1 drivers
v0x55a15d4fccb0_0 .net "w0", 0 0, L_0x55a15de130c0;  1 drivers
v0x55a15d4fcd50_0 .net "w1", 0 0, L_0x55a15de13150;  1 drivers
S_0x55a15d4fddc0 .scope module, "fa12" "FULL_ADDER" 3 17, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de14900 .functor OR 1, L_0x55a15de14870, L_0x55a15de13f50, C4<0>, C4<0>;
v0x55a15d502950_0 .net "a", 0 0, L_0x55a15de14ad0;  1 drivers
v0x55a15d502aa0_0 .net "b", 0 0, L_0x55a15de14c80;  1 drivers
v0x55a15d502bf0_0 .net "carry", 0 0, L_0x55a15de14900;  alias, 1 drivers
v0x55a15d502c90_0 .net "carry0", 0 0, L_0x55a15de13f50;  1 drivers
v0x55a15d502d30_0 .net "carry1", 0 0, L_0x55a15de14870;  1 drivers
v0x55a15d502e20_0 .net "cin", 0 0, L_0x55a15de13400;  alias, 1 drivers
v0x55a15d502ec0_0 .net "sum", 0 0, L_0x55a15de146e0;  1 drivers
v0x55a15d502f60_0 .net "sum0", 0 0, L_0x55a15de13e50;  1 drivers
S_0x55a15d4fe010 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d4fddc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d5001c0_0 .net "a", 0 0, L_0x55a15de14ad0;  alias, 1 drivers
v0x55a15d500260_0 .net "b", 0 0, L_0x55a15de14c80;  alias, 1 drivers
v0x55a15d500320_0 .net "carry", 0 0, L_0x55a15de13f50;  alias, 1 drivers
v0x55a15d5003c0_0 .net "sum", 0 0, L_0x55a15de13e50;  alias, 1 drivers
S_0x55a15d4fe270 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d4fe010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de13ec0 .functor NAND 1, L_0x55a15de14ad0, L_0x55a15de14c80, C4<1>, C4<1>;
L_0x55a15de13f50 .functor NAND 1, L_0x55a15de13ec0, L_0x55a15de13ec0, C4<1>, C4<1>;
v0x55a15d4fe4d0_0 .net "in0", 0 0, L_0x55a15de14ad0;  alias, 1 drivers
v0x55a15d4fe5b0_0 .net "in1", 0 0, L_0x55a15de14c80;  alias, 1 drivers
v0x55a15d4fe670_0 .net "out", 0 0, L_0x55a15de13f50;  alias, 1 drivers
v0x55a15d4fe710_0 .net "w0", 0 0, L_0x55a15de13ec0;  1 drivers
S_0x55a15d4fe850 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d4fe010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de13a50 .functor NOT 1, L_0x55a15de14c80, C4<0>, C4<0>, C4<0>;
L_0x55a15de13c50 .functor NOT 1, L_0x55a15de14ad0, C4<0>, C4<0>, C4<0>;
v0x55a15d4ffcd0_0 .net "in0", 0 0, L_0x55a15de14ad0;  alias, 1 drivers
v0x55a15d4ffdc0_0 .net "in1", 0 0, L_0x55a15de14c80;  alias, 1 drivers
v0x55a15d4ffed0_0 .net "out", 0 0, L_0x55a15de13e50;  alias, 1 drivers
v0x55a15d4fff70_0 .net "w0", 0 0, L_0x55a15de139e0;  1 drivers
v0x55a15d500060_0 .net "w1", 0 0, L_0x55a15de13b90;  1 drivers
S_0x55a15d4fea70 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d4fe850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de13950 .functor NAND 1, L_0x55a15de14ad0, L_0x55a15de13a50, C4<1>, C4<1>;
L_0x55a15de139e0 .functor NAND 1, L_0x55a15de13950, L_0x55a15de13950, C4<1>, C4<1>;
v0x55a15d4fecd0_0 .net "in0", 0 0, L_0x55a15de14ad0;  alias, 1 drivers
v0x55a15d4fed90_0 .net "in1", 0 0, L_0x55a15de13a50;  1 drivers
v0x55a15d4fee30_0 .net "out", 0 0, L_0x55a15de139e0;  alias, 1 drivers
v0x55a15d4fef00_0 .net "w0", 0 0, L_0x55a15de13950;  1 drivers
S_0x55a15d4ff040 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d4fe850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de13b00 .functor NAND 1, L_0x55a15de13c50, L_0x55a15de14c80, C4<1>, C4<1>;
L_0x55a15de13b90 .functor NAND 1, L_0x55a15de13b00, L_0x55a15de13b00, C4<1>, C4<1>;
v0x55a15d4ff260_0 .net "in0", 0 0, L_0x55a15de13c50;  1 drivers
v0x55a15d4ff340_0 .net "in1", 0 0, L_0x55a15de14c80;  alias, 1 drivers
v0x55a15d4ff430_0 .net "out", 0 0, L_0x55a15de13b90;  alias, 1 drivers
v0x55a15d4ff500_0 .net "w0", 0 0, L_0x55a15de13b00;  1 drivers
S_0x55a15d4ff600 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d4fe850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de13d30 .functor NAND 1, L_0x55a15de139e0, L_0x55a15de139e0, C4<1>, C4<1>;
L_0x55a15de13dc0 .functor NAND 1, L_0x55a15de13b90, L_0x55a15de13b90, C4<1>, C4<1>;
L_0x55a15de13e50 .functor NAND 1, L_0x55a15de13d30, L_0x55a15de13dc0, C4<1>, C4<1>;
v0x55a15d4ff850_0 .net "in0", 0 0, L_0x55a15de139e0;  alias, 1 drivers
v0x55a15d4ff920_0 .net "in1", 0 0, L_0x55a15de13b90;  alias, 1 drivers
v0x55a15d4ff9f0_0 .net "out", 0 0, L_0x55a15de13e50;  alias, 1 drivers
v0x55a15d4ffac0_0 .net "w0", 0 0, L_0x55a15de13d30;  1 drivers
v0x55a15d4ffb60_0 .net "w1", 0 0, L_0x55a15de13dc0;  1 drivers
S_0x55a15d5004d0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d4fddc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d502600_0 .net "a", 0 0, L_0x55a15de13e50;  alias, 1 drivers
v0x55a15d5026a0_0 .net "b", 0 0, L_0x55a15de13400;  alias, 1 drivers
v0x55a15d5027f0_0 .net "carry", 0 0, L_0x55a15de14870;  alias, 1 drivers
v0x55a15d502890_0 .net "sum", 0 0, L_0x55a15de146e0;  alias, 1 drivers
S_0x55a15d500730 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d5004d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de147e0 .functor NAND 1, L_0x55a15de13e50, L_0x55a15de13400, C4<1>, C4<1>;
L_0x55a15de14870 .functor NAND 1, L_0x55a15de147e0, L_0x55a15de147e0, C4<1>, C4<1>;
v0x55a15d500970_0 .net "in0", 0 0, L_0x55a15de13e50;  alias, 1 drivers
v0x55a15d500a30_0 .net "in1", 0 0, L_0x55a15de13400;  alias, 1 drivers
v0x55a15d500af0_0 .net "out", 0 0, L_0x55a15de14870;  alias, 1 drivers
v0x55a15d500b90_0 .net "w0", 0 0, L_0x55a15de147e0;  1 drivers
S_0x55a15d500c90 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d5004d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de14180 .functor NOT 1, L_0x55a15de13400, C4<0>, C4<0>, C4<0>;
L_0x55a15de144e0 .functor NOT 1, L_0x55a15de13e50, C4<0>, C4<0>, C4<0>;
v0x55a15d502180_0 .net "in0", 0 0, L_0x55a15de13e50;  alias, 1 drivers
v0x55a15d502220_0 .net "in1", 0 0, L_0x55a15de13400;  alias, 1 drivers
v0x55a15d5022e0_0 .net "out", 0 0, L_0x55a15de146e0;  alias, 1 drivers
v0x55a15d5023b0_0 .net "w0", 0 0, L_0x55a15de140c0;  1 drivers
v0x55a15d5024a0_0 .net "w1", 0 0, L_0x55a15de14420;  1 drivers
S_0x55a15d500eb0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d500c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de14030 .functor NAND 1, L_0x55a15de13e50, L_0x55a15de14180, C4<1>, C4<1>;
L_0x55a15de140c0 .functor NAND 1, L_0x55a15de14030, L_0x55a15de14030, C4<1>, C4<1>;
v0x55a15d501110_0 .net "in0", 0 0, L_0x55a15de13e50;  alias, 1 drivers
v0x55a15d501260_0 .net "in1", 0 0, L_0x55a15de14180;  1 drivers
v0x55a15d501320_0 .net "out", 0 0, L_0x55a15de140c0;  alias, 1 drivers
v0x55a15d5013f0_0 .net "w0", 0 0, L_0x55a15de14030;  1 drivers
S_0x55a15d501530 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d500c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de14390 .functor NAND 1, L_0x55a15de144e0, L_0x55a15de13400, C4<1>, C4<1>;
L_0x55a15de14420 .functor NAND 1, L_0x55a15de14390, L_0x55a15de14390, C4<1>, C4<1>;
v0x55a15d501700_0 .net "in0", 0 0, L_0x55a15de144e0;  1 drivers
v0x55a15d5017e0_0 .net "in1", 0 0, L_0x55a15de13400;  alias, 1 drivers
v0x55a15d5018f0_0 .net "out", 0 0, L_0x55a15de14420;  alias, 1 drivers
v0x55a15d501990_0 .net "w0", 0 0, L_0x55a15de14390;  1 drivers
S_0x55a15d501ab0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d500c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de145c0 .functor NAND 1, L_0x55a15de140c0, L_0x55a15de140c0, C4<1>, C4<1>;
L_0x55a15de14650 .functor NAND 1, L_0x55a15de14420, L_0x55a15de14420, C4<1>, C4<1>;
L_0x55a15de146e0 .functor NAND 1, L_0x55a15de145c0, L_0x55a15de14650, C4<1>, C4<1>;
v0x55a15d501d00_0 .net "in0", 0 0, L_0x55a15de140c0;  alias, 1 drivers
v0x55a15d501dd0_0 .net "in1", 0 0, L_0x55a15de14420;  alias, 1 drivers
v0x55a15d501ea0_0 .net "out", 0 0, L_0x55a15de146e0;  alias, 1 drivers
v0x55a15d501f70_0 .net "w0", 0 0, L_0x55a15de145c0;  1 drivers
v0x55a15d502010_0 .net "w1", 0 0, L_0x55a15de14650;  1 drivers
S_0x55a15d503080 .scope module, "fa13" "FULL_ADDER" 3 18, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de15fc0 .functor OR 1, L_0x55a15de15f30, L_0x55a15de15610, C4<0>, C4<0>;
v0x55a15d507c30_0 .net "a", 0 0, L_0x55a15de16190;  1 drivers
v0x55a15d507d80_0 .net "b", 0 0, L_0x55a15de16340;  1 drivers
v0x55a15d507ed0_0 .net "carry", 0 0, L_0x55a15de15fc0;  alias, 1 drivers
v0x55a15d507f70_0 .net "carry0", 0 0, L_0x55a15de15610;  1 drivers
v0x55a15d508010_0 .net "carry1", 0 0, L_0x55a15de15f30;  1 drivers
v0x55a15d508100_0 .net "cin", 0 0, L_0x55a15de14900;  alias, 1 drivers
v0x55a15d5081a0_0 .net "sum", 0 0, L_0x55a15de15da0;  1 drivers
v0x55a15d508240_0 .net "sum0", 0 0, L_0x55a15de15400;  1 drivers
S_0x55a15d503320 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d503080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d5054a0_0 .net "a", 0 0, L_0x55a15de16190;  alias, 1 drivers
v0x55a15d505540_0 .net "b", 0 0, L_0x55a15de16340;  alias, 1 drivers
v0x55a15d505600_0 .net "carry", 0 0, L_0x55a15de15610;  alias, 1 drivers
v0x55a15d5056a0_0 .net "sum", 0 0, L_0x55a15de15400;  alias, 1 drivers
S_0x55a15d503580 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d503320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de15580 .functor NAND 1, L_0x55a15de16190, L_0x55a15de16340, C4<1>, C4<1>;
L_0x55a15de15610 .functor NAND 1, L_0x55a15de15580, L_0x55a15de15580, C4<1>, C4<1>;
v0x55a15d5037e0_0 .net "in0", 0 0, L_0x55a15de16190;  alias, 1 drivers
v0x55a15d5038c0_0 .net "in1", 0 0, L_0x55a15de16340;  alias, 1 drivers
v0x55a15d503980_0 .net "out", 0 0, L_0x55a15de15610;  alias, 1 drivers
v0x55a15d503a20_0 .net "w0", 0 0, L_0x55a15de15580;  1 drivers
S_0x55a15d503b60 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d503320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de15000 .functor NOT 1, L_0x55a15de16340, C4<0>, C4<0>, C4<0>;
L_0x55a15de15200 .functor NOT 1, L_0x55a15de16190, C4<0>, C4<0>, C4<0>;
v0x55a15d504fb0_0 .net "in0", 0 0, L_0x55a15de16190;  alias, 1 drivers
v0x55a15d5050a0_0 .net "in1", 0 0, L_0x55a15de16340;  alias, 1 drivers
v0x55a15d5051b0_0 .net "out", 0 0, L_0x55a15de15400;  alias, 1 drivers
v0x55a15d505250_0 .net "w0", 0 0, L_0x55a15de14f90;  1 drivers
v0x55a15d505340_0 .net "w1", 0 0, L_0x55a15de15140;  1 drivers
S_0x55a15d503d80 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d503b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de14f00 .functor NAND 1, L_0x55a15de16190, L_0x55a15de15000, C4<1>, C4<1>;
L_0x55a15de14f90 .functor NAND 1, L_0x55a15de14f00, L_0x55a15de14f00, C4<1>, C4<1>;
v0x55a15d503fe0_0 .net "in0", 0 0, L_0x55a15de16190;  alias, 1 drivers
v0x55a15d5040a0_0 .net "in1", 0 0, L_0x55a15de15000;  1 drivers
v0x55a15d504140_0 .net "out", 0 0, L_0x55a15de14f90;  alias, 1 drivers
v0x55a15d5041e0_0 .net "w0", 0 0, L_0x55a15de14f00;  1 drivers
S_0x55a15d504320 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d503b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de150b0 .functor NAND 1, L_0x55a15de15200, L_0x55a15de16340, C4<1>, C4<1>;
L_0x55a15de15140 .functor NAND 1, L_0x55a15de150b0, L_0x55a15de150b0, C4<1>, C4<1>;
v0x55a15d504540_0 .net "in0", 0 0, L_0x55a15de15200;  1 drivers
v0x55a15d504620_0 .net "in1", 0 0, L_0x55a15de16340;  alias, 1 drivers
v0x55a15d504710_0 .net "out", 0 0, L_0x55a15de15140;  alias, 1 drivers
v0x55a15d5047e0_0 .net "w0", 0 0, L_0x55a15de150b0;  1 drivers
S_0x55a15d5048e0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d503b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de152e0 .functor NAND 1, L_0x55a15de14f90, L_0x55a15de14f90, C4<1>, C4<1>;
L_0x55a15de15370 .functor NAND 1, L_0x55a15de15140, L_0x55a15de15140, C4<1>, C4<1>;
L_0x55a15de15400 .functor NAND 1, L_0x55a15de152e0, L_0x55a15de15370, C4<1>, C4<1>;
v0x55a15d504b30_0 .net "in0", 0 0, L_0x55a15de14f90;  alias, 1 drivers
v0x55a15d504c00_0 .net "in1", 0 0, L_0x55a15de15140;  alias, 1 drivers
v0x55a15d504cd0_0 .net "out", 0 0, L_0x55a15de15400;  alias, 1 drivers
v0x55a15d504da0_0 .net "w0", 0 0, L_0x55a15de152e0;  1 drivers
v0x55a15d504e40_0 .net "w1", 0 0, L_0x55a15de15370;  1 drivers
S_0x55a15d5057b0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d503080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d5078e0_0 .net "a", 0 0, L_0x55a15de15400;  alias, 1 drivers
v0x55a15d507980_0 .net "b", 0 0, L_0x55a15de14900;  alias, 1 drivers
v0x55a15d507ad0_0 .net "carry", 0 0, L_0x55a15de15f30;  alias, 1 drivers
v0x55a15d507b70_0 .net "sum", 0 0, L_0x55a15de15da0;  alias, 1 drivers
S_0x55a15d505a10 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d5057b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de15ea0 .functor NAND 1, L_0x55a15de15400, L_0x55a15de14900, C4<1>, C4<1>;
L_0x55a15de15f30 .functor NAND 1, L_0x55a15de15ea0, L_0x55a15de15ea0, C4<1>, C4<1>;
v0x55a15d505c50_0 .net "in0", 0 0, L_0x55a15de15400;  alias, 1 drivers
v0x55a15d505d10_0 .net "in1", 0 0, L_0x55a15de14900;  alias, 1 drivers
v0x55a15d505dd0_0 .net "out", 0 0, L_0x55a15de15f30;  alias, 1 drivers
v0x55a15d505e70_0 .net "w0", 0 0, L_0x55a15de15ea0;  1 drivers
S_0x55a15d505f70 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d5057b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de15840 .functor NOT 1, L_0x55a15de14900, C4<0>, C4<0>, C4<0>;
L_0x55a15de15ba0 .functor NOT 1, L_0x55a15de15400, C4<0>, C4<0>, C4<0>;
v0x55a15d507460_0 .net "in0", 0 0, L_0x55a15de15400;  alias, 1 drivers
v0x55a15d507500_0 .net "in1", 0 0, L_0x55a15de14900;  alias, 1 drivers
v0x55a15d5075c0_0 .net "out", 0 0, L_0x55a15de15da0;  alias, 1 drivers
v0x55a15d507690_0 .net "w0", 0 0, L_0x55a15de15780;  1 drivers
v0x55a15d507780_0 .net "w1", 0 0, L_0x55a15de15ae0;  1 drivers
S_0x55a15d506190 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d505f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de156f0 .functor NAND 1, L_0x55a15de15400, L_0x55a15de15840, C4<1>, C4<1>;
L_0x55a15de15780 .functor NAND 1, L_0x55a15de156f0, L_0x55a15de156f0, C4<1>, C4<1>;
v0x55a15d5063f0_0 .net "in0", 0 0, L_0x55a15de15400;  alias, 1 drivers
v0x55a15d506540_0 .net "in1", 0 0, L_0x55a15de15840;  1 drivers
v0x55a15d506600_0 .net "out", 0 0, L_0x55a15de15780;  alias, 1 drivers
v0x55a15d5066d0_0 .net "w0", 0 0, L_0x55a15de156f0;  1 drivers
S_0x55a15d506810 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d505f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de15a50 .functor NAND 1, L_0x55a15de15ba0, L_0x55a15de14900, C4<1>, C4<1>;
L_0x55a15de15ae0 .functor NAND 1, L_0x55a15de15a50, L_0x55a15de15a50, C4<1>, C4<1>;
v0x55a15d5069e0_0 .net "in0", 0 0, L_0x55a15de15ba0;  1 drivers
v0x55a15d506ac0_0 .net "in1", 0 0, L_0x55a15de14900;  alias, 1 drivers
v0x55a15d506bd0_0 .net "out", 0 0, L_0x55a15de15ae0;  alias, 1 drivers
v0x55a15d506c70_0 .net "w0", 0 0, L_0x55a15de15a50;  1 drivers
S_0x55a15d506d90 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d505f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de15c80 .functor NAND 1, L_0x55a15de15780, L_0x55a15de15780, C4<1>, C4<1>;
L_0x55a15de15d10 .functor NAND 1, L_0x55a15de15ae0, L_0x55a15de15ae0, C4<1>, C4<1>;
L_0x55a15de15da0 .functor NAND 1, L_0x55a15de15c80, L_0x55a15de15d10, C4<1>, C4<1>;
v0x55a15d506fe0_0 .net "in0", 0 0, L_0x55a15de15780;  alias, 1 drivers
v0x55a15d5070b0_0 .net "in1", 0 0, L_0x55a15de15ae0;  alias, 1 drivers
v0x55a15d507180_0 .net "out", 0 0, L_0x55a15de15da0;  alias, 1 drivers
v0x55a15d507250_0 .net "w0", 0 0, L_0x55a15de15c80;  1 drivers
v0x55a15d5072f0_0 .net "w1", 0 0, L_0x55a15de15d10;  1 drivers
S_0x55a15d508360 .scope module, "fa14" "FULL_ADDER" 3 19, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de17690 .functor OR 1, L_0x55a15de17600, L_0x55a15de16ce0, C4<0>, C4<0>;
v0x55a15d50cef0_0 .net "a", 0 0, L_0x55a15de17860;  1 drivers
v0x55a15d50d040_0 .net "b", 0 0, L_0x55a15de17a10;  1 drivers
v0x55a15d50d190_0 .net "carry", 0 0, L_0x55a15de17690;  alias, 1 drivers
v0x55a15d50d230_0 .net "carry0", 0 0, L_0x55a15de16ce0;  1 drivers
v0x55a15d50d2d0_0 .net "carry1", 0 0, L_0x55a15de17600;  1 drivers
v0x55a15d50d3c0_0 .net "cin", 0 0, L_0x55a15de15fc0;  alias, 1 drivers
v0x55a15d50d460_0 .net "sum", 0 0, L_0x55a15de17470;  1 drivers
v0x55a15d50d500_0 .net "sum0", 0 0, L_0x55a15de16ad0;  1 drivers
S_0x55a15d5085b0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d508360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d50a760_0 .net "a", 0 0, L_0x55a15de17860;  alias, 1 drivers
v0x55a15d50a800_0 .net "b", 0 0, L_0x55a15de17a10;  alias, 1 drivers
v0x55a15d50a8c0_0 .net "carry", 0 0, L_0x55a15de16ce0;  alias, 1 drivers
v0x55a15d50a960_0 .net "sum", 0 0, L_0x55a15de16ad0;  alias, 1 drivers
S_0x55a15d508810 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d5085b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de16c50 .functor NAND 1, L_0x55a15de17860, L_0x55a15de17a10, C4<1>, C4<1>;
L_0x55a15de16ce0 .functor NAND 1, L_0x55a15de16c50, L_0x55a15de16c50, C4<1>, C4<1>;
v0x55a15d508a70_0 .net "in0", 0 0, L_0x55a15de17860;  alias, 1 drivers
v0x55a15d508b50_0 .net "in1", 0 0, L_0x55a15de17a10;  alias, 1 drivers
v0x55a15d508c10_0 .net "out", 0 0, L_0x55a15de16ce0;  alias, 1 drivers
v0x55a15d508cb0_0 .net "w0", 0 0, L_0x55a15de16c50;  1 drivers
S_0x55a15d508df0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d5085b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de166d0 .functor NOT 1, L_0x55a15de17a10, C4<0>, C4<0>, C4<0>;
L_0x55a15de168d0 .functor NOT 1, L_0x55a15de17860, C4<0>, C4<0>, C4<0>;
v0x55a15d50a270_0 .net "in0", 0 0, L_0x55a15de17860;  alias, 1 drivers
v0x55a15d50a360_0 .net "in1", 0 0, L_0x55a15de17a10;  alias, 1 drivers
v0x55a15d50a470_0 .net "out", 0 0, L_0x55a15de16ad0;  alias, 1 drivers
v0x55a15d50a510_0 .net "w0", 0 0, L_0x55a15de16660;  1 drivers
v0x55a15d50a600_0 .net "w1", 0 0, L_0x55a15de16810;  1 drivers
S_0x55a15d509010 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d508df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de165d0 .functor NAND 1, L_0x55a15de17860, L_0x55a15de166d0, C4<1>, C4<1>;
L_0x55a15de16660 .functor NAND 1, L_0x55a15de165d0, L_0x55a15de165d0, C4<1>, C4<1>;
v0x55a15d509270_0 .net "in0", 0 0, L_0x55a15de17860;  alias, 1 drivers
v0x55a15d509330_0 .net "in1", 0 0, L_0x55a15de166d0;  1 drivers
v0x55a15d5093d0_0 .net "out", 0 0, L_0x55a15de16660;  alias, 1 drivers
v0x55a15d5094a0_0 .net "w0", 0 0, L_0x55a15de165d0;  1 drivers
S_0x55a15d5095e0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d508df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de16780 .functor NAND 1, L_0x55a15de168d0, L_0x55a15de17a10, C4<1>, C4<1>;
L_0x55a15de16810 .functor NAND 1, L_0x55a15de16780, L_0x55a15de16780, C4<1>, C4<1>;
v0x55a15d509800_0 .net "in0", 0 0, L_0x55a15de168d0;  1 drivers
v0x55a15d5098e0_0 .net "in1", 0 0, L_0x55a15de17a10;  alias, 1 drivers
v0x55a15d5099d0_0 .net "out", 0 0, L_0x55a15de16810;  alias, 1 drivers
v0x55a15d509aa0_0 .net "w0", 0 0, L_0x55a15de16780;  1 drivers
S_0x55a15d509ba0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d508df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de169b0 .functor NAND 1, L_0x55a15de16660, L_0x55a15de16660, C4<1>, C4<1>;
L_0x55a15de16a40 .functor NAND 1, L_0x55a15de16810, L_0x55a15de16810, C4<1>, C4<1>;
L_0x55a15de16ad0 .functor NAND 1, L_0x55a15de169b0, L_0x55a15de16a40, C4<1>, C4<1>;
v0x55a15d509df0_0 .net "in0", 0 0, L_0x55a15de16660;  alias, 1 drivers
v0x55a15d509ec0_0 .net "in1", 0 0, L_0x55a15de16810;  alias, 1 drivers
v0x55a15d509f90_0 .net "out", 0 0, L_0x55a15de16ad0;  alias, 1 drivers
v0x55a15d50a060_0 .net "w0", 0 0, L_0x55a15de169b0;  1 drivers
v0x55a15d50a100_0 .net "w1", 0 0, L_0x55a15de16a40;  1 drivers
S_0x55a15d50aa70 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d508360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d50cba0_0 .net "a", 0 0, L_0x55a15de16ad0;  alias, 1 drivers
v0x55a15d50cc40_0 .net "b", 0 0, L_0x55a15de15fc0;  alias, 1 drivers
v0x55a15d50cd90_0 .net "carry", 0 0, L_0x55a15de17600;  alias, 1 drivers
v0x55a15d50ce30_0 .net "sum", 0 0, L_0x55a15de17470;  alias, 1 drivers
S_0x55a15d50acd0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d50aa70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de17570 .functor NAND 1, L_0x55a15de16ad0, L_0x55a15de15fc0, C4<1>, C4<1>;
L_0x55a15de17600 .functor NAND 1, L_0x55a15de17570, L_0x55a15de17570, C4<1>, C4<1>;
v0x55a15d50af10_0 .net "in0", 0 0, L_0x55a15de16ad0;  alias, 1 drivers
v0x55a15d50afd0_0 .net "in1", 0 0, L_0x55a15de15fc0;  alias, 1 drivers
v0x55a15d50b090_0 .net "out", 0 0, L_0x55a15de17600;  alias, 1 drivers
v0x55a15d50b130_0 .net "w0", 0 0, L_0x55a15de17570;  1 drivers
S_0x55a15d50b230 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d50aa70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de16f10 .functor NOT 1, L_0x55a15de15fc0, C4<0>, C4<0>, C4<0>;
L_0x55a15de17270 .functor NOT 1, L_0x55a15de16ad0, C4<0>, C4<0>, C4<0>;
v0x55a15d50c720_0 .net "in0", 0 0, L_0x55a15de16ad0;  alias, 1 drivers
v0x55a15d50c7c0_0 .net "in1", 0 0, L_0x55a15de15fc0;  alias, 1 drivers
v0x55a15d50c880_0 .net "out", 0 0, L_0x55a15de17470;  alias, 1 drivers
v0x55a15d50c950_0 .net "w0", 0 0, L_0x55a15de16e50;  1 drivers
v0x55a15d50ca40_0 .net "w1", 0 0, L_0x55a15de171b0;  1 drivers
S_0x55a15d50b450 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d50b230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de16dc0 .functor NAND 1, L_0x55a15de16ad0, L_0x55a15de16f10, C4<1>, C4<1>;
L_0x55a15de16e50 .functor NAND 1, L_0x55a15de16dc0, L_0x55a15de16dc0, C4<1>, C4<1>;
v0x55a15d50b6b0_0 .net "in0", 0 0, L_0x55a15de16ad0;  alias, 1 drivers
v0x55a15d50b800_0 .net "in1", 0 0, L_0x55a15de16f10;  1 drivers
v0x55a15d50b8c0_0 .net "out", 0 0, L_0x55a15de16e50;  alias, 1 drivers
v0x55a15d50b990_0 .net "w0", 0 0, L_0x55a15de16dc0;  1 drivers
S_0x55a15d50bad0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d50b230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de17120 .functor NAND 1, L_0x55a15de17270, L_0x55a15de15fc0, C4<1>, C4<1>;
L_0x55a15de171b0 .functor NAND 1, L_0x55a15de17120, L_0x55a15de17120, C4<1>, C4<1>;
v0x55a15d50bca0_0 .net "in0", 0 0, L_0x55a15de17270;  1 drivers
v0x55a15d50bd80_0 .net "in1", 0 0, L_0x55a15de15fc0;  alias, 1 drivers
v0x55a15d50be90_0 .net "out", 0 0, L_0x55a15de171b0;  alias, 1 drivers
v0x55a15d50bf30_0 .net "w0", 0 0, L_0x55a15de17120;  1 drivers
S_0x55a15d50c050 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d50b230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de17350 .functor NAND 1, L_0x55a15de16e50, L_0x55a15de16e50, C4<1>, C4<1>;
L_0x55a15de173e0 .functor NAND 1, L_0x55a15de171b0, L_0x55a15de171b0, C4<1>, C4<1>;
L_0x55a15de17470 .functor NAND 1, L_0x55a15de17350, L_0x55a15de173e0, C4<1>, C4<1>;
v0x55a15d50c2a0_0 .net "in0", 0 0, L_0x55a15de16e50;  alias, 1 drivers
v0x55a15d50c370_0 .net "in1", 0 0, L_0x55a15de171b0;  alias, 1 drivers
v0x55a15d50c440_0 .net "out", 0 0, L_0x55a15de17470;  alias, 1 drivers
v0x55a15d50c510_0 .net "w0", 0 0, L_0x55a15de17350;  1 drivers
v0x55a15d50c5b0_0 .net "w1", 0 0, L_0x55a15de173e0;  1 drivers
S_0x55a15d50d620 .scope module, "fa15" "FULL_ADDER" 3 20, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de18d70 .functor OR 1, L_0x55a15de18ce0, L_0x55a15de183c0, C4<0>, C4<0>;
v0x55a15d5121b0_0 .net "a", 0 0, L_0x55a15de18f40;  1 drivers
v0x55a15d512300_0 .net "b", 0 0, L_0x55a15de190f0;  1 drivers
v0x55a15d512450_0 .net "carry", 0 0, L_0x55a15de18d70;  alias, 1 drivers
v0x55a15d5124f0_0 .net "carry0", 0 0, L_0x55a15de183c0;  1 drivers
v0x55a15d512590_0 .net "carry1", 0 0, L_0x55a15de18ce0;  1 drivers
v0x55a15d512680_0 .net "cin", 0 0, L_0x55a15de17690;  alias, 1 drivers
v0x55a15d512720_0 .net "sum", 0 0, L_0x55a15de18b50;  1 drivers
v0x55a15d5127c0_0 .net "sum0", 0 0, L_0x55a15de181b0;  1 drivers
S_0x55a15d50d870 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d50d620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d50fa20_0 .net "a", 0 0, L_0x55a15de18f40;  alias, 1 drivers
v0x55a15d50fac0_0 .net "b", 0 0, L_0x55a15de190f0;  alias, 1 drivers
v0x55a15d50fb80_0 .net "carry", 0 0, L_0x55a15de183c0;  alias, 1 drivers
v0x55a15d50fc20_0 .net "sum", 0 0, L_0x55a15de181b0;  alias, 1 drivers
S_0x55a15d50dad0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d50d870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de18330 .functor NAND 1, L_0x55a15de18f40, L_0x55a15de190f0, C4<1>, C4<1>;
L_0x55a15de183c0 .functor NAND 1, L_0x55a15de18330, L_0x55a15de18330, C4<1>, C4<1>;
v0x55a15d50dd30_0 .net "in0", 0 0, L_0x55a15de18f40;  alias, 1 drivers
v0x55a15d50de10_0 .net "in1", 0 0, L_0x55a15de190f0;  alias, 1 drivers
v0x55a15d50ded0_0 .net "out", 0 0, L_0x55a15de183c0;  alias, 1 drivers
v0x55a15d50df70_0 .net "w0", 0 0, L_0x55a15de18330;  1 drivers
S_0x55a15d50e0b0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d50d870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de17db0 .functor NOT 1, L_0x55a15de190f0, C4<0>, C4<0>, C4<0>;
L_0x55a15de17fb0 .functor NOT 1, L_0x55a15de18f40, C4<0>, C4<0>, C4<0>;
v0x55a15d50f530_0 .net "in0", 0 0, L_0x55a15de18f40;  alias, 1 drivers
v0x55a15d50f620_0 .net "in1", 0 0, L_0x55a15de190f0;  alias, 1 drivers
v0x55a15d50f730_0 .net "out", 0 0, L_0x55a15de181b0;  alias, 1 drivers
v0x55a15d50f7d0_0 .net "w0", 0 0, L_0x55a15de17d40;  1 drivers
v0x55a15d50f8c0_0 .net "w1", 0 0, L_0x55a15de17ef0;  1 drivers
S_0x55a15d50e2d0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d50e0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de17cb0 .functor NAND 1, L_0x55a15de18f40, L_0x55a15de17db0, C4<1>, C4<1>;
L_0x55a15de17d40 .functor NAND 1, L_0x55a15de17cb0, L_0x55a15de17cb0, C4<1>, C4<1>;
v0x55a15d50e530_0 .net "in0", 0 0, L_0x55a15de18f40;  alias, 1 drivers
v0x55a15d50e5f0_0 .net "in1", 0 0, L_0x55a15de17db0;  1 drivers
v0x55a15d50e690_0 .net "out", 0 0, L_0x55a15de17d40;  alias, 1 drivers
v0x55a15d50e760_0 .net "w0", 0 0, L_0x55a15de17cb0;  1 drivers
S_0x55a15d50e8a0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d50e0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de17e60 .functor NAND 1, L_0x55a15de17fb0, L_0x55a15de190f0, C4<1>, C4<1>;
L_0x55a15de17ef0 .functor NAND 1, L_0x55a15de17e60, L_0x55a15de17e60, C4<1>, C4<1>;
v0x55a15d50eac0_0 .net "in0", 0 0, L_0x55a15de17fb0;  1 drivers
v0x55a15d50eba0_0 .net "in1", 0 0, L_0x55a15de190f0;  alias, 1 drivers
v0x55a15d50ec90_0 .net "out", 0 0, L_0x55a15de17ef0;  alias, 1 drivers
v0x55a15d50ed60_0 .net "w0", 0 0, L_0x55a15de17e60;  1 drivers
S_0x55a15d50ee60 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d50e0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de18090 .functor NAND 1, L_0x55a15de17d40, L_0x55a15de17d40, C4<1>, C4<1>;
L_0x55a15de18120 .functor NAND 1, L_0x55a15de17ef0, L_0x55a15de17ef0, C4<1>, C4<1>;
L_0x55a15de181b0 .functor NAND 1, L_0x55a15de18090, L_0x55a15de18120, C4<1>, C4<1>;
v0x55a15d50f0b0_0 .net "in0", 0 0, L_0x55a15de17d40;  alias, 1 drivers
v0x55a15d50f180_0 .net "in1", 0 0, L_0x55a15de17ef0;  alias, 1 drivers
v0x55a15d50f250_0 .net "out", 0 0, L_0x55a15de181b0;  alias, 1 drivers
v0x55a15d50f320_0 .net "w0", 0 0, L_0x55a15de18090;  1 drivers
v0x55a15d50f3c0_0 .net "w1", 0 0, L_0x55a15de18120;  1 drivers
S_0x55a15d50fd30 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d50d620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d511e60_0 .net "a", 0 0, L_0x55a15de181b0;  alias, 1 drivers
v0x55a15d511f00_0 .net "b", 0 0, L_0x55a15de17690;  alias, 1 drivers
v0x55a15d512050_0 .net "carry", 0 0, L_0x55a15de18ce0;  alias, 1 drivers
v0x55a15d5120f0_0 .net "sum", 0 0, L_0x55a15de18b50;  alias, 1 drivers
S_0x55a15d50ff90 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d50fd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de18c50 .functor NAND 1, L_0x55a15de181b0, L_0x55a15de17690, C4<1>, C4<1>;
L_0x55a15de18ce0 .functor NAND 1, L_0x55a15de18c50, L_0x55a15de18c50, C4<1>, C4<1>;
v0x55a15d5101d0_0 .net "in0", 0 0, L_0x55a15de181b0;  alias, 1 drivers
v0x55a15d510290_0 .net "in1", 0 0, L_0x55a15de17690;  alias, 1 drivers
v0x55a15d510350_0 .net "out", 0 0, L_0x55a15de18ce0;  alias, 1 drivers
v0x55a15d5103f0_0 .net "w0", 0 0, L_0x55a15de18c50;  1 drivers
S_0x55a15d5104f0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d50fd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de185f0 .functor NOT 1, L_0x55a15de17690, C4<0>, C4<0>, C4<0>;
L_0x55a15de18950 .functor NOT 1, L_0x55a15de181b0, C4<0>, C4<0>, C4<0>;
v0x55a15d5119e0_0 .net "in0", 0 0, L_0x55a15de181b0;  alias, 1 drivers
v0x55a15d511a80_0 .net "in1", 0 0, L_0x55a15de17690;  alias, 1 drivers
v0x55a15d511b40_0 .net "out", 0 0, L_0x55a15de18b50;  alias, 1 drivers
v0x55a15d511c10_0 .net "w0", 0 0, L_0x55a15de18530;  1 drivers
v0x55a15d511d00_0 .net "w1", 0 0, L_0x55a15de18890;  1 drivers
S_0x55a15d510710 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d5104f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de184a0 .functor NAND 1, L_0x55a15de181b0, L_0x55a15de185f0, C4<1>, C4<1>;
L_0x55a15de18530 .functor NAND 1, L_0x55a15de184a0, L_0x55a15de184a0, C4<1>, C4<1>;
v0x55a15d510970_0 .net "in0", 0 0, L_0x55a15de181b0;  alias, 1 drivers
v0x55a15d510ac0_0 .net "in1", 0 0, L_0x55a15de185f0;  1 drivers
v0x55a15d510b80_0 .net "out", 0 0, L_0x55a15de18530;  alias, 1 drivers
v0x55a15d510c50_0 .net "w0", 0 0, L_0x55a15de184a0;  1 drivers
S_0x55a15d510d90 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d5104f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de18800 .functor NAND 1, L_0x55a15de18950, L_0x55a15de17690, C4<1>, C4<1>;
L_0x55a15de18890 .functor NAND 1, L_0x55a15de18800, L_0x55a15de18800, C4<1>, C4<1>;
v0x55a15d510f60_0 .net "in0", 0 0, L_0x55a15de18950;  1 drivers
v0x55a15d511040_0 .net "in1", 0 0, L_0x55a15de17690;  alias, 1 drivers
v0x55a15d511150_0 .net "out", 0 0, L_0x55a15de18890;  alias, 1 drivers
v0x55a15d5111f0_0 .net "w0", 0 0, L_0x55a15de18800;  1 drivers
S_0x55a15d511310 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d5104f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de18a30 .functor NAND 1, L_0x55a15de18530, L_0x55a15de18530, C4<1>, C4<1>;
L_0x55a15de18ac0 .functor NAND 1, L_0x55a15de18890, L_0x55a15de18890, C4<1>, C4<1>;
L_0x55a15de18b50 .functor NAND 1, L_0x55a15de18a30, L_0x55a15de18ac0, C4<1>, C4<1>;
v0x55a15d511560_0 .net "in0", 0 0, L_0x55a15de18530;  alias, 1 drivers
v0x55a15d511630_0 .net "in1", 0 0, L_0x55a15de18890;  alias, 1 drivers
v0x55a15d511700_0 .net "out", 0 0, L_0x55a15de18b50;  alias, 1 drivers
v0x55a15d5117d0_0 .net "w0", 0 0, L_0x55a15de18a30;  1 drivers
v0x55a15d511870_0 .net "w1", 0 0, L_0x55a15de18ac0;  1 drivers
S_0x55a15d5128e0 .scope module, "fa16" "FULL_ADDER" 3 21, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de1a460 .functor OR 1, L_0x55a15de1a3d0, L_0x55a15de19ab0, C4<0>, C4<0>;
v0x55a15d517470_0 .net "a", 0 0, L_0x55a15de1a630;  1 drivers
v0x55a15d5175c0_0 .net "b", 0 0, L_0x55a15de1a7e0;  1 drivers
v0x55a15d517710_0 .net "carry", 0 0, L_0x55a15de1a460;  alias, 1 drivers
v0x55a15d5177b0_0 .net "carry0", 0 0, L_0x55a15de19ab0;  1 drivers
v0x55a15d517850_0 .net "carry1", 0 0, L_0x55a15de1a3d0;  1 drivers
v0x55a15d517940_0 .net "cin", 0 0, L_0x55a15de18d70;  alias, 1 drivers
v0x55a15d5179e0_0 .net "sum", 0 0, L_0x55a15de1a240;  1 drivers
v0x55a15d517a80_0 .net "sum0", 0 0, L_0x55a15de198a0;  1 drivers
S_0x55a15d512b30 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d5128e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d514ce0_0 .net "a", 0 0, L_0x55a15de1a630;  alias, 1 drivers
v0x55a15d514d80_0 .net "b", 0 0, L_0x55a15de1a7e0;  alias, 1 drivers
v0x55a15d514e40_0 .net "carry", 0 0, L_0x55a15de19ab0;  alias, 1 drivers
v0x55a15d514ee0_0 .net "sum", 0 0, L_0x55a15de198a0;  alias, 1 drivers
S_0x55a15d512d90 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d512b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de19a20 .functor NAND 1, L_0x55a15de1a630, L_0x55a15de1a7e0, C4<1>, C4<1>;
L_0x55a15de19ab0 .functor NAND 1, L_0x55a15de19a20, L_0x55a15de19a20, C4<1>, C4<1>;
v0x55a15d512ff0_0 .net "in0", 0 0, L_0x55a15de1a630;  alias, 1 drivers
v0x55a15d5130d0_0 .net "in1", 0 0, L_0x55a15de1a7e0;  alias, 1 drivers
v0x55a15d513190_0 .net "out", 0 0, L_0x55a15de19ab0;  alias, 1 drivers
v0x55a15d513230_0 .net "w0", 0 0, L_0x55a15de19a20;  1 drivers
S_0x55a15d513370 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d512b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de194a0 .functor NOT 1, L_0x55a15de1a7e0, C4<0>, C4<0>, C4<0>;
L_0x55a15de196a0 .functor NOT 1, L_0x55a15de1a630, C4<0>, C4<0>, C4<0>;
v0x55a15d5147f0_0 .net "in0", 0 0, L_0x55a15de1a630;  alias, 1 drivers
v0x55a15d5148e0_0 .net "in1", 0 0, L_0x55a15de1a7e0;  alias, 1 drivers
v0x55a15d5149f0_0 .net "out", 0 0, L_0x55a15de198a0;  alias, 1 drivers
v0x55a15d514a90_0 .net "w0", 0 0, L_0x55a15de19430;  1 drivers
v0x55a15d514b80_0 .net "w1", 0 0, L_0x55a15de195e0;  1 drivers
S_0x55a15d513590 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d513370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de193a0 .functor NAND 1, L_0x55a15de1a630, L_0x55a15de194a0, C4<1>, C4<1>;
L_0x55a15de19430 .functor NAND 1, L_0x55a15de193a0, L_0x55a15de193a0, C4<1>, C4<1>;
v0x55a15d5137f0_0 .net "in0", 0 0, L_0x55a15de1a630;  alias, 1 drivers
v0x55a15d5138b0_0 .net "in1", 0 0, L_0x55a15de194a0;  1 drivers
v0x55a15d513950_0 .net "out", 0 0, L_0x55a15de19430;  alias, 1 drivers
v0x55a15d513a20_0 .net "w0", 0 0, L_0x55a15de193a0;  1 drivers
S_0x55a15d513b60 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d513370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de19550 .functor NAND 1, L_0x55a15de196a0, L_0x55a15de1a7e0, C4<1>, C4<1>;
L_0x55a15de195e0 .functor NAND 1, L_0x55a15de19550, L_0x55a15de19550, C4<1>, C4<1>;
v0x55a15d513d80_0 .net "in0", 0 0, L_0x55a15de196a0;  1 drivers
v0x55a15d513e60_0 .net "in1", 0 0, L_0x55a15de1a7e0;  alias, 1 drivers
v0x55a15d513f50_0 .net "out", 0 0, L_0x55a15de195e0;  alias, 1 drivers
v0x55a15d514020_0 .net "w0", 0 0, L_0x55a15de19550;  1 drivers
S_0x55a15d514120 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d513370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de19780 .functor NAND 1, L_0x55a15de19430, L_0x55a15de19430, C4<1>, C4<1>;
L_0x55a15de19810 .functor NAND 1, L_0x55a15de195e0, L_0x55a15de195e0, C4<1>, C4<1>;
L_0x55a15de198a0 .functor NAND 1, L_0x55a15de19780, L_0x55a15de19810, C4<1>, C4<1>;
v0x55a15d514370_0 .net "in0", 0 0, L_0x55a15de19430;  alias, 1 drivers
v0x55a15d514440_0 .net "in1", 0 0, L_0x55a15de195e0;  alias, 1 drivers
v0x55a15d514510_0 .net "out", 0 0, L_0x55a15de198a0;  alias, 1 drivers
v0x55a15d5145e0_0 .net "w0", 0 0, L_0x55a15de19780;  1 drivers
v0x55a15d514680_0 .net "w1", 0 0, L_0x55a15de19810;  1 drivers
S_0x55a15d514ff0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d5128e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d517120_0 .net "a", 0 0, L_0x55a15de198a0;  alias, 1 drivers
v0x55a15d5171c0_0 .net "b", 0 0, L_0x55a15de18d70;  alias, 1 drivers
v0x55a15d517310_0 .net "carry", 0 0, L_0x55a15de1a3d0;  alias, 1 drivers
v0x55a15d5173b0_0 .net "sum", 0 0, L_0x55a15de1a240;  alias, 1 drivers
S_0x55a15d515250 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d514ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1a340 .functor NAND 1, L_0x55a15de198a0, L_0x55a15de18d70, C4<1>, C4<1>;
L_0x55a15de1a3d0 .functor NAND 1, L_0x55a15de1a340, L_0x55a15de1a340, C4<1>, C4<1>;
v0x55a15d515490_0 .net "in0", 0 0, L_0x55a15de198a0;  alias, 1 drivers
v0x55a15d515550_0 .net "in1", 0 0, L_0x55a15de18d70;  alias, 1 drivers
v0x55a15d515610_0 .net "out", 0 0, L_0x55a15de1a3d0;  alias, 1 drivers
v0x55a15d5156b0_0 .net "w0", 0 0, L_0x55a15de1a340;  1 drivers
S_0x55a15d5157b0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d514ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de19ce0 .functor NOT 1, L_0x55a15de18d70, C4<0>, C4<0>, C4<0>;
L_0x55a15de1a040 .functor NOT 1, L_0x55a15de198a0, C4<0>, C4<0>, C4<0>;
v0x55a15d516ca0_0 .net "in0", 0 0, L_0x55a15de198a0;  alias, 1 drivers
v0x55a15d516d40_0 .net "in1", 0 0, L_0x55a15de18d70;  alias, 1 drivers
v0x55a15d516e00_0 .net "out", 0 0, L_0x55a15de1a240;  alias, 1 drivers
v0x55a15d516ed0_0 .net "w0", 0 0, L_0x55a15de19c20;  1 drivers
v0x55a15d516fc0_0 .net "w1", 0 0, L_0x55a15de19f80;  1 drivers
S_0x55a15d5159d0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d5157b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de19b90 .functor NAND 1, L_0x55a15de198a0, L_0x55a15de19ce0, C4<1>, C4<1>;
L_0x55a15de19c20 .functor NAND 1, L_0x55a15de19b90, L_0x55a15de19b90, C4<1>, C4<1>;
v0x55a15d515c30_0 .net "in0", 0 0, L_0x55a15de198a0;  alias, 1 drivers
v0x55a15d515d80_0 .net "in1", 0 0, L_0x55a15de19ce0;  1 drivers
v0x55a15d515e40_0 .net "out", 0 0, L_0x55a15de19c20;  alias, 1 drivers
v0x55a15d515f10_0 .net "w0", 0 0, L_0x55a15de19b90;  1 drivers
S_0x55a15d516050 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d5157b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de19ef0 .functor NAND 1, L_0x55a15de1a040, L_0x55a15de18d70, C4<1>, C4<1>;
L_0x55a15de19f80 .functor NAND 1, L_0x55a15de19ef0, L_0x55a15de19ef0, C4<1>, C4<1>;
v0x55a15d516220_0 .net "in0", 0 0, L_0x55a15de1a040;  1 drivers
v0x55a15d516300_0 .net "in1", 0 0, L_0x55a15de18d70;  alias, 1 drivers
v0x55a15d516410_0 .net "out", 0 0, L_0x55a15de19f80;  alias, 1 drivers
v0x55a15d5164b0_0 .net "w0", 0 0, L_0x55a15de19ef0;  1 drivers
S_0x55a15d5165d0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d5157b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1a120 .functor NAND 1, L_0x55a15de19c20, L_0x55a15de19c20, C4<1>, C4<1>;
L_0x55a15de1a1b0 .functor NAND 1, L_0x55a15de19f80, L_0x55a15de19f80, C4<1>, C4<1>;
L_0x55a15de1a240 .functor NAND 1, L_0x55a15de1a120, L_0x55a15de1a1b0, C4<1>, C4<1>;
v0x55a15d516820_0 .net "in0", 0 0, L_0x55a15de19c20;  alias, 1 drivers
v0x55a15d5168f0_0 .net "in1", 0 0, L_0x55a15de19f80;  alias, 1 drivers
v0x55a15d5169c0_0 .net "out", 0 0, L_0x55a15de1a240;  alias, 1 drivers
v0x55a15d516a90_0 .net "w0", 0 0, L_0x55a15de1a120;  1 drivers
v0x55a15d516b30_0 .net "w1", 0 0, L_0x55a15de1a1b0;  1 drivers
S_0x55a15d517ba0 .scope module, "fa17" "FULL_ADDER" 3 23, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de1ba50 .functor OR 1, L_0x55a15de1b9c0, L_0x55a15de1b0a0, C4<0>, C4<0>;
v0x55a15d51c770_0 .net "a", 0 0, L_0x55a15de1bc20;  1 drivers
v0x55a15d51c8c0_0 .net "b", 0 0, L_0x55a15de1bdd0;  1 drivers
v0x55a15d51ca10_0 .net "carry", 0 0, L_0x55a15de1ba50;  alias, 1 drivers
v0x55a15d51cab0_0 .net "carry0", 0 0, L_0x55a15de1b0a0;  1 drivers
v0x55a15d51cb50_0 .net "carry1", 0 0, L_0x55a15de1b9c0;  1 drivers
v0x55a15d51cc40_0 .net "cin", 0 0, L_0x55a15de1a460;  alias, 1 drivers
v0x55a15d51cce0_0 .net "sum", 0 0, L_0x55a15de1b830;  1 drivers
v0x55a15d51cd80_0 .net "sum0", 0 0, L_0x55a15de1ae90;  1 drivers
S_0x55a15d517e80 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d517ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d519fe0_0 .net "a", 0 0, L_0x55a15de1bc20;  alias, 1 drivers
v0x55a15d51a080_0 .net "b", 0 0, L_0x55a15de1bdd0;  alias, 1 drivers
v0x55a15d51a140_0 .net "carry", 0 0, L_0x55a15de1b0a0;  alias, 1 drivers
v0x55a15d51a1e0_0 .net "sum", 0 0, L_0x55a15de1ae90;  alias, 1 drivers
S_0x55a15d518090 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d517e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1b010 .functor NAND 1, L_0x55a15de1bc20, L_0x55a15de1bdd0, C4<1>, C4<1>;
L_0x55a15de1b0a0 .functor NAND 1, L_0x55a15de1b010, L_0x55a15de1b010, C4<1>, C4<1>;
v0x55a15d5182f0_0 .net "in0", 0 0, L_0x55a15de1bc20;  alias, 1 drivers
v0x55a15d5183d0_0 .net "in1", 0 0, L_0x55a15de1bdd0;  alias, 1 drivers
v0x55a15d518490_0 .net "out", 0 0, L_0x55a15de1b0a0;  alias, 1 drivers
v0x55a15d518530_0 .net "w0", 0 0, L_0x55a15de1b010;  1 drivers
S_0x55a15d518670 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d517e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1aa90 .functor NOT 1, L_0x55a15de1bdd0, C4<0>, C4<0>, C4<0>;
L_0x55a15de1ac90 .functor NOT 1, L_0x55a15de1bc20, C4<0>, C4<0>, C4<0>;
v0x55a15d519af0_0 .net "in0", 0 0, L_0x55a15de1bc20;  alias, 1 drivers
v0x55a15d519be0_0 .net "in1", 0 0, L_0x55a15de1bdd0;  alias, 1 drivers
v0x55a15d519cf0_0 .net "out", 0 0, L_0x55a15de1ae90;  alias, 1 drivers
v0x55a15d519d90_0 .net "w0", 0 0, L_0x55a15de1aa20;  1 drivers
v0x55a15d519e80_0 .net "w1", 0 0, L_0x55a15de1abd0;  1 drivers
S_0x55a15d518890 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d518670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1a990 .functor NAND 1, L_0x55a15de1bc20, L_0x55a15de1aa90, C4<1>, C4<1>;
L_0x55a15de1aa20 .functor NAND 1, L_0x55a15de1a990, L_0x55a15de1a990, C4<1>, C4<1>;
v0x55a15d518af0_0 .net "in0", 0 0, L_0x55a15de1bc20;  alias, 1 drivers
v0x55a15d518bb0_0 .net "in1", 0 0, L_0x55a15de1aa90;  1 drivers
v0x55a15d518c50_0 .net "out", 0 0, L_0x55a15de1aa20;  alias, 1 drivers
v0x55a15d518d20_0 .net "w0", 0 0, L_0x55a15de1a990;  1 drivers
S_0x55a15d518e60 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d518670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1ab40 .functor NAND 1, L_0x55a15de1ac90, L_0x55a15de1bdd0, C4<1>, C4<1>;
L_0x55a15de1abd0 .functor NAND 1, L_0x55a15de1ab40, L_0x55a15de1ab40, C4<1>, C4<1>;
v0x55a15d519080_0 .net "in0", 0 0, L_0x55a15de1ac90;  1 drivers
v0x55a15d519160_0 .net "in1", 0 0, L_0x55a15de1bdd0;  alias, 1 drivers
v0x55a15d519250_0 .net "out", 0 0, L_0x55a15de1abd0;  alias, 1 drivers
v0x55a15d519320_0 .net "w0", 0 0, L_0x55a15de1ab40;  1 drivers
S_0x55a15d519420 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d518670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1ad70 .functor NAND 1, L_0x55a15de1aa20, L_0x55a15de1aa20, C4<1>, C4<1>;
L_0x55a15de1ae00 .functor NAND 1, L_0x55a15de1abd0, L_0x55a15de1abd0, C4<1>, C4<1>;
L_0x55a15de1ae90 .functor NAND 1, L_0x55a15de1ad70, L_0x55a15de1ae00, C4<1>, C4<1>;
v0x55a15d519670_0 .net "in0", 0 0, L_0x55a15de1aa20;  alias, 1 drivers
v0x55a15d519740_0 .net "in1", 0 0, L_0x55a15de1abd0;  alias, 1 drivers
v0x55a15d519810_0 .net "out", 0 0, L_0x55a15de1ae90;  alias, 1 drivers
v0x55a15d5198e0_0 .net "w0", 0 0, L_0x55a15de1ad70;  1 drivers
v0x55a15d519980_0 .net "w1", 0 0, L_0x55a15de1ae00;  1 drivers
S_0x55a15d51a2f0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d517ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d51c420_0 .net "a", 0 0, L_0x55a15de1ae90;  alias, 1 drivers
v0x55a15d51c4c0_0 .net "b", 0 0, L_0x55a15de1a460;  alias, 1 drivers
v0x55a15d51c610_0 .net "carry", 0 0, L_0x55a15de1b9c0;  alias, 1 drivers
v0x55a15d51c6b0_0 .net "sum", 0 0, L_0x55a15de1b830;  alias, 1 drivers
S_0x55a15d51a550 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d51a2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1b930 .functor NAND 1, L_0x55a15de1ae90, L_0x55a15de1a460, C4<1>, C4<1>;
L_0x55a15de1b9c0 .functor NAND 1, L_0x55a15de1b930, L_0x55a15de1b930, C4<1>, C4<1>;
v0x55a15d51a790_0 .net "in0", 0 0, L_0x55a15de1ae90;  alias, 1 drivers
v0x55a15d51a850_0 .net "in1", 0 0, L_0x55a15de1a460;  alias, 1 drivers
v0x55a15d51a910_0 .net "out", 0 0, L_0x55a15de1b9c0;  alias, 1 drivers
v0x55a15d51a9b0_0 .net "w0", 0 0, L_0x55a15de1b930;  1 drivers
S_0x55a15d51aab0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d51a2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1b2d0 .functor NOT 1, L_0x55a15de1a460, C4<0>, C4<0>, C4<0>;
L_0x55a15de1b630 .functor NOT 1, L_0x55a15de1ae90, C4<0>, C4<0>, C4<0>;
v0x55a15d51bfa0_0 .net "in0", 0 0, L_0x55a15de1ae90;  alias, 1 drivers
v0x55a15d51c040_0 .net "in1", 0 0, L_0x55a15de1a460;  alias, 1 drivers
v0x55a15d51c100_0 .net "out", 0 0, L_0x55a15de1b830;  alias, 1 drivers
v0x55a15d51c1d0_0 .net "w0", 0 0, L_0x55a15de1b210;  1 drivers
v0x55a15d51c2c0_0 .net "w1", 0 0, L_0x55a15de1b570;  1 drivers
S_0x55a15d51acd0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d51aab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1b180 .functor NAND 1, L_0x55a15de1ae90, L_0x55a15de1b2d0, C4<1>, C4<1>;
L_0x55a15de1b210 .functor NAND 1, L_0x55a15de1b180, L_0x55a15de1b180, C4<1>, C4<1>;
v0x55a15d51af30_0 .net "in0", 0 0, L_0x55a15de1ae90;  alias, 1 drivers
v0x55a15d51b080_0 .net "in1", 0 0, L_0x55a15de1b2d0;  1 drivers
v0x55a15d51b140_0 .net "out", 0 0, L_0x55a15de1b210;  alias, 1 drivers
v0x55a15d51b210_0 .net "w0", 0 0, L_0x55a15de1b180;  1 drivers
S_0x55a15d51b350 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d51aab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1b4e0 .functor NAND 1, L_0x55a15de1b630, L_0x55a15de1a460, C4<1>, C4<1>;
L_0x55a15de1b570 .functor NAND 1, L_0x55a15de1b4e0, L_0x55a15de1b4e0, C4<1>, C4<1>;
v0x55a15d51b520_0 .net "in0", 0 0, L_0x55a15de1b630;  1 drivers
v0x55a15d51b600_0 .net "in1", 0 0, L_0x55a15de1a460;  alias, 1 drivers
v0x55a15d51b710_0 .net "out", 0 0, L_0x55a15de1b570;  alias, 1 drivers
v0x55a15d51b7b0_0 .net "w0", 0 0, L_0x55a15de1b4e0;  1 drivers
S_0x55a15d51b8d0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d51aab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1b710 .functor NAND 1, L_0x55a15de1b210, L_0x55a15de1b210, C4<1>, C4<1>;
L_0x55a15de1b7a0 .functor NAND 1, L_0x55a15de1b570, L_0x55a15de1b570, C4<1>, C4<1>;
L_0x55a15de1b830 .functor NAND 1, L_0x55a15de1b710, L_0x55a15de1b7a0, C4<1>, C4<1>;
v0x55a15d51bb20_0 .net "in0", 0 0, L_0x55a15de1b210;  alias, 1 drivers
v0x55a15d51bbf0_0 .net "in1", 0 0, L_0x55a15de1b570;  alias, 1 drivers
v0x55a15d51bcc0_0 .net "out", 0 0, L_0x55a15de1b830;  alias, 1 drivers
v0x55a15d51bd90_0 .net "w0", 0 0, L_0x55a15de1b710;  1 drivers
v0x55a15d51be30_0 .net "w1", 0 0, L_0x55a15de1b7a0;  1 drivers
S_0x55a15d51cea0 .scope module, "fa18" "FULL_ADDER" 3 24, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de1d050 .functor OR 1, L_0x55a15de1cfc0, L_0x55a15de1c6a0, C4<0>, C4<0>;
v0x55a15d521a30_0 .net "a", 0 0, L_0x55a15de1d220;  1 drivers
v0x55a15d521b80_0 .net "b", 0 0, L_0x55a15de1d3d0;  1 drivers
v0x55a15d521cd0_0 .net "carry", 0 0, L_0x55a15de1d050;  alias, 1 drivers
v0x55a15d521d70_0 .net "carry0", 0 0, L_0x55a15de1c6a0;  1 drivers
v0x55a15d521e10_0 .net "carry1", 0 0, L_0x55a15de1cfc0;  1 drivers
v0x55a15d521f00_0 .net "cin", 0 0, L_0x55a15de1ba50;  alias, 1 drivers
v0x55a15d521fa0_0 .net "sum", 0 0, L_0x55a15de1ce30;  1 drivers
v0x55a15d522040_0 .net "sum0", 0 0, L_0x55a15de1c5a0;  1 drivers
S_0x55a15d51d0f0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d51cea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d51f2a0_0 .net "a", 0 0, L_0x55a15de1d220;  alias, 1 drivers
v0x55a15d51f340_0 .net "b", 0 0, L_0x55a15de1d3d0;  alias, 1 drivers
v0x55a15d51f400_0 .net "carry", 0 0, L_0x55a15de1c6a0;  alias, 1 drivers
v0x55a15d51f4a0_0 .net "sum", 0 0, L_0x55a15de1c5a0;  alias, 1 drivers
S_0x55a15d51d350 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d51d0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1c610 .functor NAND 1, L_0x55a15de1d220, L_0x55a15de1d3d0, C4<1>, C4<1>;
L_0x55a15de1c6a0 .functor NAND 1, L_0x55a15de1c610, L_0x55a15de1c610, C4<1>, C4<1>;
v0x55a15d51d5b0_0 .net "in0", 0 0, L_0x55a15de1d220;  alias, 1 drivers
v0x55a15d51d690_0 .net "in1", 0 0, L_0x55a15de1d3d0;  alias, 1 drivers
v0x55a15d51d750_0 .net "out", 0 0, L_0x55a15de1c6a0;  alias, 1 drivers
v0x55a15d51d7f0_0 .net "w0", 0 0, L_0x55a15de1c610;  1 drivers
S_0x55a15d51d930 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d51d0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1c1a0 .functor NOT 1, L_0x55a15de1d3d0, C4<0>, C4<0>, C4<0>;
L_0x55a15de1c3a0 .functor NOT 1, L_0x55a15de1d220, C4<0>, C4<0>, C4<0>;
v0x55a15d51edb0_0 .net "in0", 0 0, L_0x55a15de1d220;  alias, 1 drivers
v0x55a15d51eea0_0 .net "in1", 0 0, L_0x55a15de1d3d0;  alias, 1 drivers
v0x55a15d51efb0_0 .net "out", 0 0, L_0x55a15de1c5a0;  alias, 1 drivers
v0x55a15d51f050_0 .net "w0", 0 0, L_0x55a15de1c130;  1 drivers
v0x55a15d51f140_0 .net "w1", 0 0, L_0x55a15de1c2e0;  1 drivers
S_0x55a15d51db50 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d51d930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1c0a0 .functor NAND 1, L_0x55a15de1d220, L_0x55a15de1c1a0, C4<1>, C4<1>;
L_0x55a15de1c130 .functor NAND 1, L_0x55a15de1c0a0, L_0x55a15de1c0a0, C4<1>, C4<1>;
v0x55a15d51ddb0_0 .net "in0", 0 0, L_0x55a15de1d220;  alias, 1 drivers
v0x55a15d51de70_0 .net "in1", 0 0, L_0x55a15de1c1a0;  1 drivers
v0x55a15d51df10_0 .net "out", 0 0, L_0x55a15de1c130;  alias, 1 drivers
v0x55a15d51dfe0_0 .net "w0", 0 0, L_0x55a15de1c0a0;  1 drivers
S_0x55a15d51e120 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d51d930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1c250 .functor NAND 1, L_0x55a15de1c3a0, L_0x55a15de1d3d0, C4<1>, C4<1>;
L_0x55a15de1c2e0 .functor NAND 1, L_0x55a15de1c250, L_0x55a15de1c250, C4<1>, C4<1>;
v0x55a15d51e340_0 .net "in0", 0 0, L_0x55a15de1c3a0;  1 drivers
v0x55a15d51e420_0 .net "in1", 0 0, L_0x55a15de1d3d0;  alias, 1 drivers
v0x55a15d51e510_0 .net "out", 0 0, L_0x55a15de1c2e0;  alias, 1 drivers
v0x55a15d51e5e0_0 .net "w0", 0 0, L_0x55a15de1c250;  1 drivers
S_0x55a15d51e6e0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d51d930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1c480 .functor NAND 1, L_0x55a15de1c130, L_0x55a15de1c130, C4<1>, C4<1>;
L_0x55a15de1c510 .functor NAND 1, L_0x55a15de1c2e0, L_0x55a15de1c2e0, C4<1>, C4<1>;
L_0x55a15de1c5a0 .functor NAND 1, L_0x55a15de1c480, L_0x55a15de1c510, C4<1>, C4<1>;
v0x55a15d51e930_0 .net "in0", 0 0, L_0x55a15de1c130;  alias, 1 drivers
v0x55a15d51ea00_0 .net "in1", 0 0, L_0x55a15de1c2e0;  alias, 1 drivers
v0x55a15d51ead0_0 .net "out", 0 0, L_0x55a15de1c5a0;  alias, 1 drivers
v0x55a15d51eba0_0 .net "w0", 0 0, L_0x55a15de1c480;  1 drivers
v0x55a15d51ec40_0 .net "w1", 0 0, L_0x55a15de1c510;  1 drivers
S_0x55a15d51f5b0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d51cea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d5216e0_0 .net "a", 0 0, L_0x55a15de1c5a0;  alias, 1 drivers
v0x55a15d521780_0 .net "b", 0 0, L_0x55a15de1ba50;  alias, 1 drivers
v0x55a15d5218d0_0 .net "carry", 0 0, L_0x55a15de1cfc0;  alias, 1 drivers
v0x55a15d521970_0 .net "sum", 0 0, L_0x55a15de1ce30;  alias, 1 drivers
S_0x55a15d51f810 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d51f5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1cf30 .functor NAND 1, L_0x55a15de1c5a0, L_0x55a15de1ba50, C4<1>, C4<1>;
L_0x55a15de1cfc0 .functor NAND 1, L_0x55a15de1cf30, L_0x55a15de1cf30, C4<1>, C4<1>;
v0x55a15d51fa50_0 .net "in0", 0 0, L_0x55a15de1c5a0;  alias, 1 drivers
v0x55a15d51fb10_0 .net "in1", 0 0, L_0x55a15de1ba50;  alias, 1 drivers
v0x55a15d51fbd0_0 .net "out", 0 0, L_0x55a15de1cfc0;  alias, 1 drivers
v0x55a15d51fc70_0 .net "w0", 0 0, L_0x55a15de1cf30;  1 drivers
S_0x55a15d51fd70 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d51f5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1c8d0 .functor NOT 1, L_0x55a15de1ba50, C4<0>, C4<0>, C4<0>;
L_0x55a15de1cc30 .functor NOT 1, L_0x55a15de1c5a0, C4<0>, C4<0>, C4<0>;
v0x55a15d521260_0 .net "in0", 0 0, L_0x55a15de1c5a0;  alias, 1 drivers
v0x55a15d521300_0 .net "in1", 0 0, L_0x55a15de1ba50;  alias, 1 drivers
v0x55a15d5213c0_0 .net "out", 0 0, L_0x55a15de1ce30;  alias, 1 drivers
v0x55a15d521490_0 .net "w0", 0 0, L_0x55a15de1c810;  1 drivers
v0x55a15d521580_0 .net "w1", 0 0, L_0x55a15de1cb70;  1 drivers
S_0x55a15d51ff90 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d51fd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1c780 .functor NAND 1, L_0x55a15de1c5a0, L_0x55a15de1c8d0, C4<1>, C4<1>;
L_0x55a15de1c810 .functor NAND 1, L_0x55a15de1c780, L_0x55a15de1c780, C4<1>, C4<1>;
v0x55a15d5201f0_0 .net "in0", 0 0, L_0x55a15de1c5a0;  alias, 1 drivers
v0x55a15d520340_0 .net "in1", 0 0, L_0x55a15de1c8d0;  1 drivers
v0x55a15d520400_0 .net "out", 0 0, L_0x55a15de1c810;  alias, 1 drivers
v0x55a15d5204d0_0 .net "w0", 0 0, L_0x55a15de1c780;  1 drivers
S_0x55a15d520610 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d51fd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1cae0 .functor NAND 1, L_0x55a15de1cc30, L_0x55a15de1ba50, C4<1>, C4<1>;
L_0x55a15de1cb70 .functor NAND 1, L_0x55a15de1cae0, L_0x55a15de1cae0, C4<1>, C4<1>;
v0x55a15d5207e0_0 .net "in0", 0 0, L_0x55a15de1cc30;  1 drivers
v0x55a15d5208c0_0 .net "in1", 0 0, L_0x55a15de1ba50;  alias, 1 drivers
v0x55a15d5209d0_0 .net "out", 0 0, L_0x55a15de1cb70;  alias, 1 drivers
v0x55a15d520a70_0 .net "w0", 0 0, L_0x55a15de1cae0;  1 drivers
S_0x55a15d520b90 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d51fd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1cd10 .functor NAND 1, L_0x55a15de1c810, L_0x55a15de1c810, C4<1>, C4<1>;
L_0x55a15de1cda0 .functor NAND 1, L_0x55a15de1cb70, L_0x55a15de1cb70, C4<1>, C4<1>;
L_0x55a15de1ce30 .functor NAND 1, L_0x55a15de1cd10, L_0x55a15de1cda0, C4<1>, C4<1>;
v0x55a15d520de0_0 .net "in0", 0 0, L_0x55a15de1c810;  alias, 1 drivers
v0x55a15d520eb0_0 .net "in1", 0 0, L_0x55a15de1cb70;  alias, 1 drivers
v0x55a15d520f80_0 .net "out", 0 0, L_0x55a15de1ce30;  alias, 1 drivers
v0x55a15d521050_0 .net "w0", 0 0, L_0x55a15de1cd10;  1 drivers
v0x55a15d5210f0_0 .net "w1", 0 0, L_0x55a15de1cda0;  1 drivers
S_0x55a15d522160 .scope module, "fa19" "FULL_ADDER" 3 25, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de1e650 .functor OR 1, L_0x55a15de1e5c0, L_0x55a15de1dca0, C4<0>, C4<0>;
v0x55a15d526cf0_0 .net "a", 0 0, L_0x55a15de1e820;  1 drivers
v0x55a15d526e40_0 .net "b", 0 0, L_0x55a15de1e9d0;  1 drivers
v0x55a15d526f90_0 .net "carry", 0 0, L_0x55a15de1e650;  alias, 1 drivers
v0x55a15d527030_0 .net "carry0", 0 0, L_0x55a15de1dca0;  1 drivers
v0x55a15d5270d0_0 .net "carry1", 0 0, L_0x55a15de1e5c0;  1 drivers
v0x55a15d5271c0_0 .net "cin", 0 0, L_0x55a15de1d050;  alias, 1 drivers
v0x55a15d527260_0 .net "sum", 0 0, L_0x55a15de1e430;  1 drivers
v0x55a15d527300_0 .net "sum0", 0 0, L_0x55a15de1da90;  1 drivers
S_0x55a15d5223b0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d522160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d524560_0 .net "a", 0 0, L_0x55a15de1e820;  alias, 1 drivers
v0x55a15d524600_0 .net "b", 0 0, L_0x55a15de1e9d0;  alias, 1 drivers
v0x55a15d5246c0_0 .net "carry", 0 0, L_0x55a15de1dca0;  alias, 1 drivers
v0x55a15d524760_0 .net "sum", 0 0, L_0x55a15de1da90;  alias, 1 drivers
S_0x55a15d522610 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d5223b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1dc10 .functor NAND 1, L_0x55a15de1e820, L_0x55a15de1e9d0, C4<1>, C4<1>;
L_0x55a15de1dca0 .functor NAND 1, L_0x55a15de1dc10, L_0x55a15de1dc10, C4<1>, C4<1>;
v0x55a15d522870_0 .net "in0", 0 0, L_0x55a15de1e820;  alias, 1 drivers
v0x55a15d522950_0 .net "in1", 0 0, L_0x55a15de1e9d0;  alias, 1 drivers
v0x55a15d522a10_0 .net "out", 0 0, L_0x55a15de1dca0;  alias, 1 drivers
v0x55a15d522ab0_0 .net "w0", 0 0, L_0x55a15de1dc10;  1 drivers
S_0x55a15d522bf0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d5223b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1d6b0 .functor NOT 1, L_0x55a15de1e9d0, C4<0>, C4<0>, C4<0>;
L_0x55a15de1d890 .functor NOT 1, L_0x55a15de1e820, C4<0>, C4<0>, C4<0>;
v0x55a15d524070_0 .net "in0", 0 0, L_0x55a15de1e820;  alias, 1 drivers
v0x55a15d524160_0 .net "in1", 0 0, L_0x55a15de1e9d0;  alias, 1 drivers
v0x55a15d524270_0 .net "out", 0 0, L_0x55a15de1da90;  alias, 1 drivers
v0x55a15d524310_0 .net "w0", 0 0, L_0x55a15de1c010;  1 drivers
v0x55a15d524400_0 .net "w1", 0 0, L_0x55a15de1d7d0;  1 drivers
S_0x55a15d522e10 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d522bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1bf80 .functor NAND 1, L_0x55a15de1e820, L_0x55a15de1d6b0, C4<1>, C4<1>;
L_0x55a15de1c010 .functor NAND 1, L_0x55a15de1bf80, L_0x55a15de1bf80, C4<1>, C4<1>;
v0x55a15d523070_0 .net "in0", 0 0, L_0x55a15de1e820;  alias, 1 drivers
v0x55a15d523130_0 .net "in1", 0 0, L_0x55a15de1d6b0;  1 drivers
v0x55a15d5231d0_0 .net "out", 0 0, L_0x55a15de1c010;  alias, 1 drivers
v0x55a15d5232a0_0 .net "w0", 0 0, L_0x55a15de1bf80;  1 drivers
S_0x55a15d5233e0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d522bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1d740 .functor NAND 1, L_0x55a15de1d890, L_0x55a15de1e9d0, C4<1>, C4<1>;
L_0x55a15de1d7d0 .functor NAND 1, L_0x55a15de1d740, L_0x55a15de1d740, C4<1>, C4<1>;
v0x55a15d523600_0 .net "in0", 0 0, L_0x55a15de1d890;  1 drivers
v0x55a15d5236e0_0 .net "in1", 0 0, L_0x55a15de1e9d0;  alias, 1 drivers
v0x55a15d5237d0_0 .net "out", 0 0, L_0x55a15de1d7d0;  alias, 1 drivers
v0x55a15d5238a0_0 .net "w0", 0 0, L_0x55a15de1d740;  1 drivers
S_0x55a15d5239a0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d522bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1d970 .functor NAND 1, L_0x55a15de1c010, L_0x55a15de1c010, C4<1>, C4<1>;
L_0x55a15de1da00 .functor NAND 1, L_0x55a15de1d7d0, L_0x55a15de1d7d0, C4<1>, C4<1>;
L_0x55a15de1da90 .functor NAND 1, L_0x55a15de1d970, L_0x55a15de1da00, C4<1>, C4<1>;
v0x55a15d523bf0_0 .net "in0", 0 0, L_0x55a15de1c010;  alias, 1 drivers
v0x55a15d523cc0_0 .net "in1", 0 0, L_0x55a15de1d7d0;  alias, 1 drivers
v0x55a15d523d90_0 .net "out", 0 0, L_0x55a15de1da90;  alias, 1 drivers
v0x55a15d523e60_0 .net "w0", 0 0, L_0x55a15de1d970;  1 drivers
v0x55a15d523f00_0 .net "w1", 0 0, L_0x55a15de1da00;  1 drivers
S_0x55a15d524870 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d522160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d5269a0_0 .net "a", 0 0, L_0x55a15de1da90;  alias, 1 drivers
v0x55a15d526a40_0 .net "b", 0 0, L_0x55a15de1d050;  alias, 1 drivers
v0x55a15d526b90_0 .net "carry", 0 0, L_0x55a15de1e5c0;  alias, 1 drivers
v0x55a15d526c30_0 .net "sum", 0 0, L_0x55a15de1e430;  alias, 1 drivers
S_0x55a15d524ad0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d524870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1e530 .functor NAND 1, L_0x55a15de1da90, L_0x55a15de1d050, C4<1>, C4<1>;
L_0x55a15de1e5c0 .functor NAND 1, L_0x55a15de1e530, L_0x55a15de1e530, C4<1>, C4<1>;
v0x55a15d524d10_0 .net "in0", 0 0, L_0x55a15de1da90;  alias, 1 drivers
v0x55a15d524dd0_0 .net "in1", 0 0, L_0x55a15de1d050;  alias, 1 drivers
v0x55a15d524e90_0 .net "out", 0 0, L_0x55a15de1e5c0;  alias, 1 drivers
v0x55a15d524f30_0 .net "w0", 0 0, L_0x55a15de1e530;  1 drivers
S_0x55a15d525030 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d524870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1ded0 .functor NOT 1, L_0x55a15de1d050, C4<0>, C4<0>, C4<0>;
L_0x55a15de1e230 .functor NOT 1, L_0x55a15de1da90, C4<0>, C4<0>, C4<0>;
v0x55a15d526520_0 .net "in0", 0 0, L_0x55a15de1da90;  alias, 1 drivers
v0x55a15d5265c0_0 .net "in1", 0 0, L_0x55a15de1d050;  alias, 1 drivers
v0x55a15d526680_0 .net "out", 0 0, L_0x55a15de1e430;  alias, 1 drivers
v0x55a15d526750_0 .net "w0", 0 0, L_0x55a15de1de10;  1 drivers
v0x55a15d526840_0 .net "w1", 0 0, L_0x55a15de1e170;  1 drivers
S_0x55a15d525250 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d525030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1dd80 .functor NAND 1, L_0x55a15de1da90, L_0x55a15de1ded0, C4<1>, C4<1>;
L_0x55a15de1de10 .functor NAND 1, L_0x55a15de1dd80, L_0x55a15de1dd80, C4<1>, C4<1>;
v0x55a15d5254b0_0 .net "in0", 0 0, L_0x55a15de1da90;  alias, 1 drivers
v0x55a15d525600_0 .net "in1", 0 0, L_0x55a15de1ded0;  1 drivers
v0x55a15d5256c0_0 .net "out", 0 0, L_0x55a15de1de10;  alias, 1 drivers
v0x55a15d525790_0 .net "w0", 0 0, L_0x55a15de1dd80;  1 drivers
S_0x55a15d5258d0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d525030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1e0e0 .functor NAND 1, L_0x55a15de1e230, L_0x55a15de1d050, C4<1>, C4<1>;
L_0x55a15de1e170 .functor NAND 1, L_0x55a15de1e0e0, L_0x55a15de1e0e0, C4<1>, C4<1>;
v0x55a15d525aa0_0 .net "in0", 0 0, L_0x55a15de1e230;  1 drivers
v0x55a15d525b80_0 .net "in1", 0 0, L_0x55a15de1d050;  alias, 1 drivers
v0x55a15d525c90_0 .net "out", 0 0, L_0x55a15de1e170;  alias, 1 drivers
v0x55a15d525d30_0 .net "w0", 0 0, L_0x55a15de1e0e0;  1 drivers
S_0x55a15d525e50 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d525030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1e310 .functor NAND 1, L_0x55a15de1de10, L_0x55a15de1de10, C4<1>, C4<1>;
L_0x55a15de1e3a0 .functor NAND 1, L_0x55a15de1e170, L_0x55a15de1e170, C4<1>, C4<1>;
L_0x55a15de1e430 .functor NAND 1, L_0x55a15de1e310, L_0x55a15de1e3a0, C4<1>, C4<1>;
v0x55a15d5260a0_0 .net "in0", 0 0, L_0x55a15de1de10;  alias, 1 drivers
v0x55a15d526170_0 .net "in1", 0 0, L_0x55a15de1e170;  alias, 1 drivers
v0x55a15d526240_0 .net "out", 0 0, L_0x55a15de1e430;  alias, 1 drivers
v0x55a15d526310_0 .net "w0", 0 0, L_0x55a15de1e310;  1 drivers
v0x55a15d5263b0_0 .net "w1", 0 0, L_0x55a15de1e3a0;  1 drivers
S_0x55a15d527420 .scope module, "fa2" "FULL_ADDER" 3 7, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de079f0 .functor OR 1, L_0x55a15de07980, L_0x55a15de07180, C4<0>, C4<0>;
v0x55a15d52bfb0_0 .net "a", 0 0, L_0x55a15de07b80;  1 drivers
v0x55a15d52c100_0 .net "b", 0 0, L_0x55a15de07d30;  1 drivers
v0x55a15d52c250_0 .net "carry", 0 0, L_0x55a15de079f0;  alias, 1 drivers
v0x55a15d52c2f0_0 .net "carry0", 0 0, L_0x55a15de07180;  1 drivers
v0x55a15d52c390_0 .net "carry1", 0 0, L_0x55a15de07980;  1 drivers
v0x55a15d52c480_0 .net "cin", 0 0, L_0x55a15de06710;  alias, 1 drivers
v0x55a15d52c520_0 .net "sum", 0 0, L_0x55a15de07810;  1 drivers
v0x55a15d52c5c0_0 .net "sum0", 0 0, L_0x55a15de06f90;  1 drivers
S_0x55a15d527670 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d527420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d529820_0 .net "a", 0 0, L_0x55a15de07b80;  alias, 1 drivers
v0x55a15d5298c0_0 .net "b", 0 0, L_0x55a15de07d30;  alias, 1 drivers
v0x55a15d529980_0 .net "carry", 0 0, L_0x55a15de07180;  alias, 1 drivers
v0x55a15d529a20_0 .net "sum", 0 0, L_0x55a15de06f90;  alias, 1 drivers
S_0x55a15d5278d0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d527670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de07110 .functor NAND 1, L_0x55a15de07b80, L_0x55a15de07d30, C4<1>, C4<1>;
L_0x55a15de07180 .functor NAND 1, L_0x55a15de07110, L_0x55a15de07110, C4<1>, C4<1>;
v0x55a15d527b30_0 .net "in0", 0 0, L_0x55a15de07b80;  alias, 1 drivers
v0x55a15d527c10_0 .net "in1", 0 0, L_0x55a15de07d30;  alias, 1 drivers
v0x55a15d527cd0_0 .net "out", 0 0, L_0x55a15de07180;  alias, 1 drivers
v0x55a15d527d70_0 .net "w0", 0 0, L_0x55a15de07110;  1 drivers
S_0x55a15d527eb0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d527670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de06c50 .functor NOT 1, L_0x55a15de07d30, C4<0>, C4<0>, C4<0>;
L_0x55a15de06df0 .functor NOT 1, L_0x55a15de07b80, C4<0>, C4<0>, C4<0>;
v0x55a15d529330_0 .net "in0", 0 0, L_0x55a15de07b80;  alias, 1 drivers
v0x55a15d529420_0 .net "in1", 0 0, L_0x55a15de07d30;  alias, 1 drivers
v0x55a15d529530_0 .net "out", 0 0, L_0x55a15de06f90;  alias, 1 drivers
v0x55a15d5295d0_0 .net "w0", 0 0, L_0x55a15de06be0;  1 drivers
v0x55a15d5296c0_0 .net "w1", 0 0, L_0x55a15de06d30;  1 drivers
S_0x55a15d5280d0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d527eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de06b70 .functor NAND 1, L_0x55a15de07b80, L_0x55a15de06c50, C4<1>, C4<1>;
L_0x55a15de06be0 .functor NAND 1, L_0x55a15de06b70, L_0x55a15de06b70, C4<1>, C4<1>;
v0x55a15d528330_0 .net "in0", 0 0, L_0x55a15de07b80;  alias, 1 drivers
v0x55a15d5283f0_0 .net "in1", 0 0, L_0x55a15de06c50;  1 drivers
v0x55a15d528490_0 .net "out", 0 0, L_0x55a15de06be0;  alias, 1 drivers
v0x55a15d528560_0 .net "w0", 0 0, L_0x55a15de06b70;  1 drivers
S_0x55a15d5286a0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d527eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de06cc0 .functor NAND 1, L_0x55a15de06df0, L_0x55a15de07d30, C4<1>, C4<1>;
L_0x55a15de06d30 .functor NAND 1, L_0x55a15de06cc0, L_0x55a15de06cc0, C4<1>, C4<1>;
v0x55a15d5288c0_0 .net "in0", 0 0, L_0x55a15de06df0;  1 drivers
v0x55a15d5289a0_0 .net "in1", 0 0, L_0x55a15de07d30;  alias, 1 drivers
v0x55a15d528a90_0 .net "out", 0 0, L_0x55a15de06d30;  alias, 1 drivers
v0x55a15d528b60_0 .net "w0", 0 0, L_0x55a15de06cc0;  1 drivers
S_0x55a15d528c60 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d527eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de06eb0 .functor NAND 1, L_0x55a15de06be0, L_0x55a15de06be0, C4<1>, C4<1>;
L_0x55a15de06f20 .functor NAND 1, L_0x55a15de06d30, L_0x55a15de06d30, C4<1>, C4<1>;
L_0x55a15de06f90 .functor NAND 1, L_0x55a15de06eb0, L_0x55a15de06f20, C4<1>, C4<1>;
v0x55a15d528eb0_0 .net "in0", 0 0, L_0x55a15de06be0;  alias, 1 drivers
v0x55a15d528f80_0 .net "in1", 0 0, L_0x55a15de06d30;  alias, 1 drivers
v0x55a15d529050_0 .net "out", 0 0, L_0x55a15de06f90;  alias, 1 drivers
v0x55a15d529120_0 .net "w0", 0 0, L_0x55a15de06eb0;  1 drivers
v0x55a15d5291c0_0 .net "w1", 0 0, L_0x55a15de06f20;  1 drivers
S_0x55a15d529b30 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d527420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d52bc60_0 .net "a", 0 0, L_0x55a15de06f90;  alias, 1 drivers
v0x55a15d52bd00_0 .net "b", 0 0, L_0x55a15de06710;  alias, 1 drivers
v0x55a15d52be50_0 .net "carry", 0 0, L_0x55a15de07980;  alias, 1 drivers
v0x55a15d52bef0_0 .net "sum", 0 0, L_0x55a15de07810;  alias, 1 drivers
S_0x55a15d529d90 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d529b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de07910 .functor NAND 1, L_0x55a15de06f90, L_0x55a15de06710, C4<1>, C4<1>;
L_0x55a15de07980 .functor NAND 1, L_0x55a15de07910, L_0x55a15de07910, C4<1>, C4<1>;
v0x55a15d529fd0_0 .net "in0", 0 0, L_0x55a15de06f90;  alias, 1 drivers
v0x55a15d52a090_0 .net "in1", 0 0, L_0x55a15de06710;  alias, 1 drivers
v0x55a15d52a150_0 .net "out", 0 0, L_0x55a15de07980;  alias, 1 drivers
v0x55a15d52a1f0_0 .net "w0", 0 0, L_0x55a15de07910;  1 drivers
S_0x55a15d52a2f0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d529b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de07370 .functor NOT 1, L_0x55a15de06710, C4<0>, C4<0>, C4<0>;
L_0x55a15de07670 .functor NOT 1, L_0x55a15de06f90, C4<0>, C4<0>, C4<0>;
v0x55a15d52b7e0_0 .net "in0", 0 0, L_0x55a15de06f90;  alias, 1 drivers
v0x55a15d52b880_0 .net "in1", 0 0, L_0x55a15de06710;  alias, 1 drivers
v0x55a15d52b940_0 .net "out", 0 0, L_0x55a15de07810;  alias, 1 drivers
v0x55a15d52ba10_0 .net "w0", 0 0, L_0x55a15de072b0;  1 drivers
v0x55a15d52bb00_0 .net "w1", 0 0, L_0x55a15de075b0;  1 drivers
S_0x55a15d52a510 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d52a2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de07240 .functor NAND 1, L_0x55a15de06f90, L_0x55a15de07370, C4<1>, C4<1>;
L_0x55a15de072b0 .functor NAND 1, L_0x55a15de07240, L_0x55a15de07240, C4<1>, C4<1>;
v0x55a15d52a770_0 .net "in0", 0 0, L_0x55a15de06f90;  alias, 1 drivers
v0x55a15d52a8c0_0 .net "in1", 0 0, L_0x55a15de07370;  1 drivers
v0x55a15d52a980_0 .net "out", 0 0, L_0x55a15de072b0;  alias, 1 drivers
v0x55a15d52aa50_0 .net "w0", 0 0, L_0x55a15de07240;  1 drivers
S_0x55a15d52ab90 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d52a2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de07540 .functor NAND 1, L_0x55a15de07670, L_0x55a15de06710, C4<1>, C4<1>;
L_0x55a15de075b0 .functor NAND 1, L_0x55a15de07540, L_0x55a15de07540, C4<1>, C4<1>;
v0x55a15d52ad60_0 .net "in0", 0 0, L_0x55a15de07670;  1 drivers
v0x55a15d52ae40_0 .net "in1", 0 0, L_0x55a15de06710;  alias, 1 drivers
v0x55a15d52af50_0 .net "out", 0 0, L_0x55a15de075b0;  alias, 1 drivers
v0x55a15d52aff0_0 .net "w0", 0 0, L_0x55a15de07540;  1 drivers
S_0x55a15d52b110 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d52a2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de07730 .functor NAND 1, L_0x55a15de072b0, L_0x55a15de072b0, C4<1>, C4<1>;
L_0x55a15de077a0 .functor NAND 1, L_0x55a15de075b0, L_0x55a15de075b0, C4<1>, C4<1>;
L_0x55a15de07810 .functor NAND 1, L_0x55a15de07730, L_0x55a15de077a0, C4<1>, C4<1>;
v0x55a15d52b360_0 .net "in0", 0 0, L_0x55a15de072b0;  alias, 1 drivers
v0x55a15d52b430_0 .net "in1", 0 0, L_0x55a15de075b0;  alias, 1 drivers
v0x55a15d52b500_0 .net "out", 0 0, L_0x55a15de07810;  alias, 1 drivers
v0x55a15d52b5d0_0 .net "w0", 0 0, L_0x55a15de07730;  1 drivers
v0x55a15d52b670_0 .net "w1", 0 0, L_0x55a15de077a0;  1 drivers
S_0x55a15d52c6e0 .scope module, "fa20" "FULL_ADDER" 3 26, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de1fd80 .functor OR 1, L_0x55a15de1fcf0, L_0x55a15de1f3d0, C4<0>, C4<0>;
v0x55a15d531270_0 .net "a", 0 0, L_0x55a15de1ff50;  1 drivers
v0x55a15d5313c0_0 .net "b", 0 0, L_0x55a15de20100;  1 drivers
v0x55a15d531510_0 .net "carry", 0 0, L_0x55a15de1fd80;  alias, 1 drivers
v0x55a15d5315b0_0 .net "carry0", 0 0, L_0x55a15de1f3d0;  1 drivers
v0x55a15d531650_0 .net "carry1", 0 0, L_0x55a15de1fcf0;  1 drivers
v0x55a15d531740_0 .net "cin", 0 0, L_0x55a15de1e650;  alias, 1 drivers
v0x55a15d5317e0_0 .net "sum", 0 0, L_0x55a15de1fb60;  1 drivers
v0x55a15d531880_0 .net "sum0", 0 0, L_0x55a15de1f1c0;  1 drivers
S_0x55a15d52c930 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d52c6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d52eae0_0 .net "a", 0 0, L_0x55a15de1ff50;  alias, 1 drivers
v0x55a15d52eb80_0 .net "b", 0 0, L_0x55a15de20100;  alias, 1 drivers
v0x55a15d52ec40_0 .net "carry", 0 0, L_0x55a15de1f3d0;  alias, 1 drivers
v0x55a15d52ece0_0 .net "sum", 0 0, L_0x55a15de1f1c0;  alias, 1 drivers
S_0x55a15d52cb90 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d52c930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1f340 .functor NAND 1, L_0x55a15de1ff50, L_0x55a15de20100, C4<1>, C4<1>;
L_0x55a15de1f3d0 .functor NAND 1, L_0x55a15de1f340, L_0x55a15de1f340, C4<1>, C4<1>;
v0x55a15d52cdf0_0 .net "in0", 0 0, L_0x55a15de1ff50;  alias, 1 drivers
v0x55a15d52ced0_0 .net "in1", 0 0, L_0x55a15de20100;  alias, 1 drivers
v0x55a15d52cf90_0 .net "out", 0 0, L_0x55a15de1f3d0;  alias, 1 drivers
v0x55a15d52d030_0 .net "w0", 0 0, L_0x55a15de1f340;  1 drivers
S_0x55a15d52d170 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d52c930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1edc0 .functor NOT 1, L_0x55a15de20100, C4<0>, C4<0>, C4<0>;
L_0x55a15de1efc0 .functor NOT 1, L_0x55a15de1ff50, C4<0>, C4<0>, C4<0>;
v0x55a15d52e5f0_0 .net "in0", 0 0, L_0x55a15de1ff50;  alias, 1 drivers
v0x55a15d52e6e0_0 .net "in1", 0 0, L_0x55a15de20100;  alias, 1 drivers
v0x55a15d52e7f0_0 .net "out", 0 0, L_0x55a15de1f1c0;  alias, 1 drivers
v0x55a15d52e890_0 .net "w0", 0 0, L_0x55a15de1ed50;  1 drivers
v0x55a15d52e980_0 .net "w1", 0 0, L_0x55a15de1ef00;  1 drivers
S_0x55a15d52d390 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d52d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1ecc0 .functor NAND 1, L_0x55a15de1ff50, L_0x55a15de1edc0, C4<1>, C4<1>;
L_0x55a15de1ed50 .functor NAND 1, L_0x55a15de1ecc0, L_0x55a15de1ecc0, C4<1>, C4<1>;
v0x55a15d52d5f0_0 .net "in0", 0 0, L_0x55a15de1ff50;  alias, 1 drivers
v0x55a15d52d6b0_0 .net "in1", 0 0, L_0x55a15de1edc0;  1 drivers
v0x55a15d52d750_0 .net "out", 0 0, L_0x55a15de1ed50;  alias, 1 drivers
v0x55a15d52d820_0 .net "w0", 0 0, L_0x55a15de1ecc0;  1 drivers
S_0x55a15d52d960 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d52d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1ee70 .functor NAND 1, L_0x55a15de1efc0, L_0x55a15de20100, C4<1>, C4<1>;
L_0x55a15de1ef00 .functor NAND 1, L_0x55a15de1ee70, L_0x55a15de1ee70, C4<1>, C4<1>;
v0x55a15d52db80_0 .net "in0", 0 0, L_0x55a15de1efc0;  1 drivers
v0x55a15d52dc60_0 .net "in1", 0 0, L_0x55a15de20100;  alias, 1 drivers
v0x55a15d52dd50_0 .net "out", 0 0, L_0x55a15de1ef00;  alias, 1 drivers
v0x55a15d52de20_0 .net "w0", 0 0, L_0x55a15de1ee70;  1 drivers
S_0x55a15d52df20 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d52d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1f0a0 .functor NAND 1, L_0x55a15de1ed50, L_0x55a15de1ed50, C4<1>, C4<1>;
L_0x55a15de1f130 .functor NAND 1, L_0x55a15de1ef00, L_0x55a15de1ef00, C4<1>, C4<1>;
L_0x55a15de1f1c0 .functor NAND 1, L_0x55a15de1f0a0, L_0x55a15de1f130, C4<1>, C4<1>;
v0x55a15d52e170_0 .net "in0", 0 0, L_0x55a15de1ed50;  alias, 1 drivers
v0x55a15d52e240_0 .net "in1", 0 0, L_0x55a15de1ef00;  alias, 1 drivers
v0x55a15d52e310_0 .net "out", 0 0, L_0x55a15de1f1c0;  alias, 1 drivers
v0x55a15d52e3e0_0 .net "w0", 0 0, L_0x55a15de1f0a0;  1 drivers
v0x55a15d52e480_0 .net "w1", 0 0, L_0x55a15de1f130;  1 drivers
S_0x55a15d52edf0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d52c6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d530f20_0 .net "a", 0 0, L_0x55a15de1f1c0;  alias, 1 drivers
v0x55a15d530fc0_0 .net "b", 0 0, L_0x55a15de1e650;  alias, 1 drivers
v0x55a15d531110_0 .net "carry", 0 0, L_0x55a15de1fcf0;  alias, 1 drivers
v0x55a15d5311b0_0 .net "sum", 0 0, L_0x55a15de1fb60;  alias, 1 drivers
S_0x55a15d52f050 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d52edf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1fc60 .functor NAND 1, L_0x55a15de1f1c0, L_0x55a15de1e650, C4<1>, C4<1>;
L_0x55a15de1fcf0 .functor NAND 1, L_0x55a15de1fc60, L_0x55a15de1fc60, C4<1>, C4<1>;
v0x55a15d52f290_0 .net "in0", 0 0, L_0x55a15de1f1c0;  alias, 1 drivers
v0x55a15d52f350_0 .net "in1", 0 0, L_0x55a15de1e650;  alias, 1 drivers
v0x55a15d52f410_0 .net "out", 0 0, L_0x55a15de1fcf0;  alias, 1 drivers
v0x55a15d52f4b0_0 .net "w0", 0 0, L_0x55a15de1fc60;  1 drivers
S_0x55a15d52f5b0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d52edf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1f600 .functor NOT 1, L_0x55a15de1e650, C4<0>, C4<0>, C4<0>;
L_0x55a15de1f960 .functor NOT 1, L_0x55a15de1f1c0, C4<0>, C4<0>, C4<0>;
v0x55a15d530aa0_0 .net "in0", 0 0, L_0x55a15de1f1c0;  alias, 1 drivers
v0x55a15d530b40_0 .net "in1", 0 0, L_0x55a15de1e650;  alias, 1 drivers
v0x55a15d530c00_0 .net "out", 0 0, L_0x55a15de1fb60;  alias, 1 drivers
v0x55a15d530cd0_0 .net "w0", 0 0, L_0x55a15de1f540;  1 drivers
v0x55a15d530dc0_0 .net "w1", 0 0, L_0x55a15de1f8a0;  1 drivers
S_0x55a15d52f7d0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d52f5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1f4b0 .functor NAND 1, L_0x55a15de1f1c0, L_0x55a15de1f600, C4<1>, C4<1>;
L_0x55a15de1f540 .functor NAND 1, L_0x55a15de1f4b0, L_0x55a15de1f4b0, C4<1>, C4<1>;
v0x55a15d52fa30_0 .net "in0", 0 0, L_0x55a15de1f1c0;  alias, 1 drivers
v0x55a15d52fb80_0 .net "in1", 0 0, L_0x55a15de1f600;  1 drivers
v0x55a15d52fc40_0 .net "out", 0 0, L_0x55a15de1f540;  alias, 1 drivers
v0x55a15d52fd10_0 .net "w0", 0 0, L_0x55a15de1f4b0;  1 drivers
S_0x55a15d52fe50 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d52f5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1f810 .functor NAND 1, L_0x55a15de1f960, L_0x55a15de1e650, C4<1>, C4<1>;
L_0x55a15de1f8a0 .functor NAND 1, L_0x55a15de1f810, L_0x55a15de1f810, C4<1>, C4<1>;
v0x55a15d530020_0 .net "in0", 0 0, L_0x55a15de1f960;  1 drivers
v0x55a15d530100_0 .net "in1", 0 0, L_0x55a15de1e650;  alias, 1 drivers
v0x55a15d530210_0 .net "out", 0 0, L_0x55a15de1f8a0;  alias, 1 drivers
v0x55a15d5302b0_0 .net "w0", 0 0, L_0x55a15de1f810;  1 drivers
S_0x55a15d5303d0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d52f5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de1fa40 .functor NAND 1, L_0x55a15de1f540, L_0x55a15de1f540, C4<1>, C4<1>;
L_0x55a15de1fad0 .functor NAND 1, L_0x55a15de1f8a0, L_0x55a15de1f8a0, C4<1>, C4<1>;
L_0x55a15de1fb60 .functor NAND 1, L_0x55a15de1fa40, L_0x55a15de1fad0, C4<1>, C4<1>;
v0x55a15d530620_0 .net "in0", 0 0, L_0x55a15de1f540;  alias, 1 drivers
v0x55a15d5306f0_0 .net "in1", 0 0, L_0x55a15de1f8a0;  alias, 1 drivers
v0x55a15d5307c0_0 .net "out", 0 0, L_0x55a15de1fb60;  alias, 1 drivers
v0x55a15d530890_0 .net "w0", 0 0, L_0x55a15de1fa40;  1 drivers
v0x55a15d530930_0 .net "w1", 0 0, L_0x55a15de1fad0;  1 drivers
S_0x55a15d5319a0 .scope module, "fa21" "FULL_ADDER" 3 27, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de214c0 .functor OR 1, L_0x55a15de21430, L_0x55a15de20b10, C4<0>, C4<0>;
v0x55a15d536530_0 .net "a", 0 0, L_0x55a15de21690;  1 drivers
v0x55a15d536680_0 .net "b", 0 0, L_0x55a15de21840;  1 drivers
v0x55a15d5367d0_0 .net "carry", 0 0, L_0x55a15de214c0;  alias, 1 drivers
v0x55a15d536870_0 .net "carry0", 0 0, L_0x55a15de20b10;  1 drivers
v0x55a15d536910_0 .net "carry1", 0 0, L_0x55a15de21430;  1 drivers
v0x55a15d536a00_0 .net "cin", 0 0, L_0x55a15de1fd80;  alias, 1 drivers
v0x55a15d536aa0_0 .net "sum", 0 0, L_0x55a15de212a0;  1 drivers
v0x55a15d536b40_0 .net "sum0", 0 0, L_0x55a15de20900;  1 drivers
S_0x55a15d531bf0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d5319a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d533da0_0 .net "a", 0 0, L_0x55a15de21690;  alias, 1 drivers
v0x55a15d533e40_0 .net "b", 0 0, L_0x55a15de21840;  alias, 1 drivers
v0x55a15d533f00_0 .net "carry", 0 0, L_0x55a15de20b10;  alias, 1 drivers
v0x55a15d533fa0_0 .net "sum", 0 0, L_0x55a15de20900;  alias, 1 drivers
S_0x55a15d531e50 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d531bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de20a80 .functor NAND 1, L_0x55a15de21690, L_0x55a15de21840, C4<1>, C4<1>;
L_0x55a15de20b10 .functor NAND 1, L_0x55a15de20a80, L_0x55a15de20a80, C4<1>, C4<1>;
v0x55a15d5320b0_0 .net "in0", 0 0, L_0x55a15de21690;  alias, 1 drivers
v0x55a15d532190_0 .net "in1", 0 0, L_0x55a15de21840;  alias, 1 drivers
v0x55a15d532250_0 .net "out", 0 0, L_0x55a15de20b10;  alias, 1 drivers
v0x55a15d5322f0_0 .net "w0", 0 0, L_0x55a15de20a80;  1 drivers
S_0x55a15d532430 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d531bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de20500 .functor NOT 1, L_0x55a15de21840, C4<0>, C4<0>, C4<0>;
L_0x55a15de20700 .functor NOT 1, L_0x55a15de21690, C4<0>, C4<0>, C4<0>;
v0x55a15d5338b0_0 .net "in0", 0 0, L_0x55a15de21690;  alias, 1 drivers
v0x55a15d5339a0_0 .net "in1", 0 0, L_0x55a15de21840;  alias, 1 drivers
v0x55a15d533ab0_0 .net "out", 0 0, L_0x55a15de20900;  alias, 1 drivers
v0x55a15d533b50_0 .net "w0", 0 0, L_0x55a15de20490;  1 drivers
v0x55a15d533c40_0 .net "w1", 0 0, L_0x55a15de20640;  1 drivers
S_0x55a15d532650 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d532430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de20400 .functor NAND 1, L_0x55a15de21690, L_0x55a15de20500, C4<1>, C4<1>;
L_0x55a15de20490 .functor NAND 1, L_0x55a15de20400, L_0x55a15de20400, C4<1>, C4<1>;
v0x55a15d5328b0_0 .net "in0", 0 0, L_0x55a15de21690;  alias, 1 drivers
v0x55a15d532970_0 .net "in1", 0 0, L_0x55a15de20500;  1 drivers
v0x55a15d532a10_0 .net "out", 0 0, L_0x55a15de20490;  alias, 1 drivers
v0x55a15d532ae0_0 .net "w0", 0 0, L_0x55a15de20400;  1 drivers
S_0x55a15d532c20 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d532430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de205b0 .functor NAND 1, L_0x55a15de20700, L_0x55a15de21840, C4<1>, C4<1>;
L_0x55a15de20640 .functor NAND 1, L_0x55a15de205b0, L_0x55a15de205b0, C4<1>, C4<1>;
v0x55a15d532e40_0 .net "in0", 0 0, L_0x55a15de20700;  1 drivers
v0x55a15d532f20_0 .net "in1", 0 0, L_0x55a15de21840;  alias, 1 drivers
v0x55a15d533010_0 .net "out", 0 0, L_0x55a15de20640;  alias, 1 drivers
v0x55a15d5330e0_0 .net "w0", 0 0, L_0x55a15de205b0;  1 drivers
S_0x55a15d5331e0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d532430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de207e0 .functor NAND 1, L_0x55a15de20490, L_0x55a15de20490, C4<1>, C4<1>;
L_0x55a15de20870 .functor NAND 1, L_0x55a15de20640, L_0x55a15de20640, C4<1>, C4<1>;
L_0x55a15de20900 .functor NAND 1, L_0x55a15de207e0, L_0x55a15de20870, C4<1>, C4<1>;
v0x55a15d533430_0 .net "in0", 0 0, L_0x55a15de20490;  alias, 1 drivers
v0x55a15d533500_0 .net "in1", 0 0, L_0x55a15de20640;  alias, 1 drivers
v0x55a15d5335d0_0 .net "out", 0 0, L_0x55a15de20900;  alias, 1 drivers
v0x55a15d5336a0_0 .net "w0", 0 0, L_0x55a15de207e0;  1 drivers
v0x55a15d533740_0 .net "w1", 0 0, L_0x55a15de20870;  1 drivers
S_0x55a15d5340b0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d5319a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d5361e0_0 .net "a", 0 0, L_0x55a15de20900;  alias, 1 drivers
v0x55a15d536280_0 .net "b", 0 0, L_0x55a15de1fd80;  alias, 1 drivers
v0x55a15d5363d0_0 .net "carry", 0 0, L_0x55a15de21430;  alias, 1 drivers
v0x55a15d536470_0 .net "sum", 0 0, L_0x55a15de212a0;  alias, 1 drivers
S_0x55a15d534310 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d5340b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de213a0 .functor NAND 1, L_0x55a15de20900, L_0x55a15de1fd80, C4<1>, C4<1>;
L_0x55a15de21430 .functor NAND 1, L_0x55a15de213a0, L_0x55a15de213a0, C4<1>, C4<1>;
v0x55a15d534550_0 .net "in0", 0 0, L_0x55a15de20900;  alias, 1 drivers
v0x55a15d534610_0 .net "in1", 0 0, L_0x55a15de1fd80;  alias, 1 drivers
v0x55a15d5346d0_0 .net "out", 0 0, L_0x55a15de21430;  alias, 1 drivers
v0x55a15d534770_0 .net "w0", 0 0, L_0x55a15de213a0;  1 drivers
S_0x55a15d534870 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d5340b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de20d40 .functor NOT 1, L_0x55a15de1fd80, C4<0>, C4<0>, C4<0>;
L_0x55a15de210a0 .functor NOT 1, L_0x55a15de20900, C4<0>, C4<0>, C4<0>;
v0x55a15d535d60_0 .net "in0", 0 0, L_0x55a15de20900;  alias, 1 drivers
v0x55a15d535e00_0 .net "in1", 0 0, L_0x55a15de1fd80;  alias, 1 drivers
v0x55a15d535ec0_0 .net "out", 0 0, L_0x55a15de212a0;  alias, 1 drivers
v0x55a15d535f90_0 .net "w0", 0 0, L_0x55a15de20c80;  1 drivers
v0x55a15d536080_0 .net "w1", 0 0, L_0x55a15de20fe0;  1 drivers
S_0x55a15d534a90 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d534870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de20bf0 .functor NAND 1, L_0x55a15de20900, L_0x55a15de20d40, C4<1>, C4<1>;
L_0x55a15de20c80 .functor NAND 1, L_0x55a15de20bf0, L_0x55a15de20bf0, C4<1>, C4<1>;
v0x55a15d534cf0_0 .net "in0", 0 0, L_0x55a15de20900;  alias, 1 drivers
v0x55a15d534e40_0 .net "in1", 0 0, L_0x55a15de20d40;  1 drivers
v0x55a15d534f00_0 .net "out", 0 0, L_0x55a15de20c80;  alias, 1 drivers
v0x55a15d534fd0_0 .net "w0", 0 0, L_0x55a15de20bf0;  1 drivers
S_0x55a15d535110 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d534870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de20f50 .functor NAND 1, L_0x55a15de210a0, L_0x55a15de1fd80, C4<1>, C4<1>;
L_0x55a15de20fe0 .functor NAND 1, L_0x55a15de20f50, L_0x55a15de20f50, C4<1>, C4<1>;
v0x55a15d5352e0_0 .net "in0", 0 0, L_0x55a15de210a0;  1 drivers
v0x55a15d5353c0_0 .net "in1", 0 0, L_0x55a15de1fd80;  alias, 1 drivers
v0x55a15d5354d0_0 .net "out", 0 0, L_0x55a15de20fe0;  alias, 1 drivers
v0x55a15d535570_0 .net "w0", 0 0, L_0x55a15de20f50;  1 drivers
S_0x55a15d535690 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d534870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de21180 .functor NAND 1, L_0x55a15de20c80, L_0x55a15de20c80, C4<1>, C4<1>;
L_0x55a15de21210 .functor NAND 1, L_0x55a15de20fe0, L_0x55a15de20fe0, C4<1>, C4<1>;
L_0x55a15de212a0 .functor NAND 1, L_0x55a15de21180, L_0x55a15de21210, C4<1>, C4<1>;
v0x55a15d5358e0_0 .net "in0", 0 0, L_0x55a15de20c80;  alias, 1 drivers
v0x55a15d5359b0_0 .net "in1", 0 0, L_0x55a15de20fe0;  alias, 1 drivers
v0x55a15d535a80_0 .net "out", 0 0, L_0x55a15de212a0;  alias, 1 drivers
v0x55a15d535b50_0 .net "w0", 0 0, L_0x55a15de21180;  1 drivers
v0x55a15d535bf0_0 .net "w1", 0 0, L_0x55a15de21210;  1 drivers
S_0x55a15d536c60 .scope module, "fa22" "FULL_ADDER" 3 28, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de22c10 .functor OR 1, L_0x55a15de22b80, L_0x55a15de22260, C4<0>, C4<0>;
v0x55a15d53b7f0_0 .net "a", 0 0, L_0x55a15de22de0;  1 drivers
v0x55a15d53b940_0 .net "b", 0 0, L_0x55a15de22f90;  1 drivers
v0x55a15d53ba90_0 .net "carry", 0 0, L_0x55a15de22c10;  alias, 1 drivers
v0x55a15d53bb30_0 .net "carry0", 0 0, L_0x55a15de22260;  1 drivers
v0x55a15d53bbd0_0 .net "carry1", 0 0, L_0x55a15de22b80;  1 drivers
v0x55a15d53bcc0_0 .net "cin", 0 0, L_0x55a15de214c0;  alias, 1 drivers
v0x55a15d53bd60_0 .net "sum", 0 0, L_0x55a15de229f0;  1 drivers
v0x55a15d53be00_0 .net "sum0", 0 0, L_0x55a15de22050;  1 drivers
S_0x55a15d536eb0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d536c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d539060_0 .net "a", 0 0, L_0x55a15de22de0;  alias, 1 drivers
v0x55a15d539100_0 .net "b", 0 0, L_0x55a15de22f90;  alias, 1 drivers
v0x55a15d5391c0_0 .net "carry", 0 0, L_0x55a15de22260;  alias, 1 drivers
v0x55a15d539260_0 .net "sum", 0 0, L_0x55a15de22050;  alias, 1 drivers
S_0x55a15d537110 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d536eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de221d0 .functor NAND 1, L_0x55a15de22de0, L_0x55a15de22f90, C4<1>, C4<1>;
L_0x55a15de22260 .functor NAND 1, L_0x55a15de221d0, L_0x55a15de221d0, C4<1>, C4<1>;
v0x55a15d537370_0 .net "in0", 0 0, L_0x55a15de22de0;  alias, 1 drivers
v0x55a15d537450_0 .net "in1", 0 0, L_0x55a15de22f90;  alias, 1 drivers
v0x55a15d537510_0 .net "out", 0 0, L_0x55a15de22260;  alias, 1 drivers
v0x55a15d5375b0_0 .net "w0", 0 0, L_0x55a15de221d0;  1 drivers
S_0x55a15d5376f0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d536eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de21c50 .functor NOT 1, L_0x55a15de22f90, C4<0>, C4<0>, C4<0>;
L_0x55a15de21e50 .functor NOT 1, L_0x55a15de22de0, C4<0>, C4<0>, C4<0>;
v0x55a15d538b70_0 .net "in0", 0 0, L_0x55a15de22de0;  alias, 1 drivers
v0x55a15d538c60_0 .net "in1", 0 0, L_0x55a15de22f90;  alias, 1 drivers
v0x55a15d538d70_0 .net "out", 0 0, L_0x55a15de22050;  alias, 1 drivers
v0x55a15d538e10_0 .net "w0", 0 0, L_0x55a15de21be0;  1 drivers
v0x55a15d538f00_0 .net "w1", 0 0, L_0x55a15de21d90;  1 drivers
S_0x55a15d537910 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d5376f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de21b50 .functor NAND 1, L_0x55a15de22de0, L_0x55a15de21c50, C4<1>, C4<1>;
L_0x55a15de21be0 .functor NAND 1, L_0x55a15de21b50, L_0x55a15de21b50, C4<1>, C4<1>;
v0x55a15d537b70_0 .net "in0", 0 0, L_0x55a15de22de0;  alias, 1 drivers
v0x55a15d537c30_0 .net "in1", 0 0, L_0x55a15de21c50;  1 drivers
v0x55a15d537cd0_0 .net "out", 0 0, L_0x55a15de21be0;  alias, 1 drivers
v0x55a15d537da0_0 .net "w0", 0 0, L_0x55a15de21b50;  1 drivers
S_0x55a15d537ee0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d5376f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de21d00 .functor NAND 1, L_0x55a15de21e50, L_0x55a15de22f90, C4<1>, C4<1>;
L_0x55a15de21d90 .functor NAND 1, L_0x55a15de21d00, L_0x55a15de21d00, C4<1>, C4<1>;
v0x55a15d538100_0 .net "in0", 0 0, L_0x55a15de21e50;  1 drivers
v0x55a15d5381e0_0 .net "in1", 0 0, L_0x55a15de22f90;  alias, 1 drivers
v0x55a15d5382d0_0 .net "out", 0 0, L_0x55a15de21d90;  alias, 1 drivers
v0x55a15d5383a0_0 .net "w0", 0 0, L_0x55a15de21d00;  1 drivers
S_0x55a15d5384a0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d5376f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de21f30 .functor NAND 1, L_0x55a15de21be0, L_0x55a15de21be0, C4<1>, C4<1>;
L_0x55a15de21fc0 .functor NAND 1, L_0x55a15de21d90, L_0x55a15de21d90, C4<1>, C4<1>;
L_0x55a15de22050 .functor NAND 1, L_0x55a15de21f30, L_0x55a15de21fc0, C4<1>, C4<1>;
v0x55a15d5386f0_0 .net "in0", 0 0, L_0x55a15de21be0;  alias, 1 drivers
v0x55a15d5387c0_0 .net "in1", 0 0, L_0x55a15de21d90;  alias, 1 drivers
v0x55a15d538890_0 .net "out", 0 0, L_0x55a15de22050;  alias, 1 drivers
v0x55a15d538960_0 .net "w0", 0 0, L_0x55a15de21f30;  1 drivers
v0x55a15d538a00_0 .net "w1", 0 0, L_0x55a15de21fc0;  1 drivers
S_0x55a15d539370 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d536c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d53b4a0_0 .net "a", 0 0, L_0x55a15de22050;  alias, 1 drivers
v0x55a15d53b540_0 .net "b", 0 0, L_0x55a15de214c0;  alias, 1 drivers
v0x55a15d53b690_0 .net "carry", 0 0, L_0x55a15de22b80;  alias, 1 drivers
v0x55a15d53b730_0 .net "sum", 0 0, L_0x55a15de229f0;  alias, 1 drivers
S_0x55a15d5395d0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d539370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de22af0 .functor NAND 1, L_0x55a15de22050, L_0x55a15de214c0, C4<1>, C4<1>;
L_0x55a15de22b80 .functor NAND 1, L_0x55a15de22af0, L_0x55a15de22af0, C4<1>, C4<1>;
v0x55a15d539810_0 .net "in0", 0 0, L_0x55a15de22050;  alias, 1 drivers
v0x55a15d5398d0_0 .net "in1", 0 0, L_0x55a15de214c0;  alias, 1 drivers
v0x55a15d539990_0 .net "out", 0 0, L_0x55a15de22b80;  alias, 1 drivers
v0x55a15d539a30_0 .net "w0", 0 0, L_0x55a15de22af0;  1 drivers
S_0x55a15d539b30 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d539370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de22490 .functor NOT 1, L_0x55a15de214c0, C4<0>, C4<0>, C4<0>;
L_0x55a15de227f0 .functor NOT 1, L_0x55a15de22050, C4<0>, C4<0>, C4<0>;
v0x55a15d53b020_0 .net "in0", 0 0, L_0x55a15de22050;  alias, 1 drivers
v0x55a15d53b0c0_0 .net "in1", 0 0, L_0x55a15de214c0;  alias, 1 drivers
v0x55a15d53b180_0 .net "out", 0 0, L_0x55a15de229f0;  alias, 1 drivers
v0x55a15d53b250_0 .net "w0", 0 0, L_0x55a15de223d0;  1 drivers
v0x55a15d53b340_0 .net "w1", 0 0, L_0x55a15de22730;  1 drivers
S_0x55a15d539d50 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d539b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de22340 .functor NAND 1, L_0x55a15de22050, L_0x55a15de22490, C4<1>, C4<1>;
L_0x55a15de223d0 .functor NAND 1, L_0x55a15de22340, L_0x55a15de22340, C4<1>, C4<1>;
v0x55a15d539fb0_0 .net "in0", 0 0, L_0x55a15de22050;  alias, 1 drivers
v0x55a15d53a100_0 .net "in1", 0 0, L_0x55a15de22490;  1 drivers
v0x55a15d53a1c0_0 .net "out", 0 0, L_0x55a15de223d0;  alias, 1 drivers
v0x55a15d53a290_0 .net "w0", 0 0, L_0x55a15de22340;  1 drivers
S_0x55a15d53a3d0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d539b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de226a0 .functor NAND 1, L_0x55a15de227f0, L_0x55a15de214c0, C4<1>, C4<1>;
L_0x55a15de22730 .functor NAND 1, L_0x55a15de226a0, L_0x55a15de226a0, C4<1>, C4<1>;
v0x55a15d53a5a0_0 .net "in0", 0 0, L_0x55a15de227f0;  1 drivers
v0x55a15d53a680_0 .net "in1", 0 0, L_0x55a15de214c0;  alias, 1 drivers
v0x55a15d53a790_0 .net "out", 0 0, L_0x55a15de22730;  alias, 1 drivers
v0x55a15d53a830_0 .net "w0", 0 0, L_0x55a15de226a0;  1 drivers
S_0x55a15d53a950 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d539b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de228d0 .functor NAND 1, L_0x55a15de223d0, L_0x55a15de223d0, C4<1>, C4<1>;
L_0x55a15de22960 .functor NAND 1, L_0x55a15de22730, L_0x55a15de22730, C4<1>, C4<1>;
L_0x55a15de229f0 .functor NAND 1, L_0x55a15de228d0, L_0x55a15de22960, C4<1>, C4<1>;
v0x55a15d53aba0_0 .net "in0", 0 0, L_0x55a15de223d0;  alias, 1 drivers
v0x55a15d53ac70_0 .net "in1", 0 0, L_0x55a15de22730;  alias, 1 drivers
v0x55a15d53ad40_0 .net "out", 0 0, L_0x55a15de229f0;  alias, 1 drivers
v0x55a15d53ae10_0 .net "w0", 0 0, L_0x55a15de228d0;  1 drivers
v0x55a15d53aeb0_0 .net "w1", 0 0, L_0x55a15de22960;  1 drivers
S_0x55a15d53bf20 .scope module, "fa23" "FULL_ADDER" 3 29, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de24370 .functor OR 1, L_0x55a15de242e0, L_0x55a15de239c0, C4<0>, C4<0>;
v0x55a15d540ab0_0 .net "a", 0 0, L_0x55a15de24540;  1 drivers
v0x55a15d540c00_0 .net "b", 0 0, L_0x55a15de246f0;  1 drivers
v0x55a15d540d50_0 .net "carry", 0 0, L_0x55a15de24370;  alias, 1 drivers
v0x55a15d540df0_0 .net "carry0", 0 0, L_0x55a15de239c0;  1 drivers
v0x55a15d540e90_0 .net "carry1", 0 0, L_0x55a15de242e0;  1 drivers
v0x55a15d540f80_0 .net "cin", 0 0, L_0x55a15de22c10;  alias, 1 drivers
v0x55a15d541020_0 .net "sum", 0 0, L_0x55a15de24150;  1 drivers
v0x55a15d5410c0_0 .net "sum0", 0 0, L_0x55a15de237b0;  1 drivers
S_0x55a15d53c170 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d53bf20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d53e320_0 .net "a", 0 0, L_0x55a15de24540;  alias, 1 drivers
v0x55a15d53e3c0_0 .net "b", 0 0, L_0x55a15de246f0;  alias, 1 drivers
v0x55a15d53e480_0 .net "carry", 0 0, L_0x55a15de239c0;  alias, 1 drivers
v0x55a15d53e520_0 .net "sum", 0 0, L_0x55a15de237b0;  alias, 1 drivers
S_0x55a15d53c3d0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d53c170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de23930 .functor NAND 1, L_0x55a15de24540, L_0x55a15de246f0, C4<1>, C4<1>;
L_0x55a15de239c0 .functor NAND 1, L_0x55a15de23930, L_0x55a15de23930, C4<1>, C4<1>;
v0x55a15d53c630_0 .net "in0", 0 0, L_0x55a15de24540;  alias, 1 drivers
v0x55a15d53c710_0 .net "in1", 0 0, L_0x55a15de246f0;  alias, 1 drivers
v0x55a15d53c7d0_0 .net "out", 0 0, L_0x55a15de239c0;  alias, 1 drivers
v0x55a15d53c870_0 .net "w0", 0 0, L_0x55a15de23930;  1 drivers
S_0x55a15d53c9b0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d53c170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de233b0 .functor NOT 1, L_0x55a15de246f0, C4<0>, C4<0>, C4<0>;
L_0x55a15de235b0 .functor NOT 1, L_0x55a15de24540, C4<0>, C4<0>, C4<0>;
v0x55a15d53de30_0 .net "in0", 0 0, L_0x55a15de24540;  alias, 1 drivers
v0x55a15d53df20_0 .net "in1", 0 0, L_0x55a15de246f0;  alias, 1 drivers
v0x55a15d53e030_0 .net "out", 0 0, L_0x55a15de237b0;  alias, 1 drivers
v0x55a15d53e0d0_0 .net "w0", 0 0, L_0x55a15de23340;  1 drivers
v0x55a15d53e1c0_0 .net "w1", 0 0, L_0x55a15de234f0;  1 drivers
S_0x55a15d53cbd0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d53c9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de232b0 .functor NAND 1, L_0x55a15de24540, L_0x55a15de233b0, C4<1>, C4<1>;
L_0x55a15de23340 .functor NAND 1, L_0x55a15de232b0, L_0x55a15de232b0, C4<1>, C4<1>;
v0x55a15d53ce30_0 .net "in0", 0 0, L_0x55a15de24540;  alias, 1 drivers
v0x55a15d53cef0_0 .net "in1", 0 0, L_0x55a15de233b0;  1 drivers
v0x55a15d53cf90_0 .net "out", 0 0, L_0x55a15de23340;  alias, 1 drivers
v0x55a15d53d060_0 .net "w0", 0 0, L_0x55a15de232b0;  1 drivers
S_0x55a15d53d1a0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d53c9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de23460 .functor NAND 1, L_0x55a15de235b0, L_0x55a15de246f0, C4<1>, C4<1>;
L_0x55a15de234f0 .functor NAND 1, L_0x55a15de23460, L_0x55a15de23460, C4<1>, C4<1>;
v0x55a15d53d3c0_0 .net "in0", 0 0, L_0x55a15de235b0;  1 drivers
v0x55a15d53d4a0_0 .net "in1", 0 0, L_0x55a15de246f0;  alias, 1 drivers
v0x55a15d53d590_0 .net "out", 0 0, L_0x55a15de234f0;  alias, 1 drivers
v0x55a15d53d660_0 .net "w0", 0 0, L_0x55a15de23460;  1 drivers
S_0x55a15d53d760 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d53c9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de23690 .functor NAND 1, L_0x55a15de23340, L_0x55a15de23340, C4<1>, C4<1>;
L_0x55a15de23720 .functor NAND 1, L_0x55a15de234f0, L_0x55a15de234f0, C4<1>, C4<1>;
L_0x55a15de237b0 .functor NAND 1, L_0x55a15de23690, L_0x55a15de23720, C4<1>, C4<1>;
v0x55a15d53d9b0_0 .net "in0", 0 0, L_0x55a15de23340;  alias, 1 drivers
v0x55a15d53da80_0 .net "in1", 0 0, L_0x55a15de234f0;  alias, 1 drivers
v0x55a15d53db50_0 .net "out", 0 0, L_0x55a15de237b0;  alias, 1 drivers
v0x55a15d53dc20_0 .net "w0", 0 0, L_0x55a15de23690;  1 drivers
v0x55a15d53dcc0_0 .net "w1", 0 0, L_0x55a15de23720;  1 drivers
S_0x55a15d53e630 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d53bf20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d540760_0 .net "a", 0 0, L_0x55a15de237b0;  alias, 1 drivers
v0x55a15d540800_0 .net "b", 0 0, L_0x55a15de22c10;  alias, 1 drivers
v0x55a15d540950_0 .net "carry", 0 0, L_0x55a15de242e0;  alias, 1 drivers
v0x55a15d5409f0_0 .net "sum", 0 0, L_0x55a15de24150;  alias, 1 drivers
S_0x55a15d53e890 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d53e630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de24250 .functor NAND 1, L_0x55a15de237b0, L_0x55a15de22c10, C4<1>, C4<1>;
L_0x55a15de242e0 .functor NAND 1, L_0x55a15de24250, L_0x55a15de24250, C4<1>, C4<1>;
v0x55a15d53ead0_0 .net "in0", 0 0, L_0x55a15de237b0;  alias, 1 drivers
v0x55a15d53eb90_0 .net "in1", 0 0, L_0x55a15de22c10;  alias, 1 drivers
v0x55a15d53ec50_0 .net "out", 0 0, L_0x55a15de242e0;  alias, 1 drivers
v0x55a15d53ecf0_0 .net "w0", 0 0, L_0x55a15de24250;  1 drivers
S_0x55a15d53edf0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d53e630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de23bf0 .functor NOT 1, L_0x55a15de22c10, C4<0>, C4<0>, C4<0>;
L_0x55a15de23f50 .functor NOT 1, L_0x55a15de237b0, C4<0>, C4<0>, C4<0>;
v0x55a15d5402e0_0 .net "in0", 0 0, L_0x55a15de237b0;  alias, 1 drivers
v0x55a15d540380_0 .net "in1", 0 0, L_0x55a15de22c10;  alias, 1 drivers
v0x55a15d540440_0 .net "out", 0 0, L_0x55a15de24150;  alias, 1 drivers
v0x55a15d540510_0 .net "w0", 0 0, L_0x55a15de23b30;  1 drivers
v0x55a15d540600_0 .net "w1", 0 0, L_0x55a15de23e90;  1 drivers
S_0x55a15d53f010 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d53edf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de23aa0 .functor NAND 1, L_0x55a15de237b0, L_0x55a15de23bf0, C4<1>, C4<1>;
L_0x55a15de23b30 .functor NAND 1, L_0x55a15de23aa0, L_0x55a15de23aa0, C4<1>, C4<1>;
v0x55a15d53f270_0 .net "in0", 0 0, L_0x55a15de237b0;  alias, 1 drivers
v0x55a15d53f3c0_0 .net "in1", 0 0, L_0x55a15de23bf0;  1 drivers
v0x55a15d53f480_0 .net "out", 0 0, L_0x55a15de23b30;  alias, 1 drivers
v0x55a15d53f550_0 .net "w0", 0 0, L_0x55a15de23aa0;  1 drivers
S_0x55a15d53f690 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d53edf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de23e00 .functor NAND 1, L_0x55a15de23f50, L_0x55a15de22c10, C4<1>, C4<1>;
L_0x55a15de23e90 .functor NAND 1, L_0x55a15de23e00, L_0x55a15de23e00, C4<1>, C4<1>;
v0x55a15d53f860_0 .net "in0", 0 0, L_0x55a15de23f50;  1 drivers
v0x55a15d53f940_0 .net "in1", 0 0, L_0x55a15de22c10;  alias, 1 drivers
v0x55a15d53fa50_0 .net "out", 0 0, L_0x55a15de23e90;  alias, 1 drivers
v0x55a15d53faf0_0 .net "w0", 0 0, L_0x55a15de23e00;  1 drivers
S_0x55a15d53fc10 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d53edf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de24030 .functor NAND 1, L_0x55a15de23b30, L_0x55a15de23b30, C4<1>, C4<1>;
L_0x55a15de240c0 .functor NAND 1, L_0x55a15de23e90, L_0x55a15de23e90, C4<1>, C4<1>;
L_0x55a15de24150 .functor NAND 1, L_0x55a15de24030, L_0x55a15de240c0, C4<1>, C4<1>;
v0x55a15d53fe60_0 .net "in0", 0 0, L_0x55a15de23b30;  alias, 1 drivers
v0x55a15d53ff30_0 .net "in1", 0 0, L_0x55a15de23e90;  alias, 1 drivers
v0x55a15d540000_0 .net "out", 0 0, L_0x55a15de24150;  alias, 1 drivers
v0x55a15d5400d0_0 .net "w0", 0 0, L_0x55a15de24030;  1 drivers
v0x55a15d540170_0 .net "w1", 0 0, L_0x55a15de240c0;  1 drivers
S_0x55a15d5411e0 .scope module, "fa24" "FULL_ADDER" 3 30, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de25ae0 .functor OR 1, L_0x55a15de25a50, L_0x55a15de25130, C4<0>, C4<0>;
v0x55a15d545ce0_0 .net "a", 0 0, L_0x55a15de25cb0;  1 drivers
v0x55a15d545e30_0 .net "b", 0 0, L_0x55a15de25e60;  1 drivers
v0x55a15d545f80_0 .net "carry", 0 0, L_0x55a15de25ae0;  alias, 1 drivers
v0x55a15d546020_0 .net "carry0", 0 0, L_0x55a15de25130;  1 drivers
v0x55a15d5460c0_0 .net "carry1", 0 0, L_0x55a15de25a50;  1 drivers
v0x55a15d5461b0_0 .net "cin", 0 0, L_0x55a15de24370;  alias, 1 drivers
v0x55a15d546250_0 .net "sum", 0 0, L_0x55a15de258c0;  1 drivers
v0x55a15d5462f0_0 .net "sum0", 0 0, L_0x55a15de24f20;  1 drivers
S_0x55a15d541430 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d5411e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d5435e0_0 .net "a", 0 0, L_0x55a15de25cb0;  alias, 1 drivers
v0x55a15d543680_0 .net "b", 0 0, L_0x55a15de25e60;  alias, 1 drivers
v0x55a15d543740_0 .net "carry", 0 0, L_0x55a15de25130;  alias, 1 drivers
v0x55a15d5437e0_0 .net "sum", 0 0, L_0x55a15de24f20;  alias, 1 drivers
S_0x55a15d541690 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d541430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de250a0 .functor NAND 1, L_0x55a15de25cb0, L_0x55a15de25e60, C4<1>, C4<1>;
L_0x55a15de25130 .functor NAND 1, L_0x55a15de250a0, L_0x55a15de250a0, C4<1>, C4<1>;
v0x55a15d5418f0_0 .net "in0", 0 0, L_0x55a15de25cb0;  alias, 1 drivers
v0x55a15d5419d0_0 .net "in1", 0 0, L_0x55a15de25e60;  alias, 1 drivers
v0x55a15d541a90_0 .net "out", 0 0, L_0x55a15de25130;  alias, 1 drivers
v0x55a15d541b30_0 .net "w0", 0 0, L_0x55a15de250a0;  1 drivers
S_0x55a15d541c70 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d541430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de24b20 .functor NOT 1, L_0x55a15de25e60, C4<0>, C4<0>, C4<0>;
L_0x55a15de24d20 .functor NOT 1, L_0x55a15de25cb0, C4<0>, C4<0>, C4<0>;
v0x55a15d5430f0_0 .net "in0", 0 0, L_0x55a15de25cb0;  alias, 1 drivers
v0x55a15d5431e0_0 .net "in1", 0 0, L_0x55a15de25e60;  alias, 1 drivers
v0x55a15d5432f0_0 .net "out", 0 0, L_0x55a15de24f20;  alias, 1 drivers
v0x55a15d543390_0 .net "w0", 0 0, L_0x55a15de24ab0;  1 drivers
v0x55a15d543480_0 .net "w1", 0 0, L_0x55a15de24c60;  1 drivers
S_0x55a15d541e90 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d541c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de24a20 .functor NAND 1, L_0x55a15de25cb0, L_0x55a15de24b20, C4<1>, C4<1>;
L_0x55a15de24ab0 .functor NAND 1, L_0x55a15de24a20, L_0x55a15de24a20, C4<1>, C4<1>;
v0x55a15d5420f0_0 .net "in0", 0 0, L_0x55a15de25cb0;  alias, 1 drivers
v0x55a15d5421b0_0 .net "in1", 0 0, L_0x55a15de24b20;  1 drivers
v0x55a15d542250_0 .net "out", 0 0, L_0x55a15de24ab0;  alias, 1 drivers
v0x55a15d542320_0 .net "w0", 0 0, L_0x55a15de24a20;  1 drivers
S_0x55a15d542460 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d541c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de24bd0 .functor NAND 1, L_0x55a15de24d20, L_0x55a15de25e60, C4<1>, C4<1>;
L_0x55a15de24c60 .functor NAND 1, L_0x55a15de24bd0, L_0x55a15de24bd0, C4<1>, C4<1>;
v0x55a15d542680_0 .net "in0", 0 0, L_0x55a15de24d20;  1 drivers
v0x55a15d542760_0 .net "in1", 0 0, L_0x55a15de25e60;  alias, 1 drivers
v0x55a15d542850_0 .net "out", 0 0, L_0x55a15de24c60;  alias, 1 drivers
v0x55a15d542920_0 .net "w0", 0 0, L_0x55a15de24bd0;  1 drivers
S_0x55a15d542a20 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d541c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de24e00 .functor NAND 1, L_0x55a15de24ab0, L_0x55a15de24ab0, C4<1>, C4<1>;
L_0x55a15de24e90 .functor NAND 1, L_0x55a15de24c60, L_0x55a15de24c60, C4<1>, C4<1>;
L_0x55a15de24f20 .functor NAND 1, L_0x55a15de24e00, L_0x55a15de24e90, C4<1>, C4<1>;
v0x55a15d542c70_0 .net "in0", 0 0, L_0x55a15de24ab0;  alias, 1 drivers
v0x55a15d542d40_0 .net "in1", 0 0, L_0x55a15de24c60;  alias, 1 drivers
v0x55a15d542e10_0 .net "out", 0 0, L_0x55a15de24f20;  alias, 1 drivers
v0x55a15d542ee0_0 .net "w0", 0 0, L_0x55a15de24e00;  1 drivers
v0x55a15d542f80_0 .net "w1", 0 0, L_0x55a15de24e90;  1 drivers
S_0x55a15d5438f0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d5411e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d545990_0 .net "a", 0 0, L_0x55a15de24f20;  alias, 1 drivers
v0x55a15d545a30_0 .net "b", 0 0, L_0x55a15de24370;  alias, 1 drivers
v0x55a15d545b80_0 .net "carry", 0 0, L_0x55a15de25a50;  alias, 1 drivers
v0x55a15d545c20_0 .net "sum", 0 0, L_0x55a15de258c0;  alias, 1 drivers
S_0x55a15d543b50 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d5438f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de259c0 .functor NAND 1, L_0x55a15de24f20, L_0x55a15de24370, C4<1>, C4<1>;
L_0x55a15de25a50 .functor NAND 1, L_0x55a15de259c0, L_0x55a15de259c0, C4<1>, C4<1>;
v0x55a15d543d90_0 .net "in0", 0 0, L_0x55a15de24f20;  alias, 1 drivers
v0x55a15d543e50_0 .net "in1", 0 0, L_0x55a15de24370;  alias, 1 drivers
v0x55a15d543f10_0 .net "out", 0 0, L_0x55a15de25a50;  alias, 1 drivers
v0x55a15d543fb0_0 .net "w0", 0 0, L_0x55a15de259c0;  1 drivers
S_0x55a15d5440b0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d5438f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de25360 .functor NOT 1, L_0x55a15de24370, C4<0>, C4<0>, C4<0>;
L_0x55a15de256c0 .functor NOT 1, L_0x55a15de24f20, C4<0>, C4<0>, C4<0>;
v0x55a15d545510_0 .net "in0", 0 0, L_0x55a15de24f20;  alias, 1 drivers
v0x55a15d5455b0_0 .net "in1", 0 0, L_0x55a15de24370;  alias, 1 drivers
v0x55a15d545670_0 .net "out", 0 0, L_0x55a15de258c0;  alias, 1 drivers
v0x55a15d545740_0 .net "w0", 0 0, L_0x55a15de252a0;  1 drivers
v0x55a15d545830_0 .net "w1", 0 0, L_0x55a15de25600;  1 drivers
S_0x55a15d5442d0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d5440b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de25210 .functor NAND 1, L_0x55a15de24f20, L_0x55a15de25360, C4<1>, C4<1>;
L_0x55a15de252a0 .functor NAND 1, L_0x55a15de25210, L_0x55a15de25210, C4<1>, C4<1>;
v0x55a15d544530_0 .net "in0", 0 0, L_0x55a15de24f20;  alias, 1 drivers
v0x55a15d5445f0_0 .net "in1", 0 0, L_0x55a15de25360;  1 drivers
v0x55a15d5446b0_0 .net "out", 0 0, L_0x55a15de252a0;  alias, 1 drivers
v0x55a15d544780_0 .net "w0", 0 0, L_0x55a15de25210;  1 drivers
S_0x55a15d5448c0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d5440b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de25570 .functor NAND 1, L_0x55a15de256c0, L_0x55a15de24370, C4<1>, C4<1>;
L_0x55a15de25600 .functor NAND 1, L_0x55a15de25570, L_0x55a15de25570, C4<1>, C4<1>;
v0x55a15d544a90_0 .net "in0", 0 0, L_0x55a15de256c0;  1 drivers
v0x55a15d544b70_0 .net "in1", 0 0, L_0x55a15de24370;  alias, 1 drivers
v0x55a15d544c80_0 .net "out", 0 0, L_0x55a15de25600;  alias, 1 drivers
v0x55a15d544d20_0 .net "w0", 0 0, L_0x55a15de25570;  1 drivers
S_0x55a15d544e40 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d5440b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de257a0 .functor NAND 1, L_0x55a15de252a0, L_0x55a15de252a0, C4<1>, C4<1>;
L_0x55a15de25830 .functor NAND 1, L_0x55a15de25600, L_0x55a15de25600, C4<1>, C4<1>;
L_0x55a15de258c0 .functor NAND 1, L_0x55a15de257a0, L_0x55a15de25830, C4<1>, C4<1>;
v0x55a15d545090_0 .net "in0", 0 0, L_0x55a15de252a0;  alias, 1 drivers
v0x55a15d545160_0 .net "in1", 0 0, L_0x55a15de25600;  alias, 1 drivers
v0x55a15d545230_0 .net "out", 0 0, L_0x55a15de258c0;  alias, 1 drivers
v0x55a15d545300_0 .net "w0", 0 0, L_0x55a15de257a0;  1 drivers
v0x55a15d5453a0_0 .net "w1", 0 0, L_0x55a15de25830;  1 drivers
S_0x55a15d546410 .scope module, "fa25" "FULL_ADDER" 3 31, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de27260 .functor OR 1, L_0x55a15de271d0, L_0x55a15de268b0, C4<0>, C4<0>;
v0x55a15d54afa0_0 .net "a", 0 0, L_0x55a15de27430;  1 drivers
v0x55a15d54b0f0_0 .net "b", 0 0, L_0x55a15de275e0;  1 drivers
v0x55a15d54b240_0 .net "carry", 0 0, L_0x55a15de27260;  alias, 1 drivers
v0x55a15d54b2e0_0 .net "carry0", 0 0, L_0x55a15de268b0;  1 drivers
v0x55a15d54b380_0 .net "carry1", 0 0, L_0x55a15de271d0;  1 drivers
v0x55a15d54b470_0 .net "cin", 0 0, L_0x55a15de25ae0;  alias, 1 drivers
v0x55a15d54b510_0 .net "sum", 0 0, L_0x55a15de27040;  1 drivers
v0x55a15d54b5b0_0 .net "sum0", 0 0, L_0x55a15de266a0;  1 drivers
S_0x55a15d546660 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d546410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d548810_0 .net "a", 0 0, L_0x55a15de27430;  alias, 1 drivers
v0x55a15d5488b0_0 .net "b", 0 0, L_0x55a15de275e0;  alias, 1 drivers
v0x55a15d548970_0 .net "carry", 0 0, L_0x55a15de268b0;  alias, 1 drivers
v0x55a15d548a10_0 .net "sum", 0 0, L_0x55a15de266a0;  alias, 1 drivers
S_0x55a15d5468c0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d546660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de26820 .functor NAND 1, L_0x55a15de27430, L_0x55a15de275e0, C4<1>, C4<1>;
L_0x55a15de268b0 .functor NAND 1, L_0x55a15de26820, L_0x55a15de26820, C4<1>, C4<1>;
v0x55a15d546b20_0 .net "in0", 0 0, L_0x55a15de27430;  alias, 1 drivers
v0x55a15d546c00_0 .net "in1", 0 0, L_0x55a15de275e0;  alias, 1 drivers
v0x55a15d546cc0_0 .net "out", 0 0, L_0x55a15de268b0;  alias, 1 drivers
v0x55a15d546d60_0 .net "w0", 0 0, L_0x55a15de26820;  1 drivers
S_0x55a15d546ea0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d546660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de262a0 .functor NOT 1, L_0x55a15de275e0, C4<0>, C4<0>, C4<0>;
L_0x55a15de264a0 .functor NOT 1, L_0x55a15de27430, C4<0>, C4<0>, C4<0>;
v0x55a15d548320_0 .net "in0", 0 0, L_0x55a15de27430;  alias, 1 drivers
v0x55a15d548410_0 .net "in1", 0 0, L_0x55a15de275e0;  alias, 1 drivers
v0x55a15d548520_0 .net "out", 0 0, L_0x55a15de266a0;  alias, 1 drivers
v0x55a15d5485c0_0 .net "w0", 0 0, L_0x55a15de26230;  1 drivers
v0x55a15d5486b0_0 .net "w1", 0 0, L_0x55a15de263e0;  1 drivers
S_0x55a15d5470c0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d546ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de261a0 .functor NAND 1, L_0x55a15de27430, L_0x55a15de262a0, C4<1>, C4<1>;
L_0x55a15de26230 .functor NAND 1, L_0x55a15de261a0, L_0x55a15de261a0, C4<1>, C4<1>;
v0x55a15d547320_0 .net "in0", 0 0, L_0x55a15de27430;  alias, 1 drivers
v0x55a15d5473e0_0 .net "in1", 0 0, L_0x55a15de262a0;  1 drivers
v0x55a15d547480_0 .net "out", 0 0, L_0x55a15de26230;  alias, 1 drivers
v0x55a15d547550_0 .net "w0", 0 0, L_0x55a15de261a0;  1 drivers
S_0x55a15d547690 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d546ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de26350 .functor NAND 1, L_0x55a15de264a0, L_0x55a15de275e0, C4<1>, C4<1>;
L_0x55a15de263e0 .functor NAND 1, L_0x55a15de26350, L_0x55a15de26350, C4<1>, C4<1>;
v0x55a15d5478b0_0 .net "in0", 0 0, L_0x55a15de264a0;  1 drivers
v0x55a15d547990_0 .net "in1", 0 0, L_0x55a15de275e0;  alias, 1 drivers
v0x55a15d547a80_0 .net "out", 0 0, L_0x55a15de263e0;  alias, 1 drivers
v0x55a15d547b50_0 .net "w0", 0 0, L_0x55a15de26350;  1 drivers
S_0x55a15d547c50 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d546ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de26580 .functor NAND 1, L_0x55a15de26230, L_0x55a15de26230, C4<1>, C4<1>;
L_0x55a15de26610 .functor NAND 1, L_0x55a15de263e0, L_0x55a15de263e0, C4<1>, C4<1>;
L_0x55a15de266a0 .functor NAND 1, L_0x55a15de26580, L_0x55a15de26610, C4<1>, C4<1>;
v0x55a15d547ea0_0 .net "in0", 0 0, L_0x55a15de26230;  alias, 1 drivers
v0x55a15d547f70_0 .net "in1", 0 0, L_0x55a15de263e0;  alias, 1 drivers
v0x55a15d548040_0 .net "out", 0 0, L_0x55a15de266a0;  alias, 1 drivers
v0x55a15d548110_0 .net "w0", 0 0, L_0x55a15de26580;  1 drivers
v0x55a15d5481b0_0 .net "w1", 0 0, L_0x55a15de26610;  1 drivers
S_0x55a15d548b20 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d546410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d54ac50_0 .net "a", 0 0, L_0x55a15de266a0;  alias, 1 drivers
v0x55a15d54acf0_0 .net "b", 0 0, L_0x55a15de25ae0;  alias, 1 drivers
v0x55a15d54ae40_0 .net "carry", 0 0, L_0x55a15de271d0;  alias, 1 drivers
v0x55a15d54aee0_0 .net "sum", 0 0, L_0x55a15de27040;  alias, 1 drivers
S_0x55a15d548d80 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d548b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de27140 .functor NAND 1, L_0x55a15de266a0, L_0x55a15de25ae0, C4<1>, C4<1>;
L_0x55a15de271d0 .functor NAND 1, L_0x55a15de27140, L_0x55a15de27140, C4<1>, C4<1>;
v0x55a15d548fc0_0 .net "in0", 0 0, L_0x55a15de266a0;  alias, 1 drivers
v0x55a15d549080_0 .net "in1", 0 0, L_0x55a15de25ae0;  alias, 1 drivers
v0x55a15d549140_0 .net "out", 0 0, L_0x55a15de271d0;  alias, 1 drivers
v0x55a15d5491e0_0 .net "w0", 0 0, L_0x55a15de27140;  1 drivers
S_0x55a15d5492e0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d548b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de26ae0 .functor NOT 1, L_0x55a15de25ae0, C4<0>, C4<0>, C4<0>;
L_0x55a15de26e40 .functor NOT 1, L_0x55a15de266a0, C4<0>, C4<0>, C4<0>;
v0x55a15d54a7d0_0 .net "in0", 0 0, L_0x55a15de266a0;  alias, 1 drivers
v0x55a15d54a870_0 .net "in1", 0 0, L_0x55a15de25ae0;  alias, 1 drivers
v0x55a15d54a930_0 .net "out", 0 0, L_0x55a15de27040;  alias, 1 drivers
v0x55a15d54aa00_0 .net "w0", 0 0, L_0x55a15de26a20;  1 drivers
v0x55a15d54aaf0_0 .net "w1", 0 0, L_0x55a15de26d80;  1 drivers
S_0x55a15d549500 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d5492e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de26990 .functor NAND 1, L_0x55a15de266a0, L_0x55a15de26ae0, C4<1>, C4<1>;
L_0x55a15de26a20 .functor NAND 1, L_0x55a15de26990, L_0x55a15de26990, C4<1>, C4<1>;
v0x55a15d549760_0 .net "in0", 0 0, L_0x55a15de266a0;  alias, 1 drivers
v0x55a15d5498b0_0 .net "in1", 0 0, L_0x55a15de26ae0;  1 drivers
v0x55a15d549970_0 .net "out", 0 0, L_0x55a15de26a20;  alias, 1 drivers
v0x55a15d549a40_0 .net "w0", 0 0, L_0x55a15de26990;  1 drivers
S_0x55a15d549b80 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d5492e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de26cf0 .functor NAND 1, L_0x55a15de26e40, L_0x55a15de25ae0, C4<1>, C4<1>;
L_0x55a15de26d80 .functor NAND 1, L_0x55a15de26cf0, L_0x55a15de26cf0, C4<1>, C4<1>;
v0x55a15d549d50_0 .net "in0", 0 0, L_0x55a15de26e40;  1 drivers
v0x55a15d549e30_0 .net "in1", 0 0, L_0x55a15de25ae0;  alias, 1 drivers
v0x55a15d549f40_0 .net "out", 0 0, L_0x55a15de26d80;  alias, 1 drivers
v0x55a15d549fe0_0 .net "w0", 0 0, L_0x55a15de26cf0;  1 drivers
S_0x55a15d54a100 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d5492e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de26f20 .functor NAND 1, L_0x55a15de26a20, L_0x55a15de26a20, C4<1>, C4<1>;
L_0x55a15de26fb0 .functor NAND 1, L_0x55a15de26d80, L_0x55a15de26d80, C4<1>, C4<1>;
L_0x55a15de27040 .functor NAND 1, L_0x55a15de26f20, L_0x55a15de26fb0, C4<1>, C4<1>;
v0x55a15d54a350_0 .net "in0", 0 0, L_0x55a15de26a20;  alias, 1 drivers
v0x55a15d54a420_0 .net "in1", 0 0, L_0x55a15de26d80;  alias, 1 drivers
v0x55a15d54a4f0_0 .net "out", 0 0, L_0x55a15de27040;  alias, 1 drivers
v0x55a15d54a5c0_0 .net "w0", 0 0, L_0x55a15de26f20;  1 drivers
v0x55a15d54a660_0 .net "w1", 0 0, L_0x55a15de26fb0;  1 drivers
S_0x55a15d54b6d0 .scope module, "fa26" "FULL_ADDER" 3 32, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de28940 .functor OR 1, L_0x55a15de288b0, L_0x55a15de28020, C4<0>, C4<0>;
v0x55a15d550260_0 .net "a", 0 0, L_0x55a15de28b10;  1 drivers
v0x55a15d5503b0_0 .net "b", 0 0, L_0x55a15de28cc0;  1 drivers
v0x55a15d550500_0 .net "carry", 0 0, L_0x55a15de28940;  alias, 1 drivers
v0x55a15d5505a0_0 .net "carry0", 0 0, L_0x55a15de28020;  1 drivers
v0x55a15d550640_0 .net "carry1", 0 0, L_0x55a15de288b0;  1 drivers
v0x55a15d550730_0 .net "cin", 0 0, L_0x55a15de27260;  alias, 1 drivers
v0x55a15d5507d0_0 .net "sum", 0 0, L_0x55a15de28720;  1 drivers
v0x55a15d550870_0 .net "sum0", 0 0, L_0x55a15de27e30;  1 drivers
S_0x55a15d54b920 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d54b6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d54dad0_0 .net "a", 0 0, L_0x55a15de28b10;  alias, 1 drivers
v0x55a15d54db70_0 .net "b", 0 0, L_0x55a15de28cc0;  alias, 1 drivers
v0x55a15d54dc30_0 .net "carry", 0 0, L_0x55a15de28020;  alias, 1 drivers
v0x55a15d54dcd0_0 .net "sum", 0 0, L_0x55a15de27e30;  alias, 1 drivers
S_0x55a15d54bb80 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d54b920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de27fb0 .functor NAND 1, L_0x55a15de28b10, L_0x55a15de28cc0, C4<1>, C4<1>;
L_0x55a15de28020 .functor NAND 1, L_0x55a15de27fb0, L_0x55a15de27fb0, C4<1>, C4<1>;
v0x55a15d54bde0_0 .net "in0", 0 0, L_0x55a15de28b10;  alias, 1 drivers
v0x55a15d54bec0_0 .net "in1", 0 0, L_0x55a15de28cc0;  alias, 1 drivers
v0x55a15d54bf80_0 .net "out", 0 0, L_0x55a15de28020;  alias, 1 drivers
v0x55a15d54c020_0 .net "w0", 0 0, L_0x55a15de27fb0;  1 drivers
S_0x55a15d54c160 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d54b920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de27a30 .functor NOT 1, L_0x55a15de28cc0, C4<0>, C4<0>, C4<0>;
L_0x55a15de27c30 .functor NOT 1, L_0x55a15de28b10, C4<0>, C4<0>, C4<0>;
v0x55a15d54d5e0_0 .net "in0", 0 0, L_0x55a15de28b10;  alias, 1 drivers
v0x55a15d54d6d0_0 .net "in1", 0 0, L_0x55a15de28cc0;  alias, 1 drivers
v0x55a15d54d7e0_0 .net "out", 0 0, L_0x55a15de27e30;  alias, 1 drivers
v0x55a15d54d880_0 .net "w0", 0 0, L_0x55a15de279c0;  1 drivers
v0x55a15d54d970_0 .net "w1", 0 0, L_0x55a15de27b70;  1 drivers
S_0x55a15d54c380 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d54c160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de27930 .functor NAND 1, L_0x55a15de28b10, L_0x55a15de27a30, C4<1>, C4<1>;
L_0x55a15de279c0 .functor NAND 1, L_0x55a15de27930, L_0x55a15de27930, C4<1>, C4<1>;
v0x55a15d54c5e0_0 .net "in0", 0 0, L_0x55a15de28b10;  alias, 1 drivers
v0x55a15d54c6a0_0 .net "in1", 0 0, L_0x55a15de27a30;  1 drivers
v0x55a15d54c740_0 .net "out", 0 0, L_0x55a15de279c0;  alias, 1 drivers
v0x55a15d54c810_0 .net "w0", 0 0, L_0x55a15de27930;  1 drivers
S_0x55a15d54c950 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d54c160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de27ae0 .functor NAND 1, L_0x55a15de27c30, L_0x55a15de28cc0, C4<1>, C4<1>;
L_0x55a15de27b70 .functor NAND 1, L_0x55a15de27ae0, L_0x55a15de27ae0, C4<1>, C4<1>;
v0x55a15d54cb70_0 .net "in0", 0 0, L_0x55a15de27c30;  1 drivers
v0x55a15d54cc50_0 .net "in1", 0 0, L_0x55a15de28cc0;  alias, 1 drivers
v0x55a15d54cd40_0 .net "out", 0 0, L_0x55a15de27b70;  alias, 1 drivers
v0x55a15d54ce10_0 .net "w0", 0 0, L_0x55a15de27ae0;  1 drivers
S_0x55a15d54cf10 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d54c160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de27d10 .functor NAND 1, L_0x55a15de279c0, L_0x55a15de279c0, C4<1>, C4<1>;
L_0x55a15de27da0 .functor NAND 1, L_0x55a15de27b70, L_0x55a15de27b70, C4<1>, C4<1>;
L_0x55a15de27e30 .functor NAND 1, L_0x55a15de27d10, L_0x55a15de27da0, C4<1>, C4<1>;
v0x55a15d54d160_0 .net "in0", 0 0, L_0x55a15de279c0;  alias, 1 drivers
v0x55a15d54d230_0 .net "in1", 0 0, L_0x55a15de27b70;  alias, 1 drivers
v0x55a15d54d300_0 .net "out", 0 0, L_0x55a15de27e30;  alias, 1 drivers
v0x55a15d54d3d0_0 .net "w0", 0 0, L_0x55a15de27d10;  1 drivers
v0x55a15d54d470_0 .net "w1", 0 0, L_0x55a15de27da0;  1 drivers
S_0x55a15d54dde0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d54b6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d54ff10_0 .net "a", 0 0, L_0x55a15de27e30;  alias, 1 drivers
v0x55a15d54ffb0_0 .net "b", 0 0, L_0x55a15de27260;  alias, 1 drivers
v0x55a15d550100_0 .net "carry", 0 0, L_0x55a15de288b0;  alias, 1 drivers
v0x55a15d5501a0_0 .net "sum", 0 0, L_0x55a15de28720;  alias, 1 drivers
S_0x55a15d54e040 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d54dde0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de28820 .functor NAND 1, L_0x55a15de27e30, L_0x55a15de27260, C4<1>, C4<1>;
L_0x55a15de288b0 .functor NAND 1, L_0x55a15de28820, L_0x55a15de28820, C4<1>, C4<1>;
v0x55a15d54e280_0 .net "in0", 0 0, L_0x55a15de27e30;  alias, 1 drivers
v0x55a15d54e340_0 .net "in1", 0 0, L_0x55a15de27260;  alias, 1 drivers
v0x55a15d54e400_0 .net "out", 0 0, L_0x55a15de288b0;  alias, 1 drivers
v0x55a15d54e4a0_0 .net "w0", 0 0, L_0x55a15de28820;  1 drivers
S_0x55a15d54e5a0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d54dde0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de281c0 .functor NOT 1, L_0x55a15de27260, C4<0>, C4<0>, C4<0>;
L_0x55a15de28520 .functor NOT 1, L_0x55a15de27e30, C4<0>, C4<0>, C4<0>;
v0x55a15d54fa90_0 .net "in0", 0 0, L_0x55a15de27e30;  alias, 1 drivers
v0x55a15d54fb30_0 .net "in1", 0 0, L_0x55a15de27260;  alias, 1 drivers
v0x55a15d54fbf0_0 .net "out", 0 0, L_0x55a15de28720;  alias, 1 drivers
v0x55a15d54fcc0_0 .net "w0", 0 0, L_0x55a15de28100;  1 drivers
v0x55a15d54fdb0_0 .net "w1", 0 0, L_0x55a15de28460;  1 drivers
S_0x55a15d54e7c0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d54e5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de28090 .functor NAND 1, L_0x55a15de27e30, L_0x55a15de281c0, C4<1>, C4<1>;
L_0x55a15de28100 .functor NAND 1, L_0x55a15de28090, L_0x55a15de28090, C4<1>, C4<1>;
v0x55a15d54ea20_0 .net "in0", 0 0, L_0x55a15de27e30;  alias, 1 drivers
v0x55a15d54eb70_0 .net "in1", 0 0, L_0x55a15de281c0;  1 drivers
v0x55a15d54ec30_0 .net "out", 0 0, L_0x55a15de28100;  alias, 1 drivers
v0x55a15d54ed00_0 .net "w0", 0 0, L_0x55a15de28090;  1 drivers
S_0x55a15d54ee40 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d54e5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de283d0 .functor NAND 1, L_0x55a15de28520, L_0x55a15de27260, C4<1>, C4<1>;
L_0x55a15de28460 .functor NAND 1, L_0x55a15de283d0, L_0x55a15de283d0, C4<1>, C4<1>;
v0x55a15d54f010_0 .net "in0", 0 0, L_0x55a15de28520;  1 drivers
v0x55a15d54f0f0_0 .net "in1", 0 0, L_0x55a15de27260;  alias, 1 drivers
v0x55a15d54f200_0 .net "out", 0 0, L_0x55a15de28460;  alias, 1 drivers
v0x55a15d54f2a0_0 .net "w0", 0 0, L_0x55a15de283d0;  1 drivers
S_0x55a15d54f3c0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d54e5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de28600 .functor NAND 1, L_0x55a15de28100, L_0x55a15de28100, C4<1>, C4<1>;
L_0x55a15de28690 .functor NAND 1, L_0x55a15de28460, L_0x55a15de28460, C4<1>, C4<1>;
L_0x55a15de28720 .functor NAND 1, L_0x55a15de28600, L_0x55a15de28690, C4<1>, C4<1>;
v0x55a15d54f610_0 .net "in0", 0 0, L_0x55a15de28100;  alias, 1 drivers
v0x55a15d54f6e0_0 .net "in1", 0 0, L_0x55a15de28460;  alias, 1 drivers
v0x55a15d54f7b0_0 .net "out", 0 0, L_0x55a15de28720;  alias, 1 drivers
v0x55a15d54f880_0 .net "w0", 0 0, L_0x55a15de28600;  1 drivers
v0x55a15d54f920_0 .net "w1", 0 0, L_0x55a15de28690;  1 drivers
S_0x55a15d550990 .scope module, "fa27" "FULL_ADDER" 3 33, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de2a0e0 .functor OR 1, L_0x55a15de2a050, L_0x55a15de29730, C4<0>, C4<0>;
v0x55a15d555520_0 .net "a", 0 0, L_0x55a15de2a2b0;  1 drivers
v0x55a15d555670_0 .net "b", 0 0, L_0x55a15de2a460;  1 drivers
v0x55a15d5557c0_0 .net "carry", 0 0, L_0x55a15de2a0e0;  alias, 1 drivers
v0x55a15d555860_0 .net "carry0", 0 0, L_0x55a15de29730;  1 drivers
v0x55a15d555900_0 .net "carry1", 0 0, L_0x55a15de2a050;  1 drivers
v0x55a15d5559f0_0 .net "cin", 0 0, L_0x55a15de28940;  alias, 1 drivers
v0x55a15d555a90_0 .net "sum", 0 0, L_0x55a15de29ec0;  1 drivers
v0x55a15d555b30_0 .net "sum0", 0 0, L_0x55a15de29520;  1 drivers
S_0x55a15d550be0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d550990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d552d90_0 .net "a", 0 0, L_0x55a15de2a2b0;  alias, 1 drivers
v0x55a15d552e30_0 .net "b", 0 0, L_0x55a15de2a460;  alias, 1 drivers
v0x55a15d552ef0_0 .net "carry", 0 0, L_0x55a15de29730;  alias, 1 drivers
v0x55a15d552f90_0 .net "sum", 0 0, L_0x55a15de29520;  alias, 1 drivers
S_0x55a15d550e40 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d550be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de296a0 .functor NAND 1, L_0x55a15de2a2b0, L_0x55a15de2a460, C4<1>, C4<1>;
L_0x55a15de29730 .functor NAND 1, L_0x55a15de296a0, L_0x55a15de296a0, C4<1>, C4<1>;
v0x55a15d5510a0_0 .net "in0", 0 0, L_0x55a15de2a2b0;  alias, 1 drivers
v0x55a15d551180_0 .net "in1", 0 0, L_0x55a15de2a460;  alias, 1 drivers
v0x55a15d551240_0 .net "out", 0 0, L_0x55a15de29730;  alias, 1 drivers
v0x55a15d5512e0_0 .net "w0", 0 0, L_0x55a15de296a0;  1 drivers
S_0x55a15d551420 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d550be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de29120 .functor NOT 1, L_0x55a15de2a460, C4<0>, C4<0>, C4<0>;
L_0x55a15de29320 .functor NOT 1, L_0x55a15de2a2b0, C4<0>, C4<0>, C4<0>;
v0x55a15d5528a0_0 .net "in0", 0 0, L_0x55a15de2a2b0;  alias, 1 drivers
v0x55a15d552990_0 .net "in1", 0 0, L_0x55a15de2a460;  alias, 1 drivers
v0x55a15d552aa0_0 .net "out", 0 0, L_0x55a15de29520;  alias, 1 drivers
v0x55a15d552b40_0 .net "w0", 0 0, L_0x55a15de290b0;  1 drivers
v0x55a15d552c30_0 .net "w1", 0 0, L_0x55a15de29260;  1 drivers
S_0x55a15d551640 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d551420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de29020 .functor NAND 1, L_0x55a15de2a2b0, L_0x55a15de29120, C4<1>, C4<1>;
L_0x55a15de290b0 .functor NAND 1, L_0x55a15de29020, L_0x55a15de29020, C4<1>, C4<1>;
v0x55a15d5518a0_0 .net "in0", 0 0, L_0x55a15de2a2b0;  alias, 1 drivers
v0x55a15d551960_0 .net "in1", 0 0, L_0x55a15de29120;  1 drivers
v0x55a15d551a00_0 .net "out", 0 0, L_0x55a15de290b0;  alias, 1 drivers
v0x55a15d551ad0_0 .net "w0", 0 0, L_0x55a15de29020;  1 drivers
S_0x55a15d551c10 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d551420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de291d0 .functor NAND 1, L_0x55a15de29320, L_0x55a15de2a460, C4<1>, C4<1>;
L_0x55a15de29260 .functor NAND 1, L_0x55a15de291d0, L_0x55a15de291d0, C4<1>, C4<1>;
v0x55a15d551e30_0 .net "in0", 0 0, L_0x55a15de29320;  1 drivers
v0x55a15d551f10_0 .net "in1", 0 0, L_0x55a15de2a460;  alias, 1 drivers
v0x55a15d552000_0 .net "out", 0 0, L_0x55a15de29260;  alias, 1 drivers
v0x55a15d5520d0_0 .net "w0", 0 0, L_0x55a15de291d0;  1 drivers
S_0x55a15d5521d0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d551420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de29400 .functor NAND 1, L_0x55a15de290b0, L_0x55a15de290b0, C4<1>, C4<1>;
L_0x55a15de29490 .functor NAND 1, L_0x55a15de29260, L_0x55a15de29260, C4<1>, C4<1>;
L_0x55a15de29520 .functor NAND 1, L_0x55a15de29400, L_0x55a15de29490, C4<1>, C4<1>;
v0x55a15d552420_0 .net "in0", 0 0, L_0x55a15de290b0;  alias, 1 drivers
v0x55a15d5524f0_0 .net "in1", 0 0, L_0x55a15de29260;  alias, 1 drivers
v0x55a15d5525c0_0 .net "out", 0 0, L_0x55a15de29520;  alias, 1 drivers
v0x55a15d552690_0 .net "w0", 0 0, L_0x55a15de29400;  1 drivers
v0x55a15d552730_0 .net "w1", 0 0, L_0x55a15de29490;  1 drivers
S_0x55a15d5530a0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d550990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d5551d0_0 .net "a", 0 0, L_0x55a15de29520;  alias, 1 drivers
v0x55a15d555270_0 .net "b", 0 0, L_0x55a15de28940;  alias, 1 drivers
v0x55a15d5553c0_0 .net "carry", 0 0, L_0x55a15de2a050;  alias, 1 drivers
v0x55a15d555460_0 .net "sum", 0 0, L_0x55a15de29ec0;  alias, 1 drivers
S_0x55a15d553300 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d5530a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de29fc0 .functor NAND 1, L_0x55a15de29520, L_0x55a15de28940, C4<1>, C4<1>;
L_0x55a15de2a050 .functor NAND 1, L_0x55a15de29fc0, L_0x55a15de29fc0, C4<1>, C4<1>;
v0x55a15d553540_0 .net "in0", 0 0, L_0x55a15de29520;  alias, 1 drivers
v0x55a15d553600_0 .net "in1", 0 0, L_0x55a15de28940;  alias, 1 drivers
v0x55a15d5536c0_0 .net "out", 0 0, L_0x55a15de2a050;  alias, 1 drivers
v0x55a15d553760_0 .net "w0", 0 0, L_0x55a15de29fc0;  1 drivers
S_0x55a15d553860 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d5530a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de29960 .functor NOT 1, L_0x55a15de28940, C4<0>, C4<0>, C4<0>;
L_0x55a15de29cc0 .functor NOT 1, L_0x55a15de29520, C4<0>, C4<0>, C4<0>;
v0x55a15d554d50_0 .net "in0", 0 0, L_0x55a15de29520;  alias, 1 drivers
v0x55a15d554df0_0 .net "in1", 0 0, L_0x55a15de28940;  alias, 1 drivers
v0x55a15d554eb0_0 .net "out", 0 0, L_0x55a15de29ec0;  alias, 1 drivers
v0x55a15d554f80_0 .net "w0", 0 0, L_0x55a15de298a0;  1 drivers
v0x55a15d555070_0 .net "w1", 0 0, L_0x55a15de29c00;  1 drivers
S_0x55a15d553a80 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d553860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de29810 .functor NAND 1, L_0x55a15de29520, L_0x55a15de29960, C4<1>, C4<1>;
L_0x55a15de298a0 .functor NAND 1, L_0x55a15de29810, L_0x55a15de29810, C4<1>, C4<1>;
v0x55a15d553ce0_0 .net "in0", 0 0, L_0x55a15de29520;  alias, 1 drivers
v0x55a15d553e30_0 .net "in1", 0 0, L_0x55a15de29960;  1 drivers
v0x55a15d553ef0_0 .net "out", 0 0, L_0x55a15de298a0;  alias, 1 drivers
v0x55a15d553fc0_0 .net "w0", 0 0, L_0x55a15de29810;  1 drivers
S_0x55a15d554100 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d553860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de29b70 .functor NAND 1, L_0x55a15de29cc0, L_0x55a15de28940, C4<1>, C4<1>;
L_0x55a15de29c00 .functor NAND 1, L_0x55a15de29b70, L_0x55a15de29b70, C4<1>, C4<1>;
v0x55a15d5542d0_0 .net "in0", 0 0, L_0x55a15de29cc0;  1 drivers
v0x55a15d5543b0_0 .net "in1", 0 0, L_0x55a15de28940;  alias, 1 drivers
v0x55a15d5544c0_0 .net "out", 0 0, L_0x55a15de29c00;  alias, 1 drivers
v0x55a15d554560_0 .net "w0", 0 0, L_0x55a15de29b70;  1 drivers
S_0x55a15d554680 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d553860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de29da0 .functor NAND 1, L_0x55a15de298a0, L_0x55a15de298a0, C4<1>, C4<1>;
L_0x55a15de29e30 .functor NAND 1, L_0x55a15de29c00, L_0x55a15de29c00, C4<1>, C4<1>;
L_0x55a15de29ec0 .functor NAND 1, L_0x55a15de29da0, L_0x55a15de29e30, C4<1>, C4<1>;
v0x55a15d5548d0_0 .net "in0", 0 0, L_0x55a15de298a0;  alias, 1 drivers
v0x55a15d5549a0_0 .net "in1", 0 0, L_0x55a15de29c00;  alias, 1 drivers
v0x55a15d554a70_0 .net "out", 0 0, L_0x55a15de29ec0;  alias, 1 drivers
v0x55a15d554b40_0 .net "w0", 0 0, L_0x55a15de29da0;  1 drivers
v0x55a15d554be0_0 .net "w1", 0 0, L_0x55a15de29e30;  1 drivers
S_0x55a15d555c50 .scope module, "fa28" "FULL_ADDER" 3 34, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de2bca0 .functor OR 1, L_0x55a15de2bc10, L_0x55a15de2b2f0, C4<0>, C4<0>;
v0x55a15d55a7e0_0 .net "a", 0 0, L_0x55a15de2be70;  1 drivers
v0x55a15d55a930_0 .net "b", 0 0, L_0x55a15de2c020;  1 drivers
v0x55a15d55aa80_0 .net "carry", 0 0, L_0x55a15de2bca0;  alias, 1 drivers
v0x55a15d55ab20_0 .net "carry0", 0 0, L_0x55a15de2b2f0;  1 drivers
v0x55a15d55abc0_0 .net "carry1", 0 0, L_0x55a15de2bc10;  1 drivers
v0x55a15d55acb0_0 .net "cin", 0 0, L_0x55a15de2a0e0;  alias, 1 drivers
v0x55a15d55ad50_0 .net "sum", 0 0, L_0x55a15de2ba80;  1 drivers
v0x55a15d55adf0_0 .net "sum0", 0 0, L_0x55a15de2b0e0;  1 drivers
S_0x55a15d555ea0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d555c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d558050_0 .net "a", 0 0, L_0x55a15de2be70;  alias, 1 drivers
v0x55a15d5580f0_0 .net "b", 0 0, L_0x55a15de2c020;  alias, 1 drivers
v0x55a15d5581b0_0 .net "carry", 0 0, L_0x55a15de2b2f0;  alias, 1 drivers
v0x55a15d558250_0 .net "sum", 0 0, L_0x55a15de2b0e0;  alias, 1 drivers
S_0x55a15d556100 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d555ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2b260 .functor NAND 1, L_0x55a15de2be70, L_0x55a15de2c020, C4<1>, C4<1>;
L_0x55a15de2b2f0 .functor NAND 1, L_0x55a15de2b260, L_0x55a15de2b260, C4<1>, C4<1>;
v0x55a15d556360_0 .net "in0", 0 0, L_0x55a15de2be70;  alias, 1 drivers
v0x55a15d556440_0 .net "in1", 0 0, L_0x55a15de2c020;  alias, 1 drivers
v0x55a15d556500_0 .net "out", 0 0, L_0x55a15de2b2f0;  alias, 1 drivers
v0x55a15d5565a0_0 .net "w0", 0 0, L_0x55a15de2b260;  1 drivers
S_0x55a15d5566e0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d555ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2ace0 .functor NOT 1, L_0x55a15de2c020, C4<0>, C4<0>, C4<0>;
L_0x55a15de2aee0 .functor NOT 1, L_0x55a15de2be70, C4<0>, C4<0>, C4<0>;
v0x55a15d557b60_0 .net "in0", 0 0, L_0x55a15de2be70;  alias, 1 drivers
v0x55a15d557c50_0 .net "in1", 0 0, L_0x55a15de2c020;  alias, 1 drivers
v0x55a15d557d60_0 .net "out", 0 0, L_0x55a15de2b0e0;  alias, 1 drivers
v0x55a15d557e00_0 .net "w0", 0 0, L_0x55a15de2ac70;  1 drivers
v0x55a15d557ef0_0 .net "w1", 0 0, L_0x55a15de2ae20;  1 drivers
S_0x55a15d556900 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d5566e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2abe0 .functor NAND 1, L_0x55a15de2be70, L_0x55a15de2ace0, C4<1>, C4<1>;
L_0x55a15de2ac70 .functor NAND 1, L_0x55a15de2abe0, L_0x55a15de2abe0, C4<1>, C4<1>;
v0x55a15d556b60_0 .net "in0", 0 0, L_0x55a15de2be70;  alias, 1 drivers
v0x55a15d556c20_0 .net "in1", 0 0, L_0x55a15de2ace0;  1 drivers
v0x55a15d556cc0_0 .net "out", 0 0, L_0x55a15de2ac70;  alias, 1 drivers
v0x55a15d556d90_0 .net "w0", 0 0, L_0x55a15de2abe0;  1 drivers
S_0x55a15d556ed0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d5566e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2ad90 .functor NAND 1, L_0x55a15de2aee0, L_0x55a15de2c020, C4<1>, C4<1>;
L_0x55a15de2ae20 .functor NAND 1, L_0x55a15de2ad90, L_0x55a15de2ad90, C4<1>, C4<1>;
v0x55a15d5570f0_0 .net "in0", 0 0, L_0x55a15de2aee0;  1 drivers
v0x55a15d5571d0_0 .net "in1", 0 0, L_0x55a15de2c020;  alias, 1 drivers
v0x55a15d5572c0_0 .net "out", 0 0, L_0x55a15de2ae20;  alias, 1 drivers
v0x55a15d557390_0 .net "w0", 0 0, L_0x55a15de2ad90;  1 drivers
S_0x55a15d557490 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d5566e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2afc0 .functor NAND 1, L_0x55a15de2ac70, L_0x55a15de2ac70, C4<1>, C4<1>;
L_0x55a15de2b050 .functor NAND 1, L_0x55a15de2ae20, L_0x55a15de2ae20, C4<1>, C4<1>;
L_0x55a15de2b0e0 .functor NAND 1, L_0x55a15de2afc0, L_0x55a15de2b050, C4<1>, C4<1>;
v0x55a15d5576e0_0 .net "in0", 0 0, L_0x55a15de2ac70;  alias, 1 drivers
v0x55a15d5577b0_0 .net "in1", 0 0, L_0x55a15de2ae20;  alias, 1 drivers
v0x55a15d557880_0 .net "out", 0 0, L_0x55a15de2b0e0;  alias, 1 drivers
v0x55a15d557950_0 .net "w0", 0 0, L_0x55a15de2afc0;  1 drivers
v0x55a15d5579f0_0 .net "w1", 0 0, L_0x55a15de2b050;  1 drivers
S_0x55a15d558360 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d555c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d55a490_0 .net "a", 0 0, L_0x55a15de2b0e0;  alias, 1 drivers
v0x55a15d55a530_0 .net "b", 0 0, L_0x55a15de2a0e0;  alias, 1 drivers
v0x55a15d55a680_0 .net "carry", 0 0, L_0x55a15de2bc10;  alias, 1 drivers
v0x55a15d55a720_0 .net "sum", 0 0, L_0x55a15de2ba80;  alias, 1 drivers
S_0x55a15d5585c0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d558360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2bb80 .functor NAND 1, L_0x55a15de2b0e0, L_0x55a15de2a0e0, C4<1>, C4<1>;
L_0x55a15de2bc10 .functor NAND 1, L_0x55a15de2bb80, L_0x55a15de2bb80, C4<1>, C4<1>;
v0x55a15d558800_0 .net "in0", 0 0, L_0x55a15de2b0e0;  alias, 1 drivers
v0x55a15d5588c0_0 .net "in1", 0 0, L_0x55a15de2a0e0;  alias, 1 drivers
v0x55a15d558980_0 .net "out", 0 0, L_0x55a15de2bc10;  alias, 1 drivers
v0x55a15d558a20_0 .net "w0", 0 0, L_0x55a15de2bb80;  1 drivers
S_0x55a15d558b20 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d558360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2b520 .functor NOT 1, L_0x55a15de2a0e0, C4<0>, C4<0>, C4<0>;
L_0x55a15de2b880 .functor NOT 1, L_0x55a15de2b0e0, C4<0>, C4<0>, C4<0>;
v0x55a15d55a010_0 .net "in0", 0 0, L_0x55a15de2b0e0;  alias, 1 drivers
v0x55a15d55a0b0_0 .net "in1", 0 0, L_0x55a15de2a0e0;  alias, 1 drivers
v0x55a15d55a170_0 .net "out", 0 0, L_0x55a15de2ba80;  alias, 1 drivers
v0x55a15d55a240_0 .net "w0", 0 0, L_0x55a15de2b460;  1 drivers
v0x55a15d55a330_0 .net "w1", 0 0, L_0x55a15de2b7c0;  1 drivers
S_0x55a15d558d40 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d558b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2b3d0 .functor NAND 1, L_0x55a15de2b0e0, L_0x55a15de2b520, C4<1>, C4<1>;
L_0x55a15de2b460 .functor NAND 1, L_0x55a15de2b3d0, L_0x55a15de2b3d0, C4<1>, C4<1>;
v0x55a15d558fa0_0 .net "in0", 0 0, L_0x55a15de2b0e0;  alias, 1 drivers
v0x55a15d5590f0_0 .net "in1", 0 0, L_0x55a15de2b520;  1 drivers
v0x55a15d5591b0_0 .net "out", 0 0, L_0x55a15de2b460;  alias, 1 drivers
v0x55a15d559280_0 .net "w0", 0 0, L_0x55a15de2b3d0;  1 drivers
S_0x55a15d5593c0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d558b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2b730 .functor NAND 1, L_0x55a15de2b880, L_0x55a15de2a0e0, C4<1>, C4<1>;
L_0x55a15de2b7c0 .functor NAND 1, L_0x55a15de2b730, L_0x55a15de2b730, C4<1>, C4<1>;
v0x55a15d559590_0 .net "in0", 0 0, L_0x55a15de2b880;  1 drivers
v0x55a15d559670_0 .net "in1", 0 0, L_0x55a15de2a0e0;  alias, 1 drivers
v0x55a15d559780_0 .net "out", 0 0, L_0x55a15de2b7c0;  alias, 1 drivers
v0x55a15d559820_0 .net "w0", 0 0, L_0x55a15de2b730;  1 drivers
S_0x55a15d559940 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d558b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2b960 .functor NAND 1, L_0x55a15de2b460, L_0x55a15de2b460, C4<1>, C4<1>;
L_0x55a15de2b9f0 .functor NAND 1, L_0x55a15de2b7c0, L_0x55a15de2b7c0, C4<1>, C4<1>;
L_0x55a15de2ba80 .functor NAND 1, L_0x55a15de2b960, L_0x55a15de2b9f0, C4<1>, C4<1>;
v0x55a15d559b90_0 .net "in0", 0 0, L_0x55a15de2b460;  alias, 1 drivers
v0x55a15d559c60_0 .net "in1", 0 0, L_0x55a15de2b7c0;  alias, 1 drivers
v0x55a15d559d30_0 .net "out", 0 0, L_0x55a15de2ba80;  alias, 1 drivers
v0x55a15d559e00_0 .net "w0", 0 0, L_0x55a15de2b960;  1 drivers
v0x55a15d559ea0_0 .net "w1", 0 0, L_0x55a15de2b9f0;  1 drivers
S_0x55a15d55af10 .scope module, "fa29" "FULL_ADDER" 3 35, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de2d460 .functor OR 1, L_0x55a15de2d3d0, L_0x55a15de2cab0, C4<0>, C4<0>;
v0x55a15d55faa0_0 .net "a", 0 0, L_0x55a15de2d630;  1 drivers
v0x55a15d55fbf0_0 .net "b", 0 0, L_0x55a15de2d7e0;  1 drivers
v0x55a15d55fd40_0 .net "carry", 0 0, L_0x55a15de2d460;  alias, 1 drivers
v0x55a15d55fde0_0 .net "carry0", 0 0, L_0x55a15de2cab0;  1 drivers
v0x55a15d55fe80_0 .net "carry1", 0 0, L_0x55a15de2d3d0;  1 drivers
v0x55a15d55ff70_0 .net "cin", 0 0, L_0x55a15de2bca0;  alias, 1 drivers
v0x55a15d560010_0 .net "sum", 0 0, L_0x55a15de2d240;  1 drivers
v0x55a15d5600b0_0 .net "sum0", 0 0, L_0x55a15de2c8a0;  1 drivers
S_0x55a15d55b160 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d55af10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d55d310_0 .net "a", 0 0, L_0x55a15de2d630;  alias, 1 drivers
v0x55a15d55d3b0_0 .net "b", 0 0, L_0x55a15de2d7e0;  alias, 1 drivers
v0x55a15d55d470_0 .net "carry", 0 0, L_0x55a15de2cab0;  alias, 1 drivers
v0x55a15d55d510_0 .net "sum", 0 0, L_0x55a15de2c8a0;  alias, 1 drivers
S_0x55a15d55b3c0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d55b160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2ca20 .functor NAND 1, L_0x55a15de2d630, L_0x55a15de2d7e0, C4<1>, C4<1>;
L_0x55a15de2cab0 .functor NAND 1, L_0x55a15de2ca20, L_0x55a15de2ca20, C4<1>, C4<1>;
v0x55a15d55b620_0 .net "in0", 0 0, L_0x55a15de2d630;  alias, 1 drivers
v0x55a15d55b700_0 .net "in1", 0 0, L_0x55a15de2d7e0;  alias, 1 drivers
v0x55a15d55b7c0_0 .net "out", 0 0, L_0x55a15de2cab0;  alias, 1 drivers
v0x55a15d55b860_0 .net "w0", 0 0, L_0x55a15de2ca20;  1 drivers
S_0x55a15d55b9a0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d55b160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2c4a0 .functor NOT 1, L_0x55a15de2d7e0, C4<0>, C4<0>, C4<0>;
L_0x55a15de2c6a0 .functor NOT 1, L_0x55a15de2d630, C4<0>, C4<0>, C4<0>;
v0x55a15d55ce20_0 .net "in0", 0 0, L_0x55a15de2d630;  alias, 1 drivers
v0x55a15d55cf10_0 .net "in1", 0 0, L_0x55a15de2d7e0;  alias, 1 drivers
v0x55a15d55d020_0 .net "out", 0 0, L_0x55a15de2c8a0;  alias, 1 drivers
v0x55a15d55d0c0_0 .net "w0", 0 0, L_0x55a15de2c430;  1 drivers
v0x55a15d55d1b0_0 .net "w1", 0 0, L_0x55a15de2c5e0;  1 drivers
S_0x55a15d55bbc0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d55b9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2c3a0 .functor NAND 1, L_0x55a15de2d630, L_0x55a15de2c4a0, C4<1>, C4<1>;
L_0x55a15de2c430 .functor NAND 1, L_0x55a15de2c3a0, L_0x55a15de2c3a0, C4<1>, C4<1>;
v0x55a15d55be20_0 .net "in0", 0 0, L_0x55a15de2d630;  alias, 1 drivers
v0x55a15d55bee0_0 .net "in1", 0 0, L_0x55a15de2c4a0;  1 drivers
v0x55a15d55bf80_0 .net "out", 0 0, L_0x55a15de2c430;  alias, 1 drivers
v0x55a15d55c050_0 .net "w0", 0 0, L_0x55a15de2c3a0;  1 drivers
S_0x55a15d55c190 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d55b9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2c550 .functor NAND 1, L_0x55a15de2c6a0, L_0x55a15de2d7e0, C4<1>, C4<1>;
L_0x55a15de2c5e0 .functor NAND 1, L_0x55a15de2c550, L_0x55a15de2c550, C4<1>, C4<1>;
v0x55a15d55c3b0_0 .net "in0", 0 0, L_0x55a15de2c6a0;  1 drivers
v0x55a15d55c490_0 .net "in1", 0 0, L_0x55a15de2d7e0;  alias, 1 drivers
v0x55a15d55c580_0 .net "out", 0 0, L_0x55a15de2c5e0;  alias, 1 drivers
v0x55a15d55c650_0 .net "w0", 0 0, L_0x55a15de2c550;  1 drivers
S_0x55a15d55c750 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d55b9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2c780 .functor NAND 1, L_0x55a15de2c430, L_0x55a15de2c430, C4<1>, C4<1>;
L_0x55a15de2c810 .functor NAND 1, L_0x55a15de2c5e0, L_0x55a15de2c5e0, C4<1>, C4<1>;
L_0x55a15de2c8a0 .functor NAND 1, L_0x55a15de2c780, L_0x55a15de2c810, C4<1>, C4<1>;
v0x55a15d55c9a0_0 .net "in0", 0 0, L_0x55a15de2c430;  alias, 1 drivers
v0x55a15d55ca70_0 .net "in1", 0 0, L_0x55a15de2c5e0;  alias, 1 drivers
v0x55a15d55cb40_0 .net "out", 0 0, L_0x55a15de2c8a0;  alias, 1 drivers
v0x55a15d55cc10_0 .net "w0", 0 0, L_0x55a15de2c780;  1 drivers
v0x55a15d55ccb0_0 .net "w1", 0 0, L_0x55a15de2c810;  1 drivers
S_0x55a15d55d620 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d55af10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d55f750_0 .net "a", 0 0, L_0x55a15de2c8a0;  alias, 1 drivers
v0x55a15d55f7f0_0 .net "b", 0 0, L_0x55a15de2bca0;  alias, 1 drivers
v0x55a15d55f940_0 .net "carry", 0 0, L_0x55a15de2d3d0;  alias, 1 drivers
v0x55a15d55f9e0_0 .net "sum", 0 0, L_0x55a15de2d240;  alias, 1 drivers
S_0x55a15d55d880 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d55d620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2d340 .functor NAND 1, L_0x55a15de2c8a0, L_0x55a15de2bca0, C4<1>, C4<1>;
L_0x55a15de2d3d0 .functor NAND 1, L_0x55a15de2d340, L_0x55a15de2d340, C4<1>, C4<1>;
v0x55a15d55dac0_0 .net "in0", 0 0, L_0x55a15de2c8a0;  alias, 1 drivers
v0x55a15d55db80_0 .net "in1", 0 0, L_0x55a15de2bca0;  alias, 1 drivers
v0x55a15d55dc40_0 .net "out", 0 0, L_0x55a15de2d3d0;  alias, 1 drivers
v0x55a15d55dce0_0 .net "w0", 0 0, L_0x55a15de2d340;  1 drivers
S_0x55a15d55dde0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d55d620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2cce0 .functor NOT 1, L_0x55a15de2bca0, C4<0>, C4<0>, C4<0>;
L_0x55a15de2d040 .functor NOT 1, L_0x55a15de2c8a0, C4<0>, C4<0>, C4<0>;
v0x55a15d55f2d0_0 .net "in0", 0 0, L_0x55a15de2c8a0;  alias, 1 drivers
v0x55a15d55f370_0 .net "in1", 0 0, L_0x55a15de2bca0;  alias, 1 drivers
v0x55a15d55f430_0 .net "out", 0 0, L_0x55a15de2d240;  alias, 1 drivers
v0x55a15d55f500_0 .net "w0", 0 0, L_0x55a15de2cc20;  1 drivers
v0x55a15d55f5f0_0 .net "w1", 0 0, L_0x55a15de2cf80;  1 drivers
S_0x55a15d55e000 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d55dde0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2cb90 .functor NAND 1, L_0x55a15de2c8a0, L_0x55a15de2cce0, C4<1>, C4<1>;
L_0x55a15de2cc20 .functor NAND 1, L_0x55a15de2cb90, L_0x55a15de2cb90, C4<1>, C4<1>;
v0x55a15d55e260_0 .net "in0", 0 0, L_0x55a15de2c8a0;  alias, 1 drivers
v0x55a15d55e3b0_0 .net "in1", 0 0, L_0x55a15de2cce0;  1 drivers
v0x55a15d55e470_0 .net "out", 0 0, L_0x55a15de2cc20;  alias, 1 drivers
v0x55a15d55e540_0 .net "w0", 0 0, L_0x55a15de2cb90;  1 drivers
S_0x55a15d55e680 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d55dde0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2cef0 .functor NAND 1, L_0x55a15de2d040, L_0x55a15de2bca0, C4<1>, C4<1>;
L_0x55a15de2cf80 .functor NAND 1, L_0x55a15de2cef0, L_0x55a15de2cef0, C4<1>, C4<1>;
v0x55a15d55e850_0 .net "in0", 0 0, L_0x55a15de2d040;  1 drivers
v0x55a15d55e930_0 .net "in1", 0 0, L_0x55a15de2bca0;  alias, 1 drivers
v0x55a15d55ea40_0 .net "out", 0 0, L_0x55a15de2cf80;  alias, 1 drivers
v0x55a15d55eae0_0 .net "w0", 0 0, L_0x55a15de2cef0;  1 drivers
S_0x55a15d55ec00 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d55dde0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2d120 .functor NAND 1, L_0x55a15de2cc20, L_0x55a15de2cc20, C4<1>, C4<1>;
L_0x55a15de2d1b0 .functor NAND 1, L_0x55a15de2cf80, L_0x55a15de2cf80, C4<1>, C4<1>;
L_0x55a15de2d240 .functor NAND 1, L_0x55a15de2d120, L_0x55a15de2d1b0, C4<1>, C4<1>;
v0x55a15d55ee50_0 .net "in0", 0 0, L_0x55a15de2cc20;  alias, 1 drivers
v0x55a15d55ef20_0 .net "in1", 0 0, L_0x55a15de2cf80;  alias, 1 drivers
v0x55a15d55eff0_0 .net "out", 0 0, L_0x55a15de2d240;  alias, 1 drivers
v0x55a15d55f0c0_0 .net "w0", 0 0, L_0x55a15de2d120;  1 drivers
v0x55a15d55f160_0 .net "w1", 0 0, L_0x55a15de2d1b0;  1 drivers
S_0x55a15d5601d0 .scope module, "fa3" "FULL_ADDER" 3 8, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de08db0 .functor OR 1, L_0x55a15de08d40, L_0x55a15de08540, C4<0>, C4<0>;
v0x55a15d564d60_0 .net "a", 0 0, L_0x55a15de08f40;  1 drivers
v0x55a15d564eb0_0 .net "b", 0 0, L_0x55a15de090f0;  1 drivers
v0x55a15d565000_0 .net "carry", 0 0, L_0x55a15de08db0;  alias, 1 drivers
v0x55a15d5650a0_0 .net "carry0", 0 0, L_0x55a15de08540;  1 drivers
v0x55a15d565140_0 .net "carry1", 0 0, L_0x55a15de08d40;  1 drivers
v0x55a15d565230_0 .net "cin", 0 0, L_0x55a15de079f0;  alias, 1 drivers
v0x55a15d5652d0_0 .net "sum", 0 0, L_0x55a15de08bd0;  1 drivers
v0x55a15d565370_0 .net "sum0", 0 0, L_0x55a15de08350;  1 drivers
S_0x55a15d560420 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d5601d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d5625d0_0 .net "a", 0 0, L_0x55a15de08f40;  alias, 1 drivers
v0x55a15d562670_0 .net "b", 0 0, L_0x55a15de090f0;  alias, 1 drivers
v0x55a15d562730_0 .net "carry", 0 0, L_0x55a15de08540;  alias, 1 drivers
v0x55a15d5627d0_0 .net "sum", 0 0, L_0x55a15de08350;  alias, 1 drivers
S_0x55a15d560680 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d560420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de084d0 .functor NAND 1, L_0x55a15de08f40, L_0x55a15de090f0, C4<1>, C4<1>;
L_0x55a15de08540 .functor NAND 1, L_0x55a15de084d0, L_0x55a15de084d0, C4<1>, C4<1>;
v0x55a15d5608e0_0 .net "in0", 0 0, L_0x55a15de08f40;  alias, 1 drivers
v0x55a15d5609c0_0 .net "in1", 0 0, L_0x55a15de090f0;  alias, 1 drivers
v0x55a15d560a80_0 .net "out", 0 0, L_0x55a15de08540;  alias, 1 drivers
v0x55a15d560b20_0 .net "w0", 0 0, L_0x55a15de084d0;  1 drivers
S_0x55a15d560c60 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d560420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de07fc0 .functor NOT 1, L_0x55a15de090f0, C4<0>, C4<0>, C4<0>;
L_0x55a15de081b0 .functor NOT 1, L_0x55a15de08f40, C4<0>, C4<0>, C4<0>;
v0x55a15d5620e0_0 .net "in0", 0 0, L_0x55a15de08f40;  alias, 1 drivers
v0x55a15d5621d0_0 .net "in1", 0 0, L_0x55a15de090f0;  alias, 1 drivers
v0x55a15d5622e0_0 .net "out", 0 0, L_0x55a15de08350;  alias, 1 drivers
v0x55a15d562380_0 .net "w0", 0 0, L_0x55a15de07f50;  1 drivers
v0x55a15d562470_0 .net "w1", 0 0, L_0x55a15de080f0;  1 drivers
S_0x55a15d560e80 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d560c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de07ee0 .functor NAND 1, L_0x55a15de08f40, L_0x55a15de07fc0, C4<1>, C4<1>;
L_0x55a15de07f50 .functor NAND 1, L_0x55a15de07ee0, L_0x55a15de07ee0, C4<1>, C4<1>;
v0x55a15d5610e0_0 .net "in0", 0 0, L_0x55a15de08f40;  alias, 1 drivers
v0x55a15d5611a0_0 .net "in1", 0 0, L_0x55a15de07fc0;  1 drivers
v0x55a15d561240_0 .net "out", 0 0, L_0x55a15de07f50;  alias, 1 drivers
v0x55a15d561310_0 .net "w0", 0 0, L_0x55a15de07ee0;  1 drivers
S_0x55a15d561450 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d560c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de08080 .functor NAND 1, L_0x55a15de081b0, L_0x55a15de090f0, C4<1>, C4<1>;
L_0x55a15de080f0 .functor NAND 1, L_0x55a15de08080, L_0x55a15de08080, C4<1>, C4<1>;
v0x55a15d561670_0 .net "in0", 0 0, L_0x55a15de081b0;  1 drivers
v0x55a15d561750_0 .net "in1", 0 0, L_0x55a15de090f0;  alias, 1 drivers
v0x55a15d561840_0 .net "out", 0 0, L_0x55a15de080f0;  alias, 1 drivers
v0x55a15d561910_0 .net "w0", 0 0, L_0x55a15de08080;  1 drivers
S_0x55a15d561a10 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d560c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de08270 .functor NAND 1, L_0x55a15de07f50, L_0x55a15de07f50, C4<1>, C4<1>;
L_0x55a15de082e0 .functor NAND 1, L_0x55a15de080f0, L_0x55a15de080f0, C4<1>, C4<1>;
L_0x55a15de08350 .functor NAND 1, L_0x55a15de08270, L_0x55a15de082e0, C4<1>, C4<1>;
v0x55a15d561c60_0 .net "in0", 0 0, L_0x55a15de07f50;  alias, 1 drivers
v0x55a15d561d30_0 .net "in1", 0 0, L_0x55a15de080f0;  alias, 1 drivers
v0x55a15d561e00_0 .net "out", 0 0, L_0x55a15de08350;  alias, 1 drivers
v0x55a15d561ed0_0 .net "w0", 0 0, L_0x55a15de08270;  1 drivers
v0x55a15d561f70_0 .net "w1", 0 0, L_0x55a15de082e0;  1 drivers
S_0x55a15d5628e0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d5601d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d564a10_0 .net "a", 0 0, L_0x55a15de08350;  alias, 1 drivers
v0x55a15d564ab0_0 .net "b", 0 0, L_0x55a15de079f0;  alias, 1 drivers
v0x55a15d564c00_0 .net "carry", 0 0, L_0x55a15de08d40;  alias, 1 drivers
v0x55a15d564ca0_0 .net "sum", 0 0, L_0x55a15de08bd0;  alias, 1 drivers
S_0x55a15d562b40 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d5628e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de08cd0 .functor NAND 1, L_0x55a15de08350, L_0x55a15de079f0, C4<1>, C4<1>;
L_0x55a15de08d40 .functor NAND 1, L_0x55a15de08cd0, L_0x55a15de08cd0, C4<1>, C4<1>;
v0x55a15d562d80_0 .net "in0", 0 0, L_0x55a15de08350;  alias, 1 drivers
v0x55a15d562e40_0 .net "in1", 0 0, L_0x55a15de079f0;  alias, 1 drivers
v0x55a15d562f00_0 .net "out", 0 0, L_0x55a15de08d40;  alias, 1 drivers
v0x55a15d562fa0_0 .net "w0", 0 0, L_0x55a15de08cd0;  1 drivers
S_0x55a15d5630a0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d5628e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de08730 .functor NOT 1, L_0x55a15de079f0, C4<0>, C4<0>, C4<0>;
L_0x55a15de08a30 .functor NOT 1, L_0x55a15de08350, C4<0>, C4<0>, C4<0>;
v0x55a15d564590_0 .net "in0", 0 0, L_0x55a15de08350;  alias, 1 drivers
v0x55a15d564630_0 .net "in1", 0 0, L_0x55a15de079f0;  alias, 1 drivers
v0x55a15d5646f0_0 .net "out", 0 0, L_0x55a15de08bd0;  alias, 1 drivers
v0x55a15d5647c0_0 .net "w0", 0 0, L_0x55a15de08670;  1 drivers
v0x55a15d5648b0_0 .net "w1", 0 0, L_0x55a15de08970;  1 drivers
S_0x55a15d5632c0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d5630a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de08600 .functor NAND 1, L_0x55a15de08350, L_0x55a15de08730, C4<1>, C4<1>;
L_0x55a15de08670 .functor NAND 1, L_0x55a15de08600, L_0x55a15de08600, C4<1>, C4<1>;
v0x55a15d563520_0 .net "in0", 0 0, L_0x55a15de08350;  alias, 1 drivers
v0x55a15d563670_0 .net "in1", 0 0, L_0x55a15de08730;  1 drivers
v0x55a15d563730_0 .net "out", 0 0, L_0x55a15de08670;  alias, 1 drivers
v0x55a15d563800_0 .net "w0", 0 0, L_0x55a15de08600;  1 drivers
S_0x55a15d563940 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d5630a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de08900 .functor NAND 1, L_0x55a15de08a30, L_0x55a15de079f0, C4<1>, C4<1>;
L_0x55a15de08970 .functor NAND 1, L_0x55a15de08900, L_0x55a15de08900, C4<1>, C4<1>;
v0x55a15d563b10_0 .net "in0", 0 0, L_0x55a15de08a30;  1 drivers
v0x55a15d563bf0_0 .net "in1", 0 0, L_0x55a15de079f0;  alias, 1 drivers
v0x55a15d563d00_0 .net "out", 0 0, L_0x55a15de08970;  alias, 1 drivers
v0x55a15d563da0_0 .net "w0", 0 0, L_0x55a15de08900;  1 drivers
S_0x55a15d563ec0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d5630a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de08af0 .functor NAND 1, L_0x55a15de08670, L_0x55a15de08670, C4<1>, C4<1>;
L_0x55a15de08b60 .functor NAND 1, L_0x55a15de08970, L_0x55a15de08970, C4<1>, C4<1>;
L_0x55a15de08bd0 .functor NAND 1, L_0x55a15de08af0, L_0x55a15de08b60, C4<1>, C4<1>;
v0x55a15d564110_0 .net "in0", 0 0, L_0x55a15de08670;  alias, 1 drivers
v0x55a15d5641e0_0 .net "in1", 0 0, L_0x55a15de08970;  alias, 1 drivers
v0x55a15d5642b0_0 .net "out", 0 0, L_0x55a15de08bd0;  alias, 1 drivers
v0x55a15d564380_0 .net "w0", 0 0, L_0x55a15de08af0;  1 drivers
v0x55a15d564420_0 .net "w1", 0 0, L_0x55a15de08b60;  1 drivers
S_0x55a15d565490 .scope module, "fa30" "FULL_ADDER" 3 36, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de2ec30 .functor OR 1, L_0x55a15de2eba0, L_0x55a15de2e280, C4<0>, C4<0>;
v0x55a15d56a020_0 .net "a", 0 0, L_0x55a15de2ee00;  1 drivers
v0x55a15d56a170_0 .net "b", 0 0, L_0x55a15de2efb0;  1 drivers
v0x55a15d56a2c0_0 .net "carry", 0 0, L_0x55a15de2ec30;  alias, 1 drivers
v0x55a15d56a360_0 .net "carry0", 0 0, L_0x55a15de2e280;  1 drivers
v0x55a15d56a400_0 .net "carry1", 0 0, L_0x55a15de2eba0;  1 drivers
v0x55a15d56a4f0_0 .net "cin", 0 0, L_0x55a15de2d460;  alias, 1 drivers
v0x55a15d56a590_0 .net "sum", 0 0, L_0x55a15de2ea10;  1 drivers
v0x55a15d56a630_0 .net "sum0", 0 0, L_0x55a15de2e070;  1 drivers
S_0x55a15d5656e0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d565490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d567890_0 .net "a", 0 0, L_0x55a15de2ee00;  alias, 1 drivers
v0x55a15d567930_0 .net "b", 0 0, L_0x55a15de2efb0;  alias, 1 drivers
v0x55a15d5679f0_0 .net "carry", 0 0, L_0x55a15de2e280;  alias, 1 drivers
v0x55a15d567a90_0 .net "sum", 0 0, L_0x55a15de2e070;  alias, 1 drivers
S_0x55a15d565940 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d5656e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2e1f0 .functor NAND 1, L_0x55a15de2ee00, L_0x55a15de2efb0, C4<1>, C4<1>;
L_0x55a15de2e280 .functor NAND 1, L_0x55a15de2e1f0, L_0x55a15de2e1f0, C4<1>, C4<1>;
v0x55a15d565ba0_0 .net "in0", 0 0, L_0x55a15de2ee00;  alias, 1 drivers
v0x55a15d565c80_0 .net "in1", 0 0, L_0x55a15de2efb0;  alias, 1 drivers
v0x55a15d565d40_0 .net "out", 0 0, L_0x55a15de2e280;  alias, 1 drivers
v0x55a15d565de0_0 .net "w0", 0 0, L_0x55a15de2e1f0;  1 drivers
S_0x55a15d565f20 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d5656e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2dc70 .functor NOT 1, L_0x55a15de2efb0, C4<0>, C4<0>, C4<0>;
L_0x55a15de2de70 .functor NOT 1, L_0x55a15de2ee00, C4<0>, C4<0>, C4<0>;
v0x55a15d5673a0_0 .net "in0", 0 0, L_0x55a15de2ee00;  alias, 1 drivers
v0x55a15d567490_0 .net "in1", 0 0, L_0x55a15de2efb0;  alias, 1 drivers
v0x55a15d5675a0_0 .net "out", 0 0, L_0x55a15de2e070;  alias, 1 drivers
v0x55a15d567640_0 .net "w0", 0 0, L_0x55a15de2dc00;  1 drivers
v0x55a15d567730_0 .net "w1", 0 0, L_0x55a15de2ddb0;  1 drivers
S_0x55a15d566140 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d565f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2db70 .functor NAND 1, L_0x55a15de2ee00, L_0x55a15de2dc70, C4<1>, C4<1>;
L_0x55a15de2dc00 .functor NAND 1, L_0x55a15de2db70, L_0x55a15de2db70, C4<1>, C4<1>;
v0x55a15d5663a0_0 .net "in0", 0 0, L_0x55a15de2ee00;  alias, 1 drivers
v0x55a15d566460_0 .net "in1", 0 0, L_0x55a15de2dc70;  1 drivers
v0x55a15d566500_0 .net "out", 0 0, L_0x55a15de2dc00;  alias, 1 drivers
v0x55a15d5665d0_0 .net "w0", 0 0, L_0x55a15de2db70;  1 drivers
S_0x55a15d566710 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d565f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2dd20 .functor NAND 1, L_0x55a15de2de70, L_0x55a15de2efb0, C4<1>, C4<1>;
L_0x55a15de2ddb0 .functor NAND 1, L_0x55a15de2dd20, L_0x55a15de2dd20, C4<1>, C4<1>;
v0x55a15d566930_0 .net "in0", 0 0, L_0x55a15de2de70;  1 drivers
v0x55a15d566a10_0 .net "in1", 0 0, L_0x55a15de2efb0;  alias, 1 drivers
v0x55a15d566b00_0 .net "out", 0 0, L_0x55a15de2ddb0;  alias, 1 drivers
v0x55a15d566bd0_0 .net "w0", 0 0, L_0x55a15de2dd20;  1 drivers
S_0x55a15d566cd0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d565f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2df50 .functor NAND 1, L_0x55a15de2dc00, L_0x55a15de2dc00, C4<1>, C4<1>;
L_0x55a15de2dfe0 .functor NAND 1, L_0x55a15de2ddb0, L_0x55a15de2ddb0, C4<1>, C4<1>;
L_0x55a15de2e070 .functor NAND 1, L_0x55a15de2df50, L_0x55a15de2dfe0, C4<1>, C4<1>;
v0x55a15d566f20_0 .net "in0", 0 0, L_0x55a15de2dc00;  alias, 1 drivers
v0x55a15d566ff0_0 .net "in1", 0 0, L_0x55a15de2ddb0;  alias, 1 drivers
v0x55a15d5670c0_0 .net "out", 0 0, L_0x55a15de2e070;  alias, 1 drivers
v0x55a15d567190_0 .net "w0", 0 0, L_0x55a15de2df50;  1 drivers
v0x55a15d567230_0 .net "w1", 0 0, L_0x55a15de2dfe0;  1 drivers
S_0x55a15d567ba0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d565490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d569cd0_0 .net "a", 0 0, L_0x55a15de2e070;  alias, 1 drivers
v0x55a15d569d70_0 .net "b", 0 0, L_0x55a15de2d460;  alias, 1 drivers
v0x55a15d569ec0_0 .net "carry", 0 0, L_0x55a15de2eba0;  alias, 1 drivers
v0x55a15d569f60_0 .net "sum", 0 0, L_0x55a15de2ea10;  alias, 1 drivers
S_0x55a15d567e00 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d567ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2eb10 .functor NAND 1, L_0x55a15de2e070, L_0x55a15de2d460, C4<1>, C4<1>;
L_0x55a15de2eba0 .functor NAND 1, L_0x55a15de2eb10, L_0x55a15de2eb10, C4<1>, C4<1>;
v0x55a15d568040_0 .net "in0", 0 0, L_0x55a15de2e070;  alias, 1 drivers
v0x55a15d568100_0 .net "in1", 0 0, L_0x55a15de2d460;  alias, 1 drivers
v0x55a15d5681c0_0 .net "out", 0 0, L_0x55a15de2eba0;  alias, 1 drivers
v0x55a15d568260_0 .net "w0", 0 0, L_0x55a15de2eb10;  1 drivers
S_0x55a15d568360 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d567ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2e4b0 .functor NOT 1, L_0x55a15de2d460, C4<0>, C4<0>, C4<0>;
L_0x55a15de2e810 .functor NOT 1, L_0x55a15de2e070, C4<0>, C4<0>, C4<0>;
v0x55a15d569850_0 .net "in0", 0 0, L_0x55a15de2e070;  alias, 1 drivers
v0x55a15d5698f0_0 .net "in1", 0 0, L_0x55a15de2d460;  alias, 1 drivers
v0x55a15d5699b0_0 .net "out", 0 0, L_0x55a15de2ea10;  alias, 1 drivers
v0x55a15d569a80_0 .net "w0", 0 0, L_0x55a15de2e3f0;  1 drivers
v0x55a15d569b70_0 .net "w1", 0 0, L_0x55a15de2e750;  1 drivers
S_0x55a15d568580 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d568360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2e360 .functor NAND 1, L_0x55a15de2e070, L_0x55a15de2e4b0, C4<1>, C4<1>;
L_0x55a15de2e3f0 .functor NAND 1, L_0x55a15de2e360, L_0x55a15de2e360, C4<1>, C4<1>;
v0x55a15d5687e0_0 .net "in0", 0 0, L_0x55a15de2e070;  alias, 1 drivers
v0x55a15d568930_0 .net "in1", 0 0, L_0x55a15de2e4b0;  1 drivers
v0x55a15d5689f0_0 .net "out", 0 0, L_0x55a15de2e3f0;  alias, 1 drivers
v0x55a15d568ac0_0 .net "w0", 0 0, L_0x55a15de2e360;  1 drivers
S_0x55a15d568c00 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d568360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2e6c0 .functor NAND 1, L_0x55a15de2e810, L_0x55a15de2d460, C4<1>, C4<1>;
L_0x55a15de2e750 .functor NAND 1, L_0x55a15de2e6c0, L_0x55a15de2e6c0, C4<1>, C4<1>;
v0x55a15d568dd0_0 .net "in0", 0 0, L_0x55a15de2e810;  1 drivers
v0x55a15d568eb0_0 .net "in1", 0 0, L_0x55a15de2d460;  alias, 1 drivers
v0x55a15d568fc0_0 .net "out", 0 0, L_0x55a15de2e750;  alias, 1 drivers
v0x55a15d569060_0 .net "w0", 0 0, L_0x55a15de2e6c0;  1 drivers
S_0x55a15d569180 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d568360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2e8f0 .functor NAND 1, L_0x55a15de2e3f0, L_0x55a15de2e3f0, C4<1>, C4<1>;
L_0x55a15de2e980 .functor NAND 1, L_0x55a15de2e750, L_0x55a15de2e750, C4<1>, C4<1>;
L_0x55a15de2ea10 .functor NAND 1, L_0x55a15de2e8f0, L_0x55a15de2e980, C4<1>, C4<1>;
v0x55a15d5693d0_0 .net "in0", 0 0, L_0x55a15de2e3f0;  alias, 1 drivers
v0x55a15d5694a0_0 .net "in1", 0 0, L_0x55a15de2e750;  alias, 1 drivers
v0x55a15d569570_0 .net "out", 0 0, L_0x55a15de2ea10;  alias, 1 drivers
v0x55a15d569640_0 .net "w0", 0 0, L_0x55a15de2e8f0;  1 drivers
v0x55a15d5696e0_0 .net "w1", 0 0, L_0x55a15de2e980;  1 drivers
S_0x55a15d56a750 .scope module, "fa31" "FULL_ADDER" 3 37, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de30410 .functor OR 1, L_0x55a15de30380, L_0x55a15de2fa60, C4<0>, C4<0>;
v0x55a15d56f2e0_0 .net "a", 0 0, L_0x55a15de305e0;  1 drivers
v0x55a15d56f430_0 .net "b", 0 0, L_0x55a15de30790;  1 drivers
v0x55a15d56f580_0 .net "carry", 0 0, L_0x55a15de30410;  alias, 1 drivers
v0x55a15d56f620_0 .net "carry0", 0 0, L_0x55a15de2fa60;  1 drivers
v0x55a15d56f6c0_0 .net "carry1", 0 0, L_0x55a15de30380;  1 drivers
v0x55a15d56f7b0_0 .net "cin", 0 0, L_0x55a15de2ec30;  alias, 1 drivers
v0x55a15d56f850_0 .net "sum", 0 0, L_0x55a15de301f0;  1 drivers
v0x55a15d56f8f0_0 .net "sum0", 0 0, L_0x55a15de2f850;  1 drivers
S_0x55a15d56a9a0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d56a750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d56cb50_0 .net "a", 0 0, L_0x55a15de305e0;  alias, 1 drivers
v0x55a15d56cbf0_0 .net "b", 0 0, L_0x55a15de30790;  alias, 1 drivers
v0x55a15d56ccb0_0 .net "carry", 0 0, L_0x55a15de2fa60;  alias, 1 drivers
v0x55a15d56cd50_0 .net "sum", 0 0, L_0x55a15de2f850;  alias, 1 drivers
S_0x55a15d56ac00 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d56a9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2f9d0 .functor NAND 1, L_0x55a15de305e0, L_0x55a15de30790, C4<1>, C4<1>;
L_0x55a15de2fa60 .functor NAND 1, L_0x55a15de2f9d0, L_0x55a15de2f9d0, C4<1>, C4<1>;
v0x55a15d56ae60_0 .net "in0", 0 0, L_0x55a15de305e0;  alias, 1 drivers
v0x55a15d56af40_0 .net "in1", 0 0, L_0x55a15de30790;  alias, 1 drivers
v0x55a15d56b000_0 .net "out", 0 0, L_0x55a15de2fa60;  alias, 1 drivers
v0x55a15d56b0a0_0 .net "w0", 0 0, L_0x55a15de2f9d0;  1 drivers
S_0x55a15d56b1e0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d56a9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2f450 .functor NOT 1, L_0x55a15de30790, C4<0>, C4<0>, C4<0>;
L_0x55a15de2f650 .functor NOT 1, L_0x55a15de305e0, C4<0>, C4<0>, C4<0>;
v0x55a15d56c660_0 .net "in0", 0 0, L_0x55a15de305e0;  alias, 1 drivers
v0x55a15d56c750_0 .net "in1", 0 0, L_0x55a15de30790;  alias, 1 drivers
v0x55a15d56c860_0 .net "out", 0 0, L_0x55a15de2f850;  alias, 1 drivers
v0x55a15d56c900_0 .net "w0", 0 0, L_0x55a15de2f3e0;  1 drivers
v0x55a15d56c9f0_0 .net "w1", 0 0, L_0x55a15de2f590;  1 drivers
S_0x55a15d56b400 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d56b1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2f350 .functor NAND 1, L_0x55a15de305e0, L_0x55a15de2f450, C4<1>, C4<1>;
L_0x55a15de2f3e0 .functor NAND 1, L_0x55a15de2f350, L_0x55a15de2f350, C4<1>, C4<1>;
v0x55a15d56b660_0 .net "in0", 0 0, L_0x55a15de305e0;  alias, 1 drivers
v0x55a15d56b720_0 .net "in1", 0 0, L_0x55a15de2f450;  1 drivers
v0x55a15d56b7c0_0 .net "out", 0 0, L_0x55a15de2f3e0;  alias, 1 drivers
v0x55a15d56b890_0 .net "w0", 0 0, L_0x55a15de2f350;  1 drivers
S_0x55a15d56b9d0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d56b1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2f500 .functor NAND 1, L_0x55a15de2f650, L_0x55a15de30790, C4<1>, C4<1>;
L_0x55a15de2f590 .functor NAND 1, L_0x55a15de2f500, L_0x55a15de2f500, C4<1>, C4<1>;
v0x55a15d56bbf0_0 .net "in0", 0 0, L_0x55a15de2f650;  1 drivers
v0x55a15d56bcd0_0 .net "in1", 0 0, L_0x55a15de30790;  alias, 1 drivers
v0x55a15d56bdc0_0 .net "out", 0 0, L_0x55a15de2f590;  alias, 1 drivers
v0x55a15d56be90_0 .net "w0", 0 0, L_0x55a15de2f500;  1 drivers
S_0x55a15d56bf90 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d56b1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2f730 .functor NAND 1, L_0x55a15de2f3e0, L_0x55a15de2f3e0, C4<1>, C4<1>;
L_0x55a15de2f7c0 .functor NAND 1, L_0x55a15de2f590, L_0x55a15de2f590, C4<1>, C4<1>;
L_0x55a15de2f850 .functor NAND 1, L_0x55a15de2f730, L_0x55a15de2f7c0, C4<1>, C4<1>;
v0x55a15d56c1e0_0 .net "in0", 0 0, L_0x55a15de2f3e0;  alias, 1 drivers
v0x55a15d56c2b0_0 .net "in1", 0 0, L_0x55a15de2f590;  alias, 1 drivers
v0x55a15d56c380_0 .net "out", 0 0, L_0x55a15de2f850;  alias, 1 drivers
v0x55a15d56c450_0 .net "w0", 0 0, L_0x55a15de2f730;  1 drivers
v0x55a15d56c4f0_0 .net "w1", 0 0, L_0x55a15de2f7c0;  1 drivers
S_0x55a15d56ce60 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d56a750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d56ef90_0 .net "a", 0 0, L_0x55a15de2f850;  alias, 1 drivers
v0x55a15d56f030_0 .net "b", 0 0, L_0x55a15de2ec30;  alias, 1 drivers
v0x55a15d56f180_0 .net "carry", 0 0, L_0x55a15de30380;  alias, 1 drivers
v0x55a15d56f220_0 .net "sum", 0 0, L_0x55a15de301f0;  alias, 1 drivers
S_0x55a15d56d0c0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d56ce60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de302f0 .functor NAND 1, L_0x55a15de2f850, L_0x55a15de2ec30, C4<1>, C4<1>;
L_0x55a15de30380 .functor NAND 1, L_0x55a15de302f0, L_0x55a15de302f0, C4<1>, C4<1>;
v0x55a15d56d300_0 .net "in0", 0 0, L_0x55a15de2f850;  alias, 1 drivers
v0x55a15d56d3c0_0 .net "in1", 0 0, L_0x55a15de2ec30;  alias, 1 drivers
v0x55a15d56d480_0 .net "out", 0 0, L_0x55a15de30380;  alias, 1 drivers
v0x55a15d56d520_0 .net "w0", 0 0, L_0x55a15de302f0;  1 drivers
S_0x55a15d56d620 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d56ce60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2fc90 .functor NOT 1, L_0x55a15de2ec30, C4<0>, C4<0>, C4<0>;
L_0x55a15de2fff0 .functor NOT 1, L_0x55a15de2f850, C4<0>, C4<0>, C4<0>;
v0x55a15d56eb10_0 .net "in0", 0 0, L_0x55a15de2f850;  alias, 1 drivers
v0x55a15d56ebb0_0 .net "in1", 0 0, L_0x55a15de2ec30;  alias, 1 drivers
v0x55a15d56ec70_0 .net "out", 0 0, L_0x55a15de301f0;  alias, 1 drivers
v0x55a15d56ed40_0 .net "w0", 0 0, L_0x55a15de2fbd0;  1 drivers
v0x55a15d56ee30_0 .net "w1", 0 0, L_0x55a15de2ff30;  1 drivers
S_0x55a15d56d840 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d56d620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2fb40 .functor NAND 1, L_0x55a15de2f850, L_0x55a15de2fc90, C4<1>, C4<1>;
L_0x55a15de2fbd0 .functor NAND 1, L_0x55a15de2fb40, L_0x55a15de2fb40, C4<1>, C4<1>;
v0x55a15d56daa0_0 .net "in0", 0 0, L_0x55a15de2f850;  alias, 1 drivers
v0x55a15d56dbf0_0 .net "in1", 0 0, L_0x55a15de2fc90;  1 drivers
v0x55a15d56dcb0_0 .net "out", 0 0, L_0x55a15de2fbd0;  alias, 1 drivers
v0x55a15d56dd80_0 .net "w0", 0 0, L_0x55a15de2fb40;  1 drivers
S_0x55a15d56dec0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d56d620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de2fea0 .functor NAND 1, L_0x55a15de2fff0, L_0x55a15de2ec30, C4<1>, C4<1>;
L_0x55a15de2ff30 .functor NAND 1, L_0x55a15de2fea0, L_0x55a15de2fea0, C4<1>, C4<1>;
v0x55a15d56e090_0 .net "in0", 0 0, L_0x55a15de2fff0;  1 drivers
v0x55a15d56e170_0 .net "in1", 0 0, L_0x55a15de2ec30;  alias, 1 drivers
v0x55a15d56e280_0 .net "out", 0 0, L_0x55a15de2ff30;  alias, 1 drivers
v0x55a15d56e320_0 .net "w0", 0 0, L_0x55a15de2fea0;  1 drivers
S_0x55a15d56e440 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d56d620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de300d0 .functor NAND 1, L_0x55a15de2fbd0, L_0x55a15de2fbd0, C4<1>, C4<1>;
L_0x55a15de30160 .functor NAND 1, L_0x55a15de2ff30, L_0x55a15de2ff30, C4<1>, C4<1>;
L_0x55a15de301f0 .functor NAND 1, L_0x55a15de300d0, L_0x55a15de30160, C4<1>, C4<1>;
v0x55a15d56e690_0 .net "in0", 0 0, L_0x55a15de2fbd0;  alias, 1 drivers
v0x55a15d56e760_0 .net "in1", 0 0, L_0x55a15de2ff30;  alias, 1 drivers
v0x55a15d56e830_0 .net "out", 0 0, L_0x55a15de301f0;  alias, 1 drivers
v0x55a15d56e900_0 .net "w0", 0 0, L_0x55a15de300d0;  1 drivers
v0x55a15d56e9a0_0 .net "w1", 0 0, L_0x55a15de30160;  1 drivers
S_0x55a15d56fa10 .scope module, "fa32" "FULL_ADDER" 3 38, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de31c00 .functor OR 1, L_0x55a15de31b70, L_0x55a15de31250, C4<0>, C4<0>;
v0x55a15d5745a0_0 .net "a", 0 0, L_0x55a15de32060;  1 drivers
v0x55a15d5746f0_0 .net "b", 0 0, L_0x55a15de32830;  1 drivers
v0x55a15d574840_0 .net "carry", 0 0, L_0x55a15de31c00;  alias, 1 drivers
v0x55a15d5748e0_0 .net "carry0", 0 0, L_0x55a15de31250;  1 drivers
v0x55a15d574980_0 .net "carry1", 0 0, L_0x55a15de31b70;  1 drivers
v0x55a15d574a70_0 .net "cin", 0 0, L_0x55a15de30410;  alias, 1 drivers
v0x55a15d574b10_0 .net "sum", 0 0, L_0x55a15de319e0;  1 drivers
v0x55a15d574bb0_0 .net "sum0", 0 0, L_0x55a15de31040;  1 drivers
S_0x55a15d56fc60 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d56fa10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d571e10_0 .net "a", 0 0, L_0x55a15de32060;  alias, 1 drivers
v0x55a15d571eb0_0 .net "b", 0 0, L_0x55a15de32830;  alias, 1 drivers
v0x55a15d571f70_0 .net "carry", 0 0, L_0x55a15de31250;  alias, 1 drivers
v0x55a15d572010_0 .net "sum", 0 0, L_0x55a15de31040;  alias, 1 drivers
S_0x55a15d56fec0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d56fc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de311c0 .functor NAND 1, L_0x55a15de32060, L_0x55a15de32830, C4<1>, C4<1>;
L_0x55a15de31250 .functor NAND 1, L_0x55a15de311c0, L_0x55a15de311c0, C4<1>, C4<1>;
v0x55a15d570120_0 .net "in0", 0 0, L_0x55a15de32060;  alias, 1 drivers
v0x55a15d570200_0 .net "in1", 0 0, L_0x55a15de32830;  alias, 1 drivers
v0x55a15d5702c0_0 .net "out", 0 0, L_0x55a15de31250;  alias, 1 drivers
v0x55a15d570360_0 .net "w0", 0 0, L_0x55a15de311c0;  1 drivers
S_0x55a15d5704a0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d56fc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de30c40 .functor NOT 1, L_0x55a15de32830, C4<0>, C4<0>, C4<0>;
L_0x55a15de30e40 .functor NOT 1, L_0x55a15de32060, C4<0>, C4<0>, C4<0>;
v0x55a15d571920_0 .net "in0", 0 0, L_0x55a15de32060;  alias, 1 drivers
v0x55a15d571a10_0 .net "in1", 0 0, L_0x55a15de32830;  alias, 1 drivers
v0x55a15d571b20_0 .net "out", 0 0, L_0x55a15de31040;  alias, 1 drivers
v0x55a15d571bc0_0 .net "w0", 0 0, L_0x55a15de30bd0;  1 drivers
v0x55a15d571cb0_0 .net "w1", 0 0, L_0x55a15de30d80;  1 drivers
S_0x55a15d5706c0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d5704a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de30b40 .functor NAND 1, L_0x55a15de32060, L_0x55a15de30c40, C4<1>, C4<1>;
L_0x55a15de30bd0 .functor NAND 1, L_0x55a15de30b40, L_0x55a15de30b40, C4<1>, C4<1>;
v0x55a15d570920_0 .net "in0", 0 0, L_0x55a15de32060;  alias, 1 drivers
v0x55a15d5709e0_0 .net "in1", 0 0, L_0x55a15de30c40;  1 drivers
v0x55a15d570a80_0 .net "out", 0 0, L_0x55a15de30bd0;  alias, 1 drivers
v0x55a15d570b50_0 .net "w0", 0 0, L_0x55a15de30b40;  1 drivers
S_0x55a15d570c90 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d5704a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de30cf0 .functor NAND 1, L_0x55a15de30e40, L_0x55a15de32830, C4<1>, C4<1>;
L_0x55a15de30d80 .functor NAND 1, L_0x55a15de30cf0, L_0x55a15de30cf0, C4<1>, C4<1>;
v0x55a15d570eb0_0 .net "in0", 0 0, L_0x55a15de30e40;  1 drivers
v0x55a15d570f90_0 .net "in1", 0 0, L_0x55a15de32830;  alias, 1 drivers
v0x55a15d571080_0 .net "out", 0 0, L_0x55a15de30d80;  alias, 1 drivers
v0x55a15d571150_0 .net "w0", 0 0, L_0x55a15de30cf0;  1 drivers
S_0x55a15d571250 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d5704a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de30f20 .functor NAND 1, L_0x55a15de30bd0, L_0x55a15de30bd0, C4<1>, C4<1>;
L_0x55a15de30fb0 .functor NAND 1, L_0x55a15de30d80, L_0x55a15de30d80, C4<1>, C4<1>;
L_0x55a15de31040 .functor NAND 1, L_0x55a15de30f20, L_0x55a15de30fb0, C4<1>, C4<1>;
v0x55a15d5714a0_0 .net "in0", 0 0, L_0x55a15de30bd0;  alias, 1 drivers
v0x55a15d571570_0 .net "in1", 0 0, L_0x55a15de30d80;  alias, 1 drivers
v0x55a15d571640_0 .net "out", 0 0, L_0x55a15de31040;  alias, 1 drivers
v0x55a15d571710_0 .net "w0", 0 0, L_0x55a15de30f20;  1 drivers
v0x55a15d5717b0_0 .net "w1", 0 0, L_0x55a15de30fb0;  1 drivers
S_0x55a15d572120 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d56fa10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d574250_0 .net "a", 0 0, L_0x55a15de31040;  alias, 1 drivers
v0x55a15d5742f0_0 .net "b", 0 0, L_0x55a15de30410;  alias, 1 drivers
v0x55a15d574440_0 .net "carry", 0 0, L_0x55a15de31b70;  alias, 1 drivers
v0x55a15d5744e0_0 .net "sum", 0 0, L_0x55a15de319e0;  alias, 1 drivers
S_0x55a15d572380 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d572120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de31ae0 .functor NAND 1, L_0x55a15de31040, L_0x55a15de30410, C4<1>, C4<1>;
L_0x55a15de31b70 .functor NAND 1, L_0x55a15de31ae0, L_0x55a15de31ae0, C4<1>, C4<1>;
v0x55a15d5725c0_0 .net "in0", 0 0, L_0x55a15de31040;  alias, 1 drivers
v0x55a15d572680_0 .net "in1", 0 0, L_0x55a15de30410;  alias, 1 drivers
v0x55a15d572740_0 .net "out", 0 0, L_0x55a15de31b70;  alias, 1 drivers
v0x55a15d5727e0_0 .net "w0", 0 0, L_0x55a15de31ae0;  1 drivers
S_0x55a15d5728e0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d572120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de31480 .functor NOT 1, L_0x55a15de30410, C4<0>, C4<0>, C4<0>;
L_0x55a15de317e0 .functor NOT 1, L_0x55a15de31040, C4<0>, C4<0>, C4<0>;
v0x55a15d573dd0_0 .net "in0", 0 0, L_0x55a15de31040;  alias, 1 drivers
v0x55a15d573e70_0 .net "in1", 0 0, L_0x55a15de30410;  alias, 1 drivers
v0x55a15d573f30_0 .net "out", 0 0, L_0x55a15de319e0;  alias, 1 drivers
v0x55a15d574000_0 .net "w0", 0 0, L_0x55a15de313c0;  1 drivers
v0x55a15d5740f0_0 .net "w1", 0 0, L_0x55a15de31720;  1 drivers
S_0x55a15d572b00 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d5728e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de31330 .functor NAND 1, L_0x55a15de31040, L_0x55a15de31480, C4<1>, C4<1>;
L_0x55a15de313c0 .functor NAND 1, L_0x55a15de31330, L_0x55a15de31330, C4<1>, C4<1>;
v0x55a15d572d60_0 .net "in0", 0 0, L_0x55a15de31040;  alias, 1 drivers
v0x55a15d572eb0_0 .net "in1", 0 0, L_0x55a15de31480;  1 drivers
v0x55a15d572f70_0 .net "out", 0 0, L_0x55a15de313c0;  alias, 1 drivers
v0x55a15d573040_0 .net "w0", 0 0, L_0x55a15de31330;  1 drivers
S_0x55a15d573180 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d5728e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de31690 .functor NAND 1, L_0x55a15de317e0, L_0x55a15de30410, C4<1>, C4<1>;
L_0x55a15de31720 .functor NAND 1, L_0x55a15de31690, L_0x55a15de31690, C4<1>, C4<1>;
v0x55a15d573350_0 .net "in0", 0 0, L_0x55a15de317e0;  1 drivers
v0x55a15d573430_0 .net "in1", 0 0, L_0x55a15de30410;  alias, 1 drivers
v0x55a15d573540_0 .net "out", 0 0, L_0x55a15de31720;  alias, 1 drivers
v0x55a15d5735e0_0 .net "w0", 0 0, L_0x55a15de31690;  1 drivers
S_0x55a15d573700 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d5728e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de318c0 .functor NAND 1, L_0x55a15de313c0, L_0x55a15de313c0, C4<1>, C4<1>;
L_0x55a15de31950 .functor NAND 1, L_0x55a15de31720, L_0x55a15de31720, C4<1>, C4<1>;
L_0x55a15de319e0 .functor NAND 1, L_0x55a15de318c0, L_0x55a15de31950, C4<1>, C4<1>;
v0x55a15d573950_0 .net "in0", 0 0, L_0x55a15de313c0;  alias, 1 drivers
v0x55a15d573a20_0 .net "in1", 0 0, L_0x55a15de31720;  alias, 1 drivers
v0x55a15d573af0_0 .net "out", 0 0, L_0x55a15de319e0;  alias, 1 drivers
v0x55a15d573bc0_0 .net "w0", 0 0, L_0x55a15de318c0;  1 drivers
v0x55a15d573c60_0 .net "w1", 0 0, L_0x55a15de31950;  1 drivers
S_0x55a15d574cd0 .scope module, "fa4" "FULL_ADDER" 3 9, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de0a1a0 .functor OR 1, L_0x55a15de0a130, L_0x55a15de099c0, C4<0>, C4<0>;
v0x55a15d579860_0 .net "a", 0 0, L_0x55a15de0a330;  1 drivers
v0x55a15d5799b0_0 .net "b", 0 0, L_0x55a15de0a4e0;  1 drivers
v0x55a15d579b00_0 .net "carry", 0 0, L_0x55a15de0a1a0;  alias, 1 drivers
v0x55a15d579ba0_0 .net "carry0", 0 0, L_0x55a15de099c0;  1 drivers
v0x55a15d579c40_0 .net "carry1", 0 0, L_0x55a15de0a130;  1 drivers
v0x55a15d579d30_0 .net "cin", 0 0, L_0x55a15de08db0;  alias, 1 drivers
v0x55a15d579dd0_0 .net "sum", 0 0, L_0x55a15de0a050;  1 drivers
v0x55a15d579e70_0 .net "sum0", 0 0, L_0x55a15de097d0;  1 drivers
S_0x55a15d574f20 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d574cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d5770d0_0 .net "a", 0 0, L_0x55a15de0a330;  alias, 1 drivers
v0x55a15d577170_0 .net "b", 0 0, L_0x55a15de0a4e0;  alias, 1 drivers
v0x55a15d577230_0 .net "carry", 0 0, L_0x55a15de099c0;  alias, 1 drivers
v0x55a15d5772d0_0 .net "sum", 0 0, L_0x55a15de097d0;  alias, 1 drivers
S_0x55a15d575180 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d574f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de09950 .functor NAND 1, L_0x55a15de0a330, L_0x55a15de0a4e0, C4<1>, C4<1>;
L_0x55a15de099c0 .functor NAND 1, L_0x55a15de09950, L_0x55a15de09950, C4<1>, C4<1>;
v0x55a15d5753e0_0 .net "in0", 0 0, L_0x55a15de0a330;  alias, 1 drivers
v0x55a15d5754c0_0 .net "in1", 0 0, L_0x55a15de0a4e0;  alias, 1 drivers
v0x55a15d575580_0 .net "out", 0 0, L_0x55a15de099c0;  alias, 1 drivers
v0x55a15d575620_0 .net "w0", 0 0, L_0x55a15de09950;  1 drivers
S_0x55a15d575760 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d574f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de09490 .functor NOT 1, L_0x55a15de0a4e0, C4<0>, C4<0>, C4<0>;
L_0x55a15de09630 .functor NOT 1, L_0x55a15de0a330, C4<0>, C4<0>, C4<0>;
v0x55a15d576be0_0 .net "in0", 0 0, L_0x55a15de0a330;  alias, 1 drivers
v0x55a15d576cd0_0 .net "in1", 0 0, L_0x55a15de0a4e0;  alias, 1 drivers
v0x55a15d576de0_0 .net "out", 0 0, L_0x55a15de097d0;  alias, 1 drivers
v0x55a15d576e80_0 .net "w0", 0 0, L_0x55a15de09420;  1 drivers
v0x55a15d576f70_0 .net "w1", 0 0, L_0x55a15de09570;  1 drivers
S_0x55a15d575980 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d575760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de093b0 .functor NAND 1, L_0x55a15de0a330, L_0x55a15de09490, C4<1>, C4<1>;
L_0x55a15de09420 .functor NAND 1, L_0x55a15de093b0, L_0x55a15de093b0, C4<1>, C4<1>;
v0x55a15d575be0_0 .net "in0", 0 0, L_0x55a15de0a330;  alias, 1 drivers
v0x55a15d575ca0_0 .net "in1", 0 0, L_0x55a15de09490;  1 drivers
v0x55a15d575d40_0 .net "out", 0 0, L_0x55a15de09420;  alias, 1 drivers
v0x55a15d575e10_0 .net "w0", 0 0, L_0x55a15de093b0;  1 drivers
S_0x55a15d575f50 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d575760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de09500 .functor NAND 1, L_0x55a15de09630, L_0x55a15de0a4e0, C4<1>, C4<1>;
L_0x55a15de09570 .functor NAND 1, L_0x55a15de09500, L_0x55a15de09500, C4<1>, C4<1>;
v0x55a15d576170_0 .net "in0", 0 0, L_0x55a15de09630;  1 drivers
v0x55a15d576250_0 .net "in1", 0 0, L_0x55a15de0a4e0;  alias, 1 drivers
v0x55a15d576340_0 .net "out", 0 0, L_0x55a15de09570;  alias, 1 drivers
v0x55a15d576410_0 .net "w0", 0 0, L_0x55a15de09500;  1 drivers
S_0x55a15d576510 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d575760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de096f0 .functor NAND 1, L_0x55a15de09420, L_0x55a15de09420, C4<1>, C4<1>;
L_0x55a15de09760 .functor NAND 1, L_0x55a15de09570, L_0x55a15de09570, C4<1>, C4<1>;
L_0x55a15de097d0 .functor NAND 1, L_0x55a15de096f0, L_0x55a15de09760, C4<1>, C4<1>;
v0x55a15d576760_0 .net "in0", 0 0, L_0x55a15de09420;  alias, 1 drivers
v0x55a15d576830_0 .net "in1", 0 0, L_0x55a15de09570;  alias, 1 drivers
v0x55a15d576900_0 .net "out", 0 0, L_0x55a15de097d0;  alias, 1 drivers
v0x55a15d5769d0_0 .net "w0", 0 0, L_0x55a15de096f0;  1 drivers
v0x55a15d576a70_0 .net "w1", 0 0, L_0x55a15de09760;  1 drivers
S_0x55a15d5773e0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d574cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d579510_0 .net "a", 0 0, L_0x55a15de097d0;  alias, 1 drivers
v0x55a15d5795b0_0 .net "b", 0 0, L_0x55a15de08db0;  alias, 1 drivers
v0x55a15d579700_0 .net "carry", 0 0, L_0x55a15de0a130;  alias, 1 drivers
v0x55a15d5797a0_0 .net "sum", 0 0, L_0x55a15de0a050;  alias, 1 drivers
S_0x55a15d577640 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d5773e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0a0c0 .functor NAND 1, L_0x55a15de097d0, L_0x55a15de08db0, C4<1>, C4<1>;
L_0x55a15de0a130 .functor NAND 1, L_0x55a15de0a0c0, L_0x55a15de0a0c0, C4<1>, C4<1>;
v0x55a15d577880_0 .net "in0", 0 0, L_0x55a15de097d0;  alias, 1 drivers
v0x55a15d577940_0 .net "in1", 0 0, L_0x55a15de08db0;  alias, 1 drivers
v0x55a15d577a00_0 .net "out", 0 0, L_0x55a15de0a130;  alias, 1 drivers
v0x55a15d577aa0_0 .net "w0", 0 0, L_0x55a15de0a0c0;  1 drivers
S_0x55a15d577ba0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d5773e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de09bb0 .functor NOT 1, L_0x55a15de08db0, C4<0>, C4<0>, C4<0>;
L_0x55a15de09eb0 .functor NOT 1, L_0x55a15de097d0, C4<0>, C4<0>, C4<0>;
v0x55a15d579090_0 .net "in0", 0 0, L_0x55a15de097d0;  alias, 1 drivers
v0x55a15d579130_0 .net "in1", 0 0, L_0x55a15de08db0;  alias, 1 drivers
v0x55a15d5791f0_0 .net "out", 0 0, L_0x55a15de0a050;  alias, 1 drivers
v0x55a15d5792c0_0 .net "w0", 0 0, L_0x55a15de09af0;  1 drivers
v0x55a15d5793b0_0 .net "w1", 0 0, L_0x55a15de09df0;  1 drivers
S_0x55a15d577dc0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d577ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de09a80 .functor NAND 1, L_0x55a15de097d0, L_0x55a15de09bb0, C4<1>, C4<1>;
L_0x55a15de09af0 .functor NAND 1, L_0x55a15de09a80, L_0x55a15de09a80, C4<1>, C4<1>;
v0x55a15d578020_0 .net "in0", 0 0, L_0x55a15de097d0;  alias, 1 drivers
v0x55a15d578170_0 .net "in1", 0 0, L_0x55a15de09bb0;  1 drivers
v0x55a15d578230_0 .net "out", 0 0, L_0x55a15de09af0;  alias, 1 drivers
v0x55a15d578300_0 .net "w0", 0 0, L_0x55a15de09a80;  1 drivers
S_0x55a15d578440 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d577ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de09d80 .functor NAND 1, L_0x55a15de09eb0, L_0x55a15de08db0, C4<1>, C4<1>;
L_0x55a15de09df0 .functor NAND 1, L_0x55a15de09d80, L_0x55a15de09d80, C4<1>, C4<1>;
v0x55a15d578610_0 .net "in0", 0 0, L_0x55a15de09eb0;  1 drivers
v0x55a15d5786f0_0 .net "in1", 0 0, L_0x55a15de08db0;  alias, 1 drivers
v0x55a15d578800_0 .net "out", 0 0, L_0x55a15de09df0;  alias, 1 drivers
v0x55a15d5788a0_0 .net "w0", 0 0, L_0x55a15de09d80;  1 drivers
S_0x55a15d5789c0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d577ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de09f70 .functor NAND 1, L_0x55a15de09af0, L_0x55a15de09af0, C4<1>, C4<1>;
L_0x55a15de09fe0 .functor NAND 1, L_0x55a15de09df0, L_0x55a15de09df0, C4<1>, C4<1>;
L_0x55a15de0a050 .functor NAND 1, L_0x55a15de09f70, L_0x55a15de09fe0, C4<1>, C4<1>;
v0x55a15d578c10_0 .net "in0", 0 0, L_0x55a15de09af0;  alias, 1 drivers
v0x55a15d578ce0_0 .net "in1", 0 0, L_0x55a15de09df0;  alias, 1 drivers
v0x55a15d578db0_0 .net "out", 0 0, L_0x55a15de0a050;  alias, 1 drivers
v0x55a15d578e80_0 .net "w0", 0 0, L_0x55a15de09f70;  1 drivers
v0x55a15d578f20_0 .net "w1", 0 0, L_0x55a15de09fe0;  1 drivers
S_0x55a15d579f90 .scope module, "fa5" "FULL_ADDER" 3 10, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de0b5a0 .functor OR 1, L_0x55a15de0b530, L_0x55a15de0ad30, C4<0>, C4<0>;
v0x55a15d57eb20_0 .net "a", 0 0, L_0x55a15de0b730;  1 drivers
v0x55a15d57ec70_0 .net "b", 0 0, L_0x55a15de0b8e0;  1 drivers
v0x55a15d57edc0_0 .net "carry", 0 0, L_0x55a15de0b5a0;  alias, 1 drivers
v0x55a15d57ee60_0 .net "carry0", 0 0, L_0x55a15de0ad30;  1 drivers
v0x55a15d57ef00_0 .net "carry1", 0 0, L_0x55a15de0b530;  1 drivers
v0x55a15d57eff0_0 .net "cin", 0 0, L_0x55a15de0a1a0;  alias, 1 drivers
v0x55a15d57f090_0 .net "sum", 0 0, L_0x55a15de0b3c0;  1 drivers
v0x55a15d57f130_0 .net "sum0", 0 0, L_0x55a15de0ab40;  1 drivers
S_0x55a15d57a1e0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d579f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d57c390_0 .net "a", 0 0, L_0x55a15de0b730;  alias, 1 drivers
v0x55a15d57c430_0 .net "b", 0 0, L_0x55a15de0b8e0;  alias, 1 drivers
v0x55a15d57c4f0_0 .net "carry", 0 0, L_0x55a15de0ad30;  alias, 1 drivers
v0x55a15d57c590_0 .net "sum", 0 0, L_0x55a15de0ab40;  alias, 1 drivers
S_0x55a15d57a440 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d57a1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0acc0 .functor NAND 1, L_0x55a15de0b730, L_0x55a15de0b8e0, C4<1>, C4<1>;
L_0x55a15de0ad30 .functor NAND 1, L_0x55a15de0acc0, L_0x55a15de0acc0, C4<1>, C4<1>;
v0x55a15d57a6a0_0 .net "in0", 0 0, L_0x55a15de0b730;  alias, 1 drivers
v0x55a15d57a780_0 .net "in1", 0 0, L_0x55a15de0b8e0;  alias, 1 drivers
v0x55a15d57a840_0 .net "out", 0 0, L_0x55a15de0ad30;  alias, 1 drivers
v0x55a15d57a8e0_0 .net "w0", 0 0, L_0x55a15de0acc0;  1 drivers
S_0x55a15d57aa20 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d57a1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0a7c0 .functor NOT 1, L_0x55a15de0b8e0, C4<0>, C4<0>, C4<0>;
L_0x55a15de0a910 .functor NOT 1, L_0x55a15de0b730, C4<0>, C4<0>, C4<0>;
v0x55a15d57bea0_0 .net "in0", 0 0, L_0x55a15de0b730;  alias, 1 drivers
v0x55a15d57bf90_0 .net "in1", 0 0, L_0x55a15de0b8e0;  alias, 1 drivers
v0x55a15d57c0a0_0 .net "out", 0 0, L_0x55a15de0ab40;  alias, 1 drivers
v0x55a15d57c140_0 .net "w0", 0 0, L_0x55a15de0a750;  1 drivers
v0x55a15d57c230_0 .net "w1", 0 0, L_0x55a15de0a8a0;  1 drivers
S_0x55a15d57ac40 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d57aa20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0a6e0 .functor NAND 1, L_0x55a15de0b730, L_0x55a15de0a7c0, C4<1>, C4<1>;
L_0x55a15de0a750 .functor NAND 1, L_0x55a15de0a6e0, L_0x55a15de0a6e0, C4<1>, C4<1>;
v0x55a15d57aea0_0 .net "in0", 0 0, L_0x55a15de0b730;  alias, 1 drivers
v0x55a15d57af60_0 .net "in1", 0 0, L_0x55a15de0a7c0;  1 drivers
v0x55a15d57b000_0 .net "out", 0 0, L_0x55a15de0a750;  alias, 1 drivers
v0x55a15d57b0d0_0 .net "w0", 0 0, L_0x55a15de0a6e0;  1 drivers
S_0x55a15d57b210 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d57aa20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0a830 .functor NAND 1, L_0x55a15de0a910, L_0x55a15de0b8e0, C4<1>, C4<1>;
L_0x55a15de0a8a0 .functor NAND 1, L_0x55a15de0a830, L_0x55a15de0a830, C4<1>, C4<1>;
v0x55a15d57b430_0 .net "in0", 0 0, L_0x55a15de0a910;  1 drivers
v0x55a15d57b510_0 .net "in1", 0 0, L_0x55a15de0b8e0;  alias, 1 drivers
v0x55a15d57b600_0 .net "out", 0 0, L_0x55a15de0a8a0;  alias, 1 drivers
v0x55a15d57b6d0_0 .net "w0", 0 0, L_0x55a15de0a830;  1 drivers
S_0x55a15d57b7d0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d57aa20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0a9d0 .functor NAND 1, L_0x55a15de0a750, L_0x55a15de0a750, C4<1>, C4<1>;
L_0x55a15de0aa40 .functor NAND 1, L_0x55a15de0a8a0, L_0x55a15de0a8a0, C4<1>, C4<1>;
L_0x55a15de0ab40 .functor NAND 1, L_0x55a15de0a9d0, L_0x55a15de0aa40, C4<1>, C4<1>;
v0x55a15d57ba20_0 .net "in0", 0 0, L_0x55a15de0a750;  alias, 1 drivers
v0x55a15d57baf0_0 .net "in1", 0 0, L_0x55a15de0a8a0;  alias, 1 drivers
v0x55a15d57bbc0_0 .net "out", 0 0, L_0x55a15de0ab40;  alias, 1 drivers
v0x55a15d57bc90_0 .net "w0", 0 0, L_0x55a15de0a9d0;  1 drivers
v0x55a15d57bd30_0 .net "w1", 0 0, L_0x55a15de0aa40;  1 drivers
S_0x55a15d57c6a0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d579f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d57e7d0_0 .net "a", 0 0, L_0x55a15de0ab40;  alias, 1 drivers
v0x55a15d57e870_0 .net "b", 0 0, L_0x55a15de0a1a0;  alias, 1 drivers
v0x55a15d57e9c0_0 .net "carry", 0 0, L_0x55a15de0b530;  alias, 1 drivers
v0x55a15d57ea60_0 .net "sum", 0 0, L_0x55a15de0b3c0;  alias, 1 drivers
S_0x55a15d57c900 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d57c6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0b4c0 .functor NAND 1, L_0x55a15de0ab40, L_0x55a15de0a1a0, C4<1>, C4<1>;
L_0x55a15de0b530 .functor NAND 1, L_0x55a15de0b4c0, L_0x55a15de0b4c0, C4<1>, C4<1>;
v0x55a15d57cb40_0 .net "in0", 0 0, L_0x55a15de0ab40;  alias, 1 drivers
v0x55a15d57cc00_0 .net "in1", 0 0, L_0x55a15de0a1a0;  alias, 1 drivers
v0x55a15d57ccc0_0 .net "out", 0 0, L_0x55a15de0b530;  alias, 1 drivers
v0x55a15d57cd60_0 .net "w0", 0 0, L_0x55a15de0b4c0;  1 drivers
S_0x55a15d57ce60 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d57c6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0af20 .functor NOT 1, L_0x55a15de0a1a0, C4<0>, C4<0>, C4<0>;
L_0x55a15de0b220 .functor NOT 1, L_0x55a15de0ab40, C4<0>, C4<0>, C4<0>;
v0x55a15d57e350_0 .net "in0", 0 0, L_0x55a15de0ab40;  alias, 1 drivers
v0x55a15d57e3f0_0 .net "in1", 0 0, L_0x55a15de0a1a0;  alias, 1 drivers
v0x55a15d57e4b0_0 .net "out", 0 0, L_0x55a15de0b3c0;  alias, 1 drivers
v0x55a15d57e580_0 .net "w0", 0 0, L_0x55a15de0ae60;  1 drivers
v0x55a15d57e670_0 .net "w1", 0 0, L_0x55a15de0b160;  1 drivers
S_0x55a15d57d080 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d57ce60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0adf0 .functor NAND 1, L_0x55a15de0ab40, L_0x55a15de0af20, C4<1>, C4<1>;
L_0x55a15de0ae60 .functor NAND 1, L_0x55a15de0adf0, L_0x55a15de0adf0, C4<1>, C4<1>;
v0x55a15d57d2e0_0 .net "in0", 0 0, L_0x55a15de0ab40;  alias, 1 drivers
v0x55a15d57d430_0 .net "in1", 0 0, L_0x55a15de0af20;  1 drivers
v0x55a15d57d4f0_0 .net "out", 0 0, L_0x55a15de0ae60;  alias, 1 drivers
v0x55a15d57d5c0_0 .net "w0", 0 0, L_0x55a15de0adf0;  1 drivers
S_0x55a15d57d700 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d57ce60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0b0f0 .functor NAND 1, L_0x55a15de0b220, L_0x55a15de0a1a0, C4<1>, C4<1>;
L_0x55a15de0b160 .functor NAND 1, L_0x55a15de0b0f0, L_0x55a15de0b0f0, C4<1>, C4<1>;
v0x55a15d57d8d0_0 .net "in0", 0 0, L_0x55a15de0b220;  1 drivers
v0x55a15d57d9b0_0 .net "in1", 0 0, L_0x55a15de0a1a0;  alias, 1 drivers
v0x55a15d57dac0_0 .net "out", 0 0, L_0x55a15de0b160;  alias, 1 drivers
v0x55a15d57db60_0 .net "w0", 0 0, L_0x55a15de0b0f0;  1 drivers
S_0x55a15d57dc80 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d57ce60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0b2e0 .functor NAND 1, L_0x55a15de0ae60, L_0x55a15de0ae60, C4<1>, C4<1>;
L_0x55a15de0b350 .functor NAND 1, L_0x55a15de0b160, L_0x55a15de0b160, C4<1>, C4<1>;
L_0x55a15de0b3c0 .functor NAND 1, L_0x55a15de0b2e0, L_0x55a15de0b350, C4<1>, C4<1>;
v0x55a15d57ded0_0 .net "in0", 0 0, L_0x55a15de0ae60;  alias, 1 drivers
v0x55a15d57dfa0_0 .net "in1", 0 0, L_0x55a15de0b160;  alias, 1 drivers
v0x55a15d57e070_0 .net "out", 0 0, L_0x55a15de0b3c0;  alias, 1 drivers
v0x55a15d57e140_0 .net "w0", 0 0, L_0x55a15de0b2e0;  1 drivers
v0x55a15d57e1e0_0 .net "w1", 0 0, L_0x55a15de0b350;  1 drivers
S_0x55a15d57f250 .scope module, "fa6" "FULL_ADDER" 3 11, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de0c920 .functor OR 1, L_0x55a15de0c8b0, L_0x55a15de0c0b0, C4<0>, C4<0>;
v0x55a15d583de0_0 .net "a", 0 0, L_0x55a15de0cab0;  1 drivers
v0x55a15d583f30_0 .net "b", 0 0, L_0x55a15de0cc60;  1 drivers
v0x55a15d584080_0 .net "carry", 0 0, L_0x55a15de0c920;  alias, 1 drivers
v0x55a15d584120_0 .net "carry0", 0 0, L_0x55a15de0c0b0;  1 drivers
v0x55a15d5841c0_0 .net "carry1", 0 0, L_0x55a15de0c8b0;  1 drivers
v0x55a15d5842b0_0 .net "cin", 0 0, L_0x55a15de0b5a0;  alias, 1 drivers
v0x55a15d584350_0 .net "sum", 0 0, L_0x55a15de0c740;  1 drivers
v0x55a15d5843f0_0 .net "sum0", 0 0, L_0x55a15de0bec0;  1 drivers
S_0x55a15d57f4a0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d57f250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d581650_0 .net "a", 0 0, L_0x55a15de0cab0;  alias, 1 drivers
v0x55a15d5816f0_0 .net "b", 0 0, L_0x55a15de0cc60;  alias, 1 drivers
v0x55a15d5817b0_0 .net "carry", 0 0, L_0x55a15de0c0b0;  alias, 1 drivers
v0x55a15d581850_0 .net "sum", 0 0, L_0x55a15de0bec0;  alias, 1 drivers
S_0x55a15d57f700 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d57f4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0c040 .functor NAND 1, L_0x55a15de0cab0, L_0x55a15de0cc60, C4<1>, C4<1>;
L_0x55a15de0c0b0 .functor NAND 1, L_0x55a15de0c040, L_0x55a15de0c040, C4<1>, C4<1>;
v0x55a15d57f960_0 .net "in0", 0 0, L_0x55a15de0cab0;  alias, 1 drivers
v0x55a15d57fa40_0 .net "in1", 0 0, L_0x55a15de0cc60;  alias, 1 drivers
v0x55a15d57fb00_0 .net "out", 0 0, L_0x55a15de0c0b0;  alias, 1 drivers
v0x55a15d57fba0_0 .net "w0", 0 0, L_0x55a15de0c040;  1 drivers
S_0x55a15d57fce0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d57f4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0bbd0 .functor NOT 1, L_0x55a15de0cc60, C4<0>, C4<0>, C4<0>;
L_0x55a15de0bd20 .functor NOT 1, L_0x55a15de0cab0, C4<0>, C4<0>, C4<0>;
v0x55a15d581160_0 .net "in0", 0 0, L_0x55a15de0cab0;  alias, 1 drivers
v0x55a15d581250_0 .net "in1", 0 0, L_0x55a15de0cc60;  alias, 1 drivers
v0x55a15d581360_0 .net "out", 0 0, L_0x55a15de0bec0;  alias, 1 drivers
v0x55a15d581400_0 .net "w0", 0 0, L_0x55a15de0bb60;  1 drivers
v0x55a15d5814f0_0 .net "w1", 0 0, L_0x55a15de0bcb0;  1 drivers
S_0x55a15d57ff00 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d57fce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0baf0 .functor NAND 1, L_0x55a15de0cab0, L_0x55a15de0bbd0, C4<1>, C4<1>;
L_0x55a15de0bb60 .functor NAND 1, L_0x55a15de0baf0, L_0x55a15de0baf0, C4<1>, C4<1>;
v0x55a15d580160_0 .net "in0", 0 0, L_0x55a15de0cab0;  alias, 1 drivers
v0x55a15d580220_0 .net "in1", 0 0, L_0x55a15de0bbd0;  1 drivers
v0x55a15d5802c0_0 .net "out", 0 0, L_0x55a15de0bb60;  alias, 1 drivers
v0x55a15d580390_0 .net "w0", 0 0, L_0x55a15de0baf0;  1 drivers
S_0x55a15d5804d0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d57fce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0bc40 .functor NAND 1, L_0x55a15de0bd20, L_0x55a15de0cc60, C4<1>, C4<1>;
L_0x55a15de0bcb0 .functor NAND 1, L_0x55a15de0bc40, L_0x55a15de0bc40, C4<1>, C4<1>;
v0x55a15d5806f0_0 .net "in0", 0 0, L_0x55a15de0bd20;  1 drivers
v0x55a15d5807d0_0 .net "in1", 0 0, L_0x55a15de0cc60;  alias, 1 drivers
v0x55a15d5808c0_0 .net "out", 0 0, L_0x55a15de0bcb0;  alias, 1 drivers
v0x55a15d580990_0 .net "w0", 0 0, L_0x55a15de0bc40;  1 drivers
S_0x55a15d580a90 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d57fce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0bde0 .functor NAND 1, L_0x55a15de0bb60, L_0x55a15de0bb60, C4<1>, C4<1>;
L_0x55a15de0be50 .functor NAND 1, L_0x55a15de0bcb0, L_0x55a15de0bcb0, C4<1>, C4<1>;
L_0x55a15de0bec0 .functor NAND 1, L_0x55a15de0bde0, L_0x55a15de0be50, C4<1>, C4<1>;
v0x55a15d580ce0_0 .net "in0", 0 0, L_0x55a15de0bb60;  alias, 1 drivers
v0x55a15d580db0_0 .net "in1", 0 0, L_0x55a15de0bcb0;  alias, 1 drivers
v0x55a15d580e80_0 .net "out", 0 0, L_0x55a15de0bec0;  alias, 1 drivers
v0x55a15d580f50_0 .net "w0", 0 0, L_0x55a15de0bde0;  1 drivers
v0x55a15d580ff0_0 .net "w1", 0 0, L_0x55a15de0be50;  1 drivers
S_0x55a15d581960 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d57f250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d583a90_0 .net "a", 0 0, L_0x55a15de0bec0;  alias, 1 drivers
v0x55a15d583b30_0 .net "b", 0 0, L_0x55a15de0b5a0;  alias, 1 drivers
v0x55a15d583c80_0 .net "carry", 0 0, L_0x55a15de0c8b0;  alias, 1 drivers
v0x55a15d583d20_0 .net "sum", 0 0, L_0x55a15de0c740;  alias, 1 drivers
S_0x55a15d581bc0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d581960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0c840 .functor NAND 1, L_0x55a15de0bec0, L_0x55a15de0b5a0, C4<1>, C4<1>;
L_0x55a15de0c8b0 .functor NAND 1, L_0x55a15de0c840, L_0x55a15de0c840, C4<1>, C4<1>;
v0x55a15d581e00_0 .net "in0", 0 0, L_0x55a15de0bec0;  alias, 1 drivers
v0x55a15d581ec0_0 .net "in1", 0 0, L_0x55a15de0b5a0;  alias, 1 drivers
v0x55a15d581f80_0 .net "out", 0 0, L_0x55a15de0c8b0;  alias, 1 drivers
v0x55a15d582020_0 .net "w0", 0 0, L_0x55a15de0c840;  1 drivers
S_0x55a15d582120 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d581960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0c2a0 .functor NOT 1, L_0x55a15de0b5a0, C4<0>, C4<0>, C4<0>;
L_0x55a15de0c5a0 .functor NOT 1, L_0x55a15de0bec0, C4<0>, C4<0>, C4<0>;
v0x55a15d583610_0 .net "in0", 0 0, L_0x55a15de0bec0;  alias, 1 drivers
v0x55a15d5836b0_0 .net "in1", 0 0, L_0x55a15de0b5a0;  alias, 1 drivers
v0x55a15d583770_0 .net "out", 0 0, L_0x55a15de0c740;  alias, 1 drivers
v0x55a15d583840_0 .net "w0", 0 0, L_0x55a15de0c1e0;  1 drivers
v0x55a15d583930_0 .net "w1", 0 0, L_0x55a15de0c4e0;  1 drivers
S_0x55a15d582340 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d582120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0c170 .functor NAND 1, L_0x55a15de0bec0, L_0x55a15de0c2a0, C4<1>, C4<1>;
L_0x55a15de0c1e0 .functor NAND 1, L_0x55a15de0c170, L_0x55a15de0c170, C4<1>, C4<1>;
v0x55a15d5825a0_0 .net "in0", 0 0, L_0x55a15de0bec0;  alias, 1 drivers
v0x55a15d5826f0_0 .net "in1", 0 0, L_0x55a15de0c2a0;  1 drivers
v0x55a15d5827b0_0 .net "out", 0 0, L_0x55a15de0c1e0;  alias, 1 drivers
v0x55a15d582880_0 .net "w0", 0 0, L_0x55a15de0c170;  1 drivers
S_0x55a15d5829c0 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d582120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0c470 .functor NAND 1, L_0x55a15de0c5a0, L_0x55a15de0b5a0, C4<1>, C4<1>;
L_0x55a15de0c4e0 .functor NAND 1, L_0x55a15de0c470, L_0x55a15de0c470, C4<1>, C4<1>;
v0x55a15d582b90_0 .net "in0", 0 0, L_0x55a15de0c5a0;  1 drivers
v0x55a15d582c70_0 .net "in1", 0 0, L_0x55a15de0b5a0;  alias, 1 drivers
v0x55a15d582d80_0 .net "out", 0 0, L_0x55a15de0c4e0;  alias, 1 drivers
v0x55a15d582e20_0 .net "w0", 0 0, L_0x55a15de0c470;  1 drivers
S_0x55a15d582f40 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d582120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0c660 .functor NAND 1, L_0x55a15de0c1e0, L_0x55a15de0c1e0, C4<1>, C4<1>;
L_0x55a15de0c6d0 .functor NAND 1, L_0x55a15de0c4e0, L_0x55a15de0c4e0, C4<1>, C4<1>;
L_0x55a15de0c740 .functor NAND 1, L_0x55a15de0c660, L_0x55a15de0c6d0, C4<1>, C4<1>;
v0x55a15d583190_0 .net "in0", 0 0, L_0x55a15de0c1e0;  alias, 1 drivers
v0x55a15d583260_0 .net "in1", 0 0, L_0x55a15de0c4e0;  alias, 1 drivers
v0x55a15d583330_0 .net "out", 0 0, L_0x55a15de0c740;  alias, 1 drivers
v0x55a15d583400_0 .net "w0", 0 0, L_0x55a15de0c660;  1 drivers
v0x55a15d5834a0_0 .net "w1", 0 0, L_0x55a15de0c6d0;  1 drivers
S_0x55a15d584510 .scope module, "fa7" "FULL_ADDER" 3 12, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de0dd00 .functor OR 1, L_0x55a15de0dc90, L_0x55a15de0d490, C4<0>, C4<0>;
v0x55a15d5890a0_0 .net "a", 0 0, L_0x55a15de0de90;  1 drivers
v0x55a15d5891f0_0 .net "b", 0 0, L_0x55a15de0e040;  1 drivers
v0x55a15d589340_0 .net "carry", 0 0, L_0x55a15de0dd00;  alias, 1 drivers
v0x55a15d5893e0_0 .net "carry0", 0 0, L_0x55a15de0d490;  1 drivers
v0x55a15d589480_0 .net "carry1", 0 0, L_0x55a15de0dc90;  1 drivers
v0x55a15d589570_0 .net "cin", 0 0, L_0x55a15de0c920;  alias, 1 drivers
v0x55a15d589610_0 .net "sum", 0 0, L_0x55a15de0db20;  1 drivers
v0x55a15d5896b0_0 .net "sum0", 0 0, L_0x55a15de0d2a0;  1 drivers
S_0x55a15d584760 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d584510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d586910_0 .net "a", 0 0, L_0x55a15de0de90;  alias, 1 drivers
v0x55a15d5869b0_0 .net "b", 0 0, L_0x55a15de0e040;  alias, 1 drivers
v0x55a15d586a70_0 .net "carry", 0 0, L_0x55a15de0d490;  alias, 1 drivers
v0x55a15d586b10_0 .net "sum", 0 0, L_0x55a15de0d2a0;  alias, 1 drivers
S_0x55a15d5849c0 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d584760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0d420 .functor NAND 1, L_0x55a15de0de90, L_0x55a15de0e040, C4<1>, C4<1>;
L_0x55a15de0d490 .functor NAND 1, L_0x55a15de0d420, L_0x55a15de0d420, C4<1>, C4<1>;
v0x55a15d584c20_0 .net "in0", 0 0, L_0x55a15de0de90;  alias, 1 drivers
v0x55a15d584d00_0 .net "in1", 0 0, L_0x55a15de0e040;  alias, 1 drivers
v0x55a15d584dc0_0 .net "out", 0 0, L_0x55a15de0d490;  alias, 1 drivers
v0x55a15d584e60_0 .net "w0", 0 0, L_0x55a15de0d420;  1 drivers
S_0x55a15d584fa0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d584760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0cf60 .functor NOT 1, L_0x55a15de0e040, C4<0>, C4<0>, C4<0>;
L_0x55a15de0d100 .functor NOT 1, L_0x55a15de0de90, C4<0>, C4<0>, C4<0>;
v0x55a15d586420_0 .net "in0", 0 0, L_0x55a15de0de90;  alias, 1 drivers
v0x55a15d586510_0 .net "in1", 0 0, L_0x55a15de0e040;  alias, 1 drivers
v0x55a15d586620_0 .net "out", 0 0, L_0x55a15de0d2a0;  alias, 1 drivers
v0x55a15d5866c0_0 .net "w0", 0 0, L_0x55a15de0cef0;  1 drivers
v0x55a15d5867b0_0 .net "w1", 0 0, L_0x55a15de0d040;  1 drivers
S_0x55a15d5851c0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d584fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0ce80 .functor NAND 1, L_0x55a15de0de90, L_0x55a15de0cf60, C4<1>, C4<1>;
L_0x55a15de0cef0 .functor NAND 1, L_0x55a15de0ce80, L_0x55a15de0ce80, C4<1>, C4<1>;
v0x55a15d585420_0 .net "in0", 0 0, L_0x55a15de0de90;  alias, 1 drivers
v0x55a15d5854e0_0 .net "in1", 0 0, L_0x55a15de0cf60;  1 drivers
v0x55a15d585580_0 .net "out", 0 0, L_0x55a15de0cef0;  alias, 1 drivers
v0x55a15d585650_0 .net "w0", 0 0, L_0x55a15de0ce80;  1 drivers
S_0x55a15d585790 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d584fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0cfd0 .functor NAND 1, L_0x55a15de0d100, L_0x55a15de0e040, C4<1>, C4<1>;
L_0x55a15de0d040 .functor NAND 1, L_0x55a15de0cfd0, L_0x55a15de0cfd0, C4<1>, C4<1>;
v0x55a15d5859b0_0 .net "in0", 0 0, L_0x55a15de0d100;  1 drivers
v0x55a15d585a90_0 .net "in1", 0 0, L_0x55a15de0e040;  alias, 1 drivers
v0x55a15d585b80_0 .net "out", 0 0, L_0x55a15de0d040;  alias, 1 drivers
v0x55a15d585c50_0 .net "w0", 0 0, L_0x55a15de0cfd0;  1 drivers
S_0x55a15d585d50 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d584fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0d1c0 .functor NAND 1, L_0x55a15de0cef0, L_0x55a15de0cef0, C4<1>, C4<1>;
L_0x55a15de0d230 .functor NAND 1, L_0x55a15de0d040, L_0x55a15de0d040, C4<1>, C4<1>;
L_0x55a15de0d2a0 .functor NAND 1, L_0x55a15de0d1c0, L_0x55a15de0d230, C4<1>, C4<1>;
v0x55a15d585fa0_0 .net "in0", 0 0, L_0x55a15de0cef0;  alias, 1 drivers
v0x55a15d586070_0 .net "in1", 0 0, L_0x55a15de0d040;  alias, 1 drivers
v0x55a15d586140_0 .net "out", 0 0, L_0x55a15de0d2a0;  alias, 1 drivers
v0x55a15d586210_0 .net "w0", 0 0, L_0x55a15de0d1c0;  1 drivers
v0x55a15d5862b0_0 .net "w1", 0 0, L_0x55a15de0d230;  1 drivers
S_0x55a15d586c20 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d584510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d588d50_0 .net "a", 0 0, L_0x55a15de0d2a0;  alias, 1 drivers
v0x55a15d588df0_0 .net "b", 0 0, L_0x55a15de0c920;  alias, 1 drivers
v0x55a15d588f40_0 .net "carry", 0 0, L_0x55a15de0dc90;  alias, 1 drivers
v0x55a15d588fe0_0 .net "sum", 0 0, L_0x55a15de0db20;  alias, 1 drivers
S_0x55a15d586e80 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d586c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0dc20 .functor NAND 1, L_0x55a15de0d2a0, L_0x55a15de0c920, C4<1>, C4<1>;
L_0x55a15de0dc90 .functor NAND 1, L_0x55a15de0dc20, L_0x55a15de0dc20, C4<1>, C4<1>;
v0x55a15d5870c0_0 .net "in0", 0 0, L_0x55a15de0d2a0;  alias, 1 drivers
v0x55a15d587180_0 .net "in1", 0 0, L_0x55a15de0c920;  alias, 1 drivers
v0x55a15d587240_0 .net "out", 0 0, L_0x55a15de0dc90;  alias, 1 drivers
v0x55a15d5872e0_0 .net "w0", 0 0, L_0x55a15de0dc20;  1 drivers
S_0x55a15d5873e0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d586c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0d680 .functor NOT 1, L_0x55a15de0c920, C4<0>, C4<0>, C4<0>;
L_0x55a15de0d980 .functor NOT 1, L_0x55a15de0d2a0, C4<0>, C4<0>, C4<0>;
v0x55a15d5888d0_0 .net "in0", 0 0, L_0x55a15de0d2a0;  alias, 1 drivers
v0x55a15d588970_0 .net "in1", 0 0, L_0x55a15de0c920;  alias, 1 drivers
v0x55a15d588a30_0 .net "out", 0 0, L_0x55a15de0db20;  alias, 1 drivers
v0x55a15d588b00_0 .net "w0", 0 0, L_0x55a15de0d5c0;  1 drivers
v0x55a15d588bf0_0 .net "w1", 0 0, L_0x55a15de0d8c0;  1 drivers
S_0x55a15d587600 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d5873e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0d550 .functor NAND 1, L_0x55a15de0d2a0, L_0x55a15de0d680, C4<1>, C4<1>;
L_0x55a15de0d5c0 .functor NAND 1, L_0x55a15de0d550, L_0x55a15de0d550, C4<1>, C4<1>;
v0x55a15d587860_0 .net "in0", 0 0, L_0x55a15de0d2a0;  alias, 1 drivers
v0x55a15d5879b0_0 .net "in1", 0 0, L_0x55a15de0d680;  1 drivers
v0x55a15d587a70_0 .net "out", 0 0, L_0x55a15de0d5c0;  alias, 1 drivers
v0x55a15d587b40_0 .net "w0", 0 0, L_0x55a15de0d550;  1 drivers
S_0x55a15d587c80 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d5873e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0d850 .functor NAND 1, L_0x55a15de0d980, L_0x55a15de0c920, C4<1>, C4<1>;
L_0x55a15de0d8c0 .functor NAND 1, L_0x55a15de0d850, L_0x55a15de0d850, C4<1>, C4<1>;
v0x55a15d587e50_0 .net "in0", 0 0, L_0x55a15de0d980;  1 drivers
v0x55a15d587f30_0 .net "in1", 0 0, L_0x55a15de0c920;  alias, 1 drivers
v0x55a15d588040_0 .net "out", 0 0, L_0x55a15de0d8c0;  alias, 1 drivers
v0x55a15d5880e0_0 .net "w0", 0 0, L_0x55a15de0d850;  1 drivers
S_0x55a15d588200 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d5873e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0da40 .functor NAND 1, L_0x55a15de0d5c0, L_0x55a15de0d5c0, C4<1>, C4<1>;
L_0x55a15de0dab0 .functor NAND 1, L_0x55a15de0d8c0, L_0x55a15de0d8c0, C4<1>, C4<1>;
L_0x55a15de0db20 .functor NAND 1, L_0x55a15de0da40, L_0x55a15de0dab0, C4<1>, C4<1>;
v0x55a15d588450_0 .net "in0", 0 0, L_0x55a15de0d5c0;  alias, 1 drivers
v0x55a15d588520_0 .net "in1", 0 0, L_0x55a15de0d8c0;  alias, 1 drivers
v0x55a15d5885f0_0 .net "out", 0 0, L_0x55a15de0db20;  alias, 1 drivers
v0x55a15d5886c0_0 .net "w0", 0 0, L_0x55a15de0da40;  1 drivers
v0x55a15d588760_0 .net "w1", 0 0, L_0x55a15de0dab0;  1 drivers
S_0x55a15d5897d0 .scope module, "fa8" "FULL_ADDER" 3 13, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de0f080 .functor OR 1, L_0x55a15de0f010, L_0x55a15de0e810, C4<0>, C4<0>;
v0x55a15d58e360_0 .net "a", 0 0, L_0x55a15de0f230;  1 drivers
v0x55a15d58e4b0_0 .net "b", 0 0, L_0x55a15de0f4f0;  1 drivers
v0x55a15d58e600_0 .net "carry", 0 0, L_0x55a15de0f080;  alias, 1 drivers
v0x55a15d58e6a0_0 .net "carry0", 0 0, L_0x55a15de0e810;  1 drivers
v0x55a15d58e740_0 .net "carry1", 0 0, L_0x55a15de0f010;  1 drivers
v0x55a15d58e830_0 .net "cin", 0 0, L_0x55a15de0dd00;  alias, 1 drivers
v0x55a15d58e8d0_0 .net "sum", 0 0, L_0x55a15de0eea0;  1 drivers
v0x55a15d58e970_0 .net "sum0", 0 0, L_0x55a15de0e620;  1 drivers
S_0x55a15d589a20 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d5897d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d58bbd0_0 .net "a", 0 0, L_0x55a15de0f230;  alias, 1 drivers
v0x55a15d58bc70_0 .net "b", 0 0, L_0x55a15de0f4f0;  alias, 1 drivers
v0x55a15d58bd30_0 .net "carry", 0 0, L_0x55a15de0e810;  alias, 1 drivers
v0x55a15d58bdd0_0 .net "sum", 0 0, L_0x55a15de0e620;  alias, 1 drivers
S_0x55a15d589c80 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d589a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0e7a0 .functor NAND 1, L_0x55a15de0f230, L_0x55a15de0f4f0, C4<1>, C4<1>;
L_0x55a15de0e810 .functor NAND 1, L_0x55a15de0e7a0, L_0x55a15de0e7a0, C4<1>, C4<1>;
v0x55a15d589ee0_0 .net "in0", 0 0, L_0x55a15de0f230;  alias, 1 drivers
v0x55a15d589fc0_0 .net "in1", 0 0, L_0x55a15de0f4f0;  alias, 1 drivers
v0x55a15d58a080_0 .net "out", 0 0, L_0x55a15de0e810;  alias, 1 drivers
v0x55a15d58a120_0 .net "w0", 0 0, L_0x55a15de0e7a0;  1 drivers
S_0x55a15d58a260 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d589a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0e2e0 .functor NOT 1, L_0x55a15de0f4f0, C4<0>, C4<0>, C4<0>;
L_0x55a15de0e480 .functor NOT 1, L_0x55a15de0f230, C4<0>, C4<0>, C4<0>;
v0x55a15d58b6e0_0 .net "in0", 0 0, L_0x55a15de0f230;  alias, 1 drivers
v0x55a15d58b7d0_0 .net "in1", 0 0, L_0x55a15de0f4f0;  alias, 1 drivers
v0x55a15d58b8e0_0 .net "out", 0 0, L_0x55a15de0e620;  alias, 1 drivers
v0x55a15d58b980_0 .net "w0", 0 0, L_0x55a15de0e270;  1 drivers
v0x55a15d58ba70_0 .net "w1", 0 0, L_0x55a15de0e3c0;  1 drivers
S_0x55a15d58a480 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d58a260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0ce10 .functor NAND 1, L_0x55a15de0f230, L_0x55a15de0e2e0, C4<1>, C4<1>;
L_0x55a15de0e270 .functor NAND 1, L_0x55a15de0ce10, L_0x55a15de0ce10, C4<1>, C4<1>;
v0x55a15d58a6e0_0 .net "in0", 0 0, L_0x55a15de0f230;  alias, 1 drivers
v0x55a15d58a7a0_0 .net "in1", 0 0, L_0x55a15de0e2e0;  1 drivers
v0x55a15d58a840_0 .net "out", 0 0, L_0x55a15de0e270;  alias, 1 drivers
v0x55a15d58a910_0 .net "w0", 0 0, L_0x55a15de0ce10;  1 drivers
S_0x55a15d58aa50 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d58a260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0e350 .functor NAND 1, L_0x55a15de0e480, L_0x55a15de0f4f0, C4<1>, C4<1>;
L_0x55a15de0e3c0 .functor NAND 1, L_0x55a15de0e350, L_0x55a15de0e350, C4<1>, C4<1>;
v0x55a15d58ac70_0 .net "in0", 0 0, L_0x55a15de0e480;  1 drivers
v0x55a15d58ad50_0 .net "in1", 0 0, L_0x55a15de0f4f0;  alias, 1 drivers
v0x55a15d58ae40_0 .net "out", 0 0, L_0x55a15de0e3c0;  alias, 1 drivers
v0x55a15d58af10_0 .net "w0", 0 0, L_0x55a15de0e350;  1 drivers
S_0x55a15d58b010 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d58a260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0e540 .functor NAND 1, L_0x55a15de0e270, L_0x55a15de0e270, C4<1>, C4<1>;
L_0x55a15de0e5b0 .functor NAND 1, L_0x55a15de0e3c0, L_0x55a15de0e3c0, C4<1>, C4<1>;
L_0x55a15de0e620 .functor NAND 1, L_0x55a15de0e540, L_0x55a15de0e5b0, C4<1>, C4<1>;
v0x55a15d58b260_0 .net "in0", 0 0, L_0x55a15de0e270;  alias, 1 drivers
v0x55a15d58b330_0 .net "in1", 0 0, L_0x55a15de0e3c0;  alias, 1 drivers
v0x55a15d58b400_0 .net "out", 0 0, L_0x55a15de0e620;  alias, 1 drivers
v0x55a15d58b4d0_0 .net "w0", 0 0, L_0x55a15de0e540;  1 drivers
v0x55a15d58b570_0 .net "w1", 0 0, L_0x55a15de0e5b0;  1 drivers
S_0x55a15d58bee0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d5897d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d58e010_0 .net "a", 0 0, L_0x55a15de0e620;  alias, 1 drivers
v0x55a15d58e0b0_0 .net "b", 0 0, L_0x55a15de0dd00;  alias, 1 drivers
v0x55a15d58e200_0 .net "carry", 0 0, L_0x55a15de0f010;  alias, 1 drivers
v0x55a15d58e2a0_0 .net "sum", 0 0, L_0x55a15de0eea0;  alias, 1 drivers
S_0x55a15d58c140 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d58bee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0efa0 .functor NAND 1, L_0x55a15de0e620, L_0x55a15de0dd00, C4<1>, C4<1>;
L_0x55a15de0f010 .functor NAND 1, L_0x55a15de0efa0, L_0x55a15de0efa0, C4<1>, C4<1>;
v0x55a15d58c380_0 .net "in0", 0 0, L_0x55a15de0e620;  alias, 1 drivers
v0x55a15d58c440_0 .net "in1", 0 0, L_0x55a15de0dd00;  alias, 1 drivers
v0x55a15d58c500_0 .net "out", 0 0, L_0x55a15de0f010;  alias, 1 drivers
v0x55a15d58c5a0_0 .net "w0", 0 0, L_0x55a15de0efa0;  1 drivers
S_0x55a15d58c6a0 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d58bee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0ea00 .functor NOT 1, L_0x55a15de0dd00, C4<0>, C4<0>, C4<0>;
L_0x55a15de0ed00 .functor NOT 1, L_0x55a15de0e620, C4<0>, C4<0>, C4<0>;
v0x55a15d58db90_0 .net "in0", 0 0, L_0x55a15de0e620;  alias, 1 drivers
v0x55a15d58dc30_0 .net "in1", 0 0, L_0x55a15de0dd00;  alias, 1 drivers
v0x55a15d58dcf0_0 .net "out", 0 0, L_0x55a15de0eea0;  alias, 1 drivers
v0x55a15d58ddc0_0 .net "w0", 0 0, L_0x55a15de0e940;  1 drivers
v0x55a15d58deb0_0 .net "w1", 0 0, L_0x55a15de0ec40;  1 drivers
S_0x55a15d58c8c0 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d58c6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0e8d0 .functor NAND 1, L_0x55a15de0e620, L_0x55a15de0ea00, C4<1>, C4<1>;
L_0x55a15de0e940 .functor NAND 1, L_0x55a15de0e8d0, L_0x55a15de0e8d0, C4<1>, C4<1>;
v0x55a15d58cb20_0 .net "in0", 0 0, L_0x55a15de0e620;  alias, 1 drivers
v0x55a15d58cc70_0 .net "in1", 0 0, L_0x55a15de0ea00;  1 drivers
v0x55a15d58cd30_0 .net "out", 0 0, L_0x55a15de0e940;  alias, 1 drivers
v0x55a15d58ce00_0 .net "w0", 0 0, L_0x55a15de0e8d0;  1 drivers
S_0x55a15d58cf40 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d58c6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0ebd0 .functor NAND 1, L_0x55a15de0ed00, L_0x55a15de0dd00, C4<1>, C4<1>;
L_0x55a15de0ec40 .functor NAND 1, L_0x55a15de0ebd0, L_0x55a15de0ebd0, C4<1>, C4<1>;
v0x55a15d58d110_0 .net "in0", 0 0, L_0x55a15de0ed00;  1 drivers
v0x55a15d58d1f0_0 .net "in1", 0 0, L_0x55a15de0dd00;  alias, 1 drivers
v0x55a15d58d300_0 .net "out", 0 0, L_0x55a15de0ec40;  alias, 1 drivers
v0x55a15d58d3a0_0 .net "w0", 0 0, L_0x55a15de0ebd0;  1 drivers
S_0x55a15d58d4c0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d58c6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0edc0 .functor NAND 1, L_0x55a15de0e940, L_0x55a15de0e940, C4<1>, C4<1>;
L_0x55a15de0ee30 .functor NAND 1, L_0x55a15de0ec40, L_0x55a15de0ec40, C4<1>, C4<1>;
L_0x55a15de0eea0 .functor NAND 1, L_0x55a15de0edc0, L_0x55a15de0ee30, C4<1>, C4<1>;
v0x55a15d58d710_0 .net "in0", 0 0, L_0x55a15de0e940;  alias, 1 drivers
v0x55a15d58d7e0_0 .net "in1", 0 0, L_0x55a15de0ec40;  alias, 1 drivers
v0x55a15d58d8b0_0 .net "out", 0 0, L_0x55a15de0eea0;  alias, 1 drivers
v0x55a15d58d980_0 .net "w0", 0 0, L_0x55a15de0edc0;  1 drivers
v0x55a15d58da20_0 .net "w1", 0 0, L_0x55a15de0ee30;  1 drivers
S_0x55a15d58ea90 .scope module, "fa9" "FULL_ADDER" 3 14, 4 1 0, S_0x55a15d4ee2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x55a15de10760 .functor OR 1, L_0x55a15de106d0, L_0x55a15de0fe40, C4<0>, C4<0>;
v0x55a15d593620_0 .net "a", 0 0, L_0x55a15de10930;  1 drivers
v0x55a15d593770_0 .net "b", 0 0, L_0x55a15de10ae0;  1 drivers
v0x55a15d5938c0_0 .net "carry", 0 0, L_0x55a15de10760;  alias, 1 drivers
v0x55a15d593960_0 .net "carry0", 0 0, L_0x55a15de0fe40;  1 drivers
v0x55a15d593a00_0 .net "carry1", 0 0, L_0x55a15de106d0;  1 drivers
v0x55a15d593af0_0 .net "cin", 0 0, L_0x55a15de0f080;  alias, 1 drivers
v0x55a15d593b90_0 .net "sum", 0 0, L_0x55a15de105d0;  1 drivers
v0x55a15d593c30_0 .net "sum0", 0 0, L_0x55a15de0fc30;  1 drivers
S_0x55a15d58ece0 .scope module, "ha0" "HALF_ADDER" 4 4, 5 1 0, S_0x55a15d58ea90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d590e90_0 .net "a", 0 0, L_0x55a15de10930;  alias, 1 drivers
v0x55a15d590f30_0 .net "b", 0 0, L_0x55a15de10ae0;  alias, 1 drivers
v0x55a15d590ff0_0 .net "carry", 0 0, L_0x55a15de0fe40;  alias, 1 drivers
v0x55a15d591090_0 .net "sum", 0 0, L_0x55a15de0fc30;  alias, 1 drivers
S_0x55a15d58ef40 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d58ece0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0fdb0 .functor NAND 1, L_0x55a15de10930, L_0x55a15de10ae0, C4<1>, C4<1>;
L_0x55a15de0fe40 .functor NAND 1, L_0x55a15de0fdb0, L_0x55a15de0fdb0, C4<1>, C4<1>;
v0x55a15d58f1a0_0 .net "in0", 0 0, L_0x55a15de10930;  alias, 1 drivers
v0x55a15d58f280_0 .net "in1", 0 0, L_0x55a15de10ae0;  alias, 1 drivers
v0x55a15d58f340_0 .net "out", 0 0, L_0x55a15de0fe40;  alias, 1 drivers
v0x55a15d58f3e0_0 .net "w0", 0 0, L_0x55a15de0fdb0;  1 drivers
S_0x55a15d58f520 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d58ece0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0f830 .functor NOT 1, L_0x55a15de10ae0, C4<0>, C4<0>, C4<0>;
L_0x55a15de0fa30 .functor NOT 1, L_0x55a15de10930, C4<0>, C4<0>, C4<0>;
v0x55a15d5909a0_0 .net "in0", 0 0, L_0x55a15de10930;  alias, 1 drivers
v0x55a15d590a90_0 .net "in1", 0 0, L_0x55a15de10ae0;  alias, 1 drivers
v0x55a15d590ba0_0 .net "out", 0 0, L_0x55a15de0fc30;  alias, 1 drivers
v0x55a15d590c40_0 .net "w0", 0 0, L_0x55a15de0f7c0;  1 drivers
v0x55a15d590d30_0 .net "w1", 0 0, L_0x55a15de0f970;  1 drivers
S_0x55a15d58f740 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d58f520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0f730 .functor NAND 1, L_0x55a15de10930, L_0x55a15de0f830, C4<1>, C4<1>;
L_0x55a15de0f7c0 .functor NAND 1, L_0x55a15de0f730, L_0x55a15de0f730, C4<1>, C4<1>;
v0x55a15d58f9a0_0 .net "in0", 0 0, L_0x55a15de10930;  alias, 1 drivers
v0x55a15d58fa60_0 .net "in1", 0 0, L_0x55a15de0f830;  1 drivers
v0x55a15d58fb00_0 .net "out", 0 0, L_0x55a15de0f7c0;  alias, 1 drivers
v0x55a15d58fbd0_0 .net "w0", 0 0, L_0x55a15de0f730;  1 drivers
S_0x55a15d58fd10 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d58f520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0f8e0 .functor NAND 1, L_0x55a15de0fa30, L_0x55a15de10ae0, C4<1>, C4<1>;
L_0x55a15de0f970 .functor NAND 1, L_0x55a15de0f8e0, L_0x55a15de0f8e0, C4<1>, C4<1>;
v0x55a15d58ff30_0 .net "in0", 0 0, L_0x55a15de0fa30;  1 drivers
v0x55a15d590010_0 .net "in1", 0 0, L_0x55a15de10ae0;  alias, 1 drivers
v0x55a15d590100_0 .net "out", 0 0, L_0x55a15de0f970;  alias, 1 drivers
v0x55a15d5901d0_0 .net "w0", 0 0, L_0x55a15de0f8e0;  1 drivers
S_0x55a15d5902d0 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d58f520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0fb10 .functor NAND 1, L_0x55a15de0f7c0, L_0x55a15de0f7c0, C4<1>, C4<1>;
L_0x55a15de0fba0 .functor NAND 1, L_0x55a15de0f970, L_0x55a15de0f970, C4<1>, C4<1>;
L_0x55a15de0fc30 .functor NAND 1, L_0x55a15de0fb10, L_0x55a15de0fba0, C4<1>, C4<1>;
v0x55a15d590520_0 .net "in0", 0 0, L_0x55a15de0f7c0;  alias, 1 drivers
v0x55a15d5905f0_0 .net "in1", 0 0, L_0x55a15de0f970;  alias, 1 drivers
v0x55a15d5906c0_0 .net "out", 0 0, L_0x55a15de0fc30;  alias, 1 drivers
v0x55a15d590790_0 .net "w0", 0 0, L_0x55a15de0fb10;  1 drivers
v0x55a15d590830_0 .net "w1", 0 0, L_0x55a15de0fba0;  1 drivers
S_0x55a15d5911a0 .scope module, "ha1" "HALF_ADDER" 4 5, 5 1 0, S_0x55a15d58ea90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
v0x55a15d5932d0_0 .net "a", 0 0, L_0x55a15de0fc30;  alias, 1 drivers
v0x55a15d593370_0 .net "b", 0 0, L_0x55a15de0f080;  alias, 1 drivers
v0x55a15d5934c0_0 .net "carry", 0 0, L_0x55a15de106d0;  alias, 1 drivers
v0x55a15d593560_0 .net "sum", 0 0, L_0x55a15de105d0;  alias, 1 drivers
S_0x55a15d591400 .scope module, "and0" "AND" 5 5, 6 1 0, S_0x55a15d5911a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de10640 .functor NAND 1, L_0x55a15de0fc30, L_0x55a15de0f080, C4<1>, C4<1>;
L_0x55a15de106d0 .functor NAND 1, L_0x55a15de10640, L_0x55a15de10640, C4<1>, C4<1>;
v0x55a15d591640_0 .net "in0", 0 0, L_0x55a15de0fc30;  alias, 1 drivers
v0x55a15d591700_0 .net "in1", 0 0, L_0x55a15de0f080;  alias, 1 drivers
v0x55a15d5917c0_0 .net "out", 0 0, L_0x55a15de106d0;  alias, 1 drivers
v0x55a15d591860_0 .net "w0", 0 0, L_0x55a15de10640;  1 drivers
S_0x55a15d591960 .scope module, "xor0" "XOR" 5 4, 7 1 0, S_0x55a15d5911a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de10070 .functor NOT 1, L_0x55a15de0f080, C4<0>, C4<0>, C4<0>;
L_0x55a15de103d0 .functor NOT 1, L_0x55a15de0fc30, C4<0>, C4<0>, C4<0>;
v0x55a15d592e50_0 .net "in0", 0 0, L_0x55a15de0fc30;  alias, 1 drivers
v0x55a15d592ef0_0 .net "in1", 0 0, L_0x55a15de0f080;  alias, 1 drivers
v0x55a15d592fb0_0 .net "out", 0 0, L_0x55a15de105d0;  alias, 1 drivers
v0x55a15d593080_0 .net "w0", 0 0, L_0x55a15de0ffb0;  1 drivers
v0x55a15d593170_0 .net "w1", 0 0, L_0x55a15de10310;  1 drivers
S_0x55a15d591b80 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15d591960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de0ff20 .functor NAND 1, L_0x55a15de0fc30, L_0x55a15de10070, C4<1>, C4<1>;
L_0x55a15de0ffb0 .functor NAND 1, L_0x55a15de0ff20, L_0x55a15de0ff20, C4<1>, C4<1>;
v0x55a15d591de0_0 .net "in0", 0 0, L_0x55a15de0fc30;  alias, 1 drivers
v0x55a15d591f30_0 .net "in1", 0 0, L_0x55a15de10070;  1 drivers
v0x55a15d591ff0_0 .net "out", 0 0, L_0x55a15de0ffb0;  alias, 1 drivers
v0x55a15d5920c0_0 .net "w0", 0 0, L_0x55a15de0ff20;  1 drivers
S_0x55a15d592200 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15d591960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de10280 .functor NAND 1, L_0x55a15de103d0, L_0x55a15de0f080, C4<1>, C4<1>;
L_0x55a15de10310 .functor NAND 1, L_0x55a15de10280, L_0x55a15de10280, C4<1>, C4<1>;
v0x55a15d5923d0_0 .net "in0", 0 0, L_0x55a15de103d0;  1 drivers
v0x55a15d5924b0_0 .net "in1", 0 0, L_0x55a15de0f080;  alias, 1 drivers
v0x55a15d5925c0_0 .net "out", 0 0, L_0x55a15de10310;  alias, 1 drivers
v0x55a15d592660_0 .net "w0", 0 0, L_0x55a15de10280;  1 drivers
S_0x55a15d592780 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15d591960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15de104b0 .functor NAND 1, L_0x55a15de0ffb0, L_0x55a15de0ffb0, C4<1>, C4<1>;
L_0x55a15de10540 .functor NAND 1, L_0x55a15de10310, L_0x55a15de10310, C4<1>, C4<1>;
L_0x55a15de105d0 .functor NAND 1, L_0x55a15de104b0, L_0x55a15de10540, C4<1>, C4<1>;
v0x55a15d5929d0_0 .net "in0", 0 0, L_0x55a15de0ffb0;  alias, 1 drivers
v0x55a15d592aa0_0 .net "in1", 0 0, L_0x55a15de10310;  alias, 1 drivers
v0x55a15d592b70_0 .net "out", 0 0, L_0x55a15de105d0;  alias, 1 drivers
v0x55a15d592c40_0 .net "w0", 0 0, L_0x55a15de104b0;  1 drivers
v0x55a15d592ce0_0 .net "w1", 0 0, L_0x55a15de10540;  1 drivers
S_0x55a15d5958a0 .scope module, "mux0" "MUX2X1_32BIT" 48 11, 14 1 0, S_0x55a15d4edeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 32 "in0"
    .port_info 3 /INPUT 32 "in1"
v0x55a15d5c7250_0 .net "in0", 31 0, L_0x55a15de719a0;  alias, 1 drivers
v0x55a15d5c7380_0 .net "in1", 31 0, L_0x55a15de31e20;  alias, 1 drivers
v0x55a15d5c7490_0 .net "out", 31 0, L_0x55a15de39e10;  alias, 1 drivers
v0x55a15d5c7550_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
LS_0x55a15de39e10_0_0 .concat [ 1 1 1 1], L_0x55a15de32b30, L_0x55a15de32d70, L_0x55a15de330e0, L_0x55a15de33450;
LS_0x55a15de39e10_0_4 .concat [ 1 1 1 1], L_0x55a15de337c0, L_0x55a15de33b30, L_0x55a15de33ea0, L_0x55a15de34210;
LS_0x55a15de39e10_0_8 .concat [ 1 1 1 1], L_0x55a15de34580, L_0x55a15de348f0, L_0x55a15de34c60, L_0x55a15de34fd0;
LS_0x55a15de39e10_0_12 .concat [ 1 1 1 1], L_0x55a15de35340, L_0x55a15de356b0, L_0x55a15de36230, L_0x55a15de365a0;
LS_0x55a15de39e10_0_16 .concat [ 1 1 1 1], L_0x55a15de36910, L_0x55a15de36c80, L_0x55a15de36ff0, L_0x55a15de37360;
LS_0x55a15de39e10_0_20 .concat [ 1 1 1 1], L_0x55a15de376d0, L_0x55a15de37a40, L_0x55a15de37db0, L_0x55a15de38120;
LS_0x55a15de39e10_0_24 .concat [ 1 1 1 1], L_0x55a15de38490, L_0x55a15de38800, L_0x55a15de38b70, L_0x55a15de38ee0;
LS_0x55a15de39e10_0_28 .concat [ 1 1 1 1], L_0x55a15de39250, L_0x55a15de395c0, L_0x55a15de39930, L_0x55a15de39ca0;
LS_0x55a15de39e10_1_0 .concat [ 4 4 4 4], LS_0x55a15de39e10_0_0, LS_0x55a15de39e10_0_4, LS_0x55a15de39e10_0_8, LS_0x55a15de39e10_0_12;
LS_0x55a15de39e10_1_4 .concat [ 4 4 4 4], LS_0x55a15de39e10_0_16, LS_0x55a15de39e10_0_20, LS_0x55a15de39e10_0_24, LS_0x55a15de39e10_0_28;
L_0x55a15de39e10 .concat [ 16 16 0 0], LS_0x55a15de39e10_1_0, LS_0x55a15de39e10_1_4;
L_0x55a15de3a9c0 .part L_0x55a15de719a0, 0, 1;
L_0x55a15de3aab0 .part L_0x55a15de719a0, 1, 1;
L_0x55a15de3aba0 .part L_0x55a15de719a0, 2, 1;
L_0x55a15de3ac90 .part L_0x55a15de719a0, 3, 1;
L_0x55a15de3ad80 .part L_0x55a15de719a0, 4, 1;
L_0x55a15de3aeb0 .part L_0x55a15de719a0, 5, 1;
L_0x55a15de3afa0 .part L_0x55a15de719a0, 6, 1;
L_0x55a15de3b0e0 .part L_0x55a15de719a0, 7, 1;
L_0x55a15de3b1d0 .part L_0x55a15de719a0, 8, 1;
L_0x55a15de3b320 .part L_0x55a15de719a0, 9, 1;
L_0x55a15de3b3c0 .part L_0x55a15de719a0, 10, 1;
L_0x55a15de3b520 .part L_0x55a15de719a0, 11, 1;
L_0x55a15de3b610 .part L_0x55a15de719a0, 12, 1;
L_0x55a15de3b780 .part L_0x55a15de719a0, 13, 1;
L_0x55a15de3b870 .part L_0x55a15de719a0, 14, 1;
L_0x55a15de3b9f0 .part L_0x55a15de719a0, 15, 1;
L_0x55a15de3bae0 .part L_0x55a15de719a0, 16, 1;
L_0x55a15de3bc70 .part L_0x55a15de719a0, 17, 1;
L_0x55a15de3bd60 .part L_0x55a15de719a0, 18, 1;
L_0x55a15de3bbd0 .part L_0x55a15de719a0, 19, 1;
L_0x55a15de3bf50 .part L_0x55a15de719a0, 20, 1;
L_0x55a15de3be50 .part L_0x55a15de719a0, 21, 1;
L_0x55a15de3c150 .part L_0x55a15de719a0, 22, 1;
L_0x55a15de3c040 .part L_0x55a15de719a0, 23, 1;
L_0x55a15de3c360 .part L_0x55a15de719a0, 24, 1;
L_0x55a15de3c240 .part L_0x55a15de719a0, 25, 1;
L_0x55a15de3c580 .part L_0x55a15de719a0, 26, 1;
L_0x55a15de3c450 .part L_0x55a15de719a0, 27, 1;
L_0x55a15de3cf70 .part L_0x55a15de719a0, 28, 1;
L_0x55a15de3ce80 .part L_0x55a15de719a0, 29, 1;
L_0x55a15de3d110 .part L_0x55a15de719a0, 30, 1;
L_0x55a15de3d010 .part L_0x55a15de719a0, 31, 1;
L_0x55a15de3d310 .part L_0x55a15de31e20, 0, 1;
L_0x55a15de3d520 .part L_0x55a15de31e20, 1, 1;
L_0x55a15de3d610 .part L_0x55a15de31e20, 2, 1;
L_0x55a15de3d400 .part L_0x55a15de31e20, 3, 1;
L_0x55a15de3d830 .part L_0x55a15de31e20, 4, 1;
L_0x55a15de3da60 .part L_0x55a15de31e20, 5, 1;
L_0x55a15de3db50 .part L_0x55a15de31e20, 6, 1;
L_0x55a15de3dd90 .part L_0x55a15de31e20, 7, 1;
L_0x55a15de3de80 .part L_0x55a15de31e20, 8, 1;
L_0x55a15de3dc40 .part L_0x55a15de31e20, 9, 1;
L_0x55a15de3e0d0 .part L_0x55a15de31e20, 10, 1;
L_0x55a15de3e2e0 .part L_0x55a15de31e20, 11, 1;
L_0x55a15de3e3d0 .part L_0x55a15de31e20, 12, 1;
L_0x55a15de3e640 .part L_0x55a15de31e20, 13, 1;
L_0x55a15de3e730 .part L_0x55a15de31e20, 14, 1;
L_0x55a15de3e9b0 .part L_0x55a15de31e20, 15, 1;
L_0x55a15de3eaa0 .part L_0x55a15de31e20, 16, 1;
L_0x55a15de3ed30 .part L_0x55a15de31e20, 17, 1;
L_0x55a15de3ee20 .part L_0x55a15de31e20, 18, 1;
L_0x55a15de3f0c0 .part L_0x55a15de31e20, 19, 1;
L_0x55a15de3f1b0 .part L_0x55a15de31e20, 20, 1;
L_0x55a15de3ef10 .part L_0x55a15de31e20, 21, 1;
L_0x55a15de3f000 .part L_0x55a15de31e20, 22, 1;
L_0x55a15de3f2a0 .part L_0x55a15de31e20, 23, 1;
L_0x55a15de3f390 .part L_0x55a15de31e20, 24, 1;
L_0x55a15de3f4b0 .part L_0x55a15de31e20, 25, 1;
L_0x55a15de3f5a0 .part L_0x55a15de31e20, 26, 1;
L_0x55a15de3faf0 .part L_0x55a15de31e20, 27, 1;
L_0x55a15de3fbe0 .part L_0x55a15de31e20, 28, 1;
L_0x55a15de3f900 .part L_0x55a15de31e20, 29, 1;
L_0x55a15de3f9f0 .part L_0x55a15de31e20, 30, 1;
L_0x55a15de3fee0 .part L_0x55a15de31e20, 31, 1;
S_0x55a15d595a90 .scope module, "mux0[0]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de329e0 .functor AND 1, L_0x55a15de32a50, L_0x55a15de3a9c0, C4<1>, C4<1>;
L_0x55a15de32a50 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de32ac0 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3d310, C4<1>, C4<1>;
L_0x55a15de32b30 .functor OR 1, L_0x55a15de32ac0, L_0x55a15de329e0, C4<0>, C4<0>;
v0x55a15d595d20_0 .net *"_s1", 0 0, L_0x55a15de32a50;  1 drivers
v0x55a15d595e20_0 .net "in0", 0 0, L_0x55a15de3a9c0;  1 drivers
v0x55a15d595ee0_0 .net "in1", 0 0, L_0x55a15de3d310;  1 drivers
v0x55a15d595fb0_0 .net "out", 0 0, L_0x55a15de32b30;  1 drivers
v0x55a15d596070_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d596180_0 .net "w0", 0 0, L_0x55a15de329e0;  1 drivers
v0x55a15d596240_0 .net "w1", 0 0, L_0x55a15de32ac0;  1 drivers
S_0x55a15d596380 .scope module, "mux0[1]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de32ba0 .functor AND 1, L_0x55a15de32c10, L_0x55a15de3aab0, C4<1>, C4<1>;
L_0x55a15de32c10 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de32cd0 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3d520, C4<1>, C4<1>;
L_0x55a15de32d70 .functor OR 1, L_0x55a15de32cd0, L_0x55a15de32ba0, C4<0>, C4<0>;
v0x55a15d596600_0 .net *"_s1", 0 0, L_0x55a15de32c10;  1 drivers
v0x55a15d5966e0_0 .net "in0", 0 0, L_0x55a15de3aab0;  1 drivers
v0x55a15d5967a0_0 .net "in1", 0 0, L_0x55a15de3d520;  1 drivers
v0x55a15d596870_0 .net "out", 0 0, L_0x55a15de32d70;  1 drivers
v0x55a15d596930_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d596a20_0 .net "w0", 0 0, L_0x55a15de32ba0;  1 drivers
v0x55a15d596ac0_0 .net "w1", 0 0, L_0x55a15de32cd0;  1 drivers
S_0x55a15d596c30 .scope module, "mux0[2]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de32ee0 .functor AND 1, L_0x55a15de32f80, L_0x55a15de3aba0, C4<1>, C4<1>;
L_0x55a15de32f80 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de33040 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3d610, C4<1>, C4<1>;
L_0x55a15de330e0 .functor OR 1, L_0x55a15de33040, L_0x55a15de32ee0, C4<0>, C4<0>;
v0x55a15d596ec0_0 .net *"_s1", 0 0, L_0x55a15de32f80;  1 drivers
v0x55a15d596fa0_0 .net "in0", 0 0, L_0x55a15de3aba0;  1 drivers
v0x55a15d597060_0 .net "in1", 0 0, L_0x55a15de3d610;  1 drivers
v0x55a15d597130_0 .net "out", 0 0, L_0x55a15de330e0;  1 drivers
v0x55a15d5971f0_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d597330_0 .net "w0", 0 0, L_0x55a15de32ee0;  1 drivers
v0x55a15d5973f0_0 .net "w1", 0 0, L_0x55a15de33040;  1 drivers
S_0x55a15d597530 .scope module, "mux0[3]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de33250 .functor AND 1, L_0x55a15de332f0, L_0x55a15de3ac90, C4<1>, C4<1>;
L_0x55a15de332f0 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de333b0 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3d400, C4<1>, C4<1>;
L_0x55a15de33450 .functor OR 1, L_0x55a15de333b0, L_0x55a15de33250, C4<0>, C4<0>;
v0x55a15d597790_0 .net *"_s1", 0 0, L_0x55a15de332f0;  1 drivers
v0x55a15d597890_0 .net "in0", 0 0, L_0x55a15de3ac90;  1 drivers
v0x55a15d597950_0 .net "in1", 0 0, L_0x55a15de3d400;  1 drivers
v0x55a15d5979f0_0 .net "out", 0 0, L_0x55a15de33450;  1 drivers
v0x55a15d597ab0_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d597ba0_0 .net "w0", 0 0, L_0x55a15de33250;  1 drivers
v0x55a15d597c60_0 .net "w1", 0 0, L_0x55a15de333b0;  1 drivers
S_0x55a15d597da0 .scope module, "mux0[4]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de335c0 .functor AND 1, L_0x55a15de33660, L_0x55a15de3ad80, C4<1>, C4<1>;
L_0x55a15de33660 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de33720 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3d830, C4<1>, C4<1>;
L_0x55a15de337c0 .functor OR 1, L_0x55a15de33720, L_0x55a15de335c0, C4<0>, C4<0>;
v0x55a15d598050_0 .net *"_s1", 0 0, L_0x55a15de33660;  1 drivers
v0x55a15d598150_0 .net "in0", 0 0, L_0x55a15de3ad80;  1 drivers
v0x55a15d598210_0 .net "in1", 0 0, L_0x55a15de3d830;  1 drivers
v0x55a15d5982b0_0 .net "out", 0 0, L_0x55a15de337c0;  1 drivers
v0x55a15d598370_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d598460_0 .net "w0", 0 0, L_0x55a15de335c0;  1 drivers
v0x55a15d598520_0 .net "w1", 0 0, L_0x55a15de33720;  1 drivers
S_0x55a15d598660 .scope module, "mux0[5]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de33930 .functor AND 1, L_0x55a15de339d0, L_0x55a15de3aeb0, C4<1>, C4<1>;
L_0x55a15de339d0 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de33a90 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3da60, C4<1>, C4<1>;
L_0x55a15de33b30 .functor OR 1, L_0x55a15de33a90, L_0x55a15de33930, C4<0>, C4<0>;
v0x55a15d598870_0 .net *"_s1", 0 0, L_0x55a15de339d0;  1 drivers
v0x55a15d598970_0 .net "in0", 0 0, L_0x55a15de3aeb0;  1 drivers
v0x55a15d598a30_0 .net "in1", 0 0, L_0x55a15de3da60;  1 drivers
v0x55a15d598b00_0 .net "out", 0 0, L_0x55a15de33b30;  1 drivers
v0x55a15d598bc0_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d598cb0_0 .net "w0", 0 0, L_0x55a15de33930;  1 drivers
v0x55a15d598d70_0 .net "w1", 0 0, L_0x55a15de33a90;  1 drivers
S_0x55a15d598eb0 .scope module, "mux0[6]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de33ca0 .functor AND 1, L_0x55a15de33d40, L_0x55a15de3afa0, C4<1>, C4<1>;
L_0x55a15de33d40 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de33e00 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3db50, C4<1>, C4<1>;
L_0x55a15de33ea0 .functor OR 1, L_0x55a15de33e00, L_0x55a15de33ca0, C4<0>, C4<0>;
v0x55a15d599110_0 .net *"_s1", 0 0, L_0x55a15de33d40;  1 drivers
v0x55a15d599210_0 .net "in0", 0 0, L_0x55a15de3afa0;  1 drivers
v0x55a15d5992d0_0 .net "in1", 0 0, L_0x55a15de3db50;  1 drivers
v0x55a15d5993a0_0 .net "out", 0 0, L_0x55a15de33ea0;  1 drivers
v0x55a15d599460_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d599550_0 .net "w0", 0 0, L_0x55a15de33ca0;  1 drivers
v0x55a15d599610_0 .net "w1", 0 0, L_0x55a15de33e00;  1 drivers
S_0x55a15d599750 .scope module, "mux0[7]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de34010 .functor AND 1, L_0x55a15de340b0, L_0x55a15de3b0e0, C4<1>, C4<1>;
L_0x55a15de340b0 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de34170 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3dd90, C4<1>, C4<1>;
L_0x55a15de34210 .functor OR 1, L_0x55a15de34170, L_0x55a15de34010, C4<0>, C4<0>;
v0x55a15d5999b0_0 .net *"_s1", 0 0, L_0x55a15de340b0;  1 drivers
v0x55a15d599ab0_0 .net "in0", 0 0, L_0x55a15de3b0e0;  1 drivers
v0x55a15d599b70_0 .net "in1", 0 0, L_0x55a15de3dd90;  1 drivers
v0x55a15d599c40_0 .net "out", 0 0, L_0x55a15de34210;  1 drivers
v0x55a15d599d00_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d599df0_0 .net "w0", 0 0, L_0x55a15de34010;  1 drivers
v0x55a15d599eb0_0 .net "w1", 0 0, L_0x55a15de34170;  1 drivers
S_0x55a15d599ff0 .scope module, "mux0[8]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de34380 .functor AND 1, L_0x55a15de34420, L_0x55a15de3b1d0, C4<1>, C4<1>;
L_0x55a15de34420 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de344e0 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3de80, C4<1>, C4<1>;
L_0x55a15de34580 .functor OR 1, L_0x55a15de344e0, L_0x55a15de34380, C4<0>, C4<0>;
v0x55a15d59a2e0_0 .net *"_s1", 0 0, L_0x55a15de34420;  1 drivers
v0x55a15d59a3e0_0 .net "in0", 0 0, L_0x55a15de3b1d0;  1 drivers
v0x55a15d59a4a0_0 .net "in1", 0 0, L_0x55a15de3de80;  1 drivers
v0x55a15d59a570_0 .net "out", 0 0, L_0x55a15de34580;  1 drivers
v0x55a15d59a630_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d59a6d0_0 .net "w0", 0 0, L_0x55a15de34380;  1 drivers
v0x55a15d59a790_0 .net "w1", 0 0, L_0x55a15de344e0;  1 drivers
S_0x55a15d59a8d0 .scope module, "mux0[9]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de346f0 .functor AND 1, L_0x55a15de34790, L_0x55a15de3b320, C4<1>, C4<1>;
L_0x55a15de34790 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de34850 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3dc40, C4<1>, C4<1>;
L_0x55a15de348f0 .functor OR 1, L_0x55a15de34850, L_0x55a15de346f0, C4<0>, C4<0>;
v0x55a15d59ab30_0 .net *"_s1", 0 0, L_0x55a15de34790;  1 drivers
v0x55a15d59ac30_0 .net "in0", 0 0, L_0x55a15de3b320;  1 drivers
v0x55a15d59acf0_0 .net "in1", 0 0, L_0x55a15de3dc40;  1 drivers
v0x55a15d59adc0_0 .net "out", 0 0, L_0x55a15de348f0;  1 drivers
v0x55a15d59ae80_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d59af70_0 .net "w0", 0 0, L_0x55a15de346f0;  1 drivers
v0x55a15d59b030_0 .net "w1", 0 0, L_0x55a15de34850;  1 drivers
S_0x55a15d59b170 .scope module, "mux0[10]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de34a60 .functor AND 1, L_0x55a15de34b00, L_0x55a15de3b3c0, C4<1>, C4<1>;
L_0x55a15de34b00 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de34bc0 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3e0d0, C4<1>, C4<1>;
L_0x55a15de34c60 .functor OR 1, L_0x55a15de34bc0, L_0x55a15de34a60, C4<0>, C4<0>;
v0x55a15d59b3d0_0 .net *"_s1", 0 0, L_0x55a15de34b00;  1 drivers
v0x55a15d59b4d0_0 .net "in0", 0 0, L_0x55a15de3b3c0;  1 drivers
v0x55a15d59b590_0 .net "in1", 0 0, L_0x55a15de3e0d0;  1 drivers
v0x55a15d59b660_0 .net "out", 0 0, L_0x55a15de34c60;  1 drivers
v0x55a15d59b720_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d59b810_0 .net "w0", 0 0, L_0x55a15de34a60;  1 drivers
v0x55a15d5bb8d0_0 .net "w1", 0 0, L_0x55a15de34bc0;  1 drivers
S_0x55a15d5bba10 .scope module, "mux0[11]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de34dd0 .functor AND 1, L_0x55a15de34e70, L_0x55a15de3b520, C4<1>, C4<1>;
L_0x55a15de34e70 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de34f30 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3e2e0, C4<1>, C4<1>;
L_0x55a15de34fd0 .functor OR 1, L_0x55a15de34f30, L_0x55a15de34dd0, C4<0>, C4<0>;
v0x55a15d5bbc70_0 .net *"_s1", 0 0, L_0x55a15de34e70;  1 drivers
v0x55a15d5bbd70_0 .net "in0", 0 0, L_0x55a15de3b520;  1 drivers
v0x55a15d5bbe30_0 .net "in1", 0 0, L_0x55a15de3e2e0;  1 drivers
v0x55a15d5bbf00_0 .net "out", 0 0, L_0x55a15de34fd0;  1 drivers
v0x55a15d5bbfc0_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d5bc0b0_0 .net "w0", 0 0, L_0x55a15de34dd0;  1 drivers
v0x55a15d5bc170_0 .net "w1", 0 0, L_0x55a15de34f30;  1 drivers
S_0x55a15d5bc2b0 .scope module, "mux0[12]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de35140 .functor AND 1, L_0x55a15de351e0, L_0x55a15de3b610, C4<1>, C4<1>;
L_0x55a15de351e0 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de352a0 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3e3d0, C4<1>, C4<1>;
L_0x55a15de35340 .functor OR 1, L_0x55a15de352a0, L_0x55a15de35140, C4<0>, C4<0>;
v0x55a15d5bc510_0 .net *"_s1", 0 0, L_0x55a15de351e0;  1 drivers
v0x55a15d5bc610_0 .net "in0", 0 0, L_0x55a15de3b610;  1 drivers
v0x55a15d5bc6d0_0 .net "in1", 0 0, L_0x55a15de3e3d0;  1 drivers
v0x55a15d5bc7a0_0 .net "out", 0 0, L_0x55a15de35340;  1 drivers
v0x55a15d5bc860_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d5bc950_0 .net "w0", 0 0, L_0x55a15de35140;  1 drivers
v0x55a15d5bca10_0 .net "w1", 0 0, L_0x55a15de352a0;  1 drivers
S_0x55a15d5bcb50 .scope module, "mux0[13]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de354b0 .functor AND 1, L_0x55a15de35550, L_0x55a15de3b780, C4<1>, C4<1>;
L_0x55a15de35550 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de35610 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3e640, C4<1>, C4<1>;
L_0x55a15de356b0 .functor OR 1, L_0x55a15de35610, L_0x55a15de354b0, C4<0>, C4<0>;
v0x55a15d5bcdb0_0 .net *"_s1", 0 0, L_0x55a15de35550;  1 drivers
v0x55a15d5bceb0_0 .net "in0", 0 0, L_0x55a15de3b780;  1 drivers
v0x55a15d5bcf70_0 .net "in1", 0 0, L_0x55a15de3e640;  1 drivers
v0x55a15d5bd040_0 .net "out", 0 0, L_0x55a15de356b0;  1 drivers
v0x55a15d5bd100_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d5bd1f0_0 .net "w0", 0 0, L_0x55a15de354b0;  1 drivers
v0x55a15d5bd2b0_0 .net "w1", 0 0, L_0x55a15de35610;  1 drivers
S_0x55a15d5bd3f0 .scope module, "mux0[14]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de35820 .functor AND 1, L_0x55a15de358c0, L_0x55a15de3b870, C4<1>, C4<1>;
L_0x55a15de358c0 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de36190 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3e730, C4<1>, C4<1>;
L_0x55a15de36230 .functor OR 1, L_0x55a15de36190, L_0x55a15de35820, C4<0>, C4<0>;
v0x55a15d5bd650_0 .net *"_s1", 0 0, L_0x55a15de358c0;  1 drivers
v0x55a15d5bd750_0 .net "in0", 0 0, L_0x55a15de3b870;  1 drivers
v0x55a15d5bd810_0 .net "in1", 0 0, L_0x55a15de3e730;  1 drivers
v0x55a15d5bd8e0_0 .net "out", 0 0, L_0x55a15de36230;  1 drivers
v0x55a15d5bd9a0_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d5bda90_0 .net "w0", 0 0, L_0x55a15de35820;  1 drivers
v0x55a15d5bdb50_0 .net "w1", 0 0, L_0x55a15de36190;  1 drivers
S_0x55a15d5bdc90 .scope module, "mux0[15]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de363a0 .functor AND 1, L_0x55a15de36440, L_0x55a15de3b9f0, C4<1>, C4<1>;
L_0x55a15de36440 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de36500 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3e9b0, C4<1>, C4<1>;
L_0x55a15de365a0 .functor OR 1, L_0x55a15de36500, L_0x55a15de363a0, C4<0>, C4<0>;
v0x55a15d5bdef0_0 .net *"_s1", 0 0, L_0x55a15de36440;  1 drivers
v0x55a15d5bdff0_0 .net "in0", 0 0, L_0x55a15de3b9f0;  1 drivers
v0x55a15d5be0b0_0 .net "in1", 0 0, L_0x55a15de3e9b0;  1 drivers
v0x55a15d5be180_0 .net "out", 0 0, L_0x55a15de365a0;  1 drivers
v0x55a15d5be240_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d5be330_0 .net "w0", 0 0, L_0x55a15de363a0;  1 drivers
v0x55a15d5be3f0_0 .net "w1", 0 0, L_0x55a15de36500;  1 drivers
S_0x55a15d5be530 .scope module, "mux0[16]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de36710 .functor AND 1, L_0x55a15de367b0, L_0x55a15de3bae0, C4<1>, C4<1>;
L_0x55a15de367b0 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de36870 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3eaa0, C4<1>, C4<1>;
L_0x55a15de36910 .functor OR 1, L_0x55a15de36870, L_0x55a15de36710, C4<0>, C4<0>;
v0x55a15d5be8a0_0 .net *"_s1", 0 0, L_0x55a15de367b0;  1 drivers
v0x55a15d5be9a0_0 .net "in0", 0 0, L_0x55a15de3bae0;  1 drivers
v0x55a15d5bea60_0 .net "in1", 0 0, L_0x55a15de3eaa0;  1 drivers
v0x55a15d5beb30_0 .net "out", 0 0, L_0x55a15de36910;  1 drivers
v0x55a15d5bebf0_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d5beef0_0 .net "w0", 0 0, L_0x55a15de36710;  1 drivers
v0x55a15d5befb0_0 .net "w1", 0 0, L_0x55a15de36870;  1 drivers
S_0x55a15d5bf0f0 .scope module, "mux0[17]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de36a80 .functor AND 1, L_0x55a15de36b20, L_0x55a15de3bc70, C4<1>, C4<1>;
L_0x55a15de36b20 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de36be0 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3ed30, C4<1>, C4<1>;
L_0x55a15de36c80 .functor OR 1, L_0x55a15de36be0, L_0x55a15de36a80, C4<0>, C4<0>;
v0x55a15d5bf350_0 .net *"_s1", 0 0, L_0x55a15de36b20;  1 drivers
v0x55a15d5bf450_0 .net "in0", 0 0, L_0x55a15de3bc70;  1 drivers
v0x55a15d5bf510_0 .net "in1", 0 0, L_0x55a15de3ed30;  1 drivers
v0x55a15d5bf5e0_0 .net "out", 0 0, L_0x55a15de36c80;  1 drivers
v0x55a15d5bf6a0_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d5bf790_0 .net "w0", 0 0, L_0x55a15de36a80;  1 drivers
v0x55a15d5bf850_0 .net "w1", 0 0, L_0x55a15de36be0;  1 drivers
S_0x55a15d5bf990 .scope module, "mux0[18]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de36df0 .functor AND 1, L_0x55a15de36e90, L_0x55a15de3bd60, C4<1>, C4<1>;
L_0x55a15de36e90 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de36f50 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3ee20, C4<1>, C4<1>;
L_0x55a15de36ff0 .functor OR 1, L_0x55a15de36f50, L_0x55a15de36df0, C4<0>, C4<0>;
v0x55a15d5bfbf0_0 .net *"_s1", 0 0, L_0x55a15de36e90;  1 drivers
v0x55a15d5bfcf0_0 .net "in0", 0 0, L_0x55a15de3bd60;  1 drivers
v0x55a15d5bfdb0_0 .net "in1", 0 0, L_0x55a15de3ee20;  1 drivers
v0x55a15d5bfe80_0 .net "out", 0 0, L_0x55a15de36ff0;  1 drivers
v0x55a15d5bff40_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d5c0030_0 .net "w0", 0 0, L_0x55a15de36df0;  1 drivers
v0x55a15d5c00f0_0 .net "w1", 0 0, L_0x55a15de36f50;  1 drivers
S_0x55a15d5c0230 .scope module, "mux0[19]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de37160 .functor AND 1, L_0x55a15de37200, L_0x55a15de3bbd0, C4<1>, C4<1>;
L_0x55a15de37200 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de372c0 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3f0c0, C4<1>, C4<1>;
L_0x55a15de37360 .functor OR 1, L_0x55a15de372c0, L_0x55a15de37160, C4<0>, C4<0>;
v0x55a15d5c0490_0 .net *"_s1", 0 0, L_0x55a15de37200;  1 drivers
v0x55a15d5c0590_0 .net "in0", 0 0, L_0x55a15de3bbd0;  1 drivers
v0x55a15d5c0650_0 .net "in1", 0 0, L_0x55a15de3f0c0;  1 drivers
v0x55a15d5c0720_0 .net "out", 0 0, L_0x55a15de37360;  1 drivers
v0x55a15d5c07e0_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d5c08d0_0 .net "w0", 0 0, L_0x55a15de37160;  1 drivers
v0x55a15d5c0990_0 .net "w1", 0 0, L_0x55a15de372c0;  1 drivers
S_0x55a15d5c0ad0 .scope module, "mux0[20]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de374d0 .functor AND 1, L_0x55a15de37570, L_0x55a15de3bf50, C4<1>, C4<1>;
L_0x55a15de37570 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de37630 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3f1b0, C4<1>, C4<1>;
L_0x55a15de376d0 .functor OR 1, L_0x55a15de37630, L_0x55a15de374d0, C4<0>, C4<0>;
v0x55a15d5c0d30_0 .net *"_s1", 0 0, L_0x55a15de37570;  1 drivers
v0x55a15d5c0e30_0 .net "in0", 0 0, L_0x55a15de3bf50;  1 drivers
v0x55a15d5c0ef0_0 .net "in1", 0 0, L_0x55a15de3f1b0;  1 drivers
v0x55a15d5c0fc0_0 .net "out", 0 0, L_0x55a15de376d0;  1 drivers
v0x55a15d5c1080_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d5c1170_0 .net "w0", 0 0, L_0x55a15de374d0;  1 drivers
v0x55a15d5c1230_0 .net "w1", 0 0, L_0x55a15de37630;  1 drivers
S_0x55a15d5c1370 .scope module, "mux0[21]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de37840 .functor AND 1, L_0x55a15de378e0, L_0x55a15de3be50, C4<1>, C4<1>;
L_0x55a15de378e0 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de379a0 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3ef10, C4<1>, C4<1>;
L_0x55a15de37a40 .functor OR 1, L_0x55a15de379a0, L_0x55a15de37840, C4<0>, C4<0>;
v0x55a15d5c15d0_0 .net *"_s1", 0 0, L_0x55a15de378e0;  1 drivers
v0x55a15d5c16d0_0 .net "in0", 0 0, L_0x55a15de3be50;  1 drivers
v0x55a15d5c1790_0 .net "in1", 0 0, L_0x55a15de3ef10;  1 drivers
v0x55a15d5c1860_0 .net "out", 0 0, L_0x55a15de37a40;  1 drivers
v0x55a15d5c1920_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d5c1a10_0 .net "w0", 0 0, L_0x55a15de37840;  1 drivers
v0x55a15d5c1ad0_0 .net "w1", 0 0, L_0x55a15de379a0;  1 drivers
S_0x55a15d5c1c10 .scope module, "mux0[22]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de37bb0 .functor AND 1, L_0x55a15de37c50, L_0x55a15de3c150, C4<1>, C4<1>;
L_0x55a15de37c50 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de37d10 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3f000, C4<1>, C4<1>;
L_0x55a15de37db0 .functor OR 1, L_0x55a15de37d10, L_0x55a15de37bb0, C4<0>, C4<0>;
v0x55a15d5c1e70_0 .net *"_s1", 0 0, L_0x55a15de37c50;  1 drivers
v0x55a15d5c1f70_0 .net "in0", 0 0, L_0x55a15de3c150;  1 drivers
v0x55a15d5c2030_0 .net "in1", 0 0, L_0x55a15de3f000;  1 drivers
v0x55a15d5c2100_0 .net "out", 0 0, L_0x55a15de37db0;  1 drivers
v0x55a15d5c21c0_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d5c22b0_0 .net "w0", 0 0, L_0x55a15de37bb0;  1 drivers
v0x55a15d5c2370_0 .net "w1", 0 0, L_0x55a15de37d10;  1 drivers
S_0x55a15d5c24b0 .scope module, "mux0[23]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de37f20 .functor AND 1, L_0x55a15de37fc0, L_0x55a15de3c040, C4<1>, C4<1>;
L_0x55a15de37fc0 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de38080 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3f2a0, C4<1>, C4<1>;
L_0x55a15de38120 .functor OR 1, L_0x55a15de38080, L_0x55a15de37f20, C4<0>, C4<0>;
v0x55a15d5c2710_0 .net *"_s1", 0 0, L_0x55a15de37fc0;  1 drivers
v0x55a15d5c2810_0 .net "in0", 0 0, L_0x55a15de3c040;  1 drivers
v0x55a15d5c28d0_0 .net "in1", 0 0, L_0x55a15de3f2a0;  1 drivers
v0x55a15d5c29a0_0 .net "out", 0 0, L_0x55a15de38120;  1 drivers
v0x55a15d5c2a60_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d5c2b50_0 .net "w0", 0 0, L_0x55a15de37f20;  1 drivers
v0x55a15d5c2c10_0 .net "w1", 0 0, L_0x55a15de38080;  1 drivers
S_0x55a15d5c2d50 .scope module, "mux0[24]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de38290 .functor AND 1, L_0x55a15de38330, L_0x55a15de3c360, C4<1>, C4<1>;
L_0x55a15de38330 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de383f0 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3f390, C4<1>, C4<1>;
L_0x55a15de38490 .functor OR 1, L_0x55a15de383f0, L_0x55a15de38290, C4<0>, C4<0>;
v0x55a15d5c2fb0_0 .net *"_s1", 0 0, L_0x55a15de38330;  1 drivers
v0x55a15d5c30b0_0 .net "in0", 0 0, L_0x55a15de3c360;  1 drivers
v0x55a15d5c3170_0 .net "in1", 0 0, L_0x55a15de3f390;  1 drivers
v0x55a15d5c3240_0 .net "out", 0 0, L_0x55a15de38490;  1 drivers
v0x55a15d5c3300_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d5c33f0_0 .net "w0", 0 0, L_0x55a15de38290;  1 drivers
v0x55a15d5c34b0_0 .net "w1", 0 0, L_0x55a15de383f0;  1 drivers
S_0x55a15d5c35f0 .scope module, "mux0[25]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de38600 .functor AND 1, L_0x55a15de386a0, L_0x55a15de3c240, C4<1>, C4<1>;
L_0x55a15de386a0 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de38760 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3f4b0, C4<1>, C4<1>;
L_0x55a15de38800 .functor OR 1, L_0x55a15de38760, L_0x55a15de38600, C4<0>, C4<0>;
v0x55a15d5c3850_0 .net *"_s1", 0 0, L_0x55a15de386a0;  1 drivers
v0x55a15d5c3950_0 .net "in0", 0 0, L_0x55a15de3c240;  1 drivers
v0x55a15d5c3a10_0 .net "in1", 0 0, L_0x55a15de3f4b0;  1 drivers
v0x55a15d5c3ae0_0 .net "out", 0 0, L_0x55a15de38800;  1 drivers
v0x55a15d5c3ba0_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d5c3c90_0 .net "w0", 0 0, L_0x55a15de38600;  1 drivers
v0x55a15d5c3d50_0 .net "w1", 0 0, L_0x55a15de38760;  1 drivers
S_0x55a15d5c3e90 .scope module, "mux0[26]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de38970 .functor AND 1, L_0x55a15de38a10, L_0x55a15de3c580, C4<1>, C4<1>;
L_0x55a15de38a10 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de38ad0 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3f5a0, C4<1>, C4<1>;
L_0x55a15de38b70 .functor OR 1, L_0x55a15de38ad0, L_0x55a15de38970, C4<0>, C4<0>;
v0x55a15d5c40f0_0 .net *"_s1", 0 0, L_0x55a15de38a10;  1 drivers
v0x55a15d5c41f0_0 .net "in0", 0 0, L_0x55a15de3c580;  1 drivers
v0x55a15d5c42b0_0 .net "in1", 0 0, L_0x55a15de3f5a0;  1 drivers
v0x55a15d5c4380_0 .net "out", 0 0, L_0x55a15de38b70;  1 drivers
v0x55a15d5c4440_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d5c4530_0 .net "w0", 0 0, L_0x55a15de38970;  1 drivers
v0x55a15d5c45f0_0 .net "w1", 0 0, L_0x55a15de38ad0;  1 drivers
S_0x55a15d5c4730 .scope module, "mux0[27]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de38ce0 .functor AND 1, L_0x55a15de38d80, L_0x55a15de3c450, C4<1>, C4<1>;
L_0x55a15de38d80 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de38e40 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3faf0, C4<1>, C4<1>;
L_0x55a15de38ee0 .functor OR 1, L_0x55a15de38e40, L_0x55a15de38ce0, C4<0>, C4<0>;
v0x55a15d5c4990_0 .net *"_s1", 0 0, L_0x55a15de38d80;  1 drivers
v0x55a15d5c4a90_0 .net "in0", 0 0, L_0x55a15de3c450;  1 drivers
v0x55a15d5c4b50_0 .net "in1", 0 0, L_0x55a15de3faf0;  1 drivers
v0x55a15d5c4c20_0 .net "out", 0 0, L_0x55a15de38ee0;  1 drivers
v0x55a15d5c4ce0_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d5c4dd0_0 .net "w0", 0 0, L_0x55a15de38ce0;  1 drivers
v0x55a15d5c4e90_0 .net "w1", 0 0, L_0x55a15de38e40;  1 drivers
S_0x55a15d5c4fd0 .scope module, "mux0[28]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de39050 .functor AND 1, L_0x55a15de390f0, L_0x55a15de3cf70, C4<1>, C4<1>;
L_0x55a15de390f0 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de391b0 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3fbe0, C4<1>, C4<1>;
L_0x55a15de39250 .functor OR 1, L_0x55a15de391b0, L_0x55a15de39050, C4<0>, C4<0>;
v0x55a15d5c5230_0 .net *"_s1", 0 0, L_0x55a15de390f0;  1 drivers
v0x55a15d5c5330_0 .net "in0", 0 0, L_0x55a15de3cf70;  1 drivers
v0x55a15d5c53f0_0 .net "in1", 0 0, L_0x55a15de3fbe0;  1 drivers
v0x55a15d5c54c0_0 .net "out", 0 0, L_0x55a15de39250;  1 drivers
v0x55a15d5c5580_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d5c5670_0 .net "w0", 0 0, L_0x55a15de39050;  1 drivers
v0x55a15d5c5730_0 .net "w1", 0 0, L_0x55a15de391b0;  1 drivers
S_0x55a15d5c5870 .scope module, "mux0[29]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de393c0 .functor AND 1, L_0x55a15de39460, L_0x55a15de3ce80, C4<1>, C4<1>;
L_0x55a15de39460 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de39520 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3f900, C4<1>, C4<1>;
L_0x55a15de395c0 .functor OR 1, L_0x55a15de39520, L_0x55a15de393c0, C4<0>, C4<0>;
v0x55a15d5c5ad0_0 .net *"_s1", 0 0, L_0x55a15de39460;  1 drivers
v0x55a15d5c5bd0_0 .net "in0", 0 0, L_0x55a15de3ce80;  1 drivers
v0x55a15d5c5c90_0 .net "in1", 0 0, L_0x55a15de3f900;  1 drivers
v0x55a15d5c5d60_0 .net "out", 0 0, L_0x55a15de395c0;  1 drivers
v0x55a15d5c5e20_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d5c5f10_0 .net "w0", 0 0, L_0x55a15de393c0;  1 drivers
v0x55a15d5c5fd0_0 .net "w1", 0 0, L_0x55a15de39520;  1 drivers
S_0x55a15d5c6110 .scope module, "mux0[30]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de39730 .functor AND 1, L_0x55a15de397d0, L_0x55a15de3d110, C4<1>, C4<1>;
L_0x55a15de397d0 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de39890 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3f9f0, C4<1>, C4<1>;
L_0x55a15de39930 .functor OR 1, L_0x55a15de39890, L_0x55a15de39730, C4<0>, C4<0>;
v0x55a15d5c6370_0 .net *"_s1", 0 0, L_0x55a15de397d0;  1 drivers
v0x55a15d5c6470_0 .net "in0", 0 0, L_0x55a15de3d110;  1 drivers
v0x55a15d5c6530_0 .net "in1", 0 0, L_0x55a15de3f9f0;  1 drivers
v0x55a15d5c6600_0 .net "out", 0 0, L_0x55a15de39930;  1 drivers
v0x55a15d5c66c0_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d5c67b0_0 .net "w0", 0 0, L_0x55a15de39730;  1 drivers
v0x55a15d5c6870_0 .net "w1", 0 0, L_0x55a15de39890;  1 drivers
S_0x55a15d5c69b0 .scope module, "mux0[31]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5958a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de39aa0 .functor AND 1, L_0x55a15de39b40, L_0x55a15de3d010, C4<1>, C4<1>;
L_0x55a15de39b40 .functor NOT 1, v0x55a15d670e40_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de39c00 .functor AND 1, v0x55a15d670e40_0, L_0x55a15de3fee0, C4<1>, C4<1>;
L_0x55a15de39ca0 .functor OR 1, L_0x55a15de39c00, L_0x55a15de39aa0, C4<0>, C4<0>;
v0x55a15d5c6c10_0 .net *"_s1", 0 0, L_0x55a15de39b40;  1 drivers
v0x55a15d5c6d10_0 .net "in0", 0 0, L_0x55a15de3d010;  1 drivers
v0x55a15d5c6dd0_0 .net "in1", 0 0, L_0x55a15de3fee0;  1 drivers
v0x55a15d5c6ea0_0 .net "out", 0 0, L_0x55a15de39ca0;  1 drivers
v0x55a15d5c6f60_0 .net "s0", 0 0, v0x55a15d670e40_0;  alias, 1 drivers
v0x55a15d5c7050_0 .net "w0", 0 0, L_0x55a15de39aa0;  1 drivers
v0x55a15d5c7110_0 .net "w1", 0 0, L_0x55a15de39c00;  1 drivers
S_0x55a15d5c7a80 .scope module, "mux1" "MUX2X1_32BIT" 48 13, 14 1 0, S_0x55a15d4edeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 32 "in0"
    .port_info 3 /INPUT 32 "in1"
v0x55a15d5d91e0_0 .net "in0", 31 0, L_0x55a15de39e10;  alias, 1 drivers
v0x55a15d5d92c0_0 .net "in1", 31 0, v0x55a15d670d30_0;  alias, 1 drivers
v0x55a15d5d9380_0 .net "out", 31 0, L_0x55a15de46220;  alias, 1 drivers
v0x55a15d5d9470_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
LS_0x55a15de46220_0_0 .concat [ 1 1 1 1], L_0x55a15de40100, L_0x55a15de403b0, L_0x55a15de40660, L_0x55a15de40910;
LS_0x55a15de46220_0_4 .concat [ 1 1 1 1], L_0x55a15de40bc0, L_0x55a15de40e70, L_0x55a15de41120, L_0x55a15de413d0;
LS_0x55a15de46220_0_8 .concat [ 1 1 1 1], L_0x55a15de41680, L_0x55a15de41930, L_0x55a15de41be0, L_0x55a15de41e90;
LS_0x55a15de46220_0_12 .concat [ 1 1 1 1], L_0x55a15de42140, L_0x55a15de423f0, L_0x55a15de42eb0, L_0x55a15de43160;
LS_0x55a15de46220_0_16 .concat [ 1 1 1 1], L_0x55a15de43410, L_0x55a15de436c0, L_0x55a15de43970, L_0x55a15de43c20;
LS_0x55a15de46220_0_20 .concat [ 1 1 1 1], L_0x55a15de43ed0, L_0x55a15de44180, L_0x55a15de44430, L_0x55a15de446e0;
LS_0x55a15de46220_0_24 .concat [ 1 1 1 1], L_0x55a15de44990, L_0x55a15de44c40, L_0x55a15de44f80, L_0x55a15de452f0;
LS_0x55a15de46220_0_28 .concat [ 1 1 1 1], L_0x55a15de45660, L_0x55a15de459d0, L_0x55a15de45d40, L_0x55a15de460b0;
LS_0x55a15de46220_1_0 .concat [ 4 4 4 4], LS_0x55a15de46220_0_0, LS_0x55a15de46220_0_4, LS_0x55a15de46220_0_8, LS_0x55a15de46220_0_12;
LS_0x55a15de46220_1_4 .concat [ 4 4 4 4], LS_0x55a15de46220_0_16, LS_0x55a15de46220_0_20, LS_0x55a15de46220_0_24, LS_0x55a15de46220_0_28;
L_0x55a15de46220 .concat [ 16 16 0 0], LS_0x55a15de46220_1_0, LS_0x55a15de46220_1_4;
L_0x55a15de46cc0 .part L_0x55a15de39e10, 0, 1;
L_0x55a15de46db0 .part L_0x55a15de39e10, 1, 1;
L_0x55a15de46e50 .part L_0x55a15de39e10, 2, 1;
L_0x55a15de46f40 .part L_0x55a15de39e10, 3, 1;
L_0x55a15de47030 .part L_0x55a15de39e10, 4, 1;
L_0x55a15de47230 .part L_0x55a15de39e10, 5, 1;
L_0x55a15de47320 .part L_0x55a15de39e10, 6, 1;
L_0x55a15de47460 .part L_0x55a15de39e10, 7, 1;
L_0x55a15de47550 .part L_0x55a15de39e10, 8, 1;
L_0x55a15de476a0 .part L_0x55a15de39e10, 9, 1;
L_0x55a15de47740 .part L_0x55a15de39e10, 10, 1;
L_0x55a15de478a0 .part L_0x55a15de39e10, 11, 1;
L_0x55a15de47990 .part L_0x55a15de39e10, 12, 1;
L_0x55a15de47b00 .part L_0x55a15de39e10, 13, 1;
L_0x55a15de47bf0 .part L_0x55a15de39e10, 14, 1;
L_0x55a15de47d70 .part L_0x55a15de39e10, 15, 1;
L_0x55a15de47e60 .part L_0x55a15de39e10, 16, 1;
L_0x55a15de47ff0 .part L_0x55a15de39e10, 17, 1;
L_0x55a15de480e0 .part L_0x55a15de39e10, 18, 1;
L_0x55a15de47f50 .part L_0x55a15de39e10, 19, 1;
L_0x55a15de482d0 .part L_0x55a15de39e10, 20, 1;
L_0x55a15de481d0 .part L_0x55a15de39e10, 21, 1;
L_0x55a15de484d0 .part L_0x55a15de39e10, 22, 1;
L_0x55a15de483c0 .part L_0x55a15de39e10, 23, 1;
L_0x55a15de486e0 .part L_0x55a15de39e10, 24, 1;
L_0x55a15de485c0 .part L_0x55a15de39e10, 25, 1;
L_0x55a15de48900 .part L_0x55a15de39e10, 26, 1;
L_0x55a15de487d0 .part L_0x55a15de39e10, 27, 1;
L_0x55a15de48b30 .part L_0x55a15de39e10, 28, 1;
L_0x55a15de489f0 .part L_0x55a15de39e10, 29, 1;
L_0x55a15de48d20 .part L_0x55a15de39e10, 30, 1;
L_0x55a15de48c20 .part L_0x55a15de39e10, 31, 1;
L_0x55a15de48f20 .part v0x55a15d670d30_0, 0, 1;
L_0x55a15de490e0 .part v0x55a15d670d30_0, 1, 1;
L_0x55a15de49180 .part v0x55a15d670d30_0, 2, 1;
L_0x55a15de48fc0 .part v0x55a15d670d30_0, 3, 1;
L_0x55a15de49350 .part v0x55a15d670d30_0, 4, 1;
L_0x55a15de49220 .part v0x55a15d670d30_0, 5, 1;
L_0x55a15de49580 .part v0x55a15d670d30_0, 6, 1;
L_0x55a15de49440 .part v0x55a15d670d30_0, 7, 1;
L_0x55a15de497c0 .part v0x55a15d670d30_0, 8, 1;
L_0x55a15de49670 .part v0x55a15d670d30_0, 9, 1;
L_0x55a15de499c0 .part v0x55a15d670d30_0, 10, 1;
L_0x55a15de49860 .part v0x55a15d670d30_0, 11, 1;
L_0x55a15de49bd0 .part v0x55a15d670d30_0, 12, 1;
L_0x55a15de49a60 .part v0x55a15d670d30_0, 13, 1;
L_0x55a15de49df0 .part v0x55a15d670d30_0, 14, 1;
L_0x55a15de49c70 .part v0x55a15d670d30_0, 15, 1;
L_0x55a15de4a020 .part v0x55a15d670d30_0, 16, 1;
L_0x55a15de49e90 .part v0x55a15d670d30_0, 17, 1;
L_0x55a15de49f80 .part v0x55a15d670d30_0, 18, 1;
L_0x55a15de4a0c0 .part v0x55a15d670d30_0, 19, 1;
L_0x55a15de4a1b0 .part v0x55a15d670d30_0, 20, 1;
L_0x55a15de4a2b0 .part v0x55a15d670d30_0, 21, 1;
L_0x55a15de4a3a0 .part v0x55a15d670d30_0, 22, 1;
L_0x55a15de4a4b0 .part v0x55a15d670d30_0, 23, 1;
L_0x55a15de4a5a0 .part v0x55a15d670d30_0, 24, 1;
L_0x55a15de4a6c0 .part v0x55a15d670d30_0, 25, 1;
L_0x55a15de4a7b0 .part v0x55a15d670d30_0, 26, 1;
L_0x55a15de4a8e0 .part v0x55a15d670d30_0, 27, 1;
L_0x55a15de4a9d0 .part v0x55a15d670d30_0, 28, 1;
L_0x55a15de4ad10 .part v0x55a15d670d30_0, 29, 1;
L_0x55a15de4ae00 .part v0x55a15d670d30_0, 30, 1;
L_0x55a15de4b100 .part v0x55a15d670d30_0, 31, 1;
S_0x55a15d5c7cc0 .scope module, "mux0[0]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de3b4b0 .functor AND 1, L_0x55a15de3ffd0, L_0x55a15de46cc0, C4<1>, C4<1>;
L_0x55a15de3ffd0 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de40090 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de48f20, C4<1>, C4<1>;
L_0x55a15de40100 .functor OR 1, L_0x55a15de40090, L_0x55a15de3b4b0, C4<0>, C4<0>;
v0x55a15d5c7f50_0 .net *"_s1", 0 0, L_0x55a15de3ffd0;  1 drivers
v0x55a15d5c8050_0 .net "in0", 0 0, L_0x55a15de46cc0;  1 drivers
v0x55a15d5c8110_0 .net "in1", 0 0, L_0x55a15de48f20;  1 drivers
v0x55a15d5c81e0_0 .net "out", 0 0, L_0x55a15de40100;  1 drivers
v0x55a15d5c82a0_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5c83b0_0 .net "w0", 0 0, L_0x55a15de3b4b0;  1 drivers
v0x55a15d5c8470_0 .net "w1", 0 0, L_0x55a15de40090;  1 drivers
S_0x55a15d5c85b0 .scope module, "mux0[1]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de40210 .functor AND 1, L_0x55a15de40280, L_0x55a15de46db0, C4<1>, C4<1>;
L_0x55a15de40280 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de40340 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de490e0, C4<1>, C4<1>;
L_0x55a15de403b0 .functor OR 1, L_0x55a15de40340, L_0x55a15de40210, C4<0>, C4<0>;
v0x55a15d5c8830_0 .net *"_s1", 0 0, L_0x55a15de40280;  1 drivers
v0x55a15d5c8910_0 .net "in0", 0 0, L_0x55a15de46db0;  1 drivers
v0x55a15d5c89d0_0 .net "in1", 0 0, L_0x55a15de490e0;  1 drivers
v0x55a15d5c8aa0_0 .net "out", 0 0, L_0x55a15de403b0;  1 drivers
v0x55a15d5c8b60_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5c8c50_0 .net "w0", 0 0, L_0x55a15de40210;  1 drivers
v0x55a15d5c8cf0_0 .net "w1", 0 0, L_0x55a15de40340;  1 drivers
S_0x55a15d5c8e60 .scope module, "mux0[2]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de404c0 .functor AND 1, L_0x55a15de40530, L_0x55a15de46e50, C4<1>, C4<1>;
L_0x55a15de40530 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de405f0 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de49180, C4<1>, C4<1>;
L_0x55a15de40660 .functor OR 1, L_0x55a15de405f0, L_0x55a15de404c0, C4<0>, C4<0>;
v0x55a15d5c90f0_0 .net *"_s1", 0 0, L_0x55a15de40530;  1 drivers
v0x55a15d5c91d0_0 .net "in0", 0 0, L_0x55a15de46e50;  1 drivers
v0x55a15d5c9290_0 .net "in1", 0 0, L_0x55a15de49180;  1 drivers
v0x55a15d5c9360_0 .net "out", 0 0, L_0x55a15de40660;  1 drivers
v0x55a15d5c9420_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5c9560_0 .net "w0", 0 0, L_0x55a15de404c0;  1 drivers
v0x55a15d5c9620_0 .net "w1", 0 0, L_0x55a15de405f0;  1 drivers
S_0x55a15d5c9760 .scope module, "mux0[3]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de40770 .functor AND 1, L_0x55a15de407e0, L_0x55a15de46f40, C4<1>, C4<1>;
L_0x55a15de407e0 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de408a0 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de48fc0, C4<1>, C4<1>;
L_0x55a15de40910 .functor OR 1, L_0x55a15de408a0, L_0x55a15de40770, C4<0>, C4<0>;
v0x55a15d5c99c0_0 .net *"_s1", 0 0, L_0x55a15de407e0;  1 drivers
v0x55a15d5c9ac0_0 .net "in0", 0 0, L_0x55a15de46f40;  1 drivers
v0x55a15d5c9b80_0 .net "in1", 0 0, L_0x55a15de48fc0;  1 drivers
v0x55a15d5c9c20_0 .net "out", 0 0, L_0x55a15de40910;  1 drivers
v0x55a15d5c9ce0_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5c9dd0_0 .net "w0", 0 0, L_0x55a15de40770;  1 drivers
v0x55a15d5c9e90_0 .net "w1", 0 0, L_0x55a15de408a0;  1 drivers
S_0x55a15d5c9fd0 .scope module, "mux0[4]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de40a20 .functor AND 1, L_0x55a15de40a90, L_0x55a15de47030, C4<1>, C4<1>;
L_0x55a15de40a90 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de40b50 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de49350, C4<1>, C4<1>;
L_0x55a15de40bc0 .functor OR 1, L_0x55a15de40b50, L_0x55a15de40a20, C4<0>, C4<0>;
v0x55a15d5ca280_0 .net *"_s1", 0 0, L_0x55a15de40a90;  1 drivers
v0x55a15d5ca380_0 .net "in0", 0 0, L_0x55a15de47030;  1 drivers
v0x55a15d5ca440_0 .net "in1", 0 0, L_0x55a15de49350;  1 drivers
v0x55a15d5ca4e0_0 .net "out", 0 0, L_0x55a15de40bc0;  1 drivers
v0x55a15d5ca5a0_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5ca690_0 .net "w0", 0 0, L_0x55a15de40a20;  1 drivers
v0x55a15d5ca750_0 .net "w1", 0 0, L_0x55a15de40b50;  1 drivers
S_0x55a15d5ca890 .scope module, "mux0[5]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de40cd0 .functor AND 1, L_0x55a15de40d40, L_0x55a15de47230, C4<1>, C4<1>;
L_0x55a15de40d40 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de40e00 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de49220, C4<1>, C4<1>;
L_0x55a15de40e70 .functor OR 1, L_0x55a15de40e00, L_0x55a15de40cd0, C4<0>, C4<0>;
v0x55a15d5caaa0_0 .net *"_s1", 0 0, L_0x55a15de40d40;  1 drivers
v0x55a15d5caba0_0 .net "in0", 0 0, L_0x55a15de47230;  1 drivers
v0x55a15d5cac60_0 .net "in1", 0 0, L_0x55a15de49220;  1 drivers
v0x55a15d5cad30_0 .net "out", 0 0, L_0x55a15de40e70;  1 drivers
v0x55a15d5cadf0_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5caee0_0 .net "w0", 0 0, L_0x55a15de40cd0;  1 drivers
v0x55a15d5cafa0_0 .net "w1", 0 0, L_0x55a15de40e00;  1 drivers
S_0x55a15d5cb0e0 .scope module, "mux0[6]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de40f80 .functor AND 1, L_0x55a15de40ff0, L_0x55a15de47320, C4<1>, C4<1>;
L_0x55a15de40ff0 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de410b0 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de49580, C4<1>, C4<1>;
L_0x55a15de41120 .functor OR 1, L_0x55a15de410b0, L_0x55a15de40f80, C4<0>, C4<0>;
v0x55a15d5cb340_0 .net *"_s1", 0 0, L_0x55a15de40ff0;  1 drivers
v0x55a15d5cb440_0 .net "in0", 0 0, L_0x55a15de47320;  1 drivers
v0x55a15d5cb500_0 .net "in1", 0 0, L_0x55a15de49580;  1 drivers
v0x55a15d5cb5d0_0 .net "out", 0 0, L_0x55a15de41120;  1 drivers
v0x55a15d5cb690_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5cb780_0 .net "w0", 0 0, L_0x55a15de40f80;  1 drivers
v0x55a15d5cb840_0 .net "w1", 0 0, L_0x55a15de410b0;  1 drivers
S_0x55a15d5cb980 .scope module, "mux0[7]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de41230 .functor AND 1, L_0x55a15de412a0, L_0x55a15de47460, C4<1>, C4<1>;
L_0x55a15de412a0 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de41360 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de49440, C4<1>, C4<1>;
L_0x55a15de413d0 .functor OR 1, L_0x55a15de41360, L_0x55a15de41230, C4<0>, C4<0>;
v0x55a15d5cbbe0_0 .net *"_s1", 0 0, L_0x55a15de412a0;  1 drivers
v0x55a15d5cbce0_0 .net "in0", 0 0, L_0x55a15de47460;  1 drivers
v0x55a15d5cbda0_0 .net "in1", 0 0, L_0x55a15de49440;  1 drivers
v0x55a15d5cbe70_0 .net "out", 0 0, L_0x55a15de413d0;  1 drivers
v0x55a15d5cbf30_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5cc020_0 .net "w0", 0 0, L_0x55a15de41230;  1 drivers
v0x55a15d5cc0e0_0 .net "w1", 0 0, L_0x55a15de41360;  1 drivers
S_0x55a15d5cc220 .scope module, "mux0[8]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de414e0 .functor AND 1, L_0x55a15de41550, L_0x55a15de47550, C4<1>, C4<1>;
L_0x55a15de41550 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de41610 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de497c0, C4<1>, C4<1>;
L_0x55a15de41680 .functor OR 1, L_0x55a15de41610, L_0x55a15de414e0, C4<0>, C4<0>;
v0x55a15d5cc480_0 .net *"_s1", 0 0, L_0x55a15de41550;  1 drivers
v0x55a15d5cc580_0 .net "in0", 0 0, L_0x55a15de47550;  1 drivers
v0x55a15d5cc640_0 .net "in1", 0 0, L_0x55a15de497c0;  1 drivers
v0x55a15d5cc710_0 .net "out", 0 0, L_0x55a15de41680;  1 drivers
v0x55a15d5cc7d0_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5cc870_0 .net "w0", 0 0, L_0x55a15de414e0;  1 drivers
v0x55a15d5cc930_0 .net "w1", 0 0, L_0x55a15de41610;  1 drivers
S_0x55a15d5cca70 .scope module, "mux0[9]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de41790 .functor AND 1, L_0x55a15de41800, L_0x55a15de476a0, C4<1>, C4<1>;
L_0x55a15de41800 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de418c0 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de49670, C4<1>, C4<1>;
L_0x55a15de41930 .functor OR 1, L_0x55a15de418c0, L_0x55a15de41790, C4<0>, C4<0>;
v0x55a15d5cccd0_0 .net *"_s1", 0 0, L_0x55a15de41800;  1 drivers
v0x55a15d5ccdd0_0 .net "in0", 0 0, L_0x55a15de476a0;  1 drivers
v0x55a15d5cce90_0 .net "in1", 0 0, L_0x55a15de49670;  1 drivers
v0x55a15d5ccf60_0 .net "out", 0 0, L_0x55a15de41930;  1 drivers
v0x55a15d5cd020_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5cd110_0 .net "w0", 0 0, L_0x55a15de41790;  1 drivers
v0x55a15d5cd1d0_0 .net "w1", 0 0, L_0x55a15de418c0;  1 drivers
S_0x55a15d5cd310 .scope module, "mux0[10]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de41a40 .functor AND 1, L_0x55a15de41ab0, L_0x55a15de47740, C4<1>, C4<1>;
L_0x55a15de41ab0 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de41b70 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de499c0, C4<1>, C4<1>;
L_0x55a15de41be0 .functor OR 1, L_0x55a15de41b70, L_0x55a15de41a40, C4<0>, C4<0>;
v0x55a15d5cd570_0 .net *"_s1", 0 0, L_0x55a15de41ab0;  1 drivers
v0x55a15d5cd670_0 .net "in0", 0 0, L_0x55a15de47740;  1 drivers
v0x55a15d5cd730_0 .net "in1", 0 0, L_0x55a15de499c0;  1 drivers
v0x55a15d5cd800_0 .net "out", 0 0, L_0x55a15de41be0;  1 drivers
v0x55a15d5cd8c0_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5cd9b0_0 .net "w0", 0 0, L_0x55a15de41a40;  1 drivers
v0x55a15d5cda70_0 .net "w1", 0 0, L_0x55a15de41b70;  1 drivers
S_0x55a15d5cdbb0 .scope module, "mux0[11]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de41cf0 .functor AND 1, L_0x55a15de41d60, L_0x55a15de478a0, C4<1>, C4<1>;
L_0x55a15de41d60 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de41e20 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de49860, C4<1>, C4<1>;
L_0x55a15de41e90 .functor OR 1, L_0x55a15de41e20, L_0x55a15de41cf0, C4<0>, C4<0>;
v0x55a15d5cde10_0 .net *"_s1", 0 0, L_0x55a15de41d60;  1 drivers
v0x55a15d5cdf10_0 .net "in0", 0 0, L_0x55a15de478a0;  1 drivers
v0x55a15d5cdfd0_0 .net "in1", 0 0, L_0x55a15de49860;  1 drivers
v0x55a15d5ce0a0_0 .net "out", 0 0, L_0x55a15de41e90;  1 drivers
v0x55a15d5ce160_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5ce250_0 .net "w0", 0 0, L_0x55a15de41cf0;  1 drivers
v0x55a15d5ce310_0 .net "w1", 0 0, L_0x55a15de41e20;  1 drivers
S_0x55a15d5ce450 .scope module, "mux0[12]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de41fa0 .functor AND 1, L_0x55a15de42010, L_0x55a15de47990, C4<1>, C4<1>;
L_0x55a15de42010 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de420d0 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de49bd0, C4<1>, C4<1>;
L_0x55a15de42140 .functor OR 1, L_0x55a15de420d0, L_0x55a15de41fa0, C4<0>, C4<0>;
v0x55a15d5ce6b0_0 .net *"_s1", 0 0, L_0x55a15de42010;  1 drivers
v0x55a15d5ce7b0_0 .net "in0", 0 0, L_0x55a15de47990;  1 drivers
v0x55a15d5ce870_0 .net "in1", 0 0, L_0x55a15de49bd0;  1 drivers
v0x55a15d5ce940_0 .net "out", 0 0, L_0x55a15de42140;  1 drivers
v0x55a15d5cea00_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5ceaf0_0 .net "w0", 0 0, L_0x55a15de41fa0;  1 drivers
v0x55a15d5cebb0_0 .net "w1", 0 0, L_0x55a15de420d0;  1 drivers
S_0x55a15d5cecf0 .scope module, "mux0[13]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de42250 .functor AND 1, L_0x55a15de422c0, L_0x55a15de47b00, C4<1>, C4<1>;
L_0x55a15de422c0 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de42380 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de49a60, C4<1>, C4<1>;
L_0x55a15de423f0 .functor OR 1, L_0x55a15de42380, L_0x55a15de42250, C4<0>, C4<0>;
v0x55a15d5cef50_0 .net *"_s1", 0 0, L_0x55a15de422c0;  1 drivers
v0x55a15d5cf050_0 .net "in0", 0 0, L_0x55a15de47b00;  1 drivers
v0x55a15d5cf110_0 .net "in1", 0 0, L_0x55a15de49a60;  1 drivers
v0x55a15d5cf1e0_0 .net "out", 0 0, L_0x55a15de423f0;  1 drivers
v0x55a15d5cf2a0_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5cf390_0 .net "w0", 0 0, L_0x55a15de42250;  1 drivers
v0x55a15d5cf450_0 .net "w1", 0 0, L_0x55a15de42380;  1 drivers
S_0x55a15d5cf590 .scope module, "mux0[14]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de42500 .functor AND 1, L_0x55a15de42570, L_0x55a15de47bf0, C4<1>, C4<1>;
L_0x55a15de42570 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de42e40 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de49df0, C4<1>, C4<1>;
L_0x55a15de42eb0 .functor OR 1, L_0x55a15de42e40, L_0x55a15de42500, C4<0>, C4<0>;
v0x55a15d5cf7f0_0 .net *"_s1", 0 0, L_0x55a15de42570;  1 drivers
v0x55a15d5cf8f0_0 .net "in0", 0 0, L_0x55a15de47bf0;  1 drivers
v0x55a15d5cf9b0_0 .net "in1", 0 0, L_0x55a15de49df0;  1 drivers
v0x55a15d5cfa80_0 .net "out", 0 0, L_0x55a15de42eb0;  1 drivers
v0x55a15d5cfb40_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5cfc30_0 .net "w0", 0 0, L_0x55a15de42500;  1 drivers
v0x55a15d5cfcf0_0 .net "w1", 0 0, L_0x55a15de42e40;  1 drivers
S_0x55a15d5cfe30 .scope module, "mux0[15]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de42fc0 .functor AND 1, L_0x55a15de43030, L_0x55a15de47d70, C4<1>, C4<1>;
L_0x55a15de43030 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de430f0 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de49c70, C4<1>, C4<1>;
L_0x55a15de43160 .functor OR 1, L_0x55a15de430f0, L_0x55a15de42fc0, C4<0>, C4<0>;
v0x55a15d5d0090_0 .net *"_s1", 0 0, L_0x55a15de43030;  1 drivers
v0x55a15d5d0190_0 .net "in0", 0 0, L_0x55a15de47d70;  1 drivers
v0x55a15d5d0250_0 .net "in1", 0 0, L_0x55a15de49c70;  1 drivers
v0x55a15d5d0320_0 .net "out", 0 0, L_0x55a15de43160;  1 drivers
v0x55a15d5d03e0_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5d04d0_0 .net "w0", 0 0, L_0x55a15de42fc0;  1 drivers
v0x55a15d5d0590_0 .net "w1", 0 0, L_0x55a15de430f0;  1 drivers
S_0x55a15d5d06d0 .scope module, "mux0[16]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de43270 .functor AND 1, L_0x55a15de432e0, L_0x55a15de47e60, C4<1>, C4<1>;
L_0x55a15de432e0 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de433a0 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de4a020, C4<1>, C4<1>;
L_0x55a15de43410 .functor OR 1, L_0x55a15de433a0, L_0x55a15de43270, C4<0>, C4<0>;
v0x55a15d5d0a40_0 .net *"_s1", 0 0, L_0x55a15de432e0;  1 drivers
v0x55a15d5d0b40_0 .net "in0", 0 0, L_0x55a15de47e60;  1 drivers
v0x55a15d5d0c00_0 .net "in1", 0 0, L_0x55a15de4a020;  1 drivers
v0x55a15d5d0cd0_0 .net "out", 0 0, L_0x55a15de43410;  1 drivers
v0x55a15d5d0d90_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5d0e80_0 .net "w0", 0 0, L_0x55a15de43270;  1 drivers
v0x55a15d5d0f40_0 .net "w1", 0 0, L_0x55a15de433a0;  1 drivers
S_0x55a15d5d1080 .scope module, "mux0[17]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de43520 .functor AND 1, L_0x55a15de43590, L_0x55a15de47ff0, C4<1>, C4<1>;
L_0x55a15de43590 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de43650 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de49e90, C4<1>, C4<1>;
L_0x55a15de436c0 .functor OR 1, L_0x55a15de43650, L_0x55a15de43520, C4<0>, C4<0>;
v0x55a15d5d12e0_0 .net *"_s1", 0 0, L_0x55a15de43590;  1 drivers
v0x55a15d5d13e0_0 .net "in0", 0 0, L_0x55a15de47ff0;  1 drivers
v0x55a15d5d14a0_0 .net "in1", 0 0, L_0x55a15de49e90;  1 drivers
v0x55a15d5d1570_0 .net "out", 0 0, L_0x55a15de436c0;  1 drivers
v0x55a15d5d1630_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5d1720_0 .net "w0", 0 0, L_0x55a15de43520;  1 drivers
v0x55a15d5d17e0_0 .net "w1", 0 0, L_0x55a15de43650;  1 drivers
S_0x55a15d5d1920 .scope module, "mux0[18]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de437d0 .functor AND 1, L_0x55a15de43840, L_0x55a15de480e0, C4<1>, C4<1>;
L_0x55a15de43840 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de43900 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de49f80, C4<1>, C4<1>;
L_0x55a15de43970 .functor OR 1, L_0x55a15de43900, L_0x55a15de437d0, C4<0>, C4<0>;
v0x55a15d5d1b80_0 .net *"_s1", 0 0, L_0x55a15de43840;  1 drivers
v0x55a15d5d1c80_0 .net "in0", 0 0, L_0x55a15de480e0;  1 drivers
v0x55a15d5d1d40_0 .net "in1", 0 0, L_0x55a15de49f80;  1 drivers
v0x55a15d5d1e10_0 .net "out", 0 0, L_0x55a15de43970;  1 drivers
v0x55a15d5d1ed0_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5d1fc0_0 .net "w0", 0 0, L_0x55a15de437d0;  1 drivers
v0x55a15d5d2080_0 .net "w1", 0 0, L_0x55a15de43900;  1 drivers
S_0x55a15d5d21c0 .scope module, "mux0[19]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de43a80 .functor AND 1, L_0x55a15de43af0, L_0x55a15de47f50, C4<1>, C4<1>;
L_0x55a15de43af0 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de43bb0 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de4a0c0, C4<1>, C4<1>;
L_0x55a15de43c20 .functor OR 1, L_0x55a15de43bb0, L_0x55a15de43a80, C4<0>, C4<0>;
v0x55a15d5d2420_0 .net *"_s1", 0 0, L_0x55a15de43af0;  1 drivers
v0x55a15d5d2520_0 .net "in0", 0 0, L_0x55a15de47f50;  1 drivers
v0x55a15d5d25e0_0 .net "in1", 0 0, L_0x55a15de4a0c0;  1 drivers
v0x55a15d5d26b0_0 .net "out", 0 0, L_0x55a15de43c20;  1 drivers
v0x55a15d5d2770_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5d2860_0 .net "w0", 0 0, L_0x55a15de43a80;  1 drivers
v0x55a15d5d2920_0 .net "w1", 0 0, L_0x55a15de43bb0;  1 drivers
S_0x55a15d5d2a60 .scope module, "mux0[20]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de43d30 .functor AND 1, L_0x55a15de43da0, L_0x55a15de482d0, C4<1>, C4<1>;
L_0x55a15de43da0 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de43e60 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de4a1b0, C4<1>, C4<1>;
L_0x55a15de43ed0 .functor OR 1, L_0x55a15de43e60, L_0x55a15de43d30, C4<0>, C4<0>;
v0x55a15d5d2cc0_0 .net *"_s1", 0 0, L_0x55a15de43da0;  1 drivers
v0x55a15d5d2dc0_0 .net "in0", 0 0, L_0x55a15de482d0;  1 drivers
v0x55a15d5d2e80_0 .net "in1", 0 0, L_0x55a15de4a1b0;  1 drivers
v0x55a15d5d2f50_0 .net "out", 0 0, L_0x55a15de43ed0;  1 drivers
v0x55a15d5d3010_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5d3100_0 .net "w0", 0 0, L_0x55a15de43d30;  1 drivers
v0x55a15d5d31c0_0 .net "w1", 0 0, L_0x55a15de43e60;  1 drivers
S_0x55a15d5d3300 .scope module, "mux0[21]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de43fe0 .functor AND 1, L_0x55a15de44050, L_0x55a15de481d0, C4<1>, C4<1>;
L_0x55a15de44050 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de44110 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de4a2b0, C4<1>, C4<1>;
L_0x55a15de44180 .functor OR 1, L_0x55a15de44110, L_0x55a15de43fe0, C4<0>, C4<0>;
v0x55a15d5d3560_0 .net *"_s1", 0 0, L_0x55a15de44050;  1 drivers
v0x55a15d5d3660_0 .net "in0", 0 0, L_0x55a15de481d0;  1 drivers
v0x55a15d5d3720_0 .net "in1", 0 0, L_0x55a15de4a2b0;  1 drivers
v0x55a15d5d37f0_0 .net "out", 0 0, L_0x55a15de44180;  1 drivers
v0x55a15d5d38b0_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5d39a0_0 .net "w0", 0 0, L_0x55a15de43fe0;  1 drivers
v0x55a15d5d3a60_0 .net "w1", 0 0, L_0x55a15de44110;  1 drivers
S_0x55a15d5d3ba0 .scope module, "mux0[22]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de44290 .functor AND 1, L_0x55a15de44300, L_0x55a15de484d0, C4<1>, C4<1>;
L_0x55a15de44300 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de443c0 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de4a3a0, C4<1>, C4<1>;
L_0x55a15de44430 .functor OR 1, L_0x55a15de443c0, L_0x55a15de44290, C4<0>, C4<0>;
v0x55a15d5d3e00_0 .net *"_s1", 0 0, L_0x55a15de44300;  1 drivers
v0x55a15d5d3f00_0 .net "in0", 0 0, L_0x55a15de484d0;  1 drivers
v0x55a15d5d3fc0_0 .net "in1", 0 0, L_0x55a15de4a3a0;  1 drivers
v0x55a15d5d4090_0 .net "out", 0 0, L_0x55a15de44430;  1 drivers
v0x55a15d5d4150_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5d4240_0 .net "w0", 0 0, L_0x55a15de44290;  1 drivers
v0x55a15d5d4300_0 .net "w1", 0 0, L_0x55a15de443c0;  1 drivers
S_0x55a15d5d4440 .scope module, "mux0[23]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de44540 .functor AND 1, L_0x55a15de445b0, L_0x55a15de483c0, C4<1>, C4<1>;
L_0x55a15de445b0 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de44670 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de4a4b0, C4<1>, C4<1>;
L_0x55a15de446e0 .functor OR 1, L_0x55a15de44670, L_0x55a15de44540, C4<0>, C4<0>;
v0x55a15d5d46a0_0 .net *"_s1", 0 0, L_0x55a15de445b0;  1 drivers
v0x55a15d5d47a0_0 .net "in0", 0 0, L_0x55a15de483c0;  1 drivers
v0x55a15d5d4860_0 .net "in1", 0 0, L_0x55a15de4a4b0;  1 drivers
v0x55a15d5d4930_0 .net "out", 0 0, L_0x55a15de446e0;  1 drivers
v0x55a15d5d49f0_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5d4ae0_0 .net "w0", 0 0, L_0x55a15de44540;  1 drivers
v0x55a15d5d4ba0_0 .net "w1", 0 0, L_0x55a15de44670;  1 drivers
S_0x55a15d5d4ce0 .scope module, "mux0[24]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de447f0 .functor AND 1, L_0x55a15de44860, L_0x55a15de486e0, C4<1>, C4<1>;
L_0x55a15de44860 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de44920 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de4a5a0, C4<1>, C4<1>;
L_0x55a15de44990 .functor OR 1, L_0x55a15de44920, L_0x55a15de447f0, C4<0>, C4<0>;
v0x55a15d5d4f40_0 .net *"_s1", 0 0, L_0x55a15de44860;  1 drivers
v0x55a15d5d5040_0 .net "in0", 0 0, L_0x55a15de486e0;  1 drivers
v0x55a15d5d5100_0 .net "in1", 0 0, L_0x55a15de4a5a0;  1 drivers
v0x55a15d5d51d0_0 .net "out", 0 0, L_0x55a15de44990;  1 drivers
v0x55a15d5d5290_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5d5380_0 .net "w0", 0 0, L_0x55a15de447f0;  1 drivers
v0x55a15d5d5440_0 .net "w1", 0 0, L_0x55a15de44920;  1 drivers
S_0x55a15d5d5580 .scope module, "mux0[25]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de44aa0 .functor AND 1, L_0x55a15de44b10, L_0x55a15de485c0, C4<1>, C4<1>;
L_0x55a15de44b10 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de44bd0 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de4a6c0, C4<1>, C4<1>;
L_0x55a15de44c40 .functor OR 1, L_0x55a15de44bd0, L_0x55a15de44aa0, C4<0>, C4<0>;
v0x55a15d5d57e0_0 .net *"_s1", 0 0, L_0x55a15de44b10;  1 drivers
v0x55a15d5d58e0_0 .net "in0", 0 0, L_0x55a15de485c0;  1 drivers
v0x55a15d5d59a0_0 .net "in1", 0 0, L_0x55a15de4a6c0;  1 drivers
v0x55a15d5d5a70_0 .net "out", 0 0, L_0x55a15de44c40;  1 drivers
v0x55a15d5d5b30_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5d5c20_0 .net "w0", 0 0, L_0x55a15de44aa0;  1 drivers
v0x55a15d5d5ce0_0 .net "w1", 0 0, L_0x55a15de44bd0;  1 drivers
S_0x55a15d5d5e20 .scope module, "mux0[26]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de44d80 .functor AND 1, L_0x55a15de44e20, L_0x55a15de48900, C4<1>, C4<1>;
L_0x55a15de44e20 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de44ee0 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de4a7b0, C4<1>, C4<1>;
L_0x55a15de44f80 .functor OR 1, L_0x55a15de44ee0, L_0x55a15de44d80, C4<0>, C4<0>;
v0x55a15d5d6080_0 .net *"_s1", 0 0, L_0x55a15de44e20;  1 drivers
v0x55a15d5d6180_0 .net "in0", 0 0, L_0x55a15de48900;  1 drivers
v0x55a15d5d6240_0 .net "in1", 0 0, L_0x55a15de4a7b0;  1 drivers
v0x55a15d5d6310_0 .net "out", 0 0, L_0x55a15de44f80;  1 drivers
v0x55a15d5d63d0_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5d64c0_0 .net "w0", 0 0, L_0x55a15de44d80;  1 drivers
v0x55a15d5d6580_0 .net "w1", 0 0, L_0x55a15de44ee0;  1 drivers
S_0x55a15d5d66c0 .scope module, "mux0[27]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de450f0 .functor AND 1, L_0x55a15de45190, L_0x55a15de487d0, C4<1>, C4<1>;
L_0x55a15de45190 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de45250 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de4a8e0, C4<1>, C4<1>;
L_0x55a15de452f0 .functor OR 1, L_0x55a15de45250, L_0x55a15de450f0, C4<0>, C4<0>;
v0x55a15d5d6920_0 .net *"_s1", 0 0, L_0x55a15de45190;  1 drivers
v0x55a15d5d6a20_0 .net "in0", 0 0, L_0x55a15de487d0;  1 drivers
v0x55a15d5d6ae0_0 .net "in1", 0 0, L_0x55a15de4a8e0;  1 drivers
v0x55a15d5d6bb0_0 .net "out", 0 0, L_0x55a15de452f0;  1 drivers
v0x55a15d5d6c70_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5d6d60_0 .net "w0", 0 0, L_0x55a15de450f0;  1 drivers
v0x55a15d5d6e20_0 .net "w1", 0 0, L_0x55a15de45250;  1 drivers
S_0x55a15d5d6f60 .scope module, "mux0[28]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de45460 .functor AND 1, L_0x55a15de45500, L_0x55a15de48b30, C4<1>, C4<1>;
L_0x55a15de45500 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de455c0 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de4a9d0, C4<1>, C4<1>;
L_0x55a15de45660 .functor OR 1, L_0x55a15de455c0, L_0x55a15de45460, C4<0>, C4<0>;
v0x55a15d5d71c0_0 .net *"_s1", 0 0, L_0x55a15de45500;  1 drivers
v0x55a15d5d72c0_0 .net "in0", 0 0, L_0x55a15de48b30;  1 drivers
v0x55a15d5d7380_0 .net "in1", 0 0, L_0x55a15de4a9d0;  1 drivers
v0x55a15d5d7450_0 .net "out", 0 0, L_0x55a15de45660;  1 drivers
v0x55a15d5d7510_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5d7600_0 .net "w0", 0 0, L_0x55a15de45460;  1 drivers
v0x55a15d5d76c0_0 .net "w1", 0 0, L_0x55a15de455c0;  1 drivers
S_0x55a15d5d7800 .scope module, "mux0[29]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de457d0 .functor AND 1, L_0x55a15de45870, L_0x55a15de489f0, C4<1>, C4<1>;
L_0x55a15de45870 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de45930 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de4ad10, C4<1>, C4<1>;
L_0x55a15de459d0 .functor OR 1, L_0x55a15de45930, L_0x55a15de457d0, C4<0>, C4<0>;
v0x55a15d5d7a60_0 .net *"_s1", 0 0, L_0x55a15de45870;  1 drivers
v0x55a15d5d7b60_0 .net "in0", 0 0, L_0x55a15de489f0;  1 drivers
v0x55a15d5d7c20_0 .net "in1", 0 0, L_0x55a15de4ad10;  1 drivers
v0x55a15d5d7cf0_0 .net "out", 0 0, L_0x55a15de459d0;  1 drivers
v0x55a15d5d7db0_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5d7ea0_0 .net "w0", 0 0, L_0x55a15de457d0;  1 drivers
v0x55a15d5d7f60_0 .net "w1", 0 0, L_0x55a15de45930;  1 drivers
S_0x55a15d5d80a0 .scope module, "mux0[30]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de45b40 .functor AND 1, L_0x55a15de45be0, L_0x55a15de48d20, C4<1>, C4<1>;
L_0x55a15de45be0 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de45ca0 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de4ae00, C4<1>, C4<1>;
L_0x55a15de45d40 .functor OR 1, L_0x55a15de45ca0, L_0x55a15de45b40, C4<0>, C4<0>;
v0x55a15d5d8300_0 .net *"_s1", 0 0, L_0x55a15de45be0;  1 drivers
v0x55a15d5d8400_0 .net "in0", 0 0, L_0x55a15de48d20;  1 drivers
v0x55a15d5d84c0_0 .net "in1", 0 0, L_0x55a15de4ae00;  1 drivers
v0x55a15d5d8590_0 .net "out", 0 0, L_0x55a15de45d40;  1 drivers
v0x55a15d5d8650_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5d8740_0 .net "w0", 0 0, L_0x55a15de45b40;  1 drivers
v0x55a15d5d8800_0 .net "w1", 0 0, L_0x55a15de45ca0;  1 drivers
S_0x55a15d5d8940 .scope module, "mux0[31]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5c7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de45eb0 .functor AND 1, L_0x55a15de45f50, L_0x55a15de48c20, C4<1>, C4<1>;
L_0x55a15de45f50 .functor NOT 1, v0x55a15d670ee0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de46010 .functor AND 1, v0x55a15d670ee0_0, L_0x55a15de4b100, C4<1>, C4<1>;
L_0x55a15de460b0 .functor OR 1, L_0x55a15de46010, L_0x55a15de45eb0, C4<0>, C4<0>;
v0x55a15d5d8ba0_0 .net *"_s1", 0 0, L_0x55a15de45f50;  1 drivers
v0x55a15d5d8ca0_0 .net "in0", 0 0, L_0x55a15de48c20;  1 drivers
v0x55a15d5d8d60_0 .net "in1", 0 0, L_0x55a15de4b100;  1 drivers
v0x55a15d5d8e30_0 .net "out", 0 0, L_0x55a15de460b0;  1 drivers
v0x55a15d5d8ef0_0 .net "s0", 0 0, v0x55a15d670ee0_0;  alias, 1 drivers
v0x55a15d5d8fe0_0 .net "w0", 0 0, L_0x55a15de45eb0;  1 drivers
v0x55a15d5d90a0_0 .net "w1", 0 0, L_0x55a15de46010;  1 drivers
S_0x55a15d5d99d0 .scope module, "mux2" "MUX2X1_32BIT" 48 15, 14 1 0, S_0x55a15d4edeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 32 "in0"
    .port_info 3 /INPUT 32 "in1"
v0x55a15d5eb150_0 .net "in0", 31 0, L_0x55a15de46220;  alias, 1 drivers
L_0x7f555abed138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a15d5eb230_0 .net "in1", 31 0, L_0x7f555abed138;  1 drivers
v0x55a15d5eb2f0_0 .net "out", 31 0, L_0x55a15de513e0;  alias, 1 drivers
v0x55a15d5eb3e0_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
LS_0x55a15de513e0_0_0 .concat [ 1 1 1 1], L_0x55a15de4b320, L_0x55a15de4b5d0, L_0x55a15de4b880, L_0x55a15de4bb30;
LS_0x55a15de513e0_0_4 .concat [ 1 1 1 1], L_0x55a15de4bde0, L_0x55a15de4c090, L_0x55a15de4c340, L_0x55a15de4c5f0;
LS_0x55a15de513e0_0_8 .concat [ 1 1 1 1], L_0x55a15de4c8a0, L_0x55a15de4cb50, L_0x55a15de4ce00, L_0x55a15de4d0b0;
LS_0x55a15de513e0_0_12 .concat [ 1 1 1 1], L_0x55a15de4d360, L_0x55a15de4d610, L_0x55a15de4e0d0, L_0x55a15de4e380;
LS_0x55a15de513e0_0_16 .concat [ 1 1 1 1], L_0x55a15de4e630, L_0x55a15de4e8e0, L_0x55a15de4eb90, L_0x55a15de4ee40;
LS_0x55a15de513e0_0_20 .concat [ 1 1 1 1], L_0x55a15de4f0f0, L_0x55a15de4f3a0, L_0x55a15de4f650, L_0x55a15de4f900;
LS_0x55a15de513e0_0_24 .concat [ 1 1 1 1], L_0x55a15de4fbb0, L_0x55a15de4fe60, L_0x55a15de50140, L_0x55a15de504b0;
LS_0x55a15de513e0_0_28 .concat [ 1 1 1 1], L_0x55a15de50820, L_0x55a15de50b90, L_0x55a15de50f00, L_0x55a15de51270;
LS_0x55a15de513e0_1_0 .concat [ 4 4 4 4], LS_0x55a15de513e0_0_0, LS_0x55a15de513e0_0_4, LS_0x55a15de513e0_0_8, LS_0x55a15de513e0_0_12;
LS_0x55a15de513e0_1_4 .concat [ 4 4 4 4], LS_0x55a15de513e0_0_16, LS_0x55a15de513e0_0_20, LS_0x55a15de513e0_0_24, LS_0x55a15de513e0_0_28;
L_0x55a15de513e0 .concat [ 16 16 0 0], LS_0x55a15de513e0_1_0, LS_0x55a15de513e0_1_4;
L_0x55a15de51e80 .part L_0x55a15de46220, 0, 1;
L_0x55a15de51f70 .part L_0x55a15de46220, 1, 1;
L_0x55a15de52010 .part L_0x55a15de46220, 2, 1;
L_0x55a15de52100 .part L_0x55a15de46220, 3, 1;
L_0x55a15de521f0 .part L_0x55a15de46220, 4, 1;
L_0x55a15de522e0 .part L_0x55a15de46220, 5, 1;
L_0x55a15de523d0 .part L_0x55a15de46220, 6, 1;
L_0x55a15de52510 .part L_0x55a15de46220, 7, 1;
L_0x55a15de52600 .part L_0x55a15de46220, 8, 1;
L_0x55a15de52750 .part L_0x55a15de46220, 9, 1;
L_0x55a15de527f0 .part L_0x55a15de46220, 10, 1;
L_0x55a15de52950 .part L_0x55a15de46220, 11, 1;
L_0x55a15de52a40 .part L_0x55a15de46220, 12, 1;
L_0x55a15de52bb0 .part L_0x55a15de46220, 13, 1;
L_0x55a15de52ca0 .part L_0x55a15de46220, 14, 1;
L_0x55a15de52e20 .part L_0x55a15de46220, 15, 1;
L_0x55a15de52f10 .part L_0x55a15de46220, 16, 1;
L_0x55a15de530a0 .part L_0x55a15de46220, 17, 1;
L_0x55a15de53190 .part L_0x55a15de46220, 18, 1;
L_0x55a15de53000 .part L_0x55a15de46220, 19, 1;
L_0x55a15de53380 .part L_0x55a15de46220, 20, 1;
L_0x55a15de53280 .part L_0x55a15de46220, 21, 1;
L_0x55a15de53580 .part L_0x55a15de46220, 22, 1;
L_0x55a15de53470 .part L_0x55a15de46220, 23, 1;
L_0x55a15de53790 .part L_0x55a15de46220, 24, 1;
L_0x55a15de53670 .part L_0x55a15de46220, 25, 1;
L_0x55a15de539b0 .part L_0x55a15de46220, 26, 1;
L_0x55a15de53880 .part L_0x55a15de46220, 27, 1;
L_0x55a15de53be0 .part L_0x55a15de46220, 28, 1;
L_0x55a15de53aa0 .part L_0x55a15de46220, 29, 1;
L_0x55a15de53dd0 .part L_0x55a15de46220, 30, 1;
L_0x55a15de53cd0 .part L_0x55a15de46220, 31, 1;
L_0x55a15de53fd0 .part L_0x7f555abed138, 0, 1;
L_0x55a15de541e0 .part L_0x7f555abed138, 1, 1;
L_0x55a15de54320 .part L_0x7f555abed138, 2, 1;
L_0x55a15de540c0 .part L_0x7f555abed138, 3, 1;
L_0x55a15de54540 .part L_0x7f555abed138, 4, 1;
L_0x55a15de54410 .part L_0x7f555abed138, 5, 1;
L_0x55a15de54720 .part L_0x7f555abed138, 6, 1;
L_0x55a15de545e0 .part L_0x7f555abed138, 7, 1;
L_0x55a15de54960 .part L_0x7f555abed138, 8, 1;
L_0x55a15de54810 .part L_0x7f555abed138, 9, 1;
L_0x55a15de54b60 .part L_0x7f555abed138, 10, 1;
L_0x55a15de54a00 .part L_0x7f555abed138, 11, 1;
L_0x55a15de54d70 .part L_0x7f555abed138, 12, 1;
L_0x55a15de54c00 .part L_0x7f555abed138, 13, 1;
L_0x55a15de54f90 .part L_0x7f555abed138, 14, 1;
L_0x55a15de54e10 .part L_0x7f555abed138, 15, 1;
L_0x55a15de551c0 .part L_0x7f555abed138, 16, 1;
L_0x55a15de55030 .part L_0x7f555abed138, 17, 1;
L_0x55a15de55120 .part L_0x7f555abed138, 18, 1;
L_0x55a15de55260 .part L_0x7f555abed138, 19, 1;
L_0x55a15de55350 .part L_0x7f555abed138, 20, 1;
L_0x55a15de55450 .part L_0x7f555abed138, 21, 1;
L_0x55a15de55540 .part L_0x7f555abed138, 22, 1;
L_0x55a15de55650 .part L_0x7f555abed138, 23, 1;
L_0x55a15de55740 .part L_0x7f555abed138, 24, 1;
L_0x55a15de55860 .part L_0x7f555abed138, 25, 1;
L_0x55a15de55950 .part L_0x7f555abed138, 26, 1;
L_0x55a15de55a80 .part L_0x7f555abed138, 27, 1;
L_0x55a15de55b70 .part L_0x7f555abed138, 28, 1;
L_0x55a15de55eb0 .part L_0x7f555abed138, 29, 1;
L_0x55a15de55fa0 .part L_0x7f555abed138, 30, 1;
L_0x55a15de55cb0 .part L_0x7f555abed138, 31, 1;
S_0x55a15d5d9c10 .scope module, "mux0[0]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de47830 .functor AND 1, L_0x55a15de4b1f0, L_0x55a15de51e80, C4<1>, C4<1>;
L_0x55a15de4b1f0 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4b2b0 .functor AND 1, v0x55a15d671070_0, L_0x55a15de53fd0, C4<1>, C4<1>;
L_0x55a15de4b320 .functor OR 1, L_0x55a15de4b2b0, L_0x55a15de47830, C4<0>, C4<0>;
v0x55a15d5d9ec0_0 .net *"_s1", 0 0, L_0x55a15de4b1f0;  1 drivers
v0x55a15d5d9fc0_0 .net "in0", 0 0, L_0x55a15de51e80;  1 drivers
v0x55a15d5da080_0 .net "in1", 0 0, L_0x55a15de53fd0;  1 drivers
v0x55a15d5da150_0 .net "out", 0 0, L_0x55a15de4b320;  1 drivers
v0x55a15d5da210_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5da320_0 .net "w0", 0 0, L_0x55a15de47830;  1 drivers
v0x55a15d5da3e0_0 .net "w1", 0 0, L_0x55a15de4b2b0;  1 drivers
S_0x55a15d5da520 .scope module, "mux0[1]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4b430 .functor AND 1, L_0x55a15de4b4a0, L_0x55a15de51f70, C4<1>, C4<1>;
L_0x55a15de4b4a0 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4b560 .functor AND 1, v0x55a15d671070_0, L_0x55a15de541e0, C4<1>, C4<1>;
L_0x55a15de4b5d0 .functor OR 1, L_0x55a15de4b560, L_0x55a15de4b430, C4<0>, C4<0>;
v0x55a15d5da7a0_0 .net *"_s1", 0 0, L_0x55a15de4b4a0;  1 drivers
v0x55a15d5da880_0 .net "in0", 0 0, L_0x55a15de51f70;  1 drivers
v0x55a15d5da940_0 .net "in1", 0 0, L_0x55a15de541e0;  1 drivers
v0x55a15d5daa10_0 .net "out", 0 0, L_0x55a15de4b5d0;  1 drivers
v0x55a15d5daad0_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5dabc0_0 .net "w0", 0 0, L_0x55a15de4b430;  1 drivers
v0x55a15d5dac60_0 .net "w1", 0 0, L_0x55a15de4b560;  1 drivers
S_0x55a15d5dadd0 .scope module, "mux0[2]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4b6e0 .functor AND 1, L_0x55a15de4b750, L_0x55a15de52010, C4<1>, C4<1>;
L_0x55a15de4b750 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4b810 .functor AND 1, v0x55a15d671070_0, L_0x55a15de54320, C4<1>, C4<1>;
L_0x55a15de4b880 .functor OR 1, L_0x55a15de4b810, L_0x55a15de4b6e0, C4<0>, C4<0>;
v0x55a15d5db060_0 .net *"_s1", 0 0, L_0x55a15de4b750;  1 drivers
v0x55a15d5db140_0 .net "in0", 0 0, L_0x55a15de52010;  1 drivers
v0x55a15d5db200_0 .net "in1", 0 0, L_0x55a15de54320;  1 drivers
v0x55a15d5db2d0_0 .net "out", 0 0, L_0x55a15de4b880;  1 drivers
v0x55a15d5db390_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5db4d0_0 .net "w0", 0 0, L_0x55a15de4b6e0;  1 drivers
v0x55a15d5db590_0 .net "w1", 0 0, L_0x55a15de4b810;  1 drivers
S_0x55a15d5db6d0 .scope module, "mux0[3]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4b990 .functor AND 1, L_0x55a15de4ba00, L_0x55a15de52100, C4<1>, C4<1>;
L_0x55a15de4ba00 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4bac0 .functor AND 1, v0x55a15d671070_0, L_0x55a15de540c0, C4<1>, C4<1>;
L_0x55a15de4bb30 .functor OR 1, L_0x55a15de4bac0, L_0x55a15de4b990, C4<0>, C4<0>;
v0x55a15d5db930_0 .net *"_s1", 0 0, L_0x55a15de4ba00;  1 drivers
v0x55a15d5dba30_0 .net "in0", 0 0, L_0x55a15de52100;  1 drivers
v0x55a15d5dbaf0_0 .net "in1", 0 0, L_0x55a15de540c0;  1 drivers
v0x55a15d5dbb90_0 .net "out", 0 0, L_0x55a15de4bb30;  1 drivers
v0x55a15d5dbc50_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5dbd40_0 .net "w0", 0 0, L_0x55a15de4b990;  1 drivers
v0x55a15d5dbe00_0 .net "w1", 0 0, L_0x55a15de4bac0;  1 drivers
S_0x55a15d5dbf40 .scope module, "mux0[4]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4bc40 .functor AND 1, L_0x55a15de4bcb0, L_0x55a15de521f0, C4<1>, C4<1>;
L_0x55a15de4bcb0 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4bd70 .functor AND 1, v0x55a15d671070_0, L_0x55a15de54540, C4<1>, C4<1>;
L_0x55a15de4bde0 .functor OR 1, L_0x55a15de4bd70, L_0x55a15de4bc40, C4<0>, C4<0>;
v0x55a15d5dc1f0_0 .net *"_s1", 0 0, L_0x55a15de4bcb0;  1 drivers
v0x55a15d5dc2f0_0 .net "in0", 0 0, L_0x55a15de521f0;  1 drivers
v0x55a15d5dc3b0_0 .net "in1", 0 0, L_0x55a15de54540;  1 drivers
v0x55a15d5dc450_0 .net "out", 0 0, L_0x55a15de4bde0;  1 drivers
v0x55a15d5dc510_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5dc600_0 .net "w0", 0 0, L_0x55a15de4bc40;  1 drivers
v0x55a15d5dc6c0_0 .net "w1", 0 0, L_0x55a15de4bd70;  1 drivers
S_0x55a15d5dc800 .scope module, "mux0[5]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4bef0 .functor AND 1, L_0x55a15de4bf60, L_0x55a15de522e0, C4<1>, C4<1>;
L_0x55a15de4bf60 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4c020 .functor AND 1, v0x55a15d671070_0, L_0x55a15de54410, C4<1>, C4<1>;
L_0x55a15de4c090 .functor OR 1, L_0x55a15de4c020, L_0x55a15de4bef0, C4<0>, C4<0>;
v0x55a15d5dca10_0 .net *"_s1", 0 0, L_0x55a15de4bf60;  1 drivers
v0x55a15d5dcb10_0 .net "in0", 0 0, L_0x55a15de522e0;  1 drivers
v0x55a15d5dcbd0_0 .net "in1", 0 0, L_0x55a15de54410;  1 drivers
v0x55a15d5dcca0_0 .net "out", 0 0, L_0x55a15de4c090;  1 drivers
v0x55a15d5dcd60_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5dce50_0 .net "w0", 0 0, L_0x55a15de4bef0;  1 drivers
v0x55a15d5dcf10_0 .net "w1", 0 0, L_0x55a15de4c020;  1 drivers
S_0x55a15d5dd050 .scope module, "mux0[6]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4c1a0 .functor AND 1, L_0x55a15de4c210, L_0x55a15de523d0, C4<1>, C4<1>;
L_0x55a15de4c210 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4c2d0 .functor AND 1, v0x55a15d671070_0, L_0x55a15de54720, C4<1>, C4<1>;
L_0x55a15de4c340 .functor OR 1, L_0x55a15de4c2d0, L_0x55a15de4c1a0, C4<0>, C4<0>;
v0x55a15d5dd2b0_0 .net *"_s1", 0 0, L_0x55a15de4c210;  1 drivers
v0x55a15d5dd3b0_0 .net "in0", 0 0, L_0x55a15de523d0;  1 drivers
v0x55a15d5dd470_0 .net "in1", 0 0, L_0x55a15de54720;  1 drivers
v0x55a15d5dd540_0 .net "out", 0 0, L_0x55a15de4c340;  1 drivers
v0x55a15d5dd600_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5dd6f0_0 .net "w0", 0 0, L_0x55a15de4c1a0;  1 drivers
v0x55a15d5dd7b0_0 .net "w1", 0 0, L_0x55a15de4c2d0;  1 drivers
S_0x55a15d5dd8f0 .scope module, "mux0[7]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4c450 .functor AND 1, L_0x55a15de4c4c0, L_0x55a15de52510, C4<1>, C4<1>;
L_0x55a15de4c4c0 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4c580 .functor AND 1, v0x55a15d671070_0, L_0x55a15de545e0, C4<1>, C4<1>;
L_0x55a15de4c5f0 .functor OR 1, L_0x55a15de4c580, L_0x55a15de4c450, C4<0>, C4<0>;
v0x55a15d5ddb50_0 .net *"_s1", 0 0, L_0x55a15de4c4c0;  1 drivers
v0x55a15d5ddc50_0 .net "in0", 0 0, L_0x55a15de52510;  1 drivers
v0x55a15d5ddd10_0 .net "in1", 0 0, L_0x55a15de545e0;  1 drivers
v0x55a15d5ddde0_0 .net "out", 0 0, L_0x55a15de4c5f0;  1 drivers
v0x55a15d5ddea0_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5ddf90_0 .net "w0", 0 0, L_0x55a15de4c450;  1 drivers
v0x55a15d5de050_0 .net "w1", 0 0, L_0x55a15de4c580;  1 drivers
S_0x55a15d5de190 .scope module, "mux0[8]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4c700 .functor AND 1, L_0x55a15de4c770, L_0x55a15de52600, C4<1>, C4<1>;
L_0x55a15de4c770 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4c830 .functor AND 1, v0x55a15d671070_0, L_0x55a15de54960, C4<1>, C4<1>;
L_0x55a15de4c8a0 .functor OR 1, L_0x55a15de4c830, L_0x55a15de4c700, C4<0>, C4<0>;
v0x55a15d5de3f0_0 .net *"_s1", 0 0, L_0x55a15de4c770;  1 drivers
v0x55a15d5de4f0_0 .net "in0", 0 0, L_0x55a15de52600;  1 drivers
v0x55a15d5de5b0_0 .net "in1", 0 0, L_0x55a15de54960;  1 drivers
v0x55a15d5de680_0 .net "out", 0 0, L_0x55a15de4c8a0;  1 drivers
v0x55a15d5de740_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5de7e0_0 .net "w0", 0 0, L_0x55a15de4c700;  1 drivers
v0x55a15d5de8a0_0 .net "w1", 0 0, L_0x55a15de4c830;  1 drivers
S_0x55a15d5de9e0 .scope module, "mux0[9]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4c9b0 .functor AND 1, L_0x55a15de4ca20, L_0x55a15de52750, C4<1>, C4<1>;
L_0x55a15de4ca20 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4cae0 .functor AND 1, v0x55a15d671070_0, L_0x55a15de54810, C4<1>, C4<1>;
L_0x55a15de4cb50 .functor OR 1, L_0x55a15de4cae0, L_0x55a15de4c9b0, C4<0>, C4<0>;
v0x55a15d5dec40_0 .net *"_s1", 0 0, L_0x55a15de4ca20;  1 drivers
v0x55a15d5ded40_0 .net "in0", 0 0, L_0x55a15de52750;  1 drivers
v0x55a15d5dee00_0 .net "in1", 0 0, L_0x55a15de54810;  1 drivers
v0x55a15d5deed0_0 .net "out", 0 0, L_0x55a15de4cb50;  1 drivers
v0x55a15d5def90_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5df080_0 .net "w0", 0 0, L_0x55a15de4c9b0;  1 drivers
v0x55a15d5df140_0 .net "w1", 0 0, L_0x55a15de4cae0;  1 drivers
S_0x55a15d5df280 .scope module, "mux0[10]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4cc60 .functor AND 1, L_0x55a15de4ccd0, L_0x55a15de527f0, C4<1>, C4<1>;
L_0x55a15de4ccd0 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4cd90 .functor AND 1, v0x55a15d671070_0, L_0x55a15de54b60, C4<1>, C4<1>;
L_0x55a15de4ce00 .functor OR 1, L_0x55a15de4cd90, L_0x55a15de4cc60, C4<0>, C4<0>;
v0x55a15d5df4e0_0 .net *"_s1", 0 0, L_0x55a15de4ccd0;  1 drivers
v0x55a15d5df5e0_0 .net "in0", 0 0, L_0x55a15de527f0;  1 drivers
v0x55a15d5df6a0_0 .net "in1", 0 0, L_0x55a15de54b60;  1 drivers
v0x55a15d5df770_0 .net "out", 0 0, L_0x55a15de4ce00;  1 drivers
v0x55a15d5df830_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5df920_0 .net "w0", 0 0, L_0x55a15de4cc60;  1 drivers
v0x55a15d5df9e0_0 .net "w1", 0 0, L_0x55a15de4cd90;  1 drivers
S_0x55a15d5dfb20 .scope module, "mux0[11]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4cf10 .functor AND 1, L_0x55a15de4cf80, L_0x55a15de52950, C4<1>, C4<1>;
L_0x55a15de4cf80 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4d040 .functor AND 1, v0x55a15d671070_0, L_0x55a15de54a00, C4<1>, C4<1>;
L_0x55a15de4d0b0 .functor OR 1, L_0x55a15de4d040, L_0x55a15de4cf10, C4<0>, C4<0>;
v0x55a15d5dfd80_0 .net *"_s1", 0 0, L_0x55a15de4cf80;  1 drivers
v0x55a15d5dfe80_0 .net "in0", 0 0, L_0x55a15de52950;  1 drivers
v0x55a15d5dff40_0 .net "in1", 0 0, L_0x55a15de54a00;  1 drivers
v0x55a15d5e0010_0 .net "out", 0 0, L_0x55a15de4d0b0;  1 drivers
v0x55a15d5e00d0_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5e01c0_0 .net "w0", 0 0, L_0x55a15de4cf10;  1 drivers
v0x55a15d5e0280_0 .net "w1", 0 0, L_0x55a15de4d040;  1 drivers
S_0x55a15d5e03c0 .scope module, "mux0[12]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4d1c0 .functor AND 1, L_0x55a15de4d230, L_0x55a15de52a40, C4<1>, C4<1>;
L_0x55a15de4d230 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4d2f0 .functor AND 1, v0x55a15d671070_0, L_0x55a15de54d70, C4<1>, C4<1>;
L_0x55a15de4d360 .functor OR 1, L_0x55a15de4d2f0, L_0x55a15de4d1c0, C4<0>, C4<0>;
v0x55a15d5e0620_0 .net *"_s1", 0 0, L_0x55a15de4d230;  1 drivers
v0x55a15d5e0720_0 .net "in0", 0 0, L_0x55a15de52a40;  1 drivers
v0x55a15d5e07e0_0 .net "in1", 0 0, L_0x55a15de54d70;  1 drivers
v0x55a15d5e08b0_0 .net "out", 0 0, L_0x55a15de4d360;  1 drivers
v0x55a15d5e0970_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5e0a60_0 .net "w0", 0 0, L_0x55a15de4d1c0;  1 drivers
v0x55a15d5e0b20_0 .net "w1", 0 0, L_0x55a15de4d2f0;  1 drivers
S_0x55a15d5e0c60 .scope module, "mux0[13]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4d470 .functor AND 1, L_0x55a15de4d4e0, L_0x55a15de52bb0, C4<1>, C4<1>;
L_0x55a15de4d4e0 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4d5a0 .functor AND 1, v0x55a15d671070_0, L_0x55a15de54c00, C4<1>, C4<1>;
L_0x55a15de4d610 .functor OR 1, L_0x55a15de4d5a0, L_0x55a15de4d470, C4<0>, C4<0>;
v0x55a15d5e0ec0_0 .net *"_s1", 0 0, L_0x55a15de4d4e0;  1 drivers
v0x55a15d5e0fc0_0 .net "in0", 0 0, L_0x55a15de52bb0;  1 drivers
v0x55a15d5e1080_0 .net "in1", 0 0, L_0x55a15de54c00;  1 drivers
v0x55a15d5e1150_0 .net "out", 0 0, L_0x55a15de4d610;  1 drivers
v0x55a15d5e1210_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5e1300_0 .net "w0", 0 0, L_0x55a15de4d470;  1 drivers
v0x55a15d5e13c0_0 .net "w1", 0 0, L_0x55a15de4d5a0;  1 drivers
S_0x55a15d5e1500 .scope module, "mux0[14]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4d720 .functor AND 1, L_0x55a15de4d790, L_0x55a15de52ca0, C4<1>, C4<1>;
L_0x55a15de4d790 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4e060 .functor AND 1, v0x55a15d671070_0, L_0x55a15de54f90, C4<1>, C4<1>;
L_0x55a15de4e0d0 .functor OR 1, L_0x55a15de4e060, L_0x55a15de4d720, C4<0>, C4<0>;
v0x55a15d5e1760_0 .net *"_s1", 0 0, L_0x55a15de4d790;  1 drivers
v0x55a15d5e1860_0 .net "in0", 0 0, L_0x55a15de52ca0;  1 drivers
v0x55a15d5e1920_0 .net "in1", 0 0, L_0x55a15de54f90;  1 drivers
v0x55a15d5e19f0_0 .net "out", 0 0, L_0x55a15de4e0d0;  1 drivers
v0x55a15d5e1ab0_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5e1ba0_0 .net "w0", 0 0, L_0x55a15de4d720;  1 drivers
v0x55a15d5e1c60_0 .net "w1", 0 0, L_0x55a15de4e060;  1 drivers
S_0x55a15d5e1da0 .scope module, "mux0[15]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4e1e0 .functor AND 1, L_0x55a15de4e250, L_0x55a15de52e20, C4<1>, C4<1>;
L_0x55a15de4e250 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4e310 .functor AND 1, v0x55a15d671070_0, L_0x55a15de54e10, C4<1>, C4<1>;
L_0x55a15de4e380 .functor OR 1, L_0x55a15de4e310, L_0x55a15de4e1e0, C4<0>, C4<0>;
v0x55a15d5e2000_0 .net *"_s1", 0 0, L_0x55a15de4e250;  1 drivers
v0x55a15d5e2100_0 .net "in0", 0 0, L_0x55a15de52e20;  1 drivers
v0x55a15d5e21c0_0 .net "in1", 0 0, L_0x55a15de54e10;  1 drivers
v0x55a15d5e2290_0 .net "out", 0 0, L_0x55a15de4e380;  1 drivers
v0x55a15d5e2350_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5e2440_0 .net "w0", 0 0, L_0x55a15de4e1e0;  1 drivers
v0x55a15d5e2500_0 .net "w1", 0 0, L_0x55a15de4e310;  1 drivers
S_0x55a15d5e2640 .scope module, "mux0[16]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4e490 .functor AND 1, L_0x55a15de4e500, L_0x55a15de52f10, C4<1>, C4<1>;
L_0x55a15de4e500 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4e5c0 .functor AND 1, v0x55a15d671070_0, L_0x55a15de551c0, C4<1>, C4<1>;
L_0x55a15de4e630 .functor OR 1, L_0x55a15de4e5c0, L_0x55a15de4e490, C4<0>, C4<0>;
v0x55a15d5e29b0_0 .net *"_s1", 0 0, L_0x55a15de4e500;  1 drivers
v0x55a15d5e2ab0_0 .net "in0", 0 0, L_0x55a15de52f10;  1 drivers
v0x55a15d5e2b70_0 .net "in1", 0 0, L_0x55a15de551c0;  1 drivers
v0x55a15d5e2c40_0 .net "out", 0 0, L_0x55a15de4e630;  1 drivers
v0x55a15d5e2d00_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5e2df0_0 .net "w0", 0 0, L_0x55a15de4e490;  1 drivers
v0x55a15d5e2eb0_0 .net "w1", 0 0, L_0x55a15de4e5c0;  1 drivers
S_0x55a15d5e2ff0 .scope module, "mux0[17]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4e740 .functor AND 1, L_0x55a15de4e7b0, L_0x55a15de530a0, C4<1>, C4<1>;
L_0x55a15de4e7b0 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4e870 .functor AND 1, v0x55a15d671070_0, L_0x55a15de55030, C4<1>, C4<1>;
L_0x55a15de4e8e0 .functor OR 1, L_0x55a15de4e870, L_0x55a15de4e740, C4<0>, C4<0>;
v0x55a15d5e3250_0 .net *"_s1", 0 0, L_0x55a15de4e7b0;  1 drivers
v0x55a15d5e3350_0 .net "in0", 0 0, L_0x55a15de530a0;  1 drivers
v0x55a15d5e3410_0 .net "in1", 0 0, L_0x55a15de55030;  1 drivers
v0x55a15d5e34e0_0 .net "out", 0 0, L_0x55a15de4e8e0;  1 drivers
v0x55a15d5e35a0_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5e3690_0 .net "w0", 0 0, L_0x55a15de4e740;  1 drivers
v0x55a15d5e3750_0 .net "w1", 0 0, L_0x55a15de4e870;  1 drivers
S_0x55a15d5e3890 .scope module, "mux0[18]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4e9f0 .functor AND 1, L_0x55a15de4ea60, L_0x55a15de53190, C4<1>, C4<1>;
L_0x55a15de4ea60 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4eb20 .functor AND 1, v0x55a15d671070_0, L_0x55a15de55120, C4<1>, C4<1>;
L_0x55a15de4eb90 .functor OR 1, L_0x55a15de4eb20, L_0x55a15de4e9f0, C4<0>, C4<0>;
v0x55a15d5e3af0_0 .net *"_s1", 0 0, L_0x55a15de4ea60;  1 drivers
v0x55a15d5e3bf0_0 .net "in0", 0 0, L_0x55a15de53190;  1 drivers
v0x55a15d5e3cb0_0 .net "in1", 0 0, L_0x55a15de55120;  1 drivers
v0x55a15d5e3d80_0 .net "out", 0 0, L_0x55a15de4eb90;  1 drivers
v0x55a15d5e3e40_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5e3f30_0 .net "w0", 0 0, L_0x55a15de4e9f0;  1 drivers
v0x55a15d5e3ff0_0 .net "w1", 0 0, L_0x55a15de4eb20;  1 drivers
S_0x55a15d5e4130 .scope module, "mux0[19]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4eca0 .functor AND 1, L_0x55a15de4ed10, L_0x55a15de53000, C4<1>, C4<1>;
L_0x55a15de4ed10 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4edd0 .functor AND 1, v0x55a15d671070_0, L_0x55a15de55260, C4<1>, C4<1>;
L_0x55a15de4ee40 .functor OR 1, L_0x55a15de4edd0, L_0x55a15de4eca0, C4<0>, C4<0>;
v0x55a15d5e4390_0 .net *"_s1", 0 0, L_0x55a15de4ed10;  1 drivers
v0x55a15d5e4490_0 .net "in0", 0 0, L_0x55a15de53000;  1 drivers
v0x55a15d5e4550_0 .net "in1", 0 0, L_0x55a15de55260;  1 drivers
v0x55a15d5e4620_0 .net "out", 0 0, L_0x55a15de4ee40;  1 drivers
v0x55a15d5e46e0_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5e47d0_0 .net "w0", 0 0, L_0x55a15de4eca0;  1 drivers
v0x55a15d5e4890_0 .net "w1", 0 0, L_0x55a15de4edd0;  1 drivers
S_0x55a15d5e49d0 .scope module, "mux0[20]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4ef50 .functor AND 1, L_0x55a15de4efc0, L_0x55a15de53380, C4<1>, C4<1>;
L_0x55a15de4efc0 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4f080 .functor AND 1, v0x55a15d671070_0, L_0x55a15de55350, C4<1>, C4<1>;
L_0x55a15de4f0f0 .functor OR 1, L_0x55a15de4f080, L_0x55a15de4ef50, C4<0>, C4<0>;
v0x55a15d5e4c30_0 .net *"_s1", 0 0, L_0x55a15de4efc0;  1 drivers
v0x55a15d5e4d30_0 .net "in0", 0 0, L_0x55a15de53380;  1 drivers
v0x55a15d5e4df0_0 .net "in1", 0 0, L_0x55a15de55350;  1 drivers
v0x55a15d5e4ec0_0 .net "out", 0 0, L_0x55a15de4f0f0;  1 drivers
v0x55a15d5e4f80_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5e5070_0 .net "w0", 0 0, L_0x55a15de4ef50;  1 drivers
v0x55a15d5e5130_0 .net "w1", 0 0, L_0x55a15de4f080;  1 drivers
S_0x55a15d5e5270 .scope module, "mux0[21]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4f200 .functor AND 1, L_0x55a15de4f270, L_0x55a15de53280, C4<1>, C4<1>;
L_0x55a15de4f270 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4f330 .functor AND 1, v0x55a15d671070_0, L_0x55a15de55450, C4<1>, C4<1>;
L_0x55a15de4f3a0 .functor OR 1, L_0x55a15de4f330, L_0x55a15de4f200, C4<0>, C4<0>;
v0x55a15d5e54d0_0 .net *"_s1", 0 0, L_0x55a15de4f270;  1 drivers
v0x55a15d5e55d0_0 .net "in0", 0 0, L_0x55a15de53280;  1 drivers
v0x55a15d5e5690_0 .net "in1", 0 0, L_0x55a15de55450;  1 drivers
v0x55a15d5e5760_0 .net "out", 0 0, L_0x55a15de4f3a0;  1 drivers
v0x55a15d5e5820_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5e5910_0 .net "w0", 0 0, L_0x55a15de4f200;  1 drivers
v0x55a15d5e59d0_0 .net "w1", 0 0, L_0x55a15de4f330;  1 drivers
S_0x55a15d5e5b10 .scope module, "mux0[22]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4f4b0 .functor AND 1, L_0x55a15de4f520, L_0x55a15de53580, C4<1>, C4<1>;
L_0x55a15de4f520 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4f5e0 .functor AND 1, v0x55a15d671070_0, L_0x55a15de55540, C4<1>, C4<1>;
L_0x55a15de4f650 .functor OR 1, L_0x55a15de4f5e0, L_0x55a15de4f4b0, C4<0>, C4<0>;
v0x55a15d5e5d70_0 .net *"_s1", 0 0, L_0x55a15de4f520;  1 drivers
v0x55a15d5e5e70_0 .net "in0", 0 0, L_0x55a15de53580;  1 drivers
v0x55a15d5e5f30_0 .net "in1", 0 0, L_0x55a15de55540;  1 drivers
v0x55a15d5e6000_0 .net "out", 0 0, L_0x55a15de4f650;  1 drivers
v0x55a15d5e60c0_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5e61b0_0 .net "w0", 0 0, L_0x55a15de4f4b0;  1 drivers
v0x55a15d5e6270_0 .net "w1", 0 0, L_0x55a15de4f5e0;  1 drivers
S_0x55a15d5e63b0 .scope module, "mux0[23]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4f760 .functor AND 1, L_0x55a15de4f7d0, L_0x55a15de53470, C4<1>, C4<1>;
L_0x55a15de4f7d0 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4f890 .functor AND 1, v0x55a15d671070_0, L_0x55a15de55650, C4<1>, C4<1>;
L_0x55a15de4f900 .functor OR 1, L_0x55a15de4f890, L_0x55a15de4f760, C4<0>, C4<0>;
v0x55a15d5e6610_0 .net *"_s1", 0 0, L_0x55a15de4f7d0;  1 drivers
v0x55a15d5e6710_0 .net "in0", 0 0, L_0x55a15de53470;  1 drivers
v0x55a15d5e67d0_0 .net "in1", 0 0, L_0x55a15de55650;  1 drivers
v0x55a15d5e68a0_0 .net "out", 0 0, L_0x55a15de4f900;  1 drivers
v0x55a15d5e6960_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5e6a50_0 .net "w0", 0 0, L_0x55a15de4f760;  1 drivers
v0x55a15d5e6b10_0 .net "w1", 0 0, L_0x55a15de4f890;  1 drivers
S_0x55a15d5e6c50 .scope module, "mux0[24]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4fa10 .functor AND 1, L_0x55a15de4fa80, L_0x55a15de53790, C4<1>, C4<1>;
L_0x55a15de4fa80 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4fb40 .functor AND 1, v0x55a15d671070_0, L_0x55a15de55740, C4<1>, C4<1>;
L_0x55a15de4fbb0 .functor OR 1, L_0x55a15de4fb40, L_0x55a15de4fa10, C4<0>, C4<0>;
v0x55a15d5e6eb0_0 .net *"_s1", 0 0, L_0x55a15de4fa80;  1 drivers
v0x55a15d5e6fb0_0 .net "in0", 0 0, L_0x55a15de53790;  1 drivers
v0x55a15d5e7070_0 .net "in1", 0 0, L_0x55a15de55740;  1 drivers
v0x55a15d5e7140_0 .net "out", 0 0, L_0x55a15de4fbb0;  1 drivers
v0x55a15d5e7200_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5e72f0_0 .net "w0", 0 0, L_0x55a15de4fa10;  1 drivers
v0x55a15d5e73b0_0 .net "w1", 0 0, L_0x55a15de4fb40;  1 drivers
S_0x55a15d5e74f0 .scope module, "mux0[25]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4fcc0 .functor AND 1, L_0x55a15de4fd30, L_0x55a15de53670, C4<1>, C4<1>;
L_0x55a15de4fd30 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de4fdf0 .functor AND 1, v0x55a15d671070_0, L_0x55a15de55860, C4<1>, C4<1>;
L_0x55a15de4fe60 .functor OR 1, L_0x55a15de4fdf0, L_0x55a15de4fcc0, C4<0>, C4<0>;
v0x55a15d5e7750_0 .net *"_s1", 0 0, L_0x55a15de4fd30;  1 drivers
v0x55a15d5e7850_0 .net "in0", 0 0, L_0x55a15de53670;  1 drivers
v0x55a15d5e7910_0 .net "in1", 0 0, L_0x55a15de55860;  1 drivers
v0x55a15d5e79e0_0 .net "out", 0 0, L_0x55a15de4fe60;  1 drivers
v0x55a15d5e7aa0_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5e7b90_0 .net "w0", 0 0, L_0x55a15de4fcc0;  1 drivers
v0x55a15d5e7c50_0 .net "w1", 0 0, L_0x55a15de4fdf0;  1 drivers
S_0x55a15d5e7d90 .scope module, "mux0[26]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de4ff70 .functor AND 1, L_0x55a15de4ffe0, L_0x55a15de539b0, C4<1>, C4<1>;
L_0x55a15de4ffe0 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de500a0 .functor AND 1, v0x55a15d671070_0, L_0x55a15de55950, C4<1>, C4<1>;
L_0x55a15de50140 .functor OR 1, L_0x55a15de500a0, L_0x55a15de4ff70, C4<0>, C4<0>;
v0x55a15d5e7ff0_0 .net *"_s1", 0 0, L_0x55a15de4ffe0;  1 drivers
v0x55a15d5e80f0_0 .net "in0", 0 0, L_0x55a15de539b0;  1 drivers
v0x55a15d5e81b0_0 .net "in1", 0 0, L_0x55a15de55950;  1 drivers
v0x55a15d5e8280_0 .net "out", 0 0, L_0x55a15de50140;  1 drivers
v0x55a15d5e8340_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5e8430_0 .net "w0", 0 0, L_0x55a15de4ff70;  1 drivers
v0x55a15d5e84f0_0 .net "w1", 0 0, L_0x55a15de500a0;  1 drivers
S_0x55a15d5e8630 .scope module, "mux0[27]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de502b0 .functor AND 1, L_0x55a15de50350, L_0x55a15de53880, C4<1>, C4<1>;
L_0x55a15de50350 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de50410 .functor AND 1, v0x55a15d671070_0, L_0x55a15de55a80, C4<1>, C4<1>;
L_0x55a15de504b0 .functor OR 1, L_0x55a15de50410, L_0x55a15de502b0, C4<0>, C4<0>;
v0x55a15d5e8890_0 .net *"_s1", 0 0, L_0x55a15de50350;  1 drivers
v0x55a15d5e8990_0 .net "in0", 0 0, L_0x55a15de53880;  1 drivers
v0x55a15d5e8a50_0 .net "in1", 0 0, L_0x55a15de55a80;  1 drivers
v0x55a15d5e8b20_0 .net "out", 0 0, L_0x55a15de504b0;  1 drivers
v0x55a15d5e8be0_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5e8cd0_0 .net "w0", 0 0, L_0x55a15de502b0;  1 drivers
v0x55a15d5e8d90_0 .net "w1", 0 0, L_0x55a15de50410;  1 drivers
S_0x55a15d5e8ed0 .scope module, "mux0[28]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de50620 .functor AND 1, L_0x55a15de506c0, L_0x55a15de53be0, C4<1>, C4<1>;
L_0x55a15de506c0 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de50780 .functor AND 1, v0x55a15d671070_0, L_0x55a15de55b70, C4<1>, C4<1>;
L_0x55a15de50820 .functor OR 1, L_0x55a15de50780, L_0x55a15de50620, C4<0>, C4<0>;
v0x55a15d5e9130_0 .net *"_s1", 0 0, L_0x55a15de506c0;  1 drivers
v0x55a15d5e9230_0 .net "in0", 0 0, L_0x55a15de53be0;  1 drivers
v0x55a15d5e92f0_0 .net "in1", 0 0, L_0x55a15de55b70;  1 drivers
v0x55a15d5e93c0_0 .net "out", 0 0, L_0x55a15de50820;  1 drivers
v0x55a15d5e9480_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5e9570_0 .net "w0", 0 0, L_0x55a15de50620;  1 drivers
v0x55a15d5e9630_0 .net "w1", 0 0, L_0x55a15de50780;  1 drivers
S_0x55a15d5e9770 .scope module, "mux0[29]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de50990 .functor AND 1, L_0x55a15de50a30, L_0x55a15de53aa0, C4<1>, C4<1>;
L_0x55a15de50a30 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de50af0 .functor AND 1, v0x55a15d671070_0, L_0x55a15de55eb0, C4<1>, C4<1>;
L_0x55a15de50b90 .functor OR 1, L_0x55a15de50af0, L_0x55a15de50990, C4<0>, C4<0>;
v0x55a15d5e99d0_0 .net *"_s1", 0 0, L_0x55a15de50a30;  1 drivers
v0x55a15d5e9ad0_0 .net "in0", 0 0, L_0x55a15de53aa0;  1 drivers
v0x55a15d5e9b90_0 .net "in1", 0 0, L_0x55a15de55eb0;  1 drivers
v0x55a15d5e9c60_0 .net "out", 0 0, L_0x55a15de50b90;  1 drivers
v0x55a15d5e9d20_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5e9e10_0 .net "w0", 0 0, L_0x55a15de50990;  1 drivers
v0x55a15d5e9ed0_0 .net "w1", 0 0, L_0x55a15de50af0;  1 drivers
S_0x55a15d5ea010 .scope module, "mux0[30]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de50d00 .functor AND 1, L_0x55a15de50da0, L_0x55a15de53dd0, C4<1>, C4<1>;
L_0x55a15de50da0 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de50e60 .functor AND 1, v0x55a15d671070_0, L_0x55a15de55fa0, C4<1>, C4<1>;
L_0x55a15de50f00 .functor OR 1, L_0x55a15de50e60, L_0x55a15de50d00, C4<0>, C4<0>;
v0x55a15d5ea270_0 .net *"_s1", 0 0, L_0x55a15de50da0;  1 drivers
v0x55a15d5ea370_0 .net "in0", 0 0, L_0x55a15de53dd0;  1 drivers
v0x55a15d5ea430_0 .net "in1", 0 0, L_0x55a15de55fa0;  1 drivers
v0x55a15d5ea500_0 .net "out", 0 0, L_0x55a15de50f00;  1 drivers
v0x55a15d5ea5c0_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5ea6b0_0 .net "w0", 0 0, L_0x55a15de50d00;  1 drivers
v0x55a15d5ea770_0 .net "w1", 0 0, L_0x55a15de50e60;  1 drivers
S_0x55a15d5ea8b0 .scope module, "mux0[31]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d5d99d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de51070 .functor AND 1, L_0x55a15de51110, L_0x55a15de53cd0, C4<1>, C4<1>;
L_0x55a15de51110 .functor NOT 1, v0x55a15d671070_0, C4<0>, C4<0>, C4<0>;
L_0x55a15de511d0 .functor AND 1, v0x55a15d671070_0, L_0x55a15de55cb0, C4<1>, C4<1>;
L_0x55a15de51270 .functor OR 1, L_0x55a15de511d0, L_0x55a15de51070, C4<0>, C4<0>;
v0x55a15d5eab10_0 .net *"_s1", 0 0, L_0x55a15de51110;  1 drivers
v0x55a15d5eac10_0 .net "in0", 0 0, L_0x55a15de53cd0;  1 drivers
v0x55a15d5eacd0_0 .net "in1", 0 0, L_0x55a15de55cb0;  1 drivers
v0x55a15d5eada0_0 .net "out", 0 0, L_0x55a15de51270;  1 drivers
v0x55a15d5eae60_0 .net "s0", 0 0, v0x55a15d671070_0;  alias, 1 drivers
v0x55a15d5eaf50_0 .net "w0", 0 0, L_0x55a15de51070;  1 drivers
v0x55a15d5eb010_0 .net "w1", 0 0, L_0x55a15de511d0;  1 drivers
S_0x55a15d5eb940 .scope module, "reg0" "REGISTER_32BIT" 48 17, 49 1 0, S_0x55a15d4edeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "write"
    .port_info 2 /INPUT 32 "in"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
v0x55a15d66f110_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
L_0x7f555abed180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a15d62fc50_0 .net "en", 0 0, L_0x7f555abed180;  1 drivers
v0x55a15d62fd10_0 .net "in", 31 0, L_0x55a15de513e0;  alias, 1 drivers
v0x55a15d62fde0_0 .net "out", 31 0, L_0x55a15de719a0;  alias, 1 drivers
v0x55a15d62fe80_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
LS_0x55a15de719a0_0_0 .concat [ 1 1 1 1], L_0x55a15de56d40, L_0x55a15de577d0, L_0x55a15de58400, L_0x55a15de590c0;
LS_0x55a15de719a0_0_4 .concat [ 1 1 1 1], L_0x55a15de59d80, L_0x55a15de5aa40, L_0x55a15de5b700, L_0x55a15de5c3c0;
LS_0x55a15de719a0_0_8 .concat [ 1 1 1 1], L_0x55a15de5d080, L_0x55a15de5dd40, L_0x55a15de5ea00, L_0x55a15de5f6c0;
LS_0x55a15de719a0_0_12 .concat [ 1 1 1 1], L_0x55a15de60380, L_0x55a15de61040, L_0x55a15de61d00, L_0x55a15de629c0;
LS_0x55a15de719a0_0_16 .concat [ 1 1 1 1], L_0x55a15de63780, L_0x55a15de646a0, L_0x55a15de655c0, L_0x55a15de664e0;
LS_0x55a15de719a0_0_20 .concat [ 1 1 1 1], L_0x55a15de67400, L_0x55a15de68320, L_0x55a15de69240, L_0x55a15de6a120;
LS_0x55a15de719a0_0_24 .concat [ 1 1 1 1], L_0x55a15de6ade0, L_0x55a15de6baa0, L_0x55a15de6c760, L_0x55a15de6d420;
LS_0x55a15de719a0_0_28 .concat [ 1 1 1 1], L_0x55a15de6e0e0, L_0x55a15de6f5b0, L_0x55a15de70270, L_0x55a15de71740;
LS_0x55a15de719a0_1_0 .concat [ 4 4 4 4], LS_0x55a15de719a0_0_0, LS_0x55a15de719a0_0_4, LS_0x55a15de719a0_0_8, LS_0x55a15de719a0_0_12;
LS_0x55a15de719a0_1_4 .concat [ 4 4 4 4], LS_0x55a15de719a0_0_16, LS_0x55a15de719a0_0_20, LS_0x55a15de719a0_0_24, LS_0x55a15de719a0_0_28;
L_0x55a15de719a0 .concat [ 16 16 0 0], LS_0x55a15de719a0_1_0, LS_0x55a15de719a0_1_4;
L_0x55a15de71b50 .part L_0x55a15de513e0, 0, 1;
L_0x55a15de71bf0 .part L_0x55a15de513e0, 1, 1;
L_0x55a15de71c90 .part L_0x55a15de513e0, 2, 1;
L_0x55a15de71d30 .part L_0x55a15de513e0, 3, 1;
L_0x55a15de71dd0 .part L_0x55a15de513e0, 4, 1;
L_0x55a15de71fc0 .part L_0x55a15de513e0, 5, 1;
L_0x55a15de72060 .part L_0x55a15de513e0, 6, 1;
L_0x55a15de72150 .part L_0x55a15de513e0, 7, 1;
L_0x55a15de721f0 .part L_0x55a15de513e0, 8, 1;
L_0x55a15de722f0 .part L_0x55a15de513e0, 9, 1;
L_0x55a15de72390 .part L_0x55a15de513e0, 10, 1;
L_0x55a15de724a0 .part L_0x55a15de513e0, 11, 1;
L_0x55a15de72540 .part L_0x55a15de513e0, 12, 1;
L_0x55a15de72660 .part L_0x55a15de513e0, 13, 1;
L_0x55a15de72700 .part L_0x55a15de513e0, 14, 1;
L_0x55a15de72830 .part L_0x55a15de513e0, 15, 1;
L_0x55a15de728d0 .part L_0x55a15de513e0, 16, 1;
L_0x55a15de72a10 .part L_0x55a15de513e0, 17, 1;
L_0x55a15de72ab0 .part L_0x55a15de513e0, 18, 1;
L_0x55a15de72970 .part L_0x55a15de513e0, 19, 1;
L_0x55a15de72c00 .part L_0x55a15de513e0, 20, 1;
L_0x55a15de72b50 .part L_0x55a15de513e0, 21, 1;
L_0x55a15de72d60 .part L_0x55a15de513e0, 22, 1;
L_0x55a15de72ca0 .part L_0x55a15de513e0, 23, 1;
L_0x55a15de72ed0 .part L_0x55a15de513e0, 24, 1;
L_0x55a15de72e00 .part L_0x55a15de513e0, 25, 1;
L_0x55a15de73050 .part L_0x55a15de513e0, 26, 1;
L_0x55a15de72f70 .part L_0x55a15de513e0, 27, 1;
L_0x55a15de731e0 .part L_0x55a15de513e0, 28, 1;
L_0x55a15de730f0 .part L_0x55a15de513e0, 29, 1;
L_0x55a15de73380 .part L_0x55a15de513e0, 30, 1;
L_0x55a15de73280 .part L_0x55a15de513e0, 31, 1;
S_0x55a15d5ebbe0 .scope module, "obc[0]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de528e0 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d5ef710_0 .net "a", 0 0, L_0x55a15de56770;  1 drivers
v0x55a15d5ef860_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d5ef920_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d5ef9c0_0 .net "in", 0 0, L_0x55a15de71b50;  1 drivers
v0x55a15d5efa60_0 .net "out", 0 0, L_0x55a15de56d40;  1 drivers
v0x55a15d5efb00_0 .net "rw", 0 0, L_0x55a15de528e0;  1 drivers
v0x55a15d5efba0_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d5ebe70 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d5ebbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de56ba0 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d5eeaa0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d5eebb0_0 .net "d", 0 0, L_0x55a15de56770;  alias, 1 drivers
v0x55a15d5eecc0_0 .net "q", 0 0, L_0x55a15de56d40;  alias, 1 drivers
v0x55a15d5eed60_0 .net "q0", 0 0, L_0x55a15de56a50;  1 drivers
v0x55a15d5eee00_0 .net "q_bar", 0 0, L_0x55a15de56db0;  1 drivers
S_0x55a15d5ec100 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d5ebe70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de56b30 .functor NOT 1, L_0x55a15de56770, C4<0>, C4<0>, C4<0>;
v0x55a15d5ed290_0 .net "clk", 0 0, L_0x55a15de56ba0;  1 drivers
v0x55a15d5ed350_0 .net "d", 0 0, L_0x55a15de56770;  alias, 1 drivers
v0x55a15d5ed420_0 .net "q", 0 0, L_0x55a15de56a50;  alias, 1 drivers
v0x55a15d5ed540_0 .net "q_bar", 0 0, L_0x55a15de56ac0;  1 drivers
S_0x55a15d5ec390 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d5ec100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de56880 .functor AND 1, L_0x55a15de56ba0, L_0x55a15de56770, C4<1>, C4<1>;
L_0x55a15de56990 .functor AND 1, L_0x55a15de56ba0, L_0x55a15de56b30, C4<1>, C4<1>;
v0x55a15d5ecca0_0 .net "a", 0 0, L_0x55a15de56880;  1 drivers
v0x55a15d5ecd60_0 .net "b", 0 0, L_0x55a15de56990;  1 drivers
v0x55a15d5ece30_0 .net "en", 0 0, L_0x55a15de56ba0;  alias, 1 drivers
v0x55a15d5ecf00_0 .net "q", 0 0, L_0x55a15de56a50;  alias, 1 drivers
v0x55a15d5ecfd0_0 .net "q_bar", 0 0, L_0x55a15de56ac0;  alias, 1 drivers
v0x55a15d5ed0c0_0 .net "r", 0 0, L_0x55a15de56b30;  1 drivers
v0x55a15d5ed160_0 .net "s", 0 0, L_0x55a15de56770;  alias, 1 drivers
S_0x55a15d5ec630 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d5ec390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de56a50 .functor NOR 1, L_0x55a15de56990, L_0x55a15de56ac0, C4<0>, C4<0>;
L_0x55a15de56ac0 .functor NOR 1, L_0x55a15de56880, L_0x55a15de56a50, C4<0>, C4<0>;
v0x55a15d5ec8c0_0 .net "q", 0 0, L_0x55a15de56a50;  alias, 1 drivers
v0x55a15d5ec9a0_0 .net "q_bar", 0 0, L_0x55a15de56ac0;  alias, 1 drivers
v0x55a15d5eca60_0 .net "r", 0 0, L_0x55a15de56990;  alias, 1 drivers
v0x55a15d5ecb30_0 .net "s", 0 0, L_0x55a15de56880;  alias, 1 drivers
S_0x55a15d5ed650 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d5ebe70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de56e20 .functor NOT 1, L_0x55a15de56a50, C4<0>, C4<0>, C4<0>;
v0x55a15d5ee740_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d5ee800_0 .net "d", 0 0, L_0x55a15de56a50;  alias, 1 drivers
v0x55a15d5ee8a0_0 .net "q", 0 0, L_0x55a15de56d40;  alias, 1 drivers
v0x55a15d5ee970_0 .net "q_bar", 0 0, L_0x55a15de56db0;  alias, 1 drivers
S_0x55a15d5ed8b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d5ed650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de56c10 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de56a50, C4<1>, C4<1>;
L_0x55a15de56c80 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de56e20, C4<1>, C4<1>;
v0x55a15d5ee170_0 .net "a", 0 0, L_0x55a15de56c10;  1 drivers
v0x55a15d5ee230_0 .net "b", 0 0, L_0x55a15de56c80;  1 drivers
v0x55a15d5ee300_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d5ee3d0_0 .net "q", 0 0, L_0x55a15de56d40;  alias, 1 drivers
v0x55a15d5ee4a0_0 .net "q_bar", 0 0, L_0x55a15de56db0;  alias, 1 drivers
v0x55a15d5ee590_0 .net "r", 0 0, L_0x55a15de56e20;  1 drivers
v0x55a15d5ee630_0 .net "s", 0 0, L_0x55a15de56a50;  alias, 1 drivers
S_0x55a15d5edb00 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d5ed8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de56d40 .functor NOR 1, L_0x55a15de56c80, L_0x55a15de56db0, C4<0>, C4<0>;
L_0x55a15de56db0 .functor NOR 1, L_0x55a15de56c10, L_0x55a15de56d40, C4<0>, C4<0>;
v0x55a15d5edd90_0 .net "q", 0 0, L_0x55a15de56d40;  alias, 1 drivers
v0x55a15d5ede70_0 .net "q_bar", 0 0, L_0x55a15de56db0;  alias, 1 drivers
v0x55a15d5edf30_0 .net "r", 0 0, L_0x55a15de56c80;  alias, 1 drivers
v0x55a15d5ee000_0 .net "s", 0 0, L_0x55a15de56c10;  alias, 1 drivers
S_0x55a15d5eef30 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d5ebbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de55da0 .functor AND 1, L_0x55a15de55e10, L_0x55a15de56d40, C4<1>, C4<1>;
L_0x55a15de55e10 .functor NOT 1, L_0x55a15de528e0, C4<0>, C4<0>, C4<0>;
L_0x55a15de56700 .functor AND 1, L_0x55a15de528e0, L_0x55a15de71b50, C4<1>, C4<1>;
L_0x55a15de56770 .functor OR 1, L_0x55a15de56700, L_0x55a15de55da0, C4<0>, C4<0>;
v0x55a15d5ef190_0 .net *"_s1", 0 0, L_0x55a15de55e10;  1 drivers
v0x55a15d5ef270_0 .net "in0", 0 0, L_0x55a15de56d40;  alias, 1 drivers
v0x55a15d5ef330_0 .net "in1", 0 0, L_0x55a15de71b50;  alias, 1 drivers
v0x55a15d5ef3d0_0 .net "out", 0 0, L_0x55a15de56770;  alias, 1 drivers
v0x55a15d5ef470_0 .net "s0", 0 0, L_0x55a15de528e0;  alias, 1 drivers
v0x55a15d5ef510_0 .net "w0", 0 0, L_0x55a15de55da0;  1 drivers
v0x55a15d5ef5d0_0 .net "w1", 0 0, L_0x55a15de56700;  1 drivers
S_0x55a15d5efca0 .scope module, "obc[1]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de56e90 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d5f3890_0 .net "a", 0 0, L_0x55a15de570f0;  1 drivers
v0x55a15d5f39e0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d5f3aa0_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d5f3b40_0 .net "in", 0 0, L_0x55a15de71bf0;  1 drivers
v0x55a15d5f3c10_0 .net "out", 0 0, L_0x55a15de577d0;  1 drivers
v0x55a15d5f3cb0_0 .net "rw", 0 0, L_0x55a15de56e90;  1 drivers
v0x55a15d5f3d50_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d5eff30 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d5efca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de57520 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d5f2be0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d5f2ca0_0 .net "d", 0 0, L_0x55a15de570f0;  alias, 1 drivers
v0x55a15d5f2db0_0 .net "q", 0 0, L_0x55a15de577d0;  alias, 1 drivers
v0x55a15d5f2e50_0 .net "q0", 0 0, L_0x55a15de573d0;  1 drivers
v0x55a15d5f2ef0_0 .net "q_bar", 0 0, L_0x55a15de57840;  1 drivers
S_0x55a15d5f01a0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d5eff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de574b0 .functor NOT 1, L_0x55a15de570f0, C4<0>, C4<0>, C4<0>;
v0x55a15d5f1330_0 .net "clk", 0 0, L_0x55a15de57520;  1 drivers
v0x55a15d5f13f0_0 .net "d", 0 0, L_0x55a15de570f0;  alias, 1 drivers
v0x55a15d5f14c0_0 .net "q", 0 0, L_0x55a15de573d0;  alias, 1 drivers
v0x55a15d5f15e0_0 .net "q_bar", 0 0, L_0x55a15de57440;  1 drivers
S_0x55a15d5f0430 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d5f01a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de57200 .functor AND 1, L_0x55a15de57520, L_0x55a15de570f0, C4<1>, C4<1>;
L_0x55a15de57310 .functor AND 1, L_0x55a15de57520, L_0x55a15de574b0, C4<1>, C4<1>;
v0x55a15d5f0d40_0 .net "a", 0 0, L_0x55a15de57200;  1 drivers
v0x55a15d5f0e00_0 .net "b", 0 0, L_0x55a15de57310;  1 drivers
v0x55a15d5f0ed0_0 .net "en", 0 0, L_0x55a15de57520;  alias, 1 drivers
v0x55a15d5f0fa0_0 .net "q", 0 0, L_0x55a15de573d0;  alias, 1 drivers
v0x55a15d5f1070_0 .net "q_bar", 0 0, L_0x55a15de57440;  alias, 1 drivers
v0x55a15d5f1160_0 .net "r", 0 0, L_0x55a15de574b0;  1 drivers
v0x55a15d5f1200_0 .net "s", 0 0, L_0x55a15de570f0;  alias, 1 drivers
S_0x55a15d5f06d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d5f0430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de573d0 .functor NOR 1, L_0x55a15de57310, L_0x55a15de57440, C4<0>, C4<0>;
L_0x55a15de57440 .functor NOR 1, L_0x55a15de57200, L_0x55a15de573d0, C4<0>, C4<0>;
v0x55a15d5f0960_0 .net "q", 0 0, L_0x55a15de573d0;  alias, 1 drivers
v0x55a15d5f0a40_0 .net "q_bar", 0 0, L_0x55a15de57440;  alias, 1 drivers
v0x55a15d5f0b00_0 .net "r", 0 0, L_0x55a15de57310;  alias, 1 drivers
v0x55a15d5f0bd0_0 .net "s", 0 0, L_0x55a15de57200;  alias, 1 drivers
S_0x55a15d5f16f0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d5eff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de579c0 .functor NOT 1, L_0x55a15de573d0, C4<0>, C4<0>, C4<0>;
v0x55a15d5f2800_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d5f28c0_0 .net "d", 0 0, L_0x55a15de573d0;  alias, 1 drivers
v0x55a15d5f2a10_0 .net "q", 0 0, L_0x55a15de577d0;  alias, 1 drivers
v0x55a15d5f2ab0_0 .net "q_bar", 0 0, L_0x55a15de57840;  alias, 1 drivers
S_0x55a15d5f1950 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d5f16f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de57590 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de573d0, C4<1>, C4<1>;
L_0x55a15de57710 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de579c0, C4<1>, C4<1>;
v0x55a15d5f2210_0 .net "a", 0 0, L_0x55a15de57590;  1 drivers
v0x55a15d5f22d0_0 .net "b", 0 0, L_0x55a15de57710;  1 drivers
v0x55a15d5f23a0_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d5f2500_0 .net "q", 0 0, L_0x55a15de577d0;  alias, 1 drivers
v0x55a15d5f25d0_0 .net "q_bar", 0 0, L_0x55a15de57840;  alias, 1 drivers
v0x55a15d5f2670_0 .net "r", 0 0, L_0x55a15de579c0;  1 drivers
v0x55a15d5f2710_0 .net "s", 0 0, L_0x55a15de573d0;  alias, 1 drivers
S_0x55a15d5f1ba0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d5f1950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de577d0 .functor NOR 1, L_0x55a15de57710, L_0x55a15de57840, C4<0>, C4<0>;
L_0x55a15de57840 .functor NOR 1, L_0x55a15de57590, L_0x55a15de577d0, C4<0>, C4<0>;
v0x55a15d5f1e30_0 .net "q", 0 0, L_0x55a15de577d0;  alias, 1 drivers
v0x55a15d5f1f10_0 .net "q_bar", 0 0, L_0x55a15de57840;  alias, 1 drivers
v0x55a15d5f1fd0_0 .net "r", 0 0, L_0x55a15de57710;  alias, 1 drivers
v0x55a15d5f20a0_0 .net "s", 0 0, L_0x55a15de57590;  alias, 1 drivers
S_0x55a15d5f3020 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d5efca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de56f50 .functor AND 1, L_0x55a15de56fc0, L_0x55a15de577d0, C4<1>, C4<1>;
L_0x55a15de56fc0 .functor NOT 1, L_0x55a15de56e90, C4<0>, C4<0>, C4<0>;
L_0x55a15de57080 .functor AND 1, L_0x55a15de56e90, L_0x55a15de71bf0, C4<1>, C4<1>;
L_0x55a15de570f0 .functor OR 1, L_0x55a15de57080, L_0x55a15de56f50, C4<0>, C4<0>;
v0x55a15d5f3280_0 .net *"_s1", 0 0, L_0x55a15de56fc0;  1 drivers
v0x55a15d5f3360_0 .net "in0", 0 0, L_0x55a15de577d0;  alias, 1 drivers
v0x55a15d5f34b0_0 .net "in1", 0 0, L_0x55a15de71bf0;  alias, 1 drivers
v0x55a15d5f3550_0 .net "out", 0 0, L_0x55a15de570f0;  alias, 1 drivers
v0x55a15d5f35f0_0 .net "s0", 0 0, L_0x55a15de56e90;  alias, 1 drivers
v0x55a15d5f3690_0 .net "w0", 0 0, L_0x55a15de56f50;  1 drivers
v0x55a15d5f3750_0 .net "w1", 0 0, L_0x55a15de57080;  1 drivers
S_0x55a15d5f3e50 .scope module, "obc[2]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de57a30 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d5f7960_0 .net "a", 0 0, L_0x55a15de57c90;  1 drivers
v0x55a15d5f7ab0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d5f7b70_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d5f7c10_0 .net "in", 0 0, L_0x55a15de71c90;  1 drivers
v0x55a15d5f7cb0_0 .net "out", 0 0, L_0x55a15de58400;  1 drivers
v0x55a15d5f7da0_0 .net "rw", 0 0, L_0x55a15de57a30;  1 drivers
v0x55a15d5f7e40_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d5f40d0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d5f3e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de580c0 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d5f6cb0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d5f6d70_0 .net "d", 0 0, L_0x55a15de57c90;  alias, 1 drivers
v0x55a15d5f6e80_0 .net "q", 0 0, L_0x55a15de58400;  alias, 1 drivers
v0x55a15d5f6f20_0 .net "q0", 0 0, L_0x55a15de57f70;  1 drivers
v0x55a15d5f6fc0_0 .net "q_bar", 0 0, L_0x55a15de58470;  1 drivers
S_0x55a15d5f4340 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d5f40d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de58050 .functor NOT 1, L_0x55a15de57c90, C4<0>, C4<0>, C4<0>;
v0x55a15d5f54d0_0 .net "clk", 0 0, L_0x55a15de580c0;  1 drivers
v0x55a15d5f5590_0 .net "d", 0 0, L_0x55a15de57c90;  alias, 1 drivers
v0x55a15d5f5660_0 .net "q", 0 0, L_0x55a15de57f70;  alias, 1 drivers
v0x55a15d5f5780_0 .net "q_bar", 0 0, L_0x55a15de57fe0;  1 drivers
S_0x55a15d5f45d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d5f4340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de57da0 .functor AND 1, L_0x55a15de580c0, L_0x55a15de57c90, C4<1>, C4<1>;
L_0x55a15de57eb0 .functor AND 1, L_0x55a15de580c0, L_0x55a15de58050, C4<1>, C4<1>;
v0x55a15d5f4ee0_0 .net "a", 0 0, L_0x55a15de57da0;  1 drivers
v0x55a15d5f4fa0_0 .net "b", 0 0, L_0x55a15de57eb0;  1 drivers
v0x55a15d5f5070_0 .net "en", 0 0, L_0x55a15de580c0;  alias, 1 drivers
v0x55a15d5f5140_0 .net "q", 0 0, L_0x55a15de57f70;  alias, 1 drivers
v0x55a15d5f5210_0 .net "q_bar", 0 0, L_0x55a15de57fe0;  alias, 1 drivers
v0x55a15d5f5300_0 .net "r", 0 0, L_0x55a15de58050;  1 drivers
v0x55a15d5f53a0_0 .net "s", 0 0, L_0x55a15de57c90;  alias, 1 drivers
S_0x55a15d5f4870 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d5f45d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de57f70 .functor NOR 1, L_0x55a15de57eb0, L_0x55a15de57fe0, C4<0>, C4<0>;
L_0x55a15de57fe0 .functor NOR 1, L_0x55a15de57da0, L_0x55a15de57f70, C4<0>, C4<0>;
v0x55a15d5f4b00_0 .net "q", 0 0, L_0x55a15de57f70;  alias, 1 drivers
v0x55a15d5f4be0_0 .net "q_bar", 0 0, L_0x55a15de57fe0;  alias, 1 drivers
v0x55a15d5f4ca0_0 .net "r", 0 0, L_0x55a15de57eb0;  alias, 1 drivers
v0x55a15d5f4d70_0 .net "s", 0 0, L_0x55a15de57da0;  alias, 1 drivers
S_0x55a15d5f5890 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d5f40d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de585f0 .functor NOT 1, L_0x55a15de57f70, C4<0>, C4<0>, C4<0>;
v0x55a15d5f6960_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d5f6a20_0 .net "d", 0 0, L_0x55a15de57f70;  alias, 1 drivers
v0x55a15d5f6ae0_0 .net "q", 0 0, L_0x55a15de58400;  alias, 1 drivers
v0x55a15d5f6b80_0 .net "q_bar", 0 0, L_0x55a15de58470;  alias, 1 drivers
S_0x55a15d5f5af0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d5f5890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de581c0 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de57f70, C4<1>, C4<1>;
L_0x55a15de58340 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de585f0, C4<1>, C4<1>;
v0x55a15d5f63b0_0 .net "a", 0 0, L_0x55a15de581c0;  1 drivers
v0x55a15d5f6470_0 .net "b", 0 0, L_0x55a15de58340;  1 drivers
v0x55a15d5f6540_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d5f6610_0 .net "q", 0 0, L_0x55a15de58400;  alias, 1 drivers
v0x55a15d5f66e0_0 .net "q_bar", 0 0, L_0x55a15de58470;  alias, 1 drivers
v0x55a15d5f67d0_0 .net "r", 0 0, L_0x55a15de585f0;  1 drivers
v0x55a15d5f6870_0 .net "s", 0 0, L_0x55a15de57f70;  alias, 1 drivers
S_0x55a15d5f5d40 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d5f5af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de58400 .functor NOR 1, L_0x55a15de58340, L_0x55a15de58470, C4<0>, C4<0>;
L_0x55a15de58470 .functor NOR 1, L_0x55a15de581c0, L_0x55a15de58400, C4<0>, C4<0>;
v0x55a15d5f5fd0_0 .net "q", 0 0, L_0x55a15de58400;  alias, 1 drivers
v0x55a15d5f60b0_0 .net "q_bar", 0 0, L_0x55a15de58470;  alias, 1 drivers
v0x55a15d5f6170_0 .net "r", 0 0, L_0x55a15de58340;  alias, 1 drivers
v0x55a15d5f6240_0 .net "s", 0 0, L_0x55a15de581c0;  alias, 1 drivers
S_0x55a15d5f70f0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d5f3e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de57af0 .functor AND 1, L_0x55a15de57b60, L_0x55a15de58400, C4<1>, C4<1>;
L_0x55a15de57b60 .functor NOT 1, L_0x55a15de57a30, C4<0>, C4<0>, C4<0>;
L_0x55a15de57c20 .functor AND 1, L_0x55a15de57a30, L_0x55a15de71c90, C4<1>, C4<1>;
L_0x55a15de57c90 .functor OR 1, L_0x55a15de57c20, L_0x55a15de57af0, C4<0>, C4<0>;
v0x55a15d5f7350_0 .net *"_s1", 0 0, L_0x55a15de57b60;  1 drivers
v0x55a15d5f7430_0 .net "in0", 0 0, L_0x55a15de58400;  alias, 1 drivers
v0x55a15d5f7580_0 .net "in1", 0 0, L_0x55a15de71c90;  alias, 1 drivers
v0x55a15d5f7620_0 .net "out", 0 0, L_0x55a15de57c90;  alias, 1 drivers
v0x55a15d5f76c0_0 .net "s0", 0 0, L_0x55a15de57a30;  alias, 1 drivers
v0x55a15d5f7760_0 .net "w0", 0 0, L_0x55a15de57af0;  1 drivers
v0x55a15d5f7820_0 .net "w1", 0 0, L_0x55a15de57c20;  1 drivers
S_0x55a15d5f7f50 .scope module, "obc[3]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de58660 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d5fbad0_0 .net "a", 0 0, L_0x55a15de588c0;  1 drivers
v0x55a15d5fbc20_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d5fbce0_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d5fbd80_0 .net "in", 0 0, L_0x55a15de71d30;  1 drivers
v0x55a15d5fbe20_0 .net "out", 0 0, L_0x55a15de590c0;  1 drivers
v0x55a15d5fbec0_0 .net "rw", 0 0, L_0x55a15de58660;  1 drivers
v0x55a15d5fbf60_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d5f81c0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d5f7f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de58d80 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d5fae20_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d5faee0_0 .net "d", 0 0, L_0x55a15de588c0;  alias, 1 drivers
v0x55a15d5faff0_0 .net "q", 0 0, L_0x55a15de590c0;  alias, 1 drivers
v0x55a15d5fb090_0 .net "q0", 0 0, L_0x55a15de58ba0;  1 drivers
v0x55a15d5fb130_0 .net "q_bar", 0 0, L_0x55a15de59130;  1 drivers
S_0x55a15d5f8420 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d5f81c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de58d10 .functor NOT 1, L_0x55a15de588c0, C4<0>, C4<0>, C4<0>;
v0x55a15d5f95b0_0 .net "clk", 0 0, L_0x55a15de58d80;  1 drivers
v0x55a15d5f9670_0 .net "d", 0 0, L_0x55a15de588c0;  alias, 1 drivers
v0x55a15d5f9740_0 .net "q", 0 0, L_0x55a15de58ba0;  alias, 1 drivers
v0x55a15d5f9860_0 .net "q_bar", 0 0, L_0x55a15de58c10;  1 drivers
S_0x55a15d5f86b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d5f8420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de589d0 .functor AND 1, L_0x55a15de58d80, L_0x55a15de588c0, C4<1>, C4<1>;
L_0x55a15de58ae0 .functor AND 1, L_0x55a15de58d80, L_0x55a15de58d10, C4<1>, C4<1>;
v0x55a15d5f8fc0_0 .net "a", 0 0, L_0x55a15de589d0;  1 drivers
v0x55a15d5f9080_0 .net "b", 0 0, L_0x55a15de58ae0;  1 drivers
v0x55a15d5f9150_0 .net "en", 0 0, L_0x55a15de58d80;  alias, 1 drivers
v0x55a15d5f9220_0 .net "q", 0 0, L_0x55a15de58ba0;  alias, 1 drivers
v0x55a15d5f92f0_0 .net "q_bar", 0 0, L_0x55a15de58c10;  alias, 1 drivers
v0x55a15d5f93e0_0 .net "r", 0 0, L_0x55a15de58d10;  1 drivers
v0x55a15d5f9480_0 .net "s", 0 0, L_0x55a15de588c0;  alias, 1 drivers
S_0x55a15d5f8950 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d5f86b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de58ba0 .functor NOR 1, L_0x55a15de58ae0, L_0x55a15de58c10, C4<0>, C4<0>;
L_0x55a15de58c10 .functor NOR 1, L_0x55a15de589d0, L_0x55a15de58ba0, C4<0>, C4<0>;
v0x55a15d5f8be0_0 .net "q", 0 0, L_0x55a15de58ba0;  alias, 1 drivers
v0x55a15d5f8cc0_0 .net "q_bar", 0 0, L_0x55a15de58c10;  alias, 1 drivers
v0x55a15d5f8d80_0 .net "r", 0 0, L_0x55a15de58ae0;  alias, 1 drivers
v0x55a15d5f8e50_0 .net "s", 0 0, L_0x55a15de589d0;  alias, 1 drivers
S_0x55a15d5f9970 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d5f81c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de592b0 .functor NOT 1, L_0x55a15de58ba0, C4<0>, C4<0>, C4<0>;
v0x55a15d5faa40_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d5fab00_0 .net "d", 0 0, L_0x55a15de58ba0;  alias, 1 drivers
v0x55a15d5fac50_0 .net "q", 0 0, L_0x55a15de590c0;  alias, 1 drivers
v0x55a15d5facf0_0 .net "q_bar", 0 0, L_0x55a15de59130;  alias, 1 drivers
S_0x55a15d5f9bd0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d5f9970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de58e80 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de58ba0, C4<1>, C4<1>;
L_0x55a15de59000 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de592b0, C4<1>, C4<1>;
v0x55a15d5fa490_0 .net "a", 0 0, L_0x55a15de58e80;  1 drivers
v0x55a15d5fa550_0 .net "b", 0 0, L_0x55a15de59000;  1 drivers
v0x55a15d5fa620_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d5fa6f0_0 .net "q", 0 0, L_0x55a15de590c0;  alias, 1 drivers
v0x55a15d5fa7c0_0 .net "q_bar", 0 0, L_0x55a15de59130;  alias, 1 drivers
v0x55a15d5fa8b0_0 .net "r", 0 0, L_0x55a15de592b0;  1 drivers
v0x55a15d5fa950_0 .net "s", 0 0, L_0x55a15de58ba0;  alias, 1 drivers
S_0x55a15d5f9e20 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d5f9bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de590c0 .functor NOR 1, L_0x55a15de59000, L_0x55a15de59130, C4<0>, C4<0>;
L_0x55a15de59130 .functor NOR 1, L_0x55a15de58e80, L_0x55a15de590c0, C4<0>, C4<0>;
v0x55a15d5fa0b0_0 .net "q", 0 0, L_0x55a15de590c0;  alias, 1 drivers
v0x55a15d5fa190_0 .net "q_bar", 0 0, L_0x55a15de59130;  alias, 1 drivers
v0x55a15d5fa250_0 .net "r", 0 0, L_0x55a15de59000;  alias, 1 drivers
v0x55a15d5fa320_0 .net "s", 0 0, L_0x55a15de58e80;  alias, 1 drivers
S_0x55a15d5fb260 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d5f7f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de58720 .functor AND 1, L_0x55a15de58790, L_0x55a15de590c0, C4<1>, C4<1>;
L_0x55a15de58790 .functor NOT 1, L_0x55a15de58660, C4<0>, C4<0>, C4<0>;
L_0x55a15de58850 .functor AND 1, L_0x55a15de58660, L_0x55a15de71d30, C4<1>, C4<1>;
L_0x55a15de588c0 .functor OR 1, L_0x55a15de58850, L_0x55a15de58720, C4<0>, C4<0>;
v0x55a15d5fb4c0_0 .net *"_s1", 0 0, L_0x55a15de58790;  1 drivers
v0x55a15d5fb5a0_0 .net "in0", 0 0, L_0x55a15de590c0;  alias, 1 drivers
v0x55a15d5fb6f0_0 .net "in1", 0 0, L_0x55a15de71d30;  alias, 1 drivers
v0x55a15d5fb790_0 .net "out", 0 0, L_0x55a15de588c0;  alias, 1 drivers
v0x55a15d5fb830_0 .net "s0", 0 0, L_0x55a15de58660;  alias, 1 drivers
v0x55a15d5fb8d0_0 .net "w0", 0 0, L_0x55a15de58720;  1 drivers
v0x55a15d5fb990_0 .net "w1", 0 0, L_0x55a15de58850;  1 drivers
S_0x55a15d5fc050 .scope module, "obc[4]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de59320 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d5ffc20_0 .net "a", 0 0, L_0x55a15de59580;  1 drivers
v0x55a15d5ffd70_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d5ffe30_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d5fff60_0 .net "in", 0 0, L_0x55a15de71dd0;  1 drivers
v0x55a15d600000_0 .net "out", 0 0, L_0x55a15de59d80;  1 drivers
v0x55a15d6000a0_0 .net "rw", 0 0, L_0x55a15de59320;  1 drivers
v0x55a15d600140_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d5fc310 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d5fc050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de59a40 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d5fef70_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d5ff030_0 .net "d", 0 0, L_0x55a15de59580;  alias, 1 drivers
v0x55a15d5ff140_0 .net "q", 0 0, L_0x55a15de59d80;  alias, 1 drivers
v0x55a15d5ff1e0_0 .net "q0", 0 0, L_0x55a15de59860;  1 drivers
v0x55a15d5ff280_0 .net "q_bar", 0 0, L_0x55a15de59df0;  1 drivers
S_0x55a15d5fc570 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d5fc310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de599d0 .functor NOT 1, L_0x55a15de59580, C4<0>, C4<0>, C4<0>;
v0x55a15d5fd700_0 .net "clk", 0 0, L_0x55a15de59a40;  1 drivers
v0x55a15d5fd7c0_0 .net "d", 0 0, L_0x55a15de59580;  alias, 1 drivers
v0x55a15d5fd890_0 .net "q", 0 0, L_0x55a15de59860;  alias, 1 drivers
v0x55a15d5fd9b0_0 .net "q_bar", 0 0, L_0x55a15de598d0;  1 drivers
S_0x55a15d5fc800 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d5fc570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de59690 .functor AND 1, L_0x55a15de59a40, L_0x55a15de59580, C4<1>, C4<1>;
L_0x55a15de597a0 .functor AND 1, L_0x55a15de59a40, L_0x55a15de599d0, C4<1>, C4<1>;
v0x55a15d5fd110_0 .net "a", 0 0, L_0x55a15de59690;  1 drivers
v0x55a15d5fd1d0_0 .net "b", 0 0, L_0x55a15de597a0;  1 drivers
v0x55a15d5fd2a0_0 .net "en", 0 0, L_0x55a15de59a40;  alias, 1 drivers
v0x55a15d5fd370_0 .net "q", 0 0, L_0x55a15de59860;  alias, 1 drivers
v0x55a15d5fd440_0 .net "q_bar", 0 0, L_0x55a15de598d0;  alias, 1 drivers
v0x55a15d5fd530_0 .net "r", 0 0, L_0x55a15de599d0;  1 drivers
v0x55a15d5fd5d0_0 .net "s", 0 0, L_0x55a15de59580;  alias, 1 drivers
S_0x55a15d5fcaa0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d5fc800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de59860 .functor NOR 1, L_0x55a15de597a0, L_0x55a15de598d0, C4<0>, C4<0>;
L_0x55a15de598d0 .functor NOR 1, L_0x55a15de59690, L_0x55a15de59860, C4<0>, C4<0>;
v0x55a15d5fcd30_0 .net "q", 0 0, L_0x55a15de59860;  alias, 1 drivers
v0x55a15d5fce10_0 .net "q_bar", 0 0, L_0x55a15de598d0;  alias, 1 drivers
v0x55a15d5fced0_0 .net "r", 0 0, L_0x55a15de597a0;  alias, 1 drivers
v0x55a15d5fcfa0_0 .net "s", 0 0, L_0x55a15de59690;  alias, 1 drivers
S_0x55a15d5fdac0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d5fc310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de59f70 .functor NOT 1, L_0x55a15de59860, C4<0>, C4<0>, C4<0>;
v0x55a15d5feb90_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d5fec50_0 .net "d", 0 0, L_0x55a15de59860;  alias, 1 drivers
v0x55a15d5feda0_0 .net "q", 0 0, L_0x55a15de59d80;  alias, 1 drivers
v0x55a15d5fee40_0 .net "q_bar", 0 0, L_0x55a15de59df0;  alias, 1 drivers
S_0x55a15d5fdd20 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d5fdac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de59b40 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de59860, C4<1>, C4<1>;
L_0x55a15de59cc0 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de59f70, C4<1>, C4<1>;
v0x55a15d5fe5e0_0 .net "a", 0 0, L_0x55a15de59b40;  1 drivers
v0x55a15d5fe6a0_0 .net "b", 0 0, L_0x55a15de59cc0;  1 drivers
v0x55a15d5fe770_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d5fe840_0 .net "q", 0 0, L_0x55a15de59d80;  alias, 1 drivers
v0x55a15d5fe910_0 .net "q_bar", 0 0, L_0x55a15de59df0;  alias, 1 drivers
v0x55a15d5fea00_0 .net "r", 0 0, L_0x55a15de59f70;  1 drivers
v0x55a15d5feaa0_0 .net "s", 0 0, L_0x55a15de59860;  alias, 1 drivers
S_0x55a15d5fdf70 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d5fdd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de59d80 .functor NOR 1, L_0x55a15de59cc0, L_0x55a15de59df0, C4<0>, C4<0>;
L_0x55a15de59df0 .functor NOR 1, L_0x55a15de59b40, L_0x55a15de59d80, C4<0>, C4<0>;
v0x55a15d5fe200_0 .net "q", 0 0, L_0x55a15de59d80;  alias, 1 drivers
v0x55a15d5fe2e0_0 .net "q_bar", 0 0, L_0x55a15de59df0;  alias, 1 drivers
v0x55a15d5fe3a0_0 .net "r", 0 0, L_0x55a15de59cc0;  alias, 1 drivers
v0x55a15d5fe470_0 .net "s", 0 0, L_0x55a15de59b40;  alias, 1 drivers
S_0x55a15d5ff3b0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d5fc050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de593e0 .functor AND 1, L_0x55a15de59450, L_0x55a15de59d80, C4<1>, C4<1>;
L_0x55a15de59450 .functor NOT 1, L_0x55a15de59320, C4<0>, C4<0>, C4<0>;
L_0x55a15de59510 .functor AND 1, L_0x55a15de59320, L_0x55a15de71dd0, C4<1>, C4<1>;
L_0x55a15de59580 .functor OR 1, L_0x55a15de59510, L_0x55a15de593e0, C4<0>, C4<0>;
v0x55a15d5ff610_0 .net *"_s1", 0 0, L_0x55a15de59450;  1 drivers
v0x55a15d5ff6f0_0 .net "in0", 0 0, L_0x55a15de59d80;  alias, 1 drivers
v0x55a15d5ff840_0 .net "in1", 0 0, L_0x55a15de71dd0;  alias, 1 drivers
v0x55a15d5ff8e0_0 .net "out", 0 0, L_0x55a15de59580;  alias, 1 drivers
v0x55a15d5ff980_0 .net "s0", 0 0, L_0x55a15de59320;  alias, 1 drivers
v0x55a15d5ffa20_0 .net "w0", 0 0, L_0x55a15de593e0;  1 drivers
v0x55a15d5ffae0_0 .net "w1", 0 0, L_0x55a15de59510;  1 drivers
S_0x55a15d6002c0 .scope module, "obc[5]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de59fe0 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d603dd0_0 .net "a", 0 0, L_0x55a15de5a240;  1 drivers
v0x55a15d603f20_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d603fe0_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d604080_0 .net "in", 0 0, L_0x55a15de71fc0;  1 drivers
v0x55a15d604120_0 .net "out", 0 0, L_0x55a15de5aa40;  1 drivers
v0x55a15d6041c0_0 .net "rw", 0 0, L_0x55a15de59fe0;  1 drivers
v0x55a15d604260_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d6004e0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d6002c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5a700 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d603120_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d6031e0_0 .net "d", 0 0, L_0x55a15de5a240;  alias, 1 drivers
v0x55a15d6032f0_0 .net "q", 0 0, L_0x55a15de5aa40;  alias, 1 drivers
v0x55a15d603390_0 .net "q0", 0 0, L_0x55a15de5a520;  1 drivers
v0x55a15d603430_0 .net "q_bar", 0 0, L_0x55a15de5aab0;  1 drivers
S_0x55a15d600720 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d6004e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5a690 .functor NOT 1, L_0x55a15de5a240, C4<0>, C4<0>, C4<0>;
v0x55a15d6018b0_0 .net "clk", 0 0, L_0x55a15de5a700;  1 drivers
v0x55a15d601970_0 .net "d", 0 0, L_0x55a15de5a240;  alias, 1 drivers
v0x55a15d601a40_0 .net "q", 0 0, L_0x55a15de5a520;  alias, 1 drivers
v0x55a15d601b60_0 .net "q_bar", 0 0, L_0x55a15de5a590;  1 drivers
S_0x55a15d6009b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d600720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5a350 .functor AND 1, L_0x55a15de5a700, L_0x55a15de5a240, C4<1>, C4<1>;
L_0x55a15de5a460 .functor AND 1, L_0x55a15de5a700, L_0x55a15de5a690, C4<1>, C4<1>;
v0x55a15d6012c0_0 .net "a", 0 0, L_0x55a15de5a350;  1 drivers
v0x55a15d601380_0 .net "b", 0 0, L_0x55a15de5a460;  1 drivers
v0x55a15d601450_0 .net "en", 0 0, L_0x55a15de5a700;  alias, 1 drivers
v0x55a15d601520_0 .net "q", 0 0, L_0x55a15de5a520;  alias, 1 drivers
v0x55a15d6015f0_0 .net "q_bar", 0 0, L_0x55a15de5a590;  alias, 1 drivers
v0x55a15d6016e0_0 .net "r", 0 0, L_0x55a15de5a690;  1 drivers
v0x55a15d601780_0 .net "s", 0 0, L_0x55a15de5a240;  alias, 1 drivers
S_0x55a15d600c50 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d6009b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de5a520 .functor NOR 1, L_0x55a15de5a460, L_0x55a15de5a590, C4<0>, C4<0>;
L_0x55a15de5a590 .functor NOR 1, L_0x55a15de5a350, L_0x55a15de5a520, C4<0>, C4<0>;
v0x55a15d600ee0_0 .net "q", 0 0, L_0x55a15de5a520;  alias, 1 drivers
v0x55a15d600fc0_0 .net "q_bar", 0 0, L_0x55a15de5a590;  alias, 1 drivers
v0x55a15d601080_0 .net "r", 0 0, L_0x55a15de5a460;  alias, 1 drivers
v0x55a15d601150_0 .net "s", 0 0, L_0x55a15de5a350;  alias, 1 drivers
S_0x55a15d601c70 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d6004e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5ac30 .functor NOT 1, L_0x55a15de5a520, C4<0>, C4<0>, C4<0>;
v0x55a15d602d40_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d602e00_0 .net "d", 0 0, L_0x55a15de5a520;  alias, 1 drivers
v0x55a15d602f50_0 .net "q", 0 0, L_0x55a15de5aa40;  alias, 1 drivers
v0x55a15d602ff0_0 .net "q_bar", 0 0, L_0x55a15de5aab0;  alias, 1 drivers
S_0x55a15d601ed0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d601c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5a800 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de5a520, C4<1>, C4<1>;
L_0x55a15de5a980 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de5ac30, C4<1>, C4<1>;
v0x55a15d602790_0 .net "a", 0 0, L_0x55a15de5a800;  1 drivers
v0x55a15d602850_0 .net "b", 0 0, L_0x55a15de5a980;  1 drivers
v0x55a15d602920_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d6029f0_0 .net "q", 0 0, L_0x55a15de5aa40;  alias, 1 drivers
v0x55a15d602ac0_0 .net "q_bar", 0 0, L_0x55a15de5aab0;  alias, 1 drivers
v0x55a15d602bb0_0 .net "r", 0 0, L_0x55a15de5ac30;  1 drivers
v0x55a15d602c50_0 .net "s", 0 0, L_0x55a15de5a520;  alias, 1 drivers
S_0x55a15d602120 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d601ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de5aa40 .functor NOR 1, L_0x55a15de5a980, L_0x55a15de5aab0, C4<0>, C4<0>;
L_0x55a15de5aab0 .functor NOR 1, L_0x55a15de5a800, L_0x55a15de5aa40, C4<0>, C4<0>;
v0x55a15d6023b0_0 .net "q", 0 0, L_0x55a15de5aa40;  alias, 1 drivers
v0x55a15d602490_0 .net "q_bar", 0 0, L_0x55a15de5aab0;  alias, 1 drivers
v0x55a15d602550_0 .net "r", 0 0, L_0x55a15de5a980;  alias, 1 drivers
v0x55a15d602620_0 .net "s", 0 0, L_0x55a15de5a800;  alias, 1 drivers
S_0x55a15d603560 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d6002c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de5a0a0 .functor AND 1, L_0x55a15de5a110, L_0x55a15de5aa40, C4<1>, C4<1>;
L_0x55a15de5a110 .functor NOT 1, L_0x55a15de59fe0, C4<0>, C4<0>, C4<0>;
L_0x55a15de5a1d0 .functor AND 1, L_0x55a15de59fe0, L_0x55a15de71fc0, C4<1>, C4<1>;
L_0x55a15de5a240 .functor OR 1, L_0x55a15de5a1d0, L_0x55a15de5a0a0, C4<0>, C4<0>;
v0x55a15d6037c0_0 .net *"_s1", 0 0, L_0x55a15de5a110;  1 drivers
v0x55a15d6038a0_0 .net "in0", 0 0, L_0x55a15de5aa40;  alias, 1 drivers
v0x55a15d6039f0_0 .net "in1", 0 0, L_0x55a15de71fc0;  alias, 1 drivers
v0x55a15d603a90_0 .net "out", 0 0, L_0x55a15de5a240;  alias, 1 drivers
v0x55a15d603b30_0 .net "s0", 0 0, L_0x55a15de59fe0;  alias, 1 drivers
v0x55a15d603bd0_0 .net "w0", 0 0, L_0x55a15de5a0a0;  1 drivers
v0x55a15d603c90_0 .net "w1", 0 0, L_0x55a15de5a1d0;  1 drivers
S_0x55a15d604350 .scope module, "obc[6]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5aca0 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d607f00_0 .net "a", 0 0, L_0x55a15de5af00;  1 drivers
v0x55a15d608050_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d608110_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d6081b0_0 .net "in", 0 0, L_0x55a15de72060;  1 drivers
v0x55a15d608250_0 .net "out", 0 0, L_0x55a15de5b700;  1 drivers
v0x55a15d6082f0_0 .net "rw", 0 0, L_0x55a15de5aca0;  1 drivers
v0x55a15d608390_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d6045c0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d604350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5b3c0 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d607250_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d607310_0 .net "d", 0 0, L_0x55a15de5af00;  alias, 1 drivers
v0x55a15d607420_0 .net "q", 0 0, L_0x55a15de5b700;  alias, 1 drivers
v0x55a15d6074c0_0 .net "q0", 0 0, L_0x55a15de5b1e0;  1 drivers
v0x55a15d607560_0 .net "q_bar", 0 0, L_0x55a15de5b770;  1 drivers
S_0x55a15d604850 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d6045c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5b350 .functor NOT 1, L_0x55a15de5af00, C4<0>, C4<0>, C4<0>;
v0x55a15d6059e0_0 .net "clk", 0 0, L_0x55a15de5b3c0;  1 drivers
v0x55a15d605aa0_0 .net "d", 0 0, L_0x55a15de5af00;  alias, 1 drivers
v0x55a15d605b70_0 .net "q", 0 0, L_0x55a15de5b1e0;  alias, 1 drivers
v0x55a15d605c90_0 .net "q_bar", 0 0, L_0x55a15de5b250;  1 drivers
S_0x55a15d604ae0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d604850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5b010 .functor AND 1, L_0x55a15de5b3c0, L_0x55a15de5af00, C4<1>, C4<1>;
L_0x55a15de5b120 .functor AND 1, L_0x55a15de5b3c0, L_0x55a15de5b350, C4<1>, C4<1>;
v0x55a15d6053f0_0 .net "a", 0 0, L_0x55a15de5b010;  1 drivers
v0x55a15d6054b0_0 .net "b", 0 0, L_0x55a15de5b120;  1 drivers
v0x55a15d605580_0 .net "en", 0 0, L_0x55a15de5b3c0;  alias, 1 drivers
v0x55a15d605650_0 .net "q", 0 0, L_0x55a15de5b1e0;  alias, 1 drivers
v0x55a15d605720_0 .net "q_bar", 0 0, L_0x55a15de5b250;  alias, 1 drivers
v0x55a15d605810_0 .net "r", 0 0, L_0x55a15de5b350;  1 drivers
v0x55a15d6058b0_0 .net "s", 0 0, L_0x55a15de5af00;  alias, 1 drivers
S_0x55a15d604d80 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d604ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de5b1e0 .functor NOR 1, L_0x55a15de5b120, L_0x55a15de5b250, C4<0>, C4<0>;
L_0x55a15de5b250 .functor NOR 1, L_0x55a15de5b010, L_0x55a15de5b1e0, C4<0>, C4<0>;
v0x55a15d605010_0 .net "q", 0 0, L_0x55a15de5b1e0;  alias, 1 drivers
v0x55a15d6050f0_0 .net "q_bar", 0 0, L_0x55a15de5b250;  alias, 1 drivers
v0x55a15d6051b0_0 .net "r", 0 0, L_0x55a15de5b120;  alias, 1 drivers
v0x55a15d605280_0 .net "s", 0 0, L_0x55a15de5b010;  alias, 1 drivers
S_0x55a15d605da0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d6045c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5b8f0 .functor NOT 1, L_0x55a15de5b1e0, C4<0>, C4<0>, C4<0>;
v0x55a15d606e70_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d606f30_0 .net "d", 0 0, L_0x55a15de5b1e0;  alias, 1 drivers
v0x55a15d607080_0 .net "q", 0 0, L_0x55a15de5b700;  alias, 1 drivers
v0x55a15d607120_0 .net "q_bar", 0 0, L_0x55a15de5b770;  alias, 1 drivers
S_0x55a15d606000 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d605da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5b4c0 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de5b1e0, C4<1>, C4<1>;
L_0x55a15de5b640 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de5b8f0, C4<1>, C4<1>;
v0x55a15d6068c0_0 .net "a", 0 0, L_0x55a15de5b4c0;  1 drivers
v0x55a15d606980_0 .net "b", 0 0, L_0x55a15de5b640;  1 drivers
v0x55a15d606a50_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d606b20_0 .net "q", 0 0, L_0x55a15de5b700;  alias, 1 drivers
v0x55a15d606bf0_0 .net "q_bar", 0 0, L_0x55a15de5b770;  alias, 1 drivers
v0x55a15d606ce0_0 .net "r", 0 0, L_0x55a15de5b8f0;  1 drivers
v0x55a15d606d80_0 .net "s", 0 0, L_0x55a15de5b1e0;  alias, 1 drivers
S_0x55a15d606250 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d606000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de5b700 .functor NOR 1, L_0x55a15de5b640, L_0x55a15de5b770, C4<0>, C4<0>;
L_0x55a15de5b770 .functor NOR 1, L_0x55a15de5b4c0, L_0x55a15de5b700, C4<0>, C4<0>;
v0x55a15d6064e0_0 .net "q", 0 0, L_0x55a15de5b700;  alias, 1 drivers
v0x55a15d6065c0_0 .net "q_bar", 0 0, L_0x55a15de5b770;  alias, 1 drivers
v0x55a15d606680_0 .net "r", 0 0, L_0x55a15de5b640;  alias, 1 drivers
v0x55a15d606750_0 .net "s", 0 0, L_0x55a15de5b4c0;  alias, 1 drivers
S_0x55a15d607690 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d604350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de5ad60 .functor AND 1, L_0x55a15de5add0, L_0x55a15de5b700, C4<1>, C4<1>;
L_0x55a15de5add0 .functor NOT 1, L_0x55a15de5aca0, C4<0>, C4<0>, C4<0>;
L_0x55a15de5ae90 .functor AND 1, L_0x55a15de5aca0, L_0x55a15de72060, C4<1>, C4<1>;
L_0x55a15de5af00 .functor OR 1, L_0x55a15de5ae90, L_0x55a15de5ad60, C4<0>, C4<0>;
v0x55a15d6078f0_0 .net *"_s1", 0 0, L_0x55a15de5add0;  1 drivers
v0x55a15d6079d0_0 .net "in0", 0 0, L_0x55a15de5b700;  alias, 1 drivers
v0x55a15d607b20_0 .net "in1", 0 0, L_0x55a15de72060;  alias, 1 drivers
v0x55a15d607bc0_0 .net "out", 0 0, L_0x55a15de5af00;  alias, 1 drivers
v0x55a15d607c60_0 .net "s0", 0 0, L_0x55a15de5aca0;  alias, 1 drivers
v0x55a15d607d00_0 .net "w0", 0 0, L_0x55a15de5ad60;  1 drivers
v0x55a15d607dc0_0 .net "w1", 0 0, L_0x55a15de5ae90;  1 drivers
S_0x55a15d608480 .scope module, "obc[7]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5b960 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d60c030_0 .net "a", 0 0, L_0x55a15de5bbc0;  1 drivers
v0x55a15d60c180_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d60c240_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d60c2e0_0 .net "in", 0 0, L_0x55a15de72150;  1 drivers
v0x55a15d60c380_0 .net "out", 0 0, L_0x55a15de5c3c0;  1 drivers
v0x55a15d60c420_0 .net "rw", 0 0, L_0x55a15de5b960;  1 drivers
v0x55a15d60c4c0_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d6086f0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d608480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5c080 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d60b380_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d60b440_0 .net "d", 0 0, L_0x55a15de5bbc0;  alias, 1 drivers
v0x55a15d60b550_0 .net "q", 0 0, L_0x55a15de5c3c0;  alias, 1 drivers
v0x55a15d60b5f0_0 .net "q0", 0 0, L_0x55a15de5bea0;  1 drivers
v0x55a15d60b690_0 .net "q_bar", 0 0, L_0x55a15de5c430;  1 drivers
S_0x55a15d608980 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d6086f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5c010 .functor NOT 1, L_0x55a15de5bbc0, C4<0>, C4<0>, C4<0>;
v0x55a15d609b10_0 .net "clk", 0 0, L_0x55a15de5c080;  1 drivers
v0x55a15d609bd0_0 .net "d", 0 0, L_0x55a15de5bbc0;  alias, 1 drivers
v0x55a15d609ca0_0 .net "q", 0 0, L_0x55a15de5bea0;  alias, 1 drivers
v0x55a15d609dc0_0 .net "q_bar", 0 0, L_0x55a15de5bf10;  1 drivers
S_0x55a15d608c10 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d608980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5bcd0 .functor AND 1, L_0x55a15de5c080, L_0x55a15de5bbc0, C4<1>, C4<1>;
L_0x55a15de5bde0 .functor AND 1, L_0x55a15de5c080, L_0x55a15de5c010, C4<1>, C4<1>;
v0x55a15d609520_0 .net "a", 0 0, L_0x55a15de5bcd0;  1 drivers
v0x55a15d6095e0_0 .net "b", 0 0, L_0x55a15de5bde0;  1 drivers
v0x55a15d6096b0_0 .net "en", 0 0, L_0x55a15de5c080;  alias, 1 drivers
v0x55a15d609780_0 .net "q", 0 0, L_0x55a15de5bea0;  alias, 1 drivers
v0x55a15d609850_0 .net "q_bar", 0 0, L_0x55a15de5bf10;  alias, 1 drivers
v0x55a15d609940_0 .net "r", 0 0, L_0x55a15de5c010;  1 drivers
v0x55a15d6099e0_0 .net "s", 0 0, L_0x55a15de5bbc0;  alias, 1 drivers
S_0x55a15d608eb0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d608c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de5bea0 .functor NOR 1, L_0x55a15de5bde0, L_0x55a15de5bf10, C4<0>, C4<0>;
L_0x55a15de5bf10 .functor NOR 1, L_0x55a15de5bcd0, L_0x55a15de5bea0, C4<0>, C4<0>;
v0x55a15d609140_0 .net "q", 0 0, L_0x55a15de5bea0;  alias, 1 drivers
v0x55a15d609220_0 .net "q_bar", 0 0, L_0x55a15de5bf10;  alias, 1 drivers
v0x55a15d6092e0_0 .net "r", 0 0, L_0x55a15de5bde0;  alias, 1 drivers
v0x55a15d6093b0_0 .net "s", 0 0, L_0x55a15de5bcd0;  alias, 1 drivers
S_0x55a15d609ed0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d6086f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5c5b0 .functor NOT 1, L_0x55a15de5bea0, C4<0>, C4<0>, C4<0>;
v0x55a15d60afa0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d60b060_0 .net "d", 0 0, L_0x55a15de5bea0;  alias, 1 drivers
v0x55a15d60b1b0_0 .net "q", 0 0, L_0x55a15de5c3c0;  alias, 1 drivers
v0x55a15d60b250_0 .net "q_bar", 0 0, L_0x55a15de5c430;  alias, 1 drivers
S_0x55a15d60a130 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d609ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5c180 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de5bea0, C4<1>, C4<1>;
L_0x55a15de5c300 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de5c5b0, C4<1>, C4<1>;
v0x55a15d60a9f0_0 .net "a", 0 0, L_0x55a15de5c180;  1 drivers
v0x55a15d60aab0_0 .net "b", 0 0, L_0x55a15de5c300;  1 drivers
v0x55a15d60ab80_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d60ac50_0 .net "q", 0 0, L_0x55a15de5c3c0;  alias, 1 drivers
v0x55a15d60ad20_0 .net "q_bar", 0 0, L_0x55a15de5c430;  alias, 1 drivers
v0x55a15d60ae10_0 .net "r", 0 0, L_0x55a15de5c5b0;  1 drivers
v0x55a15d60aeb0_0 .net "s", 0 0, L_0x55a15de5bea0;  alias, 1 drivers
S_0x55a15d60a380 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d60a130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de5c3c0 .functor NOR 1, L_0x55a15de5c300, L_0x55a15de5c430, C4<0>, C4<0>;
L_0x55a15de5c430 .functor NOR 1, L_0x55a15de5c180, L_0x55a15de5c3c0, C4<0>, C4<0>;
v0x55a15d60a610_0 .net "q", 0 0, L_0x55a15de5c3c0;  alias, 1 drivers
v0x55a15d60a6f0_0 .net "q_bar", 0 0, L_0x55a15de5c430;  alias, 1 drivers
v0x55a15d60a7b0_0 .net "r", 0 0, L_0x55a15de5c300;  alias, 1 drivers
v0x55a15d60a880_0 .net "s", 0 0, L_0x55a15de5c180;  alias, 1 drivers
S_0x55a15d60b7c0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d608480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de5ba20 .functor AND 1, L_0x55a15de5ba90, L_0x55a15de5c3c0, C4<1>, C4<1>;
L_0x55a15de5ba90 .functor NOT 1, L_0x55a15de5b960, C4<0>, C4<0>, C4<0>;
L_0x55a15de5bb50 .functor AND 1, L_0x55a15de5b960, L_0x55a15de72150, C4<1>, C4<1>;
L_0x55a15de5bbc0 .functor OR 1, L_0x55a15de5bb50, L_0x55a15de5ba20, C4<0>, C4<0>;
v0x55a15d60ba20_0 .net *"_s1", 0 0, L_0x55a15de5ba90;  1 drivers
v0x55a15d60bb00_0 .net "in0", 0 0, L_0x55a15de5c3c0;  alias, 1 drivers
v0x55a15d60bc50_0 .net "in1", 0 0, L_0x55a15de72150;  alias, 1 drivers
v0x55a15d60bcf0_0 .net "out", 0 0, L_0x55a15de5bbc0;  alias, 1 drivers
v0x55a15d60bd90_0 .net "s0", 0 0, L_0x55a15de5b960;  alias, 1 drivers
v0x55a15d60be30_0 .net "w0", 0 0, L_0x55a15de5ba20;  1 drivers
v0x55a15d60bef0_0 .net "w1", 0 0, L_0x55a15de5bb50;  1 drivers
S_0x55a15d60c5b0 .scope module, "obc[8]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5c620 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d6105b0_0 .net "a", 0 0, L_0x55a15de5c880;  1 drivers
v0x55a15d610700_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d6107c0_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d610860_0 .net "in", 0 0, L_0x55a15de721f0;  1 drivers
v0x55a15d610900_0 .net "out", 0 0, L_0x55a15de5d080;  1 drivers
v0x55a15d6109a0_0 .net "rw", 0 0, L_0x55a15de5c620;  1 drivers
v0x55a15d610a40_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d60c8b0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d60c5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5cd40 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d60f900_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d60f9c0_0 .net "d", 0 0, L_0x55a15de5c880;  alias, 1 drivers
v0x55a15d60fad0_0 .net "q", 0 0, L_0x55a15de5d080;  alias, 1 drivers
v0x55a15d60fb70_0 .net "q0", 0 0, L_0x55a15de5cb60;  1 drivers
v0x55a15d60fc10_0 .net "q_bar", 0 0, L_0x55a15de5d0f0;  1 drivers
S_0x55a15d60caf0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d60c8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5ccd0 .functor NOT 1, L_0x55a15de5c880, C4<0>, C4<0>, C4<0>;
v0x55a15d60dc80_0 .net "clk", 0 0, L_0x55a15de5cd40;  1 drivers
v0x55a15d60dd40_0 .net "d", 0 0, L_0x55a15de5c880;  alias, 1 drivers
v0x55a15d60de10_0 .net "q", 0 0, L_0x55a15de5cb60;  alias, 1 drivers
v0x55a15d60df30_0 .net "q_bar", 0 0, L_0x55a15de5cbd0;  1 drivers
S_0x55a15d60cd80 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d60caf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5c990 .functor AND 1, L_0x55a15de5cd40, L_0x55a15de5c880, C4<1>, C4<1>;
L_0x55a15de5caa0 .functor AND 1, L_0x55a15de5cd40, L_0x55a15de5ccd0, C4<1>, C4<1>;
v0x55a15d60d690_0 .net "a", 0 0, L_0x55a15de5c990;  1 drivers
v0x55a15d60d750_0 .net "b", 0 0, L_0x55a15de5caa0;  1 drivers
v0x55a15d60d820_0 .net "en", 0 0, L_0x55a15de5cd40;  alias, 1 drivers
v0x55a15d60d8f0_0 .net "q", 0 0, L_0x55a15de5cb60;  alias, 1 drivers
v0x55a15d60d9c0_0 .net "q_bar", 0 0, L_0x55a15de5cbd0;  alias, 1 drivers
v0x55a15d60dab0_0 .net "r", 0 0, L_0x55a15de5ccd0;  1 drivers
v0x55a15d60db50_0 .net "s", 0 0, L_0x55a15de5c880;  alias, 1 drivers
S_0x55a15d60d020 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d60cd80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de5cb60 .functor NOR 1, L_0x55a15de5caa0, L_0x55a15de5cbd0, C4<0>, C4<0>;
L_0x55a15de5cbd0 .functor NOR 1, L_0x55a15de5c990, L_0x55a15de5cb60, C4<0>, C4<0>;
v0x55a15d60d2b0_0 .net "q", 0 0, L_0x55a15de5cb60;  alias, 1 drivers
v0x55a15d60d390_0 .net "q_bar", 0 0, L_0x55a15de5cbd0;  alias, 1 drivers
v0x55a15d60d450_0 .net "r", 0 0, L_0x55a15de5caa0;  alias, 1 drivers
v0x55a15d60d520_0 .net "s", 0 0, L_0x55a15de5c990;  alias, 1 drivers
S_0x55a15d60e040 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d60c8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5d270 .functor NOT 1, L_0x55a15de5cb60, C4<0>, C4<0>, C4<0>;
v0x55a15d60f520_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d60f5e0_0 .net "d", 0 0, L_0x55a15de5cb60;  alias, 1 drivers
v0x55a15d60f730_0 .net "q", 0 0, L_0x55a15de5d080;  alias, 1 drivers
v0x55a15d60f7d0_0 .net "q_bar", 0 0, L_0x55a15de5d0f0;  alias, 1 drivers
S_0x55a15d60e2a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d60e040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5ce40 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de5cb60, C4<1>, C4<1>;
L_0x55a15de5cfc0 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de5d270, C4<1>, C4<1>;
v0x55a15d60eb60_0 .net "a", 0 0, L_0x55a15de5ce40;  1 drivers
v0x55a15d60ec20_0 .net "b", 0 0, L_0x55a15de5cfc0;  1 drivers
v0x55a15d60ecf0_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d60f1d0_0 .net "q", 0 0, L_0x55a15de5d080;  alias, 1 drivers
v0x55a15d60f2a0_0 .net "q_bar", 0 0, L_0x55a15de5d0f0;  alias, 1 drivers
v0x55a15d60f390_0 .net "r", 0 0, L_0x55a15de5d270;  1 drivers
v0x55a15d60f430_0 .net "s", 0 0, L_0x55a15de5cb60;  alias, 1 drivers
S_0x55a15d60e4f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d60e2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de5d080 .functor NOR 1, L_0x55a15de5cfc0, L_0x55a15de5d0f0, C4<0>, C4<0>;
L_0x55a15de5d0f0 .functor NOR 1, L_0x55a15de5ce40, L_0x55a15de5d080, C4<0>, C4<0>;
v0x55a15d60e780_0 .net "q", 0 0, L_0x55a15de5d080;  alias, 1 drivers
v0x55a15d60e860_0 .net "q_bar", 0 0, L_0x55a15de5d0f0;  alias, 1 drivers
v0x55a15d60e920_0 .net "r", 0 0, L_0x55a15de5cfc0;  alias, 1 drivers
v0x55a15d60e9f0_0 .net "s", 0 0, L_0x55a15de5ce40;  alias, 1 drivers
S_0x55a15d60fd40 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d60c5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de5c6e0 .functor AND 1, L_0x55a15de5c750, L_0x55a15de5d080, C4<1>, C4<1>;
L_0x55a15de5c750 .functor NOT 1, L_0x55a15de5c620, C4<0>, C4<0>, C4<0>;
L_0x55a15de5c810 .functor AND 1, L_0x55a15de5c620, L_0x55a15de721f0, C4<1>, C4<1>;
L_0x55a15de5c880 .functor OR 1, L_0x55a15de5c810, L_0x55a15de5c6e0, C4<0>, C4<0>;
v0x55a15d60ffa0_0 .net *"_s1", 0 0, L_0x55a15de5c750;  1 drivers
v0x55a15d610080_0 .net "in0", 0 0, L_0x55a15de5d080;  alias, 1 drivers
v0x55a15d6101d0_0 .net "in1", 0 0, L_0x55a15de721f0;  alias, 1 drivers
v0x55a15d610270_0 .net "out", 0 0, L_0x55a15de5c880;  alias, 1 drivers
v0x55a15d610310_0 .net "s0", 0 0, L_0x55a15de5c620;  alias, 1 drivers
v0x55a15d6103b0_0 .net "w0", 0 0, L_0x55a15de5c6e0;  1 drivers
v0x55a15d610470_0 .net "w1", 0 0, L_0x55a15de5c810;  1 drivers
S_0x55a15d610c40 .scope module, "obc[9]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5d2e0 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d6146d0_0 .net "a", 0 0, L_0x55a15de5d540;  1 drivers
v0x55a15d614820_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d6148e0_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d614980_0 .net "in", 0 0, L_0x55a15de722f0;  1 drivers
v0x55a15d614a20_0 .net "out", 0 0, L_0x55a15de5dd40;  1 drivers
v0x55a15d614ac0_0 .net "rw", 0 0, L_0x55a15de5d2e0;  1 drivers
v0x55a15d614b60_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d610eb0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d610c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5da00 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d613ab0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d613b70_0 .net "d", 0 0, L_0x55a15de5d540;  alias, 1 drivers
v0x55a15d613c80_0 .net "q", 0 0, L_0x55a15de5dd40;  alias, 1 drivers
v0x55a15d613d20_0 .net "q0", 0 0, L_0x55a15de5d820;  1 drivers
v0x55a15d613dc0_0 .net "q_bar", 0 0, L_0x55a15de5ddb0;  1 drivers
S_0x55a15d611140 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d610eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5d990 .functor NOT 1, L_0x55a15de5d540, C4<0>, C4<0>, C4<0>;
v0x55a15d6122d0_0 .net "clk", 0 0, L_0x55a15de5da00;  1 drivers
v0x55a15d612390_0 .net "d", 0 0, L_0x55a15de5d540;  alias, 1 drivers
v0x55a15d612460_0 .net "q", 0 0, L_0x55a15de5d820;  alias, 1 drivers
v0x55a15d612580_0 .net "q_bar", 0 0, L_0x55a15de5d890;  1 drivers
S_0x55a15d6113d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d611140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5d650 .functor AND 1, L_0x55a15de5da00, L_0x55a15de5d540, C4<1>, C4<1>;
L_0x55a15de5d760 .functor AND 1, L_0x55a15de5da00, L_0x55a15de5d990, C4<1>, C4<1>;
v0x55a15d611ce0_0 .net "a", 0 0, L_0x55a15de5d650;  1 drivers
v0x55a15d611da0_0 .net "b", 0 0, L_0x55a15de5d760;  1 drivers
v0x55a15d611e70_0 .net "en", 0 0, L_0x55a15de5da00;  alias, 1 drivers
v0x55a15d611f40_0 .net "q", 0 0, L_0x55a15de5d820;  alias, 1 drivers
v0x55a15d612010_0 .net "q_bar", 0 0, L_0x55a15de5d890;  alias, 1 drivers
v0x55a15d612100_0 .net "r", 0 0, L_0x55a15de5d990;  1 drivers
v0x55a15d6121a0_0 .net "s", 0 0, L_0x55a15de5d540;  alias, 1 drivers
S_0x55a15d611670 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d6113d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de5d820 .functor NOR 1, L_0x55a15de5d760, L_0x55a15de5d890, C4<0>, C4<0>;
L_0x55a15de5d890 .functor NOR 1, L_0x55a15de5d650, L_0x55a15de5d820, C4<0>, C4<0>;
v0x55a15d611900_0 .net "q", 0 0, L_0x55a15de5d820;  alias, 1 drivers
v0x55a15d6119e0_0 .net "q_bar", 0 0, L_0x55a15de5d890;  alias, 1 drivers
v0x55a15d611aa0_0 .net "r", 0 0, L_0x55a15de5d760;  alias, 1 drivers
v0x55a15d611b70_0 .net "s", 0 0, L_0x55a15de5d650;  alias, 1 drivers
S_0x55a15d612690 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d610eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5df30 .functor NOT 1, L_0x55a15de5d820, C4<0>, C4<0>, C4<0>;
v0x55a15d613760_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d613820_0 .net "d", 0 0, L_0x55a15de5d820;  alias, 1 drivers
v0x55a15d6138e0_0 .net "q", 0 0, L_0x55a15de5dd40;  alias, 1 drivers
v0x55a15d613980_0 .net "q_bar", 0 0, L_0x55a15de5ddb0;  alias, 1 drivers
S_0x55a15d6128f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d612690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5db00 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de5d820, C4<1>, C4<1>;
L_0x55a15de5dc80 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de5df30, C4<1>, C4<1>;
v0x55a15d6131b0_0 .net "a", 0 0, L_0x55a15de5db00;  1 drivers
v0x55a15d613270_0 .net "b", 0 0, L_0x55a15de5dc80;  1 drivers
v0x55a15d613340_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d613410_0 .net "q", 0 0, L_0x55a15de5dd40;  alias, 1 drivers
v0x55a15d6134e0_0 .net "q_bar", 0 0, L_0x55a15de5ddb0;  alias, 1 drivers
v0x55a15d6135d0_0 .net "r", 0 0, L_0x55a15de5df30;  1 drivers
v0x55a15d613670_0 .net "s", 0 0, L_0x55a15de5d820;  alias, 1 drivers
S_0x55a15d612b40 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d6128f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de5dd40 .functor NOR 1, L_0x55a15de5dc80, L_0x55a15de5ddb0, C4<0>, C4<0>;
L_0x55a15de5ddb0 .functor NOR 1, L_0x55a15de5db00, L_0x55a15de5dd40, C4<0>, C4<0>;
v0x55a15d612dd0_0 .net "q", 0 0, L_0x55a15de5dd40;  alias, 1 drivers
v0x55a15d612eb0_0 .net "q_bar", 0 0, L_0x55a15de5ddb0;  alias, 1 drivers
v0x55a15d612f70_0 .net "r", 0 0, L_0x55a15de5dc80;  alias, 1 drivers
v0x55a15d613040_0 .net "s", 0 0, L_0x55a15de5db00;  alias, 1 drivers
S_0x55a15d613ef0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d610c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de5d3a0 .functor AND 1, L_0x55a15de5d410, L_0x55a15de5dd40, C4<1>, C4<1>;
L_0x55a15de5d410 .functor NOT 1, L_0x55a15de5d2e0, C4<0>, C4<0>, C4<0>;
L_0x55a15de5d4d0 .functor AND 1, L_0x55a15de5d2e0, L_0x55a15de722f0, C4<1>, C4<1>;
L_0x55a15de5d540 .functor OR 1, L_0x55a15de5d4d0, L_0x55a15de5d3a0, C4<0>, C4<0>;
v0x55a15d614150_0 .net *"_s1", 0 0, L_0x55a15de5d410;  1 drivers
v0x55a15d614230_0 .net "in0", 0 0, L_0x55a15de5dd40;  alias, 1 drivers
v0x55a15d6142f0_0 .net "in1", 0 0, L_0x55a15de722f0;  alias, 1 drivers
v0x55a15d614390_0 .net "out", 0 0, L_0x55a15de5d540;  alias, 1 drivers
v0x55a15d614430_0 .net "s0", 0 0, L_0x55a15de5d2e0;  alias, 1 drivers
v0x55a15d6144d0_0 .net "w0", 0 0, L_0x55a15de5d3a0;  1 drivers
v0x55a15d614590_0 .net "w1", 0 0, L_0x55a15de5d4d0;  1 drivers
S_0x55a15d614c50 .scope module, "obc[10]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5dfa0 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d618800_0 .net "a", 0 0, L_0x55a15de5e200;  1 drivers
v0x55a15d618950_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d618a10_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d618ab0_0 .net "in", 0 0, L_0x55a15de72390;  1 drivers
v0x55a15d618b50_0 .net "out", 0 0, L_0x55a15de5ea00;  1 drivers
v0x55a15d618bf0_0 .net "rw", 0 0, L_0x55a15de5dfa0;  1 drivers
v0x55a15d618c90_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d614ec0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d614c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5e6c0 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d617b50_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d617c10_0 .net "d", 0 0, L_0x55a15de5e200;  alias, 1 drivers
v0x55a15d617d20_0 .net "q", 0 0, L_0x55a15de5ea00;  alias, 1 drivers
v0x55a15d617dc0_0 .net "q0", 0 0, L_0x55a15de5e4e0;  1 drivers
v0x55a15d617e60_0 .net "q_bar", 0 0, L_0x55a15de5ea70;  1 drivers
S_0x55a15d615150 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d614ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5e650 .functor NOT 1, L_0x55a15de5e200, C4<0>, C4<0>, C4<0>;
v0x55a15d6162e0_0 .net "clk", 0 0, L_0x55a15de5e6c0;  1 drivers
v0x55a15d6163a0_0 .net "d", 0 0, L_0x55a15de5e200;  alias, 1 drivers
v0x55a15d616470_0 .net "q", 0 0, L_0x55a15de5e4e0;  alias, 1 drivers
v0x55a15d616590_0 .net "q_bar", 0 0, L_0x55a15de5e550;  1 drivers
S_0x55a15d6153e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d615150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5e310 .functor AND 1, L_0x55a15de5e6c0, L_0x55a15de5e200, C4<1>, C4<1>;
L_0x55a15de5e420 .functor AND 1, L_0x55a15de5e6c0, L_0x55a15de5e650, C4<1>, C4<1>;
v0x55a15d615cf0_0 .net "a", 0 0, L_0x55a15de5e310;  1 drivers
v0x55a15d615db0_0 .net "b", 0 0, L_0x55a15de5e420;  1 drivers
v0x55a15d615e80_0 .net "en", 0 0, L_0x55a15de5e6c0;  alias, 1 drivers
v0x55a15d615f50_0 .net "q", 0 0, L_0x55a15de5e4e0;  alias, 1 drivers
v0x55a15d616020_0 .net "q_bar", 0 0, L_0x55a15de5e550;  alias, 1 drivers
v0x55a15d616110_0 .net "r", 0 0, L_0x55a15de5e650;  1 drivers
v0x55a15d6161b0_0 .net "s", 0 0, L_0x55a15de5e200;  alias, 1 drivers
S_0x55a15d615680 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d6153e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de5e4e0 .functor NOR 1, L_0x55a15de5e420, L_0x55a15de5e550, C4<0>, C4<0>;
L_0x55a15de5e550 .functor NOR 1, L_0x55a15de5e310, L_0x55a15de5e4e0, C4<0>, C4<0>;
v0x55a15d615910_0 .net "q", 0 0, L_0x55a15de5e4e0;  alias, 1 drivers
v0x55a15d6159f0_0 .net "q_bar", 0 0, L_0x55a15de5e550;  alias, 1 drivers
v0x55a15d615ab0_0 .net "r", 0 0, L_0x55a15de5e420;  alias, 1 drivers
v0x55a15d615b80_0 .net "s", 0 0, L_0x55a15de5e310;  alias, 1 drivers
S_0x55a15d6166a0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d614ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5ebf0 .functor NOT 1, L_0x55a15de5e4e0, C4<0>, C4<0>, C4<0>;
v0x55a15d617770_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d617830_0 .net "d", 0 0, L_0x55a15de5e4e0;  alias, 1 drivers
v0x55a15d617980_0 .net "q", 0 0, L_0x55a15de5ea00;  alias, 1 drivers
v0x55a15d617a20_0 .net "q_bar", 0 0, L_0x55a15de5ea70;  alias, 1 drivers
S_0x55a15d616900 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d6166a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5e7c0 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de5e4e0, C4<1>, C4<1>;
L_0x55a15de5e940 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de5ebf0, C4<1>, C4<1>;
v0x55a15d6171c0_0 .net "a", 0 0, L_0x55a15de5e7c0;  1 drivers
v0x55a15d617280_0 .net "b", 0 0, L_0x55a15de5e940;  1 drivers
v0x55a15d617350_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d617420_0 .net "q", 0 0, L_0x55a15de5ea00;  alias, 1 drivers
v0x55a15d6174f0_0 .net "q_bar", 0 0, L_0x55a15de5ea70;  alias, 1 drivers
v0x55a15d6175e0_0 .net "r", 0 0, L_0x55a15de5ebf0;  1 drivers
v0x55a15d617680_0 .net "s", 0 0, L_0x55a15de5e4e0;  alias, 1 drivers
S_0x55a15d616b50 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d616900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de5ea00 .functor NOR 1, L_0x55a15de5e940, L_0x55a15de5ea70, C4<0>, C4<0>;
L_0x55a15de5ea70 .functor NOR 1, L_0x55a15de5e7c0, L_0x55a15de5ea00, C4<0>, C4<0>;
v0x55a15d616de0_0 .net "q", 0 0, L_0x55a15de5ea00;  alias, 1 drivers
v0x55a15d616ec0_0 .net "q_bar", 0 0, L_0x55a15de5ea70;  alias, 1 drivers
v0x55a15d616f80_0 .net "r", 0 0, L_0x55a15de5e940;  alias, 1 drivers
v0x55a15d617050_0 .net "s", 0 0, L_0x55a15de5e7c0;  alias, 1 drivers
S_0x55a15d617f90 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d614c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de5e060 .functor AND 1, L_0x55a15de5e0d0, L_0x55a15de5ea00, C4<1>, C4<1>;
L_0x55a15de5e0d0 .functor NOT 1, L_0x55a15de5dfa0, C4<0>, C4<0>, C4<0>;
L_0x55a15de5e190 .functor AND 1, L_0x55a15de5dfa0, L_0x55a15de72390, C4<1>, C4<1>;
L_0x55a15de5e200 .functor OR 1, L_0x55a15de5e190, L_0x55a15de5e060, C4<0>, C4<0>;
v0x55a15d6181f0_0 .net *"_s1", 0 0, L_0x55a15de5e0d0;  1 drivers
v0x55a15d6182d0_0 .net "in0", 0 0, L_0x55a15de5ea00;  alias, 1 drivers
v0x55a15d618420_0 .net "in1", 0 0, L_0x55a15de72390;  alias, 1 drivers
v0x55a15d6184c0_0 .net "out", 0 0, L_0x55a15de5e200;  alias, 1 drivers
v0x55a15d618560_0 .net "s0", 0 0, L_0x55a15de5dfa0;  alias, 1 drivers
v0x55a15d618600_0 .net "w0", 0 0, L_0x55a15de5e060;  1 drivers
v0x55a15d6186c0_0 .net "w1", 0 0, L_0x55a15de5e190;  1 drivers
S_0x55a15d618d80 .scope module, "obc[11]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5ec60 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d61c930_0 .net "a", 0 0, L_0x55a15de5eec0;  1 drivers
v0x55a15d61ca80_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d61cb40_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d61cbe0_0 .net "in", 0 0, L_0x55a15de724a0;  1 drivers
v0x55a15d61cc80_0 .net "out", 0 0, L_0x55a15de5f6c0;  1 drivers
v0x55a15d61cd20_0 .net "rw", 0 0, L_0x55a15de5ec60;  1 drivers
v0x55a15d61cdc0_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d618ff0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d618d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5f380 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d61bc80_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d61bd40_0 .net "d", 0 0, L_0x55a15de5eec0;  alias, 1 drivers
v0x55a15d61be50_0 .net "q", 0 0, L_0x55a15de5f6c0;  alias, 1 drivers
v0x55a15d61bef0_0 .net "q0", 0 0, L_0x55a15de5f1a0;  1 drivers
v0x55a15d61bf90_0 .net "q_bar", 0 0, L_0x55a15de5f730;  1 drivers
S_0x55a15d619280 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d618ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5f310 .functor NOT 1, L_0x55a15de5eec0, C4<0>, C4<0>, C4<0>;
v0x55a15d61a410_0 .net "clk", 0 0, L_0x55a15de5f380;  1 drivers
v0x55a15d61a4d0_0 .net "d", 0 0, L_0x55a15de5eec0;  alias, 1 drivers
v0x55a15d61a5a0_0 .net "q", 0 0, L_0x55a15de5f1a0;  alias, 1 drivers
v0x55a15d61a6c0_0 .net "q_bar", 0 0, L_0x55a15de5f210;  1 drivers
S_0x55a15d619510 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d619280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5efd0 .functor AND 1, L_0x55a15de5f380, L_0x55a15de5eec0, C4<1>, C4<1>;
L_0x55a15de5f0e0 .functor AND 1, L_0x55a15de5f380, L_0x55a15de5f310, C4<1>, C4<1>;
v0x55a15d619e20_0 .net "a", 0 0, L_0x55a15de5efd0;  1 drivers
v0x55a15d619ee0_0 .net "b", 0 0, L_0x55a15de5f0e0;  1 drivers
v0x55a15d619fb0_0 .net "en", 0 0, L_0x55a15de5f380;  alias, 1 drivers
v0x55a15d61a080_0 .net "q", 0 0, L_0x55a15de5f1a0;  alias, 1 drivers
v0x55a15d61a150_0 .net "q_bar", 0 0, L_0x55a15de5f210;  alias, 1 drivers
v0x55a15d61a240_0 .net "r", 0 0, L_0x55a15de5f310;  1 drivers
v0x55a15d61a2e0_0 .net "s", 0 0, L_0x55a15de5eec0;  alias, 1 drivers
S_0x55a15d6197b0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d619510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de5f1a0 .functor NOR 1, L_0x55a15de5f0e0, L_0x55a15de5f210, C4<0>, C4<0>;
L_0x55a15de5f210 .functor NOR 1, L_0x55a15de5efd0, L_0x55a15de5f1a0, C4<0>, C4<0>;
v0x55a15d619a40_0 .net "q", 0 0, L_0x55a15de5f1a0;  alias, 1 drivers
v0x55a15d619b20_0 .net "q_bar", 0 0, L_0x55a15de5f210;  alias, 1 drivers
v0x55a15d619be0_0 .net "r", 0 0, L_0x55a15de5f0e0;  alias, 1 drivers
v0x55a15d619cb0_0 .net "s", 0 0, L_0x55a15de5efd0;  alias, 1 drivers
S_0x55a15d61a7d0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d618ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5f8b0 .functor NOT 1, L_0x55a15de5f1a0, C4<0>, C4<0>, C4<0>;
v0x55a15d61b8a0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d61b960_0 .net "d", 0 0, L_0x55a15de5f1a0;  alias, 1 drivers
v0x55a15d61bab0_0 .net "q", 0 0, L_0x55a15de5f6c0;  alias, 1 drivers
v0x55a15d61bb50_0 .net "q_bar", 0 0, L_0x55a15de5f730;  alias, 1 drivers
S_0x55a15d61aa30 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d61a7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5f480 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de5f1a0, C4<1>, C4<1>;
L_0x55a15de5f600 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de5f8b0, C4<1>, C4<1>;
v0x55a15d61b2f0_0 .net "a", 0 0, L_0x55a15de5f480;  1 drivers
v0x55a15d61b3b0_0 .net "b", 0 0, L_0x55a15de5f600;  1 drivers
v0x55a15d61b480_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d61b550_0 .net "q", 0 0, L_0x55a15de5f6c0;  alias, 1 drivers
v0x55a15d61b620_0 .net "q_bar", 0 0, L_0x55a15de5f730;  alias, 1 drivers
v0x55a15d61b710_0 .net "r", 0 0, L_0x55a15de5f8b0;  1 drivers
v0x55a15d61b7b0_0 .net "s", 0 0, L_0x55a15de5f1a0;  alias, 1 drivers
S_0x55a15d61ac80 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d61aa30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de5f6c0 .functor NOR 1, L_0x55a15de5f600, L_0x55a15de5f730, C4<0>, C4<0>;
L_0x55a15de5f730 .functor NOR 1, L_0x55a15de5f480, L_0x55a15de5f6c0, C4<0>, C4<0>;
v0x55a15d61af10_0 .net "q", 0 0, L_0x55a15de5f6c0;  alias, 1 drivers
v0x55a15d61aff0_0 .net "q_bar", 0 0, L_0x55a15de5f730;  alias, 1 drivers
v0x55a15d61b0b0_0 .net "r", 0 0, L_0x55a15de5f600;  alias, 1 drivers
v0x55a15d61b180_0 .net "s", 0 0, L_0x55a15de5f480;  alias, 1 drivers
S_0x55a15d61c0c0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d618d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de5ed20 .functor AND 1, L_0x55a15de5ed90, L_0x55a15de5f6c0, C4<1>, C4<1>;
L_0x55a15de5ed90 .functor NOT 1, L_0x55a15de5ec60, C4<0>, C4<0>, C4<0>;
L_0x55a15de5ee50 .functor AND 1, L_0x55a15de5ec60, L_0x55a15de724a0, C4<1>, C4<1>;
L_0x55a15de5eec0 .functor OR 1, L_0x55a15de5ee50, L_0x55a15de5ed20, C4<0>, C4<0>;
v0x55a15d61c320_0 .net *"_s1", 0 0, L_0x55a15de5ed90;  1 drivers
v0x55a15d61c400_0 .net "in0", 0 0, L_0x55a15de5f6c0;  alias, 1 drivers
v0x55a15d61c550_0 .net "in1", 0 0, L_0x55a15de724a0;  alias, 1 drivers
v0x55a15d61c5f0_0 .net "out", 0 0, L_0x55a15de5eec0;  alias, 1 drivers
v0x55a15d61c690_0 .net "s0", 0 0, L_0x55a15de5ec60;  alias, 1 drivers
v0x55a15d61c730_0 .net "w0", 0 0, L_0x55a15de5ed20;  1 drivers
v0x55a15d61c7f0_0 .net "w1", 0 0, L_0x55a15de5ee50;  1 drivers
S_0x55a15d61ceb0 .scope module, "obc[12]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5f920 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d620a60_0 .net "a", 0 0, L_0x55a15de5fb80;  1 drivers
v0x55a15d620bb0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d620c70_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d620d10_0 .net "in", 0 0, L_0x55a15de72540;  1 drivers
v0x55a15d620db0_0 .net "out", 0 0, L_0x55a15de60380;  1 drivers
v0x55a15d620e50_0 .net "rw", 0 0, L_0x55a15de5f920;  1 drivers
v0x55a15d620ef0_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d61d120 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d61ceb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de60040 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d61fdb0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d61fe70_0 .net "d", 0 0, L_0x55a15de5fb80;  alias, 1 drivers
v0x55a15d61ff80_0 .net "q", 0 0, L_0x55a15de60380;  alias, 1 drivers
v0x55a15d620020_0 .net "q0", 0 0, L_0x55a15de5fe60;  1 drivers
v0x55a15d6200c0_0 .net "q_bar", 0 0, L_0x55a15de603f0;  1 drivers
S_0x55a15d61d3b0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d61d120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de5ffd0 .functor NOT 1, L_0x55a15de5fb80, C4<0>, C4<0>, C4<0>;
v0x55a15d61e540_0 .net "clk", 0 0, L_0x55a15de60040;  1 drivers
v0x55a15d61e600_0 .net "d", 0 0, L_0x55a15de5fb80;  alias, 1 drivers
v0x55a15d61e6d0_0 .net "q", 0 0, L_0x55a15de5fe60;  alias, 1 drivers
v0x55a15d61e7f0_0 .net "q_bar", 0 0, L_0x55a15de5fed0;  1 drivers
S_0x55a15d61d640 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d61d3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de5fc90 .functor AND 1, L_0x55a15de60040, L_0x55a15de5fb80, C4<1>, C4<1>;
L_0x55a15de5fda0 .functor AND 1, L_0x55a15de60040, L_0x55a15de5ffd0, C4<1>, C4<1>;
v0x55a15d61df50_0 .net "a", 0 0, L_0x55a15de5fc90;  1 drivers
v0x55a15d61e010_0 .net "b", 0 0, L_0x55a15de5fda0;  1 drivers
v0x55a15d61e0e0_0 .net "en", 0 0, L_0x55a15de60040;  alias, 1 drivers
v0x55a15d61e1b0_0 .net "q", 0 0, L_0x55a15de5fe60;  alias, 1 drivers
v0x55a15d61e280_0 .net "q_bar", 0 0, L_0x55a15de5fed0;  alias, 1 drivers
v0x55a15d61e370_0 .net "r", 0 0, L_0x55a15de5ffd0;  1 drivers
v0x55a15d61e410_0 .net "s", 0 0, L_0x55a15de5fb80;  alias, 1 drivers
S_0x55a15d61d8e0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d61d640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de5fe60 .functor NOR 1, L_0x55a15de5fda0, L_0x55a15de5fed0, C4<0>, C4<0>;
L_0x55a15de5fed0 .functor NOR 1, L_0x55a15de5fc90, L_0x55a15de5fe60, C4<0>, C4<0>;
v0x55a15d61db70_0 .net "q", 0 0, L_0x55a15de5fe60;  alias, 1 drivers
v0x55a15d61dc50_0 .net "q_bar", 0 0, L_0x55a15de5fed0;  alias, 1 drivers
v0x55a15d61dd10_0 .net "r", 0 0, L_0x55a15de5fda0;  alias, 1 drivers
v0x55a15d61dde0_0 .net "s", 0 0, L_0x55a15de5fc90;  alias, 1 drivers
S_0x55a15d61e900 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d61d120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de60570 .functor NOT 1, L_0x55a15de5fe60, C4<0>, C4<0>, C4<0>;
v0x55a15d61f9d0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d61fa90_0 .net "d", 0 0, L_0x55a15de5fe60;  alias, 1 drivers
v0x55a15d61fbe0_0 .net "q", 0 0, L_0x55a15de60380;  alias, 1 drivers
v0x55a15d61fc80_0 .net "q_bar", 0 0, L_0x55a15de603f0;  alias, 1 drivers
S_0x55a15d61eb60 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d61e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de60140 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de5fe60, C4<1>, C4<1>;
L_0x55a15de602c0 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de60570, C4<1>, C4<1>;
v0x55a15d61f420_0 .net "a", 0 0, L_0x55a15de60140;  1 drivers
v0x55a15d61f4e0_0 .net "b", 0 0, L_0x55a15de602c0;  1 drivers
v0x55a15d61f5b0_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d61f680_0 .net "q", 0 0, L_0x55a15de60380;  alias, 1 drivers
v0x55a15d61f750_0 .net "q_bar", 0 0, L_0x55a15de603f0;  alias, 1 drivers
v0x55a15d61f840_0 .net "r", 0 0, L_0x55a15de60570;  1 drivers
v0x55a15d61f8e0_0 .net "s", 0 0, L_0x55a15de5fe60;  alias, 1 drivers
S_0x55a15d61edb0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d61eb60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de60380 .functor NOR 1, L_0x55a15de602c0, L_0x55a15de603f0, C4<0>, C4<0>;
L_0x55a15de603f0 .functor NOR 1, L_0x55a15de60140, L_0x55a15de60380, C4<0>, C4<0>;
v0x55a15d61f040_0 .net "q", 0 0, L_0x55a15de60380;  alias, 1 drivers
v0x55a15d61f120_0 .net "q_bar", 0 0, L_0x55a15de603f0;  alias, 1 drivers
v0x55a15d61f1e0_0 .net "r", 0 0, L_0x55a15de602c0;  alias, 1 drivers
v0x55a15d61f2b0_0 .net "s", 0 0, L_0x55a15de60140;  alias, 1 drivers
S_0x55a15d6201f0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d61ceb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de5f9e0 .functor AND 1, L_0x55a15de5fa50, L_0x55a15de60380, C4<1>, C4<1>;
L_0x55a15de5fa50 .functor NOT 1, L_0x55a15de5f920, C4<0>, C4<0>, C4<0>;
L_0x55a15de5fb10 .functor AND 1, L_0x55a15de5f920, L_0x55a15de72540, C4<1>, C4<1>;
L_0x55a15de5fb80 .functor OR 1, L_0x55a15de5fb10, L_0x55a15de5f9e0, C4<0>, C4<0>;
v0x55a15d620450_0 .net *"_s1", 0 0, L_0x55a15de5fa50;  1 drivers
v0x55a15d620530_0 .net "in0", 0 0, L_0x55a15de60380;  alias, 1 drivers
v0x55a15d620680_0 .net "in1", 0 0, L_0x55a15de72540;  alias, 1 drivers
v0x55a15d620720_0 .net "out", 0 0, L_0x55a15de5fb80;  alias, 1 drivers
v0x55a15d6207c0_0 .net "s0", 0 0, L_0x55a15de5f920;  alias, 1 drivers
v0x55a15d620860_0 .net "w0", 0 0, L_0x55a15de5f9e0;  1 drivers
v0x55a15d620920_0 .net "w1", 0 0, L_0x55a15de5fb10;  1 drivers
S_0x55a15d620fe0 .scope module, "obc[13]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de605e0 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d624b90_0 .net "a", 0 0, L_0x55a15de60840;  1 drivers
v0x55a15d624ce0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d624da0_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d624e40_0 .net "in", 0 0, L_0x55a15de72660;  1 drivers
v0x55a15d624ee0_0 .net "out", 0 0, L_0x55a15de61040;  1 drivers
v0x55a15d624f80_0 .net "rw", 0 0, L_0x55a15de605e0;  1 drivers
v0x55a15d625020_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d621250 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d620fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de60d00 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d623ee0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d623fa0_0 .net "d", 0 0, L_0x55a15de60840;  alias, 1 drivers
v0x55a15d6240b0_0 .net "q", 0 0, L_0x55a15de61040;  alias, 1 drivers
v0x55a15d624150_0 .net "q0", 0 0, L_0x55a15de60b20;  1 drivers
v0x55a15d6241f0_0 .net "q_bar", 0 0, L_0x55a15de610b0;  1 drivers
S_0x55a15d6214e0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d621250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de60c90 .functor NOT 1, L_0x55a15de60840, C4<0>, C4<0>, C4<0>;
v0x55a15d622670_0 .net "clk", 0 0, L_0x55a15de60d00;  1 drivers
v0x55a15d622730_0 .net "d", 0 0, L_0x55a15de60840;  alias, 1 drivers
v0x55a15d622800_0 .net "q", 0 0, L_0x55a15de60b20;  alias, 1 drivers
v0x55a15d622920_0 .net "q_bar", 0 0, L_0x55a15de60b90;  1 drivers
S_0x55a15d621770 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d6214e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de60950 .functor AND 1, L_0x55a15de60d00, L_0x55a15de60840, C4<1>, C4<1>;
L_0x55a15de60a60 .functor AND 1, L_0x55a15de60d00, L_0x55a15de60c90, C4<1>, C4<1>;
v0x55a15d622080_0 .net "a", 0 0, L_0x55a15de60950;  1 drivers
v0x55a15d622140_0 .net "b", 0 0, L_0x55a15de60a60;  1 drivers
v0x55a15d622210_0 .net "en", 0 0, L_0x55a15de60d00;  alias, 1 drivers
v0x55a15d6222e0_0 .net "q", 0 0, L_0x55a15de60b20;  alias, 1 drivers
v0x55a15d6223b0_0 .net "q_bar", 0 0, L_0x55a15de60b90;  alias, 1 drivers
v0x55a15d6224a0_0 .net "r", 0 0, L_0x55a15de60c90;  1 drivers
v0x55a15d622540_0 .net "s", 0 0, L_0x55a15de60840;  alias, 1 drivers
S_0x55a15d621a10 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d621770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de60b20 .functor NOR 1, L_0x55a15de60a60, L_0x55a15de60b90, C4<0>, C4<0>;
L_0x55a15de60b90 .functor NOR 1, L_0x55a15de60950, L_0x55a15de60b20, C4<0>, C4<0>;
v0x55a15d621ca0_0 .net "q", 0 0, L_0x55a15de60b20;  alias, 1 drivers
v0x55a15d621d80_0 .net "q_bar", 0 0, L_0x55a15de60b90;  alias, 1 drivers
v0x55a15d621e40_0 .net "r", 0 0, L_0x55a15de60a60;  alias, 1 drivers
v0x55a15d621f10_0 .net "s", 0 0, L_0x55a15de60950;  alias, 1 drivers
S_0x55a15d622a30 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d621250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de61230 .functor NOT 1, L_0x55a15de60b20, C4<0>, C4<0>, C4<0>;
v0x55a15d623b00_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d623bc0_0 .net "d", 0 0, L_0x55a15de60b20;  alias, 1 drivers
v0x55a15d623d10_0 .net "q", 0 0, L_0x55a15de61040;  alias, 1 drivers
v0x55a15d623db0_0 .net "q_bar", 0 0, L_0x55a15de610b0;  alias, 1 drivers
S_0x55a15d622c90 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d622a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de60e00 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de60b20, C4<1>, C4<1>;
L_0x55a15de60f80 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de61230, C4<1>, C4<1>;
v0x55a15d623550_0 .net "a", 0 0, L_0x55a15de60e00;  1 drivers
v0x55a15d623610_0 .net "b", 0 0, L_0x55a15de60f80;  1 drivers
v0x55a15d6236e0_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d6237b0_0 .net "q", 0 0, L_0x55a15de61040;  alias, 1 drivers
v0x55a15d623880_0 .net "q_bar", 0 0, L_0x55a15de610b0;  alias, 1 drivers
v0x55a15d623970_0 .net "r", 0 0, L_0x55a15de61230;  1 drivers
v0x55a15d623a10_0 .net "s", 0 0, L_0x55a15de60b20;  alias, 1 drivers
S_0x55a15d622ee0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d622c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de61040 .functor NOR 1, L_0x55a15de60f80, L_0x55a15de610b0, C4<0>, C4<0>;
L_0x55a15de610b0 .functor NOR 1, L_0x55a15de60e00, L_0x55a15de61040, C4<0>, C4<0>;
v0x55a15d623170_0 .net "q", 0 0, L_0x55a15de61040;  alias, 1 drivers
v0x55a15d623250_0 .net "q_bar", 0 0, L_0x55a15de610b0;  alias, 1 drivers
v0x55a15d623310_0 .net "r", 0 0, L_0x55a15de60f80;  alias, 1 drivers
v0x55a15d6233e0_0 .net "s", 0 0, L_0x55a15de60e00;  alias, 1 drivers
S_0x55a15d624320 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d620fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de606a0 .functor AND 1, L_0x55a15de60710, L_0x55a15de61040, C4<1>, C4<1>;
L_0x55a15de60710 .functor NOT 1, L_0x55a15de605e0, C4<0>, C4<0>, C4<0>;
L_0x55a15de607d0 .functor AND 1, L_0x55a15de605e0, L_0x55a15de72660, C4<1>, C4<1>;
L_0x55a15de60840 .functor OR 1, L_0x55a15de607d0, L_0x55a15de606a0, C4<0>, C4<0>;
v0x55a15d624580_0 .net *"_s1", 0 0, L_0x55a15de60710;  1 drivers
v0x55a15d624660_0 .net "in0", 0 0, L_0x55a15de61040;  alias, 1 drivers
v0x55a15d6247b0_0 .net "in1", 0 0, L_0x55a15de72660;  alias, 1 drivers
v0x55a15d624850_0 .net "out", 0 0, L_0x55a15de60840;  alias, 1 drivers
v0x55a15d6248f0_0 .net "s0", 0 0, L_0x55a15de605e0;  alias, 1 drivers
v0x55a15d624990_0 .net "w0", 0 0, L_0x55a15de606a0;  1 drivers
v0x55a15d624a50_0 .net "w1", 0 0, L_0x55a15de607d0;  1 drivers
S_0x55a15d625110 .scope module, "obc[14]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de612a0 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d628cc0_0 .net "a", 0 0, L_0x55a15de61500;  1 drivers
v0x55a15d628e10_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d628ed0_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d628f70_0 .net "in", 0 0, L_0x55a15de72700;  1 drivers
v0x55a15d629010_0 .net "out", 0 0, L_0x55a15de61d00;  1 drivers
v0x55a15d6290b0_0 .net "rw", 0 0, L_0x55a15de612a0;  1 drivers
v0x55a15d629150_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d625380 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d625110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de619c0 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d628010_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d6280d0_0 .net "d", 0 0, L_0x55a15de61500;  alias, 1 drivers
v0x55a15d6281e0_0 .net "q", 0 0, L_0x55a15de61d00;  alias, 1 drivers
v0x55a15d628280_0 .net "q0", 0 0, L_0x55a15de617e0;  1 drivers
v0x55a15d628320_0 .net "q_bar", 0 0, L_0x55a15de61d70;  1 drivers
S_0x55a15d625610 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d625380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de61950 .functor NOT 1, L_0x55a15de61500, C4<0>, C4<0>, C4<0>;
v0x55a15d6267a0_0 .net "clk", 0 0, L_0x55a15de619c0;  1 drivers
v0x55a15d626860_0 .net "d", 0 0, L_0x55a15de61500;  alias, 1 drivers
v0x55a15d626930_0 .net "q", 0 0, L_0x55a15de617e0;  alias, 1 drivers
v0x55a15d626a50_0 .net "q_bar", 0 0, L_0x55a15de61850;  1 drivers
S_0x55a15d6258a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d625610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de61610 .functor AND 1, L_0x55a15de619c0, L_0x55a15de61500, C4<1>, C4<1>;
L_0x55a15de61720 .functor AND 1, L_0x55a15de619c0, L_0x55a15de61950, C4<1>, C4<1>;
v0x55a15d6261b0_0 .net "a", 0 0, L_0x55a15de61610;  1 drivers
v0x55a15d626270_0 .net "b", 0 0, L_0x55a15de61720;  1 drivers
v0x55a15d626340_0 .net "en", 0 0, L_0x55a15de619c0;  alias, 1 drivers
v0x55a15d626410_0 .net "q", 0 0, L_0x55a15de617e0;  alias, 1 drivers
v0x55a15d6264e0_0 .net "q_bar", 0 0, L_0x55a15de61850;  alias, 1 drivers
v0x55a15d6265d0_0 .net "r", 0 0, L_0x55a15de61950;  1 drivers
v0x55a15d626670_0 .net "s", 0 0, L_0x55a15de61500;  alias, 1 drivers
S_0x55a15d625b40 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d6258a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de617e0 .functor NOR 1, L_0x55a15de61720, L_0x55a15de61850, C4<0>, C4<0>;
L_0x55a15de61850 .functor NOR 1, L_0x55a15de61610, L_0x55a15de617e0, C4<0>, C4<0>;
v0x55a15d625dd0_0 .net "q", 0 0, L_0x55a15de617e0;  alias, 1 drivers
v0x55a15d625eb0_0 .net "q_bar", 0 0, L_0x55a15de61850;  alias, 1 drivers
v0x55a15d625f70_0 .net "r", 0 0, L_0x55a15de61720;  alias, 1 drivers
v0x55a15d626040_0 .net "s", 0 0, L_0x55a15de61610;  alias, 1 drivers
S_0x55a15d626b60 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d625380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de61ef0 .functor NOT 1, L_0x55a15de617e0, C4<0>, C4<0>, C4<0>;
v0x55a15d627c30_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d627cf0_0 .net "d", 0 0, L_0x55a15de617e0;  alias, 1 drivers
v0x55a15d627e40_0 .net "q", 0 0, L_0x55a15de61d00;  alias, 1 drivers
v0x55a15d627ee0_0 .net "q_bar", 0 0, L_0x55a15de61d70;  alias, 1 drivers
S_0x55a15d626dc0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d626b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de61ac0 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de617e0, C4<1>, C4<1>;
L_0x55a15de61c40 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de61ef0, C4<1>, C4<1>;
v0x55a15d627680_0 .net "a", 0 0, L_0x55a15de61ac0;  1 drivers
v0x55a15d627740_0 .net "b", 0 0, L_0x55a15de61c40;  1 drivers
v0x55a15d627810_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d6278e0_0 .net "q", 0 0, L_0x55a15de61d00;  alias, 1 drivers
v0x55a15d6279b0_0 .net "q_bar", 0 0, L_0x55a15de61d70;  alias, 1 drivers
v0x55a15d627aa0_0 .net "r", 0 0, L_0x55a15de61ef0;  1 drivers
v0x55a15d627b40_0 .net "s", 0 0, L_0x55a15de617e0;  alias, 1 drivers
S_0x55a15d627010 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d626dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de61d00 .functor NOR 1, L_0x55a15de61c40, L_0x55a15de61d70, C4<0>, C4<0>;
L_0x55a15de61d70 .functor NOR 1, L_0x55a15de61ac0, L_0x55a15de61d00, C4<0>, C4<0>;
v0x55a15d6272a0_0 .net "q", 0 0, L_0x55a15de61d00;  alias, 1 drivers
v0x55a15d627380_0 .net "q_bar", 0 0, L_0x55a15de61d70;  alias, 1 drivers
v0x55a15d627440_0 .net "r", 0 0, L_0x55a15de61c40;  alias, 1 drivers
v0x55a15d627510_0 .net "s", 0 0, L_0x55a15de61ac0;  alias, 1 drivers
S_0x55a15d628450 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d625110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de61360 .functor AND 1, L_0x55a15de613d0, L_0x55a15de61d00, C4<1>, C4<1>;
L_0x55a15de613d0 .functor NOT 1, L_0x55a15de612a0, C4<0>, C4<0>, C4<0>;
L_0x55a15de61490 .functor AND 1, L_0x55a15de612a0, L_0x55a15de72700, C4<1>, C4<1>;
L_0x55a15de61500 .functor OR 1, L_0x55a15de61490, L_0x55a15de61360, C4<0>, C4<0>;
v0x55a15d6286b0_0 .net *"_s1", 0 0, L_0x55a15de613d0;  1 drivers
v0x55a15d628790_0 .net "in0", 0 0, L_0x55a15de61d00;  alias, 1 drivers
v0x55a15d6288e0_0 .net "in1", 0 0, L_0x55a15de72700;  alias, 1 drivers
v0x55a15d628980_0 .net "out", 0 0, L_0x55a15de61500;  alias, 1 drivers
v0x55a15d628a20_0 .net "s0", 0 0, L_0x55a15de612a0;  alias, 1 drivers
v0x55a15d628ac0_0 .net "w0", 0 0, L_0x55a15de61360;  1 drivers
v0x55a15d628b80_0 .net "w1", 0 0, L_0x55a15de61490;  1 drivers
S_0x55a15d629240 .scope module, "obc[15]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de61f60 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d62cdf0_0 .net "a", 0 0, L_0x55a15de621c0;  1 drivers
v0x55a15d62cf40_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d62d000_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d62d0a0_0 .net "in", 0 0, L_0x55a15de72830;  1 drivers
v0x55a15d62d140_0 .net "out", 0 0, L_0x55a15de629c0;  1 drivers
v0x55a15d62d1e0_0 .net "rw", 0 0, L_0x55a15de61f60;  1 drivers
v0x55a15d62d280_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d6294b0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d629240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de62680 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d62c140_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d62c200_0 .net "d", 0 0, L_0x55a15de621c0;  alias, 1 drivers
v0x55a15d62c310_0 .net "q", 0 0, L_0x55a15de629c0;  alias, 1 drivers
v0x55a15d62c3b0_0 .net "q0", 0 0, L_0x55a15de624a0;  1 drivers
v0x55a15d62c450_0 .net "q_bar", 0 0, L_0x55a15de62a30;  1 drivers
S_0x55a15d629740 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d6294b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de62610 .functor NOT 1, L_0x55a15de621c0, C4<0>, C4<0>, C4<0>;
v0x55a15d62a8d0_0 .net "clk", 0 0, L_0x55a15de62680;  1 drivers
v0x55a15d62a990_0 .net "d", 0 0, L_0x55a15de621c0;  alias, 1 drivers
v0x55a15d62aa60_0 .net "q", 0 0, L_0x55a15de624a0;  alias, 1 drivers
v0x55a15d62ab80_0 .net "q_bar", 0 0, L_0x55a15de62510;  1 drivers
S_0x55a15d6299d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d629740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de622d0 .functor AND 1, L_0x55a15de62680, L_0x55a15de621c0, C4<1>, C4<1>;
L_0x55a15de623e0 .functor AND 1, L_0x55a15de62680, L_0x55a15de62610, C4<1>, C4<1>;
v0x55a15d62a2e0_0 .net "a", 0 0, L_0x55a15de622d0;  1 drivers
v0x55a15d62a3a0_0 .net "b", 0 0, L_0x55a15de623e0;  1 drivers
v0x55a15d62a470_0 .net "en", 0 0, L_0x55a15de62680;  alias, 1 drivers
v0x55a15d62a540_0 .net "q", 0 0, L_0x55a15de624a0;  alias, 1 drivers
v0x55a15d62a610_0 .net "q_bar", 0 0, L_0x55a15de62510;  alias, 1 drivers
v0x55a15d62a700_0 .net "r", 0 0, L_0x55a15de62610;  1 drivers
v0x55a15d62a7a0_0 .net "s", 0 0, L_0x55a15de621c0;  alias, 1 drivers
S_0x55a15d629c70 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d6299d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de624a0 .functor NOR 1, L_0x55a15de623e0, L_0x55a15de62510, C4<0>, C4<0>;
L_0x55a15de62510 .functor NOR 1, L_0x55a15de622d0, L_0x55a15de624a0, C4<0>, C4<0>;
v0x55a15d629f00_0 .net "q", 0 0, L_0x55a15de624a0;  alias, 1 drivers
v0x55a15d629fe0_0 .net "q_bar", 0 0, L_0x55a15de62510;  alias, 1 drivers
v0x55a15d62a0a0_0 .net "r", 0 0, L_0x55a15de623e0;  alias, 1 drivers
v0x55a15d62a170_0 .net "s", 0 0, L_0x55a15de622d0;  alias, 1 drivers
S_0x55a15d62ac90 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d6294b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de62bb0 .functor NOT 1, L_0x55a15de624a0, C4<0>, C4<0>, C4<0>;
v0x55a15d62bd60_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d62be20_0 .net "d", 0 0, L_0x55a15de624a0;  alias, 1 drivers
v0x55a15d62bf70_0 .net "q", 0 0, L_0x55a15de629c0;  alias, 1 drivers
v0x55a15d62c010_0 .net "q_bar", 0 0, L_0x55a15de62a30;  alias, 1 drivers
S_0x55a15d62aef0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d62ac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de62780 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de624a0, C4<1>, C4<1>;
L_0x55a15de62900 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de62bb0, C4<1>, C4<1>;
v0x55a15d62b7b0_0 .net "a", 0 0, L_0x55a15de62780;  1 drivers
v0x55a15d62b870_0 .net "b", 0 0, L_0x55a15de62900;  1 drivers
v0x55a15d62b940_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d62ba10_0 .net "q", 0 0, L_0x55a15de629c0;  alias, 1 drivers
v0x55a15d62bae0_0 .net "q_bar", 0 0, L_0x55a15de62a30;  alias, 1 drivers
v0x55a15d62bbd0_0 .net "r", 0 0, L_0x55a15de62bb0;  1 drivers
v0x55a15d62bc70_0 .net "s", 0 0, L_0x55a15de624a0;  alias, 1 drivers
S_0x55a15d62b140 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d62aef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de629c0 .functor NOR 1, L_0x55a15de62900, L_0x55a15de62a30, C4<0>, C4<0>;
L_0x55a15de62a30 .functor NOR 1, L_0x55a15de62780, L_0x55a15de629c0, C4<0>, C4<0>;
v0x55a15d62b3d0_0 .net "q", 0 0, L_0x55a15de629c0;  alias, 1 drivers
v0x55a15d62b4b0_0 .net "q_bar", 0 0, L_0x55a15de62a30;  alias, 1 drivers
v0x55a15d62b570_0 .net "r", 0 0, L_0x55a15de62900;  alias, 1 drivers
v0x55a15d62b640_0 .net "s", 0 0, L_0x55a15de62780;  alias, 1 drivers
S_0x55a15d62c580 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d629240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de62020 .functor AND 1, L_0x55a15de62090, L_0x55a15de629c0, C4<1>, C4<1>;
L_0x55a15de62090 .functor NOT 1, L_0x55a15de61f60, C4<0>, C4<0>, C4<0>;
L_0x55a15de62150 .functor AND 1, L_0x55a15de61f60, L_0x55a15de72830, C4<1>, C4<1>;
L_0x55a15de621c0 .functor OR 1, L_0x55a15de62150, L_0x55a15de62020, C4<0>, C4<0>;
v0x55a15d62c7e0_0 .net *"_s1", 0 0, L_0x55a15de62090;  1 drivers
v0x55a15d62c8c0_0 .net "in0", 0 0, L_0x55a15de629c0;  alias, 1 drivers
v0x55a15d62ca10_0 .net "in1", 0 0, L_0x55a15de72830;  alias, 1 drivers
v0x55a15d62cab0_0 .net "out", 0 0, L_0x55a15de621c0;  alias, 1 drivers
v0x55a15d62cb50_0 .net "s0", 0 0, L_0x55a15de61f60;  alias, 1 drivers
v0x55a15d62cbf0_0 .net "w0", 0 0, L_0x55a15de62020;  1 drivers
v0x55a15d62ccb0_0 .net "w1", 0 0, L_0x55a15de62150;  1 drivers
S_0x55a15d62d370 .scope module, "obc[16]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de62c20 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d6317b0_0 .net "a", 0 0, L_0x55a15de62e80;  1 drivers
v0x55a15d631900_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d6319c0_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d631a60_0 .net "in", 0 0, L_0x55a15de728d0;  1 drivers
v0x55a15d631b00_0 .net "out", 0 0, L_0x55a15de63780;  1 drivers
v0x55a15d631ba0_0 .net "rw", 0 0, L_0x55a15de62c20;  1 drivers
v0x55a15d631c40_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d62d6f0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d62d370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de633a0 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d630b00_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d630bc0_0 .net "d", 0 0, L_0x55a15de62e80;  alias, 1 drivers
v0x55a15d630cd0_0 .net "q", 0 0, L_0x55a15de63780;  alias, 1 drivers
v0x55a15d630d70_0 .net "q0", 0 0, L_0x55a15de63160;  1 drivers
v0x55a15d630e10_0 .net "q_bar", 0 0, L_0x55a15de63810;  1 drivers
S_0x55a15d62d980 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d62d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de632f0 .functor NOT 1, L_0x55a15de62e80, C4<0>, C4<0>, C4<0>;
v0x55a15d62eb10_0 .net "clk", 0 0, L_0x55a15de633a0;  1 drivers
v0x55a15d62ebd0_0 .net "d", 0 0, L_0x55a15de62e80;  alias, 1 drivers
v0x55a15d62eca0_0 .net "q", 0 0, L_0x55a15de63160;  alias, 1 drivers
v0x55a15d62edc0_0 .net "q_bar", 0 0, L_0x55a15de631d0;  1 drivers
S_0x55a15d62dc10 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d62d980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de62f90 .functor AND 1, L_0x55a15de633a0, L_0x55a15de62e80, C4<1>, C4<1>;
L_0x55a15de630a0 .functor AND 1, L_0x55a15de633a0, L_0x55a15de632f0, C4<1>, C4<1>;
v0x55a15d62e520_0 .net "a", 0 0, L_0x55a15de62f90;  1 drivers
v0x55a15d62e5e0_0 .net "b", 0 0, L_0x55a15de630a0;  1 drivers
v0x55a15d62e6b0_0 .net "en", 0 0, L_0x55a15de633a0;  alias, 1 drivers
v0x55a15d62e780_0 .net "q", 0 0, L_0x55a15de63160;  alias, 1 drivers
v0x55a15d62e850_0 .net "q_bar", 0 0, L_0x55a15de631d0;  alias, 1 drivers
v0x55a15d62e940_0 .net "r", 0 0, L_0x55a15de632f0;  1 drivers
v0x55a15d62e9e0_0 .net "s", 0 0, L_0x55a15de62e80;  alias, 1 drivers
S_0x55a15d62deb0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d62dc10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de63160 .functor NOR 1, L_0x55a15de630a0, L_0x55a15de631d0, C4<0>, C4<0>;
L_0x55a15de631d0 .functor NOR 1, L_0x55a15de62f90, L_0x55a15de63160, C4<0>, C4<0>;
v0x55a15d62e140_0 .net "q", 0 0, L_0x55a15de63160;  alias, 1 drivers
v0x55a15d62e220_0 .net "q_bar", 0 0, L_0x55a15de631d0;  alias, 1 drivers
v0x55a15d62e2e0_0 .net "r", 0 0, L_0x55a15de630a0;  alias, 1 drivers
v0x55a15d62e3b0_0 .net "s", 0 0, L_0x55a15de62f90;  alias, 1 drivers
S_0x55a15d62eed0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d62d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de639b0 .functor NOT 1, L_0x55a15de63160, C4<0>, C4<0>, C4<0>;
v0x55a15d6307b0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d630870_0 .net "d", 0 0, L_0x55a15de63160;  alias, 1 drivers
v0x55a15d630930_0 .net "q", 0 0, L_0x55a15de63780;  alias, 1 drivers
v0x55a15d6309d0_0 .net "q_bar", 0 0, L_0x55a15de63810;  alias, 1 drivers
S_0x55a15d62f130 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d62eed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de634e0 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de63160, C4<1>, C4<1>;
L_0x55a15de636a0 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de639b0, C4<1>, C4<1>;
v0x55a15d62f9f0_0 .net "a", 0 0, L_0x55a15de634e0;  1 drivers
v0x55a15d62fab0_0 .net "b", 0 0, L_0x55a15de636a0;  1 drivers
v0x55a15d62fb80_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d630460_0 .net "q", 0 0, L_0x55a15de63780;  alias, 1 drivers
v0x55a15d630530_0 .net "q_bar", 0 0, L_0x55a15de63810;  alias, 1 drivers
v0x55a15d630620_0 .net "r", 0 0, L_0x55a15de639b0;  1 drivers
v0x55a15d6306c0_0 .net "s", 0 0, L_0x55a15de63160;  alias, 1 drivers
S_0x55a15d62f380 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d62f130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de63780 .functor NOR 1, L_0x55a15de636a0, L_0x55a15de63810, C4<0>, C4<0>;
L_0x55a15de63810 .functor NOR 1, L_0x55a15de634e0, L_0x55a15de63780, C4<0>, C4<0>;
v0x55a15d62f610_0 .net "q", 0 0, L_0x55a15de63780;  alias, 1 drivers
v0x55a15d62f6f0_0 .net "q_bar", 0 0, L_0x55a15de63810;  alias, 1 drivers
v0x55a15d62f7b0_0 .net "r", 0 0, L_0x55a15de636a0;  alias, 1 drivers
v0x55a15d62f880_0 .net "s", 0 0, L_0x55a15de634e0;  alias, 1 drivers
S_0x55a15d630f40 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d62d370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de62ce0 .functor AND 1, L_0x55a15de62d50, L_0x55a15de63780, C4<1>, C4<1>;
L_0x55a15de62d50 .functor NOT 1, L_0x55a15de62c20, C4<0>, C4<0>, C4<0>;
L_0x55a15de62e10 .functor AND 1, L_0x55a15de62c20, L_0x55a15de728d0, C4<1>, C4<1>;
L_0x55a15de62e80 .functor OR 1, L_0x55a15de62e10, L_0x55a15de62ce0, C4<0>, C4<0>;
v0x55a15d6311a0_0 .net *"_s1", 0 0, L_0x55a15de62d50;  1 drivers
v0x55a15d631280_0 .net "in0", 0 0, L_0x55a15de63780;  alias, 1 drivers
v0x55a15d6313d0_0 .net "in1", 0 0, L_0x55a15de728d0;  alias, 1 drivers
v0x55a15d631470_0 .net "out", 0 0, L_0x55a15de62e80;  alias, 1 drivers
v0x55a15d631510_0 .net "s0", 0 0, L_0x55a15de62c20;  alias, 1 drivers
v0x55a15d6315b0_0 .net "w0", 0 0, L_0x55a15de62ce0;  1 drivers
v0x55a15d631670_0 .net "w1", 0 0, L_0x55a15de62e10;  1 drivers
S_0x55a15d631f40 .scope module, "obc[17]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de63a60 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d635af0_0 .net "a", 0 0, L_0x55a15de63d40;  1 drivers
v0x55a15d635c40_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d635d00_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d635da0_0 .net "in", 0 0, L_0x55a15de72a10;  1 drivers
v0x55a15d635e40_0 .net "out", 0 0, L_0x55a15de646a0;  1 drivers
v0x55a15d635ee0_0 .net "rw", 0 0, L_0x55a15de63a60;  1 drivers
v0x55a15d635f80_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d6321b0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d631f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de642c0 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d634e40_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d634f00_0 .net "d", 0 0, L_0x55a15de63d40;  alias, 1 drivers
v0x55a15d635010_0 .net "q", 0 0, L_0x55a15de646a0;  alias, 1 drivers
v0x55a15d6350b0_0 .net "q0", 0 0, L_0x55a15de64060;  1 drivers
v0x55a15d635150_0 .net "q_bar", 0 0, L_0x55a15de64730;  1 drivers
S_0x55a15d632440 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d6321b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de64210 .functor NOT 1, L_0x55a15de63d40, C4<0>, C4<0>, C4<0>;
v0x55a15d6335d0_0 .net "clk", 0 0, L_0x55a15de642c0;  1 drivers
v0x55a15d633690_0 .net "d", 0 0, L_0x55a15de63d40;  alias, 1 drivers
v0x55a15d633760_0 .net "q", 0 0, L_0x55a15de64060;  alias, 1 drivers
v0x55a15d633880_0 .net "q_bar", 0 0, L_0x55a15de640f0;  1 drivers
S_0x55a15d6326d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d632440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de63e50 .functor AND 1, L_0x55a15de642c0, L_0x55a15de63d40, C4<1>, C4<1>;
L_0x55a15de63f80 .functor AND 1, L_0x55a15de642c0, L_0x55a15de64210, C4<1>, C4<1>;
v0x55a15d632fe0_0 .net "a", 0 0, L_0x55a15de63e50;  1 drivers
v0x55a15d6330a0_0 .net "b", 0 0, L_0x55a15de63f80;  1 drivers
v0x55a15d633170_0 .net "en", 0 0, L_0x55a15de642c0;  alias, 1 drivers
v0x55a15d633240_0 .net "q", 0 0, L_0x55a15de64060;  alias, 1 drivers
v0x55a15d633310_0 .net "q_bar", 0 0, L_0x55a15de640f0;  alias, 1 drivers
v0x55a15d633400_0 .net "r", 0 0, L_0x55a15de64210;  1 drivers
v0x55a15d6334a0_0 .net "s", 0 0, L_0x55a15de63d40;  alias, 1 drivers
S_0x55a15d632970 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d6326d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de64060 .functor NOR 1, L_0x55a15de63f80, L_0x55a15de640f0, C4<0>, C4<0>;
L_0x55a15de640f0 .functor NOR 1, L_0x55a15de63e50, L_0x55a15de64060, C4<0>, C4<0>;
v0x55a15d632c00_0 .net "q", 0 0, L_0x55a15de64060;  alias, 1 drivers
v0x55a15d632ce0_0 .net "q_bar", 0 0, L_0x55a15de640f0;  alias, 1 drivers
v0x55a15d632da0_0 .net "r", 0 0, L_0x55a15de63f80;  alias, 1 drivers
v0x55a15d632e70_0 .net "s", 0 0, L_0x55a15de63e50;  alias, 1 drivers
S_0x55a15d633990 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d6321b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de648d0 .functor NOT 1, L_0x55a15de64060, C4<0>, C4<0>, C4<0>;
v0x55a15d634a60_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d634b20_0 .net "d", 0 0, L_0x55a15de64060;  alias, 1 drivers
v0x55a15d634c70_0 .net "q", 0 0, L_0x55a15de646a0;  alias, 1 drivers
v0x55a15d634d10_0 .net "q_bar", 0 0, L_0x55a15de64730;  alias, 1 drivers
S_0x55a15d633bf0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d633990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de64400 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de64060, C4<1>, C4<1>;
L_0x55a15de645c0 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de648d0, C4<1>, C4<1>;
v0x55a15d6344b0_0 .net "a", 0 0, L_0x55a15de64400;  1 drivers
v0x55a15d634570_0 .net "b", 0 0, L_0x55a15de645c0;  1 drivers
v0x55a15d634640_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d634710_0 .net "q", 0 0, L_0x55a15de646a0;  alias, 1 drivers
v0x55a15d6347e0_0 .net "q_bar", 0 0, L_0x55a15de64730;  alias, 1 drivers
v0x55a15d6348d0_0 .net "r", 0 0, L_0x55a15de648d0;  1 drivers
v0x55a15d634970_0 .net "s", 0 0, L_0x55a15de64060;  alias, 1 drivers
S_0x55a15d633e40 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d633bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de646a0 .functor NOR 1, L_0x55a15de645c0, L_0x55a15de64730, C4<0>, C4<0>;
L_0x55a15de64730 .functor NOR 1, L_0x55a15de64400, L_0x55a15de646a0, C4<0>, C4<0>;
v0x55a15d6340d0_0 .net "q", 0 0, L_0x55a15de646a0;  alias, 1 drivers
v0x55a15d6341b0_0 .net "q_bar", 0 0, L_0x55a15de64730;  alias, 1 drivers
v0x55a15d634270_0 .net "r", 0 0, L_0x55a15de645c0;  alias, 1 drivers
v0x55a15d634340_0 .net "s", 0 0, L_0x55a15de64400;  alias, 1 drivers
S_0x55a15d635280 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d631f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de63b60 .functor AND 1, L_0x55a15de63bf0, L_0x55a15de646a0, C4<1>, C4<1>;
L_0x55a15de63bf0 .functor NOT 1, L_0x55a15de63a60, C4<0>, C4<0>, C4<0>;
L_0x55a15de63cb0 .functor AND 1, L_0x55a15de63a60, L_0x55a15de72a10, C4<1>, C4<1>;
L_0x55a15de63d40 .functor OR 1, L_0x55a15de63cb0, L_0x55a15de63b60, C4<0>, C4<0>;
v0x55a15d6354e0_0 .net *"_s1", 0 0, L_0x55a15de63bf0;  1 drivers
v0x55a15d6355c0_0 .net "in0", 0 0, L_0x55a15de646a0;  alias, 1 drivers
v0x55a15d635710_0 .net "in1", 0 0, L_0x55a15de72a10;  alias, 1 drivers
v0x55a15d6357b0_0 .net "out", 0 0, L_0x55a15de63d40;  alias, 1 drivers
v0x55a15d635850_0 .net "s0", 0 0, L_0x55a15de63a60;  alias, 1 drivers
v0x55a15d6358f0_0 .net "w0", 0 0, L_0x55a15de63b60;  1 drivers
v0x55a15d6359b0_0 .net "w1", 0 0, L_0x55a15de63cb0;  1 drivers
S_0x55a15d636070 .scope module, "obc[18]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de64980 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d639c20_0 .net "a", 0 0, L_0x55a15de64c60;  1 drivers
v0x55a15d639d70_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d639e30_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d639ed0_0 .net "in", 0 0, L_0x55a15de72ab0;  1 drivers
v0x55a15d639f70_0 .net "out", 0 0, L_0x55a15de655c0;  1 drivers
v0x55a15d63a010_0 .net "rw", 0 0, L_0x55a15de64980;  1 drivers
v0x55a15d63a0b0_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d6362e0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d636070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de651e0 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d638f70_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d639030_0 .net "d", 0 0, L_0x55a15de64c60;  alias, 1 drivers
v0x55a15d639140_0 .net "q", 0 0, L_0x55a15de655c0;  alias, 1 drivers
v0x55a15d6391e0_0 .net "q0", 0 0, L_0x55a15de64f80;  1 drivers
v0x55a15d639280_0 .net "q_bar", 0 0, L_0x55a15de65650;  1 drivers
S_0x55a15d636570 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d6362e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de65130 .functor NOT 1, L_0x55a15de64c60, C4<0>, C4<0>, C4<0>;
v0x55a15d637700_0 .net "clk", 0 0, L_0x55a15de651e0;  1 drivers
v0x55a15d6377c0_0 .net "d", 0 0, L_0x55a15de64c60;  alias, 1 drivers
v0x55a15d637890_0 .net "q", 0 0, L_0x55a15de64f80;  alias, 1 drivers
v0x55a15d6379b0_0 .net "q_bar", 0 0, L_0x55a15de65010;  1 drivers
S_0x55a15d636800 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d636570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de64d70 .functor AND 1, L_0x55a15de651e0, L_0x55a15de64c60, C4<1>, C4<1>;
L_0x55a15de64ea0 .functor AND 1, L_0x55a15de651e0, L_0x55a15de65130, C4<1>, C4<1>;
v0x55a15d637110_0 .net "a", 0 0, L_0x55a15de64d70;  1 drivers
v0x55a15d6371d0_0 .net "b", 0 0, L_0x55a15de64ea0;  1 drivers
v0x55a15d6372a0_0 .net "en", 0 0, L_0x55a15de651e0;  alias, 1 drivers
v0x55a15d637370_0 .net "q", 0 0, L_0x55a15de64f80;  alias, 1 drivers
v0x55a15d637440_0 .net "q_bar", 0 0, L_0x55a15de65010;  alias, 1 drivers
v0x55a15d637530_0 .net "r", 0 0, L_0x55a15de65130;  1 drivers
v0x55a15d6375d0_0 .net "s", 0 0, L_0x55a15de64c60;  alias, 1 drivers
S_0x55a15d636aa0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d636800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de64f80 .functor NOR 1, L_0x55a15de64ea0, L_0x55a15de65010, C4<0>, C4<0>;
L_0x55a15de65010 .functor NOR 1, L_0x55a15de64d70, L_0x55a15de64f80, C4<0>, C4<0>;
v0x55a15d636d30_0 .net "q", 0 0, L_0x55a15de64f80;  alias, 1 drivers
v0x55a15d636e10_0 .net "q_bar", 0 0, L_0x55a15de65010;  alias, 1 drivers
v0x55a15d636ed0_0 .net "r", 0 0, L_0x55a15de64ea0;  alias, 1 drivers
v0x55a15d636fa0_0 .net "s", 0 0, L_0x55a15de64d70;  alias, 1 drivers
S_0x55a15d637ac0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d6362e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de657f0 .functor NOT 1, L_0x55a15de64f80, C4<0>, C4<0>, C4<0>;
v0x55a15d638b90_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d638c50_0 .net "d", 0 0, L_0x55a15de64f80;  alias, 1 drivers
v0x55a15d638da0_0 .net "q", 0 0, L_0x55a15de655c0;  alias, 1 drivers
v0x55a15d638e40_0 .net "q_bar", 0 0, L_0x55a15de65650;  alias, 1 drivers
S_0x55a15d637d20 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d637ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de65320 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de64f80, C4<1>, C4<1>;
L_0x55a15de654e0 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de657f0, C4<1>, C4<1>;
v0x55a15d6385e0_0 .net "a", 0 0, L_0x55a15de65320;  1 drivers
v0x55a15d6386a0_0 .net "b", 0 0, L_0x55a15de654e0;  1 drivers
v0x55a15d638770_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d638840_0 .net "q", 0 0, L_0x55a15de655c0;  alias, 1 drivers
v0x55a15d638910_0 .net "q_bar", 0 0, L_0x55a15de65650;  alias, 1 drivers
v0x55a15d638a00_0 .net "r", 0 0, L_0x55a15de657f0;  1 drivers
v0x55a15d638aa0_0 .net "s", 0 0, L_0x55a15de64f80;  alias, 1 drivers
S_0x55a15d637f70 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d637d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de655c0 .functor NOR 1, L_0x55a15de654e0, L_0x55a15de65650, C4<0>, C4<0>;
L_0x55a15de65650 .functor NOR 1, L_0x55a15de65320, L_0x55a15de655c0, C4<0>, C4<0>;
v0x55a15d638200_0 .net "q", 0 0, L_0x55a15de655c0;  alias, 1 drivers
v0x55a15d6382e0_0 .net "q_bar", 0 0, L_0x55a15de65650;  alias, 1 drivers
v0x55a15d6383a0_0 .net "r", 0 0, L_0x55a15de654e0;  alias, 1 drivers
v0x55a15d638470_0 .net "s", 0 0, L_0x55a15de65320;  alias, 1 drivers
S_0x55a15d6393b0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d636070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de64a80 .functor AND 1, L_0x55a15de64b10, L_0x55a15de655c0, C4<1>, C4<1>;
L_0x55a15de64b10 .functor NOT 1, L_0x55a15de64980, C4<0>, C4<0>, C4<0>;
L_0x55a15de64bd0 .functor AND 1, L_0x55a15de64980, L_0x55a15de72ab0, C4<1>, C4<1>;
L_0x55a15de64c60 .functor OR 1, L_0x55a15de64bd0, L_0x55a15de64a80, C4<0>, C4<0>;
v0x55a15d639610_0 .net *"_s1", 0 0, L_0x55a15de64b10;  1 drivers
v0x55a15d6396f0_0 .net "in0", 0 0, L_0x55a15de655c0;  alias, 1 drivers
v0x55a15d639840_0 .net "in1", 0 0, L_0x55a15de72ab0;  alias, 1 drivers
v0x55a15d6398e0_0 .net "out", 0 0, L_0x55a15de64c60;  alias, 1 drivers
v0x55a15d639980_0 .net "s0", 0 0, L_0x55a15de64980;  alias, 1 drivers
v0x55a15d639a20_0 .net "w0", 0 0, L_0x55a15de64a80;  1 drivers
v0x55a15d639ae0_0 .net "w1", 0 0, L_0x55a15de64bd0;  1 drivers
S_0x55a15d63a1a0 .scope module, "obc[19]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de658a0 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d63dd50_0 .net "a", 0 0, L_0x55a15de65b80;  1 drivers
v0x55a15d63dea0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d63df60_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d63e000_0 .net "in", 0 0, L_0x55a15de72970;  1 drivers
v0x55a15d63e0a0_0 .net "out", 0 0, L_0x55a15de664e0;  1 drivers
v0x55a15d63e140_0 .net "rw", 0 0, L_0x55a15de658a0;  1 drivers
v0x55a15d63e1e0_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d63a410 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d63a1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de66100 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d63d0a0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d63d160_0 .net "d", 0 0, L_0x55a15de65b80;  alias, 1 drivers
v0x55a15d63d270_0 .net "q", 0 0, L_0x55a15de664e0;  alias, 1 drivers
v0x55a15d63d310_0 .net "q0", 0 0, L_0x55a15de65ea0;  1 drivers
v0x55a15d63d3b0_0 .net "q_bar", 0 0, L_0x55a15de66570;  1 drivers
S_0x55a15d63a6a0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d63a410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de66050 .functor NOT 1, L_0x55a15de65b80, C4<0>, C4<0>, C4<0>;
v0x55a15d63b830_0 .net "clk", 0 0, L_0x55a15de66100;  1 drivers
v0x55a15d63b8f0_0 .net "d", 0 0, L_0x55a15de65b80;  alias, 1 drivers
v0x55a15d63b9c0_0 .net "q", 0 0, L_0x55a15de65ea0;  alias, 1 drivers
v0x55a15d63bae0_0 .net "q_bar", 0 0, L_0x55a15de65f30;  1 drivers
S_0x55a15d63a930 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d63a6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de65c90 .functor AND 1, L_0x55a15de66100, L_0x55a15de65b80, C4<1>, C4<1>;
L_0x55a15de65dc0 .functor AND 1, L_0x55a15de66100, L_0x55a15de66050, C4<1>, C4<1>;
v0x55a15d63b240_0 .net "a", 0 0, L_0x55a15de65c90;  1 drivers
v0x55a15d63b300_0 .net "b", 0 0, L_0x55a15de65dc0;  1 drivers
v0x55a15d63b3d0_0 .net "en", 0 0, L_0x55a15de66100;  alias, 1 drivers
v0x55a15d63b4a0_0 .net "q", 0 0, L_0x55a15de65ea0;  alias, 1 drivers
v0x55a15d63b570_0 .net "q_bar", 0 0, L_0x55a15de65f30;  alias, 1 drivers
v0x55a15d63b660_0 .net "r", 0 0, L_0x55a15de66050;  1 drivers
v0x55a15d63b700_0 .net "s", 0 0, L_0x55a15de65b80;  alias, 1 drivers
S_0x55a15d63abd0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d63a930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de65ea0 .functor NOR 1, L_0x55a15de65dc0, L_0x55a15de65f30, C4<0>, C4<0>;
L_0x55a15de65f30 .functor NOR 1, L_0x55a15de65c90, L_0x55a15de65ea0, C4<0>, C4<0>;
v0x55a15d63ae60_0 .net "q", 0 0, L_0x55a15de65ea0;  alias, 1 drivers
v0x55a15d63af40_0 .net "q_bar", 0 0, L_0x55a15de65f30;  alias, 1 drivers
v0x55a15d63b000_0 .net "r", 0 0, L_0x55a15de65dc0;  alias, 1 drivers
v0x55a15d63b0d0_0 .net "s", 0 0, L_0x55a15de65c90;  alias, 1 drivers
S_0x55a15d63bbf0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d63a410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de66710 .functor NOT 1, L_0x55a15de65ea0, C4<0>, C4<0>, C4<0>;
v0x55a15d63ccc0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d63cd80_0 .net "d", 0 0, L_0x55a15de65ea0;  alias, 1 drivers
v0x55a15d63ced0_0 .net "q", 0 0, L_0x55a15de664e0;  alias, 1 drivers
v0x55a15d63cf70_0 .net "q_bar", 0 0, L_0x55a15de66570;  alias, 1 drivers
S_0x55a15d63be50 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d63bbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de66240 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de65ea0, C4<1>, C4<1>;
L_0x55a15de66400 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de66710, C4<1>, C4<1>;
v0x55a15d63c710_0 .net "a", 0 0, L_0x55a15de66240;  1 drivers
v0x55a15d63c7d0_0 .net "b", 0 0, L_0x55a15de66400;  1 drivers
v0x55a15d63c8a0_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d63c970_0 .net "q", 0 0, L_0x55a15de664e0;  alias, 1 drivers
v0x55a15d63ca40_0 .net "q_bar", 0 0, L_0x55a15de66570;  alias, 1 drivers
v0x55a15d63cb30_0 .net "r", 0 0, L_0x55a15de66710;  1 drivers
v0x55a15d63cbd0_0 .net "s", 0 0, L_0x55a15de65ea0;  alias, 1 drivers
S_0x55a15d63c0a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d63be50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de664e0 .functor NOR 1, L_0x55a15de66400, L_0x55a15de66570, C4<0>, C4<0>;
L_0x55a15de66570 .functor NOR 1, L_0x55a15de66240, L_0x55a15de664e0, C4<0>, C4<0>;
v0x55a15d63c330_0 .net "q", 0 0, L_0x55a15de664e0;  alias, 1 drivers
v0x55a15d63c410_0 .net "q_bar", 0 0, L_0x55a15de66570;  alias, 1 drivers
v0x55a15d63c4d0_0 .net "r", 0 0, L_0x55a15de66400;  alias, 1 drivers
v0x55a15d63c5a0_0 .net "s", 0 0, L_0x55a15de66240;  alias, 1 drivers
S_0x55a15d63d4e0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d63a1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de659a0 .functor AND 1, L_0x55a15de65a30, L_0x55a15de664e0, C4<1>, C4<1>;
L_0x55a15de65a30 .functor NOT 1, L_0x55a15de658a0, C4<0>, C4<0>, C4<0>;
L_0x55a15de65af0 .functor AND 1, L_0x55a15de658a0, L_0x55a15de72970, C4<1>, C4<1>;
L_0x55a15de65b80 .functor OR 1, L_0x55a15de65af0, L_0x55a15de659a0, C4<0>, C4<0>;
v0x55a15d63d740_0 .net *"_s1", 0 0, L_0x55a15de65a30;  1 drivers
v0x55a15d63d820_0 .net "in0", 0 0, L_0x55a15de664e0;  alias, 1 drivers
v0x55a15d63d970_0 .net "in1", 0 0, L_0x55a15de72970;  alias, 1 drivers
v0x55a15d63da10_0 .net "out", 0 0, L_0x55a15de65b80;  alias, 1 drivers
v0x55a15d63dab0_0 .net "s0", 0 0, L_0x55a15de658a0;  alias, 1 drivers
v0x55a15d63db50_0 .net "w0", 0 0, L_0x55a15de659a0;  1 drivers
v0x55a15d63dc10_0 .net "w1", 0 0, L_0x55a15de65af0;  1 drivers
S_0x55a15d63e2d0 .scope module, "obc[20]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de667c0 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d641e80_0 .net "a", 0 0, L_0x55a15de66aa0;  1 drivers
v0x55a15d641fd0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d642090_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d642130_0 .net "in", 0 0, L_0x55a15de72c00;  1 drivers
v0x55a15d6421d0_0 .net "out", 0 0, L_0x55a15de67400;  1 drivers
v0x55a15d642270_0 .net "rw", 0 0, L_0x55a15de667c0;  1 drivers
v0x55a15d642310_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d63e540 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d63e2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de67020 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d6411d0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d641290_0 .net "d", 0 0, L_0x55a15de66aa0;  alias, 1 drivers
v0x55a15d6413a0_0 .net "q", 0 0, L_0x55a15de67400;  alias, 1 drivers
v0x55a15d641440_0 .net "q0", 0 0, L_0x55a15de66dc0;  1 drivers
v0x55a15d6414e0_0 .net "q_bar", 0 0, L_0x55a15de67490;  1 drivers
S_0x55a15d63e7d0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d63e540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de66f70 .functor NOT 1, L_0x55a15de66aa0, C4<0>, C4<0>, C4<0>;
v0x55a15d63f960_0 .net "clk", 0 0, L_0x55a15de67020;  1 drivers
v0x55a15d63fa20_0 .net "d", 0 0, L_0x55a15de66aa0;  alias, 1 drivers
v0x55a15d63faf0_0 .net "q", 0 0, L_0x55a15de66dc0;  alias, 1 drivers
v0x55a15d63fc10_0 .net "q_bar", 0 0, L_0x55a15de66e50;  1 drivers
S_0x55a15d63ea60 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d63e7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de66bb0 .functor AND 1, L_0x55a15de67020, L_0x55a15de66aa0, C4<1>, C4<1>;
L_0x55a15de66ce0 .functor AND 1, L_0x55a15de67020, L_0x55a15de66f70, C4<1>, C4<1>;
v0x55a15d63f370_0 .net "a", 0 0, L_0x55a15de66bb0;  1 drivers
v0x55a15d63f430_0 .net "b", 0 0, L_0x55a15de66ce0;  1 drivers
v0x55a15d63f500_0 .net "en", 0 0, L_0x55a15de67020;  alias, 1 drivers
v0x55a15d63f5d0_0 .net "q", 0 0, L_0x55a15de66dc0;  alias, 1 drivers
v0x55a15d63f6a0_0 .net "q_bar", 0 0, L_0x55a15de66e50;  alias, 1 drivers
v0x55a15d63f790_0 .net "r", 0 0, L_0x55a15de66f70;  1 drivers
v0x55a15d63f830_0 .net "s", 0 0, L_0x55a15de66aa0;  alias, 1 drivers
S_0x55a15d63ed00 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d63ea60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de66dc0 .functor NOR 1, L_0x55a15de66ce0, L_0x55a15de66e50, C4<0>, C4<0>;
L_0x55a15de66e50 .functor NOR 1, L_0x55a15de66bb0, L_0x55a15de66dc0, C4<0>, C4<0>;
v0x55a15d63ef90_0 .net "q", 0 0, L_0x55a15de66dc0;  alias, 1 drivers
v0x55a15d63f070_0 .net "q_bar", 0 0, L_0x55a15de66e50;  alias, 1 drivers
v0x55a15d63f130_0 .net "r", 0 0, L_0x55a15de66ce0;  alias, 1 drivers
v0x55a15d63f200_0 .net "s", 0 0, L_0x55a15de66bb0;  alias, 1 drivers
S_0x55a15d63fd20 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d63e540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de67630 .functor NOT 1, L_0x55a15de66dc0, C4<0>, C4<0>, C4<0>;
v0x55a15d640df0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d640eb0_0 .net "d", 0 0, L_0x55a15de66dc0;  alias, 1 drivers
v0x55a15d641000_0 .net "q", 0 0, L_0x55a15de67400;  alias, 1 drivers
v0x55a15d6410a0_0 .net "q_bar", 0 0, L_0x55a15de67490;  alias, 1 drivers
S_0x55a15d63ff80 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d63fd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de67160 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de66dc0, C4<1>, C4<1>;
L_0x55a15de67320 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de67630, C4<1>, C4<1>;
v0x55a15d640840_0 .net "a", 0 0, L_0x55a15de67160;  1 drivers
v0x55a15d640900_0 .net "b", 0 0, L_0x55a15de67320;  1 drivers
v0x55a15d6409d0_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d640aa0_0 .net "q", 0 0, L_0x55a15de67400;  alias, 1 drivers
v0x55a15d640b70_0 .net "q_bar", 0 0, L_0x55a15de67490;  alias, 1 drivers
v0x55a15d640c60_0 .net "r", 0 0, L_0x55a15de67630;  1 drivers
v0x55a15d640d00_0 .net "s", 0 0, L_0x55a15de66dc0;  alias, 1 drivers
S_0x55a15d6401d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d63ff80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de67400 .functor NOR 1, L_0x55a15de67320, L_0x55a15de67490, C4<0>, C4<0>;
L_0x55a15de67490 .functor NOR 1, L_0x55a15de67160, L_0x55a15de67400, C4<0>, C4<0>;
v0x55a15d640460_0 .net "q", 0 0, L_0x55a15de67400;  alias, 1 drivers
v0x55a15d640540_0 .net "q_bar", 0 0, L_0x55a15de67490;  alias, 1 drivers
v0x55a15d640600_0 .net "r", 0 0, L_0x55a15de67320;  alias, 1 drivers
v0x55a15d6406d0_0 .net "s", 0 0, L_0x55a15de67160;  alias, 1 drivers
S_0x55a15d641610 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d63e2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de668c0 .functor AND 1, L_0x55a15de66950, L_0x55a15de67400, C4<1>, C4<1>;
L_0x55a15de66950 .functor NOT 1, L_0x55a15de667c0, C4<0>, C4<0>, C4<0>;
L_0x55a15de66a10 .functor AND 1, L_0x55a15de667c0, L_0x55a15de72c00, C4<1>, C4<1>;
L_0x55a15de66aa0 .functor OR 1, L_0x55a15de66a10, L_0x55a15de668c0, C4<0>, C4<0>;
v0x55a15d641870_0 .net *"_s1", 0 0, L_0x55a15de66950;  1 drivers
v0x55a15d641950_0 .net "in0", 0 0, L_0x55a15de67400;  alias, 1 drivers
v0x55a15d641aa0_0 .net "in1", 0 0, L_0x55a15de72c00;  alias, 1 drivers
v0x55a15d641b40_0 .net "out", 0 0, L_0x55a15de66aa0;  alias, 1 drivers
v0x55a15d641be0_0 .net "s0", 0 0, L_0x55a15de667c0;  alias, 1 drivers
v0x55a15d641c80_0 .net "w0", 0 0, L_0x55a15de668c0;  1 drivers
v0x55a15d641d40_0 .net "w1", 0 0, L_0x55a15de66a10;  1 drivers
S_0x55a15d642400 .scope module, "obc[21]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de676e0 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d645fb0_0 .net "a", 0 0, L_0x55a15de679c0;  1 drivers
v0x55a15d646100_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d6461c0_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d646260_0 .net "in", 0 0, L_0x55a15de72b50;  1 drivers
v0x55a15d646300_0 .net "out", 0 0, L_0x55a15de68320;  1 drivers
v0x55a15d6463a0_0 .net "rw", 0 0, L_0x55a15de676e0;  1 drivers
v0x55a15d646440_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d642670 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d642400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de67f40 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d645300_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d6453c0_0 .net "d", 0 0, L_0x55a15de679c0;  alias, 1 drivers
v0x55a15d6454d0_0 .net "q", 0 0, L_0x55a15de68320;  alias, 1 drivers
v0x55a15d645570_0 .net "q0", 0 0, L_0x55a15de67ce0;  1 drivers
v0x55a15d645610_0 .net "q_bar", 0 0, L_0x55a15de683b0;  1 drivers
S_0x55a15d642900 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d642670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de67e90 .functor NOT 1, L_0x55a15de679c0, C4<0>, C4<0>, C4<0>;
v0x55a15d643a90_0 .net "clk", 0 0, L_0x55a15de67f40;  1 drivers
v0x55a15d643b50_0 .net "d", 0 0, L_0x55a15de679c0;  alias, 1 drivers
v0x55a15d643c20_0 .net "q", 0 0, L_0x55a15de67ce0;  alias, 1 drivers
v0x55a15d643d40_0 .net "q_bar", 0 0, L_0x55a15de67d70;  1 drivers
S_0x55a15d642b90 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d642900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de67ad0 .functor AND 1, L_0x55a15de67f40, L_0x55a15de679c0, C4<1>, C4<1>;
L_0x55a15de67c00 .functor AND 1, L_0x55a15de67f40, L_0x55a15de67e90, C4<1>, C4<1>;
v0x55a15d6434a0_0 .net "a", 0 0, L_0x55a15de67ad0;  1 drivers
v0x55a15d643560_0 .net "b", 0 0, L_0x55a15de67c00;  1 drivers
v0x55a15d643630_0 .net "en", 0 0, L_0x55a15de67f40;  alias, 1 drivers
v0x55a15d643700_0 .net "q", 0 0, L_0x55a15de67ce0;  alias, 1 drivers
v0x55a15d6437d0_0 .net "q_bar", 0 0, L_0x55a15de67d70;  alias, 1 drivers
v0x55a15d6438c0_0 .net "r", 0 0, L_0x55a15de67e90;  1 drivers
v0x55a15d643960_0 .net "s", 0 0, L_0x55a15de679c0;  alias, 1 drivers
S_0x55a15d642e30 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d642b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de67ce0 .functor NOR 1, L_0x55a15de67c00, L_0x55a15de67d70, C4<0>, C4<0>;
L_0x55a15de67d70 .functor NOR 1, L_0x55a15de67ad0, L_0x55a15de67ce0, C4<0>, C4<0>;
v0x55a15d6430c0_0 .net "q", 0 0, L_0x55a15de67ce0;  alias, 1 drivers
v0x55a15d6431a0_0 .net "q_bar", 0 0, L_0x55a15de67d70;  alias, 1 drivers
v0x55a15d643260_0 .net "r", 0 0, L_0x55a15de67c00;  alias, 1 drivers
v0x55a15d643330_0 .net "s", 0 0, L_0x55a15de67ad0;  alias, 1 drivers
S_0x55a15d643e50 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d642670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de68550 .functor NOT 1, L_0x55a15de67ce0, C4<0>, C4<0>, C4<0>;
v0x55a15d644f20_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d644fe0_0 .net "d", 0 0, L_0x55a15de67ce0;  alias, 1 drivers
v0x55a15d645130_0 .net "q", 0 0, L_0x55a15de68320;  alias, 1 drivers
v0x55a15d6451d0_0 .net "q_bar", 0 0, L_0x55a15de683b0;  alias, 1 drivers
S_0x55a15d6440b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d643e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de68080 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de67ce0, C4<1>, C4<1>;
L_0x55a15de68240 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de68550, C4<1>, C4<1>;
v0x55a15d644970_0 .net "a", 0 0, L_0x55a15de68080;  1 drivers
v0x55a15d644a30_0 .net "b", 0 0, L_0x55a15de68240;  1 drivers
v0x55a15d644b00_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d644bd0_0 .net "q", 0 0, L_0x55a15de68320;  alias, 1 drivers
v0x55a15d644ca0_0 .net "q_bar", 0 0, L_0x55a15de683b0;  alias, 1 drivers
v0x55a15d644d90_0 .net "r", 0 0, L_0x55a15de68550;  1 drivers
v0x55a15d644e30_0 .net "s", 0 0, L_0x55a15de67ce0;  alias, 1 drivers
S_0x55a15d644300 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d6440b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de68320 .functor NOR 1, L_0x55a15de68240, L_0x55a15de683b0, C4<0>, C4<0>;
L_0x55a15de683b0 .functor NOR 1, L_0x55a15de68080, L_0x55a15de68320, C4<0>, C4<0>;
v0x55a15d644590_0 .net "q", 0 0, L_0x55a15de68320;  alias, 1 drivers
v0x55a15d644670_0 .net "q_bar", 0 0, L_0x55a15de683b0;  alias, 1 drivers
v0x55a15d644730_0 .net "r", 0 0, L_0x55a15de68240;  alias, 1 drivers
v0x55a15d644800_0 .net "s", 0 0, L_0x55a15de68080;  alias, 1 drivers
S_0x55a15d645740 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d642400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de677e0 .functor AND 1, L_0x55a15de67870, L_0x55a15de68320, C4<1>, C4<1>;
L_0x55a15de67870 .functor NOT 1, L_0x55a15de676e0, C4<0>, C4<0>, C4<0>;
L_0x55a15de67930 .functor AND 1, L_0x55a15de676e0, L_0x55a15de72b50, C4<1>, C4<1>;
L_0x55a15de679c0 .functor OR 1, L_0x55a15de67930, L_0x55a15de677e0, C4<0>, C4<0>;
v0x55a15d6459a0_0 .net *"_s1", 0 0, L_0x55a15de67870;  1 drivers
v0x55a15d645a80_0 .net "in0", 0 0, L_0x55a15de68320;  alias, 1 drivers
v0x55a15d645bd0_0 .net "in1", 0 0, L_0x55a15de72b50;  alias, 1 drivers
v0x55a15d645c70_0 .net "out", 0 0, L_0x55a15de679c0;  alias, 1 drivers
v0x55a15d645d10_0 .net "s0", 0 0, L_0x55a15de676e0;  alias, 1 drivers
v0x55a15d645db0_0 .net "w0", 0 0, L_0x55a15de677e0;  1 drivers
v0x55a15d645e70_0 .net "w1", 0 0, L_0x55a15de67930;  1 drivers
S_0x55a15d646530 .scope module, "obc[22]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de68600 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d64a0e0_0 .net "a", 0 0, L_0x55a15de688e0;  1 drivers
v0x55a15d64a230_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d64a2f0_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d64a390_0 .net "in", 0 0, L_0x55a15de72d60;  1 drivers
v0x55a15d64a430_0 .net "out", 0 0, L_0x55a15de69240;  1 drivers
v0x55a15d64a4d0_0 .net "rw", 0 0, L_0x55a15de68600;  1 drivers
v0x55a15d64a570_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d6467a0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d646530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de68e60 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d649430_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d6494f0_0 .net "d", 0 0, L_0x55a15de688e0;  alias, 1 drivers
v0x55a15d649600_0 .net "q", 0 0, L_0x55a15de69240;  alias, 1 drivers
v0x55a15d6496a0_0 .net "q0", 0 0, L_0x55a15de68c00;  1 drivers
v0x55a15d649740_0 .net "q_bar", 0 0, L_0x55a15de692d0;  1 drivers
S_0x55a15d646a30 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d6467a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de68db0 .functor NOT 1, L_0x55a15de688e0, C4<0>, C4<0>, C4<0>;
v0x55a15d647bc0_0 .net "clk", 0 0, L_0x55a15de68e60;  1 drivers
v0x55a15d647c80_0 .net "d", 0 0, L_0x55a15de688e0;  alias, 1 drivers
v0x55a15d647d50_0 .net "q", 0 0, L_0x55a15de68c00;  alias, 1 drivers
v0x55a15d647e70_0 .net "q_bar", 0 0, L_0x55a15de68c90;  1 drivers
S_0x55a15d646cc0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d646a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de689f0 .functor AND 1, L_0x55a15de68e60, L_0x55a15de688e0, C4<1>, C4<1>;
L_0x55a15de68b20 .functor AND 1, L_0x55a15de68e60, L_0x55a15de68db0, C4<1>, C4<1>;
v0x55a15d6475d0_0 .net "a", 0 0, L_0x55a15de689f0;  1 drivers
v0x55a15d647690_0 .net "b", 0 0, L_0x55a15de68b20;  1 drivers
v0x55a15d647760_0 .net "en", 0 0, L_0x55a15de68e60;  alias, 1 drivers
v0x55a15d647830_0 .net "q", 0 0, L_0x55a15de68c00;  alias, 1 drivers
v0x55a15d647900_0 .net "q_bar", 0 0, L_0x55a15de68c90;  alias, 1 drivers
v0x55a15d6479f0_0 .net "r", 0 0, L_0x55a15de68db0;  1 drivers
v0x55a15d647a90_0 .net "s", 0 0, L_0x55a15de688e0;  alias, 1 drivers
S_0x55a15d646f60 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d646cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de68c00 .functor NOR 1, L_0x55a15de68b20, L_0x55a15de68c90, C4<0>, C4<0>;
L_0x55a15de68c90 .functor NOR 1, L_0x55a15de689f0, L_0x55a15de68c00, C4<0>, C4<0>;
v0x55a15d6471f0_0 .net "q", 0 0, L_0x55a15de68c00;  alias, 1 drivers
v0x55a15d6472d0_0 .net "q_bar", 0 0, L_0x55a15de68c90;  alias, 1 drivers
v0x55a15d647390_0 .net "r", 0 0, L_0x55a15de68b20;  alias, 1 drivers
v0x55a15d647460_0 .net "s", 0 0, L_0x55a15de689f0;  alias, 1 drivers
S_0x55a15d647f80 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d6467a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de69470 .functor NOT 1, L_0x55a15de68c00, C4<0>, C4<0>, C4<0>;
v0x55a15d649050_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d649110_0 .net "d", 0 0, L_0x55a15de68c00;  alias, 1 drivers
v0x55a15d649260_0 .net "q", 0 0, L_0x55a15de69240;  alias, 1 drivers
v0x55a15d649300_0 .net "q_bar", 0 0, L_0x55a15de692d0;  alias, 1 drivers
S_0x55a15d6481e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d647f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de68fa0 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de68c00, C4<1>, C4<1>;
L_0x55a15de69160 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de69470, C4<1>, C4<1>;
v0x55a15d648aa0_0 .net "a", 0 0, L_0x55a15de68fa0;  1 drivers
v0x55a15d648b60_0 .net "b", 0 0, L_0x55a15de69160;  1 drivers
v0x55a15d648c30_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d648d00_0 .net "q", 0 0, L_0x55a15de69240;  alias, 1 drivers
v0x55a15d648dd0_0 .net "q_bar", 0 0, L_0x55a15de692d0;  alias, 1 drivers
v0x55a15d648ec0_0 .net "r", 0 0, L_0x55a15de69470;  1 drivers
v0x55a15d648f60_0 .net "s", 0 0, L_0x55a15de68c00;  alias, 1 drivers
S_0x55a15d648430 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d6481e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de69240 .functor NOR 1, L_0x55a15de69160, L_0x55a15de692d0, C4<0>, C4<0>;
L_0x55a15de692d0 .functor NOR 1, L_0x55a15de68fa0, L_0x55a15de69240, C4<0>, C4<0>;
v0x55a15d6486c0_0 .net "q", 0 0, L_0x55a15de69240;  alias, 1 drivers
v0x55a15d6487a0_0 .net "q_bar", 0 0, L_0x55a15de692d0;  alias, 1 drivers
v0x55a15d648860_0 .net "r", 0 0, L_0x55a15de69160;  alias, 1 drivers
v0x55a15d648930_0 .net "s", 0 0, L_0x55a15de68fa0;  alias, 1 drivers
S_0x55a15d649870 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d646530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de68700 .functor AND 1, L_0x55a15de68790, L_0x55a15de69240, C4<1>, C4<1>;
L_0x55a15de68790 .functor NOT 1, L_0x55a15de68600, C4<0>, C4<0>, C4<0>;
L_0x55a15de68850 .functor AND 1, L_0x55a15de68600, L_0x55a15de72d60, C4<1>, C4<1>;
L_0x55a15de688e0 .functor OR 1, L_0x55a15de68850, L_0x55a15de68700, C4<0>, C4<0>;
v0x55a15d649ad0_0 .net *"_s1", 0 0, L_0x55a15de68790;  1 drivers
v0x55a15d649bb0_0 .net "in0", 0 0, L_0x55a15de69240;  alias, 1 drivers
v0x55a15d649d00_0 .net "in1", 0 0, L_0x55a15de72d60;  alias, 1 drivers
v0x55a15d649da0_0 .net "out", 0 0, L_0x55a15de688e0;  alias, 1 drivers
v0x55a15d649e40_0 .net "s0", 0 0, L_0x55a15de68600;  alias, 1 drivers
v0x55a15d649ee0_0 .net "w0", 0 0, L_0x55a15de68700;  1 drivers
v0x55a15d649fa0_0 .net "w1", 0 0, L_0x55a15de68850;  1 drivers
S_0x55a15d64a660 .scope module, "obc[23]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de69520 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d64e210_0 .net "a", 0 0, L_0x55a15de69800;  1 drivers
v0x55a15d64e360_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d64e420_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d64e4c0_0 .net "in", 0 0, L_0x55a15de72ca0;  1 drivers
v0x55a15d64e560_0 .net "out", 0 0, L_0x55a15de6a120;  1 drivers
v0x55a15d64e600_0 .net "rw", 0 0, L_0x55a15de69520;  1 drivers
v0x55a15d64e6a0_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d64a8d0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d64a660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de69d80 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d64d560_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d64d620_0 .net "d", 0 0, L_0x55a15de69800;  alias, 1 drivers
v0x55a15d64d730_0 .net "q", 0 0, L_0x55a15de6a120;  alias, 1 drivers
v0x55a15d64d7d0_0 .net "q0", 0 0, L_0x55a15de69b20;  1 drivers
v0x55a15d64d870_0 .net "q_bar", 0 0, L_0x55a15de6a190;  1 drivers
S_0x55a15d64ab60 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d64a8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de69cd0 .functor NOT 1, L_0x55a15de69800, C4<0>, C4<0>, C4<0>;
v0x55a15d64bcf0_0 .net "clk", 0 0, L_0x55a15de69d80;  1 drivers
v0x55a15d64bdb0_0 .net "d", 0 0, L_0x55a15de69800;  alias, 1 drivers
v0x55a15d64be80_0 .net "q", 0 0, L_0x55a15de69b20;  alias, 1 drivers
v0x55a15d64bfa0_0 .net "q_bar", 0 0, L_0x55a15de69bb0;  1 drivers
S_0x55a15d64adf0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d64ab60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de69910 .functor AND 1, L_0x55a15de69d80, L_0x55a15de69800, C4<1>, C4<1>;
L_0x55a15de69a40 .functor AND 1, L_0x55a15de69d80, L_0x55a15de69cd0, C4<1>, C4<1>;
v0x55a15d64b700_0 .net "a", 0 0, L_0x55a15de69910;  1 drivers
v0x55a15d64b7c0_0 .net "b", 0 0, L_0x55a15de69a40;  1 drivers
v0x55a15d64b890_0 .net "en", 0 0, L_0x55a15de69d80;  alias, 1 drivers
v0x55a15d64b960_0 .net "q", 0 0, L_0x55a15de69b20;  alias, 1 drivers
v0x55a15d64ba30_0 .net "q_bar", 0 0, L_0x55a15de69bb0;  alias, 1 drivers
v0x55a15d64bb20_0 .net "r", 0 0, L_0x55a15de69cd0;  1 drivers
v0x55a15d64bbc0_0 .net "s", 0 0, L_0x55a15de69800;  alias, 1 drivers
S_0x55a15d64b090 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d64adf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de69b20 .functor NOR 1, L_0x55a15de69a40, L_0x55a15de69bb0, C4<0>, C4<0>;
L_0x55a15de69bb0 .functor NOR 1, L_0x55a15de69910, L_0x55a15de69b20, C4<0>, C4<0>;
v0x55a15d64b320_0 .net "q", 0 0, L_0x55a15de69b20;  alias, 1 drivers
v0x55a15d64b400_0 .net "q_bar", 0 0, L_0x55a15de69bb0;  alias, 1 drivers
v0x55a15d64b4c0_0 .net "r", 0 0, L_0x55a15de69a40;  alias, 1 drivers
v0x55a15d64b590_0 .net "s", 0 0, L_0x55a15de69910;  alias, 1 drivers
S_0x55a15d64c0b0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d64a8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de6a310 .functor NOT 1, L_0x55a15de69b20, C4<0>, C4<0>, C4<0>;
v0x55a15d64d180_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d64d240_0 .net "d", 0 0, L_0x55a15de69b20;  alias, 1 drivers
v0x55a15d64d390_0 .net "q", 0 0, L_0x55a15de6a120;  alias, 1 drivers
v0x55a15d64d430_0 .net "q_bar", 0 0, L_0x55a15de6a190;  alias, 1 drivers
S_0x55a15d64c310 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d64c0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de69ec0 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de69b20, C4<1>, C4<1>;
L_0x55a15de6a060 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de6a310, C4<1>, C4<1>;
v0x55a15d64cbd0_0 .net "a", 0 0, L_0x55a15de69ec0;  1 drivers
v0x55a15d64cc90_0 .net "b", 0 0, L_0x55a15de6a060;  1 drivers
v0x55a15d64cd60_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d64ce30_0 .net "q", 0 0, L_0x55a15de6a120;  alias, 1 drivers
v0x55a15d64cf00_0 .net "q_bar", 0 0, L_0x55a15de6a190;  alias, 1 drivers
v0x55a15d64cff0_0 .net "r", 0 0, L_0x55a15de6a310;  1 drivers
v0x55a15d64d090_0 .net "s", 0 0, L_0x55a15de69b20;  alias, 1 drivers
S_0x55a15d64c560 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d64c310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de6a120 .functor NOR 1, L_0x55a15de6a060, L_0x55a15de6a190, C4<0>, C4<0>;
L_0x55a15de6a190 .functor NOR 1, L_0x55a15de69ec0, L_0x55a15de6a120, C4<0>, C4<0>;
v0x55a15d64c7f0_0 .net "q", 0 0, L_0x55a15de6a120;  alias, 1 drivers
v0x55a15d64c8d0_0 .net "q_bar", 0 0, L_0x55a15de6a190;  alias, 1 drivers
v0x55a15d64c990_0 .net "r", 0 0, L_0x55a15de6a060;  alias, 1 drivers
v0x55a15d64ca60_0 .net "s", 0 0, L_0x55a15de69ec0;  alias, 1 drivers
S_0x55a15d64d9a0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d64a660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de69620 .functor AND 1, L_0x55a15de696b0, L_0x55a15de6a120, C4<1>, C4<1>;
L_0x55a15de696b0 .functor NOT 1, L_0x55a15de69520, C4<0>, C4<0>, C4<0>;
L_0x55a15de69770 .functor AND 1, L_0x55a15de69520, L_0x55a15de72ca0, C4<1>, C4<1>;
L_0x55a15de69800 .functor OR 1, L_0x55a15de69770, L_0x55a15de69620, C4<0>, C4<0>;
v0x55a15d64dc00_0 .net *"_s1", 0 0, L_0x55a15de696b0;  1 drivers
v0x55a15d64dce0_0 .net "in0", 0 0, L_0x55a15de6a120;  alias, 1 drivers
v0x55a15d64de30_0 .net "in1", 0 0, L_0x55a15de72ca0;  alias, 1 drivers
v0x55a15d64ded0_0 .net "out", 0 0, L_0x55a15de69800;  alias, 1 drivers
v0x55a15d64df70_0 .net "s0", 0 0, L_0x55a15de69520;  alias, 1 drivers
v0x55a15d64e010_0 .net "w0", 0 0, L_0x55a15de69620;  1 drivers
v0x55a15d64e0d0_0 .net "w1", 0 0, L_0x55a15de69770;  1 drivers
S_0x55a15d64e790 .scope module, "obc[24]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de6a380 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d652340_0 .net "a", 0 0, L_0x55a15de6a5e0;  1 drivers
v0x55a15d652490_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d652550_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d6525f0_0 .net "in", 0 0, L_0x55a15de72ed0;  1 drivers
v0x55a15d652690_0 .net "out", 0 0, L_0x55a15de6ade0;  1 drivers
v0x55a15d652730_0 .net "rw", 0 0, L_0x55a15de6a380;  1 drivers
v0x55a15d6527d0_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d64ea00 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d64e790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de6aaa0 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d651690_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d651750_0 .net "d", 0 0, L_0x55a15de6a5e0;  alias, 1 drivers
v0x55a15d651860_0 .net "q", 0 0, L_0x55a15de6ade0;  alias, 1 drivers
v0x55a15d651900_0 .net "q0", 0 0, L_0x55a15de6a8c0;  1 drivers
v0x55a15d6519a0_0 .net "q_bar", 0 0, L_0x55a15de6ae50;  1 drivers
S_0x55a15d64ec90 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d64ea00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de6aa30 .functor NOT 1, L_0x55a15de6a5e0, C4<0>, C4<0>, C4<0>;
v0x55a15d64fe20_0 .net "clk", 0 0, L_0x55a15de6aaa0;  1 drivers
v0x55a15d64fee0_0 .net "d", 0 0, L_0x55a15de6a5e0;  alias, 1 drivers
v0x55a15d64ffb0_0 .net "q", 0 0, L_0x55a15de6a8c0;  alias, 1 drivers
v0x55a15d6500d0_0 .net "q_bar", 0 0, L_0x55a15de6a930;  1 drivers
S_0x55a15d64ef20 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d64ec90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de6a6f0 .functor AND 1, L_0x55a15de6aaa0, L_0x55a15de6a5e0, C4<1>, C4<1>;
L_0x55a15de6a800 .functor AND 1, L_0x55a15de6aaa0, L_0x55a15de6aa30, C4<1>, C4<1>;
v0x55a15d64f830_0 .net "a", 0 0, L_0x55a15de6a6f0;  1 drivers
v0x55a15d64f8f0_0 .net "b", 0 0, L_0x55a15de6a800;  1 drivers
v0x55a15d64f9c0_0 .net "en", 0 0, L_0x55a15de6aaa0;  alias, 1 drivers
v0x55a15d64fa90_0 .net "q", 0 0, L_0x55a15de6a8c0;  alias, 1 drivers
v0x55a15d64fb60_0 .net "q_bar", 0 0, L_0x55a15de6a930;  alias, 1 drivers
v0x55a15d64fc50_0 .net "r", 0 0, L_0x55a15de6aa30;  1 drivers
v0x55a15d64fcf0_0 .net "s", 0 0, L_0x55a15de6a5e0;  alias, 1 drivers
S_0x55a15d64f1c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d64ef20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de6a8c0 .functor NOR 1, L_0x55a15de6a800, L_0x55a15de6a930, C4<0>, C4<0>;
L_0x55a15de6a930 .functor NOR 1, L_0x55a15de6a6f0, L_0x55a15de6a8c0, C4<0>, C4<0>;
v0x55a15d64f450_0 .net "q", 0 0, L_0x55a15de6a8c0;  alias, 1 drivers
v0x55a15d64f530_0 .net "q_bar", 0 0, L_0x55a15de6a930;  alias, 1 drivers
v0x55a15d64f5f0_0 .net "r", 0 0, L_0x55a15de6a800;  alias, 1 drivers
v0x55a15d64f6c0_0 .net "s", 0 0, L_0x55a15de6a6f0;  alias, 1 drivers
S_0x55a15d6501e0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d64ea00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de6afd0 .functor NOT 1, L_0x55a15de6a8c0, C4<0>, C4<0>, C4<0>;
v0x55a15d6512b0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d651370_0 .net "d", 0 0, L_0x55a15de6a8c0;  alias, 1 drivers
v0x55a15d6514c0_0 .net "q", 0 0, L_0x55a15de6ade0;  alias, 1 drivers
v0x55a15d651560_0 .net "q_bar", 0 0, L_0x55a15de6ae50;  alias, 1 drivers
S_0x55a15d650440 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d6501e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de6aba0 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de6a8c0, C4<1>, C4<1>;
L_0x55a15de6ad20 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de6afd0, C4<1>, C4<1>;
v0x55a15d650d00_0 .net "a", 0 0, L_0x55a15de6aba0;  1 drivers
v0x55a15d650dc0_0 .net "b", 0 0, L_0x55a15de6ad20;  1 drivers
v0x55a15d650e90_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d650f60_0 .net "q", 0 0, L_0x55a15de6ade0;  alias, 1 drivers
v0x55a15d651030_0 .net "q_bar", 0 0, L_0x55a15de6ae50;  alias, 1 drivers
v0x55a15d651120_0 .net "r", 0 0, L_0x55a15de6afd0;  1 drivers
v0x55a15d6511c0_0 .net "s", 0 0, L_0x55a15de6a8c0;  alias, 1 drivers
S_0x55a15d650690 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d650440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de6ade0 .functor NOR 1, L_0x55a15de6ad20, L_0x55a15de6ae50, C4<0>, C4<0>;
L_0x55a15de6ae50 .functor NOR 1, L_0x55a15de6aba0, L_0x55a15de6ade0, C4<0>, C4<0>;
v0x55a15d650920_0 .net "q", 0 0, L_0x55a15de6ade0;  alias, 1 drivers
v0x55a15d650a00_0 .net "q_bar", 0 0, L_0x55a15de6ae50;  alias, 1 drivers
v0x55a15d650ac0_0 .net "r", 0 0, L_0x55a15de6ad20;  alias, 1 drivers
v0x55a15d650b90_0 .net "s", 0 0, L_0x55a15de6aba0;  alias, 1 drivers
S_0x55a15d651ad0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d64e790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de6a440 .functor AND 1, L_0x55a15de6a4b0, L_0x55a15de6ade0, C4<1>, C4<1>;
L_0x55a15de6a4b0 .functor NOT 1, L_0x55a15de6a380, C4<0>, C4<0>, C4<0>;
L_0x55a15de6a570 .functor AND 1, L_0x55a15de6a380, L_0x55a15de72ed0, C4<1>, C4<1>;
L_0x55a15de6a5e0 .functor OR 1, L_0x55a15de6a570, L_0x55a15de6a440, C4<0>, C4<0>;
v0x55a15d651d30_0 .net *"_s1", 0 0, L_0x55a15de6a4b0;  1 drivers
v0x55a15d651e10_0 .net "in0", 0 0, L_0x55a15de6ade0;  alias, 1 drivers
v0x55a15d651f60_0 .net "in1", 0 0, L_0x55a15de72ed0;  alias, 1 drivers
v0x55a15d652000_0 .net "out", 0 0, L_0x55a15de6a5e0;  alias, 1 drivers
v0x55a15d6520a0_0 .net "s0", 0 0, L_0x55a15de6a380;  alias, 1 drivers
v0x55a15d652140_0 .net "w0", 0 0, L_0x55a15de6a440;  1 drivers
v0x55a15d652200_0 .net "w1", 0 0, L_0x55a15de6a570;  1 drivers
S_0x55a15d6528c0 .scope module, "obc[25]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de6b040 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d656470_0 .net "a", 0 0, L_0x55a15de6b2a0;  1 drivers
v0x55a15d6565c0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d656680_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d656720_0 .net "in", 0 0, L_0x55a15de72e00;  1 drivers
v0x55a15d6567c0_0 .net "out", 0 0, L_0x55a15de6baa0;  1 drivers
v0x55a15d656860_0 .net "rw", 0 0, L_0x55a15de6b040;  1 drivers
v0x55a15d656900_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d652b30 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d6528c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de6b760 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d6557c0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d655880_0 .net "d", 0 0, L_0x55a15de6b2a0;  alias, 1 drivers
v0x55a15d655990_0 .net "q", 0 0, L_0x55a15de6baa0;  alias, 1 drivers
v0x55a15d655a30_0 .net "q0", 0 0, L_0x55a15de6b580;  1 drivers
v0x55a15d655ad0_0 .net "q_bar", 0 0, L_0x55a15de6bb10;  1 drivers
S_0x55a15d652dc0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d652b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de6b6f0 .functor NOT 1, L_0x55a15de6b2a0, C4<0>, C4<0>, C4<0>;
v0x55a15d653f50_0 .net "clk", 0 0, L_0x55a15de6b760;  1 drivers
v0x55a15d654010_0 .net "d", 0 0, L_0x55a15de6b2a0;  alias, 1 drivers
v0x55a15d6540e0_0 .net "q", 0 0, L_0x55a15de6b580;  alias, 1 drivers
v0x55a15d654200_0 .net "q_bar", 0 0, L_0x55a15de6b5f0;  1 drivers
S_0x55a15d653050 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d652dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de6b3b0 .functor AND 1, L_0x55a15de6b760, L_0x55a15de6b2a0, C4<1>, C4<1>;
L_0x55a15de6b4c0 .functor AND 1, L_0x55a15de6b760, L_0x55a15de6b6f0, C4<1>, C4<1>;
v0x55a15d653960_0 .net "a", 0 0, L_0x55a15de6b3b0;  1 drivers
v0x55a15d653a20_0 .net "b", 0 0, L_0x55a15de6b4c0;  1 drivers
v0x55a15d653af0_0 .net "en", 0 0, L_0x55a15de6b760;  alias, 1 drivers
v0x55a15d653bc0_0 .net "q", 0 0, L_0x55a15de6b580;  alias, 1 drivers
v0x55a15d653c90_0 .net "q_bar", 0 0, L_0x55a15de6b5f0;  alias, 1 drivers
v0x55a15d653d80_0 .net "r", 0 0, L_0x55a15de6b6f0;  1 drivers
v0x55a15d653e20_0 .net "s", 0 0, L_0x55a15de6b2a0;  alias, 1 drivers
S_0x55a15d6532f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d653050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de6b580 .functor NOR 1, L_0x55a15de6b4c0, L_0x55a15de6b5f0, C4<0>, C4<0>;
L_0x55a15de6b5f0 .functor NOR 1, L_0x55a15de6b3b0, L_0x55a15de6b580, C4<0>, C4<0>;
v0x55a15d653580_0 .net "q", 0 0, L_0x55a15de6b580;  alias, 1 drivers
v0x55a15d653660_0 .net "q_bar", 0 0, L_0x55a15de6b5f0;  alias, 1 drivers
v0x55a15d653720_0 .net "r", 0 0, L_0x55a15de6b4c0;  alias, 1 drivers
v0x55a15d6537f0_0 .net "s", 0 0, L_0x55a15de6b3b0;  alias, 1 drivers
S_0x55a15d654310 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d652b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de6bc90 .functor NOT 1, L_0x55a15de6b580, C4<0>, C4<0>, C4<0>;
v0x55a15d6553e0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d6554a0_0 .net "d", 0 0, L_0x55a15de6b580;  alias, 1 drivers
v0x55a15d6555f0_0 .net "q", 0 0, L_0x55a15de6baa0;  alias, 1 drivers
v0x55a15d655690_0 .net "q_bar", 0 0, L_0x55a15de6bb10;  alias, 1 drivers
S_0x55a15d654570 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d654310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de6b860 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de6b580, C4<1>, C4<1>;
L_0x55a15de6b9e0 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de6bc90, C4<1>, C4<1>;
v0x55a15d654e30_0 .net "a", 0 0, L_0x55a15de6b860;  1 drivers
v0x55a15d654ef0_0 .net "b", 0 0, L_0x55a15de6b9e0;  1 drivers
v0x55a15d654fc0_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d655090_0 .net "q", 0 0, L_0x55a15de6baa0;  alias, 1 drivers
v0x55a15d655160_0 .net "q_bar", 0 0, L_0x55a15de6bb10;  alias, 1 drivers
v0x55a15d655250_0 .net "r", 0 0, L_0x55a15de6bc90;  1 drivers
v0x55a15d6552f0_0 .net "s", 0 0, L_0x55a15de6b580;  alias, 1 drivers
S_0x55a15d6547c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d654570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de6baa0 .functor NOR 1, L_0x55a15de6b9e0, L_0x55a15de6bb10, C4<0>, C4<0>;
L_0x55a15de6bb10 .functor NOR 1, L_0x55a15de6b860, L_0x55a15de6baa0, C4<0>, C4<0>;
v0x55a15d654a50_0 .net "q", 0 0, L_0x55a15de6baa0;  alias, 1 drivers
v0x55a15d654b30_0 .net "q_bar", 0 0, L_0x55a15de6bb10;  alias, 1 drivers
v0x55a15d654bf0_0 .net "r", 0 0, L_0x55a15de6b9e0;  alias, 1 drivers
v0x55a15d654cc0_0 .net "s", 0 0, L_0x55a15de6b860;  alias, 1 drivers
S_0x55a15d655c00 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d6528c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de6b100 .functor AND 1, L_0x55a15de6b170, L_0x55a15de6baa0, C4<1>, C4<1>;
L_0x55a15de6b170 .functor NOT 1, L_0x55a15de6b040, C4<0>, C4<0>, C4<0>;
L_0x55a15de6b230 .functor AND 1, L_0x55a15de6b040, L_0x55a15de72e00, C4<1>, C4<1>;
L_0x55a15de6b2a0 .functor OR 1, L_0x55a15de6b230, L_0x55a15de6b100, C4<0>, C4<0>;
v0x55a15d655e60_0 .net *"_s1", 0 0, L_0x55a15de6b170;  1 drivers
v0x55a15d655f40_0 .net "in0", 0 0, L_0x55a15de6baa0;  alias, 1 drivers
v0x55a15d656090_0 .net "in1", 0 0, L_0x55a15de72e00;  alias, 1 drivers
v0x55a15d656130_0 .net "out", 0 0, L_0x55a15de6b2a0;  alias, 1 drivers
v0x55a15d6561d0_0 .net "s0", 0 0, L_0x55a15de6b040;  alias, 1 drivers
v0x55a15d656270_0 .net "w0", 0 0, L_0x55a15de6b100;  1 drivers
v0x55a15d656330_0 .net "w1", 0 0, L_0x55a15de6b230;  1 drivers
S_0x55a15d6569f0 .scope module, "obc[26]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de6bd00 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d65a5a0_0 .net "a", 0 0, L_0x55a15de6bf60;  1 drivers
v0x55a15d65a6f0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d65a7b0_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d65a850_0 .net "in", 0 0, L_0x55a15de73050;  1 drivers
v0x55a15d65a8f0_0 .net "out", 0 0, L_0x55a15de6c760;  1 drivers
v0x55a15d65a990_0 .net "rw", 0 0, L_0x55a15de6bd00;  1 drivers
v0x55a15d65aa30_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d656c60 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d6569f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de6c420 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d6598f0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d6599b0_0 .net "d", 0 0, L_0x55a15de6bf60;  alias, 1 drivers
v0x55a15d659ac0_0 .net "q", 0 0, L_0x55a15de6c760;  alias, 1 drivers
v0x55a15d659b60_0 .net "q0", 0 0, L_0x55a15de6c240;  1 drivers
v0x55a15d659c00_0 .net "q_bar", 0 0, L_0x55a15de6c7d0;  1 drivers
S_0x55a15d656ef0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d656c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de6c3b0 .functor NOT 1, L_0x55a15de6bf60, C4<0>, C4<0>, C4<0>;
v0x55a15d658080_0 .net "clk", 0 0, L_0x55a15de6c420;  1 drivers
v0x55a15d658140_0 .net "d", 0 0, L_0x55a15de6bf60;  alias, 1 drivers
v0x55a15d658210_0 .net "q", 0 0, L_0x55a15de6c240;  alias, 1 drivers
v0x55a15d658330_0 .net "q_bar", 0 0, L_0x55a15de6c2b0;  1 drivers
S_0x55a15d657180 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d656ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de6c070 .functor AND 1, L_0x55a15de6c420, L_0x55a15de6bf60, C4<1>, C4<1>;
L_0x55a15de6c180 .functor AND 1, L_0x55a15de6c420, L_0x55a15de6c3b0, C4<1>, C4<1>;
v0x55a15d657a90_0 .net "a", 0 0, L_0x55a15de6c070;  1 drivers
v0x55a15d657b50_0 .net "b", 0 0, L_0x55a15de6c180;  1 drivers
v0x55a15d657c20_0 .net "en", 0 0, L_0x55a15de6c420;  alias, 1 drivers
v0x55a15d657cf0_0 .net "q", 0 0, L_0x55a15de6c240;  alias, 1 drivers
v0x55a15d657dc0_0 .net "q_bar", 0 0, L_0x55a15de6c2b0;  alias, 1 drivers
v0x55a15d657eb0_0 .net "r", 0 0, L_0x55a15de6c3b0;  1 drivers
v0x55a15d657f50_0 .net "s", 0 0, L_0x55a15de6bf60;  alias, 1 drivers
S_0x55a15d657420 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d657180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de6c240 .functor NOR 1, L_0x55a15de6c180, L_0x55a15de6c2b0, C4<0>, C4<0>;
L_0x55a15de6c2b0 .functor NOR 1, L_0x55a15de6c070, L_0x55a15de6c240, C4<0>, C4<0>;
v0x55a15d6576b0_0 .net "q", 0 0, L_0x55a15de6c240;  alias, 1 drivers
v0x55a15d657790_0 .net "q_bar", 0 0, L_0x55a15de6c2b0;  alias, 1 drivers
v0x55a15d657850_0 .net "r", 0 0, L_0x55a15de6c180;  alias, 1 drivers
v0x55a15d657920_0 .net "s", 0 0, L_0x55a15de6c070;  alias, 1 drivers
S_0x55a15d658440 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d656c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de6c950 .functor NOT 1, L_0x55a15de6c240, C4<0>, C4<0>, C4<0>;
v0x55a15d659510_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d6595d0_0 .net "d", 0 0, L_0x55a15de6c240;  alias, 1 drivers
v0x55a15d659720_0 .net "q", 0 0, L_0x55a15de6c760;  alias, 1 drivers
v0x55a15d6597c0_0 .net "q_bar", 0 0, L_0x55a15de6c7d0;  alias, 1 drivers
S_0x55a15d6586a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d658440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de6c520 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de6c240, C4<1>, C4<1>;
L_0x55a15de6c6a0 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de6c950, C4<1>, C4<1>;
v0x55a15d658f60_0 .net "a", 0 0, L_0x55a15de6c520;  1 drivers
v0x55a15d659020_0 .net "b", 0 0, L_0x55a15de6c6a0;  1 drivers
v0x55a15d6590f0_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d6591c0_0 .net "q", 0 0, L_0x55a15de6c760;  alias, 1 drivers
v0x55a15d659290_0 .net "q_bar", 0 0, L_0x55a15de6c7d0;  alias, 1 drivers
v0x55a15d659380_0 .net "r", 0 0, L_0x55a15de6c950;  1 drivers
v0x55a15d659420_0 .net "s", 0 0, L_0x55a15de6c240;  alias, 1 drivers
S_0x55a15d6588f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d6586a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de6c760 .functor NOR 1, L_0x55a15de6c6a0, L_0x55a15de6c7d0, C4<0>, C4<0>;
L_0x55a15de6c7d0 .functor NOR 1, L_0x55a15de6c520, L_0x55a15de6c760, C4<0>, C4<0>;
v0x55a15d658b80_0 .net "q", 0 0, L_0x55a15de6c760;  alias, 1 drivers
v0x55a15d658c60_0 .net "q_bar", 0 0, L_0x55a15de6c7d0;  alias, 1 drivers
v0x55a15d658d20_0 .net "r", 0 0, L_0x55a15de6c6a0;  alias, 1 drivers
v0x55a15d658df0_0 .net "s", 0 0, L_0x55a15de6c520;  alias, 1 drivers
S_0x55a15d659d30 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d6569f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de6bdc0 .functor AND 1, L_0x55a15de6be30, L_0x55a15de6c760, C4<1>, C4<1>;
L_0x55a15de6be30 .functor NOT 1, L_0x55a15de6bd00, C4<0>, C4<0>, C4<0>;
L_0x55a15de6bef0 .functor AND 1, L_0x55a15de6bd00, L_0x55a15de73050, C4<1>, C4<1>;
L_0x55a15de6bf60 .functor OR 1, L_0x55a15de6bef0, L_0x55a15de6bdc0, C4<0>, C4<0>;
v0x55a15d659f90_0 .net *"_s1", 0 0, L_0x55a15de6be30;  1 drivers
v0x55a15d65a070_0 .net "in0", 0 0, L_0x55a15de6c760;  alias, 1 drivers
v0x55a15d65a1c0_0 .net "in1", 0 0, L_0x55a15de73050;  alias, 1 drivers
v0x55a15d65a260_0 .net "out", 0 0, L_0x55a15de6bf60;  alias, 1 drivers
v0x55a15d65a300_0 .net "s0", 0 0, L_0x55a15de6bd00;  alias, 1 drivers
v0x55a15d65a3a0_0 .net "w0", 0 0, L_0x55a15de6bdc0;  1 drivers
v0x55a15d65a460_0 .net "w1", 0 0, L_0x55a15de6bef0;  1 drivers
S_0x55a15d65ab20 .scope module, "obc[27]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de6c9c0 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d65e6d0_0 .net "a", 0 0, L_0x55a15de6cc20;  1 drivers
v0x55a15d65e820_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d65e8e0_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d65e980_0 .net "in", 0 0, L_0x55a15de72f70;  1 drivers
v0x55a15d65ea20_0 .net "out", 0 0, L_0x55a15de6d420;  1 drivers
v0x55a15d65eac0_0 .net "rw", 0 0, L_0x55a15de6c9c0;  1 drivers
v0x55a15d65eb60_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d65ad90 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d65ab20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de6d0e0 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d65da20_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d65dae0_0 .net "d", 0 0, L_0x55a15de6cc20;  alias, 1 drivers
v0x55a15d65dbf0_0 .net "q", 0 0, L_0x55a15de6d420;  alias, 1 drivers
v0x55a15d65dc90_0 .net "q0", 0 0, L_0x55a15de6cf00;  1 drivers
v0x55a15d65dd30_0 .net "q_bar", 0 0, L_0x55a15de6d490;  1 drivers
S_0x55a15d65b020 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d65ad90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de6d070 .functor NOT 1, L_0x55a15de6cc20, C4<0>, C4<0>, C4<0>;
v0x55a15d65c1b0_0 .net "clk", 0 0, L_0x55a15de6d0e0;  1 drivers
v0x55a15d65c270_0 .net "d", 0 0, L_0x55a15de6cc20;  alias, 1 drivers
v0x55a15d65c340_0 .net "q", 0 0, L_0x55a15de6cf00;  alias, 1 drivers
v0x55a15d65c460_0 .net "q_bar", 0 0, L_0x55a15de6cf70;  1 drivers
S_0x55a15d65b2b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d65b020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de6cd30 .functor AND 1, L_0x55a15de6d0e0, L_0x55a15de6cc20, C4<1>, C4<1>;
L_0x55a15de6ce40 .functor AND 1, L_0x55a15de6d0e0, L_0x55a15de6d070, C4<1>, C4<1>;
v0x55a15d65bbc0_0 .net "a", 0 0, L_0x55a15de6cd30;  1 drivers
v0x55a15d65bc80_0 .net "b", 0 0, L_0x55a15de6ce40;  1 drivers
v0x55a15d65bd50_0 .net "en", 0 0, L_0x55a15de6d0e0;  alias, 1 drivers
v0x55a15d65be20_0 .net "q", 0 0, L_0x55a15de6cf00;  alias, 1 drivers
v0x55a15d65bef0_0 .net "q_bar", 0 0, L_0x55a15de6cf70;  alias, 1 drivers
v0x55a15d65bfe0_0 .net "r", 0 0, L_0x55a15de6d070;  1 drivers
v0x55a15d65c080_0 .net "s", 0 0, L_0x55a15de6cc20;  alias, 1 drivers
S_0x55a15d65b550 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d65b2b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de6cf00 .functor NOR 1, L_0x55a15de6ce40, L_0x55a15de6cf70, C4<0>, C4<0>;
L_0x55a15de6cf70 .functor NOR 1, L_0x55a15de6cd30, L_0x55a15de6cf00, C4<0>, C4<0>;
v0x55a15d65b7e0_0 .net "q", 0 0, L_0x55a15de6cf00;  alias, 1 drivers
v0x55a15d65b8c0_0 .net "q_bar", 0 0, L_0x55a15de6cf70;  alias, 1 drivers
v0x55a15d65b980_0 .net "r", 0 0, L_0x55a15de6ce40;  alias, 1 drivers
v0x55a15d65ba50_0 .net "s", 0 0, L_0x55a15de6cd30;  alias, 1 drivers
S_0x55a15d65c570 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d65ad90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de6d610 .functor NOT 1, L_0x55a15de6cf00, C4<0>, C4<0>, C4<0>;
v0x55a15d65d640_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d65d700_0 .net "d", 0 0, L_0x55a15de6cf00;  alias, 1 drivers
v0x55a15d65d850_0 .net "q", 0 0, L_0x55a15de6d420;  alias, 1 drivers
v0x55a15d65d8f0_0 .net "q_bar", 0 0, L_0x55a15de6d490;  alias, 1 drivers
S_0x55a15d65c7d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d65c570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de6d1e0 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de6cf00, C4<1>, C4<1>;
L_0x55a15de6d360 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de6d610, C4<1>, C4<1>;
v0x55a15d65d090_0 .net "a", 0 0, L_0x55a15de6d1e0;  1 drivers
v0x55a15d65d150_0 .net "b", 0 0, L_0x55a15de6d360;  1 drivers
v0x55a15d65d220_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d65d2f0_0 .net "q", 0 0, L_0x55a15de6d420;  alias, 1 drivers
v0x55a15d65d3c0_0 .net "q_bar", 0 0, L_0x55a15de6d490;  alias, 1 drivers
v0x55a15d65d4b0_0 .net "r", 0 0, L_0x55a15de6d610;  1 drivers
v0x55a15d65d550_0 .net "s", 0 0, L_0x55a15de6cf00;  alias, 1 drivers
S_0x55a15d65ca20 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d65c7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de6d420 .functor NOR 1, L_0x55a15de6d360, L_0x55a15de6d490, C4<0>, C4<0>;
L_0x55a15de6d490 .functor NOR 1, L_0x55a15de6d1e0, L_0x55a15de6d420, C4<0>, C4<0>;
v0x55a15d65ccb0_0 .net "q", 0 0, L_0x55a15de6d420;  alias, 1 drivers
v0x55a15d65cd90_0 .net "q_bar", 0 0, L_0x55a15de6d490;  alias, 1 drivers
v0x55a15d65ce50_0 .net "r", 0 0, L_0x55a15de6d360;  alias, 1 drivers
v0x55a15d65cf20_0 .net "s", 0 0, L_0x55a15de6d1e0;  alias, 1 drivers
S_0x55a15d65de60 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d65ab20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de6ca80 .functor AND 1, L_0x55a15de6caf0, L_0x55a15de6d420, C4<1>, C4<1>;
L_0x55a15de6caf0 .functor NOT 1, L_0x55a15de6c9c0, C4<0>, C4<0>, C4<0>;
L_0x55a15de6cbb0 .functor AND 1, L_0x55a15de6c9c0, L_0x55a15de72f70, C4<1>, C4<1>;
L_0x55a15de6cc20 .functor OR 1, L_0x55a15de6cbb0, L_0x55a15de6ca80, C4<0>, C4<0>;
v0x55a15d65e0c0_0 .net *"_s1", 0 0, L_0x55a15de6caf0;  1 drivers
v0x55a15d65e1a0_0 .net "in0", 0 0, L_0x55a15de6d420;  alias, 1 drivers
v0x55a15d65e2f0_0 .net "in1", 0 0, L_0x55a15de72f70;  alias, 1 drivers
v0x55a15d65e390_0 .net "out", 0 0, L_0x55a15de6cc20;  alias, 1 drivers
v0x55a15d65e430_0 .net "s0", 0 0, L_0x55a15de6c9c0;  alias, 1 drivers
v0x55a15d65e4d0_0 .net "w0", 0 0, L_0x55a15de6ca80;  1 drivers
v0x55a15d65e590_0 .net "w1", 0 0, L_0x55a15de6cbb0;  1 drivers
S_0x55a15d65ec50 .scope module, "obc[28]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de6d680 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d662800_0 .net "a", 0 0, L_0x55a15de6d8e0;  1 drivers
v0x55a15d662950_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d662a10_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d662ab0_0 .net "in", 0 0, L_0x55a15de731e0;  1 drivers
v0x55a15d662b50_0 .net "out", 0 0, L_0x55a15de6e0e0;  1 drivers
v0x55a15d662bf0_0 .net "rw", 0 0, L_0x55a15de6d680;  1 drivers
v0x55a15d662c90_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d65eec0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d65ec50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de6dda0 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d661b50_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d661c10_0 .net "d", 0 0, L_0x55a15de6d8e0;  alias, 1 drivers
v0x55a15d661d20_0 .net "q", 0 0, L_0x55a15de6e0e0;  alias, 1 drivers
v0x55a15d661dc0_0 .net "q0", 0 0, L_0x55a15de6dbc0;  1 drivers
v0x55a15d661e60_0 .net "q_bar", 0 0, L_0x55a15de6e150;  1 drivers
S_0x55a15d65f150 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d65eec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de6dd30 .functor NOT 1, L_0x55a15de6d8e0, C4<0>, C4<0>, C4<0>;
v0x55a15d6602e0_0 .net "clk", 0 0, L_0x55a15de6dda0;  1 drivers
v0x55a15d6603a0_0 .net "d", 0 0, L_0x55a15de6d8e0;  alias, 1 drivers
v0x55a15d660470_0 .net "q", 0 0, L_0x55a15de6dbc0;  alias, 1 drivers
v0x55a15d660590_0 .net "q_bar", 0 0, L_0x55a15de6dc30;  1 drivers
S_0x55a15d65f3e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d65f150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de6d9f0 .functor AND 1, L_0x55a15de6dda0, L_0x55a15de6d8e0, C4<1>, C4<1>;
L_0x55a15de6db00 .functor AND 1, L_0x55a15de6dda0, L_0x55a15de6dd30, C4<1>, C4<1>;
v0x55a15d65fcf0_0 .net "a", 0 0, L_0x55a15de6d9f0;  1 drivers
v0x55a15d65fdb0_0 .net "b", 0 0, L_0x55a15de6db00;  1 drivers
v0x55a15d65fe80_0 .net "en", 0 0, L_0x55a15de6dda0;  alias, 1 drivers
v0x55a15d65ff50_0 .net "q", 0 0, L_0x55a15de6dbc0;  alias, 1 drivers
v0x55a15d660020_0 .net "q_bar", 0 0, L_0x55a15de6dc30;  alias, 1 drivers
v0x55a15d660110_0 .net "r", 0 0, L_0x55a15de6dd30;  1 drivers
v0x55a15d6601b0_0 .net "s", 0 0, L_0x55a15de6d8e0;  alias, 1 drivers
S_0x55a15d65f680 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d65f3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de6dbc0 .functor NOR 1, L_0x55a15de6db00, L_0x55a15de6dc30, C4<0>, C4<0>;
L_0x55a15de6dc30 .functor NOR 1, L_0x55a15de6d9f0, L_0x55a15de6dbc0, C4<0>, C4<0>;
v0x55a15d65f910_0 .net "q", 0 0, L_0x55a15de6dbc0;  alias, 1 drivers
v0x55a15d65f9f0_0 .net "q_bar", 0 0, L_0x55a15de6dc30;  alias, 1 drivers
v0x55a15d65fab0_0 .net "r", 0 0, L_0x55a15de6db00;  alias, 1 drivers
v0x55a15d65fb80_0 .net "s", 0 0, L_0x55a15de6d9f0;  alias, 1 drivers
S_0x55a15d6606a0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d65eec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de6e2d0 .functor NOT 1, L_0x55a15de6dbc0, C4<0>, C4<0>, C4<0>;
v0x55a15d661770_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d661830_0 .net "d", 0 0, L_0x55a15de6dbc0;  alias, 1 drivers
v0x55a15d661980_0 .net "q", 0 0, L_0x55a15de6e0e0;  alias, 1 drivers
v0x55a15d661a20_0 .net "q_bar", 0 0, L_0x55a15de6e150;  alias, 1 drivers
S_0x55a15d660900 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d6606a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de6dea0 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de6dbc0, C4<1>, C4<1>;
L_0x55a15de6e020 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de6e2d0, C4<1>, C4<1>;
v0x55a15d6611c0_0 .net "a", 0 0, L_0x55a15de6dea0;  1 drivers
v0x55a15d661280_0 .net "b", 0 0, L_0x55a15de6e020;  1 drivers
v0x55a15d661350_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d661420_0 .net "q", 0 0, L_0x55a15de6e0e0;  alias, 1 drivers
v0x55a15d6614f0_0 .net "q_bar", 0 0, L_0x55a15de6e150;  alias, 1 drivers
v0x55a15d6615e0_0 .net "r", 0 0, L_0x55a15de6e2d0;  1 drivers
v0x55a15d661680_0 .net "s", 0 0, L_0x55a15de6dbc0;  alias, 1 drivers
S_0x55a15d660b50 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d660900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de6e0e0 .functor NOR 1, L_0x55a15de6e020, L_0x55a15de6e150, C4<0>, C4<0>;
L_0x55a15de6e150 .functor NOR 1, L_0x55a15de6dea0, L_0x55a15de6e0e0, C4<0>, C4<0>;
v0x55a15d660de0_0 .net "q", 0 0, L_0x55a15de6e0e0;  alias, 1 drivers
v0x55a15d660ec0_0 .net "q_bar", 0 0, L_0x55a15de6e150;  alias, 1 drivers
v0x55a15d660f80_0 .net "r", 0 0, L_0x55a15de6e020;  alias, 1 drivers
v0x55a15d661050_0 .net "s", 0 0, L_0x55a15de6dea0;  alias, 1 drivers
S_0x55a15d661f90 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d65ec50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de6d740 .functor AND 1, L_0x55a15de6d7b0, L_0x55a15de6e0e0, C4<1>, C4<1>;
L_0x55a15de6d7b0 .functor NOT 1, L_0x55a15de6d680, C4<0>, C4<0>, C4<0>;
L_0x55a15de6d870 .functor AND 1, L_0x55a15de6d680, L_0x55a15de731e0, C4<1>, C4<1>;
L_0x55a15de6d8e0 .functor OR 1, L_0x55a15de6d870, L_0x55a15de6d740, C4<0>, C4<0>;
v0x55a15d6621f0_0 .net *"_s1", 0 0, L_0x55a15de6d7b0;  1 drivers
v0x55a15d6622d0_0 .net "in0", 0 0, L_0x55a15de6e0e0;  alias, 1 drivers
v0x55a15d662420_0 .net "in1", 0 0, L_0x55a15de731e0;  alias, 1 drivers
v0x55a15d6624c0_0 .net "out", 0 0, L_0x55a15de6d8e0;  alias, 1 drivers
v0x55a15d662560_0 .net "s0", 0 0, L_0x55a15de6d680;  alias, 1 drivers
v0x55a15d662600_0 .net "w0", 0 0, L_0x55a15de6d740;  1 drivers
v0x55a15d6626c0_0 .net "w1", 0 0, L_0x55a15de6d870;  1 drivers
S_0x55a15d662d80 .scope module, "obc[29]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de6e340 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d666930_0 .net "a", 0 0, L_0x55a15de6edb0;  1 drivers
v0x55a15d666a80_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d666b40_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d666be0_0 .net "in", 0 0, L_0x55a15de730f0;  1 drivers
v0x55a15d666c80_0 .net "out", 0 0, L_0x55a15de6f5b0;  1 drivers
v0x55a15d666d20_0 .net "rw", 0 0, L_0x55a15de6e340;  1 drivers
v0x55a15d666dc0_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d662ff0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d662d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de6f270 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d665c80_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d665d40_0 .net "d", 0 0, L_0x55a15de6edb0;  alias, 1 drivers
v0x55a15d665e50_0 .net "q", 0 0, L_0x55a15de6f5b0;  alias, 1 drivers
v0x55a15d665ef0_0 .net "q0", 0 0, L_0x55a15de6f090;  1 drivers
v0x55a15d665f90_0 .net "q_bar", 0 0, L_0x55a15de6f620;  1 drivers
S_0x55a15d663280 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d662ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de6f200 .functor NOT 1, L_0x55a15de6edb0, C4<0>, C4<0>, C4<0>;
v0x55a15d664410_0 .net "clk", 0 0, L_0x55a15de6f270;  1 drivers
v0x55a15d6644d0_0 .net "d", 0 0, L_0x55a15de6edb0;  alias, 1 drivers
v0x55a15d6645a0_0 .net "q", 0 0, L_0x55a15de6f090;  alias, 1 drivers
v0x55a15d6646c0_0 .net "q_bar", 0 0, L_0x55a15de6f100;  1 drivers
S_0x55a15d663510 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d663280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de6eec0 .functor AND 1, L_0x55a15de6f270, L_0x55a15de6edb0, C4<1>, C4<1>;
L_0x55a15de6efd0 .functor AND 1, L_0x55a15de6f270, L_0x55a15de6f200, C4<1>, C4<1>;
v0x55a15d663e20_0 .net "a", 0 0, L_0x55a15de6eec0;  1 drivers
v0x55a15d663ee0_0 .net "b", 0 0, L_0x55a15de6efd0;  1 drivers
v0x55a15d663fb0_0 .net "en", 0 0, L_0x55a15de6f270;  alias, 1 drivers
v0x55a15d664080_0 .net "q", 0 0, L_0x55a15de6f090;  alias, 1 drivers
v0x55a15d664150_0 .net "q_bar", 0 0, L_0x55a15de6f100;  alias, 1 drivers
v0x55a15d664240_0 .net "r", 0 0, L_0x55a15de6f200;  1 drivers
v0x55a15d6642e0_0 .net "s", 0 0, L_0x55a15de6edb0;  alias, 1 drivers
S_0x55a15d6637b0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d663510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de6f090 .functor NOR 1, L_0x55a15de6efd0, L_0x55a15de6f100, C4<0>, C4<0>;
L_0x55a15de6f100 .functor NOR 1, L_0x55a15de6eec0, L_0x55a15de6f090, C4<0>, C4<0>;
v0x55a15d663a40_0 .net "q", 0 0, L_0x55a15de6f090;  alias, 1 drivers
v0x55a15d663b20_0 .net "q_bar", 0 0, L_0x55a15de6f100;  alias, 1 drivers
v0x55a15d663be0_0 .net "r", 0 0, L_0x55a15de6efd0;  alias, 1 drivers
v0x55a15d663cb0_0 .net "s", 0 0, L_0x55a15de6eec0;  alias, 1 drivers
S_0x55a15d6647d0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d662ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de6f7a0 .functor NOT 1, L_0x55a15de6f090, C4<0>, C4<0>, C4<0>;
v0x55a15d6658a0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d665960_0 .net "d", 0 0, L_0x55a15de6f090;  alias, 1 drivers
v0x55a15d665ab0_0 .net "q", 0 0, L_0x55a15de6f5b0;  alias, 1 drivers
v0x55a15d665b50_0 .net "q_bar", 0 0, L_0x55a15de6f620;  alias, 1 drivers
S_0x55a15d664a30 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d6647d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de6f370 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de6f090, C4<1>, C4<1>;
L_0x55a15de6f4f0 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de6f7a0, C4<1>, C4<1>;
v0x55a15d6652f0_0 .net "a", 0 0, L_0x55a15de6f370;  1 drivers
v0x55a15d6653b0_0 .net "b", 0 0, L_0x55a15de6f4f0;  1 drivers
v0x55a15d665480_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d665550_0 .net "q", 0 0, L_0x55a15de6f5b0;  alias, 1 drivers
v0x55a15d665620_0 .net "q_bar", 0 0, L_0x55a15de6f620;  alias, 1 drivers
v0x55a15d665710_0 .net "r", 0 0, L_0x55a15de6f7a0;  1 drivers
v0x55a15d6657b0_0 .net "s", 0 0, L_0x55a15de6f090;  alias, 1 drivers
S_0x55a15d664c80 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d664a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de6f5b0 .functor NOR 1, L_0x55a15de6f4f0, L_0x55a15de6f620, C4<0>, C4<0>;
L_0x55a15de6f620 .functor NOR 1, L_0x55a15de6f370, L_0x55a15de6f5b0, C4<0>, C4<0>;
v0x55a15d664f10_0 .net "q", 0 0, L_0x55a15de6f5b0;  alias, 1 drivers
v0x55a15d664ff0_0 .net "q_bar", 0 0, L_0x55a15de6f620;  alias, 1 drivers
v0x55a15d6650b0_0 .net "r", 0 0, L_0x55a15de6f4f0;  alias, 1 drivers
v0x55a15d665180_0 .net "s", 0 0, L_0x55a15de6f370;  alias, 1 drivers
S_0x55a15d6660c0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d662d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de6ec10 .functor AND 1, L_0x55a15de6ec80, L_0x55a15de6f5b0, C4<1>, C4<1>;
L_0x55a15de6ec80 .functor NOT 1, L_0x55a15de6e340, C4<0>, C4<0>, C4<0>;
L_0x55a15de6ed40 .functor AND 1, L_0x55a15de6e340, L_0x55a15de730f0, C4<1>, C4<1>;
L_0x55a15de6edb0 .functor OR 1, L_0x55a15de6ed40, L_0x55a15de6ec10, C4<0>, C4<0>;
v0x55a15d666320_0 .net *"_s1", 0 0, L_0x55a15de6ec80;  1 drivers
v0x55a15d666400_0 .net "in0", 0 0, L_0x55a15de6f5b0;  alias, 1 drivers
v0x55a15d666550_0 .net "in1", 0 0, L_0x55a15de730f0;  alias, 1 drivers
v0x55a15d6665f0_0 .net "out", 0 0, L_0x55a15de6edb0;  alias, 1 drivers
v0x55a15d666690_0 .net "s0", 0 0, L_0x55a15de6e340;  alias, 1 drivers
v0x55a15d666730_0 .net "w0", 0 0, L_0x55a15de6ec10;  1 drivers
v0x55a15d6667f0_0 .net "w1", 0 0, L_0x55a15de6ed40;  1 drivers
S_0x55a15d666eb0 .scope module, "obc[30]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de6f810 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d66aa60_0 .net "a", 0 0, L_0x55a15de6fa70;  1 drivers
v0x55a15d66abb0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d66ac70_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d66ad10_0 .net "in", 0 0, L_0x55a15de73380;  1 drivers
v0x55a15d66adb0_0 .net "out", 0 0, L_0x55a15de70270;  1 drivers
v0x55a15d66ae50_0 .net "rw", 0 0, L_0x55a15de6f810;  1 drivers
v0x55a15d66aef0_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d667120 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d666eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de6ff30 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d669db0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d669e70_0 .net "d", 0 0, L_0x55a15de6fa70;  alias, 1 drivers
v0x55a15d669f80_0 .net "q", 0 0, L_0x55a15de70270;  alias, 1 drivers
v0x55a15d66a020_0 .net "q0", 0 0, L_0x55a15de6fd50;  1 drivers
v0x55a15d66a0c0_0 .net "q_bar", 0 0, L_0x55a15de702e0;  1 drivers
S_0x55a15d6673b0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d667120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de6fec0 .functor NOT 1, L_0x55a15de6fa70, C4<0>, C4<0>, C4<0>;
v0x55a15d668540_0 .net "clk", 0 0, L_0x55a15de6ff30;  1 drivers
v0x55a15d668600_0 .net "d", 0 0, L_0x55a15de6fa70;  alias, 1 drivers
v0x55a15d6686d0_0 .net "q", 0 0, L_0x55a15de6fd50;  alias, 1 drivers
v0x55a15d6687f0_0 .net "q_bar", 0 0, L_0x55a15de6fdc0;  1 drivers
S_0x55a15d667640 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d6673b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de6fb80 .functor AND 1, L_0x55a15de6ff30, L_0x55a15de6fa70, C4<1>, C4<1>;
L_0x55a15de6fc90 .functor AND 1, L_0x55a15de6ff30, L_0x55a15de6fec0, C4<1>, C4<1>;
v0x55a15d667f50_0 .net "a", 0 0, L_0x55a15de6fb80;  1 drivers
v0x55a15d668010_0 .net "b", 0 0, L_0x55a15de6fc90;  1 drivers
v0x55a15d6680e0_0 .net "en", 0 0, L_0x55a15de6ff30;  alias, 1 drivers
v0x55a15d6681b0_0 .net "q", 0 0, L_0x55a15de6fd50;  alias, 1 drivers
v0x55a15d668280_0 .net "q_bar", 0 0, L_0x55a15de6fdc0;  alias, 1 drivers
v0x55a15d668370_0 .net "r", 0 0, L_0x55a15de6fec0;  1 drivers
v0x55a15d668410_0 .net "s", 0 0, L_0x55a15de6fa70;  alias, 1 drivers
S_0x55a15d6678e0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d667640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de6fd50 .functor NOR 1, L_0x55a15de6fc90, L_0x55a15de6fdc0, C4<0>, C4<0>;
L_0x55a15de6fdc0 .functor NOR 1, L_0x55a15de6fb80, L_0x55a15de6fd50, C4<0>, C4<0>;
v0x55a15d667b70_0 .net "q", 0 0, L_0x55a15de6fd50;  alias, 1 drivers
v0x55a15d667c50_0 .net "q_bar", 0 0, L_0x55a15de6fdc0;  alias, 1 drivers
v0x55a15d667d10_0 .net "r", 0 0, L_0x55a15de6fc90;  alias, 1 drivers
v0x55a15d667de0_0 .net "s", 0 0, L_0x55a15de6fb80;  alias, 1 drivers
S_0x55a15d668900 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d667120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de70460 .functor NOT 1, L_0x55a15de6fd50, C4<0>, C4<0>, C4<0>;
v0x55a15d6699d0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d669a90_0 .net "d", 0 0, L_0x55a15de6fd50;  alias, 1 drivers
v0x55a15d669be0_0 .net "q", 0 0, L_0x55a15de70270;  alias, 1 drivers
v0x55a15d669c80_0 .net "q_bar", 0 0, L_0x55a15de702e0;  alias, 1 drivers
S_0x55a15d668b60 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d668900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de70030 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de6fd50, C4<1>, C4<1>;
L_0x55a15de701b0 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de70460, C4<1>, C4<1>;
v0x55a15d669420_0 .net "a", 0 0, L_0x55a15de70030;  1 drivers
v0x55a15d6694e0_0 .net "b", 0 0, L_0x55a15de701b0;  1 drivers
v0x55a15d6695b0_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d669680_0 .net "q", 0 0, L_0x55a15de70270;  alias, 1 drivers
v0x55a15d669750_0 .net "q_bar", 0 0, L_0x55a15de702e0;  alias, 1 drivers
v0x55a15d669840_0 .net "r", 0 0, L_0x55a15de70460;  1 drivers
v0x55a15d6698e0_0 .net "s", 0 0, L_0x55a15de6fd50;  alias, 1 drivers
S_0x55a15d668db0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d668b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de70270 .functor NOR 1, L_0x55a15de701b0, L_0x55a15de702e0, C4<0>, C4<0>;
L_0x55a15de702e0 .functor NOR 1, L_0x55a15de70030, L_0x55a15de70270, C4<0>, C4<0>;
v0x55a15d669040_0 .net "q", 0 0, L_0x55a15de70270;  alias, 1 drivers
v0x55a15d669120_0 .net "q_bar", 0 0, L_0x55a15de702e0;  alias, 1 drivers
v0x55a15d6691e0_0 .net "r", 0 0, L_0x55a15de701b0;  alias, 1 drivers
v0x55a15d6692b0_0 .net "s", 0 0, L_0x55a15de70030;  alias, 1 drivers
S_0x55a15d66a1f0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d666eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de6f8d0 .functor AND 1, L_0x55a15de6f940, L_0x55a15de70270, C4<1>, C4<1>;
L_0x55a15de6f940 .functor NOT 1, L_0x55a15de6f810, C4<0>, C4<0>, C4<0>;
L_0x55a15de6fa00 .functor AND 1, L_0x55a15de6f810, L_0x55a15de73380, C4<1>, C4<1>;
L_0x55a15de6fa70 .functor OR 1, L_0x55a15de6fa00, L_0x55a15de6f8d0, C4<0>, C4<0>;
v0x55a15d66a450_0 .net *"_s1", 0 0, L_0x55a15de6f940;  1 drivers
v0x55a15d66a530_0 .net "in0", 0 0, L_0x55a15de70270;  alias, 1 drivers
v0x55a15d66a680_0 .net "in1", 0 0, L_0x55a15de73380;  alias, 1 drivers
v0x55a15d66a720_0 .net "out", 0 0, L_0x55a15de6fa70;  alias, 1 drivers
v0x55a15d66a7c0_0 .net "s0", 0 0, L_0x55a15de6f810;  alias, 1 drivers
v0x55a15d66a860_0 .net "w0", 0 0, L_0x55a15de6f8d0;  1 drivers
v0x55a15d66a920_0 .net "w1", 0 0, L_0x55a15de6fa00;  1 drivers
S_0x55a15d66afe0 .scope module, "obc[31]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d5eb940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de704d0 .functor AND 1, L_0x55a15de05830, L_0x7f555abed180, C4<1>, C4<1>;
v0x55a15d66eb90_0 .net "a", 0 0, L_0x55a15de70f40;  1 drivers
v0x55a15d66ece0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d66eda0_0 .net "en", 0 0, L_0x7f555abed180;  alias, 1 drivers
v0x55a15d66ee40_0 .net "in", 0 0, L_0x55a15de73280;  1 drivers
v0x55a15d66eee0_0 .net "out", 0 0, L_0x55a15de71740;  1 drivers
v0x55a15d66ef80_0 .net "rw", 0 0, L_0x55a15de704d0;  1 drivers
v0x55a15d66f020_0 .net "write", 0 0, L_0x55a15de05830;  alias, 1 drivers
S_0x55a15d66b250 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d66afe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de71400 .functor NOT 1, v0x55a15d670c70_0, C4<0>, C4<0>, C4<0>;
v0x55a15d66dee0_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d66dfa0_0 .net "d", 0 0, L_0x55a15de70f40;  alias, 1 drivers
v0x55a15d66e0b0_0 .net "q", 0 0, L_0x55a15de71740;  alias, 1 drivers
v0x55a15d66e150_0 .net "q0", 0 0, L_0x55a15de71220;  1 drivers
v0x55a15d66e1f0_0 .net "q_bar", 0 0, L_0x55a15de717b0;  1 drivers
S_0x55a15d66b4e0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d66b250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de71390 .functor NOT 1, L_0x55a15de70f40, C4<0>, C4<0>, C4<0>;
v0x55a15d66c670_0 .net "clk", 0 0, L_0x55a15de71400;  1 drivers
v0x55a15d66c730_0 .net "d", 0 0, L_0x55a15de70f40;  alias, 1 drivers
v0x55a15d66c800_0 .net "q", 0 0, L_0x55a15de71220;  alias, 1 drivers
v0x55a15d66c920_0 .net "q_bar", 0 0, L_0x55a15de71290;  1 drivers
S_0x55a15d66b770 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d66b4e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de71050 .functor AND 1, L_0x55a15de71400, L_0x55a15de70f40, C4<1>, C4<1>;
L_0x55a15de71160 .functor AND 1, L_0x55a15de71400, L_0x55a15de71390, C4<1>, C4<1>;
v0x55a15d66c080_0 .net "a", 0 0, L_0x55a15de71050;  1 drivers
v0x55a15d66c140_0 .net "b", 0 0, L_0x55a15de71160;  1 drivers
v0x55a15d66c210_0 .net "en", 0 0, L_0x55a15de71400;  alias, 1 drivers
v0x55a15d66c2e0_0 .net "q", 0 0, L_0x55a15de71220;  alias, 1 drivers
v0x55a15d66c3b0_0 .net "q_bar", 0 0, L_0x55a15de71290;  alias, 1 drivers
v0x55a15d66c4a0_0 .net "r", 0 0, L_0x55a15de71390;  1 drivers
v0x55a15d66c540_0 .net "s", 0 0, L_0x55a15de70f40;  alias, 1 drivers
S_0x55a15d66ba10 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d66b770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de71220 .functor NOR 1, L_0x55a15de71160, L_0x55a15de71290, C4<0>, C4<0>;
L_0x55a15de71290 .functor NOR 1, L_0x55a15de71050, L_0x55a15de71220, C4<0>, C4<0>;
v0x55a15d66bca0_0 .net "q", 0 0, L_0x55a15de71220;  alias, 1 drivers
v0x55a15d66bd80_0 .net "q_bar", 0 0, L_0x55a15de71290;  alias, 1 drivers
v0x55a15d66be40_0 .net "r", 0 0, L_0x55a15de71160;  alias, 1 drivers
v0x55a15d66bf10_0 .net "s", 0 0, L_0x55a15de71050;  alias, 1 drivers
S_0x55a15d66ca30 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d66b250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de71930 .functor NOT 1, L_0x55a15de71220, C4<0>, C4<0>, C4<0>;
v0x55a15d66db00_0 .net "clk", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d66dbc0_0 .net "d", 0 0, L_0x55a15de71220;  alias, 1 drivers
v0x55a15d66dd10_0 .net "q", 0 0, L_0x55a15de71740;  alias, 1 drivers
v0x55a15d66ddb0_0 .net "q_bar", 0 0, L_0x55a15de717b0;  alias, 1 drivers
S_0x55a15d66cc90 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d66ca30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de71500 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de71220, C4<1>, C4<1>;
L_0x55a15de71680 .functor AND 1, v0x55a15d670c70_0, L_0x55a15de71930, C4<1>, C4<1>;
v0x55a15d66d550_0 .net "a", 0 0, L_0x55a15de71500;  1 drivers
v0x55a15d66d610_0 .net "b", 0 0, L_0x55a15de71680;  1 drivers
v0x55a15d66d6e0_0 .net "en", 0 0, v0x55a15d670c70_0;  alias, 1 drivers
v0x55a15d66d7b0_0 .net "q", 0 0, L_0x55a15de71740;  alias, 1 drivers
v0x55a15d66d880_0 .net "q_bar", 0 0, L_0x55a15de717b0;  alias, 1 drivers
v0x55a15d66d970_0 .net "r", 0 0, L_0x55a15de71930;  1 drivers
v0x55a15d66da10_0 .net "s", 0 0, L_0x55a15de71220;  alias, 1 drivers
S_0x55a15d66cee0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d66cc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de71740 .functor NOR 1, L_0x55a15de71680, L_0x55a15de717b0, C4<0>, C4<0>;
L_0x55a15de717b0 .functor NOR 1, L_0x55a15de71500, L_0x55a15de71740, C4<0>, C4<0>;
v0x55a15d66d170_0 .net "q", 0 0, L_0x55a15de71740;  alias, 1 drivers
v0x55a15d66d250_0 .net "q_bar", 0 0, L_0x55a15de717b0;  alias, 1 drivers
v0x55a15d66d310_0 .net "r", 0 0, L_0x55a15de71680;  alias, 1 drivers
v0x55a15d66d3e0_0 .net "s", 0 0, L_0x55a15de71500;  alias, 1 drivers
S_0x55a15d66e320 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d66afe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de70da0 .functor AND 1, L_0x55a15de70e10, L_0x55a15de71740, C4<1>, C4<1>;
L_0x55a15de70e10 .functor NOT 1, L_0x55a15de704d0, C4<0>, C4<0>, C4<0>;
L_0x55a15de70ed0 .functor AND 1, L_0x55a15de704d0, L_0x55a15de73280, C4<1>, C4<1>;
L_0x55a15de70f40 .functor OR 1, L_0x55a15de70ed0, L_0x55a15de70da0, C4<0>, C4<0>;
v0x55a15d66e580_0 .net *"_s1", 0 0, L_0x55a15de70e10;  1 drivers
v0x55a15d66e660_0 .net "in0", 0 0, L_0x55a15de71740;  alias, 1 drivers
v0x55a15d66e7b0_0 .net "in1", 0 0, L_0x55a15de73280;  alias, 1 drivers
v0x55a15d66e850_0 .net "out", 0 0, L_0x55a15de70f40;  alias, 1 drivers
v0x55a15d66e8f0_0 .net "s0", 0 0, L_0x55a15de704d0;  alias, 1 drivers
v0x55a15d66e990_0 .net "w0", 0 0, L_0x55a15de70da0;  1 drivers
v0x55a15d66ea50_0 .net "w1", 0 0, L_0x55a15de70ed0;  1 drivers
S_0x55a15d3a72b0 .scope module, "RAM8_32BIT_TB" "RAM8_32BIT_TB" 50 1;
 .timescale 0 0;
v0x55a15dc8f1e0_0 .var "address", 2 0;
v0x55a15dc8f2c0_0 .var "clk", 0 0;
v0x55a15dc8f360_0 .var "en", 0 0;
v0x55a15dc8f400_0 .var "in", 31 0;
v0x55a15dc8f4a0_0 .net "out", 31 0, L_0x55a15e03f990;  1 drivers
v0x55a15dc8f5e0_0 .var "write", 0 0;
S_0x55a15d671110 .scope module, "ram0" "RAM8_32BIT" 50 6, 51 1 0, S_0x55a15d3a72b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 3 "address"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "en"
v0x55a15dc8ca50_0 .net "OUT0", 31 0, L_0x55a15dfb0810;  1 drivers
v0x55a15dc8cb80_0 .net "OUT1", 31 0, L_0x55a15dfd0ec0;  1 drivers
v0x55a15dc8cc90_0 .net "OUT2", 31 0, L_0x55a15dfd88f0;  1 drivers
v0x55a15dc8cd80_0 .net "OUT3", 31 0, L_0x55a15dfe0320;  1 drivers
v0x55a15dc8ce90_0 .net "OUT4", 31 0, L_0x55a15dfe7d50;  1 drivers
v0x55a15dc8cff0_0 .net "OUT5", 31 0, L_0x55a15dfef780;  1 drivers
v0x55a15dc8d100_0 .net "OUT6", 31 0, L_0x55a15dff71b0;  1 drivers
v0x55a15dc8d210_0 .net "OUT7", 31 0, L_0x55a15dffebe0;  1 drivers
v0x55a15dc8d320_0 .net "address", 2 0, v0x55a15dc8f1e0_0;  1 drivers
v0x55a15dc8d490_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  1 drivers
v0x55a15dc8d530_0 .net "en", 0 0, v0x55a15dc8f360_0;  1 drivers
v0x55a15dc8d5d0_0 .net "in", 31 0, v0x55a15dc8f400_0;  1 drivers
v0x55a15dc8d690_0 .net "out", 31 0, L_0x55a15e03f990;  alias, 1 drivers
v0x55a15dc8d750_0 .net "out0", 31 0, L_0x55a15de91c90;  1 drivers
v0x55a15dc8d840_0 .net "out1", 31 0, L_0x55a15deb0c90;  1 drivers
v0x55a15dc8d950_0 .net "out10", 31 0, L_0x55a15e01b490;  1 drivers
v0x55a15dc8da60_0 .net "out11", 31 0, L_0x55a15e0245d0;  1 drivers
v0x55a15dc8dc80_0 .net "out12", 31 0, L_0x55a15e02d710;  1 drivers
v0x55a15dc8dd90_0 .net "out13", 31 0, L_0x55a15e036850;  1 drivers
v0x55a15dc8dea0_0 .net "out2", 31 0, L_0x55a15ded0440;  1 drivers
v0x55a15dc8dfb0_0 .net "out3", 31 0, L_0x55a15deef6a0;  1 drivers
v0x55a15dc8e0c0_0 .net "out4", 31 0, L_0x55a15df0ea60;  1 drivers
v0x55a15dc8e1d0_0 .net "out5", 31 0, L_0x55a15df2d620;  1 drivers
v0x55a15dc8e2e0_0 .net "out6", 31 0, L_0x55a15df4bd10;  1 drivers
v0x55a15dc8e3f0_0 .net "out7", 31 0, L_0x55a15df6b5d0;  1 drivers
v0x55a15dc8e500_0 .net "out8", 31 0, L_0x55a15e009210;  1 drivers
v0x55a15dc8e610_0 .net "out9", 31 0, L_0x55a15e012350;  1 drivers
v0x55a15dc8e720_0 .net "sx0", 31 0, L_0x55a15df74700;  1 drivers
v0x55a15dc8e830_0 .net "sx1", 31 0, L_0x55a15df7f920;  1 drivers
v0x55a15dc8e940_0 .net "sx2", 31 0, L_0x55a15df8a8f0;  1 drivers
v0x55a15dc8ea50_0 .net "sx3", 31 0, L_0x55a15df958f0;  1 drivers
v0x55a15dc8eb60_0 .net "sx4", 31 0, L_0x55a15dfa0900;  1 drivers
v0x55a15dc8ec70_0 .net "sx5", 31 0, L_0x55a15dfab900;  1 drivers
v0x55a15dc8ed80_0 .net "sx6", 31 0, L_0x55a15dfb68b0;  1 drivers
v0x55a15dc8ee90_0 .net "sx7", 31 0, L_0x55a15dfc1d50;  1 drivers
v0x55a15dc8efa0_0 .net "tmp", 0 7, L_0x55a15de74200;  1 drivers
v0x55a15dc8f080_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  1 drivers
LS_0x55a15de74200_0_0 .concat8 [ 1 1 1 1], L_0x55a15de74140, L_0x55a15de73f80, L_0x55a15de73ec0, L_0x55a15de73d90;
LS_0x55a15de74200_0_4 .concat8 [ 1 1 1 1], L_0x55a15de73d20, L_0x55a15de73bb0, L_0x55a15de73b40, L_0x55a15de739d0;
L_0x55a15de74200 .concat8 [ 4 4 0 0], LS_0x55a15de74200_0_0, LS_0x55a15de74200_0_4;
L_0x55a15de742f0 .part v0x55a15dc8f1e0_0, 2, 1;
L_0x55a15de74420 .part v0x55a15dc8f1e0_0, 1, 1;
L_0x55a15de744c0 .part v0x55a15dc8f1e0_0, 0, 1;
L_0x55a15de936d0 .part L_0x55a15de74200, 7, 1;
L_0x55a15deb2ee0 .part L_0x55a15de74200, 6, 1;
L_0x55a15ded1ec0 .part L_0x55a15de74200, 5, 1;
L_0x55a15deb2420 .part L_0x55a15de74200, 4, 1;
L_0x55a15df104a0 .part L_0x55a15de74200, 3, 1;
L_0x55a15df2f060 .part L_0x55a15de74200, 2, 1;
L_0x55a15df4d730 .part L_0x55a15de74200, 1, 1;
L_0x55a15def10e0 .part L_0x55a15de74200, 0, 1;
L_0x55a15df79330 .part L_0x55a15de74200, 7, 1;
L_0x55a15df84330 .part L_0x55a15de74200, 6, 1;
L_0x55a15df8f300 .part L_0x55a15de74200, 5, 1;
L_0x55a15df9a300 .part L_0x55a15de74200, 4, 1;
L_0x55a15dfa5310 .part L_0x55a15de74200, 3, 1;
L_0x55a15dfb0310 .part L_0x55a15de74200, 2, 1;
L_0x55a15dfbb380 .part L_0x55a15de74200, 1, 1;
L_0x55a15dfc6710 .part L_0x55a15de74200, 0, 1;
S_0x55a15d6713a0 .scope module, "and0" "AND_32BIT" 51 27, 52 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in0"
    .port_info 2 /INPUT 32 "in1"
v0x55a15d67d3c0_0 .net "in0", 31 0, L_0x55a15df74700;  alias, 1 drivers
v0x55a15d67d4a0_0 .net "in1", 31 0, L_0x55a15de91c90;  alias, 1 drivers
v0x55a15d67d580_0 .net "out", 31 0, L_0x55a15dfb0810;  alias, 1 drivers
LS_0x55a15dfb0810_0_0 .concat [ 1 1 1 1], L_0x55a15dfc67b0, L_0x55a15dfc70d0, L_0x55a15dfc7200, L_0x55a15dfc7330;
LS_0x55a15dfb0810_0_4 .concat [ 1 1 1 1], L_0x55a15dfc7460, L_0x55a15dfc7590, L_0x55a15dfc76c0, L_0x55a15dfc77f0;
LS_0x55a15dfb0810_0_8 .concat [ 1 1 1 1], L_0x55a15dfc7920, L_0x55a15dfc7a50, L_0x55a15dfc7b80, L_0x55a15dfc7cb0;
LS_0x55a15dfb0810_0_12 .concat [ 1 1 1 1], L_0x55a15dfc7de0, L_0x55a15dfc7f10, L_0x55a15dfc8040, L_0x55a15dfc8170;
LS_0x55a15dfb0810_0_16 .concat [ 1 1 1 1], L_0x55a15dfc82a0, L_0x55a15dfc83d0, L_0x55a15dfc8500, L_0x55a15dfc8630;
LS_0x55a15dfb0810_0_20 .concat [ 1 1 1 1], L_0x55a15dfc8760, L_0x55a15dfc8890, L_0x55a15dfc89c0, L_0x55a15dfc8af0;
LS_0x55a15dfb0810_0_24 .concat [ 1 1 1 1], L_0x55a15dfc8c20, L_0x55a15dfc8d50, L_0x55a15dfc8e80, L_0x55a15dfc8fb0;
LS_0x55a15dfb0810_0_28 .concat [ 1 1 1 1], L_0x55a15dfc90e0, L_0x55a15dfc9210, L_0x55a15dfc9340, L_0x55a15dfc9470;
LS_0x55a15dfb0810_1_0 .concat [ 4 4 4 4], LS_0x55a15dfb0810_0_0, LS_0x55a15dfb0810_0_4, LS_0x55a15dfb0810_0_8, LS_0x55a15dfb0810_0_12;
LS_0x55a15dfb0810_1_4 .concat [ 4 4 4 4], LS_0x55a15dfb0810_0_16, LS_0x55a15dfb0810_0_20, LS_0x55a15dfb0810_0_24, LS_0x55a15dfb0810_0_28;
L_0x55a15dfb0810 .concat [ 16 16 0 0], LS_0x55a15dfb0810_1_0, LS_0x55a15dfb0810_1_4;
L_0x55a15dfc9f30 .part L_0x55a15df74700, 0, 1;
L_0x55a15dfca020 .part L_0x55a15df74700, 1, 1;
L_0x55a15dfca0c0 .part L_0x55a15df74700, 2, 1;
L_0x55a15dfca1b0 .part L_0x55a15df74700, 3, 1;
L_0x55a15dfca2a0 .part L_0x55a15df74700, 4, 1;
L_0x55a15dfca390 .part L_0x55a15df74700, 5, 1;
L_0x55a15dfca480 .part L_0x55a15df74700, 6, 1;
L_0x55a15dfca5c0 .part L_0x55a15df74700, 7, 1;
L_0x55a15dfca6b0 .part L_0x55a15df74700, 8, 1;
L_0x55a15dfca800 .part L_0x55a15df74700, 9, 1;
L_0x55a15dfca8a0 .part L_0x55a15df74700, 10, 1;
L_0x55a15dfcaa00 .part L_0x55a15df74700, 11, 1;
L_0x55a15dfcaaf0 .part L_0x55a15df74700, 12, 1;
L_0x55a15dfcac60 .part L_0x55a15df74700, 13, 1;
L_0x55a15dfcad50 .part L_0x55a15df74700, 14, 1;
L_0x55a15dfcaed0 .part L_0x55a15df74700, 15, 1;
L_0x55a15dfcafc0 .part L_0x55a15df74700, 16, 1;
L_0x55a15dfcb150 .part L_0x55a15df74700, 17, 1;
L_0x55a15dfcb1f0 .part L_0x55a15df74700, 18, 1;
L_0x55a15dfcb0b0 .part L_0x55a15df74700, 19, 1;
L_0x55a15dfcb3e0 .part L_0x55a15df74700, 20, 1;
L_0x55a15dfcb2e0 .part L_0x55a15df74700, 21, 1;
L_0x55a15dfcb5e0 .part L_0x55a15df74700, 22, 1;
L_0x55a15dfcb4d0 .part L_0x55a15df74700, 23, 1;
L_0x55a15dfcb7f0 .part L_0x55a15df74700, 24, 1;
L_0x55a15dfcb6d0 .part L_0x55a15df74700, 25, 1;
L_0x55a15dfcba10 .part L_0x55a15df74700, 26, 1;
L_0x55a15dfcb8e0 .part L_0x55a15df74700, 27, 1;
L_0x55a15dfcbc40 .part L_0x55a15df74700, 28, 1;
L_0x55a15dfcbb00 .part L_0x55a15df74700, 29, 1;
L_0x55a15dfcc240 .part L_0x55a15df74700, 30, 1;
L_0x55a15dfcc140 .part L_0x55a15df74700, 31, 1;
L_0x55a15dfcc3f0 .part L_0x55a15de91c90, 0, 1;
L_0x55a15dfcc5b0 .part L_0x55a15de91c90, 1, 1;
L_0x55a15dfcc650 .part L_0x55a15de91c90, 2, 1;
L_0x55a15dfcc490 .part L_0x55a15de91c90, 3, 1;
L_0x55a15dfcc870 .part L_0x55a15de91c90, 4, 1;
L_0x55a15dfcc740 .part L_0x55a15de91c90, 5, 1;
L_0x55a15dfccaa0 .part L_0x55a15de91c90, 6, 1;
L_0x55a15dfcc960 .part L_0x55a15de91c90, 7, 1;
L_0x55a15dfccce0 .part L_0x55a15de91c90, 8, 1;
L_0x55a15dfccb90 .part L_0x55a15de91c90, 9, 1;
L_0x55a15dfccee0 .part L_0x55a15de91c90, 10, 1;
L_0x55a15dfccd80 .part L_0x55a15de91c90, 11, 1;
L_0x55a15dfcd0f0 .part L_0x55a15de91c90, 12, 1;
L_0x55a15dfccf80 .part L_0x55a15de91c90, 13, 1;
L_0x55a15dfcd310 .part L_0x55a15de91c90, 14, 1;
L_0x55a15dfcd190 .part L_0x55a15de91c90, 15, 1;
L_0x55a15dfcd540 .part L_0x55a15de91c90, 16, 1;
L_0x55a15dfcd3b0 .part L_0x55a15de91c90, 17, 1;
L_0x55a15dfcd4a0 .part L_0x55a15de91c90, 18, 1;
L_0x55a15dfcd5e0 .part L_0x55a15de91c90, 19, 1;
L_0x55a15dfcd6d0 .part L_0x55a15de91c90, 20, 1;
L_0x55a15dfcd7d0 .part L_0x55a15de91c90, 21, 1;
L_0x55a15dfcd8c0 .part L_0x55a15de91c90, 22, 1;
L_0x55a15dfcd9d0 .part L_0x55a15de91c90, 23, 1;
L_0x55a15dfcdac0 .part L_0x55a15de91c90, 24, 1;
L_0x55a15dfcdbe0 .part L_0x55a15de91c90, 25, 1;
L_0x55a15dfcdcd0 .part L_0x55a15de91c90, 26, 1;
L_0x55a15dfcde00 .part L_0x55a15de91c90, 27, 1;
L_0x55a15dfcdef0 .part L_0x55a15de91c90, 28, 1;
L_0x55a15dfce030 .part L_0x55a15de91c90, 29, 1;
L_0x55a15dfce120 .part L_0x55a15de91c90, 30, 1;
L_0x55a15dfce840 .part L_0x55a15de91c90, 31, 1;
S_0x55a15d671600 .scope module, "and0[0]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc32a0 .functor NAND 1, L_0x55a15dfc9f30, L_0x55a15dfcc3f0, C4<1>, C4<1>;
L_0x55a15dfc67b0 .functor NAND 1, L_0x55a15dfc32a0, L_0x55a15dfc32a0, C4<1>, C4<1>;
v0x55a15d671880_0 .net "in0", 0 0, L_0x55a15dfc9f30;  1 drivers
v0x55a15d671960_0 .net "in1", 0 0, L_0x55a15dfcc3f0;  1 drivers
v0x55a15d671a20_0 .net "out", 0 0, L_0x55a15dfc67b0;  1 drivers
v0x55a15d671ac0_0 .net "w0", 0 0, L_0x55a15dfc32a0;  1 drivers
S_0x55a15d671c00 .scope module, "and0[1]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc34f0 .functor NAND 1, L_0x55a15dfca020, L_0x55a15dfcc5b0, C4<1>, C4<1>;
L_0x55a15dfc70d0 .functor NAND 1, L_0x55a15dfc34f0, L_0x55a15dfc34f0, C4<1>, C4<1>;
v0x55a15d671e40_0 .net "in0", 0 0, L_0x55a15dfca020;  1 drivers
v0x55a15d671f20_0 .net "in1", 0 0, L_0x55a15dfcc5b0;  1 drivers
v0x55a15d671fe0_0 .net "out", 0 0, L_0x55a15dfc70d0;  1 drivers
v0x55a15d672080_0 .net "w0", 0 0, L_0x55a15dfc34f0;  1 drivers
S_0x55a15d6721c0 .scope module, "and0[2]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc7190 .functor NAND 1, L_0x55a15dfca0c0, L_0x55a15dfcc650, C4<1>, C4<1>;
L_0x55a15dfc7200 .functor NAND 1, L_0x55a15dfc7190, L_0x55a15dfc7190, C4<1>, C4<1>;
v0x55a15d6723e0_0 .net "in0", 0 0, L_0x55a15dfca0c0;  1 drivers
v0x55a15d6724c0_0 .net "in1", 0 0, L_0x55a15dfcc650;  1 drivers
v0x55a15d672580_0 .net "out", 0 0, L_0x55a15dfc7200;  1 drivers
v0x55a15d672620_0 .net "w0", 0 0, L_0x55a15dfc7190;  1 drivers
S_0x55a15d672760 .scope module, "and0[3]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc72c0 .functor NAND 1, L_0x55a15dfca1b0, L_0x55a15dfcc490, C4<1>, C4<1>;
L_0x55a15dfc7330 .functor NAND 1, L_0x55a15dfc72c0, L_0x55a15dfc72c0, C4<1>, C4<1>;
v0x55a15d6729a0_0 .net "in0", 0 0, L_0x55a15dfca1b0;  1 drivers
v0x55a15d672a80_0 .net "in1", 0 0, L_0x55a15dfcc490;  1 drivers
v0x55a15d672b40_0 .net "out", 0 0, L_0x55a15dfc7330;  1 drivers
v0x55a15d672be0_0 .net "w0", 0 0, L_0x55a15dfc72c0;  1 drivers
S_0x55a15d672d20 .scope module, "and0[4]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc73f0 .functor NAND 1, L_0x55a15dfca2a0, L_0x55a15dfcc870, C4<1>, C4<1>;
L_0x55a15dfc7460 .functor NAND 1, L_0x55a15dfc73f0, L_0x55a15dfc73f0, C4<1>, C4<1>;
v0x55a15d672fb0_0 .net "in0", 0 0, L_0x55a15dfca2a0;  1 drivers
v0x55a15d673090_0 .net "in1", 0 0, L_0x55a15dfcc870;  1 drivers
v0x55a15d673150_0 .net "out", 0 0, L_0x55a15dfc7460;  1 drivers
v0x55a15d6731f0_0 .net "w0", 0 0, L_0x55a15dfc73f0;  1 drivers
S_0x55a15d673330 .scope module, "and0[5]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc7520 .functor NAND 1, L_0x55a15dfca390, L_0x55a15dfcc740, C4<1>, C4<1>;
L_0x55a15dfc7590 .functor NAND 1, L_0x55a15dfc7520, L_0x55a15dfc7520, C4<1>, C4<1>;
v0x55a15d673570_0 .net "in0", 0 0, L_0x55a15dfca390;  1 drivers
v0x55a15d673650_0 .net "in1", 0 0, L_0x55a15dfcc740;  1 drivers
v0x55a15d673710_0 .net "out", 0 0, L_0x55a15dfc7590;  1 drivers
v0x55a15d6737e0_0 .net "w0", 0 0, L_0x55a15dfc7520;  1 drivers
S_0x55a15d673920 .scope module, "and0[6]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc7650 .functor NAND 1, L_0x55a15dfca480, L_0x55a15dfccaa0, C4<1>, C4<1>;
L_0x55a15dfc76c0 .functor NAND 1, L_0x55a15dfc7650, L_0x55a15dfc7650, C4<1>, C4<1>;
v0x55a15d673b60_0 .net "in0", 0 0, L_0x55a15dfca480;  1 drivers
v0x55a15d673c40_0 .net "in1", 0 0, L_0x55a15dfccaa0;  1 drivers
v0x55a15d673d00_0 .net "out", 0 0, L_0x55a15dfc76c0;  1 drivers
v0x55a15d673dd0_0 .net "w0", 0 0, L_0x55a15dfc7650;  1 drivers
S_0x55a15d673f10 .scope module, "and0[7]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc7780 .functor NAND 1, L_0x55a15dfca5c0, L_0x55a15dfcc960, C4<1>, C4<1>;
L_0x55a15dfc77f0 .functor NAND 1, L_0x55a15dfc7780, L_0x55a15dfc7780, C4<1>, C4<1>;
v0x55a15d674150_0 .net "in0", 0 0, L_0x55a15dfca5c0;  1 drivers
v0x55a15d674230_0 .net "in1", 0 0, L_0x55a15dfcc960;  1 drivers
v0x55a15d6742f0_0 .net "out", 0 0, L_0x55a15dfc77f0;  1 drivers
v0x55a15d6743c0_0 .net "w0", 0 0, L_0x55a15dfc7780;  1 drivers
S_0x55a15d674500 .scope module, "and0[8]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc78b0 .functor NAND 1, L_0x55a15dfca6b0, L_0x55a15dfccce0, C4<1>, C4<1>;
L_0x55a15dfc7920 .functor NAND 1, L_0x55a15dfc78b0, L_0x55a15dfc78b0, C4<1>, C4<1>;
v0x55a15d674780_0 .net "in0", 0 0, L_0x55a15dfca6b0;  1 drivers
v0x55a15d674860_0 .net "in1", 0 0, L_0x55a15dfccce0;  1 drivers
v0x55a15d674920_0 .net "out", 0 0, L_0x55a15dfc7920;  1 drivers
v0x55a15d6749f0_0 .net "w0", 0 0, L_0x55a15dfc78b0;  1 drivers
S_0x55a15d674b30 .scope module, "and0[9]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc79e0 .functor NAND 1, L_0x55a15dfca800, L_0x55a15dfccb90, C4<1>, C4<1>;
L_0x55a15dfc7a50 .functor NAND 1, L_0x55a15dfc79e0, L_0x55a15dfc79e0, C4<1>, C4<1>;
v0x55a15d674d70_0 .net "in0", 0 0, L_0x55a15dfca800;  1 drivers
v0x55a15d674e50_0 .net "in1", 0 0, L_0x55a15dfccb90;  1 drivers
v0x55a15d674f10_0 .net "out", 0 0, L_0x55a15dfc7a50;  1 drivers
v0x55a15d674fe0_0 .net "w0", 0 0, L_0x55a15dfc79e0;  1 drivers
S_0x55a15d675120 .scope module, "and0[10]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc7b10 .functor NAND 1, L_0x55a15dfca8a0, L_0x55a15dfccee0, C4<1>, C4<1>;
L_0x55a15dfc7b80 .functor NAND 1, L_0x55a15dfc7b10, L_0x55a15dfc7b10, C4<1>, C4<1>;
v0x55a15d675360_0 .net "in0", 0 0, L_0x55a15dfca8a0;  1 drivers
v0x55a15d675440_0 .net "in1", 0 0, L_0x55a15dfccee0;  1 drivers
v0x55a15d675500_0 .net "out", 0 0, L_0x55a15dfc7b80;  1 drivers
v0x55a15d6755d0_0 .net "w0", 0 0, L_0x55a15dfc7b10;  1 drivers
S_0x55a15d675710 .scope module, "and0[11]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc7c40 .functor NAND 1, L_0x55a15dfcaa00, L_0x55a15dfccd80, C4<1>, C4<1>;
L_0x55a15dfc7cb0 .functor NAND 1, L_0x55a15dfc7c40, L_0x55a15dfc7c40, C4<1>, C4<1>;
v0x55a15d675950_0 .net "in0", 0 0, L_0x55a15dfcaa00;  1 drivers
v0x55a15d675a30_0 .net "in1", 0 0, L_0x55a15dfccd80;  1 drivers
v0x55a15d675af0_0 .net "out", 0 0, L_0x55a15dfc7cb0;  1 drivers
v0x55a15d675bc0_0 .net "w0", 0 0, L_0x55a15dfc7c40;  1 drivers
S_0x55a15d675d00 .scope module, "and0[12]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc7d70 .functor NAND 1, L_0x55a15dfcaaf0, L_0x55a15dfcd0f0, C4<1>, C4<1>;
L_0x55a15dfc7de0 .functor NAND 1, L_0x55a15dfc7d70, L_0x55a15dfc7d70, C4<1>, C4<1>;
v0x55a15d675f40_0 .net "in0", 0 0, L_0x55a15dfcaaf0;  1 drivers
v0x55a15d676020_0 .net "in1", 0 0, L_0x55a15dfcd0f0;  1 drivers
v0x55a15d6760e0_0 .net "out", 0 0, L_0x55a15dfc7de0;  1 drivers
v0x55a15d6761b0_0 .net "w0", 0 0, L_0x55a15dfc7d70;  1 drivers
S_0x55a15d6762f0 .scope module, "and0[13]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc7ea0 .functor NAND 1, L_0x55a15dfcac60, L_0x55a15dfccf80, C4<1>, C4<1>;
L_0x55a15dfc7f10 .functor NAND 1, L_0x55a15dfc7ea0, L_0x55a15dfc7ea0, C4<1>, C4<1>;
v0x55a15d676530_0 .net "in0", 0 0, L_0x55a15dfcac60;  1 drivers
v0x55a15d676610_0 .net "in1", 0 0, L_0x55a15dfccf80;  1 drivers
v0x55a15d6766d0_0 .net "out", 0 0, L_0x55a15dfc7f10;  1 drivers
v0x55a15d6767a0_0 .net "w0", 0 0, L_0x55a15dfc7ea0;  1 drivers
S_0x55a15d6768e0 .scope module, "and0[14]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc7fd0 .functor NAND 1, L_0x55a15dfcad50, L_0x55a15dfcd310, C4<1>, C4<1>;
L_0x55a15dfc8040 .functor NAND 1, L_0x55a15dfc7fd0, L_0x55a15dfc7fd0, C4<1>, C4<1>;
v0x55a15d676b20_0 .net "in0", 0 0, L_0x55a15dfcad50;  1 drivers
v0x55a15d676c00_0 .net "in1", 0 0, L_0x55a15dfcd310;  1 drivers
v0x55a15d676cc0_0 .net "out", 0 0, L_0x55a15dfc8040;  1 drivers
v0x55a15d676d90_0 .net "w0", 0 0, L_0x55a15dfc7fd0;  1 drivers
S_0x55a15d676ed0 .scope module, "and0[15]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc8100 .functor NAND 1, L_0x55a15dfcaed0, L_0x55a15dfcd190, C4<1>, C4<1>;
L_0x55a15dfc8170 .functor NAND 1, L_0x55a15dfc8100, L_0x55a15dfc8100, C4<1>, C4<1>;
v0x55a15d677110_0 .net "in0", 0 0, L_0x55a15dfcaed0;  1 drivers
v0x55a15d6771f0_0 .net "in1", 0 0, L_0x55a15dfcd190;  1 drivers
v0x55a15d6772b0_0 .net "out", 0 0, L_0x55a15dfc8170;  1 drivers
v0x55a15d677380_0 .net "w0", 0 0, L_0x55a15dfc8100;  1 drivers
S_0x55a15d6774c0 .scope module, "and0[16]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc8230 .functor NAND 1, L_0x55a15dfcafc0, L_0x55a15dfcd540, C4<1>, C4<1>;
L_0x55a15dfc82a0 .functor NAND 1, L_0x55a15dfc8230, L_0x55a15dfc8230, C4<1>, C4<1>;
v0x55a15d677700_0 .net "in0", 0 0, L_0x55a15dfcafc0;  1 drivers
v0x55a15d6777e0_0 .net "in1", 0 0, L_0x55a15dfcd540;  1 drivers
v0x55a15d6778a0_0 .net "out", 0 0, L_0x55a15dfc82a0;  1 drivers
v0x55a15d677970_0 .net "w0", 0 0, L_0x55a15dfc8230;  1 drivers
S_0x55a15d677ab0 .scope module, "and0[17]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc8360 .functor NAND 1, L_0x55a15dfcb150, L_0x55a15dfcd3b0, C4<1>, C4<1>;
L_0x55a15dfc83d0 .functor NAND 1, L_0x55a15dfc8360, L_0x55a15dfc8360, C4<1>, C4<1>;
v0x55a15d677cf0_0 .net "in0", 0 0, L_0x55a15dfcb150;  1 drivers
v0x55a15d677dd0_0 .net "in1", 0 0, L_0x55a15dfcd3b0;  1 drivers
v0x55a15d677e90_0 .net "out", 0 0, L_0x55a15dfc83d0;  1 drivers
v0x55a15d677f60_0 .net "w0", 0 0, L_0x55a15dfc8360;  1 drivers
S_0x55a15d6780a0 .scope module, "and0[18]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc8490 .functor NAND 1, L_0x55a15dfcb1f0, L_0x55a15dfcd4a0, C4<1>, C4<1>;
L_0x55a15dfc8500 .functor NAND 1, L_0x55a15dfc8490, L_0x55a15dfc8490, C4<1>, C4<1>;
v0x55a15d6782e0_0 .net "in0", 0 0, L_0x55a15dfcb1f0;  1 drivers
v0x55a15d6783c0_0 .net "in1", 0 0, L_0x55a15dfcd4a0;  1 drivers
v0x55a15d678480_0 .net "out", 0 0, L_0x55a15dfc8500;  1 drivers
v0x55a15d678550_0 .net "w0", 0 0, L_0x55a15dfc8490;  1 drivers
S_0x55a15d678690 .scope module, "and0[19]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc85c0 .functor NAND 1, L_0x55a15dfcb0b0, L_0x55a15dfcd5e0, C4<1>, C4<1>;
L_0x55a15dfc8630 .functor NAND 1, L_0x55a15dfc85c0, L_0x55a15dfc85c0, C4<1>, C4<1>;
v0x55a15d6788d0_0 .net "in0", 0 0, L_0x55a15dfcb0b0;  1 drivers
v0x55a15d6789b0_0 .net "in1", 0 0, L_0x55a15dfcd5e0;  1 drivers
v0x55a15d678a70_0 .net "out", 0 0, L_0x55a15dfc8630;  1 drivers
v0x55a15d678b40_0 .net "w0", 0 0, L_0x55a15dfc85c0;  1 drivers
S_0x55a15d678c80 .scope module, "and0[20]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc86f0 .functor NAND 1, L_0x55a15dfcb3e0, L_0x55a15dfcd6d0, C4<1>, C4<1>;
L_0x55a15dfc8760 .functor NAND 1, L_0x55a15dfc86f0, L_0x55a15dfc86f0, C4<1>, C4<1>;
v0x55a15d678ec0_0 .net "in0", 0 0, L_0x55a15dfcb3e0;  1 drivers
v0x55a15d678fa0_0 .net "in1", 0 0, L_0x55a15dfcd6d0;  1 drivers
v0x55a15d679060_0 .net "out", 0 0, L_0x55a15dfc8760;  1 drivers
v0x55a15d679130_0 .net "w0", 0 0, L_0x55a15dfc86f0;  1 drivers
S_0x55a15d679270 .scope module, "and0[21]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc8820 .functor NAND 1, L_0x55a15dfcb2e0, L_0x55a15dfcd7d0, C4<1>, C4<1>;
L_0x55a15dfc8890 .functor NAND 1, L_0x55a15dfc8820, L_0x55a15dfc8820, C4<1>, C4<1>;
v0x55a15d6794b0_0 .net "in0", 0 0, L_0x55a15dfcb2e0;  1 drivers
v0x55a15d679590_0 .net "in1", 0 0, L_0x55a15dfcd7d0;  1 drivers
v0x55a15d679650_0 .net "out", 0 0, L_0x55a15dfc8890;  1 drivers
v0x55a15d679720_0 .net "w0", 0 0, L_0x55a15dfc8820;  1 drivers
S_0x55a15d679860 .scope module, "and0[22]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc8950 .functor NAND 1, L_0x55a15dfcb5e0, L_0x55a15dfcd8c0, C4<1>, C4<1>;
L_0x55a15dfc89c0 .functor NAND 1, L_0x55a15dfc8950, L_0x55a15dfc8950, C4<1>, C4<1>;
v0x55a15d679aa0_0 .net "in0", 0 0, L_0x55a15dfcb5e0;  1 drivers
v0x55a15d679b80_0 .net "in1", 0 0, L_0x55a15dfcd8c0;  1 drivers
v0x55a15d679c40_0 .net "out", 0 0, L_0x55a15dfc89c0;  1 drivers
v0x55a15d679d10_0 .net "w0", 0 0, L_0x55a15dfc8950;  1 drivers
S_0x55a15d679e50 .scope module, "and0[23]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc8a80 .functor NAND 1, L_0x55a15dfcb4d0, L_0x55a15dfcd9d0, C4<1>, C4<1>;
L_0x55a15dfc8af0 .functor NAND 1, L_0x55a15dfc8a80, L_0x55a15dfc8a80, C4<1>, C4<1>;
v0x55a15d67a090_0 .net "in0", 0 0, L_0x55a15dfcb4d0;  1 drivers
v0x55a15d67a170_0 .net "in1", 0 0, L_0x55a15dfcd9d0;  1 drivers
v0x55a15d67a230_0 .net "out", 0 0, L_0x55a15dfc8af0;  1 drivers
v0x55a15d67a300_0 .net "w0", 0 0, L_0x55a15dfc8a80;  1 drivers
S_0x55a15d67a440 .scope module, "and0[24]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc8bb0 .functor NAND 1, L_0x55a15dfcb7f0, L_0x55a15dfcdac0, C4<1>, C4<1>;
L_0x55a15dfc8c20 .functor NAND 1, L_0x55a15dfc8bb0, L_0x55a15dfc8bb0, C4<1>, C4<1>;
v0x55a15d67a680_0 .net "in0", 0 0, L_0x55a15dfcb7f0;  1 drivers
v0x55a15d67a760_0 .net "in1", 0 0, L_0x55a15dfcdac0;  1 drivers
v0x55a15d67a820_0 .net "out", 0 0, L_0x55a15dfc8c20;  1 drivers
v0x55a15d67a8f0_0 .net "w0", 0 0, L_0x55a15dfc8bb0;  1 drivers
S_0x55a15d67aa30 .scope module, "and0[25]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc8ce0 .functor NAND 1, L_0x55a15dfcb6d0, L_0x55a15dfcdbe0, C4<1>, C4<1>;
L_0x55a15dfc8d50 .functor NAND 1, L_0x55a15dfc8ce0, L_0x55a15dfc8ce0, C4<1>, C4<1>;
v0x55a15d67ac70_0 .net "in0", 0 0, L_0x55a15dfcb6d0;  1 drivers
v0x55a15d67ad50_0 .net "in1", 0 0, L_0x55a15dfcdbe0;  1 drivers
v0x55a15d67ae10_0 .net "out", 0 0, L_0x55a15dfc8d50;  1 drivers
v0x55a15d67aee0_0 .net "w0", 0 0, L_0x55a15dfc8ce0;  1 drivers
S_0x55a15d67b020 .scope module, "and0[26]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc8e10 .functor NAND 1, L_0x55a15dfcba10, L_0x55a15dfcdcd0, C4<1>, C4<1>;
L_0x55a15dfc8e80 .functor NAND 1, L_0x55a15dfc8e10, L_0x55a15dfc8e10, C4<1>, C4<1>;
v0x55a15d67b260_0 .net "in0", 0 0, L_0x55a15dfcba10;  1 drivers
v0x55a15d67b340_0 .net "in1", 0 0, L_0x55a15dfcdcd0;  1 drivers
v0x55a15d67b400_0 .net "out", 0 0, L_0x55a15dfc8e80;  1 drivers
v0x55a15d67b4d0_0 .net "w0", 0 0, L_0x55a15dfc8e10;  1 drivers
S_0x55a15d67b610 .scope module, "and0[27]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc8f40 .functor NAND 1, L_0x55a15dfcb8e0, L_0x55a15dfcde00, C4<1>, C4<1>;
L_0x55a15dfc8fb0 .functor NAND 1, L_0x55a15dfc8f40, L_0x55a15dfc8f40, C4<1>, C4<1>;
v0x55a15d67b850_0 .net "in0", 0 0, L_0x55a15dfcb8e0;  1 drivers
v0x55a15d67b930_0 .net "in1", 0 0, L_0x55a15dfcde00;  1 drivers
v0x55a15d67b9f0_0 .net "out", 0 0, L_0x55a15dfc8fb0;  1 drivers
v0x55a15d67bac0_0 .net "w0", 0 0, L_0x55a15dfc8f40;  1 drivers
S_0x55a15d67bc00 .scope module, "and0[28]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc9070 .functor NAND 1, L_0x55a15dfcbc40, L_0x55a15dfcdef0, C4<1>, C4<1>;
L_0x55a15dfc90e0 .functor NAND 1, L_0x55a15dfc9070, L_0x55a15dfc9070, C4<1>, C4<1>;
v0x55a15d67be40_0 .net "in0", 0 0, L_0x55a15dfcbc40;  1 drivers
v0x55a15d67bf20_0 .net "in1", 0 0, L_0x55a15dfcdef0;  1 drivers
v0x55a15d67bfe0_0 .net "out", 0 0, L_0x55a15dfc90e0;  1 drivers
v0x55a15d67c0b0_0 .net "w0", 0 0, L_0x55a15dfc9070;  1 drivers
S_0x55a15d67c1f0 .scope module, "and0[29]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc91a0 .functor NAND 1, L_0x55a15dfcbb00, L_0x55a15dfce030, C4<1>, C4<1>;
L_0x55a15dfc9210 .functor NAND 1, L_0x55a15dfc91a0, L_0x55a15dfc91a0, C4<1>, C4<1>;
v0x55a15d67c430_0 .net "in0", 0 0, L_0x55a15dfcbb00;  1 drivers
v0x55a15d67c510_0 .net "in1", 0 0, L_0x55a15dfce030;  1 drivers
v0x55a15d67c5d0_0 .net "out", 0 0, L_0x55a15dfc9210;  1 drivers
v0x55a15d67c6a0_0 .net "w0", 0 0, L_0x55a15dfc91a0;  1 drivers
S_0x55a15d67c7e0 .scope module, "and0[30]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc92d0 .functor NAND 1, L_0x55a15dfcc240, L_0x55a15dfce120, C4<1>, C4<1>;
L_0x55a15dfc9340 .functor NAND 1, L_0x55a15dfc92d0, L_0x55a15dfc92d0, C4<1>, C4<1>;
v0x55a15d67ca20_0 .net "in0", 0 0, L_0x55a15dfcc240;  1 drivers
v0x55a15d67cb00_0 .net "in1", 0 0, L_0x55a15dfce120;  1 drivers
v0x55a15d67cbc0_0 .net "out", 0 0, L_0x55a15dfc9340;  1 drivers
v0x55a15d67cc90_0 .net "w0", 0 0, L_0x55a15dfc92d0;  1 drivers
S_0x55a15d67cdd0 .scope module, "and0[31]" "AND" 52 4, 6 1 0, S_0x55a15d6713a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfc9400 .functor NAND 1, L_0x55a15dfcc140, L_0x55a15dfce840, C4<1>, C4<1>;
L_0x55a15dfc9470 .functor NAND 1, L_0x55a15dfc9400, L_0x55a15dfc9400, C4<1>, C4<1>;
v0x55a15d67d010_0 .net "in0", 0 0, L_0x55a15dfcc140;  1 drivers
v0x55a15d67d0f0_0 .net "in1", 0 0, L_0x55a15dfce840;  1 drivers
v0x55a15d67d1b0_0 .net "out", 0 0, L_0x55a15dfc9470;  1 drivers
v0x55a15d67d280_0 .net "w0", 0 0, L_0x55a15dfc9400;  1 drivers
S_0x55a15d67d6f0 .scope module, "and1" "AND_32BIT" 51 28, 52 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in0"
    .port_info 2 /INPUT 32 "in1"
v0x55a15d689730_0 .net "in0", 31 0, L_0x55a15df7f920;  alias, 1 drivers
v0x55a15d689810_0 .net "in1", 31 0, L_0x55a15deb0c90;  alias, 1 drivers
v0x55a15d6898f0_0 .net "out", 31 0, L_0x55a15dfd0ec0;  alias, 1 drivers
LS_0x55a15dfd0ec0_0_0 .concat [ 1 1 1 1], L_0x55a15dfce930, L_0x55a15dfcea60, L_0x55a15dfceb90, L_0x55a15dfcecc0;
LS_0x55a15dfd0ec0_0_4 .concat [ 1 1 1 1], L_0x55a15dfcedf0, L_0x55a15dfcef20, L_0x55a15dfcf050, L_0x55a15dfcf180;
LS_0x55a15dfd0ec0_0_8 .concat [ 1 1 1 1], L_0x55a15dfcf2b0, L_0x55a15dfcf3e0, L_0x55a15dfcf510, L_0x55a15dfcf640;
LS_0x55a15dfd0ec0_0_12 .concat [ 1 1 1 1], L_0x55a15dfcf770, L_0x55a15dfcf8a0, L_0x55a15dfcf9d0, L_0x55a15dfcfb00;
LS_0x55a15dfd0ec0_0_16 .concat [ 1 1 1 1], L_0x55a15dfcfc30, L_0x55a15dfcfd60, L_0x55a15dfcfe90, L_0x55a15dfcffc0;
LS_0x55a15dfd0ec0_0_20 .concat [ 1 1 1 1], L_0x55a15dfd00f0, L_0x55a15dfd0220, L_0x55a15dfd0350, L_0x55a15dfd0480;
LS_0x55a15dfd0ec0_0_24 .concat [ 1 1 1 1], L_0x55a15dfd05b0, L_0x55a15dfd06e0, L_0x55a15dfd0810, L_0x55a15dfd0940;
LS_0x55a15dfd0ec0_0_28 .concat [ 1 1 1 1], L_0x55a15dfd0a70, L_0x55a15dfd0ba0, L_0x55a15dfd0cd0, L_0x55a15dfd0e00;
LS_0x55a15dfd0ec0_1_0 .concat [ 4 4 4 4], LS_0x55a15dfd0ec0_0_0, LS_0x55a15dfd0ec0_0_4, LS_0x55a15dfd0ec0_0_8, LS_0x55a15dfd0ec0_0_12;
LS_0x55a15dfd0ec0_1_4 .concat [ 4 4 4 4], LS_0x55a15dfd0ec0_0_16, LS_0x55a15dfd0ec0_0_20, LS_0x55a15dfd0ec0_0_24, LS_0x55a15dfd0ec0_0_28;
L_0x55a15dfd0ec0 .concat [ 16 16 0 0], LS_0x55a15dfd0ec0_1_0, LS_0x55a15dfd0ec0_1_4;
L_0x55a15dfd1960 .part L_0x55a15df7f920, 0, 1;
L_0x55a15dfd1a50 .part L_0x55a15df7f920, 1, 1;
L_0x55a15dfd1af0 .part L_0x55a15df7f920, 2, 1;
L_0x55a15dfd1be0 .part L_0x55a15df7f920, 3, 1;
L_0x55a15dfd1cd0 .part L_0x55a15df7f920, 4, 1;
L_0x55a15dfd1dc0 .part L_0x55a15df7f920, 5, 1;
L_0x55a15dfd1eb0 .part L_0x55a15df7f920, 6, 1;
L_0x55a15dfd1ff0 .part L_0x55a15df7f920, 7, 1;
L_0x55a15dfd20e0 .part L_0x55a15df7f920, 8, 1;
L_0x55a15dfd2230 .part L_0x55a15df7f920, 9, 1;
L_0x55a15dfd22d0 .part L_0x55a15df7f920, 10, 1;
L_0x55a15dfd2430 .part L_0x55a15df7f920, 11, 1;
L_0x55a15dfd2520 .part L_0x55a15df7f920, 12, 1;
L_0x55a15dfd2690 .part L_0x55a15df7f920, 13, 1;
L_0x55a15dfd2780 .part L_0x55a15df7f920, 14, 1;
L_0x55a15dfd2900 .part L_0x55a15df7f920, 15, 1;
L_0x55a15dfd29f0 .part L_0x55a15df7f920, 16, 1;
L_0x55a15dfd2b80 .part L_0x55a15df7f920, 17, 1;
L_0x55a15dfd2c20 .part L_0x55a15df7f920, 18, 1;
L_0x55a15dfd2ae0 .part L_0x55a15df7f920, 19, 1;
L_0x55a15dfd2e10 .part L_0x55a15df7f920, 20, 1;
L_0x55a15dfd2d10 .part L_0x55a15df7f920, 21, 1;
L_0x55a15dfd3010 .part L_0x55a15df7f920, 22, 1;
L_0x55a15dfd2f00 .part L_0x55a15df7f920, 23, 1;
L_0x55a15dfd3220 .part L_0x55a15df7f920, 24, 1;
L_0x55a15dfd3100 .part L_0x55a15df7f920, 25, 1;
L_0x55a15dfd3440 .part L_0x55a15df7f920, 26, 1;
L_0x55a15dfd3310 .part L_0x55a15df7f920, 27, 1;
L_0x55a15dfd3670 .part L_0x55a15df7f920, 28, 1;
L_0x55a15dfd3530 .part L_0x55a15df7f920, 29, 1;
L_0x55a15dfd3c70 .part L_0x55a15df7f920, 30, 1;
L_0x55a15dfd3b70 .part L_0x55a15df7f920, 31, 1;
L_0x55a15dfd3e20 .part L_0x55a15deb0c90, 0, 1;
L_0x55a15dfd3fe0 .part L_0x55a15deb0c90, 1, 1;
L_0x55a15dfd4080 .part L_0x55a15deb0c90, 2, 1;
L_0x55a15dfd3ec0 .part L_0x55a15deb0c90, 3, 1;
L_0x55a15dfd42a0 .part L_0x55a15deb0c90, 4, 1;
L_0x55a15dfd4170 .part L_0x55a15deb0c90, 5, 1;
L_0x55a15dfd44d0 .part L_0x55a15deb0c90, 6, 1;
L_0x55a15dfd4390 .part L_0x55a15deb0c90, 7, 1;
L_0x55a15dfd4710 .part L_0x55a15deb0c90, 8, 1;
L_0x55a15dfd45c0 .part L_0x55a15deb0c90, 9, 1;
L_0x55a15dfd4910 .part L_0x55a15deb0c90, 10, 1;
L_0x55a15dfd47b0 .part L_0x55a15deb0c90, 11, 1;
L_0x55a15dfd4b20 .part L_0x55a15deb0c90, 12, 1;
L_0x55a15dfd49b0 .part L_0x55a15deb0c90, 13, 1;
L_0x55a15dfd4d40 .part L_0x55a15deb0c90, 14, 1;
L_0x55a15dfd4bc0 .part L_0x55a15deb0c90, 15, 1;
L_0x55a15dfd4f70 .part L_0x55a15deb0c90, 16, 1;
L_0x55a15dfd4de0 .part L_0x55a15deb0c90, 17, 1;
L_0x55a15dfd4ed0 .part L_0x55a15deb0c90, 18, 1;
L_0x55a15dfd5010 .part L_0x55a15deb0c90, 19, 1;
L_0x55a15dfd5100 .part L_0x55a15deb0c90, 20, 1;
L_0x55a15dfd5200 .part L_0x55a15deb0c90, 21, 1;
L_0x55a15dfd52f0 .part L_0x55a15deb0c90, 22, 1;
L_0x55a15dfd5400 .part L_0x55a15deb0c90, 23, 1;
L_0x55a15dfd54f0 .part L_0x55a15deb0c90, 24, 1;
L_0x55a15dfd5610 .part L_0x55a15deb0c90, 25, 1;
L_0x55a15dfd5700 .part L_0x55a15deb0c90, 26, 1;
L_0x55a15dfd5830 .part L_0x55a15deb0c90, 27, 1;
L_0x55a15dfd5920 .part L_0x55a15deb0c90, 28, 1;
L_0x55a15dfd5a60 .part L_0x55a15deb0c90, 29, 1;
L_0x55a15dfd5b50 .part L_0x55a15deb0c90, 30, 1;
L_0x55a15dfd6270 .part L_0x55a15deb0c90, 31, 1;
S_0x55a15d67d910 .scope module, "and0[0]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfca990 .functor NAND 1, L_0x55a15dfd1960, L_0x55a15dfd3e20, C4<1>, C4<1>;
L_0x55a15dfce930 .functor NAND 1, L_0x55a15dfca990, L_0x55a15dfca990, C4<1>, C4<1>;
v0x55a15d67db90_0 .net "in0", 0 0, L_0x55a15dfd1960;  1 drivers
v0x55a15d67dc70_0 .net "in1", 0 0, L_0x55a15dfd3e20;  1 drivers
v0x55a15d67dd30_0 .net "out", 0 0, L_0x55a15dfce930;  1 drivers
v0x55a15d67de00_0 .net "w0", 0 0, L_0x55a15dfca990;  1 drivers
S_0x55a15d67df40 .scope module, "and0[1]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfce9f0 .functor NAND 1, L_0x55a15dfd1a50, L_0x55a15dfd3fe0, C4<1>, C4<1>;
L_0x55a15dfcea60 .functor NAND 1, L_0x55a15dfce9f0, L_0x55a15dfce9f0, C4<1>, C4<1>;
v0x55a15d67e180_0 .net "in0", 0 0, L_0x55a15dfd1a50;  1 drivers
v0x55a15d67e260_0 .net "in1", 0 0, L_0x55a15dfd3fe0;  1 drivers
v0x55a15d67e320_0 .net "out", 0 0, L_0x55a15dfcea60;  1 drivers
v0x55a15d67e3f0_0 .net "w0", 0 0, L_0x55a15dfce9f0;  1 drivers
S_0x55a15d67e530 .scope module, "and0[2]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfceb20 .functor NAND 1, L_0x55a15dfd1af0, L_0x55a15dfd4080, C4<1>, C4<1>;
L_0x55a15dfceb90 .functor NAND 1, L_0x55a15dfceb20, L_0x55a15dfceb20, C4<1>, C4<1>;
v0x55a15d67e780_0 .net "in0", 0 0, L_0x55a15dfd1af0;  1 drivers
v0x55a15d67e860_0 .net "in1", 0 0, L_0x55a15dfd4080;  1 drivers
v0x55a15d67e920_0 .net "out", 0 0, L_0x55a15dfceb90;  1 drivers
v0x55a15d67e9f0_0 .net "w0", 0 0, L_0x55a15dfceb20;  1 drivers
S_0x55a15d67eb30 .scope module, "and0[3]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfcec50 .functor NAND 1, L_0x55a15dfd1be0, L_0x55a15dfd3ec0, C4<1>, C4<1>;
L_0x55a15dfcecc0 .functor NAND 1, L_0x55a15dfcec50, L_0x55a15dfcec50, C4<1>, C4<1>;
v0x55a15d67ed70_0 .net "in0", 0 0, L_0x55a15dfd1be0;  1 drivers
v0x55a15d67ee50_0 .net "in1", 0 0, L_0x55a15dfd3ec0;  1 drivers
v0x55a15d67ef10_0 .net "out", 0 0, L_0x55a15dfcecc0;  1 drivers
v0x55a15d67efe0_0 .net "w0", 0 0, L_0x55a15dfcec50;  1 drivers
S_0x55a15d67f120 .scope module, "and0[4]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfced80 .functor NAND 1, L_0x55a15dfd1cd0, L_0x55a15dfd42a0, C4<1>, C4<1>;
L_0x55a15dfcedf0 .functor NAND 1, L_0x55a15dfced80, L_0x55a15dfced80, C4<1>, C4<1>;
v0x55a15d67f3b0_0 .net "in0", 0 0, L_0x55a15dfd1cd0;  1 drivers
v0x55a15d67f490_0 .net "in1", 0 0, L_0x55a15dfd42a0;  1 drivers
v0x55a15d67f550_0 .net "out", 0 0, L_0x55a15dfcedf0;  1 drivers
v0x55a15d67f5f0_0 .net "w0", 0 0, L_0x55a15dfced80;  1 drivers
S_0x55a15d67f730 .scope module, "and0[5]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfceeb0 .functor NAND 1, L_0x55a15dfd1dc0, L_0x55a15dfd4170, C4<1>, C4<1>;
L_0x55a15dfcef20 .functor NAND 1, L_0x55a15dfceeb0, L_0x55a15dfceeb0, C4<1>, C4<1>;
v0x55a15d67f970_0 .net "in0", 0 0, L_0x55a15dfd1dc0;  1 drivers
v0x55a15d67fa50_0 .net "in1", 0 0, L_0x55a15dfd4170;  1 drivers
v0x55a15d67fb10_0 .net "out", 0 0, L_0x55a15dfcef20;  1 drivers
v0x55a15d67fbe0_0 .net "w0", 0 0, L_0x55a15dfceeb0;  1 drivers
S_0x55a15d67fd20 .scope module, "and0[6]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfcefe0 .functor NAND 1, L_0x55a15dfd1eb0, L_0x55a15dfd44d0, C4<1>, C4<1>;
L_0x55a15dfcf050 .functor NAND 1, L_0x55a15dfcefe0, L_0x55a15dfcefe0, C4<1>, C4<1>;
v0x55a15d67ff60_0 .net "in0", 0 0, L_0x55a15dfd1eb0;  1 drivers
v0x55a15d680040_0 .net "in1", 0 0, L_0x55a15dfd44d0;  1 drivers
v0x55a15d680100_0 .net "out", 0 0, L_0x55a15dfcf050;  1 drivers
v0x55a15d6801d0_0 .net "w0", 0 0, L_0x55a15dfcefe0;  1 drivers
S_0x55a15d680310 .scope module, "and0[7]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfcf110 .functor NAND 1, L_0x55a15dfd1ff0, L_0x55a15dfd4390, C4<1>, C4<1>;
L_0x55a15dfcf180 .functor NAND 1, L_0x55a15dfcf110, L_0x55a15dfcf110, C4<1>, C4<1>;
v0x55a15d680550_0 .net "in0", 0 0, L_0x55a15dfd1ff0;  1 drivers
v0x55a15d680630_0 .net "in1", 0 0, L_0x55a15dfd4390;  1 drivers
v0x55a15d6806f0_0 .net "out", 0 0, L_0x55a15dfcf180;  1 drivers
v0x55a15d6807c0_0 .net "w0", 0 0, L_0x55a15dfcf110;  1 drivers
S_0x55a15d680900 .scope module, "and0[8]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfcf240 .functor NAND 1, L_0x55a15dfd20e0, L_0x55a15dfd4710, C4<1>, C4<1>;
L_0x55a15dfcf2b0 .functor NAND 1, L_0x55a15dfcf240, L_0x55a15dfcf240, C4<1>, C4<1>;
v0x55a15d680af0_0 .net "in0", 0 0, L_0x55a15dfd20e0;  1 drivers
v0x55a15d680bd0_0 .net "in1", 0 0, L_0x55a15dfd4710;  1 drivers
v0x55a15d680c90_0 .net "out", 0 0, L_0x55a15dfcf2b0;  1 drivers
v0x55a15d680d60_0 .net "w0", 0 0, L_0x55a15dfcf240;  1 drivers
S_0x55a15d680ea0 .scope module, "and0[9]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfcf370 .functor NAND 1, L_0x55a15dfd2230, L_0x55a15dfd45c0, C4<1>, C4<1>;
L_0x55a15dfcf3e0 .functor NAND 1, L_0x55a15dfcf370, L_0x55a15dfcf370, C4<1>, C4<1>;
v0x55a15d6810e0_0 .net "in0", 0 0, L_0x55a15dfd2230;  1 drivers
v0x55a15d6811c0_0 .net "in1", 0 0, L_0x55a15dfd45c0;  1 drivers
v0x55a15d681280_0 .net "out", 0 0, L_0x55a15dfcf3e0;  1 drivers
v0x55a15d681350_0 .net "w0", 0 0, L_0x55a15dfcf370;  1 drivers
S_0x55a15d681490 .scope module, "and0[10]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfcf4a0 .functor NAND 1, L_0x55a15dfd22d0, L_0x55a15dfd4910, C4<1>, C4<1>;
L_0x55a15dfcf510 .functor NAND 1, L_0x55a15dfcf4a0, L_0x55a15dfcf4a0, C4<1>, C4<1>;
v0x55a15d6816d0_0 .net "in0", 0 0, L_0x55a15dfd22d0;  1 drivers
v0x55a15d6817b0_0 .net "in1", 0 0, L_0x55a15dfd4910;  1 drivers
v0x55a15d681870_0 .net "out", 0 0, L_0x55a15dfcf510;  1 drivers
v0x55a15d681940_0 .net "w0", 0 0, L_0x55a15dfcf4a0;  1 drivers
S_0x55a15d681a80 .scope module, "and0[11]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfcf5d0 .functor NAND 1, L_0x55a15dfd2430, L_0x55a15dfd47b0, C4<1>, C4<1>;
L_0x55a15dfcf640 .functor NAND 1, L_0x55a15dfcf5d0, L_0x55a15dfcf5d0, C4<1>, C4<1>;
v0x55a15d681cc0_0 .net "in0", 0 0, L_0x55a15dfd2430;  1 drivers
v0x55a15d681da0_0 .net "in1", 0 0, L_0x55a15dfd47b0;  1 drivers
v0x55a15d681e60_0 .net "out", 0 0, L_0x55a15dfcf640;  1 drivers
v0x55a15d681f30_0 .net "w0", 0 0, L_0x55a15dfcf5d0;  1 drivers
S_0x55a15d682070 .scope module, "and0[12]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfcf700 .functor NAND 1, L_0x55a15dfd2520, L_0x55a15dfd4b20, C4<1>, C4<1>;
L_0x55a15dfcf770 .functor NAND 1, L_0x55a15dfcf700, L_0x55a15dfcf700, C4<1>, C4<1>;
v0x55a15d6822b0_0 .net "in0", 0 0, L_0x55a15dfd2520;  1 drivers
v0x55a15d682390_0 .net "in1", 0 0, L_0x55a15dfd4b20;  1 drivers
v0x55a15d682450_0 .net "out", 0 0, L_0x55a15dfcf770;  1 drivers
v0x55a15d682520_0 .net "w0", 0 0, L_0x55a15dfcf700;  1 drivers
S_0x55a15d682660 .scope module, "and0[13]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfcf830 .functor NAND 1, L_0x55a15dfd2690, L_0x55a15dfd49b0, C4<1>, C4<1>;
L_0x55a15dfcf8a0 .functor NAND 1, L_0x55a15dfcf830, L_0x55a15dfcf830, C4<1>, C4<1>;
v0x55a15d6828a0_0 .net "in0", 0 0, L_0x55a15dfd2690;  1 drivers
v0x55a15d682980_0 .net "in1", 0 0, L_0x55a15dfd49b0;  1 drivers
v0x55a15d682a40_0 .net "out", 0 0, L_0x55a15dfcf8a0;  1 drivers
v0x55a15d682b10_0 .net "w0", 0 0, L_0x55a15dfcf830;  1 drivers
S_0x55a15d682c50 .scope module, "and0[14]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfcf960 .functor NAND 1, L_0x55a15dfd2780, L_0x55a15dfd4d40, C4<1>, C4<1>;
L_0x55a15dfcf9d0 .functor NAND 1, L_0x55a15dfcf960, L_0x55a15dfcf960, C4<1>, C4<1>;
v0x55a15d682e90_0 .net "in0", 0 0, L_0x55a15dfd2780;  1 drivers
v0x55a15d682f70_0 .net "in1", 0 0, L_0x55a15dfd4d40;  1 drivers
v0x55a15d683030_0 .net "out", 0 0, L_0x55a15dfcf9d0;  1 drivers
v0x55a15d683100_0 .net "w0", 0 0, L_0x55a15dfcf960;  1 drivers
S_0x55a15d683240 .scope module, "and0[15]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfcfa90 .functor NAND 1, L_0x55a15dfd2900, L_0x55a15dfd4bc0, C4<1>, C4<1>;
L_0x55a15dfcfb00 .functor NAND 1, L_0x55a15dfcfa90, L_0x55a15dfcfa90, C4<1>, C4<1>;
v0x55a15d683480_0 .net "in0", 0 0, L_0x55a15dfd2900;  1 drivers
v0x55a15d683560_0 .net "in1", 0 0, L_0x55a15dfd4bc0;  1 drivers
v0x55a15d683620_0 .net "out", 0 0, L_0x55a15dfcfb00;  1 drivers
v0x55a15d6836f0_0 .net "w0", 0 0, L_0x55a15dfcfa90;  1 drivers
S_0x55a15d683830 .scope module, "and0[16]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfcfbc0 .functor NAND 1, L_0x55a15dfd29f0, L_0x55a15dfd4f70, C4<1>, C4<1>;
L_0x55a15dfcfc30 .functor NAND 1, L_0x55a15dfcfbc0, L_0x55a15dfcfbc0, C4<1>, C4<1>;
v0x55a15d683a70_0 .net "in0", 0 0, L_0x55a15dfd29f0;  1 drivers
v0x55a15d683b50_0 .net "in1", 0 0, L_0x55a15dfd4f70;  1 drivers
v0x55a15d683c10_0 .net "out", 0 0, L_0x55a15dfcfc30;  1 drivers
v0x55a15d683ce0_0 .net "w0", 0 0, L_0x55a15dfcfbc0;  1 drivers
S_0x55a15d683e20 .scope module, "and0[17]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfcfcf0 .functor NAND 1, L_0x55a15dfd2b80, L_0x55a15dfd4de0, C4<1>, C4<1>;
L_0x55a15dfcfd60 .functor NAND 1, L_0x55a15dfcfcf0, L_0x55a15dfcfcf0, C4<1>, C4<1>;
v0x55a15d684060_0 .net "in0", 0 0, L_0x55a15dfd2b80;  1 drivers
v0x55a15d684140_0 .net "in1", 0 0, L_0x55a15dfd4de0;  1 drivers
v0x55a15d684200_0 .net "out", 0 0, L_0x55a15dfcfd60;  1 drivers
v0x55a15d6842d0_0 .net "w0", 0 0, L_0x55a15dfcfcf0;  1 drivers
S_0x55a15d684410 .scope module, "and0[18]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfcfe20 .functor NAND 1, L_0x55a15dfd2c20, L_0x55a15dfd4ed0, C4<1>, C4<1>;
L_0x55a15dfcfe90 .functor NAND 1, L_0x55a15dfcfe20, L_0x55a15dfcfe20, C4<1>, C4<1>;
v0x55a15d684650_0 .net "in0", 0 0, L_0x55a15dfd2c20;  1 drivers
v0x55a15d684730_0 .net "in1", 0 0, L_0x55a15dfd4ed0;  1 drivers
v0x55a15d6847f0_0 .net "out", 0 0, L_0x55a15dfcfe90;  1 drivers
v0x55a15d6848c0_0 .net "w0", 0 0, L_0x55a15dfcfe20;  1 drivers
S_0x55a15d684a00 .scope module, "and0[19]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfcff50 .functor NAND 1, L_0x55a15dfd2ae0, L_0x55a15dfd5010, C4<1>, C4<1>;
L_0x55a15dfcffc0 .functor NAND 1, L_0x55a15dfcff50, L_0x55a15dfcff50, C4<1>, C4<1>;
v0x55a15d684c40_0 .net "in0", 0 0, L_0x55a15dfd2ae0;  1 drivers
v0x55a15d684d20_0 .net "in1", 0 0, L_0x55a15dfd5010;  1 drivers
v0x55a15d684de0_0 .net "out", 0 0, L_0x55a15dfcffc0;  1 drivers
v0x55a15d684eb0_0 .net "w0", 0 0, L_0x55a15dfcff50;  1 drivers
S_0x55a15d684ff0 .scope module, "and0[20]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd0080 .functor NAND 1, L_0x55a15dfd2e10, L_0x55a15dfd5100, C4<1>, C4<1>;
L_0x55a15dfd00f0 .functor NAND 1, L_0x55a15dfd0080, L_0x55a15dfd0080, C4<1>, C4<1>;
v0x55a15d685230_0 .net "in0", 0 0, L_0x55a15dfd2e10;  1 drivers
v0x55a15d685310_0 .net "in1", 0 0, L_0x55a15dfd5100;  1 drivers
v0x55a15d6853d0_0 .net "out", 0 0, L_0x55a15dfd00f0;  1 drivers
v0x55a15d6854a0_0 .net "w0", 0 0, L_0x55a15dfd0080;  1 drivers
S_0x55a15d6855e0 .scope module, "and0[21]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd01b0 .functor NAND 1, L_0x55a15dfd2d10, L_0x55a15dfd5200, C4<1>, C4<1>;
L_0x55a15dfd0220 .functor NAND 1, L_0x55a15dfd01b0, L_0x55a15dfd01b0, C4<1>, C4<1>;
v0x55a15d685820_0 .net "in0", 0 0, L_0x55a15dfd2d10;  1 drivers
v0x55a15d685900_0 .net "in1", 0 0, L_0x55a15dfd5200;  1 drivers
v0x55a15d6859c0_0 .net "out", 0 0, L_0x55a15dfd0220;  1 drivers
v0x55a15d685a90_0 .net "w0", 0 0, L_0x55a15dfd01b0;  1 drivers
S_0x55a15d685bd0 .scope module, "and0[22]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd02e0 .functor NAND 1, L_0x55a15dfd3010, L_0x55a15dfd52f0, C4<1>, C4<1>;
L_0x55a15dfd0350 .functor NAND 1, L_0x55a15dfd02e0, L_0x55a15dfd02e0, C4<1>, C4<1>;
v0x55a15d685e10_0 .net "in0", 0 0, L_0x55a15dfd3010;  1 drivers
v0x55a15d685ef0_0 .net "in1", 0 0, L_0x55a15dfd52f0;  1 drivers
v0x55a15d685fb0_0 .net "out", 0 0, L_0x55a15dfd0350;  1 drivers
v0x55a15d686080_0 .net "w0", 0 0, L_0x55a15dfd02e0;  1 drivers
S_0x55a15d6861c0 .scope module, "and0[23]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd0410 .functor NAND 1, L_0x55a15dfd2f00, L_0x55a15dfd5400, C4<1>, C4<1>;
L_0x55a15dfd0480 .functor NAND 1, L_0x55a15dfd0410, L_0x55a15dfd0410, C4<1>, C4<1>;
v0x55a15d686400_0 .net "in0", 0 0, L_0x55a15dfd2f00;  1 drivers
v0x55a15d6864e0_0 .net "in1", 0 0, L_0x55a15dfd5400;  1 drivers
v0x55a15d6865a0_0 .net "out", 0 0, L_0x55a15dfd0480;  1 drivers
v0x55a15d686670_0 .net "w0", 0 0, L_0x55a15dfd0410;  1 drivers
S_0x55a15d6867b0 .scope module, "and0[24]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd0540 .functor NAND 1, L_0x55a15dfd3220, L_0x55a15dfd54f0, C4<1>, C4<1>;
L_0x55a15dfd05b0 .functor NAND 1, L_0x55a15dfd0540, L_0x55a15dfd0540, C4<1>, C4<1>;
v0x55a15d6869f0_0 .net "in0", 0 0, L_0x55a15dfd3220;  1 drivers
v0x55a15d686ad0_0 .net "in1", 0 0, L_0x55a15dfd54f0;  1 drivers
v0x55a15d686b90_0 .net "out", 0 0, L_0x55a15dfd05b0;  1 drivers
v0x55a15d686c60_0 .net "w0", 0 0, L_0x55a15dfd0540;  1 drivers
S_0x55a15d686da0 .scope module, "and0[25]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd0670 .functor NAND 1, L_0x55a15dfd3100, L_0x55a15dfd5610, C4<1>, C4<1>;
L_0x55a15dfd06e0 .functor NAND 1, L_0x55a15dfd0670, L_0x55a15dfd0670, C4<1>, C4<1>;
v0x55a15d686fe0_0 .net "in0", 0 0, L_0x55a15dfd3100;  1 drivers
v0x55a15d6870c0_0 .net "in1", 0 0, L_0x55a15dfd5610;  1 drivers
v0x55a15d687180_0 .net "out", 0 0, L_0x55a15dfd06e0;  1 drivers
v0x55a15d687250_0 .net "w0", 0 0, L_0x55a15dfd0670;  1 drivers
S_0x55a15d687390 .scope module, "and0[26]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd07a0 .functor NAND 1, L_0x55a15dfd3440, L_0x55a15dfd5700, C4<1>, C4<1>;
L_0x55a15dfd0810 .functor NAND 1, L_0x55a15dfd07a0, L_0x55a15dfd07a0, C4<1>, C4<1>;
v0x55a15d6875d0_0 .net "in0", 0 0, L_0x55a15dfd3440;  1 drivers
v0x55a15d6876b0_0 .net "in1", 0 0, L_0x55a15dfd5700;  1 drivers
v0x55a15d687770_0 .net "out", 0 0, L_0x55a15dfd0810;  1 drivers
v0x55a15d687840_0 .net "w0", 0 0, L_0x55a15dfd07a0;  1 drivers
S_0x55a15d687980 .scope module, "and0[27]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd08d0 .functor NAND 1, L_0x55a15dfd3310, L_0x55a15dfd5830, C4<1>, C4<1>;
L_0x55a15dfd0940 .functor NAND 1, L_0x55a15dfd08d0, L_0x55a15dfd08d0, C4<1>, C4<1>;
v0x55a15d687bc0_0 .net "in0", 0 0, L_0x55a15dfd3310;  1 drivers
v0x55a15d687ca0_0 .net "in1", 0 0, L_0x55a15dfd5830;  1 drivers
v0x55a15d687d60_0 .net "out", 0 0, L_0x55a15dfd0940;  1 drivers
v0x55a15d687e30_0 .net "w0", 0 0, L_0x55a15dfd08d0;  1 drivers
S_0x55a15d687f70 .scope module, "and0[28]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd0a00 .functor NAND 1, L_0x55a15dfd3670, L_0x55a15dfd5920, C4<1>, C4<1>;
L_0x55a15dfd0a70 .functor NAND 1, L_0x55a15dfd0a00, L_0x55a15dfd0a00, C4<1>, C4<1>;
v0x55a15d6881b0_0 .net "in0", 0 0, L_0x55a15dfd3670;  1 drivers
v0x55a15d688290_0 .net "in1", 0 0, L_0x55a15dfd5920;  1 drivers
v0x55a15d688350_0 .net "out", 0 0, L_0x55a15dfd0a70;  1 drivers
v0x55a15d688420_0 .net "w0", 0 0, L_0x55a15dfd0a00;  1 drivers
S_0x55a15d688560 .scope module, "and0[29]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd0b30 .functor NAND 1, L_0x55a15dfd3530, L_0x55a15dfd5a60, C4<1>, C4<1>;
L_0x55a15dfd0ba0 .functor NAND 1, L_0x55a15dfd0b30, L_0x55a15dfd0b30, C4<1>, C4<1>;
v0x55a15d6887a0_0 .net "in0", 0 0, L_0x55a15dfd3530;  1 drivers
v0x55a15d688880_0 .net "in1", 0 0, L_0x55a15dfd5a60;  1 drivers
v0x55a15d688940_0 .net "out", 0 0, L_0x55a15dfd0ba0;  1 drivers
v0x55a15d688a10_0 .net "w0", 0 0, L_0x55a15dfd0b30;  1 drivers
S_0x55a15d688b50 .scope module, "and0[30]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd0c60 .functor NAND 1, L_0x55a15dfd3c70, L_0x55a15dfd5b50, C4<1>, C4<1>;
L_0x55a15dfd0cd0 .functor NAND 1, L_0x55a15dfd0c60, L_0x55a15dfd0c60, C4<1>, C4<1>;
v0x55a15d688d90_0 .net "in0", 0 0, L_0x55a15dfd3c70;  1 drivers
v0x55a15d688e70_0 .net "in1", 0 0, L_0x55a15dfd5b50;  1 drivers
v0x55a15d688f30_0 .net "out", 0 0, L_0x55a15dfd0cd0;  1 drivers
v0x55a15d689000_0 .net "w0", 0 0, L_0x55a15dfd0c60;  1 drivers
S_0x55a15d689140 .scope module, "and0[31]" "AND" 52 4, 6 1 0, S_0x55a15d67d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd0d90 .functor NAND 1, L_0x55a15dfd3b70, L_0x55a15dfd6270, C4<1>, C4<1>;
L_0x55a15dfd0e00 .functor NAND 1, L_0x55a15dfd0d90, L_0x55a15dfd0d90, C4<1>, C4<1>;
v0x55a15d689380_0 .net "in0", 0 0, L_0x55a15dfd3b70;  1 drivers
v0x55a15d689460_0 .net "in1", 0 0, L_0x55a15dfd6270;  1 drivers
v0x55a15d689520_0 .net "out", 0 0, L_0x55a15dfd0e00;  1 drivers
v0x55a15d6895f0_0 .net "w0", 0 0, L_0x55a15dfd0d90;  1 drivers
S_0x55a15d689a60 .scope module, "and2" "AND_32BIT" 51 29, 52 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in0"
    .port_info 2 /INPUT 32 "in1"
v0x55a15d695bc0_0 .net "in0", 31 0, L_0x55a15df8a8f0;  alias, 1 drivers
v0x55a15d695ca0_0 .net "in1", 31 0, L_0x55a15ded0440;  alias, 1 drivers
v0x55a15d695d80_0 .net "out", 31 0, L_0x55a15dfd88f0;  alias, 1 drivers
LS_0x55a15dfd88f0_0_0 .concat [ 1 1 1 1], L_0x55a15dfd6360, L_0x55a15dfd6490, L_0x55a15dfd65c0, L_0x55a15dfd66f0;
LS_0x55a15dfd88f0_0_4 .concat [ 1 1 1 1], L_0x55a15dfd6820, L_0x55a15dfd6950, L_0x55a15dfd6a80, L_0x55a15dfd6bb0;
LS_0x55a15dfd88f0_0_8 .concat [ 1 1 1 1], L_0x55a15dfd6ce0, L_0x55a15dfd6e10, L_0x55a15dfd6f40, L_0x55a15dfd7070;
LS_0x55a15dfd88f0_0_12 .concat [ 1 1 1 1], L_0x55a15dfd71a0, L_0x55a15dfd72d0, L_0x55a15dfd7400, L_0x55a15dfd7530;
LS_0x55a15dfd88f0_0_16 .concat [ 1 1 1 1], L_0x55a15dfd7660, L_0x55a15dfd7790, L_0x55a15dfd78c0, L_0x55a15dfd79f0;
LS_0x55a15dfd88f0_0_20 .concat [ 1 1 1 1], L_0x55a15dfd7b20, L_0x55a15dfd7c50, L_0x55a15dfd7d80, L_0x55a15dfd7eb0;
LS_0x55a15dfd88f0_0_24 .concat [ 1 1 1 1], L_0x55a15dfd7fe0, L_0x55a15dfd8110, L_0x55a15dfd8240, L_0x55a15dfd8370;
LS_0x55a15dfd88f0_0_28 .concat [ 1 1 1 1], L_0x55a15dfd84a0, L_0x55a15dfd85d0, L_0x55a15dfd8700, L_0x55a15dfd8830;
LS_0x55a15dfd88f0_1_0 .concat [ 4 4 4 4], LS_0x55a15dfd88f0_0_0, LS_0x55a15dfd88f0_0_4, LS_0x55a15dfd88f0_0_8, LS_0x55a15dfd88f0_0_12;
LS_0x55a15dfd88f0_1_4 .concat [ 4 4 4 4], LS_0x55a15dfd88f0_0_16, LS_0x55a15dfd88f0_0_20, LS_0x55a15dfd88f0_0_24, LS_0x55a15dfd88f0_0_28;
L_0x55a15dfd88f0 .concat [ 16 16 0 0], LS_0x55a15dfd88f0_1_0, LS_0x55a15dfd88f0_1_4;
L_0x55a15dfd9390 .part L_0x55a15df8a8f0, 0, 1;
L_0x55a15dfd9480 .part L_0x55a15df8a8f0, 1, 1;
L_0x55a15dfd9520 .part L_0x55a15df8a8f0, 2, 1;
L_0x55a15dfd9610 .part L_0x55a15df8a8f0, 3, 1;
L_0x55a15dfd9700 .part L_0x55a15df8a8f0, 4, 1;
L_0x55a15dfd97f0 .part L_0x55a15df8a8f0, 5, 1;
L_0x55a15dfd98e0 .part L_0x55a15df8a8f0, 6, 1;
L_0x55a15dfd9a20 .part L_0x55a15df8a8f0, 7, 1;
L_0x55a15dfd9b10 .part L_0x55a15df8a8f0, 8, 1;
L_0x55a15dfd9c60 .part L_0x55a15df8a8f0, 9, 1;
L_0x55a15dfd9d00 .part L_0x55a15df8a8f0, 10, 1;
L_0x55a15dfd9e60 .part L_0x55a15df8a8f0, 11, 1;
L_0x55a15dfd9f50 .part L_0x55a15df8a8f0, 12, 1;
L_0x55a15dfda0c0 .part L_0x55a15df8a8f0, 13, 1;
L_0x55a15dfda1b0 .part L_0x55a15df8a8f0, 14, 1;
L_0x55a15dfda330 .part L_0x55a15df8a8f0, 15, 1;
L_0x55a15dfda420 .part L_0x55a15df8a8f0, 16, 1;
L_0x55a15dfda5b0 .part L_0x55a15df8a8f0, 17, 1;
L_0x55a15dfda650 .part L_0x55a15df8a8f0, 18, 1;
L_0x55a15dfda510 .part L_0x55a15df8a8f0, 19, 1;
L_0x55a15dfda840 .part L_0x55a15df8a8f0, 20, 1;
L_0x55a15dfda740 .part L_0x55a15df8a8f0, 21, 1;
L_0x55a15dfdaa40 .part L_0x55a15df8a8f0, 22, 1;
L_0x55a15dfda930 .part L_0x55a15df8a8f0, 23, 1;
L_0x55a15dfdac50 .part L_0x55a15df8a8f0, 24, 1;
L_0x55a15dfdab30 .part L_0x55a15df8a8f0, 25, 1;
L_0x55a15dfdae70 .part L_0x55a15df8a8f0, 26, 1;
L_0x55a15dfdad40 .part L_0x55a15df8a8f0, 27, 1;
L_0x55a15dfdb0a0 .part L_0x55a15df8a8f0, 28, 1;
L_0x55a15dfdaf60 .part L_0x55a15df8a8f0, 29, 1;
L_0x55a15dfdb6a0 .part L_0x55a15df8a8f0, 30, 1;
L_0x55a15dfdb5a0 .part L_0x55a15df8a8f0, 31, 1;
L_0x55a15dfdb850 .part L_0x55a15ded0440, 0, 1;
L_0x55a15dfdba10 .part L_0x55a15ded0440, 1, 1;
L_0x55a15dfdbab0 .part L_0x55a15ded0440, 2, 1;
L_0x55a15dfdb8f0 .part L_0x55a15ded0440, 3, 1;
L_0x55a15dfdbcd0 .part L_0x55a15ded0440, 4, 1;
L_0x55a15dfdbba0 .part L_0x55a15ded0440, 5, 1;
L_0x55a15dfdbf00 .part L_0x55a15ded0440, 6, 1;
L_0x55a15dfdbdc0 .part L_0x55a15ded0440, 7, 1;
L_0x55a15dfdc140 .part L_0x55a15ded0440, 8, 1;
L_0x55a15dfdbff0 .part L_0x55a15ded0440, 9, 1;
L_0x55a15dfdc340 .part L_0x55a15ded0440, 10, 1;
L_0x55a15dfdc1e0 .part L_0x55a15ded0440, 11, 1;
L_0x55a15dfdc550 .part L_0x55a15ded0440, 12, 1;
L_0x55a15dfdc3e0 .part L_0x55a15ded0440, 13, 1;
L_0x55a15dfdc770 .part L_0x55a15ded0440, 14, 1;
L_0x55a15dfdc5f0 .part L_0x55a15ded0440, 15, 1;
L_0x55a15dfdc9a0 .part L_0x55a15ded0440, 16, 1;
L_0x55a15dfdc810 .part L_0x55a15ded0440, 17, 1;
L_0x55a15dfdc900 .part L_0x55a15ded0440, 18, 1;
L_0x55a15dfdca40 .part L_0x55a15ded0440, 19, 1;
L_0x55a15dfdcb30 .part L_0x55a15ded0440, 20, 1;
L_0x55a15dfdcc30 .part L_0x55a15ded0440, 21, 1;
L_0x55a15dfdcd20 .part L_0x55a15ded0440, 22, 1;
L_0x55a15dfdce30 .part L_0x55a15ded0440, 23, 1;
L_0x55a15dfdcf20 .part L_0x55a15ded0440, 24, 1;
L_0x55a15dfdd040 .part L_0x55a15ded0440, 25, 1;
L_0x55a15dfdd130 .part L_0x55a15ded0440, 26, 1;
L_0x55a15dfdd260 .part L_0x55a15ded0440, 27, 1;
L_0x55a15dfdd350 .part L_0x55a15ded0440, 28, 1;
L_0x55a15dfdd490 .part L_0x55a15ded0440, 29, 1;
L_0x55a15dfdd580 .part L_0x55a15ded0440, 30, 1;
L_0x55a15dfddca0 .part L_0x55a15ded0440, 31, 1;
S_0x55a15d689cb0 .scope module, "and0[0]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd23c0 .functor NAND 1, L_0x55a15dfd9390, L_0x55a15dfdb850, C4<1>, C4<1>;
L_0x55a15dfd6360 .functor NAND 1, L_0x55a15dfd23c0, L_0x55a15dfd23c0, C4<1>, C4<1>;
v0x55a15d689f10_0 .net "in0", 0 0, L_0x55a15dfd9390;  1 drivers
v0x55a15d689ff0_0 .net "in1", 0 0, L_0x55a15dfdb850;  1 drivers
v0x55a15d68a0b0_0 .net "out", 0 0, L_0x55a15dfd6360;  1 drivers
v0x55a15d68a180_0 .net "w0", 0 0, L_0x55a15dfd23c0;  1 drivers
S_0x55a15d68a2c0 .scope module, "and0[1]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd6420 .functor NAND 1, L_0x55a15dfd9480, L_0x55a15dfdba10, C4<1>, C4<1>;
L_0x55a15dfd6490 .functor NAND 1, L_0x55a15dfd6420, L_0x55a15dfd6420, C4<1>, C4<1>;
v0x55a15d68a500_0 .net "in0", 0 0, L_0x55a15dfd9480;  1 drivers
v0x55a15d68a5e0_0 .net "in1", 0 0, L_0x55a15dfdba10;  1 drivers
v0x55a15d68a6a0_0 .net "out", 0 0, L_0x55a15dfd6490;  1 drivers
v0x55a15d68a770_0 .net "w0", 0 0, L_0x55a15dfd6420;  1 drivers
S_0x55a15d68a8b0 .scope module, "and0[2]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd6550 .functor NAND 1, L_0x55a15dfd9520, L_0x55a15dfdbab0, C4<1>, C4<1>;
L_0x55a15dfd65c0 .functor NAND 1, L_0x55a15dfd6550, L_0x55a15dfd6550, C4<1>, C4<1>;
v0x55a15d68ab00_0 .net "in0", 0 0, L_0x55a15dfd9520;  1 drivers
v0x55a15d68abe0_0 .net "in1", 0 0, L_0x55a15dfdbab0;  1 drivers
v0x55a15d68aca0_0 .net "out", 0 0, L_0x55a15dfd65c0;  1 drivers
v0x55a15d68ad70_0 .net "w0", 0 0, L_0x55a15dfd6550;  1 drivers
S_0x55a15d68aeb0 .scope module, "and0[3]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd6680 .functor NAND 1, L_0x55a15dfd9610, L_0x55a15dfdb8f0, C4<1>, C4<1>;
L_0x55a15dfd66f0 .functor NAND 1, L_0x55a15dfd6680, L_0x55a15dfd6680, C4<1>, C4<1>;
v0x55a15d68b0f0_0 .net "in0", 0 0, L_0x55a15dfd9610;  1 drivers
v0x55a15d68b1d0_0 .net "in1", 0 0, L_0x55a15dfdb8f0;  1 drivers
v0x55a15d68b290_0 .net "out", 0 0, L_0x55a15dfd66f0;  1 drivers
v0x55a15d68b360_0 .net "w0", 0 0, L_0x55a15dfd6680;  1 drivers
S_0x55a15d68b4a0 .scope module, "and0[4]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd67b0 .functor NAND 1, L_0x55a15dfd9700, L_0x55a15dfdbcd0, C4<1>, C4<1>;
L_0x55a15dfd6820 .functor NAND 1, L_0x55a15dfd67b0, L_0x55a15dfd67b0, C4<1>, C4<1>;
v0x55a15d68b730_0 .net "in0", 0 0, L_0x55a15dfd9700;  1 drivers
v0x55a15d68b810_0 .net "in1", 0 0, L_0x55a15dfdbcd0;  1 drivers
v0x55a15d68b8d0_0 .net "out", 0 0, L_0x55a15dfd6820;  1 drivers
v0x55a15d68b970_0 .net "w0", 0 0, L_0x55a15dfd67b0;  1 drivers
S_0x55a15d68bab0 .scope module, "and0[5]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd68e0 .functor NAND 1, L_0x55a15dfd97f0, L_0x55a15dfdbba0, C4<1>, C4<1>;
L_0x55a15dfd6950 .functor NAND 1, L_0x55a15dfd68e0, L_0x55a15dfd68e0, C4<1>, C4<1>;
v0x55a15d68bcf0_0 .net "in0", 0 0, L_0x55a15dfd97f0;  1 drivers
v0x55a15d68bdd0_0 .net "in1", 0 0, L_0x55a15dfdbba0;  1 drivers
v0x55a15d68be90_0 .net "out", 0 0, L_0x55a15dfd6950;  1 drivers
v0x55a15d68bf60_0 .net "w0", 0 0, L_0x55a15dfd68e0;  1 drivers
S_0x55a15d68c0a0 .scope module, "and0[6]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd6a10 .functor NAND 1, L_0x55a15dfd98e0, L_0x55a15dfdbf00, C4<1>, C4<1>;
L_0x55a15dfd6a80 .functor NAND 1, L_0x55a15dfd6a10, L_0x55a15dfd6a10, C4<1>, C4<1>;
v0x55a15d68c2e0_0 .net "in0", 0 0, L_0x55a15dfd98e0;  1 drivers
v0x55a15d68c3c0_0 .net "in1", 0 0, L_0x55a15dfdbf00;  1 drivers
v0x55a15d68c480_0 .net "out", 0 0, L_0x55a15dfd6a80;  1 drivers
v0x55a15d68c550_0 .net "w0", 0 0, L_0x55a15dfd6a10;  1 drivers
S_0x55a15d68c690 .scope module, "and0[7]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd6b40 .functor NAND 1, L_0x55a15dfd9a20, L_0x55a15dfdbdc0, C4<1>, C4<1>;
L_0x55a15dfd6bb0 .functor NAND 1, L_0x55a15dfd6b40, L_0x55a15dfd6b40, C4<1>, C4<1>;
v0x55a15d68c8d0_0 .net "in0", 0 0, L_0x55a15dfd9a20;  1 drivers
v0x55a15d68c9b0_0 .net "in1", 0 0, L_0x55a15dfdbdc0;  1 drivers
v0x55a15d68ca70_0 .net "out", 0 0, L_0x55a15dfd6bb0;  1 drivers
v0x55a15d68cb40_0 .net "w0", 0 0, L_0x55a15dfd6b40;  1 drivers
S_0x55a15d68cc80 .scope module, "and0[8]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd6c70 .functor NAND 1, L_0x55a15dfd9b10, L_0x55a15dfdc140, C4<1>, C4<1>;
L_0x55a15dfd6ce0 .functor NAND 1, L_0x55a15dfd6c70, L_0x55a15dfd6c70, C4<1>, C4<1>;
v0x55a15d68ce70_0 .net "in0", 0 0, L_0x55a15dfd9b10;  1 drivers
v0x55a15d68cf50_0 .net "in1", 0 0, L_0x55a15dfdc140;  1 drivers
v0x55a15d68d010_0 .net "out", 0 0, L_0x55a15dfd6ce0;  1 drivers
v0x55a15d68d0e0_0 .net "w0", 0 0, L_0x55a15dfd6c70;  1 drivers
S_0x55a15d68d220 .scope module, "and0[9]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd6da0 .functor NAND 1, L_0x55a15dfd9c60, L_0x55a15dfdbff0, C4<1>, C4<1>;
L_0x55a15dfd6e10 .functor NAND 1, L_0x55a15dfd6da0, L_0x55a15dfd6da0, C4<1>, C4<1>;
v0x55a15d68d460_0 .net "in0", 0 0, L_0x55a15dfd9c60;  1 drivers
v0x55a15d68d540_0 .net "in1", 0 0, L_0x55a15dfdbff0;  1 drivers
v0x55a15d68d600_0 .net "out", 0 0, L_0x55a15dfd6e10;  1 drivers
v0x55a15d68d6d0_0 .net "w0", 0 0, L_0x55a15dfd6da0;  1 drivers
S_0x55a15d68d810 .scope module, "and0[10]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd6ed0 .functor NAND 1, L_0x55a15dfd9d00, L_0x55a15dfdc340, C4<1>, C4<1>;
L_0x55a15dfd6f40 .functor NAND 1, L_0x55a15dfd6ed0, L_0x55a15dfd6ed0, C4<1>, C4<1>;
v0x55a15d68da50_0 .net "in0", 0 0, L_0x55a15dfd9d00;  1 drivers
v0x55a15d68db30_0 .net "in1", 0 0, L_0x55a15dfdc340;  1 drivers
v0x55a15d68dbf0_0 .net "out", 0 0, L_0x55a15dfd6f40;  1 drivers
v0x55a15d68dcc0_0 .net "w0", 0 0, L_0x55a15dfd6ed0;  1 drivers
S_0x55a15d68de00 .scope module, "and0[11]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd7000 .functor NAND 1, L_0x55a15dfd9e60, L_0x55a15dfdc1e0, C4<1>, C4<1>;
L_0x55a15dfd7070 .functor NAND 1, L_0x55a15dfd7000, L_0x55a15dfd7000, C4<1>, C4<1>;
v0x55a15d68e040_0 .net "in0", 0 0, L_0x55a15dfd9e60;  1 drivers
v0x55a15d68e120_0 .net "in1", 0 0, L_0x55a15dfdc1e0;  1 drivers
v0x55a15d68e1e0_0 .net "out", 0 0, L_0x55a15dfd7070;  1 drivers
v0x55a15d68e2b0_0 .net "w0", 0 0, L_0x55a15dfd7000;  1 drivers
S_0x55a15d68e3f0 .scope module, "and0[12]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd7130 .functor NAND 1, L_0x55a15dfd9f50, L_0x55a15dfdc550, C4<1>, C4<1>;
L_0x55a15dfd71a0 .functor NAND 1, L_0x55a15dfd7130, L_0x55a15dfd7130, C4<1>, C4<1>;
v0x55a15d68e630_0 .net "in0", 0 0, L_0x55a15dfd9f50;  1 drivers
v0x55a15d68e710_0 .net "in1", 0 0, L_0x55a15dfdc550;  1 drivers
v0x55a15d68e7d0_0 .net "out", 0 0, L_0x55a15dfd71a0;  1 drivers
v0x55a15d68e8a0_0 .net "w0", 0 0, L_0x55a15dfd7130;  1 drivers
S_0x55a15d68e9e0 .scope module, "and0[13]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd7260 .functor NAND 1, L_0x55a15dfda0c0, L_0x55a15dfdc3e0, C4<1>, C4<1>;
L_0x55a15dfd72d0 .functor NAND 1, L_0x55a15dfd7260, L_0x55a15dfd7260, C4<1>, C4<1>;
v0x55a15d68ec20_0 .net "in0", 0 0, L_0x55a15dfda0c0;  1 drivers
v0x55a15d68ed00_0 .net "in1", 0 0, L_0x55a15dfdc3e0;  1 drivers
v0x55a15d68edc0_0 .net "out", 0 0, L_0x55a15dfd72d0;  1 drivers
v0x55a15d68ee90_0 .net "w0", 0 0, L_0x55a15dfd7260;  1 drivers
S_0x55a15d68efd0 .scope module, "and0[14]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd7390 .functor NAND 1, L_0x55a15dfda1b0, L_0x55a15dfdc770, C4<1>, C4<1>;
L_0x55a15dfd7400 .functor NAND 1, L_0x55a15dfd7390, L_0x55a15dfd7390, C4<1>, C4<1>;
v0x55a15d68f210_0 .net "in0", 0 0, L_0x55a15dfda1b0;  1 drivers
v0x55a15d68f2f0_0 .net "in1", 0 0, L_0x55a15dfdc770;  1 drivers
v0x55a15d68f3b0_0 .net "out", 0 0, L_0x55a15dfd7400;  1 drivers
v0x55a15d68f480_0 .net "w0", 0 0, L_0x55a15dfd7390;  1 drivers
S_0x55a15d68f5c0 .scope module, "and0[15]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd74c0 .functor NAND 1, L_0x55a15dfda330, L_0x55a15dfdc5f0, C4<1>, C4<1>;
L_0x55a15dfd7530 .functor NAND 1, L_0x55a15dfd74c0, L_0x55a15dfd74c0, C4<1>, C4<1>;
v0x55a15d68f800_0 .net "in0", 0 0, L_0x55a15dfda330;  1 drivers
v0x55a15d68f8e0_0 .net "in1", 0 0, L_0x55a15dfdc5f0;  1 drivers
v0x55a15d68f9a0_0 .net "out", 0 0, L_0x55a15dfd7530;  1 drivers
v0x55a15d68fa70_0 .net "w0", 0 0, L_0x55a15dfd74c0;  1 drivers
S_0x55a15d68fbb0 .scope module, "and0[16]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd75f0 .functor NAND 1, L_0x55a15dfda420, L_0x55a15dfdc9a0, C4<1>, C4<1>;
L_0x55a15dfd7660 .functor NAND 1, L_0x55a15dfd75f0, L_0x55a15dfd75f0, C4<1>, C4<1>;
v0x55a15d68ff00_0 .net "in0", 0 0, L_0x55a15dfda420;  1 drivers
v0x55a15d68ffe0_0 .net "in1", 0 0, L_0x55a15dfdc9a0;  1 drivers
v0x55a15d6900a0_0 .net "out", 0 0, L_0x55a15dfd7660;  1 drivers
v0x55a15d690170_0 .net "w0", 0 0, L_0x55a15dfd75f0;  1 drivers
S_0x55a15d6902b0 .scope module, "and0[17]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd7720 .functor NAND 1, L_0x55a15dfda5b0, L_0x55a15dfdc810, C4<1>, C4<1>;
L_0x55a15dfd7790 .functor NAND 1, L_0x55a15dfd7720, L_0x55a15dfd7720, C4<1>, C4<1>;
v0x55a15d6904f0_0 .net "in0", 0 0, L_0x55a15dfda5b0;  1 drivers
v0x55a15d6905d0_0 .net "in1", 0 0, L_0x55a15dfdc810;  1 drivers
v0x55a15d690690_0 .net "out", 0 0, L_0x55a15dfd7790;  1 drivers
v0x55a15d690760_0 .net "w0", 0 0, L_0x55a15dfd7720;  1 drivers
S_0x55a15d6908a0 .scope module, "and0[18]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd7850 .functor NAND 1, L_0x55a15dfda650, L_0x55a15dfdc900, C4<1>, C4<1>;
L_0x55a15dfd78c0 .functor NAND 1, L_0x55a15dfd7850, L_0x55a15dfd7850, C4<1>, C4<1>;
v0x55a15d690ae0_0 .net "in0", 0 0, L_0x55a15dfda650;  1 drivers
v0x55a15d690bc0_0 .net "in1", 0 0, L_0x55a15dfdc900;  1 drivers
v0x55a15d690c80_0 .net "out", 0 0, L_0x55a15dfd78c0;  1 drivers
v0x55a15d690d50_0 .net "w0", 0 0, L_0x55a15dfd7850;  1 drivers
S_0x55a15d690e90 .scope module, "and0[19]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd7980 .functor NAND 1, L_0x55a15dfda510, L_0x55a15dfdca40, C4<1>, C4<1>;
L_0x55a15dfd79f0 .functor NAND 1, L_0x55a15dfd7980, L_0x55a15dfd7980, C4<1>, C4<1>;
v0x55a15d6910d0_0 .net "in0", 0 0, L_0x55a15dfda510;  1 drivers
v0x55a15d6911b0_0 .net "in1", 0 0, L_0x55a15dfdca40;  1 drivers
v0x55a15d691270_0 .net "out", 0 0, L_0x55a15dfd79f0;  1 drivers
v0x55a15d691340_0 .net "w0", 0 0, L_0x55a15dfd7980;  1 drivers
S_0x55a15d691480 .scope module, "and0[20]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd7ab0 .functor NAND 1, L_0x55a15dfda840, L_0x55a15dfdcb30, C4<1>, C4<1>;
L_0x55a15dfd7b20 .functor NAND 1, L_0x55a15dfd7ab0, L_0x55a15dfd7ab0, C4<1>, C4<1>;
v0x55a15d6916c0_0 .net "in0", 0 0, L_0x55a15dfda840;  1 drivers
v0x55a15d6917a0_0 .net "in1", 0 0, L_0x55a15dfdcb30;  1 drivers
v0x55a15d691860_0 .net "out", 0 0, L_0x55a15dfd7b20;  1 drivers
v0x55a15d691930_0 .net "w0", 0 0, L_0x55a15dfd7ab0;  1 drivers
S_0x55a15d691a70 .scope module, "and0[21]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd7be0 .functor NAND 1, L_0x55a15dfda740, L_0x55a15dfdcc30, C4<1>, C4<1>;
L_0x55a15dfd7c50 .functor NAND 1, L_0x55a15dfd7be0, L_0x55a15dfd7be0, C4<1>, C4<1>;
v0x55a15d691cb0_0 .net "in0", 0 0, L_0x55a15dfda740;  1 drivers
v0x55a15d691d90_0 .net "in1", 0 0, L_0x55a15dfdcc30;  1 drivers
v0x55a15d691e50_0 .net "out", 0 0, L_0x55a15dfd7c50;  1 drivers
v0x55a15d691f20_0 .net "w0", 0 0, L_0x55a15dfd7be0;  1 drivers
S_0x55a15d692060 .scope module, "and0[22]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd7d10 .functor NAND 1, L_0x55a15dfdaa40, L_0x55a15dfdcd20, C4<1>, C4<1>;
L_0x55a15dfd7d80 .functor NAND 1, L_0x55a15dfd7d10, L_0x55a15dfd7d10, C4<1>, C4<1>;
v0x55a15d6922a0_0 .net "in0", 0 0, L_0x55a15dfdaa40;  1 drivers
v0x55a15d692380_0 .net "in1", 0 0, L_0x55a15dfdcd20;  1 drivers
v0x55a15d692440_0 .net "out", 0 0, L_0x55a15dfd7d80;  1 drivers
v0x55a15d692510_0 .net "w0", 0 0, L_0x55a15dfd7d10;  1 drivers
S_0x55a15d692650 .scope module, "and0[23]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd7e40 .functor NAND 1, L_0x55a15dfda930, L_0x55a15dfdce30, C4<1>, C4<1>;
L_0x55a15dfd7eb0 .functor NAND 1, L_0x55a15dfd7e40, L_0x55a15dfd7e40, C4<1>, C4<1>;
v0x55a15d692890_0 .net "in0", 0 0, L_0x55a15dfda930;  1 drivers
v0x55a15d692970_0 .net "in1", 0 0, L_0x55a15dfdce30;  1 drivers
v0x55a15d692a30_0 .net "out", 0 0, L_0x55a15dfd7eb0;  1 drivers
v0x55a15d692b00_0 .net "w0", 0 0, L_0x55a15dfd7e40;  1 drivers
S_0x55a15d692c40 .scope module, "and0[24]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd7f70 .functor NAND 1, L_0x55a15dfdac50, L_0x55a15dfdcf20, C4<1>, C4<1>;
L_0x55a15dfd7fe0 .functor NAND 1, L_0x55a15dfd7f70, L_0x55a15dfd7f70, C4<1>, C4<1>;
v0x55a15d692e80_0 .net "in0", 0 0, L_0x55a15dfdac50;  1 drivers
v0x55a15d692f60_0 .net "in1", 0 0, L_0x55a15dfdcf20;  1 drivers
v0x55a15d693020_0 .net "out", 0 0, L_0x55a15dfd7fe0;  1 drivers
v0x55a15d6930f0_0 .net "w0", 0 0, L_0x55a15dfd7f70;  1 drivers
S_0x55a15d693230 .scope module, "and0[25]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd80a0 .functor NAND 1, L_0x55a15dfdab30, L_0x55a15dfdd040, C4<1>, C4<1>;
L_0x55a15dfd8110 .functor NAND 1, L_0x55a15dfd80a0, L_0x55a15dfd80a0, C4<1>, C4<1>;
v0x55a15d693470_0 .net "in0", 0 0, L_0x55a15dfdab30;  1 drivers
v0x55a15d693550_0 .net "in1", 0 0, L_0x55a15dfdd040;  1 drivers
v0x55a15d693610_0 .net "out", 0 0, L_0x55a15dfd8110;  1 drivers
v0x55a15d6936e0_0 .net "w0", 0 0, L_0x55a15dfd80a0;  1 drivers
S_0x55a15d693820 .scope module, "and0[26]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd81d0 .functor NAND 1, L_0x55a15dfdae70, L_0x55a15dfdd130, C4<1>, C4<1>;
L_0x55a15dfd8240 .functor NAND 1, L_0x55a15dfd81d0, L_0x55a15dfd81d0, C4<1>, C4<1>;
v0x55a15d693a60_0 .net "in0", 0 0, L_0x55a15dfdae70;  1 drivers
v0x55a15d693b40_0 .net "in1", 0 0, L_0x55a15dfdd130;  1 drivers
v0x55a15d693c00_0 .net "out", 0 0, L_0x55a15dfd8240;  1 drivers
v0x55a15d693cd0_0 .net "w0", 0 0, L_0x55a15dfd81d0;  1 drivers
S_0x55a15d693e10 .scope module, "and0[27]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd8300 .functor NAND 1, L_0x55a15dfdad40, L_0x55a15dfdd260, C4<1>, C4<1>;
L_0x55a15dfd8370 .functor NAND 1, L_0x55a15dfd8300, L_0x55a15dfd8300, C4<1>, C4<1>;
v0x55a15d694050_0 .net "in0", 0 0, L_0x55a15dfdad40;  1 drivers
v0x55a15d694130_0 .net "in1", 0 0, L_0x55a15dfdd260;  1 drivers
v0x55a15d6941f0_0 .net "out", 0 0, L_0x55a15dfd8370;  1 drivers
v0x55a15d6942c0_0 .net "w0", 0 0, L_0x55a15dfd8300;  1 drivers
S_0x55a15d694400 .scope module, "and0[28]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd8430 .functor NAND 1, L_0x55a15dfdb0a0, L_0x55a15dfdd350, C4<1>, C4<1>;
L_0x55a15dfd84a0 .functor NAND 1, L_0x55a15dfd8430, L_0x55a15dfd8430, C4<1>, C4<1>;
v0x55a15d694640_0 .net "in0", 0 0, L_0x55a15dfdb0a0;  1 drivers
v0x55a15d694720_0 .net "in1", 0 0, L_0x55a15dfdd350;  1 drivers
v0x55a15d6947e0_0 .net "out", 0 0, L_0x55a15dfd84a0;  1 drivers
v0x55a15d6948b0_0 .net "w0", 0 0, L_0x55a15dfd8430;  1 drivers
S_0x55a15d6949f0 .scope module, "and0[29]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd8560 .functor NAND 1, L_0x55a15dfdaf60, L_0x55a15dfdd490, C4<1>, C4<1>;
L_0x55a15dfd85d0 .functor NAND 1, L_0x55a15dfd8560, L_0x55a15dfd8560, C4<1>, C4<1>;
v0x55a15d694c30_0 .net "in0", 0 0, L_0x55a15dfdaf60;  1 drivers
v0x55a15d694d10_0 .net "in1", 0 0, L_0x55a15dfdd490;  1 drivers
v0x55a15d694dd0_0 .net "out", 0 0, L_0x55a15dfd85d0;  1 drivers
v0x55a15d694ea0_0 .net "w0", 0 0, L_0x55a15dfd8560;  1 drivers
S_0x55a15d694fe0 .scope module, "and0[30]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd8690 .functor NAND 1, L_0x55a15dfdb6a0, L_0x55a15dfdd580, C4<1>, C4<1>;
L_0x55a15dfd8700 .functor NAND 1, L_0x55a15dfd8690, L_0x55a15dfd8690, C4<1>, C4<1>;
v0x55a15d695220_0 .net "in0", 0 0, L_0x55a15dfdb6a0;  1 drivers
v0x55a15d695300_0 .net "in1", 0 0, L_0x55a15dfdd580;  1 drivers
v0x55a15d6953c0_0 .net "out", 0 0, L_0x55a15dfd8700;  1 drivers
v0x55a15d695490_0 .net "w0", 0 0, L_0x55a15dfd8690;  1 drivers
S_0x55a15d6955d0 .scope module, "and0[31]" "AND" 52 4, 6 1 0, S_0x55a15d689a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd87c0 .functor NAND 1, L_0x55a15dfdb5a0, L_0x55a15dfddca0, C4<1>, C4<1>;
L_0x55a15dfd8830 .functor NAND 1, L_0x55a15dfd87c0, L_0x55a15dfd87c0, C4<1>, C4<1>;
v0x55a15d695810_0 .net "in0", 0 0, L_0x55a15dfdb5a0;  1 drivers
v0x55a15d6958f0_0 .net "in1", 0 0, L_0x55a15dfddca0;  1 drivers
v0x55a15d6959b0_0 .net "out", 0 0, L_0x55a15dfd8830;  1 drivers
v0x55a15d695a80_0 .net "w0", 0 0, L_0x55a15dfd87c0;  1 drivers
S_0x55a15d695ef0 .scope module, "and3" "AND_32BIT" 51 30, 52 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in0"
    .port_info 2 /INPUT 32 "in1"
v0x55a15d6a2040_0 .net "in0", 31 0, L_0x55a15df958f0;  alias, 1 drivers
v0x55a15d6a2120_0 .net "in1", 31 0, L_0x55a15deef6a0;  alias, 1 drivers
v0x55a15d6a2200_0 .net "out", 31 0, L_0x55a15dfe0320;  alias, 1 drivers
LS_0x55a15dfe0320_0_0 .concat [ 1 1 1 1], L_0x55a15dfddd90, L_0x55a15dfddec0, L_0x55a15dfddff0, L_0x55a15dfde120;
LS_0x55a15dfe0320_0_4 .concat [ 1 1 1 1], L_0x55a15dfde250, L_0x55a15dfde380, L_0x55a15dfde4b0, L_0x55a15dfde5e0;
LS_0x55a15dfe0320_0_8 .concat [ 1 1 1 1], L_0x55a15dfde710, L_0x55a15dfde840, L_0x55a15dfde970, L_0x55a15dfdeaa0;
LS_0x55a15dfe0320_0_12 .concat [ 1 1 1 1], L_0x55a15dfdebd0, L_0x55a15dfded00, L_0x55a15dfdee30, L_0x55a15dfdef60;
LS_0x55a15dfe0320_0_16 .concat [ 1 1 1 1], L_0x55a15dfdf090, L_0x55a15dfdf1c0, L_0x55a15dfdf2f0, L_0x55a15dfdf420;
LS_0x55a15dfe0320_0_20 .concat [ 1 1 1 1], L_0x55a15dfdf550, L_0x55a15dfdf680, L_0x55a15dfdf7b0, L_0x55a15dfdf8e0;
LS_0x55a15dfe0320_0_24 .concat [ 1 1 1 1], L_0x55a15dfdfa10, L_0x55a15dfdfb40, L_0x55a15dfdfc70, L_0x55a15dfdfda0;
LS_0x55a15dfe0320_0_28 .concat [ 1 1 1 1], L_0x55a15dfdfed0, L_0x55a15dfe0000, L_0x55a15dfe0130, L_0x55a15dfe0260;
LS_0x55a15dfe0320_1_0 .concat [ 4 4 4 4], LS_0x55a15dfe0320_0_0, LS_0x55a15dfe0320_0_4, LS_0x55a15dfe0320_0_8, LS_0x55a15dfe0320_0_12;
LS_0x55a15dfe0320_1_4 .concat [ 4 4 4 4], LS_0x55a15dfe0320_0_16, LS_0x55a15dfe0320_0_20, LS_0x55a15dfe0320_0_24, LS_0x55a15dfe0320_0_28;
L_0x55a15dfe0320 .concat [ 16 16 0 0], LS_0x55a15dfe0320_1_0, LS_0x55a15dfe0320_1_4;
L_0x55a15dfe0dc0 .part L_0x55a15df958f0, 0, 1;
L_0x55a15dfe0eb0 .part L_0x55a15df958f0, 1, 1;
L_0x55a15dfe0f50 .part L_0x55a15df958f0, 2, 1;
L_0x55a15dfe1040 .part L_0x55a15df958f0, 3, 1;
L_0x55a15dfe1130 .part L_0x55a15df958f0, 4, 1;
L_0x55a15dfe1220 .part L_0x55a15df958f0, 5, 1;
L_0x55a15dfe1310 .part L_0x55a15df958f0, 6, 1;
L_0x55a15dfe1450 .part L_0x55a15df958f0, 7, 1;
L_0x55a15dfe1540 .part L_0x55a15df958f0, 8, 1;
L_0x55a15dfe1690 .part L_0x55a15df958f0, 9, 1;
L_0x55a15dfe1730 .part L_0x55a15df958f0, 10, 1;
L_0x55a15dfe1890 .part L_0x55a15df958f0, 11, 1;
L_0x55a15dfe1980 .part L_0x55a15df958f0, 12, 1;
L_0x55a15dfe1af0 .part L_0x55a15df958f0, 13, 1;
L_0x55a15dfe1be0 .part L_0x55a15df958f0, 14, 1;
L_0x55a15dfe1d60 .part L_0x55a15df958f0, 15, 1;
L_0x55a15dfe1e50 .part L_0x55a15df958f0, 16, 1;
L_0x55a15dfe1fe0 .part L_0x55a15df958f0, 17, 1;
L_0x55a15dfe2080 .part L_0x55a15df958f0, 18, 1;
L_0x55a15dfe1f40 .part L_0x55a15df958f0, 19, 1;
L_0x55a15dfe2270 .part L_0x55a15df958f0, 20, 1;
L_0x55a15dfe2170 .part L_0x55a15df958f0, 21, 1;
L_0x55a15dfe2470 .part L_0x55a15df958f0, 22, 1;
L_0x55a15dfe2360 .part L_0x55a15df958f0, 23, 1;
L_0x55a15dfe2680 .part L_0x55a15df958f0, 24, 1;
L_0x55a15dfe2560 .part L_0x55a15df958f0, 25, 1;
L_0x55a15dfe28a0 .part L_0x55a15df958f0, 26, 1;
L_0x55a15dfe2770 .part L_0x55a15df958f0, 27, 1;
L_0x55a15dfe2ad0 .part L_0x55a15df958f0, 28, 1;
L_0x55a15dfe2990 .part L_0x55a15df958f0, 29, 1;
L_0x55a15dfe30d0 .part L_0x55a15df958f0, 30, 1;
L_0x55a15dfe2fd0 .part L_0x55a15df958f0, 31, 1;
L_0x55a15dfe3280 .part L_0x55a15deef6a0, 0, 1;
L_0x55a15dfe3440 .part L_0x55a15deef6a0, 1, 1;
L_0x55a15dfe34e0 .part L_0x55a15deef6a0, 2, 1;
L_0x55a15dfe3320 .part L_0x55a15deef6a0, 3, 1;
L_0x55a15dfe3700 .part L_0x55a15deef6a0, 4, 1;
L_0x55a15dfe35d0 .part L_0x55a15deef6a0, 5, 1;
L_0x55a15dfe3930 .part L_0x55a15deef6a0, 6, 1;
L_0x55a15dfe37f0 .part L_0x55a15deef6a0, 7, 1;
L_0x55a15dfe3b70 .part L_0x55a15deef6a0, 8, 1;
L_0x55a15dfe3a20 .part L_0x55a15deef6a0, 9, 1;
L_0x55a15dfe3d70 .part L_0x55a15deef6a0, 10, 1;
L_0x55a15dfe3c10 .part L_0x55a15deef6a0, 11, 1;
L_0x55a15dfe3f80 .part L_0x55a15deef6a0, 12, 1;
L_0x55a15dfe3e10 .part L_0x55a15deef6a0, 13, 1;
L_0x55a15dfe41a0 .part L_0x55a15deef6a0, 14, 1;
L_0x55a15dfe4020 .part L_0x55a15deef6a0, 15, 1;
L_0x55a15dfe43d0 .part L_0x55a15deef6a0, 16, 1;
L_0x55a15dfe4240 .part L_0x55a15deef6a0, 17, 1;
L_0x55a15dfe4330 .part L_0x55a15deef6a0, 18, 1;
L_0x55a15dfe4470 .part L_0x55a15deef6a0, 19, 1;
L_0x55a15dfe4560 .part L_0x55a15deef6a0, 20, 1;
L_0x55a15dfe4660 .part L_0x55a15deef6a0, 21, 1;
L_0x55a15dfe4750 .part L_0x55a15deef6a0, 22, 1;
L_0x55a15dfe4860 .part L_0x55a15deef6a0, 23, 1;
L_0x55a15dfe4950 .part L_0x55a15deef6a0, 24, 1;
L_0x55a15dfe4a70 .part L_0x55a15deef6a0, 25, 1;
L_0x55a15dfe4b60 .part L_0x55a15deef6a0, 26, 1;
L_0x55a15dfe4c90 .part L_0x55a15deef6a0, 27, 1;
L_0x55a15dfe4d80 .part L_0x55a15deef6a0, 28, 1;
L_0x55a15dfe4ec0 .part L_0x55a15deef6a0, 29, 1;
L_0x55a15dfe4fb0 .part L_0x55a15deef6a0, 30, 1;
L_0x55a15dfe56d0 .part L_0x55a15deef6a0, 31, 1;
S_0x55a15d696110 .scope module, "and0[0]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfd9df0 .functor NAND 1, L_0x55a15dfe0dc0, L_0x55a15dfe3280, C4<1>, C4<1>;
L_0x55a15dfddd90 .functor NAND 1, L_0x55a15dfd9df0, L_0x55a15dfd9df0, C4<1>, C4<1>;
v0x55a15d696390_0 .net "in0", 0 0, L_0x55a15dfe0dc0;  1 drivers
v0x55a15d696470_0 .net "in1", 0 0, L_0x55a15dfe3280;  1 drivers
v0x55a15d696530_0 .net "out", 0 0, L_0x55a15dfddd90;  1 drivers
v0x55a15d696600_0 .net "w0", 0 0, L_0x55a15dfd9df0;  1 drivers
S_0x55a15d696740 .scope module, "and0[1]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfdde50 .functor NAND 1, L_0x55a15dfe0eb0, L_0x55a15dfe3440, C4<1>, C4<1>;
L_0x55a15dfddec0 .functor NAND 1, L_0x55a15dfdde50, L_0x55a15dfdde50, C4<1>, C4<1>;
v0x55a15d696980_0 .net "in0", 0 0, L_0x55a15dfe0eb0;  1 drivers
v0x55a15d696a60_0 .net "in1", 0 0, L_0x55a15dfe3440;  1 drivers
v0x55a15d696b20_0 .net "out", 0 0, L_0x55a15dfddec0;  1 drivers
v0x55a15d696bf0_0 .net "w0", 0 0, L_0x55a15dfdde50;  1 drivers
S_0x55a15d696d30 .scope module, "and0[2]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfddf80 .functor NAND 1, L_0x55a15dfe0f50, L_0x55a15dfe34e0, C4<1>, C4<1>;
L_0x55a15dfddff0 .functor NAND 1, L_0x55a15dfddf80, L_0x55a15dfddf80, C4<1>, C4<1>;
v0x55a15d696f80_0 .net "in0", 0 0, L_0x55a15dfe0f50;  1 drivers
v0x55a15d697060_0 .net "in1", 0 0, L_0x55a15dfe34e0;  1 drivers
v0x55a15d697120_0 .net "out", 0 0, L_0x55a15dfddff0;  1 drivers
v0x55a15d6971f0_0 .net "w0", 0 0, L_0x55a15dfddf80;  1 drivers
S_0x55a15d697330 .scope module, "and0[3]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfde0b0 .functor NAND 1, L_0x55a15dfe1040, L_0x55a15dfe3320, C4<1>, C4<1>;
L_0x55a15dfde120 .functor NAND 1, L_0x55a15dfde0b0, L_0x55a15dfde0b0, C4<1>, C4<1>;
v0x55a15d697570_0 .net "in0", 0 0, L_0x55a15dfe1040;  1 drivers
v0x55a15d697650_0 .net "in1", 0 0, L_0x55a15dfe3320;  1 drivers
v0x55a15d697710_0 .net "out", 0 0, L_0x55a15dfde120;  1 drivers
v0x55a15d6977e0_0 .net "w0", 0 0, L_0x55a15dfde0b0;  1 drivers
S_0x55a15d697920 .scope module, "and0[4]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfde1e0 .functor NAND 1, L_0x55a15dfe1130, L_0x55a15dfe3700, C4<1>, C4<1>;
L_0x55a15dfde250 .functor NAND 1, L_0x55a15dfde1e0, L_0x55a15dfde1e0, C4<1>, C4<1>;
v0x55a15d697bb0_0 .net "in0", 0 0, L_0x55a15dfe1130;  1 drivers
v0x55a15d697c90_0 .net "in1", 0 0, L_0x55a15dfe3700;  1 drivers
v0x55a15d697d50_0 .net "out", 0 0, L_0x55a15dfde250;  1 drivers
v0x55a15d697df0_0 .net "w0", 0 0, L_0x55a15dfde1e0;  1 drivers
S_0x55a15d697f30 .scope module, "and0[5]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfde310 .functor NAND 1, L_0x55a15dfe1220, L_0x55a15dfe35d0, C4<1>, C4<1>;
L_0x55a15dfde380 .functor NAND 1, L_0x55a15dfde310, L_0x55a15dfde310, C4<1>, C4<1>;
v0x55a15d698170_0 .net "in0", 0 0, L_0x55a15dfe1220;  1 drivers
v0x55a15d698250_0 .net "in1", 0 0, L_0x55a15dfe35d0;  1 drivers
v0x55a15d698310_0 .net "out", 0 0, L_0x55a15dfde380;  1 drivers
v0x55a15d6983e0_0 .net "w0", 0 0, L_0x55a15dfde310;  1 drivers
S_0x55a15d698520 .scope module, "and0[6]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfde440 .functor NAND 1, L_0x55a15dfe1310, L_0x55a15dfe3930, C4<1>, C4<1>;
L_0x55a15dfde4b0 .functor NAND 1, L_0x55a15dfde440, L_0x55a15dfde440, C4<1>, C4<1>;
v0x55a15d698760_0 .net "in0", 0 0, L_0x55a15dfe1310;  1 drivers
v0x55a15d698840_0 .net "in1", 0 0, L_0x55a15dfe3930;  1 drivers
v0x55a15d698900_0 .net "out", 0 0, L_0x55a15dfde4b0;  1 drivers
v0x55a15d6989d0_0 .net "w0", 0 0, L_0x55a15dfde440;  1 drivers
S_0x55a15d698b10 .scope module, "and0[7]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfde570 .functor NAND 1, L_0x55a15dfe1450, L_0x55a15dfe37f0, C4<1>, C4<1>;
L_0x55a15dfde5e0 .functor NAND 1, L_0x55a15dfde570, L_0x55a15dfde570, C4<1>, C4<1>;
v0x55a15d698d50_0 .net "in0", 0 0, L_0x55a15dfe1450;  1 drivers
v0x55a15d698e30_0 .net "in1", 0 0, L_0x55a15dfe37f0;  1 drivers
v0x55a15d698ef0_0 .net "out", 0 0, L_0x55a15dfde5e0;  1 drivers
v0x55a15d698fc0_0 .net "w0", 0 0, L_0x55a15dfde570;  1 drivers
S_0x55a15d699100 .scope module, "and0[8]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfde6a0 .functor NAND 1, L_0x55a15dfe1540, L_0x55a15dfe3b70, C4<1>, C4<1>;
L_0x55a15dfde710 .functor NAND 1, L_0x55a15dfde6a0, L_0x55a15dfde6a0, C4<1>, C4<1>;
v0x55a15d6992f0_0 .net "in0", 0 0, L_0x55a15dfe1540;  1 drivers
v0x55a15d6993d0_0 .net "in1", 0 0, L_0x55a15dfe3b70;  1 drivers
v0x55a15d699490_0 .net "out", 0 0, L_0x55a15dfde710;  1 drivers
v0x55a15d699560_0 .net "w0", 0 0, L_0x55a15dfde6a0;  1 drivers
S_0x55a15d6996a0 .scope module, "and0[9]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfde7d0 .functor NAND 1, L_0x55a15dfe1690, L_0x55a15dfe3a20, C4<1>, C4<1>;
L_0x55a15dfde840 .functor NAND 1, L_0x55a15dfde7d0, L_0x55a15dfde7d0, C4<1>, C4<1>;
v0x55a15d6998e0_0 .net "in0", 0 0, L_0x55a15dfe1690;  1 drivers
v0x55a15d6999c0_0 .net "in1", 0 0, L_0x55a15dfe3a20;  1 drivers
v0x55a15d699a80_0 .net "out", 0 0, L_0x55a15dfde840;  1 drivers
v0x55a15d699b50_0 .net "w0", 0 0, L_0x55a15dfde7d0;  1 drivers
S_0x55a15d699c90 .scope module, "and0[10]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfde900 .functor NAND 1, L_0x55a15dfe1730, L_0x55a15dfe3d70, C4<1>, C4<1>;
L_0x55a15dfde970 .functor NAND 1, L_0x55a15dfde900, L_0x55a15dfde900, C4<1>, C4<1>;
v0x55a15d699ed0_0 .net "in0", 0 0, L_0x55a15dfe1730;  1 drivers
v0x55a15d699fb0_0 .net "in1", 0 0, L_0x55a15dfe3d70;  1 drivers
v0x55a15d69a070_0 .net "out", 0 0, L_0x55a15dfde970;  1 drivers
v0x55a15d69a140_0 .net "w0", 0 0, L_0x55a15dfde900;  1 drivers
S_0x55a15d69a280 .scope module, "and0[11]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfdea30 .functor NAND 1, L_0x55a15dfe1890, L_0x55a15dfe3c10, C4<1>, C4<1>;
L_0x55a15dfdeaa0 .functor NAND 1, L_0x55a15dfdea30, L_0x55a15dfdea30, C4<1>, C4<1>;
v0x55a15d69a4c0_0 .net "in0", 0 0, L_0x55a15dfe1890;  1 drivers
v0x55a15d69a5a0_0 .net "in1", 0 0, L_0x55a15dfe3c10;  1 drivers
v0x55a15d69a660_0 .net "out", 0 0, L_0x55a15dfdeaa0;  1 drivers
v0x55a15d69a730_0 .net "w0", 0 0, L_0x55a15dfdea30;  1 drivers
S_0x55a15d69a870 .scope module, "and0[12]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfdeb60 .functor NAND 1, L_0x55a15dfe1980, L_0x55a15dfe3f80, C4<1>, C4<1>;
L_0x55a15dfdebd0 .functor NAND 1, L_0x55a15dfdeb60, L_0x55a15dfdeb60, C4<1>, C4<1>;
v0x55a15d69aab0_0 .net "in0", 0 0, L_0x55a15dfe1980;  1 drivers
v0x55a15d69ab90_0 .net "in1", 0 0, L_0x55a15dfe3f80;  1 drivers
v0x55a15d69ac50_0 .net "out", 0 0, L_0x55a15dfdebd0;  1 drivers
v0x55a15d69ad20_0 .net "w0", 0 0, L_0x55a15dfdeb60;  1 drivers
S_0x55a15d69ae60 .scope module, "and0[13]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfdec90 .functor NAND 1, L_0x55a15dfe1af0, L_0x55a15dfe3e10, C4<1>, C4<1>;
L_0x55a15dfded00 .functor NAND 1, L_0x55a15dfdec90, L_0x55a15dfdec90, C4<1>, C4<1>;
v0x55a15d69b0a0_0 .net "in0", 0 0, L_0x55a15dfe1af0;  1 drivers
v0x55a15d69b180_0 .net "in1", 0 0, L_0x55a15dfe3e10;  1 drivers
v0x55a15d69b240_0 .net "out", 0 0, L_0x55a15dfded00;  1 drivers
v0x55a15d69b310_0 .net "w0", 0 0, L_0x55a15dfdec90;  1 drivers
S_0x55a15d69b450 .scope module, "and0[14]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfdedc0 .functor NAND 1, L_0x55a15dfe1be0, L_0x55a15dfe41a0, C4<1>, C4<1>;
L_0x55a15dfdee30 .functor NAND 1, L_0x55a15dfdedc0, L_0x55a15dfdedc0, C4<1>, C4<1>;
v0x55a15d69b690_0 .net "in0", 0 0, L_0x55a15dfe1be0;  1 drivers
v0x55a15d69b770_0 .net "in1", 0 0, L_0x55a15dfe41a0;  1 drivers
v0x55a15d69b830_0 .net "out", 0 0, L_0x55a15dfdee30;  1 drivers
v0x55a15d69b900_0 .net "w0", 0 0, L_0x55a15dfdedc0;  1 drivers
S_0x55a15d69ba40 .scope module, "and0[15]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfdeef0 .functor NAND 1, L_0x55a15dfe1d60, L_0x55a15dfe4020, C4<1>, C4<1>;
L_0x55a15dfdef60 .functor NAND 1, L_0x55a15dfdeef0, L_0x55a15dfdeef0, C4<1>, C4<1>;
v0x55a15d69bc80_0 .net "in0", 0 0, L_0x55a15dfe1d60;  1 drivers
v0x55a15d69bd60_0 .net "in1", 0 0, L_0x55a15dfe4020;  1 drivers
v0x55a15d69be20_0 .net "out", 0 0, L_0x55a15dfdef60;  1 drivers
v0x55a15d69bef0_0 .net "w0", 0 0, L_0x55a15dfdeef0;  1 drivers
S_0x55a15d69c030 .scope module, "and0[16]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfdf020 .functor NAND 1, L_0x55a15dfe1e50, L_0x55a15dfe43d0, C4<1>, C4<1>;
L_0x55a15dfdf090 .functor NAND 1, L_0x55a15dfdf020, L_0x55a15dfdf020, C4<1>, C4<1>;
v0x55a15d69c380_0 .net "in0", 0 0, L_0x55a15dfe1e50;  1 drivers
v0x55a15d69c460_0 .net "in1", 0 0, L_0x55a15dfe43d0;  1 drivers
v0x55a15d69c520_0 .net "out", 0 0, L_0x55a15dfdf090;  1 drivers
v0x55a15d69c5f0_0 .net "w0", 0 0, L_0x55a15dfdf020;  1 drivers
S_0x55a15d69c730 .scope module, "and0[17]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfdf150 .functor NAND 1, L_0x55a15dfe1fe0, L_0x55a15dfe4240, C4<1>, C4<1>;
L_0x55a15dfdf1c0 .functor NAND 1, L_0x55a15dfdf150, L_0x55a15dfdf150, C4<1>, C4<1>;
v0x55a15d69c970_0 .net "in0", 0 0, L_0x55a15dfe1fe0;  1 drivers
v0x55a15d69ca50_0 .net "in1", 0 0, L_0x55a15dfe4240;  1 drivers
v0x55a15d69cb10_0 .net "out", 0 0, L_0x55a15dfdf1c0;  1 drivers
v0x55a15d69cbe0_0 .net "w0", 0 0, L_0x55a15dfdf150;  1 drivers
S_0x55a15d69cd20 .scope module, "and0[18]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfdf280 .functor NAND 1, L_0x55a15dfe2080, L_0x55a15dfe4330, C4<1>, C4<1>;
L_0x55a15dfdf2f0 .functor NAND 1, L_0x55a15dfdf280, L_0x55a15dfdf280, C4<1>, C4<1>;
v0x55a15d69cf60_0 .net "in0", 0 0, L_0x55a15dfe2080;  1 drivers
v0x55a15d69d040_0 .net "in1", 0 0, L_0x55a15dfe4330;  1 drivers
v0x55a15d69d100_0 .net "out", 0 0, L_0x55a15dfdf2f0;  1 drivers
v0x55a15d69d1d0_0 .net "w0", 0 0, L_0x55a15dfdf280;  1 drivers
S_0x55a15d69d310 .scope module, "and0[19]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfdf3b0 .functor NAND 1, L_0x55a15dfe1f40, L_0x55a15dfe4470, C4<1>, C4<1>;
L_0x55a15dfdf420 .functor NAND 1, L_0x55a15dfdf3b0, L_0x55a15dfdf3b0, C4<1>, C4<1>;
v0x55a15d69d550_0 .net "in0", 0 0, L_0x55a15dfe1f40;  1 drivers
v0x55a15d69d630_0 .net "in1", 0 0, L_0x55a15dfe4470;  1 drivers
v0x55a15d69d6f0_0 .net "out", 0 0, L_0x55a15dfdf420;  1 drivers
v0x55a15d69d7c0_0 .net "w0", 0 0, L_0x55a15dfdf3b0;  1 drivers
S_0x55a15d69d900 .scope module, "and0[20]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfdf4e0 .functor NAND 1, L_0x55a15dfe2270, L_0x55a15dfe4560, C4<1>, C4<1>;
L_0x55a15dfdf550 .functor NAND 1, L_0x55a15dfdf4e0, L_0x55a15dfdf4e0, C4<1>, C4<1>;
v0x55a15d69db40_0 .net "in0", 0 0, L_0x55a15dfe2270;  1 drivers
v0x55a15d69dc20_0 .net "in1", 0 0, L_0x55a15dfe4560;  1 drivers
v0x55a15d69dce0_0 .net "out", 0 0, L_0x55a15dfdf550;  1 drivers
v0x55a15d69ddb0_0 .net "w0", 0 0, L_0x55a15dfdf4e0;  1 drivers
S_0x55a15d69def0 .scope module, "and0[21]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfdf610 .functor NAND 1, L_0x55a15dfe2170, L_0x55a15dfe4660, C4<1>, C4<1>;
L_0x55a15dfdf680 .functor NAND 1, L_0x55a15dfdf610, L_0x55a15dfdf610, C4<1>, C4<1>;
v0x55a15d69e130_0 .net "in0", 0 0, L_0x55a15dfe2170;  1 drivers
v0x55a15d69e210_0 .net "in1", 0 0, L_0x55a15dfe4660;  1 drivers
v0x55a15d69e2d0_0 .net "out", 0 0, L_0x55a15dfdf680;  1 drivers
v0x55a15d69e3a0_0 .net "w0", 0 0, L_0x55a15dfdf610;  1 drivers
S_0x55a15d69e4e0 .scope module, "and0[22]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfdf740 .functor NAND 1, L_0x55a15dfe2470, L_0x55a15dfe4750, C4<1>, C4<1>;
L_0x55a15dfdf7b0 .functor NAND 1, L_0x55a15dfdf740, L_0x55a15dfdf740, C4<1>, C4<1>;
v0x55a15d69e720_0 .net "in0", 0 0, L_0x55a15dfe2470;  1 drivers
v0x55a15d69e800_0 .net "in1", 0 0, L_0x55a15dfe4750;  1 drivers
v0x55a15d69e8c0_0 .net "out", 0 0, L_0x55a15dfdf7b0;  1 drivers
v0x55a15d69e990_0 .net "w0", 0 0, L_0x55a15dfdf740;  1 drivers
S_0x55a15d69ead0 .scope module, "and0[23]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfdf870 .functor NAND 1, L_0x55a15dfe2360, L_0x55a15dfe4860, C4<1>, C4<1>;
L_0x55a15dfdf8e0 .functor NAND 1, L_0x55a15dfdf870, L_0x55a15dfdf870, C4<1>, C4<1>;
v0x55a15d69ed10_0 .net "in0", 0 0, L_0x55a15dfe2360;  1 drivers
v0x55a15d69edf0_0 .net "in1", 0 0, L_0x55a15dfe4860;  1 drivers
v0x55a15d69eeb0_0 .net "out", 0 0, L_0x55a15dfdf8e0;  1 drivers
v0x55a15d69ef80_0 .net "w0", 0 0, L_0x55a15dfdf870;  1 drivers
S_0x55a15d69f0c0 .scope module, "and0[24]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfdf9a0 .functor NAND 1, L_0x55a15dfe2680, L_0x55a15dfe4950, C4<1>, C4<1>;
L_0x55a15dfdfa10 .functor NAND 1, L_0x55a15dfdf9a0, L_0x55a15dfdf9a0, C4<1>, C4<1>;
v0x55a15d69f300_0 .net "in0", 0 0, L_0x55a15dfe2680;  1 drivers
v0x55a15d69f3e0_0 .net "in1", 0 0, L_0x55a15dfe4950;  1 drivers
v0x55a15d69f4a0_0 .net "out", 0 0, L_0x55a15dfdfa10;  1 drivers
v0x55a15d69f570_0 .net "w0", 0 0, L_0x55a15dfdf9a0;  1 drivers
S_0x55a15d69f6b0 .scope module, "and0[25]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfdfad0 .functor NAND 1, L_0x55a15dfe2560, L_0x55a15dfe4a70, C4<1>, C4<1>;
L_0x55a15dfdfb40 .functor NAND 1, L_0x55a15dfdfad0, L_0x55a15dfdfad0, C4<1>, C4<1>;
v0x55a15d69f8f0_0 .net "in0", 0 0, L_0x55a15dfe2560;  1 drivers
v0x55a15d69f9d0_0 .net "in1", 0 0, L_0x55a15dfe4a70;  1 drivers
v0x55a15d69fa90_0 .net "out", 0 0, L_0x55a15dfdfb40;  1 drivers
v0x55a15d69fb60_0 .net "w0", 0 0, L_0x55a15dfdfad0;  1 drivers
S_0x55a15d69fca0 .scope module, "and0[26]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfdfc00 .functor NAND 1, L_0x55a15dfe28a0, L_0x55a15dfe4b60, C4<1>, C4<1>;
L_0x55a15dfdfc70 .functor NAND 1, L_0x55a15dfdfc00, L_0x55a15dfdfc00, C4<1>, C4<1>;
v0x55a15d69fee0_0 .net "in0", 0 0, L_0x55a15dfe28a0;  1 drivers
v0x55a15d69ffc0_0 .net "in1", 0 0, L_0x55a15dfe4b60;  1 drivers
v0x55a15d6a0080_0 .net "out", 0 0, L_0x55a15dfdfc70;  1 drivers
v0x55a15d6a0150_0 .net "w0", 0 0, L_0x55a15dfdfc00;  1 drivers
S_0x55a15d6a0290 .scope module, "and0[27]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfdfd30 .functor NAND 1, L_0x55a15dfe2770, L_0x55a15dfe4c90, C4<1>, C4<1>;
L_0x55a15dfdfda0 .functor NAND 1, L_0x55a15dfdfd30, L_0x55a15dfdfd30, C4<1>, C4<1>;
v0x55a15d6a04d0_0 .net "in0", 0 0, L_0x55a15dfe2770;  1 drivers
v0x55a15d6a05b0_0 .net "in1", 0 0, L_0x55a15dfe4c90;  1 drivers
v0x55a15d6a0670_0 .net "out", 0 0, L_0x55a15dfdfda0;  1 drivers
v0x55a15d6a0740_0 .net "w0", 0 0, L_0x55a15dfdfd30;  1 drivers
S_0x55a15d6a0880 .scope module, "and0[28]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfdfe60 .functor NAND 1, L_0x55a15dfe2ad0, L_0x55a15dfe4d80, C4<1>, C4<1>;
L_0x55a15dfdfed0 .functor NAND 1, L_0x55a15dfdfe60, L_0x55a15dfdfe60, C4<1>, C4<1>;
v0x55a15d6a0ac0_0 .net "in0", 0 0, L_0x55a15dfe2ad0;  1 drivers
v0x55a15d6a0ba0_0 .net "in1", 0 0, L_0x55a15dfe4d80;  1 drivers
v0x55a15d6a0c60_0 .net "out", 0 0, L_0x55a15dfdfed0;  1 drivers
v0x55a15d6a0d30_0 .net "w0", 0 0, L_0x55a15dfdfe60;  1 drivers
S_0x55a15d6a0e70 .scope module, "and0[29]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfdff90 .functor NAND 1, L_0x55a15dfe2990, L_0x55a15dfe4ec0, C4<1>, C4<1>;
L_0x55a15dfe0000 .functor NAND 1, L_0x55a15dfdff90, L_0x55a15dfdff90, C4<1>, C4<1>;
v0x55a15d6a10b0_0 .net "in0", 0 0, L_0x55a15dfe2990;  1 drivers
v0x55a15d6a1190_0 .net "in1", 0 0, L_0x55a15dfe4ec0;  1 drivers
v0x55a15d6a1250_0 .net "out", 0 0, L_0x55a15dfe0000;  1 drivers
v0x55a15d6a1320_0 .net "w0", 0 0, L_0x55a15dfdff90;  1 drivers
S_0x55a15d6a1460 .scope module, "and0[30]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe00c0 .functor NAND 1, L_0x55a15dfe30d0, L_0x55a15dfe4fb0, C4<1>, C4<1>;
L_0x55a15dfe0130 .functor NAND 1, L_0x55a15dfe00c0, L_0x55a15dfe00c0, C4<1>, C4<1>;
v0x55a15d6a16a0_0 .net "in0", 0 0, L_0x55a15dfe30d0;  1 drivers
v0x55a15d6a1780_0 .net "in1", 0 0, L_0x55a15dfe4fb0;  1 drivers
v0x55a15d6a1840_0 .net "out", 0 0, L_0x55a15dfe0130;  1 drivers
v0x55a15d6a1910_0 .net "w0", 0 0, L_0x55a15dfe00c0;  1 drivers
S_0x55a15d6a1a50 .scope module, "and0[31]" "AND" 52 4, 6 1 0, S_0x55a15d695ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe01f0 .functor NAND 1, L_0x55a15dfe2fd0, L_0x55a15dfe56d0, C4<1>, C4<1>;
L_0x55a15dfe0260 .functor NAND 1, L_0x55a15dfe01f0, L_0x55a15dfe01f0, C4<1>, C4<1>;
v0x55a15d6a1c90_0 .net "in0", 0 0, L_0x55a15dfe2fd0;  1 drivers
v0x55a15d6a1d70_0 .net "in1", 0 0, L_0x55a15dfe56d0;  1 drivers
v0x55a15d6a1e30_0 .net "out", 0 0, L_0x55a15dfe0260;  1 drivers
v0x55a15d6a1f00_0 .net "w0", 0 0, L_0x55a15dfe01f0;  1 drivers
S_0x55a15d6a2370 .scope module, "and4" "AND_32BIT" 51 31, 52 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in0"
    .port_info 2 /INPUT 32 "in1"
v0x55a15d6ae4e0_0 .net "in0", 31 0, L_0x55a15dfa0900;  alias, 1 drivers
v0x55a15d6ae5c0_0 .net "in1", 31 0, L_0x55a15df0ea60;  alias, 1 drivers
v0x55a15d6ae6a0_0 .net "out", 31 0, L_0x55a15dfe7d50;  alias, 1 drivers
LS_0x55a15dfe7d50_0_0 .concat [ 1 1 1 1], L_0x55a15dfe57c0, L_0x55a15dfe58f0, L_0x55a15dfe5a20, L_0x55a15dfe5b50;
LS_0x55a15dfe7d50_0_4 .concat [ 1 1 1 1], L_0x55a15dfe5c80, L_0x55a15dfe5db0, L_0x55a15dfe5ee0, L_0x55a15dfe6010;
LS_0x55a15dfe7d50_0_8 .concat [ 1 1 1 1], L_0x55a15dfe6140, L_0x55a15dfe6270, L_0x55a15dfe63a0, L_0x55a15dfe64d0;
LS_0x55a15dfe7d50_0_12 .concat [ 1 1 1 1], L_0x55a15dfe6600, L_0x55a15dfe6730, L_0x55a15dfe6860, L_0x55a15dfe6990;
LS_0x55a15dfe7d50_0_16 .concat [ 1 1 1 1], L_0x55a15dfe6ac0, L_0x55a15dfe6bf0, L_0x55a15dfe6d20, L_0x55a15dfe6e50;
LS_0x55a15dfe7d50_0_20 .concat [ 1 1 1 1], L_0x55a15dfe6f80, L_0x55a15dfe70b0, L_0x55a15dfe71e0, L_0x55a15dfe7310;
LS_0x55a15dfe7d50_0_24 .concat [ 1 1 1 1], L_0x55a15dfe7440, L_0x55a15dfe7570, L_0x55a15dfe76a0, L_0x55a15dfe77d0;
LS_0x55a15dfe7d50_0_28 .concat [ 1 1 1 1], L_0x55a15dfe7900, L_0x55a15dfe7a30, L_0x55a15dfe7b60, L_0x55a15dfe7c90;
LS_0x55a15dfe7d50_1_0 .concat [ 4 4 4 4], LS_0x55a15dfe7d50_0_0, LS_0x55a15dfe7d50_0_4, LS_0x55a15dfe7d50_0_8, LS_0x55a15dfe7d50_0_12;
LS_0x55a15dfe7d50_1_4 .concat [ 4 4 4 4], LS_0x55a15dfe7d50_0_16, LS_0x55a15dfe7d50_0_20, LS_0x55a15dfe7d50_0_24, LS_0x55a15dfe7d50_0_28;
L_0x55a15dfe7d50 .concat [ 16 16 0 0], LS_0x55a15dfe7d50_1_0, LS_0x55a15dfe7d50_1_4;
L_0x55a15dfe87f0 .part L_0x55a15dfa0900, 0, 1;
L_0x55a15dfe88e0 .part L_0x55a15dfa0900, 1, 1;
L_0x55a15dfe8980 .part L_0x55a15dfa0900, 2, 1;
L_0x55a15dfe8a70 .part L_0x55a15dfa0900, 3, 1;
L_0x55a15dfe8b60 .part L_0x55a15dfa0900, 4, 1;
L_0x55a15dfe8c50 .part L_0x55a15dfa0900, 5, 1;
L_0x55a15dfe8d40 .part L_0x55a15dfa0900, 6, 1;
L_0x55a15dfe8e80 .part L_0x55a15dfa0900, 7, 1;
L_0x55a15dfe8f70 .part L_0x55a15dfa0900, 8, 1;
L_0x55a15dfe90c0 .part L_0x55a15dfa0900, 9, 1;
L_0x55a15dfe9160 .part L_0x55a15dfa0900, 10, 1;
L_0x55a15dfe92c0 .part L_0x55a15dfa0900, 11, 1;
L_0x55a15dfe93b0 .part L_0x55a15dfa0900, 12, 1;
L_0x55a15dfe9520 .part L_0x55a15dfa0900, 13, 1;
L_0x55a15dfe9610 .part L_0x55a15dfa0900, 14, 1;
L_0x55a15dfe9790 .part L_0x55a15dfa0900, 15, 1;
L_0x55a15dfe9880 .part L_0x55a15dfa0900, 16, 1;
L_0x55a15dfe9a10 .part L_0x55a15dfa0900, 17, 1;
L_0x55a15dfe9ab0 .part L_0x55a15dfa0900, 18, 1;
L_0x55a15dfe9970 .part L_0x55a15dfa0900, 19, 1;
L_0x55a15dfe9ca0 .part L_0x55a15dfa0900, 20, 1;
L_0x55a15dfe9ba0 .part L_0x55a15dfa0900, 21, 1;
L_0x55a15dfe9ea0 .part L_0x55a15dfa0900, 22, 1;
L_0x55a15dfe9d90 .part L_0x55a15dfa0900, 23, 1;
L_0x55a15dfea0b0 .part L_0x55a15dfa0900, 24, 1;
L_0x55a15dfe9f90 .part L_0x55a15dfa0900, 25, 1;
L_0x55a15dfea2d0 .part L_0x55a15dfa0900, 26, 1;
L_0x55a15dfea1a0 .part L_0x55a15dfa0900, 27, 1;
L_0x55a15dfea500 .part L_0x55a15dfa0900, 28, 1;
L_0x55a15dfea3c0 .part L_0x55a15dfa0900, 29, 1;
L_0x55a15dfeab00 .part L_0x55a15dfa0900, 30, 1;
L_0x55a15dfeaa00 .part L_0x55a15dfa0900, 31, 1;
L_0x55a15dfeacb0 .part L_0x55a15df0ea60, 0, 1;
L_0x55a15dfeae70 .part L_0x55a15df0ea60, 1, 1;
L_0x55a15dfeaf10 .part L_0x55a15df0ea60, 2, 1;
L_0x55a15dfead50 .part L_0x55a15df0ea60, 3, 1;
L_0x55a15dfeb130 .part L_0x55a15df0ea60, 4, 1;
L_0x55a15dfeb000 .part L_0x55a15df0ea60, 5, 1;
L_0x55a15dfeb360 .part L_0x55a15df0ea60, 6, 1;
L_0x55a15dfeb220 .part L_0x55a15df0ea60, 7, 1;
L_0x55a15dfeb5a0 .part L_0x55a15df0ea60, 8, 1;
L_0x55a15dfeb450 .part L_0x55a15df0ea60, 9, 1;
L_0x55a15dfeb7a0 .part L_0x55a15df0ea60, 10, 1;
L_0x55a15dfeb640 .part L_0x55a15df0ea60, 11, 1;
L_0x55a15dfeb9b0 .part L_0x55a15df0ea60, 12, 1;
L_0x55a15dfeb840 .part L_0x55a15df0ea60, 13, 1;
L_0x55a15dfebbd0 .part L_0x55a15df0ea60, 14, 1;
L_0x55a15dfeba50 .part L_0x55a15df0ea60, 15, 1;
L_0x55a15dfebe00 .part L_0x55a15df0ea60, 16, 1;
L_0x55a15dfebc70 .part L_0x55a15df0ea60, 17, 1;
L_0x55a15dfebd60 .part L_0x55a15df0ea60, 18, 1;
L_0x55a15dfebea0 .part L_0x55a15df0ea60, 19, 1;
L_0x55a15dfebf90 .part L_0x55a15df0ea60, 20, 1;
L_0x55a15dfec090 .part L_0x55a15df0ea60, 21, 1;
L_0x55a15dfec180 .part L_0x55a15df0ea60, 22, 1;
L_0x55a15dfec290 .part L_0x55a15df0ea60, 23, 1;
L_0x55a15dfec380 .part L_0x55a15df0ea60, 24, 1;
L_0x55a15dfec4a0 .part L_0x55a15df0ea60, 25, 1;
L_0x55a15dfec590 .part L_0x55a15df0ea60, 26, 1;
L_0x55a15dfec6c0 .part L_0x55a15df0ea60, 27, 1;
L_0x55a15dfec7b0 .part L_0x55a15df0ea60, 28, 1;
L_0x55a15dfec8f0 .part L_0x55a15df0ea60, 29, 1;
L_0x55a15dfec9e0 .part L_0x55a15df0ea60, 30, 1;
L_0x55a15dfed100 .part L_0x55a15df0ea60, 31, 1;
S_0x55a15d6a25e0 .scope module, "and0[0]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe1820 .functor NAND 1, L_0x55a15dfe87f0, L_0x55a15dfeacb0, C4<1>, C4<1>;
L_0x55a15dfe57c0 .functor NAND 1, L_0x55a15dfe1820, L_0x55a15dfe1820, C4<1>, C4<1>;
v0x55a15d6a2860_0 .net "in0", 0 0, L_0x55a15dfe87f0;  1 drivers
v0x55a15d6a2940_0 .net "in1", 0 0, L_0x55a15dfeacb0;  1 drivers
v0x55a15d6a2a00_0 .net "out", 0 0, L_0x55a15dfe57c0;  1 drivers
v0x55a15d6a2aa0_0 .net "w0", 0 0, L_0x55a15dfe1820;  1 drivers
S_0x55a15d6a2be0 .scope module, "and0[1]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe5880 .functor NAND 1, L_0x55a15dfe88e0, L_0x55a15dfeae70, C4<1>, C4<1>;
L_0x55a15dfe58f0 .functor NAND 1, L_0x55a15dfe5880, L_0x55a15dfe5880, C4<1>, C4<1>;
v0x55a15d6a2e20_0 .net "in0", 0 0, L_0x55a15dfe88e0;  1 drivers
v0x55a15d6a2f00_0 .net "in1", 0 0, L_0x55a15dfeae70;  1 drivers
v0x55a15d6a2fc0_0 .net "out", 0 0, L_0x55a15dfe58f0;  1 drivers
v0x55a15d6a3090_0 .net "w0", 0 0, L_0x55a15dfe5880;  1 drivers
S_0x55a15d6a31d0 .scope module, "and0[2]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe59b0 .functor NAND 1, L_0x55a15dfe8980, L_0x55a15dfeaf10, C4<1>, C4<1>;
L_0x55a15dfe5a20 .functor NAND 1, L_0x55a15dfe59b0, L_0x55a15dfe59b0, C4<1>, C4<1>;
v0x55a15d6a3420_0 .net "in0", 0 0, L_0x55a15dfe8980;  1 drivers
v0x55a15d6a3500_0 .net "in1", 0 0, L_0x55a15dfeaf10;  1 drivers
v0x55a15d6a35c0_0 .net "out", 0 0, L_0x55a15dfe5a20;  1 drivers
v0x55a15d6a3690_0 .net "w0", 0 0, L_0x55a15dfe59b0;  1 drivers
S_0x55a15d6a37d0 .scope module, "and0[3]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe5ae0 .functor NAND 1, L_0x55a15dfe8a70, L_0x55a15dfead50, C4<1>, C4<1>;
L_0x55a15dfe5b50 .functor NAND 1, L_0x55a15dfe5ae0, L_0x55a15dfe5ae0, C4<1>, C4<1>;
v0x55a15d6a3a10_0 .net "in0", 0 0, L_0x55a15dfe8a70;  1 drivers
v0x55a15d6a3af0_0 .net "in1", 0 0, L_0x55a15dfead50;  1 drivers
v0x55a15d6a3bb0_0 .net "out", 0 0, L_0x55a15dfe5b50;  1 drivers
v0x55a15d6a3c80_0 .net "w0", 0 0, L_0x55a15dfe5ae0;  1 drivers
S_0x55a15d6a3dc0 .scope module, "and0[4]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe5c10 .functor NAND 1, L_0x55a15dfe8b60, L_0x55a15dfeb130, C4<1>, C4<1>;
L_0x55a15dfe5c80 .functor NAND 1, L_0x55a15dfe5c10, L_0x55a15dfe5c10, C4<1>, C4<1>;
v0x55a15d6a4050_0 .net "in0", 0 0, L_0x55a15dfe8b60;  1 drivers
v0x55a15d6a4130_0 .net "in1", 0 0, L_0x55a15dfeb130;  1 drivers
v0x55a15d6a41f0_0 .net "out", 0 0, L_0x55a15dfe5c80;  1 drivers
v0x55a15d6a4290_0 .net "w0", 0 0, L_0x55a15dfe5c10;  1 drivers
S_0x55a15d6a43d0 .scope module, "and0[5]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe5d40 .functor NAND 1, L_0x55a15dfe8c50, L_0x55a15dfeb000, C4<1>, C4<1>;
L_0x55a15dfe5db0 .functor NAND 1, L_0x55a15dfe5d40, L_0x55a15dfe5d40, C4<1>, C4<1>;
v0x55a15d6a4610_0 .net "in0", 0 0, L_0x55a15dfe8c50;  1 drivers
v0x55a15d6a46f0_0 .net "in1", 0 0, L_0x55a15dfeb000;  1 drivers
v0x55a15d6a47b0_0 .net "out", 0 0, L_0x55a15dfe5db0;  1 drivers
v0x55a15d6a4880_0 .net "w0", 0 0, L_0x55a15dfe5d40;  1 drivers
S_0x55a15d6a49c0 .scope module, "and0[6]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe5e70 .functor NAND 1, L_0x55a15dfe8d40, L_0x55a15dfeb360, C4<1>, C4<1>;
L_0x55a15dfe5ee0 .functor NAND 1, L_0x55a15dfe5e70, L_0x55a15dfe5e70, C4<1>, C4<1>;
v0x55a15d6a4c00_0 .net "in0", 0 0, L_0x55a15dfe8d40;  1 drivers
v0x55a15d6a4ce0_0 .net "in1", 0 0, L_0x55a15dfeb360;  1 drivers
v0x55a15d6a4da0_0 .net "out", 0 0, L_0x55a15dfe5ee0;  1 drivers
v0x55a15d6a4e70_0 .net "w0", 0 0, L_0x55a15dfe5e70;  1 drivers
S_0x55a15d6a4fb0 .scope module, "and0[7]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe5fa0 .functor NAND 1, L_0x55a15dfe8e80, L_0x55a15dfeb220, C4<1>, C4<1>;
L_0x55a15dfe6010 .functor NAND 1, L_0x55a15dfe5fa0, L_0x55a15dfe5fa0, C4<1>, C4<1>;
v0x55a15d6a51f0_0 .net "in0", 0 0, L_0x55a15dfe8e80;  1 drivers
v0x55a15d6a52d0_0 .net "in1", 0 0, L_0x55a15dfeb220;  1 drivers
v0x55a15d6a5390_0 .net "out", 0 0, L_0x55a15dfe6010;  1 drivers
v0x55a15d6a5460_0 .net "w0", 0 0, L_0x55a15dfe5fa0;  1 drivers
S_0x55a15d6a55a0 .scope module, "and0[8]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe60d0 .functor NAND 1, L_0x55a15dfe8f70, L_0x55a15dfeb5a0, C4<1>, C4<1>;
L_0x55a15dfe6140 .functor NAND 1, L_0x55a15dfe60d0, L_0x55a15dfe60d0, C4<1>, C4<1>;
v0x55a15d6a5790_0 .net "in0", 0 0, L_0x55a15dfe8f70;  1 drivers
v0x55a15d6a5870_0 .net "in1", 0 0, L_0x55a15dfeb5a0;  1 drivers
v0x55a15d6a5930_0 .net "out", 0 0, L_0x55a15dfe6140;  1 drivers
v0x55a15d6a5a00_0 .net "w0", 0 0, L_0x55a15dfe60d0;  1 drivers
S_0x55a15d6a5b40 .scope module, "and0[9]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe6200 .functor NAND 1, L_0x55a15dfe90c0, L_0x55a15dfeb450, C4<1>, C4<1>;
L_0x55a15dfe6270 .functor NAND 1, L_0x55a15dfe6200, L_0x55a15dfe6200, C4<1>, C4<1>;
v0x55a15d6a5d80_0 .net "in0", 0 0, L_0x55a15dfe90c0;  1 drivers
v0x55a15d6a5e60_0 .net "in1", 0 0, L_0x55a15dfeb450;  1 drivers
v0x55a15d6a5f20_0 .net "out", 0 0, L_0x55a15dfe6270;  1 drivers
v0x55a15d6a5ff0_0 .net "w0", 0 0, L_0x55a15dfe6200;  1 drivers
S_0x55a15d6a6130 .scope module, "and0[10]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe6330 .functor NAND 1, L_0x55a15dfe9160, L_0x55a15dfeb7a0, C4<1>, C4<1>;
L_0x55a15dfe63a0 .functor NAND 1, L_0x55a15dfe6330, L_0x55a15dfe6330, C4<1>, C4<1>;
v0x55a15d6a6370_0 .net "in0", 0 0, L_0x55a15dfe9160;  1 drivers
v0x55a15d6a6450_0 .net "in1", 0 0, L_0x55a15dfeb7a0;  1 drivers
v0x55a15d6a6510_0 .net "out", 0 0, L_0x55a15dfe63a0;  1 drivers
v0x55a15d6a65e0_0 .net "w0", 0 0, L_0x55a15dfe6330;  1 drivers
S_0x55a15d6a6720 .scope module, "and0[11]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe6460 .functor NAND 1, L_0x55a15dfe92c0, L_0x55a15dfeb640, C4<1>, C4<1>;
L_0x55a15dfe64d0 .functor NAND 1, L_0x55a15dfe6460, L_0x55a15dfe6460, C4<1>, C4<1>;
v0x55a15d6a6960_0 .net "in0", 0 0, L_0x55a15dfe92c0;  1 drivers
v0x55a15d6a6a40_0 .net "in1", 0 0, L_0x55a15dfeb640;  1 drivers
v0x55a15d6a6b00_0 .net "out", 0 0, L_0x55a15dfe64d0;  1 drivers
v0x55a15d6a6bd0_0 .net "w0", 0 0, L_0x55a15dfe6460;  1 drivers
S_0x55a15d6a6d10 .scope module, "and0[12]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe6590 .functor NAND 1, L_0x55a15dfe93b0, L_0x55a15dfeb9b0, C4<1>, C4<1>;
L_0x55a15dfe6600 .functor NAND 1, L_0x55a15dfe6590, L_0x55a15dfe6590, C4<1>, C4<1>;
v0x55a15d6a6f50_0 .net "in0", 0 0, L_0x55a15dfe93b0;  1 drivers
v0x55a15d6a7030_0 .net "in1", 0 0, L_0x55a15dfeb9b0;  1 drivers
v0x55a15d6a70f0_0 .net "out", 0 0, L_0x55a15dfe6600;  1 drivers
v0x55a15d6a71c0_0 .net "w0", 0 0, L_0x55a15dfe6590;  1 drivers
S_0x55a15d6a7300 .scope module, "and0[13]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe66c0 .functor NAND 1, L_0x55a15dfe9520, L_0x55a15dfeb840, C4<1>, C4<1>;
L_0x55a15dfe6730 .functor NAND 1, L_0x55a15dfe66c0, L_0x55a15dfe66c0, C4<1>, C4<1>;
v0x55a15d6a7540_0 .net "in0", 0 0, L_0x55a15dfe9520;  1 drivers
v0x55a15d6a7620_0 .net "in1", 0 0, L_0x55a15dfeb840;  1 drivers
v0x55a15d6a76e0_0 .net "out", 0 0, L_0x55a15dfe6730;  1 drivers
v0x55a15d6a77b0_0 .net "w0", 0 0, L_0x55a15dfe66c0;  1 drivers
S_0x55a15d6a78f0 .scope module, "and0[14]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe67f0 .functor NAND 1, L_0x55a15dfe9610, L_0x55a15dfebbd0, C4<1>, C4<1>;
L_0x55a15dfe6860 .functor NAND 1, L_0x55a15dfe67f0, L_0x55a15dfe67f0, C4<1>, C4<1>;
v0x55a15d6a7b30_0 .net "in0", 0 0, L_0x55a15dfe9610;  1 drivers
v0x55a15d6a7c10_0 .net "in1", 0 0, L_0x55a15dfebbd0;  1 drivers
v0x55a15d6a7cd0_0 .net "out", 0 0, L_0x55a15dfe6860;  1 drivers
v0x55a15d6a7da0_0 .net "w0", 0 0, L_0x55a15dfe67f0;  1 drivers
S_0x55a15d6a7ee0 .scope module, "and0[15]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe6920 .functor NAND 1, L_0x55a15dfe9790, L_0x55a15dfeba50, C4<1>, C4<1>;
L_0x55a15dfe6990 .functor NAND 1, L_0x55a15dfe6920, L_0x55a15dfe6920, C4<1>, C4<1>;
v0x55a15d6a8120_0 .net "in0", 0 0, L_0x55a15dfe9790;  1 drivers
v0x55a15d6a8200_0 .net "in1", 0 0, L_0x55a15dfeba50;  1 drivers
v0x55a15d6a82c0_0 .net "out", 0 0, L_0x55a15dfe6990;  1 drivers
v0x55a15d6a8390_0 .net "w0", 0 0, L_0x55a15dfe6920;  1 drivers
S_0x55a15d6a84d0 .scope module, "and0[16]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe6a50 .functor NAND 1, L_0x55a15dfe9880, L_0x55a15dfebe00, C4<1>, C4<1>;
L_0x55a15dfe6ac0 .functor NAND 1, L_0x55a15dfe6a50, L_0x55a15dfe6a50, C4<1>, C4<1>;
v0x55a15d6a8820_0 .net "in0", 0 0, L_0x55a15dfe9880;  1 drivers
v0x55a15d6a8900_0 .net "in1", 0 0, L_0x55a15dfebe00;  1 drivers
v0x55a15d6a89c0_0 .net "out", 0 0, L_0x55a15dfe6ac0;  1 drivers
v0x55a15d6a8a90_0 .net "w0", 0 0, L_0x55a15dfe6a50;  1 drivers
S_0x55a15d6a8bd0 .scope module, "and0[17]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe6b80 .functor NAND 1, L_0x55a15dfe9a10, L_0x55a15dfebc70, C4<1>, C4<1>;
L_0x55a15dfe6bf0 .functor NAND 1, L_0x55a15dfe6b80, L_0x55a15dfe6b80, C4<1>, C4<1>;
v0x55a15d6a8e10_0 .net "in0", 0 0, L_0x55a15dfe9a10;  1 drivers
v0x55a15d6a8ef0_0 .net "in1", 0 0, L_0x55a15dfebc70;  1 drivers
v0x55a15d6a8fb0_0 .net "out", 0 0, L_0x55a15dfe6bf0;  1 drivers
v0x55a15d6a9080_0 .net "w0", 0 0, L_0x55a15dfe6b80;  1 drivers
S_0x55a15d6a91c0 .scope module, "and0[18]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe6cb0 .functor NAND 1, L_0x55a15dfe9ab0, L_0x55a15dfebd60, C4<1>, C4<1>;
L_0x55a15dfe6d20 .functor NAND 1, L_0x55a15dfe6cb0, L_0x55a15dfe6cb0, C4<1>, C4<1>;
v0x55a15d6a9400_0 .net "in0", 0 0, L_0x55a15dfe9ab0;  1 drivers
v0x55a15d6a94e0_0 .net "in1", 0 0, L_0x55a15dfebd60;  1 drivers
v0x55a15d6a95a0_0 .net "out", 0 0, L_0x55a15dfe6d20;  1 drivers
v0x55a15d6a9670_0 .net "w0", 0 0, L_0x55a15dfe6cb0;  1 drivers
S_0x55a15d6a97b0 .scope module, "and0[19]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe6de0 .functor NAND 1, L_0x55a15dfe9970, L_0x55a15dfebea0, C4<1>, C4<1>;
L_0x55a15dfe6e50 .functor NAND 1, L_0x55a15dfe6de0, L_0x55a15dfe6de0, C4<1>, C4<1>;
v0x55a15d6a99f0_0 .net "in0", 0 0, L_0x55a15dfe9970;  1 drivers
v0x55a15d6a9ad0_0 .net "in1", 0 0, L_0x55a15dfebea0;  1 drivers
v0x55a15d6a9b90_0 .net "out", 0 0, L_0x55a15dfe6e50;  1 drivers
v0x55a15d6a9c60_0 .net "w0", 0 0, L_0x55a15dfe6de0;  1 drivers
S_0x55a15d6a9da0 .scope module, "and0[20]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe6f10 .functor NAND 1, L_0x55a15dfe9ca0, L_0x55a15dfebf90, C4<1>, C4<1>;
L_0x55a15dfe6f80 .functor NAND 1, L_0x55a15dfe6f10, L_0x55a15dfe6f10, C4<1>, C4<1>;
v0x55a15d6a9fe0_0 .net "in0", 0 0, L_0x55a15dfe9ca0;  1 drivers
v0x55a15d6aa0c0_0 .net "in1", 0 0, L_0x55a15dfebf90;  1 drivers
v0x55a15d6aa180_0 .net "out", 0 0, L_0x55a15dfe6f80;  1 drivers
v0x55a15d6aa250_0 .net "w0", 0 0, L_0x55a15dfe6f10;  1 drivers
S_0x55a15d6aa390 .scope module, "and0[21]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe7040 .functor NAND 1, L_0x55a15dfe9ba0, L_0x55a15dfec090, C4<1>, C4<1>;
L_0x55a15dfe70b0 .functor NAND 1, L_0x55a15dfe7040, L_0x55a15dfe7040, C4<1>, C4<1>;
v0x55a15d6aa5d0_0 .net "in0", 0 0, L_0x55a15dfe9ba0;  1 drivers
v0x55a15d6aa6b0_0 .net "in1", 0 0, L_0x55a15dfec090;  1 drivers
v0x55a15d6aa770_0 .net "out", 0 0, L_0x55a15dfe70b0;  1 drivers
v0x55a15d6aa840_0 .net "w0", 0 0, L_0x55a15dfe7040;  1 drivers
S_0x55a15d6aa980 .scope module, "and0[22]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe7170 .functor NAND 1, L_0x55a15dfe9ea0, L_0x55a15dfec180, C4<1>, C4<1>;
L_0x55a15dfe71e0 .functor NAND 1, L_0x55a15dfe7170, L_0x55a15dfe7170, C4<1>, C4<1>;
v0x55a15d6aabc0_0 .net "in0", 0 0, L_0x55a15dfe9ea0;  1 drivers
v0x55a15d6aaca0_0 .net "in1", 0 0, L_0x55a15dfec180;  1 drivers
v0x55a15d6aad60_0 .net "out", 0 0, L_0x55a15dfe71e0;  1 drivers
v0x55a15d6aae30_0 .net "w0", 0 0, L_0x55a15dfe7170;  1 drivers
S_0x55a15d6aaf70 .scope module, "and0[23]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe72a0 .functor NAND 1, L_0x55a15dfe9d90, L_0x55a15dfec290, C4<1>, C4<1>;
L_0x55a15dfe7310 .functor NAND 1, L_0x55a15dfe72a0, L_0x55a15dfe72a0, C4<1>, C4<1>;
v0x55a15d6ab1b0_0 .net "in0", 0 0, L_0x55a15dfe9d90;  1 drivers
v0x55a15d6ab290_0 .net "in1", 0 0, L_0x55a15dfec290;  1 drivers
v0x55a15d6ab350_0 .net "out", 0 0, L_0x55a15dfe7310;  1 drivers
v0x55a15d6ab420_0 .net "w0", 0 0, L_0x55a15dfe72a0;  1 drivers
S_0x55a15d6ab560 .scope module, "and0[24]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe73d0 .functor NAND 1, L_0x55a15dfea0b0, L_0x55a15dfec380, C4<1>, C4<1>;
L_0x55a15dfe7440 .functor NAND 1, L_0x55a15dfe73d0, L_0x55a15dfe73d0, C4<1>, C4<1>;
v0x55a15d6ab7a0_0 .net "in0", 0 0, L_0x55a15dfea0b0;  1 drivers
v0x55a15d6ab880_0 .net "in1", 0 0, L_0x55a15dfec380;  1 drivers
v0x55a15d6ab940_0 .net "out", 0 0, L_0x55a15dfe7440;  1 drivers
v0x55a15d6aba10_0 .net "w0", 0 0, L_0x55a15dfe73d0;  1 drivers
S_0x55a15d6abb50 .scope module, "and0[25]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe7500 .functor NAND 1, L_0x55a15dfe9f90, L_0x55a15dfec4a0, C4<1>, C4<1>;
L_0x55a15dfe7570 .functor NAND 1, L_0x55a15dfe7500, L_0x55a15dfe7500, C4<1>, C4<1>;
v0x55a15d6abd90_0 .net "in0", 0 0, L_0x55a15dfe9f90;  1 drivers
v0x55a15d6abe70_0 .net "in1", 0 0, L_0x55a15dfec4a0;  1 drivers
v0x55a15d6abf30_0 .net "out", 0 0, L_0x55a15dfe7570;  1 drivers
v0x55a15d6ac000_0 .net "w0", 0 0, L_0x55a15dfe7500;  1 drivers
S_0x55a15d6ac140 .scope module, "and0[26]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe7630 .functor NAND 1, L_0x55a15dfea2d0, L_0x55a15dfec590, C4<1>, C4<1>;
L_0x55a15dfe76a0 .functor NAND 1, L_0x55a15dfe7630, L_0x55a15dfe7630, C4<1>, C4<1>;
v0x55a15d6ac380_0 .net "in0", 0 0, L_0x55a15dfea2d0;  1 drivers
v0x55a15d6ac460_0 .net "in1", 0 0, L_0x55a15dfec590;  1 drivers
v0x55a15d6ac520_0 .net "out", 0 0, L_0x55a15dfe76a0;  1 drivers
v0x55a15d6ac5f0_0 .net "w0", 0 0, L_0x55a15dfe7630;  1 drivers
S_0x55a15d6ac730 .scope module, "and0[27]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe7760 .functor NAND 1, L_0x55a15dfea1a0, L_0x55a15dfec6c0, C4<1>, C4<1>;
L_0x55a15dfe77d0 .functor NAND 1, L_0x55a15dfe7760, L_0x55a15dfe7760, C4<1>, C4<1>;
v0x55a15d6ac970_0 .net "in0", 0 0, L_0x55a15dfea1a0;  1 drivers
v0x55a15d6aca50_0 .net "in1", 0 0, L_0x55a15dfec6c0;  1 drivers
v0x55a15d6acb10_0 .net "out", 0 0, L_0x55a15dfe77d0;  1 drivers
v0x55a15d6acbe0_0 .net "w0", 0 0, L_0x55a15dfe7760;  1 drivers
S_0x55a15d6acd20 .scope module, "and0[28]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe7890 .functor NAND 1, L_0x55a15dfea500, L_0x55a15dfec7b0, C4<1>, C4<1>;
L_0x55a15dfe7900 .functor NAND 1, L_0x55a15dfe7890, L_0x55a15dfe7890, C4<1>, C4<1>;
v0x55a15d6acf60_0 .net "in0", 0 0, L_0x55a15dfea500;  1 drivers
v0x55a15d6ad040_0 .net "in1", 0 0, L_0x55a15dfec7b0;  1 drivers
v0x55a15d6ad100_0 .net "out", 0 0, L_0x55a15dfe7900;  1 drivers
v0x55a15d6ad1d0_0 .net "w0", 0 0, L_0x55a15dfe7890;  1 drivers
S_0x55a15d6ad310 .scope module, "and0[29]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe79c0 .functor NAND 1, L_0x55a15dfea3c0, L_0x55a15dfec8f0, C4<1>, C4<1>;
L_0x55a15dfe7a30 .functor NAND 1, L_0x55a15dfe79c0, L_0x55a15dfe79c0, C4<1>, C4<1>;
v0x55a15d6ad550_0 .net "in0", 0 0, L_0x55a15dfea3c0;  1 drivers
v0x55a15d6ad630_0 .net "in1", 0 0, L_0x55a15dfec8f0;  1 drivers
v0x55a15d6ad6f0_0 .net "out", 0 0, L_0x55a15dfe7a30;  1 drivers
v0x55a15d6ad7c0_0 .net "w0", 0 0, L_0x55a15dfe79c0;  1 drivers
S_0x55a15d6ad900 .scope module, "and0[30]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe7af0 .functor NAND 1, L_0x55a15dfeab00, L_0x55a15dfec9e0, C4<1>, C4<1>;
L_0x55a15dfe7b60 .functor NAND 1, L_0x55a15dfe7af0, L_0x55a15dfe7af0, C4<1>, C4<1>;
v0x55a15d6adb40_0 .net "in0", 0 0, L_0x55a15dfeab00;  1 drivers
v0x55a15d6adc20_0 .net "in1", 0 0, L_0x55a15dfec9e0;  1 drivers
v0x55a15d6adce0_0 .net "out", 0 0, L_0x55a15dfe7b60;  1 drivers
v0x55a15d6addb0_0 .net "w0", 0 0, L_0x55a15dfe7af0;  1 drivers
S_0x55a15d6adef0 .scope module, "and0[31]" "AND" 52 4, 6 1 0, S_0x55a15d6a2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe7c20 .functor NAND 1, L_0x55a15dfeaa00, L_0x55a15dfed100, C4<1>, C4<1>;
L_0x55a15dfe7c90 .functor NAND 1, L_0x55a15dfe7c20, L_0x55a15dfe7c20, C4<1>, C4<1>;
v0x55a15d6ae130_0 .net "in0", 0 0, L_0x55a15dfeaa00;  1 drivers
v0x55a15d6ae210_0 .net "in1", 0 0, L_0x55a15dfed100;  1 drivers
v0x55a15d6ae2d0_0 .net "out", 0 0, L_0x55a15dfe7c90;  1 drivers
v0x55a15d6ae3a0_0 .net "w0", 0 0, L_0x55a15dfe7c20;  1 drivers
S_0x55a15d6ae810 .scope module, "and5" "AND_32BIT" 51 32, 52 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in0"
    .port_info 2 /INPUT 32 "in1"
v0x55a15d6ba960_0 .net "in0", 31 0, L_0x55a15dfab900;  alias, 1 drivers
v0x55a15d6baa40_0 .net "in1", 31 0, L_0x55a15df2d620;  alias, 1 drivers
v0x55a15d6bab20_0 .net "out", 31 0, L_0x55a15dfef780;  alias, 1 drivers
LS_0x55a15dfef780_0_0 .concat [ 1 1 1 1], L_0x55a15dfed1f0, L_0x55a15dfed320, L_0x55a15dfed450, L_0x55a15dfed580;
LS_0x55a15dfef780_0_4 .concat [ 1 1 1 1], L_0x55a15dfed6b0, L_0x55a15dfed7e0, L_0x55a15dfed910, L_0x55a15dfeda40;
LS_0x55a15dfef780_0_8 .concat [ 1 1 1 1], L_0x55a15dfedb70, L_0x55a15dfedca0, L_0x55a15dfeddd0, L_0x55a15dfedf00;
LS_0x55a15dfef780_0_12 .concat [ 1 1 1 1], L_0x55a15dfee030, L_0x55a15dfee160, L_0x55a15dfee290, L_0x55a15dfee3c0;
LS_0x55a15dfef780_0_16 .concat [ 1 1 1 1], L_0x55a15dfee4f0, L_0x55a15dfee620, L_0x55a15dfee750, L_0x55a15dfee880;
LS_0x55a15dfef780_0_20 .concat [ 1 1 1 1], L_0x55a15dfee9b0, L_0x55a15dfeeae0, L_0x55a15dfeec10, L_0x55a15dfeed40;
LS_0x55a15dfef780_0_24 .concat [ 1 1 1 1], L_0x55a15dfeee70, L_0x55a15dfeefa0, L_0x55a15dfef0d0, L_0x55a15dfef200;
LS_0x55a15dfef780_0_28 .concat [ 1 1 1 1], L_0x55a15dfef330, L_0x55a15dfef460, L_0x55a15dfef590, L_0x55a15dfef6c0;
LS_0x55a15dfef780_1_0 .concat [ 4 4 4 4], LS_0x55a15dfef780_0_0, LS_0x55a15dfef780_0_4, LS_0x55a15dfef780_0_8, LS_0x55a15dfef780_0_12;
LS_0x55a15dfef780_1_4 .concat [ 4 4 4 4], LS_0x55a15dfef780_0_16, LS_0x55a15dfef780_0_20, LS_0x55a15dfef780_0_24, LS_0x55a15dfef780_0_28;
L_0x55a15dfef780 .concat [ 16 16 0 0], LS_0x55a15dfef780_1_0, LS_0x55a15dfef780_1_4;
L_0x55a15dff0220 .part L_0x55a15dfab900, 0, 1;
L_0x55a15dff0310 .part L_0x55a15dfab900, 1, 1;
L_0x55a15dff03b0 .part L_0x55a15dfab900, 2, 1;
L_0x55a15dff04a0 .part L_0x55a15dfab900, 3, 1;
L_0x55a15dff0590 .part L_0x55a15dfab900, 4, 1;
L_0x55a15dff0680 .part L_0x55a15dfab900, 5, 1;
L_0x55a15dff0770 .part L_0x55a15dfab900, 6, 1;
L_0x55a15dff08b0 .part L_0x55a15dfab900, 7, 1;
L_0x55a15dff09a0 .part L_0x55a15dfab900, 8, 1;
L_0x55a15dff0af0 .part L_0x55a15dfab900, 9, 1;
L_0x55a15dff0b90 .part L_0x55a15dfab900, 10, 1;
L_0x55a15dff0cf0 .part L_0x55a15dfab900, 11, 1;
L_0x55a15dff0de0 .part L_0x55a15dfab900, 12, 1;
L_0x55a15dff0f50 .part L_0x55a15dfab900, 13, 1;
L_0x55a15dff1040 .part L_0x55a15dfab900, 14, 1;
L_0x55a15dff11c0 .part L_0x55a15dfab900, 15, 1;
L_0x55a15dff12b0 .part L_0x55a15dfab900, 16, 1;
L_0x55a15dff1440 .part L_0x55a15dfab900, 17, 1;
L_0x55a15dff14e0 .part L_0x55a15dfab900, 18, 1;
L_0x55a15dff13a0 .part L_0x55a15dfab900, 19, 1;
L_0x55a15dff16d0 .part L_0x55a15dfab900, 20, 1;
L_0x55a15dff15d0 .part L_0x55a15dfab900, 21, 1;
L_0x55a15dff18d0 .part L_0x55a15dfab900, 22, 1;
L_0x55a15dff17c0 .part L_0x55a15dfab900, 23, 1;
L_0x55a15dff1ae0 .part L_0x55a15dfab900, 24, 1;
L_0x55a15dff19c0 .part L_0x55a15dfab900, 25, 1;
L_0x55a15dff1d00 .part L_0x55a15dfab900, 26, 1;
L_0x55a15dff1bd0 .part L_0x55a15dfab900, 27, 1;
L_0x55a15dff1f30 .part L_0x55a15dfab900, 28, 1;
L_0x55a15dff1df0 .part L_0x55a15dfab900, 29, 1;
L_0x55a15dff2530 .part L_0x55a15dfab900, 30, 1;
L_0x55a15dff2430 .part L_0x55a15dfab900, 31, 1;
L_0x55a15dff26e0 .part L_0x55a15df2d620, 0, 1;
L_0x55a15dff28a0 .part L_0x55a15df2d620, 1, 1;
L_0x55a15dff2940 .part L_0x55a15df2d620, 2, 1;
L_0x55a15dff2780 .part L_0x55a15df2d620, 3, 1;
L_0x55a15dff2b60 .part L_0x55a15df2d620, 4, 1;
L_0x55a15dff2a30 .part L_0x55a15df2d620, 5, 1;
L_0x55a15dff2d90 .part L_0x55a15df2d620, 6, 1;
L_0x55a15dff2c50 .part L_0x55a15df2d620, 7, 1;
L_0x55a15dff2fd0 .part L_0x55a15df2d620, 8, 1;
L_0x55a15dff2e80 .part L_0x55a15df2d620, 9, 1;
L_0x55a15dff31d0 .part L_0x55a15df2d620, 10, 1;
L_0x55a15dff3070 .part L_0x55a15df2d620, 11, 1;
L_0x55a15dff33e0 .part L_0x55a15df2d620, 12, 1;
L_0x55a15dff3270 .part L_0x55a15df2d620, 13, 1;
L_0x55a15dff3600 .part L_0x55a15df2d620, 14, 1;
L_0x55a15dff3480 .part L_0x55a15df2d620, 15, 1;
L_0x55a15dff3830 .part L_0x55a15df2d620, 16, 1;
L_0x55a15dff36a0 .part L_0x55a15df2d620, 17, 1;
L_0x55a15dff3790 .part L_0x55a15df2d620, 18, 1;
L_0x55a15dff38d0 .part L_0x55a15df2d620, 19, 1;
L_0x55a15dff39c0 .part L_0x55a15df2d620, 20, 1;
L_0x55a15dff3ac0 .part L_0x55a15df2d620, 21, 1;
L_0x55a15dff3bb0 .part L_0x55a15df2d620, 22, 1;
L_0x55a15dff3cc0 .part L_0x55a15df2d620, 23, 1;
L_0x55a15dff3db0 .part L_0x55a15df2d620, 24, 1;
L_0x55a15dff3ed0 .part L_0x55a15df2d620, 25, 1;
L_0x55a15dff3fc0 .part L_0x55a15df2d620, 26, 1;
L_0x55a15dff40f0 .part L_0x55a15df2d620, 27, 1;
L_0x55a15dff41e0 .part L_0x55a15df2d620, 28, 1;
L_0x55a15dff4320 .part L_0x55a15df2d620, 29, 1;
L_0x55a15dff4410 .part L_0x55a15df2d620, 30, 1;
L_0x55a15dff4b30 .part L_0x55a15df2d620, 31, 1;
S_0x55a15d6aea30 .scope module, "and0[0]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfe9250 .functor NAND 1, L_0x55a15dff0220, L_0x55a15dff26e0, C4<1>, C4<1>;
L_0x55a15dfed1f0 .functor NAND 1, L_0x55a15dfe9250, L_0x55a15dfe9250, C4<1>, C4<1>;
v0x55a15d6aecb0_0 .net "in0", 0 0, L_0x55a15dff0220;  1 drivers
v0x55a15d6aed90_0 .net "in1", 0 0, L_0x55a15dff26e0;  1 drivers
v0x55a15d6aee50_0 .net "out", 0 0, L_0x55a15dfed1f0;  1 drivers
v0x55a15d6aef20_0 .net "w0", 0 0, L_0x55a15dfe9250;  1 drivers
S_0x55a15d6af060 .scope module, "and0[1]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfed2b0 .functor NAND 1, L_0x55a15dff0310, L_0x55a15dff28a0, C4<1>, C4<1>;
L_0x55a15dfed320 .functor NAND 1, L_0x55a15dfed2b0, L_0x55a15dfed2b0, C4<1>, C4<1>;
v0x55a15d6af2a0_0 .net "in0", 0 0, L_0x55a15dff0310;  1 drivers
v0x55a15d6af380_0 .net "in1", 0 0, L_0x55a15dff28a0;  1 drivers
v0x55a15d6af440_0 .net "out", 0 0, L_0x55a15dfed320;  1 drivers
v0x55a15d6af510_0 .net "w0", 0 0, L_0x55a15dfed2b0;  1 drivers
S_0x55a15d6af650 .scope module, "and0[2]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfed3e0 .functor NAND 1, L_0x55a15dff03b0, L_0x55a15dff2940, C4<1>, C4<1>;
L_0x55a15dfed450 .functor NAND 1, L_0x55a15dfed3e0, L_0x55a15dfed3e0, C4<1>, C4<1>;
v0x55a15d6af8a0_0 .net "in0", 0 0, L_0x55a15dff03b0;  1 drivers
v0x55a15d6af980_0 .net "in1", 0 0, L_0x55a15dff2940;  1 drivers
v0x55a15d6afa40_0 .net "out", 0 0, L_0x55a15dfed450;  1 drivers
v0x55a15d6afb10_0 .net "w0", 0 0, L_0x55a15dfed3e0;  1 drivers
S_0x55a15d6afc50 .scope module, "and0[3]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfed510 .functor NAND 1, L_0x55a15dff04a0, L_0x55a15dff2780, C4<1>, C4<1>;
L_0x55a15dfed580 .functor NAND 1, L_0x55a15dfed510, L_0x55a15dfed510, C4<1>, C4<1>;
v0x55a15d6afe90_0 .net "in0", 0 0, L_0x55a15dff04a0;  1 drivers
v0x55a15d6aff70_0 .net "in1", 0 0, L_0x55a15dff2780;  1 drivers
v0x55a15d6b0030_0 .net "out", 0 0, L_0x55a15dfed580;  1 drivers
v0x55a15d6b0100_0 .net "w0", 0 0, L_0x55a15dfed510;  1 drivers
S_0x55a15d6b0240 .scope module, "and0[4]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfed640 .functor NAND 1, L_0x55a15dff0590, L_0x55a15dff2b60, C4<1>, C4<1>;
L_0x55a15dfed6b0 .functor NAND 1, L_0x55a15dfed640, L_0x55a15dfed640, C4<1>, C4<1>;
v0x55a15d6b04d0_0 .net "in0", 0 0, L_0x55a15dff0590;  1 drivers
v0x55a15d6b05b0_0 .net "in1", 0 0, L_0x55a15dff2b60;  1 drivers
v0x55a15d6b0670_0 .net "out", 0 0, L_0x55a15dfed6b0;  1 drivers
v0x55a15d6b0710_0 .net "w0", 0 0, L_0x55a15dfed640;  1 drivers
S_0x55a15d6b0850 .scope module, "and0[5]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfed770 .functor NAND 1, L_0x55a15dff0680, L_0x55a15dff2a30, C4<1>, C4<1>;
L_0x55a15dfed7e0 .functor NAND 1, L_0x55a15dfed770, L_0x55a15dfed770, C4<1>, C4<1>;
v0x55a15d6b0a90_0 .net "in0", 0 0, L_0x55a15dff0680;  1 drivers
v0x55a15d6b0b70_0 .net "in1", 0 0, L_0x55a15dff2a30;  1 drivers
v0x55a15d6b0c30_0 .net "out", 0 0, L_0x55a15dfed7e0;  1 drivers
v0x55a15d6b0d00_0 .net "w0", 0 0, L_0x55a15dfed770;  1 drivers
S_0x55a15d6b0e40 .scope module, "and0[6]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfed8a0 .functor NAND 1, L_0x55a15dff0770, L_0x55a15dff2d90, C4<1>, C4<1>;
L_0x55a15dfed910 .functor NAND 1, L_0x55a15dfed8a0, L_0x55a15dfed8a0, C4<1>, C4<1>;
v0x55a15d6b1080_0 .net "in0", 0 0, L_0x55a15dff0770;  1 drivers
v0x55a15d6b1160_0 .net "in1", 0 0, L_0x55a15dff2d90;  1 drivers
v0x55a15d6b1220_0 .net "out", 0 0, L_0x55a15dfed910;  1 drivers
v0x55a15d6b12f0_0 .net "w0", 0 0, L_0x55a15dfed8a0;  1 drivers
S_0x55a15d6b1430 .scope module, "and0[7]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfed9d0 .functor NAND 1, L_0x55a15dff08b0, L_0x55a15dff2c50, C4<1>, C4<1>;
L_0x55a15dfeda40 .functor NAND 1, L_0x55a15dfed9d0, L_0x55a15dfed9d0, C4<1>, C4<1>;
v0x55a15d6b1670_0 .net "in0", 0 0, L_0x55a15dff08b0;  1 drivers
v0x55a15d6b1750_0 .net "in1", 0 0, L_0x55a15dff2c50;  1 drivers
v0x55a15d6b1810_0 .net "out", 0 0, L_0x55a15dfeda40;  1 drivers
v0x55a15d6b18e0_0 .net "w0", 0 0, L_0x55a15dfed9d0;  1 drivers
S_0x55a15d6b1a20 .scope module, "and0[8]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfedb00 .functor NAND 1, L_0x55a15dff09a0, L_0x55a15dff2fd0, C4<1>, C4<1>;
L_0x55a15dfedb70 .functor NAND 1, L_0x55a15dfedb00, L_0x55a15dfedb00, C4<1>, C4<1>;
v0x55a15d6b1c10_0 .net "in0", 0 0, L_0x55a15dff09a0;  1 drivers
v0x55a15d6b1cf0_0 .net "in1", 0 0, L_0x55a15dff2fd0;  1 drivers
v0x55a15d6b1db0_0 .net "out", 0 0, L_0x55a15dfedb70;  1 drivers
v0x55a15d6b1e80_0 .net "w0", 0 0, L_0x55a15dfedb00;  1 drivers
S_0x55a15d6b1fc0 .scope module, "and0[9]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfedc30 .functor NAND 1, L_0x55a15dff0af0, L_0x55a15dff2e80, C4<1>, C4<1>;
L_0x55a15dfedca0 .functor NAND 1, L_0x55a15dfedc30, L_0x55a15dfedc30, C4<1>, C4<1>;
v0x55a15d6b2200_0 .net "in0", 0 0, L_0x55a15dff0af0;  1 drivers
v0x55a15d6b22e0_0 .net "in1", 0 0, L_0x55a15dff2e80;  1 drivers
v0x55a15d6b23a0_0 .net "out", 0 0, L_0x55a15dfedca0;  1 drivers
v0x55a15d6b2470_0 .net "w0", 0 0, L_0x55a15dfedc30;  1 drivers
S_0x55a15d6b25b0 .scope module, "and0[10]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfedd60 .functor NAND 1, L_0x55a15dff0b90, L_0x55a15dff31d0, C4<1>, C4<1>;
L_0x55a15dfeddd0 .functor NAND 1, L_0x55a15dfedd60, L_0x55a15dfedd60, C4<1>, C4<1>;
v0x55a15d6b27f0_0 .net "in0", 0 0, L_0x55a15dff0b90;  1 drivers
v0x55a15d6b28d0_0 .net "in1", 0 0, L_0x55a15dff31d0;  1 drivers
v0x55a15d6b2990_0 .net "out", 0 0, L_0x55a15dfeddd0;  1 drivers
v0x55a15d6b2a60_0 .net "w0", 0 0, L_0x55a15dfedd60;  1 drivers
S_0x55a15d6b2ba0 .scope module, "and0[11]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfede90 .functor NAND 1, L_0x55a15dff0cf0, L_0x55a15dff3070, C4<1>, C4<1>;
L_0x55a15dfedf00 .functor NAND 1, L_0x55a15dfede90, L_0x55a15dfede90, C4<1>, C4<1>;
v0x55a15d6b2de0_0 .net "in0", 0 0, L_0x55a15dff0cf0;  1 drivers
v0x55a15d6b2ec0_0 .net "in1", 0 0, L_0x55a15dff3070;  1 drivers
v0x55a15d6b2f80_0 .net "out", 0 0, L_0x55a15dfedf00;  1 drivers
v0x55a15d6b3050_0 .net "w0", 0 0, L_0x55a15dfede90;  1 drivers
S_0x55a15d6b3190 .scope module, "and0[12]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfedfc0 .functor NAND 1, L_0x55a15dff0de0, L_0x55a15dff33e0, C4<1>, C4<1>;
L_0x55a15dfee030 .functor NAND 1, L_0x55a15dfedfc0, L_0x55a15dfedfc0, C4<1>, C4<1>;
v0x55a15d6b33d0_0 .net "in0", 0 0, L_0x55a15dff0de0;  1 drivers
v0x55a15d6b34b0_0 .net "in1", 0 0, L_0x55a15dff33e0;  1 drivers
v0x55a15d6b3570_0 .net "out", 0 0, L_0x55a15dfee030;  1 drivers
v0x55a15d6b3640_0 .net "w0", 0 0, L_0x55a15dfedfc0;  1 drivers
S_0x55a15d6b3780 .scope module, "and0[13]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfee0f0 .functor NAND 1, L_0x55a15dff0f50, L_0x55a15dff3270, C4<1>, C4<1>;
L_0x55a15dfee160 .functor NAND 1, L_0x55a15dfee0f0, L_0x55a15dfee0f0, C4<1>, C4<1>;
v0x55a15d6b39c0_0 .net "in0", 0 0, L_0x55a15dff0f50;  1 drivers
v0x55a15d6b3aa0_0 .net "in1", 0 0, L_0x55a15dff3270;  1 drivers
v0x55a15d6b3b60_0 .net "out", 0 0, L_0x55a15dfee160;  1 drivers
v0x55a15d6b3c30_0 .net "w0", 0 0, L_0x55a15dfee0f0;  1 drivers
S_0x55a15d6b3d70 .scope module, "and0[14]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfee220 .functor NAND 1, L_0x55a15dff1040, L_0x55a15dff3600, C4<1>, C4<1>;
L_0x55a15dfee290 .functor NAND 1, L_0x55a15dfee220, L_0x55a15dfee220, C4<1>, C4<1>;
v0x55a15d6b3fb0_0 .net "in0", 0 0, L_0x55a15dff1040;  1 drivers
v0x55a15d6b4090_0 .net "in1", 0 0, L_0x55a15dff3600;  1 drivers
v0x55a15d6b4150_0 .net "out", 0 0, L_0x55a15dfee290;  1 drivers
v0x55a15d6b4220_0 .net "w0", 0 0, L_0x55a15dfee220;  1 drivers
S_0x55a15d6b4360 .scope module, "and0[15]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfee350 .functor NAND 1, L_0x55a15dff11c0, L_0x55a15dff3480, C4<1>, C4<1>;
L_0x55a15dfee3c0 .functor NAND 1, L_0x55a15dfee350, L_0x55a15dfee350, C4<1>, C4<1>;
v0x55a15d6b45a0_0 .net "in0", 0 0, L_0x55a15dff11c0;  1 drivers
v0x55a15d6b4680_0 .net "in1", 0 0, L_0x55a15dff3480;  1 drivers
v0x55a15d6b4740_0 .net "out", 0 0, L_0x55a15dfee3c0;  1 drivers
v0x55a15d6b4810_0 .net "w0", 0 0, L_0x55a15dfee350;  1 drivers
S_0x55a15d6b4950 .scope module, "and0[16]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfee480 .functor NAND 1, L_0x55a15dff12b0, L_0x55a15dff3830, C4<1>, C4<1>;
L_0x55a15dfee4f0 .functor NAND 1, L_0x55a15dfee480, L_0x55a15dfee480, C4<1>, C4<1>;
v0x55a15d6b4ca0_0 .net "in0", 0 0, L_0x55a15dff12b0;  1 drivers
v0x55a15d6b4d80_0 .net "in1", 0 0, L_0x55a15dff3830;  1 drivers
v0x55a15d6b4e40_0 .net "out", 0 0, L_0x55a15dfee4f0;  1 drivers
v0x55a15d6b4f10_0 .net "w0", 0 0, L_0x55a15dfee480;  1 drivers
S_0x55a15d6b5050 .scope module, "and0[17]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfee5b0 .functor NAND 1, L_0x55a15dff1440, L_0x55a15dff36a0, C4<1>, C4<1>;
L_0x55a15dfee620 .functor NAND 1, L_0x55a15dfee5b0, L_0x55a15dfee5b0, C4<1>, C4<1>;
v0x55a15d6b5290_0 .net "in0", 0 0, L_0x55a15dff1440;  1 drivers
v0x55a15d6b5370_0 .net "in1", 0 0, L_0x55a15dff36a0;  1 drivers
v0x55a15d6b5430_0 .net "out", 0 0, L_0x55a15dfee620;  1 drivers
v0x55a15d6b5500_0 .net "w0", 0 0, L_0x55a15dfee5b0;  1 drivers
S_0x55a15d6b5640 .scope module, "and0[18]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfee6e0 .functor NAND 1, L_0x55a15dff14e0, L_0x55a15dff3790, C4<1>, C4<1>;
L_0x55a15dfee750 .functor NAND 1, L_0x55a15dfee6e0, L_0x55a15dfee6e0, C4<1>, C4<1>;
v0x55a15d6b5880_0 .net "in0", 0 0, L_0x55a15dff14e0;  1 drivers
v0x55a15d6b5960_0 .net "in1", 0 0, L_0x55a15dff3790;  1 drivers
v0x55a15d6b5a20_0 .net "out", 0 0, L_0x55a15dfee750;  1 drivers
v0x55a15d6b5af0_0 .net "w0", 0 0, L_0x55a15dfee6e0;  1 drivers
S_0x55a15d6b5c30 .scope module, "and0[19]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfee810 .functor NAND 1, L_0x55a15dff13a0, L_0x55a15dff38d0, C4<1>, C4<1>;
L_0x55a15dfee880 .functor NAND 1, L_0x55a15dfee810, L_0x55a15dfee810, C4<1>, C4<1>;
v0x55a15d6b5e70_0 .net "in0", 0 0, L_0x55a15dff13a0;  1 drivers
v0x55a15d6b5f50_0 .net "in1", 0 0, L_0x55a15dff38d0;  1 drivers
v0x55a15d6b6010_0 .net "out", 0 0, L_0x55a15dfee880;  1 drivers
v0x55a15d6b60e0_0 .net "w0", 0 0, L_0x55a15dfee810;  1 drivers
S_0x55a15d6b6220 .scope module, "and0[20]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfee940 .functor NAND 1, L_0x55a15dff16d0, L_0x55a15dff39c0, C4<1>, C4<1>;
L_0x55a15dfee9b0 .functor NAND 1, L_0x55a15dfee940, L_0x55a15dfee940, C4<1>, C4<1>;
v0x55a15d6b6460_0 .net "in0", 0 0, L_0x55a15dff16d0;  1 drivers
v0x55a15d6b6540_0 .net "in1", 0 0, L_0x55a15dff39c0;  1 drivers
v0x55a15d6b6600_0 .net "out", 0 0, L_0x55a15dfee9b0;  1 drivers
v0x55a15d6b66d0_0 .net "w0", 0 0, L_0x55a15dfee940;  1 drivers
S_0x55a15d6b6810 .scope module, "and0[21]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfeea70 .functor NAND 1, L_0x55a15dff15d0, L_0x55a15dff3ac0, C4<1>, C4<1>;
L_0x55a15dfeeae0 .functor NAND 1, L_0x55a15dfeea70, L_0x55a15dfeea70, C4<1>, C4<1>;
v0x55a15d6b6a50_0 .net "in0", 0 0, L_0x55a15dff15d0;  1 drivers
v0x55a15d6b6b30_0 .net "in1", 0 0, L_0x55a15dff3ac0;  1 drivers
v0x55a15d6b6bf0_0 .net "out", 0 0, L_0x55a15dfeeae0;  1 drivers
v0x55a15d6b6cc0_0 .net "w0", 0 0, L_0x55a15dfeea70;  1 drivers
S_0x55a15d6b6e00 .scope module, "and0[22]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfeeba0 .functor NAND 1, L_0x55a15dff18d0, L_0x55a15dff3bb0, C4<1>, C4<1>;
L_0x55a15dfeec10 .functor NAND 1, L_0x55a15dfeeba0, L_0x55a15dfeeba0, C4<1>, C4<1>;
v0x55a15d6b7040_0 .net "in0", 0 0, L_0x55a15dff18d0;  1 drivers
v0x55a15d6b7120_0 .net "in1", 0 0, L_0x55a15dff3bb0;  1 drivers
v0x55a15d6b71e0_0 .net "out", 0 0, L_0x55a15dfeec10;  1 drivers
v0x55a15d6b72b0_0 .net "w0", 0 0, L_0x55a15dfeeba0;  1 drivers
S_0x55a15d6b73f0 .scope module, "and0[23]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfeecd0 .functor NAND 1, L_0x55a15dff17c0, L_0x55a15dff3cc0, C4<1>, C4<1>;
L_0x55a15dfeed40 .functor NAND 1, L_0x55a15dfeecd0, L_0x55a15dfeecd0, C4<1>, C4<1>;
v0x55a15d6b7630_0 .net "in0", 0 0, L_0x55a15dff17c0;  1 drivers
v0x55a15d6b7710_0 .net "in1", 0 0, L_0x55a15dff3cc0;  1 drivers
v0x55a15d6b77d0_0 .net "out", 0 0, L_0x55a15dfeed40;  1 drivers
v0x55a15d6b78a0_0 .net "w0", 0 0, L_0x55a15dfeecd0;  1 drivers
S_0x55a15d6b79e0 .scope module, "and0[24]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfeee00 .functor NAND 1, L_0x55a15dff1ae0, L_0x55a15dff3db0, C4<1>, C4<1>;
L_0x55a15dfeee70 .functor NAND 1, L_0x55a15dfeee00, L_0x55a15dfeee00, C4<1>, C4<1>;
v0x55a15d6b7c20_0 .net "in0", 0 0, L_0x55a15dff1ae0;  1 drivers
v0x55a15d6b7d00_0 .net "in1", 0 0, L_0x55a15dff3db0;  1 drivers
v0x55a15d6b7dc0_0 .net "out", 0 0, L_0x55a15dfeee70;  1 drivers
v0x55a15d6b7e90_0 .net "w0", 0 0, L_0x55a15dfeee00;  1 drivers
S_0x55a15d6b7fd0 .scope module, "and0[25]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfeef30 .functor NAND 1, L_0x55a15dff19c0, L_0x55a15dff3ed0, C4<1>, C4<1>;
L_0x55a15dfeefa0 .functor NAND 1, L_0x55a15dfeef30, L_0x55a15dfeef30, C4<1>, C4<1>;
v0x55a15d6b8210_0 .net "in0", 0 0, L_0x55a15dff19c0;  1 drivers
v0x55a15d6b82f0_0 .net "in1", 0 0, L_0x55a15dff3ed0;  1 drivers
v0x55a15d6b83b0_0 .net "out", 0 0, L_0x55a15dfeefa0;  1 drivers
v0x55a15d6b8480_0 .net "w0", 0 0, L_0x55a15dfeef30;  1 drivers
S_0x55a15d6b85c0 .scope module, "and0[26]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfef060 .functor NAND 1, L_0x55a15dff1d00, L_0x55a15dff3fc0, C4<1>, C4<1>;
L_0x55a15dfef0d0 .functor NAND 1, L_0x55a15dfef060, L_0x55a15dfef060, C4<1>, C4<1>;
v0x55a15d6b8800_0 .net "in0", 0 0, L_0x55a15dff1d00;  1 drivers
v0x55a15d6b88e0_0 .net "in1", 0 0, L_0x55a15dff3fc0;  1 drivers
v0x55a15d6b89a0_0 .net "out", 0 0, L_0x55a15dfef0d0;  1 drivers
v0x55a15d6b8a70_0 .net "w0", 0 0, L_0x55a15dfef060;  1 drivers
S_0x55a15d6b8bb0 .scope module, "and0[27]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfef190 .functor NAND 1, L_0x55a15dff1bd0, L_0x55a15dff40f0, C4<1>, C4<1>;
L_0x55a15dfef200 .functor NAND 1, L_0x55a15dfef190, L_0x55a15dfef190, C4<1>, C4<1>;
v0x55a15d6b8df0_0 .net "in0", 0 0, L_0x55a15dff1bd0;  1 drivers
v0x55a15d6b8ed0_0 .net "in1", 0 0, L_0x55a15dff40f0;  1 drivers
v0x55a15d6b8f90_0 .net "out", 0 0, L_0x55a15dfef200;  1 drivers
v0x55a15d6b9060_0 .net "w0", 0 0, L_0x55a15dfef190;  1 drivers
S_0x55a15d6b91a0 .scope module, "and0[28]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfef2c0 .functor NAND 1, L_0x55a15dff1f30, L_0x55a15dff41e0, C4<1>, C4<1>;
L_0x55a15dfef330 .functor NAND 1, L_0x55a15dfef2c0, L_0x55a15dfef2c0, C4<1>, C4<1>;
v0x55a15d6b93e0_0 .net "in0", 0 0, L_0x55a15dff1f30;  1 drivers
v0x55a15d6b94c0_0 .net "in1", 0 0, L_0x55a15dff41e0;  1 drivers
v0x55a15d6b9580_0 .net "out", 0 0, L_0x55a15dfef330;  1 drivers
v0x55a15d6b9650_0 .net "w0", 0 0, L_0x55a15dfef2c0;  1 drivers
S_0x55a15d6b9790 .scope module, "and0[29]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfef3f0 .functor NAND 1, L_0x55a15dff1df0, L_0x55a15dff4320, C4<1>, C4<1>;
L_0x55a15dfef460 .functor NAND 1, L_0x55a15dfef3f0, L_0x55a15dfef3f0, C4<1>, C4<1>;
v0x55a15d6b99d0_0 .net "in0", 0 0, L_0x55a15dff1df0;  1 drivers
v0x55a15d6b9ab0_0 .net "in1", 0 0, L_0x55a15dff4320;  1 drivers
v0x55a15d6b9b70_0 .net "out", 0 0, L_0x55a15dfef460;  1 drivers
v0x55a15d6b9c40_0 .net "w0", 0 0, L_0x55a15dfef3f0;  1 drivers
S_0x55a15d6b9d80 .scope module, "and0[30]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfef520 .functor NAND 1, L_0x55a15dff2530, L_0x55a15dff4410, C4<1>, C4<1>;
L_0x55a15dfef590 .functor NAND 1, L_0x55a15dfef520, L_0x55a15dfef520, C4<1>, C4<1>;
v0x55a15d6b9fc0_0 .net "in0", 0 0, L_0x55a15dff2530;  1 drivers
v0x55a15d6ba0a0_0 .net "in1", 0 0, L_0x55a15dff4410;  1 drivers
v0x55a15d6ba160_0 .net "out", 0 0, L_0x55a15dfef590;  1 drivers
v0x55a15d6ba230_0 .net "w0", 0 0, L_0x55a15dfef520;  1 drivers
S_0x55a15d6ba370 .scope module, "and0[31]" "AND" 52 4, 6 1 0, S_0x55a15d6ae810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dfef650 .functor NAND 1, L_0x55a15dff2430, L_0x55a15dff4b30, C4<1>, C4<1>;
L_0x55a15dfef6c0 .functor NAND 1, L_0x55a15dfef650, L_0x55a15dfef650, C4<1>, C4<1>;
v0x55a15d6ba5b0_0 .net "in0", 0 0, L_0x55a15dff2430;  1 drivers
v0x55a15d6ba690_0 .net "in1", 0 0, L_0x55a15dff4b30;  1 drivers
v0x55a15d6ba750_0 .net "out", 0 0, L_0x55a15dfef6c0;  1 drivers
v0x55a15d6ba820_0 .net "w0", 0 0, L_0x55a15dfef650;  1 drivers
S_0x55a15d6bac90 .scope module, "and6" "AND_32BIT" 51 33, 52 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in0"
    .port_info 2 /INPUT 32 "in1"
v0x55a15d6e6de0_0 .net "in0", 31 0, L_0x55a15dfb68b0;  alias, 1 drivers
v0x55a15d6e6ec0_0 .net "in1", 31 0, L_0x55a15df4bd10;  alias, 1 drivers
v0x55a15d6e6fa0_0 .net "out", 31 0, L_0x55a15dff71b0;  alias, 1 drivers
LS_0x55a15dff71b0_0_0 .concat [ 1 1 1 1], L_0x55a15dff4c20, L_0x55a15dff4d50, L_0x55a15dff4e80, L_0x55a15dff4fb0;
LS_0x55a15dff71b0_0_4 .concat [ 1 1 1 1], L_0x55a15dff50e0, L_0x55a15dff5210, L_0x55a15dff5340, L_0x55a15dff5470;
LS_0x55a15dff71b0_0_8 .concat [ 1 1 1 1], L_0x55a15dff55a0, L_0x55a15dff56d0, L_0x55a15dff5800, L_0x55a15dff5930;
LS_0x55a15dff71b0_0_12 .concat [ 1 1 1 1], L_0x55a15dff5a60, L_0x55a15dff5b90, L_0x55a15dff5cc0, L_0x55a15dff5df0;
LS_0x55a15dff71b0_0_16 .concat [ 1 1 1 1], L_0x55a15dff5f20, L_0x55a15dff6050, L_0x55a15dff6180, L_0x55a15dff62b0;
LS_0x55a15dff71b0_0_20 .concat [ 1 1 1 1], L_0x55a15dff63e0, L_0x55a15dff6510, L_0x55a15dff6640, L_0x55a15dff6770;
LS_0x55a15dff71b0_0_24 .concat [ 1 1 1 1], L_0x55a15dff68a0, L_0x55a15dff69d0, L_0x55a15dff6b00, L_0x55a15dff6c30;
LS_0x55a15dff71b0_0_28 .concat [ 1 1 1 1], L_0x55a15dff6d60, L_0x55a15dff6e90, L_0x55a15dff6fc0, L_0x55a15dff70f0;
LS_0x55a15dff71b0_1_0 .concat [ 4 4 4 4], LS_0x55a15dff71b0_0_0, LS_0x55a15dff71b0_0_4, LS_0x55a15dff71b0_0_8, LS_0x55a15dff71b0_0_12;
LS_0x55a15dff71b0_1_4 .concat [ 4 4 4 4], LS_0x55a15dff71b0_0_16, LS_0x55a15dff71b0_0_20, LS_0x55a15dff71b0_0_24, LS_0x55a15dff71b0_0_28;
L_0x55a15dff71b0 .concat [ 16 16 0 0], LS_0x55a15dff71b0_1_0, LS_0x55a15dff71b0_1_4;
L_0x55a15dff7c50 .part L_0x55a15dfb68b0, 0, 1;
L_0x55a15dff7d40 .part L_0x55a15dfb68b0, 1, 1;
L_0x55a15dff7de0 .part L_0x55a15dfb68b0, 2, 1;
L_0x55a15dff7ed0 .part L_0x55a15dfb68b0, 3, 1;
L_0x55a15dff7fc0 .part L_0x55a15dfb68b0, 4, 1;
L_0x55a15dff80b0 .part L_0x55a15dfb68b0, 5, 1;
L_0x55a15dff81a0 .part L_0x55a15dfb68b0, 6, 1;
L_0x55a15dff82e0 .part L_0x55a15dfb68b0, 7, 1;
L_0x55a15dff83d0 .part L_0x55a15dfb68b0, 8, 1;
L_0x55a15dff8520 .part L_0x55a15dfb68b0, 9, 1;
L_0x55a15dff85c0 .part L_0x55a15dfb68b0, 10, 1;
L_0x55a15dff8720 .part L_0x55a15dfb68b0, 11, 1;
L_0x55a15dff8810 .part L_0x55a15dfb68b0, 12, 1;
L_0x55a15dff8980 .part L_0x55a15dfb68b0, 13, 1;
L_0x55a15dff8a70 .part L_0x55a15dfb68b0, 14, 1;
L_0x55a15dff8bf0 .part L_0x55a15dfb68b0, 15, 1;
L_0x55a15dff8ce0 .part L_0x55a15dfb68b0, 16, 1;
L_0x55a15dff8e70 .part L_0x55a15dfb68b0, 17, 1;
L_0x55a15dff8f10 .part L_0x55a15dfb68b0, 18, 1;
L_0x55a15dff8dd0 .part L_0x55a15dfb68b0, 19, 1;
L_0x55a15dff9100 .part L_0x55a15dfb68b0, 20, 1;
L_0x55a15dff9000 .part L_0x55a15dfb68b0, 21, 1;
L_0x55a15dff9300 .part L_0x55a15dfb68b0, 22, 1;
L_0x55a15dff91f0 .part L_0x55a15dfb68b0, 23, 1;
L_0x55a15dff9510 .part L_0x55a15dfb68b0, 24, 1;
L_0x55a15dff93f0 .part L_0x55a15dfb68b0, 25, 1;
L_0x55a15dff9730 .part L_0x55a15dfb68b0, 26, 1;
L_0x55a15dff9600 .part L_0x55a15dfb68b0, 27, 1;
L_0x55a15dff9960 .part L_0x55a15dfb68b0, 28, 1;
L_0x55a15dff9820 .part L_0x55a15dfb68b0, 29, 1;
L_0x55a15dff9f60 .part L_0x55a15dfb68b0, 30, 1;
L_0x55a15dff9e60 .part L_0x55a15dfb68b0, 31, 1;
L_0x55a15dffa110 .part L_0x55a15df4bd10, 0, 1;
L_0x55a15dffa2d0 .part L_0x55a15df4bd10, 1, 1;
L_0x55a15dffa370 .part L_0x55a15df4bd10, 2, 1;
L_0x55a15dffa1b0 .part L_0x55a15df4bd10, 3, 1;
L_0x55a15dffa590 .part L_0x55a15df4bd10, 4, 1;
L_0x55a15dffa460 .part L_0x55a15df4bd10, 5, 1;
L_0x55a15dffa7c0 .part L_0x55a15df4bd10, 6, 1;
L_0x55a15dffa680 .part L_0x55a15df4bd10, 7, 1;
L_0x55a15dffaa00 .part L_0x55a15df4bd10, 8, 1;
L_0x55a15dffa8b0 .part L_0x55a15df4bd10, 9, 1;
L_0x55a15dffac00 .part L_0x55a15df4bd10, 10, 1;
L_0x55a15dffaaa0 .part L_0x55a15df4bd10, 11, 1;
L_0x55a15dffae10 .part L_0x55a15df4bd10, 12, 1;
L_0x55a15dffaca0 .part L_0x55a15df4bd10, 13, 1;
L_0x55a15dffb030 .part L_0x55a15df4bd10, 14, 1;
L_0x55a15dffaeb0 .part L_0x55a15df4bd10, 15, 1;
L_0x55a15dffb260 .part L_0x55a15df4bd10, 16, 1;
L_0x55a15dffb0d0 .part L_0x55a15df4bd10, 17, 1;
L_0x55a15dffb1c0 .part L_0x55a15df4bd10, 18, 1;
L_0x55a15dffb300 .part L_0x55a15df4bd10, 19, 1;
L_0x55a15dffb3f0 .part L_0x55a15df4bd10, 20, 1;
L_0x55a15dffb4f0 .part L_0x55a15df4bd10, 21, 1;
L_0x55a15dffb5e0 .part L_0x55a15df4bd10, 22, 1;
L_0x55a15dffb6f0 .part L_0x55a15df4bd10, 23, 1;
L_0x55a15dffb7e0 .part L_0x55a15df4bd10, 24, 1;
L_0x55a15dffb900 .part L_0x55a15df4bd10, 25, 1;
L_0x55a15dffb9f0 .part L_0x55a15df4bd10, 26, 1;
L_0x55a15dffbb20 .part L_0x55a15df4bd10, 27, 1;
L_0x55a15dffbc10 .part L_0x55a15df4bd10, 28, 1;
L_0x55a15dffbd50 .part L_0x55a15df4bd10, 29, 1;
L_0x55a15dffbe40 .part L_0x55a15df4bd10, 30, 1;
L_0x55a15dffc560 .part L_0x55a15df4bd10, 31, 1;
S_0x55a15d6baeb0 .scope module, "and0[0]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff0c80 .functor NAND 1, L_0x55a15dff7c50, L_0x55a15dffa110, C4<1>, C4<1>;
L_0x55a15dff4c20 .functor NAND 1, L_0x55a15dff0c80, L_0x55a15dff0c80, C4<1>, C4<1>;
v0x55a15d6bb130_0 .net "in0", 0 0, L_0x55a15dff7c50;  1 drivers
v0x55a15d6bb210_0 .net "in1", 0 0, L_0x55a15dffa110;  1 drivers
v0x55a15d6bb2d0_0 .net "out", 0 0, L_0x55a15dff4c20;  1 drivers
v0x55a15d6bb3a0_0 .net "w0", 0 0, L_0x55a15dff0c80;  1 drivers
S_0x55a15d6bb4e0 .scope module, "and0[1]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff4ce0 .functor NAND 1, L_0x55a15dff7d40, L_0x55a15dffa2d0, C4<1>, C4<1>;
L_0x55a15dff4d50 .functor NAND 1, L_0x55a15dff4ce0, L_0x55a15dff4ce0, C4<1>, C4<1>;
v0x55a15d6bb720_0 .net "in0", 0 0, L_0x55a15dff7d40;  1 drivers
v0x55a15d6bb800_0 .net "in1", 0 0, L_0x55a15dffa2d0;  1 drivers
v0x55a15d6bb8c0_0 .net "out", 0 0, L_0x55a15dff4d50;  1 drivers
v0x55a15d6bb990_0 .net "w0", 0 0, L_0x55a15dff4ce0;  1 drivers
S_0x55a15d6bbad0 .scope module, "and0[2]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff4e10 .functor NAND 1, L_0x55a15dff7de0, L_0x55a15dffa370, C4<1>, C4<1>;
L_0x55a15dff4e80 .functor NAND 1, L_0x55a15dff4e10, L_0x55a15dff4e10, C4<1>, C4<1>;
v0x55a15d6bbd20_0 .net "in0", 0 0, L_0x55a15dff7de0;  1 drivers
v0x55a15d6bbe00_0 .net "in1", 0 0, L_0x55a15dffa370;  1 drivers
v0x55a15d6bbec0_0 .net "out", 0 0, L_0x55a15dff4e80;  1 drivers
v0x55a15d6bbf90_0 .net "w0", 0 0, L_0x55a15dff4e10;  1 drivers
S_0x55a15d6bc0d0 .scope module, "and0[3]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff4f40 .functor NAND 1, L_0x55a15dff7ed0, L_0x55a15dffa1b0, C4<1>, C4<1>;
L_0x55a15dff4fb0 .functor NAND 1, L_0x55a15dff4f40, L_0x55a15dff4f40, C4<1>, C4<1>;
v0x55a15d6bc310_0 .net "in0", 0 0, L_0x55a15dff7ed0;  1 drivers
v0x55a15d6bc3f0_0 .net "in1", 0 0, L_0x55a15dffa1b0;  1 drivers
v0x55a15d6bc4b0_0 .net "out", 0 0, L_0x55a15dff4fb0;  1 drivers
v0x55a15d6bc580_0 .net "w0", 0 0, L_0x55a15dff4f40;  1 drivers
S_0x55a15d6bc6c0 .scope module, "and0[4]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff5070 .functor NAND 1, L_0x55a15dff7fc0, L_0x55a15dffa590, C4<1>, C4<1>;
L_0x55a15dff50e0 .functor NAND 1, L_0x55a15dff5070, L_0x55a15dff5070, C4<1>, C4<1>;
v0x55a15d6bc950_0 .net "in0", 0 0, L_0x55a15dff7fc0;  1 drivers
v0x55a15d6bca30_0 .net "in1", 0 0, L_0x55a15dffa590;  1 drivers
v0x55a15d6bcaf0_0 .net "out", 0 0, L_0x55a15dff50e0;  1 drivers
v0x55a15d6bcb90_0 .net "w0", 0 0, L_0x55a15dff5070;  1 drivers
S_0x55a15d6dccd0 .scope module, "and0[5]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff51a0 .functor NAND 1, L_0x55a15dff80b0, L_0x55a15dffa460, C4<1>, C4<1>;
L_0x55a15dff5210 .functor NAND 1, L_0x55a15dff51a0, L_0x55a15dff51a0, C4<1>, C4<1>;
v0x55a15d6dcf10_0 .net "in0", 0 0, L_0x55a15dff80b0;  1 drivers
v0x55a15d6dcff0_0 .net "in1", 0 0, L_0x55a15dffa460;  1 drivers
v0x55a15d6dd0b0_0 .net "out", 0 0, L_0x55a15dff5210;  1 drivers
v0x55a15d6dd180_0 .net "w0", 0 0, L_0x55a15dff51a0;  1 drivers
S_0x55a15d6dd2c0 .scope module, "and0[6]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff52d0 .functor NAND 1, L_0x55a15dff81a0, L_0x55a15dffa7c0, C4<1>, C4<1>;
L_0x55a15dff5340 .functor NAND 1, L_0x55a15dff52d0, L_0x55a15dff52d0, C4<1>, C4<1>;
v0x55a15d6dd500_0 .net "in0", 0 0, L_0x55a15dff81a0;  1 drivers
v0x55a15d6dd5e0_0 .net "in1", 0 0, L_0x55a15dffa7c0;  1 drivers
v0x55a15d6dd6a0_0 .net "out", 0 0, L_0x55a15dff5340;  1 drivers
v0x55a15d6dd770_0 .net "w0", 0 0, L_0x55a15dff52d0;  1 drivers
S_0x55a15d6dd8b0 .scope module, "and0[7]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff5400 .functor NAND 1, L_0x55a15dff82e0, L_0x55a15dffa680, C4<1>, C4<1>;
L_0x55a15dff5470 .functor NAND 1, L_0x55a15dff5400, L_0x55a15dff5400, C4<1>, C4<1>;
v0x55a15d6ddaf0_0 .net "in0", 0 0, L_0x55a15dff82e0;  1 drivers
v0x55a15d6ddbd0_0 .net "in1", 0 0, L_0x55a15dffa680;  1 drivers
v0x55a15d6ddc90_0 .net "out", 0 0, L_0x55a15dff5470;  1 drivers
v0x55a15d6ddd60_0 .net "w0", 0 0, L_0x55a15dff5400;  1 drivers
S_0x55a15d6ddea0 .scope module, "and0[8]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff5530 .functor NAND 1, L_0x55a15dff83d0, L_0x55a15dffaa00, C4<1>, C4<1>;
L_0x55a15dff55a0 .functor NAND 1, L_0x55a15dff5530, L_0x55a15dff5530, C4<1>, C4<1>;
v0x55a15d6de090_0 .net "in0", 0 0, L_0x55a15dff83d0;  1 drivers
v0x55a15d6de170_0 .net "in1", 0 0, L_0x55a15dffaa00;  1 drivers
v0x55a15d6de230_0 .net "out", 0 0, L_0x55a15dff55a0;  1 drivers
v0x55a15d6de300_0 .net "w0", 0 0, L_0x55a15dff5530;  1 drivers
S_0x55a15d6de440 .scope module, "and0[9]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff5660 .functor NAND 1, L_0x55a15dff8520, L_0x55a15dffa8b0, C4<1>, C4<1>;
L_0x55a15dff56d0 .functor NAND 1, L_0x55a15dff5660, L_0x55a15dff5660, C4<1>, C4<1>;
v0x55a15d6de680_0 .net "in0", 0 0, L_0x55a15dff8520;  1 drivers
v0x55a15d6de760_0 .net "in1", 0 0, L_0x55a15dffa8b0;  1 drivers
v0x55a15d6de820_0 .net "out", 0 0, L_0x55a15dff56d0;  1 drivers
v0x55a15d6de8f0_0 .net "w0", 0 0, L_0x55a15dff5660;  1 drivers
S_0x55a15d6dea30 .scope module, "and0[10]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff5790 .functor NAND 1, L_0x55a15dff85c0, L_0x55a15dffac00, C4<1>, C4<1>;
L_0x55a15dff5800 .functor NAND 1, L_0x55a15dff5790, L_0x55a15dff5790, C4<1>, C4<1>;
v0x55a15d6dec70_0 .net "in0", 0 0, L_0x55a15dff85c0;  1 drivers
v0x55a15d6ded50_0 .net "in1", 0 0, L_0x55a15dffac00;  1 drivers
v0x55a15d6dee10_0 .net "out", 0 0, L_0x55a15dff5800;  1 drivers
v0x55a15d6deee0_0 .net "w0", 0 0, L_0x55a15dff5790;  1 drivers
S_0x55a15d6df020 .scope module, "and0[11]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff58c0 .functor NAND 1, L_0x55a15dff8720, L_0x55a15dffaaa0, C4<1>, C4<1>;
L_0x55a15dff5930 .functor NAND 1, L_0x55a15dff58c0, L_0x55a15dff58c0, C4<1>, C4<1>;
v0x55a15d6df260_0 .net "in0", 0 0, L_0x55a15dff8720;  1 drivers
v0x55a15d6df340_0 .net "in1", 0 0, L_0x55a15dffaaa0;  1 drivers
v0x55a15d6df400_0 .net "out", 0 0, L_0x55a15dff5930;  1 drivers
v0x55a15d6df4d0_0 .net "w0", 0 0, L_0x55a15dff58c0;  1 drivers
S_0x55a15d6df610 .scope module, "and0[12]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff59f0 .functor NAND 1, L_0x55a15dff8810, L_0x55a15dffae10, C4<1>, C4<1>;
L_0x55a15dff5a60 .functor NAND 1, L_0x55a15dff59f0, L_0x55a15dff59f0, C4<1>, C4<1>;
v0x55a15d6df850_0 .net "in0", 0 0, L_0x55a15dff8810;  1 drivers
v0x55a15d6df930_0 .net "in1", 0 0, L_0x55a15dffae10;  1 drivers
v0x55a15d6df9f0_0 .net "out", 0 0, L_0x55a15dff5a60;  1 drivers
v0x55a15d6dfac0_0 .net "w0", 0 0, L_0x55a15dff59f0;  1 drivers
S_0x55a15d6dfc00 .scope module, "and0[13]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff5b20 .functor NAND 1, L_0x55a15dff8980, L_0x55a15dffaca0, C4<1>, C4<1>;
L_0x55a15dff5b90 .functor NAND 1, L_0x55a15dff5b20, L_0x55a15dff5b20, C4<1>, C4<1>;
v0x55a15d6dfe40_0 .net "in0", 0 0, L_0x55a15dff8980;  1 drivers
v0x55a15d6dff20_0 .net "in1", 0 0, L_0x55a15dffaca0;  1 drivers
v0x55a15d6dffe0_0 .net "out", 0 0, L_0x55a15dff5b90;  1 drivers
v0x55a15d6e00b0_0 .net "w0", 0 0, L_0x55a15dff5b20;  1 drivers
S_0x55a15d6e01f0 .scope module, "and0[14]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff5c50 .functor NAND 1, L_0x55a15dff8a70, L_0x55a15dffb030, C4<1>, C4<1>;
L_0x55a15dff5cc0 .functor NAND 1, L_0x55a15dff5c50, L_0x55a15dff5c50, C4<1>, C4<1>;
v0x55a15d6e0430_0 .net "in0", 0 0, L_0x55a15dff8a70;  1 drivers
v0x55a15d6e0510_0 .net "in1", 0 0, L_0x55a15dffb030;  1 drivers
v0x55a15d6e05d0_0 .net "out", 0 0, L_0x55a15dff5cc0;  1 drivers
v0x55a15d6e06a0_0 .net "w0", 0 0, L_0x55a15dff5c50;  1 drivers
S_0x55a15d6e07e0 .scope module, "and0[15]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff5d80 .functor NAND 1, L_0x55a15dff8bf0, L_0x55a15dffaeb0, C4<1>, C4<1>;
L_0x55a15dff5df0 .functor NAND 1, L_0x55a15dff5d80, L_0x55a15dff5d80, C4<1>, C4<1>;
v0x55a15d6e0a20_0 .net "in0", 0 0, L_0x55a15dff8bf0;  1 drivers
v0x55a15d6e0b00_0 .net "in1", 0 0, L_0x55a15dffaeb0;  1 drivers
v0x55a15d6e0bc0_0 .net "out", 0 0, L_0x55a15dff5df0;  1 drivers
v0x55a15d6e0c90_0 .net "w0", 0 0, L_0x55a15dff5d80;  1 drivers
S_0x55a15d6e0dd0 .scope module, "and0[16]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff5eb0 .functor NAND 1, L_0x55a15dff8ce0, L_0x55a15dffb260, C4<1>, C4<1>;
L_0x55a15dff5f20 .functor NAND 1, L_0x55a15dff5eb0, L_0x55a15dff5eb0, C4<1>, C4<1>;
v0x55a15d6e1120_0 .net "in0", 0 0, L_0x55a15dff8ce0;  1 drivers
v0x55a15d6e1200_0 .net "in1", 0 0, L_0x55a15dffb260;  1 drivers
v0x55a15d6e12c0_0 .net "out", 0 0, L_0x55a15dff5f20;  1 drivers
v0x55a15d6e1390_0 .net "w0", 0 0, L_0x55a15dff5eb0;  1 drivers
S_0x55a15d6e14d0 .scope module, "and0[17]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff5fe0 .functor NAND 1, L_0x55a15dff8e70, L_0x55a15dffb0d0, C4<1>, C4<1>;
L_0x55a15dff6050 .functor NAND 1, L_0x55a15dff5fe0, L_0x55a15dff5fe0, C4<1>, C4<1>;
v0x55a15d6e1710_0 .net "in0", 0 0, L_0x55a15dff8e70;  1 drivers
v0x55a15d6e17f0_0 .net "in1", 0 0, L_0x55a15dffb0d0;  1 drivers
v0x55a15d6e18b0_0 .net "out", 0 0, L_0x55a15dff6050;  1 drivers
v0x55a15d6e1980_0 .net "w0", 0 0, L_0x55a15dff5fe0;  1 drivers
S_0x55a15d6e1ac0 .scope module, "and0[18]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff6110 .functor NAND 1, L_0x55a15dff8f10, L_0x55a15dffb1c0, C4<1>, C4<1>;
L_0x55a15dff6180 .functor NAND 1, L_0x55a15dff6110, L_0x55a15dff6110, C4<1>, C4<1>;
v0x55a15d6e1d00_0 .net "in0", 0 0, L_0x55a15dff8f10;  1 drivers
v0x55a15d6e1de0_0 .net "in1", 0 0, L_0x55a15dffb1c0;  1 drivers
v0x55a15d6e1ea0_0 .net "out", 0 0, L_0x55a15dff6180;  1 drivers
v0x55a15d6e1f70_0 .net "w0", 0 0, L_0x55a15dff6110;  1 drivers
S_0x55a15d6e20b0 .scope module, "and0[19]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff6240 .functor NAND 1, L_0x55a15dff8dd0, L_0x55a15dffb300, C4<1>, C4<1>;
L_0x55a15dff62b0 .functor NAND 1, L_0x55a15dff6240, L_0x55a15dff6240, C4<1>, C4<1>;
v0x55a15d6e22f0_0 .net "in0", 0 0, L_0x55a15dff8dd0;  1 drivers
v0x55a15d6e23d0_0 .net "in1", 0 0, L_0x55a15dffb300;  1 drivers
v0x55a15d6e2490_0 .net "out", 0 0, L_0x55a15dff62b0;  1 drivers
v0x55a15d6e2560_0 .net "w0", 0 0, L_0x55a15dff6240;  1 drivers
S_0x55a15d6e26a0 .scope module, "and0[20]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff6370 .functor NAND 1, L_0x55a15dff9100, L_0x55a15dffb3f0, C4<1>, C4<1>;
L_0x55a15dff63e0 .functor NAND 1, L_0x55a15dff6370, L_0x55a15dff6370, C4<1>, C4<1>;
v0x55a15d6e28e0_0 .net "in0", 0 0, L_0x55a15dff9100;  1 drivers
v0x55a15d6e29c0_0 .net "in1", 0 0, L_0x55a15dffb3f0;  1 drivers
v0x55a15d6e2a80_0 .net "out", 0 0, L_0x55a15dff63e0;  1 drivers
v0x55a15d6e2b50_0 .net "w0", 0 0, L_0x55a15dff6370;  1 drivers
S_0x55a15d6e2c90 .scope module, "and0[21]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff64a0 .functor NAND 1, L_0x55a15dff9000, L_0x55a15dffb4f0, C4<1>, C4<1>;
L_0x55a15dff6510 .functor NAND 1, L_0x55a15dff64a0, L_0x55a15dff64a0, C4<1>, C4<1>;
v0x55a15d6e2ed0_0 .net "in0", 0 0, L_0x55a15dff9000;  1 drivers
v0x55a15d6e2fb0_0 .net "in1", 0 0, L_0x55a15dffb4f0;  1 drivers
v0x55a15d6e3070_0 .net "out", 0 0, L_0x55a15dff6510;  1 drivers
v0x55a15d6e3140_0 .net "w0", 0 0, L_0x55a15dff64a0;  1 drivers
S_0x55a15d6e3280 .scope module, "and0[22]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff65d0 .functor NAND 1, L_0x55a15dff9300, L_0x55a15dffb5e0, C4<1>, C4<1>;
L_0x55a15dff6640 .functor NAND 1, L_0x55a15dff65d0, L_0x55a15dff65d0, C4<1>, C4<1>;
v0x55a15d6e34c0_0 .net "in0", 0 0, L_0x55a15dff9300;  1 drivers
v0x55a15d6e35a0_0 .net "in1", 0 0, L_0x55a15dffb5e0;  1 drivers
v0x55a15d6e3660_0 .net "out", 0 0, L_0x55a15dff6640;  1 drivers
v0x55a15d6e3730_0 .net "w0", 0 0, L_0x55a15dff65d0;  1 drivers
S_0x55a15d6e3870 .scope module, "and0[23]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff6700 .functor NAND 1, L_0x55a15dff91f0, L_0x55a15dffb6f0, C4<1>, C4<1>;
L_0x55a15dff6770 .functor NAND 1, L_0x55a15dff6700, L_0x55a15dff6700, C4<1>, C4<1>;
v0x55a15d6e3ab0_0 .net "in0", 0 0, L_0x55a15dff91f0;  1 drivers
v0x55a15d6e3b90_0 .net "in1", 0 0, L_0x55a15dffb6f0;  1 drivers
v0x55a15d6e3c50_0 .net "out", 0 0, L_0x55a15dff6770;  1 drivers
v0x55a15d6e3d20_0 .net "w0", 0 0, L_0x55a15dff6700;  1 drivers
S_0x55a15d6e3e60 .scope module, "and0[24]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff6830 .functor NAND 1, L_0x55a15dff9510, L_0x55a15dffb7e0, C4<1>, C4<1>;
L_0x55a15dff68a0 .functor NAND 1, L_0x55a15dff6830, L_0x55a15dff6830, C4<1>, C4<1>;
v0x55a15d6e40a0_0 .net "in0", 0 0, L_0x55a15dff9510;  1 drivers
v0x55a15d6e4180_0 .net "in1", 0 0, L_0x55a15dffb7e0;  1 drivers
v0x55a15d6e4240_0 .net "out", 0 0, L_0x55a15dff68a0;  1 drivers
v0x55a15d6e4310_0 .net "w0", 0 0, L_0x55a15dff6830;  1 drivers
S_0x55a15d6e4450 .scope module, "and0[25]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff6960 .functor NAND 1, L_0x55a15dff93f0, L_0x55a15dffb900, C4<1>, C4<1>;
L_0x55a15dff69d0 .functor NAND 1, L_0x55a15dff6960, L_0x55a15dff6960, C4<1>, C4<1>;
v0x55a15d6e4690_0 .net "in0", 0 0, L_0x55a15dff93f0;  1 drivers
v0x55a15d6e4770_0 .net "in1", 0 0, L_0x55a15dffb900;  1 drivers
v0x55a15d6e4830_0 .net "out", 0 0, L_0x55a15dff69d0;  1 drivers
v0x55a15d6e4900_0 .net "w0", 0 0, L_0x55a15dff6960;  1 drivers
S_0x55a15d6e4a40 .scope module, "and0[26]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff6a90 .functor NAND 1, L_0x55a15dff9730, L_0x55a15dffb9f0, C4<1>, C4<1>;
L_0x55a15dff6b00 .functor NAND 1, L_0x55a15dff6a90, L_0x55a15dff6a90, C4<1>, C4<1>;
v0x55a15d6e4c80_0 .net "in0", 0 0, L_0x55a15dff9730;  1 drivers
v0x55a15d6e4d60_0 .net "in1", 0 0, L_0x55a15dffb9f0;  1 drivers
v0x55a15d6e4e20_0 .net "out", 0 0, L_0x55a15dff6b00;  1 drivers
v0x55a15d6e4ef0_0 .net "w0", 0 0, L_0x55a15dff6a90;  1 drivers
S_0x55a15d6e5030 .scope module, "and0[27]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff6bc0 .functor NAND 1, L_0x55a15dff9600, L_0x55a15dffbb20, C4<1>, C4<1>;
L_0x55a15dff6c30 .functor NAND 1, L_0x55a15dff6bc0, L_0x55a15dff6bc0, C4<1>, C4<1>;
v0x55a15d6e5270_0 .net "in0", 0 0, L_0x55a15dff9600;  1 drivers
v0x55a15d6e5350_0 .net "in1", 0 0, L_0x55a15dffbb20;  1 drivers
v0x55a15d6e5410_0 .net "out", 0 0, L_0x55a15dff6c30;  1 drivers
v0x55a15d6e54e0_0 .net "w0", 0 0, L_0x55a15dff6bc0;  1 drivers
S_0x55a15d6e5620 .scope module, "and0[28]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff6cf0 .functor NAND 1, L_0x55a15dff9960, L_0x55a15dffbc10, C4<1>, C4<1>;
L_0x55a15dff6d60 .functor NAND 1, L_0x55a15dff6cf0, L_0x55a15dff6cf0, C4<1>, C4<1>;
v0x55a15d6e5860_0 .net "in0", 0 0, L_0x55a15dff9960;  1 drivers
v0x55a15d6e5940_0 .net "in1", 0 0, L_0x55a15dffbc10;  1 drivers
v0x55a15d6e5a00_0 .net "out", 0 0, L_0x55a15dff6d60;  1 drivers
v0x55a15d6e5ad0_0 .net "w0", 0 0, L_0x55a15dff6cf0;  1 drivers
S_0x55a15d6e5c10 .scope module, "and0[29]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff6e20 .functor NAND 1, L_0x55a15dff9820, L_0x55a15dffbd50, C4<1>, C4<1>;
L_0x55a15dff6e90 .functor NAND 1, L_0x55a15dff6e20, L_0x55a15dff6e20, C4<1>, C4<1>;
v0x55a15d6e5e50_0 .net "in0", 0 0, L_0x55a15dff9820;  1 drivers
v0x55a15d6e5f30_0 .net "in1", 0 0, L_0x55a15dffbd50;  1 drivers
v0x55a15d6e5ff0_0 .net "out", 0 0, L_0x55a15dff6e90;  1 drivers
v0x55a15d6e60c0_0 .net "w0", 0 0, L_0x55a15dff6e20;  1 drivers
S_0x55a15d6e6200 .scope module, "and0[30]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff6f50 .functor NAND 1, L_0x55a15dff9f60, L_0x55a15dffbe40, C4<1>, C4<1>;
L_0x55a15dff6fc0 .functor NAND 1, L_0x55a15dff6f50, L_0x55a15dff6f50, C4<1>, C4<1>;
v0x55a15d6e6440_0 .net "in0", 0 0, L_0x55a15dff9f60;  1 drivers
v0x55a15d6e6520_0 .net "in1", 0 0, L_0x55a15dffbe40;  1 drivers
v0x55a15d6e65e0_0 .net "out", 0 0, L_0x55a15dff6fc0;  1 drivers
v0x55a15d6e66b0_0 .net "w0", 0 0, L_0x55a15dff6f50;  1 drivers
S_0x55a15d6e67f0 .scope module, "and0[31]" "AND" 52 4, 6 1 0, S_0x55a15d6bac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff7080 .functor NAND 1, L_0x55a15dff9e60, L_0x55a15dffc560, C4<1>, C4<1>;
L_0x55a15dff70f0 .functor NAND 1, L_0x55a15dff7080, L_0x55a15dff7080, C4<1>, C4<1>;
v0x55a15d6e6a30_0 .net "in0", 0 0, L_0x55a15dff9e60;  1 drivers
v0x55a15d6e6b10_0 .net "in1", 0 0, L_0x55a15dffc560;  1 drivers
v0x55a15d6e6bd0_0 .net "out", 0 0, L_0x55a15dff70f0;  1 drivers
v0x55a15d6e6ca0_0 .net "w0", 0 0, L_0x55a15dff7080;  1 drivers
S_0x55a15d6e7110 .scope module, "and7" "AND_32BIT" 51 34, 52 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in0"
    .port_info 2 /INPUT 32 "in1"
v0x55a15d6f3260_0 .net "in0", 31 0, L_0x55a15dfc1d50;  alias, 1 drivers
v0x55a15d6f3340_0 .net "in1", 31 0, L_0x55a15df6b5d0;  alias, 1 drivers
v0x55a15d6f3420_0 .net "out", 31 0, L_0x55a15dffebe0;  alias, 1 drivers
LS_0x55a15dffebe0_0_0 .concat [ 1 1 1 1], L_0x55a15dffc650, L_0x55a15dffc780, L_0x55a15dffc8b0, L_0x55a15dffc9e0;
LS_0x55a15dffebe0_0_4 .concat [ 1 1 1 1], L_0x55a15dffcb10, L_0x55a15dffcc40, L_0x55a15dffcd70, L_0x55a15dffcea0;
LS_0x55a15dffebe0_0_8 .concat [ 1 1 1 1], L_0x55a15dffcfd0, L_0x55a15dffd100, L_0x55a15dffd230, L_0x55a15dffd360;
LS_0x55a15dffebe0_0_12 .concat [ 1 1 1 1], L_0x55a15dffd490, L_0x55a15dffd5c0, L_0x55a15dffd6f0, L_0x55a15dffd820;
LS_0x55a15dffebe0_0_16 .concat [ 1 1 1 1], L_0x55a15dffd950, L_0x55a15dffda80, L_0x55a15dffdbb0, L_0x55a15dffdce0;
LS_0x55a15dffebe0_0_20 .concat [ 1 1 1 1], L_0x55a15dffde10, L_0x55a15dffdf40, L_0x55a15dffe070, L_0x55a15dffe1a0;
LS_0x55a15dffebe0_0_24 .concat [ 1 1 1 1], L_0x55a15dffe2d0, L_0x55a15dffe400, L_0x55a15dffe530, L_0x55a15dffe660;
LS_0x55a15dffebe0_0_28 .concat [ 1 1 1 1], L_0x55a15dffe790, L_0x55a15dffe8c0, L_0x55a15dffe9f0, L_0x55a15dffeb20;
LS_0x55a15dffebe0_1_0 .concat [ 4 4 4 4], LS_0x55a15dffebe0_0_0, LS_0x55a15dffebe0_0_4, LS_0x55a15dffebe0_0_8, LS_0x55a15dffebe0_0_12;
LS_0x55a15dffebe0_1_4 .concat [ 4 4 4 4], LS_0x55a15dffebe0_0_16, LS_0x55a15dffebe0_0_20, LS_0x55a15dffebe0_0_24, LS_0x55a15dffebe0_0_28;
L_0x55a15dffebe0 .concat [ 16 16 0 0], LS_0x55a15dffebe0_1_0, LS_0x55a15dffebe0_1_4;
L_0x55a15dfff680 .part L_0x55a15dfc1d50, 0, 1;
L_0x55a15dfff770 .part L_0x55a15dfc1d50, 1, 1;
L_0x55a15dfff810 .part L_0x55a15dfc1d50, 2, 1;
L_0x55a15dfff900 .part L_0x55a15dfc1d50, 3, 1;
L_0x55a15dfff9f0 .part L_0x55a15dfc1d50, 4, 1;
L_0x55a15dfffae0 .part L_0x55a15dfc1d50, 5, 1;
L_0x55a15dfffbd0 .part L_0x55a15dfc1d50, 6, 1;
L_0x55a15dfffd10 .part L_0x55a15dfc1d50, 7, 1;
L_0x55a15dfffe00 .part L_0x55a15dfc1d50, 8, 1;
L_0x55a15dffff50 .part L_0x55a15dfc1d50, 9, 1;
L_0x55a15dfffff0 .part L_0x55a15dfc1d50, 10, 1;
L_0x55a15e000150 .part L_0x55a15dfc1d50, 11, 1;
L_0x55a15e000240 .part L_0x55a15dfc1d50, 12, 1;
L_0x55a15e0003b0 .part L_0x55a15dfc1d50, 13, 1;
L_0x55a15e0004a0 .part L_0x55a15dfc1d50, 14, 1;
L_0x55a15e000620 .part L_0x55a15dfc1d50, 15, 1;
L_0x55a15e000710 .part L_0x55a15dfc1d50, 16, 1;
L_0x55a15e0008a0 .part L_0x55a15dfc1d50, 17, 1;
L_0x55a15e000940 .part L_0x55a15dfc1d50, 18, 1;
L_0x55a15e000800 .part L_0x55a15dfc1d50, 19, 1;
L_0x55a15e000b30 .part L_0x55a15dfc1d50, 20, 1;
L_0x55a15e000a30 .part L_0x55a15dfc1d50, 21, 1;
L_0x55a15e000d30 .part L_0x55a15dfc1d50, 22, 1;
L_0x55a15e000c20 .part L_0x55a15dfc1d50, 23, 1;
L_0x55a15e000f40 .part L_0x55a15dfc1d50, 24, 1;
L_0x55a15e000e20 .part L_0x55a15dfc1d50, 25, 1;
L_0x55a15e001160 .part L_0x55a15dfc1d50, 26, 1;
L_0x55a15e001030 .part L_0x55a15dfc1d50, 27, 1;
L_0x55a15e001390 .part L_0x55a15dfc1d50, 28, 1;
L_0x55a15e001250 .part L_0x55a15dfc1d50, 29, 1;
L_0x55a15e001990 .part L_0x55a15dfc1d50, 30, 1;
L_0x55a15e001890 .part L_0x55a15dfc1d50, 31, 1;
L_0x55a15e001b40 .part L_0x55a15df6b5d0, 0, 1;
L_0x55a15e001d00 .part L_0x55a15df6b5d0, 1, 1;
L_0x55a15e001da0 .part L_0x55a15df6b5d0, 2, 1;
L_0x55a15e001be0 .part L_0x55a15df6b5d0, 3, 1;
L_0x55a15e001fc0 .part L_0x55a15df6b5d0, 4, 1;
L_0x55a15e001e90 .part L_0x55a15df6b5d0, 5, 1;
L_0x55a15e0021f0 .part L_0x55a15df6b5d0, 6, 1;
L_0x55a15e0020b0 .part L_0x55a15df6b5d0, 7, 1;
L_0x55a15e002430 .part L_0x55a15df6b5d0, 8, 1;
L_0x55a15e0022e0 .part L_0x55a15df6b5d0, 9, 1;
L_0x55a15e002630 .part L_0x55a15df6b5d0, 10, 1;
L_0x55a15e0024d0 .part L_0x55a15df6b5d0, 11, 1;
L_0x55a15e002840 .part L_0x55a15df6b5d0, 12, 1;
L_0x55a15e0026d0 .part L_0x55a15df6b5d0, 13, 1;
L_0x55a15e002a60 .part L_0x55a15df6b5d0, 14, 1;
L_0x55a15e0028e0 .part L_0x55a15df6b5d0, 15, 1;
L_0x55a15e002c90 .part L_0x55a15df6b5d0, 16, 1;
L_0x55a15e002b00 .part L_0x55a15df6b5d0, 17, 1;
L_0x55a15e002bf0 .part L_0x55a15df6b5d0, 18, 1;
L_0x55a15e002d30 .part L_0x55a15df6b5d0, 19, 1;
L_0x55a15e002e20 .part L_0x55a15df6b5d0, 20, 1;
L_0x55a15e002f20 .part L_0x55a15df6b5d0, 21, 1;
L_0x55a15e003010 .part L_0x55a15df6b5d0, 22, 1;
L_0x55a15e003120 .part L_0x55a15df6b5d0, 23, 1;
L_0x55a15e003210 .part L_0x55a15df6b5d0, 24, 1;
L_0x55a15e003330 .part L_0x55a15df6b5d0, 25, 1;
L_0x55a15e003420 .part L_0x55a15df6b5d0, 26, 1;
L_0x55a15e003550 .part L_0x55a15df6b5d0, 27, 1;
L_0x55a15e003640 .part L_0x55a15df6b5d0, 28, 1;
L_0x55a15e003780 .part L_0x55a15df6b5d0, 29, 1;
L_0x55a15e003870 .part L_0x55a15df6b5d0, 30, 1;
L_0x55a15e003f90 .part L_0x55a15df6b5d0, 31, 1;
S_0x55a15d6e7330 .scope module, "and0[0]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dff86b0 .functor NAND 1, L_0x55a15dfff680, L_0x55a15e001b40, C4<1>, C4<1>;
L_0x55a15dffc650 .functor NAND 1, L_0x55a15dff86b0, L_0x55a15dff86b0, C4<1>, C4<1>;
v0x55a15d6e75b0_0 .net "in0", 0 0, L_0x55a15dfff680;  1 drivers
v0x55a15d6e7690_0 .net "in1", 0 0, L_0x55a15e001b40;  1 drivers
v0x55a15d6e7750_0 .net "out", 0 0, L_0x55a15dffc650;  1 drivers
v0x55a15d6e7820_0 .net "w0", 0 0, L_0x55a15dff86b0;  1 drivers
S_0x55a15d6e7960 .scope module, "and0[1]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffc710 .functor NAND 1, L_0x55a15dfff770, L_0x55a15e001d00, C4<1>, C4<1>;
L_0x55a15dffc780 .functor NAND 1, L_0x55a15dffc710, L_0x55a15dffc710, C4<1>, C4<1>;
v0x55a15d6e7ba0_0 .net "in0", 0 0, L_0x55a15dfff770;  1 drivers
v0x55a15d6e7c80_0 .net "in1", 0 0, L_0x55a15e001d00;  1 drivers
v0x55a15d6e7d40_0 .net "out", 0 0, L_0x55a15dffc780;  1 drivers
v0x55a15d6e7e10_0 .net "w0", 0 0, L_0x55a15dffc710;  1 drivers
S_0x55a15d6e7f50 .scope module, "and0[2]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffc840 .functor NAND 1, L_0x55a15dfff810, L_0x55a15e001da0, C4<1>, C4<1>;
L_0x55a15dffc8b0 .functor NAND 1, L_0x55a15dffc840, L_0x55a15dffc840, C4<1>, C4<1>;
v0x55a15d6e81a0_0 .net "in0", 0 0, L_0x55a15dfff810;  1 drivers
v0x55a15d6e8280_0 .net "in1", 0 0, L_0x55a15e001da0;  1 drivers
v0x55a15d6e8340_0 .net "out", 0 0, L_0x55a15dffc8b0;  1 drivers
v0x55a15d6e8410_0 .net "w0", 0 0, L_0x55a15dffc840;  1 drivers
S_0x55a15d6e8550 .scope module, "and0[3]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffc970 .functor NAND 1, L_0x55a15dfff900, L_0x55a15e001be0, C4<1>, C4<1>;
L_0x55a15dffc9e0 .functor NAND 1, L_0x55a15dffc970, L_0x55a15dffc970, C4<1>, C4<1>;
v0x55a15d6e8790_0 .net "in0", 0 0, L_0x55a15dfff900;  1 drivers
v0x55a15d6e8870_0 .net "in1", 0 0, L_0x55a15e001be0;  1 drivers
v0x55a15d6e8930_0 .net "out", 0 0, L_0x55a15dffc9e0;  1 drivers
v0x55a15d6e8a00_0 .net "w0", 0 0, L_0x55a15dffc970;  1 drivers
S_0x55a15d6e8b40 .scope module, "and0[4]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffcaa0 .functor NAND 1, L_0x55a15dfff9f0, L_0x55a15e001fc0, C4<1>, C4<1>;
L_0x55a15dffcb10 .functor NAND 1, L_0x55a15dffcaa0, L_0x55a15dffcaa0, C4<1>, C4<1>;
v0x55a15d6e8dd0_0 .net "in0", 0 0, L_0x55a15dfff9f0;  1 drivers
v0x55a15d6e8eb0_0 .net "in1", 0 0, L_0x55a15e001fc0;  1 drivers
v0x55a15d6e8f70_0 .net "out", 0 0, L_0x55a15dffcb10;  1 drivers
v0x55a15d6e9010_0 .net "w0", 0 0, L_0x55a15dffcaa0;  1 drivers
S_0x55a15d6e9150 .scope module, "and0[5]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffcbd0 .functor NAND 1, L_0x55a15dfffae0, L_0x55a15e001e90, C4<1>, C4<1>;
L_0x55a15dffcc40 .functor NAND 1, L_0x55a15dffcbd0, L_0x55a15dffcbd0, C4<1>, C4<1>;
v0x55a15d6e9390_0 .net "in0", 0 0, L_0x55a15dfffae0;  1 drivers
v0x55a15d6e9470_0 .net "in1", 0 0, L_0x55a15e001e90;  1 drivers
v0x55a15d6e9530_0 .net "out", 0 0, L_0x55a15dffcc40;  1 drivers
v0x55a15d6e9600_0 .net "w0", 0 0, L_0x55a15dffcbd0;  1 drivers
S_0x55a15d6e9740 .scope module, "and0[6]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffcd00 .functor NAND 1, L_0x55a15dfffbd0, L_0x55a15e0021f0, C4<1>, C4<1>;
L_0x55a15dffcd70 .functor NAND 1, L_0x55a15dffcd00, L_0x55a15dffcd00, C4<1>, C4<1>;
v0x55a15d6e9980_0 .net "in0", 0 0, L_0x55a15dfffbd0;  1 drivers
v0x55a15d6e9a60_0 .net "in1", 0 0, L_0x55a15e0021f0;  1 drivers
v0x55a15d6e9b20_0 .net "out", 0 0, L_0x55a15dffcd70;  1 drivers
v0x55a15d6e9bf0_0 .net "w0", 0 0, L_0x55a15dffcd00;  1 drivers
S_0x55a15d6e9d30 .scope module, "and0[7]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffce30 .functor NAND 1, L_0x55a15dfffd10, L_0x55a15e0020b0, C4<1>, C4<1>;
L_0x55a15dffcea0 .functor NAND 1, L_0x55a15dffce30, L_0x55a15dffce30, C4<1>, C4<1>;
v0x55a15d6e9f70_0 .net "in0", 0 0, L_0x55a15dfffd10;  1 drivers
v0x55a15d6ea050_0 .net "in1", 0 0, L_0x55a15e0020b0;  1 drivers
v0x55a15d6ea110_0 .net "out", 0 0, L_0x55a15dffcea0;  1 drivers
v0x55a15d6ea1e0_0 .net "w0", 0 0, L_0x55a15dffce30;  1 drivers
S_0x55a15d6ea320 .scope module, "and0[8]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffcf60 .functor NAND 1, L_0x55a15dfffe00, L_0x55a15e002430, C4<1>, C4<1>;
L_0x55a15dffcfd0 .functor NAND 1, L_0x55a15dffcf60, L_0x55a15dffcf60, C4<1>, C4<1>;
v0x55a15d6ea510_0 .net "in0", 0 0, L_0x55a15dfffe00;  1 drivers
v0x55a15d6ea5f0_0 .net "in1", 0 0, L_0x55a15e002430;  1 drivers
v0x55a15d6ea6b0_0 .net "out", 0 0, L_0x55a15dffcfd0;  1 drivers
v0x55a15d6ea780_0 .net "w0", 0 0, L_0x55a15dffcf60;  1 drivers
S_0x55a15d6ea8c0 .scope module, "and0[9]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffd090 .functor NAND 1, L_0x55a15dffff50, L_0x55a15e0022e0, C4<1>, C4<1>;
L_0x55a15dffd100 .functor NAND 1, L_0x55a15dffd090, L_0x55a15dffd090, C4<1>, C4<1>;
v0x55a15d6eab00_0 .net "in0", 0 0, L_0x55a15dffff50;  1 drivers
v0x55a15d6eabe0_0 .net "in1", 0 0, L_0x55a15e0022e0;  1 drivers
v0x55a15d6eaca0_0 .net "out", 0 0, L_0x55a15dffd100;  1 drivers
v0x55a15d6ead70_0 .net "w0", 0 0, L_0x55a15dffd090;  1 drivers
S_0x55a15d6eaeb0 .scope module, "and0[10]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffd1c0 .functor NAND 1, L_0x55a15dfffff0, L_0x55a15e002630, C4<1>, C4<1>;
L_0x55a15dffd230 .functor NAND 1, L_0x55a15dffd1c0, L_0x55a15dffd1c0, C4<1>, C4<1>;
v0x55a15d6eb0f0_0 .net "in0", 0 0, L_0x55a15dfffff0;  1 drivers
v0x55a15d6eb1d0_0 .net "in1", 0 0, L_0x55a15e002630;  1 drivers
v0x55a15d6eb290_0 .net "out", 0 0, L_0x55a15dffd230;  1 drivers
v0x55a15d6eb360_0 .net "w0", 0 0, L_0x55a15dffd1c0;  1 drivers
S_0x55a15d6eb4a0 .scope module, "and0[11]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffd2f0 .functor NAND 1, L_0x55a15e000150, L_0x55a15e0024d0, C4<1>, C4<1>;
L_0x55a15dffd360 .functor NAND 1, L_0x55a15dffd2f0, L_0x55a15dffd2f0, C4<1>, C4<1>;
v0x55a15d6eb6e0_0 .net "in0", 0 0, L_0x55a15e000150;  1 drivers
v0x55a15d6eb7c0_0 .net "in1", 0 0, L_0x55a15e0024d0;  1 drivers
v0x55a15d6eb880_0 .net "out", 0 0, L_0x55a15dffd360;  1 drivers
v0x55a15d6eb950_0 .net "w0", 0 0, L_0x55a15dffd2f0;  1 drivers
S_0x55a15d6eba90 .scope module, "and0[12]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffd420 .functor NAND 1, L_0x55a15e000240, L_0x55a15e002840, C4<1>, C4<1>;
L_0x55a15dffd490 .functor NAND 1, L_0x55a15dffd420, L_0x55a15dffd420, C4<1>, C4<1>;
v0x55a15d6ebcd0_0 .net "in0", 0 0, L_0x55a15e000240;  1 drivers
v0x55a15d6ebdb0_0 .net "in1", 0 0, L_0x55a15e002840;  1 drivers
v0x55a15d6ebe70_0 .net "out", 0 0, L_0x55a15dffd490;  1 drivers
v0x55a15d6ebf40_0 .net "w0", 0 0, L_0x55a15dffd420;  1 drivers
S_0x55a15d6ec080 .scope module, "and0[13]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffd550 .functor NAND 1, L_0x55a15e0003b0, L_0x55a15e0026d0, C4<1>, C4<1>;
L_0x55a15dffd5c0 .functor NAND 1, L_0x55a15dffd550, L_0x55a15dffd550, C4<1>, C4<1>;
v0x55a15d6ec2c0_0 .net "in0", 0 0, L_0x55a15e0003b0;  1 drivers
v0x55a15d6ec3a0_0 .net "in1", 0 0, L_0x55a15e0026d0;  1 drivers
v0x55a15d6ec460_0 .net "out", 0 0, L_0x55a15dffd5c0;  1 drivers
v0x55a15d6ec530_0 .net "w0", 0 0, L_0x55a15dffd550;  1 drivers
S_0x55a15d6ec670 .scope module, "and0[14]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffd680 .functor NAND 1, L_0x55a15e0004a0, L_0x55a15e002a60, C4<1>, C4<1>;
L_0x55a15dffd6f0 .functor NAND 1, L_0x55a15dffd680, L_0x55a15dffd680, C4<1>, C4<1>;
v0x55a15d6ec8b0_0 .net "in0", 0 0, L_0x55a15e0004a0;  1 drivers
v0x55a15d6ec990_0 .net "in1", 0 0, L_0x55a15e002a60;  1 drivers
v0x55a15d6eca50_0 .net "out", 0 0, L_0x55a15dffd6f0;  1 drivers
v0x55a15d6ecb20_0 .net "w0", 0 0, L_0x55a15dffd680;  1 drivers
S_0x55a15d6ecc60 .scope module, "and0[15]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffd7b0 .functor NAND 1, L_0x55a15e000620, L_0x55a15e0028e0, C4<1>, C4<1>;
L_0x55a15dffd820 .functor NAND 1, L_0x55a15dffd7b0, L_0x55a15dffd7b0, C4<1>, C4<1>;
v0x55a15d6ecea0_0 .net "in0", 0 0, L_0x55a15e000620;  1 drivers
v0x55a15d6ecf80_0 .net "in1", 0 0, L_0x55a15e0028e0;  1 drivers
v0x55a15d6ed040_0 .net "out", 0 0, L_0x55a15dffd820;  1 drivers
v0x55a15d6ed110_0 .net "w0", 0 0, L_0x55a15dffd7b0;  1 drivers
S_0x55a15d6ed250 .scope module, "and0[16]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffd8e0 .functor NAND 1, L_0x55a15e000710, L_0x55a15e002c90, C4<1>, C4<1>;
L_0x55a15dffd950 .functor NAND 1, L_0x55a15dffd8e0, L_0x55a15dffd8e0, C4<1>, C4<1>;
v0x55a15d6ed5a0_0 .net "in0", 0 0, L_0x55a15e000710;  1 drivers
v0x55a15d6ed680_0 .net "in1", 0 0, L_0x55a15e002c90;  1 drivers
v0x55a15d6ed740_0 .net "out", 0 0, L_0x55a15dffd950;  1 drivers
v0x55a15d6ed810_0 .net "w0", 0 0, L_0x55a15dffd8e0;  1 drivers
S_0x55a15d6ed950 .scope module, "and0[17]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffda10 .functor NAND 1, L_0x55a15e0008a0, L_0x55a15e002b00, C4<1>, C4<1>;
L_0x55a15dffda80 .functor NAND 1, L_0x55a15dffda10, L_0x55a15dffda10, C4<1>, C4<1>;
v0x55a15d6edb90_0 .net "in0", 0 0, L_0x55a15e0008a0;  1 drivers
v0x55a15d6edc70_0 .net "in1", 0 0, L_0x55a15e002b00;  1 drivers
v0x55a15d6edd30_0 .net "out", 0 0, L_0x55a15dffda80;  1 drivers
v0x55a15d6ede00_0 .net "w0", 0 0, L_0x55a15dffda10;  1 drivers
S_0x55a15d6edf40 .scope module, "and0[18]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffdb40 .functor NAND 1, L_0x55a15e000940, L_0x55a15e002bf0, C4<1>, C4<1>;
L_0x55a15dffdbb0 .functor NAND 1, L_0x55a15dffdb40, L_0x55a15dffdb40, C4<1>, C4<1>;
v0x55a15d6ee180_0 .net "in0", 0 0, L_0x55a15e000940;  1 drivers
v0x55a15d6ee260_0 .net "in1", 0 0, L_0x55a15e002bf0;  1 drivers
v0x55a15d6ee320_0 .net "out", 0 0, L_0x55a15dffdbb0;  1 drivers
v0x55a15d6ee3f0_0 .net "w0", 0 0, L_0x55a15dffdb40;  1 drivers
S_0x55a15d6ee530 .scope module, "and0[19]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffdc70 .functor NAND 1, L_0x55a15e000800, L_0x55a15e002d30, C4<1>, C4<1>;
L_0x55a15dffdce0 .functor NAND 1, L_0x55a15dffdc70, L_0x55a15dffdc70, C4<1>, C4<1>;
v0x55a15d6ee770_0 .net "in0", 0 0, L_0x55a15e000800;  1 drivers
v0x55a15d6ee850_0 .net "in1", 0 0, L_0x55a15e002d30;  1 drivers
v0x55a15d6ee910_0 .net "out", 0 0, L_0x55a15dffdce0;  1 drivers
v0x55a15d6ee9e0_0 .net "w0", 0 0, L_0x55a15dffdc70;  1 drivers
S_0x55a15d6eeb20 .scope module, "and0[20]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffdda0 .functor NAND 1, L_0x55a15e000b30, L_0x55a15e002e20, C4<1>, C4<1>;
L_0x55a15dffde10 .functor NAND 1, L_0x55a15dffdda0, L_0x55a15dffdda0, C4<1>, C4<1>;
v0x55a15d6eed60_0 .net "in0", 0 0, L_0x55a15e000b30;  1 drivers
v0x55a15d6eee40_0 .net "in1", 0 0, L_0x55a15e002e20;  1 drivers
v0x55a15d6eef00_0 .net "out", 0 0, L_0x55a15dffde10;  1 drivers
v0x55a15d6eefd0_0 .net "w0", 0 0, L_0x55a15dffdda0;  1 drivers
S_0x55a15d6ef110 .scope module, "and0[21]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffded0 .functor NAND 1, L_0x55a15e000a30, L_0x55a15e002f20, C4<1>, C4<1>;
L_0x55a15dffdf40 .functor NAND 1, L_0x55a15dffded0, L_0x55a15dffded0, C4<1>, C4<1>;
v0x55a15d6ef350_0 .net "in0", 0 0, L_0x55a15e000a30;  1 drivers
v0x55a15d6ef430_0 .net "in1", 0 0, L_0x55a15e002f20;  1 drivers
v0x55a15d6ef4f0_0 .net "out", 0 0, L_0x55a15dffdf40;  1 drivers
v0x55a15d6ef5c0_0 .net "w0", 0 0, L_0x55a15dffded0;  1 drivers
S_0x55a15d6ef700 .scope module, "and0[22]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffe000 .functor NAND 1, L_0x55a15e000d30, L_0x55a15e003010, C4<1>, C4<1>;
L_0x55a15dffe070 .functor NAND 1, L_0x55a15dffe000, L_0x55a15dffe000, C4<1>, C4<1>;
v0x55a15d6ef940_0 .net "in0", 0 0, L_0x55a15e000d30;  1 drivers
v0x55a15d6efa20_0 .net "in1", 0 0, L_0x55a15e003010;  1 drivers
v0x55a15d6efae0_0 .net "out", 0 0, L_0x55a15dffe070;  1 drivers
v0x55a15d6efbb0_0 .net "w0", 0 0, L_0x55a15dffe000;  1 drivers
S_0x55a15d6efcf0 .scope module, "and0[23]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffe130 .functor NAND 1, L_0x55a15e000c20, L_0x55a15e003120, C4<1>, C4<1>;
L_0x55a15dffe1a0 .functor NAND 1, L_0x55a15dffe130, L_0x55a15dffe130, C4<1>, C4<1>;
v0x55a15d6eff30_0 .net "in0", 0 0, L_0x55a15e000c20;  1 drivers
v0x55a15d6f0010_0 .net "in1", 0 0, L_0x55a15e003120;  1 drivers
v0x55a15d6f00d0_0 .net "out", 0 0, L_0x55a15dffe1a0;  1 drivers
v0x55a15d6f01a0_0 .net "w0", 0 0, L_0x55a15dffe130;  1 drivers
S_0x55a15d6f02e0 .scope module, "and0[24]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffe260 .functor NAND 1, L_0x55a15e000f40, L_0x55a15e003210, C4<1>, C4<1>;
L_0x55a15dffe2d0 .functor NAND 1, L_0x55a15dffe260, L_0x55a15dffe260, C4<1>, C4<1>;
v0x55a15d6f0520_0 .net "in0", 0 0, L_0x55a15e000f40;  1 drivers
v0x55a15d6f0600_0 .net "in1", 0 0, L_0x55a15e003210;  1 drivers
v0x55a15d6f06c0_0 .net "out", 0 0, L_0x55a15dffe2d0;  1 drivers
v0x55a15d6f0790_0 .net "w0", 0 0, L_0x55a15dffe260;  1 drivers
S_0x55a15d6f08d0 .scope module, "and0[25]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffe390 .functor NAND 1, L_0x55a15e000e20, L_0x55a15e003330, C4<1>, C4<1>;
L_0x55a15dffe400 .functor NAND 1, L_0x55a15dffe390, L_0x55a15dffe390, C4<1>, C4<1>;
v0x55a15d6f0b10_0 .net "in0", 0 0, L_0x55a15e000e20;  1 drivers
v0x55a15d6f0bf0_0 .net "in1", 0 0, L_0x55a15e003330;  1 drivers
v0x55a15d6f0cb0_0 .net "out", 0 0, L_0x55a15dffe400;  1 drivers
v0x55a15d6f0d80_0 .net "w0", 0 0, L_0x55a15dffe390;  1 drivers
S_0x55a15d6f0ec0 .scope module, "and0[26]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffe4c0 .functor NAND 1, L_0x55a15e001160, L_0x55a15e003420, C4<1>, C4<1>;
L_0x55a15dffe530 .functor NAND 1, L_0x55a15dffe4c0, L_0x55a15dffe4c0, C4<1>, C4<1>;
v0x55a15d6f1100_0 .net "in0", 0 0, L_0x55a15e001160;  1 drivers
v0x55a15d6f11e0_0 .net "in1", 0 0, L_0x55a15e003420;  1 drivers
v0x55a15d6f12a0_0 .net "out", 0 0, L_0x55a15dffe530;  1 drivers
v0x55a15d6f1370_0 .net "w0", 0 0, L_0x55a15dffe4c0;  1 drivers
S_0x55a15d6f14b0 .scope module, "and0[27]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffe5f0 .functor NAND 1, L_0x55a15e001030, L_0x55a15e003550, C4<1>, C4<1>;
L_0x55a15dffe660 .functor NAND 1, L_0x55a15dffe5f0, L_0x55a15dffe5f0, C4<1>, C4<1>;
v0x55a15d6f16f0_0 .net "in0", 0 0, L_0x55a15e001030;  1 drivers
v0x55a15d6f17d0_0 .net "in1", 0 0, L_0x55a15e003550;  1 drivers
v0x55a15d6f1890_0 .net "out", 0 0, L_0x55a15dffe660;  1 drivers
v0x55a15d6f1960_0 .net "w0", 0 0, L_0x55a15dffe5f0;  1 drivers
S_0x55a15d6f1aa0 .scope module, "and0[28]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffe720 .functor NAND 1, L_0x55a15e001390, L_0x55a15e003640, C4<1>, C4<1>;
L_0x55a15dffe790 .functor NAND 1, L_0x55a15dffe720, L_0x55a15dffe720, C4<1>, C4<1>;
v0x55a15d6f1ce0_0 .net "in0", 0 0, L_0x55a15e001390;  1 drivers
v0x55a15d6f1dc0_0 .net "in1", 0 0, L_0x55a15e003640;  1 drivers
v0x55a15d6f1e80_0 .net "out", 0 0, L_0x55a15dffe790;  1 drivers
v0x55a15d6f1f50_0 .net "w0", 0 0, L_0x55a15dffe720;  1 drivers
S_0x55a15d6f2090 .scope module, "and0[29]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffe850 .functor NAND 1, L_0x55a15e001250, L_0x55a15e003780, C4<1>, C4<1>;
L_0x55a15dffe8c0 .functor NAND 1, L_0x55a15dffe850, L_0x55a15dffe850, C4<1>, C4<1>;
v0x55a15d6f22d0_0 .net "in0", 0 0, L_0x55a15e001250;  1 drivers
v0x55a15d6f23b0_0 .net "in1", 0 0, L_0x55a15e003780;  1 drivers
v0x55a15d6f2470_0 .net "out", 0 0, L_0x55a15dffe8c0;  1 drivers
v0x55a15d6f2540_0 .net "w0", 0 0, L_0x55a15dffe850;  1 drivers
S_0x55a15d6f2680 .scope module, "and0[30]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffe980 .functor NAND 1, L_0x55a15e001990, L_0x55a15e003870, C4<1>, C4<1>;
L_0x55a15dffe9f0 .functor NAND 1, L_0x55a15dffe980, L_0x55a15dffe980, C4<1>, C4<1>;
v0x55a15d6f28c0_0 .net "in0", 0 0, L_0x55a15e001990;  1 drivers
v0x55a15d6f29a0_0 .net "in1", 0 0, L_0x55a15e003870;  1 drivers
v0x55a15d6f2a60_0 .net "out", 0 0, L_0x55a15dffe9f0;  1 drivers
v0x55a15d6f2b30_0 .net "w0", 0 0, L_0x55a15dffe980;  1 drivers
S_0x55a15d6f2c70 .scope module, "and0[31]" "AND" 52 4, 6 1 0, S_0x55a15d6e7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15dffeab0 .functor NAND 1, L_0x55a15e001890, L_0x55a15e003f90, C4<1>, C4<1>;
L_0x55a15dffeb20 .functor NAND 1, L_0x55a15dffeab0, L_0x55a15dffeab0, C4<1>, C4<1>;
v0x55a15d6f2eb0_0 .net "in0", 0 0, L_0x55a15e001890;  1 drivers
v0x55a15d6f2f90_0 .net "in1", 0 0, L_0x55a15e003f90;  1 drivers
v0x55a15d6f3050_0 .net "out", 0 0, L_0x55a15dffeb20;  1 drivers
v0x55a15d6f3120_0 .net "w0", 0 0, L_0x55a15dffeab0;  1 drivers
S_0x55a15d6f3590 .scope module, "demux0" "DEMUX_8WAY" 51 7, 28 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out0"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /OUTPUT 1 "out2"
    .port_info 3 /OUTPUT 1 "out3"
    .port_info 4 /OUTPUT 1 "out4"
    .port_info 5 /OUTPUT 1 "out5"
    .port_info 6 /OUTPUT 1 "out6"
    .port_info 7 /OUTPUT 1 "out7"
    .port_info 8 /INPUT 1 "s2"
    .port_info 9 /INPUT 1 "s1"
    .port_info 10 /INPUT 1 "s0"
    .port_info 11 /INPUT 1 "in"
v0x55a15d6f6a50_0 .net "in", 0 0, v0x55a15dc8f360_0;  alias, 1 drivers
v0x55a15d6f6b10_0 .net "out0", 0 0, L_0x55a15de739d0;  1 drivers
v0x55a15d6f6be0_0 .net "out1", 0 0, L_0x55a15de73b40;  1 drivers
v0x55a15d6f6ce0_0 .net "out2", 0 0, L_0x55a15de73bb0;  1 drivers
v0x55a15d6f6db0_0 .net "out3", 0 0, L_0x55a15de73d20;  1 drivers
v0x55a15d6f6ea0_0 .net "out4", 0 0, L_0x55a15de73d90;  1 drivers
v0x55a15d6f6f70_0 .net "out5", 0 0, L_0x55a15de73ec0;  1 drivers
v0x55a15d6f7040_0 .net "out6", 0 0, L_0x55a15de73f80;  1 drivers
v0x55a15d6f7110_0 .net "out7", 0 0, L_0x55a15de74140;  1 drivers
v0x55a15d6f7270_0 .net "s0", 0 0, L_0x55a15de744c0;  1 drivers
v0x55a15d6f73a0_0 .net "s1", 0 0, L_0x55a15de74420;  1 drivers
v0x55a15d6f7440_0 .net "s2", 0 0, L_0x55a15de742f0;  1 drivers
v0x55a15d6f74e0_0 .net "w0", 0 0, L_0x55a15de72430;  1 drivers
v0x55a15d6f7580_0 .net "w1", 0 0, L_0x55a15de735a0;  1 drivers
v0x55a15d6f7670_0 .net "w2", 0 0, L_0x55a15de73610;  1 drivers
v0x55a15d6f7760_0 .net "w3", 0 0, L_0x55a15de736f0;  1 drivers
v0x55a15d6f7850_0 .net "w4", 0 0, L_0x55a15de737f0;  1 drivers
v0x55a15d6f7a50_0 .net "w5", 0 0, L_0x55a15de73960;  1 drivers
S_0x55a15d6f3900 .scope module, "demux0" "DEMUX1X2" 28 4, 26 1 0, S_0x55a15d6f3590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out0"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /INPUT 1 "s0"
    .port_info 3 /INPUT 1 "in"
L_0x55a15de72430 .functor AND 1, v0x55a15dc8f360_0, L_0x55a15de73530, C4<1>, C4<1>;
L_0x55a15de73530 .functor NOT 1, L_0x55a15de742f0, C4<0>, C4<0>, C4<0>;
L_0x55a15de735a0 .functor AND 1, v0x55a15dc8f360_0, L_0x55a15de742f0, C4<1>, C4<1>;
v0x55a15d6f3b20_0 .net *"_s1", 0 0, L_0x55a15de73530;  1 drivers
v0x55a15d6f3c20_0 .net "in", 0 0, v0x55a15dc8f360_0;  alias, 1 drivers
v0x55a15d6f3ce0_0 .net "out0", 0 0, L_0x55a15de72430;  alias, 1 drivers
v0x55a15d6f3db0_0 .net "out1", 0 0, L_0x55a15de735a0;  alias, 1 drivers
v0x55a15d6f3e70_0 .net "s0", 0 0, L_0x55a15de742f0;  alias, 1 drivers
S_0x55a15d6f4000 .scope module, "demux1" "DEMUX1X2" 28 5, 26 1 0, S_0x55a15d6f3590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out0"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /INPUT 1 "s0"
    .port_info 3 /INPUT 1 "in"
L_0x55a15de73610 .functor AND 1, L_0x55a15de72430, L_0x55a15de73680, C4<1>, C4<1>;
L_0x55a15de73680 .functor NOT 1, L_0x55a15de74420, C4<0>, C4<0>, C4<0>;
L_0x55a15de736f0 .functor AND 1, L_0x55a15de72430, L_0x55a15de74420, C4<1>, C4<1>;
v0x55a15d6f4260_0 .net *"_s1", 0 0, L_0x55a15de73680;  1 drivers
v0x55a15d6f4340_0 .net "in", 0 0, L_0x55a15de72430;  alias, 1 drivers
v0x55a15d6f4430_0 .net "out0", 0 0, L_0x55a15de73610;  alias, 1 drivers
v0x55a15d6f4500_0 .net "out1", 0 0, L_0x55a15de736f0;  alias, 1 drivers
v0x55a15d6f45a0_0 .net "s0", 0 0, L_0x55a15de74420;  alias, 1 drivers
S_0x55a15d6f4710 .scope module, "demux2" "DEMUX1X2" 28 6, 26 1 0, S_0x55a15d6f3590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out0"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /INPUT 1 "s0"
    .port_info 3 /INPUT 1 "in"
L_0x55a15de737f0 .functor AND 1, L_0x55a15de735a0, L_0x55a15de738f0, C4<1>, C4<1>;
L_0x55a15de738f0 .functor NOT 1, L_0x55a15de74420, C4<0>, C4<0>, C4<0>;
L_0x55a15de73960 .functor AND 1, L_0x55a15de735a0, L_0x55a15de74420, C4<1>, C4<1>;
v0x55a15d6f4980_0 .net *"_s1", 0 0, L_0x55a15de738f0;  1 drivers
v0x55a15d6f4a60_0 .net "in", 0 0, L_0x55a15de735a0;  alias, 1 drivers
v0x55a15d6f4b50_0 .net "out0", 0 0, L_0x55a15de737f0;  alias, 1 drivers
v0x55a15d6f4c20_0 .net "out1", 0 0, L_0x55a15de73960;  alias, 1 drivers
v0x55a15d6f4cc0_0 .net "s0", 0 0, L_0x55a15de74420;  alias, 1 drivers
S_0x55a15d6f4e20 .scope module, "demux3" "DEMUX1X2" 28 7, 26 1 0, S_0x55a15d6f3590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out0"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /INPUT 1 "s0"
    .port_info 3 /INPUT 1 "in"
L_0x55a15de739d0 .functor AND 1, L_0x55a15de73610, L_0x55a15de73ad0, C4<1>, C4<1>;
L_0x55a15de73ad0 .functor NOT 1, L_0x55a15de744c0, C4<0>, C4<0>, C4<0>;
L_0x55a15de73b40 .functor AND 1, L_0x55a15de73610, L_0x55a15de744c0, C4<1>, C4<1>;
v0x55a15d6f5060_0 .net *"_s1", 0 0, L_0x55a15de73ad0;  1 drivers
v0x55a15d6f5160_0 .net "in", 0 0, L_0x55a15de73610;  alias, 1 drivers
v0x55a15d6f5250_0 .net "out0", 0 0, L_0x55a15de739d0;  alias, 1 drivers
v0x55a15d6f5320_0 .net "out1", 0 0, L_0x55a15de73b40;  alias, 1 drivers
v0x55a15d6f53c0_0 .net "s0", 0 0, L_0x55a15de744c0;  alias, 1 drivers
S_0x55a15d6f5530 .scope module, "demux4" "DEMUX1X2" 28 8, 26 1 0, S_0x55a15d6f3590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out0"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /INPUT 1 "s0"
    .port_info 3 /INPUT 1 "in"
L_0x55a15de73bb0 .functor AND 1, L_0x55a15de736f0, L_0x55a15de73cb0, C4<1>, C4<1>;
L_0x55a15de73cb0 .functor NOT 1, L_0x55a15de744c0, C4<0>, C4<0>, C4<0>;
L_0x55a15de73d20 .functor AND 1, L_0x55a15de736f0, L_0x55a15de744c0, C4<1>, C4<1>;
v0x55a15d6f57c0_0 .net *"_s1", 0 0, L_0x55a15de73cb0;  1 drivers
v0x55a15d6f58c0_0 .net "in", 0 0, L_0x55a15de736f0;  alias, 1 drivers
v0x55a15d6f5980_0 .net "out0", 0 0, L_0x55a15de73bb0;  alias, 1 drivers
v0x55a15d6f5a50_0 .net "out1", 0 0, L_0x55a15de73d20;  alias, 1 drivers
v0x55a15d6f5af0_0 .net "s0", 0 0, L_0x55a15de744c0;  alias, 1 drivers
S_0x55a15d6f5c50 .scope module, "demux5" "DEMUX1X2" 28 9, 26 1 0, S_0x55a15d6f3590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out0"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /INPUT 1 "s0"
    .port_info 3 /INPUT 1 "in"
L_0x55a15de73d90 .functor AND 1, L_0x55a15de737f0, L_0x55a15de73e50, C4<1>, C4<1>;
L_0x55a15de73e50 .functor NOT 1, L_0x55a15de744c0, C4<0>, C4<0>, C4<0>;
L_0x55a15de73ec0 .functor AND 1, L_0x55a15de737f0, L_0x55a15de744c0, C4<1>, C4<1>;
v0x55a15d6f5e90_0 .net *"_s1", 0 0, L_0x55a15de73e50;  1 drivers
v0x55a15d6f5f90_0 .net "in", 0 0, L_0x55a15de737f0;  alias, 1 drivers
v0x55a15d6f6080_0 .net "out0", 0 0, L_0x55a15de73d90;  alias, 1 drivers
v0x55a15d6f6150_0 .net "out1", 0 0, L_0x55a15de73ec0;  alias, 1 drivers
v0x55a15d6f61f0_0 .net "s0", 0 0, L_0x55a15de744c0;  alias, 1 drivers
S_0x55a15d6f6390 .scope module, "demux6" "DEMUX1X2" 28 10, 26 1 0, S_0x55a15d6f3590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out0"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /INPUT 1 "s0"
    .port_info 3 /INPUT 1 "in"
L_0x55a15de73f80 .functor AND 1, L_0x55a15de73960, L_0x55a15de740d0, C4<1>, C4<1>;
L_0x55a15de740d0 .functor NOT 1, L_0x55a15de744c0, C4<0>, C4<0>, C4<0>;
L_0x55a15de74140 .functor AND 1, L_0x55a15de73960, L_0x55a15de744c0, C4<1>, C4<1>;
v0x55a15d6f65d0_0 .net *"_s1", 0 0, L_0x55a15de740d0;  1 drivers
v0x55a15d6f66d0_0 .net "in", 0 0, L_0x55a15de73960;  alias, 1 drivers
v0x55a15d6f6790_0 .net "out0", 0 0, L_0x55a15de73f80;  alias, 1 drivers
v0x55a15d6f6860_0 .net "out1", 0 0, L_0x55a15de74140;  alias, 1 drivers
v0x55a15d6f6900_0 .net "s0", 0 0, L_0x55a15de744c0;  alias, 1 drivers
S_0x55a15d6f7bd0 .scope module, "mux0" "MUX2X1_32BIT" 51 19, 14 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 32 "in0"
    .port_info 3 /INPUT 32 "in1"
L_0x7f555abed1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a15d709390_0 .net "in0", 31 0, L_0x7f555abed1c8;  1 drivers
L_0x7f555abed210 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55a15d709490_0 .net "in1", 31 0, L_0x7f555abed210;  1 drivers
v0x55a15d709570_0 .net "out", 31 0, L_0x55a15df74700;  alias, 1 drivers
v0x55a15d709640_0 .net "s0", 0 0, L_0x55a15df79330;  1 drivers
LS_0x55a15df74700_0_0 .concat [ 1 1 1 1], L_0x55a15def12d0, L_0x55a15def1530, L_0x55a15def17e0, L_0x55a15df6e940;
LS_0x55a15df74700_0_4 .concat [ 1 1 1 1], L_0x55a15df6eb50, L_0x55a15df6ee00, L_0x55a15df6f0b0, L_0x55a15df6f360;
LS_0x55a15df74700_0_8 .concat [ 1 1 1 1], L_0x55a15df6f610, L_0x55a15df6f8c0, L_0x55a15df6fb70, L_0x55a15df6fe20;
LS_0x55a15df74700_0_12 .concat [ 1 1 1 1], L_0x55a15df700d0, L_0x55a15df70410, L_0x55a15df70780, L_0x55a15d7096e0;
LS_0x55a15df74700_0_16 .concat [ 1 1 1 1], L_0x55a15d709a20, L_0x55a15df71570, L_0x55a15df718e0, L_0x55a15df71c50;
LS_0x55a15df74700_0_20 .concat [ 1 1 1 1], L_0x55a15df71fc0, L_0x55a15df72330, L_0x55a15df726a0, L_0x55a15df72a10;
LS_0x55a15df74700_0_24 .concat [ 1 1 1 1], L_0x55a15df72d80, L_0x55a15df730f0, L_0x55a15df73460, L_0x55a15df737d0;
LS_0x55a15df74700_0_28 .concat [ 1 1 1 1], L_0x55a15df73b40, L_0x55a15df73eb0, L_0x55a15df74220, L_0x55a15df74590;
LS_0x55a15df74700_1_0 .concat [ 4 4 4 4], LS_0x55a15df74700_0_0, LS_0x55a15df74700_0_4, LS_0x55a15df74700_0_8, LS_0x55a15df74700_0_12;
LS_0x55a15df74700_1_4 .concat [ 4 4 4 4], LS_0x55a15df74700_0_16, LS_0x55a15df74700_0_20, LS_0x55a15df74700_0_24, LS_0x55a15df74700_0_28;
L_0x55a15df74700 .concat [ 16 16 0 0], LS_0x55a15df74700_1_0, LS_0x55a15df74700_1_4;
L_0x55a15df752b0 .part L_0x7f555abed1c8, 0, 1;
L_0x55a15df753a0 .part L_0x7f555abed1c8, 1, 1;
L_0x55a15df754e0 .part L_0x7f555abed1c8, 2, 1;
L_0x55a15df755d0 .part L_0x7f555abed1c8, 3, 1;
L_0x55a15df756c0 .part L_0x7f555abed1c8, 4, 1;
L_0x55a15df75760 .part L_0x7f555abed1c8, 5, 1;
L_0x55a15df75850 .part L_0x7f555abed1c8, 6, 1;
L_0x55a15df75990 .part L_0x7f555abed1c8, 7, 1;
L_0x55a15df75b90 .part L_0x7f555abed1c8, 8, 1;
L_0x55a15df75ce0 .part L_0x7f555abed1c8, 9, 1;
L_0x55a15df75d80 .part L_0x7f555abed1c8, 10, 1;
L_0x55a15df75ee0 .part L_0x7f555abed1c8, 11, 1;
L_0x55a15df75fd0 .part L_0x7f555abed1c8, 12, 1;
L_0x55a15df76140 .part L_0x7f555abed1c8, 13, 1;
L_0x55a15df76230 .part L_0x7f555abed1c8, 14, 1;
L_0x55a15df763b0 .part L_0x7f555abed1c8, 15, 1;
L_0x55a15df764a0 .part L_0x7f555abed1c8, 16, 1;
L_0x55a15df76630 .part L_0x7f555abed1c8, 17, 1;
L_0x55a15df76720 .part L_0x7f555abed1c8, 18, 1;
L_0x55a15df76590 .part L_0x7f555abed1c8, 19, 1;
L_0x55a15df76910 .part L_0x7f555abed1c8, 20, 1;
L_0x55a15df76810 .part L_0x7f555abed1c8, 21, 1;
L_0x55a15df76b10 .part L_0x7f555abed1c8, 22, 1;
L_0x55a15df76a00 .part L_0x7f555abed1c8, 23, 1;
L_0x55a15df76d20 .part L_0x7f555abed1c8, 24, 1;
L_0x55a15df76c00 .part L_0x7f555abed1c8, 25, 1;
L_0x55a15df76f40 .part L_0x7f555abed1c8, 26, 1;
L_0x55a15df76e10 .part L_0x7f555abed1c8, 27, 1;
L_0x55a15df77170 .part L_0x7f555abed1c8, 28, 1;
L_0x55a15df77030 .part L_0x7f555abed1c8, 29, 1;
L_0x55a15df77360 .part L_0x7f555abed1c8, 30, 1;
L_0x55a15df77260 .part L_0x7f555abed1c8, 31, 1;
L_0x55a15df77560 .part L_0x7f555abed210, 0, 1;
L_0x55a15df77770 .part L_0x7f555abed210, 1, 1;
L_0x55a15df778b0 .part L_0x7f555abed210, 2, 1;
L_0x55a15df77650 .part L_0x7f555abed210, 3, 1;
L_0x55a15df77ad0 .part L_0x7f555abed210, 4, 1;
L_0x55a15df779a0 .part L_0x7f555abed210, 5, 1;
L_0x55a15df77cb0 .part L_0x7f555abed210, 6, 1;
L_0x55a15df77b70 .part L_0x7f555abed210, 7, 1;
L_0x55a15df77ef0 .part L_0x7f555abed210, 8, 1;
L_0x55a15df77da0 .part L_0x7f555abed210, 9, 1;
L_0x55a15df780f0 .part L_0x7f555abed210, 10, 1;
L_0x55a15df77f90 .part L_0x7f555abed210, 11, 1;
L_0x55a15df78300 .part L_0x7f555abed210, 12, 1;
L_0x55a15df78190 .part L_0x7f555abed210, 13, 1;
L_0x55a15df78520 .part L_0x7f555abed210, 14, 1;
L_0x55a15df783a0 .part L_0x7f555abed210, 15, 1;
L_0x55a15df78750 .part L_0x7f555abed210, 16, 1;
L_0x55a15df785c0 .part L_0x7f555abed210, 17, 1;
L_0x55a15df786b0 .part L_0x7f555abed210, 18, 1;
L_0x55a15df787f0 .part L_0x7f555abed210, 19, 1;
L_0x55a15df788e0 .part L_0x7f555abed210, 20, 1;
L_0x55a15df789e0 .part L_0x7f555abed210, 21, 1;
L_0x55a15df78ad0 .part L_0x7f555abed210, 22, 1;
L_0x55a15df78be0 .part L_0x7f555abed210, 23, 1;
L_0x55a15df78cd0 .part L_0x7f555abed210, 24, 1;
L_0x55a15df78df0 .part L_0x7f555abed210, 25, 1;
L_0x55a15df78ee0 .part L_0x7f555abed210, 26, 1;
L_0x55a15df79010 .part L_0x7f555abed210, 27, 1;
L_0x55a15df79100 .part L_0x7f555abed210, 28, 1;
L_0x55a15df79440 .part L_0x7f555abed210, 29, 1;
L_0x55a15df79530 .part L_0x7f555abed210, 30, 1;
L_0x55a15df79240 .part L_0x7f555abed210, 31, 1;
S_0x55a15d6f7da0 .scope module, "mux0[0]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df6bef0 .functor AND 1, L_0x55a15def11f0, L_0x55a15df752b0, C4<1>, C4<1>;
L_0x55a15def11f0 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15def1260 .functor AND 1, L_0x55a15df79330, L_0x55a15df77560, C4<1>, C4<1>;
L_0x55a15def12d0 .functor OR 1, L_0x55a15def1260, L_0x55a15df6bef0, C4<0>, C4<0>;
v0x55a15d6f8020_0 .net *"_s1", 0 0, L_0x55a15def11f0;  1 drivers
v0x55a15d6f8120_0 .net "in0", 0 0, L_0x55a15df752b0;  1 drivers
v0x55a15d6f81e0_0 .net "in1", 0 0, L_0x55a15df77560;  1 drivers
v0x55a15d6f8280_0 .net "out", 0 0, L_0x55a15def12d0;  1 drivers
v0x55a15d6f8340_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d6f8450_0 .net "w0", 0 0, L_0x55a15df6bef0;  1 drivers
v0x55a15d6f8510_0 .net "w1", 0 0, L_0x55a15def1260;  1 drivers
S_0x55a15d6f8650 .scope module, "mux0[1]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15def1390 .functor AND 1, L_0x55a15def1400, L_0x55a15df753a0, C4<1>, C4<1>;
L_0x55a15def1400 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15def14c0 .functor AND 1, L_0x55a15df79330, L_0x55a15df77770, C4<1>, C4<1>;
L_0x55a15def1530 .functor OR 1, L_0x55a15def14c0, L_0x55a15def1390, C4<0>, C4<0>;
v0x55a15d6f88d0_0 .net *"_s1", 0 0, L_0x55a15def1400;  1 drivers
v0x55a15d6f89b0_0 .net "in0", 0 0, L_0x55a15df753a0;  1 drivers
v0x55a15d6f8a70_0 .net "in1", 0 0, L_0x55a15df77770;  1 drivers
v0x55a15d6f8b10_0 .net "out", 0 0, L_0x55a15def1530;  1 drivers
v0x55a15d6f8bd0_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d6f8cc0_0 .net "w0", 0 0, L_0x55a15def1390;  1 drivers
v0x55a15d6f8d60_0 .net "w1", 0 0, L_0x55a15def14c0;  1 drivers
S_0x55a15d6f8ea0 .scope module, "mux0[2]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15def1640 .functor AND 1, L_0x55a15def16b0, L_0x55a15df754e0, C4<1>, C4<1>;
L_0x55a15def16b0 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15def1770 .functor AND 1, L_0x55a15df79330, L_0x55a15df778b0, C4<1>, C4<1>;
L_0x55a15def17e0 .functor OR 1, L_0x55a15def1770, L_0x55a15def1640, C4<0>, C4<0>;
v0x55a15d6f9100_0 .net *"_s1", 0 0, L_0x55a15def16b0;  1 drivers
v0x55a15d6f91e0_0 .net "in0", 0 0, L_0x55a15df754e0;  1 drivers
v0x55a15d6f92a0_0 .net "in1", 0 0, L_0x55a15df778b0;  1 drivers
v0x55a15d6f9370_0 .net "out", 0 0, L_0x55a15def17e0;  1 drivers
v0x55a15d6f9430_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d6f9570_0 .net "w0", 0 0, L_0x55a15def1640;  1 drivers
v0x55a15d6f9630_0 .net "w1", 0 0, L_0x55a15def1770;  1 drivers
S_0x55a15d6f9770 .scope module, "mux0[3]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15def18f0 .functor AND 1, L_0x55a15df6c0a0, L_0x55a15df755d0, C4<1>, C4<1>;
L_0x55a15df6c0a0 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df6e8d0 .functor AND 1, L_0x55a15df79330, L_0x55a15df77650, C4<1>, C4<1>;
L_0x55a15df6e940 .functor OR 1, L_0x55a15df6e8d0, L_0x55a15def18f0, C4<0>, C4<0>;
v0x55a15d6f99d0_0 .net *"_s1", 0 0, L_0x55a15df6c0a0;  1 drivers
v0x55a15d6f9ad0_0 .net "in0", 0 0, L_0x55a15df755d0;  1 drivers
v0x55a15d6f9b90_0 .net "in1", 0 0, L_0x55a15df77650;  1 drivers
v0x55a15d6f9c30_0 .net "out", 0 0, L_0x55a15df6e940;  1 drivers
v0x55a15d6f9cf0_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d6f9de0_0 .net "w0", 0 0, L_0x55a15def18f0;  1 drivers
v0x55a15d6f9ea0_0 .net "w1", 0 0, L_0x55a15df6e8d0;  1 drivers
S_0x55a15d6f9fe0 .scope module, "mux0[4]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df6e9b0 .functor AND 1, L_0x55a15df6ea20, L_0x55a15df756c0, C4<1>, C4<1>;
L_0x55a15df6ea20 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df6eae0 .functor AND 1, L_0x55a15df79330, L_0x55a15df77ad0, C4<1>, C4<1>;
L_0x55a15df6eb50 .functor OR 1, L_0x55a15df6eae0, L_0x55a15df6e9b0, C4<0>, C4<0>;
v0x55a15d6fa290_0 .net *"_s1", 0 0, L_0x55a15df6ea20;  1 drivers
v0x55a15d6fa390_0 .net "in0", 0 0, L_0x55a15df756c0;  1 drivers
v0x55a15d6fa450_0 .net "in1", 0 0, L_0x55a15df77ad0;  1 drivers
v0x55a15d6fa4f0_0 .net "out", 0 0, L_0x55a15df6eb50;  1 drivers
v0x55a15d6fa5b0_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d6fa6a0_0 .net "w0", 0 0, L_0x55a15df6e9b0;  1 drivers
v0x55a15d6fa760_0 .net "w1", 0 0, L_0x55a15df6eae0;  1 drivers
S_0x55a15d6fa8a0 .scope module, "mux0[5]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df6ec60 .functor AND 1, L_0x55a15df6ecd0, L_0x55a15df75760, C4<1>, C4<1>;
L_0x55a15df6ecd0 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df6ed90 .functor AND 1, L_0x55a15df79330, L_0x55a15df779a0, C4<1>, C4<1>;
L_0x55a15df6ee00 .functor OR 1, L_0x55a15df6ed90, L_0x55a15df6ec60, C4<0>, C4<0>;
v0x55a15d6faab0_0 .net *"_s1", 0 0, L_0x55a15df6ecd0;  1 drivers
v0x55a15d6fabb0_0 .net "in0", 0 0, L_0x55a15df75760;  1 drivers
v0x55a15d6fac70_0 .net "in1", 0 0, L_0x55a15df779a0;  1 drivers
v0x55a15d6fad40_0 .net "out", 0 0, L_0x55a15df6ee00;  1 drivers
v0x55a15d6fae00_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d6faef0_0 .net "w0", 0 0, L_0x55a15df6ec60;  1 drivers
v0x55a15d6fafb0_0 .net "w1", 0 0, L_0x55a15df6ed90;  1 drivers
S_0x55a15d6fb0f0 .scope module, "mux0[6]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df6ef10 .functor AND 1, L_0x55a15df6ef80, L_0x55a15df75850, C4<1>, C4<1>;
L_0x55a15df6ef80 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df6f040 .functor AND 1, L_0x55a15df79330, L_0x55a15df77cb0, C4<1>, C4<1>;
L_0x55a15df6f0b0 .functor OR 1, L_0x55a15df6f040, L_0x55a15df6ef10, C4<0>, C4<0>;
v0x55a15d6fb350_0 .net *"_s1", 0 0, L_0x55a15df6ef80;  1 drivers
v0x55a15d6fb450_0 .net "in0", 0 0, L_0x55a15df75850;  1 drivers
v0x55a15d6fb510_0 .net "in1", 0 0, L_0x55a15df77cb0;  1 drivers
v0x55a15d6fb5e0_0 .net "out", 0 0, L_0x55a15df6f0b0;  1 drivers
v0x55a15d6fb6a0_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d6fb790_0 .net "w0", 0 0, L_0x55a15df6ef10;  1 drivers
v0x55a15d6fb850_0 .net "w1", 0 0, L_0x55a15df6f040;  1 drivers
S_0x55a15d6fb990 .scope module, "mux0[7]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df6f1c0 .functor AND 1, L_0x55a15df6f230, L_0x55a15df75990, C4<1>, C4<1>;
L_0x55a15df6f230 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df6f2f0 .functor AND 1, L_0x55a15df79330, L_0x55a15df77b70, C4<1>, C4<1>;
L_0x55a15df6f360 .functor OR 1, L_0x55a15df6f2f0, L_0x55a15df6f1c0, C4<0>, C4<0>;
v0x55a15d6fbbf0_0 .net *"_s1", 0 0, L_0x55a15df6f230;  1 drivers
v0x55a15d6fbcf0_0 .net "in0", 0 0, L_0x55a15df75990;  1 drivers
v0x55a15d6fbdb0_0 .net "in1", 0 0, L_0x55a15df77b70;  1 drivers
v0x55a15d6fbe80_0 .net "out", 0 0, L_0x55a15df6f360;  1 drivers
v0x55a15d6fbf40_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d6fc030_0 .net "w0", 0 0, L_0x55a15df6f1c0;  1 drivers
v0x55a15d6fc0f0_0 .net "w1", 0 0, L_0x55a15df6f2f0;  1 drivers
S_0x55a15d6fc230 .scope module, "mux0[8]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df6f470 .functor AND 1, L_0x55a15df6f4e0, L_0x55a15df75b90, C4<1>, C4<1>;
L_0x55a15df6f4e0 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df6f5a0 .functor AND 1, L_0x55a15df79330, L_0x55a15df77ef0, C4<1>, C4<1>;
L_0x55a15df6f610 .functor OR 1, L_0x55a15df6f5a0, L_0x55a15df6f470, C4<0>, C4<0>;
v0x55a15d6fc520_0 .net *"_s1", 0 0, L_0x55a15df6f4e0;  1 drivers
v0x55a15d6fc620_0 .net "in0", 0 0, L_0x55a15df75b90;  1 drivers
v0x55a15d6fc6e0_0 .net "in1", 0 0, L_0x55a15df77ef0;  1 drivers
v0x55a15d6fc7b0_0 .net "out", 0 0, L_0x55a15df6f610;  1 drivers
v0x55a15d6fc870_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d6fca20_0 .net "w0", 0 0, L_0x55a15df6f470;  1 drivers
v0x55a15d6fcae0_0 .net "w1", 0 0, L_0x55a15df6f5a0;  1 drivers
S_0x55a15d6fcc20 .scope module, "mux0[9]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df6f720 .functor AND 1, L_0x55a15df6f790, L_0x55a15df75ce0, C4<1>, C4<1>;
L_0x55a15df6f790 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df6f850 .functor AND 1, L_0x55a15df79330, L_0x55a15df77da0, C4<1>, C4<1>;
L_0x55a15df6f8c0 .functor OR 1, L_0x55a15df6f850, L_0x55a15df6f720, C4<0>, C4<0>;
v0x55a15d6fce80_0 .net *"_s1", 0 0, L_0x55a15df6f790;  1 drivers
v0x55a15d6fcf80_0 .net "in0", 0 0, L_0x55a15df75ce0;  1 drivers
v0x55a15d6fd040_0 .net "in1", 0 0, L_0x55a15df77da0;  1 drivers
v0x55a15d6fd110_0 .net "out", 0 0, L_0x55a15df6f8c0;  1 drivers
v0x55a15d6fd1d0_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d6fd2c0_0 .net "w0", 0 0, L_0x55a15df6f720;  1 drivers
v0x55a15d6fd380_0 .net "w1", 0 0, L_0x55a15df6f850;  1 drivers
S_0x55a15d6fd4c0 .scope module, "mux0[10]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df6f9d0 .functor AND 1, L_0x55a15df6fa40, L_0x55a15df75d80, C4<1>, C4<1>;
L_0x55a15df6fa40 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df6fb00 .functor AND 1, L_0x55a15df79330, L_0x55a15df780f0, C4<1>, C4<1>;
L_0x55a15df6fb70 .functor OR 1, L_0x55a15df6fb00, L_0x55a15df6f9d0, C4<0>, C4<0>;
v0x55a15d6fd720_0 .net *"_s1", 0 0, L_0x55a15df6fa40;  1 drivers
v0x55a15d6fd820_0 .net "in0", 0 0, L_0x55a15df75d80;  1 drivers
v0x55a15d6fd8e0_0 .net "in1", 0 0, L_0x55a15df780f0;  1 drivers
v0x55a15d6fd9b0_0 .net "out", 0 0, L_0x55a15df6fb70;  1 drivers
v0x55a15d6fda70_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d6fdb60_0 .net "w0", 0 0, L_0x55a15df6f9d0;  1 drivers
v0x55a15d6fdc20_0 .net "w1", 0 0, L_0x55a15df6fb00;  1 drivers
S_0x55a15d6fdd60 .scope module, "mux0[11]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df6fc80 .functor AND 1, L_0x55a15df6fcf0, L_0x55a15df75ee0, C4<1>, C4<1>;
L_0x55a15df6fcf0 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df6fdb0 .functor AND 1, L_0x55a15df79330, L_0x55a15df77f90, C4<1>, C4<1>;
L_0x55a15df6fe20 .functor OR 1, L_0x55a15df6fdb0, L_0x55a15df6fc80, C4<0>, C4<0>;
v0x55a15d6fdfc0_0 .net *"_s1", 0 0, L_0x55a15df6fcf0;  1 drivers
v0x55a15d6fe0c0_0 .net "in0", 0 0, L_0x55a15df75ee0;  1 drivers
v0x55a15d6fe180_0 .net "in1", 0 0, L_0x55a15df77f90;  1 drivers
v0x55a15d6fe250_0 .net "out", 0 0, L_0x55a15df6fe20;  1 drivers
v0x55a15d6fe310_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d6fe400_0 .net "w0", 0 0, L_0x55a15df6fc80;  1 drivers
v0x55a15d6fe4c0_0 .net "w1", 0 0, L_0x55a15df6fdb0;  1 drivers
S_0x55a15d6fe600 .scope module, "mux0[12]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df6ff30 .functor AND 1, L_0x55a15df6ffa0, L_0x55a15df75fd0, C4<1>, C4<1>;
L_0x55a15df6ffa0 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df70060 .functor AND 1, L_0x55a15df79330, L_0x55a15df78300, C4<1>, C4<1>;
L_0x55a15df700d0 .functor OR 1, L_0x55a15df70060, L_0x55a15df6ff30, C4<0>, C4<0>;
v0x55a15d6fe860_0 .net *"_s1", 0 0, L_0x55a15df6ffa0;  1 drivers
v0x55a15d6fe960_0 .net "in0", 0 0, L_0x55a15df75fd0;  1 drivers
v0x55a15d6fea20_0 .net "in1", 0 0, L_0x55a15df78300;  1 drivers
v0x55a15d6feaf0_0 .net "out", 0 0, L_0x55a15df700d0;  1 drivers
v0x55a15d6febb0_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d6feca0_0 .net "w0", 0 0, L_0x55a15df6ff30;  1 drivers
v0x55a15d6fed60_0 .net "w1", 0 0, L_0x55a15df70060;  1 drivers
S_0x55a15d6feea0 .scope module, "mux0[13]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df70210 .functor AND 1, L_0x55a15df702b0, L_0x55a15df76140, C4<1>, C4<1>;
L_0x55a15df702b0 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df70370 .functor AND 1, L_0x55a15df79330, L_0x55a15df78190, C4<1>, C4<1>;
L_0x55a15df70410 .functor OR 1, L_0x55a15df70370, L_0x55a15df70210, C4<0>, C4<0>;
v0x55a15d6ff100_0 .net *"_s1", 0 0, L_0x55a15df702b0;  1 drivers
v0x55a15d6ff200_0 .net "in0", 0 0, L_0x55a15df76140;  1 drivers
v0x55a15d6ff2c0_0 .net "in1", 0 0, L_0x55a15df78190;  1 drivers
v0x55a15d6ff390_0 .net "out", 0 0, L_0x55a15df70410;  1 drivers
v0x55a15d6ff450_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d6ff540_0 .net "w0", 0 0, L_0x55a15df70210;  1 drivers
v0x55a15d6ff600_0 .net "w1", 0 0, L_0x55a15df70370;  1 drivers
S_0x55a15d6ff740 .scope module, "mux0[14]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df70580 .functor AND 1, L_0x55a15df70620, L_0x55a15df76230, C4<1>, C4<1>;
L_0x55a15df70620 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df706e0 .functor AND 1, L_0x55a15df79330, L_0x55a15df78520, C4<1>, C4<1>;
L_0x55a15df70780 .functor OR 1, L_0x55a15df706e0, L_0x55a15df70580, C4<0>, C4<0>;
v0x55a15d6ff9a0_0 .net *"_s1", 0 0, L_0x55a15df70620;  1 drivers
v0x55a15d6ffaa0_0 .net "in0", 0 0, L_0x55a15df76230;  1 drivers
v0x55a15d6ffb60_0 .net "in1", 0 0, L_0x55a15df78520;  1 drivers
v0x55a15d6ffc30_0 .net "out", 0 0, L_0x55a15df70780;  1 drivers
v0x55a15d6ffcf0_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d6ffde0_0 .net "w0", 0 0, L_0x55a15df70580;  1 drivers
v0x55a15d6ffea0_0 .net "w1", 0 0, L_0x55a15df706e0;  1 drivers
S_0x55a15d6fffe0 .scope module, "mux0[15]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df708f0 .functor AND 1, L_0x55a15df70990, L_0x55a15df763b0, C4<1>, C4<1>;
L_0x55a15df70990 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df70a50 .functor AND 1, L_0x55a15df79330, L_0x55a15df783a0, C4<1>, C4<1>;
L_0x55a15d7096e0 .functor OR 1, L_0x55a15df70a50, L_0x55a15df708f0, C4<0>, C4<0>;
v0x55a15d700240_0 .net *"_s1", 0 0, L_0x55a15df70990;  1 drivers
v0x55a15d700340_0 .net "in0", 0 0, L_0x55a15df763b0;  1 drivers
v0x55a15d700400_0 .net "in1", 0 0, L_0x55a15df783a0;  1 drivers
v0x55a15d7004d0_0 .net "out", 0 0, L_0x55a15d7096e0;  1 drivers
v0x55a15d700590_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d700680_0 .net "w0", 0 0, L_0x55a15df708f0;  1 drivers
v0x55a15d700740_0 .net "w1", 0 0, L_0x55a15df70a50;  1 drivers
S_0x55a15d700880 .scope module, "mux0[16]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15d709820 .functor AND 1, L_0x55a15d7098c0, L_0x55a15df764a0, C4<1>, C4<1>;
L_0x55a15d7098c0 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15d709980 .functor AND 1, L_0x55a15df79330, L_0x55a15df78750, C4<1>, C4<1>;
L_0x55a15d709a20 .functor OR 1, L_0x55a15d709980, L_0x55a15d709820, C4<0>, C4<0>;
v0x55a15d700bf0_0 .net *"_s1", 0 0, L_0x55a15d7098c0;  1 drivers
v0x55a15d700cf0_0 .net "in0", 0 0, L_0x55a15df764a0;  1 drivers
v0x55a15d700db0_0 .net "in1", 0 0, L_0x55a15df78750;  1 drivers
v0x55a15d700e80_0 .net "out", 0 0, L_0x55a15d709a20;  1 drivers
v0x55a15d700f40_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d701030_0 .net "w0", 0 0, L_0x55a15d709820;  1 drivers
v0x55a15d7010f0_0 .net "w1", 0 0, L_0x55a15d709980;  1 drivers
S_0x55a15d701230 .scope module, "mux0[17]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df71370 .functor AND 1, L_0x55a15df71410, L_0x55a15df76630, C4<1>, C4<1>;
L_0x55a15df71410 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df714d0 .functor AND 1, L_0x55a15df79330, L_0x55a15df785c0, C4<1>, C4<1>;
L_0x55a15df71570 .functor OR 1, L_0x55a15df714d0, L_0x55a15df71370, C4<0>, C4<0>;
v0x55a15d701490_0 .net *"_s1", 0 0, L_0x55a15df71410;  1 drivers
v0x55a15d701590_0 .net "in0", 0 0, L_0x55a15df76630;  1 drivers
v0x55a15d701650_0 .net "in1", 0 0, L_0x55a15df785c0;  1 drivers
v0x55a15d701720_0 .net "out", 0 0, L_0x55a15df71570;  1 drivers
v0x55a15d7017e0_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d7018d0_0 .net "w0", 0 0, L_0x55a15df71370;  1 drivers
v0x55a15d701990_0 .net "w1", 0 0, L_0x55a15df714d0;  1 drivers
S_0x55a15d701ad0 .scope module, "mux0[18]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df716e0 .functor AND 1, L_0x55a15df71780, L_0x55a15df76720, C4<1>, C4<1>;
L_0x55a15df71780 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df71840 .functor AND 1, L_0x55a15df79330, L_0x55a15df786b0, C4<1>, C4<1>;
L_0x55a15df718e0 .functor OR 1, L_0x55a15df71840, L_0x55a15df716e0, C4<0>, C4<0>;
v0x55a15d701d30_0 .net *"_s1", 0 0, L_0x55a15df71780;  1 drivers
v0x55a15d701e30_0 .net "in0", 0 0, L_0x55a15df76720;  1 drivers
v0x55a15d701ef0_0 .net "in1", 0 0, L_0x55a15df786b0;  1 drivers
v0x55a15d701fc0_0 .net "out", 0 0, L_0x55a15df718e0;  1 drivers
v0x55a15d702080_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d702170_0 .net "w0", 0 0, L_0x55a15df716e0;  1 drivers
v0x55a15d702230_0 .net "w1", 0 0, L_0x55a15df71840;  1 drivers
S_0x55a15d702370 .scope module, "mux0[19]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df71a50 .functor AND 1, L_0x55a15df71af0, L_0x55a15df76590, C4<1>, C4<1>;
L_0x55a15df71af0 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df71bb0 .functor AND 1, L_0x55a15df79330, L_0x55a15df787f0, C4<1>, C4<1>;
L_0x55a15df71c50 .functor OR 1, L_0x55a15df71bb0, L_0x55a15df71a50, C4<0>, C4<0>;
v0x55a15d7025d0_0 .net *"_s1", 0 0, L_0x55a15df71af0;  1 drivers
v0x55a15d7026d0_0 .net "in0", 0 0, L_0x55a15df76590;  1 drivers
v0x55a15d702790_0 .net "in1", 0 0, L_0x55a15df787f0;  1 drivers
v0x55a15d702860_0 .net "out", 0 0, L_0x55a15df71c50;  1 drivers
v0x55a15d702920_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d702a10_0 .net "w0", 0 0, L_0x55a15df71a50;  1 drivers
v0x55a15d702ad0_0 .net "w1", 0 0, L_0x55a15df71bb0;  1 drivers
S_0x55a15d702c10 .scope module, "mux0[20]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df71dc0 .functor AND 1, L_0x55a15df71e60, L_0x55a15df76910, C4<1>, C4<1>;
L_0x55a15df71e60 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df71f20 .functor AND 1, L_0x55a15df79330, L_0x55a15df788e0, C4<1>, C4<1>;
L_0x55a15df71fc0 .functor OR 1, L_0x55a15df71f20, L_0x55a15df71dc0, C4<0>, C4<0>;
v0x55a15d702e70_0 .net *"_s1", 0 0, L_0x55a15df71e60;  1 drivers
v0x55a15d702f70_0 .net "in0", 0 0, L_0x55a15df76910;  1 drivers
v0x55a15d703030_0 .net "in1", 0 0, L_0x55a15df788e0;  1 drivers
v0x55a15d703100_0 .net "out", 0 0, L_0x55a15df71fc0;  1 drivers
v0x55a15d7031c0_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d7032b0_0 .net "w0", 0 0, L_0x55a15df71dc0;  1 drivers
v0x55a15d703370_0 .net "w1", 0 0, L_0x55a15df71f20;  1 drivers
S_0x55a15d7034b0 .scope module, "mux0[21]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df72130 .functor AND 1, L_0x55a15df721d0, L_0x55a15df76810, C4<1>, C4<1>;
L_0x55a15df721d0 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df72290 .functor AND 1, L_0x55a15df79330, L_0x55a15df789e0, C4<1>, C4<1>;
L_0x55a15df72330 .functor OR 1, L_0x55a15df72290, L_0x55a15df72130, C4<0>, C4<0>;
v0x55a15d703710_0 .net *"_s1", 0 0, L_0x55a15df721d0;  1 drivers
v0x55a15d703810_0 .net "in0", 0 0, L_0x55a15df76810;  1 drivers
v0x55a15d7038d0_0 .net "in1", 0 0, L_0x55a15df789e0;  1 drivers
v0x55a15d7039a0_0 .net "out", 0 0, L_0x55a15df72330;  1 drivers
v0x55a15d703a60_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d703b50_0 .net "w0", 0 0, L_0x55a15df72130;  1 drivers
v0x55a15d703c10_0 .net "w1", 0 0, L_0x55a15df72290;  1 drivers
S_0x55a15d703d50 .scope module, "mux0[22]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df724a0 .functor AND 1, L_0x55a15df72540, L_0x55a15df76b10, C4<1>, C4<1>;
L_0x55a15df72540 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df72600 .functor AND 1, L_0x55a15df79330, L_0x55a15df78ad0, C4<1>, C4<1>;
L_0x55a15df726a0 .functor OR 1, L_0x55a15df72600, L_0x55a15df724a0, C4<0>, C4<0>;
v0x55a15d703fb0_0 .net *"_s1", 0 0, L_0x55a15df72540;  1 drivers
v0x55a15d7040b0_0 .net "in0", 0 0, L_0x55a15df76b10;  1 drivers
v0x55a15d704170_0 .net "in1", 0 0, L_0x55a15df78ad0;  1 drivers
v0x55a15d704240_0 .net "out", 0 0, L_0x55a15df726a0;  1 drivers
v0x55a15d704300_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d7043f0_0 .net "w0", 0 0, L_0x55a15df724a0;  1 drivers
v0x55a15d7044b0_0 .net "w1", 0 0, L_0x55a15df72600;  1 drivers
S_0x55a15d7045f0 .scope module, "mux0[23]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df72810 .functor AND 1, L_0x55a15df728b0, L_0x55a15df76a00, C4<1>, C4<1>;
L_0x55a15df728b0 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df72970 .functor AND 1, L_0x55a15df79330, L_0x55a15df78be0, C4<1>, C4<1>;
L_0x55a15df72a10 .functor OR 1, L_0x55a15df72970, L_0x55a15df72810, C4<0>, C4<0>;
v0x55a15d704850_0 .net *"_s1", 0 0, L_0x55a15df728b0;  1 drivers
v0x55a15d704950_0 .net "in0", 0 0, L_0x55a15df76a00;  1 drivers
v0x55a15d704a10_0 .net "in1", 0 0, L_0x55a15df78be0;  1 drivers
v0x55a15d704ae0_0 .net "out", 0 0, L_0x55a15df72a10;  1 drivers
v0x55a15d704ba0_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d704c90_0 .net "w0", 0 0, L_0x55a15df72810;  1 drivers
v0x55a15d704d50_0 .net "w1", 0 0, L_0x55a15df72970;  1 drivers
S_0x55a15d704e90 .scope module, "mux0[24]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df72b80 .functor AND 1, L_0x55a15df72c20, L_0x55a15df76d20, C4<1>, C4<1>;
L_0x55a15df72c20 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df72ce0 .functor AND 1, L_0x55a15df79330, L_0x55a15df78cd0, C4<1>, C4<1>;
L_0x55a15df72d80 .functor OR 1, L_0x55a15df72ce0, L_0x55a15df72b80, C4<0>, C4<0>;
v0x55a15d7050f0_0 .net *"_s1", 0 0, L_0x55a15df72c20;  1 drivers
v0x55a15d7051f0_0 .net "in0", 0 0, L_0x55a15df76d20;  1 drivers
v0x55a15d7052b0_0 .net "in1", 0 0, L_0x55a15df78cd0;  1 drivers
v0x55a15d705380_0 .net "out", 0 0, L_0x55a15df72d80;  1 drivers
v0x55a15d705440_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d705530_0 .net "w0", 0 0, L_0x55a15df72b80;  1 drivers
v0x55a15d7055f0_0 .net "w1", 0 0, L_0x55a15df72ce0;  1 drivers
S_0x55a15d705730 .scope module, "mux0[25]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df72ef0 .functor AND 1, L_0x55a15df72f90, L_0x55a15df76c00, C4<1>, C4<1>;
L_0x55a15df72f90 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df73050 .functor AND 1, L_0x55a15df79330, L_0x55a15df78df0, C4<1>, C4<1>;
L_0x55a15df730f0 .functor OR 1, L_0x55a15df73050, L_0x55a15df72ef0, C4<0>, C4<0>;
v0x55a15d705990_0 .net *"_s1", 0 0, L_0x55a15df72f90;  1 drivers
v0x55a15d705a90_0 .net "in0", 0 0, L_0x55a15df76c00;  1 drivers
v0x55a15d705b50_0 .net "in1", 0 0, L_0x55a15df78df0;  1 drivers
v0x55a15d705c20_0 .net "out", 0 0, L_0x55a15df730f0;  1 drivers
v0x55a15d705ce0_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d705dd0_0 .net "w0", 0 0, L_0x55a15df72ef0;  1 drivers
v0x55a15d705e90_0 .net "w1", 0 0, L_0x55a15df73050;  1 drivers
S_0x55a15d705fd0 .scope module, "mux0[26]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df73260 .functor AND 1, L_0x55a15df73300, L_0x55a15df76f40, C4<1>, C4<1>;
L_0x55a15df73300 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df733c0 .functor AND 1, L_0x55a15df79330, L_0x55a15df78ee0, C4<1>, C4<1>;
L_0x55a15df73460 .functor OR 1, L_0x55a15df733c0, L_0x55a15df73260, C4<0>, C4<0>;
v0x55a15d706230_0 .net *"_s1", 0 0, L_0x55a15df73300;  1 drivers
v0x55a15d706330_0 .net "in0", 0 0, L_0x55a15df76f40;  1 drivers
v0x55a15d7063f0_0 .net "in1", 0 0, L_0x55a15df78ee0;  1 drivers
v0x55a15d7064c0_0 .net "out", 0 0, L_0x55a15df73460;  1 drivers
v0x55a15d706580_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d706670_0 .net "w0", 0 0, L_0x55a15df73260;  1 drivers
v0x55a15d706730_0 .net "w1", 0 0, L_0x55a15df733c0;  1 drivers
S_0x55a15d706870 .scope module, "mux0[27]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df735d0 .functor AND 1, L_0x55a15df73670, L_0x55a15df76e10, C4<1>, C4<1>;
L_0x55a15df73670 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df73730 .functor AND 1, L_0x55a15df79330, L_0x55a15df79010, C4<1>, C4<1>;
L_0x55a15df737d0 .functor OR 1, L_0x55a15df73730, L_0x55a15df735d0, C4<0>, C4<0>;
v0x55a15d706ad0_0 .net *"_s1", 0 0, L_0x55a15df73670;  1 drivers
v0x55a15d706bd0_0 .net "in0", 0 0, L_0x55a15df76e10;  1 drivers
v0x55a15d706c90_0 .net "in1", 0 0, L_0x55a15df79010;  1 drivers
v0x55a15d706d60_0 .net "out", 0 0, L_0x55a15df737d0;  1 drivers
v0x55a15d706e20_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d706f10_0 .net "w0", 0 0, L_0x55a15df735d0;  1 drivers
v0x55a15d706fd0_0 .net "w1", 0 0, L_0x55a15df73730;  1 drivers
S_0x55a15d707110 .scope module, "mux0[28]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df73940 .functor AND 1, L_0x55a15df739e0, L_0x55a15df77170, C4<1>, C4<1>;
L_0x55a15df739e0 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df73aa0 .functor AND 1, L_0x55a15df79330, L_0x55a15df79100, C4<1>, C4<1>;
L_0x55a15df73b40 .functor OR 1, L_0x55a15df73aa0, L_0x55a15df73940, C4<0>, C4<0>;
v0x55a15d707370_0 .net *"_s1", 0 0, L_0x55a15df739e0;  1 drivers
v0x55a15d707470_0 .net "in0", 0 0, L_0x55a15df77170;  1 drivers
v0x55a15d707530_0 .net "in1", 0 0, L_0x55a15df79100;  1 drivers
v0x55a15d707600_0 .net "out", 0 0, L_0x55a15df73b40;  1 drivers
v0x55a15d7076c0_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d7077b0_0 .net "w0", 0 0, L_0x55a15df73940;  1 drivers
v0x55a15d707870_0 .net "w1", 0 0, L_0x55a15df73aa0;  1 drivers
S_0x55a15d7079b0 .scope module, "mux0[29]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df73cb0 .functor AND 1, L_0x55a15df73d50, L_0x55a15df77030, C4<1>, C4<1>;
L_0x55a15df73d50 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df73e10 .functor AND 1, L_0x55a15df79330, L_0x55a15df79440, C4<1>, C4<1>;
L_0x55a15df73eb0 .functor OR 1, L_0x55a15df73e10, L_0x55a15df73cb0, C4<0>, C4<0>;
v0x55a15d707c10_0 .net *"_s1", 0 0, L_0x55a15df73d50;  1 drivers
v0x55a15d707d10_0 .net "in0", 0 0, L_0x55a15df77030;  1 drivers
v0x55a15d707dd0_0 .net "in1", 0 0, L_0x55a15df79440;  1 drivers
v0x55a15d707ea0_0 .net "out", 0 0, L_0x55a15df73eb0;  1 drivers
v0x55a15d707f60_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d708050_0 .net "w0", 0 0, L_0x55a15df73cb0;  1 drivers
v0x55a15d708110_0 .net "w1", 0 0, L_0x55a15df73e10;  1 drivers
S_0x55a15d708250 .scope module, "mux0[30]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df74020 .functor AND 1, L_0x55a15df740c0, L_0x55a15df77360, C4<1>, C4<1>;
L_0x55a15df740c0 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df74180 .functor AND 1, L_0x55a15df79330, L_0x55a15df79530, C4<1>, C4<1>;
L_0x55a15df74220 .functor OR 1, L_0x55a15df74180, L_0x55a15df74020, C4<0>, C4<0>;
v0x55a15d7084b0_0 .net *"_s1", 0 0, L_0x55a15df740c0;  1 drivers
v0x55a15d7085b0_0 .net "in0", 0 0, L_0x55a15df77360;  1 drivers
v0x55a15d708670_0 .net "in1", 0 0, L_0x55a15df79530;  1 drivers
v0x55a15d708740_0 .net "out", 0 0, L_0x55a15df74220;  1 drivers
v0x55a15d708800_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d7088f0_0 .net "w0", 0 0, L_0x55a15df74020;  1 drivers
v0x55a15d7089b0_0 .net "w1", 0 0, L_0x55a15df74180;  1 drivers
S_0x55a15d708af0 .scope module, "mux0[31]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d6f7bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df74390 .functor AND 1, L_0x55a15df74430, L_0x55a15df77260, C4<1>, C4<1>;
L_0x55a15df74430 .functor NOT 1, L_0x55a15df79330, C4<0>, C4<0>, C4<0>;
L_0x55a15df744f0 .functor AND 1, L_0x55a15df79330, L_0x55a15df79240, C4<1>, C4<1>;
L_0x55a15df74590 .functor OR 1, L_0x55a15df744f0, L_0x55a15df74390, C4<0>, C4<0>;
v0x55a15d708d50_0 .net *"_s1", 0 0, L_0x55a15df74430;  1 drivers
v0x55a15d708e50_0 .net "in0", 0 0, L_0x55a15df77260;  1 drivers
v0x55a15d708f10_0 .net "in1", 0 0, L_0x55a15df79240;  1 drivers
v0x55a15d708fe0_0 .net "out", 0 0, L_0x55a15df74590;  1 drivers
v0x55a15d7090a0_0 .net "s0", 0 0, L_0x55a15df79330;  alias, 1 drivers
v0x55a15d709190_0 .net "w0", 0 0, L_0x55a15df74390;  1 drivers
v0x55a15d709250_0 .net "w1", 0 0, L_0x55a15df744f0;  1 drivers
S_0x55a15d709b80 .scope module, "mux1" "MUX2X1_32BIT" 51 20, 14 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 32 "in0"
    .port_info 3 /INPUT 32 "in1"
L_0x7f555abed258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a15d71b300_0 .net "in0", 31 0, L_0x7f555abed258;  1 drivers
L_0x7f555abed2a0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55a15d71b400_0 .net "in1", 31 0, L_0x7f555abed2a0;  1 drivers
v0x55a15d71b4e0_0 .net "out", 31 0, L_0x55a15df7f920;  alias, 1 drivers
v0x55a15d71b5b0_0 .net "s0", 0 0, L_0x55a15df84330;  1 drivers
LS_0x55a15df7f920_0_0 .concat [ 1 1 1 1], L_0x55a15df798f0, L_0x55a15df79ba0, L_0x55a15df79e50, L_0x55a15df7a100;
LS_0x55a15df7f920_0_4 .concat [ 1 1 1 1], L_0x55a15df7a3b0, L_0x55a15df7a660, L_0x55a15df7a910, L_0x55a15df7abc0;
LS_0x55a15df7f920_0_8 .concat [ 1 1 1 1], L_0x55a15df7ae70, L_0x55a15df7b120, L_0x55a15df7b3d0, L_0x55a15df7b680;
LS_0x55a15df7f920_0_12 .concat [ 1 1 1 1], L_0x55a15df7b930, L_0x55a15df7bbe0, L_0x55a15df7be90, L_0x55a15df760c0;
LS_0x55a15df7f920_0_16 .concat [ 1 1 1 1], L_0x55a15df7cb40, L_0x55a15df7cdf0, L_0x55a15df7d0a0, L_0x55a15df7d350;
LS_0x55a15df7f920_0_20 .concat [ 1 1 1 1], L_0x55a15df7d600, L_0x55a15df7d8b0, L_0x55a15df7db60, L_0x55a15df7de10;
LS_0x55a15df7f920_0_24 .concat [ 1 1 1 1], L_0x55a15df7e0c0, L_0x55a15df7e370, L_0x55a15df7e680, L_0x55a15df7e9f0;
LS_0x55a15df7f920_0_28 .concat [ 1 1 1 1], L_0x55a15df7ed60, L_0x55a15df7f0d0, L_0x55a15df7f440, L_0x55a15df7f7b0;
LS_0x55a15df7f920_1_0 .concat [ 4 4 4 4], LS_0x55a15df7f920_0_0, LS_0x55a15df7f920_0_4, LS_0x55a15df7f920_0_8, LS_0x55a15df7f920_0_12;
LS_0x55a15df7f920_1_4 .concat [ 4 4 4 4], LS_0x55a15df7f920_0_16, LS_0x55a15df7f920_0_20, LS_0x55a15df7f920_0_24, LS_0x55a15df7f920_0_28;
L_0x55a15df7f920 .concat [ 16 16 0 0], LS_0x55a15df7f920_1_0, LS_0x55a15df7f920_1_4;
L_0x55a15df803c0 .part L_0x7f555abed258, 0, 1;
L_0x55a15df804b0 .part L_0x7f555abed258, 1, 1;
L_0x55a15df805f0 .part L_0x7f555abed258, 2, 1;
L_0x55a15df806e0 .part L_0x7f555abed258, 3, 1;
L_0x55a15df807d0 .part L_0x7f555abed258, 4, 1;
L_0x55a15df80870 .part L_0x7f555abed258, 5, 1;
L_0x55a15df80960 .part L_0x7f555abed258, 6, 1;
L_0x55a15df80aa0 .part L_0x7f555abed258, 7, 1;
L_0x55a15df80b90 .part L_0x7f555abed258, 8, 1;
L_0x55a15df80ce0 .part L_0x7f555abed258, 9, 1;
L_0x55a15df80d80 .part L_0x7f555abed258, 10, 1;
L_0x55a15df80ee0 .part L_0x7f555abed258, 11, 1;
L_0x55a15df80fd0 .part L_0x7f555abed258, 12, 1;
L_0x55a15df81140 .part L_0x7f555abed258, 13, 1;
L_0x55a15df81230 .part L_0x7f555abed258, 14, 1;
L_0x55a15df813b0 .part L_0x7f555abed258, 15, 1;
L_0x55a15df814a0 .part L_0x7f555abed258, 16, 1;
L_0x55a15df81630 .part L_0x7f555abed258, 17, 1;
L_0x55a15df81720 .part L_0x7f555abed258, 18, 1;
L_0x55a15df81590 .part L_0x7f555abed258, 19, 1;
L_0x55a15df81910 .part L_0x7f555abed258, 20, 1;
L_0x55a15df81810 .part L_0x7f555abed258, 21, 1;
L_0x55a15df81b10 .part L_0x7f555abed258, 22, 1;
L_0x55a15df81a00 .part L_0x7f555abed258, 23, 1;
L_0x55a15df81d20 .part L_0x7f555abed258, 24, 1;
L_0x55a15df81c00 .part L_0x7f555abed258, 25, 1;
L_0x55a15df81f40 .part L_0x7f555abed258, 26, 1;
L_0x55a15df81e10 .part L_0x7f555abed258, 27, 1;
L_0x55a15df82170 .part L_0x7f555abed258, 28, 1;
L_0x55a15df82030 .part L_0x7f555abed258, 29, 1;
L_0x55a15df82360 .part L_0x7f555abed258, 30, 1;
L_0x55a15df82260 .part L_0x7f555abed258, 31, 1;
L_0x55a15df82560 .part L_0x7f555abed2a0, 0, 1;
L_0x55a15df82770 .part L_0x7f555abed2a0, 1, 1;
L_0x55a15df828b0 .part L_0x7f555abed2a0, 2, 1;
L_0x55a15df82650 .part L_0x7f555abed2a0, 3, 1;
L_0x55a15df82ad0 .part L_0x7f555abed2a0, 4, 1;
L_0x55a15df829a0 .part L_0x7f555abed2a0, 5, 1;
L_0x55a15df82cb0 .part L_0x7f555abed2a0, 6, 1;
L_0x55a15df82b70 .part L_0x7f555abed2a0, 7, 1;
L_0x55a15df82ef0 .part L_0x7f555abed2a0, 8, 1;
L_0x55a15df82da0 .part L_0x7f555abed2a0, 9, 1;
L_0x55a15df830f0 .part L_0x7f555abed2a0, 10, 1;
L_0x55a15df82f90 .part L_0x7f555abed2a0, 11, 1;
L_0x55a15df83300 .part L_0x7f555abed2a0, 12, 1;
L_0x55a15df83190 .part L_0x7f555abed2a0, 13, 1;
L_0x55a15df83520 .part L_0x7f555abed2a0, 14, 1;
L_0x55a15df833a0 .part L_0x7f555abed2a0, 15, 1;
L_0x55a15df83750 .part L_0x7f555abed2a0, 16, 1;
L_0x55a15df835c0 .part L_0x7f555abed2a0, 17, 1;
L_0x55a15df836b0 .part L_0x7f555abed2a0, 18, 1;
L_0x55a15df837f0 .part L_0x7f555abed2a0, 19, 1;
L_0x55a15df838e0 .part L_0x7f555abed2a0, 20, 1;
L_0x55a15df839e0 .part L_0x7f555abed2a0, 21, 1;
L_0x55a15df83ad0 .part L_0x7f555abed2a0, 22, 1;
L_0x55a15df83be0 .part L_0x7f555abed2a0, 23, 1;
L_0x55a15df83cd0 .part L_0x7f555abed2a0, 24, 1;
L_0x55a15df83df0 .part L_0x7f555abed2a0, 25, 1;
L_0x55a15df83ee0 .part L_0x7f555abed2a0, 26, 1;
L_0x55a15df84010 .part L_0x7f555abed2a0, 27, 1;
L_0x55a15df84100 .part L_0x7f555abed2a0, 28, 1;
L_0x55a15df84440 .part L_0x7f555abed2a0, 29, 1;
L_0x55a15df84530 .part L_0x7f555abed2a0, 30, 1;
L_0x55a15df84240 .part L_0x7f555abed2a0, 31, 1;
S_0x55a15d709dc0 .scope module, "mux0[0]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df75e70 .functor AND 1, L_0x55a15df793d0, L_0x55a15df803c0, C4<1>, C4<1>;
L_0x55a15df793d0 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df79880 .functor AND 1, L_0x55a15df84330, L_0x55a15df82560, C4<1>, C4<1>;
L_0x55a15df798f0 .functor OR 1, L_0x55a15df79880, L_0x55a15df75e70, C4<0>, C4<0>;
v0x55a15d70a070_0 .net *"_s1", 0 0, L_0x55a15df793d0;  1 drivers
v0x55a15d70a170_0 .net "in0", 0 0, L_0x55a15df803c0;  1 drivers
v0x55a15d70a230_0 .net "in1", 0 0, L_0x55a15df82560;  1 drivers
v0x55a15d70a300_0 .net "out", 0 0, L_0x55a15df798f0;  1 drivers
v0x55a15d70a3c0_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d70a4d0_0 .net "w0", 0 0, L_0x55a15df75e70;  1 drivers
v0x55a15d70a590_0 .net "w1", 0 0, L_0x55a15df79880;  1 drivers
S_0x55a15d70a6d0 .scope module, "mux0[1]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df79a00 .functor AND 1, L_0x55a15df79a70, L_0x55a15df804b0, C4<1>, C4<1>;
L_0x55a15df79a70 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df79b30 .functor AND 1, L_0x55a15df84330, L_0x55a15df82770, C4<1>, C4<1>;
L_0x55a15df79ba0 .functor OR 1, L_0x55a15df79b30, L_0x55a15df79a00, C4<0>, C4<0>;
v0x55a15d70a950_0 .net *"_s1", 0 0, L_0x55a15df79a70;  1 drivers
v0x55a15d70aa30_0 .net "in0", 0 0, L_0x55a15df804b0;  1 drivers
v0x55a15d70aaf0_0 .net "in1", 0 0, L_0x55a15df82770;  1 drivers
v0x55a15d70abc0_0 .net "out", 0 0, L_0x55a15df79ba0;  1 drivers
v0x55a15d70ac80_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d70ad70_0 .net "w0", 0 0, L_0x55a15df79a00;  1 drivers
v0x55a15d70ae10_0 .net "w1", 0 0, L_0x55a15df79b30;  1 drivers
S_0x55a15d70af80 .scope module, "mux0[2]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df79cb0 .functor AND 1, L_0x55a15df79d20, L_0x55a15df805f0, C4<1>, C4<1>;
L_0x55a15df79d20 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df79de0 .functor AND 1, L_0x55a15df84330, L_0x55a15df828b0, C4<1>, C4<1>;
L_0x55a15df79e50 .functor OR 1, L_0x55a15df79de0, L_0x55a15df79cb0, C4<0>, C4<0>;
v0x55a15d70b210_0 .net *"_s1", 0 0, L_0x55a15df79d20;  1 drivers
v0x55a15d70b2f0_0 .net "in0", 0 0, L_0x55a15df805f0;  1 drivers
v0x55a15d70b3b0_0 .net "in1", 0 0, L_0x55a15df828b0;  1 drivers
v0x55a15d70b480_0 .net "out", 0 0, L_0x55a15df79e50;  1 drivers
v0x55a15d70b540_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d70b680_0 .net "w0", 0 0, L_0x55a15df79cb0;  1 drivers
v0x55a15d70b740_0 .net "w1", 0 0, L_0x55a15df79de0;  1 drivers
S_0x55a15d70b880 .scope module, "mux0[3]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df79f60 .functor AND 1, L_0x55a15df79fd0, L_0x55a15df806e0, C4<1>, C4<1>;
L_0x55a15df79fd0 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7a090 .functor AND 1, L_0x55a15df84330, L_0x55a15df82650, C4<1>, C4<1>;
L_0x55a15df7a100 .functor OR 1, L_0x55a15df7a090, L_0x55a15df79f60, C4<0>, C4<0>;
v0x55a15d70bae0_0 .net *"_s1", 0 0, L_0x55a15df79fd0;  1 drivers
v0x55a15d70bbe0_0 .net "in0", 0 0, L_0x55a15df806e0;  1 drivers
v0x55a15d70bca0_0 .net "in1", 0 0, L_0x55a15df82650;  1 drivers
v0x55a15d70bd40_0 .net "out", 0 0, L_0x55a15df7a100;  1 drivers
v0x55a15d70be00_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d70bef0_0 .net "w0", 0 0, L_0x55a15df79f60;  1 drivers
v0x55a15d70bfb0_0 .net "w1", 0 0, L_0x55a15df7a090;  1 drivers
S_0x55a15d70c0f0 .scope module, "mux0[4]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7a210 .functor AND 1, L_0x55a15df7a280, L_0x55a15df807d0, C4<1>, C4<1>;
L_0x55a15df7a280 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7a340 .functor AND 1, L_0x55a15df84330, L_0x55a15df82ad0, C4<1>, C4<1>;
L_0x55a15df7a3b0 .functor OR 1, L_0x55a15df7a340, L_0x55a15df7a210, C4<0>, C4<0>;
v0x55a15d70c3a0_0 .net *"_s1", 0 0, L_0x55a15df7a280;  1 drivers
v0x55a15d70c4a0_0 .net "in0", 0 0, L_0x55a15df807d0;  1 drivers
v0x55a15d70c560_0 .net "in1", 0 0, L_0x55a15df82ad0;  1 drivers
v0x55a15d70c600_0 .net "out", 0 0, L_0x55a15df7a3b0;  1 drivers
v0x55a15d70c6c0_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d70c7b0_0 .net "w0", 0 0, L_0x55a15df7a210;  1 drivers
v0x55a15d70c870_0 .net "w1", 0 0, L_0x55a15df7a340;  1 drivers
S_0x55a15d70c9b0 .scope module, "mux0[5]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7a4c0 .functor AND 1, L_0x55a15df7a530, L_0x55a15df80870, C4<1>, C4<1>;
L_0x55a15df7a530 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7a5f0 .functor AND 1, L_0x55a15df84330, L_0x55a15df829a0, C4<1>, C4<1>;
L_0x55a15df7a660 .functor OR 1, L_0x55a15df7a5f0, L_0x55a15df7a4c0, C4<0>, C4<0>;
v0x55a15d70cbc0_0 .net *"_s1", 0 0, L_0x55a15df7a530;  1 drivers
v0x55a15d70ccc0_0 .net "in0", 0 0, L_0x55a15df80870;  1 drivers
v0x55a15d70cd80_0 .net "in1", 0 0, L_0x55a15df829a0;  1 drivers
v0x55a15d70ce50_0 .net "out", 0 0, L_0x55a15df7a660;  1 drivers
v0x55a15d70cf10_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d70d000_0 .net "w0", 0 0, L_0x55a15df7a4c0;  1 drivers
v0x55a15d70d0c0_0 .net "w1", 0 0, L_0x55a15df7a5f0;  1 drivers
S_0x55a15d70d200 .scope module, "mux0[6]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7a770 .functor AND 1, L_0x55a15df7a7e0, L_0x55a15df80960, C4<1>, C4<1>;
L_0x55a15df7a7e0 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7a8a0 .functor AND 1, L_0x55a15df84330, L_0x55a15df82cb0, C4<1>, C4<1>;
L_0x55a15df7a910 .functor OR 1, L_0x55a15df7a8a0, L_0x55a15df7a770, C4<0>, C4<0>;
v0x55a15d70d460_0 .net *"_s1", 0 0, L_0x55a15df7a7e0;  1 drivers
v0x55a15d70d560_0 .net "in0", 0 0, L_0x55a15df80960;  1 drivers
v0x55a15d70d620_0 .net "in1", 0 0, L_0x55a15df82cb0;  1 drivers
v0x55a15d70d6f0_0 .net "out", 0 0, L_0x55a15df7a910;  1 drivers
v0x55a15d70d7b0_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d70d8a0_0 .net "w0", 0 0, L_0x55a15df7a770;  1 drivers
v0x55a15d70d960_0 .net "w1", 0 0, L_0x55a15df7a8a0;  1 drivers
S_0x55a15d70daa0 .scope module, "mux0[7]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7aa20 .functor AND 1, L_0x55a15df7aa90, L_0x55a15df80aa0, C4<1>, C4<1>;
L_0x55a15df7aa90 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7ab50 .functor AND 1, L_0x55a15df84330, L_0x55a15df82b70, C4<1>, C4<1>;
L_0x55a15df7abc0 .functor OR 1, L_0x55a15df7ab50, L_0x55a15df7aa20, C4<0>, C4<0>;
v0x55a15d70dd00_0 .net *"_s1", 0 0, L_0x55a15df7aa90;  1 drivers
v0x55a15d70de00_0 .net "in0", 0 0, L_0x55a15df80aa0;  1 drivers
v0x55a15d70dec0_0 .net "in1", 0 0, L_0x55a15df82b70;  1 drivers
v0x55a15d70df90_0 .net "out", 0 0, L_0x55a15df7abc0;  1 drivers
v0x55a15d70e050_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d70e140_0 .net "w0", 0 0, L_0x55a15df7aa20;  1 drivers
v0x55a15d70e200_0 .net "w1", 0 0, L_0x55a15df7ab50;  1 drivers
S_0x55a15d70e340 .scope module, "mux0[8]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7acd0 .functor AND 1, L_0x55a15df7ad40, L_0x55a15df80b90, C4<1>, C4<1>;
L_0x55a15df7ad40 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7ae00 .functor AND 1, L_0x55a15df84330, L_0x55a15df82ef0, C4<1>, C4<1>;
L_0x55a15df7ae70 .functor OR 1, L_0x55a15df7ae00, L_0x55a15df7acd0, C4<0>, C4<0>;
v0x55a15d70e5a0_0 .net *"_s1", 0 0, L_0x55a15df7ad40;  1 drivers
v0x55a15d70e6a0_0 .net "in0", 0 0, L_0x55a15df80b90;  1 drivers
v0x55a15d70e760_0 .net "in1", 0 0, L_0x55a15df82ef0;  1 drivers
v0x55a15d70e830_0 .net "out", 0 0, L_0x55a15df7ae70;  1 drivers
v0x55a15d70e8f0_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d70e990_0 .net "w0", 0 0, L_0x55a15df7acd0;  1 drivers
v0x55a15d70ea50_0 .net "w1", 0 0, L_0x55a15df7ae00;  1 drivers
S_0x55a15d70eb90 .scope module, "mux0[9]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7af80 .functor AND 1, L_0x55a15df7aff0, L_0x55a15df80ce0, C4<1>, C4<1>;
L_0x55a15df7aff0 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7b0b0 .functor AND 1, L_0x55a15df84330, L_0x55a15df82da0, C4<1>, C4<1>;
L_0x55a15df7b120 .functor OR 1, L_0x55a15df7b0b0, L_0x55a15df7af80, C4<0>, C4<0>;
v0x55a15d70edf0_0 .net *"_s1", 0 0, L_0x55a15df7aff0;  1 drivers
v0x55a15d70eef0_0 .net "in0", 0 0, L_0x55a15df80ce0;  1 drivers
v0x55a15d70efb0_0 .net "in1", 0 0, L_0x55a15df82da0;  1 drivers
v0x55a15d70f080_0 .net "out", 0 0, L_0x55a15df7b120;  1 drivers
v0x55a15d70f140_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d70f230_0 .net "w0", 0 0, L_0x55a15df7af80;  1 drivers
v0x55a15d70f2f0_0 .net "w1", 0 0, L_0x55a15df7b0b0;  1 drivers
S_0x55a15d70f430 .scope module, "mux0[10]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7b230 .functor AND 1, L_0x55a15df7b2a0, L_0x55a15df80d80, C4<1>, C4<1>;
L_0x55a15df7b2a0 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7b360 .functor AND 1, L_0x55a15df84330, L_0x55a15df830f0, C4<1>, C4<1>;
L_0x55a15df7b3d0 .functor OR 1, L_0x55a15df7b360, L_0x55a15df7b230, C4<0>, C4<0>;
v0x55a15d70f690_0 .net *"_s1", 0 0, L_0x55a15df7b2a0;  1 drivers
v0x55a15d70f790_0 .net "in0", 0 0, L_0x55a15df80d80;  1 drivers
v0x55a15d70f850_0 .net "in1", 0 0, L_0x55a15df830f0;  1 drivers
v0x55a15d70f920_0 .net "out", 0 0, L_0x55a15df7b3d0;  1 drivers
v0x55a15d70f9e0_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d70fad0_0 .net "w0", 0 0, L_0x55a15df7b230;  1 drivers
v0x55a15d70fb90_0 .net "w1", 0 0, L_0x55a15df7b360;  1 drivers
S_0x55a15d70fcd0 .scope module, "mux0[11]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7b4e0 .functor AND 1, L_0x55a15df7b550, L_0x55a15df80ee0, C4<1>, C4<1>;
L_0x55a15df7b550 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7b610 .functor AND 1, L_0x55a15df84330, L_0x55a15df82f90, C4<1>, C4<1>;
L_0x55a15df7b680 .functor OR 1, L_0x55a15df7b610, L_0x55a15df7b4e0, C4<0>, C4<0>;
v0x55a15d70ff30_0 .net *"_s1", 0 0, L_0x55a15df7b550;  1 drivers
v0x55a15d710030_0 .net "in0", 0 0, L_0x55a15df80ee0;  1 drivers
v0x55a15d7100f0_0 .net "in1", 0 0, L_0x55a15df82f90;  1 drivers
v0x55a15d7101c0_0 .net "out", 0 0, L_0x55a15df7b680;  1 drivers
v0x55a15d710280_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d710370_0 .net "w0", 0 0, L_0x55a15df7b4e0;  1 drivers
v0x55a15d710430_0 .net "w1", 0 0, L_0x55a15df7b610;  1 drivers
S_0x55a15d710570 .scope module, "mux0[12]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7b790 .functor AND 1, L_0x55a15df7b800, L_0x55a15df80fd0, C4<1>, C4<1>;
L_0x55a15df7b800 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7b8c0 .functor AND 1, L_0x55a15df84330, L_0x55a15df83300, C4<1>, C4<1>;
L_0x55a15df7b930 .functor OR 1, L_0x55a15df7b8c0, L_0x55a15df7b790, C4<0>, C4<0>;
v0x55a15d7107d0_0 .net *"_s1", 0 0, L_0x55a15df7b800;  1 drivers
v0x55a15d7108d0_0 .net "in0", 0 0, L_0x55a15df80fd0;  1 drivers
v0x55a15d710990_0 .net "in1", 0 0, L_0x55a15df83300;  1 drivers
v0x55a15d710a60_0 .net "out", 0 0, L_0x55a15df7b930;  1 drivers
v0x55a15d710b20_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d710c10_0 .net "w0", 0 0, L_0x55a15df7b790;  1 drivers
v0x55a15d710cd0_0 .net "w1", 0 0, L_0x55a15df7b8c0;  1 drivers
S_0x55a15d710e10 .scope module, "mux0[13]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7ba40 .functor AND 1, L_0x55a15df7bab0, L_0x55a15df81140, C4<1>, C4<1>;
L_0x55a15df7bab0 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7bb70 .functor AND 1, L_0x55a15df84330, L_0x55a15df83190, C4<1>, C4<1>;
L_0x55a15df7bbe0 .functor OR 1, L_0x55a15df7bb70, L_0x55a15df7ba40, C4<0>, C4<0>;
v0x55a15d711070_0 .net *"_s1", 0 0, L_0x55a15df7bab0;  1 drivers
v0x55a15d711170_0 .net "in0", 0 0, L_0x55a15df81140;  1 drivers
v0x55a15d711230_0 .net "in1", 0 0, L_0x55a15df83190;  1 drivers
v0x55a15d711300_0 .net "out", 0 0, L_0x55a15df7bbe0;  1 drivers
v0x55a15d7113c0_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d7114b0_0 .net "w0", 0 0, L_0x55a15df7ba40;  1 drivers
v0x55a15d711570_0 .net "w1", 0 0, L_0x55a15df7bb70;  1 drivers
S_0x55a15d7116b0 .scope module, "mux0[14]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7bcf0 .functor AND 1, L_0x55a15df7bd60, L_0x55a15df81230, C4<1>, C4<1>;
L_0x55a15df7bd60 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7be20 .functor AND 1, L_0x55a15df84330, L_0x55a15df83520, C4<1>, C4<1>;
L_0x55a15df7be90 .functor OR 1, L_0x55a15df7be20, L_0x55a15df7bcf0, C4<0>, C4<0>;
v0x55a15d711910_0 .net *"_s1", 0 0, L_0x55a15df7bd60;  1 drivers
v0x55a15d711a10_0 .net "in0", 0 0, L_0x55a15df81230;  1 drivers
v0x55a15d711ad0_0 .net "in1", 0 0, L_0x55a15df83520;  1 drivers
v0x55a15d711ba0_0 .net "out", 0 0, L_0x55a15df7be90;  1 drivers
v0x55a15d711c60_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d711d50_0 .net "w0", 0 0, L_0x55a15df7bcf0;  1 drivers
v0x55a15d711e10_0 .net "w1", 0 0, L_0x55a15df7be20;  1 drivers
S_0x55a15d711f50 .scope module, "mux0[15]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7bfa0 .functor AND 1, L_0x55a15df7c010, L_0x55a15df813b0, C4<1>, C4<1>;
L_0x55a15df7c010 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7c0d0 .functor AND 1, L_0x55a15df84330, L_0x55a15df833a0, C4<1>, C4<1>;
L_0x55a15df760c0 .functor OR 1, L_0x55a15df7c0d0, L_0x55a15df7bfa0, C4<0>, C4<0>;
v0x55a15d7121b0_0 .net *"_s1", 0 0, L_0x55a15df7c010;  1 drivers
v0x55a15d7122b0_0 .net "in0", 0 0, L_0x55a15df813b0;  1 drivers
v0x55a15d712370_0 .net "in1", 0 0, L_0x55a15df833a0;  1 drivers
v0x55a15d712440_0 .net "out", 0 0, L_0x55a15df760c0;  1 drivers
v0x55a15d712500_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d7125f0_0 .net "w0", 0 0, L_0x55a15df7bfa0;  1 drivers
v0x55a15d7126b0_0 .net "w1", 0 0, L_0x55a15df7c0d0;  1 drivers
S_0x55a15d7127f0 .scope module, "mux0[16]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7c9a0 .functor AND 1, L_0x55a15df7ca10, L_0x55a15df814a0, C4<1>, C4<1>;
L_0x55a15df7ca10 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7cad0 .functor AND 1, L_0x55a15df84330, L_0x55a15df83750, C4<1>, C4<1>;
L_0x55a15df7cb40 .functor OR 1, L_0x55a15df7cad0, L_0x55a15df7c9a0, C4<0>, C4<0>;
v0x55a15d712b60_0 .net *"_s1", 0 0, L_0x55a15df7ca10;  1 drivers
v0x55a15d712c60_0 .net "in0", 0 0, L_0x55a15df814a0;  1 drivers
v0x55a15d712d20_0 .net "in1", 0 0, L_0x55a15df83750;  1 drivers
v0x55a15d712df0_0 .net "out", 0 0, L_0x55a15df7cb40;  1 drivers
v0x55a15d712eb0_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d712fa0_0 .net "w0", 0 0, L_0x55a15df7c9a0;  1 drivers
v0x55a15d713060_0 .net "w1", 0 0, L_0x55a15df7cad0;  1 drivers
S_0x55a15d7131a0 .scope module, "mux0[17]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7cc50 .functor AND 1, L_0x55a15df7ccc0, L_0x55a15df81630, C4<1>, C4<1>;
L_0x55a15df7ccc0 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7cd80 .functor AND 1, L_0x55a15df84330, L_0x55a15df835c0, C4<1>, C4<1>;
L_0x55a15df7cdf0 .functor OR 1, L_0x55a15df7cd80, L_0x55a15df7cc50, C4<0>, C4<0>;
v0x55a15d713400_0 .net *"_s1", 0 0, L_0x55a15df7ccc0;  1 drivers
v0x55a15d713500_0 .net "in0", 0 0, L_0x55a15df81630;  1 drivers
v0x55a15d7135c0_0 .net "in1", 0 0, L_0x55a15df835c0;  1 drivers
v0x55a15d713690_0 .net "out", 0 0, L_0x55a15df7cdf0;  1 drivers
v0x55a15d713750_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d713840_0 .net "w0", 0 0, L_0x55a15df7cc50;  1 drivers
v0x55a15d713900_0 .net "w1", 0 0, L_0x55a15df7cd80;  1 drivers
S_0x55a15d713a40 .scope module, "mux0[18]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7cf00 .functor AND 1, L_0x55a15df7cf70, L_0x55a15df81720, C4<1>, C4<1>;
L_0x55a15df7cf70 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7d030 .functor AND 1, L_0x55a15df84330, L_0x55a15df836b0, C4<1>, C4<1>;
L_0x55a15df7d0a0 .functor OR 1, L_0x55a15df7d030, L_0x55a15df7cf00, C4<0>, C4<0>;
v0x55a15d713ca0_0 .net *"_s1", 0 0, L_0x55a15df7cf70;  1 drivers
v0x55a15d713da0_0 .net "in0", 0 0, L_0x55a15df81720;  1 drivers
v0x55a15d713e60_0 .net "in1", 0 0, L_0x55a15df836b0;  1 drivers
v0x55a15d713f30_0 .net "out", 0 0, L_0x55a15df7d0a0;  1 drivers
v0x55a15d713ff0_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d7140e0_0 .net "w0", 0 0, L_0x55a15df7cf00;  1 drivers
v0x55a15d7141a0_0 .net "w1", 0 0, L_0x55a15df7d030;  1 drivers
S_0x55a15d7142e0 .scope module, "mux0[19]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7d1b0 .functor AND 1, L_0x55a15df7d220, L_0x55a15df81590, C4<1>, C4<1>;
L_0x55a15df7d220 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7d2e0 .functor AND 1, L_0x55a15df84330, L_0x55a15df837f0, C4<1>, C4<1>;
L_0x55a15df7d350 .functor OR 1, L_0x55a15df7d2e0, L_0x55a15df7d1b0, C4<0>, C4<0>;
v0x55a15d714540_0 .net *"_s1", 0 0, L_0x55a15df7d220;  1 drivers
v0x55a15d714640_0 .net "in0", 0 0, L_0x55a15df81590;  1 drivers
v0x55a15d714700_0 .net "in1", 0 0, L_0x55a15df837f0;  1 drivers
v0x55a15d7147d0_0 .net "out", 0 0, L_0x55a15df7d350;  1 drivers
v0x55a15d714890_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d714980_0 .net "w0", 0 0, L_0x55a15df7d1b0;  1 drivers
v0x55a15d714a40_0 .net "w1", 0 0, L_0x55a15df7d2e0;  1 drivers
S_0x55a15d714b80 .scope module, "mux0[20]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7d460 .functor AND 1, L_0x55a15df7d4d0, L_0x55a15df81910, C4<1>, C4<1>;
L_0x55a15df7d4d0 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7d590 .functor AND 1, L_0x55a15df84330, L_0x55a15df838e0, C4<1>, C4<1>;
L_0x55a15df7d600 .functor OR 1, L_0x55a15df7d590, L_0x55a15df7d460, C4<0>, C4<0>;
v0x55a15d714de0_0 .net *"_s1", 0 0, L_0x55a15df7d4d0;  1 drivers
v0x55a15d714ee0_0 .net "in0", 0 0, L_0x55a15df81910;  1 drivers
v0x55a15d714fa0_0 .net "in1", 0 0, L_0x55a15df838e0;  1 drivers
v0x55a15d715070_0 .net "out", 0 0, L_0x55a15df7d600;  1 drivers
v0x55a15d715130_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d715220_0 .net "w0", 0 0, L_0x55a15df7d460;  1 drivers
v0x55a15d7152e0_0 .net "w1", 0 0, L_0x55a15df7d590;  1 drivers
S_0x55a15d715420 .scope module, "mux0[21]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7d710 .functor AND 1, L_0x55a15df7d780, L_0x55a15df81810, C4<1>, C4<1>;
L_0x55a15df7d780 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7d840 .functor AND 1, L_0x55a15df84330, L_0x55a15df839e0, C4<1>, C4<1>;
L_0x55a15df7d8b0 .functor OR 1, L_0x55a15df7d840, L_0x55a15df7d710, C4<0>, C4<0>;
v0x55a15d715680_0 .net *"_s1", 0 0, L_0x55a15df7d780;  1 drivers
v0x55a15d715780_0 .net "in0", 0 0, L_0x55a15df81810;  1 drivers
v0x55a15d715840_0 .net "in1", 0 0, L_0x55a15df839e0;  1 drivers
v0x55a15d715910_0 .net "out", 0 0, L_0x55a15df7d8b0;  1 drivers
v0x55a15d7159d0_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d715ac0_0 .net "w0", 0 0, L_0x55a15df7d710;  1 drivers
v0x55a15d715b80_0 .net "w1", 0 0, L_0x55a15df7d840;  1 drivers
S_0x55a15d715cc0 .scope module, "mux0[22]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7d9c0 .functor AND 1, L_0x55a15df7da30, L_0x55a15df81b10, C4<1>, C4<1>;
L_0x55a15df7da30 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7daf0 .functor AND 1, L_0x55a15df84330, L_0x55a15df83ad0, C4<1>, C4<1>;
L_0x55a15df7db60 .functor OR 1, L_0x55a15df7daf0, L_0x55a15df7d9c0, C4<0>, C4<0>;
v0x55a15d715f20_0 .net *"_s1", 0 0, L_0x55a15df7da30;  1 drivers
v0x55a15d716020_0 .net "in0", 0 0, L_0x55a15df81b10;  1 drivers
v0x55a15d7160e0_0 .net "in1", 0 0, L_0x55a15df83ad0;  1 drivers
v0x55a15d7161b0_0 .net "out", 0 0, L_0x55a15df7db60;  1 drivers
v0x55a15d716270_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d716360_0 .net "w0", 0 0, L_0x55a15df7d9c0;  1 drivers
v0x55a15d716420_0 .net "w1", 0 0, L_0x55a15df7daf0;  1 drivers
S_0x55a15d716560 .scope module, "mux0[23]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7dc70 .functor AND 1, L_0x55a15df7dce0, L_0x55a15df81a00, C4<1>, C4<1>;
L_0x55a15df7dce0 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7dda0 .functor AND 1, L_0x55a15df84330, L_0x55a15df83be0, C4<1>, C4<1>;
L_0x55a15df7de10 .functor OR 1, L_0x55a15df7dda0, L_0x55a15df7dc70, C4<0>, C4<0>;
v0x55a15d7167c0_0 .net *"_s1", 0 0, L_0x55a15df7dce0;  1 drivers
v0x55a15d7168c0_0 .net "in0", 0 0, L_0x55a15df81a00;  1 drivers
v0x55a15d716980_0 .net "in1", 0 0, L_0x55a15df83be0;  1 drivers
v0x55a15d716a50_0 .net "out", 0 0, L_0x55a15df7de10;  1 drivers
v0x55a15d716b10_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d716c00_0 .net "w0", 0 0, L_0x55a15df7dc70;  1 drivers
v0x55a15d716cc0_0 .net "w1", 0 0, L_0x55a15df7dda0;  1 drivers
S_0x55a15d716e00 .scope module, "mux0[24]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7df20 .functor AND 1, L_0x55a15df7df90, L_0x55a15df81d20, C4<1>, C4<1>;
L_0x55a15df7df90 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7e050 .functor AND 1, L_0x55a15df84330, L_0x55a15df83cd0, C4<1>, C4<1>;
L_0x55a15df7e0c0 .functor OR 1, L_0x55a15df7e050, L_0x55a15df7df20, C4<0>, C4<0>;
v0x55a15d717060_0 .net *"_s1", 0 0, L_0x55a15df7df90;  1 drivers
v0x55a15d717160_0 .net "in0", 0 0, L_0x55a15df81d20;  1 drivers
v0x55a15d717220_0 .net "in1", 0 0, L_0x55a15df83cd0;  1 drivers
v0x55a15d7172f0_0 .net "out", 0 0, L_0x55a15df7e0c0;  1 drivers
v0x55a15d7173b0_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d7174a0_0 .net "w0", 0 0, L_0x55a15df7df20;  1 drivers
v0x55a15d717560_0 .net "w1", 0 0, L_0x55a15df7e050;  1 drivers
S_0x55a15d7176a0 .scope module, "mux0[25]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7e1d0 .functor AND 1, L_0x55a15df7e240, L_0x55a15df81c00, C4<1>, C4<1>;
L_0x55a15df7e240 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7e300 .functor AND 1, L_0x55a15df84330, L_0x55a15df83df0, C4<1>, C4<1>;
L_0x55a15df7e370 .functor OR 1, L_0x55a15df7e300, L_0x55a15df7e1d0, C4<0>, C4<0>;
v0x55a15d717900_0 .net *"_s1", 0 0, L_0x55a15df7e240;  1 drivers
v0x55a15d717a00_0 .net "in0", 0 0, L_0x55a15df81c00;  1 drivers
v0x55a15d717ac0_0 .net "in1", 0 0, L_0x55a15df83df0;  1 drivers
v0x55a15d717b90_0 .net "out", 0 0, L_0x55a15df7e370;  1 drivers
v0x55a15d717c50_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d717d40_0 .net "w0", 0 0, L_0x55a15df7e1d0;  1 drivers
v0x55a15d717e00_0 .net "w1", 0 0, L_0x55a15df7e300;  1 drivers
S_0x55a15d717f40 .scope module, "mux0[26]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7e480 .functor AND 1, L_0x55a15df7e520, L_0x55a15df81f40, C4<1>, C4<1>;
L_0x55a15df7e520 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7e5e0 .functor AND 1, L_0x55a15df84330, L_0x55a15df83ee0, C4<1>, C4<1>;
L_0x55a15df7e680 .functor OR 1, L_0x55a15df7e5e0, L_0x55a15df7e480, C4<0>, C4<0>;
v0x55a15d7181a0_0 .net *"_s1", 0 0, L_0x55a15df7e520;  1 drivers
v0x55a15d7182a0_0 .net "in0", 0 0, L_0x55a15df81f40;  1 drivers
v0x55a15d718360_0 .net "in1", 0 0, L_0x55a15df83ee0;  1 drivers
v0x55a15d718430_0 .net "out", 0 0, L_0x55a15df7e680;  1 drivers
v0x55a15d7184f0_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d7185e0_0 .net "w0", 0 0, L_0x55a15df7e480;  1 drivers
v0x55a15d7186a0_0 .net "w1", 0 0, L_0x55a15df7e5e0;  1 drivers
S_0x55a15d7187e0 .scope module, "mux0[27]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7e7f0 .functor AND 1, L_0x55a15df7e890, L_0x55a15df81e10, C4<1>, C4<1>;
L_0x55a15df7e890 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7e950 .functor AND 1, L_0x55a15df84330, L_0x55a15df84010, C4<1>, C4<1>;
L_0x55a15df7e9f0 .functor OR 1, L_0x55a15df7e950, L_0x55a15df7e7f0, C4<0>, C4<0>;
v0x55a15d718a40_0 .net *"_s1", 0 0, L_0x55a15df7e890;  1 drivers
v0x55a15d718b40_0 .net "in0", 0 0, L_0x55a15df81e10;  1 drivers
v0x55a15d718c00_0 .net "in1", 0 0, L_0x55a15df84010;  1 drivers
v0x55a15d718cd0_0 .net "out", 0 0, L_0x55a15df7e9f0;  1 drivers
v0x55a15d718d90_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d718e80_0 .net "w0", 0 0, L_0x55a15df7e7f0;  1 drivers
v0x55a15d718f40_0 .net "w1", 0 0, L_0x55a15df7e950;  1 drivers
S_0x55a15d719080 .scope module, "mux0[28]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7eb60 .functor AND 1, L_0x55a15df7ec00, L_0x55a15df82170, C4<1>, C4<1>;
L_0x55a15df7ec00 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7ecc0 .functor AND 1, L_0x55a15df84330, L_0x55a15df84100, C4<1>, C4<1>;
L_0x55a15df7ed60 .functor OR 1, L_0x55a15df7ecc0, L_0x55a15df7eb60, C4<0>, C4<0>;
v0x55a15d7192e0_0 .net *"_s1", 0 0, L_0x55a15df7ec00;  1 drivers
v0x55a15d7193e0_0 .net "in0", 0 0, L_0x55a15df82170;  1 drivers
v0x55a15d7194a0_0 .net "in1", 0 0, L_0x55a15df84100;  1 drivers
v0x55a15d719570_0 .net "out", 0 0, L_0x55a15df7ed60;  1 drivers
v0x55a15d719630_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d719720_0 .net "w0", 0 0, L_0x55a15df7eb60;  1 drivers
v0x55a15d7197e0_0 .net "w1", 0 0, L_0x55a15df7ecc0;  1 drivers
S_0x55a15d719920 .scope module, "mux0[29]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7eed0 .functor AND 1, L_0x55a15df7ef70, L_0x55a15df82030, C4<1>, C4<1>;
L_0x55a15df7ef70 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7f030 .functor AND 1, L_0x55a15df84330, L_0x55a15df84440, C4<1>, C4<1>;
L_0x55a15df7f0d0 .functor OR 1, L_0x55a15df7f030, L_0x55a15df7eed0, C4<0>, C4<0>;
v0x55a15d719b80_0 .net *"_s1", 0 0, L_0x55a15df7ef70;  1 drivers
v0x55a15d719c80_0 .net "in0", 0 0, L_0x55a15df82030;  1 drivers
v0x55a15d719d40_0 .net "in1", 0 0, L_0x55a15df84440;  1 drivers
v0x55a15d719e10_0 .net "out", 0 0, L_0x55a15df7f0d0;  1 drivers
v0x55a15d719ed0_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d719fc0_0 .net "w0", 0 0, L_0x55a15df7eed0;  1 drivers
v0x55a15d71a080_0 .net "w1", 0 0, L_0x55a15df7f030;  1 drivers
S_0x55a15d71a1c0 .scope module, "mux0[30]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7f240 .functor AND 1, L_0x55a15df7f2e0, L_0x55a15df82360, C4<1>, C4<1>;
L_0x55a15df7f2e0 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7f3a0 .functor AND 1, L_0x55a15df84330, L_0x55a15df84530, C4<1>, C4<1>;
L_0x55a15df7f440 .functor OR 1, L_0x55a15df7f3a0, L_0x55a15df7f240, C4<0>, C4<0>;
v0x55a15d71a420_0 .net *"_s1", 0 0, L_0x55a15df7f2e0;  1 drivers
v0x55a15d71a520_0 .net "in0", 0 0, L_0x55a15df82360;  1 drivers
v0x55a15d71a5e0_0 .net "in1", 0 0, L_0x55a15df84530;  1 drivers
v0x55a15d71a6b0_0 .net "out", 0 0, L_0x55a15df7f440;  1 drivers
v0x55a15d71a770_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d71a860_0 .net "w0", 0 0, L_0x55a15df7f240;  1 drivers
v0x55a15d71a920_0 .net "w1", 0 0, L_0x55a15df7f3a0;  1 drivers
S_0x55a15d71aa60 .scope module, "mux0[31]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d709b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df7f5b0 .functor AND 1, L_0x55a15df7f650, L_0x55a15df82260, C4<1>, C4<1>;
L_0x55a15df7f650 .functor NOT 1, L_0x55a15df84330, C4<0>, C4<0>, C4<0>;
L_0x55a15df7f710 .functor AND 1, L_0x55a15df84330, L_0x55a15df84240, C4<1>, C4<1>;
L_0x55a15df7f7b0 .functor OR 1, L_0x55a15df7f710, L_0x55a15df7f5b0, C4<0>, C4<0>;
v0x55a15d71acc0_0 .net *"_s1", 0 0, L_0x55a15df7f650;  1 drivers
v0x55a15d71adc0_0 .net "in0", 0 0, L_0x55a15df82260;  1 drivers
v0x55a15d71ae80_0 .net "in1", 0 0, L_0x55a15df84240;  1 drivers
v0x55a15d71af50_0 .net "out", 0 0, L_0x55a15df7f7b0;  1 drivers
v0x55a15d71b010_0 .net "s0", 0 0, L_0x55a15df84330;  alias, 1 drivers
v0x55a15d71b100_0 .net "w0", 0 0, L_0x55a15df7f5b0;  1 drivers
v0x55a15d71b1c0_0 .net "w1", 0 0, L_0x55a15df7f710;  1 drivers
S_0x55a15d71baf0 .scope module, "mux2" "MUX2X1_32BIT" 51 21, 14 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 32 "in0"
    .port_info 3 /INPUT 32 "in1"
L_0x7f555abed2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a15d72d270_0 .net "in0", 31 0, L_0x7f555abed2e8;  1 drivers
L_0x7f555abed330 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55a15d72d370_0 .net "in1", 31 0, L_0x7f555abed330;  1 drivers
v0x55a15d72d450_0 .net "out", 31 0, L_0x55a15df8a8f0;  alias, 1 drivers
v0x55a15d72d520_0 .net "s0", 0 0, L_0x55a15df8f300;  1 drivers
LS_0x55a15df8a8f0_0_0 .concat [ 1 1 1 1], L_0x55a15df848a0, L_0x55a15df84b50, L_0x55a15df84e00, L_0x55a15df850b0;
LS_0x55a15df8a8f0_0_4 .concat [ 1 1 1 1], L_0x55a15df85360, L_0x55a15df85610, L_0x55a15df858c0, L_0x55a15df85b70;
LS_0x55a15df8a8f0_0_8 .concat [ 1 1 1 1], L_0x55a15df85e20, L_0x55a15df860d0, L_0x55a15df86380, L_0x55a15df86630;
LS_0x55a15df8a8f0_0_12 .concat [ 1 1 1 1], L_0x55a15df868e0, L_0x55a15df86b90, L_0x55a15df86e40, L_0x55a15df87900;
LS_0x55a15df8a8f0_0_16 .concat [ 1 1 1 1], L_0x55a15df87b10, L_0x55a15df87dc0, L_0x55a15df88070, L_0x55a15df88320;
LS_0x55a15df8a8f0_0_20 .concat [ 1 1 1 1], L_0x55a15df885d0, L_0x55a15df88880, L_0x55a15df88b30, L_0x55a15df88de0;
LS_0x55a15df8a8f0_0_24 .concat [ 1 1 1 1], L_0x55a15df89090, L_0x55a15df89340, L_0x55a15df89650, L_0x55a15df899c0;
LS_0x55a15df8a8f0_0_28 .concat [ 1 1 1 1], L_0x55a15df89d30, L_0x55a15df8a0a0, L_0x55a15df8a410, L_0x55a15df8a780;
LS_0x55a15df8a8f0_1_0 .concat [ 4 4 4 4], LS_0x55a15df8a8f0_0_0, LS_0x55a15df8a8f0_0_4, LS_0x55a15df8a8f0_0_8, LS_0x55a15df8a8f0_0_12;
LS_0x55a15df8a8f0_1_4 .concat [ 4 4 4 4], LS_0x55a15df8a8f0_0_16, LS_0x55a15df8a8f0_0_20, LS_0x55a15df8a8f0_0_24, LS_0x55a15df8a8f0_0_28;
L_0x55a15df8a8f0 .concat [ 16 16 0 0], LS_0x55a15df8a8f0_1_0, LS_0x55a15df8a8f0_1_4;
L_0x55a15df8b390 .part L_0x7f555abed2e8, 0, 1;
L_0x55a15df8b480 .part L_0x7f555abed2e8, 1, 1;
L_0x55a15df8b5c0 .part L_0x7f555abed2e8, 2, 1;
L_0x55a15df8b6b0 .part L_0x7f555abed2e8, 3, 1;
L_0x55a15df8b7a0 .part L_0x7f555abed2e8, 4, 1;
L_0x55a15df8b840 .part L_0x7f555abed2e8, 5, 1;
L_0x55a15df8b930 .part L_0x7f555abed2e8, 6, 1;
L_0x55a15df8ba70 .part L_0x7f555abed2e8, 7, 1;
L_0x55a15df8bb60 .part L_0x7f555abed2e8, 8, 1;
L_0x55a15df8bcb0 .part L_0x7f555abed2e8, 9, 1;
L_0x55a15df8bd50 .part L_0x7f555abed2e8, 10, 1;
L_0x55a15df8beb0 .part L_0x7f555abed2e8, 11, 1;
L_0x55a15df8bfa0 .part L_0x7f555abed2e8, 12, 1;
L_0x55a15df8c110 .part L_0x7f555abed2e8, 13, 1;
L_0x55a15df8c200 .part L_0x7f555abed2e8, 14, 1;
L_0x55a15df8c380 .part L_0x7f555abed2e8, 15, 1;
L_0x55a15df8c470 .part L_0x7f555abed2e8, 16, 1;
L_0x55a15df8c600 .part L_0x7f555abed2e8, 17, 1;
L_0x55a15df8c6f0 .part L_0x7f555abed2e8, 18, 1;
L_0x55a15df8c560 .part L_0x7f555abed2e8, 19, 1;
L_0x55a15df8c8e0 .part L_0x7f555abed2e8, 20, 1;
L_0x55a15df8c7e0 .part L_0x7f555abed2e8, 21, 1;
L_0x55a15df8cae0 .part L_0x7f555abed2e8, 22, 1;
L_0x55a15df8c9d0 .part L_0x7f555abed2e8, 23, 1;
L_0x55a15df8ccf0 .part L_0x7f555abed2e8, 24, 1;
L_0x55a15df8cbd0 .part L_0x7f555abed2e8, 25, 1;
L_0x55a15df8cf10 .part L_0x7f555abed2e8, 26, 1;
L_0x55a15df8cde0 .part L_0x7f555abed2e8, 27, 1;
L_0x55a15df8d140 .part L_0x7f555abed2e8, 28, 1;
L_0x55a15df8d000 .part L_0x7f555abed2e8, 29, 1;
L_0x55a15df8d330 .part L_0x7f555abed2e8, 30, 1;
L_0x55a15df8d230 .part L_0x7f555abed2e8, 31, 1;
L_0x55a15df8d530 .part L_0x7f555abed330, 0, 1;
L_0x55a15df8d740 .part L_0x7f555abed330, 1, 1;
L_0x55a15df8d880 .part L_0x7f555abed330, 2, 1;
L_0x55a15df8d620 .part L_0x7f555abed330, 3, 1;
L_0x55a15df8daa0 .part L_0x7f555abed330, 4, 1;
L_0x55a15df8d970 .part L_0x7f555abed330, 5, 1;
L_0x55a15df8dc80 .part L_0x7f555abed330, 6, 1;
L_0x55a15df8db40 .part L_0x7f555abed330, 7, 1;
L_0x55a15df8dec0 .part L_0x7f555abed330, 8, 1;
L_0x55a15df8dd70 .part L_0x7f555abed330, 9, 1;
L_0x55a15df8e0c0 .part L_0x7f555abed330, 10, 1;
L_0x55a15df8df60 .part L_0x7f555abed330, 11, 1;
L_0x55a15df8e2d0 .part L_0x7f555abed330, 12, 1;
L_0x55a15df8e160 .part L_0x7f555abed330, 13, 1;
L_0x55a15df8e4f0 .part L_0x7f555abed330, 14, 1;
L_0x55a15df8e370 .part L_0x7f555abed330, 15, 1;
L_0x55a15df8e720 .part L_0x7f555abed330, 16, 1;
L_0x55a15df8e590 .part L_0x7f555abed330, 17, 1;
L_0x55a15df8e680 .part L_0x7f555abed330, 18, 1;
L_0x55a15df8e7c0 .part L_0x7f555abed330, 19, 1;
L_0x55a15df8e8b0 .part L_0x7f555abed330, 20, 1;
L_0x55a15df8e9b0 .part L_0x7f555abed330, 21, 1;
L_0x55a15df8eaa0 .part L_0x7f555abed330, 22, 1;
L_0x55a15df8ebb0 .part L_0x7f555abed330, 23, 1;
L_0x55a15df8eca0 .part L_0x7f555abed330, 24, 1;
L_0x55a15df8edc0 .part L_0x7f555abed330, 25, 1;
L_0x55a15df8eeb0 .part L_0x7f555abed330, 26, 1;
L_0x55a15df8efe0 .part L_0x7f555abed330, 27, 1;
L_0x55a15df8f0d0 .part L_0x7f555abed330, 28, 1;
L_0x55a15df8f410 .part L_0x7f555abed330, 29, 1;
L_0x55a15df8f500 .part L_0x7f555abed330, 30, 1;
L_0x55a15df8f210 .part L_0x7f555abed330, 31, 1;
S_0x55a15d71bd30 .scope module, "mux0[0]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15def1180 .functor AND 1, L_0x55a15df80e70, L_0x55a15df8b390, C4<1>, C4<1>;
L_0x55a15df80e70 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df84830 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8d530, C4<1>, C4<1>;
L_0x55a15df848a0 .functor OR 1, L_0x55a15df84830, L_0x55a15def1180, C4<0>, C4<0>;
v0x55a15d71bfe0_0 .net *"_s1", 0 0, L_0x55a15df80e70;  1 drivers
v0x55a15d71c0e0_0 .net "in0", 0 0, L_0x55a15df8b390;  1 drivers
v0x55a15d71c1a0_0 .net "in1", 0 0, L_0x55a15df8d530;  1 drivers
v0x55a15d71c270_0 .net "out", 0 0, L_0x55a15df848a0;  1 drivers
v0x55a15d71c330_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d71c440_0 .net "w0", 0 0, L_0x55a15def1180;  1 drivers
v0x55a15d71c500_0 .net "w1", 0 0, L_0x55a15df84830;  1 drivers
S_0x55a15d71c640 .scope module, "mux0[1]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df849b0 .functor AND 1, L_0x55a15df84a20, L_0x55a15df8b480, C4<1>, C4<1>;
L_0x55a15df84a20 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df84ae0 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8d740, C4<1>, C4<1>;
L_0x55a15df84b50 .functor OR 1, L_0x55a15df84ae0, L_0x55a15df849b0, C4<0>, C4<0>;
v0x55a15d71c8c0_0 .net *"_s1", 0 0, L_0x55a15df84a20;  1 drivers
v0x55a15d71c9a0_0 .net "in0", 0 0, L_0x55a15df8b480;  1 drivers
v0x55a15d71ca60_0 .net "in1", 0 0, L_0x55a15df8d740;  1 drivers
v0x55a15d71cb30_0 .net "out", 0 0, L_0x55a15df84b50;  1 drivers
v0x55a15d71cbf0_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d71cce0_0 .net "w0", 0 0, L_0x55a15df849b0;  1 drivers
v0x55a15d71cd80_0 .net "w1", 0 0, L_0x55a15df84ae0;  1 drivers
S_0x55a15d71cef0 .scope module, "mux0[2]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df84c60 .functor AND 1, L_0x55a15df84cd0, L_0x55a15df8b5c0, C4<1>, C4<1>;
L_0x55a15df84cd0 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df84d90 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8d880, C4<1>, C4<1>;
L_0x55a15df84e00 .functor OR 1, L_0x55a15df84d90, L_0x55a15df84c60, C4<0>, C4<0>;
v0x55a15d71d180_0 .net *"_s1", 0 0, L_0x55a15df84cd0;  1 drivers
v0x55a15d71d260_0 .net "in0", 0 0, L_0x55a15df8b5c0;  1 drivers
v0x55a15d71d320_0 .net "in1", 0 0, L_0x55a15df8d880;  1 drivers
v0x55a15d71d3f0_0 .net "out", 0 0, L_0x55a15df84e00;  1 drivers
v0x55a15d71d4b0_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d71d5f0_0 .net "w0", 0 0, L_0x55a15df84c60;  1 drivers
v0x55a15d71d6b0_0 .net "w1", 0 0, L_0x55a15df84d90;  1 drivers
S_0x55a15d71d7f0 .scope module, "mux0[3]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df84f10 .functor AND 1, L_0x55a15df84f80, L_0x55a15df8b6b0, C4<1>, C4<1>;
L_0x55a15df84f80 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df85040 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8d620, C4<1>, C4<1>;
L_0x55a15df850b0 .functor OR 1, L_0x55a15df85040, L_0x55a15df84f10, C4<0>, C4<0>;
v0x55a15d71da50_0 .net *"_s1", 0 0, L_0x55a15df84f80;  1 drivers
v0x55a15d71db50_0 .net "in0", 0 0, L_0x55a15df8b6b0;  1 drivers
v0x55a15d71dc10_0 .net "in1", 0 0, L_0x55a15df8d620;  1 drivers
v0x55a15d71dcb0_0 .net "out", 0 0, L_0x55a15df850b0;  1 drivers
v0x55a15d71dd70_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d71de60_0 .net "w0", 0 0, L_0x55a15df84f10;  1 drivers
v0x55a15d71df20_0 .net "w1", 0 0, L_0x55a15df85040;  1 drivers
S_0x55a15d71e060 .scope module, "mux0[4]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df851c0 .functor AND 1, L_0x55a15df85230, L_0x55a15df8b7a0, C4<1>, C4<1>;
L_0x55a15df85230 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df852f0 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8daa0, C4<1>, C4<1>;
L_0x55a15df85360 .functor OR 1, L_0x55a15df852f0, L_0x55a15df851c0, C4<0>, C4<0>;
v0x55a15d71e310_0 .net *"_s1", 0 0, L_0x55a15df85230;  1 drivers
v0x55a15d71e410_0 .net "in0", 0 0, L_0x55a15df8b7a0;  1 drivers
v0x55a15d71e4d0_0 .net "in1", 0 0, L_0x55a15df8daa0;  1 drivers
v0x55a15d71e570_0 .net "out", 0 0, L_0x55a15df85360;  1 drivers
v0x55a15d71e630_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d71e720_0 .net "w0", 0 0, L_0x55a15df851c0;  1 drivers
v0x55a15d71e7e0_0 .net "w1", 0 0, L_0x55a15df852f0;  1 drivers
S_0x55a15d71e920 .scope module, "mux0[5]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df85470 .functor AND 1, L_0x55a15df854e0, L_0x55a15df8b840, C4<1>, C4<1>;
L_0x55a15df854e0 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df855a0 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8d970, C4<1>, C4<1>;
L_0x55a15df85610 .functor OR 1, L_0x55a15df855a0, L_0x55a15df85470, C4<0>, C4<0>;
v0x55a15d71eb30_0 .net *"_s1", 0 0, L_0x55a15df854e0;  1 drivers
v0x55a15d71ec30_0 .net "in0", 0 0, L_0x55a15df8b840;  1 drivers
v0x55a15d71ecf0_0 .net "in1", 0 0, L_0x55a15df8d970;  1 drivers
v0x55a15d71edc0_0 .net "out", 0 0, L_0x55a15df85610;  1 drivers
v0x55a15d71ee80_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d71ef70_0 .net "w0", 0 0, L_0x55a15df85470;  1 drivers
v0x55a15d71f030_0 .net "w1", 0 0, L_0x55a15df855a0;  1 drivers
S_0x55a15d71f170 .scope module, "mux0[6]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df85720 .functor AND 1, L_0x55a15df85790, L_0x55a15df8b930, C4<1>, C4<1>;
L_0x55a15df85790 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df85850 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8dc80, C4<1>, C4<1>;
L_0x55a15df858c0 .functor OR 1, L_0x55a15df85850, L_0x55a15df85720, C4<0>, C4<0>;
v0x55a15d71f3d0_0 .net *"_s1", 0 0, L_0x55a15df85790;  1 drivers
v0x55a15d71f4d0_0 .net "in0", 0 0, L_0x55a15df8b930;  1 drivers
v0x55a15d71f590_0 .net "in1", 0 0, L_0x55a15df8dc80;  1 drivers
v0x55a15d71f660_0 .net "out", 0 0, L_0x55a15df858c0;  1 drivers
v0x55a15d71f720_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d71f810_0 .net "w0", 0 0, L_0x55a15df85720;  1 drivers
v0x55a15d71f8d0_0 .net "w1", 0 0, L_0x55a15df85850;  1 drivers
S_0x55a15d71fa10 .scope module, "mux0[7]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df859d0 .functor AND 1, L_0x55a15df85a40, L_0x55a15df8ba70, C4<1>, C4<1>;
L_0x55a15df85a40 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df85b00 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8db40, C4<1>, C4<1>;
L_0x55a15df85b70 .functor OR 1, L_0x55a15df85b00, L_0x55a15df859d0, C4<0>, C4<0>;
v0x55a15d71fc70_0 .net *"_s1", 0 0, L_0x55a15df85a40;  1 drivers
v0x55a15d71fd70_0 .net "in0", 0 0, L_0x55a15df8ba70;  1 drivers
v0x55a15d71fe30_0 .net "in1", 0 0, L_0x55a15df8db40;  1 drivers
v0x55a15d71ff00_0 .net "out", 0 0, L_0x55a15df85b70;  1 drivers
v0x55a15d71ffc0_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d7200b0_0 .net "w0", 0 0, L_0x55a15df859d0;  1 drivers
v0x55a15d720170_0 .net "w1", 0 0, L_0x55a15df85b00;  1 drivers
S_0x55a15d7202b0 .scope module, "mux0[8]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df85c80 .functor AND 1, L_0x55a15df85cf0, L_0x55a15df8bb60, C4<1>, C4<1>;
L_0x55a15df85cf0 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df85db0 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8dec0, C4<1>, C4<1>;
L_0x55a15df85e20 .functor OR 1, L_0x55a15df85db0, L_0x55a15df85c80, C4<0>, C4<0>;
v0x55a15d720510_0 .net *"_s1", 0 0, L_0x55a15df85cf0;  1 drivers
v0x55a15d720610_0 .net "in0", 0 0, L_0x55a15df8bb60;  1 drivers
v0x55a15d7206d0_0 .net "in1", 0 0, L_0x55a15df8dec0;  1 drivers
v0x55a15d7207a0_0 .net "out", 0 0, L_0x55a15df85e20;  1 drivers
v0x55a15d720860_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d720900_0 .net "w0", 0 0, L_0x55a15df85c80;  1 drivers
v0x55a15d7209c0_0 .net "w1", 0 0, L_0x55a15df85db0;  1 drivers
S_0x55a15d720b00 .scope module, "mux0[9]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df85f30 .functor AND 1, L_0x55a15df85fa0, L_0x55a15df8bcb0, C4<1>, C4<1>;
L_0x55a15df85fa0 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df86060 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8dd70, C4<1>, C4<1>;
L_0x55a15df860d0 .functor OR 1, L_0x55a15df86060, L_0x55a15df85f30, C4<0>, C4<0>;
v0x55a15d720d60_0 .net *"_s1", 0 0, L_0x55a15df85fa0;  1 drivers
v0x55a15d720e60_0 .net "in0", 0 0, L_0x55a15df8bcb0;  1 drivers
v0x55a15d720f20_0 .net "in1", 0 0, L_0x55a15df8dd70;  1 drivers
v0x55a15d720ff0_0 .net "out", 0 0, L_0x55a15df860d0;  1 drivers
v0x55a15d7210b0_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d7211a0_0 .net "w0", 0 0, L_0x55a15df85f30;  1 drivers
v0x55a15d721260_0 .net "w1", 0 0, L_0x55a15df86060;  1 drivers
S_0x55a15d7213a0 .scope module, "mux0[10]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df861e0 .functor AND 1, L_0x55a15df86250, L_0x55a15df8bd50, C4<1>, C4<1>;
L_0x55a15df86250 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df86310 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8e0c0, C4<1>, C4<1>;
L_0x55a15df86380 .functor OR 1, L_0x55a15df86310, L_0x55a15df861e0, C4<0>, C4<0>;
v0x55a15d721600_0 .net *"_s1", 0 0, L_0x55a15df86250;  1 drivers
v0x55a15d721700_0 .net "in0", 0 0, L_0x55a15df8bd50;  1 drivers
v0x55a15d7217c0_0 .net "in1", 0 0, L_0x55a15df8e0c0;  1 drivers
v0x55a15d721890_0 .net "out", 0 0, L_0x55a15df86380;  1 drivers
v0x55a15d721950_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d721a40_0 .net "w0", 0 0, L_0x55a15df861e0;  1 drivers
v0x55a15d721b00_0 .net "w1", 0 0, L_0x55a15df86310;  1 drivers
S_0x55a15d721c40 .scope module, "mux0[11]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df86490 .functor AND 1, L_0x55a15df86500, L_0x55a15df8beb0, C4<1>, C4<1>;
L_0x55a15df86500 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df865c0 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8df60, C4<1>, C4<1>;
L_0x55a15df86630 .functor OR 1, L_0x55a15df865c0, L_0x55a15df86490, C4<0>, C4<0>;
v0x55a15d721ea0_0 .net *"_s1", 0 0, L_0x55a15df86500;  1 drivers
v0x55a15d721fa0_0 .net "in0", 0 0, L_0x55a15df8beb0;  1 drivers
v0x55a15d722060_0 .net "in1", 0 0, L_0x55a15df8df60;  1 drivers
v0x55a15d722130_0 .net "out", 0 0, L_0x55a15df86630;  1 drivers
v0x55a15d7221f0_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d7222e0_0 .net "w0", 0 0, L_0x55a15df86490;  1 drivers
v0x55a15d7223a0_0 .net "w1", 0 0, L_0x55a15df865c0;  1 drivers
S_0x55a15d7224e0 .scope module, "mux0[12]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df86740 .functor AND 1, L_0x55a15df867b0, L_0x55a15df8bfa0, C4<1>, C4<1>;
L_0x55a15df867b0 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df86870 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8e2d0, C4<1>, C4<1>;
L_0x55a15df868e0 .functor OR 1, L_0x55a15df86870, L_0x55a15df86740, C4<0>, C4<0>;
v0x55a15d722740_0 .net *"_s1", 0 0, L_0x55a15df867b0;  1 drivers
v0x55a15d722840_0 .net "in0", 0 0, L_0x55a15df8bfa0;  1 drivers
v0x55a15d722900_0 .net "in1", 0 0, L_0x55a15df8e2d0;  1 drivers
v0x55a15d7229d0_0 .net "out", 0 0, L_0x55a15df868e0;  1 drivers
v0x55a15d722a90_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d722b80_0 .net "w0", 0 0, L_0x55a15df86740;  1 drivers
v0x55a15d722c40_0 .net "w1", 0 0, L_0x55a15df86870;  1 drivers
S_0x55a15d722d80 .scope module, "mux0[13]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df869f0 .functor AND 1, L_0x55a15df86a60, L_0x55a15df8c110, C4<1>, C4<1>;
L_0x55a15df86a60 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df86b20 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8e160, C4<1>, C4<1>;
L_0x55a15df86b90 .functor OR 1, L_0x55a15df86b20, L_0x55a15df869f0, C4<0>, C4<0>;
v0x55a15d722fe0_0 .net *"_s1", 0 0, L_0x55a15df86a60;  1 drivers
v0x55a15d7230e0_0 .net "in0", 0 0, L_0x55a15df8c110;  1 drivers
v0x55a15d7231a0_0 .net "in1", 0 0, L_0x55a15df8e160;  1 drivers
v0x55a15d723270_0 .net "out", 0 0, L_0x55a15df86b90;  1 drivers
v0x55a15d723330_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d723420_0 .net "w0", 0 0, L_0x55a15df869f0;  1 drivers
v0x55a15d7234e0_0 .net "w1", 0 0, L_0x55a15df86b20;  1 drivers
S_0x55a15d723620 .scope module, "mux0[14]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df86ca0 .functor AND 1, L_0x55a15df86d10, L_0x55a15df8c200, C4<1>, C4<1>;
L_0x55a15df86d10 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df86dd0 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8e4f0, C4<1>, C4<1>;
L_0x55a15df86e40 .functor OR 1, L_0x55a15df86dd0, L_0x55a15df86ca0, C4<0>, C4<0>;
v0x55a15d723880_0 .net *"_s1", 0 0, L_0x55a15df86d10;  1 drivers
v0x55a15d723980_0 .net "in0", 0 0, L_0x55a15df8c200;  1 drivers
v0x55a15d723a40_0 .net "in1", 0 0, L_0x55a15df8e4f0;  1 drivers
v0x55a15d723b10_0 .net "out", 0 0, L_0x55a15df86e40;  1 drivers
v0x55a15d723bd0_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d723cc0_0 .net "w0", 0 0, L_0x55a15df86ca0;  1 drivers
v0x55a15d723d80_0 .net "w1", 0 0, L_0x55a15df86dd0;  1 drivers
S_0x55a15d723ec0 .scope module, "mux0[15]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df86f50 .functor AND 1, L_0x55a15df86fc0, L_0x55a15df8c380, C4<1>, C4<1>;
L_0x55a15df86fc0 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df87080 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8e370, C4<1>, C4<1>;
L_0x55a15df87900 .functor OR 1, L_0x55a15df87080, L_0x55a15df86f50, C4<0>, C4<0>;
v0x55a15d724120_0 .net *"_s1", 0 0, L_0x55a15df86fc0;  1 drivers
v0x55a15d724220_0 .net "in0", 0 0, L_0x55a15df8c380;  1 drivers
v0x55a15d7242e0_0 .net "in1", 0 0, L_0x55a15df8e370;  1 drivers
v0x55a15d7243b0_0 .net "out", 0 0, L_0x55a15df87900;  1 drivers
v0x55a15d724470_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d724560_0 .net "w0", 0 0, L_0x55a15df86f50;  1 drivers
v0x55a15d724620_0 .net "w1", 0 0, L_0x55a15df87080;  1 drivers
S_0x55a15d724760 .scope module, "mux0[16]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df87970 .functor AND 1, L_0x55a15df879e0, L_0x55a15df8c470, C4<1>, C4<1>;
L_0x55a15df879e0 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df87aa0 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8e720, C4<1>, C4<1>;
L_0x55a15df87b10 .functor OR 1, L_0x55a15df87aa0, L_0x55a15df87970, C4<0>, C4<0>;
v0x55a15d724ad0_0 .net *"_s1", 0 0, L_0x55a15df879e0;  1 drivers
v0x55a15d724bd0_0 .net "in0", 0 0, L_0x55a15df8c470;  1 drivers
v0x55a15d724c90_0 .net "in1", 0 0, L_0x55a15df8e720;  1 drivers
v0x55a15d724d60_0 .net "out", 0 0, L_0x55a15df87b10;  1 drivers
v0x55a15d724e20_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d724f10_0 .net "w0", 0 0, L_0x55a15df87970;  1 drivers
v0x55a15d724fd0_0 .net "w1", 0 0, L_0x55a15df87aa0;  1 drivers
S_0x55a15d725110 .scope module, "mux0[17]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df87c20 .functor AND 1, L_0x55a15df87c90, L_0x55a15df8c600, C4<1>, C4<1>;
L_0x55a15df87c90 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df87d50 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8e590, C4<1>, C4<1>;
L_0x55a15df87dc0 .functor OR 1, L_0x55a15df87d50, L_0x55a15df87c20, C4<0>, C4<0>;
v0x55a15d725370_0 .net *"_s1", 0 0, L_0x55a15df87c90;  1 drivers
v0x55a15d725470_0 .net "in0", 0 0, L_0x55a15df8c600;  1 drivers
v0x55a15d725530_0 .net "in1", 0 0, L_0x55a15df8e590;  1 drivers
v0x55a15d725600_0 .net "out", 0 0, L_0x55a15df87dc0;  1 drivers
v0x55a15d7256c0_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d7257b0_0 .net "w0", 0 0, L_0x55a15df87c20;  1 drivers
v0x55a15d725870_0 .net "w1", 0 0, L_0x55a15df87d50;  1 drivers
S_0x55a15d7259b0 .scope module, "mux0[18]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df87ed0 .functor AND 1, L_0x55a15df87f40, L_0x55a15df8c6f0, C4<1>, C4<1>;
L_0x55a15df87f40 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df88000 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8e680, C4<1>, C4<1>;
L_0x55a15df88070 .functor OR 1, L_0x55a15df88000, L_0x55a15df87ed0, C4<0>, C4<0>;
v0x55a15d725c10_0 .net *"_s1", 0 0, L_0x55a15df87f40;  1 drivers
v0x55a15d725d10_0 .net "in0", 0 0, L_0x55a15df8c6f0;  1 drivers
v0x55a15d725dd0_0 .net "in1", 0 0, L_0x55a15df8e680;  1 drivers
v0x55a15d725ea0_0 .net "out", 0 0, L_0x55a15df88070;  1 drivers
v0x55a15d725f60_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d726050_0 .net "w0", 0 0, L_0x55a15df87ed0;  1 drivers
v0x55a15d726110_0 .net "w1", 0 0, L_0x55a15df88000;  1 drivers
S_0x55a15d726250 .scope module, "mux0[19]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df88180 .functor AND 1, L_0x55a15df881f0, L_0x55a15df8c560, C4<1>, C4<1>;
L_0x55a15df881f0 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df882b0 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8e7c0, C4<1>, C4<1>;
L_0x55a15df88320 .functor OR 1, L_0x55a15df882b0, L_0x55a15df88180, C4<0>, C4<0>;
v0x55a15d7264b0_0 .net *"_s1", 0 0, L_0x55a15df881f0;  1 drivers
v0x55a15d7265b0_0 .net "in0", 0 0, L_0x55a15df8c560;  1 drivers
v0x55a15d726670_0 .net "in1", 0 0, L_0x55a15df8e7c0;  1 drivers
v0x55a15d726740_0 .net "out", 0 0, L_0x55a15df88320;  1 drivers
v0x55a15d726800_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d7268f0_0 .net "w0", 0 0, L_0x55a15df88180;  1 drivers
v0x55a15d7269b0_0 .net "w1", 0 0, L_0x55a15df882b0;  1 drivers
S_0x55a15d726af0 .scope module, "mux0[20]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df88430 .functor AND 1, L_0x55a15df884a0, L_0x55a15df8c8e0, C4<1>, C4<1>;
L_0x55a15df884a0 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df88560 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8e8b0, C4<1>, C4<1>;
L_0x55a15df885d0 .functor OR 1, L_0x55a15df88560, L_0x55a15df88430, C4<0>, C4<0>;
v0x55a15d726d50_0 .net *"_s1", 0 0, L_0x55a15df884a0;  1 drivers
v0x55a15d726e50_0 .net "in0", 0 0, L_0x55a15df8c8e0;  1 drivers
v0x55a15d726f10_0 .net "in1", 0 0, L_0x55a15df8e8b0;  1 drivers
v0x55a15d726fe0_0 .net "out", 0 0, L_0x55a15df885d0;  1 drivers
v0x55a15d7270a0_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d727190_0 .net "w0", 0 0, L_0x55a15df88430;  1 drivers
v0x55a15d727250_0 .net "w1", 0 0, L_0x55a15df88560;  1 drivers
S_0x55a15d727390 .scope module, "mux0[21]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df886e0 .functor AND 1, L_0x55a15df88750, L_0x55a15df8c7e0, C4<1>, C4<1>;
L_0x55a15df88750 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df88810 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8e9b0, C4<1>, C4<1>;
L_0x55a15df88880 .functor OR 1, L_0x55a15df88810, L_0x55a15df886e0, C4<0>, C4<0>;
v0x55a15d7275f0_0 .net *"_s1", 0 0, L_0x55a15df88750;  1 drivers
v0x55a15d7276f0_0 .net "in0", 0 0, L_0x55a15df8c7e0;  1 drivers
v0x55a15d7277b0_0 .net "in1", 0 0, L_0x55a15df8e9b0;  1 drivers
v0x55a15d727880_0 .net "out", 0 0, L_0x55a15df88880;  1 drivers
v0x55a15d727940_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d727a30_0 .net "w0", 0 0, L_0x55a15df886e0;  1 drivers
v0x55a15d727af0_0 .net "w1", 0 0, L_0x55a15df88810;  1 drivers
S_0x55a15d727c30 .scope module, "mux0[22]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df88990 .functor AND 1, L_0x55a15df88a00, L_0x55a15df8cae0, C4<1>, C4<1>;
L_0x55a15df88a00 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df88ac0 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8eaa0, C4<1>, C4<1>;
L_0x55a15df88b30 .functor OR 1, L_0x55a15df88ac0, L_0x55a15df88990, C4<0>, C4<0>;
v0x55a15d727e90_0 .net *"_s1", 0 0, L_0x55a15df88a00;  1 drivers
v0x55a15d727f90_0 .net "in0", 0 0, L_0x55a15df8cae0;  1 drivers
v0x55a15d728050_0 .net "in1", 0 0, L_0x55a15df8eaa0;  1 drivers
v0x55a15d728120_0 .net "out", 0 0, L_0x55a15df88b30;  1 drivers
v0x55a15d7281e0_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d7282d0_0 .net "w0", 0 0, L_0x55a15df88990;  1 drivers
v0x55a15d728390_0 .net "w1", 0 0, L_0x55a15df88ac0;  1 drivers
S_0x55a15d7284d0 .scope module, "mux0[23]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df88c40 .functor AND 1, L_0x55a15df88cb0, L_0x55a15df8c9d0, C4<1>, C4<1>;
L_0x55a15df88cb0 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df88d70 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8ebb0, C4<1>, C4<1>;
L_0x55a15df88de0 .functor OR 1, L_0x55a15df88d70, L_0x55a15df88c40, C4<0>, C4<0>;
v0x55a15d728730_0 .net *"_s1", 0 0, L_0x55a15df88cb0;  1 drivers
v0x55a15d728830_0 .net "in0", 0 0, L_0x55a15df8c9d0;  1 drivers
v0x55a15d7288f0_0 .net "in1", 0 0, L_0x55a15df8ebb0;  1 drivers
v0x55a15d7289c0_0 .net "out", 0 0, L_0x55a15df88de0;  1 drivers
v0x55a15d728a80_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d728b70_0 .net "w0", 0 0, L_0x55a15df88c40;  1 drivers
v0x55a15d728c30_0 .net "w1", 0 0, L_0x55a15df88d70;  1 drivers
S_0x55a15d728d70 .scope module, "mux0[24]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df88ef0 .functor AND 1, L_0x55a15df88f60, L_0x55a15df8ccf0, C4<1>, C4<1>;
L_0x55a15df88f60 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df89020 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8eca0, C4<1>, C4<1>;
L_0x55a15df89090 .functor OR 1, L_0x55a15df89020, L_0x55a15df88ef0, C4<0>, C4<0>;
v0x55a15d728fd0_0 .net *"_s1", 0 0, L_0x55a15df88f60;  1 drivers
v0x55a15d7290d0_0 .net "in0", 0 0, L_0x55a15df8ccf0;  1 drivers
v0x55a15d729190_0 .net "in1", 0 0, L_0x55a15df8eca0;  1 drivers
v0x55a15d729260_0 .net "out", 0 0, L_0x55a15df89090;  1 drivers
v0x55a15d729320_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d729410_0 .net "w0", 0 0, L_0x55a15df88ef0;  1 drivers
v0x55a15d7294d0_0 .net "w1", 0 0, L_0x55a15df89020;  1 drivers
S_0x55a15d729610 .scope module, "mux0[25]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df891a0 .functor AND 1, L_0x55a15df89210, L_0x55a15df8cbd0, C4<1>, C4<1>;
L_0x55a15df89210 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df892d0 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8edc0, C4<1>, C4<1>;
L_0x55a15df89340 .functor OR 1, L_0x55a15df892d0, L_0x55a15df891a0, C4<0>, C4<0>;
v0x55a15d729870_0 .net *"_s1", 0 0, L_0x55a15df89210;  1 drivers
v0x55a15d729970_0 .net "in0", 0 0, L_0x55a15df8cbd0;  1 drivers
v0x55a15d729a30_0 .net "in1", 0 0, L_0x55a15df8edc0;  1 drivers
v0x55a15d729b00_0 .net "out", 0 0, L_0x55a15df89340;  1 drivers
v0x55a15d729bc0_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d729cb0_0 .net "w0", 0 0, L_0x55a15df891a0;  1 drivers
v0x55a15d729d70_0 .net "w1", 0 0, L_0x55a15df892d0;  1 drivers
S_0x55a15d729eb0 .scope module, "mux0[26]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df89450 .functor AND 1, L_0x55a15df894f0, L_0x55a15df8cf10, C4<1>, C4<1>;
L_0x55a15df894f0 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df895b0 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8eeb0, C4<1>, C4<1>;
L_0x55a15df89650 .functor OR 1, L_0x55a15df895b0, L_0x55a15df89450, C4<0>, C4<0>;
v0x55a15d72a110_0 .net *"_s1", 0 0, L_0x55a15df894f0;  1 drivers
v0x55a15d72a210_0 .net "in0", 0 0, L_0x55a15df8cf10;  1 drivers
v0x55a15d72a2d0_0 .net "in1", 0 0, L_0x55a15df8eeb0;  1 drivers
v0x55a15d72a3a0_0 .net "out", 0 0, L_0x55a15df89650;  1 drivers
v0x55a15d72a460_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d72a550_0 .net "w0", 0 0, L_0x55a15df89450;  1 drivers
v0x55a15d72a610_0 .net "w1", 0 0, L_0x55a15df895b0;  1 drivers
S_0x55a15d72a750 .scope module, "mux0[27]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df897c0 .functor AND 1, L_0x55a15df89860, L_0x55a15df8cde0, C4<1>, C4<1>;
L_0x55a15df89860 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df89920 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8efe0, C4<1>, C4<1>;
L_0x55a15df899c0 .functor OR 1, L_0x55a15df89920, L_0x55a15df897c0, C4<0>, C4<0>;
v0x55a15d72a9b0_0 .net *"_s1", 0 0, L_0x55a15df89860;  1 drivers
v0x55a15d72aab0_0 .net "in0", 0 0, L_0x55a15df8cde0;  1 drivers
v0x55a15d72ab70_0 .net "in1", 0 0, L_0x55a15df8efe0;  1 drivers
v0x55a15d72ac40_0 .net "out", 0 0, L_0x55a15df899c0;  1 drivers
v0x55a15d72ad00_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d72adf0_0 .net "w0", 0 0, L_0x55a15df897c0;  1 drivers
v0x55a15d72aeb0_0 .net "w1", 0 0, L_0x55a15df89920;  1 drivers
S_0x55a15d72aff0 .scope module, "mux0[28]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df89b30 .functor AND 1, L_0x55a15df89bd0, L_0x55a15df8d140, C4<1>, C4<1>;
L_0x55a15df89bd0 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df89c90 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8f0d0, C4<1>, C4<1>;
L_0x55a15df89d30 .functor OR 1, L_0x55a15df89c90, L_0x55a15df89b30, C4<0>, C4<0>;
v0x55a15d72b250_0 .net *"_s1", 0 0, L_0x55a15df89bd0;  1 drivers
v0x55a15d72b350_0 .net "in0", 0 0, L_0x55a15df8d140;  1 drivers
v0x55a15d72b410_0 .net "in1", 0 0, L_0x55a15df8f0d0;  1 drivers
v0x55a15d72b4e0_0 .net "out", 0 0, L_0x55a15df89d30;  1 drivers
v0x55a15d72b5a0_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d72b690_0 .net "w0", 0 0, L_0x55a15df89b30;  1 drivers
v0x55a15d72b750_0 .net "w1", 0 0, L_0x55a15df89c90;  1 drivers
S_0x55a15d72b890 .scope module, "mux0[29]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df89ea0 .functor AND 1, L_0x55a15df89f40, L_0x55a15df8d000, C4<1>, C4<1>;
L_0x55a15df89f40 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df8a000 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8f410, C4<1>, C4<1>;
L_0x55a15df8a0a0 .functor OR 1, L_0x55a15df8a000, L_0x55a15df89ea0, C4<0>, C4<0>;
v0x55a15d72baf0_0 .net *"_s1", 0 0, L_0x55a15df89f40;  1 drivers
v0x55a15d72bbf0_0 .net "in0", 0 0, L_0x55a15df8d000;  1 drivers
v0x55a15d72bcb0_0 .net "in1", 0 0, L_0x55a15df8f410;  1 drivers
v0x55a15d72bd80_0 .net "out", 0 0, L_0x55a15df8a0a0;  1 drivers
v0x55a15d72be40_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d72bf30_0 .net "w0", 0 0, L_0x55a15df89ea0;  1 drivers
v0x55a15d72bff0_0 .net "w1", 0 0, L_0x55a15df8a000;  1 drivers
S_0x55a15d72c130 .scope module, "mux0[30]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df8a210 .functor AND 1, L_0x55a15df8a2b0, L_0x55a15df8d330, C4<1>, C4<1>;
L_0x55a15df8a2b0 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df8a370 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8f500, C4<1>, C4<1>;
L_0x55a15df8a410 .functor OR 1, L_0x55a15df8a370, L_0x55a15df8a210, C4<0>, C4<0>;
v0x55a15d72c390_0 .net *"_s1", 0 0, L_0x55a15df8a2b0;  1 drivers
v0x55a15d72c490_0 .net "in0", 0 0, L_0x55a15df8d330;  1 drivers
v0x55a15d72c550_0 .net "in1", 0 0, L_0x55a15df8f500;  1 drivers
v0x55a15d72c620_0 .net "out", 0 0, L_0x55a15df8a410;  1 drivers
v0x55a15d72c6e0_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d72c7d0_0 .net "w0", 0 0, L_0x55a15df8a210;  1 drivers
v0x55a15d72c890_0 .net "w1", 0 0, L_0x55a15df8a370;  1 drivers
S_0x55a15d72c9d0 .scope module, "mux0[31]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d71baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df8a580 .functor AND 1, L_0x55a15df8a620, L_0x55a15df8d230, C4<1>, C4<1>;
L_0x55a15df8a620 .functor NOT 1, L_0x55a15df8f300, C4<0>, C4<0>, C4<0>;
L_0x55a15df8a6e0 .functor AND 1, L_0x55a15df8f300, L_0x55a15df8f210, C4<1>, C4<1>;
L_0x55a15df8a780 .functor OR 1, L_0x55a15df8a6e0, L_0x55a15df8a580, C4<0>, C4<0>;
v0x55a15d72cc30_0 .net *"_s1", 0 0, L_0x55a15df8a620;  1 drivers
v0x55a15d72cd30_0 .net "in0", 0 0, L_0x55a15df8d230;  1 drivers
v0x55a15d72cdf0_0 .net "in1", 0 0, L_0x55a15df8f210;  1 drivers
v0x55a15d72cec0_0 .net "out", 0 0, L_0x55a15df8a780;  1 drivers
v0x55a15d72cf80_0 .net "s0", 0 0, L_0x55a15df8f300;  alias, 1 drivers
v0x55a15d72d070_0 .net "w0", 0 0, L_0x55a15df8a580;  1 drivers
v0x55a15d72d130_0 .net "w1", 0 0, L_0x55a15df8a6e0;  1 drivers
S_0x55a15d72da60 .scope module, "mux3" "MUX2X1_32BIT" 51 22, 14 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 32 "in0"
    .port_info 3 /INPUT 32 "in1"
L_0x7f555abed378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a15d73f1e0_0 .net "in0", 31 0, L_0x7f555abed378;  1 drivers
L_0x7f555abed3c0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55a15d73f2e0_0 .net "in1", 31 0, L_0x7f555abed3c0;  1 drivers
v0x55a15d73f3c0_0 .net "out", 31 0, L_0x55a15df958f0;  alias, 1 drivers
v0x55a15d73f490_0 .net "s0", 0 0, L_0x55a15df9a300;  1 drivers
LS_0x55a15df958f0_0_0 .concat [ 1 1 1 1], L_0x55a15df8f8c0, L_0x55a15df8fb70, L_0x55a15df8fe20, L_0x55a15df900d0;
LS_0x55a15df958f0_0_4 .concat [ 1 1 1 1], L_0x55a15df90380, L_0x55a15df90630, L_0x55a15df908e0, L_0x55a15df90b90;
LS_0x55a15df958f0_0_8 .concat [ 1 1 1 1], L_0x55a15df90e40, L_0x55a15df910f0, L_0x55a15df913a0, L_0x55a15df91650;
LS_0x55a15df958f0_0_12 .concat [ 1 1 1 1], L_0x55a15df91900, L_0x55a15df91bb0, L_0x55a15df91e60, L_0x55a15df8c090;
LS_0x55a15df958f0_0_16 .concat [ 1 1 1 1], L_0x55a15df92b10, L_0x55a15df92dc0, L_0x55a15df93070, L_0x55a15df93320;
LS_0x55a15df958f0_0_20 .concat [ 1 1 1 1], L_0x55a15df935d0, L_0x55a15df93880, L_0x55a15df93b30, L_0x55a15df93de0;
LS_0x55a15df958f0_0_24 .concat [ 1 1 1 1], L_0x55a15df94090, L_0x55a15df94340, L_0x55a15df94650, L_0x55a15df949c0;
LS_0x55a15df958f0_0_28 .concat [ 1 1 1 1], L_0x55a15df94d30, L_0x55a15df950a0, L_0x55a15df95410, L_0x55a15df95780;
LS_0x55a15df958f0_1_0 .concat [ 4 4 4 4], LS_0x55a15df958f0_0_0, LS_0x55a15df958f0_0_4, LS_0x55a15df958f0_0_8, LS_0x55a15df958f0_0_12;
LS_0x55a15df958f0_1_4 .concat [ 4 4 4 4], LS_0x55a15df958f0_0_16, LS_0x55a15df958f0_0_20, LS_0x55a15df958f0_0_24, LS_0x55a15df958f0_0_28;
L_0x55a15df958f0 .concat [ 16 16 0 0], LS_0x55a15df958f0_1_0, LS_0x55a15df958f0_1_4;
L_0x55a15df96390 .part L_0x7f555abed378, 0, 1;
L_0x55a15df96480 .part L_0x7f555abed378, 1, 1;
L_0x55a15df965c0 .part L_0x7f555abed378, 2, 1;
L_0x55a15df966b0 .part L_0x7f555abed378, 3, 1;
L_0x55a15df967a0 .part L_0x7f555abed378, 4, 1;
L_0x55a15df96840 .part L_0x7f555abed378, 5, 1;
L_0x55a15df96930 .part L_0x7f555abed378, 6, 1;
L_0x55a15df96a70 .part L_0x7f555abed378, 7, 1;
L_0x55a15df96b60 .part L_0x7f555abed378, 8, 1;
L_0x55a15df96cb0 .part L_0x7f555abed378, 9, 1;
L_0x55a15df96d50 .part L_0x7f555abed378, 10, 1;
L_0x55a15df96eb0 .part L_0x7f555abed378, 11, 1;
L_0x55a15df96fa0 .part L_0x7f555abed378, 12, 1;
L_0x55a15df97110 .part L_0x7f555abed378, 13, 1;
L_0x55a15df97200 .part L_0x7f555abed378, 14, 1;
L_0x55a15df97380 .part L_0x7f555abed378, 15, 1;
L_0x55a15df97470 .part L_0x7f555abed378, 16, 1;
L_0x55a15df97600 .part L_0x7f555abed378, 17, 1;
L_0x55a15df976f0 .part L_0x7f555abed378, 18, 1;
L_0x55a15df97560 .part L_0x7f555abed378, 19, 1;
L_0x55a15df978e0 .part L_0x7f555abed378, 20, 1;
L_0x55a15df977e0 .part L_0x7f555abed378, 21, 1;
L_0x55a15df97ae0 .part L_0x7f555abed378, 22, 1;
L_0x55a15df979d0 .part L_0x7f555abed378, 23, 1;
L_0x55a15df97cf0 .part L_0x7f555abed378, 24, 1;
L_0x55a15df97bd0 .part L_0x7f555abed378, 25, 1;
L_0x55a15df97f10 .part L_0x7f555abed378, 26, 1;
L_0x55a15df97de0 .part L_0x7f555abed378, 27, 1;
L_0x55a15df98140 .part L_0x7f555abed378, 28, 1;
L_0x55a15df98000 .part L_0x7f555abed378, 29, 1;
L_0x55a15df98330 .part L_0x7f555abed378, 30, 1;
L_0x55a15df98230 .part L_0x7f555abed378, 31, 1;
L_0x55a15df98530 .part L_0x7f555abed3c0, 0, 1;
L_0x55a15df98740 .part L_0x7f555abed3c0, 1, 1;
L_0x55a15df98880 .part L_0x7f555abed3c0, 2, 1;
L_0x55a15df98620 .part L_0x7f555abed3c0, 3, 1;
L_0x55a15df98aa0 .part L_0x7f555abed3c0, 4, 1;
L_0x55a15df98970 .part L_0x7f555abed3c0, 5, 1;
L_0x55a15df98c80 .part L_0x7f555abed3c0, 6, 1;
L_0x55a15df98b40 .part L_0x7f555abed3c0, 7, 1;
L_0x55a15df98ec0 .part L_0x7f555abed3c0, 8, 1;
L_0x55a15df98d70 .part L_0x7f555abed3c0, 9, 1;
L_0x55a15df990c0 .part L_0x7f555abed3c0, 10, 1;
L_0x55a15df98f60 .part L_0x7f555abed3c0, 11, 1;
L_0x55a15df992d0 .part L_0x7f555abed3c0, 12, 1;
L_0x55a15df99160 .part L_0x7f555abed3c0, 13, 1;
L_0x55a15df994f0 .part L_0x7f555abed3c0, 14, 1;
L_0x55a15df99370 .part L_0x7f555abed3c0, 15, 1;
L_0x55a15df99720 .part L_0x7f555abed3c0, 16, 1;
L_0x55a15df99590 .part L_0x7f555abed3c0, 17, 1;
L_0x55a15df99680 .part L_0x7f555abed3c0, 18, 1;
L_0x55a15df997c0 .part L_0x7f555abed3c0, 19, 1;
L_0x55a15df998b0 .part L_0x7f555abed3c0, 20, 1;
L_0x55a15df999b0 .part L_0x7f555abed3c0, 21, 1;
L_0x55a15df99aa0 .part L_0x7f555abed3c0, 22, 1;
L_0x55a15df99bb0 .part L_0x7f555abed3c0, 23, 1;
L_0x55a15df99ca0 .part L_0x7f555abed3c0, 24, 1;
L_0x55a15df99dc0 .part L_0x7f555abed3c0, 25, 1;
L_0x55a15df99eb0 .part L_0x7f555abed3c0, 26, 1;
L_0x55a15df99fe0 .part L_0x7f555abed3c0, 27, 1;
L_0x55a15df9a0d0 .part L_0x7f555abed3c0, 28, 1;
L_0x55a15df9a410 .part L_0x7f555abed3c0, 29, 1;
L_0x55a15df9a500 .part L_0x7f555abed3c0, 30, 1;
L_0x55a15df9a210 .part L_0x7f555abed3c0, 31, 1;
S_0x55a15d72dca0 .scope module, "mux0[0]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df8be40 .functor AND 1, L_0x55a15df8f3a0, L_0x55a15df96390, C4<1>, C4<1>;
L_0x55a15df8f3a0 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df8f850 .functor AND 1, L_0x55a15df9a300, L_0x55a15df98530, C4<1>, C4<1>;
L_0x55a15df8f8c0 .functor OR 1, L_0x55a15df8f850, L_0x55a15df8be40, C4<0>, C4<0>;
v0x55a15d72df50_0 .net *"_s1", 0 0, L_0x55a15df8f3a0;  1 drivers
v0x55a15d72e050_0 .net "in0", 0 0, L_0x55a15df96390;  1 drivers
v0x55a15d72e110_0 .net "in1", 0 0, L_0x55a15df98530;  1 drivers
v0x55a15d72e1e0_0 .net "out", 0 0, L_0x55a15df8f8c0;  1 drivers
v0x55a15d72e2a0_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d72e3b0_0 .net "w0", 0 0, L_0x55a15df8be40;  1 drivers
v0x55a15d72e470_0 .net "w1", 0 0, L_0x55a15df8f850;  1 drivers
S_0x55a15d72e5b0 .scope module, "mux0[1]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df8f9d0 .functor AND 1, L_0x55a15df8fa40, L_0x55a15df96480, C4<1>, C4<1>;
L_0x55a15df8fa40 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df8fb00 .functor AND 1, L_0x55a15df9a300, L_0x55a15df98740, C4<1>, C4<1>;
L_0x55a15df8fb70 .functor OR 1, L_0x55a15df8fb00, L_0x55a15df8f9d0, C4<0>, C4<0>;
v0x55a15d72e830_0 .net *"_s1", 0 0, L_0x55a15df8fa40;  1 drivers
v0x55a15d72e910_0 .net "in0", 0 0, L_0x55a15df96480;  1 drivers
v0x55a15d72e9d0_0 .net "in1", 0 0, L_0x55a15df98740;  1 drivers
v0x55a15d72eaa0_0 .net "out", 0 0, L_0x55a15df8fb70;  1 drivers
v0x55a15d72eb60_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d72ec50_0 .net "w0", 0 0, L_0x55a15df8f9d0;  1 drivers
v0x55a15d72ecf0_0 .net "w1", 0 0, L_0x55a15df8fb00;  1 drivers
S_0x55a15d72ee60 .scope module, "mux0[2]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df8fc80 .functor AND 1, L_0x55a15df8fcf0, L_0x55a15df965c0, C4<1>, C4<1>;
L_0x55a15df8fcf0 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df8fdb0 .functor AND 1, L_0x55a15df9a300, L_0x55a15df98880, C4<1>, C4<1>;
L_0x55a15df8fe20 .functor OR 1, L_0x55a15df8fdb0, L_0x55a15df8fc80, C4<0>, C4<0>;
v0x55a15d72f0f0_0 .net *"_s1", 0 0, L_0x55a15df8fcf0;  1 drivers
v0x55a15d72f1d0_0 .net "in0", 0 0, L_0x55a15df965c0;  1 drivers
v0x55a15d72f290_0 .net "in1", 0 0, L_0x55a15df98880;  1 drivers
v0x55a15d72f360_0 .net "out", 0 0, L_0x55a15df8fe20;  1 drivers
v0x55a15d72f420_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d72f560_0 .net "w0", 0 0, L_0x55a15df8fc80;  1 drivers
v0x55a15d72f620_0 .net "w1", 0 0, L_0x55a15df8fdb0;  1 drivers
S_0x55a15d72f760 .scope module, "mux0[3]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df8ff30 .functor AND 1, L_0x55a15df8ffa0, L_0x55a15df966b0, C4<1>, C4<1>;
L_0x55a15df8ffa0 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df90060 .functor AND 1, L_0x55a15df9a300, L_0x55a15df98620, C4<1>, C4<1>;
L_0x55a15df900d0 .functor OR 1, L_0x55a15df90060, L_0x55a15df8ff30, C4<0>, C4<0>;
v0x55a15d72f9c0_0 .net *"_s1", 0 0, L_0x55a15df8ffa0;  1 drivers
v0x55a15d72fac0_0 .net "in0", 0 0, L_0x55a15df966b0;  1 drivers
v0x55a15d72fb80_0 .net "in1", 0 0, L_0x55a15df98620;  1 drivers
v0x55a15d72fc20_0 .net "out", 0 0, L_0x55a15df900d0;  1 drivers
v0x55a15d72fce0_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d72fdd0_0 .net "w0", 0 0, L_0x55a15df8ff30;  1 drivers
v0x55a15d72fe90_0 .net "w1", 0 0, L_0x55a15df90060;  1 drivers
S_0x55a15d72ffd0 .scope module, "mux0[4]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df901e0 .functor AND 1, L_0x55a15df90250, L_0x55a15df967a0, C4<1>, C4<1>;
L_0x55a15df90250 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df90310 .functor AND 1, L_0x55a15df9a300, L_0x55a15df98aa0, C4<1>, C4<1>;
L_0x55a15df90380 .functor OR 1, L_0x55a15df90310, L_0x55a15df901e0, C4<0>, C4<0>;
v0x55a15d730280_0 .net *"_s1", 0 0, L_0x55a15df90250;  1 drivers
v0x55a15d730380_0 .net "in0", 0 0, L_0x55a15df967a0;  1 drivers
v0x55a15d730440_0 .net "in1", 0 0, L_0x55a15df98aa0;  1 drivers
v0x55a15d7304e0_0 .net "out", 0 0, L_0x55a15df90380;  1 drivers
v0x55a15d7305a0_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d730690_0 .net "w0", 0 0, L_0x55a15df901e0;  1 drivers
v0x55a15d730750_0 .net "w1", 0 0, L_0x55a15df90310;  1 drivers
S_0x55a15d730890 .scope module, "mux0[5]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df90490 .functor AND 1, L_0x55a15df90500, L_0x55a15df96840, C4<1>, C4<1>;
L_0x55a15df90500 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df905c0 .functor AND 1, L_0x55a15df9a300, L_0x55a15df98970, C4<1>, C4<1>;
L_0x55a15df90630 .functor OR 1, L_0x55a15df905c0, L_0x55a15df90490, C4<0>, C4<0>;
v0x55a15d730aa0_0 .net *"_s1", 0 0, L_0x55a15df90500;  1 drivers
v0x55a15d730ba0_0 .net "in0", 0 0, L_0x55a15df96840;  1 drivers
v0x55a15d730c60_0 .net "in1", 0 0, L_0x55a15df98970;  1 drivers
v0x55a15d730d30_0 .net "out", 0 0, L_0x55a15df90630;  1 drivers
v0x55a15d730df0_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d730ee0_0 .net "w0", 0 0, L_0x55a15df90490;  1 drivers
v0x55a15d730fa0_0 .net "w1", 0 0, L_0x55a15df905c0;  1 drivers
S_0x55a15d7310e0 .scope module, "mux0[6]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df90740 .functor AND 1, L_0x55a15df907b0, L_0x55a15df96930, C4<1>, C4<1>;
L_0x55a15df907b0 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df90870 .functor AND 1, L_0x55a15df9a300, L_0x55a15df98c80, C4<1>, C4<1>;
L_0x55a15df908e0 .functor OR 1, L_0x55a15df90870, L_0x55a15df90740, C4<0>, C4<0>;
v0x55a15d731340_0 .net *"_s1", 0 0, L_0x55a15df907b0;  1 drivers
v0x55a15d731440_0 .net "in0", 0 0, L_0x55a15df96930;  1 drivers
v0x55a15d731500_0 .net "in1", 0 0, L_0x55a15df98c80;  1 drivers
v0x55a15d7315d0_0 .net "out", 0 0, L_0x55a15df908e0;  1 drivers
v0x55a15d731690_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d731780_0 .net "w0", 0 0, L_0x55a15df90740;  1 drivers
v0x55a15d731840_0 .net "w1", 0 0, L_0x55a15df90870;  1 drivers
S_0x55a15d731980 .scope module, "mux0[7]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df909f0 .functor AND 1, L_0x55a15df90a60, L_0x55a15df96a70, C4<1>, C4<1>;
L_0x55a15df90a60 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df90b20 .functor AND 1, L_0x55a15df9a300, L_0x55a15df98b40, C4<1>, C4<1>;
L_0x55a15df90b90 .functor OR 1, L_0x55a15df90b20, L_0x55a15df909f0, C4<0>, C4<0>;
v0x55a15d731be0_0 .net *"_s1", 0 0, L_0x55a15df90a60;  1 drivers
v0x55a15d731ce0_0 .net "in0", 0 0, L_0x55a15df96a70;  1 drivers
v0x55a15d731da0_0 .net "in1", 0 0, L_0x55a15df98b40;  1 drivers
v0x55a15d731e70_0 .net "out", 0 0, L_0x55a15df90b90;  1 drivers
v0x55a15d731f30_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d732020_0 .net "w0", 0 0, L_0x55a15df909f0;  1 drivers
v0x55a15d7320e0_0 .net "w1", 0 0, L_0x55a15df90b20;  1 drivers
S_0x55a15d732220 .scope module, "mux0[8]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df90ca0 .functor AND 1, L_0x55a15df90d10, L_0x55a15df96b60, C4<1>, C4<1>;
L_0x55a15df90d10 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df90dd0 .functor AND 1, L_0x55a15df9a300, L_0x55a15df98ec0, C4<1>, C4<1>;
L_0x55a15df90e40 .functor OR 1, L_0x55a15df90dd0, L_0x55a15df90ca0, C4<0>, C4<0>;
v0x55a15d732480_0 .net *"_s1", 0 0, L_0x55a15df90d10;  1 drivers
v0x55a15d732580_0 .net "in0", 0 0, L_0x55a15df96b60;  1 drivers
v0x55a15d732640_0 .net "in1", 0 0, L_0x55a15df98ec0;  1 drivers
v0x55a15d732710_0 .net "out", 0 0, L_0x55a15df90e40;  1 drivers
v0x55a15d7327d0_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d732870_0 .net "w0", 0 0, L_0x55a15df90ca0;  1 drivers
v0x55a15d732930_0 .net "w1", 0 0, L_0x55a15df90dd0;  1 drivers
S_0x55a15d732a70 .scope module, "mux0[9]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df90f50 .functor AND 1, L_0x55a15df90fc0, L_0x55a15df96cb0, C4<1>, C4<1>;
L_0x55a15df90fc0 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df91080 .functor AND 1, L_0x55a15df9a300, L_0x55a15df98d70, C4<1>, C4<1>;
L_0x55a15df910f0 .functor OR 1, L_0x55a15df91080, L_0x55a15df90f50, C4<0>, C4<0>;
v0x55a15d732cd0_0 .net *"_s1", 0 0, L_0x55a15df90fc0;  1 drivers
v0x55a15d732dd0_0 .net "in0", 0 0, L_0x55a15df96cb0;  1 drivers
v0x55a15d732e90_0 .net "in1", 0 0, L_0x55a15df98d70;  1 drivers
v0x55a15d732f60_0 .net "out", 0 0, L_0x55a15df910f0;  1 drivers
v0x55a15d733020_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d733110_0 .net "w0", 0 0, L_0x55a15df90f50;  1 drivers
v0x55a15d7331d0_0 .net "w1", 0 0, L_0x55a15df91080;  1 drivers
S_0x55a15d733310 .scope module, "mux0[10]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df91200 .functor AND 1, L_0x55a15df91270, L_0x55a15df96d50, C4<1>, C4<1>;
L_0x55a15df91270 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df91330 .functor AND 1, L_0x55a15df9a300, L_0x55a15df990c0, C4<1>, C4<1>;
L_0x55a15df913a0 .functor OR 1, L_0x55a15df91330, L_0x55a15df91200, C4<0>, C4<0>;
v0x55a15d733570_0 .net *"_s1", 0 0, L_0x55a15df91270;  1 drivers
v0x55a15d733670_0 .net "in0", 0 0, L_0x55a15df96d50;  1 drivers
v0x55a15d733730_0 .net "in1", 0 0, L_0x55a15df990c0;  1 drivers
v0x55a15d733800_0 .net "out", 0 0, L_0x55a15df913a0;  1 drivers
v0x55a15d7338c0_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d7339b0_0 .net "w0", 0 0, L_0x55a15df91200;  1 drivers
v0x55a15d733a70_0 .net "w1", 0 0, L_0x55a15df91330;  1 drivers
S_0x55a15d733bb0 .scope module, "mux0[11]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df914b0 .functor AND 1, L_0x55a15df91520, L_0x55a15df96eb0, C4<1>, C4<1>;
L_0x55a15df91520 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df915e0 .functor AND 1, L_0x55a15df9a300, L_0x55a15df98f60, C4<1>, C4<1>;
L_0x55a15df91650 .functor OR 1, L_0x55a15df915e0, L_0x55a15df914b0, C4<0>, C4<0>;
v0x55a15d733e10_0 .net *"_s1", 0 0, L_0x55a15df91520;  1 drivers
v0x55a15d733f10_0 .net "in0", 0 0, L_0x55a15df96eb0;  1 drivers
v0x55a15d733fd0_0 .net "in1", 0 0, L_0x55a15df98f60;  1 drivers
v0x55a15d7340a0_0 .net "out", 0 0, L_0x55a15df91650;  1 drivers
v0x55a15d734160_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d734250_0 .net "w0", 0 0, L_0x55a15df914b0;  1 drivers
v0x55a15d734310_0 .net "w1", 0 0, L_0x55a15df915e0;  1 drivers
S_0x55a15d734450 .scope module, "mux0[12]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df91760 .functor AND 1, L_0x55a15df917d0, L_0x55a15df96fa0, C4<1>, C4<1>;
L_0x55a15df917d0 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df91890 .functor AND 1, L_0x55a15df9a300, L_0x55a15df992d0, C4<1>, C4<1>;
L_0x55a15df91900 .functor OR 1, L_0x55a15df91890, L_0x55a15df91760, C4<0>, C4<0>;
v0x55a15d7346b0_0 .net *"_s1", 0 0, L_0x55a15df917d0;  1 drivers
v0x55a15d7347b0_0 .net "in0", 0 0, L_0x55a15df96fa0;  1 drivers
v0x55a15d734870_0 .net "in1", 0 0, L_0x55a15df992d0;  1 drivers
v0x55a15d734940_0 .net "out", 0 0, L_0x55a15df91900;  1 drivers
v0x55a15d734a00_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d734af0_0 .net "w0", 0 0, L_0x55a15df91760;  1 drivers
v0x55a15d734bb0_0 .net "w1", 0 0, L_0x55a15df91890;  1 drivers
S_0x55a15d734cf0 .scope module, "mux0[13]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df91a10 .functor AND 1, L_0x55a15df91a80, L_0x55a15df97110, C4<1>, C4<1>;
L_0x55a15df91a80 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df91b40 .functor AND 1, L_0x55a15df9a300, L_0x55a15df99160, C4<1>, C4<1>;
L_0x55a15df91bb0 .functor OR 1, L_0x55a15df91b40, L_0x55a15df91a10, C4<0>, C4<0>;
v0x55a15d734f50_0 .net *"_s1", 0 0, L_0x55a15df91a80;  1 drivers
v0x55a15d735050_0 .net "in0", 0 0, L_0x55a15df97110;  1 drivers
v0x55a15d735110_0 .net "in1", 0 0, L_0x55a15df99160;  1 drivers
v0x55a15d7351e0_0 .net "out", 0 0, L_0x55a15df91bb0;  1 drivers
v0x55a15d7352a0_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d735390_0 .net "w0", 0 0, L_0x55a15df91a10;  1 drivers
v0x55a15d735450_0 .net "w1", 0 0, L_0x55a15df91b40;  1 drivers
S_0x55a15d735590 .scope module, "mux0[14]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df91cc0 .functor AND 1, L_0x55a15df91d30, L_0x55a15df97200, C4<1>, C4<1>;
L_0x55a15df91d30 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df91df0 .functor AND 1, L_0x55a15df9a300, L_0x55a15df994f0, C4<1>, C4<1>;
L_0x55a15df91e60 .functor OR 1, L_0x55a15df91df0, L_0x55a15df91cc0, C4<0>, C4<0>;
v0x55a15d7357f0_0 .net *"_s1", 0 0, L_0x55a15df91d30;  1 drivers
v0x55a15d7358f0_0 .net "in0", 0 0, L_0x55a15df97200;  1 drivers
v0x55a15d7359b0_0 .net "in1", 0 0, L_0x55a15df994f0;  1 drivers
v0x55a15d735a80_0 .net "out", 0 0, L_0x55a15df91e60;  1 drivers
v0x55a15d735b40_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d735c30_0 .net "w0", 0 0, L_0x55a15df91cc0;  1 drivers
v0x55a15d735cf0_0 .net "w1", 0 0, L_0x55a15df91df0;  1 drivers
S_0x55a15d735e30 .scope module, "mux0[15]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df91f70 .functor AND 1, L_0x55a15df91fe0, L_0x55a15df97380, C4<1>, C4<1>;
L_0x55a15df91fe0 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df920a0 .functor AND 1, L_0x55a15df9a300, L_0x55a15df99370, C4<1>, C4<1>;
L_0x55a15df8c090 .functor OR 1, L_0x55a15df920a0, L_0x55a15df91f70, C4<0>, C4<0>;
v0x55a15d736090_0 .net *"_s1", 0 0, L_0x55a15df91fe0;  1 drivers
v0x55a15d736190_0 .net "in0", 0 0, L_0x55a15df97380;  1 drivers
v0x55a15d736250_0 .net "in1", 0 0, L_0x55a15df99370;  1 drivers
v0x55a15d736320_0 .net "out", 0 0, L_0x55a15df8c090;  1 drivers
v0x55a15d7363e0_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d7364d0_0 .net "w0", 0 0, L_0x55a15df91f70;  1 drivers
v0x55a15d736590_0 .net "w1", 0 0, L_0x55a15df920a0;  1 drivers
S_0x55a15d7366d0 .scope module, "mux0[16]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df92970 .functor AND 1, L_0x55a15df929e0, L_0x55a15df97470, C4<1>, C4<1>;
L_0x55a15df929e0 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df92aa0 .functor AND 1, L_0x55a15df9a300, L_0x55a15df99720, C4<1>, C4<1>;
L_0x55a15df92b10 .functor OR 1, L_0x55a15df92aa0, L_0x55a15df92970, C4<0>, C4<0>;
v0x55a15d736a40_0 .net *"_s1", 0 0, L_0x55a15df929e0;  1 drivers
v0x55a15d736b40_0 .net "in0", 0 0, L_0x55a15df97470;  1 drivers
v0x55a15d736c00_0 .net "in1", 0 0, L_0x55a15df99720;  1 drivers
v0x55a15d736cd0_0 .net "out", 0 0, L_0x55a15df92b10;  1 drivers
v0x55a15d736d90_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d736e80_0 .net "w0", 0 0, L_0x55a15df92970;  1 drivers
v0x55a15d736f40_0 .net "w1", 0 0, L_0x55a15df92aa0;  1 drivers
S_0x55a15d737080 .scope module, "mux0[17]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df92c20 .functor AND 1, L_0x55a15df92c90, L_0x55a15df97600, C4<1>, C4<1>;
L_0x55a15df92c90 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df92d50 .functor AND 1, L_0x55a15df9a300, L_0x55a15df99590, C4<1>, C4<1>;
L_0x55a15df92dc0 .functor OR 1, L_0x55a15df92d50, L_0x55a15df92c20, C4<0>, C4<0>;
v0x55a15d7372e0_0 .net *"_s1", 0 0, L_0x55a15df92c90;  1 drivers
v0x55a15d7373e0_0 .net "in0", 0 0, L_0x55a15df97600;  1 drivers
v0x55a15d7374a0_0 .net "in1", 0 0, L_0x55a15df99590;  1 drivers
v0x55a15d737570_0 .net "out", 0 0, L_0x55a15df92dc0;  1 drivers
v0x55a15d737630_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d737720_0 .net "w0", 0 0, L_0x55a15df92c20;  1 drivers
v0x55a15d7377e0_0 .net "w1", 0 0, L_0x55a15df92d50;  1 drivers
S_0x55a15d737920 .scope module, "mux0[18]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df92ed0 .functor AND 1, L_0x55a15df92f40, L_0x55a15df976f0, C4<1>, C4<1>;
L_0x55a15df92f40 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df93000 .functor AND 1, L_0x55a15df9a300, L_0x55a15df99680, C4<1>, C4<1>;
L_0x55a15df93070 .functor OR 1, L_0x55a15df93000, L_0x55a15df92ed0, C4<0>, C4<0>;
v0x55a15d737b80_0 .net *"_s1", 0 0, L_0x55a15df92f40;  1 drivers
v0x55a15d737c80_0 .net "in0", 0 0, L_0x55a15df976f0;  1 drivers
v0x55a15d737d40_0 .net "in1", 0 0, L_0x55a15df99680;  1 drivers
v0x55a15d737e10_0 .net "out", 0 0, L_0x55a15df93070;  1 drivers
v0x55a15d737ed0_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d737fc0_0 .net "w0", 0 0, L_0x55a15df92ed0;  1 drivers
v0x55a15d738080_0 .net "w1", 0 0, L_0x55a15df93000;  1 drivers
S_0x55a15d7381c0 .scope module, "mux0[19]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df93180 .functor AND 1, L_0x55a15df931f0, L_0x55a15df97560, C4<1>, C4<1>;
L_0x55a15df931f0 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df932b0 .functor AND 1, L_0x55a15df9a300, L_0x55a15df997c0, C4<1>, C4<1>;
L_0x55a15df93320 .functor OR 1, L_0x55a15df932b0, L_0x55a15df93180, C4<0>, C4<0>;
v0x55a15d738420_0 .net *"_s1", 0 0, L_0x55a15df931f0;  1 drivers
v0x55a15d738520_0 .net "in0", 0 0, L_0x55a15df97560;  1 drivers
v0x55a15d7385e0_0 .net "in1", 0 0, L_0x55a15df997c0;  1 drivers
v0x55a15d7386b0_0 .net "out", 0 0, L_0x55a15df93320;  1 drivers
v0x55a15d738770_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d738860_0 .net "w0", 0 0, L_0x55a15df93180;  1 drivers
v0x55a15d738920_0 .net "w1", 0 0, L_0x55a15df932b0;  1 drivers
S_0x55a15d738a60 .scope module, "mux0[20]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df93430 .functor AND 1, L_0x55a15df934a0, L_0x55a15df978e0, C4<1>, C4<1>;
L_0x55a15df934a0 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df93560 .functor AND 1, L_0x55a15df9a300, L_0x55a15df998b0, C4<1>, C4<1>;
L_0x55a15df935d0 .functor OR 1, L_0x55a15df93560, L_0x55a15df93430, C4<0>, C4<0>;
v0x55a15d738cc0_0 .net *"_s1", 0 0, L_0x55a15df934a0;  1 drivers
v0x55a15d738dc0_0 .net "in0", 0 0, L_0x55a15df978e0;  1 drivers
v0x55a15d738e80_0 .net "in1", 0 0, L_0x55a15df998b0;  1 drivers
v0x55a15d738f50_0 .net "out", 0 0, L_0x55a15df935d0;  1 drivers
v0x55a15d739010_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d739100_0 .net "w0", 0 0, L_0x55a15df93430;  1 drivers
v0x55a15d7391c0_0 .net "w1", 0 0, L_0x55a15df93560;  1 drivers
S_0x55a15d739300 .scope module, "mux0[21]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df936e0 .functor AND 1, L_0x55a15df93750, L_0x55a15df977e0, C4<1>, C4<1>;
L_0x55a15df93750 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df93810 .functor AND 1, L_0x55a15df9a300, L_0x55a15df999b0, C4<1>, C4<1>;
L_0x55a15df93880 .functor OR 1, L_0x55a15df93810, L_0x55a15df936e0, C4<0>, C4<0>;
v0x55a15d739560_0 .net *"_s1", 0 0, L_0x55a15df93750;  1 drivers
v0x55a15d739660_0 .net "in0", 0 0, L_0x55a15df977e0;  1 drivers
v0x55a15d739720_0 .net "in1", 0 0, L_0x55a15df999b0;  1 drivers
v0x55a15d7397f0_0 .net "out", 0 0, L_0x55a15df93880;  1 drivers
v0x55a15d7398b0_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d7399a0_0 .net "w0", 0 0, L_0x55a15df936e0;  1 drivers
v0x55a15d739a60_0 .net "w1", 0 0, L_0x55a15df93810;  1 drivers
S_0x55a15d739ba0 .scope module, "mux0[22]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df93990 .functor AND 1, L_0x55a15df93a00, L_0x55a15df97ae0, C4<1>, C4<1>;
L_0x55a15df93a00 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df93ac0 .functor AND 1, L_0x55a15df9a300, L_0x55a15df99aa0, C4<1>, C4<1>;
L_0x55a15df93b30 .functor OR 1, L_0x55a15df93ac0, L_0x55a15df93990, C4<0>, C4<0>;
v0x55a15d739e00_0 .net *"_s1", 0 0, L_0x55a15df93a00;  1 drivers
v0x55a15d739f00_0 .net "in0", 0 0, L_0x55a15df97ae0;  1 drivers
v0x55a15d739fc0_0 .net "in1", 0 0, L_0x55a15df99aa0;  1 drivers
v0x55a15d73a090_0 .net "out", 0 0, L_0x55a15df93b30;  1 drivers
v0x55a15d73a150_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d73a240_0 .net "w0", 0 0, L_0x55a15df93990;  1 drivers
v0x55a15d73a300_0 .net "w1", 0 0, L_0x55a15df93ac0;  1 drivers
S_0x55a15d73a440 .scope module, "mux0[23]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df93c40 .functor AND 1, L_0x55a15df93cb0, L_0x55a15df979d0, C4<1>, C4<1>;
L_0x55a15df93cb0 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df93d70 .functor AND 1, L_0x55a15df9a300, L_0x55a15df99bb0, C4<1>, C4<1>;
L_0x55a15df93de0 .functor OR 1, L_0x55a15df93d70, L_0x55a15df93c40, C4<0>, C4<0>;
v0x55a15d73a6a0_0 .net *"_s1", 0 0, L_0x55a15df93cb0;  1 drivers
v0x55a15d73a7a0_0 .net "in0", 0 0, L_0x55a15df979d0;  1 drivers
v0x55a15d73a860_0 .net "in1", 0 0, L_0x55a15df99bb0;  1 drivers
v0x55a15d73a930_0 .net "out", 0 0, L_0x55a15df93de0;  1 drivers
v0x55a15d73a9f0_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d73aae0_0 .net "w0", 0 0, L_0x55a15df93c40;  1 drivers
v0x55a15d73aba0_0 .net "w1", 0 0, L_0x55a15df93d70;  1 drivers
S_0x55a15d73ace0 .scope module, "mux0[24]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df93ef0 .functor AND 1, L_0x55a15df93f60, L_0x55a15df97cf0, C4<1>, C4<1>;
L_0x55a15df93f60 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df94020 .functor AND 1, L_0x55a15df9a300, L_0x55a15df99ca0, C4<1>, C4<1>;
L_0x55a15df94090 .functor OR 1, L_0x55a15df94020, L_0x55a15df93ef0, C4<0>, C4<0>;
v0x55a15d73af40_0 .net *"_s1", 0 0, L_0x55a15df93f60;  1 drivers
v0x55a15d73b040_0 .net "in0", 0 0, L_0x55a15df97cf0;  1 drivers
v0x55a15d73b100_0 .net "in1", 0 0, L_0x55a15df99ca0;  1 drivers
v0x55a15d73b1d0_0 .net "out", 0 0, L_0x55a15df94090;  1 drivers
v0x55a15d73b290_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d73b380_0 .net "w0", 0 0, L_0x55a15df93ef0;  1 drivers
v0x55a15d73b440_0 .net "w1", 0 0, L_0x55a15df94020;  1 drivers
S_0x55a15d73b580 .scope module, "mux0[25]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df941a0 .functor AND 1, L_0x55a15df94210, L_0x55a15df97bd0, C4<1>, C4<1>;
L_0x55a15df94210 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df942d0 .functor AND 1, L_0x55a15df9a300, L_0x55a15df99dc0, C4<1>, C4<1>;
L_0x55a15df94340 .functor OR 1, L_0x55a15df942d0, L_0x55a15df941a0, C4<0>, C4<0>;
v0x55a15d73b7e0_0 .net *"_s1", 0 0, L_0x55a15df94210;  1 drivers
v0x55a15d73b8e0_0 .net "in0", 0 0, L_0x55a15df97bd0;  1 drivers
v0x55a15d73b9a0_0 .net "in1", 0 0, L_0x55a15df99dc0;  1 drivers
v0x55a15d73ba70_0 .net "out", 0 0, L_0x55a15df94340;  1 drivers
v0x55a15d73bb30_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d73bc20_0 .net "w0", 0 0, L_0x55a15df941a0;  1 drivers
v0x55a15d73bce0_0 .net "w1", 0 0, L_0x55a15df942d0;  1 drivers
S_0x55a15d73be20 .scope module, "mux0[26]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df94450 .functor AND 1, L_0x55a15df944f0, L_0x55a15df97f10, C4<1>, C4<1>;
L_0x55a15df944f0 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df945b0 .functor AND 1, L_0x55a15df9a300, L_0x55a15df99eb0, C4<1>, C4<1>;
L_0x55a15df94650 .functor OR 1, L_0x55a15df945b0, L_0x55a15df94450, C4<0>, C4<0>;
v0x55a15d73c080_0 .net *"_s1", 0 0, L_0x55a15df944f0;  1 drivers
v0x55a15d73c180_0 .net "in0", 0 0, L_0x55a15df97f10;  1 drivers
v0x55a15d73c240_0 .net "in1", 0 0, L_0x55a15df99eb0;  1 drivers
v0x55a15d73c310_0 .net "out", 0 0, L_0x55a15df94650;  1 drivers
v0x55a15d73c3d0_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d73c4c0_0 .net "w0", 0 0, L_0x55a15df94450;  1 drivers
v0x55a15d73c580_0 .net "w1", 0 0, L_0x55a15df945b0;  1 drivers
S_0x55a15d73c6c0 .scope module, "mux0[27]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df947c0 .functor AND 1, L_0x55a15df94860, L_0x55a15df97de0, C4<1>, C4<1>;
L_0x55a15df94860 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df94920 .functor AND 1, L_0x55a15df9a300, L_0x55a15df99fe0, C4<1>, C4<1>;
L_0x55a15df949c0 .functor OR 1, L_0x55a15df94920, L_0x55a15df947c0, C4<0>, C4<0>;
v0x55a15d73c920_0 .net *"_s1", 0 0, L_0x55a15df94860;  1 drivers
v0x55a15d73ca20_0 .net "in0", 0 0, L_0x55a15df97de0;  1 drivers
v0x55a15d73cae0_0 .net "in1", 0 0, L_0x55a15df99fe0;  1 drivers
v0x55a15d73cbb0_0 .net "out", 0 0, L_0x55a15df949c0;  1 drivers
v0x55a15d73cc70_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d73cd60_0 .net "w0", 0 0, L_0x55a15df947c0;  1 drivers
v0x55a15d73ce20_0 .net "w1", 0 0, L_0x55a15df94920;  1 drivers
S_0x55a15d73cf60 .scope module, "mux0[28]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df94b30 .functor AND 1, L_0x55a15df94bd0, L_0x55a15df98140, C4<1>, C4<1>;
L_0x55a15df94bd0 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df94c90 .functor AND 1, L_0x55a15df9a300, L_0x55a15df9a0d0, C4<1>, C4<1>;
L_0x55a15df94d30 .functor OR 1, L_0x55a15df94c90, L_0x55a15df94b30, C4<0>, C4<0>;
v0x55a15d73d1c0_0 .net *"_s1", 0 0, L_0x55a15df94bd0;  1 drivers
v0x55a15d73d2c0_0 .net "in0", 0 0, L_0x55a15df98140;  1 drivers
v0x55a15d73d380_0 .net "in1", 0 0, L_0x55a15df9a0d0;  1 drivers
v0x55a15d73d450_0 .net "out", 0 0, L_0x55a15df94d30;  1 drivers
v0x55a15d73d510_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d73d600_0 .net "w0", 0 0, L_0x55a15df94b30;  1 drivers
v0x55a15d73d6c0_0 .net "w1", 0 0, L_0x55a15df94c90;  1 drivers
S_0x55a15d73d800 .scope module, "mux0[29]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df94ea0 .functor AND 1, L_0x55a15df94f40, L_0x55a15df98000, C4<1>, C4<1>;
L_0x55a15df94f40 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df95000 .functor AND 1, L_0x55a15df9a300, L_0x55a15df9a410, C4<1>, C4<1>;
L_0x55a15df950a0 .functor OR 1, L_0x55a15df95000, L_0x55a15df94ea0, C4<0>, C4<0>;
v0x55a15d73da60_0 .net *"_s1", 0 0, L_0x55a15df94f40;  1 drivers
v0x55a15d73db60_0 .net "in0", 0 0, L_0x55a15df98000;  1 drivers
v0x55a15d73dc20_0 .net "in1", 0 0, L_0x55a15df9a410;  1 drivers
v0x55a15d73dcf0_0 .net "out", 0 0, L_0x55a15df950a0;  1 drivers
v0x55a15d73ddb0_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d73dea0_0 .net "w0", 0 0, L_0x55a15df94ea0;  1 drivers
v0x55a15d73df60_0 .net "w1", 0 0, L_0x55a15df95000;  1 drivers
S_0x55a15d73e0a0 .scope module, "mux0[30]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df95210 .functor AND 1, L_0x55a15df952b0, L_0x55a15df98330, C4<1>, C4<1>;
L_0x55a15df952b0 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df95370 .functor AND 1, L_0x55a15df9a300, L_0x55a15df9a500, C4<1>, C4<1>;
L_0x55a15df95410 .functor OR 1, L_0x55a15df95370, L_0x55a15df95210, C4<0>, C4<0>;
v0x55a15d73e300_0 .net *"_s1", 0 0, L_0x55a15df952b0;  1 drivers
v0x55a15d73e400_0 .net "in0", 0 0, L_0x55a15df98330;  1 drivers
v0x55a15d73e4c0_0 .net "in1", 0 0, L_0x55a15df9a500;  1 drivers
v0x55a15d73e590_0 .net "out", 0 0, L_0x55a15df95410;  1 drivers
v0x55a15d73e650_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d73e740_0 .net "w0", 0 0, L_0x55a15df95210;  1 drivers
v0x55a15d73e800_0 .net "w1", 0 0, L_0x55a15df95370;  1 drivers
S_0x55a15d73e940 .scope module, "mux0[31]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d72da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df95580 .functor AND 1, L_0x55a15df95620, L_0x55a15df98230, C4<1>, C4<1>;
L_0x55a15df95620 .functor NOT 1, L_0x55a15df9a300, C4<0>, C4<0>, C4<0>;
L_0x55a15df956e0 .functor AND 1, L_0x55a15df9a300, L_0x55a15df9a210, C4<1>, C4<1>;
L_0x55a15df95780 .functor OR 1, L_0x55a15df956e0, L_0x55a15df95580, C4<0>, C4<0>;
v0x55a15d73eba0_0 .net *"_s1", 0 0, L_0x55a15df95620;  1 drivers
v0x55a15d73eca0_0 .net "in0", 0 0, L_0x55a15df98230;  1 drivers
v0x55a15d73ed60_0 .net "in1", 0 0, L_0x55a15df9a210;  1 drivers
v0x55a15d73ee30_0 .net "out", 0 0, L_0x55a15df95780;  1 drivers
v0x55a15d73eef0_0 .net "s0", 0 0, L_0x55a15df9a300;  alias, 1 drivers
v0x55a15d73efe0_0 .net "w0", 0 0, L_0x55a15df95580;  1 drivers
v0x55a15d73f0a0_0 .net "w1", 0 0, L_0x55a15df956e0;  1 drivers
S_0x55a15d73f9d0 .scope module, "mux4" "MUX2X1_32BIT" 51 23, 14 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 32 "in0"
    .port_info 3 /INPUT 32 "in1"
L_0x7f555abed408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a15d751150_0 .net "in0", 31 0, L_0x7f555abed408;  1 drivers
L_0x7f555abed450 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55a15d751250_0 .net "in1", 31 0, L_0x7f555abed450;  1 drivers
v0x55a15d751330_0 .net "out", 31 0, L_0x55a15dfa0900;  alias, 1 drivers
v0x55a15d751400_0 .net "s0", 0 0, L_0x55a15dfa5310;  1 drivers
LS_0x55a15dfa0900_0_0 .concat [ 1 1 1 1], L_0x55a15df9a950, L_0x55a15df9ac00, L_0x55a15df9aeb0, L_0x55a15df9b160;
LS_0x55a15dfa0900_0_4 .concat [ 1 1 1 1], L_0x55a15df9b410, L_0x55a15df9b6c0, L_0x55a15df9b970, L_0x55a15df9bc20;
LS_0x55a15dfa0900_0_8 .concat [ 1 1 1 1], L_0x55a15df9bed0, L_0x55a15df9c180, L_0x55a15df9c430, L_0x55a15df9c6e0;
LS_0x55a15dfa0900_0_12 .concat [ 1 1 1 1], L_0x55a15df9c990, L_0x55a15df9cc40, L_0x55a15df9cef0, L_0x55a15df810c0;
LS_0x55a15dfa0900_0_16 .concat [ 1 1 1 1], L_0x55a15df9db50, L_0x55a15df9de00, L_0x55a15df9e0b0, L_0x55a15df9e360;
LS_0x55a15dfa0900_0_20 .concat [ 1 1 1 1], L_0x55a15df9e610, L_0x55a15df9e8c0, L_0x55a15df9eb70, L_0x55a15df9ee20;
LS_0x55a15dfa0900_0_24 .concat [ 1 1 1 1], L_0x55a15df9f0d0, L_0x55a15df9f380, L_0x55a15df9f660, L_0x55a15df9f9d0;
LS_0x55a15dfa0900_0_28 .concat [ 1 1 1 1], L_0x55a15df9fd40, L_0x55a15dfa00b0, L_0x55a15dfa0420, L_0x55a15dfa0790;
LS_0x55a15dfa0900_1_0 .concat [ 4 4 4 4], LS_0x55a15dfa0900_0_0, LS_0x55a15dfa0900_0_4, LS_0x55a15dfa0900_0_8, LS_0x55a15dfa0900_0_12;
LS_0x55a15dfa0900_1_4 .concat [ 4 4 4 4], LS_0x55a15dfa0900_0_16, LS_0x55a15dfa0900_0_20, LS_0x55a15dfa0900_0_24, LS_0x55a15dfa0900_0_28;
L_0x55a15dfa0900 .concat [ 16 16 0 0], LS_0x55a15dfa0900_1_0, LS_0x55a15dfa0900_1_4;
L_0x55a15dfa13a0 .part L_0x7f555abed408, 0, 1;
L_0x55a15dfa1490 .part L_0x7f555abed408, 1, 1;
L_0x55a15dfa15d0 .part L_0x7f555abed408, 2, 1;
L_0x55a15dfa16c0 .part L_0x7f555abed408, 3, 1;
L_0x55a15dfa17b0 .part L_0x7f555abed408, 4, 1;
L_0x55a15dfa1850 .part L_0x7f555abed408, 5, 1;
L_0x55a15dfa1940 .part L_0x7f555abed408, 6, 1;
L_0x55a15dfa1a80 .part L_0x7f555abed408, 7, 1;
L_0x55a15dfa1b70 .part L_0x7f555abed408, 8, 1;
L_0x55a15dfa1cc0 .part L_0x7f555abed408, 9, 1;
L_0x55a15dfa1d60 .part L_0x7f555abed408, 10, 1;
L_0x55a15dfa1ec0 .part L_0x7f555abed408, 11, 1;
L_0x55a15dfa1fb0 .part L_0x7f555abed408, 12, 1;
L_0x55a15dfa2120 .part L_0x7f555abed408, 13, 1;
L_0x55a15dfa2210 .part L_0x7f555abed408, 14, 1;
L_0x55a15dfa2390 .part L_0x7f555abed408, 15, 1;
L_0x55a15dfa2480 .part L_0x7f555abed408, 16, 1;
L_0x55a15dfa2610 .part L_0x7f555abed408, 17, 1;
L_0x55a15dfa2700 .part L_0x7f555abed408, 18, 1;
L_0x55a15dfa2570 .part L_0x7f555abed408, 19, 1;
L_0x55a15dfa28f0 .part L_0x7f555abed408, 20, 1;
L_0x55a15dfa27f0 .part L_0x7f555abed408, 21, 1;
L_0x55a15dfa2af0 .part L_0x7f555abed408, 22, 1;
L_0x55a15dfa29e0 .part L_0x7f555abed408, 23, 1;
L_0x55a15dfa2d00 .part L_0x7f555abed408, 24, 1;
L_0x55a15dfa2be0 .part L_0x7f555abed408, 25, 1;
L_0x55a15dfa2f20 .part L_0x7f555abed408, 26, 1;
L_0x55a15dfa2df0 .part L_0x7f555abed408, 27, 1;
L_0x55a15dfa3150 .part L_0x7f555abed408, 28, 1;
L_0x55a15dfa3010 .part L_0x7f555abed408, 29, 1;
L_0x55a15dfa3340 .part L_0x7f555abed408, 30, 1;
L_0x55a15dfa3240 .part L_0x7f555abed408, 31, 1;
L_0x55a15dfa3540 .part L_0x7f555abed450, 0, 1;
L_0x55a15dfa3750 .part L_0x7f555abed450, 1, 1;
L_0x55a15dfa3890 .part L_0x7f555abed450, 2, 1;
L_0x55a15dfa3630 .part L_0x7f555abed450, 3, 1;
L_0x55a15dfa3ab0 .part L_0x7f555abed450, 4, 1;
L_0x55a15dfa3980 .part L_0x7f555abed450, 5, 1;
L_0x55a15dfa3c90 .part L_0x7f555abed450, 6, 1;
L_0x55a15dfa3b50 .part L_0x7f555abed450, 7, 1;
L_0x55a15dfa3ed0 .part L_0x7f555abed450, 8, 1;
L_0x55a15dfa3d80 .part L_0x7f555abed450, 9, 1;
L_0x55a15dfa40d0 .part L_0x7f555abed450, 10, 1;
L_0x55a15dfa3f70 .part L_0x7f555abed450, 11, 1;
L_0x55a15dfa42e0 .part L_0x7f555abed450, 12, 1;
L_0x55a15dfa4170 .part L_0x7f555abed450, 13, 1;
L_0x55a15dfa4500 .part L_0x7f555abed450, 14, 1;
L_0x55a15dfa4380 .part L_0x7f555abed450, 15, 1;
L_0x55a15dfa4730 .part L_0x7f555abed450, 16, 1;
L_0x55a15dfa45a0 .part L_0x7f555abed450, 17, 1;
L_0x55a15dfa4690 .part L_0x7f555abed450, 18, 1;
L_0x55a15dfa47d0 .part L_0x7f555abed450, 19, 1;
L_0x55a15dfa48c0 .part L_0x7f555abed450, 20, 1;
L_0x55a15dfa49c0 .part L_0x7f555abed450, 21, 1;
L_0x55a15dfa4ab0 .part L_0x7f555abed450, 22, 1;
L_0x55a15dfa4bc0 .part L_0x7f555abed450, 23, 1;
L_0x55a15dfa4cb0 .part L_0x7f555abed450, 24, 1;
L_0x55a15dfa4dd0 .part L_0x7f555abed450, 25, 1;
L_0x55a15dfa4ec0 .part L_0x7f555abed450, 26, 1;
L_0x55a15dfa4ff0 .part L_0x7f555abed450, 27, 1;
L_0x55a15dfa50e0 .part L_0x7f555abed450, 28, 1;
L_0x55a15dfa5420 .part L_0x7f555abed450, 29, 1;
L_0x55a15dfa5510 .part L_0x7f555abed450, 30, 1;
L_0x55a15dfa5220 .part L_0x7f555abed450, 31, 1;
S_0x55a15d73fc10 .scope module, "mux0[0]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df96e40 .functor AND 1, L_0x55a15df9a3a0, L_0x55a15dfa13a0, C4<1>, C4<1>;
L_0x55a15df9a3a0 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9a8e0 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa3540, C4<1>, C4<1>;
L_0x55a15df9a950 .functor OR 1, L_0x55a15df9a8e0, L_0x55a15df96e40, C4<0>, C4<0>;
v0x55a15d73fec0_0 .net *"_s1", 0 0, L_0x55a15df9a3a0;  1 drivers
v0x55a15d73ffc0_0 .net "in0", 0 0, L_0x55a15dfa13a0;  1 drivers
v0x55a15d740080_0 .net "in1", 0 0, L_0x55a15dfa3540;  1 drivers
v0x55a15d740150_0 .net "out", 0 0, L_0x55a15df9a950;  1 drivers
v0x55a15d740210_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d740320_0 .net "w0", 0 0, L_0x55a15df96e40;  1 drivers
v0x55a15d7403e0_0 .net "w1", 0 0, L_0x55a15df9a8e0;  1 drivers
S_0x55a15d740520 .scope module, "mux0[1]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9aa60 .functor AND 1, L_0x55a15df9aad0, L_0x55a15dfa1490, C4<1>, C4<1>;
L_0x55a15df9aad0 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9ab90 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa3750, C4<1>, C4<1>;
L_0x55a15df9ac00 .functor OR 1, L_0x55a15df9ab90, L_0x55a15df9aa60, C4<0>, C4<0>;
v0x55a15d7407a0_0 .net *"_s1", 0 0, L_0x55a15df9aad0;  1 drivers
v0x55a15d740880_0 .net "in0", 0 0, L_0x55a15dfa1490;  1 drivers
v0x55a15d740940_0 .net "in1", 0 0, L_0x55a15dfa3750;  1 drivers
v0x55a15d740a10_0 .net "out", 0 0, L_0x55a15df9ac00;  1 drivers
v0x55a15d740ad0_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d740bc0_0 .net "w0", 0 0, L_0x55a15df9aa60;  1 drivers
v0x55a15d740c60_0 .net "w1", 0 0, L_0x55a15df9ab90;  1 drivers
S_0x55a15d740dd0 .scope module, "mux0[2]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9ad10 .functor AND 1, L_0x55a15df9ad80, L_0x55a15dfa15d0, C4<1>, C4<1>;
L_0x55a15df9ad80 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9ae40 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa3890, C4<1>, C4<1>;
L_0x55a15df9aeb0 .functor OR 1, L_0x55a15df9ae40, L_0x55a15df9ad10, C4<0>, C4<0>;
v0x55a15d741060_0 .net *"_s1", 0 0, L_0x55a15df9ad80;  1 drivers
v0x55a15d741140_0 .net "in0", 0 0, L_0x55a15dfa15d0;  1 drivers
v0x55a15d741200_0 .net "in1", 0 0, L_0x55a15dfa3890;  1 drivers
v0x55a15d7412d0_0 .net "out", 0 0, L_0x55a15df9aeb0;  1 drivers
v0x55a15d741390_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d7414d0_0 .net "w0", 0 0, L_0x55a15df9ad10;  1 drivers
v0x55a15d741590_0 .net "w1", 0 0, L_0x55a15df9ae40;  1 drivers
S_0x55a15d7416d0 .scope module, "mux0[3]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9afc0 .functor AND 1, L_0x55a15df9b030, L_0x55a15dfa16c0, C4<1>, C4<1>;
L_0x55a15df9b030 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9b0f0 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa3630, C4<1>, C4<1>;
L_0x55a15df9b160 .functor OR 1, L_0x55a15df9b0f0, L_0x55a15df9afc0, C4<0>, C4<0>;
v0x55a15d741930_0 .net *"_s1", 0 0, L_0x55a15df9b030;  1 drivers
v0x55a15d741a30_0 .net "in0", 0 0, L_0x55a15dfa16c0;  1 drivers
v0x55a15d741af0_0 .net "in1", 0 0, L_0x55a15dfa3630;  1 drivers
v0x55a15d741b90_0 .net "out", 0 0, L_0x55a15df9b160;  1 drivers
v0x55a15d741c50_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d741d40_0 .net "w0", 0 0, L_0x55a15df9afc0;  1 drivers
v0x55a15d741e00_0 .net "w1", 0 0, L_0x55a15df9b0f0;  1 drivers
S_0x55a15d741f40 .scope module, "mux0[4]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9b270 .functor AND 1, L_0x55a15df9b2e0, L_0x55a15dfa17b0, C4<1>, C4<1>;
L_0x55a15df9b2e0 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9b3a0 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa3ab0, C4<1>, C4<1>;
L_0x55a15df9b410 .functor OR 1, L_0x55a15df9b3a0, L_0x55a15df9b270, C4<0>, C4<0>;
v0x55a15d7421f0_0 .net *"_s1", 0 0, L_0x55a15df9b2e0;  1 drivers
v0x55a15d7422f0_0 .net "in0", 0 0, L_0x55a15dfa17b0;  1 drivers
v0x55a15d7423b0_0 .net "in1", 0 0, L_0x55a15dfa3ab0;  1 drivers
v0x55a15d742450_0 .net "out", 0 0, L_0x55a15df9b410;  1 drivers
v0x55a15d742510_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d742600_0 .net "w0", 0 0, L_0x55a15df9b270;  1 drivers
v0x55a15d7426c0_0 .net "w1", 0 0, L_0x55a15df9b3a0;  1 drivers
S_0x55a15d742800 .scope module, "mux0[5]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9b520 .functor AND 1, L_0x55a15df9b590, L_0x55a15dfa1850, C4<1>, C4<1>;
L_0x55a15df9b590 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9b650 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa3980, C4<1>, C4<1>;
L_0x55a15df9b6c0 .functor OR 1, L_0x55a15df9b650, L_0x55a15df9b520, C4<0>, C4<0>;
v0x55a15d742a10_0 .net *"_s1", 0 0, L_0x55a15df9b590;  1 drivers
v0x55a15d742b10_0 .net "in0", 0 0, L_0x55a15dfa1850;  1 drivers
v0x55a15d742bd0_0 .net "in1", 0 0, L_0x55a15dfa3980;  1 drivers
v0x55a15d742ca0_0 .net "out", 0 0, L_0x55a15df9b6c0;  1 drivers
v0x55a15d742d60_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d742e50_0 .net "w0", 0 0, L_0x55a15df9b520;  1 drivers
v0x55a15d742f10_0 .net "w1", 0 0, L_0x55a15df9b650;  1 drivers
S_0x55a15d743050 .scope module, "mux0[6]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9b7d0 .functor AND 1, L_0x55a15df9b840, L_0x55a15dfa1940, C4<1>, C4<1>;
L_0x55a15df9b840 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9b900 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa3c90, C4<1>, C4<1>;
L_0x55a15df9b970 .functor OR 1, L_0x55a15df9b900, L_0x55a15df9b7d0, C4<0>, C4<0>;
v0x55a15d7432b0_0 .net *"_s1", 0 0, L_0x55a15df9b840;  1 drivers
v0x55a15d7433b0_0 .net "in0", 0 0, L_0x55a15dfa1940;  1 drivers
v0x55a15d743470_0 .net "in1", 0 0, L_0x55a15dfa3c90;  1 drivers
v0x55a15d743540_0 .net "out", 0 0, L_0x55a15df9b970;  1 drivers
v0x55a15d743600_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d7436f0_0 .net "w0", 0 0, L_0x55a15df9b7d0;  1 drivers
v0x55a15d7437b0_0 .net "w1", 0 0, L_0x55a15df9b900;  1 drivers
S_0x55a15d7438f0 .scope module, "mux0[7]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9ba80 .functor AND 1, L_0x55a15df9baf0, L_0x55a15dfa1a80, C4<1>, C4<1>;
L_0x55a15df9baf0 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9bbb0 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa3b50, C4<1>, C4<1>;
L_0x55a15df9bc20 .functor OR 1, L_0x55a15df9bbb0, L_0x55a15df9ba80, C4<0>, C4<0>;
v0x55a15d743b50_0 .net *"_s1", 0 0, L_0x55a15df9baf0;  1 drivers
v0x55a15d743c50_0 .net "in0", 0 0, L_0x55a15dfa1a80;  1 drivers
v0x55a15d743d10_0 .net "in1", 0 0, L_0x55a15dfa3b50;  1 drivers
v0x55a15d743de0_0 .net "out", 0 0, L_0x55a15df9bc20;  1 drivers
v0x55a15d743ea0_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d743f90_0 .net "w0", 0 0, L_0x55a15df9ba80;  1 drivers
v0x55a15d744050_0 .net "w1", 0 0, L_0x55a15df9bbb0;  1 drivers
S_0x55a15d744190 .scope module, "mux0[8]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9bd30 .functor AND 1, L_0x55a15df9bda0, L_0x55a15dfa1b70, C4<1>, C4<1>;
L_0x55a15df9bda0 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9be60 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa3ed0, C4<1>, C4<1>;
L_0x55a15df9bed0 .functor OR 1, L_0x55a15df9be60, L_0x55a15df9bd30, C4<0>, C4<0>;
v0x55a15d7443f0_0 .net *"_s1", 0 0, L_0x55a15df9bda0;  1 drivers
v0x55a15d7444f0_0 .net "in0", 0 0, L_0x55a15dfa1b70;  1 drivers
v0x55a15d7445b0_0 .net "in1", 0 0, L_0x55a15dfa3ed0;  1 drivers
v0x55a15d744680_0 .net "out", 0 0, L_0x55a15df9bed0;  1 drivers
v0x55a15d744740_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d7447e0_0 .net "w0", 0 0, L_0x55a15df9bd30;  1 drivers
v0x55a15d7448a0_0 .net "w1", 0 0, L_0x55a15df9be60;  1 drivers
S_0x55a15d7449e0 .scope module, "mux0[9]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9bfe0 .functor AND 1, L_0x55a15df9c050, L_0x55a15dfa1cc0, C4<1>, C4<1>;
L_0x55a15df9c050 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9c110 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa3d80, C4<1>, C4<1>;
L_0x55a15df9c180 .functor OR 1, L_0x55a15df9c110, L_0x55a15df9bfe0, C4<0>, C4<0>;
v0x55a15d744c40_0 .net *"_s1", 0 0, L_0x55a15df9c050;  1 drivers
v0x55a15d744d40_0 .net "in0", 0 0, L_0x55a15dfa1cc0;  1 drivers
v0x55a15d744e00_0 .net "in1", 0 0, L_0x55a15dfa3d80;  1 drivers
v0x55a15d744ed0_0 .net "out", 0 0, L_0x55a15df9c180;  1 drivers
v0x55a15d744f90_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d745080_0 .net "w0", 0 0, L_0x55a15df9bfe0;  1 drivers
v0x55a15d745140_0 .net "w1", 0 0, L_0x55a15df9c110;  1 drivers
S_0x55a15d745280 .scope module, "mux0[10]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9c290 .functor AND 1, L_0x55a15df9c300, L_0x55a15dfa1d60, C4<1>, C4<1>;
L_0x55a15df9c300 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9c3c0 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa40d0, C4<1>, C4<1>;
L_0x55a15df9c430 .functor OR 1, L_0x55a15df9c3c0, L_0x55a15df9c290, C4<0>, C4<0>;
v0x55a15d7454e0_0 .net *"_s1", 0 0, L_0x55a15df9c300;  1 drivers
v0x55a15d7455e0_0 .net "in0", 0 0, L_0x55a15dfa1d60;  1 drivers
v0x55a15d7456a0_0 .net "in1", 0 0, L_0x55a15dfa40d0;  1 drivers
v0x55a15d745770_0 .net "out", 0 0, L_0x55a15df9c430;  1 drivers
v0x55a15d745830_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d745920_0 .net "w0", 0 0, L_0x55a15df9c290;  1 drivers
v0x55a15d7459e0_0 .net "w1", 0 0, L_0x55a15df9c3c0;  1 drivers
S_0x55a15d745b20 .scope module, "mux0[11]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9c540 .functor AND 1, L_0x55a15df9c5b0, L_0x55a15dfa1ec0, C4<1>, C4<1>;
L_0x55a15df9c5b0 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9c670 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa3f70, C4<1>, C4<1>;
L_0x55a15df9c6e0 .functor OR 1, L_0x55a15df9c670, L_0x55a15df9c540, C4<0>, C4<0>;
v0x55a15d745d80_0 .net *"_s1", 0 0, L_0x55a15df9c5b0;  1 drivers
v0x55a15d745e80_0 .net "in0", 0 0, L_0x55a15dfa1ec0;  1 drivers
v0x55a15d745f40_0 .net "in1", 0 0, L_0x55a15dfa3f70;  1 drivers
v0x55a15d746010_0 .net "out", 0 0, L_0x55a15df9c6e0;  1 drivers
v0x55a15d7460d0_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d7461c0_0 .net "w0", 0 0, L_0x55a15df9c540;  1 drivers
v0x55a15d746280_0 .net "w1", 0 0, L_0x55a15df9c670;  1 drivers
S_0x55a15d7463c0 .scope module, "mux0[12]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9c7f0 .functor AND 1, L_0x55a15df9c860, L_0x55a15dfa1fb0, C4<1>, C4<1>;
L_0x55a15df9c860 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9c920 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa42e0, C4<1>, C4<1>;
L_0x55a15df9c990 .functor OR 1, L_0x55a15df9c920, L_0x55a15df9c7f0, C4<0>, C4<0>;
v0x55a15d746620_0 .net *"_s1", 0 0, L_0x55a15df9c860;  1 drivers
v0x55a15d746720_0 .net "in0", 0 0, L_0x55a15dfa1fb0;  1 drivers
v0x55a15d7467e0_0 .net "in1", 0 0, L_0x55a15dfa42e0;  1 drivers
v0x55a15d7468b0_0 .net "out", 0 0, L_0x55a15df9c990;  1 drivers
v0x55a15d746970_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d746a60_0 .net "w0", 0 0, L_0x55a15df9c7f0;  1 drivers
v0x55a15d746b20_0 .net "w1", 0 0, L_0x55a15df9c920;  1 drivers
S_0x55a15d746c60 .scope module, "mux0[13]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9caa0 .functor AND 1, L_0x55a15df9cb10, L_0x55a15dfa2120, C4<1>, C4<1>;
L_0x55a15df9cb10 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9cbd0 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa4170, C4<1>, C4<1>;
L_0x55a15df9cc40 .functor OR 1, L_0x55a15df9cbd0, L_0x55a15df9caa0, C4<0>, C4<0>;
v0x55a15d746ec0_0 .net *"_s1", 0 0, L_0x55a15df9cb10;  1 drivers
v0x55a15d746fc0_0 .net "in0", 0 0, L_0x55a15dfa2120;  1 drivers
v0x55a15d747080_0 .net "in1", 0 0, L_0x55a15dfa4170;  1 drivers
v0x55a15d747150_0 .net "out", 0 0, L_0x55a15df9cc40;  1 drivers
v0x55a15d747210_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d747300_0 .net "w0", 0 0, L_0x55a15df9caa0;  1 drivers
v0x55a15d7473c0_0 .net "w1", 0 0, L_0x55a15df9cbd0;  1 drivers
S_0x55a15d747500 .scope module, "mux0[14]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9cd50 .functor AND 1, L_0x55a15df9cdc0, L_0x55a15dfa2210, C4<1>, C4<1>;
L_0x55a15df9cdc0 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9ce80 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa4500, C4<1>, C4<1>;
L_0x55a15df9cef0 .functor OR 1, L_0x55a15df9ce80, L_0x55a15df9cd50, C4<0>, C4<0>;
v0x55a15d747760_0 .net *"_s1", 0 0, L_0x55a15df9cdc0;  1 drivers
v0x55a15d747860_0 .net "in0", 0 0, L_0x55a15dfa2210;  1 drivers
v0x55a15d747920_0 .net "in1", 0 0, L_0x55a15dfa4500;  1 drivers
v0x55a15d7479f0_0 .net "out", 0 0, L_0x55a15df9cef0;  1 drivers
v0x55a15d747ab0_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d747ba0_0 .net "w0", 0 0, L_0x55a15df9cd50;  1 drivers
v0x55a15d747c60_0 .net "w1", 0 0, L_0x55a15df9ce80;  1 drivers
S_0x55a15d747da0 .scope module, "mux0[15]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9d000 .functor AND 1, L_0x55a15df9d070, L_0x55a15dfa2390, C4<1>, C4<1>;
L_0x55a15df9d070 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9d130 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa4380, C4<1>, C4<1>;
L_0x55a15df810c0 .functor OR 1, L_0x55a15df9d130, L_0x55a15df9d000, C4<0>, C4<0>;
v0x55a15d748000_0 .net *"_s1", 0 0, L_0x55a15df9d070;  1 drivers
v0x55a15d748100_0 .net "in0", 0 0, L_0x55a15dfa2390;  1 drivers
v0x55a15d7481c0_0 .net "in1", 0 0, L_0x55a15dfa4380;  1 drivers
v0x55a15d748290_0 .net "out", 0 0, L_0x55a15df810c0;  1 drivers
v0x55a15d748350_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d748440_0 .net "w0", 0 0, L_0x55a15df9d000;  1 drivers
v0x55a15d748500_0 .net "w1", 0 0, L_0x55a15df9d130;  1 drivers
S_0x55a15d748640 .scope module, "mux0[16]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9d9b0 .functor AND 1, L_0x55a15df9da20, L_0x55a15dfa2480, C4<1>, C4<1>;
L_0x55a15df9da20 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9dae0 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa4730, C4<1>, C4<1>;
L_0x55a15df9db50 .functor OR 1, L_0x55a15df9dae0, L_0x55a15df9d9b0, C4<0>, C4<0>;
v0x55a15d7489b0_0 .net *"_s1", 0 0, L_0x55a15df9da20;  1 drivers
v0x55a15d748ab0_0 .net "in0", 0 0, L_0x55a15dfa2480;  1 drivers
v0x55a15d748b70_0 .net "in1", 0 0, L_0x55a15dfa4730;  1 drivers
v0x55a15d748c40_0 .net "out", 0 0, L_0x55a15df9db50;  1 drivers
v0x55a15d748d00_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d748df0_0 .net "w0", 0 0, L_0x55a15df9d9b0;  1 drivers
v0x55a15d748eb0_0 .net "w1", 0 0, L_0x55a15df9dae0;  1 drivers
S_0x55a15d748ff0 .scope module, "mux0[17]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9dc60 .functor AND 1, L_0x55a15df9dcd0, L_0x55a15dfa2610, C4<1>, C4<1>;
L_0x55a15df9dcd0 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9dd90 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa45a0, C4<1>, C4<1>;
L_0x55a15df9de00 .functor OR 1, L_0x55a15df9dd90, L_0x55a15df9dc60, C4<0>, C4<0>;
v0x55a15d749250_0 .net *"_s1", 0 0, L_0x55a15df9dcd0;  1 drivers
v0x55a15d749350_0 .net "in0", 0 0, L_0x55a15dfa2610;  1 drivers
v0x55a15d749410_0 .net "in1", 0 0, L_0x55a15dfa45a0;  1 drivers
v0x55a15d7494e0_0 .net "out", 0 0, L_0x55a15df9de00;  1 drivers
v0x55a15d7495a0_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d749690_0 .net "w0", 0 0, L_0x55a15df9dc60;  1 drivers
v0x55a15d749750_0 .net "w1", 0 0, L_0x55a15df9dd90;  1 drivers
S_0x55a15d749890 .scope module, "mux0[18]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9df10 .functor AND 1, L_0x55a15df9df80, L_0x55a15dfa2700, C4<1>, C4<1>;
L_0x55a15df9df80 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9e040 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa4690, C4<1>, C4<1>;
L_0x55a15df9e0b0 .functor OR 1, L_0x55a15df9e040, L_0x55a15df9df10, C4<0>, C4<0>;
v0x55a15d749af0_0 .net *"_s1", 0 0, L_0x55a15df9df80;  1 drivers
v0x55a15d749bf0_0 .net "in0", 0 0, L_0x55a15dfa2700;  1 drivers
v0x55a15d749cb0_0 .net "in1", 0 0, L_0x55a15dfa4690;  1 drivers
v0x55a15d749d80_0 .net "out", 0 0, L_0x55a15df9e0b0;  1 drivers
v0x55a15d749e40_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d749f30_0 .net "w0", 0 0, L_0x55a15df9df10;  1 drivers
v0x55a15d749ff0_0 .net "w1", 0 0, L_0x55a15df9e040;  1 drivers
S_0x55a15d74a130 .scope module, "mux0[19]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9e1c0 .functor AND 1, L_0x55a15df9e230, L_0x55a15dfa2570, C4<1>, C4<1>;
L_0x55a15df9e230 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9e2f0 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa47d0, C4<1>, C4<1>;
L_0x55a15df9e360 .functor OR 1, L_0x55a15df9e2f0, L_0x55a15df9e1c0, C4<0>, C4<0>;
v0x55a15d74a390_0 .net *"_s1", 0 0, L_0x55a15df9e230;  1 drivers
v0x55a15d74a490_0 .net "in0", 0 0, L_0x55a15dfa2570;  1 drivers
v0x55a15d74a550_0 .net "in1", 0 0, L_0x55a15dfa47d0;  1 drivers
v0x55a15d74a620_0 .net "out", 0 0, L_0x55a15df9e360;  1 drivers
v0x55a15d74a6e0_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d74a7d0_0 .net "w0", 0 0, L_0x55a15df9e1c0;  1 drivers
v0x55a15d74a890_0 .net "w1", 0 0, L_0x55a15df9e2f0;  1 drivers
S_0x55a15d74a9d0 .scope module, "mux0[20]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9e470 .functor AND 1, L_0x55a15df9e4e0, L_0x55a15dfa28f0, C4<1>, C4<1>;
L_0x55a15df9e4e0 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9e5a0 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa48c0, C4<1>, C4<1>;
L_0x55a15df9e610 .functor OR 1, L_0x55a15df9e5a0, L_0x55a15df9e470, C4<0>, C4<0>;
v0x55a15d74ac30_0 .net *"_s1", 0 0, L_0x55a15df9e4e0;  1 drivers
v0x55a15d74ad30_0 .net "in0", 0 0, L_0x55a15dfa28f0;  1 drivers
v0x55a15d74adf0_0 .net "in1", 0 0, L_0x55a15dfa48c0;  1 drivers
v0x55a15d74aec0_0 .net "out", 0 0, L_0x55a15df9e610;  1 drivers
v0x55a15d74af80_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d74b070_0 .net "w0", 0 0, L_0x55a15df9e470;  1 drivers
v0x55a15d74b130_0 .net "w1", 0 0, L_0x55a15df9e5a0;  1 drivers
S_0x55a15d74b270 .scope module, "mux0[21]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9e720 .functor AND 1, L_0x55a15df9e790, L_0x55a15dfa27f0, C4<1>, C4<1>;
L_0x55a15df9e790 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9e850 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa49c0, C4<1>, C4<1>;
L_0x55a15df9e8c0 .functor OR 1, L_0x55a15df9e850, L_0x55a15df9e720, C4<0>, C4<0>;
v0x55a15d74b4d0_0 .net *"_s1", 0 0, L_0x55a15df9e790;  1 drivers
v0x55a15d74b5d0_0 .net "in0", 0 0, L_0x55a15dfa27f0;  1 drivers
v0x55a15d74b690_0 .net "in1", 0 0, L_0x55a15dfa49c0;  1 drivers
v0x55a15d74b760_0 .net "out", 0 0, L_0x55a15df9e8c0;  1 drivers
v0x55a15d74b820_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d74b910_0 .net "w0", 0 0, L_0x55a15df9e720;  1 drivers
v0x55a15d74b9d0_0 .net "w1", 0 0, L_0x55a15df9e850;  1 drivers
S_0x55a15d74bb10 .scope module, "mux0[22]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9e9d0 .functor AND 1, L_0x55a15df9ea40, L_0x55a15dfa2af0, C4<1>, C4<1>;
L_0x55a15df9ea40 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9eb00 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa4ab0, C4<1>, C4<1>;
L_0x55a15df9eb70 .functor OR 1, L_0x55a15df9eb00, L_0x55a15df9e9d0, C4<0>, C4<0>;
v0x55a15d74bd70_0 .net *"_s1", 0 0, L_0x55a15df9ea40;  1 drivers
v0x55a15d74be70_0 .net "in0", 0 0, L_0x55a15dfa2af0;  1 drivers
v0x55a15d74bf30_0 .net "in1", 0 0, L_0x55a15dfa4ab0;  1 drivers
v0x55a15d74c000_0 .net "out", 0 0, L_0x55a15df9eb70;  1 drivers
v0x55a15d74c0c0_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d74c1b0_0 .net "w0", 0 0, L_0x55a15df9e9d0;  1 drivers
v0x55a15d74c270_0 .net "w1", 0 0, L_0x55a15df9eb00;  1 drivers
S_0x55a15d74c3b0 .scope module, "mux0[23]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9ec80 .functor AND 1, L_0x55a15df9ecf0, L_0x55a15dfa29e0, C4<1>, C4<1>;
L_0x55a15df9ecf0 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9edb0 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa4bc0, C4<1>, C4<1>;
L_0x55a15df9ee20 .functor OR 1, L_0x55a15df9edb0, L_0x55a15df9ec80, C4<0>, C4<0>;
v0x55a15d74c610_0 .net *"_s1", 0 0, L_0x55a15df9ecf0;  1 drivers
v0x55a15d74c710_0 .net "in0", 0 0, L_0x55a15dfa29e0;  1 drivers
v0x55a15d74c7d0_0 .net "in1", 0 0, L_0x55a15dfa4bc0;  1 drivers
v0x55a15d74c8a0_0 .net "out", 0 0, L_0x55a15df9ee20;  1 drivers
v0x55a15d74c960_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d74ca50_0 .net "w0", 0 0, L_0x55a15df9ec80;  1 drivers
v0x55a15d74cb10_0 .net "w1", 0 0, L_0x55a15df9edb0;  1 drivers
S_0x55a15d74cc50 .scope module, "mux0[24]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9ef30 .functor AND 1, L_0x55a15df9efa0, L_0x55a15dfa2d00, C4<1>, C4<1>;
L_0x55a15df9efa0 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9f060 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa4cb0, C4<1>, C4<1>;
L_0x55a15df9f0d0 .functor OR 1, L_0x55a15df9f060, L_0x55a15df9ef30, C4<0>, C4<0>;
v0x55a15d74ceb0_0 .net *"_s1", 0 0, L_0x55a15df9efa0;  1 drivers
v0x55a15d74cfb0_0 .net "in0", 0 0, L_0x55a15dfa2d00;  1 drivers
v0x55a15d74d070_0 .net "in1", 0 0, L_0x55a15dfa4cb0;  1 drivers
v0x55a15d74d140_0 .net "out", 0 0, L_0x55a15df9f0d0;  1 drivers
v0x55a15d74d200_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d74d2f0_0 .net "w0", 0 0, L_0x55a15df9ef30;  1 drivers
v0x55a15d74d3b0_0 .net "w1", 0 0, L_0x55a15df9f060;  1 drivers
S_0x55a15d74d4f0 .scope module, "mux0[25]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9f1e0 .functor AND 1, L_0x55a15df9f250, L_0x55a15dfa2be0, C4<1>, C4<1>;
L_0x55a15df9f250 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9f310 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa4dd0, C4<1>, C4<1>;
L_0x55a15df9f380 .functor OR 1, L_0x55a15df9f310, L_0x55a15df9f1e0, C4<0>, C4<0>;
v0x55a15d74d750_0 .net *"_s1", 0 0, L_0x55a15df9f250;  1 drivers
v0x55a15d74d850_0 .net "in0", 0 0, L_0x55a15dfa2be0;  1 drivers
v0x55a15d74d910_0 .net "in1", 0 0, L_0x55a15dfa4dd0;  1 drivers
v0x55a15d74d9e0_0 .net "out", 0 0, L_0x55a15df9f380;  1 drivers
v0x55a15d74daa0_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d74db90_0 .net "w0", 0 0, L_0x55a15df9f1e0;  1 drivers
v0x55a15d74dc50_0 .net "w1", 0 0, L_0x55a15df9f310;  1 drivers
S_0x55a15d74dd90 .scope module, "mux0[26]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9f490 .functor AND 1, L_0x55a15df9f500, L_0x55a15dfa2f20, C4<1>, C4<1>;
L_0x55a15df9f500 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9f5c0 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa4ec0, C4<1>, C4<1>;
L_0x55a15df9f660 .functor OR 1, L_0x55a15df9f5c0, L_0x55a15df9f490, C4<0>, C4<0>;
v0x55a15d74dff0_0 .net *"_s1", 0 0, L_0x55a15df9f500;  1 drivers
v0x55a15d74e0f0_0 .net "in0", 0 0, L_0x55a15dfa2f20;  1 drivers
v0x55a15d74e1b0_0 .net "in1", 0 0, L_0x55a15dfa4ec0;  1 drivers
v0x55a15d74e280_0 .net "out", 0 0, L_0x55a15df9f660;  1 drivers
v0x55a15d74e340_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d74e430_0 .net "w0", 0 0, L_0x55a15df9f490;  1 drivers
v0x55a15d74e4f0_0 .net "w1", 0 0, L_0x55a15df9f5c0;  1 drivers
S_0x55a15d74e630 .scope module, "mux0[27]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9f7d0 .functor AND 1, L_0x55a15df9f870, L_0x55a15dfa2df0, C4<1>, C4<1>;
L_0x55a15df9f870 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9f930 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa4ff0, C4<1>, C4<1>;
L_0x55a15df9f9d0 .functor OR 1, L_0x55a15df9f930, L_0x55a15df9f7d0, C4<0>, C4<0>;
v0x55a15d74e890_0 .net *"_s1", 0 0, L_0x55a15df9f870;  1 drivers
v0x55a15d74e990_0 .net "in0", 0 0, L_0x55a15dfa2df0;  1 drivers
v0x55a15d74ea50_0 .net "in1", 0 0, L_0x55a15dfa4ff0;  1 drivers
v0x55a15d74eb20_0 .net "out", 0 0, L_0x55a15df9f9d0;  1 drivers
v0x55a15d74ebe0_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d74ecd0_0 .net "w0", 0 0, L_0x55a15df9f7d0;  1 drivers
v0x55a15d74ed90_0 .net "w1", 0 0, L_0x55a15df9f930;  1 drivers
S_0x55a15d74eed0 .scope module, "mux0[28]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9fb40 .functor AND 1, L_0x55a15df9fbe0, L_0x55a15dfa3150, C4<1>, C4<1>;
L_0x55a15df9fbe0 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15df9fca0 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa50e0, C4<1>, C4<1>;
L_0x55a15df9fd40 .functor OR 1, L_0x55a15df9fca0, L_0x55a15df9fb40, C4<0>, C4<0>;
v0x55a15d74f130_0 .net *"_s1", 0 0, L_0x55a15df9fbe0;  1 drivers
v0x55a15d74f230_0 .net "in0", 0 0, L_0x55a15dfa3150;  1 drivers
v0x55a15d74f2f0_0 .net "in1", 0 0, L_0x55a15dfa50e0;  1 drivers
v0x55a15d74f3c0_0 .net "out", 0 0, L_0x55a15df9fd40;  1 drivers
v0x55a15d74f480_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d74f570_0 .net "w0", 0 0, L_0x55a15df9fb40;  1 drivers
v0x55a15d74f630_0 .net "w1", 0 0, L_0x55a15df9fca0;  1 drivers
S_0x55a15d74f770 .scope module, "mux0[29]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df9feb0 .functor AND 1, L_0x55a15df9ff50, L_0x55a15dfa3010, C4<1>, C4<1>;
L_0x55a15df9ff50 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa0010 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa5420, C4<1>, C4<1>;
L_0x55a15dfa00b0 .functor OR 1, L_0x55a15dfa0010, L_0x55a15df9feb0, C4<0>, C4<0>;
v0x55a15d74f9d0_0 .net *"_s1", 0 0, L_0x55a15df9ff50;  1 drivers
v0x55a15d74fad0_0 .net "in0", 0 0, L_0x55a15dfa3010;  1 drivers
v0x55a15d74fb90_0 .net "in1", 0 0, L_0x55a15dfa5420;  1 drivers
v0x55a15d74fc60_0 .net "out", 0 0, L_0x55a15dfa00b0;  1 drivers
v0x55a15d74fd20_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d74fe10_0 .net "w0", 0 0, L_0x55a15df9feb0;  1 drivers
v0x55a15d74fed0_0 .net "w1", 0 0, L_0x55a15dfa0010;  1 drivers
S_0x55a15d750010 .scope module, "mux0[30]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa0220 .functor AND 1, L_0x55a15dfa02c0, L_0x55a15dfa3340, C4<1>, C4<1>;
L_0x55a15dfa02c0 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa0380 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa5510, C4<1>, C4<1>;
L_0x55a15dfa0420 .functor OR 1, L_0x55a15dfa0380, L_0x55a15dfa0220, C4<0>, C4<0>;
v0x55a15d750270_0 .net *"_s1", 0 0, L_0x55a15dfa02c0;  1 drivers
v0x55a15d750370_0 .net "in0", 0 0, L_0x55a15dfa3340;  1 drivers
v0x55a15d750430_0 .net "in1", 0 0, L_0x55a15dfa5510;  1 drivers
v0x55a15d750500_0 .net "out", 0 0, L_0x55a15dfa0420;  1 drivers
v0x55a15d7505c0_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d7506b0_0 .net "w0", 0 0, L_0x55a15dfa0220;  1 drivers
v0x55a15d750770_0 .net "w1", 0 0, L_0x55a15dfa0380;  1 drivers
S_0x55a15d7508b0 .scope module, "mux0[31]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d73f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa0590 .functor AND 1, L_0x55a15dfa0630, L_0x55a15dfa3240, C4<1>, C4<1>;
L_0x55a15dfa0630 .functor NOT 1, L_0x55a15dfa5310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa06f0 .functor AND 1, L_0x55a15dfa5310, L_0x55a15dfa5220, C4<1>, C4<1>;
L_0x55a15dfa0790 .functor OR 1, L_0x55a15dfa06f0, L_0x55a15dfa0590, C4<0>, C4<0>;
v0x55a15d750b10_0 .net *"_s1", 0 0, L_0x55a15dfa0630;  1 drivers
v0x55a15d750c10_0 .net "in0", 0 0, L_0x55a15dfa3240;  1 drivers
v0x55a15d750cd0_0 .net "in1", 0 0, L_0x55a15dfa5220;  1 drivers
v0x55a15d750da0_0 .net "out", 0 0, L_0x55a15dfa0790;  1 drivers
v0x55a15d750e60_0 .net "s0", 0 0, L_0x55a15dfa5310;  alias, 1 drivers
v0x55a15d750f50_0 .net "w0", 0 0, L_0x55a15dfa0590;  1 drivers
v0x55a15d751010_0 .net "w1", 0 0, L_0x55a15dfa06f0;  1 drivers
S_0x55a15d751940 .scope module, "mux5" "MUX2X1_32BIT" 51 24, 14 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 32 "in0"
    .port_info 3 /INPUT 32 "in1"
L_0x7f555abed498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a15d7630c0_0 .net "in0", 31 0, L_0x7f555abed498;  1 drivers
L_0x7f555abed4e0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55a15d7631c0_0 .net "in1", 31 0, L_0x7f555abed4e0;  1 drivers
v0x55a15d7632a0_0 .net "out", 31 0, L_0x55a15dfab900;  alias, 1 drivers
v0x55a15d763370_0 .net "s0", 0 0, L_0x55a15dfb0310;  1 drivers
LS_0x55a15dfab900_0_0 .concat [ 1 1 1 1], L_0x55a15dfa58d0, L_0x55a15dfa5b80, L_0x55a15dfa5e30, L_0x55a15dfa60e0;
LS_0x55a15dfab900_0_4 .concat [ 1 1 1 1], L_0x55a15dfa6390, L_0x55a15dfa6640, L_0x55a15dfa68f0, L_0x55a15dfa6ba0;
LS_0x55a15dfab900_0_8 .concat [ 1 1 1 1], L_0x55a15dfa6e50, L_0x55a15dfa7100, L_0x55a15dfa73b0, L_0x55a15dfa7660;
LS_0x55a15dfab900_0_12 .concat [ 1 1 1 1], L_0x55a15dfa7910, L_0x55a15dfa7bc0, L_0x55a15dfa7e70, L_0x55a15dfa20a0;
LS_0x55a15dfab900_0_16 .concat [ 1 1 1 1], L_0x55a15dfa8b20, L_0x55a15dfa8dd0, L_0x55a15dfa9080, L_0x55a15dfa9330;
LS_0x55a15dfab900_0_20 .concat [ 1 1 1 1], L_0x55a15dfa95e0, L_0x55a15dfa9890, L_0x55a15dfa9b40, L_0x55a15dfa9df0;
LS_0x55a15dfab900_0_24 .concat [ 1 1 1 1], L_0x55a15dfaa0a0, L_0x55a15dfaa350, L_0x55a15dfaa660, L_0x55a15dfaa9d0;
LS_0x55a15dfab900_0_28 .concat [ 1 1 1 1], L_0x55a15dfaad40, L_0x55a15dfab0b0, L_0x55a15dfab420, L_0x55a15dfab790;
LS_0x55a15dfab900_1_0 .concat [ 4 4 4 4], LS_0x55a15dfab900_0_0, LS_0x55a15dfab900_0_4, LS_0x55a15dfab900_0_8, LS_0x55a15dfab900_0_12;
LS_0x55a15dfab900_1_4 .concat [ 4 4 4 4], LS_0x55a15dfab900_0_16, LS_0x55a15dfab900_0_20, LS_0x55a15dfab900_0_24, LS_0x55a15dfab900_0_28;
L_0x55a15dfab900 .concat [ 16 16 0 0], LS_0x55a15dfab900_1_0, LS_0x55a15dfab900_1_4;
L_0x55a15dfac3a0 .part L_0x7f555abed498, 0, 1;
L_0x55a15dfac490 .part L_0x7f555abed498, 1, 1;
L_0x55a15dfac5d0 .part L_0x7f555abed498, 2, 1;
L_0x55a15dfac6c0 .part L_0x7f555abed498, 3, 1;
L_0x55a15dfac7b0 .part L_0x7f555abed498, 4, 1;
L_0x55a15dfac850 .part L_0x7f555abed498, 5, 1;
L_0x55a15dfac940 .part L_0x7f555abed498, 6, 1;
L_0x55a15dfaca80 .part L_0x7f555abed498, 7, 1;
L_0x55a15dfacb70 .part L_0x7f555abed498, 8, 1;
L_0x55a15dfaccc0 .part L_0x7f555abed498, 9, 1;
L_0x55a15dfacd60 .part L_0x7f555abed498, 10, 1;
L_0x55a15dfacec0 .part L_0x7f555abed498, 11, 1;
L_0x55a15dfacfb0 .part L_0x7f555abed498, 12, 1;
L_0x55a15dfad120 .part L_0x7f555abed498, 13, 1;
L_0x55a15dfad210 .part L_0x7f555abed498, 14, 1;
L_0x55a15dfad390 .part L_0x7f555abed498, 15, 1;
L_0x55a15dfad480 .part L_0x7f555abed498, 16, 1;
L_0x55a15dfad610 .part L_0x7f555abed498, 17, 1;
L_0x55a15dfad700 .part L_0x7f555abed498, 18, 1;
L_0x55a15dfad570 .part L_0x7f555abed498, 19, 1;
L_0x55a15dfad8f0 .part L_0x7f555abed498, 20, 1;
L_0x55a15dfad7f0 .part L_0x7f555abed498, 21, 1;
L_0x55a15dfadaf0 .part L_0x7f555abed498, 22, 1;
L_0x55a15dfad9e0 .part L_0x7f555abed498, 23, 1;
L_0x55a15dfadd00 .part L_0x7f555abed498, 24, 1;
L_0x55a15dfadbe0 .part L_0x7f555abed498, 25, 1;
L_0x55a15dfadf20 .part L_0x7f555abed498, 26, 1;
L_0x55a15dfaddf0 .part L_0x7f555abed498, 27, 1;
L_0x55a15dfae150 .part L_0x7f555abed498, 28, 1;
L_0x55a15dfae010 .part L_0x7f555abed498, 29, 1;
L_0x55a15dfae340 .part L_0x7f555abed498, 30, 1;
L_0x55a15dfae240 .part L_0x7f555abed498, 31, 1;
L_0x55a15dfae540 .part L_0x7f555abed4e0, 0, 1;
L_0x55a15dfae750 .part L_0x7f555abed4e0, 1, 1;
L_0x55a15dfae890 .part L_0x7f555abed4e0, 2, 1;
L_0x55a15dfae630 .part L_0x7f555abed4e0, 3, 1;
L_0x55a15dfaeab0 .part L_0x7f555abed4e0, 4, 1;
L_0x55a15dfae980 .part L_0x7f555abed4e0, 5, 1;
L_0x55a15dfaec90 .part L_0x7f555abed4e0, 6, 1;
L_0x55a15dfaeb50 .part L_0x7f555abed4e0, 7, 1;
L_0x55a15dfaeed0 .part L_0x7f555abed4e0, 8, 1;
L_0x55a15dfaed80 .part L_0x7f555abed4e0, 9, 1;
L_0x55a15dfaf0d0 .part L_0x7f555abed4e0, 10, 1;
L_0x55a15dfaef70 .part L_0x7f555abed4e0, 11, 1;
L_0x55a15dfaf2e0 .part L_0x7f555abed4e0, 12, 1;
L_0x55a15dfaf170 .part L_0x7f555abed4e0, 13, 1;
L_0x55a15dfaf500 .part L_0x7f555abed4e0, 14, 1;
L_0x55a15dfaf380 .part L_0x7f555abed4e0, 15, 1;
L_0x55a15dfaf730 .part L_0x7f555abed4e0, 16, 1;
L_0x55a15dfaf5a0 .part L_0x7f555abed4e0, 17, 1;
L_0x55a15dfaf690 .part L_0x7f555abed4e0, 18, 1;
L_0x55a15dfaf7d0 .part L_0x7f555abed4e0, 19, 1;
L_0x55a15dfaf8c0 .part L_0x7f555abed4e0, 20, 1;
L_0x55a15dfaf9c0 .part L_0x7f555abed4e0, 21, 1;
L_0x55a15dfafab0 .part L_0x7f555abed4e0, 22, 1;
L_0x55a15dfafbc0 .part L_0x7f555abed4e0, 23, 1;
L_0x55a15dfafcb0 .part L_0x7f555abed4e0, 24, 1;
L_0x55a15dfafdd0 .part L_0x7f555abed4e0, 25, 1;
L_0x55a15dfafec0 .part L_0x7f555abed4e0, 26, 1;
L_0x55a15dfafff0 .part L_0x7f555abed4e0, 27, 1;
L_0x55a15dfb00e0 .part L_0x7f555abed4e0, 28, 1;
L_0x55a15dfb0420 .part L_0x7f555abed4e0, 29, 1;
L_0x55a15dfb0510 .part L_0x7f555abed4e0, 30, 1;
L_0x55a15dfb0220 .part L_0x7f555abed4e0, 31, 1;
S_0x55a15d751b80 .scope module, "mux0[0]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa1e50 .functor AND 1, L_0x55a15dfa53b0, L_0x55a15dfac3a0, C4<1>, C4<1>;
L_0x55a15dfa53b0 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa5860 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfae540, C4<1>, C4<1>;
L_0x55a15dfa58d0 .functor OR 1, L_0x55a15dfa5860, L_0x55a15dfa1e50, C4<0>, C4<0>;
v0x55a15d751e30_0 .net *"_s1", 0 0, L_0x55a15dfa53b0;  1 drivers
v0x55a15d751f30_0 .net "in0", 0 0, L_0x55a15dfac3a0;  1 drivers
v0x55a15d751ff0_0 .net "in1", 0 0, L_0x55a15dfae540;  1 drivers
v0x55a15d7520c0_0 .net "out", 0 0, L_0x55a15dfa58d0;  1 drivers
v0x55a15d752180_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d752290_0 .net "w0", 0 0, L_0x55a15dfa1e50;  1 drivers
v0x55a15d752350_0 .net "w1", 0 0, L_0x55a15dfa5860;  1 drivers
S_0x55a15d752490 .scope module, "mux0[1]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa59e0 .functor AND 1, L_0x55a15dfa5a50, L_0x55a15dfac490, C4<1>, C4<1>;
L_0x55a15dfa5a50 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa5b10 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfae750, C4<1>, C4<1>;
L_0x55a15dfa5b80 .functor OR 1, L_0x55a15dfa5b10, L_0x55a15dfa59e0, C4<0>, C4<0>;
v0x55a15d752710_0 .net *"_s1", 0 0, L_0x55a15dfa5a50;  1 drivers
v0x55a15d7527f0_0 .net "in0", 0 0, L_0x55a15dfac490;  1 drivers
v0x55a15d7528b0_0 .net "in1", 0 0, L_0x55a15dfae750;  1 drivers
v0x55a15d752980_0 .net "out", 0 0, L_0x55a15dfa5b80;  1 drivers
v0x55a15d752a40_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d752b30_0 .net "w0", 0 0, L_0x55a15dfa59e0;  1 drivers
v0x55a15d752bd0_0 .net "w1", 0 0, L_0x55a15dfa5b10;  1 drivers
S_0x55a15d752d40 .scope module, "mux0[2]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa5c90 .functor AND 1, L_0x55a15dfa5d00, L_0x55a15dfac5d0, C4<1>, C4<1>;
L_0x55a15dfa5d00 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa5dc0 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfae890, C4<1>, C4<1>;
L_0x55a15dfa5e30 .functor OR 1, L_0x55a15dfa5dc0, L_0x55a15dfa5c90, C4<0>, C4<0>;
v0x55a15d752fd0_0 .net *"_s1", 0 0, L_0x55a15dfa5d00;  1 drivers
v0x55a15d7530b0_0 .net "in0", 0 0, L_0x55a15dfac5d0;  1 drivers
v0x55a15d753170_0 .net "in1", 0 0, L_0x55a15dfae890;  1 drivers
v0x55a15d753240_0 .net "out", 0 0, L_0x55a15dfa5e30;  1 drivers
v0x55a15d753300_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d753440_0 .net "w0", 0 0, L_0x55a15dfa5c90;  1 drivers
v0x55a15d753500_0 .net "w1", 0 0, L_0x55a15dfa5dc0;  1 drivers
S_0x55a15d753640 .scope module, "mux0[3]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa5f40 .functor AND 1, L_0x55a15dfa5fb0, L_0x55a15dfac6c0, C4<1>, C4<1>;
L_0x55a15dfa5fb0 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa6070 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfae630, C4<1>, C4<1>;
L_0x55a15dfa60e0 .functor OR 1, L_0x55a15dfa6070, L_0x55a15dfa5f40, C4<0>, C4<0>;
v0x55a15d7538a0_0 .net *"_s1", 0 0, L_0x55a15dfa5fb0;  1 drivers
v0x55a15d7539a0_0 .net "in0", 0 0, L_0x55a15dfac6c0;  1 drivers
v0x55a15d753a60_0 .net "in1", 0 0, L_0x55a15dfae630;  1 drivers
v0x55a15d753b00_0 .net "out", 0 0, L_0x55a15dfa60e0;  1 drivers
v0x55a15d753bc0_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d753cb0_0 .net "w0", 0 0, L_0x55a15dfa5f40;  1 drivers
v0x55a15d753d70_0 .net "w1", 0 0, L_0x55a15dfa6070;  1 drivers
S_0x55a15d753eb0 .scope module, "mux0[4]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa61f0 .functor AND 1, L_0x55a15dfa6260, L_0x55a15dfac7b0, C4<1>, C4<1>;
L_0x55a15dfa6260 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa6320 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfaeab0, C4<1>, C4<1>;
L_0x55a15dfa6390 .functor OR 1, L_0x55a15dfa6320, L_0x55a15dfa61f0, C4<0>, C4<0>;
v0x55a15d754160_0 .net *"_s1", 0 0, L_0x55a15dfa6260;  1 drivers
v0x55a15d754260_0 .net "in0", 0 0, L_0x55a15dfac7b0;  1 drivers
v0x55a15d754320_0 .net "in1", 0 0, L_0x55a15dfaeab0;  1 drivers
v0x55a15d7543c0_0 .net "out", 0 0, L_0x55a15dfa6390;  1 drivers
v0x55a15d754480_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d754570_0 .net "w0", 0 0, L_0x55a15dfa61f0;  1 drivers
v0x55a15d754630_0 .net "w1", 0 0, L_0x55a15dfa6320;  1 drivers
S_0x55a15d754770 .scope module, "mux0[5]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa64a0 .functor AND 1, L_0x55a15dfa6510, L_0x55a15dfac850, C4<1>, C4<1>;
L_0x55a15dfa6510 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa65d0 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfae980, C4<1>, C4<1>;
L_0x55a15dfa6640 .functor OR 1, L_0x55a15dfa65d0, L_0x55a15dfa64a0, C4<0>, C4<0>;
v0x55a15d754980_0 .net *"_s1", 0 0, L_0x55a15dfa6510;  1 drivers
v0x55a15d754a80_0 .net "in0", 0 0, L_0x55a15dfac850;  1 drivers
v0x55a15d754b40_0 .net "in1", 0 0, L_0x55a15dfae980;  1 drivers
v0x55a15d754c10_0 .net "out", 0 0, L_0x55a15dfa6640;  1 drivers
v0x55a15d754cd0_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d754dc0_0 .net "w0", 0 0, L_0x55a15dfa64a0;  1 drivers
v0x55a15d754e80_0 .net "w1", 0 0, L_0x55a15dfa65d0;  1 drivers
S_0x55a15d754fc0 .scope module, "mux0[6]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa6750 .functor AND 1, L_0x55a15dfa67c0, L_0x55a15dfac940, C4<1>, C4<1>;
L_0x55a15dfa67c0 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa6880 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfaec90, C4<1>, C4<1>;
L_0x55a15dfa68f0 .functor OR 1, L_0x55a15dfa6880, L_0x55a15dfa6750, C4<0>, C4<0>;
v0x55a15d755220_0 .net *"_s1", 0 0, L_0x55a15dfa67c0;  1 drivers
v0x55a15d755320_0 .net "in0", 0 0, L_0x55a15dfac940;  1 drivers
v0x55a15d7553e0_0 .net "in1", 0 0, L_0x55a15dfaec90;  1 drivers
v0x55a15d7554b0_0 .net "out", 0 0, L_0x55a15dfa68f0;  1 drivers
v0x55a15d755570_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d755660_0 .net "w0", 0 0, L_0x55a15dfa6750;  1 drivers
v0x55a15d755720_0 .net "w1", 0 0, L_0x55a15dfa6880;  1 drivers
S_0x55a15d755860 .scope module, "mux0[7]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa6a00 .functor AND 1, L_0x55a15dfa6a70, L_0x55a15dfaca80, C4<1>, C4<1>;
L_0x55a15dfa6a70 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa6b30 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfaeb50, C4<1>, C4<1>;
L_0x55a15dfa6ba0 .functor OR 1, L_0x55a15dfa6b30, L_0x55a15dfa6a00, C4<0>, C4<0>;
v0x55a15d755ac0_0 .net *"_s1", 0 0, L_0x55a15dfa6a70;  1 drivers
v0x55a15d755bc0_0 .net "in0", 0 0, L_0x55a15dfaca80;  1 drivers
v0x55a15d755c80_0 .net "in1", 0 0, L_0x55a15dfaeb50;  1 drivers
v0x55a15d755d50_0 .net "out", 0 0, L_0x55a15dfa6ba0;  1 drivers
v0x55a15d755e10_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d755f00_0 .net "w0", 0 0, L_0x55a15dfa6a00;  1 drivers
v0x55a15d755fc0_0 .net "w1", 0 0, L_0x55a15dfa6b30;  1 drivers
S_0x55a15d756100 .scope module, "mux0[8]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa6cb0 .functor AND 1, L_0x55a15dfa6d20, L_0x55a15dfacb70, C4<1>, C4<1>;
L_0x55a15dfa6d20 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa6de0 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfaeed0, C4<1>, C4<1>;
L_0x55a15dfa6e50 .functor OR 1, L_0x55a15dfa6de0, L_0x55a15dfa6cb0, C4<0>, C4<0>;
v0x55a15d756360_0 .net *"_s1", 0 0, L_0x55a15dfa6d20;  1 drivers
v0x55a15d756460_0 .net "in0", 0 0, L_0x55a15dfacb70;  1 drivers
v0x55a15d756520_0 .net "in1", 0 0, L_0x55a15dfaeed0;  1 drivers
v0x55a15d7565f0_0 .net "out", 0 0, L_0x55a15dfa6e50;  1 drivers
v0x55a15d7566b0_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d756750_0 .net "w0", 0 0, L_0x55a15dfa6cb0;  1 drivers
v0x55a15d756810_0 .net "w1", 0 0, L_0x55a15dfa6de0;  1 drivers
S_0x55a15d756950 .scope module, "mux0[9]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa6f60 .functor AND 1, L_0x55a15dfa6fd0, L_0x55a15dfaccc0, C4<1>, C4<1>;
L_0x55a15dfa6fd0 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa7090 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfaed80, C4<1>, C4<1>;
L_0x55a15dfa7100 .functor OR 1, L_0x55a15dfa7090, L_0x55a15dfa6f60, C4<0>, C4<0>;
v0x55a15d756bb0_0 .net *"_s1", 0 0, L_0x55a15dfa6fd0;  1 drivers
v0x55a15d756cb0_0 .net "in0", 0 0, L_0x55a15dfaccc0;  1 drivers
v0x55a15d756d70_0 .net "in1", 0 0, L_0x55a15dfaed80;  1 drivers
v0x55a15d756e40_0 .net "out", 0 0, L_0x55a15dfa7100;  1 drivers
v0x55a15d756f00_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d756ff0_0 .net "w0", 0 0, L_0x55a15dfa6f60;  1 drivers
v0x55a15d7570b0_0 .net "w1", 0 0, L_0x55a15dfa7090;  1 drivers
S_0x55a15d7571f0 .scope module, "mux0[10]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa7210 .functor AND 1, L_0x55a15dfa7280, L_0x55a15dfacd60, C4<1>, C4<1>;
L_0x55a15dfa7280 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa7340 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfaf0d0, C4<1>, C4<1>;
L_0x55a15dfa73b0 .functor OR 1, L_0x55a15dfa7340, L_0x55a15dfa7210, C4<0>, C4<0>;
v0x55a15d757450_0 .net *"_s1", 0 0, L_0x55a15dfa7280;  1 drivers
v0x55a15d757550_0 .net "in0", 0 0, L_0x55a15dfacd60;  1 drivers
v0x55a15d757610_0 .net "in1", 0 0, L_0x55a15dfaf0d0;  1 drivers
v0x55a15d7576e0_0 .net "out", 0 0, L_0x55a15dfa73b0;  1 drivers
v0x55a15d7577a0_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d757890_0 .net "w0", 0 0, L_0x55a15dfa7210;  1 drivers
v0x55a15d757950_0 .net "w1", 0 0, L_0x55a15dfa7340;  1 drivers
S_0x55a15d757a90 .scope module, "mux0[11]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa74c0 .functor AND 1, L_0x55a15dfa7530, L_0x55a15dfacec0, C4<1>, C4<1>;
L_0x55a15dfa7530 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa75f0 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfaef70, C4<1>, C4<1>;
L_0x55a15dfa7660 .functor OR 1, L_0x55a15dfa75f0, L_0x55a15dfa74c0, C4<0>, C4<0>;
v0x55a15d757cf0_0 .net *"_s1", 0 0, L_0x55a15dfa7530;  1 drivers
v0x55a15d757df0_0 .net "in0", 0 0, L_0x55a15dfacec0;  1 drivers
v0x55a15d757eb0_0 .net "in1", 0 0, L_0x55a15dfaef70;  1 drivers
v0x55a15d757f80_0 .net "out", 0 0, L_0x55a15dfa7660;  1 drivers
v0x55a15d758040_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d758130_0 .net "w0", 0 0, L_0x55a15dfa74c0;  1 drivers
v0x55a15d7581f0_0 .net "w1", 0 0, L_0x55a15dfa75f0;  1 drivers
S_0x55a15d758330 .scope module, "mux0[12]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa7770 .functor AND 1, L_0x55a15dfa77e0, L_0x55a15dfacfb0, C4<1>, C4<1>;
L_0x55a15dfa77e0 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa78a0 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfaf2e0, C4<1>, C4<1>;
L_0x55a15dfa7910 .functor OR 1, L_0x55a15dfa78a0, L_0x55a15dfa7770, C4<0>, C4<0>;
v0x55a15d758590_0 .net *"_s1", 0 0, L_0x55a15dfa77e0;  1 drivers
v0x55a15d758690_0 .net "in0", 0 0, L_0x55a15dfacfb0;  1 drivers
v0x55a15d758750_0 .net "in1", 0 0, L_0x55a15dfaf2e0;  1 drivers
v0x55a15d758820_0 .net "out", 0 0, L_0x55a15dfa7910;  1 drivers
v0x55a15d7588e0_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d7589d0_0 .net "w0", 0 0, L_0x55a15dfa7770;  1 drivers
v0x55a15d758a90_0 .net "w1", 0 0, L_0x55a15dfa78a0;  1 drivers
S_0x55a15d758bd0 .scope module, "mux0[13]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa7a20 .functor AND 1, L_0x55a15dfa7a90, L_0x55a15dfad120, C4<1>, C4<1>;
L_0x55a15dfa7a90 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa7b50 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfaf170, C4<1>, C4<1>;
L_0x55a15dfa7bc0 .functor OR 1, L_0x55a15dfa7b50, L_0x55a15dfa7a20, C4<0>, C4<0>;
v0x55a15d758e30_0 .net *"_s1", 0 0, L_0x55a15dfa7a90;  1 drivers
v0x55a15d758f30_0 .net "in0", 0 0, L_0x55a15dfad120;  1 drivers
v0x55a15d758ff0_0 .net "in1", 0 0, L_0x55a15dfaf170;  1 drivers
v0x55a15d7590c0_0 .net "out", 0 0, L_0x55a15dfa7bc0;  1 drivers
v0x55a15d759180_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d759270_0 .net "w0", 0 0, L_0x55a15dfa7a20;  1 drivers
v0x55a15d759330_0 .net "w1", 0 0, L_0x55a15dfa7b50;  1 drivers
S_0x55a15d759470 .scope module, "mux0[14]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa7cd0 .functor AND 1, L_0x55a15dfa7d40, L_0x55a15dfad210, C4<1>, C4<1>;
L_0x55a15dfa7d40 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa7e00 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfaf500, C4<1>, C4<1>;
L_0x55a15dfa7e70 .functor OR 1, L_0x55a15dfa7e00, L_0x55a15dfa7cd0, C4<0>, C4<0>;
v0x55a15d7596d0_0 .net *"_s1", 0 0, L_0x55a15dfa7d40;  1 drivers
v0x55a15d7597d0_0 .net "in0", 0 0, L_0x55a15dfad210;  1 drivers
v0x55a15d759890_0 .net "in1", 0 0, L_0x55a15dfaf500;  1 drivers
v0x55a15d759960_0 .net "out", 0 0, L_0x55a15dfa7e70;  1 drivers
v0x55a15d759a20_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d759b10_0 .net "w0", 0 0, L_0x55a15dfa7cd0;  1 drivers
v0x55a15d759bd0_0 .net "w1", 0 0, L_0x55a15dfa7e00;  1 drivers
S_0x55a15d759d10 .scope module, "mux0[15]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa7f80 .functor AND 1, L_0x55a15dfa7ff0, L_0x55a15dfad390, C4<1>, C4<1>;
L_0x55a15dfa7ff0 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa80b0 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfaf380, C4<1>, C4<1>;
L_0x55a15dfa20a0 .functor OR 1, L_0x55a15dfa80b0, L_0x55a15dfa7f80, C4<0>, C4<0>;
v0x55a15d759f70_0 .net *"_s1", 0 0, L_0x55a15dfa7ff0;  1 drivers
v0x55a15d75a070_0 .net "in0", 0 0, L_0x55a15dfad390;  1 drivers
v0x55a15d75a130_0 .net "in1", 0 0, L_0x55a15dfaf380;  1 drivers
v0x55a15d75a200_0 .net "out", 0 0, L_0x55a15dfa20a0;  1 drivers
v0x55a15d75a2c0_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d75a3b0_0 .net "w0", 0 0, L_0x55a15dfa7f80;  1 drivers
v0x55a15d75a470_0 .net "w1", 0 0, L_0x55a15dfa80b0;  1 drivers
S_0x55a15d75a5b0 .scope module, "mux0[16]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa8980 .functor AND 1, L_0x55a15dfa89f0, L_0x55a15dfad480, C4<1>, C4<1>;
L_0x55a15dfa89f0 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa8ab0 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfaf730, C4<1>, C4<1>;
L_0x55a15dfa8b20 .functor OR 1, L_0x55a15dfa8ab0, L_0x55a15dfa8980, C4<0>, C4<0>;
v0x55a15d75a920_0 .net *"_s1", 0 0, L_0x55a15dfa89f0;  1 drivers
v0x55a15d75aa20_0 .net "in0", 0 0, L_0x55a15dfad480;  1 drivers
v0x55a15d75aae0_0 .net "in1", 0 0, L_0x55a15dfaf730;  1 drivers
v0x55a15d75abb0_0 .net "out", 0 0, L_0x55a15dfa8b20;  1 drivers
v0x55a15d75ac70_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d75ad60_0 .net "w0", 0 0, L_0x55a15dfa8980;  1 drivers
v0x55a15d75ae20_0 .net "w1", 0 0, L_0x55a15dfa8ab0;  1 drivers
S_0x55a15d75af60 .scope module, "mux0[17]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa8c30 .functor AND 1, L_0x55a15dfa8ca0, L_0x55a15dfad610, C4<1>, C4<1>;
L_0x55a15dfa8ca0 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa8d60 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfaf5a0, C4<1>, C4<1>;
L_0x55a15dfa8dd0 .functor OR 1, L_0x55a15dfa8d60, L_0x55a15dfa8c30, C4<0>, C4<0>;
v0x55a15d75b1c0_0 .net *"_s1", 0 0, L_0x55a15dfa8ca0;  1 drivers
v0x55a15d75b2c0_0 .net "in0", 0 0, L_0x55a15dfad610;  1 drivers
v0x55a15d75b380_0 .net "in1", 0 0, L_0x55a15dfaf5a0;  1 drivers
v0x55a15d75b450_0 .net "out", 0 0, L_0x55a15dfa8dd0;  1 drivers
v0x55a15d75b510_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d75b600_0 .net "w0", 0 0, L_0x55a15dfa8c30;  1 drivers
v0x55a15d75b6c0_0 .net "w1", 0 0, L_0x55a15dfa8d60;  1 drivers
S_0x55a15d75b800 .scope module, "mux0[18]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa8ee0 .functor AND 1, L_0x55a15dfa8f50, L_0x55a15dfad700, C4<1>, C4<1>;
L_0x55a15dfa8f50 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa9010 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfaf690, C4<1>, C4<1>;
L_0x55a15dfa9080 .functor OR 1, L_0x55a15dfa9010, L_0x55a15dfa8ee0, C4<0>, C4<0>;
v0x55a15d75ba60_0 .net *"_s1", 0 0, L_0x55a15dfa8f50;  1 drivers
v0x55a15d75bb60_0 .net "in0", 0 0, L_0x55a15dfad700;  1 drivers
v0x55a15d75bc20_0 .net "in1", 0 0, L_0x55a15dfaf690;  1 drivers
v0x55a15d75bcf0_0 .net "out", 0 0, L_0x55a15dfa9080;  1 drivers
v0x55a15d75bdb0_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d75bea0_0 .net "w0", 0 0, L_0x55a15dfa8ee0;  1 drivers
v0x55a15d75bf60_0 .net "w1", 0 0, L_0x55a15dfa9010;  1 drivers
S_0x55a15d75c0a0 .scope module, "mux0[19]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa9190 .functor AND 1, L_0x55a15dfa9200, L_0x55a15dfad570, C4<1>, C4<1>;
L_0x55a15dfa9200 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa92c0 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfaf7d0, C4<1>, C4<1>;
L_0x55a15dfa9330 .functor OR 1, L_0x55a15dfa92c0, L_0x55a15dfa9190, C4<0>, C4<0>;
v0x55a15d75c300_0 .net *"_s1", 0 0, L_0x55a15dfa9200;  1 drivers
v0x55a15d75c400_0 .net "in0", 0 0, L_0x55a15dfad570;  1 drivers
v0x55a15d75c4c0_0 .net "in1", 0 0, L_0x55a15dfaf7d0;  1 drivers
v0x55a15d75c590_0 .net "out", 0 0, L_0x55a15dfa9330;  1 drivers
v0x55a15d75c650_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d75c740_0 .net "w0", 0 0, L_0x55a15dfa9190;  1 drivers
v0x55a15d75c800_0 .net "w1", 0 0, L_0x55a15dfa92c0;  1 drivers
S_0x55a15d75c940 .scope module, "mux0[20]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa9440 .functor AND 1, L_0x55a15dfa94b0, L_0x55a15dfad8f0, C4<1>, C4<1>;
L_0x55a15dfa94b0 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa9570 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfaf8c0, C4<1>, C4<1>;
L_0x55a15dfa95e0 .functor OR 1, L_0x55a15dfa9570, L_0x55a15dfa9440, C4<0>, C4<0>;
v0x55a15d75cba0_0 .net *"_s1", 0 0, L_0x55a15dfa94b0;  1 drivers
v0x55a15d75cca0_0 .net "in0", 0 0, L_0x55a15dfad8f0;  1 drivers
v0x55a15d75cd60_0 .net "in1", 0 0, L_0x55a15dfaf8c0;  1 drivers
v0x55a15d75ce30_0 .net "out", 0 0, L_0x55a15dfa95e0;  1 drivers
v0x55a15d75cef0_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d75cfe0_0 .net "w0", 0 0, L_0x55a15dfa9440;  1 drivers
v0x55a15d75d0a0_0 .net "w1", 0 0, L_0x55a15dfa9570;  1 drivers
S_0x55a15d75d1e0 .scope module, "mux0[21]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa96f0 .functor AND 1, L_0x55a15dfa9760, L_0x55a15dfad7f0, C4<1>, C4<1>;
L_0x55a15dfa9760 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa9820 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfaf9c0, C4<1>, C4<1>;
L_0x55a15dfa9890 .functor OR 1, L_0x55a15dfa9820, L_0x55a15dfa96f0, C4<0>, C4<0>;
v0x55a15d75d440_0 .net *"_s1", 0 0, L_0x55a15dfa9760;  1 drivers
v0x55a15d75d540_0 .net "in0", 0 0, L_0x55a15dfad7f0;  1 drivers
v0x55a15d75d600_0 .net "in1", 0 0, L_0x55a15dfaf9c0;  1 drivers
v0x55a15d75d6d0_0 .net "out", 0 0, L_0x55a15dfa9890;  1 drivers
v0x55a15d75d790_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d75d880_0 .net "w0", 0 0, L_0x55a15dfa96f0;  1 drivers
v0x55a15d75d940_0 .net "w1", 0 0, L_0x55a15dfa9820;  1 drivers
S_0x55a15d75da80 .scope module, "mux0[22]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa99a0 .functor AND 1, L_0x55a15dfa9a10, L_0x55a15dfadaf0, C4<1>, C4<1>;
L_0x55a15dfa9a10 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa9ad0 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfafab0, C4<1>, C4<1>;
L_0x55a15dfa9b40 .functor OR 1, L_0x55a15dfa9ad0, L_0x55a15dfa99a0, C4<0>, C4<0>;
v0x55a15d75dce0_0 .net *"_s1", 0 0, L_0x55a15dfa9a10;  1 drivers
v0x55a15d75dde0_0 .net "in0", 0 0, L_0x55a15dfadaf0;  1 drivers
v0x55a15d75dea0_0 .net "in1", 0 0, L_0x55a15dfafab0;  1 drivers
v0x55a15d75df70_0 .net "out", 0 0, L_0x55a15dfa9b40;  1 drivers
v0x55a15d75e030_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d75e120_0 .net "w0", 0 0, L_0x55a15dfa99a0;  1 drivers
v0x55a15d75e1e0_0 .net "w1", 0 0, L_0x55a15dfa9ad0;  1 drivers
S_0x55a15d75e320 .scope module, "mux0[23]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa9c50 .functor AND 1, L_0x55a15dfa9cc0, L_0x55a15dfad9e0, C4<1>, C4<1>;
L_0x55a15dfa9cc0 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfa9d80 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfafbc0, C4<1>, C4<1>;
L_0x55a15dfa9df0 .functor OR 1, L_0x55a15dfa9d80, L_0x55a15dfa9c50, C4<0>, C4<0>;
v0x55a15d75e580_0 .net *"_s1", 0 0, L_0x55a15dfa9cc0;  1 drivers
v0x55a15d75e680_0 .net "in0", 0 0, L_0x55a15dfad9e0;  1 drivers
v0x55a15d75e740_0 .net "in1", 0 0, L_0x55a15dfafbc0;  1 drivers
v0x55a15d75e810_0 .net "out", 0 0, L_0x55a15dfa9df0;  1 drivers
v0x55a15d75e8d0_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d75e9c0_0 .net "w0", 0 0, L_0x55a15dfa9c50;  1 drivers
v0x55a15d75ea80_0 .net "w1", 0 0, L_0x55a15dfa9d80;  1 drivers
S_0x55a15d75ebc0 .scope module, "mux0[24]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfa9f00 .functor AND 1, L_0x55a15dfa9f70, L_0x55a15dfadd00, C4<1>, C4<1>;
L_0x55a15dfa9f70 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfaa030 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfafcb0, C4<1>, C4<1>;
L_0x55a15dfaa0a0 .functor OR 1, L_0x55a15dfaa030, L_0x55a15dfa9f00, C4<0>, C4<0>;
v0x55a15d75ee20_0 .net *"_s1", 0 0, L_0x55a15dfa9f70;  1 drivers
v0x55a15d75ef20_0 .net "in0", 0 0, L_0x55a15dfadd00;  1 drivers
v0x55a15d75efe0_0 .net "in1", 0 0, L_0x55a15dfafcb0;  1 drivers
v0x55a15d75f0b0_0 .net "out", 0 0, L_0x55a15dfaa0a0;  1 drivers
v0x55a15d75f170_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d75f260_0 .net "w0", 0 0, L_0x55a15dfa9f00;  1 drivers
v0x55a15d75f320_0 .net "w1", 0 0, L_0x55a15dfaa030;  1 drivers
S_0x55a15d75f460 .scope module, "mux0[25]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfaa1b0 .functor AND 1, L_0x55a15dfaa220, L_0x55a15dfadbe0, C4<1>, C4<1>;
L_0x55a15dfaa220 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfaa2e0 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfafdd0, C4<1>, C4<1>;
L_0x55a15dfaa350 .functor OR 1, L_0x55a15dfaa2e0, L_0x55a15dfaa1b0, C4<0>, C4<0>;
v0x55a15d75f6c0_0 .net *"_s1", 0 0, L_0x55a15dfaa220;  1 drivers
v0x55a15d75f7c0_0 .net "in0", 0 0, L_0x55a15dfadbe0;  1 drivers
v0x55a15d75f880_0 .net "in1", 0 0, L_0x55a15dfafdd0;  1 drivers
v0x55a15d75f950_0 .net "out", 0 0, L_0x55a15dfaa350;  1 drivers
v0x55a15d75fa10_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d75fb00_0 .net "w0", 0 0, L_0x55a15dfaa1b0;  1 drivers
v0x55a15d75fbc0_0 .net "w1", 0 0, L_0x55a15dfaa2e0;  1 drivers
S_0x55a15d75fd00 .scope module, "mux0[26]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfaa460 .functor AND 1, L_0x55a15dfaa500, L_0x55a15dfadf20, C4<1>, C4<1>;
L_0x55a15dfaa500 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfaa5c0 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfafec0, C4<1>, C4<1>;
L_0x55a15dfaa660 .functor OR 1, L_0x55a15dfaa5c0, L_0x55a15dfaa460, C4<0>, C4<0>;
v0x55a15d75ff60_0 .net *"_s1", 0 0, L_0x55a15dfaa500;  1 drivers
v0x55a15d760060_0 .net "in0", 0 0, L_0x55a15dfadf20;  1 drivers
v0x55a15d760120_0 .net "in1", 0 0, L_0x55a15dfafec0;  1 drivers
v0x55a15d7601f0_0 .net "out", 0 0, L_0x55a15dfaa660;  1 drivers
v0x55a15d7602b0_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d7603a0_0 .net "w0", 0 0, L_0x55a15dfaa460;  1 drivers
v0x55a15d760460_0 .net "w1", 0 0, L_0x55a15dfaa5c0;  1 drivers
S_0x55a15d7605a0 .scope module, "mux0[27]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfaa7d0 .functor AND 1, L_0x55a15dfaa870, L_0x55a15dfaddf0, C4<1>, C4<1>;
L_0x55a15dfaa870 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfaa930 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfafff0, C4<1>, C4<1>;
L_0x55a15dfaa9d0 .functor OR 1, L_0x55a15dfaa930, L_0x55a15dfaa7d0, C4<0>, C4<0>;
v0x55a15d760800_0 .net *"_s1", 0 0, L_0x55a15dfaa870;  1 drivers
v0x55a15d760900_0 .net "in0", 0 0, L_0x55a15dfaddf0;  1 drivers
v0x55a15d7609c0_0 .net "in1", 0 0, L_0x55a15dfafff0;  1 drivers
v0x55a15d760a90_0 .net "out", 0 0, L_0x55a15dfaa9d0;  1 drivers
v0x55a15d760b50_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d760c40_0 .net "w0", 0 0, L_0x55a15dfaa7d0;  1 drivers
v0x55a15d760d00_0 .net "w1", 0 0, L_0x55a15dfaa930;  1 drivers
S_0x55a15d760e40 .scope module, "mux0[28]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfaab40 .functor AND 1, L_0x55a15dfaabe0, L_0x55a15dfae150, C4<1>, C4<1>;
L_0x55a15dfaabe0 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfaaca0 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfb00e0, C4<1>, C4<1>;
L_0x55a15dfaad40 .functor OR 1, L_0x55a15dfaaca0, L_0x55a15dfaab40, C4<0>, C4<0>;
v0x55a15d7610a0_0 .net *"_s1", 0 0, L_0x55a15dfaabe0;  1 drivers
v0x55a15d7611a0_0 .net "in0", 0 0, L_0x55a15dfae150;  1 drivers
v0x55a15d761260_0 .net "in1", 0 0, L_0x55a15dfb00e0;  1 drivers
v0x55a15d761330_0 .net "out", 0 0, L_0x55a15dfaad40;  1 drivers
v0x55a15d7613f0_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d7614e0_0 .net "w0", 0 0, L_0x55a15dfaab40;  1 drivers
v0x55a15d7615a0_0 .net "w1", 0 0, L_0x55a15dfaaca0;  1 drivers
S_0x55a15d7616e0 .scope module, "mux0[29]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfaaeb0 .functor AND 1, L_0x55a15dfaaf50, L_0x55a15dfae010, C4<1>, C4<1>;
L_0x55a15dfaaf50 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfab010 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfb0420, C4<1>, C4<1>;
L_0x55a15dfab0b0 .functor OR 1, L_0x55a15dfab010, L_0x55a15dfaaeb0, C4<0>, C4<0>;
v0x55a15d761940_0 .net *"_s1", 0 0, L_0x55a15dfaaf50;  1 drivers
v0x55a15d761a40_0 .net "in0", 0 0, L_0x55a15dfae010;  1 drivers
v0x55a15d761b00_0 .net "in1", 0 0, L_0x55a15dfb0420;  1 drivers
v0x55a15d761bd0_0 .net "out", 0 0, L_0x55a15dfab0b0;  1 drivers
v0x55a15d761c90_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d761d80_0 .net "w0", 0 0, L_0x55a15dfaaeb0;  1 drivers
v0x55a15d761e40_0 .net "w1", 0 0, L_0x55a15dfab010;  1 drivers
S_0x55a15d761f80 .scope module, "mux0[30]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfab220 .functor AND 1, L_0x55a15dfab2c0, L_0x55a15dfae340, C4<1>, C4<1>;
L_0x55a15dfab2c0 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfab380 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfb0510, C4<1>, C4<1>;
L_0x55a15dfab420 .functor OR 1, L_0x55a15dfab380, L_0x55a15dfab220, C4<0>, C4<0>;
v0x55a15d7621e0_0 .net *"_s1", 0 0, L_0x55a15dfab2c0;  1 drivers
v0x55a15d7622e0_0 .net "in0", 0 0, L_0x55a15dfae340;  1 drivers
v0x55a15d7623a0_0 .net "in1", 0 0, L_0x55a15dfb0510;  1 drivers
v0x55a15d762470_0 .net "out", 0 0, L_0x55a15dfab420;  1 drivers
v0x55a15d762530_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d762620_0 .net "w0", 0 0, L_0x55a15dfab220;  1 drivers
v0x55a15d7626e0_0 .net "w1", 0 0, L_0x55a15dfab380;  1 drivers
S_0x55a15d762820 .scope module, "mux0[31]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d751940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfab590 .functor AND 1, L_0x55a15dfab630, L_0x55a15dfae240, C4<1>, C4<1>;
L_0x55a15dfab630 .functor NOT 1, L_0x55a15dfb0310, C4<0>, C4<0>, C4<0>;
L_0x55a15dfab6f0 .functor AND 1, L_0x55a15dfb0310, L_0x55a15dfb0220, C4<1>, C4<1>;
L_0x55a15dfab790 .functor OR 1, L_0x55a15dfab6f0, L_0x55a15dfab590, C4<0>, C4<0>;
v0x55a15d762a80_0 .net *"_s1", 0 0, L_0x55a15dfab630;  1 drivers
v0x55a15d762b80_0 .net "in0", 0 0, L_0x55a15dfae240;  1 drivers
v0x55a15d762c40_0 .net "in1", 0 0, L_0x55a15dfb0220;  1 drivers
v0x55a15d762d10_0 .net "out", 0 0, L_0x55a15dfab790;  1 drivers
v0x55a15d762dd0_0 .net "s0", 0 0, L_0x55a15dfb0310;  alias, 1 drivers
v0x55a15d762ec0_0 .net "w0", 0 0, L_0x55a15dfab590;  1 drivers
v0x55a15d762f80_0 .net "w1", 0 0, L_0x55a15dfab6f0;  1 drivers
S_0x55a15d7638b0 .scope module, "mux6" "MUX2X1_32BIT" 51 25, 14 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 32 "in0"
    .port_info 3 /INPUT 32 "in1"
L_0x7f555abed528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a15d775030_0 .net "in0", 31 0, L_0x7f555abed528;  1 drivers
L_0x7f555abed570 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55a15d775130_0 .net "in1", 31 0, L_0x7f555abed570;  1 drivers
v0x55a15d775210_0 .net "out", 31 0, L_0x55a15dfb68b0;  alias, 1 drivers
v0x55a15d7752e0_0 .net "s0", 0 0, L_0x55a15dfbb380;  1 drivers
LS_0x55a15dfb68b0_0_0 .concat [ 1 1 1 1], L_0x55a15dfb08b0, L_0x55a15dfb0b60, L_0x55a15dfb0e10, L_0x55a15dfb10c0;
LS_0x55a15dfb68b0_0_4 .concat [ 1 1 1 1], L_0x55a15dfb1370, L_0x55a15dfb1620, L_0x55a15dfb18d0, L_0x55a15dfb1b80;
LS_0x55a15dfb68b0_0_8 .concat [ 1 1 1 1], L_0x55a15dfb1e30, L_0x55a15dfb20e0, L_0x55a15dfb2390, L_0x55a15dfb2640;
LS_0x55a15dfb68b0_0_12 .concat [ 1 1 1 1], L_0x55a15dfb28f0, L_0x55a15dfb2ba0, L_0x55a15dfb2e50, L_0x55a15dfad0a0;
LS_0x55a15dfb68b0_0_16 .concat [ 1 1 1 1], L_0x55a15dfb3b00, L_0x55a15dfb3db0, L_0x55a15dfb4060, L_0x55a15dfb4310;
LS_0x55a15dfb68b0_0_20 .concat [ 1 1 1 1], L_0x55a15dfb45c0, L_0x55a15dfb4870, L_0x55a15dfb4b20, L_0x55a15dfb4dd0;
LS_0x55a15dfb68b0_0_24 .concat [ 1 1 1 1], L_0x55a15dfb5080, L_0x55a15dfb5330, L_0x55a15dfb5610, L_0x55a15dfb5980;
LS_0x55a15dfb68b0_0_28 .concat [ 1 1 1 1], L_0x55a15dfb5cf0, L_0x55a15dfb6060, L_0x55a15dfb63d0, L_0x55a15dfb6740;
LS_0x55a15dfb68b0_1_0 .concat [ 4 4 4 4], LS_0x55a15dfb68b0_0_0, LS_0x55a15dfb68b0_0_4, LS_0x55a15dfb68b0_0_8, LS_0x55a15dfb68b0_0_12;
LS_0x55a15dfb68b0_1_4 .concat [ 4 4 4 4], LS_0x55a15dfb68b0_0_16, LS_0x55a15dfb68b0_0_20, LS_0x55a15dfb68b0_0_24, LS_0x55a15dfb68b0_0_28;
L_0x55a15dfb68b0 .concat [ 16 16 0 0], LS_0x55a15dfb68b0_1_0, LS_0x55a15dfb68b0_1_4;
L_0x55a15dfb7350 .part L_0x7f555abed528, 0, 1;
L_0x55a15dfb7440 .part L_0x7f555abed528, 1, 1;
L_0x55a15dfb7580 .part L_0x7f555abed528, 2, 1;
L_0x55a15dfb7670 .part L_0x7f555abed528, 3, 1;
L_0x55a15dfb7760 .part L_0x7f555abed528, 4, 1;
L_0x55a15dfb7800 .part L_0x7f555abed528, 5, 1;
L_0x55a15dfb78f0 .part L_0x7f555abed528, 6, 1;
L_0x55a15dfb7a30 .part L_0x7f555abed528, 7, 1;
L_0x55a15dfb7c30 .part L_0x7f555abed528, 8, 1;
L_0x55a15dfb7d80 .part L_0x7f555abed528, 9, 1;
L_0x55a15dfb7e20 .part L_0x7f555abed528, 10, 1;
L_0x55a15dfb7f80 .part L_0x7f555abed528, 11, 1;
L_0x55a15dfb8070 .part L_0x7f555abed528, 12, 1;
L_0x55a15dfb81e0 .part L_0x7f555abed528, 13, 1;
L_0x55a15dfb82d0 .part L_0x7f555abed528, 14, 1;
L_0x55a15dfb8450 .part L_0x7f555abed528, 15, 1;
L_0x55a15dfb8540 .part L_0x7f555abed528, 16, 1;
L_0x55a15dfb86d0 .part L_0x7f555abed528, 17, 1;
L_0x55a15dfb8770 .part L_0x7f555abed528, 18, 1;
L_0x55a15dfb8630 .part L_0x7f555abed528, 19, 1;
L_0x55a15dfb8960 .part L_0x7f555abed528, 20, 1;
L_0x55a15dfb8860 .part L_0x7f555abed528, 21, 1;
L_0x55a15dfb8b60 .part L_0x7f555abed528, 22, 1;
L_0x55a15dfb8a50 .part L_0x7f555abed528, 23, 1;
L_0x55a15dfb8d70 .part L_0x7f555abed528, 24, 1;
L_0x55a15dfb8c50 .part L_0x7f555abed528, 25, 1;
L_0x55a15dfb8f90 .part L_0x7f555abed528, 26, 1;
L_0x55a15dfb8e60 .part L_0x7f555abed528, 27, 1;
L_0x55a15dfb91c0 .part L_0x7f555abed528, 28, 1;
L_0x55a15dfb9080 .part L_0x7f555abed528, 29, 1;
L_0x55a15dfb93b0 .part L_0x7f555abed528, 30, 1;
L_0x55a15dfb92b0 .part L_0x7f555abed528, 31, 1;
L_0x55a15dfb95b0 .part L_0x7f555abed570, 0, 1;
L_0x55a15dfb97c0 .part L_0x7f555abed570, 1, 1;
L_0x55a15dfb9900 .part L_0x7f555abed570, 2, 1;
L_0x55a15dfb96a0 .part L_0x7f555abed570, 3, 1;
L_0x55a15dfb9b20 .part L_0x7f555abed570, 4, 1;
L_0x55a15dfb99f0 .part L_0x7f555abed570, 5, 1;
L_0x55a15dfb9d00 .part L_0x7f555abed570, 6, 1;
L_0x55a15dfb9bc0 .part L_0x7f555abed570, 7, 1;
L_0x55a15dfb9f40 .part L_0x7f555abed570, 8, 1;
L_0x55a15dfb9df0 .part L_0x7f555abed570, 9, 1;
L_0x55a15dfba140 .part L_0x7f555abed570, 10, 1;
L_0x55a15dfb9fe0 .part L_0x7f555abed570, 11, 1;
L_0x55a15dfba350 .part L_0x7f555abed570, 12, 1;
L_0x55a15dfba1e0 .part L_0x7f555abed570, 13, 1;
L_0x55a15dfba570 .part L_0x7f555abed570, 14, 1;
L_0x55a15dfba3f0 .part L_0x7f555abed570, 15, 1;
L_0x55a15dfba7a0 .part L_0x7f555abed570, 16, 1;
L_0x55a15dfba610 .part L_0x7f555abed570, 17, 1;
L_0x55a15dfba700 .part L_0x7f555abed570, 18, 1;
L_0x55a15dfba840 .part L_0x7f555abed570, 19, 1;
L_0x55a15dfba930 .part L_0x7f555abed570, 20, 1;
L_0x55a15dfbaa30 .part L_0x7f555abed570, 21, 1;
L_0x55a15dfbab20 .part L_0x7f555abed570, 22, 1;
L_0x55a15dfbac30 .part L_0x7f555abed570, 23, 1;
L_0x55a15dfbad20 .part L_0x7f555abed570, 24, 1;
L_0x55a15dfbae40 .part L_0x7f555abed570, 25, 1;
L_0x55a15dfbaf30 .part L_0x7f555abed570, 26, 1;
L_0x55a15dfbb060 .part L_0x7f555abed570, 27, 1;
L_0x55a15dfbb150 .part L_0x7f555abed570, 28, 1;
L_0x55a15dfbb490 .part L_0x7f555abed570, 29, 1;
L_0x55a15dfbb580 .part L_0x7f555abed570, 30, 1;
L_0x55a15dfbb290 .part L_0x7f555abed570, 31, 1;
S_0x55a15d763af0 .scope module, "mux0[0]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dface50 .functor AND 1, L_0x55a15dfb03b0, L_0x55a15dfb7350, C4<1>, C4<1>;
L_0x55a15dfb03b0 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15df81320 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfb95b0, C4<1>, C4<1>;
L_0x55a15dfb08b0 .functor OR 1, L_0x55a15df81320, L_0x55a15dface50, C4<0>, C4<0>;
v0x55a15d763da0_0 .net *"_s1", 0 0, L_0x55a15dfb03b0;  1 drivers
v0x55a15d763ea0_0 .net "in0", 0 0, L_0x55a15dfb7350;  1 drivers
v0x55a15d763f60_0 .net "in1", 0 0, L_0x55a15dfb95b0;  1 drivers
v0x55a15d764030_0 .net "out", 0 0, L_0x55a15dfb08b0;  1 drivers
v0x55a15d7640f0_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d764200_0 .net "w0", 0 0, L_0x55a15dface50;  1 drivers
v0x55a15d7642c0_0 .net "w1", 0 0, L_0x55a15df81320;  1 drivers
S_0x55a15d764400 .scope module, "mux0[1]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb09c0 .functor AND 1, L_0x55a15dfb0a30, L_0x55a15dfb7440, C4<1>, C4<1>;
L_0x55a15dfb0a30 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb0af0 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfb97c0, C4<1>, C4<1>;
L_0x55a15dfb0b60 .functor OR 1, L_0x55a15dfb0af0, L_0x55a15dfb09c0, C4<0>, C4<0>;
v0x55a15d764680_0 .net *"_s1", 0 0, L_0x55a15dfb0a30;  1 drivers
v0x55a15d764760_0 .net "in0", 0 0, L_0x55a15dfb7440;  1 drivers
v0x55a15d764820_0 .net "in1", 0 0, L_0x55a15dfb97c0;  1 drivers
v0x55a15d7648f0_0 .net "out", 0 0, L_0x55a15dfb0b60;  1 drivers
v0x55a15d7649b0_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d764aa0_0 .net "w0", 0 0, L_0x55a15dfb09c0;  1 drivers
v0x55a15d764b40_0 .net "w1", 0 0, L_0x55a15dfb0af0;  1 drivers
S_0x55a15d764cb0 .scope module, "mux0[2]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb0c70 .functor AND 1, L_0x55a15dfb0ce0, L_0x55a15dfb7580, C4<1>, C4<1>;
L_0x55a15dfb0ce0 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb0da0 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfb9900, C4<1>, C4<1>;
L_0x55a15dfb0e10 .functor OR 1, L_0x55a15dfb0da0, L_0x55a15dfb0c70, C4<0>, C4<0>;
v0x55a15d764f40_0 .net *"_s1", 0 0, L_0x55a15dfb0ce0;  1 drivers
v0x55a15d765020_0 .net "in0", 0 0, L_0x55a15dfb7580;  1 drivers
v0x55a15d7650e0_0 .net "in1", 0 0, L_0x55a15dfb9900;  1 drivers
v0x55a15d7651b0_0 .net "out", 0 0, L_0x55a15dfb0e10;  1 drivers
v0x55a15d765270_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d7653b0_0 .net "w0", 0 0, L_0x55a15dfb0c70;  1 drivers
v0x55a15d765470_0 .net "w1", 0 0, L_0x55a15dfb0da0;  1 drivers
S_0x55a15d7655b0 .scope module, "mux0[3]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb0f20 .functor AND 1, L_0x55a15dfb0f90, L_0x55a15dfb7670, C4<1>, C4<1>;
L_0x55a15dfb0f90 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb1050 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfb96a0, C4<1>, C4<1>;
L_0x55a15dfb10c0 .functor OR 1, L_0x55a15dfb1050, L_0x55a15dfb0f20, C4<0>, C4<0>;
v0x55a15d765810_0 .net *"_s1", 0 0, L_0x55a15dfb0f90;  1 drivers
v0x55a15d765910_0 .net "in0", 0 0, L_0x55a15dfb7670;  1 drivers
v0x55a15d7659d0_0 .net "in1", 0 0, L_0x55a15dfb96a0;  1 drivers
v0x55a15d765a70_0 .net "out", 0 0, L_0x55a15dfb10c0;  1 drivers
v0x55a15d765b30_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d765c20_0 .net "w0", 0 0, L_0x55a15dfb0f20;  1 drivers
v0x55a15d765ce0_0 .net "w1", 0 0, L_0x55a15dfb1050;  1 drivers
S_0x55a15d765e20 .scope module, "mux0[4]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb11d0 .functor AND 1, L_0x55a15dfb1240, L_0x55a15dfb7760, C4<1>, C4<1>;
L_0x55a15dfb1240 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb1300 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfb9b20, C4<1>, C4<1>;
L_0x55a15dfb1370 .functor OR 1, L_0x55a15dfb1300, L_0x55a15dfb11d0, C4<0>, C4<0>;
v0x55a15d7660d0_0 .net *"_s1", 0 0, L_0x55a15dfb1240;  1 drivers
v0x55a15d7661d0_0 .net "in0", 0 0, L_0x55a15dfb7760;  1 drivers
v0x55a15d766290_0 .net "in1", 0 0, L_0x55a15dfb9b20;  1 drivers
v0x55a15d766330_0 .net "out", 0 0, L_0x55a15dfb1370;  1 drivers
v0x55a15d7663f0_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d7664e0_0 .net "w0", 0 0, L_0x55a15dfb11d0;  1 drivers
v0x55a15d7665a0_0 .net "w1", 0 0, L_0x55a15dfb1300;  1 drivers
S_0x55a15d7666e0 .scope module, "mux0[5]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb1480 .functor AND 1, L_0x55a15dfb14f0, L_0x55a15dfb7800, C4<1>, C4<1>;
L_0x55a15dfb14f0 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb15b0 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfb99f0, C4<1>, C4<1>;
L_0x55a15dfb1620 .functor OR 1, L_0x55a15dfb15b0, L_0x55a15dfb1480, C4<0>, C4<0>;
v0x55a15d7668f0_0 .net *"_s1", 0 0, L_0x55a15dfb14f0;  1 drivers
v0x55a15d7669f0_0 .net "in0", 0 0, L_0x55a15dfb7800;  1 drivers
v0x55a15d766ab0_0 .net "in1", 0 0, L_0x55a15dfb99f0;  1 drivers
v0x55a15d766b80_0 .net "out", 0 0, L_0x55a15dfb1620;  1 drivers
v0x55a15d766c40_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d766d30_0 .net "w0", 0 0, L_0x55a15dfb1480;  1 drivers
v0x55a15d766df0_0 .net "w1", 0 0, L_0x55a15dfb15b0;  1 drivers
S_0x55a15d766f30 .scope module, "mux0[6]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb1730 .functor AND 1, L_0x55a15dfb17a0, L_0x55a15dfb78f0, C4<1>, C4<1>;
L_0x55a15dfb17a0 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb1860 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfb9d00, C4<1>, C4<1>;
L_0x55a15dfb18d0 .functor OR 1, L_0x55a15dfb1860, L_0x55a15dfb1730, C4<0>, C4<0>;
v0x55a15d767190_0 .net *"_s1", 0 0, L_0x55a15dfb17a0;  1 drivers
v0x55a15d767290_0 .net "in0", 0 0, L_0x55a15dfb78f0;  1 drivers
v0x55a15d767350_0 .net "in1", 0 0, L_0x55a15dfb9d00;  1 drivers
v0x55a15d767420_0 .net "out", 0 0, L_0x55a15dfb18d0;  1 drivers
v0x55a15d7674e0_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d7675d0_0 .net "w0", 0 0, L_0x55a15dfb1730;  1 drivers
v0x55a15d767690_0 .net "w1", 0 0, L_0x55a15dfb1860;  1 drivers
S_0x55a15d7677d0 .scope module, "mux0[7]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb19e0 .functor AND 1, L_0x55a15dfb1a50, L_0x55a15dfb7a30, C4<1>, C4<1>;
L_0x55a15dfb1a50 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb1b10 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfb9bc0, C4<1>, C4<1>;
L_0x55a15dfb1b80 .functor OR 1, L_0x55a15dfb1b10, L_0x55a15dfb19e0, C4<0>, C4<0>;
v0x55a15d767a30_0 .net *"_s1", 0 0, L_0x55a15dfb1a50;  1 drivers
v0x55a15d767b30_0 .net "in0", 0 0, L_0x55a15dfb7a30;  1 drivers
v0x55a15d767bf0_0 .net "in1", 0 0, L_0x55a15dfb9bc0;  1 drivers
v0x55a15d767cc0_0 .net "out", 0 0, L_0x55a15dfb1b80;  1 drivers
v0x55a15d767d80_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d767e70_0 .net "w0", 0 0, L_0x55a15dfb19e0;  1 drivers
v0x55a15d767f30_0 .net "w1", 0 0, L_0x55a15dfb1b10;  1 drivers
S_0x55a15d768070 .scope module, "mux0[8]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb1c90 .functor AND 1, L_0x55a15dfb1d00, L_0x55a15dfb7c30, C4<1>, C4<1>;
L_0x55a15dfb1d00 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb1dc0 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfb9f40, C4<1>, C4<1>;
L_0x55a15dfb1e30 .functor OR 1, L_0x55a15dfb1dc0, L_0x55a15dfb1c90, C4<0>, C4<0>;
v0x55a15d7682d0_0 .net *"_s1", 0 0, L_0x55a15dfb1d00;  1 drivers
v0x55a15d7683d0_0 .net "in0", 0 0, L_0x55a15dfb7c30;  1 drivers
v0x55a15d768490_0 .net "in1", 0 0, L_0x55a15dfb9f40;  1 drivers
v0x55a15d768560_0 .net "out", 0 0, L_0x55a15dfb1e30;  1 drivers
v0x55a15d768620_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d7686c0_0 .net "w0", 0 0, L_0x55a15dfb1c90;  1 drivers
v0x55a15d768780_0 .net "w1", 0 0, L_0x55a15dfb1dc0;  1 drivers
S_0x55a15d7688c0 .scope module, "mux0[9]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb1f40 .functor AND 1, L_0x55a15dfb1fb0, L_0x55a15dfb7d80, C4<1>, C4<1>;
L_0x55a15dfb1fb0 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb2070 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfb9df0, C4<1>, C4<1>;
L_0x55a15dfb20e0 .functor OR 1, L_0x55a15dfb2070, L_0x55a15dfb1f40, C4<0>, C4<0>;
v0x55a15d768b20_0 .net *"_s1", 0 0, L_0x55a15dfb1fb0;  1 drivers
v0x55a15d768c20_0 .net "in0", 0 0, L_0x55a15dfb7d80;  1 drivers
v0x55a15d768ce0_0 .net "in1", 0 0, L_0x55a15dfb9df0;  1 drivers
v0x55a15d768db0_0 .net "out", 0 0, L_0x55a15dfb20e0;  1 drivers
v0x55a15d768e70_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d768f60_0 .net "w0", 0 0, L_0x55a15dfb1f40;  1 drivers
v0x55a15d769020_0 .net "w1", 0 0, L_0x55a15dfb2070;  1 drivers
S_0x55a15d769160 .scope module, "mux0[10]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb21f0 .functor AND 1, L_0x55a15dfb2260, L_0x55a15dfb7e20, C4<1>, C4<1>;
L_0x55a15dfb2260 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb2320 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfba140, C4<1>, C4<1>;
L_0x55a15dfb2390 .functor OR 1, L_0x55a15dfb2320, L_0x55a15dfb21f0, C4<0>, C4<0>;
v0x55a15d7693c0_0 .net *"_s1", 0 0, L_0x55a15dfb2260;  1 drivers
v0x55a15d7694c0_0 .net "in0", 0 0, L_0x55a15dfb7e20;  1 drivers
v0x55a15d769580_0 .net "in1", 0 0, L_0x55a15dfba140;  1 drivers
v0x55a15d769650_0 .net "out", 0 0, L_0x55a15dfb2390;  1 drivers
v0x55a15d769710_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d769800_0 .net "w0", 0 0, L_0x55a15dfb21f0;  1 drivers
v0x55a15d7698c0_0 .net "w1", 0 0, L_0x55a15dfb2320;  1 drivers
S_0x55a15d769a00 .scope module, "mux0[11]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb24a0 .functor AND 1, L_0x55a15dfb2510, L_0x55a15dfb7f80, C4<1>, C4<1>;
L_0x55a15dfb2510 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb25d0 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfb9fe0, C4<1>, C4<1>;
L_0x55a15dfb2640 .functor OR 1, L_0x55a15dfb25d0, L_0x55a15dfb24a0, C4<0>, C4<0>;
v0x55a15d769c60_0 .net *"_s1", 0 0, L_0x55a15dfb2510;  1 drivers
v0x55a15d769d60_0 .net "in0", 0 0, L_0x55a15dfb7f80;  1 drivers
v0x55a15d769e20_0 .net "in1", 0 0, L_0x55a15dfb9fe0;  1 drivers
v0x55a15d769ef0_0 .net "out", 0 0, L_0x55a15dfb2640;  1 drivers
v0x55a15d769fb0_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d76a0a0_0 .net "w0", 0 0, L_0x55a15dfb24a0;  1 drivers
v0x55a15d76a160_0 .net "w1", 0 0, L_0x55a15dfb25d0;  1 drivers
S_0x55a15d76a2a0 .scope module, "mux0[12]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb2750 .functor AND 1, L_0x55a15dfb27c0, L_0x55a15dfb8070, C4<1>, C4<1>;
L_0x55a15dfb27c0 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb2880 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfba350, C4<1>, C4<1>;
L_0x55a15dfb28f0 .functor OR 1, L_0x55a15dfb2880, L_0x55a15dfb2750, C4<0>, C4<0>;
v0x55a15d76a500_0 .net *"_s1", 0 0, L_0x55a15dfb27c0;  1 drivers
v0x55a15d76a600_0 .net "in0", 0 0, L_0x55a15dfb8070;  1 drivers
v0x55a15d76a6c0_0 .net "in1", 0 0, L_0x55a15dfba350;  1 drivers
v0x55a15d76a790_0 .net "out", 0 0, L_0x55a15dfb28f0;  1 drivers
v0x55a15d76a850_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d76a940_0 .net "w0", 0 0, L_0x55a15dfb2750;  1 drivers
v0x55a15d76aa00_0 .net "w1", 0 0, L_0x55a15dfb2880;  1 drivers
S_0x55a15d76ab40 .scope module, "mux0[13]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb2a00 .functor AND 1, L_0x55a15dfb2a70, L_0x55a15dfb81e0, C4<1>, C4<1>;
L_0x55a15dfb2a70 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb2b30 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfba1e0, C4<1>, C4<1>;
L_0x55a15dfb2ba0 .functor OR 1, L_0x55a15dfb2b30, L_0x55a15dfb2a00, C4<0>, C4<0>;
v0x55a15d76ada0_0 .net *"_s1", 0 0, L_0x55a15dfb2a70;  1 drivers
v0x55a15d76aea0_0 .net "in0", 0 0, L_0x55a15dfb81e0;  1 drivers
v0x55a15d76af60_0 .net "in1", 0 0, L_0x55a15dfba1e0;  1 drivers
v0x55a15d76b030_0 .net "out", 0 0, L_0x55a15dfb2ba0;  1 drivers
v0x55a15d76b0f0_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d76b1e0_0 .net "w0", 0 0, L_0x55a15dfb2a00;  1 drivers
v0x55a15d76b2a0_0 .net "w1", 0 0, L_0x55a15dfb2b30;  1 drivers
S_0x55a15d76b3e0 .scope module, "mux0[14]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb2cb0 .functor AND 1, L_0x55a15dfb2d20, L_0x55a15dfb82d0, C4<1>, C4<1>;
L_0x55a15dfb2d20 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb2de0 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfba570, C4<1>, C4<1>;
L_0x55a15dfb2e50 .functor OR 1, L_0x55a15dfb2de0, L_0x55a15dfb2cb0, C4<0>, C4<0>;
v0x55a15d76b640_0 .net *"_s1", 0 0, L_0x55a15dfb2d20;  1 drivers
v0x55a15d76b740_0 .net "in0", 0 0, L_0x55a15dfb82d0;  1 drivers
v0x55a15d76b800_0 .net "in1", 0 0, L_0x55a15dfba570;  1 drivers
v0x55a15d76b8d0_0 .net "out", 0 0, L_0x55a15dfb2e50;  1 drivers
v0x55a15d76b990_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d76ba80_0 .net "w0", 0 0, L_0x55a15dfb2cb0;  1 drivers
v0x55a15d76bb40_0 .net "w1", 0 0, L_0x55a15dfb2de0;  1 drivers
S_0x55a15d76bc80 .scope module, "mux0[15]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb2f60 .functor AND 1, L_0x55a15dfb2fd0, L_0x55a15dfb8450, C4<1>, C4<1>;
L_0x55a15dfb2fd0 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb3090 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfba3f0, C4<1>, C4<1>;
L_0x55a15dfad0a0 .functor OR 1, L_0x55a15dfb3090, L_0x55a15dfb2f60, C4<0>, C4<0>;
v0x55a15d76bee0_0 .net *"_s1", 0 0, L_0x55a15dfb2fd0;  1 drivers
v0x55a15d76bfe0_0 .net "in0", 0 0, L_0x55a15dfb8450;  1 drivers
v0x55a15d76c0a0_0 .net "in1", 0 0, L_0x55a15dfba3f0;  1 drivers
v0x55a15d76c170_0 .net "out", 0 0, L_0x55a15dfad0a0;  1 drivers
v0x55a15d76c230_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d76c320_0 .net "w0", 0 0, L_0x55a15dfb2f60;  1 drivers
v0x55a15d76c3e0_0 .net "w1", 0 0, L_0x55a15dfb3090;  1 drivers
S_0x55a15d76c520 .scope module, "mux0[16]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb3960 .functor AND 1, L_0x55a15dfb39d0, L_0x55a15dfb8540, C4<1>, C4<1>;
L_0x55a15dfb39d0 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb3a90 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfba7a0, C4<1>, C4<1>;
L_0x55a15dfb3b00 .functor OR 1, L_0x55a15dfb3a90, L_0x55a15dfb3960, C4<0>, C4<0>;
v0x55a15d76c890_0 .net *"_s1", 0 0, L_0x55a15dfb39d0;  1 drivers
v0x55a15d76c990_0 .net "in0", 0 0, L_0x55a15dfb8540;  1 drivers
v0x55a15d76ca50_0 .net "in1", 0 0, L_0x55a15dfba7a0;  1 drivers
v0x55a15d76cb20_0 .net "out", 0 0, L_0x55a15dfb3b00;  1 drivers
v0x55a15d76cbe0_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d76ccd0_0 .net "w0", 0 0, L_0x55a15dfb3960;  1 drivers
v0x55a15d76cd90_0 .net "w1", 0 0, L_0x55a15dfb3a90;  1 drivers
S_0x55a15d76ced0 .scope module, "mux0[17]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb3c10 .functor AND 1, L_0x55a15dfb3c80, L_0x55a15dfb86d0, C4<1>, C4<1>;
L_0x55a15dfb3c80 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb3d40 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfba610, C4<1>, C4<1>;
L_0x55a15dfb3db0 .functor OR 1, L_0x55a15dfb3d40, L_0x55a15dfb3c10, C4<0>, C4<0>;
v0x55a15d76d130_0 .net *"_s1", 0 0, L_0x55a15dfb3c80;  1 drivers
v0x55a15d76d230_0 .net "in0", 0 0, L_0x55a15dfb86d0;  1 drivers
v0x55a15d76d2f0_0 .net "in1", 0 0, L_0x55a15dfba610;  1 drivers
v0x55a15d76d3c0_0 .net "out", 0 0, L_0x55a15dfb3db0;  1 drivers
v0x55a15d76d480_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d76d570_0 .net "w0", 0 0, L_0x55a15dfb3c10;  1 drivers
v0x55a15d76d630_0 .net "w1", 0 0, L_0x55a15dfb3d40;  1 drivers
S_0x55a15d76d770 .scope module, "mux0[18]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb3ec0 .functor AND 1, L_0x55a15dfb3f30, L_0x55a15dfb8770, C4<1>, C4<1>;
L_0x55a15dfb3f30 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb3ff0 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfba700, C4<1>, C4<1>;
L_0x55a15dfb4060 .functor OR 1, L_0x55a15dfb3ff0, L_0x55a15dfb3ec0, C4<0>, C4<0>;
v0x55a15d76d9d0_0 .net *"_s1", 0 0, L_0x55a15dfb3f30;  1 drivers
v0x55a15d76dad0_0 .net "in0", 0 0, L_0x55a15dfb8770;  1 drivers
v0x55a15d76db90_0 .net "in1", 0 0, L_0x55a15dfba700;  1 drivers
v0x55a15d76dc60_0 .net "out", 0 0, L_0x55a15dfb4060;  1 drivers
v0x55a15d76dd20_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d76de10_0 .net "w0", 0 0, L_0x55a15dfb3ec0;  1 drivers
v0x55a15d76ded0_0 .net "w1", 0 0, L_0x55a15dfb3ff0;  1 drivers
S_0x55a15d76e010 .scope module, "mux0[19]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb4170 .functor AND 1, L_0x55a15dfb41e0, L_0x55a15dfb8630, C4<1>, C4<1>;
L_0x55a15dfb41e0 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb42a0 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfba840, C4<1>, C4<1>;
L_0x55a15dfb4310 .functor OR 1, L_0x55a15dfb42a0, L_0x55a15dfb4170, C4<0>, C4<0>;
v0x55a15d76e270_0 .net *"_s1", 0 0, L_0x55a15dfb41e0;  1 drivers
v0x55a15d76e370_0 .net "in0", 0 0, L_0x55a15dfb8630;  1 drivers
v0x55a15d76e430_0 .net "in1", 0 0, L_0x55a15dfba840;  1 drivers
v0x55a15d76e500_0 .net "out", 0 0, L_0x55a15dfb4310;  1 drivers
v0x55a15d76e5c0_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d76e6b0_0 .net "w0", 0 0, L_0x55a15dfb4170;  1 drivers
v0x55a15d76e770_0 .net "w1", 0 0, L_0x55a15dfb42a0;  1 drivers
S_0x55a15d76e8b0 .scope module, "mux0[20]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb4420 .functor AND 1, L_0x55a15dfb4490, L_0x55a15dfb8960, C4<1>, C4<1>;
L_0x55a15dfb4490 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb4550 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfba930, C4<1>, C4<1>;
L_0x55a15dfb45c0 .functor OR 1, L_0x55a15dfb4550, L_0x55a15dfb4420, C4<0>, C4<0>;
v0x55a15d76eb10_0 .net *"_s1", 0 0, L_0x55a15dfb4490;  1 drivers
v0x55a15d76ec10_0 .net "in0", 0 0, L_0x55a15dfb8960;  1 drivers
v0x55a15d76ecd0_0 .net "in1", 0 0, L_0x55a15dfba930;  1 drivers
v0x55a15d76eda0_0 .net "out", 0 0, L_0x55a15dfb45c0;  1 drivers
v0x55a15d76ee60_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d76ef50_0 .net "w0", 0 0, L_0x55a15dfb4420;  1 drivers
v0x55a15d76f010_0 .net "w1", 0 0, L_0x55a15dfb4550;  1 drivers
S_0x55a15d76f150 .scope module, "mux0[21]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb46d0 .functor AND 1, L_0x55a15dfb4740, L_0x55a15dfb8860, C4<1>, C4<1>;
L_0x55a15dfb4740 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb4800 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfbaa30, C4<1>, C4<1>;
L_0x55a15dfb4870 .functor OR 1, L_0x55a15dfb4800, L_0x55a15dfb46d0, C4<0>, C4<0>;
v0x55a15d76f3b0_0 .net *"_s1", 0 0, L_0x55a15dfb4740;  1 drivers
v0x55a15d76f4b0_0 .net "in0", 0 0, L_0x55a15dfb8860;  1 drivers
v0x55a15d76f570_0 .net "in1", 0 0, L_0x55a15dfbaa30;  1 drivers
v0x55a15d76f640_0 .net "out", 0 0, L_0x55a15dfb4870;  1 drivers
v0x55a15d76f700_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d76f7f0_0 .net "w0", 0 0, L_0x55a15dfb46d0;  1 drivers
v0x55a15d76f8b0_0 .net "w1", 0 0, L_0x55a15dfb4800;  1 drivers
S_0x55a15d76f9f0 .scope module, "mux0[22]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb4980 .functor AND 1, L_0x55a15dfb49f0, L_0x55a15dfb8b60, C4<1>, C4<1>;
L_0x55a15dfb49f0 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb4ab0 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfbab20, C4<1>, C4<1>;
L_0x55a15dfb4b20 .functor OR 1, L_0x55a15dfb4ab0, L_0x55a15dfb4980, C4<0>, C4<0>;
v0x55a15d76fc50_0 .net *"_s1", 0 0, L_0x55a15dfb49f0;  1 drivers
v0x55a15d76fd50_0 .net "in0", 0 0, L_0x55a15dfb8b60;  1 drivers
v0x55a15d76fe10_0 .net "in1", 0 0, L_0x55a15dfbab20;  1 drivers
v0x55a15d76fee0_0 .net "out", 0 0, L_0x55a15dfb4b20;  1 drivers
v0x55a15d76ffa0_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d770090_0 .net "w0", 0 0, L_0x55a15dfb4980;  1 drivers
v0x55a15d770150_0 .net "w1", 0 0, L_0x55a15dfb4ab0;  1 drivers
S_0x55a15d770290 .scope module, "mux0[23]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb4c30 .functor AND 1, L_0x55a15dfb4ca0, L_0x55a15dfb8a50, C4<1>, C4<1>;
L_0x55a15dfb4ca0 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb4d60 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfbac30, C4<1>, C4<1>;
L_0x55a15dfb4dd0 .functor OR 1, L_0x55a15dfb4d60, L_0x55a15dfb4c30, C4<0>, C4<0>;
v0x55a15d7704f0_0 .net *"_s1", 0 0, L_0x55a15dfb4ca0;  1 drivers
v0x55a15d7705f0_0 .net "in0", 0 0, L_0x55a15dfb8a50;  1 drivers
v0x55a15d7706b0_0 .net "in1", 0 0, L_0x55a15dfbac30;  1 drivers
v0x55a15d770780_0 .net "out", 0 0, L_0x55a15dfb4dd0;  1 drivers
v0x55a15d770840_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d770930_0 .net "w0", 0 0, L_0x55a15dfb4c30;  1 drivers
v0x55a15d7709f0_0 .net "w1", 0 0, L_0x55a15dfb4d60;  1 drivers
S_0x55a15d770b30 .scope module, "mux0[24]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb4ee0 .functor AND 1, L_0x55a15dfb4f50, L_0x55a15dfb8d70, C4<1>, C4<1>;
L_0x55a15dfb4f50 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb5010 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfbad20, C4<1>, C4<1>;
L_0x55a15dfb5080 .functor OR 1, L_0x55a15dfb5010, L_0x55a15dfb4ee0, C4<0>, C4<0>;
v0x55a15d770d90_0 .net *"_s1", 0 0, L_0x55a15dfb4f50;  1 drivers
v0x55a15d770e90_0 .net "in0", 0 0, L_0x55a15dfb8d70;  1 drivers
v0x55a15d770f50_0 .net "in1", 0 0, L_0x55a15dfbad20;  1 drivers
v0x55a15d771020_0 .net "out", 0 0, L_0x55a15dfb5080;  1 drivers
v0x55a15d7710e0_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d7711d0_0 .net "w0", 0 0, L_0x55a15dfb4ee0;  1 drivers
v0x55a15d771290_0 .net "w1", 0 0, L_0x55a15dfb5010;  1 drivers
S_0x55a15d7713d0 .scope module, "mux0[25]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb5190 .functor AND 1, L_0x55a15dfb5200, L_0x55a15dfb8c50, C4<1>, C4<1>;
L_0x55a15dfb5200 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb52c0 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfbae40, C4<1>, C4<1>;
L_0x55a15dfb5330 .functor OR 1, L_0x55a15dfb52c0, L_0x55a15dfb5190, C4<0>, C4<0>;
v0x55a15d771630_0 .net *"_s1", 0 0, L_0x55a15dfb5200;  1 drivers
v0x55a15d771730_0 .net "in0", 0 0, L_0x55a15dfb8c50;  1 drivers
v0x55a15d7717f0_0 .net "in1", 0 0, L_0x55a15dfbae40;  1 drivers
v0x55a15d7718c0_0 .net "out", 0 0, L_0x55a15dfb5330;  1 drivers
v0x55a15d771980_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d771a70_0 .net "w0", 0 0, L_0x55a15dfb5190;  1 drivers
v0x55a15d771b30_0 .net "w1", 0 0, L_0x55a15dfb52c0;  1 drivers
S_0x55a15d771c70 .scope module, "mux0[26]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb5440 .functor AND 1, L_0x55a15dfb54b0, L_0x55a15dfb8f90, C4<1>, C4<1>;
L_0x55a15dfb54b0 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb5570 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfbaf30, C4<1>, C4<1>;
L_0x55a15dfb5610 .functor OR 1, L_0x55a15dfb5570, L_0x55a15dfb5440, C4<0>, C4<0>;
v0x55a15d771ed0_0 .net *"_s1", 0 0, L_0x55a15dfb54b0;  1 drivers
v0x55a15d771fd0_0 .net "in0", 0 0, L_0x55a15dfb8f90;  1 drivers
v0x55a15d772090_0 .net "in1", 0 0, L_0x55a15dfbaf30;  1 drivers
v0x55a15d772160_0 .net "out", 0 0, L_0x55a15dfb5610;  1 drivers
v0x55a15d772220_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d772310_0 .net "w0", 0 0, L_0x55a15dfb5440;  1 drivers
v0x55a15d7723d0_0 .net "w1", 0 0, L_0x55a15dfb5570;  1 drivers
S_0x55a15d772510 .scope module, "mux0[27]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb5780 .functor AND 1, L_0x55a15dfb5820, L_0x55a15dfb8e60, C4<1>, C4<1>;
L_0x55a15dfb5820 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb58e0 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfbb060, C4<1>, C4<1>;
L_0x55a15dfb5980 .functor OR 1, L_0x55a15dfb58e0, L_0x55a15dfb5780, C4<0>, C4<0>;
v0x55a15d772770_0 .net *"_s1", 0 0, L_0x55a15dfb5820;  1 drivers
v0x55a15d772870_0 .net "in0", 0 0, L_0x55a15dfb8e60;  1 drivers
v0x55a15d772930_0 .net "in1", 0 0, L_0x55a15dfbb060;  1 drivers
v0x55a15d772a00_0 .net "out", 0 0, L_0x55a15dfb5980;  1 drivers
v0x55a15d772ac0_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d772bb0_0 .net "w0", 0 0, L_0x55a15dfb5780;  1 drivers
v0x55a15d772c70_0 .net "w1", 0 0, L_0x55a15dfb58e0;  1 drivers
S_0x55a15d772db0 .scope module, "mux0[28]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb5af0 .functor AND 1, L_0x55a15dfb5b90, L_0x55a15dfb91c0, C4<1>, C4<1>;
L_0x55a15dfb5b90 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb5c50 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfbb150, C4<1>, C4<1>;
L_0x55a15dfb5cf0 .functor OR 1, L_0x55a15dfb5c50, L_0x55a15dfb5af0, C4<0>, C4<0>;
v0x55a15d773010_0 .net *"_s1", 0 0, L_0x55a15dfb5b90;  1 drivers
v0x55a15d773110_0 .net "in0", 0 0, L_0x55a15dfb91c0;  1 drivers
v0x55a15d7731d0_0 .net "in1", 0 0, L_0x55a15dfbb150;  1 drivers
v0x55a15d7732a0_0 .net "out", 0 0, L_0x55a15dfb5cf0;  1 drivers
v0x55a15d773360_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d773450_0 .net "w0", 0 0, L_0x55a15dfb5af0;  1 drivers
v0x55a15d773510_0 .net "w1", 0 0, L_0x55a15dfb5c50;  1 drivers
S_0x55a15d773650 .scope module, "mux0[29]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb5e60 .functor AND 1, L_0x55a15dfb5f00, L_0x55a15dfb9080, C4<1>, C4<1>;
L_0x55a15dfb5f00 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb5fc0 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfbb490, C4<1>, C4<1>;
L_0x55a15dfb6060 .functor OR 1, L_0x55a15dfb5fc0, L_0x55a15dfb5e60, C4<0>, C4<0>;
v0x55a15d7738b0_0 .net *"_s1", 0 0, L_0x55a15dfb5f00;  1 drivers
v0x55a15d7739b0_0 .net "in0", 0 0, L_0x55a15dfb9080;  1 drivers
v0x55a15d773a70_0 .net "in1", 0 0, L_0x55a15dfbb490;  1 drivers
v0x55a15d773b40_0 .net "out", 0 0, L_0x55a15dfb6060;  1 drivers
v0x55a15d773c00_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d773cf0_0 .net "w0", 0 0, L_0x55a15dfb5e60;  1 drivers
v0x55a15d773db0_0 .net "w1", 0 0, L_0x55a15dfb5fc0;  1 drivers
S_0x55a15d773ef0 .scope module, "mux0[30]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb61d0 .functor AND 1, L_0x55a15dfb6270, L_0x55a15dfb93b0, C4<1>, C4<1>;
L_0x55a15dfb6270 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb6330 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfbb580, C4<1>, C4<1>;
L_0x55a15dfb63d0 .functor OR 1, L_0x55a15dfb6330, L_0x55a15dfb61d0, C4<0>, C4<0>;
v0x55a15d774150_0 .net *"_s1", 0 0, L_0x55a15dfb6270;  1 drivers
v0x55a15d774250_0 .net "in0", 0 0, L_0x55a15dfb93b0;  1 drivers
v0x55a15d774310_0 .net "in1", 0 0, L_0x55a15dfbb580;  1 drivers
v0x55a15d7743e0_0 .net "out", 0 0, L_0x55a15dfb63d0;  1 drivers
v0x55a15d7744a0_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d774590_0 .net "w0", 0 0, L_0x55a15dfb61d0;  1 drivers
v0x55a15d774650_0 .net "w1", 0 0, L_0x55a15dfb6330;  1 drivers
S_0x55a15d774790 .scope module, "mux0[31]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d7638b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb6540 .functor AND 1, L_0x55a15dfb65e0, L_0x55a15dfb92b0, C4<1>, C4<1>;
L_0x55a15dfb65e0 .functor NOT 1, L_0x55a15dfbb380, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb66a0 .functor AND 1, L_0x55a15dfbb380, L_0x55a15dfbb290, C4<1>, C4<1>;
L_0x55a15dfb6740 .functor OR 1, L_0x55a15dfb66a0, L_0x55a15dfb6540, C4<0>, C4<0>;
v0x55a15d7749f0_0 .net *"_s1", 0 0, L_0x55a15dfb65e0;  1 drivers
v0x55a15d774af0_0 .net "in0", 0 0, L_0x55a15dfb92b0;  1 drivers
v0x55a15d774bb0_0 .net "in1", 0 0, L_0x55a15dfbb290;  1 drivers
v0x55a15d774c80_0 .net "out", 0 0, L_0x55a15dfb6740;  1 drivers
v0x55a15d774d40_0 .net "s0", 0 0, L_0x55a15dfbb380;  alias, 1 drivers
v0x55a15d774e30_0 .net "w0", 0 0, L_0x55a15dfb6540;  1 drivers
v0x55a15d774ef0_0 .net "w1", 0 0, L_0x55a15dfb66a0;  1 drivers
S_0x55a15d775820 .scope module, "mux7" "MUX2X1_32BIT" 51 26, 14 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 32 "in0"
    .port_info 3 /INPUT 32 "in1"
L_0x7f555abed5b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a15d7870b0_0 .net "in0", 31 0, L_0x7f555abed5b8;  1 drivers
L_0x7f555abed600 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55a15d7871b0_0 .net "in1", 31 0, L_0x7f555abed600;  1 drivers
v0x55a15d787290_0 .net "out", 31 0, L_0x55a15dfc1d50;  alias, 1 drivers
v0x55a15d787360_0 .net "s0", 0 0, L_0x55a15dfc6710;  1 drivers
LS_0x55a15dfc1d50_0_0 .concat [ 1 1 1 1], L_0x55a15dfbbc90, L_0x55a15dfbbf40, L_0x55a15dfbc1f0, L_0x55a15dfbc4a0;
LS_0x55a15dfc1d50_0_4 .concat [ 1 1 1 1], L_0x55a15dfbc750, L_0x55a15dfbca00, L_0x55a15dfbccb0, L_0x55a15dfbcf60;
LS_0x55a15dfc1d50_0_8 .concat [ 1 1 1 1], L_0x55a15dfbd210, L_0x55a15dfbd4c0, L_0x55a15dfbd770, L_0x55a15dfbda20;
LS_0x55a15dfc1d50_0_12 .concat [ 1 1 1 1], L_0x55a15dfbdcd0, L_0x55a15dfbdf80, L_0x55a15dfbe230, L_0x55a15dfbecf0;
LS_0x55a15dfc1d50_0_16 .concat [ 1 1 1 1], L_0x55a15dfbefa0, L_0x55a15dfbf250, L_0x55a15dfbf500, L_0x55a15dfbf7b0;
LS_0x55a15dfc1d50_0_20 .concat [ 1 1 1 1], L_0x55a15dfbfa60, L_0x55a15dfbfd10, L_0x55a15dfbffc0, L_0x55a15dfc0270;
LS_0x55a15dfc1d50_0_24 .concat [ 1 1 1 1], L_0x55a15dfc0520, L_0x55a15dfc07d0, L_0x55a15dfc0ab0, L_0x55a15dfc0e20;
LS_0x55a15dfc1d50_0_28 .concat [ 1 1 1 1], L_0x55a15dfc1190, L_0x55a15dfc1500, L_0x55a15dfc1870, L_0x55a15dfc1be0;
LS_0x55a15dfc1d50_1_0 .concat [ 4 4 4 4], LS_0x55a15dfc1d50_0_0, LS_0x55a15dfc1d50_0_4, LS_0x55a15dfc1d50_0_8, LS_0x55a15dfc1d50_0_12;
LS_0x55a15dfc1d50_1_4 .concat [ 4 4 4 4], LS_0x55a15dfc1d50_0_16, LS_0x55a15dfc1d50_0_20, LS_0x55a15dfc1d50_0_24, LS_0x55a15dfc1d50_0_28;
L_0x55a15dfc1d50 .concat [ 16 16 0 0], LS_0x55a15dfc1d50_1_0, LS_0x55a15dfc1d50_1_4;
L_0x55a15dfc27f0 .part L_0x7f555abed5b8, 0, 1;
L_0x55a15dfc28e0 .part L_0x7f555abed5b8, 1, 1;
L_0x55a15dfc2a20 .part L_0x7f555abed5b8, 2, 1;
L_0x55a15dfc2b10 .part L_0x7f555abed5b8, 3, 1;
L_0x55a15dfc2c00 .part L_0x7f555abed5b8, 4, 1;
L_0x55a15dfc2ca0 .part L_0x7f555abed5b8, 5, 1;
L_0x55a15dfc2d90 .part L_0x7f555abed5b8, 6, 1;
L_0x55a15dfc2ed0 .part L_0x7f555abed5b8, 7, 1;
L_0x55a15dfc2fc0 .part L_0x7f555abed5b8, 8, 1;
L_0x55a15dfc3110 .part L_0x7f555abed5b8, 9, 1;
L_0x55a15dfc31b0 .part L_0x7f555abed5b8, 10, 1;
L_0x55a15dfc3310 .part L_0x7f555abed5b8, 11, 1;
L_0x55a15dfc3400 .part L_0x7f555abed5b8, 12, 1;
L_0x55a15dfc3570 .part L_0x7f555abed5b8, 13, 1;
L_0x55a15dfc3660 .part L_0x7f555abed5b8, 14, 1;
L_0x55a15dfc37e0 .part L_0x7f555abed5b8, 15, 1;
L_0x55a15dfc38d0 .part L_0x7f555abed5b8, 16, 1;
L_0x55a15dfc3a60 .part L_0x7f555abed5b8, 17, 1;
L_0x55a15dfc3b00 .part L_0x7f555abed5b8, 18, 1;
L_0x55a15dfc39c0 .part L_0x7f555abed5b8, 19, 1;
L_0x55a15dfc3cf0 .part L_0x7f555abed5b8, 20, 1;
L_0x55a15dfc3bf0 .part L_0x7f555abed5b8, 21, 1;
L_0x55a15dfc3ef0 .part L_0x7f555abed5b8, 22, 1;
L_0x55a15dfc3de0 .part L_0x7f555abed5b8, 23, 1;
L_0x55a15dfc4100 .part L_0x7f555abed5b8, 24, 1;
L_0x55a15dfc3fe0 .part L_0x7f555abed5b8, 25, 1;
L_0x55a15dfc4320 .part L_0x7f555abed5b8, 26, 1;
L_0x55a15dfc41f0 .part L_0x7f555abed5b8, 27, 1;
L_0x55a15dfc4550 .part L_0x7f555abed5b8, 28, 1;
L_0x55a15dfc4410 .part L_0x7f555abed5b8, 29, 1;
L_0x55a15dfc4740 .part L_0x7f555abed5b8, 30, 1;
L_0x55a15dfc4640 .part L_0x7f555abed5b8, 31, 1;
L_0x55a15dfc4940 .part L_0x7f555abed600, 0, 1;
L_0x55a15dfc4b50 .part L_0x7f555abed600, 1, 1;
L_0x55a15dfc4c90 .part L_0x7f555abed600, 2, 1;
L_0x55a15dfc4a30 .part L_0x7f555abed600, 3, 1;
L_0x55a15dfc4eb0 .part L_0x7f555abed600, 4, 1;
L_0x55a15dfc4d80 .part L_0x7f555abed600, 5, 1;
L_0x55a15dfc5090 .part L_0x7f555abed600, 6, 1;
L_0x55a15dfc4f50 .part L_0x7f555abed600, 7, 1;
L_0x55a15dfc52d0 .part L_0x7f555abed600, 8, 1;
L_0x55a15dfc5180 .part L_0x7f555abed600, 9, 1;
L_0x55a15dfc54d0 .part L_0x7f555abed600, 10, 1;
L_0x55a15dfc5370 .part L_0x7f555abed600, 11, 1;
L_0x55a15dfc56e0 .part L_0x7f555abed600, 12, 1;
L_0x55a15dfc5570 .part L_0x7f555abed600, 13, 1;
L_0x55a15dfc5900 .part L_0x7f555abed600, 14, 1;
L_0x55a15dfc5780 .part L_0x7f555abed600, 15, 1;
L_0x55a15dfc5b30 .part L_0x7f555abed600, 16, 1;
L_0x55a15dfc59a0 .part L_0x7f555abed600, 17, 1;
L_0x55a15dfc5a90 .part L_0x7f555abed600, 18, 1;
L_0x55a15dfc5bd0 .part L_0x7f555abed600, 19, 1;
L_0x55a15dfc5cc0 .part L_0x7f555abed600, 20, 1;
L_0x55a15dfc5dc0 .part L_0x7f555abed600, 21, 1;
L_0x55a15dfc5eb0 .part L_0x7f555abed600, 22, 1;
L_0x55a15dfc5fc0 .part L_0x7f555abed600, 23, 1;
L_0x55a15dfc60b0 .part L_0x7f555abed600, 24, 1;
L_0x55a15dfc61d0 .part L_0x7f555abed600, 25, 1;
L_0x55a15dfc62c0 .part L_0x7f555abed600, 26, 1;
L_0x55a15dfc63f0 .part L_0x7f555abed600, 27, 1;
L_0x55a15dfc64e0 .part L_0x7f555abed600, 28, 1;
L_0x55a15dfc6820 .part L_0x7f555abed600, 29, 1;
L_0x55a15dfc6910 .part L_0x7f555abed600, 30, 1;
L_0x55a15dfc6620 .part L_0x7f555abed600, 31, 1;
S_0x55a15d775a60 .scope module, "mux0[0]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfb7f10 .functor AND 1, L_0x55a15dfbb420, L_0x55a15dfc27f0, C4<1>, C4<1>;
L_0x55a15dfbb420 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfb8160 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc4940, C4<1>, C4<1>;
L_0x55a15dfbbc90 .functor OR 1, L_0x55a15dfb8160, L_0x55a15dfb7f10, C4<0>, C4<0>;
v0x55a15d775d10_0 .net *"_s1", 0 0, L_0x55a15dfbb420;  1 drivers
v0x55a15d775e10_0 .net "in0", 0 0, L_0x55a15dfc27f0;  1 drivers
v0x55a15d775ed0_0 .net "in1", 0 0, L_0x55a15dfc4940;  1 drivers
v0x55a15d775fa0_0 .net "out", 0 0, L_0x55a15dfbbc90;  1 drivers
v0x55a15d776060_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d776170_0 .net "w0", 0 0, L_0x55a15dfb7f10;  1 drivers
v0x55a15d776230_0 .net "w1", 0 0, L_0x55a15dfb8160;  1 drivers
S_0x55a15d776370 .scope module, "mux0[1]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbbda0 .functor AND 1, L_0x55a15dfbbe10, L_0x55a15dfc28e0, C4<1>, C4<1>;
L_0x55a15dfbbe10 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbbed0 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc4b50, C4<1>, C4<1>;
L_0x55a15dfbbf40 .functor OR 1, L_0x55a15dfbbed0, L_0x55a15dfbbda0, C4<0>, C4<0>;
v0x55a15d7765f0_0 .net *"_s1", 0 0, L_0x55a15dfbbe10;  1 drivers
v0x55a15d7766d0_0 .net "in0", 0 0, L_0x55a15dfc28e0;  1 drivers
v0x55a15d776790_0 .net "in1", 0 0, L_0x55a15dfc4b50;  1 drivers
v0x55a15d776860_0 .net "out", 0 0, L_0x55a15dfbbf40;  1 drivers
v0x55a15d776920_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d776a10_0 .net "w0", 0 0, L_0x55a15dfbbda0;  1 drivers
v0x55a15d776ab0_0 .net "w1", 0 0, L_0x55a15dfbbed0;  1 drivers
S_0x55a15d776c20 .scope module, "mux0[2]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbc050 .functor AND 1, L_0x55a15dfbc0c0, L_0x55a15dfc2a20, C4<1>, C4<1>;
L_0x55a15dfbc0c0 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbc180 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc4c90, C4<1>, C4<1>;
L_0x55a15dfbc1f0 .functor OR 1, L_0x55a15dfbc180, L_0x55a15dfbc050, C4<0>, C4<0>;
v0x55a15d776eb0_0 .net *"_s1", 0 0, L_0x55a15dfbc0c0;  1 drivers
v0x55a15d776f90_0 .net "in0", 0 0, L_0x55a15dfc2a20;  1 drivers
v0x55a15d777050_0 .net "in1", 0 0, L_0x55a15dfc4c90;  1 drivers
v0x55a15d777120_0 .net "out", 0 0, L_0x55a15dfbc1f0;  1 drivers
v0x55a15d7771e0_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d777320_0 .net "w0", 0 0, L_0x55a15dfbc050;  1 drivers
v0x55a15d7773e0_0 .net "w1", 0 0, L_0x55a15dfbc180;  1 drivers
S_0x55a15d777520 .scope module, "mux0[3]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbc300 .functor AND 1, L_0x55a15dfbc370, L_0x55a15dfc2b10, C4<1>, C4<1>;
L_0x55a15dfbc370 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbc430 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc4a30, C4<1>, C4<1>;
L_0x55a15dfbc4a0 .functor OR 1, L_0x55a15dfbc430, L_0x55a15dfbc300, C4<0>, C4<0>;
v0x55a15d777780_0 .net *"_s1", 0 0, L_0x55a15dfbc370;  1 drivers
v0x55a15d777880_0 .net "in0", 0 0, L_0x55a15dfc2b10;  1 drivers
v0x55a15d777940_0 .net "in1", 0 0, L_0x55a15dfc4a30;  1 drivers
v0x55a15d7779e0_0 .net "out", 0 0, L_0x55a15dfbc4a0;  1 drivers
v0x55a15d777aa0_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d777b90_0 .net "w0", 0 0, L_0x55a15dfbc300;  1 drivers
v0x55a15d777c50_0 .net "w1", 0 0, L_0x55a15dfbc430;  1 drivers
S_0x55a15d777d90 .scope module, "mux0[4]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbc5b0 .functor AND 1, L_0x55a15dfbc620, L_0x55a15dfc2c00, C4<1>, C4<1>;
L_0x55a15dfbc620 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbc6e0 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc4eb0, C4<1>, C4<1>;
L_0x55a15dfbc750 .functor OR 1, L_0x55a15dfbc6e0, L_0x55a15dfbc5b0, C4<0>, C4<0>;
v0x55a15d778040_0 .net *"_s1", 0 0, L_0x55a15dfbc620;  1 drivers
v0x55a15d778140_0 .net "in0", 0 0, L_0x55a15dfc2c00;  1 drivers
v0x55a15d778200_0 .net "in1", 0 0, L_0x55a15dfc4eb0;  1 drivers
v0x55a15d7782a0_0 .net "out", 0 0, L_0x55a15dfbc750;  1 drivers
v0x55a15d778360_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d778450_0 .net "w0", 0 0, L_0x55a15dfbc5b0;  1 drivers
v0x55a15d778510_0 .net "w1", 0 0, L_0x55a15dfbc6e0;  1 drivers
S_0x55a15d778650 .scope module, "mux0[5]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbc860 .functor AND 1, L_0x55a15dfbc8d0, L_0x55a15dfc2ca0, C4<1>, C4<1>;
L_0x55a15dfbc8d0 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbc990 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc4d80, C4<1>, C4<1>;
L_0x55a15dfbca00 .functor OR 1, L_0x55a15dfbc990, L_0x55a15dfbc860, C4<0>, C4<0>;
v0x55a15d778860_0 .net *"_s1", 0 0, L_0x55a15dfbc8d0;  1 drivers
v0x55a15d778960_0 .net "in0", 0 0, L_0x55a15dfc2ca0;  1 drivers
v0x55a15d778a20_0 .net "in1", 0 0, L_0x55a15dfc4d80;  1 drivers
v0x55a15d778af0_0 .net "out", 0 0, L_0x55a15dfbca00;  1 drivers
v0x55a15d778bb0_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d778ca0_0 .net "w0", 0 0, L_0x55a15dfbc860;  1 drivers
v0x55a15d778d60_0 .net "w1", 0 0, L_0x55a15dfbc990;  1 drivers
S_0x55a15d778ea0 .scope module, "mux0[6]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbcb10 .functor AND 1, L_0x55a15dfbcb80, L_0x55a15dfc2d90, C4<1>, C4<1>;
L_0x55a15dfbcb80 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbcc40 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc5090, C4<1>, C4<1>;
L_0x55a15dfbccb0 .functor OR 1, L_0x55a15dfbcc40, L_0x55a15dfbcb10, C4<0>, C4<0>;
v0x55a15d779100_0 .net *"_s1", 0 0, L_0x55a15dfbcb80;  1 drivers
v0x55a15d779200_0 .net "in0", 0 0, L_0x55a15dfc2d90;  1 drivers
v0x55a15d7792c0_0 .net "in1", 0 0, L_0x55a15dfc5090;  1 drivers
v0x55a15d779390_0 .net "out", 0 0, L_0x55a15dfbccb0;  1 drivers
v0x55a15d779450_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d779540_0 .net "w0", 0 0, L_0x55a15dfbcb10;  1 drivers
v0x55a15d779600_0 .net "w1", 0 0, L_0x55a15dfbcc40;  1 drivers
S_0x55a15d779740 .scope module, "mux0[7]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbcdc0 .functor AND 1, L_0x55a15dfbce30, L_0x55a15dfc2ed0, C4<1>, C4<1>;
L_0x55a15dfbce30 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbcef0 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc4f50, C4<1>, C4<1>;
L_0x55a15dfbcf60 .functor OR 1, L_0x55a15dfbcef0, L_0x55a15dfbcdc0, C4<0>, C4<0>;
v0x55a15d7799a0_0 .net *"_s1", 0 0, L_0x55a15dfbce30;  1 drivers
v0x55a15d779aa0_0 .net "in0", 0 0, L_0x55a15dfc2ed0;  1 drivers
v0x55a15d779b60_0 .net "in1", 0 0, L_0x55a15dfc4f50;  1 drivers
v0x55a15d779c30_0 .net "out", 0 0, L_0x55a15dfbcf60;  1 drivers
v0x55a15d779cf0_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d779de0_0 .net "w0", 0 0, L_0x55a15dfbcdc0;  1 drivers
v0x55a15d779ea0_0 .net "w1", 0 0, L_0x55a15dfbcef0;  1 drivers
S_0x55a15d779fe0 .scope module, "mux0[8]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbd070 .functor AND 1, L_0x55a15dfbd0e0, L_0x55a15dfc2fc0, C4<1>, C4<1>;
L_0x55a15dfbd0e0 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbd1a0 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc52d0, C4<1>, C4<1>;
L_0x55a15dfbd210 .functor OR 1, L_0x55a15dfbd1a0, L_0x55a15dfbd070, C4<0>, C4<0>;
v0x55a15d77a240_0 .net *"_s1", 0 0, L_0x55a15dfbd0e0;  1 drivers
v0x55a15d77a340_0 .net "in0", 0 0, L_0x55a15dfc2fc0;  1 drivers
v0x55a15d77a400_0 .net "in1", 0 0, L_0x55a15dfc52d0;  1 drivers
v0x55a15d77a4d0_0 .net "out", 0 0, L_0x55a15dfbd210;  1 drivers
v0x55a15d77a590_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d77a740_0 .net "w0", 0 0, L_0x55a15dfbd070;  1 drivers
v0x55a15d77a800_0 .net "w1", 0 0, L_0x55a15dfbd1a0;  1 drivers
S_0x55a15d77a940 .scope module, "mux0[9]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbd320 .functor AND 1, L_0x55a15dfbd390, L_0x55a15dfc3110, C4<1>, C4<1>;
L_0x55a15dfbd390 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbd450 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc5180, C4<1>, C4<1>;
L_0x55a15dfbd4c0 .functor OR 1, L_0x55a15dfbd450, L_0x55a15dfbd320, C4<0>, C4<0>;
v0x55a15d77aba0_0 .net *"_s1", 0 0, L_0x55a15dfbd390;  1 drivers
v0x55a15d77aca0_0 .net "in0", 0 0, L_0x55a15dfc3110;  1 drivers
v0x55a15d77ad60_0 .net "in1", 0 0, L_0x55a15dfc5180;  1 drivers
v0x55a15d77ae30_0 .net "out", 0 0, L_0x55a15dfbd4c0;  1 drivers
v0x55a15d77aef0_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d77afe0_0 .net "w0", 0 0, L_0x55a15dfbd320;  1 drivers
v0x55a15d77b0a0_0 .net "w1", 0 0, L_0x55a15dfbd450;  1 drivers
S_0x55a15d77b1e0 .scope module, "mux0[10]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbd5d0 .functor AND 1, L_0x55a15dfbd640, L_0x55a15dfc31b0, C4<1>, C4<1>;
L_0x55a15dfbd640 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbd700 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc54d0, C4<1>, C4<1>;
L_0x55a15dfbd770 .functor OR 1, L_0x55a15dfbd700, L_0x55a15dfbd5d0, C4<0>, C4<0>;
v0x55a15d77b440_0 .net *"_s1", 0 0, L_0x55a15dfbd640;  1 drivers
v0x55a15d77b540_0 .net "in0", 0 0, L_0x55a15dfc31b0;  1 drivers
v0x55a15d77b600_0 .net "in1", 0 0, L_0x55a15dfc54d0;  1 drivers
v0x55a15d77b6d0_0 .net "out", 0 0, L_0x55a15dfbd770;  1 drivers
v0x55a15d77b790_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d77b880_0 .net "w0", 0 0, L_0x55a15dfbd5d0;  1 drivers
v0x55a15d77b940_0 .net "w1", 0 0, L_0x55a15dfbd700;  1 drivers
S_0x55a15d77ba80 .scope module, "mux0[11]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbd880 .functor AND 1, L_0x55a15dfbd8f0, L_0x55a15dfc3310, C4<1>, C4<1>;
L_0x55a15dfbd8f0 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbd9b0 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc5370, C4<1>, C4<1>;
L_0x55a15dfbda20 .functor OR 1, L_0x55a15dfbd9b0, L_0x55a15dfbd880, C4<0>, C4<0>;
v0x55a15d77bce0_0 .net *"_s1", 0 0, L_0x55a15dfbd8f0;  1 drivers
v0x55a15d77bde0_0 .net "in0", 0 0, L_0x55a15dfc3310;  1 drivers
v0x55a15d77bea0_0 .net "in1", 0 0, L_0x55a15dfc5370;  1 drivers
v0x55a15d77bf70_0 .net "out", 0 0, L_0x55a15dfbda20;  1 drivers
v0x55a15d77c030_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d77c120_0 .net "w0", 0 0, L_0x55a15dfbd880;  1 drivers
v0x55a15d77c1e0_0 .net "w1", 0 0, L_0x55a15dfbd9b0;  1 drivers
S_0x55a15d77c320 .scope module, "mux0[12]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbdb30 .functor AND 1, L_0x55a15dfbdba0, L_0x55a15dfc3400, C4<1>, C4<1>;
L_0x55a15dfbdba0 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbdc60 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc56e0, C4<1>, C4<1>;
L_0x55a15dfbdcd0 .functor OR 1, L_0x55a15dfbdc60, L_0x55a15dfbdb30, C4<0>, C4<0>;
v0x55a15d77c580_0 .net *"_s1", 0 0, L_0x55a15dfbdba0;  1 drivers
v0x55a15d77c680_0 .net "in0", 0 0, L_0x55a15dfc3400;  1 drivers
v0x55a15d77c740_0 .net "in1", 0 0, L_0x55a15dfc56e0;  1 drivers
v0x55a15d77c810_0 .net "out", 0 0, L_0x55a15dfbdcd0;  1 drivers
v0x55a15d77c8d0_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d77c9c0_0 .net "w0", 0 0, L_0x55a15dfbdb30;  1 drivers
v0x55a15d77ca80_0 .net "w1", 0 0, L_0x55a15dfbdc60;  1 drivers
S_0x55a15d77cbc0 .scope module, "mux0[13]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbdde0 .functor AND 1, L_0x55a15dfbde50, L_0x55a15dfc3570, C4<1>, C4<1>;
L_0x55a15dfbde50 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbdf10 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc5570, C4<1>, C4<1>;
L_0x55a15dfbdf80 .functor OR 1, L_0x55a15dfbdf10, L_0x55a15dfbdde0, C4<0>, C4<0>;
v0x55a15d77ce20_0 .net *"_s1", 0 0, L_0x55a15dfbde50;  1 drivers
v0x55a15d77cf20_0 .net "in0", 0 0, L_0x55a15dfc3570;  1 drivers
v0x55a15d77cfe0_0 .net "in1", 0 0, L_0x55a15dfc5570;  1 drivers
v0x55a15d77d0b0_0 .net "out", 0 0, L_0x55a15dfbdf80;  1 drivers
v0x55a15d77d170_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d77d260_0 .net "w0", 0 0, L_0x55a15dfbdde0;  1 drivers
v0x55a15d77d320_0 .net "w1", 0 0, L_0x55a15dfbdf10;  1 drivers
S_0x55a15d77d460 .scope module, "mux0[14]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbe090 .functor AND 1, L_0x55a15dfbe100, L_0x55a15dfc3660, C4<1>, C4<1>;
L_0x55a15dfbe100 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbe1c0 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc5900, C4<1>, C4<1>;
L_0x55a15dfbe230 .functor OR 1, L_0x55a15dfbe1c0, L_0x55a15dfbe090, C4<0>, C4<0>;
v0x55a15d77d6c0_0 .net *"_s1", 0 0, L_0x55a15dfbe100;  1 drivers
v0x55a15d77d7c0_0 .net "in0", 0 0, L_0x55a15dfc3660;  1 drivers
v0x55a15d77d880_0 .net "in1", 0 0, L_0x55a15dfc5900;  1 drivers
v0x55a15d77d950_0 .net "out", 0 0, L_0x55a15dfbe230;  1 drivers
v0x55a15d77da10_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d77db00_0 .net "w0", 0 0, L_0x55a15dfbe090;  1 drivers
v0x55a15d77dbc0_0 .net "w1", 0 0, L_0x55a15dfbe1c0;  1 drivers
S_0x55a15d77dd00 .scope module, "mux0[15]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbe340 .functor AND 1, L_0x55a15dfbe3b0, L_0x55a15dfc37e0, C4<1>, C4<1>;
L_0x55a15dfbe3b0 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbe470 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc5780, C4<1>, C4<1>;
L_0x55a15dfbecf0 .functor OR 1, L_0x55a15dfbe470, L_0x55a15dfbe340, C4<0>, C4<0>;
v0x55a15d77df60_0 .net *"_s1", 0 0, L_0x55a15dfbe3b0;  1 drivers
v0x55a15d77e060_0 .net "in0", 0 0, L_0x55a15dfc37e0;  1 drivers
v0x55a15d77e120_0 .net "in1", 0 0, L_0x55a15dfc5780;  1 drivers
v0x55a15d77e1f0_0 .net "out", 0 0, L_0x55a15dfbecf0;  1 drivers
v0x55a15d77e2b0_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d77e3a0_0 .net "w0", 0 0, L_0x55a15dfbe340;  1 drivers
v0x55a15d77e460_0 .net "w1", 0 0, L_0x55a15dfbe470;  1 drivers
S_0x55a15d77e5a0 .scope module, "mux0[16]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbee00 .functor AND 1, L_0x55a15dfbee70, L_0x55a15dfc38d0, C4<1>, C4<1>;
L_0x55a15dfbee70 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbef30 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc5b30, C4<1>, C4<1>;
L_0x55a15dfbefa0 .functor OR 1, L_0x55a15dfbef30, L_0x55a15dfbee00, C4<0>, C4<0>;
v0x55a15d77e910_0 .net *"_s1", 0 0, L_0x55a15dfbee70;  1 drivers
v0x55a15d77ea10_0 .net "in0", 0 0, L_0x55a15dfc38d0;  1 drivers
v0x55a15d77ead0_0 .net "in1", 0 0, L_0x55a15dfc5b30;  1 drivers
v0x55a15d77eba0_0 .net "out", 0 0, L_0x55a15dfbefa0;  1 drivers
v0x55a15d77ec60_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d77ed50_0 .net "w0", 0 0, L_0x55a15dfbee00;  1 drivers
v0x55a15d77ee10_0 .net "w1", 0 0, L_0x55a15dfbef30;  1 drivers
S_0x55a15d77ef50 .scope module, "mux0[17]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbf0b0 .functor AND 1, L_0x55a15dfbf120, L_0x55a15dfc3a60, C4<1>, C4<1>;
L_0x55a15dfbf120 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbf1e0 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc59a0, C4<1>, C4<1>;
L_0x55a15dfbf250 .functor OR 1, L_0x55a15dfbf1e0, L_0x55a15dfbf0b0, C4<0>, C4<0>;
v0x55a15d77f1b0_0 .net *"_s1", 0 0, L_0x55a15dfbf120;  1 drivers
v0x55a15d77f2b0_0 .net "in0", 0 0, L_0x55a15dfc3a60;  1 drivers
v0x55a15d77f370_0 .net "in1", 0 0, L_0x55a15dfc59a0;  1 drivers
v0x55a15d77f440_0 .net "out", 0 0, L_0x55a15dfbf250;  1 drivers
v0x55a15d77f500_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d77f5f0_0 .net "w0", 0 0, L_0x55a15dfbf0b0;  1 drivers
v0x55a15d77f6b0_0 .net "w1", 0 0, L_0x55a15dfbf1e0;  1 drivers
S_0x55a15d77f7f0 .scope module, "mux0[18]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbf360 .functor AND 1, L_0x55a15dfbf3d0, L_0x55a15dfc3b00, C4<1>, C4<1>;
L_0x55a15dfbf3d0 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbf490 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc5a90, C4<1>, C4<1>;
L_0x55a15dfbf500 .functor OR 1, L_0x55a15dfbf490, L_0x55a15dfbf360, C4<0>, C4<0>;
v0x55a15d77fa50_0 .net *"_s1", 0 0, L_0x55a15dfbf3d0;  1 drivers
v0x55a15d77fb50_0 .net "in0", 0 0, L_0x55a15dfc3b00;  1 drivers
v0x55a15d77fc10_0 .net "in1", 0 0, L_0x55a15dfc5a90;  1 drivers
v0x55a15d77fce0_0 .net "out", 0 0, L_0x55a15dfbf500;  1 drivers
v0x55a15d77fda0_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d77fe90_0 .net "w0", 0 0, L_0x55a15dfbf360;  1 drivers
v0x55a15d77ff50_0 .net "w1", 0 0, L_0x55a15dfbf490;  1 drivers
S_0x55a15d780090 .scope module, "mux0[19]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbf610 .functor AND 1, L_0x55a15dfbf680, L_0x55a15dfc39c0, C4<1>, C4<1>;
L_0x55a15dfbf680 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbf740 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc5bd0, C4<1>, C4<1>;
L_0x55a15dfbf7b0 .functor OR 1, L_0x55a15dfbf740, L_0x55a15dfbf610, C4<0>, C4<0>;
v0x55a15d7802f0_0 .net *"_s1", 0 0, L_0x55a15dfbf680;  1 drivers
v0x55a15d7803f0_0 .net "in0", 0 0, L_0x55a15dfc39c0;  1 drivers
v0x55a15d7804b0_0 .net "in1", 0 0, L_0x55a15dfc5bd0;  1 drivers
v0x55a15d780580_0 .net "out", 0 0, L_0x55a15dfbf7b0;  1 drivers
v0x55a15d780640_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d780730_0 .net "w0", 0 0, L_0x55a15dfbf610;  1 drivers
v0x55a15d7807f0_0 .net "w1", 0 0, L_0x55a15dfbf740;  1 drivers
S_0x55a15d780930 .scope module, "mux0[20]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbf8c0 .functor AND 1, L_0x55a15dfbf930, L_0x55a15dfc3cf0, C4<1>, C4<1>;
L_0x55a15dfbf930 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbf9f0 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc5cc0, C4<1>, C4<1>;
L_0x55a15dfbfa60 .functor OR 1, L_0x55a15dfbf9f0, L_0x55a15dfbf8c0, C4<0>, C4<0>;
v0x55a15d780b90_0 .net *"_s1", 0 0, L_0x55a15dfbf930;  1 drivers
v0x55a15d780c90_0 .net "in0", 0 0, L_0x55a15dfc3cf0;  1 drivers
v0x55a15d780d50_0 .net "in1", 0 0, L_0x55a15dfc5cc0;  1 drivers
v0x55a15d780e20_0 .net "out", 0 0, L_0x55a15dfbfa60;  1 drivers
v0x55a15d780ee0_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d780fd0_0 .net "w0", 0 0, L_0x55a15dfbf8c0;  1 drivers
v0x55a15d781090_0 .net "w1", 0 0, L_0x55a15dfbf9f0;  1 drivers
S_0x55a15d7811d0 .scope module, "mux0[21]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbfb70 .functor AND 1, L_0x55a15dfbfbe0, L_0x55a15dfc3bf0, C4<1>, C4<1>;
L_0x55a15dfbfbe0 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbfca0 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc5dc0, C4<1>, C4<1>;
L_0x55a15dfbfd10 .functor OR 1, L_0x55a15dfbfca0, L_0x55a15dfbfb70, C4<0>, C4<0>;
v0x55a15d781430_0 .net *"_s1", 0 0, L_0x55a15dfbfbe0;  1 drivers
v0x55a15d781530_0 .net "in0", 0 0, L_0x55a15dfc3bf0;  1 drivers
v0x55a15d7815f0_0 .net "in1", 0 0, L_0x55a15dfc5dc0;  1 drivers
v0x55a15d7816c0_0 .net "out", 0 0, L_0x55a15dfbfd10;  1 drivers
v0x55a15d781780_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d781870_0 .net "w0", 0 0, L_0x55a15dfbfb70;  1 drivers
v0x55a15d781930_0 .net "w1", 0 0, L_0x55a15dfbfca0;  1 drivers
S_0x55a15d781a70 .scope module, "mux0[22]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfbfe20 .functor AND 1, L_0x55a15dfbfe90, L_0x55a15dfc3ef0, C4<1>, C4<1>;
L_0x55a15dfbfe90 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfbff50 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc5eb0, C4<1>, C4<1>;
L_0x55a15dfbffc0 .functor OR 1, L_0x55a15dfbff50, L_0x55a15dfbfe20, C4<0>, C4<0>;
v0x55a15d781cd0_0 .net *"_s1", 0 0, L_0x55a15dfbfe90;  1 drivers
v0x55a15d781dd0_0 .net "in0", 0 0, L_0x55a15dfc3ef0;  1 drivers
v0x55a15d781e90_0 .net "in1", 0 0, L_0x55a15dfc5eb0;  1 drivers
v0x55a15d781f60_0 .net "out", 0 0, L_0x55a15dfbffc0;  1 drivers
v0x55a15d782020_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d782110_0 .net "w0", 0 0, L_0x55a15dfbfe20;  1 drivers
v0x55a15d7821d0_0 .net "w1", 0 0, L_0x55a15dfbff50;  1 drivers
S_0x55a15d782310 .scope module, "mux0[23]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfc00d0 .functor AND 1, L_0x55a15dfc0140, L_0x55a15dfc3de0, C4<1>, C4<1>;
L_0x55a15dfc0140 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfc0200 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc5fc0, C4<1>, C4<1>;
L_0x55a15dfc0270 .functor OR 1, L_0x55a15dfc0200, L_0x55a15dfc00d0, C4<0>, C4<0>;
v0x55a15d782570_0 .net *"_s1", 0 0, L_0x55a15dfc0140;  1 drivers
v0x55a15d782670_0 .net "in0", 0 0, L_0x55a15dfc3de0;  1 drivers
v0x55a15d782730_0 .net "in1", 0 0, L_0x55a15dfc5fc0;  1 drivers
v0x55a15d782800_0 .net "out", 0 0, L_0x55a15dfc0270;  1 drivers
v0x55a15d7828c0_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d7829b0_0 .net "w0", 0 0, L_0x55a15dfc00d0;  1 drivers
v0x55a15d782a70_0 .net "w1", 0 0, L_0x55a15dfc0200;  1 drivers
S_0x55a15d782bb0 .scope module, "mux0[24]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfc0380 .functor AND 1, L_0x55a15dfc03f0, L_0x55a15dfc4100, C4<1>, C4<1>;
L_0x55a15dfc03f0 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfc04b0 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc60b0, C4<1>, C4<1>;
L_0x55a15dfc0520 .functor OR 1, L_0x55a15dfc04b0, L_0x55a15dfc0380, C4<0>, C4<0>;
v0x55a15d782e10_0 .net *"_s1", 0 0, L_0x55a15dfc03f0;  1 drivers
v0x55a15d782f10_0 .net "in0", 0 0, L_0x55a15dfc4100;  1 drivers
v0x55a15d782fd0_0 .net "in1", 0 0, L_0x55a15dfc60b0;  1 drivers
v0x55a15d7830a0_0 .net "out", 0 0, L_0x55a15dfc0520;  1 drivers
v0x55a15d783160_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d783250_0 .net "w0", 0 0, L_0x55a15dfc0380;  1 drivers
v0x55a15d783310_0 .net "w1", 0 0, L_0x55a15dfc04b0;  1 drivers
S_0x55a15d783450 .scope module, "mux0[25]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfc0630 .functor AND 1, L_0x55a15dfc06a0, L_0x55a15dfc3fe0, C4<1>, C4<1>;
L_0x55a15dfc06a0 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfc0760 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc61d0, C4<1>, C4<1>;
L_0x55a15dfc07d0 .functor OR 1, L_0x55a15dfc0760, L_0x55a15dfc0630, C4<0>, C4<0>;
v0x55a15d7836b0_0 .net *"_s1", 0 0, L_0x55a15dfc06a0;  1 drivers
v0x55a15d7837b0_0 .net "in0", 0 0, L_0x55a15dfc3fe0;  1 drivers
v0x55a15d783870_0 .net "in1", 0 0, L_0x55a15dfc61d0;  1 drivers
v0x55a15d783940_0 .net "out", 0 0, L_0x55a15dfc07d0;  1 drivers
v0x55a15d783a00_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d783af0_0 .net "w0", 0 0, L_0x55a15dfc0630;  1 drivers
v0x55a15d783bb0_0 .net "w1", 0 0, L_0x55a15dfc0760;  1 drivers
S_0x55a15d783cf0 .scope module, "mux0[26]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfc08e0 .functor AND 1, L_0x55a15dfc0950, L_0x55a15dfc4320, C4<1>, C4<1>;
L_0x55a15dfc0950 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfc0a10 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc62c0, C4<1>, C4<1>;
L_0x55a15dfc0ab0 .functor OR 1, L_0x55a15dfc0a10, L_0x55a15dfc08e0, C4<0>, C4<0>;
v0x55a15d783f50_0 .net *"_s1", 0 0, L_0x55a15dfc0950;  1 drivers
v0x55a15d784050_0 .net "in0", 0 0, L_0x55a15dfc4320;  1 drivers
v0x55a15d784110_0 .net "in1", 0 0, L_0x55a15dfc62c0;  1 drivers
v0x55a15d7841e0_0 .net "out", 0 0, L_0x55a15dfc0ab0;  1 drivers
v0x55a15d7842a0_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d784390_0 .net "w0", 0 0, L_0x55a15dfc08e0;  1 drivers
v0x55a15d784450_0 .net "w1", 0 0, L_0x55a15dfc0a10;  1 drivers
S_0x55a15d784590 .scope module, "mux0[27]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfc0c20 .functor AND 1, L_0x55a15dfc0cc0, L_0x55a15dfc41f0, C4<1>, C4<1>;
L_0x55a15dfc0cc0 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfc0d80 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc63f0, C4<1>, C4<1>;
L_0x55a15dfc0e20 .functor OR 1, L_0x55a15dfc0d80, L_0x55a15dfc0c20, C4<0>, C4<0>;
v0x55a15d7847f0_0 .net *"_s1", 0 0, L_0x55a15dfc0cc0;  1 drivers
v0x55a15d7848f0_0 .net "in0", 0 0, L_0x55a15dfc41f0;  1 drivers
v0x55a15d7849b0_0 .net "in1", 0 0, L_0x55a15dfc63f0;  1 drivers
v0x55a15d784a80_0 .net "out", 0 0, L_0x55a15dfc0e20;  1 drivers
v0x55a15d784b40_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d784c30_0 .net "w0", 0 0, L_0x55a15dfc0c20;  1 drivers
v0x55a15d784cf0_0 .net "w1", 0 0, L_0x55a15dfc0d80;  1 drivers
S_0x55a15d784e30 .scope module, "mux0[28]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfc0f90 .functor AND 1, L_0x55a15dfc1030, L_0x55a15dfc4550, C4<1>, C4<1>;
L_0x55a15dfc1030 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfc10f0 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc64e0, C4<1>, C4<1>;
L_0x55a15dfc1190 .functor OR 1, L_0x55a15dfc10f0, L_0x55a15dfc0f90, C4<0>, C4<0>;
v0x55a15d785090_0 .net *"_s1", 0 0, L_0x55a15dfc1030;  1 drivers
v0x55a15d785190_0 .net "in0", 0 0, L_0x55a15dfc4550;  1 drivers
v0x55a15d785250_0 .net "in1", 0 0, L_0x55a15dfc64e0;  1 drivers
v0x55a15d785320_0 .net "out", 0 0, L_0x55a15dfc1190;  1 drivers
v0x55a15d7853e0_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d7854d0_0 .net "w0", 0 0, L_0x55a15dfc0f90;  1 drivers
v0x55a15d785590_0 .net "w1", 0 0, L_0x55a15dfc10f0;  1 drivers
S_0x55a15d7856d0 .scope module, "mux0[29]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfc1300 .functor AND 1, L_0x55a15dfc13a0, L_0x55a15dfc4410, C4<1>, C4<1>;
L_0x55a15dfc13a0 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfc1460 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc6820, C4<1>, C4<1>;
L_0x55a15dfc1500 .functor OR 1, L_0x55a15dfc1460, L_0x55a15dfc1300, C4<0>, C4<0>;
v0x55a15d785930_0 .net *"_s1", 0 0, L_0x55a15dfc13a0;  1 drivers
v0x55a15d785a30_0 .net "in0", 0 0, L_0x55a15dfc4410;  1 drivers
v0x55a15d785af0_0 .net "in1", 0 0, L_0x55a15dfc6820;  1 drivers
v0x55a15d785bc0_0 .net "out", 0 0, L_0x55a15dfc1500;  1 drivers
v0x55a15d785c80_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d785d70_0 .net "w0", 0 0, L_0x55a15dfc1300;  1 drivers
v0x55a15d785e30_0 .net "w1", 0 0, L_0x55a15dfc1460;  1 drivers
S_0x55a15d785f70 .scope module, "mux0[30]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfc1670 .functor AND 1, L_0x55a15dfc1710, L_0x55a15dfc4740, C4<1>, C4<1>;
L_0x55a15dfc1710 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfc17d0 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc6910, C4<1>, C4<1>;
L_0x55a15dfc1870 .functor OR 1, L_0x55a15dfc17d0, L_0x55a15dfc1670, C4<0>, C4<0>;
v0x55a15d7861d0_0 .net *"_s1", 0 0, L_0x55a15dfc1710;  1 drivers
v0x55a15d7862d0_0 .net "in0", 0 0, L_0x55a15dfc4740;  1 drivers
v0x55a15d786390_0 .net "in1", 0 0, L_0x55a15dfc6910;  1 drivers
v0x55a15d786460_0 .net "out", 0 0, L_0x55a15dfc1870;  1 drivers
v0x55a15d786520_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d786610_0 .net "w0", 0 0, L_0x55a15dfc1670;  1 drivers
v0x55a15d7866d0_0 .net "w1", 0 0, L_0x55a15dfc17d0;  1 drivers
S_0x55a15d786810 .scope module, "mux0[31]" "MUX2X1" 14 5, 15 1 0, S_0x55a15d775820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dfc19e0 .functor AND 1, L_0x55a15dfc1a80, L_0x55a15dfc4640, C4<1>, C4<1>;
L_0x55a15dfc1a80 .functor NOT 1, L_0x55a15dfc6710, C4<0>, C4<0>, C4<0>;
L_0x55a15dfc1b40 .functor AND 1, L_0x55a15dfc6710, L_0x55a15dfc6620, C4<1>, C4<1>;
L_0x55a15dfc1be0 .functor OR 1, L_0x55a15dfc1b40, L_0x55a15dfc19e0, C4<0>, C4<0>;
v0x55a15d786a70_0 .net *"_s1", 0 0, L_0x55a15dfc1a80;  1 drivers
v0x55a15d786b70_0 .net "in0", 0 0, L_0x55a15dfc4640;  1 drivers
v0x55a15d786c30_0 .net "in1", 0 0, L_0x55a15dfc6620;  1 drivers
v0x55a15d786d00_0 .net "out", 0 0, L_0x55a15dfc1be0;  1 drivers
v0x55a15d786dc0_0 .net "s0", 0 0, L_0x55a15dfc6710;  alias, 1 drivers
v0x55a15d786eb0_0 .net "w0", 0 0, L_0x55a15dfc19e0;  1 drivers
v0x55a15d786f70_0 .net "w1", 0 0, L_0x55a15dfc1b40;  1 drivers
S_0x55a15d7878a0 .scope module, "or0" "OR_32BIT" 51 36, 53 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in0"
    .port_info 2 /INPUT 32 "in1"
v0x55a15d795530_0 .net "in0", 31 0, L_0x55a15dfb0810;  alias, 1 drivers
v0x55a15d7955f0_0 .net "in1", 31 0, L_0x55a15dfd0ec0;  alias, 1 drivers
v0x55a15d795690_0 .net "out", 31 0, L_0x55a15e009210;  alias, 1 drivers
LS_0x55a15e009210_0_0 .concat [ 1 1 1 1], L_0x55a15e004190, L_0x55a15e004420, L_0x55a15e0046b0, L_0x55a15e004940;
LS_0x55a15e009210_0_4 .concat [ 1 1 1 1], L_0x55a15e004bd0, L_0x55a15e004e60, L_0x55a15e0050f0, L_0x55a15e005380;
LS_0x55a15e009210_0_8 .concat [ 1 1 1 1], L_0x55a15e005610, L_0x55a15e0058a0, L_0x55a15e005b30, L_0x55a15e005dc0;
LS_0x55a15e009210_0_12 .concat [ 1 1 1 1], L_0x55a15e006050, L_0x55a15e0062e0, L_0x55a15e006570, L_0x55a15e006800;
LS_0x55a15e009210_0_16 .concat [ 1 1 1 1], L_0x55a15e006a90, L_0x55a15e006d20, L_0x55a15e006fb0, L_0x55a15e007240;
LS_0x55a15e009210_0_20 .concat [ 1 1 1 1], L_0x55a15e0074d0, L_0x55a15e007760, L_0x55a15e0079f0, L_0x55a15e007c80;
LS_0x55a15e009210_0_24 .concat [ 1 1 1 1], L_0x55a15e007f10, L_0x55a15e0081a0, L_0x55a15e008430, L_0x55a15e0086c0;
LS_0x55a15e009210_0_28 .concat [ 1 1 1 1], L_0x55a15e008950, L_0x55a15e008be0, L_0x55a15e008e70, L_0x55a15e009100;
LS_0x55a15e009210_1_0 .concat [ 4 4 4 4], LS_0x55a15e009210_0_0, LS_0x55a15e009210_0_4, LS_0x55a15e009210_0_8, LS_0x55a15e009210_0_12;
LS_0x55a15e009210_1_4 .concat [ 4 4 4 4], LS_0x55a15e009210_0_16, LS_0x55a15e009210_0_20, LS_0x55a15e009210_0_24, LS_0x55a15e009210_0_28;
L_0x55a15e009210 .concat [ 16 16 0 0], LS_0x55a15e009210_1_0, LS_0x55a15e009210_1_4;
L_0x55a15e009cb0 .part L_0x55a15dfb0810, 0, 1;
L_0x55a15e009d50 .part L_0x55a15dfb0810, 1, 1;
L_0x55a15e009df0 .part L_0x55a15dfb0810, 2, 1;
L_0x55a15e009e90 .part L_0x55a15dfb0810, 3, 1;
L_0x55a15e009f30 .part L_0x55a15dfb0810, 4, 1;
L_0x55a15e009fd0 .part L_0x55a15dfb0810, 5, 1;
L_0x55a15e00a070 .part L_0x55a15dfb0810, 6, 1;
L_0x55a15e00a160 .part L_0x55a15dfb0810, 7, 1;
L_0x55a15e00a200 .part L_0x55a15dfb0810, 8, 1;
L_0x55a15e00a300 .part L_0x55a15dfb0810, 9, 1;
L_0x55a15e00a3a0 .part L_0x55a15dfb0810, 10, 1;
L_0x55a15e00a4b0 .part L_0x55a15dfb0810, 11, 1;
L_0x55a15e00a550 .part L_0x55a15dfb0810, 12, 1;
L_0x55a15e00a670 .part L_0x55a15dfb0810, 13, 1;
L_0x55a15e00a710 .part L_0x55a15dfb0810, 14, 1;
L_0x55a15e00a840 .part L_0x55a15dfb0810, 15, 1;
L_0x55a15e00a8e0 .part L_0x55a15dfb0810, 16, 1;
L_0x55a15e00aa20 .part L_0x55a15dfb0810, 17, 1;
L_0x55a15e00aac0 .part L_0x55a15dfb0810, 18, 1;
L_0x55a15e00a980 .part L_0x55a15dfb0810, 19, 1;
L_0x55a15e00ac10 .part L_0x55a15dfb0810, 20, 1;
L_0x55a15e00ab60 .part L_0x55a15dfb0810, 21, 1;
L_0x55a15e00ad70 .part L_0x55a15dfb0810, 22, 1;
L_0x55a15e00acb0 .part L_0x55a15dfb0810, 23, 1;
L_0x55a15e00aee0 .part L_0x55a15dfb0810, 24, 1;
L_0x55a15e00ae10 .part L_0x55a15dfb0810, 25, 1;
L_0x55a15e00b060 .part L_0x55a15dfb0810, 26, 1;
L_0x55a15e00af80 .part L_0x55a15dfb0810, 27, 1;
L_0x55a15e00b1f0 .part L_0x55a15dfb0810, 28, 1;
L_0x55a15e00b100 .part L_0x55a15dfb0810, 29, 1;
L_0x55a15e00b7a0 .part L_0x55a15dfb0810, 30, 1;
L_0x55a15e00b6a0 .part L_0x55a15dfb0810, 31, 1;
L_0x55a15e00b950 .part L_0x55a15dfd0ec0, 0, 1;
L_0x55a15e00bb10 .part L_0x55a15dfd0ec0, 1, 1;
L_0x55a15e00bbb0 .part L_0x55a15dfd0ec0, 2, 1;
L_0x55a15e00b9f0 .part L_0x55a15dfd0ec0, 3, 1;
L_0x55a15e00bd80 .part L_0x55a15dfd0ec0, 4, 1;
L_0x55a15e00bc50 .part L_0x55a15dfd0ec0, 5, 1;
L_0x55a15e00bf60 .part L_0x55a15dfd0ec0, 6, 1;
L_0x55a15e00be20 .part L_0x55a15dfd0ec0, 7, 1;
L_0x55a15e00bec0 .part L_0x55a15dfd0ec0, 8, 1;
L_0x55a15e00c160 .part L_0x55a15dfd0ec0, 9, 1;
L_0x55a15e00c200 .part L_0x55a15dfd0ec0, 10, 1;
L_0x55a15e00c000 .part L_0x55a15dfd0ec0, 11, 1;
L_0x55a15e00c0a0 .part L_0x55a15dfd0ec0, 12, 1;
L_0x55a15e00c420 .part L_0x55a15dfd0ec0, 13, 1;
L_0x55a15e00c4c0 .part L_0x55a15dfd0ec0, 14, 1;
L_0x55a15e00c2a0 .part L_0x55a15dfd0ec0, 15, 1;
L_0x55a15e00c340 .part L_0x55a15dfd0ec0, 16, 1;
L_0x55a15e00c700 .part L_0x55a15dfd0ec0, 17, 1;
L_0x55a15e00c7a0 .part L_0x55a15dfd0ec0, 18, 1;
L_0x55a15e00c560 .part L_0x55a15dfd0ec0, 19, 1;
L_0x55a15e00c600 .part L_0x55a15dfd0ec0, 20, 1;
L_0x55a15e00ca00 .part L_0x55a15dfd0ec0, 21, 1;
L_0x55a15e00caa0 .part L_0x55a15dfd0ec0, 22, 1;
L_0x55a15e00c840 .part L_0x55a15dfd0ec0, 23, 1;
L_0x55a15e00c8e0 .part L_0x55a15dfd0ec0, 24, 1;
L_0x55a15e00cd20 .part L_0x55a15dfd0ec0, 25, 1;
L_0x55a15e00cdc0 .part L_0x55a15dfd0ec0, 26, 1;
L_0x55a15e00cb40 .part L_0x55a15dfd0ec0, 27, 1;
L_0x55a15e00cbe0 .part L_0x55a15dfd0ec0, 28, 1;
L_0x55a15e00cc80 .part L_0x55a15dfd0ec0, 29, 1;
L_0x55a15e00ce60 .part L_0x55a15dfd0ec0, 30, 1;
L_0x55a15e00cf00 .part L_0x55a15dfd0ec0, 31, 1;
S_0x55a15d787ae0 .scope module, "or0[0]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0000e0 .functor NAND 1, L_0x55a15e009cb0, L_0x55a15e009cb0, C4<1>, C4<1>;
L_0x55a15e0040d0 .functor NAND 1, L_0x55a15e00b950, L_0x55a15e00b950, C4<1>, C4<1>;
L_0x55a15e004190 .functor NAND 1, L_0x55a15e0000e0, L_0x55a15e0040d0, C4<1>, C4<1>;
v0x55a15d787d60_0 .net "in0", 0 0, L_0x55a15e009cb0;  1 drivers
v0x55a15d787e40_0 .net "in1", 0 0, L_0x55a15e00b950;  1 drivers
v0x55a15d787f00_0 .net "out", 0 0, L_0x55a15e004190;  1 drivers
v0x55a15d787fa0_0 .net "w0", 0 0, L_0x55a15e0000e0;  1 drivers
v0x55a15d788060_0 .net "w1", 0 0, L_0x55a15e0040d0;  1 drivers
S_0x55a15d7881f0 .scope module, "or0[1]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0042a0 .functor NAND 1, L_0x55a15e009d50, L_0x55a15e009d50, C4<1>, C4<1>;
L_0x55a15e004360 .functor NAND 1, L_0x55a15e00bb10, L_0x55a15e00bb10, C4<1>, C4<1>;
L_0x55a15e004420 .functor NAND 1, L_0x55a15e0042a0, L_0x55a15e004360, C4<1>, C4<1>;
v0x55a15d788430_0 .net "in0", 0 0, L_0x55a15e009d50;  1 drivers
v0x55a15d788510_0 .net "in1", 0 0, L_0x55a15e00bb10;  1 drivers
v0x55a15d7885d0_0 .net "out", 0 0, L_0x55a15e004420;  1 drivers
v0x55a15d788670_0 .net "w0", 0 0, L_0x55a15e0042a0;  1 drivers
v0x55a15d788730_0 .net "w1", 0 0, L_0x55a15e004360;  1 drivers
S_0x55a15d7888c0 .scope module, "or0[2]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e004530 .functor NAND 1, L_0x55a15e009df0, L_0x55a15e009df0, C4<1>, C4<1>;
L_0x55a15e0045f0 .functor NAND 1, L_0x55a15e00bbb0, L_0x55a15e00bbb0, C4<1>, C4<1>;
L_0x55a15e0046b0 .functor NAND 1, L_0x55a15e004530, L_0x55a15e0045f0, C4<1>, C4<1>;
v0x55a15d788ae0_0 .net "in0", 0 0, L_0x55a15e009df0;  1 drivers
v0x55a15d788bc0_0 .net "in1", 0 0, L_0x55a15e00bbb0;  1 drivers
v0x55a15d788c80_0 .net "out", 0 0, L_0x55a15e0046b0;  1 drivers
v0x55a15d788d50_0 .net "w0", 0 0, L_0x55a15e004530;  1 drivers
v0x55a15d788e10_0 .net "w1", 0 0, L_0x55a15e0045f0;  1 drivers
S_0x55a15d788fa0 .scope module, "or0[3]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0047c0 .functor NAND 1, L_0x55a15e009e90, L_0x55a15e009e90, C4<1>, C4<1>;
L_0x55a15e004880 .functor NAND 1, L_0x55a15e00b9f0, L_0x55a15e00b9f0, C4<1>, C4<1>;
L_0x55a15e004940 .functor NAND 1, L_0x55a15e0047c0, L_0x55a15e004880, C4<1>, C4<1>;
v0x55a15d7891e0_0 .net "in0", 0 0, L_0x55a15e009e90;  1 drivers
v0x55a15d7892c0_0 .net "in1", 0 0, L_0x55a15e00b9f0;  1 drivers
v0x55a15d789380_0 .net "out", 0 0, L_0x55a15e004940;  1 drivers
v0x55a15d789420_0 .net "w0", 0 0, L_0x55a15e0047c0;  1 drivers
v0x55a15d7894e0_0 .net "w1", 0 0, L_0x55a15e004880;  1 drivers
S_0x55a15d789670 .scope module, "or0[4]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e004a50 .functor NAND 1, L_0x55a15e009f30, L_0x55a15e009f30, C4<1>, C4<1>;
L_0x55a15e004b10 .functor NAND 1, L_0x55a15e00bd80, L_0x55a15e00bd80, C4<1>, C4<1>;
L_0x55a15e004bd0 .functor NAND 1, L_0x55a15e004a50, L_0x55a15e004b10, C4<1>, C4<1>;
v0x55a15d789900_0 .net "in0", 0 0, L_0x55a15e009f30;  1 drivers
v0x55a15d7899e0_0 .net "in1", 0 0, L_0x55a15e00bd80;  1 drivers
v0x55a15d789aa0_0 .net "out", 0 0, L_0x55a15e004bd0;  1 drivers
v0x55a15d789b40_0 .net "w0", 0 0, L_0x55a15e004a50;  1 drivers
v0x55a15d789c00_0 .net "w1", 0 0, L_0x55a15e004b10;  1 drivers
S_0x55a15d789d90 .scope module, "or0[5]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e004ce0 .functor NAND 1, L_0x55a15e009fd0, L_0x55a15e009fd0, C4<1>, C4<1>;
L_0x55a15e004da0 .functor NAND 1, L_0x55a15e00bc50, L_0x55a15e00bc50, C4<1>, C4<1>;
L_0x55a15e004e60 .functor NAND 1, L_0x55a15e004ce0, L_0x55a15e004da0, C4<1>, C4<1>;
v0x55a15d789fd0_0 .net "in0", 0 0, L_0x55a15e009fd0;  1 drivers
v0x55a15d78a0b0_0 .net "in1", 0 0, L_0x55a15e00bc50;  1 drivers
v0x55a15d78a170_0 .net "out", 0 0, L_0x55a15e004e60;  1 drivers
v0x55a15d78a210_0 .net "w0", 0 0, L_0x55a15e004ce0;  1 drivers
v0x55a15d78a2d0_0 .net "w1", 0 0, L_0x55a15e004da0;  1 drivers
S_0x55a15d78a460 .scope module, "or0[6]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e004f70 .functor NAND 1, L_0x55a15e00a070, L_0x55a15e00a070, C4<1>, C4<1>;
L_0x55a15e005030 .functor NAND 1, L_0x55a15e00bf60, L_0x55a15e00bf60, C4<1>, C4<1>;
L_0x55a15e0050f0 .functor NAND 1, L_0x55a15e004f70, L_0x55a15e005030, C4<1>, C4<1>;
v0x55a15d78a6a0_0 .net "in0", 0 0, L_0x55a15e00a070;  1 drivers
v0x55a15d78a780_0 .net "in1", 0 0, L_0x55a15e00bf60;  1 drivers
v0x55a15d78a840_0 .net "out", 0 0, L_0x55a15e0050f0;  1 drivers
v0x55a15d78a8e0_0 .net "w0", 0 0, L_0x55a15e004f70;  1 drivers
v0x55a15d78a9a0_0 .net "w1", 0 0, L_0x55a15e005030;  1 drivers
S_0x55a15d78ab30 .scope module, "or0[7]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e005200 .functor NAND 1, L_0x55a15e00a160, L_0x55a15e00a160, C4<1>, C4<1>;
L_0x55a15e0052c0 .functor NAND 1, L_0x55a15e00be20, L_0x55a15e00be20, C4<1>, C4<1>;
L_0x55a15e005380 .functor NAND 1, L_0x55a15e005200, L_0x55a15e0052c0, C4<1>, C4<1>;
v0x55a15d78ad70_0 .net "in0", 0 0, L_0x55a15e00a160;  1 drivers
v0x55a15d78ae50_0 .net "in1", 0 0, L_0x55a15e00be20;  1 drivers
v0x55a15d78af10_0 .net "out", 0 0, L_0x55a15e005380;  1 drivers
v0x55a15d78afb0_0 .net "w0", 0 0, L_0x55a15e005200;  1 drivers
v0x55a15d78b070_0 .net "w1", 0 0, L_0x55a15e0052c0;  1 drivers
S_0x55a15d78b200 .scope module, "or0[8]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e005490 .functor NAND 1, L_0x55a15e00a200, L_0x55a15e00a200, C4<1>, C4<1>;
L_0x55a15e005550 .functor NAND 1, L_0x55a15e00bec0, L_0x55a15e00bec0, C4<1>, C4<1>;
L_0x55a15e005610 .functor NAND 1, L_0x55a15e005490, L_0x55a15e005550, C4<1>, C4<1>;
v0x55a15d78b3f0_0 .net "in0", 0 0, L_0x55a15e00a200;  1 drivers
v0x55a15d78b4d0_0 .net "in1", 0 0, L_0x55a15e00bec0;  1 drivers
v0x55a15d78b590_0 .net "out", 0 0, L_0x55a15e005610;  1 drivers
v0x55a15d78b630_0 .net "w0", 0 0, L_0x55a15e005490;  1 drivers
v0x55a15d78b6f0_0 .net "w1", 0 0, L_0x55a15e005550;  1 drivers
S_0x55a15d78b880 .scope module, "or0[9]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e005720 .functor NAND 1, L_0x55a15e00a300, L_0x55a15e00a300, C4<1>, C4<1>;
L_0x55a15e0057e0 .functor NAND 1, L_0x55a15e00c160, L_0x55a15e00c160, C4<1>, C4<1>;
L_0x55a15e0058a0 .functor NAND 1, L_0x55a15e005720, L_0x55a15e0057e0, C4<1>, C4<1>;
v0x55a15d78bac0_0 .net "in0", 0 0, L_0x55a15e00a300;  1 drivers
v0x55a15d78bba0_0 .net "in1", 0 0, L_0x55a15e00c160;  1 drivers
v0x55a15d78bc60_0 .net "out", 0 0, L_0x55a15e0058a0;  1 drivers
v0x55a15d78bd00_0 .net "w0", 0 0, L_0x55a15e005720;  1 drivers
v0x55a15d78bdc0_0 .net "w1", 0 0, L_0x55a15e0057e0;  1 drivers
S_0x55a15d78bf50 .scope module, "or0[10]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0059b0 .functor NAND 1, L_0x55a15e00a3a0, L_0x55a15e00a3a0, C4<1>, C4<1>;
L_0x55a15e005a70 .functor NAND 1, L_0x55a15e00c200, L_0x55a15e00c200, C4<1>, C4<1>;
L_0x55a15e005b30 .functor NAND 1, L_0x55a15e0059b0, L_0x55a15e005a70, C4<1>, C4<1>;
v0x55a15d78c190_0 .net "in0", 0 0, L_0x55a15e00a3a0;  1 drivers
v0x55a15d78c270_0 .net "in1", 0 0, L_0x55a15e00c200;  1 drivers
v0x55a15d78c330_0 .net "out", 0 0, L_0x55a15e005b30;  1 drivers
v0x55a15d78c3d0_0 .net "w0", 0 0, L_0x55a15e0059b0;  1 drivers
v0x55a15d78c490_0 .net "w1", 0 0, L_0x55a15e005a70;  1 drivers
S_0x55a15d78c620 .scope module, "or0[11]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e005c40 .functor NAND 1, L_0x55a15e00a4b0, L_0x55a15e00a4b0, C4<1>, C4<1>;
L_0x55a15e005d00 .functor NAND 1, L_0x55a15e00c000, L_0x55a15e00c000, C4<1>, C4<1>;
L_0x55a15e005dc0 .functor NAND 1, L_0x55a15e005c40, L_0x55a15e005d00, C4<1>, C4<1>;
v0x55a15d78c860_0 .net "in0", 0 0, L_0x55a15e00a4b0;  1 drivers
v0x55a15d78c940_0 .net "in1", 0 0, L_0x55a15e00c000;  1 drivers
v0x55a15d78ca00_0 .net "out", 0 0, L_0x55a15e005dc0;  1 drivers
v0x55a15d78caa0_0 .net "w0", 0 0, L_0x55a15e005c40;  1 drivers
v0x55a15d78cb60_0 .net "w1", 0 0, L_0x55a15e005d00;  1 drivers
S_0x55a15d78ccf0 .scope module, "or0[12]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e005ed0 .functor NAND 1, L_0x55a15e00a550, L_0x55a15e00a550, C4<1>, C4<1>;
L_0x55a15e005f90 .functor NAND 1, L_0x55a15e00c0a0, L_0x55a15e00c0a0, C4<1>, C4<1>;
L_0x55a15e006050 .functor NAND 1, L_0x55a15e005ed0, L_0x55a15e005f90, C4<1>, C4<1>;
v0x55a15d78cf30_0 .net "in0", 0 0, L_0x55a15e00a550;  1 drivers
v0x55a15d78d010_0 .net "in1", 0 0, L_0x55a15e00c0a0;  1 drivers
v0x55a15d78d0d0_0 .net "out", 0 0, L_0x55a15e006050;  1 drivers
v0x55a15d78d170_0 .net "w0", 0 0, L_0x55a15e005ed0;  1 drivers
v0x55a15d78d230_0 .net "w1", 0 0, L_0x55a15e005f90;  1 drivers
S_0x55a15d78d3c0 .scope module, "or0[13]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e006160 .functor NAND 1, L_0x55a15e00a670, L_0x55a15e00a670, C4<1>, C4<1>;
L_0x55a15e006220 .functor NAND 1, L_0x55a15e00c420, L_0x55a15e00c420, C4<1>, C4<1>;
L_0x55a15e0062e0 .functor NAND 1, L_0x55a15e006160, L_0x55a15e006220, C4<1>, C4<1>;
v0x55a15d78d600_0 .net "in0", 0 0, L_0x55a15e00a670;  1 drivers
v0x55a15d78d6e0_0 .net "in1", 0 0, L_0x55a15e00c420;  1 drivers
v0x55a15d78d7a0_0 .net "out", 0 0, L_0x55a15e0062e0;  1 drivers
v0x55a15d78d840_0 .net "w0", 0 0, L_0x55a15e006160;  1 drivers
v0x55a15d78d900_0 .net "w1", 0 0, L_0x55a15e006220;  1 drivers
S_0x55a15d78da90 .scope module, "or0[14]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0063f0 .functor NAND 1, L_0x55a15e00a710, L_0x55a15e00a710, C4<1>, C4<1>;
L_0x55a15e0064b0 .functor NAND 1, L_0x55a15e00c4c0, L_0x55a15e00c4c0, C4<1>, C4<1>;
L_0x55a15e006570 .functor NAND 1, L_0x55a15e0063f0, L_0x55a15e0064b0, C4<1>, C4<1>;
v0x55a15d78dcd0_0 .net "in0", 0 0, L_0x55a15e00a710;  1 drivers
v0x55a15d78ddb0_0 .net "in1", 0 0, L_0x55a15e00c4c0;  1 drivers
v0x55a15d78de70_0 .net "out", 0 0, L_0x55a15e006570;  1 drivers
v0x55a15d78df10_0 .net "w0", 0 0, L_0x55a15e0063f0;  1 drivers
v0x55a15d78dfd0_0 .net "w1", 0 0, L_0x55a15e0064b0;  1 drivers
S_0x55a15d78e160 .scope module, "or0[15]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e006680 .functor NAND 1, L_0x55a15e00a840, L_0x55a15e00a840, C4<1>, C4<1>;
L_0x55a15e006740 .functor NAND 1, L_0x55a15e00c2a0, L_0x55a15e00c2a0, C4<1>, C4<1>;
L_0x55a15e006800 .functor NAND 1, L_0x55a15e006680, L_0x55a15e006740, C4<1>, C4<1>;
v0x55a15d78e3a0_0 .net "in0", 0 0, L_0x55a15e00a840;  1 drivers
v0x55a15d78e480_0 .net "in1", 0 0, L_0x55a15e00c2a0;  1 drivers
v0x55a15d78e540_0 .net "out", 0 0, L_0x55a15e006800;  1 drivers
v0x55a15d78e5e0_0 .net "w0", 0 0, L_0x55a15e006680;  1 drivers
v0x55a15d78e6a0_0 .net "w1", 0 0, L_0x55a15e006740;  1 drivers
S_0x55a15d78e830 .scope module, "or0[16]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e006910 .functor NAND 1, L_0x55a15e00a8e0, L_0x55a15e00a8e0, C4<1>, C4<1>;
L_0x55a15e0069d0 .functor NAND 1, L_0x55a15e00c340, L_0x55a15e00c340, C4<1>, C4<1>;
L_0x55a15e006a90 .functor NAND 1, L_0x55a15e006910, L_0x55a15e0069d0, C4<1>, C4<1>;
v0x55a15d78ea70_0 .net "in0", 0 0, L_0x55a15e00a8e0;  1 drivers
v0x55a15d78eb50_0 .net "in1", 0 0, L_0x55a15e00c340;  1 drivers
v0x55a15d78ec10_0 .net "out", 0 0, L_0x55a15e006a90;  1 drivers
v0x55a15d78ecb0_0 .net "w0", 0 0, L_0x55a15e006910;  1 drivers
v0x55a15d78ed70_0 .net "w1", 0 0, L_0x55a15e0069d0;  1 drivers
S_0x55a15d78ef00 .scope module, "or0[17]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e006ba0 .functor NAND 1, L_0x55a15e00aa20, L_0x55a15e00aa20, C4<1>, C4<1>;
L_0x55a15e006c60 .functor NAND 1, L_0x55a15e00c700, L_0x55a15e00c700, C4<1>, C4<1>;
L_0x55a15e006d20 .functor NAND 1, L_0x55a15e006ba0, L_0x55a15e006c60, C4<1>, C4<1>;
v0x55a15d78f140_0 .net "in0", 0 0, L_0x55a15e00aa20;  1 drivers
v0x55a15d78f220_0 .net "in1", 0 0, L_0x55a15e00c700;  1 drivers
v0x55a15d78f2e0_0 .net "out", 0 0, L_0x55a15e006d20;  1 drivers
v0x55a15d78f380_0 .net "w0", 0 0, L_0x55a15e006ba0;  1 drivers
v0x55a15d78f440_0 .net "w1", 0 0, L_0x55a15e006c60;  1 drivers
S_0x55a15d78f5d0 .scope module, "or0[18]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e006e30 .functor NAND 1, L_0x55a15e00aac0, L_0x55a15e00aac0, C4<1>, C4<1>;
L_0x55a15e006ef0 .functor NAND 1, L_0x55a15e00c7a0, L_0x55a15e00c7a0, C4<1>, C4<1>;
L_0x55a15e006fb0 .functor NAND 1, L_0x55a15e006e30, L_0x55a15e006ef0, C4<1>, C4<1>;
v0x55a15d78f810_0 .net "in0", 0 0, L_0x55a15e00aac0;  1 drivers
v0x55a15d78f8f0_0 .net "in1", 0 0, L_0x55a15e00c7a0;  1 drivers
v0x55a15d78f9b0_0 .net "out", 0 0, L_0x55a15e006fb0;  1 drivers
v0x55a15d78fa50_0 .net "w0", 0 0, L_0x55a15e006e30;  1 drivers
v0x55a15d78fb10_0 .net "w1", 0 0, L_0x55a15e006ef0;  1 drivers
S_0x55a15d78fca0 .scope module, "or0[19]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0070c0 .functor NAND 1, L_0x55a15e00a980, L_0x55a15e00a980, C4<1>, C4<1>;
L_0x55a15e007180 .functor NAND 1, L_0x55a15e00c560, L_0x55a15e00c560, C4<1>, C4<1>;
L_0x55a15e007240 .functor NAND 1, L_0x55a15e0070c0, L_0x55a15e007180, C4<1>, C4<1>;
v0x55a15d78fee0_0 .net "in0", 0 0, L_0x55a15e00a980;  1 drivers
v0x55a15d78ffc0_0 .net "in1", 0 0, L_0x55a15e00c560;  1 drivers
v0x55a15d790080_0 .net "out", 0 0, L_0x55a15e007240;  1 drivers
v0x55a15d790120_0 .net "w0", 0 0, L_0x55a15e0070c0;  1 drivers
v0x55a15d7901e0_0 .net "w1", 0 0, L_0x55a15e007180;  1 drivers
S_0x55a15d790370 .scope module, "or0[20]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e007350 .functor NAND 1, L_0x55a15e00ac10, L_0x55a15e00ac10, C4<1>, C4<1>;
L_0x55a15e007410 .functor NAND 1, L_0x55a15e00c600, L_0x55a15e00c600, C4<1>, C4<1>;
L_0x55a15e0074d0 .functor NAND 1, L_0x55a15e007350, L_0x55a15e007410, C4<1>, C4<1>;
v0x55a15d7905b0_0 .net "in0", 0 0, L_0x55a15e00ac10;  1 drivers
v0x55a15d790690_0 .net "in1", 0 0, L_0x55a15e00c600;  1 drivers
v0x55a15d790750_0 .net "out", 0 0, L_0x55a15e0074d0;  1 drivers
v0x55a15d7907f0_0 .net "w0", 0 0, L_0x55a15e007350;  1 drivers
v0x55a15d7908b0_0 .net "w1", 0 0, L_0x55a15e007410;  1 drivers
S_0x55a15d790a40 .scope module, "or0[21]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0075e0 .functor NAND 1, L_0x55a15e00ab60, L_0x55a15e00ab60, C4<1>, C4<1>;
L_0x55a15e0076a0 .functor NAND 1, L_0x55a15e00ca00, L_0x55a15e00ca00, C4<1>, C4<1>;
L_0x55a15e007760 .functor NAND 1, L_0x55a15e0075e0, L_0x55a15e0076a0, C4<1>, C4<1>;
v0x55a15d790c80_0 .net "in0", 0 0, L_0x55a15e00ab60;  1 drivers
v0x55a15d790d60_0 .net "in1", 0 0, L_0x55a15e00ca00;  1 drivers
v0x55a15d790e20_0 .net "out", 0 0, L_0x55a15e007760;  1 drivers
v0x55a15d790ec0_0 .net "w0", 0 0, L_0x55a15e0075e0;  1 drivers
v0x55a15d790f80_0 .net "w1", 0 0, L_0x55a15e0076a0;  1 drivers
S_0x55a15d791110 .scope module, "or0[22]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e007870 .functor NAND 1, L_0x55a15e00ad70, L_0x55a15e00ad70, C4<1>, C4<1>;
L_0x55a15e007930 .functor NAND 1, L_0x55a15e00caa0, L_0x55a15e00caa0, C4<1>, C4<1>;
L_0x55a15e0079f0 .functor NAND 1, L_0x55a15e007870, L_0x55a15e007930, C4<1>, C4<1>;
v0x55a15d791350_0 .net "in0", 0 0, L_0x55a15e00ad70;  1 drivers
v0x55a15d791430_0 .net "in1", 0 0, L_0x55a15e00caa0;  1 drivers
v0x55a15d7914f0_0 .net "out", 0 0, L_0x55a15e0079f0;  1 drivers
v0x55a15d791590_0 .net "w0", 0 0, L_0x55a15e007870;  1 drivers
v0x55a15d791650_0 .net "w1", 0 0, L_0x55a15e007930;  1 drivers
S_0x55a15d7917e0 .scope module, "or0[23]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e007b00 .functor NAND 1, L_0x55a15e00acb0, L_0x55a15e00acb0, C4<1>, C4<1>;
L_0x55a15e007bc0 .functor NAND 1, L_0x55a15e00c840, L_0x55a15e00c840, C4<1>, C4<1>;
L_0x55a15e007c80 .functor NAND 1, L_0x55a15e007b00, L_0x55a15e007bc0, C4<1>, C4<1>;
v0x55a15d791a20_0 .net "in0", 0 0, L_0x55a15e00acb0;  1 drivers
v0x55a15d791b00_0 .net "in1", 0 0, L_0x55a15e00c840;  1 drivers
v0x55a15d791bc0_0 .net "out", 0 0, L_0x55a15e007c80;  1 drivers
v0x55a15d791c60_0 .net "w0", 0 0, L_0x55a15e007b00;  1 drivers
v0x55a15d791d20_0 .net "w1", 0 0, L_0x55a15e007bc0;  1 drivers
S_0x55a15d791eb0 .scope module, "or0[24]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e007d90 .functor NAND 1, L_0x55a15e00aee0, L_0x55a15e00aee0, C4<1>, C4<1>;
L_0x55a15e007e50 .functor NAND 1, L_0x55a15e00c8e0, L_0x55a15e00c8e0, C4<1>, C4<1>;
L_0x55a15e007f10 .functor NAND 1, L_0x55a15e007d90, L_0x55a15e007e50, C4<1>, C4<1>;
v0x55a15d7920f0_0 .net "in0", 0 0, L_0x55a15e00aee0;  1 drivers
v0x55a15d7921d0_0 .net "in1", 0 0, L_0x55a15e00c8e0;  1 drivers
v0x55a15d792290_0 .net "out", 0 0, L_0x55a15e007f10;  1 drivers
v0x55a15d792330_0 .net "w0", 0 0, L_0x55a15e007d90;  1 drivers
v0x55a15d7923f0_0 .net "w1", 0 0, L_0x55a15e007e50;  1 drivers
S_0x55a15d792580 .scope module, "or0[25]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e008020 .functor NAND 1, L_0x55a15e00ae10, L_0x55a15e00ae10, C4<1>, C4<1>;
L_0x55a15e0080e0 .functor NAND 1, L_0x55a15e00cd20, L_0x55a15e00cd20, C4<1>, C4<1>;
L_0x55a15e0081a0 .functor NAND 1, L_0x55a15e008020, L_0x55a15e0080e0, C4<1>, C4<1>;
v0x55a15d7927c0_0 .net "in0", 0 0, L_0x55a15e00ae10;  1 drivers
v0x55a15d7928a0_0 .net "in1", 0 0, L_0x55a15e00cd20;  1 drivers
v0x55a15d792960_0 .net "out", 0 0, L_0x55a15e0081a0;  1 drivers
v0x55a15d792a00_0 .net "w0", 0 0, L_0x55a15e008020;  1 drivers
v0x55a15d792ac0_0 .net "w1", 0 0, L_0x55a15e0080e0;  1 drivers
S_0x55a15d792c50 .scope module, "or0[26]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0082b0 .functor NAND 1, L_0x55a15e00b060, L_0x55a15e00b060, C4<1>, C4<1>;
L_0x55a15e008370 .functor NAND 1, L_0x55a15e00cdc0, L_0x55a15e00cdc0, C4<1>, C4<1>;
L_0x55a15e008430 .functor NAND 1, L_0x55a15e0082b0, L_0x55a15e008370, C4<1>, C4<1>;
v0x55a15d792e90_0 .net "in0", 0 0, L_0x55a15e00b060;  1 drivers
v0x55a15d792f70_0 .net "in1", 0 0, L_0x55a15e00cdc0;  1 drivers
v0x55a15d793030_0 .net "out", 0 0, L_0x55a15e008430;  1 drivers
v0x55a15d7930d0_0 .net "w0", 0 0, L_0x55a15e0082b0;  1 drivers
v0x55a15d793190_0 .net "w1", 0 0, L_0x55a15e008370;  1 drivers
S_0x55a15d793320 .scope module, "or0[27]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e008540 .functor NAND 1, L_0x55a15e00af80, L_0x55a15e00af80, C4<1>, C4<1>;
L_0x55a15e008600 .functor NAND 1, L_0x55a15e00cb40, L_0x55a15e00cb40, C4<1>, C4<1>;
L_0x55a15e0086c0 .functor NAND 1, L_0x55a15e008540, L_0x55a15e008600, C4<1>, C4<1>;
v0x55a15d793560_0 .net "in0", 0 0, L_0x55a15e00af80;  1 drivers
v0x55a15d793640_0 .net "in1", 0 0, L_0x55a15e00cb40;  1 drivers
v0x55a15d793700_0 .net "out", 0 0, L_0x55a15e0086c0;  1 drivers
v0x55a15d7937a0_0 .net "w0", 0 0, L_0x55a15e008540;  1 drivers
v0x55a15d793860_0 .net "w1", 0 0, L_0x55a15e008600;  1 drivers
S_0x55a15d7939f0 .scope module, "or0[28]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0087d0 .functor NAND 1, L_0x55a15e00b1f0, L_0x55a15e00b1f0, C4<1>, C4<1>;
L_0x55a15e008890 .functor NAND 1, L_0x55a15e00cbe0, L_0x55a15e00cbe0, C4<1>, C4<1>;
L_0x55a15e008950 .functor NAND 1, L_0x55a15e0087d0, L_0x55a15e008890, C4<1>, C4<1>;
v0x55a15d793c30_0 .net "in0", 0 0, L_0x55a15e00b1f0;  1 drivers
v0x55a15d793d10_0 .net "in1", 0 0, L_0x55a15e00cbe0;  1 drivers
v0x55a15d793dd0_0 .net "out", 0 0, L_0x55a15e008950;  1 drivers
v0x55a15d793e70_0 .net "w0", 0 0, L_0x55a15e0087d0;  1 drivers
v0x55a15d793f30_0 .net "w1", 0 0, L_0x55a15e008890;  1 drivers
S_0x55a15d7940c0 .scope module, "or0[29]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e008a60 .functor NAND 1, L_0x55a15e00b100, L_0x55a15e00b100, C4<1>, C4<1>;
L_0x55a15e008b20 .functor NAND 1, L_0x55a15e00cc80, L_0x55a15e00cc80, C4<1>, C4<1>;
L_0x55a15e008be0 .functor NAND 1, L_0x55a15e008a60, L_0x55a15e008b20, C4<1>, C4<1>;
v0x55a15d794300_0 .net "in0", 0 0, L_0x55a15e00b100;  1 drivers
v0x55a15d7943e0_0 .net "in1", 0 0, L_0x55a15e00cc80;  1 drivers
v0x55a15d7944a0_0 .net "out", 0 0, L_0x55a15e008be0;  1 drivers
v0x55a15d794540_0 .net "w0", 0 0, L_0x55a15e008a60;  1 drivers
v0x55a15d794600_0 .net "w1", 0 0, L_0x55a15e008b20;  1 drivers
S_0x55a15d794790 .scope module, "or0[30]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e008cf0 .functor NAND 1, L_0x55a15e00b7a0, L_0x55a15e00b7a0, C4<1>, C4<1>;
L_0x55a15e008db0 .functor NAND 1, L_0x55a15e00ce60, L_0x55a15e00ce60, C4<1>, C4<1>;
L_0x55a15e008e70 .functor NAND 1, L_0x55a15e008cf0, L_0x55a15e008db0, C4<1>, C4<1>;
v0x55a15d7949d0_0 .net "in0", 0 0, L_0x55a15e00b7a0;  1 drivers
v0x55a15d794ab0_0 .net "in1", 0 0, L_0x55a15e00ce60;  1 drivers
v0x55a15d794b70_0 .net "out", 0 0, L_0x55a15e008e70;  1 drivers
v0x55a15d794c10_0 .net "w0", 0 0, L_0x55a15e008cf0;  1 drivers
v0x55a15d794cd0_0 .net "w1", 0 0, L_0x55a15e008db0;  1 drivers
S_0x55a15d794e60 .scope module, "or0[31]" "OR" 53 4, 8 1 0, S_0x55a15d7878a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e008f80 .functor NAND 1, L_0x55a15e00b6a0, L_0x55a15e00b6a0, C4<1>, C4<1>;
L_0x55a15e009040 .functor NAND 1, L_0x55a15e00cf00, L_0x55a15e00cf00, C4<1>, C4<1>;
L_0x55a15e009100 .functor NAND 1, L_0x55a15e008f80, L_0x55a15e009040, C4<1>, C4<1>;
v0x55a15d7950a0_0 .net "in0", 0 0, L_0x55a15e00b6a0;  1 drivers
v0x55a15d795180_0 .net "in1", 0 0, L_0x55a15e00cf00;  1 drivers
v0x55a15d795240_0 .net "out", 0 0, L_0x55a15e009100;  1 drivers
v0x55a15d7952e0_0 .net "w0", 0 0, L_0x55a15e008f80;  1 drivers
v0x55a15d7953a0_0 .net "w1", 0 0, L_0x55a15e009040;  1 drivers
S_0x55a15d7957e0 .scope module, "or1" "OR_32BIT" 51 37, 53 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in0"
    .port_info 2 /INPUT 32 "in1"
v0x55a15d7a3590_0 .net "in0", 31 0, L_0x55a15e009210;  alias, 1 drivers
v0x55a15d7a3650_0 .net "in1", 31 0, L_0x55a15dfd88f0;  alias, 1 drivers
v0x55a15d7a36f0_0 .net "out", 31 0, L_0x55a15e012350;  alias, 1 drivers
LS_0x55a15e012350_0_0 .concat [ 1 1 1 1], L_0x55a15e00a5f0, L_0x55a15e00a7b0, L_0x55a15e00d7f0, L_0x55a15e00da80;
LS_0x55a15e012350_0_4 .concat [ 1 1 1 1], L_0x55a15e00dd10, L_0x55a15e00dfa0, L_0x55a15e00e230, L_0x55a15e00e4c0;
LS_0x55a15e012350_0_8 .concat [ 1 1 1 1], L_0x55a15e00e750, L_0x55a15e00e9e0, L_0x55a15e00ec70, L_0x55a15e00ef00;
LS_0x55a15e012350_0_12 .concat [ 1 1 1 1], L_0x55a15e00f190, L_0x55a15e00f420, L_0x55a15e00f6b0, L_0x55a15e00f940;
LS_0x55a15e012350_0_16 .concat [ 1 1 1 1], L_0x55a15e00fbd0, L_0x55a15e00fe60, L_0x55a15e0100f0, L_0x55a15e010380;
LS_0x55a15e012350_0_20 .concat [ 1 1 1 1], L_0x55a15e010610, L_0x55a15e0108a0, L_0x55a15e010b30, L_0x55a15e010dc0;
LS_0x55a15e012350_0_24 .concat [ 1 1 1 1], L_0x55a15e011050, L_0x55a15e0112e0, L_0x55a15e011570, L_0x55a15e011800;
LS_0x55a15e012350_0_28 .concat [ 1 1 1 1], L_0x55a15e011a90, L_0x55a15e011d20, L_0x55a15e011fb0, L_0x55a15e012240;
LS_0x55a15e012350_1_0 .concat [ 4 4 4 4], LS_0x55a15e012350_0_0, LS_0x55a15e012350_0_4, LS_0x55a15e012350_0_8, LS_0x55a15e012350_0_12;
LS_0x55a15e012350_1_4 .concat [ 4 4 4 4], LS_0x55a15e012350_0_16, LS_0x55a15e012350_0_20, LS_0x55a15e012350_0_24, LS_0x55a15e012350_0_28;
L_0x55a15e012350 .concat [ 16 16 0 0], LS_0x55a15e012350_1_0, LS_0x55a15e012350_1_4;
L_0x55a15e012df0 .part L_0x55a15e009210, 0, 1;
L_0x55a15e012e90 .part L_0x55a15e009210, 1, 1;
L_0x55a15e012f30 .part L_0x55a15e009210, 2, 1;
L_0x55a15e012fd0 .part L_0x55a15e009210, 3, 1;
L_0x55a15e013070 .part L_0x55a15e009210, 4, 1;
L_0x55a15e013110 .part L_0x55a15e009210, 5, 1;
L_0x55a15e0131b0 .part L_0x55a15e009210, 6, 1;
L_0x55a15e0132a0 .part L_0x55a15e009210, 7, 1;
L_0x55a15e013340 .part L_0x55a15e009210, 8, 1;
L_0x55a15e013440 .part L_0x55a15e009210, 9, 1;
L_0x55a15e0134e0 .part L_0x55a15e009210, 10, 1;
L_0x55a15e0135f0 .part L_0x55a15e009210, 11, 1;
L_0x55a15e013690 .part L_0x55a15e009210, 12, 1;
L_0x55a15e0137b0 .part L_0x55a15e009210, 13, 1;
L_0x55a15e013850 .part L_0x55a15e009210, 14, 1;
L_0x55a15e013980 .part L_0x55a15e009210, 15, 1;
L_0x55a15e013a20 .part L_0x55a15e009210, 16, 1;
L_0x55a15e013b60 .part L_0x55a15e009210, 17, 1;
L_0x55a15e013c00 .part L_0x55a15e009210, 18, 1;
L_0x55a15e013ac0 .part L_0x55a15e009210, 19, 1;
L_0x55a15e013d50 .part L_0x55a15e009210, 20, 1;
L_0x55a15e013ca0 .part L_0x55a15e009210, 21, 1;
L_0x55a15e013eb0 .part L_0x55a15e009210, 22, 1;
L_0x55a15e013df0 .part L_0x55a15e009210, 23, 1;
L_0x55a15e014020 .part L_0x55a15e009210, 24, 1;
L_0x55a15e013f50 .part L_0x55a15e009210, 25, 1;
L_0x55a15e0141a0 .part L_0x55a15e009210, 26, 1;
L_0x55a15e0140c0 .part L_0x55a15e009210, 27, 1;
L_0x55a15e014330 .part L_0x55a15e009210, 28, 1;
L_0x55a15e014240 .part L_0x55a15e009210, 29, 1;
L_0x55a15e0148e0 .part L_0x55a15e009210, 30, 1;
L_0x55a15e0147e0 .part L_0x55a15e009210, 31, 1;
L_0x55a15e014a90 .part L_0x55a15dfd88f0, 0, 1;
L_0x55a15e014c50 .part L_0x55a15dfd88f0, 1, 1;
L_0x55a15e014cf0 .part L_0x55a15dfd88f0, 2, 1;
L_0x55a15e014b30 .part L_0x55a15dfd88f0, 3, 1;
L_0x55a15e014ec0 .part L_0x55a15dfd88f0, 4, 1;
L_0x55a15e014d90 .part L_0x55a15dfd88f0, 5, 1;
L_0x55a15e0150a0 .part L_0x55a15dfd88f0, 6, 1;
L_0x55a15e014f60 .part L_0x55a15dfd88f0, 7, 1;
L_0x55a15e015000 .part L_0x55a15dfd88f0, 8, 1;
L_0x55a15e0152a0 .part L_0x55a15dfd88f0, 9, 1;
L_0x55a15e015340 .part L_0x55a15dfd88f0, 10, 1;
L_0x55a15e015140 .part L_0x55a15dfd88f0, 11, 1;
L_0x55a15e0151e0 .part L_0x55a15dfd88f0, 12, 1;
L_0x55a15e015560 .part L_0x55a15dfd88f0, 13, 1;
L_0x55a15e015600 .part L_0x55a15dfd88f0, 14, 1;
L_0x55a15e0153e0 .part L_0x55a15dfd88f0, 15, 1;
L_0x55a15e015480 .part L_0x55a15dfd88f0, 16, 1;
L_0x55a15e015840 .part L_0x55a15dfd88f0, 17, 1;
L_0x55a15e0158e0 .part L_0x55a15dfd88f0, 18, 1;
L_0x55a15e0156a0 .part L_0x55a15dfd88f0, 19, 1;
L_0x55a15e015740 .part L_0x55a15dfd88f0, 20, 1;
L_0x55a15e015b40 .part L_0x55a15dfd88f0, 21, 1;
L_0x55a15e015be0 .part L_0x55a15dfd88f0, 22, 1;
L_0x55a15e015980 .part L_0x55a15dfd88f0, 23, 1;
L_0x55a15e015a20 .part L_0x55a15dfd88f0, 24, 1;
L_0x55a15e015e60 .part L_0x55a15dfd88f0, 25, 1;
L_0x55a15e015f00 .part L_0x55a15dfd88f0, 26, 1;
L_0x55a15e015c80 .part L_0x55a15dfd88f0, 27, 1;
L_0x55a15e015d20 .part L_0x55a15dfd88f0, 28, 1;
L_0x55a15e015dc0 .part L_0x55a15dfd88f0, 29, 1;
L_0x55a15e015fa0 .part L_0x55a15dfd88f0, 30, 1;
L_0x55a15e016040 .part L_0x55a15dfd88f0, 31, 1;
S_0x55a15d795a00 .scope module, "or0[0]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e00a440 .functor NAND 1, L_0x55a15e012df0, L_0x55a15e012df0, C4<1>, C4<1>;
L_0x55a15e00cfa0 .functor NAND 1, L_0x55a15e014a90, L_0x55a15e014a90, C4<1>, C4<1>;
L_0x55a15e00a5f0 .functor NAND 1, L_0x55a15e00a440, L_0x55a15e00cfa0, C4<1>, C4<1>;
v0x55a15d795c80_0 .net "in0", 0 0, L_0x55a15e012df0;  1 drivers
v0x55a15d795d60_0 .net "in1", 0 0, L_0x55a15e014a90;  1 drivers
v0x55a15d795e20_0 .net "out", 0 0, L_0x55a15e00a5f0;  1 drivers
v0x55a15d795ef0_0 .net "w0", 0 0, L_0x55a15e00a440;  1 drivers
v0x55a15d795fb0_0 .net "w1", 0 0, L_0x55a15e00cfa0;  1 drivers
S_0x55a15d796140 .scope module, "or0[1]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e00ba90 .functor NAND 1, L_0x55a15e012e90, L_0x55a15e012e90, C4<1>, C4<1>;
L_0x55a15e00c980 .functor NAND 1, L_0x55a15e014c50, L_0x55a15e014c50, C4<1>, C4<1>;
L_0x55a15e00a7b0 .functor NAND 1, L_0x55a15e00ba90, L_0x55a15e00c980, C4<1>, C4<1>;
v0x55a15d796380_0 .net "in0", 0 0, L_0x55a15e012e90;  1 drivers
v0x55a15d796460_0 .net "in1", 0 0, L_0x55a15e014c50;  1 drivers
v0x55a15d796520_0 .net "out", 0 0, L_0x55a15e00a7b0;  1 drivers
v0x55a15d7965c0_0 .net "w0", 0 0, L_0x55a15e00ba90;  1 drivers
v0x55a15d796680_0 .net "w1", 0 0, L_0x55a15e00c980;  1 drivers
S_0x55a15d796810 .scope module, "or0[2]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e00d670 .functor NAND 1, L_0x55a15e012f30, L_0x55a15e012f30, C4<1>, C4<1>;
L_0x55a15e00d730 .functor NAND 1, L_0x55a15e014cf0, L_0x55a15e014cf0, C4<1>, C4<1>;
L_0x55a15e00d7f0 .functor NAND 1, L_0x55a15e00d670, L_0x55a15e00d730, C4<1>, C4<1>;
v0x55a15d796a30_0 .net "in0", 0 0, L_0x55a15e012f30;  1 drivers
v0x55a15d796b10_0 .net "in1", 0 0, L_0x55a15e014cf0;  1 drivers
v0x55a15d796bd0_0 .net "out", 0 0, L_0x55a15e00d7f0;  1 drivers
v0x55a15d796ca0_0 .net "w0", 0 0, L_0x55a15e00d670;  1 drivers
v0x55a15d796d60_0 .net "w1", 0 0, L_0x55a15e00d730;  1 drivers
S_0x55a15d796ef0 .scope module, "or0[3]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e00d900 .functor NAND 1, L_0x55a15e012fd0, L_0x55a15e012fd0, C4<1>, C4<1>;
L_0x55a15e00d9c0 .functor NAND 1, L_0x55a15e014b30, L_0x55a15e014b30, C4<1>, C4<1>;
L_0x55a15e00da80 .functor NAND 1, L_0x55a15e00d900, L_0x55a15e00d9c0, C4<1>, C4<1>;
v0x55a15d797130_0 .net "in0", 0 0, L_0x55a15e012fd0;  1 drivers
v0x55a15d797210_0 .net "in1", 0 0, L_0x55a15e014b30;  1 drivers
v0x55a15d7972d0_0 .net "out", 0 0, L_0x55a15e00da80;  1 drivers
v0x55a15d797370_0 .net "w0", 0 0, L_0x55a15e00d900;  1 drivers
v0x55a15d797430_0 .net "w1", 0 0, L_0x55a15e00d9c0;  1 drivers
S_0x55a15d7975c0 .scope module, "or0[4]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e00db90 .functor NAND 1, L_0x55a15e013070, L_0x55a15e013070, C4<1>, C4<1>;
L_0x55a15e00dc50 .functor NAND 1, L_0x55a15e014ec0, L_0x55a15e014ec0, C4<1>, C4<1>;
L_0x55a15e00dd10 .functor NAND 1, L_0x55a15e00db90, L_0x55a15e00dc50, C4<1>, C4<1>;
v0x55a15d797850_0 .net "in0", 0 0, L_0x55a15e013070;  1 drivers
v0x55a15d797930_0 .net "in1", 0 0, L_0x55a15e014ec0;  1 drivers
v0x55a15d7979f0_0 .net "out", 0 0, L_0x55a15e00dd10;  1 drivers
v0x55a15d797a90_0 .net "w0", 0 0, L_0x55a15e00db90;  1 drivers
v0x55a15d797b50_0 .net "w1", 0 0, L_0x55a15e00dc50;  1 drivers
S_0x55a15d797ce0 .scope module, "or0[5]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e00de20 .functor NAND 1, L_0x55a15e013110, L_0x55a15e013110, C4<1>, C4<1>;
L_0x55a15e00dee0 .functor NAND 1, L_0x55a15e014d90, L_0x55a15e014d90, C4<1>, C4<1>;
L_0x55a15e00dfa0 .functor NAND 1, L_0x55a15e00de20, L_0x55a15e00dee0, C4<1>, C4<1>;
v0x55a15d797f20_0 .net "in0", 0 0, L_0x55a15e013110;  1 drivers
v0x55a15d798000_0 .net "in1", 0 0, L_0x55a15e014d90;  1 drivers
v0x55a15d7980c0_0 .net "out", 0 0, L_0x55a15e00dfa0;  1 drivers
v0x55a15d798160_0 .net "w0", 0 0, L_0x55a15e00de20;  1 drivers
v0x55a15d798220_0 .net "w1", 0 0, L_0x55a15e00dee0;  1 drivers
S_0x55a15d7983b0 .scope module, "or0[6]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e00e0b0 .functor NAND 1, L_0x55a15e0131b0, L_0x55a15e0131b0, C4<1>, C4<1>;
L_0x55a15e00e170 .functor NAND 1, L_0x55a15e0150a0, L_0x55a15e0150a0, C4<1>, C4<1>;
L_0x55a15e00e230 .functor NAND 1, L_0x55a15e00e0b0, L_0x55a15e00e170, C4<1>, C4<1>;
v0x55a15d7985f0_0 .net "in0", 0 0, L_0x55a15e0131b0;  1 drivers
v0x55a15d7986d0_0 .net "in1", 0 0, L_0x55a15e0150a0;  1 drivers
v0x55a15d798790_0 .net "out", 0 0, L_0x55a15e00e230;  1 drivers
v0x55a15d798830_0 .net "w0", 0 0, L_0x55a15e00e0b0;  1 drivers
v0x55a15d7988f0_0 .net "w1", 0 0, L_0x55a15e00e170;  1 drivers
S_0x55a15d798a80 .scope module, "or0[7]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e00e340 .functor NAND 1, L_0x55a15e0132a0, L_0x55a15e0132a0, C4<1>, C4<1>;
L_0x55a15e00e400 .functor NAND 1, L_0x55a15e014f60, L_0x55a15e014f60, C4<1>, C4<1>;
L_0x55a15e00e4c0 .functor NAND 1, L_0x55a15e00e340, L_0x55a15e00e400, C4<1>, C4<1>;
v0x55a15d798cc0_0 .net "in0", 0 0, L_0x55a15e0132a0;  1 drivers
v0x55a15d798da0_0 .net "in1", 0 0, L_0x55a15e014f60;  1 drivers
v0x55a15d798e60_0 .net "out", 0 0, L_0x55a15e00e4c0;  1 drivers
v0x55a15d798f00_0 .net "w0", 0 0, L_0x55a15e00e340;  1 drivers
v0x55a15d798fc0_0 .net "w1", 0 0, L_0x55a15e00e400;  1 drivers
S_0x55a15d799150 .scope module, "or0[8]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e00e5d0 .functor NAND 1, L_0x55a15e013340, L_0x55a15e013340, C4<1>, C4<1>;
L_0x55a15e00e690 .functor NAND 1, L_0x55a15e015000, L_0x55a15e015000, C4<1>, C4<1>;
L_0x55a15e00e750 .functor NAND 1, L_0x55a15e00e5d0, L_0x55a15e00e690, C4<1>, C4<1>;
v0x55a15d799340_0 .net "in0", 0 0, L_0x55a15e013340;  1 drivers
v0x55a15d799420_0 .net "in1", 0 0, L_0x55a15e015000;  1 drivers
v0x55a15d7994e0_0 .net "out", 0 0, L_0x55a15e00e750;  1 drivers
v0x55a15d799580_0 .net "w0", 0 0, L_0x55a15e00e5d0;  1 drivers
v0x55a15d799640_0 .net "w1", 0 0, L_0x55a15e00e690;  1 drivers
S_0x55a15d7997d0 .scope module, "or0[9]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e00e860 .functor NAND 1, L_0x55a15e013440, L_0x55a15e013440, C4<1>, C4<1>;
L_0x55a15e00e920 .functor NAND 1, L_0x55a15e0152a0, L_0x55a15e0152a0, C4<1>, C4<1>;
L_0x55a15e00e9e0 .functor NAND 1, L_0x55a15e00e860, L_0x55a15e00e920, C4<1>, C4<1>;
v0x55a15d799a10_0 .net "in0", 0 0, L_0x55a15e013440;  1 drivers
v0x55a15d799af0_0 .net "in1", 0 0, L_0x55a15e0152a0;  1 drivers
v0x55a15d799bb0_0 .net "out", 0 0, L_0x55a15e00e9e0;  1 drivers
v0x55a15d799c50_0 .net "w0", 0 0, L_0x55a15e00e860;  1 drivers
v0x55a15d799d10_0 .net "w1", 0 0, L_0x55a15e00e920;  1 drivers
S_0x55a15d799ea0 .scope module, "or0[10]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e00eaf0 .functor NAND 1, L_0x55a15e0134e0, L_0x55a15e0134e0, C4<1>, C4<1>;
L_0x55a15e00ebb0 .functor NAND 1, L_0x55a15e015340, L_0x55a15e015340, C4<1>, C4<1>;
L_0x55a15e00ec70 .functor NAND 1, L_0x55a15e00eaf0, L_0x55a15e00ebb0, C4<1>, C4<1>;
v0x55a15d79a0e0_0 .net "in0", 0 0, L_0x55a15e0134e0;  1 drivers
v0x55a15d79a1c0_0 .net "in1", 0 0, L_0x55a15e015340;  1 drivers
v0x55a15d79a280_0 .net "out", 0 0, L_0x55a15e00ec70;  1 drivers
v0x55a15d79a320_0 .net "w0", 0 0, L_0x55a15e00eaf0;  1 drivers
v0x55a15d79a3e0_0 .net "w1", 0 0, L_0x55a15e00ebb0;  1 drivers
S_0x55a15d79a570 .scope module, "or0[11]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e00ed80 .functor NAND 1, L_0x55a15e0135f0, L_0x55a15e0135f0, C4<1>, C4<1>;
L_0x55a15e00ee40 .functor NAND 1, L_0x55a15e015140, L_0x55a15e015140, C4<1>, C4<1>;
L_0x55a15e00ef00 .functor NAND 1, L_0x55a15e00ed80, L_0x55a15e00ee40, C4<1>, C4<1>;
v0x55a15d79a7b0_0 .net "in0", 0 0, L_0x55a15e0135f0;  1 drivers
v0x55a15d79a890_0 .net "in1", 0 0, L_0x55a15e015140;  1 drivers
v0x55a15d79a950_0 .net "out", 0 0, L_0x55a15e00ef00;  1 drivers
v0x55a15d79a9f0_0 .net "w0", 0 0, L_0x55a15e00ed80;  1 drivers
v0x55a15d79aab0_0 .net "w1", 0 0, L_0x55a15e00ee40;  1 drivers
S_0x55a15d79ac40 .scope module, "or0[12]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e00f010 .functor NAND 1, L_0x55a15e013690, L_0x55a15e013690, C4<1>, C4<1>;
L_0x55a15e00f0d0 .functor NAND 1, L_0x55a15e0151e0, L_0x55a15e0151e0, C4<1>, C4<1>;
L_0x55a15e00f190 .functor NAND 1, L_0x55a15e00f010, L_0x55a15e00f0d0, C4<1>, C4<1>;
v0x55a15d79ae80_0 .net "in0", 0 0, L_0x55a15e013690;  1 drivers
v0x55a15d79af60_0 .net "in1", 0 0, L_0x55a15e0151e0;  1 drivers
v0x55a15d79b020_0 .net "out", 0 0, L_0x55a15e00f190;  1 drivers
v0x55a15d79b0c0_0 .net "w0", 0 0, L_0x55a15e00f010;  1 drivers
v0x55a15d79b180_0 .net "w1", 0 0, L_0x55a15e00f0d0;  1 drivers
S_0x55a15d79b310 .scope module, "or0[13]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e00f2a0 .functor NAND 1, L_0x55a15e0137b0, L_0x55a15e0137b0, C4<1>, C4<1>;
L_0x55a15e00f360 .functor NAND 1, L_0x55a15e015560, L_0x55a15e015560, C4<1>, C4<1>;
L_0x55a15e00f420 .functor NAND 1, L_0x55a15e00f2a0, L_0x55a15e00f360, C4<1>, C4<1>;
v0x55a15d79b550_0 .net "in0", 0 0, L_0x55a15e0137b0;  1 drivers
v0x55a15d79b630_0 .net "in1", 0 0, L_0x55a15e015560;  1 drivers
v0x55a15d79b6f0_0 .net "out", 0 0, L_0x55a15e00f420;  1 drivers
v0x55a15d79b790_0 .net "w0", 0 0, L_0x55a15e00f2a0;  1 drivers
v0x55a15d79b850_0 .net "w1", 0 0, L_0x55a15e00f360;  1 drivers
S_0x55a15d79b9e0 .scope module, "or0[14]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e00f530 .functor NAND 1, L_0x55a15e013850, L_0x55a15e013850, C4<1>, C4<1>;
L_0x55a15e00f5f0 .functor NAND 1, L_0x55a15e015600, L_0x55a15e015600, C4<1>, C4<1>;
L_0x55a15e00f6b0 .functor NAND 1, L_0x55a15e00f530, L_0x55a15e00f5f0, C4<1>, C4<1>;
v0x55a15d79bc20_0 .net "in0", 0 0, L_0x55a15e013850;  1 drivers
v0x55a15d79bd00_0 .net "in1", 0 0, L_0x55a15e015600;  1 drivers
v0x55a15d79bdc0_0 .net "out", 0 0, L_0x55a15e00f6b0;  1 drivers
v0x55a15d79be60_0 .net "w0", 0 0, L_0x55a15e00f530;  1 drivers
v0x55a15d79bf20_0 .net "w1", 0 0, L_0x55a15e00f5f0;  1 drivers
S_0x55a15d79c0b0 .scope module, "or0[15]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e00f7c0 .functor NAND 1, L_0x55a15e013980, L_0x55a15e013980, C4<1>, C4<1>;
L_0x55a15e00f880 .functor NAND 1, L_0x55a15e0153e0, L_0x55a15e0153e0, C4<1>, C4<1>;
L_0x55a15e00f940 .functor NAND 1, L_0x55a15e00f7c0, L_0x55a15e00f880, C4<1>, C4<1>;
v0x55a15d79c2f0_0 .net "in0", 0 0, L_0x55a15e013980;  1 drivers
v0x55a15d79c3d0_0 .net "in1", 0 0, L_0x55a15e0153e0;  1 drivers
v0x55a15d79c490_0 .net "out", 0 0, L_0x55a15e00f940;  1 drivers
v0x55a15d79c530_0 .net "w0", 0 0, L_0x55a15e00f7c0;  1 drivers
v0x55a15d79c5f0_0 .net "w1", 0 0, L_0x55a15e00f880;  1 drivers
S_0x55a15d79c780 .scope module, "or0[16]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e00fa50 .functor NAND 1, L_0x55a15e013a20, L_0x55a15e013a20, C4<1>, C4<1>;
L_0x55a15e00fb10 .functor NAND 1, L_0x55a15e015480, L_0x55a15e015480, C4<1>, C4<1>;
L_0x55a15e00fbd0 .functor NAND 1, L_0x55a15e00fa50, L_0x55a15e00fb10, C4<1>, C4<1>;
v0x55a15d79cad0_0 .net "in0", 0 0, L_0x55a15e013a20;  1 drivers
v0x55a15d79cbb0_0 .net "in1", 0 0, L_0x55a15e015480;  1 drivers
v0x55a15d79cc70_0 .net "out", 0 0, L_0x55a15e00fbd0;  1 drivers
v0x55a15d79cd10_0 .net "w0", 0 0, L_0x55a15e00fa50;  1 drivers
v0x55a15d79cdd0_0 .net "w1", 0 0, L_0x55a15e00fb10;  1 drivers
S_0x55a15d79cf60 .scope module, "or0[17]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e00fce0 .functor NAND 1, L_0x55a15e013b60, L_0x55a15e013b60, C4<1>, C4<1>;
L_0x55a15e00fda0 .functor NAND 1, L_0x55a15e015840, L_0x55a15e015840, C4<1>, C4<1>;
L_0x55a15e00fe60 .functor NAND 1, L_0x55a15e00fce0, L_0x55a15e00fda0, C4<1>, C4<1>;
v0x55a15d79d1a0_0 .net "in0", 0 0, L_0x55a15e013b60;  1 drivers
v0x55a15d79d280_0 .net "in1", 0 0, L_0x55a15e015840;  1 drivers
v0x55a15d79d340_0 .net "out", 0 0, L_0x55a15e00fe60;  1 drivers
v0x55a15d79d3e0_0 .net "w0", 0 0, L_0x55a15e00fce0;  1 drivers
v0x55a15d79d4a0_0 .net "w1", 0 0, L_0x55a15e00fda0;  1 drivers
S_0x55a15d79d630 .scope module, "or0[18]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e00ff70 .functor NAND 1, L_0x55a15e013c00, L_0x55a15e013c00, C4<1>, C4<1>;
L_0x55a15e010030 .functor NAND 1, L_0x55a15e0158e0, L_0x55a15e0158e0, C4<1>, C4<1>;
L_0x55a15e0100f0 .functor NAND 1, L_0x55a15e00ff70, L_0x55a15e010030, C4<1>, C4<1>;
v0x55a15d79d870_0 .net "in0", 0 0, L_0x55a15e013c00;  1 drivers
v0x55a15d79d950_0 .net "in1", 0 0, L_0x55a15e0158e0;  1 drivers
v0x55a15d79da10_0 .net "out", 0 0, L_0x55a15e0100f0;  1 drivers
v0x55a15d79dab0_0 .net "w0", 0 0, L_0x55a15e00ff70;  1 drivers
v0x55a15d79db70_0 .net "w1", 0 0, L_0x55a15e010030;  1 drivers
S_0x55a15d79dd00 .scope module, "or0[19]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e010200 .functor NAND 1, L_0x55a15e013ac0, L_0x55a15e013ac0, C4<1>, C4<1>;
L_0x55a15e0102c0 .functor NAND 1, L_0x55a15e0156a0, L_0x55a15e0156a0, C4<1>, C4<1>;
L_0x55a15e010380 .functor NAND 1, L_0x55a15e010200, L_0x55a15e0102c0, C4<1>, C4<1>;
v0x55a15d79df40_0 .net "in0", 0 0, L_0x55a15e013ac0;  1 drivers
v0x55a15d79e020_0 .net "in1", 0 0, L_0x55a15e0156a0;  1 drivers
v0x55a15d79e0e0_0 .net "out", 0 0, L_0x55a15e010380;  1 drivers
v0x55a15d79e180_0 .net "w0", 0 0, L_0x55a15e010200;  1 drivers
v0x55a15d79e240_0 .net "w1", 0 0, L_0x55a15e0102c0;  1 drivers
S_0x55a15d79e3d0 .scope module, "or0[20]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e010490 .functor NAND 1, L_0x55a15e013d50, L_0x55a15e013d50, C4<1>, C4<1>;
L_0x55a15e010550 .functor NAND 1, L_0x55a15e015740, L_0x55a15e015740, C4<1>, C4<1>;
L_0x55a15e010610 .functor NAND 1, L_0x55a15e010490, L_0x55a15e010550, C4<1>, C4<1>;
v0x55a15d79e610_0 .net "in0", 0 0, L_0x55a15e013d50;  1 drivers
v0x55a15d79e6f0_0 .net "in1", 0 0, L_0x55a15e015740;  1 drivers
v0x55a15d79e7b0_0 .net "out", 0 0, L_0x55a15e010610;  1 drivers
v0x55a15d79e850_0 .net "w0", 0 0, L_0x55a15e010490;  1 drivers
v0x55a15d79e910_0 .net "w1", 0 0, L_0x55a15e010550;  1 drivers
S_0x55a15d79eaa0 .scope module, "or0[21]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e010720 .functor NAND 1, L_0x55a15e013ca0, L_0x55a15e013ca0, C4<1>, C4<1>;
L_0x55a15e0107e0 .functor NAND 1, L_0x55a15e015b40, L_0x55a15e015b40, C4<1>, C4<1>;
L_0x55a15e0108a0 .functor NAND 1, L_0x55a15e010720, L_0x55a15e0107e0, C4<1>, C4<1>;
v0x55a15d79ece0_0 .net "in0", 0 0, L_0x55a15e013ca0;  1 drivers
v0x55a15d79edc0_0 .net "in1", 0 0, L_0x55a15e015b40;  1 drivers
v0x55a15d79ee80_0 .net "out", 0 0, L_0x55a15e0108a0;  1 drivers
v0x55a15d79ef20_0 .net "w0", 0 0, L_0x55a15e010720;  1 drivers
v0x55a15d79efe0_0 .net "w1", 0 0, L_0x55a15e0107e0;  1 drivers
S_0x55a15d79f170 .scope module, "or0[22]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0109b0 .functor NAND 1, L_0x55a15e013eb0, L_0x55a15e013eb0, C4<1>, C4<1>;
L_0x55a15e010a70 .functor NAND 1, L_0x55a15e015be0, L_0x55a15e015be0, C4<1>, C4<1>;
L_0x55a15e010b30 .functor NAND 1, L_0x55a15e0109b0, L_0x55a15e010a70, C4<1>, C4<1>;
v0x55a15d79f3b0_0 .net "in0", 0 0, L_0x55a15e013eb0;  1 drivers
v0x55a15d79f490_0 .net "in1", 0 0, L_0x55a15e015be0;  1 drivers
v0x55a15d79f550_0 .net "out", 0 0, L_0x55a15e010b30;  1 drivers
v0x55a15d79f5f0_0 .net "w0", 0 0, L_0x55a15e0109b0;  1 drivers
v0x55a15d79f6b0_0 .net "w1", 0 0, L_0x55a15e010a70;  1 drivers
S_0x55a15d79f840 .scope module, "or0[23]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e010c40 .functor NAND 1, L_0x55a15e013df0, L_0x55a15e013df0, C4<1>, C4<1>;
L_0x55a15e010d00 .functor NAND 1, L_0x55a15e015980, L_0x55a15e015980, C4<1>, C4<1>;
L_0x55a15e010dc0 .functor NAND 1, L_0x55a15e010c40, L_0x55a15e010d00, C4<1>, C4<1>;
v0x55a15d79fa80_0 .net "in0", 0 0, L_0x55a15e013df0;  1 drivers
v0x55a15d79fb60_0 .net "in1", 0 0, L_0x55a15e015980;  1 drivers
v0x55a15d79fc20_0 .net "out", 0 0, L_0x55a15e010dc0;  1 drivers
v0x55a15d79fcc0_0 .net "w0", 0 0, L_0x55a15e010c40;  1 drivers
v0x55a15d79fd80_0 .net "w1", 0 0, L_0x55a15e010d00;  1 drivers
S_0x55a15d79ff10 .scope module, "or0[24]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e010ed0 .functor NAND 1, L_0x55a15e014020, L_0x55a15e014020, C4<1>, C4<1>;
L_0x55a15e010f90 .functor NAND 1, L_0x55a15e015a20, L_0x55a15e015a20, C4<1>, C4<1>;
L_0x55a15e011050 .functor NAND 1, L_0x55a15e010ed0, L_0x55a15e010f90, C4<1>, C4<1>;
v0x55a15d7a0150_0 .net "in0", 0 0, L_0x55a15e014020;  1 drivers
v0x55a15d7a0230_0 .net "in1", 0 0, L_0x55a15e015a20;  1 drivers
v0x55a15d7a02f0_0 .net "out", 0 0, L_0x55a15e011050;  1 drivers
v0x55a15d7a0390_0 .net "w0", 0 0, L_0x55a15e010ed0;  1 drivers
v0x55a15d7a0450_0 .net "w1", 0 0, L_0x55a15e010f90;  1 drivers
S_0x55a15d7a05e0 .scope module, "or0[25]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e011160 .functor NAND 1, L_0x55a15e013f50, L_0x55a15e013f50, C4<1>, C4<1>;
L_0x55a15e011220 .functor NAND 1, L_0x55a15e015e60, L_0x55a15e015e60, C4<1>, C4<1>;
L_0x55a15e0112e0 .functor NAND 1, L_0x55a15e011160, L_0x55a15e011220, C4<1>, C4<1>;
v0x55a15d7a0820_0 .net "in0", 0 0, L_0x55a15e013f50;  1 drivers
v0x55a15d7a0900_0 .net "in1", 0 0, L_0x55a15e015e60;  1 drivers
v0x55a15d7a09c0_0 .net "out", 0 0, L_0x55a15e0112e0;  1 drivers
v0x55a15d7a0a60_0 .net "w0", 0 0, L_0x55a15e011160;  1 drivers
v0x55a15d7a0b20_0 .net "w1", 0 0, L_0x55a15e011220;  1 drivers
S_0x55a15d7a0cb0 .scope module, "or0[26]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0113f0 .functor NAND 1, L_0x55a15e0141a0, L_0x55a15e0141a0, C4<1>, C4<1>;
L_0x55a15e0114b0 .functor NAND 1, L_0x55a15e015f00, L_0x55a15e015f00, C4<1>, C4<1>;
L_0x55a15e011570 .functor NAND 1, L_0x55a15e0113f0, L_0x55a15e0114b0, C4<1>, C4<1>;
v0x55a15d7a0ef0_0 .net "in0", 0 0, L_0x55a15e0141a0;  1 drivers
v0x55a15d7a0fd0_0 .net "in1", 0 0, L_0x55a15e015f00;  1 drivers
v0x55a15d7a1090_0 .net "out", 0 0, L_0x55a15e011570;  1 drivers
v0x55a15d7a1130_0 .net "w0", 0 0, L_0x55a15e0113f0;  1 drivers
v0x55a15d7a11f0_0 .net "w1", 0 0, L_0x55a15e0114b0;  1 drivers
S_0x55a15d7a1380 .scope module, "or0[27]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e011680 .functor NAND 1, L_0x55a15e0140c0, L_0x55a15e0140c0, C4<1>, C4<1>;
L_0x55a15e011740 .functor NAND 1, L_0x55a15e015c80, L_0x55a15e015c80, C4<1>, C4<1>;
L_0x55a15e011800 .functor NAND 1, L_0x55a15e011680, L_0x55a15e011740, C4<1>, C4<1>;
v0x55a15d7a15c0_0 .net "in0", 0 0, L_0x55a15e0140c0;  1 drivers
v0x55a15d7a16a0_0 .net "in1", 0 0, L_0x55a15e015c80;  1 drivers
v0x55a15d7a1760_0 .net "out", 0 0, L_0x55a15e011800;  1 drivers
v0x55a15d7a1800_0 .net "w0", 0 0, L_0x55a15e011680;  1 drivers
v0x55a15d7a18c0_0 .net "w1", 0 0, L_0x55a15e011740;  1 drivers
S_0x55a15d7a1a50 .scope module, "or0[28]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e011910 .functor NAND 1, L_0x55a15e014330, L_0x55a15e014330, C4<1>, C4<1>;
L_0x55a15e0119d0 .functor NAND 1, L_0x55a15e015d20, L_0x55a15e015d20, C4<1>, C4<1>;
L_0x55a15e011a90 .functor NAND 1, L_0x55a15e011910, L_0x55a15e0119d0, C4<1>, C4<1>;
v0x55a15d7a1c90_0 .net "in0", 0 0, L_0x55a15e014330;  1 drivers
v0x55a15d7a1d70_0 .net "in1", 0 0, L_0x55a15e015d20;  1 drivers
v0x55a15d7a1e30_0 .net "out", 0 0, L_0x55a15e011a90;  1 drivers
v0x55a15d7a1ed0_0 .net "w0", 0 0, L_0x55a15e011910;  1 drivers
v0x55a15d7a1f90_0 .net "w1", 0 0, L_0x55a15e0119d0;  1 drivers
S_0x55a15d7a2120 .scope module, "or0[29]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e011ba0 .functor NAND 1, L_0x55a15e014240, L_0x55a15e014240, C4<1>, C4<1>;
L_0x55a15e011c60 .functor NAND 1, L_0x55a15e015dc0, L_0x55a15e015dc0, C4<1>, C4<1>;
L_0x55a15e011d20 .functor NAND 1, L_0x55a15e011ba0, L_0x55a15e011c60, C4<1>, C4<1>;
v0x55a15d7a2360_0 .net "in0", 0 0, L_0x55a15e014240;  1 drivers
v0x55a15d7a2440_0 .net "in1", 0 0, L_0x55a15e015dc0;  1 drivers
v0x55a15d7a2500_0 .net "out", 0 0, L_0x55a15e011d20;  1 drivers
v0x55a15d7a25a0_0 .net "w0", 0 0, L_0x55a15e011ba0;  1 drivers
v0x55a15d7a2660_0 .net "w1", 0 0, L_0x55a15e011c60;  1 drivers
S_0x55a15d7a27f0 .scope module, "or0[30]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e011e30 .functor NAND 1, L_0x55a15e0148e0, L_0x55a15e0148e0, C4<1>, C4<1>;
L_0x55a15e011ef0 .functor NAND 1, L_0x55a15e015fa0, L_0x55a15e015fa0, C4<1>, C4<1>;
L_0x55a15e011fb0 .functor NAND 1, L_0x55a15e011e30, L_0x55a15e011ef0, C4<1>, C4<1>;
v0x55a15d7a2a30_0 .net "in0", 0 0, L_0x55a15e0148e0;  1 drivers
v0x55a15d7a2b10_0 .net "in1", 0 0, L_0x55a15e015fa0;  1 drivers
v0x55a15d7a2bd0_0 .net "out", 0 0, L_0x55a15e011fb0;  1 drivers
v0x55a15d7a2c70_0 .net "w0", 0 0, L_0x55a15e011e30;  1 drivers
v0x55a15d7a2d30_0 .net "w1", 0 0, L_0x55a15e011ef0;  1 drivers
S_0x55a15d7a2ec0 .scope module, "or0[31]" "OR" 53 4, 8 1 0, S_0x55a15d7957e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0120c0 .functor NAND 1, L_0x55a15e0147e0, L_0x55a15e0147e0, C4<1>, C4<1>;
L_0x55a15e012180 .functor NAND 1, L_0x55a15e016040, L_0x55a15e016040, C4<1>, C4<1>;
L_0x55a15e012240 .functor NAND 1, L_0x55a15e0120c0, L_0x55a15e012180, C4<1>, C4<1>;
v0x55a15d7a3100_0 .net "in0", 0 0, L_0x55a15e0147e0;  1 drivers
v0x55a15d7a31e0_0 .net "in1", 0 0, L_0x55a15e016040;  1 drivers
v0x55a15d7a32a0_0 .net "out", 0 0, L_0x55a15e012240;  1 drivers
v0x55a15d7a3340_0 .net "w0", 0 0, L_0x55a15e0120c0;  1 drivers
v0x55a15d7a3400_0 .net "w1", 0 0, L_0x55a15e012180;  1 drivers
S_0x55a15d7a3840 .scope module, "or2" "OR_32BIT" 51 38, 53 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in0"
    .port_info 2 /INPUT 32 "in1"
v0x55a15d7b15f0_0 .net "in0", 31 0, L_0x55a15e012350;  alias, 1 drivers
v0x55a15d7b16b0_0 .net "in1", 31 0, L_0x55a15dfe0320;  alias, 1 drivers
v0x55a15d7b1750_0 .net "out", 31 0, L_0x55a15e01b490;  alias, 1 drivers
LS_0x55a15e01b490_0_0 .concat [ 1 1 1 1], L_0x55a15e013730, L_0x55a15e0138f0, L_0x55a15e016930, L_0x55a15e016bc0;
LS_0x55a15e01b490_0_4 .concat [ 1 1 1 1], L_0x55a15e016e50, L_0x55a15e0170e0, L_0x55a15e017370, L_0x55a15e017600;
LS_0x55a15e01b490_0_8 .concat [ 1 1 1 1], L_0x55a15e017890, L_0x55a15e017b20, L_0x55a15e017db0, L_0x55a15e018040;
LS_0x55a15e01b490_0_12 .concat [ 1 1 1 1], L_0x55a15e0182d0, L_0x55a15e018560, L_0x55a15e0187f0, L_0x55a15e018a80;
LS_0x55a15e01b490_0_16 .concat [ 1 1 1 1], L_0x55a15e018d10, L_0x55a15e018fa0, L_0x55a15e019230, L_0x55a15e0194c0;
LS_0x55a15e01b490_0_20 .concat [ 1 1 1 1], L_0x55a15e019750, L_0x55a15e0199e0, L_0x55a15e019c70, L_0x55a15e019f00;
LS_0x55a15e01b490_0_24 .concat [ 1 1 1 1], L_0x55a15e01a190, L_0x55a15e01a420, L_0x55a15e01a6b0, L_0x55a15e01a940;
LS_0x55a15e01b490_0_28 .concat [ 1 1 1 1], L_0x55a15e01abd0, L_0x55a15e01ae60, L_0x55a15e01b0f0, L_0x55a15e01b380;
LS_0x55a15e01b490_1_0 .concat [ 4 4 4 4], LS_0x55a15e01b490_0_0, LS_0x55a15e01b490_0_4, LS_0x55a15e01b490_0_8, LS_0x55a15e01b490_0_12;
LS_0x55a15e01b490_1_4 .concat [ 4 4 4 4], LS_0x55a15e01b490_0_16, LS_0x55a15e01b490_0_20, LS_0x55a15e01b490_0_24, LS_0x55a15e01b490_0_28;
L_0x55a15e01b490 .concat [ 16 16 0 0], LS_0x55a15e01b490_1_0, LS_0x55a15e01b490_1_4;
L_0x55a15e01bf30 .part L_0x55a15e012350, 0, 1;
L_0x55a15e01bfd0 .part L_0x55a15e012350, 1, 1;
L_0x55a15e01c070 .part L_0x55a15e012350, 2, 1;
L_0x55a15e01c110 .part L_0x55a15e012350, 3, 1;
L_0x55a15e01c1b0 .part L_0x55a15e012350, 4, 1;
L_0x55a15e01c250 .part L_0x55a15e012350, 5, 1;
L_0x55a15e01c2f0 .part L_0x55a15e012350, 6, 1;
L_0x55a15e01c3e0 .part L_0x55a15e012350, 7, 1;
L_0x55a15e01c480 .part L_0x55a15e012350, 8, 1;
L_0x55a15e01c580 .part L_0x55a15e012350, 9, 1;
L_0x55a15e01c620 .part L_0x55a15e012350, 10, 1;
L_0x55a15e01c730 .part L_0x55a15e012350, 11, 1;
L_0x55a15e01c7d0 .part L_0x55a15e012350, 12, 1;
L_0x55a15e01c8f0 .part L_0x55a15e012350, 13, 1;
L_0x55a15e01c990 .part L_0x55a15e012350, 14, 1;
L_0x55a15e01cac0 .part L_0x55a15e012350, 15, 1;
L_0x55a15e01cb60 .part L_0x55a15e012350, 16, 1;
L_0x55a15e01cca0 .part L_0x55a15e012350, 17, 1;
L_0x55a15e01cd40 .part L_0x55a15e012350, 18, 1;
L_0x55a15e01cc00 .part L_0x55a15e012350, 19, 1;
L_0x55a15e01ce90 .part L_0x55a15e012350, 20, 1;
L_0x55a15e01cde0 .part L_0x55a15e012350, 21, 1;
L_0x55a15e01cff0 .part L_0x55a15e012350, 22, 1;
L_0x55a15e01cf30 .part L_0x55a15e012350, 23, 1;
L_0x55a15e01d160 .part L_0x55a15e012350, 24, 1;
L_0x55a15e01d090 .part L_0x55a15e012350, 25, 1;
L_0x55a15e01d2e0 .part L_0x55a15e012350, 26, 1;
L_0x55a15e01d200 .part L_0x55a15e012350, 27, 1;
L_0x55a15e01d470 .part L_0x55a15e012350, 28, 1;
L_0x55a15e01d380 .part L_0x55a15e012350, 29, 1;
L_0x55a15e01da20 .part L_0x55a15e012350, 30, 1;
L_0x55a15e01d920 .part L_0x55a15e012350, 31, 1;
L_0x55a15e01dbd0 .part L_0x55a15dfe0320, 0, 1;
L_0x55a15e01dd90 .part L_0x55a15dfe0320, 1, 1;
L_0x55a15e01de30 .part L_0x55a15dfe0320, 2, 1;
L_0x55a15e01dc70 .part L_0x55a15dfe0320, 3, 1;
L_0x55a15e01e000 .part L_0x55a15dfe0320, 4, 1;
L_0x55a15e01ded0 .part L_0x55a15dfe0320, 5, 1;
L_0x55a15e01e1e0 .part L_0x55a15dfe0320, 6, 1;
L_0x55a15e01e0a0 .part L_0x55a15dfe0320, 7, 1;
L_0x55a15e01e140 .part L_0x55a15dfe0320, 8, 1;
L_0x55a15e01e3e0 .part L_0x55a15dfe0320, 9, 1;
L_0x55a15e01e480 .part L_0x55a15dfe0320, 10, 1;
L_0x55a15e01e280 .part L_0x55a15dfe0320, 11, 1;
L_0x55a15e01e320 .part L_0x55a15dfe0320, 12, 1;
L_0x55a15e01e6a0 .part L_0x55a15dfe0320, 13, 1;
L_0x55a15e01e740 .part L_0x55a15dfe0320, 14, 1;
L_0x55a15e01e520 .part L_0x55a15dfe0320, 15, 1;
L_0x55a15e01e5c0 .part L_0x55a15dfe0320, 16, 1;
L_0x55a15e01e980 .part L_0x55a15dfe0320, 17, 1;
L_0x55a15e01ea20 .part L_0x55a15dfe0320, 18, 1;
L_0x55a15e01e7e0 .part L_0x55a15dfe0320, 19, 1;
L_0x55a15e01e880 .part L_0x55a15dfe0320, 20, 1;
L_0x55a15e01ec80 .part L_0x55a15dfe0320, 21, 1;
L_0x55a15e01ed20 .part L_0x55a15dfe0320, 22, 1;
L_0x55a15e01eac0 .part L_0x55a15dfe0320, 23, 1;
L_0x55a15e01eb60 .part L_0x55a15dfe0320, 24, 1;
L_0x55a15e01efa0 .part L_0x55a15dfe0320, 25, 1;
L_0x55a15e01f040 .part L_0x55a15dfe0320, 26, 1;
L_0x55a15e01edc0 .part L_0x55a15dfe0320, 27, 1;
L_0x55a15e01ee60 .part L_0x55a15dfe0320, 28, 1;
L_0x55a15e01ef00 .part L_0x55a15dfe0320, 29, 1;
L_0x55a15e01f0e0 .part L_0x55a15dfe0320, 30, 1;
L_0x55a15e01f180 .part L_0x55a15dfe0320, 31, 1;
S_0x55a15d7a3a60 .scope module, "or0[0]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e013580 .functor NAND 1, L_0x55a15e01bf30, L_0x55a15e01bf30, C4<1>, C4<1>;
L_0x55a15e0160e0 .functor NAND 1, L_0x55a15e01dbd0, L_0x55a15e01dbd0, C4<1>, C4<1>;
L_0x55a15e013730 .functor NAND 1, L_0x55a15e013580, L_0x55a15e0160e0, C4<1>, C4<1>;
v0x55a15d7a3ce0_0 .net "in0", 0 0, L_0x55a15e01bf30;  1 drivers
v0x55a15d7a3dc0_0 .net "in1", 0 0, L_0x55a15e01dbd0;  1 drivers
v0x55a15d7a3e80_0 .net "out", 0 0, L_0x55a15e013730;  1 drivers
v0x55a15d7a3f50_0 .net "w0", 0 0, L_0x55a15e013580;  1 drivers
v0x55a15d7a4010_0 .net "w1", 0 0, L_0x55a15e0160e0;  1 drivers
S_0x55a15d7a41a0 .scope module, "or0[1]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e014bd0 .functor NAND 1, L_0x55a15e01bfd0, L_0x55a15e01bfd0, C4<1>, C4<1>;
L_0x55a15e015ac0 .functor NAND 1, L_0x55a15e01dd90, L_0x55a15e01dd90, C4<1>, C4<1>;
L_0x55a15e0138f0 .functor NAND 1, L_0x55a15e014bd0, L_0x55a15e015ac0, C4<1>, C4<1>;
v0x55a15d7a43e0_0 .net "in0", 0 0, L_0x55a15e01bfd0;  1 drivers
v0x55a15d7a44c0_0 .net "in1", 0 0, L_0x55a15e01dd90;  1 drivers
v0x55a15d7a4580_0 .net "out", 0 0, L_0x55a15e0138f0;  1 drivers
v0x55a15d7a4620_0 .net "w0", 0 0, L_0x55a15e014bd0;  1 drivers
v0x55a15d7a46e0_0 .net "w1", 0 0, L_0x55a15e015ac0;  1 drivers
S_0x55a15d7a4870 .scope module, "or0[2]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0167b0 .functor NAND 1, L_0x55a15e01c070, L_0x55a15e01c070, C4<1>, C4<1>;
L_0x55a15e016870 .functor NAND 1, L_0x55a15e01de30, L_0x55a15e01de30, C4<1>, C4<1>;
L_0x55a15e016930 .functor NAND 1, L_0x55a15e0167b0, L_0x55a15e016870, C4<1>, C4<1>;
v0x55a15d7a4a90_0 .net "in0", 0 0, L_0x55a15e01c070;  1 drivers
v0x55a15d7a4b70_0 .net "in1", 0 0, L_0x55a15e01de30;  1 drivers
v0x55a15d7a4c30_0 .net "out", 0 0, L_0x55a15e016930;  1 drivers
v0x55a15d7a4d00_0 .net "w0", 0 0, L_0x55a15e0167b0;  1 drivers
v0x55a15d7a4dc0_0 .net "w1", 0 0, L_0x55a15e016870;  1 drivers
S_0x55a15d7a4f50 .scope module, "or0[3]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e016a40 .functor NAND 1, L_0x55a15e01c110, L_0x55a15e01c110, C4<1>, C4<1>;
L_0x55a15e016b00 .functor NAND 1, L_0x55a15e01dc70, L_0x55a15e01dc70, C4<1>, C4<1>;
L_0x55a15e016bc0 .functor NAND 1, L_0x55a15e016a40, L_0x55a15e016b00, C4<1>, C4<1>;
v0x55a15d7a5190_0 .net "in0", 0 0, L_0x55a15e01c110;  1 drivers
v0x55a15d7a5270_0 .net "in1", 0 0, L_0x55a15e01dc70;  1 drivers
v0x55a15d7a5330_0 .net "out", 0 0, L_0x55a15e016bc0;  1 drivers
v0x55a15d7a53d0_0 .net "w0", 0 0, L_0x55a15e016a40;  1 drivers
v0x55a15d7a5490_0 .net "w1", 0 0, L_0x55a15e016b00;  1 drivers
S_0x55a15d7a5620 .scope module, "or0[4]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e016cd0 .functor NAND 1, L_0x55a15e01c1b0, L_0x55a15e01c1b0, C4<1>, C4<1>;
L_0x55a15e016d90 .functor NAND 1, L_0x55a15e01e000, L_0x55a15e01e000, C4<1>, C4<1>;
L_0x55a15e016e50 .functor NAND 1, L_0x55a15e016cd0, L_0x55a15e016d90, C4<1>, C4<1>;
v0x55a15d7a58b0_0 .net "in0", 0 0, L_0x55a15e01c1b0;  1 drivers
v0x55a15d7a5990_0 .net "in1", 0 0, L_0x55a15e01e000;  1 drivers
v0x55a15d7a5a50_0 .net "out", 0 0, L_0x55a15e016e50;  1 drivers
v0x55a15d7a5af0_0 .net "w0", 0 0, L_0x55a15e016cd0;  1 drivers
v0x55a15d7a5bb0_0 .net "w1", 0 0, L_0x55a15e016d90;  1 drivers
S_0x55a15d7a5d40 .scope module, "or0[5]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e016f60 .functor NAND 1, L_0x55a15e01c250, L_0x55a15e01c250, C4<1>, C4<1>;
L_0x55a15e017020 .functor NAND 1, L_0x55a15e01ded0, L_0x55a15e01ded0, C4<1>, C4<1>;
L_0x55a15e0170e0 .functor NAND 1, L_0x55a15e016f60, L_0x55a15e017020, C4<1>, C4<1>;
v0x55a15d7a5f80_0 .net "in0", 0 0, L_0x55a15e01c250;  1 drivers
v0x55a15d7a6060_0 .net "in1", 0 0, L_0x55a15e01ded0;  1 drivers
v0x55a15d7a6120_0 .net "out", 0 0, L_0x55a15e0170e0;  1 drivers
v0x55a15d7a61c0_0 .net "w0", 0 0, L_0x55a15e016f60;  1 drivers
v0x55a15d7a6280_0 .net "w1", 0 0, L_0x55a15e017020;  1 drivers
S_0x55a15d7a6410 .scope module, "or0[6]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0171f0 .functor NAND 1, L_0x55a15e01c2f0, L_0x55a15e01c2f0, C4<1>, C4<1>;
L_0x55a15e0172b0 .functor NAND 1, L_0x55a15e01e1e0, L_0x55a15e01e1e0, C4<1>, C4<1>;
L_0x55a15e017370 .functor NAND 1, L_0x55a15e0171f0, L_0x55a15e0172b0, C4<1>, C4<1>;
v0x55a15d7a6650_0 .net "in0", 0 0, L_0x55a15e01c2f0;  1 drivers
v0x55a15d7a6730_0 .net "in1", 0 0, L_0x55a15e01e1e0;  1 drivers
v0x55a15d7a67f0_0 .net "out", 0 0, L_0x55a15e017370;  1 drivers
v0x55a15d7a6890_0 .net "w0", 0 0, L_0x55a15e0171f0;  1 drivers
v0x55a15d7a6950_0 .net "w1", 0 0, L_0x55a15e0172b0;  1 drivers
S_0x55a15d7a6ae0 .scope module, "or0[7]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e017480 .functor NAND 1, L_0x55a15e01c3e0, L_0x55a15e01c3e0, C4<1>, C4<1>;
L_0x55a15e017540 .functor NAND 1, L_0x55a15e01e0a0, L_0x55a15e01e0a0, C4<1>, C4<1>;
L_0x55a15e017600 .functor NAND 1, L_0x55a15e017480, L_0x55a15e017540, C4<1>, C4<1>;
v0x55a15d7a6d20_0 .net "in0", 0 0, L_0x55a15e01c3e0;  1 drivers
v0x55a15d7a6e00_0 .net "in1", 0 0, L_0x55a15e01e0a0;  1 drivers
v0x55a15d7a6ec0_0 .net "out", 0 0, L_0x55a15e017600;  1 drivers
v0x55a15d7a6f60_0 .net "w0", 0 0, L_0x55a15e017480;  1 drivers
v0x55a15d7a7020_0 .net "w1", 0 0, L_0x55a15e017540;  1 drivers
S_0x55a15d7a71b0 .scope module, "or0[8]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e017710 .functor NAND 1, L_0x55a15e01c480, L_0x55a15e01c480, C4<1>, C4<1>;
L_0x55a15e0177d0 .functor NAND 1, L_0x55a15e01e140, L_0x55a15e01e140, C4<1>, C4<1>;
L_0x55a15e017890 .functor NAND 1, L_0x55a15e017710, L_0x55a15e0177d0, C4<1>, C4<1>;
v0x55a15d7a73a0_0 .net "in0", 0 0, L_0x55a15e01c480;  1 drivers
v0x55a15d7a7480_0 .net "in1", 0 0, L_0x55a15e01e140;  1 drivers
v0x55a15d7a7540_0 .net "out", 0 0, L_0x55a15e017890;  1 drivers
v0x55a15d7a75e0_0 .net "w0", 0 0, L_0x55a15e017710;  1 drivers
v0x55a15d7a76a0_0 .net "w1", 0 0, L_0x55a15e0177d0;  1 drivers
S_0x55a15d7a7830 .scope module, "or0[9]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0179a0 .functor NAND 1, L_0x55a15e01c580, L_0x55a15e01c580, C4<1>, C4<1>;
L_0x55a15e017a60 .functor NAND 1, L_0x55a15e01e3e0, L_0x55a15e01e3e0, C4<1>, C4<1>;
L_0x55a15e017b20 .functor NAND 1, L_0x55a15e0179a0, L_0x55a15e017a60, C4<1>, C4<1>;
v0x55a15d7a7a70_0 .net "in0", 0 0, L_0x55a15e01c580;  1 drivers
v0x55a15d7a7b50_0 .net "in1", 0 0, L_0x55a15e01e3e0;  1 drivers
v0x55a15d7a7c10_0 .net "out", 0 0, L_0x55a15e017b20;  1 drivers
v0x55a15d7a7cb0_0 .net "w0", 0 0, L_0x55a15e0179a0;  1 drivers
v0x55a15d7a7d70_0 .net "w1", 0 0, L_0x55a15e017a60;  1 drivers
S_0x55a15d7a7f00 .scope module, "or0[10]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e017c30 .functor NAND 1, L_0x55a15e01c620, L_0x55a15e01c620, C4<1>, C4<1>;
L_0x55a15e017cf0 .functor NAND 1, L_0x55a15e01e480, L_0x55a15e01e480, C4<1>, C4<1>;
L_0x55a15e017db0 .functor NAND 1, L_0x55a15e017c30, L_0x55a15e017cf0, C4<1>, C4<1>;
v0x55a15d7a8140_0 .net "in0", 0 0, L_0x55a15e01c620;  1 drivers
v0x55a15d7a8220_0 .net "in1", 0 0, L_0x55a15e01e480;  1 drivers
v0x55a15d7a82e0_0 .net "out", 0 0, L_0x55a15e017db0;  1 drivers
v0x55a15d7a8380_0 .net "w0", 0 0, L_0x55a15e017c30;  1 drivers
v0x55a15d7a8440_0 .net "w1", 0 0, L_0x55a15e017cf0;  1 drivers
S_0x55a15d7a85d0 .scope module, "or0[11]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e017ec0 .functor NAND 1, L_0x55a15e01c730, L_0x55a15e01c730, C4<1>, C4<1>;
L_0x55a15e017f80 .functor NAND 1, L_0x55a15e01e280, L_0x55a15e01e280, C4<1>, C4<1>;
L_0x55a15e018040 .functor NAND 1, L_0x55a15e017ec0, L_0x55a15e017f80, C4<1>, C4<1>;
v0x55a15d7a8810_0 .net "in0", 0 0, L_0x55a15e01c730;  1 drivers
v0x55a15d7a88f0_0 .net "in1", 0 0, L_0x55a15e01e280;  1 drivers
v0x55a15d7a89b0_0 .net "out", 0 0, L_0x55a15e018040;  1 drivers
v0x55a15d7a8a50_0 .net "w0", 0 0, L_0x55a15e017ec0;  1 drivers
v0x55a15d7a8b10_0 .net "w1", 0 0, L_0x55a15e017f80;  1 drivers
S_0x55a15d7a8ca0 .scope module, "or0[12]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e018150 .functor NAND 1, L_0x55a15e01c7d0, L_0x55a15e01c7d0, C4<1>, C4<1>;
L_0x55a15e018210 .functor NAND 1, L_0x55a15e01e320, L_0x55a15e01e320, C4<1>, C4<1>;
L_0x55a15e0182d0 .functor NAND 1, L_0x55a15e018150, L_0x55a15e018210, C4<1>, C4<1>;
v0x55a15d7a8ee0_0 .net "in0", 0 0, L_0x55a15e01c7d0;  1 drivers
v0x55a15d7a8fc0_0 .net "in1", 0 0, L_0x55a15e01e320;  1 drivers
v0x55a15d7a9080_0 .net "out", 0 0, L_0x55a15e0182d0;  1 drivers
v0x55a15d7a9120_0 .net "w0", 0 0, L_0x55a15e018150;  1 drivers
v0x55a15d7a91e0_0 .net "w1", 0 0, L_0x55a15e018210;  1 drivers
S_0x55a15d7a9370 .scope module, "or0[13]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0183e0 .functor NAND 1, L_0x55a15e01c8f0, L_0x55a15e01c8f0, C4<1>, C4<1>;
L_0x55a15e0184a0 .functor NAND 1, L_0x55a15e01e6a0, L_0x55a15e01e6a0, C4<1>, C4<1>;
L_0x55a15e018560 .functor NAND 1, L_0x55a15e0183e0, L_0x55a15e0184a0, C4<1>, C4<1>;
v0x55a15d7a95b0_0 .net "in0", 0 0, L_0x55a15e01c8f0;  1 drivers
v0x55a15d7a9690_0 .net "in1", 0 0, L_0x55a15e01e6a0;  1 drivers
v0x55a15d7a9750_0 .net "out", 0 0, L_0x55a15e018560;  1 drivers
v0x55a15d7a97f0_0 .net "w0", 0 0, L_0x55a15e0183e0;  1 drivers
v0x55a15d7a98b0_0 .net "w1", 0 0, L_0x55a15e0184a0;  1 drivers
S_0x55a15d7a9a40 .scope module, "or0[14]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e018670 .functor NAND 1, L_0x55a15e01c990, L_0x55a15e01c990, C4<1>, C4<1>;
L_0x55a15e018730 .functor NAND 1, L_0x55a15e01e740, L_0x55a15e01e740, C4<1>, C4<1>;
L_0x55a15e0187f0 .functor NAND 1, L_0x55a15e018670, L_0x55a15e018730, C4<1>, C4<1>;
v0x55a15d7a9c80_0 .net "in0", 0 0, L_0x55a15e01c990;  1 drivers
v0x55a15d7a9d60_0 .net "in1", 0 0, L_0x55a15e01e740;  1 drivers
v0x55a15d7a9e20_0 .net "out", 0 0, L_0x55a15e0187f0;  1 drivers
v0x55a15d7a9ec0_0 .net "w0", 0 0, L_0x55a15e018670;  1 drivers
v0x55a15d7a9f80_0 .net "w1", 0 0, L_0x55a15e018730;  1 drivers
S_0x55a15d7aa110 .scope module, "or0[15]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e018900 .functor NAND 1, L_0x55a15e01cac0, L_0x55a15e01cac0, C4<1>, C4<1>;
L_0x55a15e0189c0 .functor NAND 1, L_0x55a15e01e520, L_0x55a15e01e520, C4<1>, C4<1>;
L_0x55a15e018a80 .functor NAND 1, L_0x55a15e018900, L_0x55a15e0189c0, C4<1>, C4<1>;
v0x55a15d7aa350_0 .net "in0", 0 0, L_0x55a15e01cac0;  1 drivers
v0x55a15d7aa430_0 .net "in1", 0 0, L_0x55a15e01e520;  1 drivers
v0x55a15d7aa4f0_0 .net "out", 0 0, L_0x55a15e018a80;  1 drivers
v0x55a15d7aa590_0 .net "w0", 0 0, L_0x55a15e018900;  1 drivers
v0x55a15d7aa650_0 .net "w1", 0 0, L_0x55a15e0189c0;  1 drivers
S_0x55a15d7aa7e0 .scope module, "or0[16]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e018b90 .functor NAND 1, L_0x55a15e01cb60, L_0x55a15e01cb60, C4<1>, C4<1>;
L_0x55a15e018c50 .functor NAND 1, L_0x55a15e01e5c0, L_0x55a15e01e5c0, C4<1>, C4<1>;
L_0x55a15e018d10 .functor NAND 1, L_0x55a15e018b90, L_0x55a15e018c50, C4<1>, C4<1>;
v0x55a15d7aab30_0 .net "in0", 0 0, L_0x55a15e01cb60;  1 drivers
v0x55a15d7aac10_0 .net "in1", 0 0, L_0x55a15e01e5c0;  1 drivers
v0x55a15d7aacd0_0 .net "out", 0 0, L_0x55a15e018d10;  1 drivers
v0x55a15d7aad70_0 .net "w0", 0 0, L_0x55a15e018b90;  1 drivers
v0x55a15d7aae30_0 .net "w1", 0 0, L_0x55a15e018c50;  1 drivers
S_0x55a15d7aafc0 .scope module, "or0[17]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e018e20 .functor NAND 1, L_0x55a15e01cca0, L_0x55a15e01cca0, C4<1>, C4<1>;
L_0x55a15e018ee0 .functor NAND 1, L_0x55a15e01e980, L_0x55a15e01e980, C4<1>, C4<1>;
L_0x55a15e018fa0 .functor NAND 1, L_0x55a15e018e20, L_0x55a15e018ee0, C4<1>, C4<1>;
v0x55a15d7ab200_0 .net "in0", 0 0, L_0x55a15e01cca0;  1 drivers
v0x55a15d7ab2e0_0 .net "in1", 0 0, L_0x55a15e01e980;  1 drivers
v0x55a15d7ab3a0_0 .net "out", 0 0, L_0x55a15e018fa0;  1 drivers
v0x55a15d7ab440_0 .net "w0", 0 0, L_0x55a15e018e20;  1 drivers
v0x55a15d7ab500_0 .net "w1", 0 0, L_0x55a15e018ee0;  1 drivers
S_0x55a15d7ab690 .scope module, "or0[18]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0190b0 .functor NAND 1, L_0x55a15e01cd40, L_0x55a15e01cd40, C4<1>, C4<1>;
L_0x55a15e019170 .functor NAND 1, L_0x55a15e01ea20, L_0x55a15e01ea20, C4<1>, C4<1>;
L_0x55a15e019230 .functor NAND 1, L_0x55a15e0190b0, L_0x55a15e019170, C4<1>, C4<1>;
v0x55a15d7ab8d0_0 .net "in0", 0 0, L_0x55a15e01cd40;  1 drivers
v0x55a15d7ab9b0_0 .net "in1", 0 0, L_0x55a15e01ea20;  1 drivers
v0x55a15d7aba70_0 .net "out", 0 0, L_0x55a15e019230;  1 drivers
v0x55a15d7abb10_0 .net "w0", 0 0, L_0x55a15e0190b0;  1 drivers
v0x55a15d7abbd0_0 .net "w1", 0 0, L_0x55a15e019170;  1 drivers
S_0x55a15d7abd60 .scope module, "or0[19]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e019340 .functor NAND 1, L_0x55a15e01cc00, L_0x55a15e01cc00, C4<1>, C4<1>;
L_0x55a15e019400 .functor NAND 1, L_0x55a15e01e7e0, L_0x55a15e01e7e0, C4<1>, C4<1>;
L_0x55a15e0194c0 .functor NAND 1, L_0x55a15e019340, L_0x55a15e019400, C4<1>, C4<1>;
v0x55a15d7abfa0_0 .net "in0", 0 0, L_0x55a15e01cc00;  1 drivers
v0x55a15d7ac080_0 .net "in1", 0 0, L_0x55a15e01e7e0;  1 drivers
v0x55a15d7ac140_0 .net "out", 0 0, L_0x55a15e0194c0;  1 drivers
v0x55a15d7ac1e0_0 .net "w0", 0 0, L_0x55a15e019340;  1 drivers
v0x55a15d7ac2a0_0 .net "w1", 0 0, L_0x55a15e019400;  1 drivers
S_0x55a15d7ac430 .scope module, "or0[20]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0195d0 .functor NAND 1, L_0x55a15e01ce90, L_0x55a15e01ce90, C4<1>, C4<1>;
L_0x55a15e019690 .functor NAND 1, L_0x55a15e01e880, L_0x55a15e01e880, C4<1>, C4<1>;
L_0x55a15e019750 .functor NAND 1, L_0x55a15e0195d0, L_0x55a15e019690, C4<1>, C4<1>;
v0x55a15d7ac670_0 .net "in0", 0 0, L_0x55a15e01ce90;  1 drivers
v0x55a15d7ac750_0 .net "in1", 0 0, L_0x55a15e01e880;  1 drivers
v0x55a15d7ac810_0 .net "out", 0 0, L_0x55a15e019750;  1 drivers
v0x55a15d7ac8b0_0 .net "w0", 0 0, L_0x55a15e0195d0;  1 drivers
v0x55a15d7ac970_0 .net "w1", 0 0, L_0x55a15e019690;  1 drivers
S_0x55a15d7acb00 .scope module, "or0[21]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e019860 .functor NAND 1, L_0x55a15e01cde0, L_0x55a15e01cde0, C4<1>, C4<1>;
L_0x55a15e019920 .functor NAND 1, L_0x55a15e01ec80, L_0x55a15e01ec80, C4<1>, C4<1>;
L_0x55a15e0199e0 .functor NAND 1, L_0x55a15e019860, L_0x55a15e019920, C4<1>, C4<1>;
v0x55a15d7acd40_0 .net "in0", 0 0, L_0x55a15e01cde0;  1 drivers
v0x55a15d7ace20_0 .net "in1", 0 0, L_0x55a15e01ec80;  1 drivers
v0x55a15d7acee0_0 .net "out", 0 0, L_0x55a15e0199e0;  1 drivers
v0x55a15d7acf80_0 .net "w0", 0 0, L_0x55a15e019860;  1 drivers
v0x55a15d7ad040_0 .net "w1", 0 0, L_0x55a15e019920;  1 drivers
S_0x55a15d7ad1d0 .scope module, "or0[22]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e019af0 .functor NAND 1, L_0x55a15e01cff0, L_0x55a15e01cff0, C4<1>, C4<1>;
L_0x55a15e019bb0 .functor NAND 1, L_0x55a15e01ed20, L_0x55a15e01ed20, C4<1>, C4<1>;
L_0x55a15e019c70 .functor NAND 1, L_0x55a15e019af0, L_0x55a15e019bb0, C4<1>, C4<1>;
v0x55a15d7ad410_0 .net "in0", 0 0, L_0x55a15e01cff0;  1 drivers
v0x55a15d7ad4f0_0 .net "in1", 0 0, L_0x55a15e01ed20;  1 drivers
v0x55a15d7ad5b0_0 .net "out", 0 0, L_0x55a15e019c70;  1 drivers
v0x55a15d7ad650_0 .net "w0", 0 0, L_0x55a15e019af0;  1 drivers
v0x55a15d7ad710_0 .net "w1", 0 0, L_0x55a15e019bb0;  1 drivers
S_0x55a15d7ad8a0 .scope module, "or0[23]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e019d80 .functor NAND 1, L_0x55a15e01cf30, L_0x55a15e01cf30, C4<1>, C4<1>;
L_0x55a15e019e40 .functor NAND 1, L_0x55a15e01eac0, L_0x55a15e01eac0, C4<1>, C4<1>;
L_0x55a15e019f00 .functor NAND 1, L_0x55a15e019d80, L_0x55a15e019e40, C4<1>, C4<1>;
v0x55a15d7adae0_0 .net "in0", 0 0, L_0x55a15e01cf30;  1 drivers
v0x55a15d7adbc0_0 .net "in1", 0 0, L_0x55a15e01eac0;  1 drivers
v0x55a15d7adc80_0 .net "out", 0 0, L_0x55a15e019f00;  1 drivers
v0x55a15d7add20_0 .net "w0", 0 0, L_0x55a15e019d80;  1 drivers
v0x55a15d7adde0_0 .net "w1", 0 0, L_0x55a15e019e40;  1 drivers
S_0x55a15d7adf70 .scope module, "or0[24]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e01a010 .functor NAND 1, L_0x55a15e01d160, L_0x55a15e01d160, C4<1>, C4<1>;
L_0x55a15e01a0d0 .functor NAND 1, L_0x55a15e01eb60, L_0x55a15e01eb60, C4<1>, C4<1>;
L_0x55a15e01a190 .functor NAND 1, L_0x55a15e01a010, L_0x55a15e01a0d0, C4<1>, C4<1>;
v0x55a15d7ae1b0_0 .net "in0", 0 0, L_0x55a15e01d160;  1 drivers
v0x55a15d7ae290_0 .net "in1", 0 0, L_0x55a15e01eb60;  1 drivers
v0x55a15d7ae350_0 .net "out", 0 0, L_0x55a15e01a190;  1 drivers
v0x55a15d7ae3f0_0 .net "w0", 0 0, L_0x55a15e01a010;  1 drivers
v0x55a15d7ae4b0_0 .net "w1", 0 0, L_0x55a15e01a0d0;  1 drivers
S_0x55a15d7ae640 .scope module, "or0[25]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e01a2a0 .functor NAND 1, L_0x55a15e01d090, L_0x55a15e01d090, C4<1>, C4<1>;
L_0x55a15e01a360 .functor NAND 1, L_0x55a15e01efa0, L_0x55a15e01efa0, C4<1>, C4<1>;
L_0x55a15e01a420 .functor NAND 1, L_0x55a15e01a2a0, L_0x55a15e01a360, C4<1>, C4<1>;
v0x55a15d7ae880_0 .net "in0", 0 0, L_0x55a15e01d090;  1 drivers
v0x55a15d7ae960_0 .net "in1", 0 0, L_0x55a15e01efa0;  1 drivers
v0x55a15d7aea20_0 .net "out", 0 0, L_0x55a15e01a420;  1 drivers
v0x55a15d7aeac0_0 .net "w0", 0 0, L_0x55a15e01a2a0;  1 drivers
v0x55a15d7aeb80_0 .net "w1", 0 0, L_0x55a15e01a360;  1 drivers
S_0x55a15d7aed10 .scope module, "or0[26]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e01a530 .functor NAND 1, L_0x55a15e01d2e0, L_0x55a15e01d2e0, C4<1>, C4<1>;
L_0x55a15e01a5f0 .functor NAND 1, L_0x55a15e01f040, L_0x55a15e01f040, C4<1>, C4<1>;
L_0x55a15e01a6b0 .functor NAND 1, L_0x55a15e01a530, L_0x55a15e01a5f0, C4<1>, C4<1>;
v0x55a15d7aef50_0 .net "in0", 0 0, L_0x55a15e01d2e0;  1 drivers
v0x55a15d7af030_0 .net "in1", 0 0, L_0x55a15e01f040;  1 drivers
v0x55a15d7af0f0_0 .net "out", 0 0, L_0x55a15e01a6b0;  1 drivers
v0x55a15d7af190_0 .net "w0", 0 0, L_0x55a15e01a530;  1 drivers
v0x55a15d7af250_0 .net "w1", 0 0, L_0x55a15e01a5f0;  1 drivers
S_0x55a15d7af3e0 .scope module, "or0[27]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e01a7c0 .functor NAND 1, L_0x55a15e01d200, L_0x55a15e01d200, C4<1>, C4<1>;
L_0x55a15e01a880 .functor NAND 1, L_0x55a15e01edc0, L_0x55a15e01edc0, C4<1>, C4<1>;
L_0x55a15e01a940 .functor NAND 1, L_0x55a15e01a7c0, L_0x55a15e01a880, C4<1>, C4<1>;
v0x55a15d7af620_0 .net "in0", 0 0, L_0x55a15e01d200;  1 drivers
v0x55a15d7af700_0 .net "in1", 0 0, L_0x55a15e01edc0;  1 drivers
v0x55a15d7af7c0_0 .net "out", 0 0, L_0x55a15e01a940;  1 drivers
v0x55a15d7af860_0 .net "w0", 0 0, L_0x55a15e01a7c0;  1 drivers
v0x55a15d7af920_0 .net "w1", 0 0, L_0x55a15e01a880;  1 drivers
S_0x55a15d7afab0 .scope module, "or0[28]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e01aa50 .functor NAND 1, L_0x55a15e01d470, L_0x55a15e01d470, C4<1>, C4<1>;
L_0x55a15e01ab10 .functor NAND 1, L_0x55a15e01ee60, L_0x55a15e01ee60, C4<1>, C4<1>;
L_0x55a15e01abd0 .functor NAND 1, L_0x55a15e01aa50, L_0x55a15e01ab10, C4<1>, C4<1>;
v0x55a15d7afcf0_0 .net "in0", 0 0, L_0x55a15e01d470;  1 drivers
v0x55a15d7afdd0_0 .net "in1", 0 0, L_0x55a15e01ee60;  1 drivers
v0x55a15d7afe90_0 .net "out", 0 0, L_0x55a15e01abd0;  1 drivers
v0x55a15d7aff30_0 .net "w0", 0 0, L_0x55a15e01aa50;  1 drivers
v0x55a15d7afff0_0 .net "w1", 0 0, L_0x55a15e01ab10;  1 drivers
S_0x55a15d7b0180 .scope module, "or0[29]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e01ace0 .functor NAND 1, L_0x55a15e01d380, L_0x55a15e01d380, C4<1>, C4<1>;
L_0x55a15e01ada0 .functor NAND 1, L_0x55a15e01ef00, L_0x55a15e01ef00, C4<1>, C4<1>;
L_0x55a15e01ae60 .functor NAND 1, L_0x55a15e01ace0, L_0x55a15e01ada0, C4<1>, C4<1>;
v0x55a15d7b03c0_0 .net "in0", 0 0, L_0x55a15e01d380;  1 drivers
v0x55a15d7b04a0_0 .net "in1", 0 0, L_0x55a15e01ef00;  1 drivers
v0x55a15d7b0560_0 .net "out", 0 0, L_0x55a15e01ae60;  1 drivers
v0x55a15d7b0600_0 .net "w0", 0 0, L_0x55a15e01ace0;  1 drivers
v0x55a15d7b06c0_0 .net "w1", 0 0, L_0x55a15e01ada0;  1 drivers
S_0x55a15d7b0850 .scope module, "or0[30]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e01af70 .functor NAND 1, L_0x55a15e01da20, L_0x55a15e01da20, C4<1>, C4<1>;
L_0x55a15e01b030 .functor NAND 1, L_0x55a15e01f0e0, L_0x55a15e01f0e0, C4<1>, C4<1>;
L_0x55a15e01b0f0 .functor NAND 1, L_0x55a15e01af70, L_0x55a15e01b030, C4<1>, C4<1>;
v0x55a15d7b0a90_0 .net "in0", 0 0, L_0x55a15e01da20;  1 drivers
v0x55a15d7b0b70_0 .net "in1", 0 0, L_0x55a15e01f0e0;  1 drivers
v0x55a15d7b0c30_0 .net "out", 0 0, L_0x55a15e01b0f0;  1 drivers
v0x55a15d7b0cd0_0 .net "w0", 0 0, L_0x55a15e01af70;  1 drivers
v0x55a15d7b0d90_0 .net "w1", 0 0, L_0x55a15e01b030;  1 drivers
S_0x55a15d7b0f20 .scope module, "or0[31]" "OR" 53 4, 8 1 0, S_0x55a15d7a3840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e01b200 .functor NAND 1, L_0x55a15e01d920, L_0x55a15e01d920, C4<1>, C4<1>;
L_0x55a15e01b2c0 .functor NAND 1, L_0x55a15e01f180, L_0x55a15e01f180, C4<1>, C4<1>;
L_0x55a15e01b380 .functor NAND 1, L_0x55a15e01b200, L_0x55a15e01b2c0, C4<1>, C4<1>;
v0x55a15d7b1160_0 .net "in0", 0 0, L_0x55a15e01d920;  1 drivers
v0x55a15d7b1240_0 .net "in1", 0 0, L_0x55a15e01f180;  1 drivers
v0x55a15d7b1300_0 .net "out", 0 0, L_0x55a15e01b380;  1 drivers
v0x55a15d7b13a0_0 .net "w0", 0 0, L_0x55a15e01b200;  1 drivers
v0x55a15d7b1460_0 .net "w1", 0 0, L_0x55a15e01b2c0;  1 drivers
S_0x55a15d7b18a0 .scope module, "or3" "OR_32BIT" 51 39, 53 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in0"
    .port_info 2 /INPUT 32 "in1"
v0x55a15d7df650_0 .net "in0", 31 0, L_0x55a15e01b490;  alias, 1 drivers
v0x55a15d7df710_0 .net "in1", 31 0, L_0x55a15dfe7d50;  alias, 1 drivers
v0x55a15d7df7b0_0 .net "out", 31 0, L_0x55a15e0245d0;  alias, 1 drivers
LS_0x55a15e0245d0_0_0 .concat [ 1 1 1 1], L_0x55a15e01c870, L_0x55a15e01ca30, L_0x55a15e01fa70, L_0x55a15e01fd00;
LS_0x55a15e0245d0_0_4 .concat [ 1 1 1 1], L_0x55a15e01ff90, L_0x55a15e020220, L_0x55a15e0204b0, L_0x55a15e020740;
LS_0x55a15e0245d0_0_8 .concat [ 1 1 1 1], L_0x55a15e0209d0, L_0x55a15e020c60, L_0x55a15e020ef0, L_0x55a15e021180;
LS_0x55a15e0245d0_0_12 .concat [ 1 1 1 1], L_0x55a15e021410, L_0x55a15e0216a0, L_0x55a15e021930, L_0x55a15e021bc0;
LS_0x55a15e0245d0_0_16 .concat [ 1 1 1 1], L_0x55a15e021e50, L_0x55a15e0220e0, L_0x55a15e022370, L_0x55a15e022600;
LS_0x55a15e0245d0_0_20 .concat [ 1 1 1 1], L_0x55a15e022890, L_0x55a15e022b20, L_0x55a15e022db0, L_0x55a15e023040;
LS_0x55a15e0245d0_0_24 .concat [ 1 1 1 1], L_0x55a15e0232d0, L_0x55a15e023560, L_0x55a15e0237f0, L_0x55a15e023a80;
LS_0x55a15e0245d0_0_28 .concat [ 1 1 1 1], L_0x55a15e023d10, L_0x55a15e023fa0, L_0x55a15e024230, L_0x55a15e0244c0;
LS_0x55a15e0245d0_1_0 .concat [ 4 4 4 4], LS_0x55a15e0245d0_0_0, LS_0x55a15e0245d0_0_4, LS_0x55a15e0245d0_0_8, LS_0x55a15e0245d0_0_12;
LS_0x55a15e0245d0_1_4 .concat [ 4 4 4 4], LS_0x55a15e0245d0_0_16, LS_0x55a15e0245d0_0_20, LS_0x55a15e0245d0_0_24, LS_0x55a15e0245d0_0_28;
L_0x55a15e0245d0 .concat [ 16 16 0 0], LS_0x55a15e0245d0_1_0, LS_0x55a15e0245d0_1_4;
L_0x55a15e025070 .part L_0x55a15e01b490, 0, 1;
L_0x55a15e025110 .part L_0x55a15e01b490, 1, 1;
L_0x55a15e0251b0 .part L_0x55a15e01b490, 2, 1;
L_0x55a15e025250 .part L_0x55a15e01b490, 3, 1;
L_0x55a15e0252f0 .part L_0x55a15e01b490, 4, 1;
L_0x55a15e025390 .part L_0x55a15e01b490, 5, 1;
L_0x55a15e025430 .part L_0x55a15e01b490, 6, 1;
L_0x55a15e025520 .part L_0x55a15e01b490, 7, 1;
L_0x55a15e0255c0 .part L_0x55a15e01b490, 8, 1;
L_0x55a15e0256c0 .part L_0x55a15e01b490, 9, 1;
L_0x55a15e025760 .part L_0x55a15e01b490, 10, 1;
L_0x55a15e025870 .part L_0x55a15e01b490, 11, 1;
L_0x55a15e025910 .part L_0x55a15e01b490, 12, 1;
L_0x55a15e025a30 .part L_0x55a15e01b490, 13, 1;
L_0x55a15e025ad0 .part L_0x55a15e01b490, 14, 1;
L_0x55a15e025c00 .part L_0x55a15e01b490, 15, 1;
L_0x55a15e025ca0 .part L_0x55a15e01b490, 16, 1;
L_0x55a15e025de0 .part L_0x55a15e01b490, 17, 1;
L_0x55a15e025e80 .part L_0x55a15e01b490, 18, 1;
L_0x55a15e025d40 .part L_0x55a15e01b490, 19, 1;
L_0x55a15e025fd0 .part L_0x55a15e01b490, 20, 1;
L_0x55a15e025f20 .part L_0x55a15e01b490, 21, 1;
L_0x55a15e026130 .part L_0x55a15e01b490, 22, 1;
L_0x55a15e026070 .part L_0x55a15e01b490, 23, 1;
L_0x55a15e0262a0 .part L_0x55a15e01b490, 24, 1;
L_0x55a15e0261d0 .part L_0x55a15e01b490, 25, 1;
L_0x55a15e026420 .part L_0x55a15e01b490, 26, 1;
L_0x55a15e026340 .part L_0x55a15e01b490, 27, 1;
L_0x55a15e0265b0 .part L_0x55a15e01b490, 28, 1;
L_0x55a15e0264c0 .part L_0x55a15e01b490, 29, 1;
L_0x55a15e026b60 .part L_0x55a15e01b490, 30, 1;
L_0x55a15e026a60 .part L_0x55a15e01b490, 31, 1;
L_0x55a15e026d10 .part L_0x55a15dfe7d50, 0, 1;
L_0x55a15e026ed0 .part L_0x55a15dfe7d50, 1, 1;
L_0x55a15e026f70 .part L_0x55a15dfe7d50, 2, 1;
L_0x55a15e026db0 .part L_0x55a15dfe7d50, 3, 1;
L_0x55a15e027140 .part L_0x55a15dfe7d50, 4, 1;
L_0x55a15e027010 .part L_0x55a15dfe7d50, 5, 1;
L_0x55a15e027320 .part L_0x55a15dfe7d50, 6, 1;
L_0x55a15e0271e0 .part L_0x55a15dfe7d50, 7, 1;
L_0x55a15e027280 .part L_0x55a15dfe7d50, 8, 1;
L_0x55a15e027520 .part L_0x55a15dfe7d50, 9, 1;
L_0x55a15e0275c0 .part L_0x55a15dfe7d50, 10, 1;
L_0x55a15e0273c0 .part L_0x55a15dfe7d50, 11, 1;
L_0x55a15e027460 .part L_0x55a15dfe7d50, 12, 1;
L_0x55a15e0277e0 .part L_0x55a15dfe7d50, 13, 1;
L_0x55a15e027880 .part L_0x55a15dfe7d50, 14, 1;
L_0x55a15e027660 .part L_0x55a15dfe7d50, 15, 1;
L_0x55a15e027700 .part L_0x55a15dfe7d50, 16, 1;
L_0x55a15e027ac0 .part L_0x55a15dfe7d50, 17, 1;
L_0x55a15e027b60 .part L_0x55a15dfe7d50, 18, 1;
L_0x55a15e027920 .part L_0x55a15dfe7d50, 19, 1;
L_0x55a15e0279c0 .part L_0x55a15dfe7d50, 20, 1;
L_0x55a15e027dc0 .part L_0x55a15dfe7d50, 21, 1;
L_0x55a15e027e60 .part L_0x55a15dfe7d50, 22, 1;
L_0x55a15e027c00 .part L_0x55a15dfe7d50, 23, 1;
L_0x55a15e027ca0 .part L_0x55a15dfe7d50, 24, 1;
L_0x55a15e0280e0 .part L_0x55a15dfe7d50, 25, 1;
L_0x55a15e028180 .part L_0x55a15dfe7d50, 26, 1;
L_0x55a15e027f00 .part L_0x55a15dfe7d50, 27, 1;
L_0x55a15e027fa0 .part L_0x55a15dfe7d50, 28, 1;
L_0x55a15e028040 .part L_0x55a15dfe7d50, 29, 1;
L_0x55a15e028220 .part L_0x55a15dfe7d50, 30, 1;
L_0x55a15e0282c0 .part L_0x55a15dfe7d50, 31, 1;
S_0x55a15d7b1ac0 .scope module, "or0[0]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e01c6c0 .functor NAND 1, L_0x55a15e025070, L_0x55a15e025070, C4<1>, C4<1>;
L_0x55a15e01f220 .functor NAND 1, L_0x55a15e026d10, L_0x55a15e026d10, C4<1>, C4<1>;
L_0x55a15e01c870 .functor NAND 1, L_0x55a15e01c6c0, L_0x55a15e01f220, C4<1>, C4<1>;
v0x55a15d7b1d40_0 .net "in0", 0 0, L_0x55a15e025070;  1 drivers
v0x55a15d7b1e20_0 .net "in1", 0 0, L_0x55a15e026d10;  1 drivers
v0x55a15d7b1ee0_0 .net "out", 0 0, L_0x55a15e01c870;  1 drivers
v0x55a15d7b1fb0_0 .net "w0", 0 0, L_0x55a15e01c6c0;  1 drivers
v0x55a15d7b2070_0 .net "w1", 0 0, L_0x55a15e01f220;  1 drivers
S_0x55a15d7b2200 .scope module, "or0[1]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e01dd10 .functor NAND 1, L_0x55a15e025110, L_0x55a15e025110, C4<1>, C4<1>;
L_0x55a15e01ec00 .functor NAND 1, L_0x55a15e026ed0, L_0x55a15e026ed0, C4<1>, C4<1>;
L_0x55a15e01ca30 .functor NAND 1, L_0x55a15e01dd10, L_0x55a15e01ec00, C4<1>, C4<1>;
v0x55a15d7b2440_0 .net "in0", 0 0, L_0x55a15e025110;  1 drivers
v0x55a15d7b2520_0 .net "in1", 0 0, L_0x55a15e026ed0;  1 drivers
v0x55a15d7b25e0_0 .net "out", 0 0, L_0x55a15e01ca30;  1 drivers
v0x55a15d7b2680_0 .net "w0", 0 0, L_0x55a15e01dd10;  1 drivers
v0x55a15d7b2740_0 .net "w1", 0 0, L_0x55a15e01ec00;  1 drivers
S_0x55a15d7b28d0 .scope module, "or0[2]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e01f8f0 .functor NAND 1, L_0x55a15e0251b0, L_0x55a15e0251b0, C4<1>, C4<1>;
L_0x55a15e01f9b0 .functor NAND 1, L_0x55a15e026f70, L_0x55a15e026f70, C4<1>, C4<1>;
L_0x55a15e01fa70 .functor NAND 1, L_0x55a15e01f8f0, L_0x55a15e01f9b0, C4<1>, C4<1>;
v0x55a15d7b2af0_0 .net "in0", 0 0, L_0x55a15e0251b0;  1 drivers
v0x55a15d7b2bd0_0 .net "in1", 0 0, L_0x55a15e026f70;  1 drivers
v0x55a15d7b2c90_0 .net "out", 0 0, L_0x55a15e01fa70;  1 drivers
v0x55a15d7b2d60_0 .net "w0", 0 0, L_0x55a15e01f8f0;  1 drivers
v0x55a15d7b2e20_0 .net "w1", 0 0, L_0x55a15e01f9b0;  1 drivers
S_0x55a15d7b2fb0 .scope module, "or0[3]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e01fb80 .functor NAND 1, L_0x55a15e025250, L_0x55a15e025250, C4<1>, C4<1>;
L_0x55a15e01fc40 .functor NAND 1, L_0x55a15e026db0, L_0x55a15e026db0, C4<1>, C4<1>;
L_0x55a15e01fd00 .functor NAND 1, L_0x55a15e01fb80, L_0x55a15e01fc40, C4<1>, C4<1>;
v0x55a15d7b31f0_0 .net "in0", 0 0, L_0x55a15e025250;  1 drivers
v0x55a15d7b32d0_0 .net "in1", 0 0, L_0x55a15e026db0;  1 drivers
v0x55a15d7b3390_0 .net "out", 0 0, L_0x55a15e01fd00;  1 drivers
v0x55a15d7b3430_0 .net "w0", 0 0, L_0x55a15e01fb80;  1 drivers
v0x55a15d7b34f0_0 .net "w1", 0 0, L_0x55a15e01fc40;  1 drivers
S_0x55a15d7b3680 .scope module, "or0[4]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e01fe10 .functor NAND 1, L_0x55a15e0252f0, L_0x55a15e0252f0, C4<1>, C4<1>;
L_0x55a15e01fed0 .functor NAND 1, L_0x55a15e027140, L_0x55a15e027140, C4<1>, C4<1>;
L_0x55a15e01ff90 .functor NAND 1, L_0x55a15e01fe10, L_0x55a15e01fed0, C4<1>, C4<1>;
v0x55a15d7b3910_0 .net "in0", 0 0, L_0x55a15e0252f0;  1 drivers
v0x55a15d7b39f0_0 .net "in1", 0 0, L_0x55a15e027140;  1 drivers
v0x55a15d7b3ab0_0 .net "out", 0 0, L_0x55a15e01ff90;  1 drivers
v0x55a15d7b3b50_0 .net "w0", 0 0, L_0x55a15e01fe10;  1 drivers
v0x55a15d7b3c10_0 .net "w1", 0 0, L_0x55a15e01fed0;  1 drivers
S_0x55a15d7b3da0 .scope module, "or0[5]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0200a0 .functor NAND 1, L_0x55a15e025390, L_0x55a15e025390, C4<1>, C4<1>;
L_0x55a15e020160 .functor NAND 1, L_0x55a15e027010, L_0x55a15e027010, C4<1>, C4<1>;
L_0x55a15e020220 .functor NAND 1, L_0x55a15e0200a0, L_0x55a15e020160, C4<1>, C4<1>;
v0x55a15d7b3fe0_0 .net "in0", 0 0, L_0x55a15e025390;  1 drivers
v0x55a15d7b40c0_0 .net "in1", 0 0, L_0x55a15e027010;  1 drivers
v0x55a15d7b4180_0 .net "out", 0 0, L_0x55a15e020220;  1 drivers
v0x55a15d7b4220_0 .net "w0", 0 0, L_0x55a15e0200a0;  1 drivers
v0x55a15d7b42e0_0 .net "w1", 0 0, L_0x55a15e020160;  1 drivers
S_0x55a15d7b4470 .scope module, "or0[6]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e020330 .functor NAND 1, L_0x55a15e025430, L_0x55a15e025430, C4<1>, C4<1>;
L_0x55a15e0203f0 .functor NAND 1, L_0x55a15e027320, L_0x55a15e027320, C4<1>, C4<1>;
L_0x55a15e0204b0 .functor NAND 1, L_0x55a15e020330, L_0x55a15e0203f0, C4<1>, C4<1>;
v0x55a15d7b46b0_0 .net "in0", 0 0, L_0x55a15e025430;  1 drivers
v0x55a15d7b4790_0 .net "in1", 0 0, L_0x55a15e027320;  1 drivers
v0x55a15d7b4850_0 .net "out", 0 0, L_0x55a15e0204b0;  1 drivers
v0x55a15d7b48f0_0 .net "w0", 0 0, L_0x55a15e020330;  1 drivers
v0x55a15d7b49b0_0 .net "w1", 0 0, L_0x55a15e0203f0;  1 drivers
S_0x55a15d7b4b40 .scope module, "or0[7]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0205c0 .functor NAND 1, L_0x55a15e025520, L_0x55a15e025520, C4<1>, C4<1>;
L_0x55a15e020680 .functor NAND 1, L_0x55a15e0271e0, L_0x55a15e0271e0, C4<1>, C4<1>;
L_0x55a15e020740 .functor NAND 1, L_0x55a15e0205c0, L_0x55a15e020680, C4<1>, C4<1>;
v0x55a15d7b4d80_0 .net "in0", 0 0, L_0x55a15e025520;  1 drivers
v0x55a15d7b4e60_0 .net "in1", 0 0, L_0x55a15e0271e0;  1 drivers
v0x55a15d7b4f20_0 .net "out", 0 0, L_0x55a15e020740;  1 drivers
v0x55a15d7b4fc0_0 .net "w0", 0 0, L_0x55a15e0205c0;  1 drivers
v0x55a15d7b5080_0 .net "w1", 0 0, L_0x55a15e020680;  1 drivers
S_0x55a15d7b5210 .scope module, "or0[8]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e020850 .functor NAND 1, L_0x55a15e0255c0, L_0x55a15e0255c0, C4<1>, C4<1>;
L_0x55a15e020910 .functor NAND 1, L_0x55a15e027280, L_0x55a15e027280, C4<1>, C4<1>;
L_0x55a15e0209d0 .functor NAND 1, L_0x55a15e020850, L_0x55a15e020910, C4<1>, C4<1>;
v0x55a15d7b5400_0 .net "in0", 0 0, L_0x55a15e0255c0;  1 drivers
v0x55a15d7b54e0_0 .net "in1", 0 0, L_0x55a15e027280;  1 drivers
v0x55a15d7b55a0_0 .net "out", 0 0, L_0x55a15e0209d0;  1 drivers
v0x55a15d7b5640_0 .net "w0", 0 0, L_0x55a15e020850;  1 drivers
v0x55a15d7b5700_0 .net "w1", 0 0, L_0x55a15e020910;  1 drivers
S_0x55a15d7b5890 .scope module, "or0[9]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e020ae0 .functor NAND 1, L_0x55a15e0256c0, L_0x55a15e0256c0, C4<1>, C4<1>;
L_0x55a15e020ba0 .functor NAND 1, L_0x55a15e027520, L_0x55a15e027520, C4<1>, C4<1>;
L_0x55a15e020c60 .functor NAND 1, L_0x55a15e020ae0, L_0x55a15e020ba0, C4<1>, C4<1>;
v0x55a15d7b5ad0_0 .net "in0", 0 0, L_0x55a15e0256c0;  1 drivers
v0x55a15d7b5bb0_0 .net "in1", 0 0, L_0x55a15e027520;  1 drivers
v0x55a15d7b5c70_0 .net "out", 0 0, L_0x55a15e020c60;  1 drivers
v0x55a15d7b5d10_0 .net "w0", 0 0, L_0x55a15e020ae0;  1 drivers
v0x55a15d7b5dd0_0 .net "w1", 0 0, L_0x55a15e020ba0;  1 drivers
S_0x55a15d7b5f60 .scope module, "or0[10]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e020d70 .functor NAND 1, L_0x55a15e025760, L_0x55a15e025760, C4<1>, C4<1>;
L_0x55a15e020e30 .functor NAND 1, L_0x55a15e0275c0, L_0x55a15e0275c0, C4<1>, C4<1>;
L_0x55a15e020ef0 .functor NAND 1, L_0x55a15e020d70, L_0x55a15e020e30, C4<1>, C4<1>;
v0x55a15d7b61a0_0 .net "in0", 0 0, L_0x55a15e025760;  1 drivers
v0x55a15d7b6280_0 .net "in1", 0 0, L_0x55a15e0275c0;  1 drivers
v0x55a15d7b6340_0 .net "out", 0 0, L_0x55a15e020ef0;  1 drivers
v0x55a15d7b63e0_0 .net "w0", 0 0, L_0x55a15e020d70;  1 drivers
v0x55a15d7b64a0_0 .net "w1", 0 0, L_0x55a15e020e30;  1 drivers
S_0x55a15d7b6630 .scope module, "or0[11]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e021000 .functor NAND 1, L_0x55a15e025870, L_0x55a15e025870, C4<1>, C4<1>;
L_0x55a15e0210c0 .functor NAND 1, L_0x55a15e0273c0, L_0x55a15e0273c0, C4<1>, C4<1>;
L_0x55a15e021180 .functor NAND 1, L_0x55a15e021000, L_0x55a15e0210c0, C4<1>, C4<1>;
v0x55a15d7b6870_0 .net "in0", 0 0, L_0x55a15e025870;  1 drivers
v0x55a15d7b6950_0 .net "in1", 0 0, L_0x55a15e0273c0;  1 drivers
v0x55a15d7b6a10_0 .net "out", 0 0, L_0x55a15e021180;  1 drivers
v0x55a15d7b6ab0_0 .net "w0", 0 0, L_0x55a15e021000;  1 drivers
v0x55a15d7b6b70_0 .net "w1", 0 0, L_0x55a15e0210c0;  1 drivers
S_0x55a15d7b6d00 .scope module, "or0[12]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e021290 .functor NAND 1, L_0x55a15e025910, L_0x55a15e025910, C4<1>, C4<1>;
L_0x55a15e021350 .functor NAND 1, L_0x55a15e027460, L_0x55a15e027460, C4<1>, C4<1>;
L_0x55a15e021410 .functor NAND 1, L_0x55a15e021290, L_0x55a15e021350, C4<1>, C4<1>;
v0x55a15d7b6f40_0 .net "in0", 0 0, L_0x55a15e025910;  1 drivers
v0x55a15d7b7020_0 .net "in1", 0 0, L_0x55a15e027460;  1 drivers
v0x55a15d7b70e0_0 .net "out", 0 0, L_0x55a15e021410;  1 drivers
v0x55a15d7b7180_0 .net "w0", 0 0, L_0x55a15e021290;  1 drivers
v0x55a15d7b7240_0 .net "w1", 0 0, L_0x55a15e021350;  1 drivers
S_0x55a15d7b73d0 .scope module, "or0[13]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e021520 .functor NAND 1, L_0x55a15e025a30, L_0x55a15e025a30, C4<1>, C4<1>;
L_0x55a15e0215e0 .functor NAND 1, L_0x55a15e0277e0, L_0x55a15e0277e0, C4<1>, C4<1>;
L_0x55a15e0216a0 .functor NAND 1, L_0x55a15e021520, L_0x55a15e0215e0, C4<1>, C4<1>;
v0x55a15d7b7610_0 .net "in0", 0 0, L_0x55a15e025a30;  1 drivers
v0x55a15d7b76f0_0 .net "in1", 0 0, L_0x55a15e0277e0;  1 drivers
v0x55a15d7b77b0_0 .net "out", 0 0, L_0x55a15e0216a0;  1 drivers
v0x55a15d7b7850_0 .net "w0", 0 0, L_0x55a15e021520;  1 drivers
v0x55a15d7b7910_0 .net "w1", 0 0, L_0x55a15e0215e0;  1 drivers
S_0x55a15d7b7aa0 .scope module, "or0[14]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0217b0 .functor NAND 1, L_0x55a15e025ad0, L_0x55a15e025ad0, C4<1>, C4<1>;
L_0x55a15e021870 .functor NAND 1, L_0x55a15e027880, L_0x55a15e027880, C4<1>, C4<1>;
L_0x55a15e021930 .functor NAND 1, L_0x55a15e0217b0, L_0x55a15e021870, C4<1>, C4<1>;
v0x55a15d7b7ce0_0 .net "in0", 0 0, L_0x55a15e025ad0;  1 drivers
v0x55a15d7b7dc0_0 .net "in1", 0 0, L_0x55a15e027880;  1 drivers
v0x55a15d7b7e80_0 .net "out", 0 0, L_0x55a15e021930;  1 drivers
v0x55a15d7b7f20_0 .net "w0", 0 0, L_0x55a15e0217b0;  1 drivers
v0x55a15d7b7fe0_0 .net "w1", 0 0, L_0x55a15e021870;  1 drivers
S_0x55a15d7b8170 .scope module, "or0[15]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e021a40 .functor NAND 1, L_0x55a15e025c00, L_0x55a15e025c00, C4<1>, C4<1>;
L_0x55a15e021b00 .functor NAND 1, L_0x55a15e027660, L_0x55a15e027660, C4<1>, C4<1>;
L_0x55a15e021bc0 .functor NAND 1, L_0x55a15e021a40, L_0x55a15e021b00, C4<1>, C4<1>;
v0x55a15d7b83b0_0 .net "in0", 0 0, L_0x55a15e025c00;  1 drivers
v0x55a15d7b8490_0 .net "in1", 0 0, L_0x55a15e027660;  1 drivers
v0x55a15d7b8550_0 .net "out", 0 0, L_0x55a15e021bc0;  1 drivers
v0x55a15d7b85f0_0 .net "w0", 0 0, L_0x55a15e021a40;  1 drivers
v0x55a15d7b86b0_0 .net "w1", 0 0, L_0x55a15e021b00;  1 drivers
S_0x55a15d7b8840 .scope module, "or0[16]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e021cd0 .functor NAND 1, L_0x55a15e025ca0, L_0x55a15e025ca0, C4<1>, C4<1>;
L_0x55a15e021d90 .functor NAND 1, L_0x55a15e027700, L_0x55a15e027700, C4<1>, C4<1>;
L_0x55a15e021e50 .functor NAND 1, L_0x55a15e021cd0, L_0x55a15e021d90, C4<1>, C4<1>;
v0x55a15d7b8b90_0 .net "in0", 0 0, L_0x55a15e025ca0;  1 drivers
v0x55a15d7b8c70_0 .net "in1", 0 0, L_0x55a15e027700;  1 drivers
v0x55a15d7b8d30_0 .net "out", 0 0, L_0x55a15e021e50;  1 drivers
v0x55a15d7b8dd0_0 .net "w0", 0 0, L_0x55a15e021cd0;  1 drivers
v0x55a15d7b8e90_0 .net "w1", 0 0, L_0x55a15e021d90;  1 drivers
S_0x55a15d7b9020 .scope module, "or0[17]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e021f60 .functor NAND 1, L_0x55a15e025de0, L_0x55a15e025de0, C4<1>, C4<1>;
L_0x55a15e022020 .functor NAND 1, L_0x55a15e027ac0, L_0x55a15e027ac0, C4<1>, C4<1>;
L_0x55a15e0220e0 .functor NAND 1, L_0x55a15e021f60, L_0x55a15e022020, C4<1>, C4<1>;
v0x55a15d7b9260_0 .net "in0", 0 0, L_0x55a15e025de0;  1 drivers
v0x55a15d7b9340_0 .net "in1", 0 0, L_0x55a15e027ac0;  1 drivers
v0x55a15d7b9400_0 .net "out", 0 0, L_0x55a15e0220e0;  1 drivers
v0x55a15d7b94a0_0 .net "w0", 0 0, L_0x55a15e021f60;  1 drivers
v0x55a15d7b9560_0 .net "w1", 0 0, L_0x55a15e022020;  1 drivers
S_0x55a15d7b96f0 .scope module, "or0[18]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0221f0 .functor NAND 1, L_0x55a15e025e80, L_0x55a15e025e80, C4<1>, C4<1>;
L_0x55a15e0222b0 .functor NAND 1, L_0x55a15e027b60, L_0x55a15e027b60, C4<1>, C4<1>;
L_0x55a15e022370 .functor NAND 1, L_0x55a15e0221f0, L_0x55a15e0222b0, C4<1>, C4<1>;
v0x55a15d7b9930_0 .net "in0", 0 0, L_0x55a15e025e80;  1 drivers
v0x55a15d7b9a10_0 .net "in1", 0 0, L_0x55a15e027b60;  1 drivers
v0x55a15d7b9ad0_0 .net "out", 0 0, L_0x55a15e022370;  1 drivers
v0x55a15d7b9b70_0 .net "w0", 0 0, L_0x55a15e0221f0;  1 drivers
v0x55a15d7b9c30_0 .net "w1", 0 0, L_0x55a15e0222b0;  1 drivers
S_0x55a15d7b9dc0 .scope module, "or0[19]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e022480 .functor NAND 1, L_0x55a15e025d40, L_0x55a15e025d40, C4<1>, C4<1>;
L_0x55a15e022540 .functor NAND 1, L_0x55a15e027920, L_0x55a15e027920, C4<1>, C4<1>;
L_0x55a15e022600 .functor NAND 1, L_0x55a15e022480, L_0x55a15e022540, C4<1>, C4<1>;
v0x55a15d7ba000_0 .net "in0", 0 0, L_0x55a15e025d40;  1 drivers
v0x55a15d7ba0e0_0 .net "in1", 0 0, L_0x55a15e027920;  1 drivers
v0x55a15d7ba1a0_0 .net "out", 0 0, L_0x55a15e022600;  1 drivers
v0x55a15d7ba240_0 .net "w0", 0 0, L_0x55a15e022480;  1 drivers
v0x55a15d7ba300_0 .net "w1", 0 0, L_0x55a15e022540;  1 drivers
S_0x55a15d7ba490 .scope module, "or0[20]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e022710 .functor NAND 1, L_0x55a15e025fd0, L_0x55a15e025fd0, C4<1>, C4<1>;
L_0x55a15e0227d0 .functor NAND 1, L_0x55a15e0279c0, L_0x55a15e0279c0, C4<1>, C4<1>;
L_0x55a15e022890 .functor NAND 1, L_0x55a15e022710, L_0x55a15e0227d0, C4<1>, C4<1>;
v0x55a15d7ba6d0_0 .net "in0", 0 0, L_0x55a15e025fd0;  1 drivers
v0x55a15d7ba7b0_0 .net "in1", 0 0, L_0x55a15e0279c0;  1 drivers
v0x55a15d7ba870_0 .net "out", 0 0, L_0x55a15e022890;  1 drivers
v0x55a15d7ba910_0 .net "w0", 0 0, L_0x55a15e022710;  1 drivers
v0x55a15d7ba9d0_0 .net "w1", 0 0, L_0x55a15e0227d0;  1 drivers
S_0x55a15d7bab60 .scope module, "or0[21]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0229a0 .functor NAND 1, L_0x55a15e025f20, L_0x55a15e025f20, C4<1>, C4<1>;
L_0x55a15e022a60 .functor NAND 1, L_0x55a15e027dc0, L_0x55a15e027dc0, C4<1>, C4<1>;
L_0x55a15e022b20 .functor NAND 1, L_0x55a15e0229a0, L_0x55a15e022a60, C4<1>, C4<1>;
v0x55a15d7bada0_0 .net "in0", 0 0, L_0x55a15e025f20;  1 drivers
v0x55a15d7bae80_0 .net "in1", 0 0, L_0x55a15e027dc0;  1 drivers
v0x55a15d7baf40_0 .net "out", 0 0, L_0x55a15e022b20;  1 drivers
v0x55a15d7bafe0_0 .net "w0", 0 0, L_0x55a15e0229a0;  1 drivers
v0x55a15d7bb0a0_0 .net "w1", 0 0, L_0x55a15e022a60;  1 drivers
S_0x55a15d7bb230 .scope module, "or0[22]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e022c30 .functor NAND 1, L_0x55a15e026130, L_0x55a15e026130, C4<1>, C4<1>;
L_0x55a15e022cf0 .functor NAND 1, L_0x55a15e027e60, L_0x55a15e027e60, C4<1>, C4<1>;
L_0x55a15e022db0 .functor NAND 1, L_0x55a15e022c30, L_0x55a15e022cf0, C4<1>, C4<1>;
v0x55a15d7bb470_0 .net "in0", 0 0, L_0x55a15e026130;  1 drivers
v0x55a15d7bb550_0 .net "in1", 0 0, L_0x55a15e027e60;  1 drivers
v0x55a15d7bb610_0 .net "out", 0 0, L_0x55a15e022db0;  1 drivers
v0x55a15d7bb6b0_0 .net "w0", 0 0, L_0x55a15e022c30;  1 drivers
v0x55a15d7bb770_0 .net "w1", 0 0, L_0x55a15e022cf0;  1 drivers
S_0x55a15d7bb900 .scope module, "or0[23]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e022ec0 .functor NAND 1, L_0x55a15e026070, L_0x55a15e026070, C4<1>, C4<1>;
L_0x55a15e022f80 .functor NAND 1, L_0x55a15e027c00, L_0x55a15e027c00, C4<1>, C4<1>;
L_0x55a15e023040 .functor NAND 1, L_0x55a15e022ec0, L_0x55a15e022f80, C4<1>, C4<1>;
v0x55a15d7bbb40_0 .net "in0", 0 0, L_0x55a15e026070;  1 drivers
v0x55a15d7bbc20_0 .net "in1", 0 0, L_0x55a15e027c00;  1 drivers
v0x55a15d7bbce0_0 .net "out", 0 0, L_0x55a15e023040;  1 drivers
v0x55a15d7bbd80_0 .net "w0", 0 0, L_0x55a15e022ec0;  1 drivers
v0x55a15d7bbe40_0 .net "w1", 0 0, L_0x55a15e022f80;  1 drivers
S_0x55a15d7bbfd0 .scope module, "or0[24]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e023150 .functor NAND 1, L_0x55a15e0262a0, L_0x55a15e0262a0, C4<1>, C4<1>;
L_0x55a15e023210 .functor NAND 1, L_0x55a15e027ca0, L_0x55a15e027ca0, C4<1>, C4<1>;
L_0x55a15e0232d0 .functor NAND 1, L_0x55a15e023150, L_0x55a15e023210, C4<1>, C4<1>;
v0x55a15d7bc210_0 .net "in0", 0 0, L_0x55a15e0262a0;  1 drivers
v0x55a15d7bc2f0_0 .net "in1", 0 0, L_0x55a15e027ca0;  1 drivers
v0x55a15d7bc3b0_0 .net "out", 0 0, L_0x55a15e0232d0;  1 drivers
v0x55a15d7bc450_0 .net "w0", 0 0, L_0x55a15e023150;  1 drivers
v0x55a15d7bc510_0 .net "w1", 0 0, L_0x55a15e023210;  1 drivers
S_0x55a15d7bc6a0 .scope module, "or0[25]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0233e0 .functor NAND 1, L_0x55a15e0261d0, L_0x55a15e0261d0, C4<1>, C4<1>;
L_0x55a15e0234a0 .functor NAND 1, L_0x55a15e0280e0, L_0x55a15e0280e0, C4<1>, C4<1>;
L_0x55a15e023560 .functor NAND 1, L_0x55a15e0233e0, L_0x55a15e0234a0, C4<1>, C4<1>;
v0x55a15d7bc8e0_0 .net "in0", 0 0, L_0x55a15e0261d0;  1 drivers
v0x55a15d7bc9c0_0 .net "in1", 0 0, L_0x55a15e0280e0;  1 drivers
v0x55a15d7bca80_0 .net "out", 0 0, L_0x55a15e023560;  1 drivers
v0x55a15d7bcb20_0 .net "w0", 0 0, L_0x55a15e0233e0;  1 drivers
v0x55a15d7bcbe0_0 .net "w1", 0 0, L_0x55a15e0234a0;  1 drivers
S_0x55a15d7bcd70 .scope module, "or0[26]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e023670 .functor NAND 1, L_0x55a15e026420, L_0x55a15e026420, C4<1>, C4<1>;
L_0x55a15e023730 .functor NAND 1, L_0x55a15e028180, L_0x55a15e028180, C4<1>, C4<1>;
L_0x55a15e0237f0 .functor NAND 1, L_0x55a15e023670, L_0x55a15e023730, C4<1>, C4<1>;
v0x55a15d7bcfb0_0 .net "in0", 0 0, L_0x55a15e026420;  1 drivers
v0x55a15d7bd090_0 .net "in1", 0 0, L_0x55a15e028180;  1 drivers
v0x55a15d7dd150_0 .net "out", 0 0, L_0x55a15e0237f0;  1 drivers
v0x55a15d7dd1f0_0 .net "w0", 0 0, L_0x55a15e023670;  1 drivers
v0x55a15d7dd2b0_0 .net "w1", 0 0, L_0x55a15e023730;  1 drivers
S_0x55a15d7dd440 .scope module, "or0[27]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e023900 .functor NAND 1, L_0x55a15e026340, L_0x55a15e026340, C4<1>, C4<1>;
L_0x55a15e0239c0 .functor NAND 1, L_0x55a15e027f00, L_0x55a15e027f00, C4<1>, C4<1>;
L_0x55a15e023a80 .functor NAND 1, L_0x55a15e023900, L_0x55a15e0239c0, C4<1>, C4<1>;
v0x55a15d7dd680_0 .net "in0", 0 0, L_0x55a15e026340;  1 drivers
v0x55a15d7dd760_0 .net "in1", 0 0, L_0x55a15e027f00;  1 drivers
v0x55a15d7dd820_0 .net "out", 0 0, L_0x55a15e023a80;  1 drivers
v0x55a15d7dd8c0_0 .net "w0", 0 0, L_0x55a15e023900;  1 drivers
v0x55a15d7dd980_0 .net "w1", 0 0, L_0x55a15e0239c0;  1 drivers
S_0x55a15d7ddb10 .scope module, "or0[28]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e023b90 .functor NAND 1, L_0x55a15e0265b0, L_0x55a15e0265b0, C4<1>, C4<1>;
L_0x55a15e023c50 .functor NAND 1, L_0x55a15e027fa0, L_0x55a15e027fa0, C4<1>, C4<1>;
L_0x55a15e023d10 .functor NAND 1, L_0x55a15e023b90, L_0x55a15e023c50, C4<1>, C4<1>;
v0x55a15d7ddd50_0 .net "in0", 0 0, L_0x55a15e0265b0;  1 drivers
v0x55a15d7dde30_0 .net "in1", 0 0, L_0x55a15e027fa0;  1 drivers
v0x55a15d7ddef0_0 .net "out", 0 0, L_0x55a15e023d10;  1 drivers
v0x55a15d7ddf90_0 .net "w0", 0 0, L_0x55a15e023b90;  1 drivers
v0x55a15d7de050_0 .net "w1", 0 0, L_0x55a15e023c50;  1 drivers
S_0x55a15d7de1e0 .scope module, "or0[29]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e023e20 .functor NAND 1, L_0x55a15e0264c0, L_0x55a15e0264c0, C4<1>, C4<1>;
L_0x55a15e023ee0 .functor NAND 1, L_0x55a15e028040, L_0x55a15e028040, C4<1>, C4<1>;
L_0x55a15e023fa0 .functor NAND 1, L_0x55a15e023e20, L_0x55a15e023ee0, C4<1>, C4<1>;
v0x55a15d7de420_0 .net "in0", 0 0, L_0x55a15e0264c0;  1 drivers
v0x55a15d7de500_0 .net "in1", 0 0, L_0x55a15e028040;  1 drivers
v0x55a15d7de5c0_0 .net "out", 0 0, L_0x55a15e023fa0;  1 drivers
v0x55a15d7de660_0 .net "w0", 0 0, L_0x55a15e023e20;  1 drivers
v0x55a15d7de720_0 .net "w1", 0 0, L_0x55a15e023ee0;  1 drivers
S_0x55a15d7de8b0 .scope module, "or0[30]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0240b0 .functor NAND 1, L_0x55a15e026b60, L_0x55a15e026b60, C4<1>, C4<1>;
L_0x55a15e024170 .functor NAND 1, L_0x55a15e028220, L_0x55a15e028220, C4<1>, C4<1>;
L_0x55a15e024230 .functor NAND 1, L_0x55a15e0240b0, L_0x55a15e024170, C4<1>, C4<1>;
v0x55a15d7deaf0_0 .net "in0", 0 0, L_0x55a15e026b60;  1 drivers
v0x55a15d7debd0_0 .net "in1", 0 0, L_0x55a15e028220;  1 drivers
v0x55a15d7dec90_0 .net "out", 0 0, L_0x55a15e024230;  1 drivers
v0x55a15d7ded30_0 .net "w0", 0 0, L_0x55a15e0240b0;  1 drivers
v0x55a15d7dedf0_0 .net "w1", 0 0, L_0x55a15e024170;  1 drivers
S_0x55a15d7def80 .scope module, "or0[31]" "OR" 53 4, 8 1 0, S_0x55a15d7b18a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e024340 .functor NAND 1, L_0x55a15e026a60, L_0x55a15e026a60, C4<1>, C4<1>;
L_0x55a15e024400 .functor NAND 1, L_0x55a15e0282c0, L_0x55a15e0282c0, C4<1>, C4<1>;
L_0x55a15e0244c0 .functor NAND 1, L_0x55a15e024340, L_0x55a15e024400, C4<1>, C4<1>;
v0x55a15d7df1c0_0 .net "in0", 0 0, L_0x55a15e026a60;  1 drivers
v0x55a15d7df2a0_0 .net "in1", 0 0, L_0x55a15e0282c0;  1 drivers
v0x55a15d7df360_0 .net "out", 0 0, L_0x55a15e0244c0;  1 drivers
v0x55a15d7df400_0 .net "w0", 0 0, L_0x55a15e024340;  1 drivers
v0x55a15d7df4c0_0 .net "w1", 0 0, L_0x55a15e024400;  1 drivers
S_0x55a15d7df900 .scope module, "or4" "OR_32BIT" 51 40, 53 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in0"
    .port_info 2 /INPUT 32 "in1"
v0x55a15d7ed6b0_0 .net "in0", 31 0, L_0x55a15e0245d0;  alias, 1 drivers
v0x55a15d7ed770_0 .net "in1", 31 0, L_0x55a15dfef780;  alias, 1 drivers
v0x55a15d7ed810_0 .net "out", 31 0, L_0x55a15e02d710;  alias, 1 drivers
LS_0x55a15e02d710_0_0 .concat [ 1 1 1 1], L_0x55a15e0259b0, L_0x55a15e025b70, L_0x55a15e028bb0, L_0x55a15e028e40;
LS_0x55a15e02d710_0_4 .concat [ 1 1 1 1], L_0x55a15e0290d0, L_0x55a15e029360, L_0x55a15e0295f0, L_0x55a15e029880;
LS_0x55a15e02d710_0_8 .concat [ 1 1 1 1], L_0x55a15e029b10, L_0x55a15e029da0, L_0x55a15e02a030, L_0x55a15e02a2c0;
LS_0x55a15e02d710_0_12 .concat [ 1 1 1 1], L_0x55a15e02a550, L_0x55a15e02a7e0, L_0x55a15e02aa70, L_0x55a15e02ad00;
LS_0x55a15e02d710_0_16 .concat [ 1 1 1 1], L_0x55a15e02af90, L_0x55a15e02b220, L_0x55a15e02b4b0, L_0x55a15e02b740;
LS_0x55a15e02d710_0_20 .concat [ 1 1 1 1], L_0x55a15e02b9d0, L_0x55a15e02bc60, L_0x55a15e02bef0, L_0x55a15e02c180;
LS_0x55a15e02d710_0_24 .concat [ 1 1 1 1], L_0x55a15e02c410, L_0x55a15e02c6a0, L_0x55a15e02c930, L_0x55a15e02cbc0;
LS_0x55a15e02d710_0_28 .concat [ 1 1 1 1], L_0x55a15e02ce50, L_0x55a15e02d0e0, L_0x55a15e02d370, L_0x55a15e02d600;
LS_0x55a15e02d710_1_0 .concat [ 4 4 4 4], LS_0x55a15e02d710_0_0, LS_0x55a15e02d710_0_4, LS_0x55a15e02d710_0_8, LS_0x55a15e02d710_0_12;
LS_0x55a15e02d710_1_4 .concat [ 4 4 4 4], LS_0x55a15e02d710_0_16, LS_0x55a15e02d710_0_20, LS_0x55a15e02d710_0_24, LS_0x55a15e02d710_0_28;
L_0x55a15e02d710 .concat [ 16 16 0 0], LS_0x55a15e02d710_1_0, LS_0x55a15e02d710_1_4;
L_0x55a15e02e1b0 .part L_0x55a15e0245d0, 0, 1;
L_0x55a15e02e250 .part L_0x55a15e0245d0, 1, 1;
L_0x55a15e02e2f0 .part L_0x55a15e0245d0, 2, 1;
L_0x55a15e02e390 .part L_0x55a15e0245d0, 3, 1;
L_0x55a15e02e430 .part L_0x55a15e0245d0, 4, 1;
L_0x55a15e02e4d0 .part L_0x55a15e0245d0, 5, 1;
L_0x55a15e02e570 .part L_0x55a15e0245d0, 6, 1;
L_0x55a15e02e660 .part L_0x55a15e0245d0, 7, 1;
L_0x55a15e02e700 .part L_0x55a15e0245d0, 8, 1;
L_0x55a15e02e800 .part L_0x55a15e0245d0, 9, 1;
L_0x55a15e02e8a0 .part L_0x55a15e0245d0, 10, 1;
L_0x55a15e02e9b0 .part L_0x55a15e0245d0, 11, 1;
L_0x55a15e02ea50 .part L_0x55a15e0245d0, 12, 1;
L_0x55a15e02eb70 .part L_0x55a15e0245d0, 13, 1;
L_0x55a15e02ec10 .part L_0x55a15e0245d0, 14, 1;
L_0x55a15e02ed40 .part L_0x55a15e0245d0, 15, 1;
L_0x55a15e02ede0 .part L_0x55a15e0245d0, 16, 1;
L_0x55a15e02ef20 .part L_0x55a15e0245d0, 17, 1;
L_0x55a15e02efc0 .part L_0x55a15e0245d0, 18, 1;
L_0x55a15e02ee80 .part L_0x55a15e0245d0, 19, 1;
L_0x55a15e02f110 .part L_0x55a15e0245d0, 20, 1;
L_0x55a15e02f060 .part L_0x55a15e0245d0, 21, 1;
L_0x55a15e02f270 .part L_0x55a15e0245d0, 22, 1;
L_0x55a15e02f1b0 .part L_0x55a15e0245d0, 23, 1;
L_0x55a15e02f3e0 .part L_0x55a15e0245d0, 24, 1;
L_0x55a15e02f310 .part L_0x55a15e0245d0, 25, 1;
L_0x55a15e02f560 .part L_0x55a15e0245d0, 26, 1;
L_0x55a15e02f480 .part L_0x55a15e0245d0, 27, 1;
L_0x55a15e02f6f0 .part L_0x55a15e0245d0, 28, 1;
L_0x55a15e02f600 .part L_0x55a15e0245d0, 29, 1;
L_0x55a15e02fca0 .part L_0x55a15e0245d0, 30, 1;
L_0x55a15e02fba0 .part L_0x55a15e0245d0, 31, 1;
L_0x55a15e02fe50 .part L_0x55a15dfef780, 0, 1;
L_0x55a15e030010 .part L_0x55a15dfef780, 1, 1;
L_0x55a15e0300b0 .part L_0x55a15dfef780, 2, 1;
L_0x55a15e02fef0 .part L_0x55a15dfef780, 3, 1;
L_0x55a15e030280 .part L_0x55a15dfef780, 4, 1;
L_0x55a15e030150 .part L_0x55a15dfef780, 5, 1;
L_0x55a15e030460 .part L_0x55a15dfef780, 6, 1;
L_0x55a15e030320 .part L_0x55a15dfef780, 7, 1;
L_0x55a15e0303c0 .part L_0x55a15dfef780, 8, 1;
L_0x55a15e030660 .part L_0x55a15dfef780, 9, 1;
L_0x55a15e030700 .part L_0x55a15dfef780, 10, 1;
L_0x55a15e030500 .part L_0x55a15dfef780, 11, 1;
L_0x55a15e0305a0 .part L_0x55a15dfef780, 12, 1;
L_0x55a15e030920 .part L_0x55a15dfef780, 13, 1;
L_0x55a15e0309c0 .part L_0x55a15dfef780, 14, 1;
L_0x55a15e0307a0 .part L_0x55a15dfef780, 15, 1;
L_0x55a15e030840 .part L_0x55a15dfef780, 16, 1;
L_0x55a15e030c00 .part L_0x55a15dfef780, 17, 1;
L_0x55a15e030ca0 .part L_0x55a15dfef780, 18, 1;
L_0x55a15e030a60 .part L_0x55a15dfef780, 19, 1;
L_0x55a15e030b00 .part L_0x55a15dfef780, 20, 1;
L_0x55a15e030f00 .part L_0x55a15dfef780, 21, 1;
L_0x55a15e030fa0 .part L_0x55a15dfef780, 22, 1;
L_0x55a15e030d40 .part L_0x55a15dfef780, 23, 1;
L_0x55a15e030de0 .part L_0x55a15dfef780, 24, 1;
L_0x55a15e031220 .part L_0x55a15dfef780, 25, 1;
L_0x55a15e0312c0 .part L_0x55a15dfef780, 26, 1;
L_0x55a15e031040 .part L_0x55a15dfef780, 27, 1;
L_0x55a15e0310e0 .part L_0x55a15dfef780, 28, 1;
L_0x55a15e031180 .part L_0x55a15dfef780, 29, 1;
L_0x55a15e031360 .part L_0x55a15dfef780, 30, 1;
L_0x55a15e031400 .part L_0x55a15dfef780, 31, 1;
S_0x55a15d7dfb20 .scope module, "or0[0]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e025800 .functor NAND 1, L_0x55a15e02e1b0, L_0x55a15e02e1b0, C4<1>, C4<1>;
L_0x55a15e028360 .functor NAND 1, L_0x55a15e02fe50, L_0x55a15e02fe50, C4<1>, C4<1>;
L_0x55a15e0259b0 .functor NAND 1, L_0x55a15e025800, L_0x55a15e028360, C4<1>, C4<1>;
v0x55a15d7dfda0_0 .net "in0", 0 0, L_0x55a15e02e1b0;  1 drivers
v0x55a15d7dfe80_0 .net "in1", 0 0, L_0x55a15e02fe50;  1 drivers
v0x55a15d7dff40_0 .net "out", 0 0, L_0x55a15e0259b0;  1 drivers
v0x55a15d7e0010_0 .net "w0", 0 0, L_0x55a15e025800;  1 drivers
v0x55a15d7e00d0_0 .net "w1", 0 0, L_0x55a15e028360;  1 drivers
S_0x55a15d7e0260 .scope module, "or0[1]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e026e50 .functor NAND 1, L_0x55a15e02e250, L_0x55a15e02e250, C4<1>, C4<1>;
L_0x55a15e027d40 .functor NAND 1, L_0x55a15e030010, L_0x55a15e030010, C4<1>, C4<1>;
L_0x55a15e025b70 .functor NAND 1, L_0x55a15e026e50, L_0x55a15e027d40, C4<1>, C4<1>;
v0x55a15d7e04a0_0 .net "in0", 0 0, L_0x55a15e02e250;  1 drivers
v0x55a15d7e0580_0 .net "in1", 0 0, L_0x55a15e030010;  1 drivers
v0x55a15d7e0640_0 .net "out", 0 0, L_0x55a15e025b70;  1 drivers
v0x55a15d7e06e0_0 .net "w0", 0 0, L_0x55a15e026e50;  1 drivers
v0x55a15d7e07a0_0 .net "w1", 0 0, L_0x55a15e027d40;  1 drivers
S_0x55a15d7e0930 .scope module, "or0[2]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e028a30 .functor NAND 1, L_0x55a15e02e2f0, L_0x55a15e02e2f0, C4<1>, C4<1>;
L_0x55a15e028af0 .functor NAND 1, L_0x55a15e0300b0, L_0x55a15e0300b0, C4<1>, C4<1>;
L_0x55a15e028bb0 .functor NAND 1, L_0x55a15e028a30, L_0x55a15e028af0, C4<1>, C4<1>;
v0x55a15d7e0b50_0 .net "in0", 0 0, L_0x55a15e02e2f0;  1 drivers
v0x55a15d7e0c30_0 .net "in1", 0 0, L_0x55a15e0300b0;  1 drivers
v0x55a15d7e0cf0_0 .net "out", 0 0, L_0x55a15e028bb0;  1 drivers
v0x55a15d7e0dc0_0 .net "w0", 0 0, L_0x55a15e028a30;  1 drivers
v0x55a15d7e0e80_0 .net "w1", 0 0, L_0x55a15e028af0;  1 drivers
S_0x55a15d7e1010 .scope module, "or0[3]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e028cc0 .functor NAND 1, L_0x55a15e02e390, L_0x55a15e02e390, C4<1>, C4<1>;
L_0x55a15e028d80 .functor NAND 1, L_0x55a15e02fef0, L_0x55a15e02fef0, C4<1>, C4<1>;
L_0x55a15e028e40 .functor NAND 1, L_0x55a15e028cc0, L_0x55a15e028d80, C4<1>, C4<1>;
v0x55a15d7e1250_0 .net "in0", 0 0, L_0x55a15e02e390;  1 drivers
v0x55a15d7e1330_0 .net "in1", 0 0, L_0x55a15e02fef0;  1 drivers
v0x55a15d7e13f0_0 .net "out", 0 0, L_0x55a15e028e40;  1 drivers
v0x55a15d7e1490_0 .net "w0", 0 0, L_0x55a15e028cc0;  1 drivers
v0x55a15d7e1550_0 .net "w1", 0 0, L_0x55a15e028d80;  1 drivers
S_0x55a15d7e16e0 .scope module, "or0[4]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e028f50 .functor NAND 1, L_0x55a15e02e430, L_0x55a15e02e430, C4<1>, C4<1>;
L_0x55a15e029010 .functor NAND 1, L_0x55a15e030280, L_0x55a15e030280, C4<1>, C4<1>;
L_0x55a15e0290d0 .functor NAND 1, L_0x55a15e028f50, L_0x55a15e029010, C4<1>, C4<1>;
v0x55a15d7e1970_0 .net "in0", 0 0, L_0x55a15e02e430;  1 drivers
v0x55a15d7e1a50_0 .net "in1", 0 0, L_0x55a15e030280;  1 drivers
v0x55a15d7e1b10_0 .net "out", 0 0, L_0x55a15e0290d0;  1 drivers
v0x55a15d7e1bb0_0 .net "w0", 0 0, L_0x55a15e028f50;  1 drivers
v0x55a15d7e1c70_0 .net "w1", 0 0, L_0x55a15e029010;  1 drivers
S_0x55a15d7e1e00 .scope module, "or0[5]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0291e0 .functor NAND 1, L_0x55a15e02e4d0, L_0x55a15e02e4d0, C4<1>, C4<1>;
L_0x55a15e0292a0 .functor NAND 1, L_0x55a15e030150, L_0x55a15e030150, C4<1>, C4<1>;
L_0x55a15e029360 .functor NAND 1, L_0x55a15e0291e0, L_0x55a15e0292a0, C4<1>, C4<1>;
v0x55a15d7e2040_0 .net "in0", 0 0, L_0x55a15e02e4d0;  1 drivers
v0x55a15d7e2120_0 .net "in1", 0 0, L_0x55a15e030150;  1 drivers
v0x55a15d7e21e0_0 .net "out", 0 0, L_0x55a15e029360;  1 drivers
v0x55a15d7e2280_0 .net "w0", 0 0, L_0x55a15e0291e0;  1 drivers
v0x55a15d7e2340_0 .net "w1", 0 0, L_0x55a15e0292a0;  1 drivers
S_0x55a15d7e24d0 .scope module, "or0[6]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e029470 .functor NAND 1, L_0x55a15e02e570, L_0x55a15e02e570, C4<1>, C4<1>;
L_0x55a15e029530 .functor NAND 1, L_0x55a15e030460, L_0x55a15e030460, C4<1>, C4<1>;
L_0x55a15e0295f0 .functor NAND 1, L_0x55a15e029470, L_0x55a15e029530, C4<1>, C4<1>;
v0x55a15d7e2710_0 .net "in0", 0 0, L_0x55a15e02e570;  1 drivers
v0x55a15d7e27f0_0 .net "in1", 0 0, L_0x55a15e030460;  1 drivers
v0x55a15d7e28b0_0 .net "out", 0 0, L_0x55a15e0295f0;  1 drivers
v0x55a15d7e2950_0 .net "w0", 0 0, L_0x55a15e029470;  1 drivers
v0x55a15d7e2a10_0 .net "w1", 0 0, L_0x55a15e029530;  1 drivers
S_0x55a15d7e2ba0 .scope module, "or0[7]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e029700 .functor NAND 1, L_0x55a15e02e660, L_0x55a15e02e660, C4<1>, C4<1>;
L_0x55a15e0297c0 .functor NAND 1, L_0x55a15e030320, L_0x55a15e030320, C4<1>, C4<1>;
L_0x55a15e029880 .functor NAND 1, L_0x55a15e029700, L_0x55a15e0297c0, C4<1>, C4<1>;
v0x55a15d7e2de0_0 .net "in0", 0 0, L_0x55a15e02e660;  1 drivers
v0x55a15d7e2ec0_0 .net "in1", 0 0, L_0x55a15e030320;  1 drivers
v0x55a15d7e2f80_0 .net "out", 0 0, L_0x55a15e029880;  1 drivers
v0x55a15d7e3020_0 .net "w0", 0 0, L_0x55a15e029700;  1 drivers
v0x55a15d7e30e0_0 .net "w1", 0 0, L_0x55a15e0297c0;  1 drivers
S_0x55a15d7e3270 .scope module, "or0[8]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e029990 .functor NAND 1, L_0x55a15e02e700, L_0x55a15e02e700, C4<1>, C4<1>;
L_0x55a15e029a50 .functor NAND 1, L_0x55a15e0303c0, L_0x55a15e0303c0, C4<1>, C4<1>;
L_0x55a15e029b10 .functor NAND 1, L_0x55a15e029990, L_0x55a15e029a50, C4<1>, C4<1>;
v0x55a15d7e3460_0 .net "in0", 0 0, L_0x55a15e02e700;  1 drivers
v0x55a15d7e3540_0 .net "in1", 0 0, L_0x55a15e0303c0;  1 drivers
v0x55a15d7e3600_0 .net "out", 0 0, L_0x55a15e029b10;  1 drivers
v0x55a15d7e36a0_0 .net "w0", 0 0, L_0x55a15e029990;  1 drivers
v0x55a15d7e3760_0 .net "w1", 0 0, L_0x55a15e029a50;  1 drivers
S_0x55a15d7e38f0 .scope module, "or0[9]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e029c20 .functor NAND 1, L_0x55a15e02e800, L_0x55a15e02e800, C4<1>, C4<1>;
L_0x55a15e029ce0 .functor NAND 1, L_0x55a15e030660, L_0x55a15e030660, C4<1>, C4<1>;
L_0x55a15e029da0 .functor NAND 1, L_0x55a15e029c20, L_0x55a15e029ce0, C4<1>, C4<1>;
v0x55a15d7e3b30_0 .net "in0", 0 0, L_0x55a15e02e800;  1 drivers
v0x55a15d7e3c10_0 .net "in1", 0 0, L_0x55a15e030660;  1 drivers
v0x55a15d7e3cd0_0 .net "out", 0 0, L_0x55a15e029da0;  1 drivers
v0x55a15d7e3d70_0 .net "w0", 0 0, L_0x55a15e029c20;  1 drivers
v0x55a15d7e3e30_0 .net "w1", 0 0, L_0x55a15e029ce0;  1 drivers
S_0x55a15d7e3fc0 .scope module, "or0[10]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e029eb0 .functor NAND 1, L_0x55a15e02e8a0, L_0x55a15e02e8a0, C4<1>, C4<1>;
L_0x55a15e029f70 .functor NAND 1, L_0x55a15e030700, L_0x55a15e030700, C4<1>, C4<1>;
L_0x55a15e02a030 .functor NAND 1, L_0x55a15e029eb0, L_0x55a15e029f70, C4<1>, C4<1>;
v0x55a15d7e4200_0 .net "in0", 0 0, L_0x55a15e02e8a0;  1 drivers
v0x55a15d7e42e0_0 .net "in1", 0 0, L_0x55a15e030700;  1 drivers
v0x55a15d7e43a0_0 .net "out", 0 0, L_0x55a15e02a030;  1 drivers
v0x55a15d7e4440_0 .net "w0", 0 0, L_0x55a15e029eb0;  1 drivers
v0x55a15d7e4500_0 .net "w1", 0 0, L_0x55a15e029f70;  1 drivers
S_0x55a15d7e4690 .scope module, "or0[11]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02a140 .functor NAND 1, L_0x55a15e02e9b0, L_0x55a15e02e9b0, C4<1>, C4<1>;
L_0x55a15e02a200 .functor NAND 1, L_0x55a15e030500, L_0x55a15e030500, C4<1>, C4<1>;
L_0x55a15e02a2c0 .functor NAND 1, L_0x55a15e02a140, L_0x55a15e02a200, C4<1>, C4<1>;
v0x55a15d7e48d0_0 .net "in0", 0 0, L_0x55a15e02e9b0;  1 drivers
v0x55a15d7e49b0_0 .net "in1", 0 0, L_0x55a15e030500;  1 drivers
v0x55a15d7e4a70_0 .net "out", 0 0, L_0x55a15e02a2c0;  1 drivers
v0x55a15d7e4b10_0 .net "w0", 0 0, L_0x55a15e02a140;  1 drivers
v0x55a15d7e4bd0_0 .net "w1", 0 0, L_0x55a15e02a200;  1 drivers
S_0x55a15d7e4d60 .scope module, "or0[12]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02a3d0 .functor NAND 1, L_0x55a15e02ea50, L_0x55a15e02ea50, C4<1>, C4<1>;
L_0x55a15e02a490 .functor NAND 1, L_0x55a15e0305a0, L_0x55a15e0305a0, C4<1>, C4<1>;
L_0x55a15e02a550 .functor NAND 1, L_0x55a15e02a3d0, L_0x55a15e02a490, C4<1>, C4<1>;
v0x55a15d7e4fa0_0 .net "in0", 0 0, L_0x55a15e02ea50;  1 drivers
v0x55a15d7e5080_0 .net "in1", 0 0, L_0x55a15e0305a0;  1 drivers
v0x55a15d7e5140_0 .net "out", 0 0, L_0x55a15e02a550;  1 drivers
v0x55a15d7e51e0_0 .net "w0", 0 0, L_0x55a15e02a3d0;  1 drivers
v0x55a15d7e52a0_0 .net "w1", 0 0, L_0x55a15e02a490;  1 drivers
S_0x55a15d7e5430 .scope module, "or0[13]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02a660 .functor NAND 1, L_0x55a15e02eb70, L_0x55a15e02eb70, C4<1>, C4<1>;
L_0x55a15e02a720 .functor NAND 1, L_0x55a15e030920, L_0x55a15e030920, C4<1>, C4<1>;
L_0x55a15e02a7e0 .functor NAND 1, L_0x55a15e02a660, L_0x55a15e02a720, C4<1>, C4<1>;
v0x55a15d7e5670_0 .net "in0", 0 0, L_0x55a15e02eb70;  1 drivers
v0x55a15d7e5750_0 .net "in1", 0 0, L_0x55a15e030920;  1 drivers
v0x55a15d7e5810_0 .net "out", 0 0, L_0x55a15e02a7e0;  1 drivers
v0x55a15d7e58b0_0 .net "w0", 0 0, L_0x55a15e02a660;  1 drivers
v0x55a15d7e5970_0 .net "w1", 0 0, L_0x55a15e02a720;  1 drivers
S_0x55a15d7e5b00 .scope module, "or0[14]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02a8f0 .functor NAND 1, L_0x55a15e02ec10, L_0x55a15e02ec10, C4<1>, C4<1>;
L_0x55a15e02a9b0 .functor NAND 1, L_0x55a15e0309c0, L_0x55a15e0309c0, C4<1>, C4<1>;
L_0x55a15e02aa70 .functor NAND 1, L_0x55a15e02a8f0, L_0x55a15e02a9b0, C4<1>, C4<1>;
v0x55a15d7e5d40_0 .net "in0", 0 0, L_0x55a15e02ec10;  1 drivers
v0x55a15d7e5e20_0 .net "in1", 0 0, L_0x55a15e0309c0;  1 drivers
v0x55a15d7e5ee0_0 .net "out", 0 0, L_0x55a15e02aa70;  1 drivers
v0x55a15d7e5f80_0 .net "w0", 0 0, L_0x55a15e02a8f0;  1 drivers
v0x55a15d7e6040_0 .net "w1", 0 0, L_0x55a15e02a9b0;  1 drivers
S_0x55a15d7e61d0 .scope module, "or0[15]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02ab80 .functor NAND 1, L_0x55a15e02ed40, L_0x55a15e02ed40, C4<1>, C4<1>;
L_0x55a15e02ac40 .functor NAND 1, L_0x55a15e0307a0, L_0x55a15e0307a0, C4<1>, C4<1>;
L_0x55a15e02ad00 .functor NAND 1, L_0x55a15e02ab80, L_0x55a15e02ac40, C4<1>, C4<1>;
v0x55a15d7e6410_0 .net "in0", 0 0, L_0x55a15e02ed40;  1 drivers
v0x55a15d7e64f0_0 .net "in1", 0 0, L_0x55a15e0307a0;  1 drivers
v0x55a15d7e65b0_0 .net "out", 0 0, L_0x55a15e02ad00;  1 drivers
v0x55a15d7e6650_0 .net "w0", 0 0, L_0x55a15e02ab80;  1 drivers
v0x55a15d7e6710_0 .net "w1", 0 0, L_0x55a15e02ac40;  1 drivers
S_0x55a15d7e68a0 .scope module, "or0[16]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02ae10 .functor NAND 1, L_0x55a15e02ede0, L_0x55a15e02ede0, C4<1>, C4<1>;
L_0x55a15e02aed0 .functor NAND 1, L_0x55a15e030840, L_0x55a15e030840, C4<1>, C4<1>;
L_0x55a15e02af90 .functor NAND 1, L_0x55a15e02ae10, L_0x55a15e02aed0, C4<1>, C4<1>;
v0x55a15d7e6bf0_0 .net "in0", 0 0, L_0x55a15e02ede0;  1 drivers
v0x55a15d7e6cd0_0 .net "in1", 0 0, L_0x55a15e030840;  1 drivers
v0x55a15d7e6d90_0 .net "out", 0 0, L_0x55a15e02af90;  1 drivers
v0x55a15d7e6e30_0 .net "w0", 0 0, L_0x55a15e02ae10;  1 drivers
v0x55a15d7e6ef0_0 .net "w1", 0 0, L_0x55a15e02aed0;  1 drivers
S_0x55a15d7e7080 .scope module, "or0[17]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02b0a0 .functor NAND 1, L_0x55a15e02ef20, L_0x55a15e02ef20, C4<1>, C4<1>;
L_0x55a15e02b160 .functor NAND 1, L_0x55a15e030c00, L_0x55a15e030c00, C4<1>, C4<1>;
L_0x55a15e02b220 .functor NAND 1, L_0x55a15e02b0a0, L_0x55a15e02b160, C4<1>, C4<1>;
v0x55a15d7e72c0_0 .net "in0", 0 0, L_0x55a15e02ef20;  1 drivers
v0x55a15d7e73a0_0 .net "in1", 0 0, L_0x55a15e030c00;  1 drivers
v0x55a15d7e7460_0 .net "out", 0 0, L_0x55a15e02b220;  1 drivers
v0x55a15d7e7500_0 .net "w0", 0 0, L_0x55a15e02b0a0;  1 drivers
v0x55a15d7e75c0_0 .net "w1", 0 0, L_0x55a15e02b160;  1 drivers
S_0x55a15d7e7750 .scope module, "or0[18]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02b330 .functor NAND 1, L_0x55a15e02efc0, L_0x55a15e02efc0, C4<1>, C4<1>;
L_0x55a15e02b3f0 .functor NAND 1, L_0x55a15e030ca0, L_0x55a15e030ca0, C4<1>, C4<1>;
L_0x55a15e02b4b0 .functor NAND 1, L_0x55a15e02b330, L_0x55a15e02b3f0, C4<1>, C4<1>;
v0x55a15d7e7990_0 .net "in0", 0 0, L_0x55a15e02efc0;  1 drivers
v0x55a15d7e7a70_0 .net "in1", 0 0, L_0x55a15e030ca0;  1 drivers
v0x55a15d7e7b30_0 .net "out", 0 0, L_0x55a15e02b4b0;  1 drivers
v0x55a15d7e7bd0_0 .net "w0", 0 0, L_0x55a15e02b330;  1 drivers
v0x55a15d7e7c90_0 .net "w1", 0 0, L_0x55a15e02b3f0;  1 drivers
S_0x55a15d7e7e20 .scope module, "or0[19]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02b5c0 .functor NAND 1, L_0x55a15e02ee80, L_0x55a15e02ee80, C4<1>, C4<1>;
L_0x55a15e02b680 .functor NAND 1, L_0x55a15e030a60, L_0x55a15e030a60, C4<1>, C4<1>;
L_0x55a15e02b740 .functor NAND 1, L_0x55a15e02b5c0, L_0x55a15e02b680, C4<1>, C4<1>;
v0x55a15d7e8060_0 .net "in0", 0 0, L_0x55a15e02ee80;  1 drivers
v0x55a15d7e8140_0 .net "in1", 0 0, L_0x55a15e030a60;  1 drivers
v0x55a15d7e8200_0 .net "out", 0 0, L_0x55a15e02b740;  1 drivers
v0x55a15d7e82a0_0 .net "w0", 0 0, L_0x55a15e02b5c0;  1 drivers
v0x55a15d7e8360_0 .net "w1", 0 0, L_0x55a15e02b680;  1 drivers
S_0x55a15d7e84f0 .scope module, "or0[20]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02b850 .functor NAND 1, L_0x55a15e02f110, L_0x55a15e02f110, C4<1>, C4<1>;
L_0x55a15e02b910 .functor NAND 1, L_0x55a15e030b00, L_0x55a15e030b00, C4<1>, C4<1>;
L_0x55a15e02b9d0 .functor NAND 1, L_0x55a15e02b850, L_0x55a15e02b910, C4<1>, C4<1>;
v0x55a15d7e8730_0 .net "in0", 0 0, L_0x55a15e02f110;  1 drivers
v0x55a15d7e8810_0 .net "in1", 0 0, L_0x55a15e030b00;  1 drivers
v0x55a15d7e88d0_0 .net "out", 0 0, L_0x55a15e02b9d0;  1 drivers
v0x55a15d7e8970_0 .net "w0", 0 0, L_0x55a15e02b850;  1 drivers
v0x55a15d7e8a30_0 .net "w1", 0 0, L_0x55a15e02b910;  1 drivers
S_0x55a15d7e8bc0 .scope module, "or0[21]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02bae0 .functor NAND 1, L_0x55a15e02f060, L_0x55a15e02f060, C4<1>, C4<1>;
L_0x55a15e02bba0 .functor NAND 1, L_0x55a15e030f00, L_0x55a15e030f00, C4<1>, C4<1>;
L_0x55a15e02bc60 .functor NAND 1, L_0x55a15e02bae0, L_0x55a15e02bba0, C4<1>, C4<1>;
v0x55a15d7e8e00_0 .net "in0", 0 0, L_0x55a15e02f060;  1 drivers
v0x55a15d7e8ee0_0 .net "in1", 0 0, L_0x55a15e030f00;  1 drivers
v0x55a15d7e8fa0_0 .net "out", 0 0, L_0x55a15e02bc60;  1 drivers
v0x55a15d7e9040_0 .net "w0", 0 0, L_0x55a15e02bae0;  1 drivers
v0x55a15d7e9100_0 .net "w1", 0 0, L_0x55a15e02bba0;  1 drivers
S_0x55a15d7e9290 .scope module, "or0[22]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02bd70 .functor NAND 1, L_0x55a15e02f270, L_0x55a15e02f270, C4<1>, C4<1>;
L_0x55a15e02be30 .functor NAND 1, L_0x55a15e030fa0, L_0x55a15e030fa0, C4<1>, C4<1>;
L_0x55a15e02bef0 .functor NAND 1, L_0x55a15e02bd70, L_0x55a15e02be30, C4<1>, C4<1>;
v0x55a15d7e94d0_0 .net "in0", 0 0, L_0x55a15e02f270;  1 drivers
v0x55a15d7e95b0_0 .net "in1", 0 0, L_0x55a15e030fa0;  1 drivers
v0x55a15d7e9670_0 .net "out", 0 0, L_0x55a15e02bef0;  1 drivers
v0x55a15d7e9710_0 .net "w0", 0 0, L_0x55a15e02bd70;  1 drivers
v0x55a15d7e97d0_0 .net "w1", 0 0, L_0x55a15e02be30;  1 drivers
S_0x55a15d7e9960 .scope module, "or0[23]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02c000 .functor NAND 1, L_0x55a15e02f1b0, L_0x55a15e02f1b0, C4<1>, C4<1>;
L_0x55a15e02c0c0 .functor NAND 1, L_0x55a15e030d40, L_0x55a15e030d40, C4<1>, C4<1>;
L_0x55a15e02c180 .functor NAND 1, L_0x55a15e02c000, L_0x55a15e02c0c0, C4<1>, C4<1>;
v0x55a15d7e9ba0_0 .net "in0", 0 0, L_0x55a15e02f1b0;  1 drivers
v0x55a15d7e9c80_0 .net "in1", 0 0, L_0x55a15e030d40;  1 drivers
v0x55a15d7e9d40_0 .net "out", 0 0, L_0x55a15e02c180;  1 drivers
v0x55a15d7e9de0_0 .net "w0", 0 0, L_0x55a15e02c000;  1 drivers
v0x55a15d7e9ea0_0 .net "w1", 0 0, L_0x55a15e02c0c0;  1 drivers
S_0x55a15d7ea030 .scope module, "or0[24]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02c290 .functor NAND 1, L_0x55a15e02f3e0, L_0x55a15e02f3e0, C4<1>, C4<1>;
L_0x55a15e02c350 .functor NAND 1, L_0x55a15e030de0, L_0x55a15e030de0, C4<1>, C4<1>;
L_0x55a15e02c410 .functor NAND 1, L_0x55a15e02c290, L_0x55a15e02c350, C4<1>, C4<1>;
v0x55a15d7ea270_0 .net "in0", 0 0, L_0x55a15e02f3e0;  1 drivers
v0x55a15d7ea350_0 .net "in1", 0 0, L_0x55a15e030de0;  1 drivers
v0x55a15d7ea410_0 .net "out", 0 0, L_0x55a15e02c410;  1 drivers
v0x55a15d7ea4b0_0 .net "w0", 0 0, L_0x55a15e02c290;  1 drivers
v0x55a15d7ea570_0 .net "w1", 0 0, L_0x55a15e02c350;  1 drivers
S_0x55a15d7ea700 .scope module, "or0[25]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02c520 .functor NAND 1, L_0x55a15e02f310, L_0x55a15e02f310, C4<1>, C4<1>;
L_0x55a15e02c5e0 .functor NAND 1, L_0x55a15e031220, L_0x55a15e031220, C4<1>, C4<1>;
L_0x55a15e02c6a0 .functor NAND 1, L_0x55a15e02c520, L_0x55a15e02c5e0, C4<1>, C4<1>;
v0x55a15d7ea940_0 .net "in0", 0 0, L_0x55a15e02f310;  1 drivers
v0x55a15d7eaa20_0 .net "in1", 0 0, L_0x55a15e031220;  1 drivers
v0x55a15d7eaae0_0 .net "out", 0 0, L_0x55a15e02c6a0;  1 drivers
v0x55a15d7eab80_0 .net "w0", 0 0, L_0x55a15e02c520;  1 drivers
v0x55a15d7eac40_0 .net "w1", 0 0, L_0x55a15e02c5e0;  1 drivers
S_0x55a15d7eadd0 .scope module, "or0[26]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02c7b0 .functor NAND 1, L_0x55a15e02f560, L_0x55a15e02f560, C4<1>, C4<1>;
L_0x55a15e02c870 .functor NAND 1, L_0x55a15e0312c0, L_0x55a15e0312c0, C4<1>, C4<1>;
L_0x55a15e02c930 .functor NAND 1, L_0x55a15e02c7b0, L_0x55a15e02c870, C4<1>, C4<1>;
v0x55a15d7eb010_0 .net "in0", 0 0, L_0x55a15e02f560;  1 drivers
v0x55a15d7eb0f0_0 .net "in1", 0 0, L_0x55a15e0312c0;  1 drivers
v0x55a15d7eb1b0_0 .net "out", 0 0, L_0x55a15e02c930;  1 drivers
v0x55a15d7eb250_0 .net "w0", 0 0, L_0x55a15e02c7b0;  1 drivers
v0x55a15d7eb310_0 .net "w1", 0 0, L_0x55a15e02c870;  1 drivers
S_0x55a15d7eb4a0 .scope module, "or0[27]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02ca40 .functor NAND 1, L_0x55a15e02f480, L_0x55a15e02f480, C4<1>, C4<1>;
L_0x55a15e02cb00 .functor NAND 1, L_0x55a15e031040, L_0x55a15e031040, C4<1>, C4<1>;
L_0x55a15e02cbc0 .functor NAND 1, L_0x55a15e02ca40, L_0x55a15e02cb00, C4<1>, C4<1>;
v0x55a15d7eb6e0_0 .net "in0", 0 0, L_0x55a15e02f480;  1 drivers
v0x55a15d7eb7c0_0 .net "in1", 0 0, L_0x55a15e031040;  1 drivers
v0x55a15d7eb880_0 .net "out", 0 0, L_0x55a15e02cbc0;  1 drivers
v0x55a15d7eb920_0 .net "w0", 0 0, L_0x55a15e02ca40;  1 drivers
v0x55a15d7eb9e0_0 .net "w1", 0 0, L_0x55a15e02cb00;  1 drivers
S_0x55a15d7ebb70 .scope module, "or0[28]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02ccd0 .functor NAND 1, L_0x55a15e02f6f0, L_0x55a15e02f6f0, C4<1>, C4<1>;
L_0x55a15e02cd90 .functor NAND 1, L_0x55a15e0310e0, L_0x55a15e0310e0, C4<1>, C4<1>;
L_0x55a15e02ce50 .functor NAND 1, L_0x55a15e02ccd0, L_0x55a15e02cd90, C4<1>, C4<1>;
v0x55a15d7ebdb0_0 .net "in0", 0 0, L_0x55a15e02f6f0;  1 drivers
v0x55a15d7ebe90_0 .net "in1", 0 0, L_0x55a15e0310e0;  1 drivers
v0x55a15d7ebf50_0 .net "out", 0 0, L_0x55a15e02ce50;  1 drivers
v0x55a15d7ebff0_0 .net "w0", 0 0, L_0x55a15e02ccd0;  1 drivers
v0x55a15d7ec0b0_0 .net "w1", 0 0, L_0x55a15e02cd90;  1 drivers
S_0x55a15d7ec240 .scope module, "or0[29]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02cf60 .functor NAND 1, L_0x55a15e02f600, L_0x55a15e02f600, C4<1>, C4<1>;
L_0x55a15e02d020 .functor NAND 1, L_0x55a15e031180, L_0x55a15e031180, C4<1>, C4<1>;
L_0x55a15e02d0e0 .functor NAND 1, L_0x55a15e02cf60, L_0x55a15e02d020, C4<1>, C4<1>;
v0x55a15d7ec480_0 .net "in0", 0 0, L_0x55a15e02f600;  1 drivers
v0x55a15d7ec560_0 .net "in1", 0 0, L_0x55a15e031180;  1 drivers
v0x55a15d7ec620_0 .net "out", 0 0, L_0x55a15e02d0e0;  1 drivers
v0x55a15d7ec6c0_0 .net "w0", 0 0, L_0x55a15e02cf60;  1 drivers
v0x55a15d7ec780_0 .net "w1", 0 0, L_0x55a15e02d020;  1 drivers
S_0x55a15d7ec910 .scope module, "or0[30]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02d1f0 .functor NAND 1, L_0x55a15e02fca0, L_0x55a15e02fca0, C4<1>, C4<1>;
L_0x55a15e02d2b0 .functor NAND 1, L_0x55a15e031360, L_0x55a15e031360, C4<1>, C4<1>;
L_0x55a15e02d370 .functor NAND 1, L_0x55a15e02d1f0, L_0x55a15e02d2b0, C4<1>, C4<1>;
v0x55a15d7ecb50_0 .net "in0", 0 0, L_0x55a15e02fca0;  1 drivers
v0x55a15d7ecc30_0 .net "in1", 0 0, L_0x55a15e031360;  1 drivers
v0x55a15d7eccf0_0 .net "out", 0 0, L_0x55a15e02d370;  1 drivers
v0x55a15d7ecd90_0 .net "w0", 0 0, L_0x55a15e02d1f0;  1 drivers
v0x55a15d7ece50_0 .net "w1", 0 0, L_0x55a15e02d2b0;  1 drivers
S_0x55a15d7ecfe0 .scope module, "or0[31]" "OR" 53 4, 8 1 0, S_0x55a15d7df900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02d480 .functor NAND 1, L_0x55a15e02fba0, L_0x55a15e02fba0, C4<1>, C4<1>;
L_0x55a15e02d540 .functor NAND 1, L_0x55a15e031400, L_0x55a15e031400, C4<1>, C4<1>;
L_0x55a15e02d600 .functor NAND 1, L_0x55a15e02d480, L_0x55a15e02d540, C4<1>, C4<1>;
v0x55a15d7ed220_0 .net "in0", 0 0, L_0x55a15e02fba0;  1 drivers
v0x55a15d7ed300_0 .net "in1", 0 0, L_0x55a15e031400;  1 drivers
v0x55a15d7ed3c0_0 .net "out", 0 0, L_0x55a15e02d600;  1 drivers
v0x55a15d7ed460_0 .net "w0", 0 0, L_0x55a15e02d480;  1 drivers
v0x55a15d7ed520_0 .net "w1", 0 0, L_0x55a15e02d540;  1 drivers
S_0x55a15d7ed960 .scope module, "or5" "OR_32BIT" 51 41, 53 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in0"
    .port_info 2 /INPUT 32 "in1"
v0x55a15d7fb710_0 .net "in0", 31 0, L_0x55a15e02d710;  alias, 1 drivers
v0x55a15d7fb7d0_0 .net "in1", 31 0, L_0x55a15dff71b0;  alias, 1 drivers
v0x55a15d7fb870_0 .net "out", 31 0, L_0x55a15e036850;  alias, 1 drivers
LS_0x55a15e036850_0_0 .concat [ 1 1 1 1], L_0x55a15e02eaf0, L_0x55a15e02ecb0, L_0x55a15e031cf0, L_0x55a15e031f80;
LS_0x55a15e036850_0_4 .concat [ 1 1 1 1], L_0x55a15e032210, L_0x55a15e0324a0, L_0x55a15e032730, L_0x55a15e0329c0;
LS_0x55a15e036850_0_8 .concat [ 1 1 1 1], L_0x55a15e032c50, L_0x55a15e032ee0, L_0x55a15e033170, L_0x55a15e033400;
LS_0x55a15e036850_0_12 .concat [ 1 1 1 1], L_0x55a15e033690, L_0x55a15e033920, L_0x55a15e033bb0, L_0x55a15e033e40;
LS_0x55a15e036850_0_16 .concat [ 1 1 1 1], L_0x55a15e0340d0, L_0x55a15e034360, L_0x55a15e0345f0, L_0x55a15e034880;
LS_0x55a15e036850_0_20 .concat [ 1 1 1 1], L_0x55a15e034b10, L_0x55a15e034da0, L_0x55a15e035030, L_0x55a15e0352c0;
LS_0x55a15e036850_0_24 .concat [ 1 1 1 1], L_0x55a15e035550, L_0x55a15e0357e0, L_0x55a15e035a70, L_0x55a15e035d00;
LS_0x55a15e036850_0_28 .concat [ 1 1 1 1], L_0x55a15e035f90, L_0x55a15e036220, L_0x55a15e0364b0, L_0x55a15e036740;
LS_0x55a15e036850_1_0 .concat [ 4 4 4 4], LS_0x55a15e036850_0_0, LS_0x55a15e036850_0_4, LS_0x55a15e036850_0_8, LS_0x55a15e036850_0_12;
LS_0x55a15e036850_1_4 .concat [ 4 4 4 4], LS_0x55a15e036850_0_16, LS_0x55a15e036850_0_20, LS_0x55a15e036850_0_24, LS_0x55a15e036850_0_28;
L_0x55a15e036850 .concat [ 16 16 0 0], LS_0x55a15e036850_1_0, LS_0x55a15e036850_1_4;
L_0x55a15e0372f0 .part L_0x55a15e02d710, 0, 1;
L_0x55a15e037390 .part L_0x55a15e02d710, 1, 1;
L_0x55a15e037430 .part L_0x55a15e02d710, 2, 1;
L_0x55a15e0374d0 .part L_0x55a15e02d710, 3, 1;
L_0x55a15e037570 .part L_0x55a15e02d710, 4, 1;
L_0x55a15e037610 .part L_0x55a15e02d710, 5, 1;
L_0x55a15e0376b0 .part L_0x55a15e02d710, 6, 1;
L_0x55a15e0377a0 .part L_0x55a15e02d710, 7, 1;
L_0x55a15e037840 .part L_0x55a15e02d710, 8, 1;
L_0x55a15e037940 .part L_0x55a15e02d710, 9, 1;
L_0x55a15e0379e0 .part L_0x55a15e02d710, 10, 1;
L_0x55a15e037af0 .part L_0x55a15e02d710, 11, 1;
L_0x55a15e037b90 .part L_0x55a15e02d710, 12, 1;
L_0x55a15e037cb0 .part L_0x55a15e02d710, 13, 1;
L_0x55a15e037d50 .part L_0x55a15e02d710, 14, 1;
L_0x55a15e037e80 .part L_0x55a15e02d710, 15, 1;
L_0x55a15e037f20 .part L_0x55a15e02d710, 16, 1;
L_0x55a15e038060 .part L_0x55a15e02d710, 17, 1;
L_0x55a15e038100 .part L_0x55a15e02d710, 18, 1;
L_0x55a15e037fc0 .part L_0x55a15e02d710, 19, 1;
L_0x55a15e038250 .part L_0x55a15e02d710, 20, 1;
L_0x55a15e0381a0 .part L_0x55a15e02d710, 21, 1;
L_0x55a15e0383b0 .part L_0x55a15e02d710, 22, 1;
L_0x55a15e0382f0 .part L_0x55a15e02d710, 23, 1;
L_0x55a15e038520 .part L_0x55a15e02d710, 24, 1;
L_0x55a15e038450 .part L_0x55a15e02d710, 25, 1;
L_0x55a15e0386a0 .part L_0x55a15e02d710, 26, 1;
L_0x55a15e0385c0 .part L_0x55a15e02d710, 27, 1;
L_0x55a15e038830 .part L_0x55a15e02d710, 28, 1;
L_0x55a15e038740 .part L_0x55a15e02d710, 29, 1;
L_0x55a15e038de0 .part L_0x55a15e02d710, 30, 1;
L_0x55a15e038ce0 .part L_0x55a15e02d710, 31, 1;
L_0x55a15e038f90 .part L_0x55a15dff71b0, 0, 1;
L_0x55a15e039150 .part L_0x55a15dff71b0, 1, 1;
L_0x55a15e0391f0 .part L_0x55a15dff71b0, 2, 1;
L_0x55a15e039030 .part L_0x55a15dff71b0, 3, 1;
L_0x55a15e0393c0 .part L_0x55a15dff71b0, 4, 1;
L_0x55a15e039290 .part L_0x55a15dff71b0, 5, 1;
L_0x55a15e0395a0 .part L_0x55a15dff71b0, 6, 1;
L_0x55a15e039460 .part L_0x55a15dff71b0, 7, 1;
L_0x55a15e039500 .part L_0x55a15dff71b0, 8, 1;
L_0x55a15e0397a0 .part L_0x55a15dff71b0, 9, 1;
L_0x55a15e039840 .part L_0x55a15dff71b0, 10, 1;
L_0x55a15e039640 .part L_0x55a15dff71b0, 11, 1;
L_0x55a15e0396e0 .part L_0x55a15dff71b0, 12, 1;
L_0x55a15e039a60 .part L_0x55a15dff71b0, 13, 1;
L_0x55a15e039b00 .part L_0x55a15dff71b0, 14, 1;
L_0x55a15e0398e0 .part L_0x55a15dff71b0, 15, 1;
L_0x55a15e039980 .part L_0x55a15dff71b0, 16, 1;
L_0x55a15e039d40 .part L_0x55a15dff71b0, 17, 1;
L_0x55a15e039de0 .part L_0x55a15dff71b0, 18, 1;
L_0x55a15e039ba0 .part L_0x55a15dff71b0, 19, 1;
L_0x55a15e039c40 .part L_0x55a15dff71b0, 20, 1;
L_0x55a15e03a040 .part L_0x55a15dff71b0, 21, 1;
L_0x55a15e03a0e0 .part L_0x55a15dff71b0, 22, 1;
L_0x55a15e039e80 .part L_0x55a15dff71b0, 23, 1;
L_0x55a15e039f20 .part L_0x55a15dff71b0, 24, 1;
L_0x55a15e03a360 .part L_0x55a15dff71b0, 25, 1;
L_0x55a15e03a400 .part L_0x55a15dff71b0, 26, 1;
L_0x55a15e03a180 .part L_0x55a15dff71b0, 27, 1;
L_0x55a15e03a220 .part L_0x55a15dff71b0, 28, 1;
L_0x55a15e03a2c0 .part L_0x55a15dff71b0, 29, 1;
L_0x55a15e03a4a0 .part L_0x55a15dff71b0, 30, 1;
L_0x55a15e03a540 .part L_0x55a15dff71b0, 31, 1;
S_0x55a15d7edb80 .scope module, "or0[0]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02e940 .functor NAND 1, L_0x55a15e0372f0, L_0x55a15e0372f0, C4<1>, C4<1>;
L_0x55a15e0314a0 .functor NAND 1, L_0x55a15e038f90, L_0x55a15e038f90, C4<1>, C4<1>;
L_0x55a15e02eaf0 .functor NAND 1, L_0x55a15e02e940, L_0x55a15e0314a0, C4<1>, C4<1>;
v0x55a15d7ede00_0 .net "in0", 0 0, L_0x55a15e0372f0;  1 drivers
v0x55a15d7edee0_0 .net "in1", 0 0, L_0x55a15e038f90;  1 drivers
v0x55a15d7edfa0_0 .net "out", 0 0, L_0x55a15e02eaf0;  1 drivers
v0x55a15d7ee070_0 .net "w0", 0 0, L_0x55a15e02e940;  1 drivers
v0x55a15d7ee130_0 .net "w1", 0 0, L_0x55a15e0314a0;  1 drivers
S_0x55a15d7ee2c0 .scope module, "or0[1]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e02ff90 .functor NAND 1, L_0x55a15e037390, L_0x55a15e037390, C4<1>, C4<1>;
L_0x55a15e030e80 .functor NAND 1, L_0x55a15e039150, L_0x55a15e039150, C4<1>, C4<1>;
L_0x55a15e02ecb0 .functor NAND 1, L_0x55a15e02ff90, L_0x55a15e030e80, C4<1>, C4<1>;
v0x55a15d7ee500_0 .net "in0", 0 0, L_0x55a15e037390;  1 drivers
v0x55a15d7ee5e0_0 .net "in1", 0 0, L_0x55a15e039150;  1 drivers
v0x55a15d7ee6a0_0 .net "out", 0 0, L_0x55a15e02ecb0;  1 drivers
v0x55a15d7ee740_0 .net "w0", 0 0, L_0x55a15e02ff90;  1 drivers
v0x55a15d7ee800_0 .net "w1", 0 0, L_0x55a15e030e80;  1 drivers
S_0x55a15d7ee990 .scope module, "or0[2]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e031b70 .functor NAND 1, L_0x55a15e037430, L_0x55a15e037430, C4<1>, C4<1>;
L_0x55a15e031c30 .functor NAND 1, L_0x55a15e0391f0, L_0x55a15e0391f0, C4<1>, C4<1>;
L_0x55a15e031cf0 .functor NAND 1, L_0x55a15e031b70, L_0x55a15e031c30, C4<1>, C4<1>;
v0x55a15d7eebb0_0 .net "in0", 0 0, L_0x55a15e037430;  1 drivers
v0x55a15d7eec90_0 .net "in1", 0 0, L_0x55a15e0391f0;  1 drivers
v0x55a15d7eed50_0 .net "out", 0 0, L_0x55a15e031cf0;  1 drivers
v0x55a15d7eee20_0 .net "w0", 0 0, L_0x55a15e031b70;  1 drivers
v0x55a15d7eeee0_0 .net "w1", 0 0, L_0x55a15e031c30;  1 drivers
S_0x55a15d7ef070 .scope module, "or0[3]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e031e00 .functor NAND 1, L_0x55a15e0374d0, L_0x55a15e0374d0, C4<1>, C4<1>;
L_0x55a15e031ec0 .functor NAND 1, L_0x55a15e039030, L_0x55a15e039030, C4<1>, C4<1>;
L_0x55a15e031f80 .functor NAND 1, L_0x55a15e031e00, L_0x55a15e031ec0, C4<1>, C4<1>;
v0x55a15d7ef2b0_0 .net "in0", 0 0, L_0x55a15e0374d0;  1 drivers
v0x55a15d7ef390_0 .net "in1", 0 0, L_0x55a15e039030;  1 drivers
v0x55a15d7ef450_0 .net "out", 0 0, L_0x55a15e031f80;  1 drivers
v0x55a15d7ef4f0_0 .net "w0", 0 0, L_0x55a15e031e00;  1 drivers
v0x55a15d7ef5b0_0 .net "w1", 0 0, L_0x55a15e031ec0;  1 drivers
S_0x55a15d7ef740 .scope module, "or0[4]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e032090 .functor NAND 1, L_0x55a15e037570, L_0x55a15e037570, C4<1>, C4<1>;
L_0x55a15e032150 .functor NAND 1, L_0x55a15e0393c0, L_0x55a15e0393c0, C4<1>, C4<1>;
L_0x55a15e032210 .functor NAND 1, L_0x55a15e032090, L_0x55a15e032150, C4<1>, C4<1>;
v0x55a15d7ef9d0_0 .net "in0", 0 0, L_0x55a15e037570;  1 drivers
v0x55a15d7efab0_0 .net "in1", 0 0, L_0x55a15e0393c0;  1 drivers
v0x55a15d7efb70_0 .net "out", 0 0, L_0x55a15e032210;  1 drivers
v0x55a15d7efc10_0 .net "w0", 0 0, L_0x55a15e032090;  1 drivers
v0x55a15d7efcd0_0 .net "w1", 0 0, L_0x55a15e032150;  1 drivers
S_0x55a15d7efe60 .scope module, "or0[5]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e032320 .functor NAND 1, L_0x55a15e037610, L_0x55a15e037610, C4<1>, C4<1>;
L_0x55a15e0323e0 .functor NAND 1, L_0x55a15e039290, L_0x55a15e039290, C4<1>, C4<1>;
L_0x55a15e0324a0 .functor NAND 1, L_0x55a15e032320, L_0x55a15e0323e0, C4<1>, C4<1>;
v0x55a15d7f00a0_0 .net "in0", 0 0, L_0x55a15e037610;  1 drivers
v0x55a15d7f0180_0 .net "in1", 0 0, L_0x55a15e039290;  1 drivers
v0x55a15d7f0240_0 .net "out", 0 0, L_0x55a15e0324a0;  1 drivers
v0x55a15d7f02e0_0 .net "w0", 0 0, L_0x55a15e032320;  1 drivers
v0x55a15d7f03a0_0 .net "w1", 0 0, L_0x55a15e0323e0;  1 drivers
S_0x55a15d7f0530 .scope module, "or0[6]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0325b0 .functor NAND 1, L_0x55a15e0376b0, L_0x55a15e0376b0, C4<1>, C4<1>;
L_0x55a15e032670 .functor NAND 1, L_0x55a15e0395a0, L_0x55a15e0395a0, C4<1>, C4<1>;
L_0x55a15e032730 .functor NAND 1, L_0x55a15e0325b0, L_0x55a15e032670, C4<1>, C4<1>;
v0x55a15d7f0770_0 .net "in0", 0 0, L_0x55a15e0376b0;  1 drivers
v0x55a15d7f0850_0 .net "in1", 0 0, L_0x55a15e0395a0;  1 drivers
v0x55a15d7f0910_0 .net "out", 0 0, L_0x55a15e032730;  1 drivers
v0x55a15d7f09b0_0 .net "w0", 0 0, L_0x55a15e0325b0;  1 drivers
v0x55a15d7f0a70_0 .net "w1", 0 0, L_0x55a15e032670;  1 drivers
S_0x55a15d7f0c00 .scope module, "or0[7]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e032840 .functor NAND 1, L_0x55a15e0377a0, L_0x55a15e0377a0, C4<1>, C4<1>;
L_0x55a15e032900 .functor NAND 1, L_0x55a15e039460, L_0x55a15e039460, C4<1>, C4<1>;
L_0x55a15e0329c0 .functor NAND 1, L_0x55a15e032840, L_0x55a15e032900, C4<1>, C4<1>;
v0x55a15d7f0e40_0 .net "in0", 0 0, L_0x55a15e0377a0;  1 drivers
v0x55a15d7f0f20_0 .net "in1", 0 0, L_0x55a15e039460;  1 drivers
v0x55a15d7f0fe0_0 .net "out", 0 0, L_0x55a15e0329c0;  1 drivers
v0x55a15d7f1080_0 .net "w0", 0 0, L_0x55a15e032840;  1 drivers
v0x55a15d7f1140_0 .net "w1", 0 0, L_0x55a15e032900;  1 drivers
S_0x55a15d7f12d0 .scope module, "or0[8]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e032ad0 .functor NAND 1, L_0x55a15e037840, L_0x55a15e037840, C4<1>, C4<1>;
L_0x55a15e032b90 .functor NAND 1, L_0x55a15e039500, L_0x55a15e039500, C4<1>, C4<1>;
L_0x55a15e032c50 .functor NAND 1, L_0x55a15e032ad0, L_0x55a15e032b90, C4<1>, C4<1>;
v0x55a15d7f14c0_0 .net "in0", 0 0, L_0x55a15e037840;  1 drivers
v0x55a15d7f15a0_0 .net "in1", 0 0, L_0x55a15e039500;  1 drivers
v0x55a15d7f1660_0 .net "out", 0 0, L_0x55a15e032c50;  1 drivers
v0x55a15d7f1700_0 .net "w0", 0 0, L_0x55a15e032ad0;  1 drivers
v0x55a15d7f17c0_0 .net "w1", 0 0, L_0x55a15e032b90;  1 drivers
S_0x55a15d7f1950 .scope module, "or0[9]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e032d60 .functor NAND 1, L_0x55a15e037940, L_0x55a15e037940, C4<1>, C4<1>;
L_0x55a15e032e20 .functor NAND 1, L_0x55a15e0397a0, L_0x55a15e0397a0, C4<1>, C4<1>;
L_0x55a15e032ee0 .functor NAND 1, L_0x55a15e032d60, L_0x55a15e032e20, C4<1>, C4<1>;
v0x55a15d7f1b90_0 .net "in0", 0 0, L_0x55a15e037940;  1 drivers
v0x55a15d7f1c70_0 .net "in1", 0 0, L_0x55a15e0397a0;  1 drivers
v0x55a15d7f1d30_0 .net "out", 0 0, L_0x55a15e032ee0;  1 drivers
v0x55a15d7f1dd0_0 .net "w0", 0 0, L_0x55a15e032d60;  1 drivers
v0x55a15d7f1e90_0 .net "w1", 0 0, L_0x55a15e032e20;  1 drivers
S_0x55a15d7f2020 .scope module, "or0[10]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e032ff0 .functor NAND 1, L_0x55a15e0379e0, L_0x55a15e0379e0, C4<1>, C4<1>;
L_0x55a15e0330b0 .functor NAND 1, L_0x55a15e039840, L_0x55a15e039840, C4<1>, C4<1>;
L_0x55a15e033170 .functor NAND 1, L_0x55a15e032ff0, L_0x55a15e0330b0, C4<1>, C4<1>;
v0x55a15d7f2260_0 .net "in0", 0 0, L_0x55a15e0379e0;  1 drivers
v0x55a15d7f2340_0 .net "in1", 0 0, L_0x55a15e039840;  1 drivers
v0x55a15d7f2400_0 .net "out", 0 0, L_0x55a15e033170;  1 drivers
v0x55a15d7f24a0_0 .net "w0", 0 0, L_0x55a15e032ff0;  1 drivers
v0x55a15d7f2560_0 .net "w1", 0 0, L_0x55a15e0330b0;  1 drivers
S_0x55a15d7f26f0 .scope module, "or0[11]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e033280 .functor NAND 1, L_0x55a15e037af0, L_0x55a15e037af0, C4<1>, C4<1>;
L_0x55a15e033340 .functor NAND 1, L_0x55a15e039640, L_0x55a15e039640, C4<1>, C4<1>;
L_0x55a15e033400 .functor NAND 1, L_0x55a15e033280, L_0x55a15e033340, C4<1>, C4<1>;
v0x55a15d7f2930_0 .net "in0", 0 0, L_0x55a15e037af0;  1 drivers
v0x55a15d7f2a10_0 .net "in1", 0 0, L_0x55a15e039640;  1 drivers
v0x55a15d7f2ad0_0 .net "out", 0 0, L_0x55a15e033400;  1 drivers
v0x55a15d7f2b70_0 .net "w0", 0 0, L_0x55a15e033280;  1 drivers
v0x55a15d7f2c30_0 .net "w1", 0 0, L_0x55a15e033340;  1 drivers
S_0x55a15d7f2dc0 .scope module, "or0[12]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e033510 .functor NAND 1, L_0x55a15e037b90, L_0x55a15e037b90, C4<1>, C4<1>;
L_0x55a15e0335d0 .functor NAND 1, L_0x55a15e0396e0, L_0x55a15e0396e0, C4<1>, C4<1>;
L_0x55a15e033690 .functor NAND 1, L_0x55a15e033510, L_0x55a15e0335d0, C4<1>, C4<1>;
v0x55a15d7f3000_0 .net "in0", 0 0, L_0x55a15e037b90;  1 drivers
v0x55a15d7f30e0_0 .net "in1", 0 0, L_0x55a15e0396e0;  1 drivers
v0x55a15d7f31a0_0 .net "out", 0 0, L_0x55a15e033690;  1 drivers
v0x55a15d7f3240_0 .net "w0", 0 0, L_0x55a15e033510;  1 drivers
v0x55a15d7f3300_0 .net "w1", 0 0, L_0x55a15e0335d0;  1 drivers
S_0x55a15d7f3490 .scope module, "or0[13]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0337a0 .functor NAND 1, L_0x55a15e037cb0, L_0x55a15e037cb0, C4<1>, C4<1>;
L_0x55a15e033860 .functor NAND 1, L_0x55a15e039a60, L_0x55a15e039a60, C4<1>, C4<1>;
L_0x55a15e033920 .functor NAND 1, L_0x55a15e0337a0, L_0x55a15e033860, C4<1>, C4<1>;
v0x55a15d7f36d0_0 .net "in0", 0 0, L_0x55a15e037cb0;  1 drivers
v0x55a15d7f37b0_0 .net "in1", 0 0, L_0x55a15e039a60;  1 drivers
v0x55a15d7f3870_0 .net "out", 0 0, L_0x55a15e033920;  1 drivers
v0x55a15d7f3910_0 .net "w0", 0 0, L_0x55a15e0337a0;  1 drivers
v0x55a15d7f39d0_0 .net "w1", 0 0, L_0x55a15e033860;  1 drivers
S_0x55a15d7f3b60 .scope module, "or0[14]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e033a30 .functor NAND 1, L_0x55a15e037d50, L_0x55a15e037d50, C4<1>, C4<1>;
L_0x55a15e033af0 .functor NAND 1, L_0x55a15e039b00, L_0x55a15e039b00, C4<1>, C4<1>;
L_0x55a15e033bb0 .functor NAND 1, L_0x55a15e033a30, L_0x55a15e033af0, C4<1>, C4<1>;
v0x55a15d7f3da0_0 .net "in0", 0 0, L_0x55a15e037d50;  1 drivers
v0x55a15d7f3e80_0 .net "in1", 0 0, L_0x55a15e039b00;  1 drivers
v0x55a15d7f3f40_0 .net "out", 0 0, L_0x55a15e033bb0;  1 drivers
v0x55a15d7f3fe0_0 .net "w0", 0 0, L_0x55a15e033a30;  1 drivers
v0x55a15d7f40a0_0 .net "w1", 0 0, L_0x55a15e033af0;  1 drivers
S_0x55a15d7f4230 .scope module, "or0[15]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e033cc0 .functor NAND 1, L_0x55a15e037e80, L_0x55a15e037e80, C4<1>, C4<1>;
L_0x55a15e033d80 .functor NAND 1, L_0x55a15e0398e0, L_0x55a15e0398e0, C4<1>, C4<1>;
L_0x55a15e033e40 .functor NAND 1, L_0x55a15e033cc0, L_0x55a15e033d80, C4<1>, C4<1>;
v0x55a15d7f4470_0 .net "in0", 0 0, L_0x55a15e037e80;  1 drivers
v0x55a15d7f4550_0 .net "in1", 0 0, L_0x55a15e0398e0;  1 drivers
v0x55a15d7f4610_0 .net "out", 0 0, L_0x55a15e033e40;  1 drivers
v0x55a15d7f46b0_0 .net "w0", 0 0, L_0x55a15e033cc0;  1 drivers
v0x55a15d7f4770_0 .net "w1", 0 0, L_0x55a15e033d80;  1 drivers
S_0x55a15d7f4900 .scope module, "or0[16]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e033f50 .functor NAND 1, L_0x55a15e037f20, L_0x55a15e037f20, C4<1>, C4<1>;
L_0x55a15e034010 .functor NAND 1, L_0x55a15e039980, L_0x55a15e039980, C4<1>, C4<1>;
L_0x55a15e0340d0 .functor NAND 1, L_0x55a15e033f50, L_0x55a15e034010, C4<1>, C4<1>;
v0x55a15d7f4c50_0 .net "in0", 0 0, L_0x55a15e037f20;  1 drivers
v0x55a15d7f4d30_0 .net "in1", 0 0, L_0x55a15e039980;  1 drivers
v0x55a15d7f4df0_0 .net "out", 0 0, L_0x55a15e0340d0;  1 drivers
v0x55a15d7f4e90_0 .net "w0", 0 0, L_0x55a15e033f50;  1 drivers
v0x55a15d7f4f50_0 .net "w1", 0 0, L_0x55a15e034010;  1 drivers
S_0x55a15d7f50e0 .scope module, "or0[17]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0341e0 .functor NAND 1, L_0x55a15e038060, L_0x55a15e038060, C4<1>, C4<1>;
L_0x55a15e0342a0 .functor NAND 1, L_0x55a15e039d40, L_0x55a15e039d40, C4<1>, C4<1>;
L_0x55a15e034360 .functor NAND 1, L_0x55a15e0341e0, L_0x55a15e0342a0, C4<1>, C4<1>;
v0x55a15d7f5320_0 .net "in0", 0 0, L_0x55a15e038060;  1 drivers
v0x55a15d7f5400_0 .net "in1", 0 0, L_0x55a15e039d40;  1 drivers
v0x55a15d7f54c0_0 .net "out", 0 0, L_0x55a15e034360;  1 drivers
v0x55a15d7f5560_0 .net "w0", 0 0, L_0x55a15e0341e0;  1 drivers
v0x55a15d7f5620_0 .net "w1", 0 0, L_0x55a15e0342a0;  1 drivers
S_0x55a15d7f57b0 .scope module, "or0[18]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e034470 .functor NAND 1, L_0x55a15e038100, L_0x55a15e038100, C4<1>, C4<1>;
L_0x55a15e034530 .functor NAND 1, L_0x55a15e039de0, L_0x55a15e039de0, C4<1>, C4<1>;
L_0x55a15e0345f0 .functor NAND 1, L_0x55a15e034470, L_0x55a15e034530, C4<1>, C4<1>;
v0x55a15d7f59f0_0 .net "in0", 0 0, L_0x55a15e038100;  1 drivers
v0x55a15d7f5ad0_0 .net "in1", 0 0, L_0x55a15e039de0;  1 drivers
v0x55a15d7f5b90_0 .net "out", 0 0, L_0x55a15e0345f0;  1 drivers
v0x55a15d7f5c30_0 .net "w0", 0 0, L_0x55a15e034470;  1 drivers
v0x55a15d7f5cf0_0 .net "w1", 0 0, L_0x55a15e034530;  1 drivers
S_0x55a15d7f5e80 .scope module, "or0[19]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e034700 .functor NAND 1, L_0x55a15e037fc0, L_0x55a15e037fc0, C4<1>, C4<1>;
L_0x55a15e0347c0 .functor NAND 1, L_0x55a15e039ba0, L_0x55a15e039ba0, C4<1>, C4<1>;
L_0x55a15e034880 .functor NAND 1, L_0x55a15e034700, L_0x55a15e0347c0, C4<1>, C4<1>;
v0x55a15d7f60c0_0 .net "in0", 0 0, L_0x55a15e037fc0;  1 drivers
v0x55a15d7f61a0_0 .net "in1", 0 0, L_0x55a15e039ba0;  1 drivers
v0x55a15d7f6260_0 .net "out", 0 0, L_0x55a15e034880;  1 drivers
v0x55a15d7f6300_0 .net "w0", 0 0, L_0x55a15e034700;  1 drivers
v0x55a15d7f63c0_0 .net "w1", 0 0, L_0x55a15e0347c0;  1 drivers
S_0x55a15d7f6550 .scope module, "or0[20]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e034990 .functor NAND 1, L_0x55a15e038250, L_0x55a15e038250, C4<1>, C4<1>;
L_0x55a15e034a50 .functor NAND 1, L_0x55a15e039c40, L_0x55a15e039c40, C4<1>, C4<1>;
L_0x55a15e034b10 .functor NAND 1, L_0x55a15e034990, L_0x55a15e034a50, C4<1>, C4<1>;
v0x55a15d7f6790_0 .net "in0", 0 0, L_0x55a15e038250;  1 drivers
v0x55a15d7f6870_0 .net "in1", 0 0, L_0x55a15e039c40;  1 drivers
v0x55a15d7f6930_0 .net "out", 0 0, L_0x55a15e034b10;  1 drivers
v0x55a15d7f69d0_0 .net "w0", 0 0, L_0x55a15e034990;  1 drivers
v0x55a15d7f6a90_0 .net "w1", 0 0, L_0x55a15e034a50;  1 drivers
S_0x55a15d7f6c20 .scope module, "or0[21]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e034c20 .functor NAND 1, L_0x55a15e0381a0, L_0x55a15e0381a0, C4<1>, C4<1>;
L_0x55a15e034ce0 .functor NAND 1, L_0x55a15e03a040, L_0x55a15e03a040, C4<1>, C4<1>;
L_0x55a15e034da0 .functor NAND 1, L_0x55a15e034c20, L_0x55a15e034ce0, C4<1>, C4<1>;
v0x55a15d7f6e60_0 .net "in0", 0 0, L_0x55a15e0381a0;  1 drivers
v0x55a15d7f6f40_0 .net "in1", 0 0, L_0x55a15e03a040;  1 drivers
v0x55a15d7f7000_0 .net "out", 0 0, L_0x55a15e034da0;  1 drivers
v0x55a15d7f70a0_0 .net "w0", 0 0, L_0x55a15e034c20;  1 drivers
v0x55a15d7f7160_0 .net "w1", 0 0, L_0x55a15e034ce0;  1 drivers
S_0x55a15d7f72f0 .scope module, "or0[22]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e034eb0 .functor NAND 1, L_0x55a15e0383b0, L_0x55a15e0383b0, C4<1>, C4<1>;
L_0x55a15e034f70 .functor NAND 1, L_0x55a15e03a0e0, L_0x55a15e03a0e0, C4<1>, C4<1>;
L_0x55a15e035030 .functor NAND 1, L_0x55a15e034eb0, L_0x55a15e034f70, C4<1>, C4<1>;
v0x55a15d7f7530_0 .net "in0", 0 0, L_0x55a15e0383b0;  1 drivers
v0x55a15d7f7610_0 .net "in1", 0 0, L_0x55a15e03a0e0;  1 drivers
v0x55a15d7f76d0_0 .net "out", 0 0, L_0x55a15e035030;  1 drivers
v0x55a15d7f7770_0 .net "w0", 0 0, L_0x55a15e034eb0;  1 drivers
v0x55a15d7f7830_0 .net "w1", 0 0, L_0x55a15e034f70;  1 drivers
S_0x55a15d7f79c0 .scope module, "or0[23]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e035140 .functor NAND 1, L_0x55a15e0382f0, L_0x55a15e0382f0, C4<1>, C4<1>;
L_0x55a15e035200 .functor NAND 1, L_0x55a15e039e80, L_0x55a15e039e80, C4<1>, C4<1>;
L_0x55a15e0352c0 .functor NAND 1, L_0x55a15e035140, L_0x55a15e035200, C4<1>, C4<1>;
v0x55a15d7f7c00_0 .net "in0", 0 0, L_0x55a15e0382f0;  1 drivers
v0x55a15d7f7ce0_0 .net "in1", 0 0, L_0x55a15e039e80;  1 drivers
v0x55a15d7f7da0_0 .net "out", 0 0, L_0x55a15e0352c0;  1 drivers
v0x55a15d7f7e40_0 .net "w0", 0 0, L_0x55a15e035140;  1 drivers
v0x55a15d7f7f00_0 .net "w1", 0 0, L_0x55a15e035200;  1 drivers
S_0x55a15d7f8090 .scope module, "or0[24]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0353d0 .functor NAND 1, L_0x55a15e038520, L_0x55a15e038520, C4<1>, C4<1>;
L_0x55a15e035490 .functor NAND 1, L_0x55a15e039f20, L_0x55a15e039f20, C4<1>, C4<1>;
L_0x55a15e035550 .functor NAND 1, L_0x55a15e0353d0, L_0x55a15e035490, C4<1>, C4<1>;
v0x55a15d7f82d0_0 .net "in0", 0 0, L_0x55a15e038520;  1 drivers
v0x55a15d7f83b0_0 .net "in1", 0 0, L_0x55a15e039f20;  1 drivers
v0x55a15d7f8470_0 .net "out", 0 0, L_0x55a15e035550;  1 drivers
v0x55a15d7f8510_0 .net "w0", 0 0, L_0x55a15e0353d0;  1 drivers
v0x55a15d7f85d0_0 .net "w1", 0 0, L_0x55a15e035490;  1 drivers
S_0x55a15d7f8760 .scope module, "or0[25]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e035660 .functor NAND 1, L_0x55a15e038450, L_0x55a15e038450, C4<1>, C4<1>;
L_0x55a15e035720 .functor NAND 1, L_0x55a15e03a360, L_0x55a15e03a360, C4<1>, C4<1>;
L_0x55a15e0357e0 .functor NAND 1, L_0x55a15e035660, L_0x55a15e035720, C4<1>, C4<1>;
v0x55a15d7f89a0_0 .net "in0", 0 0, L_0x55a15e038450;  1 drivers
v0x55a15d7f8a80_0 .net "in1", 0 0, L_0x55a15e03a360;  1 drivers
v0x55a15d7f8b40_0 .net "out", 0 0, L_0x55a15e0357e0;  1 drivers
v0x55a15d7f8be0_0 .net "w0", 0 0, L_0x55a15e035660;  1 drivers
v0x55a15d7f8ca0_0 .net "w1", 0 0, L_0x55a15e035720;  1 drivers
S_0x55a15d7f8e30 .scope module, "or0[26]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0358f0 .functor NAND 1, L_0x55a15e0386a0, L_0x55a15e0386a0, C4<1>, C4<1>;
L_0x55a15e0359b0 .functor NAND 1, L_0x55a15e03a400, L_0x55a15e03a400, C4<1>, C4<1>;
L_0x55a15e035a70 .functor NAND 1, L_0x55a15e0358f0, L_0x55a15e0359b0, C4<1>, C4<1>;
v0x55a15d7f9070_0 .net "in0", 0 0, L_0x55a15e0386a0;  1 drivers
v0x55a15d7f9150_0 .net "in1", 0 0, L_0x55a15e03a400;  1 drivers
v0x55a15d7f9210_0 .net "out", 0 0, L_0x55a15e035a70;  1 drivers
v0x55a15d7f92b0_0 .net "w0", 0 0, L_0x55a15e0358f0;  1 drivers
v0x55a15d7f9370_0 .net "w1", 0 0, L_0x55a15e0359b0;  1 drivers
S_0x55a15d7f9500 .scope module, "or0[27]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e035b80 .functor NAND 1, L_0x55a15e0385c0, L_0x55a15e0385c0, C4<1>, C4<1>;
L_0x55a15e035c40 .functor NAND 1, L_0x55a15e03a180, L_0x55a15e03a180, C4<1>, C4<1>;
L_0x55a15e035d00 .functor NAND 1, L_0x55a15e035b80, L_0x55a15e035c40, C4<1>, C4<1>;
v0x55a15d7f9740_0 .net "in0", 0 0, L_0x55a15e0385c0;  1 drivers
v0x55a15d7f9820_0 .net "in1", 0 0, L_0x55a15e03a180;  1 drivers
v0x55a15d7f98e0_0 .net "out", 0 0, L_0x55a15e035d00;  1 drivers
v0x55a15d7f9980_0 .net "w0", 0 0, L_0x55a15e035b80;  1 drivers
v0x55a15d7f9a40_0 .net "w1", 0 0, L_0x55a15e035c40;  1 drivers
S_0x55a15d7f9bd0 .scope module, "or0[28]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e035e10 .functor NAND 1, L_0x55a15e038830, L_0x55a15e038830, C4<1>, C4<1>;
L_0x55a15e035ed0 .functor NAND 1, L_0x55a15e03a220, L_0x55a15e03a220, C4<1>, C4<1>;
L_0x55a15e035f90 .functor NAND 1, L_0x55a15e035e10, L_0x55a15e035ed0, C4<1>, C4<1>;
v0x55a15d7f9e10_0 .net "in0", 0 0, L_0x55a15e038830;  1 drivers
v0x55a15d7f9ef0_0 .net "in1", 0 0, L_0x55a15e03a220;  1 drivers
v0x55a15d7f9fb0_0 .net "out", 0 0, L_0x55a15e035f90;  1 drivers
v0x55a15d7fa050_0 .net "w0", 0 0, L_0x55a15e035e10;  1 drivers
v0x55a15d7fa110_0 .net "w1", 0 0, L_0x55a15e035ed0;  1 drivers
S_0x55a15d7fa2a0 .scope module, "or0[29]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0360a0 .functor NAND 1, L_0x55a15e038740, L_0x55a15e038740, C4<1>, C4<1>;
L_0x55a15e036160 .functor NAND 1, L_0x55a15e03a2c0, L_0x55a15e03a2c0, C4<1>, C4<1>;
L_0x55a15e036220 .functor NAND 1, L_0x55a15e0360a0, L_0x55a15e036160, C4<1>, C4<1>;
v0x55a15d7fa4e0_0 .net "in0", 0 0, L_0x55a15e038740;  1 drivers
v0x55a15d7fa5c0_0 .net "in1", 0 0, L_0x55a15e03a2c0;  1 drivers
v0x55a15d7fa680_0 .net "out", 0 0, L_0x55a15e036220;  1 drivers
v0x55a15d7fa720_0 .net "w0", 0 0, L_0x55a15e0360a0;  1 drivers
v0x55a15d7fa7e0_0 .net "w1", 0 0, L_0x55a15e036160;  1 drivers
S_0x55a15d7fa970 .scope module, "or0[30]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e036330 .functor NAND 1, L_0x55a15e038de0, L_0x55a15e038de0, C4<1>, C4<1>;
L_0x55a15e0363f0 .functor NAND 1, L_0x55a15e03a4a0, L_0x55a15e03a4a0, C4<1>, C4<1>;
L_0x55a15e0364b0 .functor NAND 1, L_0x55a15e036330, L_0x55a15e0363f0, C4<1>, C4<1>;
v0x55a15d7fabb0_0 .net "in0", 0 0, L_0x55a15e038de0;  1 drivers
v0x55a15d7fac90_0 .net "in1", 0 0, L_0x55a15e03a4a0;  1 drivers
v0x55a15d7fad50_0 .net "out", 0 0, L_0x55a15e0364b0;  1 drivers
v0x55a15d7fadf0_0 .net "w0", 0 0, L_0x55a15e036330;  1 drivers
v0x55a15d7faeb0_0 .net "w1", 0 0, L_0x55a15e0363f0;  1 drivers
S_0x55a15d7fb040 .scope module, "or0[31]" "OR" 53 4, 8 1 0, S_0x55a15d7ed960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0365c0 .functor NAND 1, L_0x55a15e038ce0, L_0x55a15e038ce0, C4<1>, C4<1>;
L_0x55a15e036680 .functor NAND 1, L_0x55a15e03a540, L_0x55a15e03a540, C4<1>, C4<1>;
L_0x55a15e036740 .functor NAND 1, L_0x55a15e0365c0, L_0x55a15e036680, C4<1>, C4<1>;
v0x55a15d7fb280_0 .net "in0", 0 0, L_0x55a15e038ce0;  1 drivers
v0x55a15d7fb360_0 .net "in1", 0 0, L_0x55a15e03a540;  1 drivers
v0x55a15d7fb420_0 .net "out", 0 0, L_0x55a15e036740;  1 drivers
v0x55a15d7fb4c0_0 .net "w0", 0 0, L_0x55a15e0365c0;  1 drivers
v0x55a15d7fb580_0 .net "w1", 0 0, L_0x55a15e036680;  1 drivers
S_0x55a15d7fb9c0 .scope module, "or6" "OR_32BIT" 51 42, 53 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in0"
    .port_info 2 /INPUT 32 "in1"
v0x55a15d809770_0 .net "in0", 31 0, L_0x55a15e036850;  alias, 1 drivers
v0x55a15d809830_0 .net "in1", 31 0, L_0x55a15dffebe0;  alias, 1 drivers
v0x55a15d8098d0_0 .net "out", 31 0, L_0x55a15e03f990;  alias, 1 drivers
LS_0x55a15e03f990_0_0 .concat [ 1 1 1 1], L_0x55a15e037c30, L_0x55a15e037df0, L_0x55a15e03ae30, L_0x55a15e03b0c0;
LS_0x55a15e03f990_0_4 .concat [ 1 1 1 1], L_0x55a15e03b350, L_0x55a15e03b5e0, L_0x55a15e03b870, L_0x55a15e03bb00;
LS_0x55a15e03f990_0_8 .concat [ 1 1 1 1], L_0x55a15e03bd90, L_0x55a15e03c020, L_0x55a15e03c2b0, L_0x55a15e03c540;
LS_0x55a15e03f990_0_12 .concat [ 1 1 1 1], L_0x55a15e03c7d0, L_0x55a15e03ca60, L_0x55a15e03ccf0, L_0x55a15e03cf80;
LS_0x55a15e03f990_0_16 .concat [ 1 1 1 1], L_0x55a15e03d210, L_0x55a15e03d4a0, L_0x55a15e03d730, L_0x55a15e03d9c0;
LS_0x55a15e03f990_0_20 .concat [ 1 1 1 1], L_0x55a15e03dc50, L_0x55a15e03dee0, L_0x55a15e03e170, L_0x55a15e03e400;
LS_0x55a15e03f990_0_24 .concat [ 1 1 1 1], L_0x55a15e03e690, L_0x55a15e03e920, L_0x55a15e03ebb0, L_0x55a15e03ee40;
LS_0x55a15e03f990_0_28 .concat [ 1 1 1 1], L_0x55a15e03f0d0, L_0x55a15e03f360, L_0x55a15e03f5f0, L_0x55a15e03f880;
LS_0x55a15e03f990_1_0 .concat [ 4 4 4 4], LS_0x55a15e03f990_0_0, LS_0x55a15e03f990_0_4, LS_0x55a15e03f990_0_8, LS_0x55a15e03f990_0_12;
LS_0x55a15e03f990_1_4 .concat [ 4 4 4 4], LS_0x55a15e03f990_0_16, LS_0x55a15e03f990_0_20, LS_0x55a15e03f990_0_24, LS_0x55a15e03f990_0_28;
L_0x55a15e03f990 .concat [ 16 16 0 0], LS_0x55a15e03f990_1_0, LS_0x55a15e03f990_1_4;
L_0x55a15e040430 .part L_0x55a15e036850, 0, 1;
L_0x55a15e0404d0 .part L_0x55a15e036850, 1, 1;
L_0x55a15e040570 .part L_0x55a15e036850, 2, 1;
L_0x55a15e040610 .part L_0x55a15e036850, 3, 1;
L_0x55a15e0406b0 .part L_0x55a15e036850, 4, 1;
L_0x55a15e040750 .part L_0x55a15e036850, 5, 1;
L_0x55a15e0407f0 .part L_0x55a15e036850, 6, 1;
L_0x55a15e0408e0 .part L_0x55a15e036850, 7, 1;
L_0x55a15e040980 .part L_0x55a15e036850, 8, 1;
L_0x55a15e040a80 .part L_0x55a15e036850, 9, 1;
L_0x55a15e040b20 .part L_0x55a15e036850, 10, 1;
L_0x55a15e040c30 .part L_0x55a15e036850, 11, 1;
L_0x55a15e040cd0 .part L_0x55a15e036850, 12, 1;
L_0x55a15e040df0 .part L_0x55a15e036850, 13, 1;
L_0x55a15e040e90 .part L_0x55a15e036850, 14, 1;
L_0x55a15e040fc0 .part L_0x55a15e036850, 15, 1;
L_0x55a15e041060 .part L_0x55a15e036850, 16, 1;
L_0x55a15e0411a0 .part L_0x55a15e036850, 17, 1;
L_0x55a15e041240 .part L_0x55a15e036850, 18, 1;
L_0x55a15e041100 .part L_0x55a15e036850, 19, 1;
L_0x55a15e041390 .part L_0x55a15e036850, 20, 1;
L_0x55a15e0412e0 .part L_0x55a15e036850, 21, 1;
L_0x55a15e0414f0 .part L_0x55a15e036850, 22, 1;
L_0x55a15e041430 .part L_0x55a15e036850, 23, 1;
L_0x55a15e041660 .part L_0x55a15e036850, 24, 1;
L_0x55a15e041590 .part L_0x55a15e036850, 25, 1;
L_0x55a15e0417e0 .part L_0x55a15e036850, 26, 1;
L_0x55a15e041700 .part L_0x55a15e036850, 27, 1;
L_0x55a15e041970 .part L_0x55a15e036850, 28, 1;
L_0x55a15e041880 .part L_0x55a15e036850, 29, 1;
L_0x55a15e041f20 .part L_0x55a15e036850, 30, 1;
L_0x55a15e041e20 .part L_0x55a15e036850, 31, 1;
L_0x55a15e0420d0 .part L_0x55a15dffebe0, 0, 1;
L_0x55a15e042290 .part L_0x55a15dffebe0, 1, 1;
L_0x55a15e042330 .part L_0x55a15dffebe0, 2, 1;
L_0x55a15e042170 .part L_0x55a15dffebe0, 3, 1;
L_0x55a15e042500 .part L_0x55a15dffebe0, 4, 1;
L_0x55a15e0423d0 .part L_0x55a15dffebe0, 5, 1;
L_0x55a15e0426e0 .part L_0x55a15dffebe0, 6, 1;
L_0x55a15e0425a0 .part L_0x55a15dffebe0, 7, 1;
L_0x55a15e042640 .part L_0x55a15dffebe0, 8, 1;
L_0x55a15e0428e0 .part L_0x55a15dffebe0, 9, 1;
L_0x55a15e042980 .part L_0x55a15dffebe0, 10, 1;
L_0x55a15e042780 .part L_0x55a15dffebe0, 11, 1;
L_0x55a15e042820 .part L_0x55a15dffebe0, 12, 1;
L_0x55a15e042ba0 .part L_0x55a15dffebe0, 13, 1;
L_0x55a15e042c40 .part L_0x55a15dffebe0, 14, 1;
L_0x55a15e042a20 .part L_0x55a15dffebe0, 15, 1;
L_0x55a15e042ac0 .part L_0x55a15dffebe0, 16, 1;
L_0x55a15e042e80 .part L_0x55a15dffebe0, 17, 1;
L_0x55a15e042f20 .part L_0x55a15dffebe0, 18, 1;
L_0x55a15e042ce0 .part L_0x55a15dffebe0, 19, 1;
L_0x55a15e042d80 .part L_0x55a15dffebe0, 20, 1;
L_0x55a15e043180 .part L_0x55a15dffebe0, 21, 1;
L_0x55a15e043220 .part L_0x55a15dffebe0, 22, 1;
L_0x55a15e042fc0 .part L_0x55a15dffebe0, 23, 1;
L_0x55a15e043060 .part L_0x55a15dffebe0, 24, 1;
L_0x55a15e0434a0 .part L_0x55a15dffebe0, 25, 1;
L_0x55a15e043540 .part L_0x55a15dffebe0, 26, 1;
L_0x55a15e0432c0 .part L_0x55a15dffebe0, 27, 1;
L_0x55a15e043360 .part L_0x55a15dffebe0, 28, 1;
L_0x55a15e043400 .part L_0x55a15dffebe0, 29, 1;
L_0x55a15e0435e0 .part L_0x55a15dffebe0, 30, 1;
L_0x55a15e043680 .part L_0x55a15dffebe0, 31, 1;
S_0x55a15d7fbbe0 .scope module, "or0[0]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e037a80 .functor NAND 1, L_0x55a15e040430, L_0x55a15e040430, C4<1>, C4<1>;
L_0x55a15e03a5e0 .functor NAND 1, L_0x55a15e0420d0, L_0x55a15e0420d0, C4<1>, C4<1>;
L_0x55a15e037c30 .functor NAND 1, L_0x55a15e037a80, L_0x55a15e03a5e0, C4<1>, C4<1>;
v0x55a15d7fbe60_0 .net "in0", 0 0, L_0x55a15e040430;  1 drivers
v0x55a15d7fbf40_0 .net "in1", 0 0, L_0x55a15e0420d0;  1 drivers
v0x55a15d7fc000_0 .net "out", 0 0, L_0x55a15e037c30;  1 drivers
v0x55a15d7fc0d0_0 .net "w0", 0 0, L_0x55a15e037a80;  1 drivers
v0x55a15d7fc190_0 .net "w1", 0 0, L_0x55a15e03a5e0;  1 drivers
S_0x55a15d7fc320 .scope module, "or0[1]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e0390d0 .functor NAND 1, L_0x55a15e0404d0, L_0x55a15e0404d0, C4<1>, C4<1>;
L_0x55a15e039fc0 .functor NAND 1, L_0x55a15e042290, L_0x55a15e042290, C4<1>, C4<1>;
L_0x55a15e037df0 .functor NAND 1, L_0x55a15e0390d0, L_0x55a15e039fc0, C4<1>, C4<1>;
v0x55a15d7fc560_0 .net "in0", 0 0, L_0x55a15e0404d0;  1 drivers
v0x55a15d7fc640_0 .net "in1", 0 0, L_0x55a15e042290;  1 drivers
v0x55a15d7fc700_0 .net "out", 0 0, L_0x55a15e037df0;  1 drivers
v0x55a15d7fc7a0_0 .net "w0", 0 0, L_0x55a15e0390d0;  1 drivers
v0x55a15d7fc860_0 .net "w1", 0 0, L_0x55a15e039fc0;  1 drivers
S_0x55a15d7fc9f0 .scope module, "or0[2]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03acb0 .functor NAND 1, L_0x55a15e040570, L_0x55a15e040570, C4<1>, C4<1>;
L_0x55a15e03ad70 .functor NAND 1, L_0x55a15e042330, L_0x55a15e042330, C4<1>, C4<1>;
L_0x55a15e03ae30 .functor NAND 1, L_0x55a15e03acb0, L_0x55a15e03ad70, C4<1>, C4<1>;
v0x55a15d7fcc10_0 .net "in0", 0 0, L_0x55a15e040570;  1 drivers
v0x55a15d7fccf0_0 .net "in1", 0 0, L_0x55a15e042330;  1 drivers
v0x55a15d7fcdb0_0 .net "out", 0 0, L_0x55a15e03ae30;  1 drivers
v0x55a15d7fce80_0 .net "w0", 0 0, L_0x55a15e03acb0;  1 drivers
v0x55a15d7fcf40_0 .net "w1", 0 0, L_0x55a15e03ad70;  1 drivers
S_0x55a15d7fd0d0 .scope module, "or0[3]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03af40 .functor NAND 1, L_0x55a15e040610, L_0x55a15e040610, C4<1>, C4<1>;
L_0x55a15e03b000 .functor NAND 1, L_0x55a15e042170, L_0x55a15e042170, C4<1>, C4<1>;
L_0x55a15e03b0c0 .functor NAND 1, L_0x55a15e03af40, L_0x55a15e03b000, C4<1>, C4<1>;
v0x55a15d7fd310_0 .net "in0", 0 0, L_0x55a15e040610;  1 drivers
v0x55a15d7fd3f0_0 .net "in1", 0 0, L_0x55a15e042170;  1 drivers
v0x55a15d7fd4b0_0 .net "out", 0 0, L_0x55a15e03b0c0;  1 drivers
v0x55a15d7fd550_0 .net "w0", 0 0, L_0x55a15e03af40;  1 drivers
v0x55a15d7fd610_0 .net "w1", 0 0, L_0x55a15e03b000;  1 drivers
S_0x55a15d7fd7a0 .scope module, "or0[4]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03b1d0 .functor NAND 1, L_0x55a15e0406b0, L_0x55a15e0406b0, C4<1>, C4<1>;
L_0x55a15e03b290 .functor NAND 1, L_0x55a15e042500, L_0x55a15e042500, C4<1>, C4<1>;
L_0x55a15e03b350 .functor NAND 1, L_0x55a15e03b1d0, L_0x55a15e03b290, C4<1>, C4<1>;
v0x55a15d7fda30_0 .net "in0", 0 0, L_0x55a15e0406b0;  1 drivers
v0x55a15d7fdb10_0 .net "in1", 0 0, L_0x55a15e042500;  1 drivers
v0x55a15d7fdbd0_0 .net "out", 0 0, L_0x55a15e03b350;  1 drivers
v0x55a15d7fdc70_0 .net "w0", 0 0, L_0x55a15e03b1d0;  1 drivers
v0x55a15d7fdd30_0 .net "w1", 0 0, L_0x55a15e03b290;  1 drivers
S_0x55a15d7fdec0 .scope module, "or0[5]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03b460 .functor NAND 1, L_0x55a15e040750, L_0x55a15e040750, C4<1>, C4<1>;
L_0x55a15e03b520 .functor NAND 1, L_0x55a15e0423d0, L_0x55a15e0423d0, C4<1>, C4<1>;
L_0x55a15e03b5e0 .functor NAND 1, L_0x55a15e03b460, L_0x55a15e03b520, C4<1>, C4<1>;
v0x55a15d7fe100_0 .net "in0", 0 0, L_0x55a15e040750;  1 drivers
v0x55a15d7fe1e0_0 .net "in1", 0 0, L_0x55a15e0423d0;  1 drivers
v0x55a15d7fe2a0_0 .net "out", 0 0, L_0x55a15e03b5e0;  1 drivers
v0x55a15d7fe340_0 .net "w0", 0 0, L_0x55a15e03b460;  1 drivers
v0x55a15d7fe400_0 .net "w1", 0 0, L_0x55a15e03b520;  1 drivers
S_0x55a15d7fe590 .scope module, "or0[6]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03b6f0 .functor NAND 1, L_0x55a15e0407f0, L_0x55a15e0407f0, C4<1>, C4<1>;
L_0x55a15e03b7b0 .functor NAND 1, L_0x55a15e0426e0, L_0x55a15e0426e0, C4<1>, C4<1>;
L_0x55a15e03b870 .functor NAND 1, L_0x55a15e03b6f0, L_0x55a15e03b7b0, C4<1>, C4<1>;
v0x55a15d7fe7d0_0 .net "in0", 0 0, L_0x55a15e0407f0;  1 drivers
v0x55a15d7fe8b0_0 .net "in1", 0 0, L_0x55a15e0426e0;  1 drivers
v0x55a15d7fe970_0 .net "out", 0 0, L_0x55a15e03b870;  1 drivers
v0x55a15d7fea10_0 .net "w0", 0 0, L_0x55a15e03b6f0;  1 drivers
v0x55a15d7fead0_0 .net "w1", 0 0, L_0x55a15e03b7b0;  1 drivers
S_0x55a15d7fec60 .scope module, "or0[7]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03b980 .functor NAND 1, L_0x55a15e0408e0, L_0x55a15e0408e0, C4<1>, C4<1>;
L_0x55a15e03ba40 .functor NAND 1, L_0x55a15e0425a0, L_0x55a15e0425a0, C4<1>, C4<1>;
L_0x55a15e03bb00 .functor NAND 1, L_0x55a15e03b980, L_0x55a15e03ba40, C4<1>, C4<1>;
v0x55a15d7feea0_0 .net "in0", 0 0, L_0x55a15e0408e0;  1 drivers
v0x55a15d7fef80_0 .net "in1", 0 0, L_0x55a15e0425a0;  1 drivers
v0x55a15d7ff040_0 .net "out", 0 0, L_0x55a15e03bb00;  1 drivers
v0x55a15d7ff0e0_0 .net "w0", 0 0, L_0x55a15e03b980;  1 drivers
v0x55a15d7ff1a0_0 .net "w1", 0 0, L_0x55a15e03ba40;  1 drivers
S_0x55a15d7ff330 .scope module, "or0[8]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03bc10 .functor NAND 1, L_0x55a15e040980, L_0x55a15e040980, C4<1>, C4<1>;
L_0x55a15e03bcd0 .functor NAND 1, L_0x55a15e042640, L_0x55a15e042640, C4<1>, C4<1>;
L_0x55a15e03bd90 .functor NAND 1, L_0x55a15e03bc10, L_0x55a15e03bcd0, C4<1>, C4<1>;
v0x55a15d7ff520_0 .net "in0", 0 0, L_0x55a15e040980;  1 drivers
v0x55a15d7ff600_0 .net "in1", 0 0, L_0x55a15e042640;  1 drivers
v0x55a15d7ff6c0_0 .net "out", 0 0, L_0x55a15e03bd90;  1 drivers
v0x55a15d7ff760_0 .net "w0", 0 0, L_0x55a15e03bc10;  1 drivers
v0x55a15d7ff820_0 .net "w1", 0 0, L_0x55a15e03bcd0;  1 drivers
S_0x55a15d7ff9b0 .scope module, "or0[9]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03bea0 .functor NAND 1, L_0x55a15e040a80, L_0x55a15e040a80, C4<1>, C4<1>;
L_0x55a15e03bf60 .functor NAND 1, L_0x55a15e0428e0, L_0x55a15e0428e0, C4<1>, C4<1>;
L_0x55a15e03c020 .functor NAND 1, L_0x55a15e03bea0, L_0x55a15e03bf60, C4<1>, C4<1>;
v0x55a15d7ffbf0_0 .net "in0", 0 0, L_0x55a15e040a80;  1 drivers
v0x55a15d7ffcd0_0 .net "in1", 0 0, L_0x55a15e0428e0;  1 drivers
v0x55a15d7ffd90_0 .net "out", 0 0, L_0x55a15e03c020;  1 drivers
v0x55a15d7ffe30_0 .net "w0", 0 0, L_0x55a15e03bea0;  1 drivers
v0x55a15d7ffef0_0 .net "w1", 0 0, L_0x55a15e03bf60;  1 drivers
S_0x55a15d800080 .scope module, "or0[10]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03c130 .functor NAND 1, L_0x55a15e040b20, L_0x55a15e040b20, C4<1>, C4<1>;
L_0x55a15e03c1f0 .functor NAND 1, L_0x55a15e042980, L_0x55a15e042980, C4<1>, C4<1>;
L_0x55a15e03c2b0 .functor NAND 1, L_0x55a15e03c130, L_0x55a15e03c1f0, C4<1>, C4<1>;
v0x55a15d8002c0_0 .net "in0", 0 0, L_0x55a15e040b20;  1 drivers
v0x55a15d8003a0_0 .net "in1", 0 0, L_0x55a15e042980;  1 drivers
v0x55a15d800460_0 .net "out", 0 0, L_0x55a15e03c2b0;  1 drivers
v0x55a15d800500_0 .net "w0", 0 0, L_0x55a15e03c130;  1 drivers
v0x55a15d8005c0_0 .net "w1", 0 0, L_0x55a15e03c1f0;  1 drivers
S_0x55a15d800750 .scope module, "or0[11]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03c3c0 .functor NAND 1, L_0x55a15e040c30, L_0x55a15e040c30, C4<1>, C4<1>;
L_0x55a15e03c480 .functor NAND 1, L_0x55a15e042780, L_0x55a15e042780, C4<1>, C4<1>;
L_0x55a15e03c540 .functor NAND 1, L_0x55a15e03c3c0, L_0x55a15e03c480, C4<1>, C4<1>;
v0x55a15d800990_0 .net "in0", 0 0, L_0x55a15e040c30;  1 drivers
v0x55a15d800a70_0 .net "in1", 0 0, L_0x55a15e042780;  1 drivers
v0x55a15d800b30_0 .net "out", 0 0, L_0x55a15e03c540;  1 drivers
v0x55a15d800bd0_0 .net "w0", 0 0, L_0x55a15e03c3c0;  1 drivers
v0x55a15d800c90_0 .net "w1", 0 0, L_0x55a15e03c480;  1 drivers
S_0x55a15d800e20 .scope module, "or0[12]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03c650 .functor NAND 1, L_0x55a15e040cd0, L_0x55a15e040cd0, C4<1>, C4<1>;
L_0x55a15e03c710 .functor NAND 1, L_0x55a15e042820, L_0x55a15e042820, C4<1>, C4<1>;
L_0x55a15e03c7d0 .functor NAND 1, L_0x55a15e03c650, L_0x55a15e03c710, C4<1>, C4<1>;
v0x55a15d801060_0 .net "in0", 0 0, L_0x55a15e040cd0;  1 drivers
v0x55a15d801140_0 .net "in1", 0 0, L_0x55a15e042820;  1 drivers
v0x55a15d801200_0 .net "out", 0 0, L_0x55a15e03c7d0;  1 drivers
v0x55a15d8012a0_0 .net "w0", 0 0, L_0x55a15e03c650;  1 drivers
v0x55a15d801360_0 .net "w1", 0 0, L_0x55a15e03c710;  1 drivers
S_0x55a15d8014f0 .scope module, "or0[13]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03c8e0 .functor NAND 1, L_0x55a15e040df0, L_0x55a15e040df0, C4<1>, C4<1>;
L_0x55a15e03c9a0 .functor NAND 1, L_0x55a15e042ba0, L_0x55a15e042ba0, C4<1>, C4<1>;
L_0x55a15e03ca60 .functor NAND 1, L_0x55a15e03c8e0, L_0x55a15e03c9a0, C4<1>, C4<1>;
v0x55a15d801730_0 .net "in0", 0 0, L_0x55a15e040df0;  1 drivers
v0x55a15d801810_0 .net "in1", 0 0, L_0x55a15e042ba0;  1 drivers
v0x55a15d8018d0_0 .net "out", 0 0, L_0x55a15e03ca60;  1 drivers
v0x55a15d801970_0 .net "w0", 0 0, L_0x55a15e03c8e0;  1 drivers
v0x55a15d801a30_0 .net "w1", 0 0, L_0x55a15e03c9a0;  1 drivers
S_0x55a15d801bc0 .scope module, "or0[14]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03cb70 .functor NAND 1, L_0x55a15e040e90, L_0x55a15e040e90, C4<1>, C4<1>;
L_0x55a15e03cc30 .functor NAND 1, L_0x55a15e042c40, L_0x55a15e042c40, C4<1>, C4<1>;
L_0x55a15e03ccf0 .functor NAND 1, L_0x55a15e03cb70, L_0x55a15e03cc30, C4<1>, C4<1>;
v0x55a15d801e00_0 .net "in0", 0 0, L_0x55a15e040e90;  1 drivers
v0x55a15d801ee0_0 .net "in1", 0 0, L_0x55a15e042c40;  1 drivers
v0x55a15d801fa0_0 .net "out", 0 0, L_0x55a15e03ccf0;  1 drivers
v0x55a15d802040_0 .net "w0", 0 0, L_0x55a15e03cb70;  1 drivers
v0x55a15d802100_0 .net "w1", 0 0, L_0x55a15e03cc30;  1 drivers
S_0x55a15d802290 .scope module, "or0[15]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03ce00 .functor NAND 1, L_0x55a15e040fc0, L_0x55a15e040fc0, C4<1>, C4<1>;
L_0x55a15e03cec0 .functor NAND 1, L_0x55a15e042a20, L_0x55a15e042a20, C4<1>, C4<1>;
L_0x55a15e03cf80 .functor NAND 1, L_0x55a15e03ce00, L_0x55a15e03cec0, C4<1>, C4<1>;
v0x55a15d8024d0_0 .net "in0", 0 0, L_0x55a15e040fc0;  1 drivers
v0x55a15d8025b0_0 .net "in1", 0 0, L_0x55a15e042a20;  1 drivers
v0x55a15d802670_0 .net "out", 0 0, L_0x55a15e03cf80;  1 drivers
v0x55a15d802710_0 .net "w0", 0 0, L_0x55a15e03ce00;  1 drivers
v0x55a15d8027d0_0 .net "w1", 0 0, L_0x55a15e03cec0;  1 drivers
S_0x55a15d802960 .scope module, "or0[16]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03d090 .functor NAND 1, L_0x55a15e041060, L_0x55a15e041060, C4<1>, C4<1>;
L_0x55a15e03d150 .functor NAND 1, L_0x55a15e042ac0, L_0x55a15e042ac0, C4<1>, C4<1>;
L_0x55a15e03d210 .functor NAND 1, L_0x55a15e03d090, L_0x55a15e03d150, C4<1>, C4<1>;
v0x55a15d802cb0_0 .net "in0", 0 0, L_0x55a15e041060;  1 drivers
v0x55a15d802d90_0 .net "in1", 0 0, L_0x55a15e042ac0;  1 drivers
v0x55a15d802e50_0 .net "out", 0 0, L_0x55a15e03d210;  1 drivers
v0x55a15d802ef0_0 .net "w0", 0 0, L_0x55a15e03d090;  1 drivers
v0x55a15d802fb0_0 .net "w1", 0 0, L_0x55a15e03d150;  1 drivers
S_0x55a15d803140 .scope module, "or0[17]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03d320 .functor NAND 1, L_0x55a15e0411a0, L_0x55a15e0411a0, C4<1>, C4<1>;
L_0x55a15e03d3e0 .functor NAND 1, L_0x55a15e042e80, L_0x55a15e042e80, C4<1>, C4<1>;
L_0x55a15e03d4a0 .functor NAND 1, L_0x55a15e03d320, L_0x55a15e03d3e0, C4<1>, C4<1>;
v0x55a15d803380_0 .net "in0", 0 0, L_0x55a15e0411a0;  1 drivers
v0x55a15d803460_0 .net "in1", 0 0, L_0x55a15e042e80;  1 drivers
v0x55a15d803520_0 .net "out", 0 0, L_0x55a15e03d4a0;  1 drivers
v0x55a15d8035c0_0 .net "w0", 0 0, L_0x55a15e03d320;  1 drivers
v0x55a15d803680_0 .net "w1", 0 0, L_0x55a15e03d3e0;  1 drivers
S_0x55a15d803810 .scope module, "or0[18]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03d5b0 .functor NAND 1, L_0x55a15e041240, L_0x55a15e041240, C4<1>, C4<1>;
L_0x55a15e03d670 .functor NAND 1, L_0x55a15e042f20, L_0x55a15e042f20, C4<1>, C4<1>;
L_0x55a15e03d730 .functor NAND 1, L_0x55a15e03d5b0, L_0x55a15e03d670, C4<1>, C4<1>;
v0x55a15d803a50_0 .net "in0", 0 0, L_0x55a15e041240;  1 drivers
v0x55a15d803b30_0 .net "in1", 0 0, L_0x55a15e042f20;  1 drivers
v0x55a15d803bf0_0 .net "out", 0 0, L_0x55a15e03d730;  1 drivers
v0x55a15d803c90_0 .net "w0", 0 0, L_0x55a15e03d5b0;  1 drivers
v0x55a15d803d50_0 .net "w1", 0 0, L_0x55a15e03d670;  1 drivers
S_0x55a15d803ee0 .scope module, "or0[19]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03d840 .functor NAND 1, L_0x55a15e041100, L_0x55a15e041100, C4<1>, C4<1>;
L_0x55a15e03d900 .functor NAND 1, L_0x55a15e042ce0, L_0x55a15e042ce0, C4<1>, C4<1>;
L_0x55a15e03d9c0 .functor NAND 1, L_0x55a15e03d840, L_0x55a15e03d900, C4<1>, C4<1>;
v0x55a15d804120_0 .net "in0", 0 0, L_0x55a15e041100;  1 drivers
v0x55a15d804200_0 .net "in1", 0 0, L_0x55a15e042ce0;  1 drivers
v0x55a15d8042c0_0 .net "out", 0 0, L_0x55a15e03d9c0;  1 drivers
v0x55a15d804360_0 .net "w0", 0 0, L_0x55a15e03d840;  1 drivers
v0x55a15d804420_0 .net "w1", 0 0, L_0x55a15e03d900;  1 drivers
S_0x55a15d8045b0 .scope module, "or0[20]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03dad0 .functor NAND 1, L_0x55a15e041390, L_0x55a15e041390, C4<1>, C4<1>;
L_0x55a15e03db90 .functor NAND 1, L_0x55a15e042d80, L_0x55a15e042d80, C4<1>, C4<1>;
L_0x55a15e03dc50 .functor NAND 1, L_0x55a15e03dad0, L_0x55a15e03db90, C4<1>, C4<1>;
v0x55a15d8047f0_0 .net "in0", 0 0, L_0x55a15e041390;  1 drivers
v0x55a15d8048d0_0 .net "in1", 0 0, L_0x55a15e042d80;  1 drivers
v0x55a15d804990_0 .net "out", 0 0, L_0x55a15e03dc50;  1 drivers
v0x55a15d804a30_0 .net "w0", 0 0, L_0x55a15e03dad0;  1 drivers
v0x55a15d804af0_0 .net "w1", 0 0, L_0x55a15e03db90;  1 drivers
S_0x55a15d804c80 .scope module, "or0[21]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03dd60 .functor NAND 1, L_0x55a15e0412e0, L_0x55a15e0412e0, C4<1>, C4<1>;
L_0x55a15e03de20 .functor NAND 1, L_0x55a15e043180, L_0x55a15e043180, C4<1>, C4<1>;
L_0x55a15e03dee0 .functor NAND 1, L_0x55a15e03dd60, L_0x55a15e03de20, C4<1>, C4<1>;
v0x55a15d804ec0_0 .net "in0", 0 0, L_0x55a15e0412e0;  1 drivers
v0x55a15d804fa0_0 .net "in1", 0 0, L_0x55a15e043180;  1 drivers
v0x55a15d805060_0 .net "out", 0 0, L_0x55a15e03dee0;  1 drivers
v0x55a15d805100_0 .net "w0", 0 0, L_0x55a15e03dd60;  1 drivers
v0x55a15d8051c0_0 .net "w1", 0 0, L_0x55a15e03de20;  1 drivers
S_0x55a15d805350 .scope module, "or0[22]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03dff0 .functor NAND 1, L_0x55a15e0414f0, L_0x55a15e0414f0, C4<1>, C4<1>;
L_0x55a15e03e0b0 .functor NAND 1, L_0x55a15e043220, L_0x55a15e043220, C4<1>, C4<1>;
L_0x55a15e03e170 .functor NAND 1, L_0x55a15e03dff0, L_0x55a15e03e0b0, C4<1>, C4<1>;
v0x55a15d805590_0 .net "in0", 0 0, L_0x55a15e0414f0;  1 drivers
v0x55a15d805670_0 .net "in1", 0 0, L_0x55a15e043220;  1 drivers
v0x55a15d805730_0 .net "out", 0 0, L_0x55a15e03e170;  1 drivers
v0x55a15d8057d0_0 .net "w0", 0 0, L_0x55a15e03dff0;  1 drivers
v0x55a15d805890_0 .net "w1", 0 0, L_0x55a15e03e0b0;  1 drivers
S_0x55a15d805a20 .scope module, "or0[23]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03e280 .functor NAND 1, L_0x55a15e041430, L_0x55a15e041430, C4<1>, C4<1>;
L_0x55a15e03e340 .functor NAND 1, L_0x55a15e042fc0, L_0x55a15e042fc0, C4<1>, C4<1>;
L_0x55a15e03e400 .functor NAND 1, L_0x55a15e03e280, L_0x55a15e03e340, C4<1>, C4<1>;
v0x55a15d805c60_0 .net "in0", 0 0, L_0x55a15e041430;  1 drivers
v0x55a15d805d40_0 .net "in1", 0 0, L_0x55a15e042fc0;  1 drivers
v0x55a15d805e00_0 .net "out", 0 0, L_0x55a15e03e400;  1 drivers
v0x55a15d805ea0_0 .net "w0", 0 0, L_0x55a15e03e280;  1 drivers
v0x55a15d805f60_0 .net "w1", 0 0, L_0x55a15e03e340;  1 drivers
S_0x55a15d8060f0 .scope module, "or0[24]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03e510 .functor NAND 1, L_0x55a15e041660, L_0x55a15e041660, C4<1>, C4<1>;
L_0x55a15e03e5d0 .functor NAND 1, L_0x55a15e043060, L_0x55a15e043060, C4<1>, C4<1>;
L_0x55a15e03e690 .functor NAND 1, L_0x55a15e03e510, L_0x55a15e03e5d0, C4<1>, C4<1>;
v0x55a15d806330_0 .net "in0", 0 0, L_0x55a15e041660;  1 drivers
v0x55a15d806410_0 .net "in1", 0 0, L_0x55a15e043060;  1 drivers
v0x55a15d8064d0_0 .net "out", 0 0, L_0x55a15e03e690;  1 drivers
v0x55a15d806570_0 .net "w0", 0 0, L_0x55a15e03e510;  1 drivers
v0x55a15d806630_0 .net "w1", 0 0, L_0x55a15e03e5d0;  1 drivers
S_0x55a15d8067c0 .scope module, "or0[25]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03e7a0 .functor NAND 1, L_0x55a15e041590, L_0x55a15e041590, C4<1>, C4<1>;
L_0x55a15e03e860 .functor NAND 1, L_0x55a15e0434a0, L_0x55a15e0434a0, C4<1>, C4<1>;
L_0x55a15e03e920 .functor NAND 1, L_0x55a15e03e7a0, L_0x55a15e03e860, C4<1>, C4<1>;
v0x55a15d806a00_0 .net "in0", 0 0, L_0x55a15e041590;  1 drivers
v0x55a15d806ae0_0 .net "in1", 0 0, L_0x55a15e0434a0;  1 drivers
v0x55a15d806ba0_0 .net "out", 0 0, L_0x55a15e03e920;  1 drivers
v0x55a15d806c40_0 .net "w0", 0 0, L_0x55a15e03e7a0;  1 drivers
v0x55a15d806d00_0 .net "w1", 0 0, L_0x55a15e03e860;  1 drivers
S_0x55a15d806e90 .scope module, "or0[26]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03ea30 .functor NAND 1, L_0x55a15e0417e0, L_0x55a15e0417e0, C4<1>, C4<1>;
L_0x55a15e03eaf0 .functor NAND 1, L_0x55a15e043540, L_0x55a15e043540, C4<1>, C4<1>;
L_0x55a15e03ebb0 .functor NAND 1, L_0x55a15e03ea30, L_0x55a15e03eaf0, C4<1>, C4<1>;
v0x55a15d8070d0_0 .net "in0", 0 0, L_0x55a15e0417e0;  1 drivers
v0x55a15d8071b0_0 .net "in1", 0 0, L_0x55a15e043540;  1 drivers
v0x55a15d807270_0 .net "out", 0 0, L_0x55a15e03ebb0;  1 drivers
v0x55a15d807310_0 .net "w0", 0 0, L_0x55a15e03ea30;  1 drivers
v0x55a15d8073d0_0 .net "w1", 0 0, L_0x55a15e03eaf0;  1 drivers
S_0x55a15d807560 .scope module, "or0[27]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03ecc0 .functor NAND 1, L_0x55a15e041700, L_0x55a15e041700, C4<1>, C4<1>;
L_0x55a15e03ed80 .functor NAND 1, L_0x55a15e0432c0, L_0x55a15e0432c0, C4<1>, C4<1>;
L_0x55a15e03ee40 .functor NAND 1, L_0x55a15e03ecc0, L_0x55a15e03ed80, C4<1>, C4<1>;
v0x55a15d8077a0_0 .net "in0", 0 0, L_0x55a15e041700;  1 drivers
v0x55a15d807880_0 .net "in1", 0 0, L_0x55a15e0432c0;  1 drivers
v0x55a15d807940_0 .net "out", 0 0, L_0x55a15e03ee40;  1 drivers
v0x55a15d8079e0_0 .net "w0", 0 0, L_0x55a15e03ecc0;  1 drivers
v0x55a15d807aa0_0 .net "w1", 0 0, L_0x55a15e03ed80;  1 drivers
S_0x55a15d807c30 .scope module, "or0[28]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03ef50 .functor NAND 1, L_0x55a15e041970, L_0x55a15e041970, C4<1>, C4<1>;
L_0x55a15e03f010 .functor NAND 1, L_0x55a15e043360, L_0x55a15e043360, C4<1>, C4<1>;
L_0x55a15e03f0d0 .functor NAND 1, L_0x55a15e03ef50, L_0x55a15e03f010, C4<1>, C4<1>;
v0x55a15d807e70_0 .net "in0", 0 0, L_0x55a15e041970;  1 drivers
v0x55a15d807f50_0 .net "in1", 0 0, L_0x55a15e043360;  1 drivers
v0x55a15d808010_0 .net "out", 0 0, L_0x55a15e03f0d0;  1 drivers
v0x55a15d8080b0_0 .net "w0", 0 0, L_0x55a15e03ef50;  1 drivers
v0x55a15d808170_0 .net "w1", 0 0, L_0x55a15e03f010;  1 drivers
S_0x55a15d808300 .scope module, "or0[29]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03f1e0 .functor NAND 1, L_0x55a15e041880, L_0x55a15e041880, C4<1>, C4<1>;
L_0x55a15e03f2a0 .functor NAND 1, L_0x55a15e043400, L_0x55a15e043400, C4<1>, C4<1>;
L_0x55a15e03f360 .functor NAND 1, L_0x55a15e03f1e0, L_0x55a15e03f2a0, C4<1>, C4<1>;
v0x55a15d808540_0 .net "in0", 0 0, L_0x55a15e041880;  1 drivers
v0x55a15d808620_0 .net "in1", 0 0, L_0x55a15e043400;  1 drivers
v0x55a15d8086e0_0 .net "out", 0 0, L_0x55a15e03f360;  1 drivers
v0x55a15d808780_0 .net "w0", 0 0, L_0x55a15e03f1e0;  1 drivers
v0x55a15d808840_0 .net "w1", 0 0, L_0x55a15e03f2a0;  1 drivers
S_0x55a15d8089d0 .scope module, "or0[30]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03f470 .functor NAND 1, L_0x55a15e041f20, L_0x55a15e041f20, C4<1>, C4<1>;
L_0x55a15e03f530 .functor NAND 1, L_0x55a15e0435e0, L_0x55a15e0435e0, C4<1>, C4<1>;
L_0x55a15e03f5f0 .functor NAND 1, L_0x55a15e03f470, L_0x55a15e03f530, C4<1>, C4<1>;
v0x55a15d808c10_0 .net "in0", 0 0, L_0x55a15e041f20;  1 drivers
v0x55a15d808cf0_0 .net "in1", 0 0, L_0x55a15e0435e0;  1 drivers
v0x55a15d808db0_0 .net "out", 0 0, L_0x55a15e03f5f0;  1 drivers
v0x55a15d808e50_0 .net "w0", 0 0, L_0x55a15e03f470;  1 drivers
v0x55a15d808f10_0 .net "w1", 0 0, L_0x55a15e03f530;  1 drivers
S_0x55a15d8090a0 .scope module, "or0[31]" "OR" 53 4, 8 1 0, S_0x55a15d7fb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e03f700 .functor NAND 1, L_0x55a15e041e20, L_0x55a15e041e20, C4<1>, C4<1>;
L_0x55a15e03f7c0 .functor NAND 1, L_0x55a15e043680, L_0x55a15e043680, C4<1>, C4<1>;
L_0x55a15e03f880 .functor NAND 1, L_0x55a15e03f700, L_0x55a15e03f7c0, C4<1>, C4<1>;
v0x55a15d8092e0_0 .net "in0", 0 0, L_0x55a15e041e20;  1 drivers
v0x55a15d8093c0_0 .net "in1", 0 0, L_0x55a15e043680;  1 drivers
v0x55a15d809480_0 .net "out", 0 0, L_0x55a15e03f880;  1 drivers
v0x55a15d809520_0 .net "w0", 0 0, L_0x55a15e03f700;  1 drivers
v0x55a15d8095e0_0 .net "w1", 0 0, L_0x55a15e03f7c0;  1 drivers
S_0x55a15d809a20 .scope module, "reg0" "REGISTER_32BIT" 51 9, 49 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "write"
    .port_info 2 /INPUT 32 "in"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
v0x55a15d88d050_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d84dda0_0 .net "en", 0 0, L_0x55a15de936d0;  1 drivers
v0x55a15d84de60_0 .net "in", 31 0, v0x55a15dc8f400_0;  alias, 1 drivers
v0x55a15d84df00_0 .net "out", 31 0, L_0x55a15de91c90;  alias, 1 drivers
v0x55a15d84dff0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
LS_0x55a15de91c90_0_0 .concat [ 1 1 1 1], L_0x55a15de750d0, L_0x55a15de75ff0, L_0x55a15de76f10, L_0x55a15de77e30;
LS_0x55a15de91c90_0_4 .concat [ 1 1 1 1], L_0x55a15de78d50, L_0x55a15de79c70, L_0x55a15de7ab90, L_0x55a15de7bab0;
LS_0x55a15de91c90_0_8 .concat [ 1 1 1 1], L_0x55a15de7c9d0, L_0x55a15de7d8f0, L_0x55a15de7e810, L_0x55a15de7f730;
LS_0x55a15de91c90_0_12 .concat [ 1 1 1 1], L_0x55a15de80650, L_0x55a15de81570, L_0x55a15de82490, L_0x55a15de833b0;
LS_0x55a15de91c90_0_16 .concat [ 1 1 1 1], L_0x55a15de842d0, L_0x55a15de851f0, L_0x55a15de86110, L_0x55a15de87030;
LS_0x55a15de91c90_0_20 .concat [ 1 1 1 1], L_0x55a15de87f50, L_0x55a15de88e70, L_0x55a15de89d90, L_0x55a15de8acb0;
LS_0x55a15de91c90_0_24 .concat [ 1 1 1 1], L_0x55a15de8b930, L_0x55a15de8c5f0, L_0x55a15de8d2b0, L_0x55a15de8df70;
LS_0x55a15de91c90_0_28 .concat [ 1 1 1 1], L_0x55a15de8ec30, L_0x55a15de8f8f0, L_0x55a15de905b0, L_0x55a15de91a30;
LS_0x55a15de91c90_1_0 .concat [ 4 4 4 4], LS_0x55a15de91c90_0_0, LS_0x55a15de91c90_0_4, LS_0x55a15de91c90_0_8, LS_0x55a15de91c90_0_12;
LS_0x55a15de91c90_1_4 .concat [ 4 4 4 4], LS_0x55a15de91c90_0_16, LS_0x55a15de91c90_0_20, LS_0x55a15de91c90_0_24, LS_0x55a15de91c90_0_28;
L_0x55a15de91c90 .concat [ 16 16 0 0], LS_0x55a15de91c90_1_0, LS_0x55a15de91c90_1_4;
L_0x55a15de91e40 .part v0x55a15dc8f400_0, 0, 1;
L_0x55a15de91ee0 .part v0x55a15dc8f400_0, 1, 1;
L_0x55a15de91f80 .part v0x55a15dc8f400_0, 2, 1;
L_0x55a15de92020 .part v0x55a15dc8f400_0, 3, 1;
L_0x55a15de920c0 .part v0x55a15dc8f400_0, 4, 1;
L_0x55a15de92160 .part v0x55a15dc8f400_0, 5, 1;
L_0x55a15de92200 .part v0x55a15dc8f400_0, 6, 1;
L_0x55a15de922f0 .part v0x55a15dc8f400_0, 7, 1;
L_0x55a15de92390 .part v0x55a15dc8f400_0, 8, 1;
L_0x55a15de92490 .part v0x55a15dc8f400_0, 9, 1;
L_0x55a15de92530 .part v0x55a15dc8f400_0, 10, 1;
L_0x55a15de92640 .part v0x55a15dc8f400_0, 11, 1;
L_0x55a15de926e0 .part v0x55a15dc8f400_0, 12, 1;
L_0x55a15de92800 .part v0x55a15dc8f400_0, 13, 1;
L_0x55a15de928a0 .part v0x55a15dc8f400_0, 14, 1;
L_0x55a15de929d0 .part v0x55a15dc8f400_0, 15, 1;
L_0x55a15de92a70 .part v0x55a15dc8f400_0, 16, 1;
L_0x55a15de92bb0 .part v0x55a15dc8f400_0, 17, 1;
L_0x55a15de92c50 .part v0x55a15dc8f400_0, 18, 1;
L_0x55a15de92b10 .part v0x55a15dc8f400_0, 19, 1;
L_0x55a15de92da0 .part v0x55a15dc8f400_0, 20, 1;
L_0x55a15de92cf0 .part v0x55a15dc8f400_0, 21, 1;
L_0x55a15de92f00 .part v0x55a15dc8f400_0, 22, 1;
L_0x55a15de92e40 .part v0x55a15dc8f400_0, 23, 1;
L_0x55a15de93070 .part v0x55a15dc8f400_0, 24, 1;
L_0x55a15de92fa0 .part v0x55a15dc8f400_0, 25, 1;
L_0x55a15de931f0 .part v0x55a15dc8f400_0, 26, 1;
L_0x55a15de93110 .part v0x55a15dc8f400_0, 27, 1;
L_0x55a15de93380 .part v0x55a15dc8f400_0, 28, 1;
L_0x55a15de93290 .part v0x55a15dc8f400_0, 29, 1;
L_0x55a15de93520 .part v0x55a15dc8f400_0, 30, 1;
L_0x55a15de93420 .part v0x55a15dc8f400_0, 31, 1;
S_0x55a15d809ca0 .scope module, "obc[0]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de745f0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d80d7e0_0 .net "a", 0 0, L_0x55a15de74890;  1 drivers
v0x55a15d80d8a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d80d960_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d80da00_0 .net "in", 0 0, L_0x55a15de91e40;  1 drivers
v0x55a15d80daa0_0 .net "out", 0 0, L_0x55a15de750d0;  1 drivers
v0x55a15d80db40_0 .net "rw", 0 0, L_0x55a15de745f0;  1 drivers
v0x55a15d80dbe0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d809f40 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d809ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de74d50 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d80cb70_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d80cc80_0 .net "d", 0 0, L_0x55a15de74890;  alias, 1 drivers
v0x55a15d80cd90_0 .net "q", 0 0, L_0x55a15de750d0;  alias, 1 drivers
v0x55a15d80ce30_0 .net "q0", 0 0, L_0x55a15de74b70;  1 drivers
v0x55a15d80ced0_0 .net "q_bar", 0 0, L_0x55a15de75160;  1 drivers
S_0x55a15d80a1d0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d809f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de74ce0 .functor NOT 1, L_0x55a15de74890, C4<0>, C4<0>, C4<0>;
v0x55a15d80b360_0 .net "clk", 0 0, L_0x55a15de74d50;  1 drivers
v0x55a15d80b420_0 .net "d", 0 0, L_0x55a15de74890;  alias, 1 drivers
v0x55a15d80b4f0_0 .net "q", 0 0, L_0x55a15de74b70;  alias, 1 drivers
v0x55a15d80b610_0 .net "q_bar", 0 0, L_0x55a15de74be0;  1 drivers
S_0x55a15d80a460 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d80a1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de749a0 .functor AND 1, L_0x55a15de74d50, L_0x55a15de74890, C4<1>, C4<1>;
L_0x55a15de74ab0 .functor AND 1, L_0x55a15de74d50, L_0x55a15de74ce0, C4<1>, C4<1>;
v0x55a15d80ad70_0 .net "a", 0 0, L_0x55a15de749a0;  1 drivers
v0x55a15d80ae30_0 .net "b", 0 0, L_0x55a15de74ab0;  1 drivers
v0x55a15d80af00_0 .net "en", 0 0, L_0x55a15de74d50;  alias, 1 drivers
v0x55a15d80afd0_0 .net "q", 0 0, L_0x55a15de74b70;  alias, 1 drivers
v0x55a15d80b0a0_0 .net "q_bar", 0 0, L_0x55a15de74be0;  alias, 1 drivers
v0x55a15d80b190_0 .net "r", 0 0, L_0x55a15de74ce0;  1 drivers
v0x55a15d80b230_0 .net "s", 0 0, L_0x55a15de74890;  alias, 1 drivers
S_0x55a15d80a700 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d80a460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de74b70 .functor NOR 1, L_0x55a15de74ab0, L_0x55a15de74be0, C4<0>, C4<0>;
L_0x55a15de74be0 .functor NOR 1, L_0x55a15de749a0, L_0x55a15de74b70, C4<0>, C4<0>;
v0x55a15d80a990_0 .net "q", 0 0, L_0x55a15de74b70;  alias, 1 drivers
v0x55a15d80aa70_0 .net "q_bar", 0 0, L_0x55a15de74be0;  alias, 1 drivers
v0x55a15d80ab30_0 .net "r", 0 0, L_0x55a15de74ab0;  alias, 1 drivers
v0x55a15d80ac00_0 .net "s", 0 0, L_0x55a15de749a0;  alias, 1 drivers
S_0x55a15d80b720 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d809f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de75300 .functor NOT 1, L_0x55a15de74b70, C4<0>, C4<0>, C4<0>;
v0x55a15d80c810_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d80c8d0_0 .net "d", 0 0, L_0x55a15de74b70;  alias, 1 drivers
v0x55a15d80c970_0 .net "q", 0 0, L_0x55a15de750d0;  alias, 1 drivers
v0x55a15d80ca40_0 .net "q_bar", 0 0, L_0x55a15de75160;  alias, 1 drivers
S_0x55a15d80b980 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d80b720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de74e50 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de74b70, C4<1>, C4<1>;
L_0x55a15de74ff0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de75300, C4<1>, C4<1>;
v0x55a15d80c240_0 .net "a", 0 0, L_0x55a15de74e50;  1 drivers
v0x55a15d80c300_0 .net "b", 0 0, L_0x55a15de74ff0;  1 drivers
v0x55a15d80c3d0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d80c4a0_0 .net "q", 0 0, L_0x55a15de750d0;  alias, 1 drivers
v0x55a15d80c570_0 .net "q_bar", 0 0, L_0x55a15de75160;  alias, 1 drivers
v0x55a15d80c660_0 .net "r", 0 0, L_0x55a15de75300;  1 drivers
v0x55a15d80c700_0 .net "s", 0 0, L_0x55a15de74b70;  alias, 1 drivers
S_0x55a15d80bbd0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d80b980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de750d0 .functor NOR 1, L_0x55a15de74ff0, L_0x55a15de75160, C4<0>, C4<0>;
L_0x55a15de75160 .functor NOR 1, L_0x55a15de74e50, L_0x55a15de750d0, C4<0>, C4<0>;
v0x55a15d80be60_0 .net "q", 0 0, L_0x55a15de750d0;  alias, 1 drivers
v0x55a15d80bf40_0 .net "q_bar", 0 0, L_0x55a15de75160;  alias, 1 drivers
v0x55a15d80c000_0 .net "r", 0 0, L_0x55a15de74ff0;  alias, 1 drivers
v0x55a15d80c0d0_0 .net "s", 0 0, L_0x55a15de74e50;  alias, 1 drivers
S_0x55a15d80d000 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d809ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de74660 .functor AND 1, L_0x55a15de746d0, L_0x55a15de750d0, C4<1>, C4<1>;
L_0x55a15de746d0 .functor NOT 1, L_0x55a15de745f0, C4<0>, C4<0>, C4<0>;
L_0x55a15de74790 .functor AND 1, L_0x55a15de745f0, L_0x55a15de91e40, C4<1>, C4<1>;
L_0x55a15de74890 .functor OR 1, L_0x55a15de74790, L_0x55a15de74660, C4<0>, C4<0>;
v0x55a15d80d260_0 .net *"_s1", 0 0, L_0x55a15de746d0;  1 drivers
v0x55a15d80d340_0 .net "in0", 0 0, L_0x55a15de750d0;  alias, 1 drivers
v0x55a15d80d400_0 .net "in1", 0 0, L_0x55a15de91e40;  alias, 1 drivers
v0x55a15d80d4a0_0 .net "out", 0 0, L_0x55a15de74890;  alias, 1 drivers
v0x55a15d80d540_0 .net "s0", 0 0, L_0x55a15de745f0;  alias, 1 drivers
v0x55a15d80d5e0_0 .net "w0", 0 0, L_0x55a15de74660;  1 drivers
v0x55a15d80d6a0_0 .net "w1", 0 0, L_0x55a15de74790;  1 drivers
S_0x55a15d80dce0 .scope module, "obc[1]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de753b0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d8118d0_0 .net "a", 0 0, L_0x55a15de75690;  1 drivers
v0x55a15d811a20_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d811ae0_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d811b80_0 .net "in", 0 0, L_0x55a15de91ee0;  1 drivers
v0x55a15d811c50_0 .net "out", 0 0, L_0x55a15de75ff0;  1 drivers
v0x55a15d811cf0_0 .net "rw", 0 0, L_0x55a15de753b0;  1 drivers
v0x55a15d811d90_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d80df70 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d80dce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de75c10 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d810c20_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d810ce0_0 .net "d", 0 0, L_0x55a15de75690;  alias, 1 drivers
v0x55a15d810df0_0 .net "q", 0 0, L_0x55a15de75ff0;  alias, 1 drivers
v0x55a15d810e90_0 .net "q0", 0 0, L_0x55a15de759b0;  1 drivers
v0x55a15d810f30_0 .net "q_bar", 0 0, L_0x55a15de76080;  1 drivers
S_0x55a15d80e1e0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d80df70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de75b60 .functor NOT 1, L_0x55a15de75690, C4<0>, C4<0>, C4<0>;
v0x55a15d80f370_0 .net "clk", 0 0, L_0x55a15de75c10;  1 drivers
v0x55a15d80f430_0 .net "d", 0 0, L_0x55a15de75690;  alias, 1 drivers
v0x55a15d80f500_0 .net "q", 0 0, L_0x55a15de759b0;  alias, 1 drivers
v0x55a15d80f620_0 .net "q_bar", 0 0, L_0x55a15de75a40;  1 drivers
S_0x55a15d80e470 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d80e1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de757a0 .functor AND 1, L_0x55a15de75c10, L_0x55a15de75690, C4<1>, C4<1>;
L_0x55a15de758d0 .functor AND 1, L_0x55a15de75c10, L_0x55a15de75b60, C4<1>, C4<1>;
v0x55a15d80ed80_0 .net "a", 0 0, L_0x55a15de757a0;  1 drivers
v0x55a15d80ee40_0 .net "b", 0 0, L_0x55a15de758d0;  1 drivers
v0x55a15d80ef10_0 .net "en", 0 0, L_0x55a15de75c10;  alias, 1 drivers
v0x55a15d80efe0_0 .net "q", 0 0, L_0x55a15de759b0;  alias, 1 drivers
v0x55a15d80f0b0_0 .net "q_bar", 0 0, L_0x55a15de75a40;  alias, 1 drivers
v0x55a15d80f1a0_0 .net "r", 0 0, L_0x55a15de75b60;  1 drivers
v0x55a15d80f240_0 .net "s", 0 0, L_0x55a15de75690;  alias, 1 drivers
S_0x55a15d80e710 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d80e470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de759b0 .functor NOR 1, L_0x55a15de758d0, L_0x55a15de75a40, C4<0>, C4<0>;
L_0x55a15de75a40 .functor NOR 1, L_0x55a15de757a0, L_0x55a15de759b0, C4<0>, C4<0>;
v0x55a15d80e9a0_0 .net "q", 0 0, L_0x55a15de759b0;  alias, 1 drivers
v0x55a15d80ea80_0 .net "q_bar", 0 0, L_0x55a15de75a40;  alias, 1 drivers
v0x55a15d80eb40_0 .net "r", 0 0, L_0x55a15de758d0;  alias, 1 drivers
v0x55a15d80ec10_0 .net "s", 0 0, L_0x55a15de757a0;  alias, 1 drivers
S_0x55a15d80f730 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d80df70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de76220 .functor NOT 1, L_0x55a15de759b0, C4<0>, C4<0>, C4<0>;
v0x55a15d810840_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d810900_0 .net "d", 0 0, L_0x55a15de759b0;  alias, 1 drivers
v0x55a15d810a50_0 .net "q", 0 0, L_0x55a15de75ff0;  alias, 1 drivers
v0x55a15d810af0_0 .net "q_bar", 0 0, L_0x55a15de76080;  alias, 1 drivers
S_0x55a15d80f990 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d80f730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de75d50 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de759b0, C4<1>, C4<1>;
L_0x55a15de75f10 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de76220, C4<1>, C4<1>;
v0x55a15d810250_0 .net "a", 0 0, L_0x55a15de75d50;  1 drivers
v0x55a15d810310_0 .net "b", 0 0, L_0x55a15de75f10;  1 drivers
v0x55a15d8103e0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d810540_0 .net "q", 0 0, L_0x55a15de75ff0;  alias, 1 drivers
v0x55a15d810610_0 .net "q_bar", 0 0, L_0x55a15de76080;  alias, 1 drivers
v0x55a15d8106b0_0 .net "r", 0 0, L_0x55a15de76220;  1 drivers
v0x55a15d810750_0 .net "s", 0 0, L_0x55a15de759b0;  alias, 1 drivers
S_0x55a15d80fbe0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d80f990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de75ff0 .functor NOR 1, L_0x55a15de75f10, L_0x55a15de76080, C4<0>, C4<0>;
L_0x55a15de76080 .functor NOR 1, L_0x55a15de75d50, L_0x55a15de75ff0, C4<0>, C4<0>;
v0x55a15d80fe70_0 .net "q", 0 0, L_0x55a15de75ff0;  alias, 1 drivers
v0x55a15d80ff50_0 .net "q_bar", 0 0, L_0x55a15de76080;  alias, 1 drivers
v0x55a15d810010_0 .net "r", 0 0, L_0x55a15de75f10;  alias, 1 drivers
v0x55a15d8100e0_0 .net "s", 0 0, L_0x55a15de75d50;  alias, 1 drivers
S_0x55a15d811060 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d80dce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de754b0 .functor AND 1, L_0x55a15de75540, L_0x55a15de75ff0, C4<1>, C4<1>;
L_0x55a15de75540 .functor NOT 1, L_0x55a15de753b0, C4<0>, C4<0>, C4<0>;
L_0x55a15de75600 .functor AND 1, L_0x55a15de753b0, L_0x55a15de91ee0, C4<1>, C4<1>;
L_0x55a15de75690 .functor OR 1, L_0x55a15de75600, L_0x55a15de754b0, C4<0>, C4<0>;
v0x55a15d8112c0_0 .net *"_s1", 0 0, L_0x55a15de75540;  1 drivers
v0x55a15d8113a0_0 .net "in0", 0 0, L_0x55a15de75ff0;  alias, 1 drivers
v0x55a15d8114f0_0 .net "in1", 0 0, L_0x55a15de91ee0;  alias, 1 drivers
v0x55a15d811590_0 .net "out", 0 0, L_0x55a15de75690;  alias, 1 drivers
v0x55a15d811630_0 .net "s0", 0 0, L_0x55a15de753b0;  alias, 1 drivers
v0x55a15d8116d0_0 .net "w0", 0 0, L_0x55a15de754b0;  1 drivers
v0x55a15d811790_0 .net "w1", 0 0, L_0x55a15de75600;  1 drivers
S_0x55a15d811e90 .scope module, "obc[2]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de762d0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d815ab0_0 .net "a", 0 0, L_0x55a15de765b0;  1 drivers
v0x55a15d815c00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d815cc0_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d815d60_0 .net "in", 0 0, L_0x55a15de91f80;  1 drivers
v0x55a15d815e00_0 .net "out", 0 0, L_0x55a15de76f10;  1 drivers
v0x55a15d815ef0_0 .net "rw", 0 0, L_0x55a15de762d0;  1 drivers
v0x55a15d815f90_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d812110 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d811e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de76b30 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d814e00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d814ec0_0 .net "d", 0 0, L_0x55a15de765b0;  alias, 1 drivers
v0x55a15d814fd0_0 .net "q", 0 0, L_0x55a15de76f10;  alias, 1 drivers
v0x55a15d815070_0 .net "q0", 0 0, L_0x55a15de768d0;  1 drivers
v0x55a15d815110_0 .net "q_bar", 0 0, L_0x55a15de76fa0;  1 drivers
S_0x55a15d812380 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d812110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de76a80 .functor NOT 1, L_0x55a15de765b0, C4<0>, C4<0>, C4<0>;
v0x55a15d813510_0 .net "clk", 0 0, L_0x55a15de76b30;  1 drivers
v0x55a15d8135d0_0 .net "d", 0 0, L_0x55a15de765b0;  alias, 1 drivers
v0x55a15d8136a0_0 .net "q", 0 0, L_0x55a15de768d0;  alias, 1 drivers
v0x55a15d8137c0_0 .net "q_bar", 0 0, L_0x55a15de76960;  1 drivers
S_0x55a15d812610 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d812380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de766c0 .functor AND 1, L_0x55a15de76b30, L_0x55a15de765b0, C4<1>, C4<1>;
L_0x55a15de767f0 .functor AND 1, L_0x55a15de76b30, L_0x55a15de76a80, C4<1>, C4<1>;
v0x55a15d812f20_0 .net "a", 0 0, L_0x55a15de766c0;  1 drivers
v0x55a15d812fe0_0 .net "b", 0 0, L_0x55a15de767f0;  1 drivers
v0x55a15d8130b0_0 .net "en", 0 0, L_0x55a15de76b30;  alias, 1 drivers
v0x55a15d813180_0 .net "q", 0 0, L_0x55a15de768d0;  alias, 1 drivers
v0x55a15d813250_0 .net "q_bar", 0 0, L_0x55a15de76960;  alias, 1 drivers
v0x55a15d813340_0 .net "r", 0 0, L_0x55a15de76a80;  1 drivers
v0x55a15d8133e0_0 .net "s", 0 0, L_0x55a15de765b0;  alias, 1 drivers
S_0x55a15d8128b0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d812610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de768d0 .functor NOR 1, L_0x55a15de767f0, L_0x55a15de76960, C4<0>, C4<0>;
L_0x55a15de76960 .functor NOR 1, L_0x55a15de766c0, L_0x55a15de768d0, C4<0>, C4<0>;
v0x55a15d812b40_0 .net "q", 0 0, L_0x55a15de768d0;  alias, 1 drivers
v0x55a15d812c20_0 .net "q_bar", 0 0, L_0x55a15de76960;  alias, 1 drivers
v0x55a15d812ce0_0 .net "r", 0 0, L_0x55a15de767f0;  alias, 1 drivers
v0x55a15d812db0_0 .net "s", 0 0, L_0x55a15de766c0;  alias, 1 drivers
S_0x55a15d8138d0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d812110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de77140 .functor NOT 1, L_0x55a15de768d0, C4<0>, C4<0>, C4<0>;
v0x55a15d814ab0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d814b70_0 .net "d", 0 0, L_0x55a15de768d0;  alias, 1 drivers
v0x55a15d814c30_0 .net "q", 0 0, L_0x55a15de76f10;  alias, 1 drivers
v0x55a15d814cd0_0 .net "q_bar", 0 0, L_0x55a15de76fa0;  alias, 1 drivers
S_0x55a15d813b30 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8138d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de76c70 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de768d0, C4<1>, C4<1>;
L_0x55a15de76e30 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de77140, C4<1>, C4<1>;
v0x55a15d8143f0_0 .net "a", 0 0, L_0x55a15de76c70;  1 drivers
v0x55a15d8144b0_0 .net "b", 0 0, L_0x55a15de76e30;  1 drivers
v0x55a15d814580_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d814760_0 .net "q", 0 0, L_0x55a15de76f10;  alias, 1 drivers
v0x55a15d814830_0 .net "q_bar", 0 0, L_0x55a15de76fa0;  alias, 1 drivers
v0x55a15d814920_0 .net "r", 0 0, L_0x55a15de77140;  1 drivers
v0x55a15d8149c0_0 .net "s", 0 0, L_0x55a15de768d0;  alias, 1 drivers
S_0x55a15d813d80 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d813b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de76f10 .functor NOR 1, L_0x55a15de76e30, L_0x55a15de76fa0, C4<0>, C4<0>;
L_0x55a15de76fa0 .functor NOR 1, L_0x55a15de76c70, L_0x55a15de76f10, C4<0>, C4<0>;
v0x55a15d814010_0 .net "q", 0 0, L_0x55a15de76f10;  alias, 1 drivers
v0x55a15d8140f0_0 .net "q_bar", 0 0, L_0x55a15de76fa0;  alias, 1 drivers
v0x55a15d8141b0_0 .net "r", 0 0, L_0x55a15de76e30;  alias, 1 drivers
v0x55a15d814280_0 .net "s", 0 0, L_0x55a15de76c70;  alias, 1 drivers
S_0x55a15d815240 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d811e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de763d0 .functor AND 1, L_0x55a15de76460, L_0x55a15de76f10, C4<1>, C4<1>;
L_0x55a15de76460 .functor NOT 1, L_0x55a15de762d0, C4<0>, C4<0>, C4<0>;
L_0x55a15de76520 .functor AND 1, L_0x55a15de762d0, L_0x55a15de91f80, C4<1>, C4<1>;
L_0x55a15de765b0 .functor OR 1, L_0x55a15de76520, L_0x55a15de763d0, C4<0>, C4<0>;
v0x55a15d8154a0_0 .net *"_s1", 0 0, L_0x55a15de76460;  1 drivers
v0x55a15d815580_0 .net "in0", 0 0, L_0x55a15de76f10;  alias, 1 drivers
v0x55a15d8156d0_0 .net "in1", 0 0, L_0x55a15de91f80;  alias, 1 drivers
v0x55a15d815770_0 .net "out", 0 0, L_0x55a15de765b0;  alias, 1 drivers
v0x55a15d815810_0 .net "s0", 0 0, L_0x55a15de762d0;  alias, 1 drivers
v0x55a15d8158b0_0 .net "w0", 0 0, L_0x55a15de763d0;  1 drivers
v0x55a15d815970_0 .net "w1", 0 0, L_0x55a15de76520;  1 drivers
S_0x55a15d8160a0 .scope module, "obc[3]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de771f0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d819c20_0 .net "a", 0 0, L_0x55a15de774d0;  1 drivers
v0x55a15d819d70_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d819e30_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d819ed0_0 .net "in", 0 0, L_0x55a15de92020;  1 drivers
v0x55a15d819f70_0 .net "out", 0 0, L_0x55a15de77e30;  1 drivers
v0x55a15d81a010_0 .net "rw", 0 0, L_0x55a15de771f0;  1 drivers
v0x55a15d81a0b0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d816310 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8160a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de77a50 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d818f70_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d819030_0 .net "d", 0 0, L_0x55a15de774d0;  alias, 1 drivers
v0x55a15d819140_0 .net "q", 0 0, L_0x55a15de77e30;  alias, 1 drivers
v0x55a15d8191e0_0 .net "q0", 0 0, L_0x55a15de777f0;  1 drivers
v0x55a15d819280_0 .net "q_bar", 0 0, L_0x55a15de77ec0;  1 drivers
S_0x55a15d816570 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d816310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de779a0 .functor NOT 1, L_0x55a15de774d0, C4<0>, C4<0>, C4<0>;
v0x55a15d817700_0 .net "clk", 0 0, L_0x55a15de77a50;  1 drivers
v0x55a15d8177c0_0 .net "d", 0 0, L_0x55a15de774d0;  alias, 1 drivers
v0x55a15d817890_0 .net "q", 0 0, L_0x55a15de777f0;  alias, 1 drivers
v0x55a15d8179b0_0 .net "q_bar", 0 0, L_0x55a15de77880;  1 drivers
S_0x55a15d816800 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d816570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de775e0 .functor AND 1, L_0x55a15de77a50, L_0x55a15de774d0, C4<1>, C4<1>;
L_0x55a15de77710 .functor AND 1, L_0x55a15de77a50, L_0x55a15de779a0, C4<1>, C4<1>;
v0x55a15d817110_0 .net "a", 0 0, L_0x55a15de775e0;  1 drivers
v0x55a15d8171d0_0 .net "b", 0 0, L_0x55a15de77710;  1 drivers
v0x55a15d8172a0_0 .net "en", 0 0, L_0x55a15de77a50;  alias, 1 drivers
v0x55a15d817370_0 .net "q", 0 0, L_0x55a15de777f0;  alias, 1 drivers
v0x55a15d817440_0 .net "q_bar", 0 0, L_0x55a15de77880;  alias, 1 drivers
v0x55a15d817530_0 .net "r", 0 0, L_0x55a15de779a0;  1 drivers
v0x55a15d8175d0_0 .net "s", 0 0, L_0x55a15de774d0;  alias, 1 drivers
S_0x55a15d816aa0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d816800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de777f0 .functor NOR 1, L_0x55a15de77710, L_0x55a15de77880, C4<0>, C4<0>;
L_0x55a15de77880 .functor NOR 1, L_0x55a15de775e0, L_0x55a15de777f0, C4<0>, C4<0>;
v0x55a15d816d30_0 .net "q", 0 0, L_0x55a15de777f0;  alias, 1 drivers
v0x55a15d816e10_0 .net "q_bar", 0 0, L_0x55a15de77880;  alias, 1 drivers
v0x55a15d816ed0_0 .net "r", 0 0, L_0x55a15de77710;  alias, 1 drivers
v0x55a15d816fa0_0 .net "s", 0 0, L_0x55a15de775e0;  alias, 1 drivers
S_0x55a15d817ac0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d816310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de78060 .functor NOT 1, L_0x55a15de777f0, C4<0>, C4<0>, C4<0>;
v0x55a15d818b90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d818c50_0 .net "d", 0 0, L_0x55a15de777f0;  alias, 1 drivers
v0x55a15d818da0_0 .net "q", 0 0, L_0x55a15de77e30;  alias, 1 drivers
v0x55a15d818e40_0 .net "q_bar", 0 0, L_0x55a15de77ec0;  alias, 1 drivers
S_0x55a15d817d20 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d817ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de77b90 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de777f0, C4<1>, C4<1>;
L_0x55a15de77d50 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de78060, C4<1>, C4<1>;
v0x55a15d8185e0_0 .net "a", 0 0, L_0x55a15de77b90;  1 drivers
v0x55a15d8186a0_0 .net "b", 0 0, L_0x55a15de77d50;  1 drivers
v0x55a15d818770_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d818840_0 .net "q", 0 0, L_0x55a15de77e30;  alias, 1 drivers
v0x55a15d818910_0 .net "q_bar", 0 0, L_0x55a15de77ec0;  alias, 1 drivers
v0x55a15d818a00_0 .net "r", 0 0, L_0x55a15de78060;  1 drivers
v0x55a15d818aa0_0 .net "s", 0 0, L_0x55a15de777f0;  alias, 1 drivers
S_0x55a15d817f70 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d817d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de77e30 .functor NOR 1, L_0x55a15de77d50, L_0x55a15de77ec0, C4<0>, C4<0>;
L_0x55a15de77ec0 .functor NOR 1, L_0x55a15de77b90, L_0x55a15de77e30, C4<0>, C4<0>;
v0x55a15d818200_0 .net "q", 0 0, L_0x55a15de77e30;  alias, 1 drivers
v0x55a15d8182e0_0 .net "q_bar", 0 0, L_0x55a15de77ec0;  alias, 1 drivers
v0x55a15d8183a0_0 .net "r", 0 0, L_0x55a15de77d50;  alias, 1 drivers
v0x55a15d818470_0 .net "s", 0 0, L_0x55a15de77b90;  alias, 1 drivers
S_0x55a15d8193b0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8160a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de772f0 .functor AND 1, L_0x55a15de77380, L_0x55a15de77e30, C4<1>, C4<1>;
L_0x55a15de77380 .functor NOT 1, L_0x55a15de771f0, C4<0>, C4<0>, C4<0>;
L_0x55a15de77440 .functor AND 1, L_0x55a15de771f0, L_0x55a15de92020, C4<1>, C4<1>;
L_0x55a15de774d0 .functor OR 1, L_0x55a15de77440, L_0x55a15de772f0, C4<0>, C4<0>;
v0x55a15d819610_0 .net *"_s1", 0 0, L_0x55a15de77380;  1 drivers
v0x55a15d8196f0_0 .net "in0", 0 0, L_0x55a15de77e30;  alias, 1 drivers
v0x55a15d819840_0 .net "in1", 0 0, L_0x55a15de92020;  alias, 1 drivers
v0x55a15d8198e0_0 .net "out", 0 0, L_0x55a15de774d0;  alias, 1 drivers
v0x55a15d819980_0 .net "s0", 0 0, L_0x55a15de771f0;  alias, 1 drivers
v0x55a15d819a20_0 .net "w0", 0 0, L_0x55a15de772f0;  1 drivers
v0x55a15d819ae0_0 .net "w1", 0 0, L_0x55a15de77440;  1 drivers
S_0x55a15d81a1a0 .scope module, "obc[4]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de78110 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d81dd70_0 .net "a", 0 0, L_0x55a15de783f0;  1 drivers
v0x55a15d81dec0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d81df80_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d81e0b0_0 .net "in", 0 0, L_0x55a15de920c0;  1 drivers
v0x55a15d81e150_0 .net "out", 0 0, L_0x55a15de78d50;  1 drivers
v0x55a15d81e1f0_0 .net "rw", 0 0, L_0x55a15de78110;  1 drivers
v0x55a15d81e290_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d81a460 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d81a1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de78970 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d81d0c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d81d180_0 .net "d", 0 0, L_0x55a15de783f0;  alias, 1 drivers
v0x55a15d81d290_0 .net "q", 0 0, L_0x55a15de78d50;  alias, 1 drivers
v0x55a15d81d330_0 .net "q0", 0 0, L_0x55a15de78710;  1 drivers
v0x55a15d81d3d0_0 .net "q_bar", 0 0, L_0x55a15de78de0;  1 drivers
S_0x55a15d81a6c0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d81a460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de788c0 .functor NOT 1, L_0x55a15de783f0, C4<0>, C4<0>, C4<0>;
v0x55a15d81b850_0 .net "clk", 0 0, L_0x55a15de78970;  1 drivers
v0x55a15d81b910_0 .net "d", 0 0, L_0x55a15de783f0;  alias, 1 drivers
v0x55a15d81b9e0_0 .net "q", 0 0, L_0x55a15de78710;  alias, 1 drivers
v0x55a15d81bb00_0 .net "q_bar", 0 0, L_0x55a15de787a0;  1 drivers
S_0x55a15d81a950 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d81a6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de78500 .functor AND 1, L_0x55a15de78970, L_0x55a15de783f0, C4<1>, C4<1>;
L_0x55a15de78630 .functor AND 1, L_0x55a15de78970, L_0x55a15de788c0, C4<1>, C4<1>;
v0x55a15d81b260_0 .net "a", 0 0, L_0x55a15de78500;  1 drivers
v0x55a15d81b320_0 .net "b", 0 0, L_0x55a15de78630;  1 drivers
v0x55a15d81b3f0_0 .net "en", 0 0, L_0x55a15de78970;  alias, 1 drivers
v0x55a15d81b4c0_0 .net "q", 0 0, L_0x55a15de78710;  alias, 1 drivers
v0x55a15d81b590_0 .net "q_bar", 0 0, L_0x55a15de787a0;  alias, 1 drivers
v0x55a15d81b680_0 .net "r", 0 0, L_0x55a15de788c0;  1 drivers
v0x55a15d81b720_0 .net "s", 0 0, L_0x55a15de783f0;  alias, 1 drivers
S_0x55a15d81abf0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d81a950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de78710 .functor NOR 1, L_0x55a15de78630, L_0x55a15de787a0, C4<0>, C4<0>;
L_0x55a15de787a0 .functor NOR 1, L_0x55a15de78500, L_0x55a15de78710, C4<0>, C4<0>;
v0x55a15d81ae80_0 .net "q", 0 0, L_0x55a15de78710;  alias, 1 drivers
v0x55a15d81af60_0 .net "q_bar", 0 0, L_0x55a15de787a0;  alias, 1 drivers
v0x55a15d81b020_0 .net "r", 0 0, L_0x55a15de78630;  alias, 1 drivers
v0x55a15d81b0f0_0 .net "s", 0 0, L_0x55a15de78500;  alias, 1 drivers
S_0x55a15d81bc10 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d81a460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de78f80 .functor NOT 1, L_0x55a15de78710, C4<0>, C4<0>, C4<0>;
v0x55a15d81cce0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d81cda0_0 .net "d", 0 0, L_0x55a15de78710;  alias, 1 drivers
v0x55a15d81cef0_0 .net "q", 0 0, L_0x55a15de78d50;  alias, 1 drivers
v0x55a15d81cf90_0 .net "q_bar", 0 0, L_0x55a15de78de0;  alias, 1 drivers
S_0x55a15d81be70 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d81bc10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de78ab0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de78710, C4<1>, C4<1>;
L_0x55a15de78c70 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de78f80, C4<1>, C4<1>;
v0x55a15d81c730_0 .net "a", 0 0, L_0x55a15de78ab0;  1 drivers
v0x55a15d81c7f0_0 .net "b", 0 0, L_0x55a15de78c70;  1 drivers
v0x55a15d81c8c0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d81c990_0 .net "q", 0 0, L_0x55a15de78d50;  alias, 1 drivers
v0x55a15d81ca60_0 .net "q_bar", 0 0, L_0x55a15de78de0;  alias, 1 drivers
v0x55a15d81cb50_0 .net "r", 0 0, L_0x55a15de78f80;  1 drivers
v0x55a15d81cbf0_0 .net "s", 0 0, L_0x55a15de78710;  alias, 1 drivers
S_0x55a15d81c0c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d81be70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de78d50 .functor NOR 1, L_0x55a15de78c70, L_0x55a15de78de0, C4<0>, C4<0>;
L_0x55a15de78de0 .functor NOR 1, L_0x55a15de78ab0, L_0x55a15de78d50, C4<0>, C4<0>;
v0x55a15d81c350_0 .net "q", 0 0, L_0x55a15de78d50;  alias, 1 drivers
v0x55a15d81c430_0 .net "q_bar", 0 0, L_0x55a15de78de0;  alias, 1 drivers
v0x55a15d81c4f0_0 .net "r", 0 0, L_0x55a15de78c70;  alias, 1 drivers
v0x55a15d81c5c0_0 .net "s", 0 0, L_0x55a15de78ab0;  alias, 1 drivers
S_0x55a15d81d500 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d81a1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de78210 .functor AND 1, L_0x55a15de782a0, L_0x55a15de78d50, C4<1>, C4<1>;
L_0x55a15de782a0 .functor NOT 1, L_0x55a15de78110, C4<0>, C4<0>, C4<0>;
L_0x55a15de78360 .functor AND 1, L_0x55a15de78110, L_0x55a15de920c0, C4<1>, C4<1>;
L_0x55a15de783f0 .functor OR 1, L_0x55a15de78360, L_0x55a15de78210, C4<0>, C4<0>;
v0x55a15d81d760_0 .net *"_s1", 0 0, L_0x55a15de782a0;  1 drivers
v0x55a15d81d840_0 .net "in0", 0 0, L_0x55a15de78d50;  alias, 1 drivers
v0x55a15d81d990_0 .net "in1", 0 0, L_0x55a15de920c0;  alias, 1 drivers
v0x55a15d81da30_0 .net "out", 0 0, L_0x55a15de783f0;  alias, 1 drivers
v0x55a15d81dad0_0 .net "s0", 0 0, L_0x55a15de78110;  alias, 1 drivers
v0x55a15d81db70_0 .net "w0", 0 0, L_0x55a15de78210;  1 drivers
v0x55a15d81dc30_0 .net "w1", 0 0, L_0x55a15de78360;  1 drivers
S_0x55a15d81e410 .scope module, "obc[5]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de79030 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d821f20_0 .net "a", 0 0, L_0x55a15de79310;  1 drivers
v0x55a15d822070_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d822130_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d8221d0_0 .net "in", 0 0, L_0x55a15de92160;  1 drivers
v0x55a15d822270_0 .net "out", 0 0, L_0x55a15de79c70;  1 drivers
v0x55a15d822310_0 .net "rw", 0 0, L_0x55a15de79030;  1 drivers
v0x55a15d8223b0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d81e630 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d81e410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de79890 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d821270_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d821330_0 .net "d", 0 0, L_0x55a15de79310;  alias, 1 drivers
v0x55a15d821440_0 .net "q", 0 0, L_0x55a15de79c70;  alias, 1 drivers
v0x55a15d8214e0_0 .net "q0", 0 0, L_0x55a15de79630;  1 drivers
v0x55a15d821580_0 .net "q_bar", 0 0, L_0x55a15de79d00;  1 drivers
S_0x55a15d81e870 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d81e630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de797e0 .functor NOT 1, L_0x55a15de79310, C4<0>, C4<0>, C4<0>;
v0x55a15d81fa00_0 .net "clk", 0 0, L_0x55a15de79890;  1 drivers
v0x55a15d81fac0_0 .net "d", 0 0, L_0x55a15de79310;  alias, 1 drivers
v0x55a15d81fb90_0 .net "q", 0 0, L_0x55a15de79630;  alias, 1 drivers
v0x55a15d81fcb0_0 .net "q_bar", 0 0, L_0x55a15de796c0;  1 drivers
S_0x55a15d81eb00 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d81e870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de79420 .functor AND 1, L_0x55a15de79890, L_0x55a15de79310, C4<1>, C4<1>;
L_0x55a15de79550 .functor AND 1, L_0x55a15de79890, L_0x55a15de797e0, C4<1>, C4<1>;
v0x55a15d81f410_0 .net "a", 0 0, L_0x55a15de79420;  1 drivers
v0x55a15d81f4d0_0 .net "b", 0 0, L_0x55a15de79550;  1 drivers
v0x55a15d81f5a0_0 .net "en", 0 0, L_0x55a15de79890;  alias, 1 drivers
v0x55a15d81f670_0 .net "q", 0 0, L_0x55a15de79630;  alias, 1 drivers
v0x55a15d81f740_0 .net "q_bar", 0 0, L_0x55a15de796c0;  alias, 1 drivers
v0x55a15d81f830_0 .net "r", 0 0, L_0x55a15de797e0;  1 drivers
v0x55a15d81f8d0_0 .net "s", 0 0, L_0x55a15de79310;  alias, 1 drivers
S_0x55a15d81eda0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d81eb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de79630 .functor NOR 1, L_0x55a15de79550, L_0x55a15de796c0, C4<0>, C4<0>;
L_0x55a15de796c0 .functor NOR 1, L_0x55a15de79420, L_0x55a15de79630, C4<0>, C4<0>;
v0x55a15d81f030_0 .net "q", 0 0, L_0x55a15de79630;  alias, 1 drivers
v0x55a15d81f110_0 .net "q_bar", 0 0, L_0x55a15de796c0;  alias, 1 drivers
v0x55a15d81f1d0_0 .net "r", 0 0, L_0x55a15de79550;  alias, 1 drivers
v0x55a15d81f2a0_0 .net "s", 0 0, L_0x55a15de79420;  alias, 1 drivers
S_0x55a15d81fdc0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d81e630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de79ea0 .functor NOT 1, L_0x55a15de79630, C4<0>, C4<0>, C4<0>;
v0x55a15d820e90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d820f50_0 .net "d", 0 0, L_0x55a15de79630;  alias, 1 drivers
v0x55a15d8210a0_0 .net "q", 0 0, L_0x55a15de79c70;  alias, 1 drivers
v0x55a15d821140_0 .net "q_bar", 0 0, L_0x55a15de79d00;  alias, 1 drivers
S_0x55a15d820020 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d81fdc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de799d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de79630, C4<1>, C4<1>;
L_0x55a15de79b90 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de79ea0, C4<1>, C4<1>;
v0x55a15d8208e0_0 .net "a", 0 0, L_0x55a15de799d0;  1 drivers
v0x55a15d8209a0_0 .net "b", 0 0, L_0x55a15de79b90;  1 drivers
v0x55a15d820a70_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d820b40_0 .net "q", 0 0, L_0x55a15de79c70;  alias, 1 drivers
v0x55a15d820c10_0 .net "q_bar", 0 0, L_0x55a15de79d00;  alias, 1 drivers
v0x55a15d820d00_0 .net "r", 0 0, L_0x55a15de79ea0;  1 drivers
v0x55a15d820da0_0 .net "s", 0 0, L_0x55a15de79630;  alias, 1 drivers
S_0x55a15d820270 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d820020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de79c70 .functor NOR 1, L_0x55a15de79b90, L_0x55a15de79d00, C4<0>, C4<0>;
L_0x55a15de79d00 .functor NOR 1, L_0x55a15de799d0, L_0x55a15de79c70, C4<0>, C4<0>;
v0x55a15d820500_0 .net "q", 0 0, L_0x55a15de79c70;  alias, 1 drivers
v0x55a15d8205e0_0 .net "q_bar", 0 0, L_0x55a15de79d00;  alias, 1 drivers
v0x55a15d8206a0_0 .net "r", 0 0, L_0x55a15de79b90;  alias, 1 drivers
v0x55a15d820770_0 .net "s", 0 0, L_0x55a15de799d0;  alias, 1 drivers
S_0x55a15d8216b0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d81e410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de79130 .functor AND 1, L_0x55a15de791c0, L_0x55a15de79c70, C4<1>, C4<1>;
L_0x55a15de791c0 .functor NOT 1, L_0x55a15de79030, C4<0>, C4<0>, C4<0>;
L_0x55a15de79280 .functor AND 1, L_0x55a15de79030, L_0x55a15de92160, C4<1>, C4<1>;
L_0x55a15de79310 .functor OR 1, L_0x55a15de79280, L_0x55a15de79130, C4<0>, C4<0>;
v0x55a15d821910_0 .net *"_s1", 0 0, L_0x55a15de791c0;  1 drivers
v0x55a15d8219f0_0 .net "in0", 0 0, L_0x55a15de79c70;  alias, 1 drivers
v0x55a15d821b40_0 .net "in1", 0 0, L_0x55a15de92160;  alias, 1 drivers
v0x55a15d821be0_0 .net "out", 0 0, L_0x55a15de79310;  alias, 1 drivers
v0x55a15d821c80_0 .net "s0", 0 0, L_0x55a15de79030;  alias, 1 drivers
v0x55a15d821d20_0 .net "w0", 0 0, L_0x55a15de79130;  1 drivers
v0x55a15d821de0_0 .net "w1", 0 0, L_0x55a15de79280;  1 drivers
S_0x55a15d8224a0 .scope module, "obc[6]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de79f50 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d826050_0 .net "a", 0 0, L_0x55a15de7a230;  1 drivers
v0x55a15d8261a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d826260_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d826300_0 .net "in", 0 0, L_0x55a15de92200;  1 drivers
v0x55a15d8263a0_0 .net "out", 0 0, L_0x55a15de7ab90;  1 drivers
v0x55a15d826440_0 .net "rw", 0 0, L_0x55a15de79f50;  1 drivers
v0x55a15d8264e0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d822710 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8224a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de7a7b0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8253a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d825460_0 .net "d", 0 0, L_0x55a15de7a230;  alias, 1 drivers
v0x55a15d825570_0 .net "q", 0 0, L_0x55a15de7ab90;  alias, 1 drivers
v0x55a15d825610_0 .net "q0", 0 0, L_0x55a15de7a550;  1 drivers
v0x55a15d8256b0_0 .net "q_bar", 0 0, L_0x55a15de7ac20;  1 drivers
S_0x55a15d8229a0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d822710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de7a700 .functor NOT 1, L_0x55a15de7a230, C4<0>, C4<0>, C4<0>;
v0x55a15d823b30_0 .net "clk", 0 0, L_0x55a15de7a7b0;  1 drivers
v0x55a15d823bf0_0 .net "d", 0 0, L_0x55a15de7a230;  alias, 1 drivers
v0x55a15d823cc0_0 .net "q", 0 0, L_0x55a15de7a550;  alias, 1 drivers
v0x55a15d823de0_0 .net "q_bar", 0 0, L_0x55a15de7a5e0;  1 drivers
S_0x55a15d822c30 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8229a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de7a340 .functor AND 1, L_0x55a15de7a7b0, L_0x55a15de7a230, C4<1>, C4<1>;
L_0x55a15de7a470 .functor AND 1, L_0x55a15de7a7b0, L_0x55a15de7a700, C4<1>, C4<1>;
v0x55a15d823540_0 .net "a", 0 0, L_0x55a15de7a340;  1 drivers
v0x55a15d823600_0 .net "b", 0 0, L_0x55a15de7a470;  1 drivers
v0x55a15d8236d0_0 .net "en", 0 0, L_0x55a15de7a7b0;  alias, 1 drivers
v0x55a15d8237a0_0 .net "q", 0 0, L_0x55a15de7a550;  alias, 1 drivers
v0x55a15d823870_0 .net "q_bar", 0 0, L_0x55a15de7a5e0;  alias, 1 drivers
v0x55a15d823960_0 .net "r", 0 0, L_0x55a15de7a700;  1 drivers
v0x55a15d823a00_0 .net "s", 0 0, L_0x55a15de7a230;  alias, 1 drivers
S_0x55a15d822ed0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d822c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de7a550 .functor NOR 1, L_0x55a15de7a470, L_0x55a15de7a5e0, C4<0>, C4<0>;
L_0x55a15de7a5e0 .functor NOR 1, L_0x55a15de7a340, L_0x55a15de7a550, C4<0>, C4<0>;
v0x55a15d823160_0 .net "q", 0 0, L_0x55a15de7a550;  alias, 1 drivers
v0x55a15d823240_0 .net "q_bar", 0 0, L_0x55a15de7a5e0;  alias, 1 drivers
v0x55a15d823300_0 .net "r", 0 0, L_0x55a15de7a470;  alias, 1 drivers
v0x55a15d8233d0_0 .net "s", 0 0, L_0x55a15de7a340;  alias, 1 drivers
S_0x55a15d823ef0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d822710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de7adc0 .functor NOT 1, L_0x55a15de7a550, C4<0>, C4<0>, C4<0>;
v0x55a15d824fc0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d825080_0 .net "d", 0 0, L_0x55a15de7a550;  alias, 1 drivers
v0x55a15d8251d0_0 .net "q", 0 0, L_0x55a15de7ab90;  alias, 1 drivers
v0x55a15d825270_0 .net "q_bar", 0 0, L_0x55a15de7ac20;  alias, 1 drivers
S_0x55a15d824150 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d823ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de7a8f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de7a550, C4<1>, C4<1>;
L_0x55a15de7aab0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de7adc0, C4<1>, C4<1>;
v0x55a15d824a10_0 .net "a", 0 0, L_0x55a15de7a8f0;  1 drivers
v0x55a15d824ad0_0 .net "b", 0 0, L_0x55a15de7aab0;  1 drivers
v0x55a15d824ba0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d824c70_0 .net "q", 0 0, L_0x55a15de7ab90;  alias, 1 drivers
v0x55a15d824d40_0 .net "q_bar", 0 0, L_0x55a15de7ac20;  alias, 1 drivers
v0x55a15d824e30_0 .net "r", 0 0, L_0x55a15de7adc0;  1 drivers
v0x55a15d824ed0_0 .net "s", 0 0, L_0x55a15de7a550;  alias, 1 drivers
S_0x55a15d8243a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d824150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de7ab90 .functor NOR 1, L_0x55a15de7aab0, L_0x55a15de7ac20, C4<0>, C4<0>;
L_0x55a15de7ac20 .functor NOR 1, L_0x55a15de7a8f0, L_0x55a15de7ab90, C4<0>, C4<0>;
v0x55a15d824630_0 .net "q", 0 0, L_0x55a15de7ab90;  alias, 1 drivers
v0x55a15d824710_0 .net "q_bar", 0 0, L_0x55a15de7ac20;  alias, 1 drivers
v0x55a15d8247d0_0 .net "r", 0 0, L_0x55a15de7aab0;  alias, 1 drivers
v0x55a15d8248a0_0 .net "s", 0 0, L_0x55a15de7a8f0;  alias, 1 drivers
S_0x55a15d8257e0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8224a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de7a050 .functor AND 1, L_0x55a15de7a0e0, L_0x55a15de7ab90, C4<1>, C4<1>;
L_0x55a15de7a0e0 .functor NOT 1, L_0x55a15de79f50, C4<0>, C4<0>, C4<0>;
L_0x55a15de7a1a0 .functor AND 1, L_0x55a15de79f50, L_0x55a15de92200, C4<1>, C4<1>;
L_0x55a15de7a230 .functor OR 1, L_0x55a15de7a1a0, L_0x55a15de7a050, C4<0>, C4<0>;
v0x55a15d825a40_0 .net *"_s1", 0 0, L_0x55a15de7a0e0;  1 drivers
v0x55a15d825b20_0 .net "in0", 0 0, L_0x55a15de7ab90;  alias, 1 drivers
v0x55a15d825c70_0 .net "in1", 0 0, L_0x55a15de92200;  alias, 1 drivers
v0x55a15d825d10_0 .net "out", 0 0, L_0x55a15de7a230;  alias, 1 drivers
v0x55a15d825db0_0 .net "s0", 0 0, L_0x55a15de79f50;  alias, 1 drivers
v0x55a15d825e50_0 .net "w0", 0 0, L_0x55a15de7a050;  1 drivers
v0x55a15d825f10_0 .net "w1", 0 0, L_0x55a15de7a1a0;  1 drivers
S_0x55a15d8265d0 .scope module, "obc[7]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de7ae70 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d82a180_0 .net "a", 0 0, L_0x55a15de7b150;  1 drivers
v0x55a15d82a2d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d82a390_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d82a430_0 .net "in", 0 0, L_0x55a15de922f0;  1 drivers
v0x55a15d82a4d0_0 .net "out", 0 0, L_0x55a15de7bab0;  1 drivers
v0x55a15d82a570_0 .net "rw", 0 0, L_0x55a15de7ae70;  1 drivers
v0x55a15d82a610_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d826840 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8265d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de7b6d0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8294d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d829590_0 .net "d", 0 0, L_0x55a15de7b150;  alias, 1 drivers
v0x55a15d8296a0_0 .net "q", 0 0, L_0x55a15de7bab0;  alias, 1 drivers
v0x55a15d829740_0 .net "q0", 0 0, L_0x55a15de7b470;  1 drivers
v0x55a15d8297e0_0 .net "q_bar", 0 0, L_0x55a15de7bb40;  1 drivers
S_0x55a15d826ad0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d826840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de7b620 .functor NOT 1, L_0x55a15de7b150, C4<0>, C4<0>, C4<0>;
v0x55a15d827c60_0 .net "clk", 0 0, L_0x55a15de7b6d0;  1 drivers
v0x55a15d827d20_0 .net "d", 0 0, L_0x55a15de7b150;  alias, 1 drivers
v0x55a15d827df0_0 .net "q", 0 0, L_0x55a15de7b470;  alias, 1 drivers
v0x55a15d827f10_0 .net "q_bar", 0 0, L_0x55a15de7b500;  1 drivers
S_0x55a15d826d60 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d826ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de7b260 .functor AND 1, L_0x55a15de7b6d0, L_0x55a15de7b150, C4<1>, C4<1>;
L_0x55a15de7b390 .functor AND 1, L_0x55a15de7b6d0, L_0x55a15de7b620, C4<1>, C4<1>;
v0x55a15d827670_0 .net "a", 0 0, L_0x55a15de7b260;  1 drivers
v0x55a15d827730_0 .net "b", 0 0, L_0x55a15de7b390;  1 drivers
v0x55a15d827800_0 .net "en", 0 0, L_0x55a15de7b6d0;  alias, 1 drivers
v0x55a15d8278d0_0 .net "q", 0 0, L_0x55a15de7b470;  alias, 1 drivers
v0x55a15d8279a0_0 .net "q_bar", 0 0, L_0x55a15de7b500;  alias, 1 drivers
v0x55a15d827a90_0 .net "r", 0 0, L_0x55a15de7b620;  1 drivers
v0x55a15d827b30_0 .net "s", 0 0, L_0x55a15de7b150;  alias, 1 drivers
S_0x55a15d827000 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d826d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de7b470 .functor NOR 1, L_0x55a15de7b390, L_0x55a15de7b500, C4<0>, C4<0>;
L_0x55a15de7b500 .functor NOR 1, L_0x55a15de7b260, L_0x55a15de7b470, C4<0>, C4<0>;
v0x55a15d827290_0 .net "q", 0 0, L_0x55a15de7b470;  alias, 1 drivers
v0x55a15d827370_0 .net "q_bar", 0 0, L_0x55a15de7b500;  alias, 1 drivers
v0x55a15d827430_0 .net "r", 0 0, L_0x55a15de7b390;  alias, 1 drivers
v0x55a15d827500_0 .net "s", 0 0, L_0x55a15de7b260;  alias, 1 drivers
S_0x55a15d828020 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d826840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de7bce0 .functor NOT 1, L_0x55a15de7b470, C4<0>, C4<0>, C4<0>;
v0x55a15d8290f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8291b0_0 .net "d", 0 0, L_0x55a15de7b470;  alias, 1 drivers
v0x55a15d829300_0 .net "q", 0 0, L_0x55a15de7bab0;  alias, 1 drivers
v0x55a15d8293a0_0 .net "q_bar", 0 0, L_0x55a15de7bb40;  alias, 1 drivers
S_0x55a15d828280 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d828020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de7b810 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de7b470, C4<1>, C4<1>;
L_0x55a15de7b9d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de7bce0, C4<1>, C4<1>;
v0x55a15d828b40_0 .net "a", 0 0, L_0x55a15de7b810;  1 drivers
v0x55a15d828c00_0 .net "b", 0 0, L_0x55a15de7b9d0;  1 drivers
v0x55a15d828cd0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d828da0_0 .net "q", 0 0, L_0x55a15de7bab0;  alias, 1 drivers
v0x55a15d828e70_0 .net "q_bar", 0 0, L_0x55a15de7bb40;  alias, 1 drivers
v0x55a15d828f60_0 .net "r", 0 0, L_0x55a15de7bce0;  1 drivers
v0x55a15d829000_0 .net "s", 0 0, L_0x55a15de7b470;  alias, 1 drivers
S_0x55a15d8284d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d828280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de7bab0 .functor NOR 1, L_0x55a15de7b9d0, L_0x55a15de7bb40, C4<0>, C4<0>;
L_0x55a15de7bb40 .functor NOR 1, L_0x55a15de7b810, L_0x55a15de7bab0, C4<0>, C4<0>;
v0x55a15d828760_0 .net "q", 0 0, L_0x55a15de7bab0;  alias, 1 drivers
v0x55a15d828840_0 .net "q_bar", 0 0, L_0x55a15de7bb40;  alias, 1 drivers
v0x55a15d828900_0 .net "r", 0 0, L_0x55a15de7b9d0;  alias, 1 drivers
v0x55a15d8289d0_0 .net "s", 0 0, L_0x55a15de7b810;  alias, 1 drivers
S_0x55a15d829910 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8265d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de7af70 .functor AND 1, L_0x55a15de7b000, L_0x55a15de7bab0, C4<1>, C4<1>;
L_0x55a15de7b000 .functor NOT 1, L_0x55a15de7ae70, C4<0>, C4<0>, C4<0>;
L_0x55a15de7b0c0 .functor AND 1, L_0x55a15de7ae70, L_0x55a15de922f0, C4<1>, C4<1>;
L_0x55a15de7b150 .functor OR 1, L_0x55a15de7b0c0, L_0x55a15de7af70, C4<0>, C4<0>;
v0x55a15d829b70_0 .net *"_s1", 0 0, L_0x55a15de7b000;  1 drivers
v0x55a15d829c50_0 .net "in0", 0 0, L_0x55a15de7bab0;  alias, 1 drivers
v0x55a15d829da0_0 .net "in1", 0 0, L_0x55a15de922f0;  alias, 1 drivers
v0x55a15d829e40_0 .net "out", 0 0, L_0x55a15de7b150;  alias, 1 drivers
v0x55a15d829ee0_0 .net "s0", 0 0, L_0x55a15de7ae70;  alias, 1 drivers
v0x55a15d829f80_0 .net "w0", 0 0, L_0x55a15de7af70;  1 drivers
v0x55a15d82a040_0 .net "w1", 0 0, L_0x55a15de7b0c0;  1 drivers
S_0x55a15d82a700 .scope module, "obc[8]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de7bd90 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d82e700_0 .net "a", 0 0, L_0x55a15de7c070;  1 drivers
v0x55a15d82e850_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d82e910_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d82e9b0_0 .net "in", 0 0, L_0x55a15de92390;  1 drivers
v0x55a15d82ea50_0 .net "out", 0 0, L_0x55a15de7c9d0;  1 drivers
v0x55a15d82eaf0_0 .net "rw", 0 0, L_0x55a15de7bd90;  1 drivers
v0x55a15d82eb90_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d82aa00 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d82a700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de7c5f0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d82da50_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d82db10_0 .net "d", 0 0, L_0x55a15de7c070;  alias, 1 drivers
v0x55a15d82dc20_0 .net "q", 0 0, L_0x55a15de7c9d0;  alias, 1 drivers
v0x55a15d82dcc0_0 .net "q0", 0 0, L_0x55a15de7c390;  1 drivers
v0x55a15d82dd60_0 .net "q_bar", 0 0, L_0x55a15de7ca60;  1 drivers
S_0x55a15d82ac40 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d82aa00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de7c540 .functor NOT 1, L_0x55a15de7c070, C4<0>, C4<0>, C4<0>;
v0x55a15d82bdd0_0 .net "clk", 0 0, L_0x55a15de7c5f0;  1 drivers
v0x55a15d82be90_0 .net "d", 0 0, L_0x55a15de7c070;  alias, 1 drivers
v0x55a15d82bf60_0 .net "q", 0 0, L_0x55a15de7c390;  alias, 1 drivers
v0x55a15d82c080_0 .net "q_bar", 0 0, L_0x55a15de7c420;  1 drivers
S_0x55a15d82aed0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d82ac40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de7c180 .functor AND 1, L_0x55a15de7c5f0, L_0x55a15de7c070, C4<1>, C4<1>;
L_0x55a15de7c2b0 .functor AND 1, L_0x55a15de7c5f0, L_0x55a15de7c540, C4<1>, C4<1>;
v0x55a15d82b7e0_0 .net "a", 0 0, L_0x55a15de7c180;  1 drivers
v0x55a15d82b8a0_0 .net "b", 0 0, L_0x55a15de7c2b0;  1 drivers
v0x55a15d82b970_0 .net "en", 0 0, L_0x55a15de7c5f0;  alias, 1 drivers
v0x55a15d82ba40_0 .net "q", 0 0, L_0x55a15de7c390;  alias, 1 drivers
v0x55a15d82bb10_0 .net "q_bar", 0 0, L_0x55a15de7c420;  alias, 1 drivers
v0x55a15d82bc00_0 .net "r", 0 0, L_0x55a15de7c540;  1 drivers
v0x55a15d82bca0_0 .net "s", 0 0, L_0x55a15de7c070;  alias, 1 drivers
S_0x55a15d82b170 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d82aed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de7c390 .functor NOR 1, L_0x55a15de7c2b0, L_0x55a15de7c420, C4<0>, C4<0>;
L_0x55a15de7c420 .functor NOR 1, L_0x55a15de7c180, L_0x55a15de7c390, C4<0>, C4<0>;
v0x55a15d82b400_0 .net "q", 0 0, L_0x55a15de7c390;  alias, 1 drivers
v0x55a15d82b4e0_0 .net "q_bar", 0 0, L_0x55a15de7c420;  alias, 1 drivers
v0x55a15d82b5a0_0 .net "r", 0 0, L_0x55a15de7c2b0;  alias, 1 drivers
v0x55a15d82b670_0 .net "s", 0 0, L_0x55a15de7c180;  alias, 1 drivers
S_0x55a15d82c190 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d82aa00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de7cc00 .functor NOT 1, L_0x55a15de7c390, C4<0>, C4<0>, C4<0>;
v0x55a15d82d670_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d82d730_0 .net "d", 0 0, L_0x55a15de7c390;  alias, 1 drivers
v0x55a15d82d880_0 .net "q", 0 0, L_0x55a15de7c9d0;  alias, 1 drivers
v0x55a15d82d920_0 .net "q_bar", 0 0, L_0x55a15de7ca60;  alias, 1 drivers
S_0x55a15d82c3f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d82c190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de7c730 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de7c390, C4<1>, C4<1>;
L_0x55a15de7c8f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de7cc00, C4<1>, C4<1>;
v0x55a15d82ccb0_0 .net "a", 0 0, L_0x55a15de7c730;  1 drivers
v0x55a15d82cd70_0 .net "b", 0 0, L_0x55a15de7c8f0;  1 drivers
v0x55a15d82ce40_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d82d320_0 .net "q", 0 0, L_0x55a15de7c9d0;  alias, 1 drivers
v0x55a15d82d3f0_0 .net "q_bar", 0 0, L_0x55a15de7ca60;  alias, 1 drivers
v0x55a15d82d4e0_0 .net "r", 0 0, L_0x55a15de7cc00;  1 drivers
v0x55a15d82d580_0 .net "s", 0 0, L_0x55a15de7c390;  alias, 1 drivers
S_0x55a15d82c640 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d82c3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de7c9d0 .functor NOR 1, L_0x55a15de7c8f0, L_0x55a15de7ca60, C4<0>, C4<0>;
L_0x55a15de7ca60 .functor NOR 1, L_0x55a15de7c730, L_0x55a15de7c9d0, C4<0>, C4<0>;
v0x55a15d82c8d0_0 .net "q", 0 0, L_0x55a15de7c9d0;  alias, 1 drivers
v0x55a15d82c9b0_0 .net "q_bar", 0 0, L_0x55a15de7ca60;  alias, 1 drivers
v0x55a15d82ca70_0 .net "r", 0 0, L_0x55a15de7c8f0;  alias, 1 drivers
v0x55a15d82cb40_0 .net "s", 0 0, L_0x55a15de7c730;  alias, 1 drivers
S_0x55a15d82de90 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d82a700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de7be90 .functor AND 1, L_0x55a15de7bf20, L_0x55a15de7c9d0, C4<1>, C4<1>;
L_0x55a15de7bf20 .functor NOT 1, L_0x55a15de7bd90, C4<0>, C4<0>, C4<0>;
L_0x55a15de7bfe0 .functor AND 1, L_0x55a15de7bd90, L_0x55a15de92390, C4<1>, C4<1>;
L_0x55a15de7c070 .functor OR 1, L_0x55a15de7bfe0, L_0x55a15de7be90, C4<0>, C4<0>;
v0x55a15d82e0f0_0 .net *"_s1", 0 0, L_0x55a15de7bf20;  1 drivers
v0x55a15d82e1d0_0 .net "in0", 0 0, L_0x55a15de7c9d0;  alias, 1 drivers
v0x55a15d82e320_0 .net "in1", 0 0, L_0x55a15de92390;  alias, 1 drivers
v0x55a15d82e3c0_0 .net "out", 0 0, L_0x55a15de7c070;  alias, 1 drivers
v0x55a15d82e460_0 .net "s0", 0 0, L_0x55a15de7bd90;  alias, 1 drivers
v0x55a15d82e500_0 .net "w0", 0 0, L_0x55a15de7be90;  1 drivers
v0x55a15d82e5c0_0 .net "w1", 0 0, L_0x55a15de7bfe0;  1 drivers
S_0x55a15d82ed90 .scope module, "obc[9]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de7ccb0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d832820_0 .net "a", 0 0, L_0x55a15de7cf90;  1 drivers
v0x55a15d832970_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d832a30_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d832ad0_0 .net "in", 0 0, L_0x55a15de92490;  1 drivers
v0x55a15d832b70_0 .net "out", 0 0, L_0x55a15de7d8f0;  1 drivers
v0x55a15d832c10_0 .net "rw", 0 0, L_0x55a15de7ccb0;  1 drivers
v0x55a15d832cb0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d82f000 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d82ed90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de7d510 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d831c00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d831cc0_0 .net "d", 0 0, L_0x55a15de7cf90;  alias, 1 drivers
v0x55a15d831dd0_0 .net "q", 0 0, L_0x55a15de7d8f0;  alias, 1 drivers
v0x55a15d831e70_0 .net "q0", 0 0, L_0x55a15de7d2b0;  1 drivers
v0x55a15d831f10_0 .net "q_bar", 0 0, L_0x55a15de7d980;  1 drivers
S_0x55a15d82f290 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d82f000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de7d460 .functor NOT 1, L_0x55a15de7cf90, C4<0>, C4<0>, C4<0>;
v0x55a15d830420_0 .net "clk", 0 0, L_0x55a15de7d510;  1 drivers
v0x55a15d8304e0_0 .net "d", 0 0, L_0x55a15de7cf90;  alias, 1 drivers
v0x55a15d8305b0_0 .net "q", 0 0, L_0x55a15de7d2b0;  alias, 1 drivers
v0x55a15d8306d0_0 .net "q_bar", 0 0, L_0x55a15de7d340;  1 drivers
S_0x55a15d82f520 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d82f290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de7d0a0 .functor AND 1, L_0x55a15de7d510, L_0x55a15de7cf90, C4<1>, C4<1>;
L_0x55a15de7d1d0 .functor AND 1, L_0x55a15de7d510, L_0x55a15de7d460, C4<1>, C4<1>;
v0x55a15d82fe30_0 .net "a", 0 0, L_0x55a15de7d0a0;  1 drivers
v0x55a15d82fef0_0 .net "b", 0 0, L_0x55a15de7d1d0;  1 drivers
v0x55a15d82ffc0_0 .net "en", 0 0, L_0x55a15de7d510;  alias, 1 drivers
v0x55a15d830090_0 .net "q", 0 0, L_0x55a15de7d2b0;  alias, 1 drivers
v0x55a15d830160_0 .net "q_bar", 0 0, L_0x55a15de7d340;  alias, 1 drivers
v0x55a15d830250_0 .net "r", 0 0, L_0x55a15de7d460;  1 drivers
v0x55a15d8302f0_0 .net "s", 0 0, L_0x55a15de7cf90;  alias, 1 drivers
S_0x55a15d82f7c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d82f520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de7d2b0 .functor NOR 1, L_0x55a15de7d1d0, L_0x55a15de7d340, C4<0>, C4<0>;
L_0x55a15de7d340 .functor NOR 1, L_0x55a15de7d0a0, L_0x55a15de7d2b0, C4<0>, C4<0>;
v0x55a15d82fa50_0 .net "q", 0 0, L_0x55a15de7d2b0;  alias, 1 drivers
v0x55a15d82fb30_0 .net "q_bar", 0 0, L_0x55a15de7d340;  alias, 1 drivers
v0x55a15d82fbf0_0 .net "r", 0 0, L_0x55a15de7d1d0;  alias, 1 drivers
v0x55a15d82fcc0_0 .net "s", 0 0, L_0x55a15de7d0a0;  alias, 1 drivers
S_0x55a15d8307e0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d82f000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de7db20 .functor NOT 1, L_0x55a15de7d2b0, C4<0>, C4<0>, C4<0>;
v0x55a15d8318b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d831970_0 .net "d", 0 0, L_0x55a15de7d2b0;  alias, 1 drivers
v0x55a15d831a30_0 .net "q", 0 0, L_0x55a15de7d8f0;  alias, 1 drivers
v0x55a15d831ad0_0 .net "q_bar", 0 0, L_0x55a15de7d980;  alias, 1 drivers
S_0x55a15d830a40 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8307e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de7d650 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de7d2b0, C4<1>, C4<1>;
L_0x55a15de7d810 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de7db20, C4<1>, C4<1>;
v0x55a15d831300_0 .net "a", 0 0, L_0x55a15de7d650;  1 drivers
v0x55a15d8313c0_0 .net "b", 0 0, L_0x55a15de7d810;  1 drivers
v0x55a15d831490_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d831560_0 .net "q", 0 0, L_0x55a15de7d8f0;  alias, 1 drivers
v0x55a15d831630_0 .net "q_bar", 0 0, L_0x55a15de7d980;  alias, 1 drivers
v0x55a15d831720_0 .net "r", 0 0, L_0x55a15de7db20;  1 drivers
v0x55a15d8317c0_0 .net "s", 0 0, L_0x55a15de7d2b0;  alias, 1 drivers
S_0x55a15d830c90 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d830a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de7d8f0 .functor NOR 1, L_0x55a15de7d810, L_0x55a15de7d980, C4<0>, C4<0>;
L_0x55a15de7d980 .functor NOR 1, L_0x55a15de7d650, L_0x55a15de7d8f0, C4<0>, C4<0>;
v0x55a15d830f20_0 .net "q", 0 0, L_0x55a15de7d8f0;  alias, 1 drivers
v0x55a15d831000_0 .net "q_bar", 0 0, L_0x55a15de7d980;  alias, 1 drivers
v0x55a15d8310c0_0 .net "r", 0 0, L_0x55a15de7d810;  alias, 1 drivers
v0x55a15d831190_0 .net "s", 0 0, L_0x55a15de7d650;  alias, 1 drivers
S_0x55a15d832040 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d82ed90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de7cdb0 .functor AND 1, L_0x55a15de7ce40, L_0x55a15de7d8f0, C4<1>, C4<1>;
L_0x55a15de7ce40 .functor NOT 1, L_0x55a15de7ccb0, C4<0>, C4<0>, C4<0>;
L_0x55a15de7cf00 .functor AND 1, L_0x55a15de7ccb0, L_0x55a15de92490, C4<1>, C4<1>;
L_0x55a15de7cf90 .functor OR 1, L_0x55a15de7cf00, L_0x55a15de7cdb0, C4<0>, C4<0>;
v0x55a15d8322a0_0 .net *"_s1", 0 0, L_0x55a15de7ce40;  1 drivers
v0x55a15d832380_0 .net "in0", 0 0, L_0x55a15de7d8f0;  alias, 1 drivers
v0x55a15d832440_0 .net "in1", 0 0, L_0x55a15de92490;  alias, 1 drivers
v0x55a15d8324e0_0 .net "out", 0 0, L_0x55a15de7cf90;  alias, 1 drivers
v0x55a15d832580_0 .net "s0", 0 0, L_0x55a15de7ccb0;  alias, 1 drivers
v0x55a15d832620_0 .net "w0", 0 0, L_0x55a15de7cdb0;  1 drivers
v0x55a15d8326e0_0 .net "w1", 0 0, L_0x55a15de7cf00;  1 drivers
S_0x55a15d832da0 .scope module, "obc[10]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de7dbd0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d836950_0 .net "a", 0 0, L_0x55a15de7deb0;  1 drivers
v0x55a15d836aa0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d836b60_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d836c00_0 .net "in", 0 0, L_0x55a15de92530;  1 drivers
v0x55a15d836ca0_0 .net "out", 0 0, L_0x55a15de7e810;  1 drivers
v0x55a15d836d40_0 .net "rw", 0 0, L_0x55a15de7dbd0;  1 drivers
v0x55a15d836de0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d833010 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d832da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de7e430 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d835ca0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d835d60_0 .net "d", 0 0, L_0x55a15de7deb0;  alias, 1 drivers
v0x55a15d835e70_0 .net "q", 0 0, L_0x55a15de7e810;  alias, 1 drivers
v0x55a15d835f10_0 .net "q0", 0 0, L_0x55a15de7e1d0;  1 drivers
v0x55a15d835fb0_0 .net "q_bar", 0 0, L_0x55a15de7e8a0;  1 drivers
S_0x55a15d8332a0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d833010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de7e380 .functor NOT 1, L_0x55a15de7deb0, C4<0>, C4<0>, C4<0>;
v0x55a15d834430_0 .net "clk", 0 0, L_0x55a15de7e430;  1 drivers
v0x55a15d8344f0_0 .net "d", 0 0, L_0x55a15de7deb0;  alias, 1 drivers
v0x55a15d8345c0_0 .net "q", 0 0, L_0x55a15de7e1d0;  alias, 1 drivers
v0x55a15d8346e0_0 .net "q_bar", 0 0, L_0x55a15de7e260;  1 drivers
S_0x55a15d833530 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8332a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de7dfc0 .functor AND 1, L_0x55a15de7e430, L_0x55a15de7deb0, C4<1>, C4<1>;
L_0x55a15de7e0f0 .functor AND 1, L_0x55a15de7e430, L_0x55a15de7e380, C4<1>, C4<1>;
v0x55a15d833e40_0 .net "a", 0 0, L_0x55a15de7dfc0;  1 drivers
v0x55a15d833f00_0 .net "b", 0 0, L_0x55a15de7e0f0;  1 drivers
v0x55a15d833fd0_0 .net "en", 0 0, L_0x55a15de7e430;  alias, 1 drivers
v0x55a15d8340a0_0 .net "q", 0 0, L_0x55a15de7e1d0;  alias, 1 drivers
v0x55a15d834170_0 .net "q_bar", 0 0, L_0x55a15de7e260;  alias, 1 drivers
v0x55a15d834260_0 .net "r", 0 0, L_0x55a15de7e380;  1 drivers
v0x55a15d834300_0 .net "s", 0 0, L_0x55a15de7deb0;  alias, 1 drivers
S_0x55a15d8337d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d833530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de7e1d0 .functor NOR 1, L_0x55a15de7e0f0, L_0x55a15de7e260, C4<0>, C4<0>;
L_0x55a15de7e260 .functor NOR 1, L_0x55a15de7dfc0, L_0x55a15de7e1d0, C4<0>, C4<0>;
v0x55a15d833a60_0 .net "q", 0 0, L_0x55a15de7e1d0;  alias, 1 drivers
v0x55a15d833b40_0 .net "q_bar", 0 0, L_0x55a15de7e260;  alias, 1 drivers
v0x55a15d833c00_0 .net "r", 0 0, L_0x55a15de7e0f0;  alias, 1 drivers
v0x55a15d833cd0_0 .net "s", 0 0, L_0x55a15de7dfc0;  alias, 1 drivers
S_0x55a15d8347f0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d833010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de7ea40 .functor NOT 1, L_0x55a15de7e1d0, C4<0>, C4<0>, C4<0>;
v0x55a15d8358c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d835980_0 .net "d", 0 0, L_0x55a15de7e1d0;  alias, 1 drivers
v0x55a15d835ad0_0 .net "q", 0 0, L_0x55a15de7e810;  alias, 1 drivers
v0x55a15d835b70_0 .net "q_bar", 0 0, L_0x55a15de7e8a0;  alias, 1 drivers
S_0x55a15d834a50 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8347f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de7e570 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de7e1d0, C4<1>, C4<1>;
L_0x55a15de7e730 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de7ea40, C4<1>, C4<1>;
v0x55a15d835310_0 .net "a", 0 0, L_0x55a15de7e570;  1 drivers
v0x55a15d8353d0_0 .net "b", 0 0, L_0x55a15de7e730;  1 drivers
v0x55a15d8354a0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d835570_0 .net "q", 0 0, L_0x55a15de7e810;  alias, 1 drivers
v0x55a15d835640_0 .net "q_bar", 0 0, L_0x55a15de7e8a0;  alias, 1 drivers
v0x55a15d835730_0 .net "r", 0 0, L_0x55a15de7ea40;  1 drivers
v0x55a15d8357d0_0 .net "s", 0 0, L_0x55a15de7e1d0;  alias, 1 drivers
S_0x55a15d834ca0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d834a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de7e810 .functor NOR 1, L_0x55a15de7e730, L_0x55a15de7e8a0, C4<0>, C4<0>;
L_0x55a15de7e8a0 .functor NOR 1, L_0x55a15de7e570, L_0x55a15de7e810, C4<0>, C4<0>;
v0x55a15d834f30_0 .net "q", 0 0, L_0x55a15de7e810;  alias, 1 drivers
v0x55a15d835010_0 .net "q_bar", 0 0, L_0x55a15de7e8a0;  alias, 1 drivers
v0x55a15d8350d0_0 .net "r", 0 0, L_0x55a15de7e730;  alias, 1 drivers
v0x55a15d8351a0_0 .net "s", 0 0, L_0x55a15de7e570;  alias, 1 drivers
S_0x55a15d8360e0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d832da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de7dcd0 .functor AND 1, L_0x55a15de7dd60, L_0x55a15de7e810, C4<1>, C4<1>;
L_0x55a15de7dd60 .functor NOT 1, L_0x55a15de7dbd0, C4<0>, C4<0>, C4<0>;
L_0x55a15de7de20 .functor AND 1, L_0x55a15de7dbd0, L_0x55a15de92530, C4<1>, C4<1>;
L_0x55a15de7deb0 .functor OR 1, L_0x55a15de7de20, L_0x55a15de7dcd0, C4<0>, C4<0>;
v0x55a15d836340_0 .net *"_s1", 0 0, L_0x55a15de7dd60;  1 drivers
v0x55a15d836420_0 .net "in0", 0 0, L_0x55a15de7e810;  alias, 1 drivers
v0x55a15d836570_0 .net "in1", 0 0, L_0x55a15de92530;  alias, 1 drivers
v0x55a15d836610_0 .net "out", 0 0, L_0x55a15de7deb0;  alias, 1 drivers
v0x55a15d8366b0_0 .net "s0", 0 0, L_0x55a15de7dbd0;  alias, 1 drivers
v0x55a15d836750_0 .net "w0", 0 0, L_0x55a15de7dcd0;  1 drivers
v0x55a15d836810_0 .net "w1", 0 0, L_0x55a15de7de20;  1 drivers
S_0x55a15d836ed0 .scope module, "obc[11]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de7eaf0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d83aa80_0 .net "a", 0 0, L_0x55a15de7edd0;  1 drivers
v0x55a15d83abd0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d83ac90_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d83ad30_0 .net "in", 0 0, L_0x55a15de92640;  1 drivers
v0x55a15d83add0_0 .net "out", 0 0, L_0x55a15de7f730;  1 drivers
v0x55a15d83ae70_0 .net "rw", 0 0, L_0x55a15de7eaf0;  1 drivers
v0x55a15d83af10_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d837140 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d836ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de7f350 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d839dd0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d839e90_0 .net "d", 0 0, L_0x55a15de7edd0;  alias, 1 drivers
v0x55a15d839fa0_0 .net "q", 0 0, L_0x55a15de7f730;  alias, 1 drivers
v0x55a15d83a040_0 .net "q0", 0 0, L_0x55a15de7f0f0;  1 drivers
v0x55a15d83a0e0_0 .net "q_bar", 0 0, L_0x55a15de7f7c0;  1 drivers
S_0x55a15d8373d0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d837140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de7f2a0 .functor NOT 1, L_0x55a15de7edd0, C4<0>, C4<0>, C4<0>;
v0x55a15d838560_0 .net "clk", 0 0, L_0x55a15de7f350;  1 drivers
v0x55a15d838620_0 .net "d", 0 0, L_0x55a15de7edd0;  alias, 1 drivers
v0x55a15d8386f0_0 .net "q", 0 0, L_0x55a15de7f0f0;  alias, 1 drivers
v0x55a15d838810_0 .net "q_bar", 0 0, L_0x55a15de7f180;  1 drivers
S_0x55a15d837660 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8373d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de7eee0 .functor AND 1, L_0x55a15de7f350, L_0x55a15de7edd0, C4<1>, C4<1>;
L_0x55a15de7f010 .functor AND 1, L_0x55a15de7f350, L_0x55a15de7f2a0, C4<1>, C4<1>;
v0x55a15d837f70_0 .net "a", 0 0, L_0x55a15de7eee0;  1 drivers
v0x55a15d838030_0 .net "b", 0 0, L_0x55a15de7f010;  1 drivers
v0x55a15d838100_0 .net "en", 0 0, L_0x55a15de7f350;  alias, 1 drivers
v0x55a15d8381d0_0 .net "q", 0 0, L_0x55a15de7f0f0;  alias, 1 drivers
v0x55a15d8382a0_0 .net "q_bar", 0 0, L_0x55a15de7f180;  alias, 1 drivers
v0x55a15d838390_0 .net "r", 0 0, L_0x55a15de7f2a0;  1 drivers
v0x55a15d838430_0 .net "s", 0 0, L_0x55a15de7edd0;  alias, 1 drivers
S_0x55a15d837900 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d837660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de7f0f0 .functor NOR 1, L_0x55a15de7f010, L_0x55a15de7f180, C4<0>, C4<0>;
L_0x55a15de7f180 .functor NOR 1, L_0x55a15de7eee0, L_0x55a15de7f0f0, C4<0>, C4<0>;
v0x55a15d837b90_0 .net "q", 0 0, L_0x55a15de7f0f0;  alias, 1 drivers
v0x55a15d837c70_0 .net "q_bar", 0 0, L_0x55a15de7f180;  alias, 1 drivers
v0x55a15d837d30_0 .net "r", 0 0, L_0x55a15de7f010;  alias, 1 drivers
v0x55a15d837e00_0 .net "s", 0 0, L_0x55a15de7eee0;  alias, 1 drivers
S_0x55a15d838920 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d837140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de7f960 .functor NOT 1, L_0x55a15de7f0f0, C4<0>, C4<0>, C4<0>;
v0x55a15d8399f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d839ab0_0 .net "d", 0 0, L_0x55a15de7f0f0;  alias, 1 drivers
v0x55a15d839c00_0 .net "q", 0 0, L_0x55a15de7f730;  alias, 1 drivers
v0x55a15d839ca0_0 .net "q_bar", 0 0, L_0x55a15de7f7c0;  alias, 1 drivers
S_0x55a15d838b80 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d838920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de7f490 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de7f0f0, C4<1>, C4<1>;
L_0x55a15de7f650 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de7f960, C4<1>, C4<1>;
v0x55a15d839440_0 .net "a", 0 0, L_0x55a15de7f490;  1 drivers
v0x55a15d839500_0 .net "b", 0 0, L_0x55a15de7f650;  1 drivers
v0x55a15d8395d0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8396a0_0 .net "q", 0 0, L_0x55a15de7f730;  alias, 1 drivers
v0x55a15d839770_0 .net "q_bar", 0 0, L_0x55a15de7f7c0;  alias, 1 drivers
v0x55a15d839860_0 .net "r", 0 0, L_0x55a15de7f960;  1 drivers
v0x55a15d839900_0 .net "s", 0 0, L_0x55a15de7f0f0;  alias, 1 drivers
S_0x55a15d838dd0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d838b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de7f730 .functor NOR 1, L_0x55a15de7f650, L_0x55a15de7f7c0, C4<0>, C4<0>;
L_0x55a15de7f7c0 .functor NOR 1, L_0x55a15de7f490, L_0x55a15de7f730, C4<0>, C4<0>;
v0x55a15d839060_0 .net "q", 0 0, L_0x55a15de7f730;  alias, 1 drivers
v0x55a15d839140_0 .net "q_bar", 0 0, L_0x55a15de7f7c0;  alias, 1 drivers
v0x55a15d839200_0 .net "r", 0 0, L_0x55a15de7f650;  alias, 1 drivers
v0x55a15d8392d0_0 .net "s", 0 0, L_0x55a15de7f490;  alias, 1 drivers
S_0x55a15d83a210 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d836ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de7ebf0 .functor AND 1, L_0x55a15de7ec80, L_0x55a15de7f730, C4<1>, C4<1>;
L_0x55a15de7ec80 .functor NOT 1, L_0x55a15de7eaf0, C4<0>, C4<0>, C4<0>;
L_0x55a15de7ed40 .functor AND 1, L_0x55a15de7eaf0, L_0x55a15de92640, C4<1>, C4<1>;
L_0x55a15de7edd0 .functor OR 1, L_0x55a15de7ed40, L_0x55a15de7ebf0, C4<0>, C4<0>;
v0x55a15d83a470_0 .net *"_s1", 0 0, L_0x55a15de7ec80;  1 drivers
v0x55a15d83a550_0 .net "in0", 0 0, L_0x55a15de7f730;  alias, 1 drivers
v0x55a15d83a6a0_0 .net "in1", 0 0, L_0x55a15de92640;  alias, 1 drivers
v0x55a15d83a740_0 .net "out", 0 0, L_0x55a15de7edd0;  alias, 1 drivers
v0x55a15d83a7e0_0 .net "s0", 0 0, L_0x55a15de7eaf0;  alias, 1 drivers
v0x55a15d83a880_0 .net "w0", 0 0, L_0x55a15de7ebf0;  1 drivers
v0x55a15d83a940_0 .net "w1", 0 0, L_0x55a15de7ed40;  1 drivers
S_0x55a15d83b000 .scope module, "obc[12]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de7fa10 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d83ebb0_0 .net "a", 0 0, L_0x55a15de7fcf0;  1 drivers
v0x55a15d83ed00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d83edc0_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d83ee60_0 .net "in", 0 0, L_0x55a15de926e0;  1 drivers
v0x55a15d83ef00_0 .net "out", 0 0, L_0x55a15de80650;  1 drivers
v0x55a15d83efa0_0 .net "rw", 0 0, L_0x55a15de7fa10;  1 drivers
v0x55a15d83f040_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d83b270 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d83b000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de80270 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d83df00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d83dfc0_0 .net "d", 0 0, L_0x55a15de7fcf0;  alias, 1 drivers
v0x55a15d83e0d0_0 .net "q", 0 0, L_0x55a15de80650;  alias, 1 drivers
v0x55a15d83e170_0 .net "q0", 0 0, L_0x55a15de80010;  1 drivers
v0x55a15d83e210_0 .net "q_bar", 0 0, L_0x55a15de806e0;  1 drivers
S_0x55a15d83b500 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d83b270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de801c0 .functor NOT 1, L_0x55a15de7fcf0, C4<0>, C4<0>, C4<0>;
v0x55a15d83c690_0 .net "clk", 0 0, L_0x55a15de80270;  1 drivers
v0x55a15d83c750_0 .net "d", 0 0, L_0x55a15de7fcf0;  alias, 1 drivers
v0x55a15d83c820_0 .net "q", 0 0, L_0x55a15de80010;  alias, 1 drivers
v0x55a15d83c940_0 .net "q_bar", 0 0, L_0x55a15de800a0;  1 drivers
S_0x55a15d83b790 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d83b500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de7fe00 .functor AND 1, L_0x55a15de80270, L_0x55a15de7fcf0, C4<1>, C4<1>;
L_0x55a15de7ff30 .functor AND 1, L_0x55a15de80270, L_0x55a15de801c0, C4<1>, C4<1>;
v0x55a15d83c0a0_0 .net "a", 0 0, L_0x55a15de7fe00;  1 drivers
v0x55a15d83c160_0 .net "b", 0 0, L_0x55a15de7ff30;  1 drivers
v0x55a15d83c230_0 .net "en", 0 0, L_0x55a15de80270;  alias, 1 drivers
v0x55a15d83c300_0 .net "q", 0 0, L_0x55a15de80010;  alias, 1 drivers
v0x55a15d83c3d0_0 .net "q_bar", 0 0, L_0x55a15de800a0;  alias, 1 drivers
v0x55a15d83c4c0_0 .net "r", 0 0, L_0x55a15de801c0;  1 drivers
v0x55a15d83c560_0 .net "s", 0 0, L_0x55a15de7fcf0;  alias, 1 drivers
S_0x55a15d83ba30 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d83b790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de80010 .functor NOR 1, L_0x55a15de7ff30, L_0x55a15de800a0, C4<0>, C4<0>;
L_0x55a15de800a0 .functor NOR 1, L_0x55a15de7fe00, L_0x55a15de80010, C4<0>, C4<0>;
v0x55a15d83bcc0_0 .net "q", 0 0, L_0x55a15de80010;  alias, 1 drivers
v0x55a15d83bda0_0 .net "q_bar", 0 0, L_0x55a15de800a0;  alias, 1 drivers
v0x55a15d83be60_0 .net "r", 0 0, L_0x55a15de7ff30;  alias, 1 drivers
v0x55a15d83bf30_0 .net "s", 0 0, L_0x55a15de7fe00;  alias, 1 drivers
S_0x55a15d83ca50 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d83b270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de80880 .functor NOT 1, L_0x55a15de80010, C4<0>, C4<0>, C4<0>;
v0x55a15d83db20_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d83dbe0_0 .net "d", 0 0, L_0x55a15de80010;  alias, 1 drivers
v0x55a15d83dd30_0 .net "q", 0 0, L_0x55a15de80650;  alias, 1 drivers
v0x55a15d83ddd0_0 .net "q_bar", 0 0, L_0x55a15de806e0;  alias, 1 drivers
S_0x55a15d83ccb0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d83ca50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de803b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de80010, C4<1>, C4<1>;
L_0x55a15de80570 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de80880, C4<1>, C4<1>;
v0x55a15d83d570_0 .net "a", 0 0, L_0x55a15de803b0;  1 drivers
v0x55a15d83d630_0 .net "b", 0 0, L_0x55a15de80570;  1 drivers
v0x55a15d83d700_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d83d7d0_0 .net "q", 0 0, L_0x55a15de80650;  alias, 1 drivers
v0x55a15d83d8a0_0 .net "q_bar", 0 0, L_0x55a15de806e0;  alias, 1 drivers
v0x55a15d83d990_0 .net "r", 0 0, L_0x55a15de80880;  1 drivers
v0x55a15d83da30_0 .net "s", 0 0, L_0x55a15de80010;  alias, 1 drivers
S_0x55a15d83cf00 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d83ccb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de80650 .functor NOR 1, L_0x55a15de80570, L_0x55a15de806e0, C4<0>, C4<0>;
L_0x55a15de806e0 .functor NOR 1, L_0x55a15de803b0, L_0x55a15de80650, C4<0>, C4<0>;
v0x55a15d83d190_0 .net "q", 0 0, L_0x55a15de80650;  alias, 1 drivers
v0x55a15d83d270_0 .net "q_bar", 0 0, L_0x55a15de806e0;  alias, 1 drivers
v0x55a15d83d330_0 .net "r", 0 0, L_0x55a15de80570;  alias, 1 drivers
v0x55a15d83d400_0 .net "s", 0 0, L_0x55a15de803b0;  alias, 1 drivers
S_0x55a15d83e340 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d83b000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de7fb10 .functor AND 1, L_0x55a15de7fba0, L_0x55a15de80650, C4<1>, C4<1>;
L_0x55a15de7fba0 .functor NOT 1, L_0x55a15de7fa10, C4<0>, C4<0>, C4<0>;
L_0x55a15de7fc60 .functor AND 1, L_0x55a15de7fa10, L_0x55a15de926e0, C4<1>, C4<1>;
L_0x55a15de7fcf0 .functor OR 1, L_0x55a15de7fc60, L_0x55a15de7fb10, C4<0>, C4<0>;
v0x55a15d83e5a0_0 .net *"_s1", 0 0, L_0x55a15de7fba0;  1 drivers
v0x55a15d83e680_0 .net "in0", 0 0, L_0x55a15de80650;  alias, 1 drivers
v0x55a15d83e7d0_0 .net "in1", 0 0, L_0x55a15de926e0;  alias, 1 drivers
v0x55a15d83e870_0 .net "out", 0 0, L_0x55a15de7fcf0;  alias, 1 drivers
v0x55a15d83e910_0 .net "s0", 0 0, L_0x55a15de7fa10;  alias, 1 drivers
v0x55a15d83e9b0_0 .net "w0", 0 0, L_0x55a15de7fb10;  1 drivers
v0x55a15d83ea70_0 .net "w1", 0 0, L_0x55a15de7fc60;  1 drivers
S_0x55a15d83f130 .scope module, "obc[13]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de80930 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d842ce0_0 .net "a", 0 0, L_0x55a15de80c10;  1 drivers
v0x55a15d842e30_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d842ef0_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d842f90_0 .net "in", 0 0, L_0x55a15de92800;  1 drivers
v0x55a15d843030_0 .net "out", 0 0, L_0x55a15de81570;  1 drivers
v0x55a15d8430d0_0 .net "rw", 0 0, L_0x55a15de80930;  1 drivers
v0x55a15d843170_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d83f3a0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d83f130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de81190 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d842030_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8420f0_0 .net "d", 0 0, L_0x55a15de80c10;  alias, 1 drivers
v0x55a15d842200_0 .net "q", 0 0, L_0x55a15de81570;  alias, 1 drivers
v0x55a15d8422a0_0 .net "q0", 0 0, L_0x55a15de80f30;  1 drivers
v0x55a15d842340_0 .net "q_bar", 0 0, L_0x55a15de81600;  1 drivers
S_0x55a15d83f630 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d83f3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de810e0 .functor NOT 1, L_0x55a15de80c10, C4<0>, C4<0>, C4<0>;
v0x55a15d8407c0_0 .net "clk", 0 0, L_0x55a15de81190;  1 drivers
v0x55a15d840880_0 .net "d", 0 0, L_0x55a15de80c10;  alias, 1 drivers
v0x55a15d840950_0 .net "q", 0 0, L_0x55a15de80f30;  alias, 1 drivers
v0x55a15d840a70_0 .net "q_bar", 0 0, L_0x55a15de80fc0;  1 drivers
S_0x55a15d83f8c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d83f630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de80d20 .functor AND 1, L_0x55a15de81190, L_0x55a15de80c10, C4<1>, C4<1>;
L_0x55a15de80e50 .functor AND 1, L_0x55a15de81190, L_0x55a15de810e0, C4<1>, C4<1>;
v0x55a15d8401d0_0 .net "a", 0 0, L_0x55a15de80d20;  1 drivers
v0x55a15d840290_0 .net "b", 0 0, L_0x55a15de80e50;  1 drivers
v0x55a15d840360_0 .net "en", 0 0, L_0x55a15de81190;  alias, 1 drivers
v0x55a15d840430_0 .net "q", 0 0, L_0x55a15de80f30;  alias, 1 drivers
v0x55a15d840500_0 .net "q_bar", 0 0, L_0x55a15de80fc0;  alias, 1 drivers
v0x55a15d8405f0_0 .net "r", 0 0, L_0x55a15de810e0;  1 drivers
v0x55a15d840690_0 .net "s", 0 0, L_0x55a15de80c10;  alias, 1 drivers
S_0x55a15d83fb60 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d83f8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de80f30 .functor NOR 1, L_0x55a15de80e50, L_0x55a15de80fc0, C4<0>, C4<0>;
L_0x55a15de80fc0 .functor NOR 1, L_0x55a15de80d20, L_0x55a15de80f30, C4<0>, C4<0>;
v0x55a15d83fdf0_0 .net "q", 0 0, L_0x55a15de80f30;  alias, 1 drivers
v0x55a15d83fed0_0 .net "q_bar", 0 0, L_0x55a15de80fc0;  alias, 1 drivers
v0x55a15d83ff90_0 .net "r", 0 0, L_0x55a15de80e50;  alias, 1 drivers
v0x55a15d840060_0 .net "s", 0 0, L_0x55a15de80d20;  alias, 1 drivers
S_0x55a15d840b80 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d83f3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de817a0 .functor NOT 1, L_0x55a15de80f30, C4<0>, C4<0>, C4<0>;
v0x55a15d841c50_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d841d10_0 .net "d", 0 0, L_0x55a15de80f30;  alias, 1 drivers
v0x55a15d841e60_0 .net "q", 0 0, L_0x55a15de81570;  alias, 1 drivers
v0x55a15d841f00_0 .net "q_bar", 0 0, L_0x55a15de81600;  alias, 1 drivers
S_0x55a15d840de0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d840b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de812d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de80f30, C4<1>, C4<1>;
L_0x55a15de81490 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de817a0, C4<1>, C4<1>;
v0x55a15d8416a0_0 .net "a", 0 0, L_0x55a15de812d0;  1 drivers
v0x55a15d841760_0 .net "b", 0 0, L_0x55a15de81490;  1 drivers
v0x55a15d841830_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d841900_0 .net "q", 0 0, L_0x55a15de81570;  alias, 1 drivers
v0x55a15d8419d0_0 .net "q_bar", 0 0, L_0x55a15de81600;  alias, 1 drivers
v0x55a15d841ac0_0 .net "r", 0 0, L_0x55a15de817a0;  1 drivers
v0x55a15d841b60_0 .net "s", 0 0, L_0x55a15de80f30;  alias, 1 drivers
S_0x55a15d841030 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d840de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de81570 .functor NOR 1, L_0x55a15de81490, L_0x55a15de81600, C4<0>, C4<0>;
L_0x55a15de81600 .functor NOR 1, L_0x55a15de812d0, L_0x55a15de81570, C4<0>, C4<0>;
v0x55a15d8412c0_0 .net "q", 0 0, L_0x55a15de81570;  alias, 1 drivers
v0x55a15d8413a0_0 .net "q_bar", 0 0, L_0x55a15de81600;  alias, 1 drivers
v0x55a15d841460_0 .net "r", 0 0, L_0x55a15de81490;  alias, 1 drivers
v0x55a15d841530_0 .net "s", 0 0, L_0x55a15de812d0;  alias, 1 drivers
S_0x55a15d842470 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d83f130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de80a30 .functor AND 1, L_0x55a15de80ac0, L_0x55a15de81570, C4<1>, C4<1>;
L_0x55a15de80ac0 .functor NOT 1, L_0x55a15de80930, C4<0>, C4<0>, C4<0>;
L_0x55a15de80b80 .functor AND 1, L_0x55a15de80930, L_0x55a15de92800, C4<1>, C4<1>;
L_0x55a15de80c10 .functor OR 1, L_0x55a15de80b80, L_0x55a15de80a30, C4<0>, C4<0>;
v0x55a15d8426d0_0 .net *"_s1", 0 0, L_0x55a15de80ac0;  1 drivers
v0x55a15d8427b0_0 .net "in0", 0 0, L_0x55a15de81570;  alias, 1 drivers
v0x55a15d842900_0 .net "in1", 0 0, L_0x55a15de92800;  alias, 1 drivers
v0x55a15d8429a0_0 .net "out", 0 0, L_0x55a15de80c10;  alias, 1 drivers
v0x55a15d842a40_0 .net "s0", 0 0, L_0x55a15de80930;  alias, 1 drivers
v0x55a15d842ae0_0 .net "w0", 0 0, L_0x55a15de80a30;  1 drivers
v0x55a15d842ba0_0 .net "w1", 0 0, L_0x55a15de80b80;  1 drivers
S_0x55a15d843260 .scope module, "obc[14]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de81850 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d846e10_0 .net "a", 0 0, L_0x55a15de81b30;  1 drivers
v0x55a15d846f60_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d847020_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d8470c0_0 .net "in", 0 0, L_0x55a15de928a0;  1 drivers
v0x55a15d847160_0 .net "out", 0 0, L_0x55a15de82490;  1 drivers
v0x55a15d847200_0 .net "rw", 0 0, L_0x55a15de81850;  1 drivers
v0x55a15d8472a0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8434d0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d843260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de820b0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d846160_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d846220_0 .net "d", 0 0, L_0x55a15de81b30;  alias, 1 drivers
v0x55a15d846330_0 .net "q", 0 0, L_0x55a15de82490;  alias, 1 drivers
v0x55a15d8463d0_0 .net "q0", 0 0, L_0x55a15de81e50;  1 drivers
v0x55a15d846470_0 .net "q_bar", 0 0, L_0x55a15de82520;  1 drivers
S_0x55a15d843760 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8434d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de82000 .functor NOT 1, L_0x55a15de81b30, C4<0>, C4<0>, C4<0>;
v0x55a15d8448f0_0 .net "clk", 0 0, L_0x55a15de820b0;  1 drivers
v0x55a15d8449b0_0 .net "d", 0 0, L_0x55a15de81b30;  alias, 1 drivers
v0x55a15d844a80_0 .net "q", 0 0, L_0x55a15de81e50;  alias, 1 drivers
v0x55a15d844ba0_0 .net "q_bar", 0 0, L_0x55a15de81ee0;  1 drivers
S_0x55a15d8439f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d843760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de81c40 .functor AND 1, L_0x55a15de820b0, L_0x55a15de81b30, C4<1>, C4<1>;
L_0x55a15de81d70 .functor AND 1, L_0x55a15de820b0, L_0x55a15de82000, C4<1>, C4<1>;
v0x55a15d844300_0 .net "a", 0 0, L_0x55a15de81c40;  1 drivers
v0x55a15d8443c0_0 .net "b", 0 0, L_0x55a15de81d70;  1 drivers
v0x55a15d844490_0 .net "en", 0 0, L_0x55a15de820b0;  alias, 1 drivers
v0x55a15d844560_0 .net "q", 0 0, L_0x55a15de81e50;  alias, 1 drivers
v0x55a15d844630_0 .net "q_bar", 0 0, L_0x55a15de81ee0;  alias, 1 drivers
v0x55a15d844720_0 .net "r", 0 0, L_0x55a15de82000;  1 drivers
v0x55a15d8447c0_0 .net "s", 0 0, L_0x55a15de81b30;  alias, 1 drivers
S_0x55a15d843c90 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8439f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de81e50 .functor NOR 1, L_0x55a15de81d70, L_0x55a15de81ee0, C4<0>, C4<0>;
L_0x55a15de81ee0 .functor NOR 1, L_0x55a15de81c40, L_0x55a15de81e50, C4<0>, C4<0>;
v0x55a15d843f20_0 .net "q", 0 0, L_0x55a15de81e50;  alias, 1 drivers
v0x55a15d844000_0 .net "q_bar", 0 0, L_0x55a15de81ee0;  alias, 1 drivers
v0x55a15d8440c0_0 .net "r", 0 0, L_0x55a15de81d70;  alias, 1 drivers
v0x55a15d844190_0 .net "s", 0 0, L_0x55a15de81c40;  alias, 1 drivers
S_0x55a15d844cb0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8434d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de826c0 .functor NOT 1, L_0x55a15de81e50, C4<0>, C4<0>, C4<0>;
v0x55a15d845d80_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d845e40_0 .net "d", 0 0, L_0x55a15de81e50;  alias, 1 drivers
v0x55a15d845f90_0 .net "q", 0 0, L_0x55a15de82490;  alias, 1 drivers
v0x55a15d846030_0 .net "q_bar", 0 0, L_0x55a15de82520;  alias, 1 drivers
S_0x55a15d844f10 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d844cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de821f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de81e50, C4<1>, C4<1>;
L_0x55a15de823b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de826c0, C4<1>, C4<1>;
v0x55a15d8457d0_0 .net "a", 0 0, L_0x55a15de821f0;  1 drivers
v0x55a15d845890_0 .net "b", 0 0, L_0x55a15de823b0;  1 drivers
v0x55a15d845960_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d845a30_0 .net "q", 0 0, L_0x55a15de82490;  alias, 1 drivers
v0x55a15d845b00_0 .net "q_bar", 0 0, L_0x55a15de82520;  alias, 1 drivers
v0x55a15d845bf0_0 .net "r", 0 0, L_0x55a15de826c0;  1 drivers
v0x55a15d845c90_0 .net "s", 0 0, L_0x55a15de81e50;  alias, 1 drivers
S_0x55a15d845160 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d844f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de82490 .functor NOR 1, L_0x55a15de823b0, L_0x55a15de82520, C4<0>, C4<0>;
L_0x55a15de82520 .functor NOR 1, L_0x55a15de821f0, L_0x55a15de82490, C4<0>, C4<0>;
v0x55a15d8453f0_0 .net "q", 0 0, L_0x55a15de82490;  alias, 1 drivers
v0x55a15d8454d0_0 .net "q_bar", 0 0, L_0x55a15de82520;  alias, 1 drivers
v0x55a15d845590_0 .net "r", 0 0, L_0x55a15de823b0;  alias, 1 drivers
v0x55a15d845660_0 .net "s", 0 0, L_0x55a15de821f0;  alias, 1 drivers
S_0x55a15d8465a0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d843260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de81950 .functor AND 1, L_0x55a15de819e0, L_0x55a15de82490, C4<1>, C4<1>;
L_0x55a15de819e0 .functor NOT 1, L_0x55a15de81850, C4<0>, C4<0>, C4<0>;
L_0x55a15de81aa0 .functor AND 1, L_0x55a15de81850, L_0x55a15de928a0, C4<1>, C4<1>;
L_0x55a15de81b30 .functor OR 1, L_0x55a15de81aa0, L_0x55a15de81950, C4<0>, C4<0>;
v0x55a15d846800_0 .net *"_s1", 0 0, L_0x55a15de819e0;  1 drivers
v0x55a15d8468e0_0 .net "in0", 0 0, L_0x55a15de82490;  alias, 1 drivers
v0x55a15d846a30_0 .net "in1", 0 0, L_0x55a15de928a0;  alias, 1 drivers
v0x55a15d846ad0_0 .net "out", 0 0, L_0x55a15de81b30;  alias, 1 drivers
v0x55a15d846b70_0 .net "s0", 0 0, L_0x55a15de81850;  alias, 1 drivers
v0x55a15d846c10_0 .net "w0", 0 0, L_0x55a15de81950;  1 drivers
v0x55a15d846cd0_0 .net "w1", 0 0, L_0x55a15de81aa0;  1 drivers
S_0x55a15d847390 .scope module, "obc[15]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de82770 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d84af40_0 .net "a", 0 0, L_0x55a15de82a50;  1 drivers
v0x55a15d84b090_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d84b150_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d84b1f0_0 .net "in", 0 0, L_0x55a15de929d0;  1 drivers
v0x55a15d84b290_0 .net "out", 0 0, L_0x55a15de833b0;  1 drivers
v0x55a15d84b330_0 .net "rw", 0 0, L_0x55a15de82770;  1 drivers
v0x55a15d84b3d0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d847600 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d847390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de82fd0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d84a290_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d84a350_0 .net "d", 0 0, L_0x55a15de82a50;  alias, 1 drivers
v0x55a15d84a460_0 .net "q", 0 0, L_0x55a15de833b0;  alias, 1 drivers
v0x55a15d84a500_0 .net "q0", 0 0, L_0x55a15de82d70;  1 drivers
v0x55a15d84a5a0_0 .net "q_bar", 0 0, L_0x55a15de83440;  1 drivers
S_0x55a15d847890 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d847600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de82f20 .functor NOT 1, L_0x55a15de82a50, C4<0>, C4<0>, C4<0>;
v0x55a15d848a20_0 .net "clk", 0 0, L_0x55a15de82fd0;  1 drivers
v0x55a15d848ae0_0 .net "d", 0 0, L_0x55a15de82a50;  alias, 1 drivers
v0x55a15d848bb0_0 .net "q", 0 0, L_0x55a15de82d70;  alias, 1 drivers
v0x55a15d848cd0_0 .net "q_bar", 0 0, L_0x55a15de82e00;  1 drivers
S_0x55a15d847b20 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d847890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de82b60 .functor AND 1, L_0x55a15de82fd0, L_0x55a15de82a50, C4<1>, C4<1>;
L_0x55a15de82c90 .functor AND 1, L_0x55a15de82fd0, L_0x55a15de82f20, C4<1>, C4<1>;
v0x55a15d848430_0 .net "a", 0 0, L_0x55a15de82b60;  1 drivers
v0x55a15d8484f0_0 .net "b", 0 0, L_0x55a15de82c90;  1 drivers
v0x55a15d8485c0_0 .net "en", 0 0, L_0x55a15de82fd0;  alias, 1 drivers
v0x55a15d848690_0 .net "q", 0 0, L_0x55a15de82d70;  alias, 1 drivers
v0x55a15d848760_0 .net "q_bar", 0 0, L_0x55a15de82e00;  alias, 1 drivers
v0x55a15d848850_0 .net "r", 0 0, L_0x55a15de82f20;  1 drivers
v0x55a15d8488f0_0 .net "s", 0 0, L_0x55a15de82a50;  alias, 1 drivers
S_0x55a15d847dc0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d847b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de82d70 .functor NOR 1, L_0x55a15de82c90, L_0x55a15de82e00, C4<0>, C4<0>;
L_0x55a15de82e00 .functor NOR 1, L_0x55a15de82b60, L_0x55a15de82d70, C4<0>, C4<0>;
v0x55a15d848050_0 .net "q", 0 0, L_0x55a15de82d70;  alias, 1 drivers
v0x55a15d848130_0 .net "q_bar", 0 0, L_0x55a15de82e00;  alias, 1 drivers
v0x55a15d8481f0_0 .net "r", 0 0, L_0x55a15de82c90;  alias, 1 drivers
v0x55a15d8482c0_0 .net "s", 0 0, L_0x55a15de82b60;  alias, 1 drivers
S_0x55a15d848de0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d847600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de835e0 .functor NOT 1, L_0x55a15de82d70, C4<0>, C4<0>, C4<0>;
v0x55a15d849eb0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d849f70_0 .net "d", 0 0, L_0x55a15de82d70;  alias, 1 drivers
v0x55a15d84a0c0_0 .net "q", 0 0, L_0x55a15de833b0;  alias, 1 drivers
v0x55a15d84a160_0 .net "q_bar", 0 0, L_0x55a15de83440;  alias, 1 drivers
S_0x55a15d849040 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d848de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de83110 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de82d70, C4<1>, C4<1>;
L_0x55a15de832d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de835e0, C4<1>, C4<1>;
v0x55a15d849900_0 .net "a", 0 0, L_0x55a15de83110;  1 drivers
v0x55a15d8499c0_0 .net "b", 0 0, L_0x55a15de832d0;  1 drivers
v0x55a15d849a90_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d849b60_0 .net "q", 0 0, L_0x55a15de833b0;  alias, 1 drivers
v0x55a15d849c30_0 .net "q_bar", 0 0, L_0x55a15de83440;  alias, 1 drivers
v0x55a15d849d20_0 .net "r", 0 0, L_0x55a15de835e0;  1 drivers
v0x55a15d849dc0_0 .net "s", 0 0, L_0x55a15de82d70;  alias, 1 drivers
S_0x55a15d849290 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d849040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de833b0 .functor NOR 1, L_0x55a15de832d0, L_0x55a15de83440, C4<0>, C4<0>;
L_0x55a15de83440 .functor NOR 1, L_0x55a15de83110, L_0x55a15de833b0, C4<0>, C4<0>;
v0x55a15d849520_0 .net "q", 0 0, L_0x55a15de833b0;  alias, 1 drivers
v0x55a15d849600_0 .net "q_bar", 0 0, L_0x55a15de83440;  alias, 1 drivers
v0x55a15d8496c0_0 .net "r", 0 0, L_0x55a15de832d0;  alias, 1 drivers
v0x55a15d849790_0 .net "s", 0 0, L_0x55a15de83110;  alias, 1 drivers
S_0x55a15d84a6d0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d847390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de82870 .functor AND 1, L_0x55a15de82900, L_0x55a15de833b0, C4<1>, C4<1>;
L_0x55a15de82900 .functor NOT 1, L_0x55a15de82770, C4<0>, C4<0>, C4<0>;
L_0x55a15de829c0 .functor AND 1, L_0x55a15de82770, L_0x55a15de929d0, C4<1>, C4<1>;
L_0x55a15de82a50 .functor OR 1, L_0x55a15de829c0, L_0x55a15de82870, C4<0>, C4<0>;
v0x55a15d84a930_0 .net *"_s1", 0 0, L_0x55a15de82900;  1 drivers
v0x55a15d84aa10_0 .net "in0", 0 0, L_0x55a15de833b0;  alias, 1 drivers
v0x55a15d84ab60_0 .net "in1", 0 0, L_0x55a15de929d0;  alias, 1 drivers
v0x55a15d84ac00_0 .net "out", 0 0, L_0x55a15de82a50;  alias, 1 drivers
v0x55a15d84aca0_0 .net "s0", 0 0, L_0x55a15de82770;  alias, 1 drivers
v0x55a15d84ad40_0 .net "w0", 0 0, L_0x55a15de82870;  1 drivers
v0x55a15d84ae00_0 .net "w1", 0 0, L_0x55a15de829c0;  1 drivers
S_0x55a15d84b4c0 .scope module, "obc[16]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de83690 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d84f900_0 .net "a", 0 0, L_0x55a15de83970;  1 drivers
v0x55a15d84fa50_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d84fb10_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d84fbb0_0 .net "in", 0 0, L_0x55a15de92a70;  1 drivers
v0x55a15d84fc50_0 .net "out", 0 0, L_0x55a15de842d0;  1 drivers
v0x55a15d84fcf0_0 .net "rw", 0 0, L_0x55a15de83690;  1 drivers
v0x55a15d84fd90_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d84b840 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d84b4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de83ef0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d84ec50_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d84ed10_0 .net "d", 0 0, L_0x55a15de83970;  alias, 1 drivers
v0x55a15d84ee20_0 .net "q", 0 0, L_0x55a15de842d0;  alias, 1 drivers
v0x55a15d84eec0_0 .net "q0", 0 0, L_0x55a15de83c90;  1 drivers
v0x55a15d84ef60_0 .net "q_bar", 0 0, L_0x55a15de84360;  1 drivers
S_0x55a15d84bad0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d84b840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de83e40 .functor NOT 1, L_0x55a15de83970, C4<0>, C4<0>, C4<0>;
v0x55a15d84cc60_0 .net "clk", 0 0, L_0x55a15de83ef0;  1 drivers
v0x55a15d84cd20_0 .net "d", 0 0, L_0x55a15de83970;  alias, 1 drivers
v0x55a15d84cdf0_0 .net "q", 0 0, L_0x55a15de83c90;  alias, 1 drivers
v0x55a15d84cf10_0 .net "q_bar", 0 0, L_0x55a15de83d20;  1 drivers
S_0x55a15d84bd60 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d84bad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de83a80 .functor AND 1, L_0x55a15de83ef0, L_0x55a15de83970, C4<1>, C4<1>;
L_0x55a15de83bb0 .functor AND 1, L_0x55a15de83ef0, L_0x55a15de83e40, C4<1>, C4<1>;
v0x55a15d84c670_0 .net "a", 0 0, L_0x55a15de83a80;  1 drivers
v0x55a15d84c730_0 .net "b", 0 0, L_0x55a15de83bb0;  1 drivers
v0x55a15d84c800_0 .net "en", 0 0, L_0x55a15de83ef0;  alias, 1 drivers
v0x55a15d84c8d0_0 .net "q", 0 0, L_0x55a15de83c90;  alias, 1 drivers
v0x55a15d84c9a0_0 .net "q_bar", 0 0, L_0x55a15de83d20;  alias, 1 drivers
v0x55a15d84ca90_0 .net "r", 0 0, L_0x55a15de83e40;  1 drivers
v0x55a15d84cb30_0 .net "s", 0 0, L_0x55a15de83970;  alias, 1 drivers
S_0x55a15d84c000 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d84bd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de83c90 .functor NOR 1, L_0x55a15de83bb0, L_0x55a15de83d20, C4<0>, C4<0>;
L_0x55a15de83d20 .functor NOR 1, L_0x55a15de83a80, L_0x55a15de83c90, C4<0>, C4<0>;
v0x55a15d84c290_0 .net "q", 0 0, L_0x55a15de83c90;  alias, 1 drivers
v0x55a15d84c370_0 .net "q_bar", 0 0, L_0x55a15de83d20;  alias, 1 drivers
v0x55a15d84c430_0 .net "r", 0 0, L_0x55a15de83bb0;  alias, 1 drivers
v0x55a15d84c500_0 .net "s", 0 0, L_0x55a15de83a80;  alias, 1 drivers
S_0x55a15d84d020 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d84b840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de84500 .functor NOT 1, L_0x55a15de83c90, C4<0>, C4<0>, C4<0>;
v0x55a15d84e900_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d84e9c0_0 .net "d", 0 0, L_0x55a15de83c90;  alias, 1 drivers
v0x55a15d84ea80_0 .net "q", 0 0, L_0x55a15de842d0;  alias, 1 drivers
v0x55a15d84eb20_0 .net "q_bar", 0 0, L_0x55a15de84360;  alias, 1 drivers
S_0x55a15d84d280 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d84d020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de84030 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de83c90, C4<1>, C4<1>;
L_0x55a15de841f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de84500, C4<1>, C4<1>;
v0x55a15d84db40_0 .net "a", 0 0, L_0x55a15de84030;  1 drivers
v0x55a15d84dc00_0 .net "b", 0 0, L_0x55a15de841f0;  1 drivers
v0x55a15d84dcd0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d84e5b0_0 .net "q", 0 0, L_0x55a15de842d0;  alias, 1 drivers
v0x55a15d84e680_0 .net "q_bar", 0 0, L_0x55a15de84360;  alias, 1 drivers
v0x55a15d84e770_0 .net "r", 0 0, L_0x55a15de84500;  1 drivers
v0x55a15d84e810_0 .net "s", 0 0, L_0x55a15de83c90;  alias, 1 drivers
S_0x55a15d84d4d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d84d280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de842d0 .functor NOR 1, L_0x55a15de841f0, L_0x55a15de84360, C4<0>, C4<0>;
L_0x55a15de84360 .functor NOR 1, L_0x55a15de84030, L_0x55a15de842d0, C4<0>, C4<0>;
v0x55a15d84d760_0 .net "q", 0 0, L_0x55a15de842d0;  alias, 1 drivers
v0x55a15d84d840_0 .net "q_bar", 0 0, L_0x55a15de84360;  alias, 1 drivers
v0x55a15d84d900_0 .net "r", 0 0, L_0x55a15de841f0;  alias, 1 drivers
v0x55a15d84d9d0_0 .net "s", 0 0, L_0x55a15de84030;  alias, 1 drivers
S_0x55a15d84f090 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d84b4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de83790 .functor AND 1, L_0x55a15de83820, L_0x55a15de842d0, C4<1>, C4<1>;
L_0x55a15de83820 .functor NOT 1, L_0x55a15de83690, C4<0>, C4<0>, C4<0>;
L_0x55a15de838e0 .functor AND 1, L_0x55a15de83690, L_0x55a15de92a70, C4<1>, C4<1>;
L_0x55a15de83970 .functor OR 1, L_0x55a15de838e0, L_0x55a15de83790, C4<0>, C4<0>;
v0x55a15d84f2f0_0 .net *"_s1", 0 0, L_0x55a15de83820;  1 drivers
v0x55a15d84f3d0_0 .net "in0", 0 0, L_0x55a15de842d0;  alias, 1 drivers
v0x55a15d84f520_0 .net "in1", 0 0, L_0x55a15de92a70;  alias, 1 drivers
v0x55a15d84f5c0_0 .net "out", 0 0, L_0x55a15de83970;  alias, 1 drivers
v0x55a15d84f660_0 .net "s0", 0 0, L_0x55a15de83690;  alias, 1 drivers
v0x55a15d84f700_0 .net "w0", 0 0, L_0x55a15de83790;  1 drivers
v0x55a15d84f7c0_0 .net "w1", 0 0, L_0x55a15de838e0;  1 drivers
S_0x55a15d84fe80 .scope module, "obc[17]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de845b0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d853a30_0 .net "a", 0 0, L_0x55a15de84890;  1 drivers
v0x55a15d853b80_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d853c40_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d853ce0_0 .net "in", 0 0, L_0x55a15de92bb0;  1 drivers
v0x55a15d853d80_0 .net "out", 0 0, L_0x55a15de851f0;  1 drivers
v0x55a15d853e20_0 .net "rw", 0 0, L_0x55a15de845b0;  1 drivers
v0x55a15d853ec0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8500f0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d84fe80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de84e10 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d852d80_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d852e40_0 .net "d", 0 0, L_0x55a15de84890;  alias, 1 drivers
v0x55a15d852f50_0 .net "q", 0 0, L_0x55a15de851f0;  alias, 1 drivers
v0x55a15d852ff0_0 .net "q0", 0 0, L_0x55a15de84bb0;  1 drivers
v0x55a15d853090_0 .net "q_bar", 0 0, L_0x55a15de85280;  1 drivers
S_0x55a15d850380 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8500f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de84d60 .functor NOT 1, L_0x55a15de84890, C4<0>, C4<0>, C4<0>;
v0x55a15d851510_0 .net "clk", 0 0, L_0x55a15de84e10;  1 drivers
v0x55a15d8515d0_0 .net "d", 0 0, L_0x55a15de84890;  alias, 1 drivers
v0x55a15d8516a0_0 .net "q", 0 0, L_0x55a15de84bb0;  alias, 1 drivers
v0x55a15d8517c0_0 .net "q_bar", 0 0, L_0x55a15de84c40;  1 drivers
S_0x55a15d850610 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d850380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de849a0 .functor AND 1, L_0x55a15de84e10, L_0x55a15de84890, C4<1>, C4<1>;
L_0x55a15de84ad0 .functor AND 1, L_0x55a15de84e10, L_0x55a15de84d60, C4<1>, C4<1>;
v0x55a15d850f20_0 .net "a", 0 0, L_0x55a15de849a0;  1 drivers
v0x55a15d850fe0_0 .net "b", 0 0, L_0x55a15de84ad0;  1 drivers
v0x55a15d8510b0_0 .net "en", 0 0, L_0x55a15de84e10;  alias, 1 drivers
v0x55a15d851180_0 .net "q", 0 0, L_0x55a15de84bb0;  alias, 1 drivers
v0x55a15d851250_0 .net "q_bar", 0 0, L_0x55a15de84c40;  alias, 1 drivers
v0x55a15d851340_0 .net "r", 0 0, L_0x55a15de84d60;  1 drivers
v0x55a15d8513e0_0 .net "s", 0 0, L_0x55a15de84890;  alias, 1 drivers
S_0x55a15d8508b0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d850610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de84bb0 .functor NOR 1, L_0x55a15de84ad0, L_0x55a15de84c40, C4<0>, C4<0>;
L_0x55a15de84c40 .functor NOR 1, L_0x55a15de849a0, L_0x55a15de84bb0, C4<0>, C4<0>;
v0x55a15d850b40_0 .net "q", 0 0, L_0x55a15de84bb0;  alias, 1 drivers
v0x55a15d850c20_0 .net "q_bar", 0 0, L_0x55a15de84c40;  alias, 1 drivers
v0x55a15d850ce0_0 .net "r", 0 0, L_0x55a15de84ad0;  alias, 1 drivers
v0x55a15d850db0_0 .net "s", 0 0, L_0x55a15de849a0;  alias, 1 drivers
S_0x55a15d8518d0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8500f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de85420 .functor NOT 1, L_0x55a15de84bb0, C4<0>, C4<0>, C4<0>;
v0x55a15d8529a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d852a60_0 .net "d", 0 0, L_0x55a15de84bb0;  alias, 1 drivers
v0x55a15d852bb0_0 .net "q", 0 0, L_0x55a15de851f0;  alias, 1 drivers
v0x55a15d852c50_0 .net "q_bar", 0 0, L_0x55a15de85280;  alias, 1 drivers
S_0x55a15d851b30 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8518d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de84f50 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de84bb0, C4<1>, C4<1>;
L_0x55a15de85110 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de85420, C4<1>, C4<1>;
v0x55a15d8523f0_0 .net "a", 0 0, L_0x55a15de84f50;  1 drivers
v0x55a15d8524b0_0 .net "b", 0 0, L_0x55a15de85110;  1 drivers
v0x55a15d852580_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d852650_0 .net "q", 0 0, L_0x55a15de851f0;  alias, 1 drivers
v0x55a15d852720_0 .net "q_bar", 0 0, L_0x55a15de85280;  alias, 1 drivers
v0x55a15d852810_0 .net "r", 0 0, L_0x55a15de85420;  1 drivers
v0x55a15d8528b0_0 .net "s", 0 0, L_0x55a15de84bb0;  alias, 1 drivers
S_0x55a15d851d80 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d851b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de851f0 .functor NOR 1, L_0x55a15de85110, L_0x55a15de85280, C4<0>, C4<0>;
L_0x55a15de85280 .functor NOR 1, L_0x55a15de84f50, L_0x55a15de851f0, C4<0>, C4<0>;
v0x55a15d852010_0 .net "q", 0 0, L_0x55a15de851f0;  alias, 1 drivers
v0x55a15d8520f0_0 .net "q_bar", 0 0, L_0x55a15de85280;  alias, 1 drivers
v0x55a15d8521b0_0 .net "r", 0 0, L_0x55a15de85110;  alias, 1 drivers
v0x55a15d852280_0 .net "s", 0 0, L_0x55a15de84f50;  alias, 1 drivers
S_0x55a15d8531c0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d84fe80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de846b0 .functor AND 1, L_0x55a15de84740, L_0x55a15de851f0, C4<1>, C4<1>;
L_0x55a15de84740 .functor NOT 1, L_0x55a15de845b0, C4<0>, C4<0>, C4<0>;
L_0x55a15de84800 .functor AND 1, L_0x55a15de845b0, L_0x55a15de92bb0, C4<1>, C4<1>;
L_0x55a15de84890 .functor OR 1, L_0x55a15de84800, L_0x55a15de846b0, C4<0>, C4<0>;
v0x55a15d853420_0 .net *"_s1", 0 0, L_0x55a15de84740;  1 drivers
v0x55a15d853500_0 .net "in0", 0 0, L_0x55a15de851f0;  alias, 1 drivers
v0x55a15d853650_0 .net "in1", 0 0, L_0x55a15de92bb0;  alias, 1 drivers
v0x55a15d8536f0_0 .net "out", 0 0, L_0x55a15de84890;  alias, 1 drivers
v0x55a15d853790_0 .net "s0", 0 0, L_0x55a15de845b0;  alias, 1 drivers
v0x55a15d853830_0 .net "w0", 0 0, L_0x55a15de846b0;  1 drivers
v0x55a15d8538f0_0 .net "w1", 0 0, L_0x55a15de84800;  1 drivers
S_0x55a15d853fb0 .scope module, "obc[18]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de854d0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d857b60_0 .net "a", 0 0, L_0x55a15de857b0;  1 drivers
v0x55a15d857cb0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d857d70_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d857e10_0 .net "in", 0 0, L_0x55a15de92c50;  1 drivers
v0x55a15d857eb0_0 .net "out", 0 0, L_0x55a15de86110;  1 drivers
v0x55a15d857f50_0 .net "rw", 0 0, L_0x55a15de854d0;  1 drivers
v0x55a15d857ff0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d854220 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d853fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de85d30 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d856eb0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d856f70_0 .net "d", 0 0, L_0x55a15de857b0;  alias, 1 drivers
v0x55a15d857080_0 .net "q", 0 0, L_0x55a15de86110;  alias, 1 drivers
v0x55a15d857120_0 .net "q0", 0 0, L_0x55a15de85ad0;  1 drivers
v0x55a15d8571c0_0 .net "q_bar", 0 0, L_0x55a15de861a0;  1 drivers
S_0x55a15d8544b0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d854220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de85c80 .functor NOT 1, L_0x55a15de857b0, C4<0>, C4<0>, C4<0>;
v0x55a15d855640_0 .net "clk", 0 0, L_0x55a15de85d30;  1 drivers
v0x55a15d855700_0 .net "d", 0 0, L_0x55a15de857b0;  alias, 1 drivers
v0x55a15d8557d0_0 .net "q", 0 0, L_0x55a15de85ad0;  alias, 1 drivers
v0x55a15d8558f0_0 .net "q_bar", 0 0, L_0x55a15de85b60;  1 drivers
S_0x55a15d854740 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8544b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de858c0 .functor AND 1, L_0x55a15de85d30, L_0x55a15de857b0, C4<1>, C4<1>;
L_0x55a15de859f0 .functor AND 1, L_0x55a15de85d30, L_0x55a15de85c80, C4<1>, C4<1>;
v0x55a15d855050_0 .net "a", 0 0, L_0x55a15de858c0;  1 drivers
v0x55a15d855110_0 .net "b", 0 0, L_0x55a15de859f0;  1 drivers
v0x55a15d8551e0_0 .net "en", 0 0, L_0x55a15de85d30;  alias, 1 drivers
v0x55a15d8552b0_0 .net "q", 0 0, L_0x55a15de85ad0;  alias, 1 drivers
v0x55a15d855380_0 .net "q_bar", 0 0, L_0x55a15de85b60;  alias, 1 drivers
v0x55a15d855470_0 .net "r", 0 0, L_0x55a15de85c80;  1 drivers
v0x55a15d855510_0 .net "s", 0 0, L_0x55a15de857b0;  alias, 1 drivers
S_0x55a15d8549e0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d854740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de85ad0 .functor NOR 1, L_0x55a15de859f0, L_0x55a15de85b60, C4<0>, C4<0>;
L_0x55a15de85b60 .functor NOR 1, L_0x55a15de858c0, L_0x55a15de85ad0, C4<0>, C4<0>;
v0x55a15d854c70_0 .net "q", 0 0, L_0x55a15de85ad0;  alias, 1 drivers
v0x55a15d854d50_0 .net "q_bar", 0 0, L_0x55a15de85b60;  alias, 1 drivers
v0x55a15d854e10_0 .net "r", 0 0, L_0x55a15de859f0;  alias, 1 drivers
v0x55a15d854ee0_0 .net "s", 0 0, L_0x55a15de858c0;  alias, 1 drivers
S_0x55a15d855a00 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d854220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de86340 .functor NOT 1, L_0x55a15de85ad0, C4<0>, C4<0>, C4<0>;
v0x55a15d856ad0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d856b90_0 .net "d", 0 0, L_0x55a15de85ad0;  alias, 1 drivers
v0x55a15d856ce0_0 .net "q", 0 0, L_0x55a15de86110;  alias, 1 drivers
v0x55a15d856d80_0 .net "q_bar", 0 0, L_0x55a15de861a0;  alias, 1 drivers
S_0x55a15d855c60 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d855a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de85e70 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de85ad0, C4<1>, C4<1>;
L_0x55a15de86030 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de86340, C4<1>, C4<1>;
v0x55a15d856520_0 .net "a", 0 0, L_0x55a15de85e70;  1 drivers
v0x55a15d8565e0_0 .net "b", 0 0, L_0x55a15de86030;  1 drivers
v0x55a15d8566b0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d856780_0 .net "q", 0 0, L_0x55a15de86110;  alias, 1 drivers
v0x55a15d856850_0 .net "q_bar", 0 0, L_0x55a15de861a0;  alias, 1 drivers
v0x55a15d856940_0 .net "r", 0 0, L_0x55a15de86340;  1 drivers
v0x55a15d8569e0_0 .net "s", 0 0, L_0x55a15de85ad0;  alias, 1 drivers
S_0x55a15d855eb0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d855c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de86110 .functor NOR 1, L_0x55a15de86030, L_0x55a15de861a0, C4<0>, C4<0>;
L_0x55a15de861a0 .functor NOR 1, L_0x55a15de85e70, L_0x55a15de86110, C4<0>, C4<0>;
v0x55a15d856140_0 .net "q", 0 0, L_0x55a15de86110;  alias, 1 drivers
v0x55a15d856220_0 .net "q_bar", 0 0, L_0x55a15de861a0;  alias, 1 drivers
v0x55a15d8562e0_0 .net "r", 0 0, L_0x55a15de86030;  alias, 1 drivers
v0x55a15d8563b0_0 .net "s", 0 0, L_0x55a15de85e70;  alias, 1 drivers
S_0x55a15d8572f0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d853fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de855d0 .functor AND 1, L_0x55a15de85660, L_0x55a15de86110, C4<1>, C4<1>;
L_0x55a15de85660 .functor NOT 1, L_0x55a15de854d0, C4<0>, C4<0>, C4<0>;
L_0x55a15de85720 .functor AND 1, L_0x55a15de854d0, L_0x55a15de92c50, C4<1>, C4<1>;
L_0x55a15de857b0 .functor OR 1, L_0x55a15de85720, L_0x55a15de855d0, C4<0>, C4<0>;
v0x55a15d857550_0 .net *"_s1", 0 0, L_0x55a15de85660;  1 drivers
v0x55a15d857630_0 .net "in0", 0 0, L_0x55a15de86110;  alias, 1 drivers
v0x55a15d857780_0 .net "in1", 0 0, L_0x55a15de92c50;  alias, 1 drivers
v0x55a15d857820_0 .net "out", 0 0, L_0x55a15de857b0;  alias, 1 drivers
v0x55a15d8578c0_0 .net "s0", 0 0, L_0x55a15de854d0;  alias, 1 drivers
v0x55a15d857960_0 .net "w0", 0 0, L_0x55a15de855d0;  1 drivers
v0x55a15d857a20_0 .net "w1", 0 0, L_0x55a15de85720;  1 drivers
S_0x55a15d8580e0 .scope module, "obc[19]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de863f0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d85bc90_0 .net "a", 0 0, L_0x55a15de866d0;  1 drivers
v0x55a15d85bde0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d85bea0_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d85bf40_0 .net "in", 0 0, L_0x55a15de92b10;  1 drivers
v0x55a15d85bfe0_0 .net "out", 0 0, L_0x55a15de87030;  1 drivers
v0x55a15d85c080_0 .net "rw", 0 0, L_0x55a15de863f0;  1 drivers
v0x55a15d85c120_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d858350 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8580e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de86c50 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d85afe0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d85b0a0_0 .net "d", 0 0, L_0x55a15de866d0;  alias, 1 drivers
v0x55a15d85b1b0_0 .net "q", 0 0, L_0x55a15de87030;  alias, 1 drivers
v0x55a15d85b250_0 .net "q0", 0 0, L_0x55a15de869f0;  1 drivers
v0x55a15d85b2f0_0 .net "q_bar", 0 0, L_0x55a15de870c0;  1 drivers
S_0x55a15d8585e0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d858350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de86ba0 .functor NOT 1, L_0x55a15de866d0, C4<0>, C4<0>, C4<0>;
v0x55a15d859770_0 .net "clk", 0 0, L_0x55a15de86c50;  1 drivers
v0x55a15d859830_0 .net "d", 0 0, L_0x55a15de866d0;  alias, 1 drivers
v0x55a15d859900_0 .net "q", 0 0, L_0x55a15de869f0;  alias, 1 drivers
v0x55a15d859a20_0 .net "q_bar", 0 0, L_0x55a15de86a80;  1 drivers
S_0x55a15d858870 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8585e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de867e0 .functor AND 1, L_0x55a15de86c50, L_0x55a15de866d0, C4<1>, C4<1>;
L_0x55a15de86910 .functor AND 1, L_0x55a15de86c50, L_0x55a15de86ba0, C4<1>, C4<1>;
v0x55a15d859180_0 .net "a", 0 0, L_0x55a15de867e0;  1 drivers
v0x55a15d859240_0 .net "b", 0 0, L_0x55a15de86910;  1 drivers
v0x55a15d859310_0 .net "en", 0 0, L_0x55a15de86c50;  alias, 1 drivers
v0x55a15d8593e0_0 .net "q", 0 0, L_0x55a15de869f0;  alias, 1 drivers
v0x55a15d8594b0_0 .net "q_bar", 0 0, L_0x55a15de86a80;  alias, 1 drivers
v0x55a15d8595a0_0 .net "r", 0 0, L_0x55a15de86ba0;  1 drivers
v0x55a15d859640_0 .net "s", 0 0, L_0x55a15de866d0;  alias, 1 drivers
S_0x55a15d858b10 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d858870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de869f0 .functor NOR 1, L_0x55a15de86910, L_0x55a15de86a80, C4<0>, C4<0>;
L_0x55a15de86a80 .functor NOR 1, L_0x55a15de867e0, L_0x55a15de869f0, C4<0>, C4<0>;
v0x55a15d858da0_0 .net "q", 0 0, L_0x55a15de869f0;  alias, 1 drivers
v0x55a15d858e80_0 .net "q_bar", 0 0, L_0x55a15de86a80;  alias, 1 drivers
v0x55a15d858f40_0 .net "r", 0 0, L_0x55a15de86910;  alias, 1 drivers
v0x55a15d859010_0 .net "s", 0 0, L_0x55a15de867e0;  alias, 1 drivers
S_0x55a15d859b30 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d858350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de87260 .functor NOT 1, L_0x55a15de869f0, C4<0>, C4<0>, C4<0>;
v0x55a15d85ac00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d85acc0_0 .net "d", 0 0, L_0x55a15de869f0;  alias, 1 drivers
v0x55a15d85ae10_0 .net "q", 0 0, L_0x55a15de87030;  alias, 1 drivers
v0x55a15d85aeb0_0 .net "q_bar", 0 0, L_0x55a15de870c0;  alias, 1 drivers
S_0x55a15d859d90 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d859b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de86d90 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de869f0, C4<1>, C4<1>;
L_0x55a15de86f50 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de87260, C4<1>, C4<1>;
v0x55a15d85a650_0 .net "a", 0 0, L_0x55a15de86d90;  1 drivers
v0x55a15d85a710_0 .net "b", 0 0, L_0x55a15de86f50;  1 drivers
v0x55a15d85a7e0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d85a8b0_0 .net "q", 0 0, L_0x55a15de87030;  alias, 1 drivers
v0x55a15d85a980_0 .net "q_bar", 0 0, L_0x55a15de870c0;  alias, 1 drivers
v0x55a15d85aa70_0 .net "r", 0 0, L_0x55a15de87260;  1 drivers
v0x55a15d85ab10_0 .net "s", 0 0, L_0x55a15de869f0;  alias, 1 drivers
S_0x55a15d859fe0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d859d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de87030 .functor NOR 1, L_0x55a15de86f50, L_0x55a15de870c0, C4<0>, C4<0>;
L_0x55a15de870c0 .functor NOR 1, L_0x55a15de86d90, L_0x55a15de87030, C4<0>, C4<0>;
v0x55a15d85a270_0 .net "q", 0 0, L_0x55a15de87030;  alias, 1 drivers
v0x55a15d85a350_0 .net "q_bar", 0 0, L_0x55a15de870c0;  alias, 1 drivers
v0x55a15d85a410_0 .net "r", 0 0, L_0x55a15de86f50;  alias, 1 drivers
v0x55a15d85a4e0_0 .net "s", 0 0, L_0x55a15de86d90;  alias, 1 drivers
S_0x55a15d85b420 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8580e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de864f0 .functor AND 1, L_0x55a15de86580, L_0x55a15de87030, C4<1>, C4<1>;
L_0x55a15de86580 .functor NOT 1, L_0x55a15de863f0, C4<0>, C4<0>, C4<0>;
L_0x55a15de86640 .functor AND 1, L_0x55a15de863f0, L_0x55a15de92b10, C4<1>, C4<1>;
L_0x55a15de866d0 .functor OR 1, L_0x55a15de86640, L_0x55a15de864f0, C4<0>, C4<0>;
v0x55a15d85b680_0 .net *"_s1", 0 0, L_0x55a15de86580;  1 drivers
v0x55a15d85b760_0 .net "in0", 0 0, L_0x55a15de87030;  alias, 1 drivers
v0x55a15d85b8b0_0 .net "in1", 0 0, L_0x55a15de92b10;  alias, 1 drivers
v0x55a15d85b950_0 .net "out", 0 0, L_0x55a15de866d0;  alias, 1 drivers
v0x55a15d85b9f0_0 .net "s0", 0 0, L_0x55a15de863f0;  alias, 1 drivers
v0x55a15d85ba90_0 .net "w0", 0 0, L_0x55a15de864f0;  1 drivers
v0x55a15d85bb50_0 .net "w1", 0 0, L_0x55a15de86640;  1 drivers
S_0x55a15d85c210 .scope module, "obc[20]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de87310 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d85fdc0_0 .net "a", 0 0, L_0x55a15de875f0;  1 drivers
v0x55a15d85ff10_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d85ffd0_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d860070_0 .net "in", 0 0, L_0x55a15de92da0;  1 drivers
v0x55a15d860110_0 .net "out", 0 0, L_0x55a15de87f50;  1 drivers
v0x55a15d8601b0_0 .net "rw", 0 0, L_0x55a15de87310;  1 drivers
v0x55a15d860250_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d85c480 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d85c210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de87b70 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d85f110_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d85f1d0_0 .net "d", 0 0, L_0x55a15de875f0;  alias, 1 drivers
v0x55a15d85f2e0_0 .net "q", 0 0, L_0x55a15de87f50;  alias, 1 drivers
v0x55a15d85f380_0 .net "q0", 0 0, L_0x55a15de87910;  1 drivers
v0x55a15d85f420_0 .net "q_bar", 0 0, L_0x55a15de87fe0;  1 drivers
S_0x55a15d85c710 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d85c480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de87ac0 .functor NOT 1, L_0x55a15de875f0, C4<0>, C4<0>, C4<0>;
v0x55a15d85d8a0_0 .net "clk", 0 0, L_0x55a15de87b70;  1 drivers
v0x55a15d85d960_0 .net "d", 0 0, L_0x55a15de875f0;  alias, 1 drivers
v0x55a15d85da30_0 .net "q", 0 0, L_0x55a15de87910;  alias, 1 drivers
v0x55a15d85db50_0 .net "q_bar", 0 0, L_0x55a15de879a0;  1 drivers
S_0x55a15d85c9a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d85c710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de87700 .functor AND 1, L_0x55a15de87b70, L_0x55a15de875f0, C4<1>, C4<1>;
L_0x55a15de87830 .functor AND 1, L_0x55a15de87b70, L_0x55a15de87ac0, C4<1>, C4<1>;
v0x55a15d85d2b0_0 .net "a", 0 0, L_0x55a15de87700;  1 drivers
v0x55a15d85d370_0 .net "b", 0 0, L_0x55a15de87830;  1 drivers
v0x55a15d85d440_0 .net "en", 0 0, L_0x55a15de87b70;  alias, 1 drivers
v0x55a15d85d510_0 .net "q", 0 0, L_0x55a15de87910;  alias, 1 drivers
v0x55a15d85d5e0_0 .net "q_bar", 0 0, L_0x55a15de879a0;  alias, 1 drivers
v0x55a15d85d6d0_0 .net "r", 0 0, L_0x55a15de87ac0;  1 drivers
v0x55a15d85d770_0 .net "s", 0 0, L_0x55a15de875f0;  alias, 1 drivers
S_0x55a15d85cc40 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d85c9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de87910 .functor NOR 1, L_0x55a15de87830, L_0x55a15de879a0, C4<0>, C4<0>;
L_0x55a15de879a0 .functor NOR 1, L_0x55a15de87700, L_0x55a15de87910, C4<0>, C4<0>;
v0x55a15d85ced0_0 .net "q", 0 0, L_0x55a15de87910;  alias, 1 drivers
v0x55a15d85cfb0_0 .net "q_bar", 0 0, L_0x55a15de879a0;  alias, 1 drivers
v0x55a15d85d070_0 .net "r", 0 0, L_0x55a15de87830;  alias, 1 drivers
v0x55a15d85d140_0 .net "s", 0 0, L_0x55a15de87700;  alias, 1 drivers
S_0x55a15d85dc60 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d85c480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de88180 .functor NOT 1, L_0x55a15de87910, C4<0>, C4<0>, C4<0>;
v0x55a15d85ed30_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d85edf0_0 .net "d", 0 0, L_0x55a15de87910;  alias, 1 drivers
v0x55a15d85ef40_0 .net "q", 0 0, L_0x55a15de87f50;  alias, 1 drivers
v0x55a15d85efe0_0 .net "q_bar", 0 0, L_0x55a15de87fe0;  alias, 1 drivers
S_0x55a15d85dec0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d85dc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de87cb0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de87910, C4<1>, C4<1>;
L_0x55a15de87e70 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de88180, C4<1>, C4<1>;
v0x55a15d85e780_0 .net "a", 0 0, L_0x55a15de87cb0;  1 drivers
v0x55a15d85e840_0 .net "b", 0 0, L_0x55a15de87e70;  1 drivers
v0x55a15d85e910_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d85e9e0_0 .net "q", 0 0, L_0x55a15de87f50;  alias, 1 drivers
v0x55a15d85eab0_0 .net "q_bar", 0 0, L_0x55a15de87fe0;  alias, 1 drivers
v0x55a15d85eba0_0 .net "r", 0 0, L_0x55a15de88180;  1 drivers
v0x55a15d85ec40_0 .net "s", 0 0, L_0x55a15de87910;  alias, 1 drivers
S_0x55a15d85e110 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d85dec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de87f50 .functor NOR 1, L_0x55a15de87e70, L_0x55a15de87fe0, C4<0>, C4<0>;
L_0x55a15de87fe0 .functor NOR 1, L_0x55a15de87cb0, L_0x55a15de87f50, C4<0>, C4<0>;
v0x55a15d85e3a0_0 .net "q", 0 0, L_0x55a15de87f50;  alias, 1 drivers
v0x55a15d85e480_0 .net "q_bar", 0 0, L_0x55a15de87fe0;  alias, 1 drivers
v0x55a15d85e540_0 .net "r", 0 0, L_0x55a15de87e70;  alias, 1 drivers
v0x55a15d85e610_0 .net "s", 0 0, L_0x55a15de87cb0;  alias, 1 drivers
S_0x55a15d85f550 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d85c210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de87410 .functor AND 1, L_0x55a15de874a0, L_0x55a15de87f50, C4<1>, C4<1>;
L_0x55a15de874a0 .functor NOT 1, L_0x55a15de87310, C4<0>, C4<0>, C4<0>;
L_0x55a15de87560 .functor AND 1, L_0x55a15de87310, L_0x55a15de92da0, C4<1>, C4<1>;
L_0x55a15de875f0 .functor OR 1, L_0x55a15de87560, L_0x55a15de87410, C4<0>, C4<0>;
v0x55a15d85f7b0_0 .net *"_s1", 0 0, L_0x55a15de874a0;  1 drivers
v0x55a15d85f890_0 .net "in0", 0 0, L_0x55a15de87f50;  alias, 1 drivers
v0x55a15d85f9e0_0 .net "in1", 0 0, L_0x55a15de92da0;  alias, 1 drivers
v0x55a15d85fa80_0 .net "out", 0 0, L_0x55a15de875f0;  alias, 1 drivers
v0x55a15d85fb20_0 .net "s0", 0 0, L_0x55a15de87310;  alias, 1 drivers
v0x55a15d85fbc0_0 .net "w0", 0 0, L_0x55a15de87410;  1 drivers
v0x55a15d85fc80_0 .net "w1", 0 0, L_0x55a15de87560;  1 drivers
S_0x55a15d860340 .scope module, "obc[21]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de88230 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d863ef0_0 .net "a", 0 0, L_0x55a15de88510;  1 drivers
v0x55a15d864040_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d864100_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d8641a0_0 .net "in", 0 0, L_0x55a15de92cf0;  1 drivers
v0x55a15d864240_0 .net "out", 0 0, L_0x55a15de88e70;  1 drivers
v0x55a15d8642e0_0 .net "rw", 0 0, L_0x55a15de88230;  1 drivers
v0x55a15d864380_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8605b0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d860340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de88a90 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d863240_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d863300_0 .net "d", 0 0, L_0x55a15de88510;  alias, 1 drivers
v0x55a15d863410_0 .net "q", 0 0, L_0x55a15de88e70;  alias, 1 drivers
v0x55a15d8634b0_0 .net "q0", 0 0, L_0x55a15de88830;  1 drivers
v0x55a15d863550_0 .net "q_bar", 0 0, L_0x55a15de88f00;  1 drivers
S_0x55a15d860840 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8605b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de889e0 .functor NOT 1, L_0x55a15de88510, C4<0>, C4<0>, C4<0>;
v0x55a15d8619d0_0 .net "clk", 0 0, L_0x55a15de88a90;  1 drivers
v0x55a15d861a90_0 .net "d", 0 0, L_0x55a15de88510;  alias, 1 drivers
v0x55a15d861b60_0 .net "q", 0 0, L_0x55a15de88830;  alias, 1 drivers
v0x55a15d861c80_0 .net "q_bar", 0 0, L_0x55a15de888c0;  1 drivers
S_0x55a15d860ad0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d860840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de88620 .functor AND 1, L_0x55a15de88a90, L_0x55a15de88510, C4<1>, C4<1>;
L_0x55a15de88750 .functor AND 1, L_0x55a15de88a90, L_0x55a15de889e0, C4<1>, C4<1>;
v0x55a15d8613e0_0 .net "a", 0 0, L_0x55a15de88620;  1 drivers
v0x55a15d8614a0_0 .net "b", 0 0, L_0x55a15de88750;  1 drivers
v0x55a15d861570_0 .net "en", 0 0, L_0x55a15de88a90;  alias, 1 drivers
v0x55a15d861640_0 .net "q", 0 0, L_0x55a15de88830;  alias, 1 drivers
v0x55a15d861710_0 .net "q_bar", 0 0, L_0x55a15de888c0;  alias, 1 drivers
v0x55a15d861800_0 .net "r", 0 0, L_0x55a15de889e0;  1 drivers
v0x55a15d8618a0_0 .net "s", 0 0, L_0x55a15de88510;  alias, 1 drivers
S_0x55a15d860d70 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d860ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de88830 .functor NOR 1, L_0x55a15de88750, L_0x55a15de888c0, C4<0>, C4<0>;
L_0x55a15de888c0 .functor NOR 1, L_0x55a15de88620, L_0x55a15de88830, C4<0>, C4<0>;
v0x55a15d861000_0 .net "q", 0 0, L_0x55a15de88830;  alias, 1 drivers
v0x55a15d8610e0_0 .net "q_bar", 0 0, L_0x55a15de888c0;  alias, 1 drivers
v0x55a15d8611a0_0 .net "r", 0 0, L_0x55a15de88750;  alias, 1 drivers
v0x55a15d861270_0 .net "s", 0 0, L_0x55a15de88620;  alias, 1 drivers
S_0x55a15d861d90 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8605b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de890a0 .functor NOT 1, L_0x55a15de88830, C4<0>, C4<0>, C4<0>;
v0x55a15d862e60_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d862f20_0 .net "d", 0 0, L_0x55a15de88830;  alias, 1 drivers
v0x55a15d863070_0 .net "q", 0 0, L_0x55a15de88e70;  alias, 1 drivers
v0x55a15d863110_0 .net "q_bar", 0 0, L_0x55a15de88f00;  alias, 1 drivers
S_0x55a15d861ff0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d861d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de88bd0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de88830, C4<1>, C4<1>;
L_0x55a15de88d90 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de890a0, C4<1>, C4<1>;
v0x55a15d8628b0_0 .net "a", 0 0, L_0x55a15de88bd0;  1 drivers
v0x55a15d862970_0 .net "b", 0 0, L_0x55a15de88d90;  1 drivers
v0x55a15d862a40_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d862b10_0 .net "q", 0 0, L_0x55a15de88e70;  alias, 1 drivers
v0x55a15d862be0_0 .net "q_bar", 0 0, L_0x55a15de88f00;  alias, 1 drivers
v0x55a15d862cd0_0 .net "r", 0 0, L_0x55a15de890a0;  1 drivers
v0x55a15d862d70_0 .net "s", 0 0, L_0x55a15de88830;  alias, 1 drivers
S_0x55a15d862240 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d861ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de88e70 .functor NOR 1, L_0x55a15de88d90, L_0x55a15de88f00, C4<0>, C4<0>;
L_0x55a15de88f00 .functor NOR 1, L_0x55a15de88bd0, L_0x55a15de88e70, C4<0>, C4<0>;
v0x55a15d8624d0_0 .net "q", 0 0, L_0x55a15de88e70;  alias, 1 drivers
v0x55a15d8625b0_0 .net "q_bar", 0 0, L_0x55a15de88f00;  alias, 1 drivers
v0x55a15d862670_0 .net "r", 0 0, L_0x55a15de88d90;  alias, 1 drivers
v0x55a15d862740_0 .net "s", 0 0, L_0x55a15de88bd0;  alias, 1 drivers
S_0x55a15d863680 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d860340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de88330 .functor AND 1, L_0x55a15de883c0, L_0x55a15de88e70, C4<1>, C4<1>;
L_0x55a15de883c0 .functor NOT 1, L_0x55a15de88230, C4<0>, C4<0>, C4<0>;
L_0x55a15de88480 .functor AND 1, L_0x55a15de88230, L_0x55a15de92cf0, C4<1>, C4<1>;
L_0x55a15de88510 .functor OR 1, L_0x55a15de88480, L_0x55a15de88330, C4<0>, C4<0>;
v0x55a15d8638e0_0 .net *"_s1", 0 0, L_0x55a15de883c0;  1 drivers
v0x55a15d8639c0_0 .net "in0", 0 0, L_0x55a15de88e70;  alias, 1 drivers
v0x55a15d863b10_0 .net "in1", 0 0, L_0x55a15de92cf0;  alias, 1 drivers
v0x55a15d863bb0_0 .net "out", 0 0, L_0x55a15de88510;  alias, 1 drivers
v0x55a15d863c50_0 .net "s0", 0 0, L_0x55a15de88230;  alias, 1 drivers
v0x55a15d863cf0_0 .net "w0", 0 0, L_0x55a15de88330;  1 drivers
v0x55a15d863db0_0 .net "w1", 0 0, L_0x55a15de88480;  1 drivers
S_0x55a15d864470 .scope module, "obc[22]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de89150 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d868020_0 .net "a", 0 0, L_0x55a15de89430;  1 drivers
v0x55a15d868170_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d868230_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d8682d0_0 .net "in", 0 0, L_0x55a15de92f00;  1 drivers
v0x55a15d868370_0 .net "out", 0 0, L_0x55a15de89d90;  1 drivers
v0x55a15d868410_0 .net "rw", 0 0, L_0x55a15de89150;  1 drivers
v0x55a15d8684b0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8646e0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d864470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de899b0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d867370_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d867430_0 .net "d", 0 0, L_0x55a15de89430;  alias, 1 drivers
v0x55a15d867540_0 .net "q", 0 0, L_0x55a15de89d90;  alias, 1 drivers
v0x55a15d8675e0_0 .net "q0", 0 0, L_0x55a15de89750;  1 drivers
v0x55a15d867680_0 .net "q_bar", 0 0, L_0x55a15de89e20;  1 drivers
S_0x55a15d864970 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8646e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de89900 .functor NOT 1, L_0x55a15de89430, C4<0>, C4<0>, C4<0>;
v0x55a15d865b00_0 .net "clk", 0 0, L_0x55a15de899b0;  1 drivers
v0x55a15d865bc0_0 .net "d", 0 0, L_0x55a15de89430;  alias, 1 drivers
v0x55a15d865c90_0 .net "q", 0 0, L_0x55a15de89750;  alias, 1 drivers
v0x55a15d865db0_0 .net "q_bar", 0 0, L_0x55a15de897e0;  1 drivers
S_0x55a15d864c00 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d864970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de89540 .functor AND 1, L_0x55a15de899b0, L_0x55a15de89430, C4<1>, C4<1>;
L_0x55a15de89670 .functor AND 1, L_0x55a15de899b0, L_0x55a15de89900, C4<1>, C4<1>;
v0x55a15d865510_0 .net "a", 0 0, L_0x55a15de89540;  1 drivers
v0x55a15d8655d0_0 .net "b", 0 0, L_0x55a15de89670;  1 drivers
v0x55a15d8656a0_0 .net "en", 0 0, L_0x55a15de899b0;  alias, 1 drivers
v0x55a15d865770_0 .net "q", 0 0, L_0x55a15de89750;  alias, 1 drivers
v0x55a15d865840_0 .net "q_bar", 0 0, L_0x55a15de897e0;  alias, 1 drivers
v0x55a15d865930_0 .net "r", 0 0, L_0x55a15de89900;  1 drivers
v0x55a15d8659d0_0 .net "s", 0 0, L_0x55a15de89430;  alias, 1 drivers
S_0x55a15d864ea0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d864c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de89750 .functor NOR 1, L_0x55a15de89670, L_0x55a15de897e0, C4<0>, C4<0>;
L_0x55a15de897e0 .functor NOR 1, L_0x55a15de89540, L_0x55a15de89750, C4<0>, C4<0>;
v0x55a15d865130_0 .net "q", 0 0, L_0x55a15de89750;  alias, 1 drivers
v0x55a15d865210_0 .net "q_bar", 0 0, L_0x55a15de897e0;  alias, 1 drivers
v0x55a15d8652d0_0 .net "r", 0 0, L_0x55a15de89670;  alias, 1 drivers
v0x55a15d8653a0_0 .net "s", 0 0, L_0x55a15de89540;  alias, 1 drivers
S_0x55a15d865ec0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8646e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de89fc0 .functor NOT 1, L_0x55a15de89750, C4<0>, C4<0>, C4<0>;
v0x55a15d866f90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d867050_0 .net "d", 0 0, L_0x55a15de89750;  alias, 1 drivers
v0x55a15d8671a0_0 .net "q", 0 0, L_0x55a15de89d90;  alias, 1 drivers
v0x55a15d867240_0 .net "q_bar", 0 0, L_0x55a15de89e20;  alias, 1 drivers
S_0x55a15d866120 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d865ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de89af0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de89750, C4<1>, C4<1>;
L_0x55a15de89cb0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de89fc0, C4<1>, C4<1>;
v0x55a15d8669e0_0 .net "a", 0 0, L_0x55a15de89af0;  1 drivers
v0x55a15d866aa0_0 .net "b", 0 0, L_0x55a15de89cb0;  1 drivers
v0x55a15d866b70_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d866c40_0 .net "q", 0 0, L_0x55a15de89d90;  alias, 1 drivers
v0x55a15d866d10_0 .net "q_bar", 0 0, L_0x55a15de89e20;  alias, 1 drivers
v0x55a15d866e00_0 .net "r", 0 0, L_0x55a15de89fc0;  1 drivers
v0x55a15d866ea0_0 .net "s", 0 0, L_0x55a15de89750;  alias, 1 drivers
S_0x55a15d866370 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d866120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de89d90 .functor NOR 1, L_0x55a15de89cb0, L_0x55a15de89e20, C4<0>, C4<0>;
L_0x55a15de89e20 .functor NOR 1, L_0x55a15de89af0, L_0x55a15de89d90, C4<0>, C4<0>;
v0x55a15d866600_0 .net "q", 0 0, L_0x55a15de89d90;  alias, 1 drivers
v0x55a15d8666e0_0 .net "q_bar", 0 0, L_0x55a15de89e20;  alias, 1 drivers
v0x55a15d8667a0_0 .net "r", 0 0, L_0x55a15de89cb0;  alias, 1 drivers
v0x55a15d866870_0 .net "s", 0 0, L_0x55a15de89af0;  alias, 1 drivers
S_0x55a15d8677b0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d864470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de89250 .functor AND 1, L_0x55a15de892e0, L_0x55a15de89d90, C4<1>, C4<1>;
L_0x55a15de892e0 .functor NOT 1, L_0x55a15de89150, C4<0>, C4<0>, C4<0>;
L_0x55a15de893a0 .functor AND 1, L_0x55a15de89150, L_0x55a15de92f00, C4<1>, C4<1>;
L_0x55a15de89430 .functor OR 1, L_0x55a15de893a0, L_0x55a15de89250, C4<0>, C4<0>;
v0x55a15d867a10_0 .net *"_s1", 0 0, L_0x55a15de892e0;  1 drivers
v0x55a15d867af0_0 .net "in0", 0 0, L_0x55a15de89d90;  alias, 1 drivers
v0x55a15d867c40_0 .net "in1", 0 0, L_0x55a15de92f00;  alias, 1 drivers
v0x55a15d867ce0_0 .net "out", 0 0, L_0x55a15de89430;  alias, 1 drivers
v0x55a15d867d80_0 .net "s0", 0 0, L_0x55a15de89150;  alias, 1 drivers
v0x55a15d867e20_0 .net "w0", 0 0, L_0x55a15de89250;  1 drivers
v0x55a15d867ee0_0 .net "w1", 0 0, L_0x55a15de893a0;  1 drivers
S_0x55a15d8685a0 .scope module, "obc[23]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8a070 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d86c150_0 .net "a", 0 0, L_0x55a15de8a350;  1 drivers
v0x55a15d86c2a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d86c360_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d86c400_0 .net "in", 0 0, L_0x55a15de92e40;  1 drivers
v0x55a15d86c4a0_0 .net "out", 0 0, L_0x55a15de8acb0;  1 drivers
v0x55a15d86c540_0 .net "rw", 0 0, L_0x55a15de8a070;  1 drivers
v0x55a15d86c5e0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d868810 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8685a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de8a8d0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d86b4a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d86b560_0 .net "d", 0 0, L_0x55a15de8a350;  alias, 1 drivers
v0x55a15d86b670_0 .net "q", 0 0, L_0x55a15de8acb0;  alias, 1 drivers
v0x55a15d86b710_0 .net "q0", 0 0, L_0x55a15de8a670;  1 drivers
v0x55a15d86b7b0_0 .net "q_bar", 0 0, L_0x55a15de8ad40;  1 drivers
S_0x55a15d868aa0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d868810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de8a820 .functor NOT 1, L_0x55a15de8a350, C4<0>, C4<0>, C4<0>;
v0x55a15d869c30_0 .net "clk", 0 0, L_0x55a15de8a8d0;  1 drivers
v0x55a15d869cf0_0 .net "d", 0 0, L_0x55a15de8a350;  alias, 1 drivers
v0x55a15d869dc0_0 .net "q", 0 0, L_0x55a15de8a670;  alias, 1 drivers
v0x55a15d869ee0_0 .net "q_bar", 0 0, L_0x55a15de8a700;  1 drivers
S_0x55a15d868d30 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d868aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8a460 .functor AND 1, L_0x55a15de8a8d0, L_0x55a15de8a350, C4<1>, C4<1>;
L_0x55a15de8a590 .functor AND 1, L_0x55a15de8a8d0, L_0x55a15de8a820, C4<1>, C4<1>;
v0x55a15d869640_0 .net "a", 0 0, L_0x55a15de8a460;  1 drivers
v0x55a15d869700_0 .net "b", 0 0, L_0x55a15de8a590;  1 drivers
v0x55a15d8697d0_0 .net "en", 0 0, L_0x55a15de8a8d0;  alias, 1 drivers
v0x55a15d8698a0_0 .net "q", 0 0, L_0x55a15de8a670;  alias, 1 drivers
v0x55a15d869970_0 .net "q_bar", 0 0, L_0x55a15de8a700;  alias, 1 drivers
v0x55a15d869a60_0 .net "r", 0 0, L_0x55a15de8a820;  1 drivers
v0x55a15d869b00_0 .net "s", 0 0, L_0x55a15de8a350;  alias, 1 drivers
S_0x55a15d868fd0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d868d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de8a670 .functor NOR 1, L_0x55a15de8a590, L_0x55a15de8a700, C4<0>, C4<0>;
L_0x55a15de8a700 .functor NOR 1, L_0x55a15de8a460, L_0x55a15de8a670, C4<0>, C4<0>;
v0x55a15d869260_0 .net "q", 0 0, L_0x55a15de8a670;  alias, 1 drivers
v0x55a15d869340_0 .net "q_bar", 0 0, L_0x55a15de8a700;  alias, 1 drivers
v0x55a15d869400_0 .net "r", 0 0, L_0x55a15de8a590;  alias, 1 drivers
v0x55a15d8694d0_0 .net "s", 0 0, L_0x55a15de8a460;  alias, 1 drivers
S_0x55a15d869ff0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d868810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de8aee0 .functor NOT 1, L_0x55a15de8a670, C4<0>, C4<0>, C4<0>;
v0x55a15d86b0c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d86b180_0 .net "d", 0 0, L_0x55a15de8a670;  alias, 1 drivers
v0x55a15d86b2d0_0 .net "q", 0 0, L_0x55a15de8acb0;  alias, 1 drivers
v0x55a15d86b370_0 .net "q_bar", 0 0, L_0x55a15de8ad40;  alias, 1 drivers
S_0x55a15d86a250 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d869ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8aa10 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de8a670, C4<1>, C4<1>;
L_0x55a15de8abd0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de8aee0, C4<1>, C4<1>;
v0x55a15d86ab10_0 .net "a", 0 0, L_0x55a15de8aa10;  1 drivers
v0x55a15d86abd0_0 .net "b", 0 0, L_0x55a15de8abd0;  1 drivers
v0x55a15d86aca0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d86ad70_0 .net "q", 0 0, L_0x55a15de8acb0;  alias, 1 drivers
v0x55a15d86ae40_0 .net "q_bar", 0 0, L_0x55a15de8ad40;  alias, 1 drivers
v0x55a15d86af30_0 .net "r", 0 0, L_0x55a15de8aee0;  1 drivers
v0x55a15d86afd0_0 .net "s", 0 0, L_0x55a15de8a670;  alias, 1 drivers
S_0x55a15d86a4a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d86a250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de8acb0 .functor NOR 1, L_0x55a15de8abd0, L_0x55a15de8ad40, C4<0>, C4<0>;
L_0x55a15de8ad40 .functor NOR 1, L_0x55a15de8aa10, L_0x55a15de8acb0, C4<0>, C4<0>;
v0x55a15d86a730_0 .net "q", 0 0, L_0x55a15de8acb0;  alias, 1 drivers
v0x55a15d86a810_0 .net "q_bar", 0 0, L_0x55a15de8ad40;  alias, 1 drivers
v0x55a15d86a8d0_0 .net "r", 0 0, L_0x55a15de8abd0;  alias, 1 drivers
v0x55a15d86a9a0_0 .net "s", 0 0, L_0x55a15de8aa10;  alias, 1 drivers
S_0x55a15d86b8e0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8685a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de8a170 .functor AND 1, L_0x55a15de8a200, L_0x55a15de8acb0, C4<1>, C4<1>;
L_0x55a15de8a200 .functor NOT 1, L_0x55a15de8a070, C4<0>, C4<0>, C4<0>;
L_0x55a15de8a2c0 .functor AND 1, L_0x55a15de8a070, L_0x55a15de92e40, C4<1>, C4<1>;
L_0x55a15de8a350 .functor OR 1, L_0x55a15de8a2c0, L_0x55a15de8a170, C4<0>, C4<0>;
v0x55a15d86bb40_0 .net *"_s1", 0 0, L_0x55a15de8a200;  1 drivers
v0x55a15d86bc20_0 .net "in0", 0 0, L_0x55a15de8acb0;  alias, 1 drivers
v0x55a15d86bd70_0 .net "in1", 0 0, L_0x55a15de92e40;  alias, 1 drivers
v0x55a15d86be10_0 .net "out", 0 0, L_0x55a15de8a350;  alias, 1 drivers
v0x55a15d86beb0_0 .net "s0", 0 0, L_0x55a15de8a070;  alias, 1 drivers
v0x55a15d86bf50_0 .net "w0", 0 0, L_0x55a15de8a170;  1 drivers
v0x55a15d86c010_0 .net "w1", 0 0, L_0x55a15de8a2c0;  1 drivers
S_0x55a15d86c6d0 .scope module, "obc[24]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de725e0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d870280_0 .net "a", 0 0, L_0x55a15de8b130;  1 drivers
v0x55a15d8703d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d870490_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d870530_0 .net "in", 0 0, L_0x55a15de93070;  1 drivers
v0x55a15d8705d0_0 .net "out", 0 0, L_0x55a15de8b930;  1 drivers
v0x55a15d870670_0 .net "rw", 0 0, L_0x55a15de725e0;  1 drivers
v0x55a15d870710_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d86c940 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d86c6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de8b5f0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d86f5d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d86f690_0 .net "d", 0 0, L_0x55a15de8b130;  alias, 1 drivers
v0x55a15d86f7a0_0 .net "q", 0 0, L_0x55a15de8b930;  alias, 1 drivers
v0x55a15d86f840_0 .net "q0", 0 0, L_0x55a15de8b410;  1 drivers
v0x55a15d86f8e0_0 .net "q_bar", 0 0, L_0x55a15de8b9a0;  1 drivers
S_0x55a15d86cbd0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d86c940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de8b580 .functor NOT 1, L_0x55a15de8b130, C4<0>, C4<0>, C4<0>;
v0x55a15d86dd60_0 .net "clk", 0 0, L_0x55a15de8b5f0;  1 drivers
v0x55a15d86de20_0 .net "d", 0 0, L_0x55a15de8b130;  alias, 1 drivers
v0x55a15d86def0_0 .net "q", 0 0, L_0x55a15de8b410;  alias, 1 drivers
v0x55a15d86e010_0 .net "q_bar", 0 0, L_0x55a15de8b480;  1 drivers
S_0x55a15d86ce60 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d86cbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8b240 .functor AND 1, L_0x55a15de8b5f0, L_0x55a15de8b130, C4<1>, C4<1>;
L_0x55a15de8b350 .functor AND 1, L_0x55a15de8b5f0, L_0x55a15de8b580, C4<1>, C4<1>;
v0x55a15d86d770_0 .net "a", 0 0, L_0x55a15de8b240;  1 drivers
v0x55a15d86d830_0 .net "b", 0 0, L_0x55a15de8b350;  1 drivers
v0x55a15d86d900_0 .net "en", 0 0, L_0x55a15de8b5f0;  alias, 1 drivers
v0x55a15d86d9d0_0 .net "q", 0 0, L_0x55a15de8b410;  alias, 1 drivers
v0x55a15d86daa0_0 .net "q_bar", 0 0, L_0x55a15de8b480;  alias, 1 drivers
v0x55a15d86db90_0 .net "r", 0 0, L_0x55a15de8b580;  1 drivers
v0x55a15d86dc30_0 .net "s", 0 0, L_0x55a15de8b130;  alias, 1 drivers
S_0x55a15d86d100 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d86ce60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de8b410 .functor NOR 1, L_0x55a15de8b350, L_0x55a15de8b480, C4<0>, C4<0>;
L_0x55a15de8b480 .functor NOR 1, L_0x55a15de8b240, L_0x55a15de8b410, C4<0>, C4<0>;
v0x55a15d86d390_0 .net "q", 0 0, L_0x55a15de8b410;  alias, 1 drivers
v0x55a15d86d470_0 .net "q_bar", 0 0, L_0x55a15de8b480;  alias, 1 drivers
v0x55a15d86d530_0 .net "r", 0 0, L_0x55a15de8b350;  alias, 1 drivers
v0x55a15d86d600_0 .net "s", 0 0, L_0x55a15de8b240;  alias, 1 drivers
S_0x55a15d86e120 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d86c940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de8bb20 .functor NOT 1, L_0x55a15de8b410, C4<0>, C4<0>, C4<0>;
v0x55a15d86f1f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d86f2b0_0 .net "d", 0 0, L_0x55a15de8b410;  alias, 1 drivers
v0x55a15d86f400_0 .net "q", 0 0, L_0x55a15de8b930;  alias, 1 drivers
v0x55a15d86f4a0_0 .net "q_bar", 0 0, L_0x55a15de8b9a0;  alias, 1 drivers
S_0x55a15d86e380 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d86e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8b6f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de8b410, C4<1>, C4<1>;
L_0x55a15de8b870 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de8bb20, C4<1>, C4<1>;
v0x55a15d86ec40_0 .net "a", 0 0, L_0x55a15de8b6f0;  1 drivers
v0x55a15d86ed00_0 .net "b", 0 0, L_0x55a15de8b870;  1 drivers
v0x55a15d86edd0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d86eea0_0 .net "q", 0 0, L_0x55a15de8b930;  alias, 1 drivers
v0x55a15d86ef70_0 .net "q_bar", 0 0, L_0x55a15de8b9a0;  alias, 1 drivers
v0x55a15d86f060_0 .net "r", 0 0, L_0x55a15de8bb20;  1 drivers
v0x55a15d86f100_0 .net "s", 0 0, L_0x55a15de8b410;  alias, 1 drivers
S_0x55a15d86e5d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d86e380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de8b930 .functor NOR 1, L_0x55a15de8b870, L_0x55a15de8b9a0, C4<0>, C4<0>;
L_0x55a15de8b9a0 .functor NOR 1, L_0x55a15de8b6f0, L_0x55a15de8b930, C4<0>, C4<0>;
v0x55a15d86e860_0 .net "q", 0 0, L_0x55a15de8b930;  alias, 1 drivers
v0x55a15d86e940_0 .net "q_bar", 0 0, L_0x55a15de8b9a0;  alias, 1 drivers
v0x55a15d86ea00_0 .net "r", 0 0, L_0x55a15de8b870;  alias, 1 drivers
v0x55a15d86ead0_0 .net "s", 0 0, L_0x55a15de8b6f0;  alias, 1 drivers
S_0x55a15d86fa10 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d86c6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de8af90 .functor AND 1, L_0x55a15de8b000, L_0x55a15de8b930, C4<1>, C4<1>;
L_0x55a15de8b000 .functor NOT 1, L_0x55a15de725e0, C4<0>, C4<0>, C4<0>;
L_0x55a15de8b070 .functor AND 1, L_0x55a15de725e0, L_0x55a15de93070, C4<1>, C4<1>;
L_0x55a15de8b130 .functor OR 1, L_0x55a15de8b070, L_0x55a15de8af90, C4<0>, C4<0>;
v0x55a15d86fc70_0 .net *"_s1", 0 0, L_0x55a15de8b000;  1 drivers
v0x55a15d86fd50_0 .net "in0", 0 0, L_0x55a15de8b930;  alias, 1 drivers
v0x55a15d86fea0_0 .net "in1", 0 0, L_0x55a15de93070;  alias, 1 drivers
v0x55a15d86ff40_0 .net "out", 0 0, L_0x55a15de8b130;  alias, 1 drivers
v0x55a15d86ffe0_0 .net "s0", 0 0, L_0x55a15de725e0;  alias, 1 drivers
v0x55a15d870080_0 .net "w0", 0 0, L_0x55a15de8af90;  1 drivers
v0x55a15d870140_0 .net "w1", 0 0, L_0x55a15de8b070;  1 drivers
S_0x55a15d870800 .scope module, "obc[25]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8bb90 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d8743b0_0 .net "a", 0 0, L_0x55a15de8bdf0;  1 drivers
v0x55a15d874500_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8745c0_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d874660_0 .net "in", 0 0, L_0x55a15de92fa0;  1 drivers
v0x55a15d874700_0 .net "out", 0 0, L_0x55a15de8c5f0;  1 drivers
v0x55a15d8747a0_0 .net "rw", 0 0, L_0x55a15de8bb90;  1 drivers
v0x55a15d874840_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d870a70 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d870800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de8c2b0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d873700_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8737c0_0 .net "d", 0 0, L_0x55a15de8bdf0;  alias, 1 drivers
v0x55a15d8738d0_0 .net "q", 0 0, L_0x55a15de8c5f0;  alias, 1 drivers
v0x55a15d873970_0 .net "q0", 0 0, L_0x55a15de8c0d0;  1 drivers
v0x55a15d873a10_0 .net "q_bar", 0 0, L_0x55a15de8c660;  1 drivers
S_0x55a15d870d00 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d870a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de8c240 .functor NOT 1, L_0x55a15de8bdf0, C4<0>, C4<0>, C4<0>;
v0x55a15d871e90_0 .net "clk", 0 0, L_0x55a15de8c2b0;  1 drivers
v0x55a15d871f50_0 .net "d", 0 0, L_0x55a15de8bdf0;  alias, 1 drivers
v0x55a15d872020_0 .net "q", 0 0, L_0x55a15de8c0d0;  alias, 1 drivers
v0x55a15d872140_0 .net "q_bar", 0 0, L_0x55a15de8c140;  1 drivers
S_0x55a15d870f90 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d870d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8bf00 .functor AND 1, L_0x55a15de8c2b0, L_0x55a15de8bdf0, C4<1>, C4<1>;
L_0x55a15de8c010 .functor AND 1, L_0x55a15de8c2b0, L_0x55a15de8c240, C4<1>, C4<1>;
v0x55a15d8718a0_0 .net "a", 0 0, L_0x55a15de8bf00;  1 drivers
v0x55a15d871960_0 .net "b", 0 0, L_0x55a15de8c010;  1 drivers
v0x55a15d871a30_0 .net "en", 0 0, L_0x55a15de8c2b0;  alias, 1 drivers
v0x55a15d871b00_0 .net "q", 0 0, L_0x55a15de8c0d0;  alias, 1 drivers
v0x55a15d871bd0_0 .net "q_bar", 0 0, L_0x55a15de8c140;  alias, 1 drivers
v0x55a15d871cc0_0 .net "r", 0 0, L_0x55a15de8c240;  1 drivers
v0x55a15d871d60_0 .net "s", 0 0, L_0x55a15de8bdf0;  alias, 1 drivers
S_0x55a15d871230 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d870f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de8c0d0 .functor NOR 1, L_0x55a15de8c010, L_0x55a15de8c140, C4<0>, C4<0>;
L_0x55a15de8c140 .functor NOR 1, L_0x55a15de8bf00, L_0x55a15de8c0d0, C4<0>, C4<0>;
v0x55a15d8714c0_0 .net "q", 0 0, L_0x55a15de8c0d0;  alias, 1 drivers
v0x55a15d8715a0_0 .net "q_bar", 0 0, L_0x55a15de8c140;  alias, 1 drivers
v0x55a15d871660_0 .net "r", 0 0, L_0x55a15de8c010;  alias, 1 drivers
v0x55a15d871730_0 .net "s", 0 0, L_0x55a15de8bf00;  alias, 1 drivers
S_0x55a15d872250 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d870a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de8c7e0 .functor NOT 1, L_0x55a15de8c0d0, C4<0>, C4<0>, C4<0>;
v0x55a15d873320_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8733e0_0 .net "d", 0 0, L_0x55a15de8c0d0;  alias, 1 drivers
v0x55a15d873530_0 .net "q", 0 0, L_0x55a15de8c5f0;  alias, 1 drivers
v0x55a15d8735d0_0 .net "q_bar", 0 0, L_0x55a15de8c660;  alias, 1 drivers
S_0x55a15d8724b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d872250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8c3b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de8c0d0, C4<1>, C4<1>;
L_0x55a15de8c530 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de8c7e0, C4<1>, C4<1>;
v0x55a15d872d70_0 .net "a", 0 0, L_0x55a15de8c3b0;  1 drivers
v0x55a15d872e30_0 .net "b", 0 0, L_0x55a15de8c530;  1 drivers
v0x55a15d872f00_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d872fd0_0 .net "q", 0 0, L_0x55a15de8c5f0;  alias, 1 drivers
v0x55a15d8730a0_0 .net "q_bar", 0 0, L_0x55a15de8c660;  alias, 1 drivers
v0x55a15d873190_0 .net "r", 0 0, L_0x55a15de8c7e0;  1 drivers
v0x55a15d873230_0 .net "s", 0 0, L_0x55a15de8c0d0;  alias, 1 drivers
S_0x55a15d872700 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8724b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de8c5f0 .functor NOR 1, L_0x55a15de8c530, L_0x55a15de8c660, C4<0>, C4<0>;
L_0x55a15de8c660 .functor NOR 1, L_0x55a15de8c3b0, L_0x55a15de8c5f0, C4<0>, C4<0>;
v0x55a15d872990_0 .net "q", 0 0, L_0x55a15de8c5f0;  alias, 1 drivers
v0x55a15d872a70_0 .net "q_bar", 0 0, L_0x55a15de8c660;  alias, 1 drivers
v0x55a15d872b30_0 .net "r", 0 0, L_0x55a15de8c530;  alias, 1 drivers
v0x55a15d872c00_0 .net "s", 0 0, L_0x55a15de8c3b0;  alias, 1 drivers
S_0x55a15d873b40 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d870800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de8bc50 .functor AND 1, L_0x55a15de8bcc0, L_0x55a15de8c5f0, C4<1>, C4<1>;
L_0x55a15de8bcc0 .functor NOT 1, L_0x55a15de8bb90, C4<0>, C4<0>, C4<0>;
L_0x55a15de8bd80 .functor AND 1, L_0x55a15de8bb90, L_0x55a15de92fa0, C4<1>, C4<1>;
L_0x55a15de8bdf0 .functor OR 1, L_0x55a15de8bd80, L_0x55a15de8bc50, C4<0>, C4<0>;
v0x55a15d873da0_0 .net *"_s1", 0 0, L_0x55a15de8bcc0;  1 drivers
v0x55a15d873e80_0 .net "in0", 0 0, L_0x55a15de8c5f0;  alias, 1 drivers
v0x55a15d873fd0_0 .net "in1", 0 0, L_0x55a15de92fa0;  alias, 1 drivers
v0x55a15d874070_0 .net "out", 0 0, L_0x55a15de8bdf0;  alias, 1 drivers
v0x55a15d874110_0 .net "s0", 0 0, L_0x55a15de8bb90;  alias, 1 drivers
v0x55a15d8741b0_0 .net "w0", 0 0, L_0x55a15de8bc50;  1 drivers
v0x55a15d874270_0 .net "w1", 0 0, L_0x55a15de8bd80;  1 drivers
S_0x55a15d874930 .scope module, "obc[26]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8c850 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d8784e0_0 .net "a", 0 0, L_0x55a15de8cab0;  1 drivers
v0x55a15d878630_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8786f0_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d878790_0 .net "in", 0 0, L_0x55a15de931f0;  1 drivers
v0x55a15d878830_0 .net "out", 0 0, L_0x55a15de8d2b0;  1 drivers
v0x55a15d8788d0_0 .net "rw", 0 0, L_0x55a15de8c850;  1 drivers
v0x55a15d878970_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d874ba0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d874930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de8cf70 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d877830_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8778f0_0 .net "d", 0 0, L_0x55a15de8cab0;  alias, 1 drivers
v0x55a15d877a00_0 .net "q", 0 0, L_0x55a15de8d2b0;  alias, 1 drivers
v0x55a15d877aa0_0 .net "q0", 0 0, L_0x55a15de8cd90;  1 drivers
v0x55a15d877b40_0 .net "q_bar", 0 0, L_0x55a15de8d320;  1 drivers
S_0x55a15d874e30 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d874ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de8cf00 .functor NOT 1, L_0x55a15de8cab0, C4<0>, C4<0>, C4<0>;
v0x55a15d875fc0_0 .net "clk", 0 0, L_0x55a15de8cf70;  1 drivers
v0x55a15d876080_0 .net "d", 0 0, L_0x55a15de8cab0;  alias, 1 drivers
v0x55a15d876150_0 .net "q", 0 0, L_0x55a15de8cd90;  alias, 1 drivers
v0x55a15d876270_0 .net "q_bar", 0 0, L_0x55a15de8ce00;  1 drivers
S_0x55a15d8750c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d874e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8cbc0 .functor AND 1, L_0x55a15de8cf70, L_0x55a15de8cab0, C4<1>, C4<1>;
L_0x55a15de8ccd0 .functor AND 1, L_0x55a15de8cf70, L_0x55a15de8cf00, C4<1>, C4<1>;
v0x55a15d8759d0_0 .net "a", 0 0, L_0x55a15de8cbc0;  1 drivers
v0x55a15d875a90_0 .net "b", 0 0, L_0x55a15de8ccd0;  1 drivers
v0x55a15d875b60_0 .net "en", 0 0, L_0x55a15de8cf70;  alias, 1 drivers
v0x55a15d875c30_0 .net "q", 0 0, L_0x55a15de8cd90;  alias, 1 drivers
v0x55a15d875d00_0 .net "q_bar", 0 0, L_0x55a15de8ce00;  alias, 1 drivers
v0x55a15d875df0_0 .net "r", 0 0, L_0x55a15de8cf00;  1 drivers
v0x55a15d875e90_0 .net "s", 0 0, L_0x55a15de8cab0;  alias, 1 drivers
S_0x55a15d875360 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8750c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de8cd90 .functor NOR 1, L_0x55a15de8ccd0, L_0x55a15de8ce00, C4<0>, C4<0>;
L_0x55a15de8ce00 .functor NOR 1, L_0x55a15de8cbc0, L_0x55a15de8cd90, C4<0>, C4<0>;
v0x55a15d8755f0_0 .net "q", 0 0, L_0x55a15de8cd90;  alias, 1 drivers
v0x55a15d8756d0_0 .net "q_bar", 0 0, L_0x55a15de8ce00;  alias, 1 drivers
v0x55a15d875790_0 .net "r", 0 0, L_0x55a15de8ccd0;  alias, 1 drivers
v0x55a15d875860_0 .net "s", 0 0, L_0x55a15de8cbc0;  alias, 1 drivers
S_0x55a15d876380 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d874ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de8d4a0 .functor NOT 1, L_0x55a15de8cd90, C4<0>, C4<0>, C4<0>;
v0x55a15d877450_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d877510_0 .net "d", 0 0, L_0x55a15de8cd90;  alias, 1 drivers
v0x55a15d877660_0 .net "q", 0 0, L_0x55a15de8d2b0;  alias, 1 drivers
v0x55a15d877700_0 .net "q_bar", 0 0, L_0x55a15de8d320;  alias, 1 drivers
S_0x55a15d8765e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d876380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8d070 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de8cd90, C4<1>, C4<1>;
L_0x55a15de8d1f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de8d4a0, C4<1>, C4<1>;
v0x55a15d876ea0_0 .net "a", 0 0, L_0x55a15de8d070;  1 drivers
v0x55a15d876f60_0 .net "b", 0 0, L_0x55a15de8d1f0;  1 drivers
v0x55a15d877030_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d877100_0 .net "q", 0 0, L_0x55a15de8d2b0;  alias, 1 drivers
v0x55a15d8771d0_0 .net "q_bar", 0 0, L_0x55a15de8d320;  alias, 1 drivers
v0x55a15d8772c0_0 .net "r", 0 0, L_0x55a15de8d4a0;  1 drivers
v0x55a15d877360_0 .net "s", 0 0, L_0x55a15de8cd90;  alias, 1 drivers
S_0x55a15d876830 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8765e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de8d2b0 .functor NOR 1, L_0x55a15de8d1f0, L_0x55a15de8d320, C4<0>, C4<0>;
L_0x55a15de8d320 .functor NOR 1, L_0x55a15de8d070, L_0x55a15de8d2b0, C4<0>, C4<0>;
v0x55a15d876ac0_0 .net "q", 0 0, L_0x55a15de8d2b0;  alias, 1 drivers
v0x55a15d876ba0_0 .net "q_bar", 0 0, L_0x55a15de8d320;  alias, 1 drivers
v0x55a15d876c60_0 .net "r", 0 0, L_0x55a15de8d1f0;  alias, 1 drivers
v0x55a15d876d30_0 .net "s", 0 0, L_0x55a15de8d070;  alias, 1 drivers
S_0x55a15d877c70 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d874930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de8c910 .functor AND 1, L_0x55a15de8c980, L_0x55a15de8d2b0, C4<1>, C4<1>;
L_0x55a15de8c980 .functor NOT 1, L_0x55a15de8c850, C4<0>, C4<0>, C4<0>;
L_0x55a15de8ca40 .functor AND 1, L_0x55a15de8c850, L_0x55a15de931f0, C4<1>, C4<1>;
L_0x55a15de8cab0 .functor OR 1, L_0x55a15de8ca40, L_0x55a15de8c910, C4<0>, C4<0>;
v0x55a15d877ed0_0 .net *"_s1", 0 0, L_0x55a15de8c980;  1 drivers
v0x55a15d877fb0_0 .net "in0", 0 0, L_0x55a15de8d2b0;  alias, 1 drivers
v0x55a15d878100_0 .net "in1", 0 0, L_0x55a15de931f0;  alias, 1 drivers
v0x55a15d8781a0_0 .net "out", 0 0, L_0x55a15de8cab0;  alias, 1 drivers
v0x55a15d878240_0 .net "s0", 0 0, L_0x55a15de8c850;  alias, 1 drivers
v0x55a15d8782e0_0 .net "w0", 0 0, L_0x55a15de8c910;  1 drivers
v0x55a15d8783a0_0 .net "w1", 0 0, L_0x55a15de8ca40;  1 drivers
S_0x55a15d878a60 .scope module, "obc[27]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8d510 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d87c610_0 .net "a", 0 0, L_0x55a15de8d770;  1 drivers
v0x55a15d87c760_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d87c820_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d87c8c0_0 .net "in", 0 0, L_0x55a15de93110;  1 drivers
v0x55a15d87c960_0 .net "out", 0 0, L_0x55a15de8df70;  1 drivers
v0x55a15d87ca00_0 .net "rw", 0 0, L_0x55a15de8d510;  1 drivers
v0x55a15d87caa0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d878cd0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d878a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de8dc30 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d87b960_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d87ba20_0 .net "d", 0 0, L_0x55a15de8d770;  alias, 1 drivers
v0x55a15d87bb30_0 .net "q", 0 0, L_0x55a15de8df70;  alias, 1 drivers
v0x55a15d87bbd0_0 .net "q0", 0 0, L_0x55a15de8da50;  1 drivers
v0x55a15d87bc70_0 .net "q_bar", 0 0, L_0x55a15de8dfe0;  1 drivers
S_0x55a15d878f60 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d878cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de8dbc0 .functor NOT 1, L_0x55a15de8d770, C4<0>, C4<0>, C4<0>;
v0x55a15d87a0f0_0 .net "clk", 0 0, L_0x55a15de8dc30;  1 drivers
v0x55a15d87a1b0_0 .net "d", 0 0, L_0x55a15de8d770;  alias, 1 drivers
v0x55a15d87a280_0 .net "q", 0 0, L_0x55a15de8da50;  alias, 1 drivers
v0x55a15d87a3a0_0 .net "q_bar", 0 0, L_0x55a15de8dac0;  1 drivers
S_0x55a15d8791f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d878f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8d880 .functor AND 1, L_0x55a15de8dc30, L_0x55a15de8d770, C4<1>, C4<1>;
L_0x55a15de8d990 .functor AND 1, L_0x55a15de8dc30, L_0x55a15de8dbc0, C4<1>, C4<1>;
v0x55a15d879b00_0 .net "a", 0 0, L_0x55a15de8d880;  1 drivers
v0x55a15d879bc0_0 .net "b", 0 0, L_0x55a15de8d990;  1 drivers
v0x55a15d879c90_0 .net "en", 0 0, L_0x55a15de8dc30;  alias, 1 drivers
v0x55a15d879d60_0 .net "q", 0 0, L_0x55a15de8da50;  alias, 1 drivers
v0x55a15d879e30_0 .net "q_bar", 0 0, L_0x55a15de8dac0;  alias, 1 drivers
v0x55a15d879f20_0 .net "r", 0 0, L_0x55a15de8dbc0;  1 drivers
v0x55a15d879fc0_0 .net "s", 0 0, L_0x55a15de8d770;  alias, 1 drivers
S_0x55a15d879490 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8791f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de8da50 .functor NOR 1, L_0x55a15de8d990, L_0x55a15de8dac0, C4<0>, C4<0>;
L_0x55a15de8dac0 .functor NOR 1, L_0x55a15de8d880, L_0x55a15de8da50, C4<0>, C4<0>;
v0x55a15d879720_0 .net "q", 0 0, L_0x55a15de8da50;  alias, 1 drivers
v0x55a15d879800_0 .net "q_bar", 0 0, L_0x55a15de8dac0;  alias, 1 drivers
v0x55a15d8798c0_0 .net "r", 0 0, L_0x55a15de8d990;  alias, 1 drivers
v0x55a15d879990_0 .net "s", 0 0, L_0x55a15de8d880;  alias, 1 drivers
S_0x55a15d87a4b0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d878cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de8e160 .functor NOT 1, L_0x55a15de8da50, C4<0>, C4<0>, C4<0>;
v0x55a15d87b580_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d87b640_0 .net "d", 0 0, L_0x55a15de8da50;  alias, 1 drivers
v0x55a15d87b790_0 .net "q", 0 0, L_0x55a15de8df70;  alias, 1 drivers
v0x55a15d87b830_0 .net "q_bar", 0 0, L_0x55a15de8dfe0;  alias, 1 drivers
S_0x55a15d87a710 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d87a4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8dd30 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de8da50, C4<1>, C4<1>;
L_0x55a15de8deb0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de8e160, C4<1>, C4<1>;
v0x55a15d87afd0_0 .net "a", 0 0, L_0x55a15de8dd30;  1 drivers
v0x55a15d87b090_0 .net "b", 0 0, L_0x55a15de8deb0;  1 drivers
v0x55a15d87b160_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d87b230_0 .net "q", 0 0, L_0x55a15de8df70;  alias, 1 drivers
v0x55a15d87b300_0 .net "q_bar", 0 0, L_0x55a15de8dfe0;  alias, 1 drivers
v0x55a15d87b3f0_0 .net "r", 0 0, L_0x55a15de8e160;  1 drivers
v0x55a15d87b490_0 .net "s", 0 0, L_0x55a15de8da50;  alias, 1 drivers
S_0x55a15d87a960 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d87a710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de8df70 .functor NOR 1, L_0x55a15de8deb0, L_0x55a15de8dfe0, C4<0>, C4<0>;
L_0x55a15de8dfe0 .functor NOR 1, L_0x55a15de8dd30, L_0x55a15de8df70, C4<0>, C4<0>;
v0x55a15d87abf0_0 .net "q", 0 0, L_0x55a15de8df70;  alias, 1 drivers
v0x55a15d87acd0_0 .net "q_bar", 0 0, L_0x55a15de8dfe0;  alias, 1 drivers
v0x55a15d87ad90_0 .net "r", 0 0, L_0x55a15de8deb0;  alias, 1 drivers
v0x55a15d87ae60_0 .net "s", 0 0, L_0x55a15de8dd30;  alias, 1 drivers
S_0x55a15d87bda0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d878a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de8d5d0 .functor AND 1, L_0x55a15de8d640, L_0x55a15de8df70, C4<1>, C4<1>;
L_0x55a15de8d640 .functor NOT 1, L_0x55a15de8d510, C4<0>, C4<0>, C4<0>;
L_0x55a15de8d700 .functor AND 1, L_0x55a15de8d510, L_0x55a15de93110, C4<1>, C4<1>;
L_0x55a15de8d770 .functor OR 1, L_0x55a15de8d700, L_0x55a15de8d5d0, C4<0>, C4<0>;
v0x55a15d87c000_0 .net *"_s1", 0 0, L_0x55a15de8d640;  1 drivers
v0x55a15d87c0e0_0 .net "in0", 0 0, L_0x55a15de8df70;  alias, 1 drivers
v0x55a15d87c230_0 .net "in1", 0 0, L_0x55a15de93110;  alias, 1 drivers
v0x55a15d87c2d0_0 .net "out", 0 0, L_0x55a15de8d770;  alias, 1 drivers
v0x55a15d87c370_0 .net "s0", 0 0, L_0x55a15de8d510;  alias, 1 drivers
v0x55a15d87c410_0 .net "w0", 0 0, L_0x55a15de8d5d0;  1 drivers
v0x55a15d87c4d0_0 .net "w1", 0 0, L_0x55a15de8d700;  1 drivers
S_0x55a15d87cb90 .scope module, "obc[28]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8e1d0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d880740_0 .net "a", 0 0, L_0x55a15de8e430;  1 drivers
v0x55a15d880890_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d880950_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d8809f0_0 .net "in", 0 0, L_0x55a15de93380;  1 drivers
v0x55a15d880a90_0 .net "out", 0 0, L_0x55a15de8ec30;  1 drivers
v0x55a15d880b30_0 .net "rw", 0 0, L_0x55a15de8e1d0;  1 drivers
v0x55a15d880bd0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d87ce00 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d87cb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de8e8f0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d87fa90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d87fb50_0 .net "d", 0 0, L_0x55a15de8e430;  alias, 1 drivers
v0x55a15d87fc60_0 .net "q", 0 0, L_0x55a15de8ec30;  alias, 1 drivers
v0x55a15d87fd00_0 .net "q0", 0 0, L_0x55a15de8e710;  1 drivers
v0x55a15d87fda0_0 .net "q_bar", 0 0, L_0x55a15de8eca0;  1 drivers
S_0x55a15d87d090 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d87ce00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de8e880 .functor NOT 1, L_0x55a15de8e430, C4<0>, C4<0>, C4<0>;
v0x55a15d87e220_0 .net "clk", 0 0, L_0x55a15de8e8f0;  1 drivers
v0x55a15d87e2e0_0 .net "d", 0 0, L_0x55a15de8e430;  alias, 1 drivers
v0x55a15d87e3b0_0 .net "q", 0 0, L_0x55a15de8e710;  alias, 1 drivers
v0x55a15d87e4d0_0 .net "q_bar", 0 0, L_0x55a15de8e780;  1 drivers
S_0x55a15d87d320 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d87d090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8e540 .functor AND 1, L_0x55a15de8e8f0, L_0x55a15de8e430, C4<1>, C4<1>;
L_0x55a15de8e650 .functor AND 1, L_0x55a15de8e8f0, L_0x55a15de8e880, C4<1>, C4<1>;
v0x55a15d87dc30_0 .net "a", 0 0, L_0x55a15de8e540;  1 drivers
v0x55a15d87dcf0_0 .net "b", 0 0, L_0x55a15de8e650;  1 drivers
v0x55a15d87ddc0_0 .net "en", 0 0, L_0x55a15de8e8f0;  alias, 1 drivers
v0x55a15d87de90_0 .net "q", 0 0, L_0x55a15de8e710;  alias, 1 drivers
v0x55a15d87df60_0 .net "q_bar", 0 0, L_0x55a15de8e780;  alias, 1 drivers
v0x55a15d87e050_0 .net "r", 0 0, L_0x55a15de8e880;  1 drivers
v0x55a15d87e0f0_0 .net "s", 0 0, L_0x55a15de8e430;  alias, 1 drivers
S_0x55a15d87d5c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d87d320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de8e710 .functor NOR 1, L_0x55a15de8e650, L_0x55a15de8e780, C4<0>, C4<0>;
L_0x55a15de8e780 .functor NOR 1, L_0x55a15de8e540, L_0x55a15de8e710, C4<0>, C4<0>;
v0x55a15d87d850_0 .net "q", 0 0, L_0x55a15de8e710;  alias, 1 drivers
v0x55a15d87d930_0 .net "q_bar", 0 0, L_0x55a15de8e780;  alias, 1 drivers
v0x55a15d87d9f0_0 .net "r", 0 0, L_0x55a15de8e650;  alias, 1 drivers
v0x55a15d87dac0_0 .net "s", 0 0, L_0x55a15de8e540;  alias, 1 drivers
S_0x55a15d87e5e0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d87ce00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de8ee20 .functor NOT 1, L_0x55a15de8e710, C4<0>, C4<0>, C4<0>;
v0x55a15d87f6b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d87f770_0 .net "d", 0 0, L_0x55a15de8e710;  alias, 1 drivers
v0x55a15d87f8c0_0 .net "q", 0 0, L_0x55a15de8ec30;  alias, 1 drivers
v0x55a15d87f960_0 .net "q_bar", 0 0, L_0x55a15de8eca0;  alias, 1 drivers
S_0x55a15d87e840 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d87e5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8e9f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de8e710, C4<1>, C4<1>;
L_0x55a15de8eb70 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de8ee20, C4<1>, C4<1>;
v0x55a15d87f100_0 .net "a", 0 0, L_0x55a15de8e9f0;  1 drivers
v0x55a15d87f1c0_0 .net "b", 0 0, L_0x55a15de8eb70;  1 drivers
v0x55a15d87f290_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d87f360_0 .net "q", 0 0, L_0x55a15de8ec30;  alias, 1 drivers
v0x55a15d87f430_0 .net "q_bar", 0 0, L_0x55a15de8eca0;  alias, 1 drivers
v0x55a15d87f520_0 .net "r", 0 0, L_0x55a15de8ee20;  1 drivers
v0x55a15d87f5c0_0 .net "s", 0 0, L_0x55a15de8e710;  alias, 1 drivers
S_0x55a15d87ea90 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d87e840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de8ec30 .functor NOR 1, L_0x55a15de8eb70, L_0x55a15de8eca0, C4<0>, C4<0>;
L_0x55a15de8eca0 .functor NOR 1, L_0x55a15de8e9f0, L_0x55a15de8ec30, C4<0>, C4<0>;
v0x55a15d87ed20_0 .net "q", 0 0, L_0x55a15de8ec30;  alias, 1 drivers
v0x55a15d87ee00_0 .net "q_bar", 0 0, L_0x55a15de8eca0;  alias, 1 drivers
v0x55a15d87eec0_0 .net "r", 0 0, L_0x55a15de8eb70;  alias, 1 drivers
v0x55a15d87ef90_0 .net "s", 0 0, L_0x55a15de8e9f0;  alias, 1 drivers
S_0x55a15d87fed0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d87cb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de8e290 .functor AND 1, L_0x55a15de8e300, L_0x55a15de8ec30, C4<1>, C4<1>;
L_0x55a15de8e300 .functor NOT 1, L_0x55a15de8e1d0, C4<0>, C4<0>, C4<0>;
L_0x55a15de8e3c0 .functor AND 1, L_0x55a15de8e1d0, L_0x55a15de93380, C4<1>, C4<1>;
L_0x55a15de8e430 .functor OR 1, L_0x55a15de8e3c0, L_0x55a15de8e290, C4<0>, C4<0>;
v0x55a15d880130_0 .net *"_s1", 0 0, L_0x55a15de8e300;  1 drivers
v0x55a15d880210_0 .net "in0", 0 0, L_0x55a15de8ec30;  alias, 1 drivers
v0x55a15d880360_0 .net "in1", 0 0, L_0x55a15de93380;  alias, 1 drivers
v0x55a15d880400_0 .net "out", 0 0, L_0x55a15de8e430;  alias, 1 drivers
v0x55a15d8804a0_0 .net "s0", 0 0, L_0x55a15de8e1d0;  alias, 1 drivers
v0x55a15d880540_0 .net "w0", 0 0, L_0x55a15de8e290;  1 drivers
v0x55a15d880600_0 .net "w1", 0 0, L_0x55a15de8e3c0;  1 drivers
S_0x55a15d880cc0 .scope module, "obc[29]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8ee90 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d884870_0 .net "a", 0 0, L_0x55a15de8f0f0;  1 drivers
v0x55a15d8849c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d884a80_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d884b20_0 .net "in", 0 0, L_0x55a15de93290;  1 drivers
v0x55a15d884bc0_0 .net "out", 0 0, L_0x55a15de8f8f0;  1 drivers
v0x55a15d884c60_0 .net "rw", 0 0, L_0x55a15de8ee90;  1 drivers
v0x55a15d884d00_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d880f30 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d880cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de8f5b0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d883bc0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d883c80_0 .net "d", 0 0, L_0x55a15de8f0f0;  alias, 1 drivers
v0x55a15d883d90_0 .net "q", 0 0, L_0x55a15de8f8f0;  alias, 1 drivers
v0x55a15d883e30_0 .net "q0", 0 0, L_0x55a15de8f3d0;  1 drivers
v0x55a15d883ed0_0 .net "q_bar", 0 0, L_0x55a15de8f960;  1 drivers
S_0x55a15d8811c0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d880f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de8f540 .functor NOT 1, L_0x55a15de8f0f0, C4<0>, C4<0>, C4<0>;
v0x55a15d882350_0 .net "clk", 0 0, L_0x55a15de8f5b0;  1 drivers
v0x55a15d882410_0 .net "d", 0 0, L_0x55a15de8f0f0;  alias, 1 drivers
v0x55a15d8824e0_0 .net "q", 0 0, L_0x55a15de8f3d0;  alias, 1 drivers
v0x55a15d882600_0 .net "q_bar", 0 0, L_0x55a15de8f440;  1 drivers
S_0x55a15d881450 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8811c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8f200 .functor AND 1, L_0x55a15de8f5b0, L_0x55a15de8f0f0, C4<1>, C4<1>;
L_0x55a15de8f310 .functor AND 1, L_0x55a15de8f5b0, L_0x55a15de8f540, C4<1>, C4<1>;
v0x55a15d881d60_0 .net "a", 0 0, L_0x55a15de8f200;  1 drivers
v0x55a15d881e20_0 .net "b", 0 0, L_0x55a15de8f310;  1 drivers
v0x55a15d881ef0_0 .net "en", 0 0, L_0x55a15de8f5b0;  alias, 1 drivers
v0x55a15d881fc0_0 .net "q", 0 0, L_0x55a15de8f3d0;  alias, 1 drivers
v0x55a15d882090_0 .net "q_bar", 0 0, L_0x55a15de8f440;  alias, 1 drivers
v0x55a15d882180_0 .net "r", 0 0, L_0x55a15de8f540;  1 drivers
v0x55a15d882220_0 .net "s", 0 0, L_0x55a15de8f0f0;  alias, 1 drivers
S_0x55a15d8816f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d881450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de8f3d0 .functor NOR 1, L_0x55a15de8f310, L_0x55a15de8f440, C4<0>, C4<0>;
L_0x55a15de8f440 .functor NOR 1, L_0x55a15de8f200, L_0x55a15de8f3d0, C4<0>, C4<0>;
v0x55a15d881980_0 .net "q", 0 0, L_0x55a15de8f3d0;  alias, 1 drivers
v0x55a15d881a60_0 .net "q_bar", 0 0, L_0x55a15de8f440;  alias, 1 drivers
v0x55a15d881b20_0 .net "r", 0 0, L_0x55a15de8f310;  alias, 1 drivers
v0x55a15d881bf0_0 .net "s", 0 0, L_0x55a15de8f200;  alias, 1 drivers
S_0x55a15d882710 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d880f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de8fae0 .functor NOT 1, L_0x55a15de8f3d0, C4<0>, C4<0>, C4<0>;
v0x55a15d8837e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8838a0_0 .net "d", 0 0, L_0x55a15de8f3d0;  alias, 1 drivers
v0x55a15d8839f0_0 .net "q", 0 0, L_0x55a15de8f8f0;  alias, 1 drivers
v0x55a15d883a90_0 .net "q_bar", 0 0, L_0x55a15de8f960;  alias, 1 drivers
S_0x55a15d882970 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d882710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8f6b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de8f3d0, C4<1>, C4<1>;
L_0x55a15de8f830 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de8fae0, C4<1>, C4<1>;
v0x55a15d883230_0 .net "a", 0 0, L_0x55a15de8f6b0;  1 drivers
v0x55a15d8832f0_0 .net "b", 0 0, L_0x55a15de8f830;  1 drivers
v0x55a15d8833c0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d883490_0 .net "q", 0 0, L_0x55a15de8f8f0;  alias, 1 drivers
v0x55a15d883560_0 .net "q_bar", 0 0, L_0x55a15de8f960;  alias, 1 drivers
v0x55a15d883650_0 .net "r", 0 0, L_0x55a15de8fae0;  1 drivers
v0x55a15d8836f0_0 .net "s", 0 0, L_0x55a15de8f3d0;  alias, 1 drivers
S_0x55a15d882bc0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d882970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de8f8f0 .functor NOR 1, L_0x55a15de8f830, L_0x55a15de8f960, C4<0>, C4<0>;
L_0x55a15de8f960 .functor NOR 1, L_0x55a15de8f6b0, L_0x55a15de8f8f0, C4<0>, C4<0>;
v0x55a15d882e50_0 .net "q", 0 0, L_0x55a15de8f8f0;  alias, 1 drivers
v0x55a15d882f30_0 .net "q_bar", 0 0, L_0x55a15de8f960;  alias, 1 drivers
v0x55a15d882ff0_0 .net "r", 0 0, L_0x55a15de8f830;  alias, 1 drivers
v0x55a15d8830c0_0 .net "s", 0 0, L_0x55a15de8f6b0;  alias, 1 drivers
S_0x55a15d884000 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d880cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de8ef50 .functor AND 1, L_0x55a15de8efc0, L_0x55a15de8f8f0, C4<1>, C4<1>;
L_0x55a15de8efc0 .functor NOT 1, L_0x55a15de8ee90, C4<0>, C4<0>, C4<0>;
L_0x55a15de8f080 .functor AND 1, L_0x55a15de8ee90, L_0x55a15de93290, C4<1>, C4<1>;
L_0x55a15de8f0f0 .functor OR 1, L_0x55a15de8f080, L_0x55a15de8ef50, C4<0>, C4<0>;
v0x55a15d884260_0 .net *"_s1", 0 0, L_0x55a15de8efc0;  1 drivers
v0x55a15d884340_0 .net "in0", 0 0, L_0x55a15de8f8f0;  alias, 1 drivers
v0x55a15d884490_0 .net "in1", 0 0, L_0x55a15de93290;  alias, 1 drivers
v0x55a15d884530_0 .net "out", 0 0, L_0x55a15de8f0f0;  alias, 1 drivers
v0x55a15d8845d0_0 .net "s0", 0 0, L_0x55a15de8ee90;  alias, 1 drivers
v0x55a15d884670_0 .net "w0", 0 0, L_0x55a15de8ef50;  1 drivers
v0x55a15d884730_0 .net "w1", 0 0, L_0x55a15de8f080;  1 drivers
S_0x55a15d884df0 .scope module, "obc[30]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8fb50 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d8889a0_0 .net "a", 0 0, L_0x55a15de8fdb0;  1 drivers
v0x55a15d888af0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d888bb0_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d888c50_0 .net "in", 0 0, L_0x55a15de93520;  1 drivers
v0x55a15d888cf0_0 .net "out", 0 0, L_0x55a15de905b0;  1 drivers
v0x55a15d888d90_0 .net "rw", 0 0, L_0x55a15de8fb50;  1 drivers
v0x55a15d888e30_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d885060 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d884df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de90270 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d887cf0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d887db0_0 .net "d", 0 0, L_0x55a15de8fdb0;  alias, 1 drivers
v0x55a15d887ec0_0 .net "q", 0 0, L_0x55a15de905b0;  alias, 1 drivers
v0x55a15d887f60_0 .net "q0", 0 0, L_0x55a15de90090;  1 drivers
v0x55a15d888000_0 .net "q_bar", 0 0, L_0x55a15de90620;  1 drivers
S_0x55a15d8852f0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d885060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de90200 .functor NOT 1, L_0x55a15de8fdb0, C4<0>, C4<0>, C4<0>;
v0x55a15d886480_0 .net "clk", 0 0, L_0x55a15de90270;  1 drivers
v0x55a15d886540_0 .net "d", 0 0, L_0x55a15de8fdb0;  alias, 1 drivers
v0x55a15d886610_0 .net "q", 0 0, L_0x55a15de90090;  alias, 1 drivers
v0x55a15d886730_0 .net "q_bar", 0 0, L_0x55a15de90100;  1 drivers
S_0x55a15d885580 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8852f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de8fec0 .functor AND 1, L_0x55a15de90270, L_0x55a15de8fdb0, C4<1>, C4<1>;
L_0x55a15de8ffd0 .functor AND 1, L_0x55a15de90270, L_0x55a15de90200, C4<1>, C4<1>;
v0x55a15d885e90_0 .net "a", 0 0, L_0x55a15de8fec0;  1 drivers
v0x55a15d885f50_0 .net "b", 0 0, L_0x55a15de8ffd0;  1 drivers
v0x55a15d886020_0 .net "en", 0 0, L_0x55a15de90270;  alias, 1 drivers
v0x55a15d8860f0_0 .net "q", 0 0, L_0x55a15de90090;  alias, 1 drivers
v0x55a15d8861c0_0 .net "q_bar", 0 0, L_0x55a15de90100;  alias, 1 drivers
v0x55a15d8862b0_0 .net "r", 0 0, L_0x55a15de90200;  1 drivers
v0x55a15d886350_0 .net "s", 0 0, L_0x55a15de8fdb0;  alias, 1 drivers
S_0x55a15d885820 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d885580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de90090 .functor NOR 1, L_0x55a15de8ffd0, L_0x55a15de90100, C4<0>, C4<0>;
L_0x55a15de90100 .functor NOR 1, L_0x55a15de8fec0, L_0x55a15de90090, C4<0>, C4<0>;
v0x55a15d885ab0_0 .net "q", 0 0, L_0x55a15de90090;  alias, 1 drivers
v0x55a15d885b90_0 .net "q_bar", 0 0, L_0x55a15de90100;  alias, 1 drivers
v0x55a15d885c50_0 .net "r", 0 0, L_0x55a15de8ffd0;  alias, 1 drivers
v0x55a15d885d20_0 .net "s", 0 0, L_0x55a15de8fec0;  alias, 1 drivers
S_0x55a15d886840 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d885060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de907a0 .functor NOT 1, L_0x55a15de90090, C4<0>, C4<0>, C4<0>;
v0x55a15d887910_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8879d0_0 .net "d", 0 0, L_0x55a15de90090;  alias, 1 drivers
v0x55a15d887b20_0 .net "q", 0 0, L_0x55a15de905b0;  alias, 1 drivers
v0x55a15d887bc0_0 .net "q_bar", 0 0, L_0x55a15de90620;  alias, 1 drivers
S_0x55a15d886aa0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d886840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de90370 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de90090, C4<1>, C4<1>;
L_0x55a15de904f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de907a0, C4<1>, C4<1>;
v0x55a15d887360_0 .net "a", 0 0, L_0x55a15de90370;  1 drivers
v0x55a15d887420_0 .net "b", 0 0, L_0x55a15de904f0;  1 drivers
v0x55a15d8874f0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8875c0_0 .net "q", 0 0, L_0x55a15de905b0;  alias, 1 drivers
v0x55a15d887690_0 .net "q_bar", 0 0, L_0x55a15de90620;  alias, 1 drivers
v0x55a15d887780_0 .net "r", 0 0, L_0x55a15de907a0;  1 drivers
v0x55a15d887820_0 .net "s", 0 0, L_0x55a15de90090;  alias, 1 drivers
S_0x55a15d886cf0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d886aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de905b0 .functor NOR 1, L_0x55a15de904f0, L_0x55a15de90620, C4<0>, C4<0>;
L_0x55a15de90620 .functor NOR 1, L_0x55a15de90370, L_0x55a15de905b0, C4<0>, C4<0>;
v0x55a15d886f80_0 .net "q", 0 0, L_0x55a15de905b0;  alias, 1 drivers
v0x55a15d887060_0 .net "q_bar", 0 0, L_0x55a15de90620;  alias, 1 drivers
v0x55a15d887120_0 .net "r", 0 0, L_0x55a15de904f0;  alias, 1 drivers
v0x55a15d8871f0_0 .net "s", 0 0, L_0x55a15de90370;  alias, 1 drivers
S_0x55a15d888130 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d884df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de8fc10 .functor AND 1, L_0x55a15de8fc80, L_0x55a15de905b0, C4<1>, C4<1>;
L_0x55a15de8fc80 .functor NOT 1, L_0x55a15de8fb50, C4<0>, C4<0>, C4<0>;
L_0x55a15de8fd40 .functor AND 1, L_0x55a15de8fb50, L_0x55a15de93520, C4<1>, C4<1>;
L_0x55a15de8fdb0 .functor OR 1, L_0x55a15de8fd40, L_0x55a15de8fc10, C4<0>, C4<0>;
v0x55a15d888390_0 .net *"_s1", 0 0, L_0x55a15de8fc80;  1 drivers
v0x55a15d888470_0 .net "in0", 0 0, L_0x55a15de905b0;  alias, 1 drivers
v0x55a15d8885c0_0 .net "in1", 0 0, L_0x55a15de93520;  alias, 1 drivers
v0x55a15d888660_0 .net "out", 0 0, L_0x55a15de8fdb0;  alias, 1 drivers
v0x55a15d888700_0 .net "s0", 0 0, L_0x55a15de8fb50;  alias, 1 drivers
v0x55a15d8887a0_0 .net "w0", 0 0, L_0x55a15de8fc10;  1 drivers
v0x55a15d888860_0 .net "w1", 0 0, L_0x55a15de8fd40;  1 drivers
S_0x55a15d888f20 .scope module, "obc[31]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d809a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de90810 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15de936d0, C4<1>, C4<1>;
v0x55a15d88cad0_0 .net "a", 0 0, L_0x55a15de91230;  1 drivers
v0x55a15d88cc20_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d88cce0_0 .net "en", 0 0, L_0x55a15de936d0;  alias, 1 drivers
v0x55a15d88cd80_0 .net "in", 0 0, L_0x55a15de93420;  1 drivers
v0x55a15d88ce20_0 .net "out", 0 0, L_0x55a15de91a30;  1 drivers
v0x55a15d88cec0_0 .net "rw", 0 0, L_0x55a15de90810;  1 drivers
v0x55a15d88cf60_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d889190 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d888f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de916f0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d88be20_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d88bee0_0 .net "d", 0 0, L_0x55a15de91230;  alias, 1 drivers
v0x55a15d88bff0_0 .net "q", 0 0, L_0x55a15de91a30;  alias, 1 drivers
v0x55a15d88c090_0 .net "q0", 0 0, L_0x55a15de91510;  1 drivers
v0x55a15d88c130_0 .net "q_bar", 0 0, L_0x55a15de91aa0;  1 drivers
S_0x55a15d889420 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d889190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de91680 .functor NOT 1, L_0x55a15de91230, C4<0>, C4<0>, C4<0>;
v0x55a15d88a5b0_0 .net "clk", 0 0, L_0x55a15de916f0;  1 drivers
v0x55a15d88a670_0 .net "d", 0 0, L_0x55a15de91230;  alias, 1 drivers
v0x55a15d88a740_0 .net "q", 0 0, L_0x55a15de91510;  alias, 1 drivers
v0x55a15d88a860_0 .net "q_bar", 0 0, L_0x55a15de91580;  1 drivers
S_0x55a15d8896b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d889420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de91340 .functor AND 1, L_0x55a15de916f0, L_0x55a15de91230, C4<1>, C4<1>;
L_0x55a15de91450 .functor AND 1, L_0x55a15de916f0, L_0x55a15de91680, C4<1>, C4<1>;
v0x55a15d889fc0_0 .net "a", 0 0, L_0x55a15de91340;  1 drivers
v0x55a15d88a080_0 .net "b", 0 0, L_0x55a15de91450;  1 drivers
v0x55a15d88a150_0 .net "en", 0 0, L_0x55a15de916f0;  alias, 1 drivers
v0x55a15d88a220_0 .net "q", 0 0, L_0x55a15de91510;  alias, 1 drivers
v0x55a15d88a2f0_0 .net "q_bar", 0 0, L_0x55a15de91580;  alias, 1 drivers
v0x55a15d88a3e0_0 .net "r", 0 0, L_0x55a15de91680;  1 drivers
v0x55a15d88a480_0 .net "s", 0 0, L_0x55a15de91230;  alias, 1 drivers
S_0x55a15d889950 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8896b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de91510 .functor NOR 1, L_0x55a15de91450, L_0x55a15de91580, C4<0>, C4<0>;
L_0x55a15de91580 .functor NOR 1, L_0x55a15de91340, L_0x55a15de91510, C4<0>, C4<0>;
v0x55a15d889be0_0 .net "q", 0 0, L_0x55a15de91510;  alias, 1 drivers
v0x55a15d889cc0_0 .net "q_bar", 0 0, L_0x55a15de91580;  alias, 1 drivers
v0x55a15d889d80_0 .net "r", 0 0, L_0x55a15de91450;  alias, 1 drivers
v0x55a15d889e50_0 .net "s", 0 0, L_0x55a15de91340;  alias, 1 drivers
S_0x55a15d88a970 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d889190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de91c20 .functor NOT 1, L_0x55a15de91510, C4<0>, C4<0>, C4<0>;
v0x55a15d88ba40_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d88bb00_0 .net "d", 0 0, L_0x55a15de91510;  alias, 1 drivers
v0x55a15d88bc50_0 .net "q", 0 0, L_0x55a15de91a30;  alias, 1 drivers
v0x55a15d88bcf0_0 .net "q_bar", 0 0, L_0x55a15de91aa0;  alias, 1 drivers
S_0x55a15d88abd0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d88a970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de917f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de91510, C4<1>, C4<1>;
L_0x55a15de91970 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de91c20, C4<1>, C4<1>;
v0x55a15d88b490_0 .net "a", 0 0, L_0x55a15de917f0;  1 drivers
v0x55a15d88b550_0 .net "b", 0 0, L_0x55a15de91970;  1 drivers
v0x55a15d88b620_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d88b6f0_0 .net "q", 0 0, L_0x55a15de91a30;  alias, 1 drivers
v0x55a15d88b7c0_0 .net "q_bar", 0 0, L_0x55a15de91aa0;  alias, 1 drivers
v0x55a15d88b8b0_0 .net "r", 0 0, L_0x55a15de91c20;  1 drivers
v0x55a15d88b950_0 .net "s", 0 0, L_0x55a15de91510;  alias, 1 drivers
S_0x55a15d88ae20 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d88abd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de91a30 .functor NOR 1, L_0x55a15de91970, L_0x55a15de91aa0, C4<0>, C4<0>;
L_0x55a15de91aa0 .functor NOR 1, L_0x55a15de917f0, L_0x55a15de91a30, C4<0>, C4<0>;
v0x55a15d88b0b0_0 .net "q", 0 0, L_0x55a15de91a30;  alias, 1 drivers
v0x55a15d88b190_0 .net "q_bar", 0 0, L_0x55a15de91aa0;  alias, 1 drivers
v0x55a15d88b250_0 .net "r", 0 0, L_0x55a15de91970;  alias, 1 drivers
v0x55a15d88b320_0 .net "s", 0 0, L_0x55a15de917f0;  alias, 1 drivers
S_0x55a15d88c260 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d888f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de910e0 .functor AND 1, L_0x55a15de91150, L_0x55a15de91a30, C4<1>, C4<1>;
L_0x55a15de91150 .functor NOT 1, L_0x55a15de90810, C4<0>, C4<0>, C4<0>;
L_0x55a15de911c0 .functor AND 1, L_0x55a15de90810, L_0x55a15de93420, C4<1>, C4<1>;
L_0x55a15de91230 .functor OR 1, L_0x55a15de911c0, L_0x55a15de910e0, C4<0>, C4<0>;
v0x55a15d88c4c0_0 .net *"_s1", 0 0, L_0x55a15de91150;  1 drivers
v0x55a15d88c5a0_0 .net "in0", 0 0, L_0x55a15de91a30;  alias, 1 drivers
v0x55a15d88c6f0_0 .net "in1", 0 0, L_0x55a15de93420;  alias, 1 drivers
v0x55a15d88c790_0 .net "out", 0 0, L_0x55a15de91230;  alias, 1 drivers
v0x55a15d88c830_0 .net "s0", 0 0, L_0x55a15de90810;  alias, 1 drivers
v0x55a15d88c8d0_0 .net "w0", 0 0, L_0x55a15de910e0;  1 drivers
v0x55a15d88c990_0 .net "w1", 0 0, L_0x55a15de911c0;  1 drivers
S_0x55a15d88e120 .scope module, "reg1" "REGISTER_32BIT" 51 10, 49 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "write"
    .port_info 2 /INPUT 32 "in"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
v0x55a15d88dc90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d88dd50_0 .net "en", 0 0, L_0x55a15deb2ee0;  1 drivers
v0x55a15d88de10_0 .net "in", 31 0, v0x55a15dc8f400_0;  alias, 1 drivers
v0x55a15d88dee0_0 .net "out", 31 0, L_0x55a15deb0c90;  alias, 1 drivers
v0x55a15d88dfb0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
LS_0x55a15deb0c90_0_0 .concat [ 1 1 1 1], L_0x55a15de93f20, L_0x55a15de94be0, L_0x55a15de95900, L_0x55a15de96820;
LS_0x55a15deb0c90_0_4 .concat [ 1 1 1 1], L_0x55a15de97740, L_0x55a15de98660, L_0x55a15de99580, L_0x55a15de9a4a0;
LS_0x55a15deb0c90_0_8 .concat [ 1 1 1 1], L_0x55a15de9b3c0, L_0x55a15de9c2e0, L_0x55a15de9d200, L_0x55a15de9e120;
LS_0x55a15deb0c90_0_12 .concat [ 1 1 1 1], L_0x55a15de9f040, L_0x55a15de9ff60, L_0x55a15dea0e80, L_0x55a15dea1da0;
LS_0x55a15deb0c90_0_16 .concat [ 1 1 1 1], L_0x55a15dea2cc0, L_0x55a15dea3be0, L_0x55a15dea4b00, L_0x55a15dea5a20;
LS_0x55a15deb0c90_0_20 .concat [ 1 1 1 1], L_0x55a15dea6940, L_0x55a15dea7860, L_0x55a15dea8780, L_0x55a15dea96a0;
LS_0x55a15deb0c90_0_24 .concat [ 1 1 1 1], L_0x55a15deaa5c0, L_0x55a15deab4e0, L_0x55a15deac260, L_0x55a15deacf20;
LS_0x55a15deb0c90_0_28 .concat [ 1 1 1 1], L_0x55a15deadbe0, L_0x55a15deae8a0, L_0x55a15deaf560, L_0x55a15deb0a30;
LS_0x55a15deb0c90_1_0 .concat [ 4 4 4 4], LS_0x55a15deb0c90_0_0, LS_0x55a15deb0c90_0_4, LS_0x55a15deb0c90_0_8, LS_0x55a15deb0c90_0_12;
LS_0x55a15deb0c90_1_4 .concat [ 4 4 4 4], LS_0x55a15deb0c90_0_16, LS_0x55a15deb0c90_0_20, LS_0x55a15deb0c90_0_24, LS_0x55a15deb0c90_0_28;
L_0x55a15deb0c90 .concat [ 16 16 0 0], LS_0x55a15deb0c90_1_0, LS_0x55a15deb0c90_1_4;
L_0x55a15deb0e40 .part v0x55a15dc8f400_0, 0, 1;
L_0x55a15deb0ee0 .part v0x55a15dc8f400_0, 1, 1;
L_0x55a15deb0f80 .part v0x55a15dc8f400_0, 2, 1;
L_0x55a15deb1020 .part v0x55a15dc8f400_0, 3, 1;
L_0x55a15deb10c0 .part v0x55a15dc8f400_0, 4, 1;
L_0x55a15deb1160 .part v0x55a15dc8f400_0, 5, 1;
L_0x55a15deb1200 .part v0x55a15dc8f400_0, 6, 1;
L_0x55a15deb12f0 .part v0x55a15dc8f400_0, 7, 1;
L_0x55a15deb1390 .part v0x55a15dc8f400_0, 8, 1;
L_0x55a15deb1490 .part v0x55a15dc8f400_0, 9, 1;
L_0x55a15deb1530 .part v0x55a15dc8f400_0, 10, 1;
L_0x55a15deb1640 .part v0x55a15dc8f400_0, 11, 1;
L_0x55a15deb16e0 .part v0x55a15dc8f400_0, 12, 1;
L_0x55a15deb1800 .part v0x55a15dc8f400_0, 13, 1;
L_0x55a15deb18a0 .part v0x55a15dc8f400_0, 14, 1;
L_0x55a15deb19d0 .part v0x55a15dc8f400_0, 15, 1;
L_0x55a15deb1a70 .part v0x55a15dc8f400_0, 16, 1;
L_0x55a15deb1bb0 .part v0x55a15dc8f400_0, 17, 1;
L_0x55a15deb1c50 .part v0x55a15dc8f400_0, 18, 1;
L_0x55a15deb1b10 .part v0x55a15dc8f400_0, 19, 1;
L_0x55a15deb1da0 .part v0x55a15dc8f400_0, 20, 1;
L_0x55a15deb1cf0 .part v0x55a15dc8f400_0, 21, 1;
L_0x55a15deb1f00 .part v0x55a15dc8f400_0, 22, 1;
L_0x55a15deb1e40 .part v0x55a15dc8f400_0, 23, 1;
L_0x55a15deb2880 .part v0x55a15dc8f400_0, 24, 1;
L_0x55a15deb27b0 .part v0x55a15dc8f400_0, 25, 1;
L_0x55a15deb2a00 .part v0x55a15dc8f400_0, 26, 1;
L_0x55a15deb2920 .part v0x55a15dc8f400_0, 27, 1;
L_0x55a15deb2b90 .part v0x55a15dc8f400_0, 28, 1;
L_0x55a15deb2aa0 .part v0x55a15dc8f400_0, 29, 1;
L_0x55a15deb2d30 .part v0x55a15dc8f400_0, 30, 1;
L_0x55a15deb2c30 .part v0x55a15dc8f400_0, 31, 1;
S_0x55a15d88e370 .scope module, "obc[0]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de925d0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d891f30_0 .net "a", 0 0, L_0x55a15de938c0;  1 drivers
v0x55a15d892080_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d892140_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8921e0_0 .net "in", 0 0, L_0x55a15deb0e40;  1 drivers
v0x55a15d892280_0 .net "out", 0 0, L_0x55a15de93f20;  1 drivers
v0x55a15d892320_0 .net "rw", 0 0, L_0x55a15de925d0;  1 drivers
v0x55a15d8923c0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d88e5f0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d88e370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de93cf0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d891280_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d891340_0 .net "d", 0 0, L_0x55a15de938c0;  alias, 1 drivers
v0x55a15d891450_0 .net "q", 0 0, L_0x55a15de93f20;  alias, 1 drivers
v0x55a15d8914f0_0 .net "q0", 0 0, L_0x55a15de93ba0;  1 drivers
v0x55a15d891590_0 .net "q_bar", 0 0, L_0x55a15de93f90;  1 drivers
S_0x55a15d88e880 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d88e5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de93c80 .functor NOT 1, L_0x55a15de938c0, C4<0>, C4<0>, C4<0>;
v0x55a15d88fa10_0 .net "clk", 0 0, L_0x55a15de93cf0;  1 drivers
v0x55a15d88fad0_0 .net "d", 0 0, L_0x55a15de938c0;  alias, 1 drivers
v0x55a15d88fba0_0 .net "q", 0 0, L_0x55a15de93ba0;  alias, 1 drivers
v0x55a15d88fcc0_0 .net "q_bar", 0 0, L_0x55a15de93c10;  1 drivers
S_0x55a15d88eb10 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d88e880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de939d0 .functor AND 1, L_0x55a15de93cf0, L_0x55a15de938c0, C4<1>, C4<1>;
L_0x55a15de93ae0 .functor AND 1, L_0x55a15de93cf0, L_0x55a15de93c80, C4<1>, C4<1>;
v0x55a15d88f420_0 .net "a", 0 0, L_0x55a15de939d0;  1 drivers
v0x55a15d88f4e0_0 .net "b", 0 0, L_0x55a15de93ae0;  1 drivers
v0x55a15d88f5b0_0 .net "en", 0 0, L_0x55a15de93cf0;  alias, 1 drivers
v0x55a15d88f680_0 .net "q", 0 0, L_0x55a15de93ba0;  alias, 1 drivers
v0x55a15d88f750_0 .net "q_bar", 0 0, L_0x55a15de93c10;  alias, 1 drivers
v0x55a15d88f840_0 .net "r", 0 0, L_0x55a15de93c80;  1 drivers
v0x55a15d88f8e0_0 .net "s", 0 0, L_0x55a15de938c0;  alias, 1 drivers
S_0x55a15d88edb0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d88eb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de93ba0 .functor NOR 1, L_0x55a15de93ae0, L_0x55a15de93c10, C4<0>, C4<0>;
L_0x55a15de93c10 .functor NOR 1, L_0x55a15de939d0, L_0x55a15de93ba0, C4<0>, C4<0>;
v0x55a15d88f040_0 .net "q", 0 0, L_0x55a15de93ba0;  alias, 1 drivers
v0x55a15d88f120_0 .net "q_bar", 0 0, L_0x55a15de93c10;  alias, 1 drivers
v0x55a15d88f1e0_0 .net "r", 0 0, L_0x55a15de93ae0;  alias, 1 drivers
v0x55a15d88f2b0_0 .net "s", 0 0, L_0x55a15de939d0;  alias, 1 drivers
S_0x55a15d88fdd0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d88e5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de94110 .functor NOT 1, L_0x55a15de93ba0, C4<0>, C4<0>, C4<0>;
v0x55a15d890ea0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d890f60_0 .net "d", 0 0, L_0x55a15de93ba0;  alias, 1 drivers
v0x55a15d8910b0_0 .net "q", 0 0, L_0x55a15de93f20;  alias, 1 drivers
v0x55a15d891150_0 .net "q_bar", 0 0, L_0x55a15de93f90;  alias, 1 drivers
S_0x55a15d890030 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d88fdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de93df0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de93ba0, C4<1>, C4<1>;
L_0x55a15de93e60 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de94110, C4<1>, C4<1>;
v0x55a15d8908f0_0 .net "a", 0 0, L_0x55a15de93df0;  1 drivers
v0x55a15d8909b0_0 .net "b", 0 0, L_0x55a15de93e60;  1 drivers
v0x55a15d890a80_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d890b50_0 .net "q", 0 0, L_0x55a15de93f20;  alias, 1 drivers
v0x55a15d890c20_0 .net "q_bar", 0 0, L_0x55a15de93f90;  alias, 1 drivers
v0x55a15d890d10_0 .net "r", 0 0, L_0x55a15de94110;  1 drivers
v0x55a15d890db0_0 .net "s", 0 0, L_0x55a15de93ba0;  alias, 1 drivers
S_0x55a15d890280 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d890030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de93f20 .functor NOR 1, L_0x55a15de93e60, L_0x55a15de93f90, C4<0>, C4<0>;
L_0x55a15de93f90 .functor NOR 1, L_0x55a15de93df0, L_0x55a15de93f20, C4<0>, C4<0>;
v0x55a15d890510_0 .net "q", 0 0, L_0x55a15de93f20;  alias, 1 drivers
v0x55a15d8905f0_0 .net "q_bar", 0 0, L_0x55a15de93f90;  alias, 1 drivers
v0x55a15d8906b0_0 .net "r", 0 0, L_0x55a15de93e60;  alias, 1 drivers
v0x55a15d890780_0 .net "s", 0 0, L_0x55a15de93df0;  alias, 1 drivers
S_0x55a15d8916c0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d88e370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de93770 .functor AND 1, L_0x55a15de937e0, L_0x55a15de93f20, C4<1>, C4<1>;
L_0x55a15de937e0 .functor NOT 1, L_0x55a15de925d0, C4<0>, C4<0>, C4<0>;
L_0x55a15de93850 .functor AND 1, L_0x55a15de925d0, L_0x55a15deb0e40, C4<1>, C4<1>;
L_0x55a15de938c0 .functor OR 1, L_0x55a15de93850, L_0x55a15de93770, C4<0>, C4<0>;
v0x55a15d891920_0 .net *"_s1", 0 0, L_0x55a15de937e0;  1 drivers
v0x55a15d891a00_0 .net "in0", 0 0, L_0x55a15de93f20;  alias, 1 drivers
v0x55a15d891b50_0 .net "in1", 0 0, L_0x55a15deb0e40;  alias, 1 drivers
v0x55a15d891bf0_0 .net "out", 0 0, L_0x55a15de938c0;  alias, 1 drivers
v0x55a15d891c90_0 .net "s0", 0 0, L_0x55a15de925d0;  alias, 1 drivers
v0x55a15d891d30_0 .net "w0", 0 0, L_0x55a15de93770;  1 drivers
v0x55a15d891df0_0 .net "w1", 0 0, L_0x55a15de93850;  1 drivers
S_0x55a15d8924d0 .scope module, "obc[1]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de94180 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d896080_0 .net "a", 0 0, L_0x55a15de943e0;  1 drivers
v0x55a15d8961d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d896290_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d896330_0 .net "in", 0 0, L_0x55a15deb0ee0;  1 drivers
v0x55a15d896400_0 .net "out", 0 0, L_0x55a15de94be0;  1 drivers
v0x55a15d8964a0_0 .net "rw", 0 0, L_0x55a15de94180;  1 drivers
v0x55a15d896540_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d892760 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8924d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de948a0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8953d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d895490_0 .net "d", 0 0, L_0x55a15de943e0;  alias, 1 drivers
v0x55a15d8955a0_0 .net "q", 0 0, L_0x55a15de94be0;  alias, 1 drivers
v0x55a15d895640_0 .net "q0", 0 0, L_0x55a15de946c0;  1 drivers
v0x55a15d8956e0_0 .net "q_bar", 0 0, L_0x55a15de94c50;  1 drivers
S_0x55a15d8929d0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d892760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de94830 .functor NOT 1, L_0x55a15de943e0, C4<0>, C4<0>, C4<0>;
v0x55a15d893b60_0 .net "clk", 0 0, L_0x55a15de948a0;  1 drivers
v0x55a15d893c20_0 .net "d", 0 0, L_0x55a15de943e0;  alias, 1 drivers
v0x55a15d893cf0_0 .net "q", 0 0, L_0x55a15de946c0;  alias, 1 drivers
v0x55a15d893e10_0 .net "q_bar", 0 0, L_0x55a15de94730;  1 drivers
S_0x55a15d892c60 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8929d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de944f0 .functor AND 1, L_0x55a15de948a0, L_0x55a15de943e0, C4<1>, C4<1>;
L_0x55a15de94600 .functor AND 1, L_0x55a15de948a0, L_0x55a15de94830, C4<1>, C4<1>;
v0x55a15d893570_0 .net "a", 0 0, L_0x55a15de944f0;  1 drivers
v0x55a15d893630_0 .net "b", 0 0, L_0x55a15de94600;  1 drivers
v0x55a15d893700_0 .net "en", 0 0, L_0x55a15de948a0;  alias, 1 drivers
v0x55a15d8937d0_0 .net "q", 0 0, L_0x55a15de946c0;  alias, 1 drivers
v0x55a15d8938a0_0 .net "q_bar", 0 0, L_0x55a15de94730;  alias, 1 drivers
v0x55a15d893990_0 .net "r", 0 0, L_0x55a15de94830;  1 drivers
v0x55a15d893a30_0 .net "s", 0 0, L_0x55a15de943e0;  alias, 1 drivers
S_0x55a15d892f00 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d892c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de946c0 .functor NOR 1, L_0x55a15de94600, L_0x55a15de94730, C4<0>, C4<0>;
L_0x55a15de94730 .functor NOR 1, L_0x55a15de944f0, L_0x55a15de946c0, C4<0>, C4<0>;
v0x55a15d893190_0 .net "q", 0 0, L_0x55a15de946c0;  alias, 1 drivers
v0x55a15d893270_0 .net "q_bar", 0 0, L_0x55a15de94730;  alias, 1 drivers
v0x55a15d893330_0 .net "r", 0 0, L_0x55a15de94600;  alias, 1 drivers
v0x55a15d893400_0 .net "s", 0 0, L_0x55a15de944f0;  alias, 1 drivers
S_0x55a15d893f20 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d892760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de94dd0 .functor NOT 1, L_0x55a15de946c0, C4<0>, C4<0>, C4<0>;
v0x55a15d894ff0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8950b0_0 .net "d", 0 0, L_0x55a15de946c0;  alias, 1 drivers
v0x55a15d895200_0 .net "q", 0 0, L_0x55a15de94be0;  alias, 1 drivers
v0x55a15d8952a0_0 .net "q_bar", 0 0, L_0x55a15de94c50;  alias, 1 drivers
S_0x55a15d894180 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d893f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de949a0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de946c0, C4<1>, C4<1>;
L_0x55a15de94b20 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de94dd0, C4<1>, C4<1>;
v0x55a15d894a40_0 .net "a", 0 0, L_0x55a15de949a0;  1 drivers
v0x55a15d894b00_0 .net "b", 0 0, L_0x55a15de94b20;  1 drivers
v0x55a15d894bd0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d894ca0_0 .net "q", 0 0, L_0x55a15de94be0;  alias, 1 drivers
v0x55a15d894d70_0 .net "q_bar", 0 0, L_0x55a15de94c50;  alias, 1 drivers
v0x55a15d894e60_0 .net "r", 0 0, L_0x55a15de94dd0;  1 drivers
v0x55a15d894f00_0 .net "s", 0 0, L_0x55a15de946c0;  alias, 1 drivers
S_0x55a15d8943d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d894180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de94be0 .functor NOR 1, L_0x55a15de94b20, L_0x55a15de94c50, C4<0>, C4<0>;
L_0x55a15de94c50 .functor NOR 1, L_0x55a15de949a0, L_0x55a15de94be0, C4<0>, C4<0>;
v0x55a15d894660_0 .net "q", 0 0, L_0x55a15de94be0;  alias, 1 drivers
v0x55a15d894740_0 .net "q_bar", 0 0, L_0x55a15de94c50;  alias, 1 drivers
v0x55a15d894800_0 .net "r", 0 0, L_0x55a15de94b20;  alias, 1 drivers
v0x55a15d8948d0_0 .net "s", 0 0, L_0x55a15de949a0;  alias, 1 drivers
S_0x55a15d895810 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8924d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de94240 .functor AND 1, L_0x55a15de942b0, L_0x55a15de94be0, C4<1>, C4<1>;
L_0x55a15de942b0 .functor NOT 1, L_0x55a15de94180, C4<0>, C4<0>, C4<0>;
L_0x55a15de94370 .functor AND 1, L_0x55a15de94180, L_0x55a15deb0ee0, C4<1>, C4<1>;
L_0x55a15de943e0 .functor OR 1, L_0x55a15de94370, L_0x55a15de94240, C4<0>, C4<0>;
v0x55a15d895a70_0 .net *"_s1", 0 0, L_0x55a15de942b0;  1 drivers
v0x55a15d895b50_0 .net "in0", 0 0, L_0x55a15de94be0;  alias, 1 drivers
v0x55a15d895ca0_0 .net "in1", 0 0, L_0x55a15deb0ee0;  alias, 1 drivers
v0x55a15d895d40_0 .net "out", 0 0, L_0x55a15de943e0;  alias, 1 drivers
v0x55a15d895de0_0 .net "s0", 0 0, L_0x55a15de94180;  alias, 1 drivers
v0x55a15d895e80_0 .net "w0", 0 0, L_0x55a15de94240;  1 drivers
v0x55a15d895f40_0 .net "w1", 0 0, L_0x55a15de94370;  1 drivers
S_0x55a15d896610 .scope module, "obc[2]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de94e40 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d89a1d0_0 .net "a", 0 0, L_0x55a15de950a0;  1 drivers
v0x55a15d89a320_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d89a3e0_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d89a480_0 .net "in", 0 0, L_0x55a15deb0f80;  1 drivers
v0x55a15d89a520_0 .net "out", 0 0, L_0x55a15de95900;  1 drivers
v0x55a15d89a610_0 .net "rw", 0 0, L_0x55a15de94e40;  1 drivers
v0x55a15d89a6b0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8968b0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d896610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de95560 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d899520_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8995e0_0 .net "d", 0 0, L_0x55a15de950a0;  alias, 1 drivers
v0x55a15d8996f0_0 .net "q", 0 0, L_0x55a15de95900;  alias, 1 drivers
v0x55a15d899790_0 .net "q0", 0 0, L_0x55a15de95380;  1 drivers
v0x55a15d899830_0 .net "q_bar", 0 0, L_0x55a15de95990;  1 drivers
S_0x55a15d896b20 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8968b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de954f0 .functor NOT 1, L_0x55a15de950a0, C4<0>, C4<0>, C4<0>;
v0x55a15d897cb0_0 .net "clk", 0 0, L_0x55a15de95560;  1 drivers
v0x55a15d897d70_0 .net "d", 0 0, L_0x55a15de950a0;  alias, 1 drivers
v0x55a15d897e40_0 .net "q", 0 0, L_0x55a15de95380;  alias, 1 drivers
v0x55a15d897f60_0 .net "q_bar", 0 0, L_0x55a15de953f0;  1 drivers
S_0x55a15d896db0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d896b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de951b0 .functor AND 1, L_0x55a15de95560, L_0x55a15de950a0, C4<1>, C4<1>;
L_0x55a15de952c0 .functor AND 1, L_0x55a15de95560, L_0x55a15de954f0, C4<1>, C4<1>;
v0x55a15d8976c0_0 .net "a", 0 0, L_0x55a15de951b0;  1 drivers
v0x55a15d897780_0 .net "b", 0 0, L_0x55a15de952c0;  1 drivers
v0x55a15d897850_0 .net "en", 0 0, L_0x55a15de95560;  alias, 1 drivers
v0x55a15d897920_0 .net "q", 0 0, L_0x55a15de95380;  alias, 1 drivers
v0x55a15d8979f0_0 .net "q_bar", 0 0, L_0x55a15de953f0;  alias, 1 drivers
v0x55a15d897ae0_0 .net "r", 0 0, L_0x55a15de954f0;  1 drivers
v0x55a15d897b80_0 .net "s", 0 0, L_0x55a15de950a0;  alias, 1 drivers
S_0x55a15d897050 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d896db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de95380 .functor NOR 1, L_0x55a15de952c0, L_0x55a15de953f0, C4<0>, C4<0>;
L_0x55a15de953f0 .functor NOR 1, L_0x55a15de951b0, L_0x55a15de95380, C4<0>, C4<0>;
v0x55a15d8972e0_0 .net "q", 0 0, L_0x55a15de95380;  alias, 1 drivers
v0x55a15d8973c0_0 .net "q_bar", 0 0, L_0x55a15de953f0;  alias, 1 drivers
v0x55a15d897480_0 .net "r", 0 0, L_0x55a15de952c0;  alias, 1 drivers
v0x55a15d897550_0 .net "s", 0 0, L_0x55a15de951b0;  alias, 1 drivers
S_0x55a15d898070 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8968b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de95b30 .functor NOT 1, L_0x55a15de95380, C4<0>, C4<0>, C4<0>;
v0x55a15d899140_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d899200_0 .net "d", 0 0, L_0x55a15de95380;  alias, 1 drivers
v0x55a15d899350_0 .net "q", 0 0, L_0x55a15de95900;  alias, 1 drivers
v0x55a15d8993f0_0 .net "q_bar", 0 0, L_0x55a15de95990;  alias, 1 drivers
S_0x55a15d8982d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d898070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de95660 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de95380, C4<1>, C4<1>;
L_0x55a15de95820 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de95b30, C4<1>, C4<1>;
v0x55a15d898b90_0 .net "a", 0 0, L_0x55a15de95660;  1 drivers
v0x55a15d898c50_0 .net "b", 0 0, L_0x55a15de95820;  1 drivers
v0x55a15d898d20_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d898df0_0 .net "q", 0 0, L_0x55a15de95900;  alias, 1 drivers
v0x55a15d898ec0_0 .net "q_bar", 0 0, L_0x55a15de95990;  alias, 1 drivers
v0x55a15d898fb0_0 .net "r", 0 0, L_0x55a15de95b30;  1 drivers
v0x55a15d899050_0 .net "s", 0 0, L_0x55a15de95380;  alias, 1 drivers
S_0x55a15d898520 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8982d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de95900 .functor NOR 1, L_0x55a15de95820, L_0x55a15de95990, C4<0>, C4<0>;
L_0x55a15de95990 .functor NOR 1, L_0x55a15de95660, L_0x55a15de95900, C4<0>, C4<0>;
v0x55a15d8987b0_0 .net "q", 0 0, L_0x55a15de95900;  alias, 1 drivers
v0x55a15d898890_0 .net "q_bar", 0 0, L_0x55a15de95990;  alias, 1 drivers
v0x55a15d898950_0 .net "r", 0 0, L_0x55a15de95820;  alias, 1 drivers
v0x55a15d898a20_0 .net "s", 0 0, L_0x55a15de95660;  alias, 1 drivers
S_0x55a15d899960 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d896610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de94f00 .functor AND 1, L_0x55a15de94f70, L_0x55a15de95900, C4<1>, C4<1>;
L_0x55a15de94f70 .functor NOT 1, L_0x55a15de94e40, C4<0>, C4<0>, C4<0>;
L_0x55a15de95030 .functor AND 1, L_0x55a15de94e40, L_0x55a15deb0f80, C4<1>, C4<1>;
L_0x55a15de950a0 .functor OR 1, L_0x55a15de95030, L_0x55a15de94f00, C4<0>, C4<0>;
v0x55a15d899bc0_0 .net *"_s1", 0 0, L_0x55a15de94f70;  1 drivers
v0x55a15d899ca0_0 .net "in0", 0 0, L_0x55a15de95900;  alias, 1 drivers
v0x55a15d899df0_0 .net "in1", 0 0, L_0x55a15deb0f80;  alias, 1 drivers
v0x55a15d899e90_0 .net "out", 0 0, L_0x55a15de950a0;  alias, 1 drivers
v0x55a15d899f30_0 .net "s0", 0 0, L_0x55a15de94e40;  alias, 1 drivers
v0x55a15d899fd0_0 .net "w0", 0 0, L_0x55a15de94f00;  1 drivers
v0x55a15d89a090_0 .net "w1", 0 0, L_0x55a15de95030;  1 drivers
S_0x55a15d89a770 .scope module, "obc[3]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de95be0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d89e320_0 .net "a", 0 0, L_0x55a15de95ec0;  1 drivers
v0x55a15d89e470_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d89e530_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d89e5d0_0 .net "in", 0 0, L_0x55a15deb1020;  1 drivers
v0x55a15d89e670_0 .net "out", 0 0, L_0x55a15de96820;  1 drivers
v0x55a15d89e710_0 .net "rw", 0 0, L_0x55a15de95be0;  1 drivers
v0x55a15d89e7b0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d89a9e0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d89a770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de96440 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d89d670_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d89d730_0 .net "d", 0 0, L_0x55a15de95ec0;  alias, 1 drivers
v0x55a15d89d840_0 .net "q", 0 0, L_0x55a15de96820;  alias, 1 drivers
v0x55a15d89d8e0_0 .net "q0", 0 0, L_0x55a15de961e0;  1 drivers
v0x55a15d89d980_0 .net "q_bar", 0 0, L_0x55a15de968b0;  1 drivers
S_0x55a15d89ac70 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d89a9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de96390 .functor NOT 1, L_0x55a15de95ec0, C4<0>, C4<0>, C4<0>;
v0x55a15d89be00_0 .net "clk", 0 0, L_0x55a15de96440;  1 drivers
v0x55a15d89bec0_0 .net "d", 0 0, L_0x55a15de95ec0;  alias, 1 drivers
v0x55a15d89bf90_0 .net "q", 0 0, L_0x55a15de961e0;  alias, 1 drivers
v0x55a15d89c0b0_0 .net "q_bar", 0 0, L_0x55a15de96270;  1 drivers
S_0x55a15d89af00 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d89ac70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de95fd0 .functor AND 1, L_0x55a15de96440, L_0x55a15de95ec0, C4<1>, C4<1>;
L_0x55a15de96100 .functor AND 1, L_0x55a15de96440, L_0x55a15de96390, C4<1>, C4<1>;
v0x55a15d89b810_0 .net "a", 0 0, L_0x55a15de95fd0;  1 drivers
v0x55a15d89b8d0_0 .net "b", 0 0, L_0x55a15de96100;  1 drivers
v0x55a15d89b9a0_0 .net "en", 0 0, L_0x55a15de96440;  alias, 1 drivers
v0x55a15d89ba70_0 .net "q", 0 0, L_0x55a15de961e0;  alias, 1 drivers
v0x55a15d89bb40_0 .net "q_bar", 0 0, L_0x55a15de96270;  alias, 1 drivers
v0x55a15d89bc30_0 .net "r", 0 0, L_0x55a15de96390;  1 drivers
v0x55a15d89bcd0_0 .net "s", 0 0, L_0x55a15de95ec0;  alias, 1 drivers
S_0x55a15d89b1a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d89af00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de961e0 .functor NOR 1, L_0x55a15de96100, L_0x55a15de96270, C4<0>, C4<0>;
L_0x55a15de96270 .functor NOR 1, L_0x55a15de95fd0, L_0x55a15de961e0, C4<0>, C4<0>;
v0x55a15d89b430_0 .net "q", 0 0, L_0x55a15de961e0;  alias, 1 drivers
v0x55a15d89b510_0 .net "q_bar", 0 0, L_0x55a15de96270;  alias, 1 drivers
v0x55a15d89b5d0_0 .net "r", 0 0, L_0x55a15de96100;  alias, 1 drivers
v0x55a15d89b6a0_0 .net "s", 0 0, L_0x55a15de95fd0;  alias, 1 drivers
S_0x55a15d89c1c0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d89a9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de96a50 .functor NOT 1, L_0x55a15de961e0, C4<0>, C4<0>, C4<0>;
v0x55a15d89d290_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d89d350_0 .net "d", 0 0, L_0x55a15de961e0;  alias, 1 drivers
v0x55a15d89d4a0_0 .net "q", 0 0, L_0x55a15de96820;  alias, 1 drivers
v0x55a15d89d540_0 .net "q_bar", 0 0, L_0x55a15de968b0;  alias, 1 drivers
S_0x55a15d89c420 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d89c1c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de96580 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de961e0, C4<1>, C4<1>;
L_0x55a15de96740 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de96a50, C4<1>, C4<1>;
v0x55a15d89cce0_0 .net "a", 0 0, L_0x55a15de96580;  1 drivers
v0x55a15d89cda0_0 .net "b", 0 0, L_0x55a15de96740;  1 drivers
v0x55a15d89ce70_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d89cf40_0 .net "q", 0 0, L_0x55a15de96820;  alias, 1 drivers
v0x55a15d89d010_0 .net "q_bar", 0 0, L_0x55a15de968b0;  alias, 1 drivers
v0x55a15d89d100_0 .net "r", 0 0, L_0x55a15de96a50;  1 drivers
v0x55a15d89d1a0_0 .net "s", 0 0, L_0x55a15de961e0;  alias, 1 drivers
S_0x55a15d89c670 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d89c420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de96820 .functor NOR 1, L_0x55a15de96740, L_0x55a15de968b0, C4<0>, C4<0>;
L_0x55a15de968b0 .functor NOR 1, L_0x55a15de96580, L_0x55a15de96820, C4<0>, C4<0>;
v0x55a15d89c900_0 .net "q", 0 0, L_0x55a15de96820;  alias, 1 drivers
v0x55a15d89c9e0_0 .net "q_bar", 0 0, L_0x55a15de968b0;  alias, 1 drivers
v0x55a15d89caa0_0 .net "r", 0 0, L_0x55a15de96740;  alias, 1 drivers
v0x55a15d89cb70_0 .net "s", 0 0, L_0x55a15de96580;  alias, 1 drivers
S_0x55a15d89dab0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d89a770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de95ce0 .functor AND 1, L_0x55a15de95d70, L_0x55a15de96820, C4<1>, C4<1>;
L_0x55a15de95d70 .functor NOT 1, L_0x55a15de95be0, C4<0>, C4<0>, C4<0>;
L_0x55a15de95e30 .functor AND 1, L_0x55a15de95be0, L_0x55a15deb1020, C4<1>, C4<1>;
L_0x55a15de95ec0 .functor OR 1, L_0x55a15de95e30, L_0x55a15de95ce0, C4<0>, C4<0>;
v0x55a15d89dd10_0 .net *"_s1", 0 0, L_0x55a15de95d70;  1 drivers
v0x55a15d89ddf0_0 .net "in0", 0 0, L_0x55a15de96820;  alias, 1 drivers
v0x55a15d89df40_0 .net "in1", 0 0, L_0x55a15deb1020;  alias, 1 drivers
v0x55a15d89dfe0_0 .net "out", 0 0, L_0x55a15de95ec0;  alias, 1 drivers
v0x55a15d89e080_0 .net "s0", 0 0, L_0x55a15de95be0;  alias, 1 drivers
v0x55a15d89e120_0 .net "w0", 0 0, L_0x55a15de95ce0;  1 drivers
v0x55a15d89e1e0_0 .net "w1", 0 0, L_0x55a15de95e30;  1 drivers
S_0x55a15d89e8a0 .scope module, "obc[4]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de96b00 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8a2470_0 .net "a", 0 0, L_0x55a15de96de0;  1 drivers
v0x55a15d8a25c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8a2680_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8a27b0_0 .net "in", 0 0, L_0x55a15deb10c0;  1 drivers
v0x55a15d8a2850_0 .net "out", 0 0, L_0x55a15de97740;  1 drivers
v0x55a15d8a28f0_0 .net "rw", 0 0, L_0x55a15de96b00;  1 drivers
v0x55a15d8a2990_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d89eb60 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d89e8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de97360 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8a17c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8a1880_0 .net "d", 0 0, L_0x55a15de96de0;  alias, 1 drivers
v0x55a15d8a1990_0 .net "q", 0 0, L_0x55a15de97740;  alias, 1 drivers
v0x55a15d8a1a30_0 .net "q0", 0 0, L_0x55a15de97100;  1 drivers
v0x55a15d8a1ad0_0 .net "q_bar", 0 0, L_0x55a15de977d0;  1 drivers
S_0x55a15d89edc0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d89eb60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de972b0 .functor NOT 1, L_0x55a15de96de0, C4<0>, C4<0>, C4<0>;
v0x55a15d89ff50_0 .net "clk", 0 0, L_0x55a15de97360;  1 drivers
v0x55a15d8a0010_0 .net "d", 0 0, L_0x55a15de96de0;  alias, 1 drivers
v0x55a15d8a00e0_0 .net "q", 0 0, L_0x55a15de97100;  alias, 1 drivers
v0x55a15d8a0200_0 .net "q_bar", 0 0, L_0x55a15de97190;  1 drivers
S_0x55a15d89f050 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d89edc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de96ef0 .functor AND 1, L_0x55a15de97360, L_0x55a15de96de0, C4<1>, C4<1>;
L_0x55a15de97020 .functor AND 1, L_0x55a15de97360, L_0x55a15de972b0, C4<1>, C4<1>;
v0x55a15d89f960_0 .net "a", 0 0, L_0x55a15de96ef0;  1 drivers
v0x55a15d89fa20_0 .net "b", 0 0, L_0x55a15de97020;  1 drivers
v0x55a15d89faf0_0 .net "en", 0 0, L_0x55a15de97360;  alias, 1 drivers
v0x55a15d89fbc0_0 .net "q", 0 0, L_0x55a15de97100;  alias, 1 drivers
v0x55a15d89fc90_0 .net "q_bar", 0 0, L_0x55a15de97190;  alias, 1 drivers
v0x55a15d89fd80_0 .net "r", 0 0, L_0x55a15de972b0;  1 drivers
v0x55a15d89fe20_0 .net "s", 0 0, L_0x55a15de96de0;  alias, 1 drivers
S_0x55a15d89f2f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d89f050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de97100 .functor NOR 1, L_0x55a15de97020, L_0x55a15de97190, C4<0>, C4<0>;
L_0x55a15de97190 .functor NOR 1, L_0x55a15de96ef0, L_0x55a15de97100, C4<0>, C4<0>;
v0x55a15d89f580_0 .net "q", 0 0, L_0x55a15de97100;  alias, 1 drivers
v0x55a15d89f660_0 .net "q_bar", 0 0, L_0x55a15de97190;  alias, 1 drivers
v0x55a15d89f720_0 .net "r", 0 0, L_0x55a15de97020;  alias, 1 drivers
v0x55a15d89f7f0_0 .net "s", 0 0, L_0x55a15de96ef0;  alias, 1 drivers
S_0x55a15d8a0310 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d89eb60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de97970 .functor NOT 1, L_0x55a15de97100, C4<0>, C4<0>, C4<0>;
v0x55a15d8a13e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8a14a0_0 .net "d", 0 0, L_0x55a15de97100;  alias, 1 drivers
v0x55a15d8a15f0_0 .net "q", 0 0, L_0x55a15de97740;  alias, 1 drivers
v0x55a15d8a1690_0 .net "q_bar", 0 0, L_0x55a15de977d0;  alias, 1 drivers
S_0x55a15d8a0570 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8a0310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de974a0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de97100, C4<1>, C4<1>;
L_0x55a15de97660 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de97970, C4<1>, C4<1>;
v0x55a15d8a0e30_0 .net "a", 0 0, L_0x55a15de974a0;  1 drivers
v0x55a15d8a0ef0_0 .net "b", 0 0, L_0x55a15de97660;  1 drivers
v0x55a15d8a0fc0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8a1090_0 .net "q", 0 0, L_0x55a15de97740;  alias, 1 drivers
v0x55a15d8a1160_0 .net "q_bar", 0 0, L_0x55a15de977d0;  alias, 1 drivers
v0x55a15d8a1250_0 .net "r", 0 0, L_0x55a15de97970;  1 drivers
v0x55a15d8a12f0_0 .net "s", 0 0, L_0x55a15de97100;  alias, 1 drivers
S_0x55a15d8a07c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8a0570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de97740 .functor NOR 1, L_0x55a15de97660, L_0x55a15de977d0, C4<0>, C4<0>;
L_0x55a15de977d0 .functor NOR 1, L_0x55a15de974a0, L_0x55a15de97740, C4<0>, C4<0>;
v0x55a15d8a0a50_0 .net "q", 0 0, L_0x55a15de97740;  alias, 1 drivers
v0x55a15d8a0b30_0 .net "q_bar", 0 0, L_0x55a15de977d0;  alias, 1 drivers
v0x55a15d8a0bf0_0 .net "r", 0 0, L_0x55a15de97660;  alias, 1 drivers
v0x55a15d8a0cc0_0 .net "s", 0 0, L_0x55a15de974a0;  alias, 1 drivers
S_0x55a15d8a1c00 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d89e8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de96c00 .functor AND 1, L_0x55a15de96c90, L_0x55a15de97740, C4<1>, C4<1>;
L_0x55a15de96c90 .functor NOT 1, L_0x55a15de96b00, C4<0>, C4<0>, C4<0>;
L_0x55a15de96d50 .functor AND 1, L_0x55a15de96b00, L_0x55a15deb10c0, C4<1>, C4<1>;
L_0x55a15de96de0 .functor OR 1, L_0x55a15de96d50, L_0x55a15de96c00, C4<0>, C4<0>;
v0x55a15d8a1e60_0 .net *"_s1", 0 0, L_0x55a15de96c90;  1 drivers
v0x55a15d8a1f40_0 .net "in0", 0 0, L_0x55a15de97740;  alias, 1 drivers
v0x55a15d8a2090_0 .net "in1", 0 0, L_0x55a15deb10c0;  alias, 1 drivers
v0x55a15d8a2130_0 .net "out", 0 0, L_0x55a15de96de0;  alias, 1 drivers
v0x55a15d8a21d0_0 .net "s0", 0 0, L_0x55a15de96b00;  alias, 1 drivers
v0x55a15d8a2270_0 .net "w0", 0 0, L_0x55a15de96c00;  1 drivers
v0x55a15d8a2330_0 .net "w1", 0 0, L_0x55a15de96d50;  1 drivers
S_0x55a15d8a2a80 .scope module, "obc[5]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de97a20 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8a65e0_0 .net "a", 0 0, L_0x55a15de97d00;  1 drivers
v0x55a15d8a6730_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8a67f0_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8a6890_0 .net "in", 0 0, L_0x55a15deb1160;  1 drivers
v0x55a15d8a6930_0 .net "out", 0 0, L_0x55a15de98660;  1 drivers
v0x55a15d8a69d0_0 .net "rw", 0 0, L_0x55a15de97a20;  1 drivers
v0x55a15d8a6a70_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8a2ca0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8a2a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de98280 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8a5930_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8a59f0_0 .net "d", 0 0, L_0x55a15de97d00;  alias, 1 drivers
v0x55a15d8a5b00_0 .net "q", 0 0, L_0x55a15de98660;  alias, 1 drivers
v0x55a15d8a5ba0_0 .net "q0", 0 0, L_0x55a15de98020;  1 drivers
v0x55a15d8a5c40_0 .net "q_bar", 0 0, L_0x55a15de986f0;  1 drivers
S_0x55a15d8a2f30 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8a2ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de981d0 .functor NOT 1, L_0x55a15de97d00, C4<0>, C4<0>, C4<0>;
v0x55a15d8a40c0_0 .net "clk", 0 0, L_0x55a15de98280;  1 drivers
v0x55a15d8a4180_0 .net "d", 0 0, L_0x55a15de97d00;  alias, 1 drivers
v0x55a15d8a4250_0 .net "q", 0 0, L_0x55a15de98020;  alias, 1 drivers
v0x55a15d8a4370_0 .net "q_bar", 0 0, L_0x55a15de980b0;  1 drivers
S_0x55a15d8a31c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8a2f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de97e10 .functor AND 1, L_0x55a15de98280, L_0x55a15de97d00, C4<1>, C4<1>;
L_0x55a15de97f40 .functor AND 1, L_0x55a15de98280, L_0x55a15de981d0, C4<1>, C4<1>;
v0x55a15d8a3ad0_0 .net "a", 0 0, L_0x55a15de97e10;  1 drivers
v0x55a15d8a3b90_0 .net "b", 0 0, L_0x55a15de97f40;  1 drivers
v0x55a15d8a3c60_0 .net "en", 0 0, L_0x55a15de98280;  alias, 1 drivers
v0x55a15d8a3d30_0 .net "q", 0 0, L_0x55a15de98020;  alias, 1 drivers
v0x55a15d8a3e00_0 .net "q_bar", 0 0, L_0x55a15de980b0;  alias, 1 drivers
v0x55a15d8a3ef0_0 .net "r", 0 0, L_0x55a15de981d0;  1 drivers
v0x55a15d8a3f90_0 .net "s", 0 0, L_0x55a15de97d00;  alias, 1 drivers
S_0x55a15d8a3460 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8a31c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de98020 .functor NOR 1, L_0x55a15de97f40, L_0x55a15de980b0, C4<0>, C4<0>;
L_0x55a15de980b0 .functor NOR 1, L_0x55a15de97e10, L_0x55a15de98020, C4<0>, C4<0>;
v0x55a15d8a36f0_0 .net "q", 0 0, L_0x55a15de98020;  alias, 1 drivers
v0x55a15d8a37d0_0 .net "q_bar", 0 0, L_0x55a15de980b0;  alias, 1 drivers
v0x55a15d8a3890_0 .net "r", 0 0, L_0x55a15de97f40;  alias, 1 drivers
v0x55a15d8a3960_0 .net "s", 0 0, L_0x55a15de97e10;  alias, 1 drivers
S_0x55a15d8a4480 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8a2ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de98890 .functor NOT 1, L_0x55a15de98020, C4<0>, C4<0>, C4<0>;
v0x55a15d8a5550_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8a5610_0 .net "d", 0 0, L_0x55a15de98020;  alias, 1 drivers
v0x55a15d8a5760_0 .net "q", 0 0, L_0x55a15de98660;  alias, 1 drivers
v0x55a15d8a5800_0 .net "q_bar", 0 0, L_0x55a15de986f0;  alias, 1 drivers
S_0x55a15d8a46e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8a4480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de983c0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de98020, C4<1>, C4<1>;
L_0x55a15de98580 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de98890, C4<1>, C4<1>;
v0x55a15d8a4fa0_0 .net "a", 0 0, L_0x55a15de983c0;  1 drivers
v0x55a15d8a5060_0 .net "b", 0 0, L_0x55a15de98580;  1 drivers
v0x55a15d8a5130_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8a5200_0 .net "q", 0 0, L_0x55a15de98660;  alias, 1 drivers
v0x55a15d8a52d0_0 .net "q_bar", 0 0, L_0x55a15de986f0;  alias, 1 drivers
v0x55a15d8a53c0_0 .net "r", 0 0, L_0x55a15de98890;  1 drivers
v0x55a15d8a5460_0 .net "s", 0 0, L_0x55a15de98020;  alias, 1 drivers
S_0x55a15d8a4930 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8a46e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de98660 .functor NOR 1, L_0x55a15de98580, L_0x55a15de986f0, C4<0>, C4<0>;
L_0x55a15de986f0 .functor NOR 1, L_0x55a15de983c0, L_0x55a15de98660, C4<0>, C4<0>;
v0x55a15d8a4bc0_0 .net "q", 0 0, L_0x55a15de98660;  alias, 1 drivers
v0x55a15d8a4ca0_0 .net "q_bar", 0 0, L_0x55a15de986f0;  alias, 1 drivers
v0x55a15d8a4d60_0 .net "r", 0 0, L_0x55a15de98580;  alias, 1 drivers
v0x55a15d8a4e30_0 .net "s", 0 0, L_0x55a15de983c0;  alias, 1 drivers
S_0x55a15d8a5d70 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8a2a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de97b20 .functor AND 1, L_0x55a15de97bb0, L_0x55a15de98660, C4<1>, C4<1>;
L_0x55a15de97bb0 .functor NOT 1, L_0x55a15de97a20, C4<0>, C4<0>, C4<0>;
L_0x55a15de97c70 .functor AND 1, L_0x55a15de97a20, L_0x55a15deb1160, C4<1>, C4<1>;
L_0x55a15de97d00 .functor OR 1, L_0x55a15de97c70, L_0x55a15de97b20, C4<0>, C4<0>;
v0x55a15d8a5fd0_0 .net *"_s1", 0 0, L_0x55a15de97bb0;  1 drivers
v0x55a15d8a60b0_0 .net "in0", 0 0, L_0x55a15de98660;  alias, 1 drivers
v0x55a15d8a6200_0 .net "in1", 0 0, L_0x55a15deb1160;  alias, 1 drivers
v0x55a15d8a62a0_0 .net "out", 0 0, L_0x55a15de97d00;  alias, 1 drivers
v0x55a15d8a6340_0 .net "s0", 0 0, L_0x55a15de97a20;  alias, 1 drivers
v0x55a15d8a63e0_0 .net "w0", 0 0, L_0x55a15de97b20;  1 drivers
v0x55a15d8a64a0_0 .net "w1", 0 0, L_0x55a15de97c70;  1 drivers
S_0x55a15d8a6b60 .scope module, "obc[6]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de98940 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8aa710_0 .net "a", 0 0, L_0x55a15de98c20;  1 drivers
v0x55a15d8aa860_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8aa920_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8aa9c0_0 .net "in", 0 0, L_0x55a15deb1200;  1 drivers
v0x55a15d8aaa60_0 .net "out", 0 0, L_0x55a15de99580;  1 drivers
v0x55a15d8aab00_0 .net "rw", 0 0, L_0x55a15de98940;  1 drivers
v0x55a15d8aaba0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8a6dd0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8a6b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de991a0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8a9a60_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8a9b20_0 .net "d", 0 0, L_0x55a15de98c20;  alias, 1 drivers
v0x55a15d8a9c30_0 .net "q", 0 0, L_0x55a15de99580;  alias, 1 drivers
v0x55a15d8a9cd0_0 .net "q0", 0 0, L_0x55a15de98f40;  1 drivers
v0x55a15d8a9d70_0 .net "q_bar", 0 0, L_0x55a15de99610;  1 drivers
S_0x55a15d8a7060 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8a6dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de990f0 .functor NOT 1, L_0x55a15de98c20, C4<0>, C4<0>, C4<0>;
v0x55a15d8a81f0_0 .net "clk", 0 0, L_0x55a15de991a0;  1 drivers
v0x55a15d8a82b0_0 .net "d", 0 0, L_0x55a15de98c20;  alias, 1 drivers
v0x55a15d8a8380_0 .net "q", 0 0, L_0x55a15de98f40;  alias, 1 drivers
v0x55a15d8a84a0_0 .net "q_bar", 0 0, L_0x55a15de98fd0;  1 drivers
S_0x55a15d8a72f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8a7060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de98d30 .functor AND 1, L_0x55a15de991a0, L_0x55a15de98c20, C4<1>, C4<1>;
L_0x55a15de98e60 .functor AND 1, L_0x55a15de991a0, L_0x55a15de990f0, C4<1>, C4<1>;
v0x55a15d8a7c00_0 .net "a", 0 0, L_0x55a15de98d30;  1 drivers
v0x55a15d8a7cc0_0 .net "b", 0 0, L_0x55a15de98e60;  1 drivers
v0x55a15d8a7d90_0 .net "en", 0 0, L_0x55a15de991a0;  alias, 1 drivers
v0x55a15d8a7e60_0 .net "q", 0 0, L_0x55a15de98f40;  alias, 1 drivers
v0x55a15d8a7f30_0 .net "q_bar", 0 0, L_0x55a15de98fd0;  alias, 1 drivers
v0x55a15d8a8020_0 .net "r", 0 0, L_0x55a15de990f0;  1 drivers
v0x55a15d8a80c0_0 .net "s", 0 0, L_0x55a15de98c20;  alias, 1 drivers
S_0x55a15d8a7590 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8a72f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de98f40 .functor NOR 1, L_0x55a15de98e60, L_0x55a15de98fd0, C4<0>, C4<0>;
L_0x55a15de98fd0 .functor NOR 1, L_0x55a15de98d30, L_0x55a15de98f40, C4<0>, C4<0>;
v0x55a15d8a7820_0 .net "q", 0 0, L_0x55a15de98f40;  alias, 1 drivers
v0x55a15d8a7900_0 .net "q_bar", 0 0, L_0x55a15de98fd0;  alias, 1 drivers
v0x55a15d8a79c0_0 .net "r", 0 0, L_0x55a15de98e60;  alias, 1 drivers
v0x55a15d8a7a90_0 .net "s", 0 0, L_0x55a15de98d30;  alias, 1 drivers
S_0x55a15d8a85b0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8a6dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de997b0 .functor NOT 1, L_0x55a15de98f40, C4<0>, C4<0>, C4<0>;
v0x55a15d8a9680_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8a9740_0 .net "d", 0 0, L_0x55a15de98f40;  alias, 1 drivers
v0x55a15d8a9890_0 .net "q", 0 0, L_0x55a15de99580;  alias, 1 drivers
v0x55a15d8a9930_0 .net "q_bar", 0 0, L_0x55a15de99610;  alias, 1 drivers
S_0x55a15d8a8810 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8a85b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de992e0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de98f40, C4<1>, C4<1>;
L_0x55a15de994a0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de997b0, C4<1>, C4<1>;
v0x55a15d8a90d0_0 .net "a", 0 0, L_0x55a15de992e0;  1 drivers
v0x55a15d8a9190_0 .net "b", 0 0, L_0x55a15de994a0;  1 drivers
v0x55a15d8a9260_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8a9330_0 .net "q", 0 0, L_0x55a15de99580;  alias, 1 drivers
v0x55a15d8a9400_0 .net "q_bar", 0 0, L_0x55a15de99610;  alias, 1 drivers
v0x55a15d8a94f0_0 .net "r", 0 0, L_0x55a15de997b0;  1 drivers
v0x55a15d8a9590_0 .net "s", 0 0, L_0x55a15de98f40;  alias, 1 drivers
S_0x55a15d8a8a60 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8a8810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de99580 .functor NOR 1, L_0x55a15de994a0, L_0x55a15de99610, C4<0>, C4<0>;
L_0x55a15de99610 .functor NOR 1, L_0x55a15de992e0, L_0x55a15de99580, C4<0>, C4<0>;
v0x55a15d8a8cf0_0 .net "q", 0 0, L_0x55a15de99580;  alias, 1 drivers
v0x55a15d8a8dd0_0 .net "q_bar", 0 0, L_0x55a15de99610;  alias, 1 drivers
v0x55a15d8a8e90_0 .net "r", 0 0, L_0x55a15de994a0;  alias, 1 drivers
v0x55a15d8a8f60_0 .net "s", 0 0, L_0x55a15de992e0;  alias, 1 drivers
S_0x55a15d8a9ea0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8a6b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de98a40 .functor AND 1, L_0x55a15de98ad0, L_0x55a15de99580, C4<1>, C4<1>;
L_0x55a15de98ad0 .functor NOT 1, L_0x55a15de98940, C4<0>, C4<0>, C4<0>;
L_0x55a15de98b90 .functor AND 1, L_0x55a15de98940, L_0x55a15deb1200, C4<1>, C4<1>;
L_0x55a15de98c20 .functor OR 1, L_0x55a15de98b90, L_0x55a15de98a40, C4<0>, C4<0>;
v0x55a15d8aa100_0 .net *"_s1", 0 0, L_0x55a15de98ad0;  1 drivers
v0x55a15d8aa1e0_0 .net "in0", 0 0, L_0x55a15de99580;  alias, 1 drivers
v0x55a15d8aa330_0 .net "in1", 0 0, L_0x55a15deb1200;  alias, 1 drivers
v0x55a15d8aa3d0_0 .net "out", 0 0, L_0x55a15de98c20;  alias, 1 drivers
v0x55a15d8aa470_0 .net "s0", 0 0, L_0x55a15de98940;  alias, 1 drivers
v0x55a15d8aa510_0 .net "w0", 0 0, L_0x55a15de98a40;  1 drivers
v0x55a15d8aa5d0_0 .net "w1", 0 0, L_0x55a15de98b90;  1 drivers
S_0x55a15d8aac90 .scope module, "obc[7]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de99860 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8ae840_0 .net "a", 0 0, L_0x55a15de99b40;  1 drivers
v0x55a15d8ae990_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8aea50_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8aeaf0_0 .net "in", 0 0, L_0x55a15deb12f0;  1 drivers
v0x55a15d8aeb90_0 .net "out", 0 0, L_0x55a15de9a4a0;  1 drivers
v0x55a15d8aec30_0 .net "rw", 0 0, L_0x55a15de99860;  1 drivers
v0x55a15d8aecd0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8aaf00 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8aac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de9a0c0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8adb90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8adc50_0 .net "d", 0 0, L_0x55a15de99b40;  alias, 1 drivers
v0x55a15d8add60_0 .net "q", 0 0, L_0x55a15de9a4a0;  alias, 1 drivers
v0x55a15d8ade00_0 .net "q0", 0 0, L_0x55a15de99e60;  1 drivers
v0x55a15d8adea0_0 .net "q_bar", 0 0, L_0x55a15de9a530;  1 drivers
S_0x55a15d8ab190 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8aaf00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de9a010 .functor NOT 1, L_0x55a15de99b40, C4<0>, C4<0>, C4<0>;
v0x55a15d8ac320_0 .net "clk", 0 0, L_0x55a15de9a0c0;  1 drivers
v0x55a15d8ac3e0_0 .net "d", 0 0, L_0x55a15de99b40;  alias, 1 drivers
v0x55a15d8ac4b0_0 .net "q", 0 0, L_0x55a15de99e60;  alias, 1 drivers
v0x55a15d8ac5d0_0 .net "q_bar", 0 0, L_0x55a15de99ef0;  1 drivers
S_0x55a15d8ab420 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8ab190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de99c50 .functor AND 1, L_0x55a15de9a0c0, L_0x55a15de99b40, C4<1>, C4<1>;
L_0x55a15de99d80 .functor AND 1, L_0x55a15de9a0c0, L_0x55a15de9a010, C4<1>, C4<1>;
v0x55a15d8abd30_0 .net "a", 0 0, L_0x55a15de99c50;  1 drivers
v0x55a15d8abdf0_0 .net "b", 0 0, L_0x55a15de99d80;  1 drivers
v0x55a15d8abec0_0 .net "en", 0 0, L_0x55a15de9a0c0;  alias, 1 drivers
v0x55a15d8abf90_0 .net "q", 0 0, L_0x55a15de99e60;  alias, 1 drivers
v0x55a15d8ac060_0 .net "q_bar", 0 0, L_0x55a15de99ef0;  alias, 1 drivers
v0x55a15d8ac150_0 .net "r", 0 0, L_0x55a15de9a010;  1 drivers
v0x55a15d8ac1f0_0 .net "s", 0 0, L_0x55a15de99b40;  alias, 1 drivers
S_0x55a15d8ab6c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8ab420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de99e60 .functor NOR 1, L_0x55a15de99d80, L_0x55a15de99ef0, C4<0>, C4<0>;
L_0x55a15de99ef0 .functor NOR 1, L_0x55a15de99c50, L_0x55a15de99e60, C4<0>, C4<0>;
v0x55a15d8ab950_0 .net "q", 0 0, L_0x55a15de99e60;  alias, 1 drivers
v0x55a15d8aba30_0 .net "q_bar", 0 0, L_0x55a15de99ef0;  alias, 1 drivers
v0x55a15d8abaf0_0 .net "r", 0 0, L_0x55a15de99d80;  alias, 1 drivers
v0x55a15d8abbc0_0 .net "s", 0 0, L_0x55a15de99c50;  alias, 1 drivers
S_0x55a15d8ac6e0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8aaf00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de9a6d0 .functor NOT 1, L_0x55a15de99e60, C4<0>, C4<0>, C4<0>;
v0x55a15d8ad7b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8ad870_0 .net "d", 0 0, L_0x55a15de99e60;  alias, 1 drivers
v0x55a15d8ad9c0_0 .net "q", 0 0, L_0x55a15de9a4a0;  alias, 1 drivers
v0x55a15d8ada60_0 .net "q_bar", 0 0, L_0x55a15de9a530;  alias, 1 drivers
S_0x55a15d8ac940 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8ac6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de9a200 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de99e60, C4<1>, C4<1>;
L_0x55a15de9a3c0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de9a6d0, C4<1>, C4<1>;
v0x55a15d8ad200_0 .net "a", 0 0, L_0x55a15de9a200;  1 drivers
v0x55a15d8ad2c0_0 .net "b", 0 0, L_0x55a15de9a3c0;  1 drivers
v0x55a15d8ad390_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8ad460_0 .net "q", 0 0, L_0x55a15de9a4a0;  alias, 1 drivers
v0x55a15d8ad530_0 .net "q_bar", 0 0, L_0x55a15de9a530;  alias, 1 drivers
v0x55a15d8ad620_0 .net "r", 0 0, L_0x55a15de9a6d0;  1 drivers
v0x55a15d8ad6c0_0 .net "s", 0 0, L_0x55a15de99e60;  alias, 1 drivers
S_0x55a15d8acb90 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8ac940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de9a4a0 .functor NOR 1, L_0x55a15de9a3c0, L_0x55a15de9a530, C4<0>, C4<0>;
L_0x55a15de9a530 .functor NOR 1, L_0x55a15de9a200, L_0x55a15de9a4a0, C4<0>, C4<0>;
v0x55a15d8ace20_0 .net "q", 0 0, L_0x55a15de9a4a0;  alias, 1 drivers
v0x55a15d8acf00_0 .net "q_bar", 0 0, L_0x55a15de9a530;  alias, 1 drivers
v0x55a15d8acfc0_0 .net "r", 0 0, L_0x55a15de9a3c0;  alias, 1 drivers
v0x55a15d8ad090_0 .net "s", 0 0, L_0x55a15de9a200;  alias, 1 drivers
S_0x55a15d8adfd0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8aac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de99960 .functor AND 1, L_0x55a15de999f0, L_0x55a15de9a4a0, C4<1>, C4<1>;
L_0x55a15de999f0 .functor NOT 1, L_0x55a15de99860, C4<0>, C4<0>, C4<0>;
L_0x55a15de99ab0 .functor AND 1, L_0x55a15de99860, L_0x55a15deb12f0, C4<1>, C4<1>;
L_0x55a15de99b40 .functor OR 1, L_0x55a15de99ab0, L_0x55a15de99960, C4<0>, C4<0>;
v0x55a15d8ae230_0 .net *"_s1", 0 0, L_0x55a15de999f0;  1 drivers
v0x55a15d8ae310_0 .net "in0", 0 0, L_0x55a15de9a4a0;  alias, 1 drivers
v0x55a15d8ae460_0 .net "in1", 0 0, L_0x55a15deb12f0;  alias, 1 drivers
v0x55a15d8ae500_0 .net "out", 0 0, L_0x55a15de99b40;  alias, 1 drivers
v0x55a15d8ae5a0_0 .net "s0", 0 0, L_0x55a15de99860;  alias, 1 drivers
v0x55a15d8ae640_0 .net "w0", 0 0, L_0x55a15de99960;  1 drivers
v0x55a15d8ae700_0 .net "w1", 0 0, L_0x55a15de99ab0;  1 drivers
S_0x55a15d8aedc0 .scope module, "obc[8]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de9a780 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8b29b0_0 .net "a", 0 0, L_0x55a15de9aa60;  1 drivers
v0x55a15d8b2b00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8b2bc0_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8b2c60_0 .net "in", 0 0, L_0x55a15deb1390;  1 drivers
v0x55a15d8b2d00_0 .net "out", 0 0, L_0x55a15de9b3c0;  1 drivers
v0x55a15d8b2da0_0 .net "rw", 0 0, L_0x55a15de9a780;  1 drivers
v0x55a15d8b2e40_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8af0c0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8aedc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de9afe0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8b1d00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8b1dc0_0 .net "d", 0 0, L_0x55a15de9aa60;  alias, 1 drivers
v0x55a15d8b1ed0_0 .net "q", 0 0, L_0x55a15de9b3c0;  alias, 1 drivers
v0x55a15d8b1f70_0 .net "q0", 0 0, L_0x55a15de9ad80;  1 drivers
v0x55a15d8b2010_0 .net "q_bar", 0 0, L_0x55a15de9b450;  1 drivers
S_0x55a15d8af300 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8af0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de9af30 .functor NOT 1, L_0x55a15de9aa60, C4<0>, C4<0>, C4<0>;
v0x55a15d8b0490_0 .net "clk", 0 0, L_0x55a15de9afe0;  1 drivers
v0x55a15d8b0550_0 .net "d", 0 0, L_0x55a15de9aa60;  alias, 1 drivers
v0x55a15d8b0620_0 .net "q", 0 0, L_0x55a15de9ad80;  alias, 1 drivers
v0x55a15d8b0740_0 .net "q_bar", 0 0, L_0x55a15de9ae10;  1 drivers
S_0x55a15d8af590 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8af300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de9ab70 .functor AND 1, L_0x55a15de9afe0, L_0x55a15de9aa60, C4<1>, C4<1>;
L_0x55a15de9aca0 .functor AND 1, L_0x55a15de9afe0, L_0x55a15de9af30, C4<1>, C4<1>;
v0x55a15d8afea0_0 .net "a", 0 0, L_0x55a15de9ab70;  1 drivers
v0x55a15d8aff60_0 .net "b", 0 0, L_0x55a15de9aca0;  1 drivers
v0x55a15d8b0030_0 .net "en", 0 0, L_0x55a15de9afe0;  alias, 1 drivers
v0x55a15d8b0100_0 .net "q", 0 0, L_0x55a15de9ad80;  alias, 1 drivers
v0x55a15d8b01d0_0 .net "q_bar", 0 0, L_0x55a15de9ae10;  alias, 1 drivers
v0x55a15d8b02c0_0 .net "r", 0 0, L_0x55a15de9af30;  1 drivers
v0x55a15d8b0360_0 .net "s", 0 0, L_0x55a15de9aa60;  alias, 1 drivers
S_0x55a15d8af830 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8af590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de9ad80 .functor NOR 1, L_0x55a15de9aca0, L_0x55a15de9ae10, C4<0>, C4<0>;
L_0x55a15de9ae10 .functor NOR 1, L_0x55a15de9ab70, L_0x55a15de9ad80, C4<0>, C4<0>;
v0x55a15d8afac0_0 .net "q", 0 0, L_0x55a15de9ad80;  alias, 1 drivers
v0x55a15d8afba0_0 .net "q_bar", 0 0, L_0x55a15de9ae10;  alias, 1 drivers
v0x55a15d8afc60_0 .net "r", 0 0, L_0x55a15de9aca0;  alias, 1 drivers
v0x55a15d8afd30_0 .net "s", 0 0, L_0x55a15de9ab70;  alias, 1 drivers
S_0x55a15d8b0850 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8af0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de9b5f0 .functor NOT 1, L_0x55a15de9ad80, C4<0>, C4<0>, C4<0>;
v0x55a15d8b1920_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8b19e0_0 .net "d", 0 0, L_0x55a15de9ad80;  alias, 1 drivers
v0x55a15d8b1b30_0 .net "q", 0 0, L_0x55a15de9b3c0;  alias, 1 drivers
v0x55a15d8b1bd0_0 .net "q_bar", 0 0, L_0x55a15de9b450;  alias, 1 drivers
S_0x55a15d8b0ab0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8b0850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de9b120 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de9ad80, C4<1>, C4<1>;
L_0x55a15de9b2e0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de9b5f0, C4<1>, C4<1>;
v0x55a15d8b1370_0 .net "a", 0 0, L_0x55a15de9b120;  1 drivers
v0x55a15d8b1430_0 .net "b", 0 0, L_0x55a15de9b2e0;  1 drivers
v0x55a15d8b1500_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8b15d0_0 .net "q", 0 0, L_0x55a15de9b3c0;  alias, 1 drivers
v0x55a15d8b16a0_0 .net "q_bar", 0 0, L_0x55a15de9b450;  alias, 1 drivers
v0x55a15d8b1790_0 .net "r", 0 0, L_0x55a15de9b5f0;  1 drivers
v0x55a15d8b1830_0 .net "s", 0 0, L_0x55a15de9ad80;  alias, 1 drivers
S_0x55a15d8b0d00 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8b0ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de9b3c0 .functor NOR 1, L_0x55a15de9b2e0, L_0x55a15de9b450, C4<0>, C4<0>;
L_0x55a15de9b450 .functor NOR 1, L_0x55a15de9b120, L_0x55a15de9b3c0, C4<0>, C4<0>;
v0x55a15d8b0f90_0 .net "q", 0 0, L_0x55a15de9b3c0;  alias, 1 drivers
v0x55a15d8b1070_0 .net "q_bar", 0 0, L_0x55a15de9b450;  alias, 1 drivers
v0x55a15d8b1130_0 .net "r", 0 0, L_0x55a15de9b2e0;  alias, 1 drivers
v0x55a15d8b1200_0 .net "s", 0 0, L_0x55a15de9b120;  alias, 1 drivers
S_0x55a15d8b2140 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8aedc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de9a880 .functor AND 1, L_0x55a15de9a910, L_0x55a15de9b3c0, C4<1>, C4<1>;
L_0x55a15de9a910 .functor NOT 1, L_0x55a15de9a780, C4<0>, C4<0>, C4<0>;
L_0x55a15de9a9d0 .functor AND 1, L_0x55a15de9a780, L_0x55a15deb1390, C4<1>, C4<1>;
L_0x55a15de9aa60 .functor OR 1, L_0x55a15de9a9d0, L_0x55a15de9a880, C4<0>, C4<0>;
v0x55a15d8b23a0_0 .net *"_s1", 0 0, L_0x55a15de9a910;  1 drivers
v0x55a15d8b2480_0 .net "in0", 0 0, L_0x55a15de9b3c0;  alias, 1 drivers
v0x55a15d8b25d0_0 .net "in1", 0 0, L_0x55a15deb1390;  alias, 1 drivers
v0x55a15d8b2670_0 .net "out", 0 0, L_0x55a15de9aa60;  alias, 1 drivers
v0x55a15d8b2710_0 .net "s0", 0 0, L_0x55a15de9a780;  alias, 1 drivers
v0x55a15d8b27b0_0 .net "w0", 0 0, L_0x55a15de9a880;  1 drivers
v0x55a15d8b2870_0 .net "w1", 0 0, L_0x55a15de9a9d0;  1 drivers
S_0x55a15d8b2f30 .scope module, "obc[9]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de9b6a0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8b6a50_0 .net "a", 0 0, L_0x55a15de9b980;  1 drivers
v0x55a15d8b6ba0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8b6c60_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8b6d00_0 .net "in", 0 0, L_0x55a15deb1490;  1 drivers
v0x55a15d8b6da0_0 .net "out", 0 0, L_0x55a15de9c2e0;  1 drivers
v0x55a15d8b6e40_0 .net "rw", 0 0, L_0x55a15de9b6a0;  1 drivers
v0x55a15d8b6ee0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8b31a0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8b2f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de9bf00 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8b5da0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8b5e60_0 .net "d", 0 0, L_0x55a15de9b980;  alias, 1 drivers
v0x55a15d8b5f70_0 .net "q", 0 0, L_0x55a15de9c2e0;  alias, 1 drivers
v0x55a15d8b6010_0 .net "q0", 0 0, L_0x55a15de9bca0;  1 drivers
v0x55a15d8b60b0_0 .net "q_bar", 0 0, L_0x55a15de9c370;  1 drivers
S_0x55a15d8b3430 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8b31a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de9be50 .functor NOT 1, L_0x55a15de9b980, C4<0>, C4<0>, C4<0>;
v0x55a15d8b45c0_0 .net "clk", 0 0, L_0x55a15de9bf00;  1 drivers
v0x55a15d8b4680_0 .net "d", 0 0, L_0x55a15de9b980;  alias, 1 drivers
v0x55a15d8b4750_0 .net "q", 0 0, L_0x55a15de9bca0;  alias, 1 drivers
v0x55a15d8b4870_0 .net "q_bar", 0 0, L_0x55a15de9bd30;  1 drivers
S_0x55a15d8b36c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8b3430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de9ba90 .functor AND 1, L_0x55a15de9bf00, L_0x55a15de9b980, C4<1>, C4<1>;
L_0x55a15de9bbc0 .functor AND 1, L_0x55a15de9bf00, L_0x55a15de9be50, C4<1>, C4<1>;
v0x55a15d8b3fd0_0 .net "a", 0 0, L_0x55a15de9ba90;  1 drivers
v0x55a15d8b4090_0 .net "b", 0 0, L_0x55a15de9bbc0;  1 drivers
v0x55a15d8b4160_0 .net "en", 0 0, L_0x55a15de9bf00;  alias, 1 drivers
v0x55a15d8b4230_0 .net "q", 0 0, L_0x55a15de9bca0;  alias, 1 drivers
v0x55a15d8b4300_0 .net "q_bar", 0 0, L_0x55a15de9bd30;  alias, 1 drivers
v0x55a15d8b43f0_0 .net "r", 0 0, L_0x55a15de9be50;  1 drivers
v0x55a15d8b4490_0 .net "s", 0 0, L_0x55a15de9b980;  alias, 1 drivers
S_0x55a15d8b3960 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8b36c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de9bca0 .functor NOR 1, L_0x55a15de9bbc0, L_0x55a15de9bd30, C4<0>, C4<0>;
L_0x55a15de9bd30 .functor NOR 1, L_0x55a15de9ba90, L_0x55a15de9bca0, C4<0>, C4<0>;
v0x55a15d8b3bf0_0 .net "q", 0 0, L_0x55a15de9bca0;  alias, 1 drivers
v0x55a15d8b3cd0_0 .net "q_bar", 0 0, L_0x55a15de9bd30;  alias, 1 drivers
v0x55a15d8b3d90_0 .net "r", 0 0, L_0x55a15de9bbc0;  alias, 1 drivers
v0x55a15d8b3e60_0 .net "s", 0 0, L_0x55a15de9ba90;  alias, 1 drivers
S_0x55a15d8b4980 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8b31a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de9c510 .functor NOT 1, L_0x55a15de9bca0, C4<0>, C4<0>, C4<0>;
v0x55a15d8b5a50_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8b5b10_0 .net "d", 0 0, L_0x55a15de9bca0;  alias, 1 drivers
v0x55a15d8b5bd0_0 .net "q", 0 0, L_0x55a15de9c2e0;  alias, 1 drivers
v0x55a15d8b5c70_0 .net "q_bar", 0 0, L_0x55a15de9c370;  alias, 1 drivers
S_0x55a15d8b4be0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8b4980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de9c040 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de9bca0, C4<1>, C4<1>;
L_0x55a15de9c200 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de9c510, C4<1>, C4<1>;
v0x55a15d8b54a0_0 .net "a", 0 0, L_0x55a15de9c040;  1 drivers
v0x55a15d8b5560_0 .net "b", 0 0, L_0x55a15de9c200;  1 drivers
v0x55a15d8b5630_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8b5700_0 .net "q", 0 0, L_0x55a15de9c2e0;  alias, 1 drivers
v0x55a15d8b57d0_0 .net "q_bar", 0 0, L_0x55a15de9c370;  alias, 1 drivers
v0x55a15d8b58c0_0 .net "r", 0 0, L_0x55a15de9c510;  1 drivers
v0x55a15d8b5960_0 .net "s", 0 0, L_0x55a15de9bca0;  alias, 1 drivers
S_0x55a15d8b4e30 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8b4be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de9c2e0 .functor NOR 1, L_0x55a15de9c200, L_0x55a15de9c370, C4<0>, C4<0>;
L_0x55a15de9c370 .functor NOR 1, L_0x55a15de9c040, L_0x55a15de9c2e0, C4<0>, C4<0>;
v0x55a15d8b50c0_0 .net "q", 0 0, L_0x55a15de9c2e0;  alias, 1 drivers
v0x55a15d8b51a0_0 .net "q_bar", 0 0, L_0x55a15de9c370;  alias, 1 drivers
v0x55a15d8b5260_0 .net "r", 0 0, L_0x55a15de9c200;  alias, 1 drivers
v0x55a15d8b5330_0 .net "s", 0 0, L_0x55a15de9c040;  alias, 1 drivers
S_0x55a15d8b61e0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8b2f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de9b7a0 .functor AND 1, L_0x55a15de9b830, L_0x55a15de9c2e0, C4<1>, C4<1>;
L_0x55a15de9b830 .functor NOT 1, L_0x55a15de9b6a0, C4<0>, C4<0>, C4<0>;
L_0x55a15de9b8f0 .functor AND 1, L_0x55a15de9b6a0, L_0x55a15deb1490, C4<1>, C4<1>;
L_0x55a15de9b980 .functor OR 1, L_0x55a15de9b8f0, L_0x55a15de9b7a0, C4<0>, C4<0>;
v0x55a15d8b6440_0 .net *"_s1", 0 0, L_0x55a15de9b830;  1 drivers
v0x55a15d8b6520_0 .net "in0", 0 0, L_0x55a15de9c2e0;  alias, 1 drivers
v0x55a15d8b6670_0 .net "in1", 0 0, L_0x55a15deb1490;  alias, 1 drivers
v0x55a15d8b6710_0 .net "out", 0 0, L_0x55a15de9b980;  alias, 1 drivers
v0x55a15d8b67b0_0 .net "s0", 0 0, L_0x55a15de9b6a0;  alias, 1 drivers
v0x55a15d8b6850_0 .net "w0", 0 0, L_0x55a15de9b7a0;  1 drivers
v0x55a15d8b6910_0 .net "w1", 0 0, L_0x55a15de9b8f0;  1 drivers
S_0x55a15d8b6fd0 .scope module, "obc[10]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de9c5c0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8bab80_0 .net "a", 0 0, L_0x55a15de9c8a0;  1 drivers
v0x55a15d8bacd0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8bad90_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8bae30_0 .net "in", 0 0, L_0x55a15deb1530;  1 drivers
v0x55a15d8baed0_0 .net "out", 0 0, L_0x55a15de9d200;  1 drivers
v0x55a15d8baf70_0 .net "rw", 0 0, L_0x55a15de9c5c0;  1 drivers
v0x55a15d8bb010_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8b7240 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8b6fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de9ce20 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8b9ed0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8b9f90_0 .net "d", 0 0, L_0x55a15de9c8a0;  alias, 1 drivers
v0x55a15d8ba0a0_0 .net "q", 0 0, L_0x55a15de9d200;  alias, 1 drivers
v0x55a15d8ba140_0 .net "q0", 0 0, L_0x55a15de9cbc0;  1 drivers
v0x55a15d8ba1e0_0 .net "q_bar", 0 0, L_0x55a15de9d290;  1 drivers
S_0x55a15d8b74d0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8b7240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de9cd70 .functor NOT 1, L_0x55a15de9c8a0, C4<0>, C4<0>, C4<0>;
v0x55a15d8b8660_0 .net "clk", 0 0, L_0x55a15de9ce20;  1 drivers
v0x55a15d8b8720_0 .net "d", 0 0, L_0x55a15de9c8a0;  alias, 1 drivers
v0x55a15d8b87f0_0 .net "q", 0 0, L_0x55a15de9cbc0;  alias, 1 drivers
v0x55a15d8b8910_0 .net "q_bar", 0 0, L_0x55a15de9cc50;  1 drivers
S_0x55a15d8b7760 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8b74d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de9c9b0 .functor AND 1, L_0x55a15de9ce20, L_0x55a15de9c8a0, C4<1>, C4<1>;
L_0x55a15de9cae0 .functor AND 1, L_0x55a15de9ce20, L_0x55a15de9cd70, C4<1>, C4<1>;
v0x55a15d8b8070_0 .net "a", 0 0, L_0x55a15de9c9b0;  1 drivers
v0x55a15d8b8130_0 .net "b", 0 0, L_0x55a15de9cae0;  1 drivers
v0x55a15d8b8200_0 .net "en", 0 0, L_0x55a15de9ce20;  alias, 1 drivers
v0x55a15d8b82d0_0 .net "q", 0 0, L_0x55a15de9cbc0;  alias, 1 drivers
v0x55a15d8b83a0_0 .net "q_bar", 0 0, L_0x55a15de9cc50;  alias, 1 drivers
v0x55a15d8b8490_0 .net "r", 0 0, L_0x55a15de9cd70;  1 drivers
v0x55a15d8b8530_0 .net "s", 0 0, L_0x55a15de9c8a0;  alias, 1 drivers
S_0x55a15d8b7a00 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8b7760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de9cbc0 .functor NOR 1, L_0x55a15de9cae0, L_0x55a15de9cc50, C4<0>, C4<0>;
L_0x55a15de9cc50 .functor NOR 1, L_0x55a15de9c9b0, L_0x55a15de9cbc0, C4<0>, C4<0>;
v0x55a15d8b7c90_0 .net "q", 0 0, L_0x55a15de9cbc0;  alias, 1 drivers
v0x55a15d8b7d70_0 .net "q_bar", 0 0, L_0x55a15de9cc50;  alias, 1 drivers
v0x55a15d8b7e30_0 .net "r", 0 0, L_0x55a15de9cae0;  alias, 1 drivers
v0x55a15d8b7f00_0 .net "s", 0 0, L_0x55a15de9c9b0;  alias, 1 drivers
S_0x55a15d8b8a20 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8b7240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de9d430 .functor NOT 1, L_0x55a15de9cbc0, C4<0>, C4<0>, C4<0>;
v0x55a15d8b9af0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8b9bb0_0 .net "d", 0 0, L_0x55a15de9cbc0;  alias, 1 drivers
v0x55a15d8b9d00_0 .net "q", 0 0, L_0x55a15de9d200;  alias, 1 drivers
v0x55a15d8b9da0_0 .net "q_bar", 0 0, L_0x55a15de9d290;  alias, 1 drivers
S_0x55a15d8b8c80 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8b8a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de9cf60 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de9cbc0, C4<1>, C4<1>;
L_0x55a15de9d120 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de9d430, C4<1>, C4<1>;
v0x55a15d8b9540_0 .net "a", 0 0, L_0x55a15de9cf60;  1 drivers
v0x55a15d8b9600_0 .net "b", 0 0, L_0x55a15de9d120;  1 drivers
v0x55a15d8b96d0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8b97a0_0 .net "q", 0 0, L_0x55a15de9d200;  alias, 1 drivers
v0x55a15d8b9870_0 .net "q_bar", 0 0, L_0x55a15de9d290;  alias, 1 drivers
v0x55a15d8b9960_0 .net "r", 0 0, L_0x55a15de9d430;  1 drivers
v0x55a15d8b9a00_0 .net "s", 0 0, L_0x55a15de9cbc0;  alias, 1 drivers
S_0x55a15d8b8ed0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8b8c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de9d200 .functor NOR 1, L_0x55a15de9d120, L_0x55a15de9d290, C4<0>, C4<0>;
L_0x55a15de9d290 .functor NOR 1, L_0x55a15de9cf60, L_0x55a15de9d200, C4<0>, C4<0>;
v0x55a15d8b9160_0 .net "q", 0 0, L_0x55a15de9d200;  alias, 1 drivers
v0x55a15d8b9240_0 .net "q_bar", 0 0, L_0x55a15de9d290;  alias, 1 drivers
v0x55a15d8b9300_0 .net "r", 0 0, L_0x55a15de9d120;  alias, 1 drivers
v0x55a15d8b93d0_0 .net "s", 0 0, L_0x55a15de9cf60;  alias, 1 drivers
S_0x55a15d8ba310 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8b6fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de9c6c0 .functor AND 1, L_0x55a15de9c750, L_0x55a15de9d200, C4<1>, C4<1>;
L_0x55a15de9c750 .functor NOT 1, L_0x55a15de9c5c0, C4<0>, C4<0>, C4<0>;
L_0x55a15de9c810 .functor AND 1, L_0x55a15de9c5c0, L_0x55a15deb1530, C4<1>, C4<1>;
L_0x55a15de9c8a0 .functor OR 1, L_0x55a15de9c810, L_0x55a15de9c6c0, C4<0>, C4<0>;
v0x55a15d8ba570_0 .net *"_s1", 0 0, L_0x55a15de9c750;  1 drivers
v0x55a15d8ba650_0 .net "in0", 0 0, L_0x55a15de9d200;  alias, 1 drivers
v0x55a15d8ba7a0_0 .net "in1", 0 0, L_0x55a15deb1530;  alias, 1 drivers
v0x55a15d8ba840_0 .net "out", 0 0, L_0x55a15de9c8a0;  alias, 1 drivers
v0x55a15d8ba8e0_0 .net "s0", 0 0, L_0x55a15de9c5c0;  alias, 1 drivers
v0x55a15d8ba980_0 .net "w0", 0 0, L_0x55a15de9c6c0;  1 drivers
v0x55a15d8baa40_0 .net "w1", 0 0, L_0x55a15de9c810;  1 drivers
S_0x55a15d8bb100 .scope module, "obc[11]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de9d4e0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8becb0_0 .net "a", 0 0, L_0x55a15de9d7c0;  1 drivers
v0x55a15d8bee00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8beec0_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8bef60_0 .net "in", 0 0, L_0x55a15deb1640;  1 drivers
v0x55a15d8bf000_0 .net "out", 0 0, L_0x55a15de9e120;  1 drivers
v0x55a15d8bf0a0_0 .net "rw", 0 0, L_0x55a15de9d4e0;  1 drivers
v0x55a15d8bf140_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8bb370 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8bb100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de9dd40 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8be000_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8be0c0_0 .net "d", 0 0, L_0x55a15de9d7c0;  alias, 1 drivers
v0x55a15d8be1d0_0 .net "q", 0 0, L_0x55a15de9e120;  alias, 1 drivers
v0x55a15d8be270_0 .net "q0", 0 0, L_0x55a15de9dae0;  1 drivers
v0x55a15d8be310_0 .net "q_bar", 0 0, L_0x55a15de9e1b0;  1 drivers
S_0x55a15d8bb600 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8bb370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de9dc90 .functor NOT 1, L_0x55a15de9d7c0, C4<0>, C4<0>, C4<0>;
v0x55a15d8bc790_0 .net "clk", 0 0, L_0x55a15de9dd40;  1 drivers
v0x55a15d8bc850_0 .net "d", 0 0, L_0x55a15de9d7c0;  alias, 1 drivers
v0x55a15d8bc920_0 .net "q", 0 0, L_0x55a15de9dae0;  alias, 1 drivers
v0x55a15d8bca40_0 .net "q_bar", 0 0, L_0x55a15de9db70;  1 drivers
S_0x55a15d8bb890 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8bb600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de9d8d0 .functor AND 1, L_0x55a15de9dd40, L_0x55a15de9d7c0, C4<1>, C4<1>;
L_0x55a15de9da00 .functor AND 1, L_0x55a15de9dd40, L_0x55a15de9dc90, C4<1>, C4<1>;
v0x55a15d8bc1a0_0 .net "a", 0 0, L_0x55a15de9d8d0;  1 drivers
v0x55a15d8bc260_0 .net "b", 0 0, L_0x55a15de9da00;  1 drivers
v0x55a15d8bc330_0 .net "en", 0 0, L_0x55a15de9dd40;  alias, 1 drivers
v0x55a15d8bc400_0 .net "q", 0 0, L_0x55a15de9dae0;  alias, 1 drivers
v0x55a15d8bc4d0_0 .net "q_bar", 0 0, L_0x55a15de9db70;  alias, 1 drivers
v0x55a15d8bc5c0_0 .net "r", 0 0, L_0x55a15de9dc90;  1 drivers
v0x55a15d8bc660_0 .net "s", 0 0, L_0x55a15de9d7c0;  alias, 1 drivers
S_0x55a15d8bbb30 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8bb890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de9dae0 .functor NOR 1, L_0x55a15de9da00, L_0x55a15de9db70, C4<0>, C4<0>;
L_0x55a15de9db70 .functor NOR 1, L_0x55a15de9d8d0, L_0x55a15de9dae0, C4<0>, C4<0>;
v0x55a15d8bbdc0_0 .net "q", 0 0, L_0x55a15de9dae0;  alias, 1 drivers
v0x55a15d8bbea0_0 .net "q_bar", 0 0, L_0x55a15de9db70;  alias, 1 drivers
v0x55a15d8bbf60_0 .net "r", 0 0, L_0x55a15de9da00;  alias, 1 drivers
v0x55a15d8bc030_0 .net "s", 0 0, L_0x55a15de9d8d0;  alias, 1 drivers
S_0x55a15d8bcb50 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8bb370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de9e350 .functor NOT 1, L_0x55a15de9dae0, C4<0>, C4<0>, C4<0>;
v0x55a15d8bdc20_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8bdce0_0 .net "d", 0 0, L_0x55a15de9dae0;  alias, 1 drivers
v0x55a15d8bde30_0 .net "q", 0 0, L_0x55a15de9e120;  alias, 1 drivers
v0x55a15d8bded0_0 .net "q_bar", 0 0, L_0x55a15de9e1b0;  alias, 1 drivers
S_0x55a15d8bcdb0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8bcb50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de9de80 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de9dae0, C4<1>, C4<1>;
L_0x55a15de9e040 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de9e350, C4<1>, C4<1>;
v0x55a15d8bd670_0 .net "a", 0 0, L_0x55a15de9de80;  1 drivers
v0x55a15d8bd730_0 .net "b", 0 0, L_0x55a15de9e040;  1 drivers
v0x55a15d8bd800_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8bd8d0_0 .net "q", 0 0, L_0x55a15de9e120;  alias, 1 drivers
v0x55a15d8bd9a0_0 .net "q_bar", 0 0, L_0x55a15de9e1b0;  alias, 1 drivers
v0x55a15d8bda90_0 .net "r", 0 0, L_0x55a15de9e350;  1 drivers
v0x55a15d8bdb30_0 .net "s", 0 0, L_0x55a15de9dae0;  alias, 1 drivers
S_0x55a15d8bd000 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8bcdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de9e120 .functor NOR 1, L_0x55a15de9e040, L_0x55a15de9e1b0, C4<0>, C4<0>;
L_0x55a15de9e1b0 .functor NOR 1, L_0x55a15de9de80, L_0x55a15de9e120, C4<0>, C4<0>;
v0x55a15d8bd290_0 .net "q", 0 0, L_0x55a15de9e120;  alias, 1 drivers
v0x55a15d8bd370_0 .net "q_bar", 0 0, L_0x55a15de9e1b0;  alias, 1 drivers
v0x55a15d8bd430_0 .net "r", 0 0, L_0x55a15de9e040;  alias, 1 drivers
v0x55a15d8bd500_0 .net "s", 0 0, L_0x55a15de9de80;  alias, 1 drivers
S_0x55a15d8be440 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8bb100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de9d5e0 .functor AND 1, L_0x55a15de9d670, L_0x55a15de9e120, C4<1>, C4<1>;
L_0x55a15de9d670 .functor NOT 1, L_0x55a15de9d4e0, C4<0>, C4<0>, C4<0>;
L_0x55a15de9d730 .functor AND 1, L_0x55a15de9d4e0, L_0x55a15deb1640, C4<1>, C4<1>;
L_0x55a15de9d7c0 .functor OR 1, L_0x55a15de9d730, L_0x55a15de9d5e0, C4<0>, C4<0>;
v0x55a15d8be6a0_0 .net *"_s1", 0 0, L_0x55a15de9d670;  1 drivers
v0x55a15d8be780_0 .net "in0", 0 0, L_0x55a15de9e120;  alias, 1 drivers
v0x55a15d8be8d0_0 .net "in1", 0 0, L_0x55a15deb1640;  alias, 1 drivers
v0x55a15d8be970_0 .net "out", 0 0, L_0x55a15de9d7c0;  alias, 1 drivers
v0x55a15d8bea10_0 .net "s0", 0 0, L_0x55a15de9d4e0;  alias, 1 drivers
v0x55a15d8beab0_0 .net "w0", 0 0, L_0x55a15de9d5e0;  1 drivers
v0x55a15d8beb70_0 .net "w1", 0 0, L_0x55a15de9d730;  1 drivers
S_0x55a15d8bf230 .scope module, "obc[12]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de9e400 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8c2de0_0 .net "a", 0 0, L_0x55a15de9e6e0;  1 drivers
v0x55a15d8c2f30_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8c2ff0_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8c3090_0 .net "in", 0 0, L_0x55a15deb16e0;  1 drivers
v0x55a15d8c3130_0 .net "out", 0 0, L_0x55a15de9f040;  1 drivers
v0x55a15d8c31d0_0 .net "rw", 0 0, L_0x55a15de9e400;  1 drivers
v0x55a15d8c3270_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8bf4a0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8bf230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de9ec60 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8c2130_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8c21f0_0 .net "d", 0 0, L_0x55a15de9e6e0;  alias, 1 drivers
v0x55a15d8c2300_0 .net "q", 0 0, L_0x55a15de9f040;  alias, 1 drivers
v0x55a15d8c23a0_0 .net "q0", 0 0, L_0x55a15de9ea00;  1 drivers
v0x55a15d8c2440_0 .net "q_bar", 0 0, L_0x55a15de9f0d0;  1 drivers
S_0x55a15d8bf730 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8bf4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de9ebb0 .functor NOT 1, L_0x55a15de9e6e0, C4<0>, C4<0>, C4<0>;
v0x55a15d8c08c0_0 .net "clk", 0 0, L_0x55a15de9ec60;  1 drivers
v0x55a15d8c0980_0 .net "d", 0 0, L_0x55a15de9e6e0;  alias, 1 drivers
v0x55a15d8c0a50_0 .net "q", 0 0, L_0x55a15de9ea00;  alias, 1 drivers
v0x55a15d8c0b70_0 .net "q_bar", 0 0, L_0x55a15de9ea90;  1 drivers
S_0x55a15d8bf9c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8bf730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de9e7f0 .functor AND 1, L_0x55a15de9ec60, L_0x55a15de9e6e0, C4<1>, C4<1>;
L_0x55a15de9e920 .functor AND 1, L_0x55a15de9ec60, L_0x55a15de9ebb0, C4<1>, C4<1>;
v0x55a15d8c02d0_0 .net "a", 0 0, L_0x55a15de9e7f0;  1 drivers
v0x55a15d8c0390_0 .net "b", 0 0, L_0x55a15de9e920;  1 drivers
v0x55a15d8c0460_0 .net "en", 0 0, L_0x55a15de9ec60;  alias, 1 drivers
v0x55a15d8c0530_0 .net "q", 0 0, L_0x55a15de9ea00;  alias, 1 drivers
v0x55a15d8c0600_0 .net "q_bar", 0 0, L_0x55a15de9ea90;  alias, 1 drivers
v0x55a15d8c06f0_0 .net "r", 0 0, L_0x55a15de9ebb0;  1 drivers
v0x55a15d8c0790_0 .net "s", 0 0, L_0x55a15de9e6e0;  alias, 1 drivers
S_0x55a15d8bfc60 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8bf9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de9ea00 .functor NOR 1, L_0x55a15de9e920, L_0x55a15de9ea90, C4<0>, C4<0>;
L_0x55a15de9ea90 .functor NOR 1, L_0x55a15de9e7f0, L_0x55a15de9ea00, C4<0>, C4<0>;
v0x55a15d8bfef0_0 .net "q", 0 0, L_0x55a15de9ea00;  alias, 1 drivers
v0x55a15d8bffd0_0 .net "q_bar", 0 0, L_0x55a15de9ea90;  alias, 1 drivers
v0x55a15d8c0090_0 .net "r", 0 0, L_0x55a15de9e920;  alias, 1 drivers
v0x55a15d8c0160_0 .net "s", 0 0, L_0x55a15de9e7f0;  alias, 1 drivers
S_0x55a15d8c0c80 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8bf4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de9f270 .functor NOT 1, L_0x55a15de9ea00, C4<0>, C4<0>, C4<0>;
v0x55a15d8c1d50_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8c1e10_0 .net "d", 0 0, L_0x55a15de9ea00;  alias, 1 drivers
v0x55a15d8c1f60_0 .net "q", 0 0, L_0x55a15de9f040;  alias, 1 drivers
v0x55a15d8c2000_0 .net "q_bar", 0 0, L_0x55a15de9f0d0;  alias, 1 drivers
S_0x55a15d8c0ee0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8c0c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de9eda0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de9ea00, C4<1>, C4<1>;
L_0x55a15de9ef60 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de9f270, C4<1>, C4<1>;
v0x55a15d8c17a0_0 .net "a", 0 0, L_0x55a15de9eda0;  1 drivers
v0x55a15d8c1860_0 .net "b", 0 0, L_0x55a15de9ef60;  1 drivers
v0x55a15d8c1930_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8c1a00_0 .net "q", 0 0, L_0x55a15de9f040;  alias, 1 drivers
v0x55a15d8c1ad0_0 .net "q_bar", 0 0, L_0x55a15de9f0d0;  alias, 1 drivers
v0x55a15d8c1bc0_0 .net "r", 0 0, L_0x55a15de9f270;  1 drivers
v0x55a15d8c1c60_0 .net "s", 0 0, L_0x55a15de9ea00;  alias, 1 drivers
S_0x55a15d8c1130 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8c0ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de9f040 .functor NOR 1, L_0x55a15de9ef60, L_0x55a15de9f0d0, C4<0>, C4<0>;
L_0x55a15de9f0d0 .functor NOR 1, L_0x55a15de9eda0, L_0x55a15de9f040, C4<0>, C4<0>;
v0x55a15d8c13c0_0 .net "q", 0 0, L_0x55a15de9f040;  alias, 1 drivers
v0x55a15d8c14a0_0 .net "q_bar", 0 0, L_0x55a15de9f0d0;  alias, 1 drivers
v0x55a15d8c1560_0 .net "r", 0 0, L_0x55a15de9ef60;  alias, 1 drivers
v0x55a15d8c1630_0 .net "s", 0 0, L_0x55a15de9eda0;  alias, 1 drivers
S_0x55a15d8c2570 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8bf230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de9e500 .functor AND 1, L_0x55a15de9e590, L_0x55a15de9f040, C4<1>, C4<1>;
L_0x55a15de9e590 .functor NOT 1, L_0x55a15de9e400, C4<0>, C4<0>, C4<0>;
L_0x55a15de9e650 .functor AND 1, L_0x55a15de9e400, L_0x55a15deb16e0, C4<1>, C4<1>;
L_0x55a15de9e6e0 .functor OR 1, L_0x55a15de9e650, L_0x55a15de9e500, C4<0>, C4<0>;
v0x55a15d8c27d0_0 .net *"_s1", 0 0, L_0x55a15de9e590;  1 drivers
v0x55a15d8c28b0_0 .net "in0", 0 0, L_0x55a15de9f040;  alias, 1 drivers
v0x55a15d8c2a00_0 .net "in1", 0 0, L_0x55a15deb16e0;  alias, 1 drivers
v0x55a15d8c2aa0_0 .net "out", 0 0, L_0x55a15de9e6e0;  alias, 1 drivers
v0x55a15d8c2b40_0 .net "s0", 0 0, L_0x55a15de9e400;  alias, 1 drivers
v0x55a15d8c2be0_0 .net "w0", 0 0, L_0x55a15de9e500;  1 drivers
v0x55a15d8c2ca0_0 .net "w1", 0 0, L_0x55a15de9e650;  1 drivers
S_0x55a15d8c3360 .scope module, "obc[13]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de9f320 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8c6f10_0 .net "a", 0 0, L_0x55a15de9f600;  1 drivers
v0x55a15d8c7060_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8c7120_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8c71c0_0 .net "in", 0 0, L_0x55a15deb1800;  1 drivers
v0x55a15d8c7260_0 .net "out", 0 0, L_0x55a15de9ff60;  1 drivers
v0x55a15d8c7300_0 .net "rw", 0 0, L_0x55a15de9f320;  1 drivers
v0x55a15d8c73a0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8c35d0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8c3360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de9fb80 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8c6260_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8c6320_0 .net "d", 0 0, L_0x55a15de9f600;  alias, 1 drivers
v0x55a15d8c6430_0 .net "q", 0 0, L_0x55a15de9ff60;  alias, 1 drivers
v0x55a15d8c64d0_0 .net "q0", 0 0, L_0x55a15de9f920;  1 drivers
v0x55a15d8c6570_0 .net "q_bar", 0 0, L_0x55a15de9fff0;  1 drivers
S_0x55a15d8c3860 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8c35d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de9fad0 .functor NOT 1, L_0x55a15de9f600, C4<0>, C4<0>, C4<0>;
v0x55a15d8c49f0_0 .net "clk", 0 0, L_0x55a15de9fb80;  1 drivers
v0x55a15d8c4ab0_0 .net "d", 0 0, L_0x55a15de9f600;  alias, 1 drivers
v0x55a15d8c4b80_0 .net "q", 0 0, L_0x55a15de9f920;  alias, 1 drivers
v0x55a15d8c4ca0_0 .net "q_bar", 0 0, L_0x55a15de9f9b0;  1 drivers
S_0x55a15d8c3af0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8c3860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de9f710 .functor AND 1, L_0x55a15de9fb80, L_0x55a15de9f600, C4<1>, C4<1>;
L_0x55a15de9f840 .functor AND 1, L_0x55a15de9fb80, L_0x55a15de9fad0, C4<1>, C4<1>;
v0x55a15d8c4400_0 .net "a", 0 0, L_0x55a15de9f710;  1 drivers
v0x55a15d8c44c0_0 .net "b", 0 0, L_0x55a15de9f840;  1 drivers
v0x55a15d8c4590_0 .net "en", 0 0, L_0x55a15de9fb80;  alias, 1 drivers
v0x55a15d8c4660_0 .net "q", 0 0, L_0x55a15de9f920;  alias, 1 drivers
v0x55a15d8c4730_0 .net "q_bar", 0 0, L_0x55a15de9f9b0;  alias, 1 drivers
v0x55a15d8c4820_0 .net "r", 0 0, L_0x55a15de9fad0;  1 drivers
v0x55a15d8c48c0_0 .net "s", 0 0, L_0x55a15de9f600;  alias, 1 drivers
S_0x55a15d8c3d90 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8c3af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de9f920 .functor NOR 1, L_0x55a15de9f840, L_0x55a15de9f9b0, C4<0>, C4<0>;
L_0x55a15de9f9b0 .functor NOR 1, L_0x55a15de9f710, L_0x55a15de9f920, C4<0>, C4<0>;
v0x55a15d8c4020_0 .net "q", 0 0, L_0x55a15de9f920;  alias, 1 drivers
v0x55a15d8c4100_0 .net "q_bar", 0 0, L_0x55a15de9f9b0;  alias, 1 drivers
v0x55a15d8c41c0_0 .net "r", 0 0, L_0x55a15de9f840;  alias, 1 drivers
v0x55a15d8c4290_0 .net "s", 0 0, L_0x55a15de9f710;  alias, 1 drivers
S_0x55a15d8c4db0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8c35d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea0190 .functor NOT 1, L_0x55a15de9f920, C4<0>, C4<0>, C4<0>;
v0x55a15d8c5e80_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8c5f40_0 .net "d", 0 0, L_0x55a15de9f920;  alias, 1 drivers
v0x55a15d8c6090_0 .net "q", 0 0, L_0x55a15de9ff60;  alias, 1 drivers
v0x55a15d8c6130_0 .net "q_bar", 0 0, L_0x55a15de9fff0;  alias, 1 drivers
S_0x55a15d8c5010 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8c4db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15de9fcc0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15de9f920, C4<1>, C4<1>;
L_0x55a15de9fe80 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea0190, C4<1>, C4<1>;
v0x55a15d8c58d0_0 .net "a", 0 0, L_0x55a15de9fcc0;  1 drivers
v0x55a15d8c5990_0 .net "b", 0 0, L_0x55a15de9fe80;  1 drivers
v0x55a15d8c5a60_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8c5b30_0 .net "q", 0 0, L_0x55a15de9ff60;  alias, 1 drivers
v0x55a15d8c5c00_0 .net "q_bar", 0 0, L_0x55a15de9fff0;  alias, 1 drivers
v0x55a15d8c5cf0_0 .net "r", 0 0, L_0x55a15dea0190;  1 drivers
v0x55a15d8c5d90_0 .net "s", 0 0, L_0x55a15de9f920;  alias, 1 drivers
S_0x55a15d8c5260 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8c5010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15de9ff60 .functor NOR 1, L_0x55a15de9fe80, L_0x55a15de9fff0, C4<0>, C4<0>;
L_0x55a15de9fff0 .functor NOR 1, L_0x55a15de9fcc0, L_0x55a15de9ff60, C4<0>, C4<0>;
v0x55a15d8c54f0_0 .net "q", 0 0, L_0x55a15de9ff60;  alias, 1 drivers
v0x55a15d8c55d0_0 .net "q_bar", 0 0, L_0x55a15de9fff0;  alias, 1 drivers
v0x55a15d8c5690_0 .net "r", 0 0, L_0x55a15de9fe80;  alias, 1 drivers
v0x55a15d8c5760_0 .net "s", 0 0, L_0x55a15de9fcc0;  alias, 1 drivers
S_0x55a15d8c66a0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8c3360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15de9f420 .functor AND 1, L_0x55a15de9f4b0, L_0x55a15de9ff60, C4<1>, C4<1>;
L_0x55a15de9f4b0 .functor NOT 1, L_0x55a15de9f320, C4<0>, C4<0>, C4<0>;
L_0x55a15de9f570 .functor AND 1, L_0x55a15de9f320, L_0x55a15deb1800, C4<1>, C4<1>;
L_0x55a15de9f600 .functor OR 1, L_0x55a15de9f570, L_0x55a15de9f420, C4<0>, C4<0>;
v0x55a15d8c6900_0 .net *"_s1", 0 0, L_0x55a15de9f4b0;  1 drivers
v0x55a15d8c69e0_0 .net "in0", 0 0, L_0x55a15de9ff60;  alias, 1 drivers
v0x55a15d8c6b30_0 .net "in1", 0 0, L_0x55a15deb1800;  alias, 1 drivers
v0x55a15d8c6bd0_0 .net "out", 0 0, L_0x55a15de9f600;  alias, 1 drivers
v0x55a15d8c6c70_0 .net "s0", 0 0, L_0x55a15de9f320;  alias, 1 drivers
v0x55a15d8c6d10_0 .net "w0", 0 0, L_0x55a15de9f420;  1 drivers
v0x55a15d8c6dd0_0 .net "w1", 0 0, L_0x55a15de9f570;  1 drivers
S_0x55a15d8c7490 .scope module, "obc[14]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea0240 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8cb040_0 .net "a", 0 0, L_0x55a15dea0520;  1 drivers
v0x55a15d8cb190_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8cb250_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8cb2f0_0 .net "in", 0 0, L_0x55a15deb18a0;  1 drivers
v0x55a15d8cb390_0 .net "out", 0 0, L_0x55a15dea0e80;  1 drivers
v0x55a15d8cb430_0 .net "rw", 0 0, L_0x55a15dea0240;  1 drivers
v0x55a15d8cb4d0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8c7700 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8c7490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea0aa0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8ca390_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8ca450_0 .net "d", 0 0, L_0x55a15dea0520;  alias, 1 drivers
v0x55a15d8ca560_0 .net "q", 0 0, L_0x55a15dea0e80;  alias, 1 drivers
v0x55a15d8ca600_0 .net "q0", 0 0, L_0x55a15dea0840;  1 drivers
v0x55a15d8ca6a0_0 .net "q_bar", 0 0, L_0x55a15dea0f10;  1 drivers
S_0x55a15d8c7990 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8c7700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea09f0 .functor NOT 1, L_0x55a15dea0520, C4<0>, C4<0>, C4<0>;
v0x55a15d8c8b20_0 .net "clk", 0 0, L_0x55a15dea0aa0;  1 drivers
v0x55a15d8c8be0_0 .net "d", 0 0, L_0x55a15dea0520;  alias, 1 drivers
v0x55a15d8c8cb0_0 .net "q", 0 0, L_0x55a15dea0840;  alias, 1 drivers
v0x55a15d8c8dd0_0 .net "q_bar", 0 0, L_0x55a15dea08d0;  1 drivers
S_0x55a15d8c7c20 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8c7990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea0630 .functor AND 1, L_0x55a15dea0aa0, L_0x55a15dea0520, C4<1>, C4<1>;
L_0x55a15dea0760 .functor AND 1, L_0x55a15dea0aa0, L_0x55a15dea09f0, C4<1>, C4<1>;
v0x55a15d8c8530_0 .net "a", 0 0, L_0x55a15dea0630;  1 drivers
v0x55a15d8c85f0_0 .net "b", 0 0, L_0x55a15dea0760;  1 drivers
v0x55a15d8c86c0_0 .net "en", 0 0, L_0x55a15dea0aa0;  alias, 1 drivers
v0x55a15d8c8790_0 .net "q", 0 0, L_0x55a15dea0840;  alias, 1 drivers
v0x55a15d8c8860_0 .net "q_bar", 0 0, L_0x55a15dea08d0;  alias, 1 drivers
v0x55a15d8c8950_0 .net "r", 0 0, L_0x55a15dea09f0;  1 drivers
v0x55a15d8c89f0_0 .net "s", 0 0, L_0x55a15dea0520;  alias, 1 drivers
S_0x55a15d8c7ec0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8c7c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dea0840 .functor NOR 1, L_0x55a15dea0760, L_0x55a15dea08d0, C4<0>, C4<0>;
L_0x55a15dea08d0 .functor NOR 1, L_0x55a15dea0630, L_0x55a15dea0840, C4<0>, C4<0>;
v0x55a15d8c8150_0 .net "q", 0 0, L_0x55a15dea0840;  alias, 1 drivers
v0x55a15d8c8230_0 .net "q_bar", 0 0, L_0x55a15dea08d0;  alias, 1 drivers
v0x55a15d8c82f0_0 .net "r", 0 0, L_0x55a15dea0760;  alias, 1 drivers
v0x55a15d8c83c0_0 .net "s", 0 0, L_0x55a15dea0630;  alias, 1 drivers
S_0x55a15d8c8ee0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8c7700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea10b0 .functor NOT 1, L_0x55a15dea0840, C4<0>, C4<0>, C4<0>;
v0x55a15d8c9fb0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8ca070_0 .net "d", 0 0, L_0x55a15dea0840;  alias, 1 drivers
v0x55a15d8ca1c0_0 .net "q", 0 0, L_0x55a15dea0e80;  alias, 1 drivers
v0x55a15d8ca260_0 .net "q_bar", 0 0, L_0x55a15dea0f10;  alias, 1 drivers
S_0x55a15d8c9140 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8c8ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea0be0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea0840, C4<1>, C4<1>;
L_0x55a15dea0da0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea10b0, C4<1>, C4<1>;
v0x55a15d8c9a00_0 .net "a", 0 0, L_0x55a15dea0be0;  1 drivers
v0x55a15d8c9ac0_0 .net "b", 0 0, L_0x55a15dea0da0;  1 drivers
v0x55a15d8c9b90_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8c9c60_0 .net "q", 0 0, L_0x55a15dea0e80;  alias, 1 drivers
v0x55a15d8c9d30_0 .net "q_bar", 0 0, L_0x55a15dea0f10;  alias, 1 drivers
v0x55a15d8c9e20_0 .net "r", 0 0, L_0x55a15dea10b0;  1 drivers
v0x55a15d8c9ec0_0 .net "s", 0 0, L_0x55a15dea0840;  alias, 1 drivers
S_0x55a15d8c9390 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8c9140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dea0e80 .functor NOR 1, L_0x55a15dea0da0, L_0x55a15dea0f10, C4<0>, C4<0>;
L_0x55a15dea0f10 .functor NOR 1, L_0x55a15dea0be0, L_0x55a15dea0e80, C4<0>, C4<0>;
v0x55a15d8c9620_0 .net "q", 0 0, L_0x55a15dea0e80;  alias, 1 drivers
v0x55a15d8c9700_0 .net "q_bar", 0 0, L_0x55a15dea0f10;  alias, 1 drivers
v0x55a15d8c97c0_0 .net "r", 0 0, L_0x55a15dea0da0;  alias, 1 drivers
v0x55a15d8c9890_0 .net "s", 0 0, L_0x55a15dea0be0;  alias, 1 drivers
S_0x55a15d8ca7d0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8c7490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dea0340 .functor AND 1, L_0x55a15dea03d0, L_0x55a15dea0e80, C4<1>, C4<1>;
L_0x55a15dea03d0 .functor NOT 1, L_0x55a15dea0240, C4<0>, C4<0>, C4<0>;
L_0x55a15dea0490 .functor AND 1, L_0x55a15dea0240, L_0x55a15deb18a0, C4<1>, C4<1>;
L_0x55a15dea0520 .functor OR 1, L_0x55a15dea0490, L_0x55a15dea0340, C4<0>, C4<0>;
v0x55a15d8caa30_0 .net *"_s1", 0 0, L_0x55a15dea03d0;  1 drivers
v0x55a15d8cab10_0 .net "in0", 0 0, L_0x55a15dea0e80;  alias, 1 drivers
v0x55a15d8cac60_0 .net "in1", 0 0, L_0x55a15deb18a0;  alias, 1 drivers
v0x55a15d8cad00_0 .net "out", 0 0, L_0x55a15dea0520;  alias, 1 drivers
v0x55a15d8cada0_0 .net "s0", 0 0, L_0x55a15dea0240;  alias, 1 drivers
v0x55a15d8cae40_0 .net "w0", 0 0, L_0x55a15dea0340;  1 drivers
v0x55a15d8caf00_0 .net "w1", 0 0, L_0x55a15dea0490;  1 drivers
S_0x55a15d8cb5c0 .scope module, "obc[15]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea1160 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8cf170_0 .net "a", 0 0, L_0x55a15dea1440;  1 drivers
v0x55a15d8cf2c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8cf380_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8cf420_0 .net "in", 0 0, L_0x55a15deb19d0;  1 drivers
v0x55a15d8cf4c0_0 .net "out", 0 0, L_0x55a15dea1da0;  1 drivers
v0x55a15d8cf560_0 .net "rw", 0 0, L_0x55a15dea1160;  1 drivers
v0x55a15d8cf600_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8cb830 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8cb5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea19c0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8ce4c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8ce580_0 .net "d", 0 0, L_0x55a15dea1440;  alias, 1 drivers
v0x55a15d8ce690_0 .net "q", 0 0, L_0x55a15dea1da0;  alias, 1 drivers
v0x55a15d8ce730_0 .net "q0", 0 0, L_0x55a15dea1760;  1 drivers
v0x55a15d8ce7d0_0 .net "q_bar", 0 0, L_0x55a15dea1e30;  1 drivers
S_0x55a15d8cbac0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8cb830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea1910 .functor NOT 1, L_0x55a15dea1440, C4<0>, C4<0>, C4<0>;
v0x55a15d8ccc50_0 .net "clk", 0 0, L_0x55a15dea19c0;  1 drivers
v0x55a15d8ccd10_0 .net "d", 0 0, L_0x55a15dea1440;  alias, 1 drivers
v0x55a15d8ccde0_0 .net "q", 0 0, L_0x55a15dea1760;  alias, 1 drivers
v0x55a15d8ccf00_0 .net "q_bar", 0 0, L_0x55a15dea17f0;  1 drivers
S_0x55a15d8cbd50 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8cbac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea1550 .functor AND 1, L_0x55a15dea19c0, L_0x55a15dea1440, C4<1>, C4<1>;
L_0x55a15dea1680 .functor AND 1, L_0x55a15dea19c0, L_0x55a15dea1910, C4<1>, C4<1>;
v0x55a15d8cc660_0 .net "a", 0 0, L_0x55a15dea1550;  1 drivers
v0x55a15d8cc720_0 .net "b", 0 0, L_0x55a15dea1680;  1 drivers
v0x55a15d8cc7f0_0 .net "en", 0 0, L_0x55a15dea19c0;  alias, 1 drivers
v0x55a15d8cc8c0_0 .net "q", 0 0, L_0x55a15dea1760;  alias, 1 drivers
v0x55a15d8cc990_0 .net "q_bar", 0 0, L_0x55a15dea17f0;  alias, 1 drivers
v0x55a15d8cca80_0 .net "r", 0 0, L_0x55a15dea1910;  1 drivers
v0x55a15d8ccb20_0 .net "s", 0 0, L_0x55a15dea1440;  alias, 1 drivers
S_0x55a15d8cbff0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8cbd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dea1760 .functor NOR 1, L_0x55a15dea1680, L_0x55a15dea17f0, C4<0>, C4<0>;
L_0x55a15dea17f0 .functor NOR 1, L_0x55a15dea1550, L_0x55a15dea1760, C4<0>, C4<0>;
v0x55a15d8cc280_0 .net "q", 0 0, L_0x55a15dea1760;  alias, 1 drivers
v0x55a15d8cc360_0 .net "q_bar", 0 0, L_0x55a15dea17f0;  alias, 1 drivers
v0x55a15d8cc420_0 .net "r", 0 0, L_0x55a15dea1680;  alias, 1 drivers
v0x55a15d8cc4f0_0 .net "s", 0 0, L_0x55a15dea1550;  alias, 1 drivers
S_0x55a15d8cd010 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8cb830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea1fd0 .functor NOT 1, L_0x55a15dea1760, C4<0>, C4<0>, C4<0>;
v0x55a15d8ce0e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8ce1a0_0 .net "d", 0 0, L_0x55a15dea1760;  alias, 1 drivers
v0x55a15d8ce2f0_0 .net "q", 0 0, L_0x55a15dea1da0;  alias, 1 drivers
v0x55a15d8ce390_0 .net "q_bar", 0 0, L_0x55a15dea1e30;  alias, 1 drivers
S_0x55a15d8cd270 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8cd010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea1b00 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea1760, C4<1>, C4<1>;
L_0x55a15dea1cc0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea1fd0, C4<1>, C4<1>;
v0x55a15d8cdb30_0 .net "a", 0 0, L_0x55a15dea1b00;  1 drivers
v0x55a15d8cdbf0_0 .net "b", 0 0, L_0x55a15dea1cc0;  1 drivers
v0x55a15d8cdcc0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8cdd90_0 .net "q", 0 0, L_0x55a15dea1da0;  alias, 1 drivers
v0x55a15d8cde60_0 .net "q_bar", 0 0, L_0x55a15dea1e30;  alias, 1 drivers
v0x55a15d8cdf50_0 .net "r", 0 0, L_0x55a15dea1fd0;  1 drivers
v0x55a15d8cdff0_0 .net "s", 0 0, L_0x55a15dea1760;  alias, 1 drivers
S_0x55a15d8cd4c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8cd270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dea1da0 .functor NOR 1, L_0x55a15dea1cc0, L_0x55a15dea1e30, C4<0>, C4<0>;
L_0x55a15dea1e30 .functor NOR 1, L_0x55a15dea1b00, L_0x55a15dea1da0, C4<0>, C4<0>;
v0x55a15d8cd750_0 .net "q", 0 0, L_0x55a15dea1da0;  alias, 1 drivers
v0x55a15d8cd830_0 .net "q_bar", 0 0, L_0x55a15dea1e30;  alias, 1 drivers
v0x55a15d8cd8f0_0 .net "r", 0 0, L_0x55a15dea1cc0;  alias, 1 drivers
v0x55a15d8cd9c0_0 .net "s", 0 0, L_0x55a15dea1b00;  alias, 1 drivers
S_0x55a15d8ce900 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8cb5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dea1260 .functor AND 1, L_0x55a15dea12f0, L_0x55a15dea1da0, C4<1>, C4<1>;
L_0x55a15dea12f0 .functor NOT 1, L_0x55a15dea1160, C4<0>, C4<0>, C4<0>;
L_0x55a15dea13b0 .functor AND 1, L_0x55a15dea1160, L_0x55a15deb19d0, C4<1>, C4<1>;
L_0x55a15dea1440 .functor OR 1, L_0x55a15dea13b0, L_0x55a15dea1260, C4<0>, C4<0>;
v0x55a15d8ceb60_0 .net *"_s1", 0 0, L_0x55a15dea12f0;  1 drivers
v0x55a15d8cec40_0 .net "in0", 0 0, L_0x55a15dea1da0;  alias, 1 drivers
v0x55a15d8ced90_0 .net "in1", 0 0, L_0x55a15deb19d0;  alias, 1 drivers
v0x55a15d8cee30_0 .net "out", 0 0, L_0x55a15dea1440;  alias, 1 drivers
v0x55a15d8ceed0_0 .net "s0", 0 0, L_0x55a15dea1160;  alias, 1 drivers
v0x55a15d8cef70_0 .net "w0", 0 0, L_0x55a15dea1260;  1 drivers
v0x55a15d8cf030_0 .net "w1", 0 0, L_0x55a15dea13b0;  1 drivers
S_0x55a15d8cf6f0 .scope module, "obc[16]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea2080 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8d3210_0 .net "a", 0 0, L_0x55a15dea2360;  1 drivers
v0x55a15d8d3360_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8d3420_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8d34c0_0 .net "in", 0 0, L_0x55a15deb1a70;  1 drivers
v0x55a15d8d3560_0 .net "out", 0 0, L_0x55a15dea2cc0;  1 drivers
v0x55a15d8d3600_0 .net "rw", 0 0, L_0x55a15dea2080;  1 drivers
v0x55a15d8d36a0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8cf960 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8cf6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea28e0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8d2560_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8d2620_0 .net "d", 0 0, L_0x55a15dea2360;  alias, 1 drivers
v0x55a15d8d2730_0 .net "q", 0 0, L_0x55a15dea2cc0;  alias, 1 drivers
v0x55a15d8d27d0_0 .net "q0", 0 0, L_0x55a15dea2680;  1 drivers
v0x55a15d8d2870_0 .net "q_bar", 0 0, L_0x55a15dea2d50;  1 drivers
S_0x55a15d8cfbf0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8cf960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea2830 .functor NOT 1, L_0x55a15dea2360, C4<0>, C4<0>, C4<0>;
v0x55a15d8d0d80_0 .net "clk", 0 0, L_0x55a15dea28e0;  1 drivers
v0x55a15d8d0e40_0 .net "d", 0 0, L_0x55a15dea2360;  alias, 1 drivers
v0x55a15d8d0f10_0 .net "q", 0 0, L_0x55a15dea2680;  alias, 1 drivers
v0x55a15d8d1030_0 .net "q_bar", 0 0, L_0x55a15dea2710;  1 drivers
S_0x55a15d8cfe80 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8cfbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea2470 .functor AND 1, L_0x55a15dea28e0, L_0x55a15dea2360, C4<1>, C4<1>;
L_0x55a15dea25a0 .functor AND 1, L_0x55a15dea28e0, L_0x55a15dea2830, C4<1>, C4<1>;
v0x55a15d8d0790_0 .net "a", 0 0, L_0x55a15dea2470;  1 drivers
v0x55a15d8d0850_0 .net "b", 0 0, L_0x55a15dea25a0;  1 drivers
v0x55a15d8d0920_0 .net "en", 0 0, L_0x55a15dea28e0;  alias, 1 drivers
v0x55a15d8d09f0_0 .net "q", 0 0, L_0x55a15dea2680;  alias, 1 drivers
v0x55a15d8d0ac0_0 .net "q_bar", 0 0, L_0x55a15dea2710;  alias, 1 drivers
v0x55a15d8d0bb0_0 .net "r", 0 0, L_0x55a15dea2830;  1 drivers
v0x55a15d8d0c50_0 .net "s", 0 0, L_0x55a15dea2360;  alias, 1 drivers
S_0x55a15d8d0120 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8cfe80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dea2680 .functor NOR 1, L_0x55a15dea25a0, L_0x55a15dea2710, C4<0>, C4<0>;
L_0x55a15dea2710 .functor NOR 1, L_0x55a15dea2470, L_0x55a15dea2680, C4<0>, C4<0>;
v0x55a15d8d03b0_0 .net "q", 0 0, L_0x55a15dea2680;  alias, 1 drivers
v0x55a15d8d0490_0 .net "q_bar", 0 0, L_0x55a15dea2710;  alias, 1 drivers
v0x55a15d8d0550_0 .net "r", 0 0, L_0x55a15dea25a0;  alias, 1 drivers
v0x55a15d8d0620_0 .net "s", 0 0, L_0x55a15dea2470;  alias, 1 drivers
S_0x55a15d8d1140 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8cf960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea2ef0 .functor NOT 1, L_0x55a15dea2680, C4<0>, C4<0>, C4<0>;
v0x55a15d8d2210_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8d22d0_0 .net "d", 0 0, L_0x55a15dea2680;  alias, 1 drivers
v0x55a15d8d2390_0 .net "q", 0 0, L_0x55a15dea2cc0;  alias, 1 drivers
v0x55a15d8d2430_0 .net "q_bar", 0 0, L_0x55a15dea2d50;  alias, 1 drivers
S_0x55a15d8d13a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8d1140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea2a20 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea2680, C4<1>, C4<1>;
L_0x55a15dea2be0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea2ef0, C4<1>, C4<1>;
v0x55a15d8d1c60_0 .net "a", 0 0, L_0x55a15dea2a20;  1 drivers
v0x55a15d8d1d20_0 .net "b", 0 0, L_0x55a15dea2be0;  1 drivers
v0x55a15d8d1df0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8d1ec0_0 .net "q", 0 0, L_0x55a15dea2cc0;  alias, 1 drivers
v0x55a15d8d1f90_0 .net "q_bar", 0 0, L_0x55a15dea2d50;  alias, 1 drivers
v0x55a15d8d2080_0 .net "r", 0 0, L_0x55a15dea2ef0;  1 drivers
v0x55a15d8d2120_0 .net "s", 0 0, L_0x55a15dea2680;  alias, 1 drivers
S_0x55a15d8d15f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8d13a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dea2cc0 .functor NOR 1, L_0x55a15dea2be0, L_0x55a15dea2d50, C4<0>, C4<0>;
L_0x55a15dea2d50 .functor NOR 1, L_0x55a15dea2a20, L_0x55a15dea2cc0, C4<0>, C4<0>;
v0x55a15d8d1880_0 .net "q", 0 0, L_0x55a15dea2cc0;  alias, 1 drivers
v0x55a15d8d1960_0 .net "q_bar", 0 0, L_0x55a15dea2d50;  alias, 1 drivers
v0x55a15d8d1a20_0 .net "r", 0 0, L_0x55a15dea2be0;  alias, 1 drivers
v0x55a15d8d1af0_0 .net "s", 0 0, L_0x55a15dea2a20;  alias, 1 drivers
S_0x55a15d8d29a0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8cf6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dea2180 .functor AND 1, L_0x55a15dea2210, L_0x55a15dea2cc0, C4<1>, C4<1>;
L_0x55a15dea2210 .functor NOT 1, L_0x55a15dea2080, C4<0>, C4<0>, C4<0>;
L_0x55a15dea22d0 .functor AND 1, L_0x55a15dea2080, L_0x55a15deb1a70, C4<1>, C4<1>;
L_0x55a15dea2360 .functor OR 1, L_0x55a15dea22d0, L_0x55a15dea2180, C4<0>, C4<0>;
v0x55a15d8d2c00_0 .net *"_s1", 0 0, L_0x55a15dea2210;  1 drivers
v0x55a15d8d2ce0_0 .net "in0", 0 0, L_0x55a15dea2cc0;  alias, 1 drivers
v0x55a15d8d2e30_0 .net "in1", 0 0, L_0x55a15deb1a70;  alias, 1 drivers
v0x55a15d8d2ed0_0 .net "out", 0 0, L_0x55a15dea2360;  alias, 1 drivers
v0x55a15d8d2f70_0 .net "s0", 0 0, L_0x55a15dea2080;  alias, 1 drivers
v0x55a15d8d3010_0 .net "w0", 0 0, L_0x55a15dea2180;  1 drivers
v0x55a15d8d30d0_0 .net "w1", 0 0, L_0x55a15dea22d0;  1 drivers
S_0x55a15d8d3790 .scope module, "obc[17]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea2fa0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8d7340_0 .net "a", 0 0, L_0x55a15dea3280;  1 drivers
v0x55a15d8d7490_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8d7550_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8d75f0_0 .net "in", 0 0, L_0x55a15deb1bb0;  1 drivers
v0x55a15d8d7690_0 .net "out", 0 0, L_0x55a15dea3be0;  1 drivers
v0x55a15d8d7730_0 .net "rw", 0 0, L_0x55a15dea2fa0;  1 drivers
v0x55a15d8d77d0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8d3a00 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8d3790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea3800 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8d6690_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8d6750_0 .net "d", 0 0, L_0x55a15dea3280;  alias, 1 drivers
v0x55a15d8d6860_0 .net "q", 0 0, L_0x55a15dea3be0;  alias, 1 drivers
v0x55a15d8d6900_0 .net "q0", 0 0, L_0x55a15dea35a0;  1 drivers
v0x55a15d8d69a0_0 .net "q_bar", 0 0, L_0x55a15dea3c70;  1 drivers
S_0x55a15d8d3c90 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8d3a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea3750 .functor NOT 1, L_0x55a15dea3280, C4<0>, C4<0>, C4<0>;
v0x55a15d8d4e20_0 .net "clk", 0 0, L_0x55a15dea3800;  1 drivers
v0x55a15d8d4ee0_0 .net "d", 0 0, L_0x55a15dea3280;  alias, 1 drivers
v0x55a15d8d4fb0_0 .net "q", 0 0, L_0x55a15dea35a0;  alias, 1 drivers
v0x55a15d8d50d0_0 .net "q_bar", 0 0, L_0x55a15dea3630;  1 drivers
S_0x55a15d8d3f20 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8d3c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea3390 .functor AND 1, L_0x55a15dea3800, L_0x55a15dea3280, C4<1>, C4<1>;
L_0x55a15dea34c0 .functor AND 1, L_0x55a15dea3800, L_0x55a15dea3750, C4<1>, C4<1>;
v0x55a15d8d4830_0 .net "a", 0 0, L_0x55a15dea3390;  1 drivers
v0x55a15d8d48f0_0 .net "b", 0 0, L_0x55a15dea34c0;  1 drivers
v0x55a15d8d49c0_0 .net "en", 0 0, L_0x55a15dea3800;  alias, 1 drivers
v0x55a15d8d4a90_0 .net "q", 0 0, L_0x55a15dea35a0;  alias, 1 drivers
v0x55a15d8d4b60_0 .net "q_bar", 0 0, L_0x55a15dea3630;  alias, 1 drivers
v0x55a15d8d4c50_0 .net "r", 0 0, L_0x55a15dea3750;  1 drivers
v0x55a15d8d4cf0_0 .net "s", 0 0, L_0x55a15dea3280;  alias, 1 drivers
S_0x55a15d8d41c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8d3f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dea35a0 .functor NOR 1, L_0x55a15dea34c0, L_0x55a15dea3630, C4<0>, C4<0>;
L_0x55a15dea3630 .functor NOR 1, L_0x55a15dea3390, L_0x55a15dea35a0, C4<0>, C4<0>;
v0x55a15d8d4450_0 .net "q", 0 0, L_0x55a15dea35a0;  alias, 1 drivers
v0x55a15d8d4530_0 .net "q_bar", 0 0, L_0x55a15dea3630;  alias, 1 drivers
v0x55a15d8d45f0_0 .net "r", 0 0, L_0x55a15dea34c0;  alias, 1 drivers
v0x55a15d8d46c0_0 .net "s", 0 0, L_0x55a15dea3390;  alias, 1 drivers
S_0x55a15d8d51e0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8d3a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea3e10 .functor NOT 1, L_0x55a15dea35a0, C4<0>, C4<0>, C4<0>;
v0x55a15d8d62b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8d6370_0 .net "d", 0 0, L_0x55a15dea35a0;  alias, 1 drivers
v0x55a15d8d64c0_0 .net "q", 0 0, L_0x55a15dea3be0;  alias, 1 drivers
v0x55a15d8d6560_0 .net "q_bar", 0 0, L_0x55a15dea3c70;  alias, 1 drivers
S_0x55a15d8d5440 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8d51e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea3940 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea35a0, C4<1>, C4<1>;
L_0x55a15dea3b00 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea3e10, C4<1>, C4<1>;
v0x55a15d8d5d00_0 .net "a", 0 0, L_0x55a15dea3940;  1 drivers
v0x55a15d8d5dc0_0 .net "b", 0 0, L_0x55a15dea3b00;  1 drivers
v0x55a15d8d5e90_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8d5f60_0 .net "q", 0 0, L_0x55a15dea3be0;  alias, 1 drivers
v0x55a15d8d6030_0 .net "q_bar", 0 0, L_0x55a15dea3c70;  alias, 1 drivers
v0x55a15d8d6120_0 .net "r", 0 0, L_0x55a15dea3e10;  1 drivers
v0x55a15d8d61c0_0 .net "s", 0 0, L_0x55a15dea35a0;  alias, 1 drivers
S_0x55a15d8d5690 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8d5440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dea3be0 .functor NOR 1, L_0x55a15dea3b00, L_0x55a15dea3c70, C4<0>, C4<0>;
L_0x55a15dea3c70 .functor NOR 1, L_0x55a15dea3940, L_0x55a15dea3be0, C4<0>, C4<0>;
v0x55a15d8d5920_0 .net "q", 0 0, L_0x55a15dea3be0;  alias, 1 drivers
v0x55a15d8d5a00_0 .net "q_bar", 0 0, L_0x55a15dea3c70;  alias, 1 drivers
v0x55a15d8d5ac0_0 .net "r", 0 0, L_0x55a15dea3b00;  alias, 1 drivers
v0x55a15d8d5b90_0 .net "s", 0 0, L_0x55a15dea3940;  alias, 1 drivers
S_0x55a15d8d6ad0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8d3790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dea30a0 .functor AND 1, L_0x55a15dea3130, L_0x55a15dea3be0, C4<1>, C4<1>;
L_0x55a15dea3130 .functor NOT 1, L_0x55a15dea2fa0, C4<0>, C4<0>, C4<0>;
L_0x55a15dea31f0 .functor AND 1, L_0x55a15dea2fa0, L_0x55a15deb1bb0, C4<1>, C4<1>;
L_0x55a15dea3280 .functor OR 1, L_0x55a15dea31f0, L_0x55a15dea30a0, C4<0>, C4<0>;
v0x55a15d8d6d30_0 .net *"_s1", 0 0, L_0x55a15dea3130;  1 drivers
v0x55a15d8d6e10_0 .net "in0", 0 0, L_0x55a15dea3be0;  alias, 1 drivers
v0x55a15d8d6f60_0 .net "in1", 0 0, L_0x55a15deb1bb0;  alias, 1 drivers
v0x55a15d8d7000_0 .net "out", 0 0, L_0x55a15dea3280;  alias, 1 drivers
v0x55a15d8d70a0_0 .net "s0", 0 0, L_0x55a15dea2fa0;  alias, 1 drivers
v0x55a15d8d7140_0 .net "w0", 0 0, L_0x55a15dea30a0;  1 drivers
v0x55a15d8d7200_0 .net "w1", 0 0, L_0x55a15dea31f0;  1 drivers
S_0x55a15d8d78c0 .scope module, "obc[18]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea3ec0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8db470_0 .net "a", 0 0, L_0x55a15dea41a0;  1 drivers
v0x55a15d8db5c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8db680_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8db720_0 .net "in", 0 0, L_0x55a15deb1c50;  1 drivers
v0x55a15d8db7c0_0 .net "out", 0 0, L_0x55a15dea4b00;  1 drivers
v0x55a15d8db860_0 .net "rw", 0 0, L_0x55a15dea3ec0;  1 drivers
v0x55a15d8db900_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8d7b30 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8d78c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea4720 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8da7c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8da880_0 .net "d", 0 0, L_0x55a15dea41a0;  alias, 1 drivers
v0x55a15d8da990_0 .net "q", 0 0, L_0x55a15dea4b00;  alias, 1 drivers
v0x55a15d8daa30_0 .net "q0", 0 0, L_0x55a15dea44c0;  1 drivers
v0x55a15d8daad0_0 .net "q_bar", 0 0, L_0x55a15dea4b90;  1 drivers
S_0x55a15d8d7dc0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8d7b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea4670 .functor NOT 1, L_0x55a15dea41a0, C4<0>, C4<0>, C4<0>;
v0x55a15d8d8f50_0 .net "clk", 0 0, L_0x55a15dea4720;  1 drivers
v0x55a15d8d9010_0 .net "d", 0 0, L_0x55a15dea41a0;  alias, 1 drivers
v0x55a15d8d90e0_0 .net "q", 0 0, L_0x55a15dea44c0;  alias, 1 drivers
v0x55a15d8d9200_0 .net "q_bar", 0 0, L_0x55a15dea4550;  1 drivers
S_0x55a15d8d8050 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8d7dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea42b0 .functor AND 1, L_0x55a15dea4720, L_0x55a15dea41a0, C4<1>, C4<1>;
L_0x55a15dea43e0 .functor AND 1, L_0x55a15dea4720, L_0x55a15dea4670, C4<1>, C4<1>;
v0x55a15d8d8960_0 .net "a", 0 0, L_0x55a15dea42b0;  1 drivers
v0x55a15d8d8a20_0 .net "b", 0 0, L_0x55a15dea43e0;  1 drivers
v0x55a15d8d8af0_0 .net "en", 0 0, L_0x55a15dea4720;  alias, 1 drivers
v0x55a15d8d8bc0_0 .net "q", 0 0, L_0x55a15dea44c0;  alias, 1 drivers
v0x55a15d8d8c90_0 .net "q_bar", 0 0, L_0x55a15dea4550;  alias, 1 drivers
v0x55a15d8d8d80_0 .net "r", 0 0, L_0x55a15dea4670;  1 drivers
v0x55a15d8d8e20_0 .net "s", 0 0, L_0x55a15dea41a0;  alias, 1 drivers
S_0x55a15d8d82f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8d8050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dea44c0 .functor NOR 1, L_0x55a15dea43e0, L_0x55a15dea4550, C4<0>, C4<0>;
L_0x55a15dea4550 .functor NOR 1, L_0x55a15dea42b0, L_0x55a15dea44c0, C4<0>, C4<0>;
v0x55a15d8d8580_0 .net "q", 0 0, L_0x55a15dea44c0;  alias, 1 drivers
v0x55a15d8d8660_0 .net "q_bar", 0 0, L_0x55a15dea4550;  alias, 1 drivers
v0x55a15d8d8720_0 .net "r", 0 0, L_0x55a15dea43e0;  alias, 1 drivers
v0x55a15d8d87f0_0 .net "s", 0 0, L_0x55a15dea42b0;  alias, 1 drivers
S_0x55a15d8d9310 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8d7b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea4d30 .functor NOT 1, L_0x55a15dea44c0, C4<0>, C4<0>, C4<0>;
v0x55a15d8da3e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8da4a0_0 .net "d", 0 0, L_0x55a15dea44c0;  alias, 1 drivers
v0x55a15d8da5f0_0 .net "q", 0 0, L_0x55a15dea4b00;  alias, 1 drivers
v0x55a15d8da690_0 .net "q_bar", 0 0, L_0x55a15dea4b90;  alias, 1 drivers
S_0x55a15d8d9570 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8d9310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea4860 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea44c0, C4<1>, C4<1>;
L_0x55a15dea4a20 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea4d30, C4<1>, C4<1>;
v0x55a15d8d9e30_0 .net "a", 0 0, L_0x55a15dea4860;  1 drivers
v0x55a15d8d9ef0_0 .net "b", 0 0, L_0x55a15dea4a20;  1 drivers
v0x55a15d8d9fc0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8da090_0 .net "q", 0 0, L_0x55a15dea4b00;  alias, 1 drivers
v0x55a15d8da160_0 .net "q_bar", 0 0, L_0x55a15dea4b90;  alias, 1 drivers
v0x55a15d8da250_0 .net "r", 0 0, L_0x55a15dea4d30;  1 drivers
v0x55a15d8da2f0_0 .net "s", 0 0, L_0x55a15dea44c0;  alias, 1 drivers
S_0x55a15d8d97c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8d9570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dea4b00 .functor NOR 1, L_0x55a15dea4a20, L_0x55a15dea4b90, C4<0>, C4<0>;
L_0x55a15dea4b90 .functor NOR 1, L_0x55a15dea4860, L_0x55a15dea4b00, C4<0>, C4<0>;
v0x55a15d8d9a50_0 .net "q", 0 0, L_0x55a15dea4b00;  alias, 1 drivers
v0x55a15d8d9b30_0 .net "q_bar", 0 0, L_0x55a15dea4b90;  alias, 1 drivers
v0x55a15d8d9bf0_0 .net "r", 0 0, L_0x55a15dea4a20;  alias, 1 drivers
v0x55a15d8d9cc0_0 .net "s", 0 0, L_0x55a15dea4860;  alias, 1 drivers
S_0x55a15d8dac00 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8d78c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dea3fc0 .functor AND 1, L_0x55a15dea4050, L_0x55a15dea4b00, C4<1>, C4<1>;
L_0x55a15dea4050 .functor NOT 1, L_0x55a15dea3ec0, C4<0>, C4<0>, C4<0>;
L_0x55a15dea4110 .functor AND 1, L_0x55a15dea3ec0, L_0x55a15deb1c50, C4<1>, C4<1>;
L_0x55a15dea41a0 .functor OR 1, L_0x55a15dea4110, L_0x55a15dea3fc0, C4<0>, C4<0>;
v0x55a15d8dae60_0 .net *"_s1", 0 0, L_0x55a15dea4050;  1 drivers
v0x55a15d8daf40_0 .net "in0", 0 0, L_0x55a15dea4b00;  alias, 1 drivers
v0x55a15d8db090_0 .net "in1", 0 0, L_0x55a15deb1c50;  alias, 1 drivers
v0x55a15d8db130_0 .net "out", 0 0, L_0x55a15dea41a0;  alias, 1 drivers
v0x55a15d8db1d0_0 .net "s0", 0 0, L_0x55a15dea3ec0;  alias, 1 drivers
v0x55a15d8db270_0 .net "w0", 0 0, L_0x55a15dea3fc0;  1 drivers
v0x55a15d8db330_0 .net "w1", 0 0, L_0x55a15dea4110;  1 drivers
S_0x55a15d8db9f0 .scope module, "obc[19]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea4de0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8df5a0_0 .net "a", 0 0, L_0x55a15dea50c0;  1 drivers
v0x55a15d8df6f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8df7b0_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8df850_0 .net "in", 0 0, L_0x55a15deb1b10;  1 drivers
v0x55a15d8df8f0_0 .net "out", 0 0, L_0x55a15dea5a20;  1 drivers
v0x55a15d8df990_0 .net "rw", 0 0, L_0x55a15dea4de0;  1 drivers
v0x55a15d8dfa30_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8dbc60 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8db9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea5640 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8de8f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8de9b0_0 .net "d", 0 0, L_0x55a15dea50c0;  alias, 1 drivers
v0x55a15d8deac0_0 .net "q", 0 0, L_0x55a15dea5a20;  alias, 1 drivers
v0x55a15d8deb60_0 .net "q0", 0 0, L_0x55a15dea53e0;  1 drivers
v0x55a15d8dec00_0 .net "q_bar", 0 0, L_0x55a15dea5ab0;  1 drivers
S_0x55a15d8dbef0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8dbc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea5590 .functor NOT 1, L_0x55a15dea50c0, C4<0>, C4<0>, C4<0>;
v0x55a15d8dd080_0 .net "clk", 0 0, L_0x55a15dea5640;  1 drivers
v0x55a15d8dd140_0 .net "d", 0 0, L_0x55a15dea50c0;  alias, 1 drivers
v0x55a15d8dd210_0 .net "q", 0 0, L_0x55a15dea53e0;  alias, 1 drivers
v0x55a15d8dd330_0 .net "q_bar", 0 0, L_0x55a15dea5470;  1 drivers
S_0x55a15d8dc180 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8dbef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea51d0 .functor AND 1, L_0x55a15dea5640, L_0x55a15dea50c0, C4<1>, C4<1>;
L_0x55a15dea5300 .functor AND 1, L_0x55a15dea5640, L_0x55a15dea5590, C4<1>, C4<1>;
v0x55a15d8dca90_0 .net "a", 0 0, L_0x55a15dea51d0;  1 drivers
v0x55a15d8dcb50_0 .net "b", 0 0, L_0x55a15dea5300;  1 drivers
v0x55a15d8dcc20_0 .net "en", 0 0, L_0x55a15dea5640;  alias, 1 drivers
v0x55a15d8dccf0_0 .net "q", 0 0, L_0x55a15dea53e0;  alias, 1 drivers
v0x55a15d8dcdc0_0 .net "q_bar", 0 0, L_0x55a15dea5470;  alias, 1 drivers
v0x55a15d8dceb0_0 .net "r", 0 0, L_0x55a15dea5590;  1 drivers
v0x55a15d8dcf50_0 .net "s", 0 0, L_0x55a15dea50c0;  alias, 1 drivers
S_0x55a15d8dc420 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8dc180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dea53e0 .functor NOR 1, L_0x55a15dea5300, L_0x55a15dea5470, C4<0>, C4<0>;
L_0x55a15dea5470 .functor NOR 1, L_0x55a15dea51d0, L_0x55a15dea53e0, C4<0>, C4<0>;
v0x55a15d8dc6b0_0 .net "q", 0 0, L_0x55a15dea53e0;  alias, 1 drivers
v0x55a15d8dc790_0 .net "q_bar", 0 0, L_0x55a15dea5470;  alias, 1 drivers
v0x55a15d8dc850_0 .net "r", 0 0, L_0x55a15dea5300;  alias, 1 drivers
v0x55a15d8dc920_0 .net "s", 0 0, L_0x55a15dea51d0;  alias, 1 drivers
S_0x55a15d8dd440 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8dbc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea5c50 .functor NOT 1, L_0x55a15dea53e0, C4<0>, C4<0>, C4<0>;
v0x55a15d8de510_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8de5d0_0 .net "d", 0 0, L_0x55a15dea53e0;  alias, 1 drivers
v0x55a15d8de720_0 .net "q", 0 0, L_0x55a15dea5a20;  alias, 1 drivers
v0x55a15d8de7c0_0 .net "q_bar", 0 0, L_0x55a15dea5ab0;  alias, 1 drivers
S_0x55a15d8dd6a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8dd440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea5780 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea53e0, C4<1>, C4<1>;
L_0x55a15dea5940 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea5c50, C4<1>, C4<1>;
v0x55a15d8ddf60_0 .net "a", 0 0, L_0x55a15dea5780;  1 drivers
v0x55a15d8de020_0 .net "b", 0 0, L_0x55a15dea5940;  1 drivers
v0x55a15d8de0f0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8de1c0_0 .net "q", 0 0, L_0x55a15dea5a20;  alias, 1 drivers
v0x55a15d8de290_0 .net "q_bar", 0 0, L_0x55a15dea5ab0;  alias, 1 drivers
v0x55a15d8de380_0 .net "r", 0 0, L_0x55a15dea5c50;  1 drivers
v0x55a15d8de420_0 .net "s", 0 0, L_0x55a15dea53e0;  alias, 1 drivers
S_0x55a15d8dd8f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8dd6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dea5a20 .functor NOR 1, L_0x55a15dea5940, L_0x55a15dea5ab0, C4<0>, C4<0>;
L_0x55a15dea5ab0 .functor NOR 1, L_0x55a15dea5780, L_0x55a15dea5a20, C4<0>, C4<0>;
v0x55a15d8ddb80_0 .net "q", 0 0, L_0x55a15dea5a20;  alias, 1 drivers
v0x55a15d8ddc60_0 .net "q_bar", 0 0, L_0x55a15dea5ab0;  alias, 1 drivers
v0x55a15d8ddd20_0 .net "r", 0 0, L_0x55a15dea5940;  alias, 1 drivers
v0x55a15d8dddf0_0 .net "s", 0 0, L_0x55a15dea5780;  alias, 1 drivers
S_0x55a15d8ded30 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8db9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dea4ee0 .functor AND 1, L_0x55a15dea4f70, L_0x55a15dea5a20, C4<1>, C4<1>;
L_0x55a15dea4f70 .functor NOT 1, L_0x55a15dea4de0, C4<0>, C4<0>, C4<0>;
L_0x55a15dea5030 .functor AND 1, L_0x55a15dea4de0, L_0x55a15deb1b10, C4<1>, C4<1>;
L_0x55a15dea50c0 .functor OR 1, L_0x55a15dea5030, L_0x55a15dea4ee0, C4<0>, C4<0>;
v0x55a15d8def90_0 .net *"_s1", 0 0, L_0x55a15dea4f70;  1 drivers
v0x55a15d8df070_0 .net "in0", 0 0, L_0x55a15dea5a20;  alias, 1 drivers
v0x55a15d8df1c0_0 .net "in1", 0 0, L_0x55a15deb1b10;  alias, 1 drivers
v0x55a15d8df260_0 .net "out", 0 0, L_0x55a15dea50c0;  alias, 1 drivers
v0x55a15d8df300_0 .net "s0", 0 0, L_0x55a15dea4de0;  alias, 1 drivers
v0x55a15d8df3a0_0 .net "w0", 0 0, L_0x55a15dea4ee0;  1 drivers
v0x55a15d8df460_0 .net "w1", 0 0, L_0x55a15dea5030;  1 drivers
S_0x55a15d8dfb20 .scope module, "obc[20]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea5d00 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8e36d0_0 .net "a", 0 0, L_0x55a15dea5fe0;  1 drivers
v0x55a15d8e3820_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8e38e0_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8e3980_0 .net "in", 0 0, L_0x55a15deb1da0;  1 drivers
v0x55a15d8e3a20_0 .net "out", 0 0, L_0x55a15dea6940;  1 drivers
v0x55a15d8e3ac0_0 .net "rw", 0 0, L_0x55a15dea5d00;  1 drivers
v0x55a15d8e3b60_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8dfd90 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8dfb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea6560 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8e2a20_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8e2ae0_0 .net "d", 0 0, L_0x55a15dea5fe0;  alias, 1 drivers
v0x55a15d8e2bf0_0 .net "q", 0 0, L_0x55a15dea6940;  alias, 1 drivers
v0x55a15d8e2c90_0 .net "q0", 0 0, L_0x55a15dea6300;  1 drivers
v0x55a15d8e2d30_0 .net "q_bar", 0 0, L_0x55a15dea69d0;  1 drivers
S_0x55a15d8e0020 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8dfd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea64b0 .functor NOT 1, L_0x55a15dea5fe0, C4<0>, C4<0>, C4<0>;
v0x55a15d8e11b0_0 .net "clk", 0 0, L_0x55a15dea6560;  1 drivers
v0x55a15d8e1270_0 .net "d", 0 0, L_0x55a15dea5fe0;  alias, 1 drivers
v0x55a15d8e1340_0 .net "q", 0 0, L_0x55a15dea6300;  alias, 1 drivers
v0x55a15d8e1460_0 .net "q_bar", 0 0, L_0x55a15dea6390;  1 drivers
S_0x55a15d8e02b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8e0020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea60f0 .functor AND 1, L_0x55a15dea6560, L_0x55a15dea5fe0, C4<1>, C4<1>;
L_0x55a15dea6220 .functor AND 1, L_0x55a15dea6560, L_0x55a15dea64b0, C4<1>, C4<1>;
v0x55a15d8e0bc0_0 .net "a", 0 0, L_0x55a15dea60f0;  1 drivers
v0x55a15d8e0c80_0 .net "b", 0 0, L_0x55a15dea6220;  1 drivers
v0x55a15d8e0d50_0 .net "en", 0 0, L_0x55a15dea6560;  alias, 1 drivers
v0x55a15d8e0e20_0 .net "q", 0 0, L_0x55a15dea6300;  alias, 1 drivers
v0x55a15d8e0ef0_0 .net "q_bar", 0 0, L_0x55a15dea6390;  alias, 1 drivers
v0x55a15d8e0fe0_0 .net "r", 0 0, L_0x55a15dea64b0;  1 drivers
v0x55a15d8e1080_0 .net "s", 0 0, L_0x55a15dea5fe0;  alias, 1 drivers
S_0x55a15d8e0550 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8e02b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dea6300 .functor NOR 1, L_0x55a15dea6220, L_0x55a15dea6390, C4<0>, C4<0>;
L_0x55a15dea6390 .functor NOR 1, L_0x55a15dea60f0, L_0x55a15dea6300, C4<0>, C4<0>;
v0x55a15d8e07e0_0 .net "q", 0 0, L_0x55a15dea6300;  alias, 1 drivers
v0x55a15d8e08c0_0 .net "q_bar", 0 0, L_0x55a15dea6390;  alias, 1 drivers
v0x55a15d8e0980_0 .net "r", 0 0, L_0x55a15dea6220;  alias, 1 drivers
v0x55a15d8e0a50_0 .net "s", 0 0, L_0x55a15dea60f0;  alias, 1 drivers
S_0x55a15d8e1570 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8dfd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea6b70 .functor NOT 1, L_0x55a15dea6300, C4<0>, C4<0>, C4<0>;
v0x55a15d8e2640_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8e2700_0 .net "d", 0 0, L_0x55a15dea6300;  alias, 1 drivers
v0x55a15d8e2850_0 .net "q", 0 0, L_0x55a15dea6940;  alias, 1 drivers
v0x55a15d8e28f0_0 .net "q_bar", 0 0, L_0x55a15dea69d0;  alias, 1 drivers
S_0x55a15d8e17d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8e1570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea66a0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea6300, C4<1>, C4<1>;
L_0x55a15dea6860 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea6b70, C4<1>, C4<1>;
v0x55a15d8e2090_0 .net "a", 0 0, L_0x55a15dea66a0;  1 drivers
v0x55a15d8e2150_0 .net "b", 0 0, L_0x55a15dea6860;  1 drivers
v0x55a15d8e2220_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8e22f0_0 .net "q", 0 0, L_0x55a15dea6940;  alias, 1 drivers
v0x55a15d8e23c0_0 .net "q_bar", 0 0, L_0x55a15dea69d0;  alias, 1 drivers
v0x55a15d8e24b0_0 .net "r", 0 0, L_0x55a15dea6b70;  1 drivers
v0x55a15d8e2550_0 .net "s", 0 0, L_0x55a15dea6300;  alias, 1 drivers
S_0x55a15d8e1a20 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8e17d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dea6940 .functor NOR 1, L_0x55a15dea6860, L_0x55a15dea69d0, C4<0>, C4<0>;
L_0x55a15dea69d0 .functor NOR 1, L_0x55a15dea66a0, L_0x55a15dea6940, C4<0>, C4<0>;
v0x55a15d8e1cb0_0 .net "q", 0 0, L_0x55a15dea6940;  alias, 1 drivers
v0x55a15d8e1d90_0 .net "q_bar", 0 0, L_0x55a15dea69d0;  alias, 1 drivers
v0x55a15d8e1e50_0 .net "r", 0 0, L_0x55a15dea6860;  alias, 1 drivers
v0x55a15d8e1f20_0 .net "s", 0 0, L_0x55a15dea66a0;  alias, 1 drivers
S_0x55a15d8e2e60 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8dfb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dea5e00 .functor AND 1, L_0x55a15dea5e90, L_0x55a15dea6940, C4<1>, C4<1>;
L_0x55a15dea5e90 .functor NOT 1, L_0x55a15dea5d00, C4<0>, C4<0>, C4<0>;
L_0x55a15dea5f50 .functor AND 1, L_0x55a15dea5d00, L_0x55a15deb1da0, C4<1>, C4<1>;
L_0x55a15dea5fe0 .functor OR 1, L_0x55a15dea5f50, L_0x55a15dea5e00, C4<0>, C4<0>;
v0x55a15d8e30c0_0 .net *"_s1", 0 0, L_0x55a15dea5e90;  1 drivers
v0x55a15d8e31a0_0 .net "in0", 0 0, L_0x55a15dea6940;  alias, 1 drivers
v0x55a15d8e32f0_0 .net "in1", 0 0, L_0x55a15deb1da0;  alias, 1 drivers
v0x55a15d8e3390_0 .net "out", 0 0, L_0x55a15dea5fe0;  alias, 1 drivers
v0x55a15d8e3430_0 .net "s0", 0 0, L_0x55a15dea5d00;  alias, 1 drivers
v0x55a15d8e34d0_0 .net "w0", 0 0, L_0x55a15dea5e00;  1 drivers
v0x55a15d8e3590_0 .net "w1", 0 0, L_0x55a15dea5f50;  1 drivers
S_0x55a15d8e3c50 .scope module, "obc[21]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea6c20 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8e7800_0 .net "a", 0 0, L_0x55a15dea6f00;  1 drivers
v0x55a15d8e7950_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8e7a10_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8e7ab0_0 .net "in", 0 0, L_0x55a15deb1cf0;  1 drivers
v0x55a15d8e7b50_0 .net "out", 0 0, L_0x55a15dea7860;  1 drivers
v0x55a15d8e7bf0_0 .net "rw", 0 0, L_0x55a15dea6c20;  1 drivers
v0x55a15d8e7c90_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8e3ec0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8e3c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea7480 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8e6b50_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8e6c10_0 .net "d", 0 0, L_0x55a15dea6f00;  alias, 1 drivers
v0x55a15d8e6d20_0 .net "q", 0 0, L_0x55a15dea7860;  alias, 1 drivers
v0x55a15d8e6dc0_0 .net "q0", 0 0, L_0x55a15dea7220;  1 drivers
v0x55a15d8e6e60_0 .net "q_bar", 0 0, L_0x55a15dea78f0;  1 drivers
S_0x55a15d8e4150 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8e3ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea73d0 .functor NOT 1, L_0x55a15dea6f00, C4<0>, C4<0>, C4<0>;
v0x55a15d8e52e0_0 .net "clk", 0 0, L_0x55a15dea7480;  1 drivers
v0x55a15d8e53a0_0 .net "d", 0 0, L_0x55a15dea6f00;  alias, 1 drivers
v0x55a15d8e5470_0 .net "q", 0 0, L_0x55a15dea7220;  alias, 1 drivers
v0x55a15d8e5590_0 .net "q_bar", 0 0, L_0x55a15dea72b0;  1 drivers
S_0x55a15d8e43e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8e4150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea7010 .functor AND 1, L_0x55a15dea7480, L_0x55a15dea6f00, C4<1>, C4<1>;
L_0x55a15dea7140 .functor AND 1, L_0x55a15dea7480, L_0x55a15dea73d0, C4<1>, C4<1>;
v0x55a15d8e4cf0_0 .net "a", 0 0, L_0x55a15dea7010;  1 drivers
v0x55a15d8e4db0_0 .net "b", 0 0, L_0x55a15dea7140;  1 drivers
v0x55a15d8e4e80_0 .net "en", 0 0, L_0x55a15dea7480;  alias, 1 drivers
v0x55a15d8e4f50_0 .net "q", 0 0, L_0x55a15dea7220;  alias, 1 drivers
v0x55a15d8e5020_0 .net "q_bar", 0 0, L_0x55a15dea72b0;  alias, 1 drivers
v0x55a15d8e5110_0 .net "r", 0 0, L_0x55a15dea73d0;  1 drivers
v0x55a15d8e51b0_0 .net "s", 0 0, L_0x55a15dea6f00;  alias, 1 drivers
S_0x55a15d8e4680 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8e43e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dea7220 .functor NOR 1, L_0x55a15dea7140, L_0x55a15dea72b0, C4<0>, C4<0>;
L_0x55a15dea72b0 .functor NOR 1, L_0x55a15dea7010, L_0x55a15dea7220, C4<0>, C4<0>;
v0x55a15d8e4910_0 .net "q", 0 0, L_0x55a15dea7220;  alias, 1 drivers
v0x55a15d8e49f0_0 .net "q_bar", 0 0, L_0x55a15dea72b0;  alias, 1 drivers
v0x55a15d8e4ab0_0 .net "r", 0 0, L_0x55a15dea7140;  alias, 1 drivers
v0x55a15d8e4b80_0 .net "s", 0 0, L_0x55a15dea7010;  alias, 1 drivers
S_0x55a15d8e56a0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8e3ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea7a90 .functor NOT 1, L_0x55a15dea7220, C4<0>, C4<0>, C4<0>;
v0x55a15d8e6770_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8e6830_0 .net "d", 0 0, L_0x55a15dea7220;  alias, 1 drivers
v0x55a15d8e6980_0 .net "q", 0 0, L_0x55a15dea7860;  alias, 1 drivers
v0x55a15d8e6a20_0 .net "q_bar", 0 0, L_0x55a15dea78f0;  alias, 1 drivers
S_0x55a15d8e5900 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8e56a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea75c0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea7220, C4<1>, C4<1>;
L_0x55a15dea7780 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea7a90, C4<1>, C4<1>;
v0x55a15d8e61c0_0 .net "a", 0 0, L_0x55a15dea75c0;  1 drivers
v0x55a15d8e6280_0 .net "b", 0 0, L_0x55a15dea7780;  1 drivers
v0x55a15d8e6350_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8e6420_0 .net "q", 0 0, L_0x55a15dea7860;  alias, 1 drivers
v0x55a15d8e64f0_0 .net "q_bar", 0 0, L_0x55a15dea78f0;  alias, 1 drivers
v0x55a15d8e65e0_0 .net "r", 0 0, L_0x55a15dea7a90;  1 drivers
v0x55a15d8e6680_0 .net "s", 0 0, L_0x55a15dea7220;  alias, 1 drivers
S_0x55a15d8e5b50 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8e5900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dea7860 .functor NOR 1, L_0x55a15dea7780, L_0x55a15dea78f0, C4<0>, C4<0>;
L_0x55a15dea78f0 .functor NOR 1, L_0x55a15dea75c0, L_0x55a15dea7860, C4<0>, C4<0>;
v0x55a15d8e5de0_0 .net "q", 0 0, L_0x55a15dea7860;  alias, 1 drivers
v0x55a15d8e5ec0_0 .net "q_bar", 0 0, L_0x55a15dea78f0;  alias, 1 drivers
v0x55a15d8e5f80_0 .net "r", 0 0, L_0x55a15dea7780;  alias, 1 drivers
v0x55a15d8e6050_0 .net "s", 0 0, L_0x55a15dea75c0;  alias, 1 drivers
S_0x55a15d8e6f90 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8e3c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dea6d20 .functor AND 1, L_0x55a15dea6db0, L_0x55a15dea7860, C4<1>, C4<1>;
L_0x55a15dea6db0 .functor NOT 1, L_0x55a15dea6c20, C4<0>, C4<0>, C4<0>;
L_0x55a15dea6e70 .functor AND 1, L_0x55a15dea6c20, L_0x55a15deb1cf0, C4<1>, C4<1>;
L_0x55a15dea6f00 .functor OR 1, L_0x55a15dea6e70, L_0x55a15dea6d20, C4<0>, C4<0>;
v0x55a15d8e71f0_0 .net *"_s1", 0 0, L_0x55a15dea6db0;  1 drivers
v0x55a15d8e72d0_0 .net "in0", 0 0, L_0x55a15dea7860;  alias, 1 drivers
v0x55a15d8e7420_0 .net "in1", 0 0, L_0x55a15deb1cf0;  alias, 1 drivers
v0x55a15d8e74c0_0 .net "out", 0 0, L_0x55a15dea6f00;  alias, 1 drivers
v0x55a15d8e7560_0 .net "s0", 0 0, L_0x55a15dea6c20;  alias, 1 drivers
v0x55a15d8e7600_0 .net "w0", 0 0, L_0x55a15dea6d20;  1 drivers
v0x55a15d8e76c0_0 .net "w1", 0 0, L_0x55a15dea6e70;  1 drivers
S_0x55a15d8e7d80 .scope module, "obc[22]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea7b40 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8eb930_0 .net "a", 0 0, L_0x55a15dea7e20;  1 drivers
v0x55a15d8eba80_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8ebb40_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8ebbe0_0 .net "in", 0 0, L_0x55a15deb1f00;  1 drivers
v0x55a15d8ebc80_0 .net "out", 0 0, L_0x55a15dea8780;  1 drivers
v0x55a15d8ebd20_0 .net "rw", 0 0, L_0x55a15dea7b40;  1 drivers
v0x55a15d8ebdc0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8e7ff0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8e7d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea83a0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8eac80_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8ead40_0 .net "d", 0 0, L_0x55a15dea7e20;  alias, 1 drivers
v0x55a15d8eae50_0 .net "q", 0 0, L_0x55a15dea8780;  alias, 1 drivers
v0x55a15d8eaef0_0 .net "q0", 0 0, L_0x55a15dea8140;  1 drivers
v0x55a15d8eaf90_0 .net "q_bar", 0 0, L_0x55a15dea8810;  1 drivers
S_0x55a15d8e8280 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8e7ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea82f0 .functor NOT 1, L_0x55a15dea7e20, C4<0>, C4<0>, C4<0>;
v0x55a15d8e9410_0 .net "clk", 0 0, L_0x55a15dea83a0;  1 drivers
v0x55a15d8e94d0_0 .net "d", 0 0, L_0x55a15dea7e20;  alias, 1 drivers
v0x55a15d8e95a0_0 .net "q", 0 0, L_0x55a15dea8140;  alias, 1 drivers
v0x55a15d8e96c0_0 .net "q_bar", 0 0, L_0x55a15dea81d0;  1 drivers
S_0x55a15d8e8510 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8e8280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea7f30 .functor AND 1, L_0x55a15dea83a0, L_0x55a15dea7e20, C4<1>, C4<1>;
L_0x55a15dea8060 .functor AND 1, L_0x55a15dea83a0, L_0x55a15dea82f0, C4<1>, C4<1>;
v0x55a15d8e8e20_0 .net "a", 0 0, L_0x55a15dea7f30;  1 drivers
v0x55a15d8e8ee0_0 .net "b", 0 0, L_0x55a15dea8060;  1 drivers
v0x55a15d8e8fb0_0 .net "en", 0 0, L_0x55a15dea83a0;  alias, 1 drivers
v0x55a15d8e9080_0 .net "q", 0 0, L_0x55a15dea8140;  alias, 1 drivers
v0x55a15d8e9150_0 .net "q_bar", 0 0, L_0x55a15dea81d0;  alias, 1 drivers
v0x55a15d8e9240_0 .net "r", 0 0, L_0x55a15dea82f0;  1 drivers
v0x55a15d8e92e0_0 .net "s", 0 0, L_0x55a15dea7e20;  alias, 1 drivers
S_0x55a15d8e87b0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8e8510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dea8140 .functor NOR 1, L_0x55a15dea8060, L_0x55a15dea81d0, C4<0>, C4<0>;
L_0x55a15dea81d0 .functor NOR 1, L_0x55a15dea7f30, L_0x55a15dea8140, C4<0>, C4<0>;
v0x55a15d8e8a40_0 .net "q", 0 0, L_0x55a15dea8140;  alias, 1 drivers
v0x55a15d8e8b20_0 .net "q_bar", 0 0, L_0x55a15dea81d0;  alias, 1 drivers
v0x55a15d8e8be0_0 .net "r", 0 0, L_0x55a15dea8060;  alias, 1 drivers
v0x55a15d8e8cb0_0 .net "s", 0 0, L_0x55a15dea7f30;  alias, 1 drivers
S_0x55a15d8e97d0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8e7ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea89b0 .functor NOT 1, L_0x55a15dea8140, C4<0>, C4<0>, C4<0>;
v0x55a15d8ea8a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8ea960_0 .net "d", 0 0, L_0x55a15dea8140;  alias, 1 drivers
v0x55a15d8eaab0_0 .net "q", 0 0, L_0x55a15dea8780;  alias, 1 drivers
v0x55a15d8eab50_0 .net "q_bar", 0 0, L_0x55a15dea8810;  alias, 1 drivers
S_0x55a15d8e9a30 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8e97d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea84e0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea8140, C4<1>, C4<1>;
L_0x55a15dea86a0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea89b0, C4<1>, C4<1>;
v0x55a15d8ea2f0_0 .net "a", 0 0, L_0x55a15dea84e0;  1 drivers
v0x55a15d8ea3b0_0 .net "b", 0 0, L_0x55a15dea86a0;  1 drivers
v0x55a15d8ea480_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8ea550_0 .net "q", 0 0, L_0x55a15dea8780;  alias, 1 drivers
v0x55a15d8ea620_0 .net "q_bar", 0 0, L_0x55a15dea8810;  alias, 1 drivers
v0x55a15d8ea710_0 .net "r", 0 0, L_0x55a15dea89b0;  1 drivers
v0x55a15d8ea7b0_0 .net "s", 0 0, L_0x55a15dea8140;  alias, 1 drivers
S_0x55a15d8e9c80 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8e9a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dea8780 .functor NOR 1, L_0x55a15dea86a0, L_0x55a15dea8810, C4<0>, C4<0>;
L_0x55a15dea8810 .functor NOR 1, L_0x55a15dea84e0, L_0x55a15dea8780, C4<0>, C4<0>;
v0x55a15d8e9f10_0 .net "q", 0 0, L_0x55a15dea8780;  alias, 1 drivers
v0x55a15d8e9ff0_0 .net "q_bar", 0 0, L_0x55a15dea8810;  alias, 1 drivers
v0x55a15d8ea0b0_0 .net "r", 0 0, L_0x55a15dea86a0;  alias, 1 drivers
v0x55a15d8ea180_0 .net "s", 0 0, L_0x55a15dea84e0;  alias, 1 drivers
S_0x55a15d8eb0c0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8e7d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dea7c40 .functor AND 1, L_0x55a15dea7cd0, L_0x55a15dea8780, C4<1>, C4<1>;
L_0x55a15dea7cd0 .functor NOT 1, L_0x55a15dea7b40, C4<0>, C4<0>, C4<0>;
L_0x55a15dea7d90 .functor AND 1, L_0x55a15dea7b40, L_0x55a15deb1f00, C4<1>, C4<1>;
L_0x55a15dea7e20 .functor OR 1, L_0x55a15dea7d90, L_0x55a15dea7c40, C4<0>, C4<0>;
v0x55a15d8eb320_0 .net *"_s1", 0 0, L_0x55a15dea7cd0;  1 drivers
v0x55a15d8eb400_0 .net "in0", 0 0, L_0x55a15dea8780;  alias, 1 drivers
v0x55a15d8eb550_0 .net "in1", 0 0, L_0x55a15deb1f00;  alias, 1 drivers
v0x55a15d8eb5f0_0 .net "out", 0 0, L_0x55a15dea7e20;  alias, 1 drivers
v0x55a15d8eb690_0 .net "s0", 0 0, L_0x55a15dea7b40;  alias, 1 drivers
v0x55a15d8eb730_0 .net "w0", 0 0, L_0x55a15dea7c40;  1 drivers
v0x55a15d8eb7f0_0 .net "w1", 0 0, L_0x55a15dea7d90;  1 drivers
S_0x55a15d8ebeb0 .scope module, "obc[23]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea8a60 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8efa60_0 .net "a", 0 0, L_0x55a15dea8d40;  1 drivers
v0x55a15d8efbb0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8efc70_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8efd10_0 .net "in", 0 0, L_0x55a15deb1e40;  1 drivers
v0x55a15d8efdb0_0 .net "out", 0 0, L_0x55a15dea96a0;  1 drivers
v0x55a15d8efe50_0 .net "rw", 0 0, L_0x55a15dea8a60;  1 drivers
v0x55a15d8efef0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8ec120 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8ebeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea92c0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8eedb0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8eee70_0 .net "d", 0 0, L_0x55a15dea8d40;  alias, 1 drivers
v0x55a15d8eef80_0 .net "q", 0 0, L_0x55a15dea96a0;  alias, 1 drivers
v0x55a15d8ef020_0 .net "q0", 0 0, L_0x55a15dea9060;  1 drivers
v0x55a15d8ef0c0_0 .net "q_bar", 0 0, L_0x55a15dea9730;  1 drivers
S_0x55a15d8ec3b0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8ec120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea9210 .functor NOT 1, L_0x55a15dea8d40, C4<0>, C4<0>, C4<0>;
v0x55a15d8ed540_0 .net "clk", 0 0, L_0x55a15dea92c0;  1 drivers
v0x55a15d8ed600_0 .net "d", 0 0, L_0x55a15dea8d40;  alias, 1 drivers
v0x55a15d8ed6d0_0 .net "q", 0 0, L_0x55a15dea9060;  alias, 1 drivers
v0x55a15d8ed7f0_0 .net "q_bar", 0 0, L_0x55a15dea90f0;  1 drivers
S_0x55a15d8ec640 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8ec3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea8e50 .functor AND 1, L_0x55a15dea92c0, L_0x55a15dea8d40, C4<1>, C4<1>;
L_0x55a15dea8f80 .functor AND 1, L_0x55a15dea92c0, L_0x55a15dea9210, C4<1>, C4<1>;
v0x55a15d8ecf50_0 .net "a", 0 0, L_0x55a15dea8e50;  1 drivers
v0x55a15d8ed010_0 .net "b", 0 0, L_0x55a15dea8f80;  1 drivers
v0x55a15d8ed0e0_0 .net "en", 0 0, L_0x55a15dea92c0;  alias, 1 drivers
v0x55a15d8ed1b0_0 .net "q", 0 0, L_0x55a15dea9060;  alias, 1 drivers
v0x55a15d8ed280_0 .net "q_bar", 0 0, L_0x55a15dea90f0;  alias, 1 drivers
v0x55a15d8ed370_0 .net "r", 0 0, L_0x55a15dea9210;  1 drivers
v0x55a15d8ed410_0 .net "s", 0 0, L_0x55a15dea8d40;  alias, 1 drivers
S_0x55a15d8ec8e0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8ec640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dea9060 .functor NOR 1, L_0x55a15dea8f80, L_0x55a15dea90f0, C4<0>, C4<0>;
L_0x55a15dea90f0 .functor NOR 1, L_0x55a15dea8e50, L_0x55a15dea9060, C4<0>, C4<0>;
v0x55a15d8ecb70_0 .net "q", 0 0, L_0x55a15dea9060;  alias, 1 drivers
v0x55a15d8ecc50_0 .net "q_bar", 0 0, L_0x55a15dea90f0;  alias, 1 drivers
v0x55a15d8ecd10_0 .net "r", 0 0, L_0x55a15dea8f80;  alias, 1 drivers
v0x55a15d8ecde0_0 .net "s", 0 0, L_0x55a15dea8e50;  alias, 1 drivers
S_0x55a15d8ed900 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8ec120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dea98d0 .functor NOT 1, L_0x55a15dea9060, C4<0>, C4<0>, C4<0>;
v0x55a15d8ee9d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8eea90_0 .net "d", 0 0, L_0x55a15dea9060;  alias, 1 drivers
v0x55a15d8eebe0_0 .net "q", 0 0, L_0x55a15dea96a0;  alias, 1 drivers
v0x55a15d8eec80_0 .net "q_bar", 0 0, L_0x55a15dea9730;  alias, 1 drivers
S_0x55a15d8edb60 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8ed900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea9400 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea9060, C4<1>, C4<1>;
L_0x55a15dea95c0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea98d0, C4<1>, C4<1>;
v0x55a15d8ee420_0 .net "a", 0 0, L_0x55a15dea9400;  1 drivers
v0x55a15d8ee4e0_0 .net "b", 0 0, L_0x55a15dea95c0;  1 drivers
v0x55a15d8ee5b0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8ee680_0 .net "q", 0 0, L_0x55a15dea96a0;  alias, 1 drivers
v0x55a15d8ee750_0 .net "q_bar", 0 0, L_0x55a15dea9730;  alias, 1 drivers
v0x55a15d8ee840_0 .net "r", 0 0, L_0x55a15dea98d0;  1 drivers
v0x55a15d8ee8e0_0 .net "s", 0 0, L_0x55a15dea9060;  alias, 1 drivers
S_0x55a15d8eddb0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8edb60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dea96a0 .functor NOR 1, L_0x55a15dea95c0, L_0x55a15dea9730, C4<0>, C4<0>;
L_0x55a15dea9730 .functor NOR 1, L_0x55a15dea9400, L_0x55a15dea96a0, C4<0>, C4<0>;
v0x55a15d8ee040_0 .net "q", 0 0, L_0x55a15dea96a0;  alias, 1 drivers
v0x55a15d8ee120_0 .net "q_bar", 0 0, L_0x55a15dea9730;  alias, 1 drivers
v0x55a15d8ee1e0_0 .net "r", 0 0, L_0x55a15dea95c0;  alias, 1 drivers
v0x55a15d8ee2b0_0 .net "s", 0 0, L_0x55a15dea9400;  alias, 1 drivers
S_0x55a15d8ef1f0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8ebeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dea8b60 .functor AND 1, L_0x55a15dea8bf0, L_0x55a15dea96a0, C4<1>, C4<1>;
L_0x55a15dea8bf0 .functor NOT 1, L_0x55a15dea8a60, C4<0>, C4<0>, C4<0>;
L_0x55a15dea8cb0 .functor AND 1, L_0x55a15dea8a60, L_0x55a15deb1e40, C4<1>, C4<1>;
L_0x55a15dea8d40 .functor OR 1, L_0x55a15dea8cb0, L_0x55a15dea8b60, C4<0>, C4<0>;
v0x55a15d8ef450_0 .net *"_s1", 0 0, L_0x55a15dea8bf0;  1 drivers
v0x55a15d8ef530_0 .net "in0", 0 0, L_0x55a15dea96a0;  alias, 1 drivers
v0x55a15d8ef680_0 .net "in1", 0 0, L_0x55a15deb1e40;  alias, 1 drivers
v0x55a15d8ef720_0 .net "out", 0 0, L_0x55a15dea8d40;  alias, 1 drivers
v0x55a15d8ef7c0_0 .net "s0", 0 0, L_0x55a15dea8a60;  alias, 1 drivers
v0x55a15d8ef860_0 .net "w0", 0 0, L_0x55a15dea8b60;  1 drivers
v0x55a15d8ef920_0 .net "w1", 0 0, L_0x55a15dea8cb0;  1 drivers
S_0x55a15d8effe0 .scope module, "obc[24]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea9980 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8f3b90_0 .net "a", 0 0, L_0x55a15dea9c60;  1 drivers
v0x55a15d8f3ce0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8f3da0_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8f3e40_0 .net "in", 0 0, L_0x55a15deb2880;  1 drivers
v0x55a15d8f3ee0_0 .net "out", 0 0, L_0x55a15deaa5c0;  1 drivers
v0x55a15d8f3f80_0 .net "rw", 0 0, L_0x55a15dea9980;  1 drivers
v0x55a15d8f4020_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8f0250 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8effe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deaa1e0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8f2ee0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8f2fa0_0 .net "d", 0 0, L_0x55a15dea9c60;  alias, 1 drivers
v0x55a15d8f30b0_0 .net "q", 0 0, L_0x55a15deaa5c0;  alias, 1 drivers
v0x55a15d8f3150_0 .net "q0", 0 0, L_0x55a15dea9f80;  1 drivers
v0x55a15d8f31f0_0 .net "q_bar", 0 0, L_0x55a15deaa650;  1 drivers
S_0x55a15d8f04e0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8f0250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deaa130 .functor NOT 1, L_0x55a15dea9c60, C4<0>, C4<0>, C4<0>;
v0x55a15d8f1670_0 .net "clk", 0 0, L_0x55a15deaa1e0;  1 drivers
v0x55a15d8f1730_0 .net "d", 0 0, L_0x55a15dea9c60;  alias, 1 drivers
v0x55a15d8f1800_0 .net "q", 0 0, L_0x55a15dea9f80;  alias, 1 drivers
v0x55a15d8f1920_0 .net "q_bar", 0 0, L_0x55a15deaa010;  1 drivers
S_0x55a15d8f0770 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8f04e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dea9d70 .functor AND 1, L_0x55a15deaa1e0, L_0x55a15dea9c60, C4<1>, C4<1>;
L_0x55a15dea9ea0 .functor AND 1, L_0x55a15deaa1e0, L_0x55a15deaa130, C4<1>, C4<1>;
v0x55a15d8f1080_0 .net "a", 0 0, L_0x55a15dea9d70;  1 drivers
v0x55a15d8f1140_0 .net "b", 0 0, L_0x55a15dea9ea0;  1 drivers
v0x55a15d8f1210_0 .net "en", 0 0, L_0x55a15deaa1e0;  alias, 1 drivers
v0x55a15d8f12e0_0 .net "q", 0 0, L_0x55a15dea9f80;  alias, 1 drivers
v0x55a15d8f13b0_0 .net "q_bar", 0 0, L_0x55a15deaa010;  alias, 1 drivers
v0x55a15d8f14a0_0 .net "r", 0 0, L_0x55a15deaa130;  1 drivers
v0x55a15d8f1540_0 .net "s", 0 0, L_0x55a15dea9c60;  alias, 1 drivers
S_0x55a15d8f0a10 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8f0770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dea9f80 .functor NOR 1, L_0x55a15dea9ea0, L_0x55a15deaa010, C4<0>, C4<0>;
L_0x55a15deaa010 .functor NOR 1, L_0x55a15dea9d70, L_0x55a15dea9f80, C4<0>, C4<0>;
v0x55a15d8f0ca0_0 .net "q", 0 0, L_0x55a15dea9f80;  alias, 1 drivers
v0x55a15d8f0d80_0 .net "q_bar", 0 0, L_0x55a15deaa010;  alias, 1 drivers
v0x55a15d8f0e40_0 .net "r", 0 0, L_0x55a15dea9ea0;  alias, 1 drivers
v0x55a15d8f0f10_0 .net "s", 0 0, L_0x55a15dea9d70;  alias, 1 drivers
S_0x55a15d8f1a30 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8f0250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deaa7f0 .functor NOT 1, L_0x55a15dea9f80, C4<0>, C4<0>, C4<0>;
v0x55a15d8f2b00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8f2bc0_0 .net "d", 0 0, L_0x55a15dea9f80;  alias, 1 drivers
v0x55a15d8f2d10_0 .net "q", 0 0, L_0x55a15deaa5c0;  alias, 1 drivers
v0x55a15d8f2db0_0 .net "q_bar", 0 0, L_0x55a15deaa650;  alias, 1 drivers
S_0x55a15d8f1c90 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8f1a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deaa320 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dea9f80, C4<1>, C4<1>;
L_0x55a15deaa4e0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deaa7f0, C4<1>, C4<1>;
v0x55a15d8f2550_0 .net "a", 0 0, L_0x55a15deaa320;  1 drivers
v0x55a15d8f2610_0 .net "b", 0 0, L_0x55a15deaa4e0;  1 drivers
v0x55a15d8f26e0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8f27b0_0 .net "q", 0 0, L_0x55a15deaa5c0;  alias, 1 drivers
v0x55a15d8f2880_0 .net "q_bar", 0 0, L_0x55a15deaa650;  alias, 1 drivers
v0x55a15d8f2970_0 .net "r", 0 0, L_0x55a15deaa7f0;  1 drivers
v0x55a15d8f2a10_0 .net "s", 0 0, L_0x55a15dea9f80;  alias, 1 drivers
S_0x55a15d8f1ee0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8f1c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deaa5c0 .functor NOR 1, L_0x55a15deaa4e0, L_0x55a15deaa650, C4<0>, C4<0>;
L_0x55a15deaa650 .functor NOR 1, L_0x55a15deaa320, L_0x55a15deaa5c0, C4<0>, C4<0>;
v0x55a15d8f2170_0 .net "q", 0 0, L_0x55a15deaa5c0;  alias, 1 drivers
v0x55a15d8f2250_0 .net "q_bar", 0 0, L_0x55a15deaa650;  alias, 1 drivers
v0x55a15d8f2310_0 .net "r", 0 0, L_0x55a15deaa4e0;  alias, 1 drivers
v0x55a15d8f23e0_0 .net "s", 0 0, L_0x55a15deaa320;  alias, 1 drivers
S_0x55a15d8f3320 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8effe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dea9a80 .functor AND 1, L_0x55a15dea9b10, L_0x55a15deaa5c0, C4<1>, C4<1>;
L_0x55a15dea9b10 .functor NOT 1, L_0x55a15dea9980, C4<0>, C4<0>, C4<0>;
L_0x55a15dea9bd0 .functor AND 1, L_0x55a15dea9980, L_0x55a15deb2880, C4<1>, C4<1>;
L_0x55a15dea9c60 .functor OR 1, L_0x55a15dea9bd0, L_0x55a15dea9a80, C4<0>, C4<0>;
v0x55a15d8f3580_0 .net *"_s1", 0 0, L_0x55a15dea9b10;  1 drivers
v0x55a15d8f3660_0 .net "in0", 0 0, L_0x55a15deaa5c0;  alias, 1 drivers
v0x55a15d8f37b0_0 .net "in1", 0 0, L_0x55a15deb2880;  alias, 1 drivers
v0x55a15d8f3850_0 .net "out", 0 0, L_0x55a15dea9c60;  alias, 1 drivers
v0x55a15d8f38f0_0 .net "s0", 0 0, L_0x55a15dea9980;  alias, 1 drivers
v0x55a15d8f3990_0 .net "w0", 0 0, L_0x55a15dea9a80;  1 drivers
v0x55a15d8f3a50_0 .net "w1", 0 0, L_0x55a15dea9bd0;  1 drivers
S_0x55a15d8f4110 .scope module, "obc[25]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deaa8a0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d8f7cc0_0 .net "a", 0 0, L_0x55a15deaab80;  1 drivers
v0x55a15d8f7e10_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8f7ed0_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d8f7f70_0 .net "in", 0 0, L_0x55a15deb27b0;  1 drivers
v0x55a15d8f8010_0 .net "out", 0 0, L_0x55a15deab4e0;  1 drivers
v0x55a15d8f80b0_0 .net "rw", 0 0, L_0x55a15deaa8a0;  1 drivers
v0x55a15d8f8150_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8f4380 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8f4110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deab100 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d8f7010_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8f70d0_0 .net "d", 0 0, L_0x55a15deaab80;  alias, 1 drivers
v0x55a15d8f71e0_0 .net "q", 0 0, L_0x55a15deab4e0;  alias, 1 drivers
v0x55a15d8f7280_0 .net "q0", 0 0, L_0x55a15deaaea0;  1 drivers
v0x55a15d8f7320_0 .net "q_bar", 0 0, L_0x55a15deab570;  1 drivers
S_0x55a15d8f4610 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8f4380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deab050 .functor NOT 1, L_0x55a15deaab80, C4<0>, C4<0>, C4<0>;
v0x55a15d8f57a0_0 .net "clk", 0 0, L_0x55a15deab100;  1 drivers
v0x55a15d8f5860_0 .net "d", 0 0, L_0x55a15deaab80;  alias, 1 drivers
v0x55a15d8f5930_0 .net "q", 0 0, L_0x55a15deaaea0;  alias, 1 drivers
v0x55a15d8f5a50_0 .net "q_bar", 0 0, L_0x55a15deaaf30;  1 drivers
S_0x55a15d8f48a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8f4610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deaac90 .functor AND 1, L_0x55a15deab100, L_0x55a15deaab80, C4<1>, C4<1>;
L_0x55a15deaadc0 .functor AND 1, L_0x55a15deab100, L_0x55a15deab050, C4<1>, C4<1>;
v0x55a15d8f51b0_0 .net "a", 0 0, L_0x55a15deaac90;  1 drivers
v0x55a15d8f5270_0 .net "b", 0 0, L_0x55a15deaadc0;  1 drivers
v0x55a15d8f5340_0 .net "en", 0 0, L_0x55a15deab100;  alias, 1 drivers
v0x55a15d8f5410_0 .net "q", 0 0, L_0x55a15deaaea0;  alias, 1 drivers
v0x55a15d8f54e0_0 .net "q_bar", 0 0, L_0x55a15deaaf30;  alias, 1 drivers
v0x55a15d8f55d0_0 .net "r", 0 0, L_0x55a15deab050;  1 drivers
v0x55a15d8f5670_0 .net "s", 0 0, L_0x55a15deaab80;  alias, 1 drivers
S_0x55a15d8f4b40 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8f48a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deaaea0 .functor NOR 1, L_0x55a15deaadc0, L_0x55a15deaaf30, C4<0>, C4<0>;
L_0x55a15deaaf30 .functor NOR 1, L_0x55a15deaac90, L_0x55a15deaaea0, C4<0>, C4<0>;
v0x55a15d8f4dd0_0 .net "q", 0 0, L_0x55a15deaaea0;  alias, 1 drivers
v0x55a15d8f4eb0_0 .net "q_bar", 0 0, L_0x55a15deaaf30;  alias, 1 drivers
v0x55a15d8f4f70_0 .net "r", 0 0, L_0x55a15deaadc0;  alias, 1 drivers
v0x55a15d8f5040_0 .net "s", 0 0, L_0x55a15deaac90;  alias, 1 drivers
S_0x55a15d8f5b60 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8f4380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deab710 .functor NOT 1, L_0x55a15deaaea0, C4<0>, C4<0>, C4<0>;
v0x55a15d8f6c30_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8f6cf0_0 .net "d", 0 0, L_0x55a15deaaea0;  alias, 1 drivers
v0x55a15d8f6e40_0 .net "q", 0 0, L_0x55a15deab4e0;  alias, 1 drivers
v0x55a15d8f6ee0_0 .net "q_bar", 0 0, L_0x55a15deab570;  alias, 1 drivers
S_0x55a15d8f5dc0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8f5b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deab240 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deaaea0, C4<1>, C4<1>;
L_0x55a15deab400 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deab710, C4<1>, C4<1>;
v0x55a15d8f6680_0 .net "a", 0 0, L_0x55a15deab240;  1 drivers
v0x55a15d8f6740_0 .net "b", 0 0, L_0x55a15deab400;  1 drivers
v0x55a15d8f6810_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d8f68e0_0 .net "q", 0 0, L_0x55a15deab4e0;  alias, 1 drivers
v0x55a15d8f69b0_0 .net "q_bar", 0 0, L_0x55a15deab570;  alias, 1 drivers
v0x55a15d8f6aa0_0 .net "r", 0 0, L_0x55a15deab710;  1 drivers
v0x55a15d8f6b40_0 .net "s", 0 0, L_0x55a15deaaea0;  alias, 1 drivers
S_0x55a15d8f6010 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8f5dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deab4e0 .functor NOR 1, L_0x55a15deab400, L_0x55a15deab570, C4<0>, C4<0>;
L_0x55a15deab570 .functor NOR 1, L_0x55a15deab240, L_0x55a15deab4e0, C4<0>, C4<0>;
v0x55a15d8f62a0_0 .net "q", 0 0, L_0x55a15deab4e0;  alias, 1 drivers
v0x55a15d8f6380_0 .net "q_bar", 0 0, L_0x55a15deab570;  alias, 1 drivers
v0x55a15d8f6440_0 .net "r", 0 0, L_0x55a15deab400;  alias, 1 drivers
v0x55a15d8f6510_0 .net "s", 0 0, L_0x55a15deab240;  alias, 1 drivers
S_0x55a15d8f7450 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8f4110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deaa9a0 .functor AND 1, L_0x55a15deaaa30, L_0x55a15deab4e0, C4<1>, C4<1>;
L_0x55a15deaaa30 .functor NOT 1, L_0x55a15deaa8a0, C4<0>, C4<0>, C4<0>;
L_0x55a15deaaaf0 .functor AND 1, L_0x55a15deaa8a0, L_0x55a15deb27b0, C4<1>, C4<1>;
L_0x55a15deaab80 .functor OR 1, L_0x55a15deaaaf0, L_0x55a15deaa9a0, C4<0>, C4<0>;
v0x55a15d8f76b0_0 .net *"_s1", 0 0, L_0x55a15deaaa30;  1 drivers
v0x55a15d8f7790_0 .net "in0", 0 0, L_0x55a15deab4e0;  alias, 1 drivers
v0x55a15d8f78e0_0 .net "in1", 0 0, L_0x55a15deb27b0;  alias, 1 drivers
v0x55a15d8f7980_0 .net "out", 0 0, L_0x55a15deaab80;  alias, 1 drivers
v0x55a15d8f7a20_0 .net "s0", 0 0, L_0x55a15deaa8a0;  alias, 1 drivers
v0x55a15d8f7ac0_0 .net "w0", 0 0, L_0x55a15deaa9a0;  1 drivers
v0x55a15d8f7b80_0 .net "w1", 0 0, L_0x55a15deaaaf0;  1 drivers
S_0x55a15d8f8240 .scope module, "obc[26]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deab7c0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d91bdf0_0 .net "a", 0 0, L_0x55a15deabaa0;  1 drivers
v0x55a15d91bf40_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d91c000_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d91c0a0_0 .net "in", 0 0, L_0x55a15deb2a00;  1 drivers
v0x55a15d91c140_0 .net "out", 0 0, L_0x55a15deac260;  1 drivers
v0x55a15d91c1e0_0 .net "rw", 0 0, L_0x55a15deab7c0;  1 drivers
v0x55a15d91c280_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d8f84b0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d8f8240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15de92780 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d91b140_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d91b200_0 .net "d", 0 0, L_0x55a15deabaa0;  alias, 1 drivers
v0x55a15d91b310_0 .net "q", 0 0, L_0x55a15deac260;  alias, 1 drivers
v0x55a15d91b3b0_0 .net "q0", 0 0, L_0x55a15deabdc0;  1 drivers
v0x55a15d91b450_0 .net "q_bar", 0 0, L_0x55a15deac2d0;  1 drivers
S_0x55a15d8f8740 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d8f84b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deabf70 .functor NOT 1, L_0x55a15deabaa0, C4<0>, C4<0>, C4<0>;
v0x55a15d9198d0_0 .net "clk", 0 0, L_0x55a15de92780;  1 drivers
v0x55a15d919990_0 .net "d", 0 0, L_0x55a15deabaa0;  alias, 1 drivers
v0x55a15d919a60_0 .net "q", 0 0, L_0x55a15deabdc0;  alias, 1 drivers
v0x55a15d919b80_0 .net "q_bar", 0 0, L_0x55a15deabe50;  1 drivers
S_0x55a15d8f89d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d8f8740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deabbb0 .functor AND 1, L_0x55a15de92780, L_0x55a15deabaa0, C4<1>, C4<1>;
L_0x55a15deabce0 .functor AND 1, L_0x55a15de92780, L_0x55a15deabf70, C4<1>, C4<1>;
v0x55a15d9192e0_0 .net "a", 0 0, L_0x55a15deabbb0;  1 drivers
v0x55a15d9193a0_0 .net "b", 0 0, L_0x55a15deabce0;  1 drivers
v0x55a15d919470_0 .net "en", 0 0, L_0x55a15de92780;  alias, 1 drivers
v0x55a15d919540_0 .net "q", 0 0, L_0x55a15deabdc0;  alias, 1 drivers
v0x55a15d919610_0 .net "q_bar", 0 0, L_0x55a15deabe50;  alias, 1 drivers
v0x55a15d919700_0 .net "r", 0 0, L_0x55a15deabf70;  1 drivers
v0x55a15d9197a0_0 .net "s", 0 0, L_0x55a15deabaa0;  alias, 1 drivers
S_0x55a15d8f8c70 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d8f89d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deabdc0 .functor NOR 1, L_0x55a15deabce0, L_0x55a15deabe50, C4<0>, C4<0>;
L_0x55a15deabe50 .functor NOR 1, L_0x55a15deabbb0, L_0x55a15deabdc0, C4<0>, C4<0>;
v0x55a15d8f8f00_0 .net "q", 0 0, L_0x55a15deabdc0;  alias, 1 drivers
v0x55a15d8f8fe0_0 .net "q_bar", 0 0, L_0x55a15deabe50;  alias, 1 drivers
v0x55a15d8f90a0_0 .net "r", 0 0, L_0x55a15deabce0;  alias, 1 drivers
v0x55a15d8f9170_0 .net "s", 0 0, L_0x55a15deabbb0;  alias, 1 drivers
S_0x55a15d919c90 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d8f84b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deac450 .functor NOT 1, L_0x55a15deabdc0, C4<0>, C4<0>, C4<0>;
v0x55a15d91ad60_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d91ae20_0 .net "d", 0 0, L_0x55a15deabdc0;  alias, 1 drivers
v0x55a15d91af70_0 .net "q", 0 0, L_0x55a15deac260;  alias, 1 drivers
v0x55a15d91b010_0 .net "q_bar", 0 0, L_0x55a15deac2d0;  alias, 1 drivers
S_0x55a15d919ef0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d919c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deac070 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deabdc0, C4<1>, C4<1>;
L_0x55a15deac1f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deac450, C4<1>, C4<1>;
v0x55a15d91a7b0_0 .net "a", 0 0, L_0x55a15deac070;  1 drivers
v0x55a15d91a870_0 .net "b", 0 0, L_0x55a15deac1f0;  1 drivers
v0x55a15d91a940_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d91aa10_0 .net "q", 0 0, L_0x55a15deac260;  alias, 1 drivers
v0x55a15d91aae0_0 .net "q_bar", 0 0, L_0x55a15deac2d0;  alias, 1 drivers
v0x55a15d91abd0_0 .net "r", 0 0, L_0x55a15deac450;  1 drivers
v0x55a15d91ac70_0 .net "s", 0 0, L_0x55a15deabdc0;  alias, 1 drivers
S_0x55a15d91a140 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d919ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deac260 .functor NOR 1, L_0x55a15deac1f0, L_0x55a15deac2d0, C4<0>, C4<0>;
L_0x55a15deac2d0 .functor NOR 1, L_0x55a15deac070, L_0x55a15deac260, C4<0>, C4<0>;
v0x55a15d91a3d0_0 .net "q", 0 0, L_0x55a15deac260;  alias, 1 drivers
v0x55a15d91a4b0_0 .net "q_bar", 0 0, L_0x55a15deac2d0;  alias, 1 drivers
v0x55a15d91a570_0 .net "r", 0 0, L_0x55a15deac1f0;  alias, 1 drivers
v0x55a15d91a640_0 .net "s", 0 0, L_0x55a15deac070;  alias, 1 drivers
S_0x55a15d91b580 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d8f8240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deab8c0 .functor AND 1, L_0x55a15deab950, L_0x55a15deac260, C4<1>, C4<1>;
L_0x55a15deab950 .functor NOT 1, L_0x55a15deab7c0, C4<0>, C4<0>, C4<0>;
L_0x55a15deaba10 .functor AND 1, L_0x55a15deab7c0, L_0x55a15deb2a00, C4<1>, C4<1>;
L_0x55a15deabaa0 .functor OR 1, L_0x55a15deaba10, L_0x55a15deab8c0, C4<0>, C4<0>;
v0x55a15d91b7e0_0 .net *"_s1", 0 0, L_0x55a15deab950;  1 drivers
v0x55a15d91b8c0_0 .net "in0", 0 0, L_0x55a15deac260;  alias, 1 drivers
v0x55a15d91ba10_0 .net "in1", 0 0, L_0x55a15deb2a00;  alias, 1 drivers
v0x55a15d91bab0_0 .net "out", 0 0, L_0x55a15deabaa0;  alias, 1 drivers
v0x55a15d91bb50_0 .net "s0", 0 0, L_0x55a15deab7c0;  alias, 1 drivers
v0x55a15d91bbf0_0 .net "w0", 0 0, L_0x55a15deab8c0;  1 drivers
v0x55a15d91bcb0_0 .net "w1", 0 0, L_0x55a15deaba10;  1 drivers
S_0x55a15d91c370 .scope module, "obc[27]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deac4c0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d91ff20_0 .net "a", 0 0, L_0x55a15deac720;  1 drivers
v0x55a15d920070_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d920130_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d9201d0_0 .net "in", 0 0, L_0x55a15deb2920;  1 drivers
v0x55a15d920270_0 .net "out", 0 0, L_0x55a15deacf20;  1 drivers
v0x55a15d920310_0 .net "rw", 0 0, L_0x55a15deac4c0;  1 drivers
v0x55a15d9203b0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d91c5e0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d91c370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deacbe0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d91f270_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d91f330_0 .net "d", 0 0, L_0x55a15deac720;  alias, 1 drivers
v0x55a15d91f440_0 .net "q", 0 0, L_0x55a15deacf20;  alias, 1 drivers
v0x55a15d91f4e0_0 .net "q0", 0 0, L_0x55a15deaca00;  1 drivers
v0x55a15d91f580_0 .net "q_bar", 0 0, L_0x55a15deacf90;  1 drivers
S_0x55a15d91c870 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d91c5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deacb70 .functor NOT 1, L_0x55a15deac720, C4<0>, C4<0>, C4<0>;
v0x55a15d91da00_0 .net "clk", 0 0, L_0x55a15deacbe0;  1 drivers
v0x55a15d91dac0_0 .net "d", 0 0, L_0x55a15deac720;  alias, 1 drivers
v0x55a15d91db90_0 .net "q", 0 0, L_0x55a15deaca00;  alias, 1 drivers
v0x55a15d91dcb0_0 .net "q_bar", 0 0, L_0x55a15deaca70;  1 drivers
S_0x55a15d91cb00 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d91c870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deac830 .functor AND 1, L_0x55a15deacbe0, L_0x55a15deac720, C4<1>, C4<1>;
L_0x55a15deac940 .functor AND 1, L_0x55a15deacbe0, L_0x55a15deacb70, C4<1>, C4<1>;
v0x55a15d91d410_0 .net "a", 0 0, L_0x55a15deac830;  1 drivers
v0x55a15d91d4d0_0 .net "b", 0 0, L_0x55a15deac940;  1 drivers
v0x55a15d91d5a0_0 .net "en", 0 0, L_0x55a15deacbe0;  alias, 1 drivers
v0x55a15d91d670_0 .net "q", 0 0, L_0x55a15deaca00;  alias, 1 drivers
v0x55a15d91d740_0 .net "q_bar", 0 0, L_0x55a15deaca70;  alias, 1 drivers
v0x55a15d91d830_0 .net "r", 0 0, L_0x55a15deacb70;  1 drivers
v0x55a15d91d8d0_0 .net "s", 0 0, L_0x55a15deac720;  alias, 1 drivers
S_0x55a15d91cda0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d91cb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deaca00 .functor NOR 1, L_0x55a15deac940, L_0x55a15deaca70, C4<0>, C4<0>;
L_0x55a15deaca70 .functor NOR 1, L_0x55a15deac830, L_0x55a15deaca00, C4<0>, C4<0>;
v0x55a15d91d030_0 .net "q", 0 0, L_0x55a15deaca00;  alias, 1 drivers
v0x55a15d91d110_0 .net "q_bar", 0 0, L_0x55a15deaca70;  alias, 1 drivers
v0x55a15d91d1d0_0 .net "r", 0 0, L_0x55a15deac940;  alias, 1 drivers
v0x55a15d91d2a0_0 .net "s", 0 0, L_0x55a15deac830;  alias, 1 drivers
S_0x55a15d91ddc0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d91c5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dead110 .functor NOT 1, L_0x55a15deaca00, C4<0>, C4<0>, C4<0>;
v0x55a15d91ee90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d91ef50_0 .net "d", 0 0, L_0x55a15deaca00;  alias, 1 drivers
v0x55a15d91f0a0_0 .net "q", 0 0, L_0x55a15deacf20;  alias, 1 drivers
v0x55a15d91f140_0 .net "q_bar", 0 0, L_0x55a15deacf90;  alias, 1 drivers
S_0x55a15d91e020 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d91ddc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deacce0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deaca00, C4<1>, C4<1>;
L_0x55a15deace60 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dead110, C4<1>, C4<1>;
v0x55a15d91e8e0_0 .net "a", 0 0, L_0x55a15deacce0;  1 drivers
v0x55a15d91e9a0_0 .net "b", 0 0, L_0x55a15deace60;  1 drivers
v0x55a15d91ea70_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d91eb40_0 .net "q", 0 0, L_0x55a15deacf20;  alias, 1 drivers
v0x55a15d91ec10_0 .net "q_bar", 0 0, L_0x55a15deacf90;  alias, 1 drivers
v0x55a15d91ed00_0 .net "r", 0 0, L_0x55a15dead110;  1 drivers
v0x55a15d91eda0_0 .net "s", 0 0, L_0x55a15deaca00;  alias, 1 drivers
S_0x55a15d91e270 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d91e020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deacf20 .functor NOR 1, L_0x55a15deace60, L_0x55a15deacf90, C4<0>, C4<0>;
L_0x55a15deacf90 .functor NOR 1, L_0x55a15deacce0, L_0x55a15deacf20, C4<0>, C4<0>;
v0x55a15d91e500_0 .net "q", 0 0, L_0x55a15deacf20;  alias, 1 drivers
v0x55a15d91e5e0_0 .net "q_bar", 0 0, L_0x55a15deacf90;  alias, 1 drivers
v0x55a15d91e6a0_0 .net "r", 0 0, L_0x55a15deace60;  alias, 1 drivers
v0x55a15d91e770_0 .net "s", 0 0, L_0x55a15deacce0;  alias, 1 drivers
S_0x55a15d91f6b0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d91c370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deac580 .functor AND 1, L_0x55a15deac5f0, L_0x55a15deacf20, C4<1>, C4<1>;
L_0x55a15deac5f0 .functor NOT 1, L_0x55a15deac4c0, C4<0>, C4<0>, C4<0>;
L_0x55a15deac6b0 .functor AND 1, L_0x55a15deac4c0, L_0x55a15deb2920, C4<1>, C4<1>;
L_0x55a15deac720 .functor OR 1, L_0x55a15deac6b0, L_0x55a15deac580, C4<0>, C4<0>;
v0x55a15d91f910_0 .net *"_s1", 0 0, L_0x55a15deac5f0;  1 drivers
v0x55a15d91f9f0_0 .net "in0", 0 0, L_0x55a15deacf20;  alias, 1 drivers
v0x55a15d91fb40_0 .net "in1", 0 0, L_0x55a15deb2920;  alias, 1 drivers
v0x55a15d91fbe0_0 .net "out", 0 0, L_0x55a15deac720;  alias, 1 drivers
v0x55a15d91fc80_0 .net "s0", 0 0, L_0x55a15deac4c0;  alias, 1 drivers
v0x55a15d91fd20_0 .net "w0", 0 0, L_0x55a15deac580;  1 drivers
v0x55a15d91fde0_0 .net "w1", 0 0, L_0x55a15deac6b0;  1 drivers
S_0x55a15d9204a0 .scope module, "obc[28]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dead180 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d924050_0 .net "a", 0 0, L_0x55a15dead3e0;  1 drivers
v0x55a15d9241a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d924260_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d924300_0 .net "in", 0 0, L_0x55a15deb2b90;  1 drivers
v0x55a15d9243a0_0 .net "out", 0 0, L_0x55a15deadbe0;  1 drivers
v0x55a15d924440_0 .net "rw", 0 0, L_0x55a15dead180;  1 drivers
v0x55a15d9244e0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d920710 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9204a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dead8a0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9233a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d923460_0 .net "d", 0 0, L_0x55a15dead3e0;  alias, 1 drivers
v0x55a15d923570_0 .net "q", 0 0, L_0x55a15deadbe0;  alias, 1 drivers
v0x55a15d923610_0 .net "q0", 0 0, L_0x55a15dead6c0;  1 drivers
v0x55a15d9236b0_0 .net "q_bar", 0 0, L_0x55a15deadc50;  1 drivers
S_0x55a15d9209a0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d920710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dead830 .functor NOT 1, L_0x55a15dead3e0, C4<0>, C4<0>, C4<0>;
v0x55a15d921b30_0 .net "clk", 0 0, L_0x55a15dead8a0;  1 drivers
v0x55a15d921bf0_0 .net "d", 0 0, L_0x55a15dead3e0;  alias, 1 drivers
v0x55a15d921cc0_0 .net "q", 0 0, L_0x55a15dead6c0;  alias, 1 drivers
v0x55a15d921de0_0 .net "q_bar", 0 0, L_0x55a15dead730;  1 drivers
S_0x55a15d920c30 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9209a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dead4f0 .functor AND 1, L_0x55a15dead8a0, L_0x55a15dead3e0, C4<1>, C4<1>;
L_0x55a15dead600 .functor AND 1, L_0x55a15dead8a0, L_0x55a15dead830, C4<1>, C4<1>;
v0x55a15d921540_0 .net "a", 0 0, L_0x55a15dead4f0;  1 drivers
v0x55a15d921600_0 .net "b", 0 0, L_0x55a15dead600;  1 drivers
v0x55a15d9216d0_0 .net "en", 0 0, L_0x55a15dead8a0;  alias, 1 drivers
v0x55a15d9217a0_0 .net "q", 0 0, L_0x55a15dead6c0;  alias, 1 drivers
v0x55a15d921870_0 .net "q_bar", 0 0, L_0x55a15dead730;  alias, 1 drivers
v0x55a15d921960_0 .net "r", 0 0, L_0x55a15dead830;  1 drivers
v0x55a15d921a00_0 .net "s", 0 0, L_0x55a15dead3e0;  alias, 1 drivers
S_0x55a15d920ed0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d920c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dead6c0 .functor NOR 1, L_0x55a15dead600, L_0x55a15dead730, C4<0>, C4<0>;
L_0x55a15dead730 .functor NOR 1, L_0x55a15dead4f0, L_0x55a15dead6c0, C4<0>, C4<0>;
v0x55a15d921160_0 .net "q", 0 0, L_0x55a15dead6c0;  alias, 1 drivers
v0x55a15d921240_0 .net "q_bar", 0 0, L_0x55a15dead730;  alias, 1 drivers
v0x55a15d921300_0 .net "r", 0 0, L_0x55a15dead600;  alias, 1 drivers
v0x55a15d9213d0_0 .net "s", 0 0, L_0x55a15dead4f0;  alias, 1 drivers
S_0x55a15d921ef0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d920710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deaddd0 .functor NOT 1, L_0x55a15dead6c0, C4<0>, C4<0>, C4<0>;
v0x55a15d922fc0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d923080_0 .net "d", 0 0, L_0x55a15dead6c0;  alias, 1 drivers
v0x55a15d9231d0_0 .net "q", 0 0, L_0x55a15deadbe0;  alias, 1 drivers
v0x55a15d923270_0 .net "q_bar", 0 0, L_0x55a15deadc50;  alias, 1 drivers
S_0x55a15d922150 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d921ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dead9a0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dead6c0, C4<1>, C4<1>;
L_0x55a15deadb20 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deaddd0, C4<1>, C4<1>;
v0x55a15d922a10_0 .net "a", 0 0, L_0x55a15dead9a0;  1 drivers
v0x55a15d922ad0_0 .net "b", 0 0, L_0x55a15deadb20;  1 drivers
v0x55a15d922ba0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d922c70_0 .net "q", 0 0, L_0x55a15deadbe0;  alias, 1 drivers
v0x55a15d922d40_0 .net "q_bar", 0 0, L_0x55a15deadc50;  alias, 1 drivers
v0x55a15d922e30_0 .net "r", 0 0, L_0x55a15deaddd0;  1 drivers
v0x55a15d922ed0_0 .net "s", 0 0, L_0x55a15dead6c0;  alias, 1 drivers
S_0x55a15d9223a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d922150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deadbe0 .functor NOR 1, L_0x55a15deadb20, L_0x55a15deadc50, C4<0>, C4<0>;
L_0x55a15deadc50 .functor NOR 1, L_0x55a15dead9a0, L_0x55a15deadbe0, C4<0>, C4<0>;
v0x55a15d922630_0 .net "q", 0 0, L_0x55a15deadbe0;  alias, 1 drivers
v0x55a15d922710_0 .net "q_bar", 0 0, L_0x55a15deadc50;  alias, 1 drivers
v0x55a15d9227d0_0 .net "r", 0 0, L_0x55a15deadb20;  alias, 1 drivers
v0x55a15d9228a0_0 .net "s", 0 0, L_0x55a15dead9a0;  alias, 1 drivers
S_0x55a15d9237e0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9204a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dead240 .functor AND 1, L_0x55a15dead2b0, L_0x55a15deadbe0, C4<1>, C4<1>;
L_0x55a15dead2b0 .functor NOT 1, L_0x55a15dead180, C4<0>, C4<0>, C4<0>;
L_0x55a15dead370 .functor AND 1, L_0x55a15dead180, L_0x55a15deb2b90, C4<1>, C4<1>;
L_0x55a15dead3e0 .functor OR 1, L_0x55a15dead370, L_0x55a15dead240, C4<0>, C4<0>;
v0x55a15d923a40_0 .net *"_s1", 0 0, L_0x55a15dead2b0;  1 drivers
v0x55a15d923b20_0 .net "in0", 0 0, L_0x55a15deadbe0;  alias, 1 drivers
v0x55a15d923c70_0 .net "in1", 0 0, L_0x55a15deb2b90;  alias, 1 drivers
v0x55a15d923d10_0 .net "out", 0 0, L_0x55a15dead3e0;  alias, 1 drivers
v0x55a15d923db0_0 .net "s0", 0 0, L_0x55a15dead180;  alias, 1 drivers
v0x55a15d923e50_0 .net "w0", 0 0, L_0x55a15dead240;  1 drivers
v0x55a15d923f10_0 .net "w1", 0 0, L_0x55a15dead370;  1 drivers
S_0x55a15d9245d0 .scope module, "obc[29]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deade40 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d928180_0 .net "a", 0 0, L_0x55a15deae0a0;  1 drivers
v0x55a15d9282d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d928390_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d928430_0 .net "in", 0 0, L_0x55a15deb2aa0;  1 drivers
v0x55a15d9284d0_0 .net "out", 0 0, L_0x55a15deae8a0;  1 drivers
v0x55a15d928570_0 .net "rw", 0 0, L_0x55a15deade40;  1 drivers
v0x55a15d928610_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d924840 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9245d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deae560 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9274d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d927590_0 .net "d", 0 0, L_0x55a15deae0a0;  alias, 1 drivers
v0x55a15d9276a0_0 .net "q", 0 0, L_0x55a15deae8a0;  alias, 1 drivers
v0x55a15d927740_0 .net "q0", 0 0, L_0x55a15deae380;  1 drivers
v0x55a15d9277e0_0 .net "q_bar", 0 0, L_0x55a15deae910;  1 drivers
S_0x55a15d924ad0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d924840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deae4f0 .functor NOT 1, L_0x55a15deae0a0, C4<0>, C4<0>, C4<0>;
v0x55a15d925c60_0 .net "clk", 0 0, L_0x55a15deae560;  1 drivers
v0x55a15d925d20_0 .net "d", 0 0, L_0x55a15deae0a0;  alias, 1 drivers
v0x55a15d925df0_0 .net "q", 0 0, L_0x55a15deae380;  alias, 1 drivers
v0x55a15d925f10_0 .net "q_bar", 0 0, L_0x55a15deae3f0;  1 drivers
S_0x55a15d924d60 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d924ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deae1b0 .functor AND 1, L_0x55a15deae560, L_0x55a15deae0a0, C4<1>, C4<1>;
L_0x55a15deae2c0 .functor AND 1, L_0x55a15deae560, L_0x55a15deae4f0, C4<1>, C4<1>;
v0x55a15d925670_0 .net "a", 0 0, L_0x55a15deae1b0;  1 drivers
v0x55a15d925730_0 .net "b", 0 0, L_0x55a15deae2c0;  1 drivers
v0x55a15d925800_0 .net "en", 0 0, L_0x55a15deae560;  alias, 1 drivers
v0x55a15d9258d0_0 .net "q", 0 0, L_0x55a15deae380;  alias, 1 drivers
v0x55a15d9259a0_0 .net "q_bar", 0 0, L_0x55a15deae3f0;  alias, 1 drivers
v0x55a15d925a90_0 .net "r", 0 0, L_0x55a15deae4f0;  1 drivers
v0x55a15d925b30_0 .net "s", 0 0, L_0x55a15deae0a0;  alias, 1 drivers
S_0x55a15d925000 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d924d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deae380 .functor NOR 1, L_0x55a15deae2c0, L_0x55a15deae3f0, C4<0>, C4<0>;
L_0x55a15deae3f0 .functor NOR 1, L_0x55a15deae1b0, L_0x55a15deae380, C4<0>, C4<0>;
v0x55a15d925290_0 .net "q", 0 0, L_0x55a15deae380;  alias, 1 drivers
v0x55a15d925370_0 .net "q_bar", 0 0, L_0x55a15deae3f0;  alias, 1 drivers
v0x55a15d925430_0 .net "r", 0 0, L_0x55a15deae2c0;  alias, 1 drivers
v0x55a15d925500_0 .net "s", 0 0, L_0x55a15deae1b0;  alias, 1 drivers
S_0x55a15d926020 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d924840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deaea90 .functor NOT 1, L_0x55a15deae380, C4<0>, C4<0>, C4<0>;
v0x55a15d9270f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9271b0_0 .net "d", 0 0, L_0x55a15deae380;  alias, 1 drivers
v0x55a15d927300_0 .net "q", 0 0, L_0x55a15deae8a0;  alias, 1 drivers
v0x55a15d9273a0_0 .net "q_bar", 0 0, L_0x55a15deae910;  alias, 1 drivers
S_0x55a15d926280 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d926020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deae660 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deae380, C4<1>, C4<1>;
L_0x55a15deae7e0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deaea90, C4<1>, C4<1>;
v0x55a15d926b40_0 .net "a", 0 0, L_0x55a15deae660;  1 drivers
v0x55a15d926c00_0 .net "b", 0 0, L_0x55a15deae7e0;  1 drivers
v0x55a15d926cd0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d926da0_0 .net "q", 0 0, L_0x55a15deae8a0;  alias, 1 drivers
v0x55a15d926e70_0 .net "q_bar", 0 0, L_0x55a15deae910;  alias, 1 drivers
v0x55a15d926f60_0 .net "r", 0 0, L_0x55a15deaea90;  1 drivers
v0x55a15d927000_0 .net "s", 0 0, L_0x55a15deae380;  alias, 1 drivers
S_0x55a15d9264d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d926280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deae8a0 .functor NOR 1, L_0x55a15deae7e0, L_0x55a15deae910, C4<0>, C4<0>;
L_0x55a15deae910 .functor NOR 1, L_0x55a15deae660, L_0x55a15deae8a0, C4<0>, C4<0>;
v0x55a15d926760_0 .net "q", 0 0, L_0x55a15deae8a0;  alias, 1 drivers
v0x55a15d926840_0 .net "q_bar", 0 0, L_0x55a15deae910;  alias, 1 drivers
v0x55a15d926900_0 .net "r", 0 0, L_0x55a15deae7e0;  alias, 1 drivers
v0x55a15d9269d0_0 .net "s", 0 0, L_0x55a15deae660;  alias, 1 drivers
S_0x55a15d927910 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9245d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deadf00 .functor AND 1, L_0x55a15deadf70, L_0x55a15deae8a0, C4<1>, C4<1>;
L_0x55a15deadf70 .functor NOT 1, L_0x55a15deade40, C4<0>, C4<0>, C4<0>;
L_0x55a15deae030 .functor AND 1, L_0x55a15deade40, L_0x55a15deb2aa0, C4<1>, C4<1>;
L_0x55a15deae0a0 .functor OR 1, L_0x55a15deae030, L_0x55a15deadf00, C4<0>, C4<0>;
v0x55a15d927b70_0 .net *"_s1", 0 0, L_0x55a15deadf70;  1 drivers
v0x55a15d927c50_0 .net "in0", 0 0, L_0x55a15deae8a0;  alias, 1 drivers
v0x55a15d927da0_0 .net "in1", 0 0, L_0x55a15deb2aa0;  alias, 1 drivers
v0x55a15d927e40_0 .net "out", 0 0, L_0x55a15deae0a0;  alias, 1 drivers
v0x55a15d927ee0_0 .net "s0", 0 0, L_0x55a15deade40;  alias, 1 drivers
v0x55a15d927f80_0 .net "w0", 0 0, L_0x55a15deadf00;  1 drivers
v0x55a15d928040_0 .net "w1", 0 0, L_0x55a15deae030;  1 drivers
S_0x55a15d928700 .scope module, "obc[30]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deaeb00 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d92c2b0_0 .net "a", 0 0, L_0x55a15deaed60;  1 drivers
v0x55a15d92c400_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d92c4c0_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d92c560_0 .net "in", 0 0, L_0x55a15deb2d30;  1 drivers
v0x55a15d92c600_0 .net "out", 0 0, L_0x55a15deaf560;  1 drivers
v0x55a15d92c6a0_0 .net "rw", 0 0, L_0x55a15deaeb00;  1 drivers
v0x55a15d92c740_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d928970 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d928700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deaf220 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d92b600_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d92b6c0_0 .net "d", 0 0, L_0x55a15deaed60;  alias, 1 drivers
v0x55a15d92b7d0_0 .net "q", 0 0, L_0x55a15deaf560;  alias, 1 drivers
v0x55a15d92b870_0 .net "q0", 0 0, L_0x55a15deaf040;  1 drivers
v0x55a15d92b910_0 .net "q_bar", 0 0, L_0x55a15deaf5d0;  1 drivers
S_0x55a15d928c00 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d928970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deaf1b0 .functor NOT 1, L_0x55a15deaed60, C4<0>, C4<0>, C4<0>;
v0x55a15d929d90_0 .net "clk", 0 0, L_0x55a15deaf220;  1 drivers
v0x55a15d929e50_0 .net "d", 0 0, L_0x55a15deaed60;  alias, 1 drivers
v0x55a15d929f20_0 .net "q", 0 0, L_0x55a15deaf040;  alias, 1 drivers
v0x55a15d92a040_0 .net "q_bar", 0 0, L_0x55a15deaf0b0;  1 drivers
S_0x55a15d928e90 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d928c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deaee70 .functor AND 1, L_0x55a15deaf220, L_0x55a15deaed60, C4<1>, C4<1>;
L_0x55a15deaef80 .functor AND 1, L_0x55a15deaf220, L_0x55a15deaf1b0, C4<1>, C4<1>;
v0x55a15d9297a0_0 .net "a", 0 0, L_0x55a15deaee70;  1 drivers
v0x55a15d929860_0 .net "b", 0 0, L_0x55a15deaef80;  1 drivers
v0x55a15d929930_0 .net "en", 0 0, L_0x55a15deaf220;  alias, 1 drivers
v0x55a15d929a00_0 .net "q", 0 0, L_0x55a15deaf040;  alias, 1 drivers
v0x55a15d929ad0_0 .net "q_bar", 0 0, L_0x55a15deaf0b0;  alias, 1 drivers
v0x55a15d929bc0_0 .net "r", 0 0, L_0x55a15deaf1b0;  1 drivers
v0x55a15d929c60_0 .net "s", 0 0, L_0x55a15deaed60;  alias, 1 drivers
S_0x55a15d929130 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d928e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deaf040 .functor NOR 1, L_0x55a15deaef80, L_0x55a15deaf0b0, C4<0>, C4<0>;
L_0x55a15deaf0b0 .functor NOR 1, L_0x55a15deaee70, L_0x55a15deaf040, C4<0>, C4<0>;
v0x55a15d9293c0_0 .net "q", 0 0, L_0x55a15deaf040;  alias, 1 drivers
v0x55a15d9294a0_0 .net "q_bar", 0 0, L_0x55a15deaf0b0;  alias, 1 drivers
v0x55a15d929560_0 .net "r", 0 0, L_0x55a15deaef80;  alias, 1 drivers
v0x55a15d929630_0 .net "s", 0 0, L_0x55a15deaee70;  alias, 1 drivers
S_0x55a15d92a150 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d928970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deaf750 .functor NOT 1, L_0x55a15deaf040, C4<0>, C4<0>, C4<0>;
v0x55a15d92b220_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d92b2e0_0 .net "d", 0 0, L_0x55a15deaf040;  alias, 1 drivers
v0x55a15d92b430_0 .net "q", 0 0, L_0x55a15deaf560;  alias, 1 drivers
v0x55a15d92b4d0_0 .net "q_bar", 0 0, L_0x55a15deaf5d0;  alias, 1 drivers
S_0x55a15d92a3b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d92a150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deaf320 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deaf040, C4<1>, C4<1>;
L_0x55a15deaf4a0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deaf750, C4<1>, C4<1>;
v0x55a15d92ac70_0 .net "a", 0 0, L_0x55a15deaf320;  1 drivers
v0x55a15d92ad30_0 .net "b", 0 0, L_0x55a15deaf4a0;  1 drivers
v0x55a15d92ae00_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d92aed0_0 .net "q", 0 0, L_0x55a15deaf560;  alias, 1 drivers
v0x55a15d92afa0_0 .net "q_bar", 0 0, L_0x55a15deaf5d0;  alias, 1 drivers
v0x55a15d92b090_0 .net "r", 0 0, L_0x55a15deaf750;  1 drivers
v0x55a15d92b130_0 .net "s", 0 0, L_0x55a15deaf040;  alias, 1 drivers
S_0x55a15d92a600 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d92a3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deaf560 .functor NOR 1, L_0x55a15deaf4a0, L_0x55a15deaf5d0, C4<0>, C4<0>;
L_0x55a15deaf5d0 .functor NOR 1, L_0x55a15deaf320, L_0x55a15deaf560, C4<0>, C4<0>;
v0x55a15d92a890_0 .net "q", 0 0, L_0x55a15deaf560;  alias, 1 drivers
v0x55a15d92a970_0 .net "q_bar", 0 0, L_0x55a15deaf5d0;  alias, 1 drivers
v0x55a15d92aa30_0 .net "r", 0 0, L_0x55a15deaf4a0;  alias, 1 drivers
v0x55a15d92ab00_0 .net "s", 0 0, L_0x55a15deaf320;  alias, 1 drivers
S_0x55a15d92ba40 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d928700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deaebc0 .functor AND 1, L_0x55a15deaec30, L_0x55a15deaf560, C4<1>, C4<1>;
L_0x55a15deaec30 .functor NOT 1, L_0x55a15deaeb00, C4<0>, C4<0>, C4<0>;
L_0x55a15deaecf0 .functor AND 1, L_0x55a15deaeb00, L_0x55a15deb2d30, C4<1>, C4<1>;
L_0x55a15deaed60 .functor OR 1, L_0x55a15deaecf0, L_0x55a15deaebc0, C4<0>, C4<0>;
v0x55a15d92bca0_0 .net *"_s1", 0 0, L_0x55a15deaec30;  1 drivers
v0x55a15d92bd80_0 .net "in0", 0 0, L_0x55a15deaf560;  alias, 1 drivers
v0x55a15d92bed0_0 .net "in1", 0 0, L_0x55a15deb2d30;  alias, 1 drivers
v0x55a15d92bf70_0 .net "out", 0 0, L_0x55a15deaed60;  alias, 1 drivers
v0x55a15d92c010_0 .net "s0", 0 0, L_0x55a15deaeb00;  alias, 1 drivers
v0x55a15d92c0b0_0 .net "w0", 0 0, L_0x55a15deaebc0;  1 drivers
v0x55a15d92c170_0 .net "w1", 0 0, L_0x55a15deaecf0;  1 drivers
S_0x55a15d92c830 .scope module, "obc[31]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d88e120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deaf7c0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2ee0, C4<1>, C4<1>;
v0x55a15d9303e0_0 .net "a", 0 0, L_0x55a15deb0230;  1 drivers
v0x55a15d930530_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d88d110_0 .net "en", 0 0, L_0x55a15deb2ee0;  alias, 1 drivers
v0x55a15d88d1b0_0 .net "in", 0 0, L_0x55a15deb2c30;  1 drivers
v0x55a15d88d250_0 .net "out", 0 0, L_0x55a15deb0a30;  1 drivers
v0x55a15d88d2f0_0 .net "rw", 0 0, L_0x55a15deaf7c0;  1 drivers
v0x55a15d88d390_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d92caa0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d92c830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb06f0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d92f730_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d92f7f0_0 .net "d", 0 0, L_0x55a15deb0230;  alias, 1 drivers
v0x55a15d92f900_0 .net "q", 0 0, L_0x55a15deb0a30;  alias, 1 drivers
v0x55a15d92f9a0_0 .net "q0", 0 0, L_0x55a15deb0510;  1 drivers
v0x55a15d92fa40_0 .net "q_bar", 0 0, L_0x55a15deb0aa0;  1 drivers
S_0x55a15d92cd30 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d92caa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb0680 .functor NOT 1, L_0x55a15deb0230, C4<0>, C4<0>, C4<0>;
v0x55a15d92dec0_0 .net "clk", 0 0, L_0x55a15deb06f0;  1 drivers
v0x55a15d92df80_0 .net "d", 0 0, L_0x55a15deb0230;  alias, 1 drivers
v0x55a15d92e050_0 .net "q", 0 0, L_0x55a15deb0510;  alias, 1 drivers
v0x55a15d92e170_0 .net "q_bar", 0 0, L_0x55a15deb0580;  1 drivers
S_0x55a15d92cfc0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d92cd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb0340 .functor AND 1, L_0x55a15deb06f0, L_0x55a15deb0230, C4<1>, C4<1>;
L_0x55a15deb0450 .functor AND 1, L_0x55a15deb06f0, L_0x55a15deb0680, C4<1>, C4<1>;
v0x55a15d92d8d0_0 .net "a", 0 0, L_0x55a15deb0340;  1 drivers
v0x55a15d92d990_0 .net "b", 0 0, L_0x55a15deb0450;  1 drivers
v0x55a15d92da60_0 .net "en", 0 0, L_0x55a15deb06f0;  alias, 1 drivers
v0x55a15d92db30_0 .net "q", 0 0, L_0x55a15deb0510;  alias, 1 drivers
v0x55a15d92dc00_0 .net "q_bar", 0 0, L_0x55a15deb0580;  alias, 1 drivers
v0x55a15d92dcf0_0 .net "r", 0 0, L_0x55a15deb0680;  1 drivers
v0x55a15d92dd90_0 .net "s", 0 0, L_0x55a15deb0230;  alias, 1 drivers
S_0x55a15d92d260 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d92cfc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deb0510 .functor NOR 1, L_0x55a15deb0450, L_0x55a15deb0580, C4<0>, C4<0>;
L_0x55a15deb0580 .functor NOR 1, L_0x55a15deb0340, L_0x55a15deb0510, C4<0>, C4<0>;
v0x55a15d92d4f0_0 .net "q", 0 0, L_0x55a15deb0510;  alias, 1 drivers
v0x55a15d92d5d0_0 .net "q_bar", 0 0, L_0x55a15deb0580;  alias, 1 drivers
v0x55a15d92d690_0 .net "r", 0 0, L_0x55a15deb0450;  alias, 1 drivers
v0x55a15d92d760_0 .net "s", 0 0, L_0x55a15deb0340;  alias, 1 drivers
S_0x55a15d92e280 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d92caa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb0c20 .functor NOT 1, L_0x55a15deb0510, C4<0>, C4<0>, C4<0>;
v0x55a15d92f350_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d92f410_0 .net "d", 0 0, L_0x55a15deb0510;  alias, 1 drivers
v0x55a15d92f560_0 .net "q", 0 0, L_0x55a15deb0a30;  alias, 1 drivers
v0x55a15d92f600_0 .net "q_bar", 0 0, L_0x55a15deb0aa0;  alias, 1 drivers
S_0x55a15d92e4e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d92e280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb07f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deb0510, C4<1>, C4<1>;
L_0x55a15deb0970 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deb0c20, C4<1>, C4<1>;
v0x55a15d92eda0_0 .net "a", 0 0, L_0x55a15deb07f0;  1 drivers
v0x55a15d92ee60_0 .net "b", 0 0, L_0x55a15deb0970;  1 drivers
v0x55a15d92ef30_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d92f000_0 .net "q", 0 0, L_0x55a15deb0a30;  alias, 1 drivers
v0x55a15d92f0d0_0 .net "q_bar", 0 0, L_0x55a15deb0aa0;  alias, 1 drivers
v0x55a15d92f1c0_0 .net "r", 0 0, L_0x55a15deb0c20;  1 drivers
v0x55a15d92f260_0 .net "s", 0 0, L_0x55a15deb0510;  alias, 1 drivers
S_0x55a15d92e730 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d92e4e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deb0a30 .functor NOR 1, L_0x55a15deb0970, L_0x55a15deb0aa0, C4<0>, C4<0>;
L_0x55a15deb0aa0 .functor NOR 1, L_0x55a15deb07f0, L_0x55a15deb0a30, C4<0>, C4<0>;
v0x55a15d92e9c0_0 .net "q", 0 0, L_0x55a15deb0a30;  alias, 1 drivers
v0x55a15d92eaa0_0 .net "q_bar", 0 0, L_0x55a15deb0aa0;  alias, 1 drivers
v0x55a15d92eb60_0 .net "r", 0 0, L_0x55a15deb0970;  alias, 1 drivers
v0x55a15d92ec30_0 .net "s", 0 0, L_0x55a15deb07f0;  alias, 1 drivers
S_0x55a15d92fb70 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d92c830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deb0090 .functor AND 1, L_0x55a15deb0100, L_0x55a15deb0a30, C4<1>, C4<1>;
L_0x55a15deb0100 .functor NOT 1, L_0x55a15deaf7c0, C4<0>, C4<0>, C4<0>;
L_0x55a15deb01c0 .functor AND 1, L_0x55a15deaf7c0, L_0x55a15deb2c30, C4<1>, C4<1>;
L_0x55a15deb0230 .functor OR 1, L_0x55a15deb01c0, L_0x55a15deb0090, C4<0>, C4<0>;
v0x55a15d92fdd0_0 .net *"_s1", 0 0, L_0x55a15deb0100;  1 drivers
v0x55a15d92feb0_0 .net "in0", 0 0, L_0x55a15deb0a30;  alias, 1 drivers
v0x55a15d930000_0 .net "in1", 0 0, L_0x55a15deb2c30;  alias, 1 drivers
v0x55a15d9300a0_0 .net "out", 0 0, L_0x55a15deb0230;  alias, 1 drivers
v0x55a15d930140_0 .net "s0", 0 0, L_0x55a15deaf7c0;  alias, 1 drivers
v0x55a15d9301e0_0 .net "w0", 0 0, L_0x55a15deb0090;  1 drivers
v0x55a15d9302a0_0 .net "w1", 0 0, L_0x55a15deb01c0;  1 drivers
S_0x55a15d932600 .scope module, "reg2" "REGISTER_32BIT" 51 11, 49 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "write"
    .port_info 2 /INPUT 32 "in"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
v0x55a15d9b4f70_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9b5030_0 .net "en", 0 0, L_0x55a15ded1ec0;  1 drivers
v0x55a15d9b5500_0 .net "in", 31 0, v0x55a15dc8f400_0;  alias, 1 drivers
v0x55a15d9b55f0_0 .net "out", 31 0, L_0x55a15ded0440;  alias, 1 drivers
v0x55a15d9b5690_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
LS_0x55a15ded0440_0_0 .concat [ 1 1 1 1], L_0x55a15deb3730, L_0x55a15deb43f0, L_0x55a15deb50b0, L_0x55a15deb5d70;
LS_0x55a15ded0440_0_4 .concat [ 1 1 1 1], L_0x55a15deb6a30, L_0x55a15deb7890, L_0x55a15deb87b0, L_0x55a15deb96d0;
LS_0x55a15ded0440_0_8 .concat [ 1 1 1 1], L_0x55a15deba5f0, L_0x55a15debb510, L_0x55a15debc430, L_0x55a15debd350;
LS_0x55a15ded0440_0_12 .concat [ 1 1 1 1], L_0x55a15debe270, L_0x55a15debf190, L_0x55a15dec00b0, L_0x55a15dec0fd0;
LS_0x55a15ded0440_0_16 .concat [ 1 1 1 1], L_0x55a15dec1ef0, L_0x55a15dec2e10, L_0x55a15dec3d30, L_0x55a15dec4c50;
LS_0x55a15ded0440_0_20 .concat [ 1 1 1 1], L_0x55a15dec5b70, L_0x55a15dec6a90, L_0x55a15dec79b0, L_0x55a15dec88d0;
LS_0x55a15ded0440_0_24 .concat [ 1 1 1 1], L_0x55a15dec97f0, L_0x55a15deca710, L_0x55a15decb630, L_0x55a15decc550;
LS_0x55a15ded0440_0_28 .concat [ 1 1 1 1], L_0x55a15decd390, L_0x55a15dece050, L_0x55a15deced10, L_0x55a15ded01e0;
LS_0x55a15ded0440_1_0 .concat [ 4 4 4 4], LS_0x55a15ded0440_0_0, LS_0x55a15ded0440_0_4, LS_0x55a15ded0440_0_8, LS_0x55a15ded0440_0_12;
LS_0x55a15ded0440_1_4 .concat [ 4 4 4 4], LS_0x55a15ded0440_0_16, LS_0x55a15ded0440_0_20, LS_0x55a15ded0440_0_24, LS_0x55a15ded0440_0_28;
L_0x55a15ded0440 .concat [ 16 16 0 0], LS_0x55a15ded0440_1_0, LS_0x55a15ded0440_1_4;
L_0x55a15ded05f0 .part v0x55a15dc8f400_0, 0, 1;
L_0x55a15ded0690 .part v0x55a15dc8f400_0, 1, 1;
L_0x55a15ded0730 .part v0x55a15dc8f400_0, 2, 1;
L_0x55a15ded07d0 .part v0x55a15dc8f400_0, 3, 1;
L_0x55a15ded0870 .part v0x55a15dc8f400_0, 4, 1;
L_0x55a15ded0950 .part v0x55a15dc8f400_0, 5, 1;
L_0x55a15ded09f0 .part v0x55a15dc8f400_0, 6, 1;
L_0x55a15ded0ae0 .part v0x55a15dc8f400_0, 7, 1;
L_0x55a15ded0b80 .part v0x55a15dc8f400_0, 8, 1;
L_0x55a15ded0c80 .part v0x55a15dc8f400_0, 9, 1;
L_0x55a15ded0d20 .part v0x55a15dc8f400_0, 10, 1;
L_0x55a15ded0e30 .part v0x55a15dc8f400_0, 11, 1;
L_0x55a15ded0ed0 .part v0x55a15dc8f400_0, 12, 1;
L_0x55a15ded0ff0 .part v0x55a15dc8f400_0, 13, 1;
L_0x55a15ded1090 .part v0x55a15dc8f400_0, 14, 1;
L_0x55a15ded11c0 .part v0x55a15dc8f400_0, 15, 1;
L_0x55a15ded1260 .part v0x55a15dc8f400_0, 16, 1;
L_0x55a15ded13a0 .part v0x55a15dc8f400_0, 17, 1;
L_0x55a15ded1440 .part v0x55a15dc8f400_0, 18, 1;
L_0x55a15ded1300 .part v0x55a15dc8f400_0, 19, 1;
L_0x55a15ded1590 .part v0x55a15dc8f400_0, 20, 1;
L_0x55a15ded14e0 .part v0x55a15dc8f400_0, 21, 1;
L_0x55a15ded16f0 .part v0x55a15dc8f400_0, 22, 1;
L_0x55a15ded1630 .part v0x55a15dc8f400_0, 23, 1;
L_0x55a15ded1860 .part v0x55a15dc8f400_0, 24, 1;
L_0x55a15ded1790 .part v0x55a15dc8f400_0, 25, 1;
L_0x55a15ded19e0 .part v0x55a15dc8f400_0, 26, 1;
L_0x55a15ded1900 .part v0x55a15dc8f400_0, 27, 1;
L_0x55a15ded1b70 .part v0x55a15dc8f400_0, 28, 1;
L_0x55a15ded1a80 .part v0x55a15dc8f400_0, 29, 1;
L_0x55a15ded1d10 .part v0x55a15dc8f400_0, 30, 1;
L_0x55a15ded1c10 .part v0x55a15dc8f400_0, 31, 1;
S_0x55a15d932850 .scope module, "obc[0]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb15d0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d936430_0 .net "a", 0 0, L_0x55a15deb3060;  1 drivers
v0x55a15d936580_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d936640_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d9366e0_0 .net "in", 0 0, L_0x55a15ded05f0;  1 drivers
v0x55a15d936780_0 .net "out", 0 0, L_0x55a15deb3730;  1 drivers
v0x55a15d936820_0 .net "rw", 0 0, L_0x55a15deb15d0;  1 drivers
v0x55a15d9368c0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d932af0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d932850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb33f0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d935780_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d935840_0 .net "d", 0 0, L_0x55a15deb3060;  alias, 1 drivers
v0x55a15d935950_0 .net "q", 0 0, L_0x55a15deb3730;  alias, 1 drivers
v0x55a15d9359f0_0 .net "q0", 0 0, L_0x55a15deb32a0;  1 drivers
v0x55a15d935a90_0 .net "q_bar", 0 0, L_0x55a15deb37a0;  1 drivers
S_0x55a15d932d80 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d932af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb3380 .functor NOT 1, L_0x55a15deb3060, C4<0>, C4<0>, C4<0>;
v0x55a15d933f10_0 .net "clk", 0 0, L_0x55a15deb33f0;  1 drivers
v0x55a15d933fd0_0 .net "d", 0 0, L_0x55a15deb3060;  alias, 1 drivers
v0x55a15d9340a0_0 .net "q", 0 0, L_0x55a15deb32a0;  alias, 1 drivers
v0x55a15d9341c0_0 .net "q_bar", 0 0, L_0x55a15deb3310;  1 drivers
S_0x55a15d933010 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d932d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb30d0 .functor AND 1, L_0x55a15deb33f0, L_0x55a15deb3060, C4<1>, C4<1>;
L_0x55a15deb31e0 .functor AND 1, L_0x55a15deb33f0, L_0x55a15deb3380, C4<1>, C4<1>;
v0x55a15d933920_0 .net "a", 0 0, L_0x55a15deb30d0;  1 drivers
v0x55a15d9339e0_0 .net "b", 0 0, L_0x55a15deb31e0;  1 drivers
v0x55a15d933ab0_0 .net "en", 0 0, L_0x55a15deb33f0;  alias, 1 drivers
v0x55a15d933b80_0 .net "q", 0 0, L_0x55a15deb32a0;  alias, 1 drivers
v0x55a15d933c50_0 .net "q_bar", 0 0, L_0x55a15deb3310;  alias, 1 drivers
v0x55a15d933d40_0 .net "r", 0 0, L_0x55a15deb3380;  1 drivers
v0x55a15d933de0_0 .net "s", 0 0, L_0x55a15deb3060;  alias, 1 drivers
S_0x55a15d9332b0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d933010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deb32a0 .functor NOR 1, L_0x55a15deb31e0, L_0x55a15deb3310, C4<0>, C4<0>;
L_0x55a15deb3310 .functor NOR 1, L_0x55a15deb30d0, L_0x55a15deb32a0, C4<0>, C4<0>;
v0x55a15d933540_0 .net "q", 0 0, L_0x55a15deb32a0;  alias, 1 drivers
v0x55a15d933620_0 .net "q_bar", 0 0, L_0x55a15deb3310;  alias, 1 drivers
v0x55a15d9336e0_0 .net "r", 0 0, L_0x55a15deb31e0;  alias, 1 drivers
v0x55a15d9337b0_0 .net "s", 0 0, L_0x55a15deb30d0;  alias, 1 drivers
S_0x55a15d9342d0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d932af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb3920 .functor NOT 1, L_0x55a15deb32a0, C4<0>, C4<0>, C4<0>;
v0x55a15d9353a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d935460_0 .net "d", 0 0, L_0x55a15deb32a0;  alias, 1 drivers
v0x55a15d9355b0_0 .net "q", 0 0, L_0x55a15deb3730;  alias, 1 drivers
v0x55a15d935650_0 .net "q_bar", 0 0, L_0x55a15deb37a0;  alias, 1 drivers
S_0x55a15d934530 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9342d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb34f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deb32a0, C4<1>, C4<1>;
L_0x55a15deb3670 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deb3920, C4<1>, C4<1>;
v0x55a15d934df0_0 .net "a", 0 0, L_0x55a15deb34f0;  1 drivers
v0x55a15d934eb0_0 .net "b", 0 0, L_0x55a15deb3670;  1 drivers
v0x55a15d934f80_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d935050_0 .net "q", 0 0, L_0x55a15deb3730;  alias, 1 drivers
v0x55a15d935120_0 .net "q_bar", 0 0, L_0x55a15deb37a0;  alias, 1 drivers
v0x55a15d935210_0 .net "r", 0 0, L_0x55a15deb3920;  1 drivers
v0x55a15d9352b0_0 .net "s", 0 0, L_0x55a15deb32a0;  alias, 1 drivers
S_0x55a15d934780 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d934530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deb3730 .functor NOR 1, L_0x55a15deb3670, L_0x55a15deb37a0, C4<0>, C4<0>;
L_0x55a15deb37a0 .functor NOR 1, L_0x55a15deb34f0, L_0x55a15deb3730, C4<0>, C4<0>;
v0x55a15d934a10_0 .net "q", 0 0, L_0x55a15deb3730;  alias, 1 drivers
v0x55a15d934af0_0 .net "q_bar", 0 0, L_0x55a15deb37a0;  alias, 1 drivers
v0x55a15d934bb0_0 .net "r", 0 0, L_0x55a15deb3670;  alias, 1 drivers
v0x55a15d934c80_0 .net "s", 0 0, L_0x55a15deb34f0;  alias, 1 drivers
S_0x55a15d935bc0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d932850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deb1780 .functor AND 1, L_0x55a15deb2f80, L_0x55a15deb3730, C4<1>, C4<1>;
L_0x55a15deb2f80 .functor NOT 1, L_0x55a15deb15d0, C4<0>, C4<0>, C4<0>;
L_0x55a15deb2ff0 .functor AND 1, L_0x55a15deb15d0, L_0x55a15ded05f0, C4<1>, C4<1>;
L_0x55a15deb3060 .functor OR 1, L_0x55a15deb2ff0, L_0x55a15deb1780, C4<0>, C4<0>;
v0x55a15d935e20_0 .net *"_s1", 0 0, L_0x55a15deb2f80;  1 drivers
v0x55a15d935f00_0 .net "in0", 0 0, L_0x55a15deb3730;  alias, 1 drivers
v0x55a15d936050_0 .net "in1", 0 0, L_0x55a15ded05f0;  alias, 1 drivers
v0x55a15d9360f0_0 .net "out", 0 0, L_0x55a15deb3060;  alias, 1 drivers
v0x55a15d936190_0 .net "s0", 0 0, L_0x55a15deb15d0;  alias, 1 drivers
v0x55a15d936230_0 .net "w0", 0 0, L_0x55a15deb1780;  1 drivers
v0x55a15d9362f0_0 .net "w1", 0 0, L_0x55a15deb2ff0;  1 drivers
S_0x55a15d9369d0 .scope module, "obc[1]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb3990 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d93a580_0 .net "a", 0 0, L_0x55a15deb3bf0;  1 drivers
v0x55a15d93a6d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d93a790_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d93a830_0 .net "in", 0 0, L_0x55a15ded0690;  1 drivers
v0x55a15d93a900_0 .net "out", 0 0, L_0x55a15deb43f0;  1 drivers
v0x55a15d93a9a0_0 .net "rw", 0 0, L_0x55a15deb3990;  1 drivers
v0x55a15d93aa40_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d936c60 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9369d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb40b0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9398d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d939990_0 .net "d", 0 0, L_0x55a15deb3bf0;  alias, 1 drivers
v0x55a15d939aa0_0 .net "q", 0 0, L_0x55a15deb43f0;  alias, 1 drivers
v0x55a15d939b40_0 .net "q0", 0 0, L_0x55a15deb3ed0;  1 drivers
v0x55a15d939be0_0 .net "q_bar", 0 0, L_0x55a15deb4460;  1 drivers
S_0x55a15d936ed0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d936c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb4040 .functor NOT 1, L_0x55a15deb3bf0, C4<0>, C4<0>, C4<0>;
v0x55a15d938060_0 .net "clk", 0 0, L_0x55a15deb40b0;  1 drivers
v0x55a15d938120_0 .net "d", 0 0, L_0x55a15deb3bf0;  alias, 1 drivers
v0x55a15d9381f0_0 .net "q", 0 0, L_0x55a15deb3ed0;  alias, 1 drivers
v0x55a15d938310_0 .net "q_bar", 0 0, L_0x55a15deb3f40;  1 drivers
S_0x55a15d937160 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d936ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb3d00 .functor AND 1, L_0x55a15deb40b0, L_0x55a15deb3bf0, C4<1>, C4<1>;
L_0x55a15deb3e10 .functor AND 1, L_0x55a15deb40b0, L_0x55a15deb4040, C4<1>, C4<1>;
v0x55a15d937a70_0 .net "a", 0 0, L_0x55a15deb3d00;  1 drivers
v0x55a15d937b30_0 .net "b", 0 0, L_0x55a15deb3e10;  1 drivers
v0x55a15d937c00_0 .net "en", 0 0, L_0x55a15deb40b0;  alias, 1 drivers
v0x55a15d937cd0_0 .net "q", 0 0, L_0x55a15deb3ed0;  alias, 1 drivers
v0x55a15d937da0_0 .net "q_bar", 0 0, L_0x55a15deb3f40;  alias, 1 drivers
v0x55a15d937e90_0 .net "r", 0 0, L_0x55a15deb4040;  1 drivers
v0x55a15d937f30_0 .net "s", 0 0, L_0x55a15deb3bf0;  alias, 1 drivers
S_0x55a15d937400 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d937160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deb3ed0 .functor NOR 1, L_0x55a15deb3e10, L_0x55a15deb3f40, C4<0>, C4<0>;
L_0x55a15deb3f40 .functor NOR 1, L_0x55a15deb3d00, L_0x55a15deb3ed0, C4<0>, C4<0>;
v0x55a15d937690_0 .net "q", 0 0, L_0x55a15deb3ed0;  alias, 1 drivers
v0x55a15d937770_0 .net "q_bar", 0 0, L_0x55a15deb3f40;  alias, 1 drivers
v0x55a15d937830_0 .net "r", 0 0, L_0x55a15deb3e10;  alias, 1 drivers
v0x55a15d937900_0 .net "s", 0 0, L_0x55a15deb3d00;  alias, 1 drivers
S_0x55a15d938420 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d936c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb45e0 .functor NOT 1, L_0x55a15deb3ed0, C4<0>, C4<0>, C4<0>;
v0x55a15d9394f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9395b0_0 .net "d", 0 0, L_0x55a15deb3ed0;  alias, 1 drivers
v0x55a15d939700_0 .net "q", 0 0, L_0x55a15deb43f0;  alias, 1 drivers
v0x55a15d9397a0_0 .net "q_bar", 0 0, L_0x55a15deb4460;  alias, 1 drivers
S_0x55a15d938680 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d938420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb41b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deb3ed0, C4<1>, C4<1>;
L_0x55a15deb4330 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deb45e0, C4<1>, C4<1>;
v0x55a15d938f40_0 .net "a", 0 0, L_0x55a15deb41b0;  1 drivers
v0x55a15d939000_0 .net "b", 0 0, L_0x55a15deb4330;  1 drivers
v0x55a15d9390d0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9391a0_0 .net "q", 0 0, L_0x55a15deb43f0;  alias, 1 drivers
v0x55a15d939270_0 .net "q_bar", 0 0, L_0x55a15deb4460;  alias, 1 drivers
v0x55a15d939360_0 .net "r", 0 0, L_0x55a15deb45e0;  1 drivers
v0x55a15d939400_0 .net "s", 0 0, L_0x55a15deb3ed0;  alias, 1 drivers
S_0x55a15d9388d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d938680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deb43f0 .functor NOR 1, L_0x55a15deb4330, L_0x55a15deb4460, C4<0>, C4<0>;
L_0x55a15deb4460 .functor NOR 1, L_0x55a15deb41b0, L_0x55a15deb43f0, C4<0>, C4<0>;
v0x55a15d938b60_0 .net "q", 0 0, L_0x55a15deb43f0;  alias, 1 drivers
v0x55a15d938c40_0 .net "q_bar", 0 0, L_0x55a15deb4460;  alias, 1 drivers
v0x55a15d938d00_0 .net "r", 0 0, L_0x55a15deb4330;  alias, 1 drivers
v0x55a15d938dd0_0 .net "s", 0 0, L_0x55a15deb41b0;  alias, 1 drivers
S_0x55a15d939d10 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9369d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deb3a50 .functor AND 1, L_0x55a15deb3ac0, L_0x55a15deb43f0, C4<1>, C4<1>;
L_0x55a15deb3ac0 .functor NOT 1, L_0x55a15deb3990, C4<0>, C4<0>, C4<0>;
L_0x55a15deb3b80 .functor AND 1, L_0x55a15deb3990, L_0x55a15ded0690, C4<1>, C4<1>;
L_0x55a15deb3bf0 .functor OR 1, L_0x55a15deb3b80, L_0x55a15deb3a50, C4<0>, C4<0>;
v0x55a15d939f70_0 .net *"_s1", 0 0, L_0x55a15deb3ac0;  1 drivers
v0x55a15d93a050_0 .net "in0", 0 0, L_0x55a15deb43f0;  alias, 1 drivers
v0x55a15d93a1a0_0 .net "in1", 0 0, L_0x55a15ded0690;  alias, 1 drivers
v0x55a15d93a240_0 .net "out", 0 0, L_0x55a15deb3bf0;  alias, 1 drivers
v0x55a15d93a2e0_0 .net "s0", 0 0, L_0x55a15deb3990;  alias, 1 drivers
v0x55a15d93a380_0 .net "w0", 0 0, L_0x55a15deb3a50;  1 drivers
v0x55a15d93a440_0 .net "w1", 0 0, L_0x55a15deb3b80;  1 drivers
S_0x55a15d93ab10 .scope module, "obc[2]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb4650 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d93e6d0_0 .net "a", 0 0, L_0x55a15deb48b0;  1 drivers
v0x55a15d93e820_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d93e8e0_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d93e980_0 .net "in", 0 0, L_0x55a15ded0730;  1 drivers
v0x55a15d93ea20_0 .net "out", 0 0, L_0x55a15deb50b0;  1 drivers
v0x55a15d93eb10_0 .net "rw", 0 0, L_0x55a15deb4650;  1 drivers
v0x55a15d93ebb0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d93adb0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d93ab10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb4d70 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d93da20_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d93dae0_0 .net "d", 0 0, L_0x55a15deb48b0;  alias, 1 drivers
v0x55a15d93dbf0_0 .net "q", 0 0, L_0x55a15deb50b0;  alias, 1 drivers
v0x55a15d93dc90_0 .net "q0", 0 0, L_0x55a15deb4b90;  1 drivers
v0x55a15d93dd30_0 .net "q_bar", 0 0, L_0x55a15deb5120;  1 drivers
S_0x55a15d93b020 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d93adb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb4d00 .functor NOT 1, L_0x55a15deb48b0, C4<0>, C4<0>, C4<0>;
v0x55a15d93c1b0_0 .net "clk", 0 0, L_0x55a15deb4d70;  1 drivers
v0x55a15d93c270_0 .net "d", 0 0, L_0x55a15deb48b0;  alias, 1 drivers
v0x55a15d93c340_0 .net "q", 0 0, L_0x55a15deb4b90;  alias, 1 drivers
v0x55a15d93c460_0 .net "q_bar", 0 0, L_0x55a15deb4c00;  1 drivers
S_0x55a15d93b2b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d93b020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb49c0 .functor AND 1, L_0x55a15deb4d70, L_0x55a15deb48b0, C4<1>, C4<1>;
L_0x55a15deb4ad0 .functor AND 1, L_0x55a15deb4d70, L_0x55a15deb4d00, C4<1>, C4<1>;
v0x55a15d93bbc0_0 .net "a", 0 0, L_0x55a15deb49c0;  1 drivers
v0x55a15d93bc80_0 .net "b", 0 0, L_0x55a15deb4ad0;  1 drivers
v0x55a15d93bd50_0 .net "en", 0 0, L_0x55a15deb4d70;  alias, 1 drivers
v0x55a15d93be20_0 .net "q", 0 0, L_0x55a15deb4b90;  alias, 1 drivers
v0x55a15d93bef0_0 .net "q_bar", 0 0, L_0x55a15deb4c00;  alias, 1 drivers
v0x55a15d93bfe0_0 .net "r", 0 0, L_0x55a15deb4d00;  1 drivers
v0x55a15d93c080_0 .net "s", 0 0, L_0x55a15deb48b0;  alias, 1 drivers
S_0x55a15d93b550 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d93b2b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deb4b90 .functor NOR 1, L_0x55a15deb4ad0, L_0x55a15deb4c00, C4<0>, C4<0>;
L_0x55a15deb4c00 .functor NOR 1, L_0x55a15deb49c0, L_0x55a15deb4b90, C4<0>, C4<0>;
v0x55a15d93b7e0_0 .net "q", 0 0, L_0x55a15deb4b90;  alias, 1 drivers
v0x55a15d93b8c0_0 .net "q_bar", 0 0, L_0x55a15deb4c00;  alias, 1 drivers
v0x55a15d93b980_0 .net "r", 0 0, L_0x55a15deb4ad0;  alias, 1 drivers
v0x55a15d93ba50_0 .net "s", 0 0, L_0x55a15deb49c0;  alias, 1 drivers
S_0x55a15d93c570 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d93adb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb52a0 .functor NOT 1, L_0x55a15deb4b90, C4<0>, C4<0>, C4<0>;
v0x55a15d93d640_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d93d700_0 .net "d", 0 0, L_0x55a15deb4b90;  alias, 1 drivers
v0x55a15d93d850_0 .net "q", 0 0, L_0x55a15deb50b0;  alias, 1 drivers
v0x55a15d93d8f0_0 .net "q_bar", 0 0, L_0x55a15deb5120;  alias, 1 drivers
S_0x55a15d93c7d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d93c570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb4e70 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deb4b90, C4<1>, C4<1>;
L_0x55a15deb4ff0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deb52a0, C4<1>, C4<1>;
v0x55a15d93d090_0 .net "a", 0 0, L_0x55a15deb4e70;  1 drivers
v0x55a15d93d150_0 .net "b", 0 0, L_0x55a15deb4ff0;  1 drivers
v0x55a15d93d220_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d93d2f0_0 .net "q", 0 0, L_0x55a15deb50b0;  alias, 1 drivers
v0x55a15d93d3c0_0 .net "q_bar", 0 0, L_0x55a15deb5120;  alias, 1 drivers
v0x55a15d93d4b0_0 .net "r", 0 0, L_0x55a15deb52a0;  1 drivers
v0x55a15d93d550_0 .net "s", 0 0, L_0x55a15deb4b90;  alias, 1 drivers
S_0x55a15d93ca20 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d93c7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deb50b0 .functor NOR 1, L_0x55a15deb4ff0, L_0x55a15deb5120, C4<0>, C4<0>;
L_0x55a15deb5120 .functor NOR 1, L_0x55a15deb4e70, L_0x55a15deb50b0, C4<0>, C4<0>;
v0x55a15d93ccb0_0 .net "q", 0 0, L_0x55a15deb50b0;  alias, 1 drivers
v0x55a15d93cd90_0 .net "q_bar", 0 0, L_0x55a15deb5120;  alias, 1 drivers
v0x55a15d93ce50_0 .net "r", 0 0, L_0x55a15deb4ff0;  alias, 1 drivers
v0x55a15d93cf20_0 .net "s", 0 0, L_0x55a15deb4e70;  alias, 1 drivers
S_0x55a15d93de60 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d93ab10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deb4710 .functor AND 1, L_0x55a15deb4780, L_0x55a15deb50b0, C4<1>, C4<1>;
L_0x55a15deb4780 .functor NOT 1, L_0x55a15deb4650, C4<0>, C4<0>, C4<0>;
L_0x55a15deb4840 .functor AND 1, L_0x55a15deb4650, L_0x55a15ded0730, C4<1>, C4<1>;
L_0x55a15deb48b0 .functor OR 1, L_0x55a15deb4840, L_0x55a15deb4710, C4<0>, C4<0>;
v0x55a15d93e0c0_0 .net *"_s1", 0 0, L_0x55a15deb4780;  1 drivers
v0x55a15d93e1a0_0 .net "in0", 0 0, L_0x55a15deb50b0;  alias, 1 drivers
v0x55a15d93e2f0_0 .net "in1", 0 0, L_0x55a15ded0730;  alias, 1 drivers
v0x55a15d93e390_0 .net "out", 0 0, L_0x55a15deb48b0;  alias, 1 drivers
v0x55a15d93e430_0 .net "s0", 0 0, L_0x55a15deb4650;  alias, 1 drivers
v0x55a15d93e4d0_0 .net "w0", 0 0, L_0x55a15deb4710;  1 drivers
v0x55a15d93e590_0 .net "w1", 0 0, L_0x55a15deb4840;  1 drivers
S_0x55a15d93ec70 .scope module, "obc[3]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb5310 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d942820_0 .net "a", 0 0, L_0x55a15deb5570;  1 drivers
v0x55a15d942970_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d942a30_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d942ad0_0 .net "in", 0 0, L_0x55a15ded07d0;  1 drivers
v0x55a15d942b70_0 .net "out", 0 0, L_0x55a15deb5d70;  1 drivers
v0x55a15d942c10_0 .net "rw", 0 0, L_0x55a15deb5310;  1 drivers
v0x55a15d942cb0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d93eee0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d93ec70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb5a30 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d941b70_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d941c30_0 .net "d", 0 0, L_0x55a15deb5570;  alias, 1 drivers
v0x55a15d941d40_0 .net "q", 0 0, L_0x55a15deb5d70;  alias, 1 drivers
v0x55a15d941de0_0 .net "q0", 0 0, L_0x55a15deb5850;  1 drivers
v0x55a15d941e80_0 .net "q_bar", 0 0, L_0x55a15deb5de0;  1 drivers
S_0x55a15d93f170 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d93eee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb59c0 .functor NOT 1, L_0x55a15deb5570, C4<0>, C4<0>, C4<0>;
v0x55a15d940300_0 .net "clk", 0 0, L_0x55a15deb5a30;  1 drivers
v0x55a15d9403c0_0 .net "d", 0 0, L_0x55a15deb5570;  alias, 1 drivers
v0x55a15d940490_0 .net "q", 0 0, L_0x55a15deb5850;  alias, 1 drivers
v0x55a15d9405b0_0 .net "q_bar", 0 0, L_0x55a15deb58c0;  1 drivers
S_0x55a15d93f400 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d93f170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb5680 .functor AND 1, L_0x55a15deb5a30, L_0x55a15deb5570, C4<1>, C4<1>;
L_0x55a15deb5790 .functor AND 1, L_0x55a15deb5a30, L_0x55a15deb59c0, C4<1>, C4<1>;
v0x55a15d93fd10_0 .net "a", 0 0, L_0x55a15deb5680;  1 drivers
v0x55a15d93fdd0_0 .net "b", 0 0, L_0x55a15deb5790;  1 drivers
v0x55a15d93fea0_0 .net "en", 0 0, L_0x55a15deb5a30;  alias, 1 drivers
v0x55a15d93ff70_0 .net "q", 0 0, L_0x55a15deb5850;  alias, 1 drivers
v0x55a15d940040_0 .net "q_bar", 0 0, L_0x55a15deb58c0;  alias, 1 drivers
v0x55a15d940130_0 .net "r", 0 0, L_0x55a15deb59c0;  1 drivers
v0x55a15d9401d0_0 .net "s", 0 0, L_0x55a15deb5570;  alias, 1 drivers
S_0x55a15d93f6a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d93f400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deb5850 .functor NOR 1, L_0x55a15deb5790, L_0x55a15deb58c0, C4<0>, C4<0>;
L_0x55a15deb58c0 .functor NOR 1, L_0x55a15deb5680, L_0x55a15deb5850, C4<0>, C4<0>;
v0x55a15d93f930_0 .net "q", 0 0, L_0x55a15deb5850;  alias, 1 drivers
v0x55a15d93fa10_0 .net "q_bar", 0 0, L_0x55a15deb58c0;  alias, 1 drivers
v0x55a15d93fad0_0 .net "r", 0 0, L_0x55a15deb5790;  alias, 1 drivers
v0x55a15d93fba0_0 .net "s", 0 0, L_0x55a15deb5680;  alias, 1 drivers
S_0x55a15d9406c0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d93eee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb5f60 .functor NOT 1, L_0x55a15deb5850, C4<0>, C4<0>, C4<0>;
v0x55a15d941790_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d941850_0 .net "d", 0 0, L_0x55a15deb5850;  alias, 1 drivers
v0x55a15d9419a0_0 .net "q", 0 0, L_0x55a15deb5d70;  alias, 1 drivers
v0x55a15d941a40_0 .net "q_bar", 0 0, L_0x55a15deb5de0;  alias, 1 drivers
S_0x55a15d940920 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9406c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb5b30 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deb5850, C4<1>, C4<1>;
L_0x55a15deb5cb0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deb5f60, C4<1>, C4<1>;
v0x55a15d9411e0_0 .net "a", 0 0, L_0x55a15deb5b30;  1 drivers
v0x55a15d9412a0_0 .net "b", 0 0, L_0x55a15deb5cb0;  1 drivers
v0x55a15d941370_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d941440_0 .net "q", 0 0, L_0x55a15deb5d70;  alias, 1 drivers
v0x55a15d941510_0 .net "q_bar", 0 0, L_0x55a15deb5de0;  alias, 1 drivers
v0x55a15d941600_0 .net "r", 0 0, L_0x55a15deb5f60;  1 drivers
v0x55a15d9416a0_0 .net "s", 0 0, L_0x55a15deb5850;  alias, 1 drivers
S_0x55a15d940b70 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d940920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deb5d70 .functor NOR 1, L_0x55a15deb5cb0, L_0x55a15deb5de0, C4<0>, C4<0>;
L_0x55a15deb5de0 .functor NOR 1, L_0x55a15deb5b30, L_0x55a15deb5d70, C4<0>, C4<0>;
v0x55a15d940e00_0 .net "q", 0 0, L_0x55a15deb5d70;  alias, 1 drivers
v0x55a15d940ee0_0 .net "q_bar", 0 0, L_0x55a15deb5de0;  alias, 1 drivers
v0x55a15d940fa0_0 .net "r", 0 0, L_0x55a15deb5cb0;  alias, 1 drivers
v0x55a15d941070_0 .net "s", 0 0, L_0x55a15deb5b30;  alias, 1 drivers
S_0x55a15d941fb0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d93ec70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deb53d0 .functor AND 1, L_0x55a15deb5440, L_0x55a15deb5d70, C4<1>, C4<1>;
L_0x55a15deb5440 .functor NOT 1, L_0x55a15deb5310, C4<0>, C4<0>, C4<0>;
L_0x55a15deb5500 .functor AND 1, L_0x55a15deb5310, L_0x55a15ded07d0, C4<1>, C4<1>;
L_0x55a15deb5570 .functor OR 1, L_0x55a15deb5500, L_0x55a15deb53d0, C4<0>, C4<0>;
v0x55a15d942210_0 .net *"_s1", 0 0, L_0x55a15deb5440;  1 drivers
v0x55a15d9422f0_0 .net "in0", 0 0, L_0x55a15deb5d70;  alias, 1 drivers
v0x55a15d942440_0 .net "in1", 0 0, L_0x55a15ded07d0;  alias, 1 drivers
v0x55a15d9424e0_0 .net "out", 0 0, L_0x55a15deb5570;  alias, 1 drivers
v0x55a15d942580_0 .net "s0", 0 0, L_0x55a15deb5310;  alias, 1 drivers
v0x55a15d942620_0 .net "w0", 0 0, L_0x55a15deb53d0;  1 drivers
v0x55a15d9426e0_0 .net "w1", 0 0, L_0x55a15deb5500;  1 drivers
S_0x55a15d942da0 .scope module, "obc[4]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb5fd0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d946970_0 .net "a", 0 0, L_0x55a15deb6230;  1 drivers
v0x55a15d946ac0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d946b80_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d946cb0_0 .net "in", 0 0, L_0x55a15ded0870;  1 drivers
v0x55a15d946d50_0 .net "out", 0 0, L_0x55a15deb6a30;  1 drivers
v0x55a15d946df0_0 .net "rw", 0 0, L_0x55a15deb5fd0;  1 drivers
v0x55a15d946e90_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d943060 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d942da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb66f0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d945cc0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d945d80_0 .net "d", 0 0, L_0x55a15deb6230;  alias, 1 drivers
v0x55a15d945e90_0 .net "q", 0 0, L_0x55a15deb6a30;  alias, 1 drivers
v0x55a15d945f30_0 .net "q0", 0 0, L_0x55a15deb6510;  1 drivers
v0x55a15d945fd0_0 .net "q_bar", 0 0, L_0x55a15deb6aa0;  1 drivers
S_0x55a15d9432c0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d943060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb6680 .functor NOT 1, L_0x55a15deb6230, C4<0>, C4<0>, C4<0>;
v0x55a15d944450_0 .net "clk", 0 0, L_0x55a15deb66f0;  1 drivers
v0x55a15d944510_0 .net "d", 0 0, L_0x55a15deb6230;  alias, 1 drivers
v0x55a15d9445e0_0 .net "q", 0 0, L_0x55a15deb6510;  alias, 1 drivers
v0x55a15d944700_0 .net "q_bar", 0 0, L_0x55a15deb6580;  1 drivers
S_0x55a15d943550 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9432c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb6340 .functor AND 1, L_0x55a15deb66f0, L_0x55a15deb6230, C4<1>, C4<1>;
L_0x55a15deb6450 .functor AND 1, L_0x55a15deb66f0, L_0x55a15deb6680, C4<1>, C4<1>;
v0x55a15d943e60_0 .net "a", 0 0, L_0x55a15deb6340;  1 drivers
v0x55a15d943f20_0 .net "b", 0 0, L_0x55a15deb6450;  1 drivers
v0x55a15d943ff0_0 .net "en", 0 0, L_0x55a15deb66f0;  alias, 1 drivers
v0x55a15d9440c0_0 .net "q", 0 0, L_0x55a15deb6510;  alias, 1 drivers
v0x55a15d944190_0 .net "q_bar", 0 0, L_0x55a15deb6580;  alias, 1 drivers
v0x55a15d944280_0 .net "r", 0 0, L_0x55a15deb6680;  1 drivers
v0x55a15d944320_0 .net "s", 0 0, L_0x55a15deb6230;  alias, 1 drivers
S_0x55a15d9437f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d943550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deb6510 .functor NOR 1, L_0x55a15deb6450, L_0x55a15deb6580, C4<0>, C4<0>;
L_0x55a15deb6580 .functor NOR 1, L_0x55a15deb6340, L_0x55a15deb6510, C4<0>, C4<0>;
v0x55a15d943a80_0 .net "q", 0 0, L_0x55a15deb6510;  alias, 1 drivers
v0x55a15d943b60_0 .net "q_bar", 0 0, L_0x55a15deb6580;  alias, 1 drivers
v0x55a15d943c20_0 .net "r", 0 0, L_0x55a15deb6450;  alias, 1 drivers
v0x55a15d943cf0_0 .net "s", 0 0, L_0x55a15deb6340;  alias, 1 drivers
S_0x55a15d944810 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d943060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb6c20 .functor NOT 1, L_0x55a15deb6510, C4<0>, C4<0>, C4<0>;
v0x55a15d9458e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9459a0_0 .net "d", 0 0, L_0x55a15deb6510;  alias, 1 drivers
v0x55a15d945af0_0 .net "q", 0 0, L_0x55a15deb6a30;  alias, 1 drivers
v0x55a15d945b90_0 .net "q_bar", 0 0, L_0x55a15deb6aa0;  alias, 1 drivers
S_0x55a15d944a70 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d944810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb67f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deb6510, C4<1>, C4<1>;
L_0x55a15deb6970 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deb6c20, C4<1>, C4<1>;
v0x55a15d945330_0 .net "a", 0 0, L_0x55a15deb67f0;  1 drivers
v0x55a15d9453f0_0 .net "b", 0 0, L_0x55a15deb6970;  1 drivers
v0x55a15d9454c0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d945590_0 .net "q", 0 0, L_0x55a15deb6a30;  alias, 1 drivers
v0x55a15d945660_0 .net "q_bar", 0 0, L_0x55a15deb6aa0;  alias, 1 drivers
v0x55a15d945750_0 .net "r", 0 0, L_0x55a15deb6c20;  1 drivers
v0x55a15d9457f0_0 .net "s", 0 0, L_0x55a15deb6510;  alias, 1 drivers
S_0x55a15d944cc0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d944a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deb6a30 .functor NOR 1, L_0x55a15deb6970, L_0x55a15deb6aa0, C4<0>, C4<0>;
L_0x55a15deb6aa0 .functor NOR 1, L_0x55a15deb67f0, L_0x55a15deb6a30, C4<0>, C4<0>;
v0x55a15d944f50_0 .net "q", 0 0, L_0x55a15deb6a30;  alias, 1 drivers
v0x55a15d945030_0 .net "q_bar", 0 0, L_0x55a15deb6aa0;  alias, 1 drivers
v0x55a15d9450f0_0 .net "r", 0 0, L_0x55a15deb6970;  alias, 1 drivers
v0x55a15d9451c0_0 .net "s", 0 0, L_0x55a15deb67f0;  alias, 1 drivers
S_0x55a15d946100 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d942da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deb6090 .functor AND 1, L_0x55a15deb6100, L_0x55a15deb6a30, C4<1>, C4<1>;
L_0x55a15deb6100 .functor NOT 1, L_0x55a15deb5fd0, C4<0>, C4<0>, C4<0>;
L_0x55a15deb61c0 .functor AND 1, L_0x55a15deb5fd0, L_0x55a15ded0870, C4<1>, C4<1>;
L_0x55a15deb6230 .functor OR 1, L_0x55a15deb61c0, L_0x55a15deb6090, C4<0>, C4<0>;
v0x55a15d946360_0 .net *"_s1", 0 0, L_0x55a15deb6100;  1 drivers
v0x55a15d946440_0 .net "in0", 0 0, L_0x55a15deb6a30;  alias, 1 drivers
v0x55a15d946590_0 .net "in1", 0 0, L_0x55a15ded0870;  alias, 1 drivers
v0x55a15d946630_0 .net "out", 0 0, L_0x55a15deb6230;  alias, 1 drivers
v0x55a15d9466d0_0 .net "s0", 0 0, L_0x55a15deb5fd0;  alias, 1 drivers
v0x55a15d946770_0 .net "w0", 0 0, L_0x55a15deb6090;  1 drivers
v0x55a15d946830_0 .net "w1", 0 0, L_0x55a15deb61c0;  1 drivers
S_0x55a15d946f80 .scope module, "obc[5]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb6c90 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d94aae0_0 .net "a", 0 0, L_0x55a15deb6f30;  1 drivers
v0x55a15d94ac30_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d94acf0_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d94ad90_0 .net "in", 0 0, L_0x55a15ded0950;  1 drivers
v0x55a15d94ae30_0 .net "out", 0 0, L_0x55a15deb7890;  1 drivers
v0x55a15d94aed0_0 .net "rw", 0 0, L_0x55a15deb6c90;  1 drivers
v0x55a15d94af70_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9471a0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d946f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb74b0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d949e30_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d949ef0_0 .net "d", 0 0, L_0x55a15deb6f30;  alias, 1 drivers
v0x55a15d94a000_0 .net "q", 0 0, L_0x55a15deb7890;  alias, 1 drivers
v0x55a15d94a0a0_0 .net "q0", 0 0, L_0x55a15deb7250;  1 drivers
v0x55a15d94a140_0 .net "q_bar", 0 0, L_0x55a15deb7920;  1 drivers
S_0x55a15d947430 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9471a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb7400 .functor NOT 1, L_0x55a15deb6f30, C4<0>, C4<0>, C4<0>;
v0x55a15d9485c0_0 .net "clk", 0 0, L_0x55a15deb74b0;  1 drivers
v0x55a15d948680_0 .net "d", 0 0, L_0x55a15deb6f30;  alias, 1 drivers
v0x55a15d948750_0 .net "q", 0 0, L_0x55a15deb7250;  alias, 1 drivers
v0x55a15d948870_0 .net "q_bar", 0 0, L_0x55a15deb72e0;  1 drivers
S_0x55a15d9476c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d947430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb7040 .functor AND 1, L_0x55a15deb74b0, L_0x55a15deb6f30, C4<1>, C4<1>;
L_0x55a15deb7170 .functor AND 1, L_0x55a15deb74b0, L_0x55a15deb7400, C4<1>, C4<1>;
v0x55a15d947fd0_0 .net "a", 0 0, L_0x55a15deb7040;  1 drivers
v0x55a15d948090_0 .net "b", 0 0, L_0x55a15deb7170;  1 drivers
v0x55a15d948160_0 .net "en", 0 0, L_0x55a15deb74b0;  alias, 1 drivers
v0x55a15d948230_0 .net "q", 0 0, L_0x55a15deb7250;  alias, 1 drivers
v0x55a15d948300_0 .net "q_bar", 0 0, L_0x55a15deb72e0;  alias, 1 drivers
v0x55a15d9483f0_0 .net "r", 0 0, L_0x55a15deb7400;  1 drivers
v0x55a15d948490_0 .net "s", 0 0, L_0x55a15deb6f30;  alias, 1 drivers
S_0x55a15d947960 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9476c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deb7250 .functor NOR 1, L_0x55a15deb7170, L_0x55a15deb72e0, C4<0>, C4<0>;
L_0x55a15deb72e0 .functor NOR 1, L_0x55a15deb7040, L_0x55a15deb7250, C4<0>, C4<0>;
v0x55a15d947bf0_0 .net "q", 0 0, L_0x55a15deb7250;  alias, 1 drivers
v0x55a15d947cd0_0 .net "q_bar", 0 0, L_0x55a15deb72e0;  alias, 1 drivers
v0x55a15d947d90_0 .net "r", 0 0, L_0x55a15deb7170;  alias, 1 drivers
v0x55a15d947e60_0 .net "s", 0 0, L_0x55a15deb7040;  alias, 1 drivers
S_0x55a15d948980 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9471a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb7ac0 .functor NOT 1, L_0x55a15deb7250, C4<0>, C4<0>, C4<0>;
v0x55a15d949a50_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d949b10_0 .net "d", 0 0, L_0x55a15deb7250;  alias, 1 drivers
v0x55a15d949c60_0 .net "q", 0 0, L_0x55a15deb7890;  alias, 1 drivers
v0x55a15d949d00_0 .net "q_bar", 0 0, L_0x55a15deb7920;  alias, 1 drivers
S_0x55a15d948be0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d948980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb75f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deb7250, C4<1>, C4<1>;
L_0x55a15deb77b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deb7ac0, C4<1>, C4<1>;
v0x55a15d9494a0_0 .net "a", 0 0, L_0x55a15deb75f0;  1 drivers
v0x55a15d949560_0 .net "b", 0 0, L_0x55a15deb77b0;  1 drivers
v0x55a15d949630_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d949700_0 .net "q", 0 0, L_0x55a15deb7890;  alias, 1 drivers
v0x55a15d9497d0_0 .net "q_bar", 0 0, L_0x55a15deb7920;  alias, 1 drivers
v0x55a15d9498c0_0 .net "r", 0 0, L_0x55a15deb7ac0;  1 drivers
v0x55a15d949960_0 .net "s", 0 0, L_0x55a15deb7250;  alias, 1 drivers
S_0x55a15d948e30 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d948be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deb7890 .functor NOR 1, L_0x55a15deb77b0, L_0x55a15deb7920, C4<0>, C4<0>;
L_0x55a15deb7920 .functor NOR 1, L_0x55a15deb75f0, L_0x55a15deb7890, C4<0>, C4<0>;
v0x55a15d9490c0_0 .net "q", 0 0, L_0x55a15deb7890;  alias, 1 drivers
v0x55a15d9491a0_0 .net "q_bar", 0 0, L_0x55a15deb7920;  alias, 1 drivers
v0x55a15d949260_0 .net "r", 0 0, L_0x55a15deb77b0;  alias, 1 drivers
v0x55a15d949330_0 .net "s", 0 0, L_0x55a15deb75f0;  alias, 1 drivers
S_0x55a15d94a270 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d946f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deb6d50 .functor AND 1, L_0x55a15deb6de0, L_0x55a15deb7890, C4<1>, C4<1>;
L_0x55a15deb6de0 .functor NOT 1, L_0x55a15deb6c90, C4<0>, C4<0>, C4<0>;
L_0x55a15deb6ea0 .functor AND 1, L_0x55a15deb6c90, L_0x55a15ded0950, C4<1>, C4<1>;
L_0x55a15deb6f30 .functor OR 1, L_0x55a15deb6ea0, L_0x55a15deb6d50, C4<0>, C4<0>;
v0x55a15d94a4d0_0 .net *"_s1", 0 0, L_0x55a15deb6de0;  1 drivers
v0x55a15d94a5b0_0 .net "in0", 0 0, L_0x55a15deb7890;  alias, 1 drivers
v0x55a15d94a700_0 .net "in1", 0 0, L_0x55a15ded0950;  alias, 1 drivers
v0x55a15d94a7a0_0 .net "out", 0 0, L_0x55a15deb6f30;  alias, 1 drivers
v0x55a15d94a840_0 .net "s0", 0 0, L_0x55a15deb6c90;  alias, 1 drivers
v0x55a15d94a8e0_0 .net "w0", 0 0, L_0x55a15deb6d50;  1 drivers
v0x55a15d94a9a0_0 .net "w1", 0 0, L_0x55a15deb6ea0;  1 drivers
S_0x55a15d94b060 .scope module, "obc[6]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb7b70 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d94ec10_0 .net "a", 0 0, L_0x55a15deb7e50;  1 drivers
v0x55a15d94ed60_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d94ee20_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d94eec0_0 .net "in", 0 0, L_0x55a15ded09f0;  1 drivers
v0x55a15d94ef60_0 .net "out", 0 0, L_0x55a15deb87b0;  1 drivers
v0x55a15d94f000_0 .net "rw", 0 0, L_0x55a15deb7b70;  1 drivers
v0x55a15d94f0a0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d94b2d0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d94b060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb83d0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d94df60_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d94e020_0 .net "d", 0 0, L_0x55a15deb7e50;  alias, 1 drivers
v0x55a15d94e130_0 .net "q", 0 0, L_0x55a15deb87b0;  alias, 1 drivers
v0x55a15d94e1d0_0 .net "q0", 0 0, L_0x55a15deb8170;  1 drivers
v0x55a15d94e270_0 .net "q_bar", 0 0, L_0x55a15deb8840;  1 drivers
S_0x55a15d94b560 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d94b2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb8320 .functor NOT 1, L_0x55a15deb7e50, C4<0>, C4<0>, C4<0>;
v0x55a15d94c6f0_0 .net "clk", 0 0, L_0x55a15deb83d0;  1 drivers
v0x55a15d94c7b0_0 .net "d", 0 0, L_0x55a15deb7e50;  alias, 1 drivers
v0x55a15d94c880_0 .net "q", 0 0, L_0x55a15deb8170;  alias, 1 drivers
v0x55a15d94c9a0_0 .net "q_bar", 0 0, L_0x55a15deb8200;  1 drivers
S_0x55a15d94b7f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d94b560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb7f60 .functor AND 1, L_0x55a15deb83d0, L_0x55a15deb7e50, C4<1>, C4<1>;
L_0x55a15deb8090 .functor AND 1, L_0x55a15deb83d0, L_0x55a15deb8320, C4<1>, C4<1>;
v0x55a15d94c100_0 .net "a", 0 0, L_0x55a15deb7f60;  1 drivers
v0x55a15d94c1c0_0 .net "b", 0 0, L_0x55a15deb8090;  1 drivers
v0x55a15d94c290_0 .net "en", 0 0, L_0x55a15deb83d0;  alias, 1 drivers
v0x55a15d94c360_0 .net "q", 0 0, L_0x55a15deb8170;  alias, 1 drivers
v0x55a15d94c430_0 .net "q_bar", 0 0, L_0x55a15deb8200;  alias, 1 drivers
v0x55a15d94c520_0 .net "r", 0 0, L_0x55a15deb8320;  1 drivers
v0x55a15d94c5c0_0 .net "s", 0 0, L_0x55a15deb7e50;  alias, 1 drivers
S_0x55a15d94ba90 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d94b7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deb8170 .functor NOR 1, L_0x55a15deb8090, L_0x55a15deb8200, C4<0>, C4<0>;
L_0x55a15deb8200 .functor NOR 1, L_0x55a15deb7f60, L_0x55a15deb8170, C4<0>, C4<0>;
v0x55a15d94bd20_0 .net "q", 0 0, L_0x55a15deb8170;  alias, 1 drivers
v0x55a15d94be00_0 .net "q_bar", 0 0, L_0x55a15deb8200;  alias, 1 drivers
v0x55a15d94bec0_0 .net "r", 0 0, L_0x55a15deb8090;  alias, 1 drivers
v0x55a15d94bf90_0 .net "s", 0 0, L_0x55a15deb7f60;  alias, 1 drivers
S_0x55a15d94cab0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d94b2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb89e0 .functor NOT 1, L_0x55a15deb8170, C4<0>, C4<0>, C4<0>;
v0x55a15d94db80_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d94dc40_0 .net "d", 0 0, L_0x55a15deb8170;  alias, 1 drivers
v0x55a15d94dd90_0 .net "q", 0 0, L_0x55a15deb87b0;  alias, 1 drivers
v0x55a15d94de30_0 .net "q_bar", 0 0, L_0x55a15deb8840;  alias, 1 drivers
S_0x55a15d94cd10 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d94cab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb8510 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deb8170, C4<1>, C4<1>;
L_0x55a15deb86d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deb89e0, C4<1>, C4<1>;
v0x55a15d94d5d0_0 .net "a", 0 0, L_0x55a15deb8510;  1 drivers
v0x55a15d94d690_0 .net "b", 0 0, L_0x55a15deb86d0;  1 drivers
v0x55a15d94d760_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d94d830_0 .net "q", 0 0, L_0x55a15deb87b0;  alias, 1 drivers
v0x55a15d94d900_0 .net "q_bar", 0 0, L_0x55a15deb8840;  alias, 1 drivers
v0x55a15d94d9f0_0 .net "r", 0 0, L_0x55a15deb89e0;  1 drivers
v0x55a15d94da90_0 .net "s", 0 0, L_0x55a15deb8170;  alias, 1 drivers
S_0x55a15d94cf60 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d94cd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deb87b0 .functor NOR 1, L_0x55a15deb86d0, L_0x55a15deb8840, C4<0>, C4<0>;
L_0x55a15deb8840 .functor NOR 1, L_0x55a15deb8510, L_0x55a15deb87b0, C4<0>, C4<0>;
v0x55a15d94d1f0_0 .net "q", 0 0, L_0x55a15deb87b0;  alias, 1 drivers
v0x55a15d94d2d0_0 .net "q_bar", 0 0, L_0x55a15deb8840;  alias, 1 drivers
v0x55a15d94d390_0 .net "r", 0 0, L_0x55a15deb86d0;  alias, 1 drivers
v0x55a15d94d460_0 .net "s", 0 0, L_0x55a15deb8510;  alias, 1 drivers
S_0x55a15d94e3a0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d94b060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deb7c70 .functor AND 1, L_0x55a15deb7d00, L_0x55a15deb87b0, C4<1>, C4<1>;
L_0x55a15deb7d00 .functor NOT 1, L_0x55a15deb7b70, C4<0>, C4<0>, C4<0>;
L_0x55a15deb7dc0 .functor AND 1, L_0x55a15deb7b70, L_0x55a15ded09f0, C4<1>, C4<1>;
L_0x55a15deb7e50 .functor OR 1, L_0x55a15deb7dc0, L_0x55a15deb7c70, C4<0>, C4<0>;
v0x55a15d94e600_0 .net *"_s1", 0 0, L_0x55a15deb7d00;  1 drivers
v0x55a15d94e6e0_0 .net "in0", 0 0, L_0x55a15deb87b0;  alias, 1 drivers
v0x55a15d94e830_0 .net "in1", 0 0, L_0x55a15ded09f0;  alias, 1 drivers
v0x55a15d94e8d0_0 .net "out", 0 0, L_0x55a15deb7e50;  alias, 1 drivers
v0x55a15d94e970_0 .net "s0", 0 0, L_0x55a15deb7b70;  alias, 1 drivers
v0x55a15d94ea10_0 .net "w0", 0 0, L_0x55a15deb7c70;  1 drivers
v0x55a15d94ead0_0 .net "w1", 0 0, L_0x55a15deb7dc0;  1 drivers
S_0x55a15d94f190 .scope module, "obc[7]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb8a90 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d952d40_0 .net "a", 0 0, L_0x55a15deb8d70;  1 drivers
v0x55a15d952e90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d952f50_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d952ff0_0 .net "in", 0 0, L_0x55a15ded0ae0;  1 drivers
v0x55a15d953090_0 .net "out", 0 0, L_0x55a15deb96d0;  1 drivers
v0x55a15d953130_0 .net "rw", 0 0, L_0x55a15deb8a90;  1 drivers
v0x55a15d9531d0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d94f400 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d94f190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb92f0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d952090_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d952150_0 .net "d", 0 0, L_0x55a15deb8d70;  alias, 1 drivers
v0x55a15d952260_0 .net "q", 0 0, L_0x55a15deb96d0;  alias, 1 drivers
v0x55a15d952300_0 .net "q0", 0 0, L_0x55a15deb9090;  1 drivers
v0x55a15d9523a0_0 .net "q_bar", 0 0, L_0x55a15deb9760;  1 drivers
S_0x55a15d94f690 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d94f400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb9240 .functor NOT 1, L_0x55a15deb8d70, C4<0>, C4<0>, C4<0>;
v0x55a15d950820_0 .net "clk", 0 0, L_0x55a15deb92f0;  1 drivers
v0x55a15d9508e0_0 .net "d", 0 0, L_0x55a15deb8d70;  alias, 1 drivers
v0x55a15d9509b0_0 .net "q", 0 0, L_0x55a15deb9090;  alias, 1 drivers
v0x55a15d950ad0_0 .net "q_bar", 0 0, L_0x55a15deb9120;  1 drivers
S_0x55a15d94f920 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d94f690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb8e80 .functor AND 1, L_0x55a15deb92f0, L_0x55a15deb8d70, C4<1>, C4<1>;
L_0x55a15deb8fb0 .functor AND 1, L_0x55a15deb92f0, L_0x55a15deb9240, C4<1>, C4<1>;
v0x55a15d950230_0 .net "a", 0 0, L_0x55a15deb8e80;  1 drivers
v0x55a15d9502f0_0 .net "b", 0 0, L_0x55a15deb8fb0;  1 drivers
v0x55a15d9503c0_0 .net "en", 0 0, L_0x55a15deb92f0;  alias, 1 drivers
v0x55a15d950490_0 .net "q", 0 0, L_0x55a15deb9090;  alias, 1 drivers
v0x55a15d950560_0 .net "q_bar", 0 0, L_0x55a15deb9120;  alias, 1 drivers
v0x55a15d950650_0 .net "r", 0 0, L_0x55a15deb9240;  1 drivers
v0x55a15d9506f0_0 .net "s", 0 0, L_0x55a15deb8d70;  alias, 1 drivers
S_0x55a15d94fbc0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d94f920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deb9090 .functor NOR 1, L_0x55a15deb8fb0, L_0x55a15deb9120, C4<0>, C4<0>;
L_0x55a15deb9120 .functor NOR 1, L_0x55a15deb8e80, L_0x55a15deb9090, C4<0>, C4<0>;
v0x55a15d94fe50_0 .net "q", 0 0, L_0x55a15deb9090;  alias, 1 drivers
v0x55a15d94ff30_0 .net "q_bar", 0 0, L_0x55a15deb9120;  alias, 1 drivers
v0x55a15d94fff0_0 .net "r", 0 0, L_0x55a15deb8fb0;  alias, 1 drivers
v0x55a15d9500c0_0 .net "s", 0 0, L_0x55a15deb8e80;  alias, 1 drivers
S_0x55a15d950be0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d94f400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deb9900 .functor NOT 1, L_0x55a15deb9090, C4<0>, C4<0>, C4<0>;
v0x55a15d951cb0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d951d70_0 .net "d", 0 0, L_0x55a15deb9090;  alias, 1 drivers
v0x55a15d951ec0_0 .net "q", 0 0, L_0x55a15deb96d0;  alias, 1 drivers
v0x55a15d951f60_0 .net "q_bar", 0 0, L_0x55a15deb9760;  alias, 1 drivers
S_0x55a15d950e40 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d950be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb9430 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deb9090, C4<1>, C4<1>;
L_0x55a15deb95f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deb9900, C4<1>, C4<1>;
v0x55a15d951700_0 .net "a", 0 0, L_0x55a15deb9430;  1 drivers
v0x55a15d9517c0_0 .net "b", 0 0, L_0x55a15deb95f0;  1 drivers
v0x55a15d951890_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d951960_0 .net "q", 0 0, L_0x55a15deb96d0;  alias, 1 drivers
v0x55a15d951a30_0 .net "q_bar", 0 0, L_0x55a15deb9760;  alias, 1 drivers
v0x55a15d951b20_0 .net "r", 0 0, L_0x55a15deb9900;  1 drivers
v0x55a15d951bc0_0 .net "s", 0 0, L_0x55a15deb9090;  alias, 1 drivers
S_0x55a15d951090 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d950e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deb96d0 .functor NOR 1, L_0x55a15deb95f0, L_0x55a15deb9760, C4<0>, C4<0>;
L_0x55a15deb9760 .functor NOR 1, L_0x55a15deb9430, L_0x55a15deb96d0, C4<0>, C4<0>;
v0x55a15d951320_0 .net "q", 0 0, L_0x55a15deb96d0;  alias, 1 drivers
v0x55a15d951400_0 .net "q_bar", 0 0, L_0x55a15deb9760;  alias, 1 drivers
v0x55a15d9514c0_0 .net "r", 0 0, L_0x55a15deb95f0;  alias, 1 drivers
v0x55a15d951590_0 .net "s", 0 0, L_0x55a15deb9430;  alias, 1 drivers
S_0x55a15d9524d0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d94f190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deb8b90 .functor AND 1, L_0x55a15deb8c20, L_0x55a15deb96d0, C4<1>, C4<1>;
L_0x55a15deb8c20 .functor NOT 1, L_0x55a15deb8a90, C4<0>, C4<0>, C4<0>;
L_0x55a15deb8ce0 .functor AND 1, L_0x55a15deb8a90, L_0x55a15ded0ae0, C4<1>, C4<1>;
L_0x55a15deb8d70 .functor OR 1, L_0x55a15deb8ce0, L_0x55a15deb8b90, C4<0>, C4<0>;
v0x55a15d952730_0 .net *"_s1", 0 0, L_0x55a15deb8c20;  1 drivers
v0x55a15d952810_0 .net "in0", 0 0, L_0x55a15deb96d0;  alias, 1 drivers
v0x55a15d952960_0 .net "in1", 0 0, L_0x55a15ded0ae0;  alias, 1 drivers
v0x55a15d952a00_0 .net "out", 0 0, L_0x55a15deb8d70;  alias, 1 drivers
v0x55a15d952aa0_0 .net "s0", 0 0, L_0x55a15deb8a90;  alias, 1 drivers
v0x55a15d952b40_0 .net "w0", 0 0, L_0x55a15deb8b90;  1 drivers
v0x55a15d952c00_0 .net "w1", 0 0, L_0x55a15deb8ce0;  1 drivers
S_0x55a15d9532c0 .scope module, "obc[8]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb99b0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d956eb0_0 .net "a", 0 0, L_0x55a15deb9c90;  1 drivers
v0x55a15d957000_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9570c0_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d957160_0 .net "in", 0 0, L_0x55a15ded0b80;  1 drivers
v0x55a15d957200_0 .net "out", 0 0, L_0x55a15deba5f0;  1 drivers
v0x55a15d9572a0_0 .net "rw", 0 0, L_0x55a15deb99b0;  1 drivers
v0x55a15d957340_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9535c0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9532c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deba210 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d956200_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9562c0_0 .net "d", 0 0, L_0x55a15deb9c90;  alias, 1 drivers
v0x55a15d9563d0_0 .net "q", 0 0, L_0x55a15deba5f0;  alias, 1 drivers
v0x55a15d956470_0 .net "q0", 0 0, L_0x55a15deb9fb0;  1 drivers
v0x55a15d956510_0 .net "q_bar", 0 0, L_0x55a15deba680;  1 drivers
S_0x55a15d953800 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9535c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deba160 .functor NOT 1, L_0x55a15deb9c90, C4<0>, C4<0>, C4<0>;
v0x55a15d954990_0 .net "clk", 0 0, L_0x55a15deba210;  1 drivers
v0x55a15d954a50_0 .net "d", 0 0, L_0x55a15deb9c90;  alias, 1 drivers
v0x55a15d954b20_0 .net "q", 0 0, L_0x55a15deb9fb0;  alias, 1 drivers
v0x55a15d954c40_0 .net "q_bar", 0 0, L_0x55a15deba040;  1 drivers
S_0x55a15d953a90 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d953800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deb9da0 .functor AND 1, L_0x55a15deba210, L_0x55a15deb9c90, C4<1>, C4<1>;
L_0x55a15deb9ed0 .functor AND 1, L_0x55a15deba210, L_0x55a15deba160, C4<1>, C4<1>;
v0x55a15d9543a0_0 .net "a", 0 0, L_0x55a15deb9da0;  1 drivers
v0x55a15d954460_0 .net "b", 0 0, L_0x55a15deb9ed0;  1 drivers
v0x55a15d954530_0 .net "en", 0 0, L_0x55a15deba210;  alias, 1 drivers
v0x55a15d954600_0 .net "q", 0 0, L_0x55a15deb9fb0;  alias, 1 drivers
v0x55a15d9546d0_0 .net "q_bar", 0 0, L_0x55a15deba040;  alias, 1 drivers
v0x55a15d9547c0_0 .net "r", 0 0, L_0x55a15deba160;  1 drivers
v0x55a15d954860_0 .net "s", 0 0, L_0x55a15deb9c90;  alias, 1 drivers
S_0x55a15d953d30 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d953a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deb9fb0 .functor NOR 1, L_0x55a15deb9ed0, L_0x55a15deba040, C4<0>, C4<0>;
L_0x55a15deba040 .functor NOR 1, L_0x55a15deb9da0, L_0x55a15deb9fb0, C4<0>, C4<0>;
v0x55a15d953fc0_0 .net "q", 0 0, L_0x55a15deb9fb0;  alias, 1 drivers
v0x55a15d9540a0_0 .net "q_bar", 0 0, L_0x55a15deba040;  alias, 1 drivers
v0x55a15d954160_0 .net "r", 0 0, L_0x55a15deb9ed0;  alias, 1 drivers
v0x55a15d954230_0 .net "s", 0 0, L_0x55a15deb9da0;  alias, 1 drivers
S_0x55a15d954d50 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9535c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deba820 .functor NOT 1, L_0x55a15deb9fb0, C4<0>, C4<0>, C4<0>;
v0x55a15d955e20_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d955ee0_0 .net "d", 0 0, L_0x55a15deb9fb0;  alias, 1 drivers
v0x55a15d956030_0 .net "q", 0 0, L_0x55a15deba5f0;  alias, 1 drivers
v0x55a15d9560d0_0 .net "q_bar", 0 0, L_0x55a15deba680;  alias, 1 drivers
S_0x55a15d954fb0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d954d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deba350 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deb9fb0, C4<1>, C4<1>;
L_0x55a15deba510 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deba820, C4<1>, C4<1>;
v0x55a15d955870_0 .net "a", 0 0, L_0x55a15deba350;  1 drivers
v0x55a15d955930_0 .net "b", 0 0, L_0x55a15deba510;  1 drivers
v0x55a15d955a00_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d955ad0_0 .net "q", 0 0, L_0x55a15deba5f0;  alias, 1 drivers
v0x55a15d955ba0_0 .net "q_bar", 0 0, L_0x55a15deba680;  alias, 1 drivers
v0x55a15d955c90_0 .net "r", 0 0, L_0x55a15deba820;  1 drivers
v0x55a15d955d30_0 .net "s", 0 0, L_0x55a15deb9fb0;  alias, 1 drivers
S_0x55a15d955200 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d954fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deba5f0 .functor NOR 1, L_0x55a15deba510, L_0x55a15deba680, C4<0>, C4<0>;
L_0x55a15deba680 .functor NOR 1, L_0x55a15deba350, L_0x55a15deba5f0, C4<0>, C4<0>;
v0x55a15d955490_0 .net "q", 0 0, L_0x55a15deba5f0;  alias, 1 drivers
v0x55a15d955570_0 .net "q_bar", 0 0, L_0x55a15deba680;  alias, 1 drivers
v0x55a15d955630_0 .net "r", 0 0, L_0x55a15deba510;  alias, 1 drivers
v0x55a15d955700_0 .net "s", 0 0, L_0x55a15deba350;  alias, 1 drivers
S_0x55a15d956640 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9532c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deb9ab0 .functor AND 1, L_0x55a15deb9b40, L_0x55a15deba5f0, C4<1>, C4<1>;
L_0x55a15deb9b40 .functor NOT 1, L_0x55a15deb99b0, C4<0>, C4<0>, C4<0>;
L_0x55a15deb9c00 .functor AND 1, L_0x55a15deb99b0, L_0x55a15ded0b80, C4<1>, C4<1>;
L_0x55a15deb9c90 .functor OR 1, L_0x55a15deb9c00, L_0x55a15deb9ab0, C4<0>, C4<0>;
v0x55a15d9568a0_0 .net *"_s1", 0 0, L_0x55a15deb9b40;  1 drivers
v0x55a15d956980_0 .net "in0", 0 0, L_0x55a15deba5f0;  alias, 1 drivers
v0x55a15d956ad0_0 .net "in1", 0 0, L_0x55a15ded0b80;  alias, 1 drivers
v0x55a15d956b70_0 .net "out", 0 0, L_0x55a15deb9c90;  alias, 1 drivers
v0x55a15d956c10_0 .net "s0", 0 0, L_0x55a15deb99b0;  alias, 1 drivers
v0x55a15d956cb0_0 .net "w0", 0 0, L_0x55a15deb9ab0;  1 drivers
v0x55a15d956d70_0 .net "w1", 0 0, L_0x55a15deb9c00;  1 drivers
S_0x55a15d957430 .scope module, "obc[9]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deba8d0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d95af50_0 .net "a", 0 0, L_0x55a15debabb0;  1 drivers
v0x55a15d95b0a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d95b160_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d95b200_0 .net "in", 0 0, L_0x55a15ded0c80;  1 drivers
v0x55a15d95b2a0_0 .net "out", 0 0, L_0x55a15debb510;  1 drivers
v0x55a15d95b340_0 .net "rw", 0 0, L_0x55a15deba8d0;  1 drivers
v0x55a15d95b3e0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9576a0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d957430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15debb130 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d95a2a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d95a360_0 .net "d", 0 0, L_0x55a15debabb0;  alias, 1 drivers
v0x55a15d95a470_0 .net "q", 0 0, L_0x55a15debb510;  alias, 1 drivers
v0x55a15d95a510_0 .net "q0", 0 0, L_0x55a15debaed0;  1 drivers
v0x55a15d95a5b0_0 .net "q_bar", 0 0, L_0x55a15debb5a0;  1 drivers
S_0x55a15d957930 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9576a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15debb080 .functor NOT 1, L_0x55a15debabb0, C4<0>, C4<0>, C4<0>;
v0x55a15d958ac0_0 .net "clk", 0 0, L_0x55a15debb130;  1 drivers
v0x55a15d958b80_0 .net "d", 0 0, L_0x55a15debabb0;  alias, 1 drivers
v0x55a15d958c50_0 .net "q", 0 0, L_0x55a15debaed0;  alias, 1 drivers
v0x55a15d958d70_0 .net "q_bar", 0 0, L_0x55a15debaf60;  1 drivers
S_0x55a15d957bc0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d957930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15debacc0 .functor AND 1, L_0x55a15debb130, L_0x55a15debabb0, C4<1>, C4<1>;
L_0x55a15debadf0 .functor AND 1, L_0x55a15debb130, L_0x55a15debb080, C4<1>, C4<1>;
v0x55a15d9584d0_0 .net "a", 0 0, L_0x55a15debacc0;  1 drivers
v0x55a15d958590_0 .net "b", 0 0, L_0x55a15debadf0;  1 drivers
v0x55a15d958660_0 .net "en", 0 0, L_0x55a15debb130;  alias, 1 drivers
v0x55a15d958730_0 .net "q", 0 0, L_0x55a15debaed0;  alias, 1 drivers
v0x55a15d958800_0 .net "q_bar", 0 0, L_0x55a15debaf60;  alias, 1 drivers
v0x55a15d9588f0_0 .net "r", 0 0, L_0x55a15debb080;  1 drivers
v0x55a15d958990_0 .net "s", 0 0, L_0x55a15debabb0;  alias, 1 drivers
S_0x55a15d957e60 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d957bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15debaed0 .functor NOR 1, L_0x55a15debadf0, L_0x55a15debaf60, C4<0>, C4<0>;
L_0x55a15debaf60 .functor NOR 1, L_0x55a15debacc0, L_0x55a15debaed0, C4<0>, C4<0>;
v0x55a15d9580f0_0 .net "q", 0 0, L_0x55a15debaed0;  alias, 1 drivers
v0x55a15d9581d0_0 .net "q_bar", 0 0, L_0x55a15debaf60;  alias, 1 drivers
v0x55a15d958290_0 .net "r", 0 0, L_0x55a15debadf0;  alias, 1 drivers
v0x55a15d958360_0 .net "s", 0 0, L_0x55a15debacc0;  alias, 1 drivers
S_0x55a15d958e80 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9576a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15debb740 .functor NOT 1, L_0x55a15debaed0, C4<0>, C4<0>, C4<0>;
v0x55a15d959f50_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d95a010_0 .net "d", 0 0, L_0x55a15debaed0;  alias, 1 drivers
v0x55a15d95a0d0_0 .net "q", 0 0, L_0x55a15debb510;  alias, 1 drivers
v0x55a15d95a170_0 .net "q_bar", 0 0, L_0x55a15debb5a0;  alias, 1 drivers
S_0x55a15d9590e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d958e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15debb270 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15debaed0, C4<1>, C4<1>;
L_0x55a15debb430 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15debb740, C4<1>, C4<1>;
v0x55a15d9599a0_0 .net "a", 0 0, L_0x55a15debb270;  1 drivers
v0x55a15d959a60_0 .net "b", 0 0, L_0x55a15debb430;  1 drivers
v0x55a15d959b30_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d959c00_0 .net "q", 0 0, L_0x55a15debb510;  alias, 1 drivers
v0x55a15d959cd0_0 .net "q_bar", 0 0, L_0x55a15debb5a0;  alias, 1 drivers
v0x55a15d959dc0_0 .net "r", 0 0, L_0x55a15debb740;  1 drivers
v0x55a15d959e60_0 .net "s", 0 0, L_0x55a15debaed0;  alias, 1 drivers
S_0x55a15d959330 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9590e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15debb510 .functor NOR 1, L_0x55a15debb430, L_0x55a15debb5a0, C4<0>, C4<0>;
L_0x55a15debb5a0 .functor NOR 1, L_0x55a15debb270, L_0x55a15debb510, C4<0>, C4<0>;
v0x55a15d9595c0_0 .net "q", 0 0, L_0x55a15debb510;  alias, 1 drivers
v0x55a15d9596a0_0 .net "q_bar", 0 0, L_0x55a15debb5a0;  alias, 1 drivers
v0x55a15d959760_0 .net "r", 0 0, L_0x55a15debb430;  alias, 1 drivers
v0x55a15d959830_0 .net "s", 0 0, L_0x55a15debb270;  alias, 1 drivers
S_0x55a15d95a6e0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d957430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deba9d0 .functor AND 1, L_0x55a15debaa60, L_0x55a15debb510, C4<1>, C4<1>;
L_0x55a15debaa60 .functor NOT 1, L_0x55a15deba8d0, C4<0>, C4<0>, C4<0>;
L_0x55a15debab20 .functor AND 1, L_0x55a15deba8d0, L_0x55a15ded0c80, C4<1>, C4<1>;
L_0x55a15debabb0 .functor OR 1, L_0x55a15debab20, L_0x55a15deba9d0, C4<0>, C4<0>;
v0x55a15d95a940_0 .net *"_s1", 0 0, L_0x55a15debaa60;  1 drivers
v0x55a15d95aa20_0 .net "in0", 0 0, L_0x55a15debb510;  alias, 1 drivers
v0x55a15d95ab70_0 .net "in1", 0 0, L_0x55a15ded0c80;  alias, 1 drivers
v0x55a15d95ac10_0 .net "out", 0 0, L_0x55a15debabb0;  alias, 1 drivers
v0x55a15d95acb0_0 .net "s0", 0 0, L_0x55a15deba8d0;  alias, 1 drivers
v0x55a15d95ad50_0 .net "w0", 0 0, L_0x55a15deba9d0;  1 drivers
v0x55a15d95ae10_0 .net "w1", 0 0, L_0x55a15debab20;  1 drivers
S_0x55a15d95b4d0 .scope module, "obc[10]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15debb7f0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d95f080_0 .net "a", 0 0, L_0x55a15debbad0;  1 drivers
v0x55a15d95f1d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d95f290_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d95f330_0 .net "in", 0 0, L_0x55a15ded0d20;  1 drivers
v0x55a15d95f3d0_0 .net "out", 0 0, L_0x55a15debc430;  1 drivers
v0x55a15d95f470_0 .net "rw", 0 0, L_0x55a15debb7f0;  1 drivers
v0x55a15d95f510_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d95b740 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d95b4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15debc050 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d95e3d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d95e490_0 .net "d", 0 0, L_0x55a15debbad0;  alias, 1 drivers
v0x55a15d95e5a0_0 .net "q", 0 0, L_0x55a15debc430;  alias, 1 drivers
v0x55a15d95e640_0 .net "q0", 0 0, L_0x55a15debbdf0;  1 drivers
v0x55a15d95e6e0_0 .net "q_bar", 0 0, L_0x55a15debc4c0;  1 drivers
S_0x55a15d95b9d0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d95b740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15debbfa0 .functor NOT 1, L_0x55a15debbad0, C4<0>, C4<0>, C4<0>;
v0x55a15d95cb60_0 .net "clk", 0 0, L_0x55a15debc050;  1 drivers
v0x55a15d95cc20_0 .net "d", 0 0, L_0x55a15debbad0;  alias, 1 drivers
v0x55a15d95ccf0_0 .net "q", 0 0, L_0x55a15debbdf0;  alias, 1 drivers
v0x55a15d95ce10_0 .net "q_bar", 0 0, L_0x55a15debbe80;  1 drivers
S_0x55a15d95bc60 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d95b9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15debbbe0 .functor AND 1, L_0x55a15debc050, L_0x55a15debbad0, C4<1>, C4<1>;
L_0x55a15debbd10 .functor AND 1, L_0x55a15debc050, L_0x55a15debbfa0, C4<1>, C4<1>;
v0x55a15d95c570_0 .net "a", 0 0, L_0x55a15debbbe0;  1 drivers
v0x55a15d95c630_0 .net "b", 0 0, L_0x55a15debbd10;  1 drivers
v0x55a15d95c700_0 .net "en", 0 0, L_0x55a15debc050;  alias, 1 drivers
v0x55a15d95c7d0_0 .net "q", 0 0, L_0x55a15debbdf0;  alias, 1 drivers
v0x55a15d95c8a0_0 .net "q_bar", 0 0, L_0x55a15debbe80;  alias, 1 drivers
v0x55a15d95c990_0 .net "r", 0 0, L_0x55a15debbfa0;  1 drivers
v0x55a15d95ca30_0 .net "s", 0 0, L_0x55a15debbad0;  alias, 1 drivers
S_0x55a15d95bf00 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d95bc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15debbdf0 .functor NOR 1, L_0x55a15debbd10, L_0x55a15debbe80, C4<0>, C4<0>;
L_0x55a15debbe80 .functor NOR 1, L_0x55a15debbbe0, L_0x55a15debbdf0, C4<0>, C4<0>;
v0x55a15d95c190_0 .net "q", 0 0, L_0x55a15debbdf0;  alias, 1 drivers
v0x55a15d95c270_0 .net "q_bar", 0 0, L_0x55a15debbe80;  alias, 1 drivers
v0x55a15d95c330_0 .net "r", 0 0, L_0x55a15debbd10;  alias, 1 drivers
v0x55a15d95c400_0 .net "s", 0 0, L_0x55a15debbbe0;  alias, 1 drivers
S_0x55a15d95cf20 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d95b740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15debc660 .functor NOT 1, L_0x55a15debbdf0, C4<0>, C4<0>, C4<0>;
v0x55a15d95dff0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d95e0b0_0 .net "d", 0 0, L_0x55a15debbdf0;  alias, 1 drivers
v0x55a15d95e200_0 .net "q", 0 0, L_0x55a15debc430;  alias, 1 drivers
v0x55a15d95e2a0_0 .net "q_bar", 0 0, L_0x55a15debc4c0;  alias, 1 drivers
S_0x55a15d95d180 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d95cf20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15debc190 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15debbdf0, C4<1>, C4<1>;
L_0x55a15debc350 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15debc660, C4<1>, C4<1>;
v0x55a15d95da40_0 .net "a", 0 0, L_0x55a15debc190;  1 drivers
v0x55a15d95db00_0 .net "b", 0 0, L_0x55a15debc350;  1 drivers
v0x55a15d95dbd0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d95dca0_0 .net "q", 0 0, L_0x55a15debc430;  alias, 1 drivers
v0x55a15d95dd70_0 .net "q_bar", 0 0, L_0x55a15debc4c0;  alias, 1 drivers
v0x55a15d95de60_0 .net "r", 0 0, L_0x55a15debc660;  1 drivers
v0x55a15d95df00_0 .net "s", 0 0, L_0x55a15debbdf0;  alias, 1 drivers
S_0x55a15d95d3d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d95d180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15debc430 .functor NOR 1, L_0x55a15debc350, L_0x55a15debc4c0, C4<0>, C4<0>;
L_0x55a15debc4c0 .functor NOR 1, L_0x55a15debc190, L_0x55a15debc430, C4<0>, C4<0>;
v0x55a15d95d660_0 .net "q", 0 0, L_0x55a15debc430;  alias, 1 drivers
v0x55a15d95d740_0 .net "q_bar", 0 0, L_0x55a15debc4c0;  alias, 1 drivers
v0x55a15d95d800_0 .net "r", 0 0, L_0x55a15debc350;  alias, 1 drivers
v0x55a15d95d8d0_0 .net "s", 0 0, L_0x55a15debc190;  alias, 1 drivers
S_0x55a15d95e810 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d95b4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15debb8f0 .functor AND 1, L_0x55a15debb980, L_0x55a15debc430, C4<1>, C4<1>;
L_0x55a15debb980 .functor NOT 1, L_0x55a15debb7f0, C4<0>, C4<0>, C4<0>;
L_0x55a15debba40 .functor AND 1, L_0x55a15debb7f0, L_0x55a15ded0d20, C4<1>, C4<1>;
L_0x55a15debbad0 .functor OR 1, L_0x55a15debba40, L_0x55a15debb8f0, C4<0>, C4<0>;
v0x55a15d95ea70_0 .net *"_s1", 0 0, L_0x55a15debb980;  1 drivers
v0x55a15d95eb50_0 .net "in0", 0 0, L_0x55a15debc430;  alias, 1 drivers
v0x55a15d95eca0_0 .net "in1", 0 0, L_0x55a15ded0d20;  alias, 1 drivers
v0x55a15d95ed40_0 .net "out", 0 0, L_0x55a15debbad0;  alias, 1 drivers
v0x55a15d95ede0_0 .net "s0", 0 0, L_0x55a15debb7f0;  alias, 1 drivers
v0x55a15d95ee80_0 .net "w0", 0 0, L_0x55a15debb8f0;  1 drivers
v0x55a15d95ef40_0 .net "w1", 0 0, L_0x55a15debba40;  1 drivers
S_0x55a15d95f600 .scope module, "obc[11]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15debc710 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d9631b0_0 .net "a", 0 0, L_0x55a15debc9f0;  1 drivers
v0x55a15d963300_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9633c0_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d963460_0 .net "in", 0 0, L_0x55a15ded0e30;  1 drivers
v0x55a15d963500_0 .net "out", 0 0, L_0x55a15debd350;  1 drivers
v0x55a15d9635a0_0 .net "rw", 0 0, L_0x55a15debc710;  1 drivers
v0x55a15d963640_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d95f870 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d95f600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15debcf70 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d962500_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9625c0_0 .net "d", 0 0, L_0x55a15debc9f0;  alias, 1 drivers
v0x55a15d9626d0_0 .net "q", 0 0, L_0x55a15debd350;  alias, 1 drivers
v0x55a15d962770_0 .net "q0", 0 0, L_0x55a15debcd10;  1 drivers
v0x55a15d962810_0 .net "q_bar", 0 0, L_0x55a15debd3e0;  1 drivers
S_0x55a15d95fb00 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d95f870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15debcec0 .functor NOT 1, L_0x55a15debc9f0, C4<0>, C4<0>, C4<0>;
v0x55a15d960c90_0 .net "clk", 0 0, L_0x55a15debcf70;  1 drivers
v0x55a15d960d50_0 .net "d", 0 0, L_0x55a15debc9f0;  alias, 1 drivers
v0x55a15d960e20_0 .net "q", 0 0, L_0x55a15debcd10;  alias, 1 drivers
v0x55a15d960f40_0 .net "q_bar", 0 0, L_0x55a15debcda0;  1 drivers
S_0x55a15d95fd90 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d95fb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15debcb00 .functor AND 1, L_0x55a15debcf70, L_0x55a15debc9f0, C4<1>, C4<1>;
L_0x55a15debcc30 .functor AND 1, L_0x55a15debcf70, L_0x55a15debcec0, C4<1>, C4<1>;
v0x55a15d9606a0_0 .net "a", 0 0, L_0x55a15debcb00;  1 drivers
v0x55a15d960760_0 .net "b", 0 0, L_0x55a15debcc30;  1 drivers
v0x55a15d960830_0 .net "en", 0 0, L_0x55a15debcf70;  alias, 1 drivers
v0x55a15d960900_0 .net "q", 0 0, L_0x55a15debcd10;  alias, 1 drivers
v0x55a15d9609d0_0 .net "q_bar", 0 0, L_0x55a15debcda0;  alias, 1 drivers
v0x55a15d960ac0_0 .net "r", 0 0, L_0x55a15debcec0;  1 drivers
v0x55a15d960b60_0 .net "s", 0 0, L_0x55a15debc9f0;  alias, 1 drivers
S_0x55a15d960030 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d95fd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15debcd10 .functor NOR 1, L_0x55a15debcc30, L_0x55a15debcda0, C4<0>, C4<0>;
L_0x55a15debcda0 .functor NOR 1, L_0x55a15debcb00, L_0x55a15debcd10, C4<0>, C4<0>;
v0x55a15d9602c0_0 .net "q", 0 0, L_0x55a15debcd10;  alias, 1 drivers
v0x55a15d9603a0_0 .net "q_bar", 0 0, L_0x55a15debcda0;  alias, 1 drivers
v0x55a15d960460_0 .net "r", 0 0, L_0x55a15debcc30;  alias, 1 drivers
v0x55a15d960530_0 .net "s", 0 0, L_0x55a15debcb00;  alias, 1 drivers
S_0x55a15d961050 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d95f870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15debd580 .functor NOT 1, L_0x55a15debcd10, C4<0>, C4<0>, C4<0>;
v0x55a15d962120_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9621e0_0 .net "d", 0 0, L_0x55a15debcd10;  alias, 1 drivers
v0x55a15d962330_0 .net "q", 0 0, L_0x55a15debd350;  alias, 1 drivers
v0x55a15d9623d0_0 .net "q_bar", 0 0, L_0x55a15debd3e0;  alias, 1 drivers
S_0x55a15d9612b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d961050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15debd0b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15debcd10, C4<1>, C4<1>;
L_0x55a15debd270 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15debd580, C4<1>, C4<1>;
v0x55a15d961b70_0 .net "a", 0 0, L_0x55a15debd0b0;  1 drivers
v0x55a15d961c30_0 .net "b", 0 0, L_0x55a15debd270;  1 drivers
v0x55a15d961d00_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d961dd0_0 .net "q", 0 0, L_0x55a15debd350;  alias, 1 drivers
v0x55a15d961ea0_0 .net "q_bar", 0 0, L_0x55a15debd3e0;  alias, 1 drivers
v0x55a15d961f90_0 .net "r", 0 0, L_0x55a15debd580;  1 drivers
v0x55a15d962030_0 .net "s", 0 0, L_0x55a15debcd10;  alias, 1 drivers
S_0x55a15d961500 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9612b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15debd350 .functor NOR 1, L_0x55a15debd270, L_0x55a15debd3e0, C4<0>, C4<0>;
L_0x55a15debd3e0 .functor NOR 1, L_0x55a15debd0b0, L_0x55a15debd350, C4<0>, C4<0>;
v0x55a15d961790_0 .net "q", 0 0, L_0x55a15debd350;  alias, 1 drivers
v0x55a15d961870_0 .net "q_bar", 0 0, L_0x55a15debd3e0;  alias, 1 drivers
v0x55a15d961930_0 .net "r", 0 0, L_0x55a15debd270;  alias, 1 drivers
v0x55a15d961a00_0 .net "s", 0 0, L_0x55a15debd0b0;  alias, 1 drivers
S_0x55a15d962940 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d95f600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15debc810 .functor AND 1, L_0x55a15debc8a0, L_0x55a15debd350, C4<1>, C4<1>;
L_0x55a15debc8a0 .functor NOT 1, L_0x55a15debc710, C4<0>, C4<0>, C4<0>;
L_0x55a15debc960 .functor AND 1, L_0x55a15debc710, L_0x55a15ded0e30, C4<1>, C4<1>;
L_0x55a15debc9f0 .functor OR 1, L_0x55a15debc960, L_0x55a15debc810, C4<0>, C4<0>;
v0x55a15d962ba0_0 .net *"_s1", 0 0, L_0x55a15debc8a0;  1 drivers
v0x55a15d962c80_0 .net "in0", 0 0, L_0x55a15debd350;  alias, 1 drivers
v0x55a15d962dd0_0 .net "in1", 0 0, L_0x55a15ded0e30;  alias, 1 drivers
v0x55a15d962e70_0 .net "out", 0 0, L_0x55a15debc9f0;  alias, 1 drivers
v0x55a15d962f10_0 .net "s0", 0 0, L_0x55a15debc710;  alias, 1 drivers
v0x55a15d962fb0_0 .net "w0", 0 0, L_0x55a15debc810;  1 drivers
v0x55a15d963070_0 .net "w1", 0 0, L_0x55a15debc960;  1 drivers
S_0x55a15d963730 .scope module, "obc[12]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15debd630 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d9672e0_0 .net "a", 0 0, L_0x55a15debd910;  1 drivers
v0x55a15d967430_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9674f0_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d967590_0 .net "in", 0 0, L_0x55a15ded0ed0;  1 drivers
v0x55a15d967630_0 .net "out", 0 0, L_0x55a15debe270;  1 drivers
v0x55a15d9676d0_0 .net "rw", 0 0, L_0x55a15debd630;  1 drivers
v0x55a15d967770_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9639a0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d963730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15debde90 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d966630_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9666f0_0 .net "d", 0 0, L_0x55a15debd910;  alias, 1 drivers
v0x55a15d966800_0 .net "q", 0 0, L_0x55a15debe270;  alias, 1 drivers
v0x55a15d9668a0_0 .net "q0", 0 0, L_0x55a15debdc30;  1 drivers
v0x55a15d966940_0 .net "q_bar", 0 0, L_0x55a15debe300;  1 drivers
S_0x55a15d963c30 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9639a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15debdde0 .functor NOT 1, L_0x55a15debd910, C4<0>, C4<0>, C4<0>;
v0x55a15d964dc0_0 .net "clk", 0 0, L_0x55a15debde90;  1 drivers
v0x55a15d964e80_0 .net "d", 0 0, L_0x55a15debd910;  alias, 1 drivers
v0x55a15d964f50_0 .net "q", 0 0, L_0x55a15debdc30;  alias, 1 drivers
v0x55a15d965070_0 .net "q_bar", 0 0, L_0x55a15debdcc0;  1 drivers
S_0x55a15d963ec0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d963c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15debda20 .functor AND 1, L_0x55a15debde90, L_0x55a15debd910, C4<1>, C4<1>;
L_0x55a15debdb50 .functor AND 1, L_0x55a15debde90, L_0x55a15debdde0, C4<1>, C4<1>;
v0x55a15d9647d0_0 .net "a", 0 0, L_0x55a15debda20;  1 drivers
v0x55a15d964890_0 .net "b", 0 0, L_0x55a15debdb50;  1 drivers
v0x55a15d964960_0 .net "en", 0 0, L_0x55a15debde90;  alias, 1 drivers
v0x55a15d964a30_0 .net "q", 0 0, L_0x55a15debdc30;  alias, 1 drivers
v0x55a15d964b00_0 .net "q_bar", 0 0, L_0x55a15debdcc0;  alias, 1 drivers
v0x55a15d964bf0_0 .net "r", 0 0, L_0x55a15debdde0;  1 drivers
v0x55a15d964c90_0 .net "s", 0 0, L_0x55a15debd910;  alias, 1 drivers
S_0x55a15d964160 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d963ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15debdc30 .functor NOR 1, L_0x55a15debdb50, L_0x55a15debdcc0, C4<0>, C4<0>;
L_0x55a15debdcc0 .functor NOR 1, L_0x55a15debda20, L_0x55a15debdc30, C4<0>, C4<0>;
v0x55a15d9643f0_0 .net "q", 0 0, L_0x55a15debdc30;  alias, 1 drivers
v0x55a15d9644d0_0 .net "q_bar", 0 0, L_0x55a15debdcc0;  alias, 1 drivers
v0x55a15d964590_0 .net "r", 0 0, L_0x55a15debdb50;  alias, 1 drivers
v0x55a15d964660_0 .net "s", 0 0, L_0x55a15debda20;  alias, 1 drivers
S_0x55a15d965180 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9639a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15debe4a0 .functor NOT 1, L_0x55a15debdc30, C4<0>, C4<0>, C4<0>;
v0x55a15d966250_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d966310_0 .net "d", 0 0, L_0x55a15debdc30;  alias, 1 drivers
v0x55a15d966460_0 .net "q", 0 0, L_0x55a15debe270;  alias, 1 drivers
v0x55a15d966500_0 .net "q_bar", 0 0, L_0x55a15debe300;  alias, 1 drivers
S_0x55a15d9653e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d965180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15debdfd0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15debdc30, C4<1>, C4<1>;
L_0x55a15debe190 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15debe4a0, C4<1>, C4<1>;
v0x55a15d965ca0_0 .net "a", 0 0, L_0x55a15debdfd0;  1 drivers
v0x55a15d965d60_0 .net "b", 0 0, L_0x55a15debe190;  1 drivers
v0x55a15d965e30_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d965f00_0 .net "q", 0 0, L_0x55a15debe270;  alias, 1 drivers
v0x55a15d965fd0_0 .net "q_bar", 0 0, L_0x55a15debe300;  alias, 1 drivers
v0x55a15d9660c0_0 .net "r", 0 0, L_0x55a15debe4a0;  1 drivers
v0x55a15d966160_0 .net "s", 0 0, L_0x55a15debdc30;  alias, 1 drivers
S_0x55a15d965630 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9653e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15debe270 .functor NOR 1, L_0x55a15debe190, L_0x55a15debe300, C4<0>, C4<0>;
L_0x55a15debe300 .functor NOR 1, L_0x55a15debdfd0, L_0x55a15debe270, C4<0>, C4<0>;
v0x55a15d9658c0_0 .net "q", 0 0, L_0x55a15debe270;  alias, 1 drivers
v0x55a15d9659a0_0 .net "q_bar", 0 0, L_0x55a15debe300;  alias, 1 drivers
v0x55a15d965a60_0 .net "r", 0 0, L_0x55a15debe190;  alias, 1 drivers
v0x55a15d965b30_0 .net "s", 0 0, L_0x55a15debdfd0;  alias, 1 drivers
S_0x55a15d966a70 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d963730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15debd730 .functor AND 1, L_0x55a15debd7c0, L_0x55a15debe270, C4<1>, C4<1>;
L_0x55a15debd7c0 .functor NOT 1, L_0x55a15debd630, C4<0>, C4<0>, C4<0>;
L_0x55a15debd880 .functor AND 1, L_0x55a15debd630, L_0x55a15ded0ed0, C4<1>, C4<1>;
L_0x55a15debd910 .functor OR 1, L_0x55a15debd880, L_0x55a15debd730, C4<0>, C4<0>;
v0x55a15d966cd0_0 .net *"_s1", 0 0, L_0x55a15debd7c0;  1 drivers
v0x55a15d966db0_0 .net "in0", 0 0, L_0x55a15debe270;  alias, 1 drivers
v0x55a15d966f00_0 .net "in1", 0 0, L_0x55a15ded0ed0;  alias, 1 drivers
v0x55a15d966fa0_0 .net "out", 0 0, L_0x55a15debd910;  alias, 1 drivers
v0x55a15d967040_0 .net "s0", 0 0, L_0x55a15debd630;  alias, 1 drivers
v0x55a15d9670e0_0 .net "w0", 0 0, L_0x55a15debd730;  1 drivers
v0x55a15d9671a0_0 .net "w1", 0 0, L_0x55a15debd880;  1 drivers
S_0x55a15d967860 .scope module, "obc[13]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15debe550 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d96b410_0 .net "a", 0 0, L_0x55a15debe830;  1 drivers
v0x55a15d96b560_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d96b620_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d96b6c0_0 .net "in", 0 0, L_0x55a15ded0ff0;  1 drivers
v0x55a15d96b760_0 .net "out", 0 0, L_0x55a15debf190;  1 drivers
v0x55a15d96b800_0 .net "rw", 0 0, L_0x55a15debe550;  1 drivers
v0x55a15d96b8a0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d967ad0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d967860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15debedb0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d96a760_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d96a820_0 .net "d", 0 0, L_0x55a15debe830;  alias, 1 drivers
v0x55a15d96a930_0 .net "q", 0 0, L_0x55a15debf190;  alias, 1 drivers
v0x55a15d96a9d0_0 .net "q0", 0 0, L_0x55a15debeb50;  1 drivers
v0x55a15d96aa70_0 .net "q_bar", 0 0, L_0x55a15debf220;  1 drivers
S_0x55a15d967d60 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d967ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15debed00 .functor NOT 1, L_0x55a15debe830, C4<0>, C4<0>, C4<0>;
v0x55a15d968ef0_0 .net "clk", 0 0, L_0x55a15debedb0;  1 drivers
v0x55a15d968fb0_0 .net "d", 0 0, L_0x55a15debe830;  alias, 1 drivers
v0x55a15d969080_0 .net "q", 0 0, L_0x55a15debeb50;  alias, 1 drivers
v0x55a15d9691a0_0 .net "q_bar", 0 0, L_0x55a15debebe0;  1 drivers
S_0x55a15d967ff0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d967d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15debe940 .functor AND 1, L_0x55a15debedb0, L_0x55a15debe830, C4<1>, C4<1>;
L_0x55a15debea70 .functor AND 1, L_0x55a15debedb0, L_0x55a15debed00, C4<1>, C4<1>;
v0x55a15d968900_0 .net "a", 0 0, L_0x55a15debe940;  1 drivers
v0x55a15d9689c0_0 .net "b", 0 0, L_0x55a15debea70;  1 drivers
v0x55a15d968a90_0 .net "en", 0 0, L_0x55a15debedb0;  alias, 1 drivers
v0x55a15d968b60_0 .net "q", 0 0, L_0x55a15debeb50;  alias, 1 drivers
v0x55a15d968c30_0 .net "q_bar", 0 0, L_0x55a15debebe0;  alias, 1 drivers
v0x55a15d968d20_0 .net "r", 0 0, L_0x55a15debed00;  1 drivers
v0x55a15d968dc0_0 .net "s", 0 0, L_0x55a15debe830;  alias, 1 drivers
S_0x55a15d968290 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d967ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15debeb50 .functor NOR 1, L_0x55a15debea70, L_0x55a15debebe0, C4<0>, C4<0>;
L_0x55a15debebe0 .functor NOR 1, L_0x55a15debe940, L_0x55a15debeb50, C4<0>, C4<0>;
v0x55a15d968520_0 .net "q", 0 0, L_0x55a15debeb50;  alias, 1 drivers
v0x55a15d968600_0 .net "q_bar", 0 0, L_0x55a15debebe0;  alias, 1 drivers
v0x55a15d9686c0_0 .net "r", 0 0, L_0x55a15debea70;  alias, 1 drivers
v0x55a15d968790_0 .net "s", 0 0, L_0x55a15debe940;  alias, 1 drivers
S_0x55a15d9692b0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d967ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15debf3c0 .functor NOT 1, L_0x55a15debeb50, C4<0>, C4<0>, C4<0>;
v0x55a15d96a380_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d96a440_0 .net "d", 0 0, L_0x55a15debeb50;  alias, 1 drivers
v0x55a15d96a590_0 .net "q", 0 0, L_0x55a15debf190;  alias, 1 drivers
v0x55a15d96a630_0 .net "q_bar", 0 0, L_0x55a15debf220;  alias, 1 drivers
S_0x55a15d969510 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9692b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15debeef0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15debeb50, C4<1>, C4<1>;
L_0x55a15debf0b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15debf3c0, C4<1>, C4<1>;
v0x55a15d969dd0_0 .net "a", 0 0, L_0x55a15debeef0;  1 drivers
v0x55a15d969e90_0 .net "b", 0 0, L_0x55a15debf0b0;  1 drivers
v0x55a15d969f60_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d96a030_0 .net "q", 0 0, L_0x55a15debf190;  alias, 1 drivers
v0x55a15d96a100_0 .net "q_bar", 0 0, L_0x55a15debf220;  alias, 1 drivers
v0x55a15d96a1f0_0 .net "r", 0 0, L_0x55a15debf3c0;  1 drivers
v0x55a15d96a290_0 .net "s", 0 0, L_0x55a15debeb50;  alias, 1 drivers
S_0x55a15d969760 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d969510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15debf190 .functor NOR 1, L_0x55a15debf0b0, L_0x55a15debf220, C4<0>, C4<0>;
L_0x55a15debf220 .functor NOR 1, L_0x55a15debeef0, L_0x55a15debf190, C4<0>, C4<0>;
v0x55a15d9699f0_0 .net "q", 0 0, L_0x55a15debf190;  alias, 1 drivers
v0x55a15d969ad0_0 .net "q_bar", 0 0, L_0x55a15debf220;  alias, 1 drivers
v0x55a15d969b90_0 .net "r", 0 0, L_0x55a15debf0b0;  alias, 1 drivers
v0x55a15d969c60_0 .net "s", 0 0, L_0x55a15debeef0;  alias, 1 drivers
S_0x55a15d96aba0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d967860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15debe650 .functor AND 1, L_0x55a15debe6e0, L_0x55a15debf190, C4<1>, C4<1>;
L_0x55a15debe6e0 .functor NOT 1, L_0x55a15debe550, C4<0>, C4<0>, C4<0>;
L_0x55a15debe7a0 .functor AND 1, L_0x55a15debe550, L_0x55a15ded0ff0, C4<1>, C4<1>;
L_0x55a15debe830 .functor OR 1, L_0x55a15debe7a0, L_0x55a15debe650, C4<0>, C4<0>;
v0x55a15d96ae00_0 .net *"_s1", 0 0, L_0x55a15debe6e0;  1 drivers
v0x55a15d96aee0_0 .net "in0", 0 0, L_0x55a15debf190;  alias, 1 drivers
v0x55a15d96b030_0 .net "in1", 0 0, L_0x55a15ded0ff0;  alias, 1 drivers
v0x55a15d96b0d0_0 .net "out", 0 0, L_0x55a15debe830;  alias, 1 drivers
v0x55a15d96b170_0 .net "s0", 0 0, L_0x55a15debe550;  alias, 1 drivers
v0x55a15d96b210_0 .net "w0", 0 0, L_0x55a15debe650;  1 drivers
v0x55a15d96b2d0_0 .net "w1", 0 0, L_0x55a15debe7a0;  1 drivers
S_0x55a15d96b990 .scope module, "obc[14]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15debf470 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d96f540_0 .net "a", 0 0, L_0x55a15debf750;  1 drivers
v0x55a15d96f690_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d96f750_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d96f7f0_0 .net "in", 0 0, L_0x55a15ded1090;  1 drivers
v0x55a15d96f890_0 .net "out", 0 0, L_0x55a15dec00b0;  1 drivers
v0x55a15d96f930_0 .net "rw", 0 0, L_0x55a15debf470;  1 drivers
v0x55a15d96f9d0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d96bc00 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d96b990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15debfcd0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d96e890_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d96e950_0 .net "d", 0 0, L_0x55a15debf750;  alias, 1 drivers
v0x55a15d96ea60_0 .net "q", 0 0, L_0x55a15dec00b0;  alias, 1 drivers
v0x55a15d96eb00_0 .net "q0", 0 0, L_0x55a15debfa70;  1 drivers
v0x55a15d96eba0_0 .net "q_bar", 0 0, L_0x55a15dec0140;  1 drivers
S_0x55a15d96be90 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d96bc00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15debfc20 .functor NOT 1, L_0x55a15debf750, C4<0>, C4<0>, C4<0>;
v0x55a15d96d020_0 .net "clk", 0 0, L_0x55a15debfcd0;  1 drivers
v0x55a15d96d0e0_0 .net "d", 0 0, L_0x55a15debf750;  alias, 1 drivers
v0x55a15d96d1b0_0 .net "q", 0 0, L_0x55a15debfa70;  alias, 1 drivers
v0x55a15d96d2d0_0 .net "q_bar", 0 0, L_0x55a15debfb00;  1 drivers
S_0x55a15d96c120 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d96be90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15debf860 .functor AND 1, L_0x55a15debfcd0, L_0x55a15debf750, C4<1>, C4<1>;
L_0x55a15debf990 .functor AND 1, L_0x55a15debfcd0, L_0x55a15debfc20, C4<1>, C4<1>;
v0x55a15d96ca30_0 .net "a", 0 0, L_0x55a15debf860;  1 drivers
v0x55a15d96caf0_0 .net "b", 0 0, L_0x55a15debf990;  1 drivers
v0x55a15d96cbc0_0 .net "en", 0 0, L_0x55a15debfcd0;  alias, 1 drivers
v0x55a15d96cc90_0 .net "q", 0 0, L_0x55a15debfa70;  alias, 1 drivers
v0x55a15d96cd60_0 .net "q_bar", 0 0, L_0x55a15debfb00;  alias, 1 drivers
v0x55a15d96ce50_0 .net "r", 0 0, L_0x55a15debfc20;  1 drivers
v0x55a15d96cef0_0 .net "s", 0 0, L_0x55a15debf750;  alias, 1 drivers
S_0x55a15d96c3c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d96c120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15debfa70 .functor NOR 1, L_0x55a15debf990, L_0x55a15debfb00, C4<0>, C4<0>;
L_0x55a15debfb00 .functor NOR 1, L_0x55a15debf860, L_0x55a15debfa70, C4<0>, C4<0>;
v0x55a15d96c650_0 .net "q", 0 0, L_0x55a15debfa70;  alias, 1 drivers
v0x55a15d96c730_0 .net "q_bar", 0 0, L_0x55a15debfb00;  alias, 1 drivers
v0x55a15d96c7f0_0 .net "r", 0 0, L_0x55a15debf990;  alias, 1 drivers
v0x55a15d96c8c0_0 .net "s", 0 0, L_0x55a15debf860;  alias, 1 drivers
S_0x55a15d96d3e0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d96bc00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec02e0 .functor NOT 1, L_0x55a15debfa70, C4<0>, C4<0>, C4<0>;
v0x55a15d96e4b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d96e570_0 .net "d", 0 0, L_0x55a15debfa70;  alias, 1 drivers
v0x55a15d96e6c0_0 .net "q", 0 0, L_0x55a15dec00b0;  alias, 1 drivers
v0x55a15d96e760_0 .net "q_bar", 0 0, L_0x55a15dec0140;  alias, 1 drivers
S_0x55a15d96d640 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d96d3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15debfe10 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15debfa70, C4<1>, C4<1>;
L_0x55a15debffd0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dec02e0, C4<1>, C4<1>;
v0x55a15d96df00_0 .net "a", 0 0, L_0x55a15debfe10;  1 drivers
v0x55a15d96dfc0_0 .net "b", 0 0, L_0x55a15debffd0;  1 drivers
v0x55a15d96e090_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d96e160_0 .net "q", 0 0, L_0x55a15dec00b0;  alias, 1 drivers
v0x55a15d96e230_0 .net "q_bar", 0 0, L_0x55a15dec0140;  alias, 1 drivers
v0x55a15d96e320_0 .net "r", 0 0, L_0x55a15dec02e0;  1 drivers
v0x55a15d96e3c0_0 .net "s", 0 0, L_0x55a15debfa70;  alias, 1 drivers
S_0x55a15d96d890 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d96d640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dec00b0 .functor NOR 1, L_0x55a15debffd0, L_0x55a15dec0140, C4<0>, C4<0>;
L_0x55a15dec0140 .functor NOR 1, L_0x55a15debfe10, L_0x55a15dec00b0, C4<0>, C4<0>;
v0x55a15d96db20_0 .net "q", 0 0, L_0x55a15dec00b0;  alias, 1 drivers
v0x55a15d96dc00_0 .net "q_bar", 0 0, L_0x55a15dec0140;  alias, 1 drivers
v0x55a15d96dcc0_0 .net "r", 0 0, L_0x55a15debffd0;  alias, 1 drivers
v0x55a15d96dd90_0 .net "s", 0 0, L_0x55a15debfe10;  alias, 1 drivers
S_0x55a15d96ecd0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d96b990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15debf570 .functor AND 1, L_0x55a15debf600, L_0x55a15dec00b0, C4<1>, C4<1>;
L_0x55a15debf600 .functor NOT 1, L_0x55a15debf470, C4<0>, C4<0>, C4<0>;
L_0x55a15debf6c0 .functor AND 1, L_0x55a15debf470, L_0x55a15ded1090, C4<1>, C4<1>;
L_0x55a15debf750 .functor OR 1, L_0x55a15debf6c0, L_0x55a15debf570, C4<0>, C4<0>;
v0x55a15d96ef30_0 .net *"_s1", 0 0, L_0x55a15debf600;  1 drivers
v0x55a15d96f010_0 .net "in0", 0 0, L_0x55a15dec00b0;  alias, 1 drivers
v0x55a15d96f160_0 .net "in1", 0 0, L_0x55a15ded1090;  alias, 1 drivers
v0x55a15d96f200_0 .net "out", 0 0, L_0x55a15debf750;  alias, 1 drivers
v0x55a15d96f2a0_0 .net "s0", 0 0, L_0x55a15debf470;  alias, 1 drivers
v0x55a15d96f340_0 .net "w0", 0 0, L_0x55a15debf570;  1 drivers
v0x55a15d96f400_0 .net "w1", 0 0, L_0x55a15debf6c0;  1 drivers
S_0x55a15d96fac0 .scope module, "obc[15]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec0390 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d973670_0 .net "a", 0 0, L_0x55a15dec0670;  1 drivers
v0x55a15d9737c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d973880_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d973920_0 .net "in", 0 0, L_0x55a15ded11c0;  1 drivers
v0x55a15d9739c0_0 .net "out", 0 0, L_0x55a15dec0fd0;  1 drivers
v0x55a15d973a60_0 .net "rw", 0 0, L_0x55a15dec0390;  1 drivers
v0x55a15d973b00_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d96fd30 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d96fac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec0bf0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9729c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d972a80_0 .net "d", 0 0, L_0x55a15dec0670;  alias, 1 drivers
v0x55a15d972b90_0 .net "q", 0 0, L_0x55a15dec0fd0;  alias, 1 drivers
v0x55a15d972c30_0 .net "q0", 0 0, L_0x55a15dec0990;  1 drivers
v0x55a15d972cd0_0 .net "q_bar", 0 0, L_0x55a15dec1060;  1 drivers
S_0x55a15d96ffc0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d96fd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec0b40 .functor NOT 1, L_0x55a15dec0670, C4<0>, C4<0>, C4<0>;
v0x55a15d971150_0 .net "clk", 0 0, L_0x55a15dec0bf0;  1 drivers
v0x55a15d971210_0 .net "d", 0 0, L_0x55a15dec0670;  alias, 1 drivers
v0x55a15d9712e0_0 .net "q", 0 0, L_0x55a15dec0990;  alias, 1 drivers
v0x55a15d971400_0 .net "q_bar", 0 0, L_0x55a15dec0a20;  1 drivers
S_0x55a15d970250 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d96ffc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec0780 .functor AND 1, L_0x55a15dec0bf0, L_0x55a15dec0670, C4<1>, C4<1>;
L_0x55a15dec08b0 .functor AND 1, L_0x55a15dec0bf0, L_0x55a15dec0b40, C4<1>, C4<1>;
v0x55a15d970b60_0 .net "a", 0 0, L_0x55a15dec0780;  1 drivers
v0x55a15d970c20_0 .net "b", 0 0, L_0x55a15dec08b0;  1 drivers
v0x55a15d970cf0_0 .net "en", 0 0, L_0x55a15dec0bf0;  alias, 1 drivers
v0x55a15d970dc0_0 .net "q", 0 0, L_0x55a15dec0990;  alias, 1 drivers
v0x55a15d970e90_0 .net "q_bar", 0 0, L_0x55a15dec0a20;  alias, 1 drivers
v0x55a15d970f80_0 .net "r", 0 0, L_0x55a15dec0b40;  1 drivers
v0x55a15d971020_0 .net "s", 0 0, L_0x55a15dec0670;  alias, 1 drivers
S_0x55a15d9704f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d970250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dec0990 .functor NOR 1, L_0x55a15dec08b0, L_0x55a15dec0a20, C4<0>, C4<0>;
L_0x55a15dec0a20 .functor NOR 1, L_0x55a15dec0780, L_0x55a15dec0990, C4<0>, C4<0>;
v0x55a15d970780_0 .net "q", 0 0, L_0x55a15dec0990;  alias, 1 drivers
v0x55a15d970860_0 .net "q_bar", 0 0, L_0x55a15dec0a20;  alias, 1 drivers
v0x55a15d970920_0 .net "r", 0 0, L_0x55a15dec08b0;  alias, 1 drivers
v0x55a15d9709f0_0 .net "s", 0 0, L_0x55a15dec0780;  alias, 1 drivers
S_0x55a15d971510 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d96fd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec1200 .functor NOT 1, L_0x55a15dec0990, C4<0>, C4<0>, C4<0>;
v0x55a15d9725e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9726a0_0 .net "d", 0 0, L_0x55a15dec0990;  alias, 1 drivers
v0x55a15d9727f0_0 .net "q", 0 0, L_0x55a15dec0fd0;  alias, 1 drivers
v0x55a15d972890_0 .net "q_bar", 0 0, L_0x55a15dec1060;  alias, 1 drivers
S_0x55a15d971770 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d971510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec0d30 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dec0990, C4<1>, C4<1>;
L_0x55a15dec0ef0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dec1200, C4<1>, C4<1>;
v0x55a15d972030_0 .net "a", 0 0, L_0x55a15dec0d30;  1 drivers
v0x55a15d9720f0_0 .net "b", 0 0, L_0x55a15dec0ef0;  1 drivers
v0x55a15d9721c0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d972290_0 .net "q", 0 0, L_0x55a15dec0fd0;  alias, 1 drivers
v0x55a15d972360_0 .net "q_bar", 0 0, L_0x55a15dec1060;  alias, 1 drivers
v0x55a15d972450_0 .net "r", 0 0, L_0x55a15dec1200;  1 drivers
v0x55a15d9724f0_0 .net "s", 0 0, L_0x55a15dec0990;  alias, 1 drivers
S_0x55a15d9719c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d971770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dec0fd0 .functor NOR 1, L_0x55a15dec0ef0, L_0x55a15dec1060, C4<0>, C4<0>;
L_0x55a15dec1060 .functor NOR 1, L_0x55a15dec0d30, L_0x55a15dec0fd0, C4<0>, C4<0>;
v0x55a15d971c50_0 .net "q", 0 0, L_0x55a15dec0fd0;  alias, 1 drivers
v0x55a15d971d30_0 .net "q_bar", 0 0, L_0x55a15dec1060;  alias, 1 drivers
v0x55a15d971df0_0 .net "r", 0 0, L_0x55a15dec0ef0;  alias, 1 drivers
v0x55a15d971ec0_0 .net "s", 0 0, L_0x55a15dec0d30;  alias, 1 drivers
S_0x55a15d972e00 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d96fac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dec0490 .functor AND 1, L_0x55a15dec0520, L_0x55a15dec0fd0, C4<1>, C4<1>;
L_0x55a15dec0520 .functor NOT 1, L_0x55a15dec0390, C4<0>, C4<0>, C4<0>;
L_0x55a15dec05e0 .functor AND 1, L_0x55a15dec0390, L_0x55a15ded11c0, C4<1>, C4<1>;
L_0x55a15dec0670 .functor OR 1, L_0x55a15dec05e0, L_0x55a15dec0490, C4<0>, C4<0>;
v0x55a15d973060_0 .net *"_s1", 0 0, L_0x55a15dec0520;  1 drivers
v0x55a15d973140_0 .net "in0", 0 0, L_0x55a15dec0fd0;  alias, 1 drivers
v0x55a15d973290_0 .net "in1", 0 0, L_0x55a15ded11c0;  alias, 1 drivers
v0x55a15d973330_0 .net "out", 0 0, L_0x55a15dec0670;  alias, 1 drivers
v0x55a15d9733d0_0 .net "s0", 0 0, L_0x55a15dec0390;  alias, 1 drivers
v0x55a15d973470_0 .net "w0", 0 0, L_0x55a15dec0490;  1 drivers
v0x55a15d973530_0 .net "w1", 0 0, L_0x55a15dec05e0;  1 drivers
S_0x55a15d973bf0 .scope module, "obc[16]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec12b0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d977820_0 .net "a", 0 0, L_0x55a15dec1590;  1 drivers
v0x55a15d977970_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d977a30_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d977ad0_0 .net "in", 0 0, L_0x55a15ded1260;  1 drivers
v0x55a15d977b70_0 .net "out", 0 0, L_0x55a15dec1ef0;  1 drivers
v0x55a15d977c10_0 .net "rw", 0 0, L_0x55a15dec12b0;  1 drivers
v0x55a15d977cb0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d973f70 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d973bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec1b10 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d976b70_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d976c30_0 .net "d", 0 0, L_0x55a15dec1590;  alias, 1 drivers
v0x55a15d976d40_0 .net "q", 0 0, L_0x55a15dec1ef0;  alias, 1 drivers
v0x55a15d976de0_0 .net "q0", 0 0, L_0x55a15dec18b0;  1 drivers
v0x55a15d976e80_0 .net "q_bar", 0 0, L_0x55a15dec1f80;  1 drivers
S_0x55a15d974200 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d973f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec1a60 .functor NOT 1, L_0x55a15dec1590, C4<0>, C4<0>, C4<0>;
v0x55a15d975390_0 .net "clk", 0 0, L_0x55a15dec1b10;  1 drivers
v0x55a15d975450_0 .net "d", 0 0, L_0x55a15dec1590;  alias, 1 drivers
v0x55a15d975520_0 .net "q", 0 0, L_0x55a15dec18b0;  alias, 1 drivers
v0x55a15d975640_0 .net "q_bar", 0 0, L_0x55a15dec1940;  1 drivers
S_0x55a15d974490 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d974200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec16a0 .functor AND 1, L_0x55a15dec1b10, L_0x55a15dec1590, C4<1>, C4<1>;
L_0x55a15dec17d0 .functor AND 1, L_0x55a15dec1b10, L_0x55a15dec1a60, C4<1>, C4<1>;
v0x55a15d974da0_0 .net "a", 0 0, L_0x55a15dec16a0;  1 drivers
v0x55a15d974e60_0 .net "b", 0 0, L_0x55a15dec17d0;  1 drivers
v0x55a15d974f30_0 .net "en", 0 0, L_0x55a15dec1b10;  alias, 1 drivers
v0x55a15d975000_0 .net "q", 0 0, L_0x55a15dec18b0;  alias, 1 drivers
v0x55a15d9750d0_0 .net "q_bar", 0 0, L_0x55a15dec1940;  alias, 1 drivers
v0x55a15d9751c0_0 .net "r", 0 0, L_0x55a15dec1a60;  1 drivers
v0x55a15d975260_0 .net "s", 0 0, L_0x55a15dec1590;  alias, 1 drivers
S_0x55a15d974730 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d974490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dec18b0 .functor NOR 1, L_0x55a15dec17d0, L_0x55a15dec1940, C4<0>, C4<0>;
L_0x55a15dec1940 .functor NOR 1, L_0x55a15dec16a0, L_0x55a15dec18b0, C4<0>, C4<0>;
v0x55a15d9749c0_0 .net "q", 0 0, L_0x55a15dec18b0;  alias, 1 drivers
v0x55a15d974aa0_0 .net "q_bar", 0 0, L_0x55a15dec1940;  alias, 1 drivers
v0x55a15d974b60_0 .net "r", 0 0, L_0x55a15dec17d0;  alias, 1 drivers
v0x55a15d974c30_0 .net "s", 0 0, L_0x55a15dec16a0;  alias, 1 drivers
S_0x55a15d975750 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d973f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec2120 .functor NOT 1, L_0x55a15dec18b0, C4<0>, C4<0>, C4<0>;
v0x55a15d976820_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9768e0_0 .net "d", 0 0, L_0x55a15dec18b0;  alias, 1 drivers
v0x55a15d9769a0_0 .net "q", 0 0, L_0x55a15dec1ef0;  alias, 1 drivers
v0x55a15d976a40_0 .net "q_bar", 0 0, L_0x55a15dec1f80;  alias, 1 drivers
S_0x55a15d9759b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d975750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec1c50 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dec18b0, C4<1>, C4<1>;
L_0x55a15dec1e10 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dec2120, C4<1>, C4<1>;
v0x55a15d976270_0 .net "a", 0 0, L_0x55a15dec1c50;  1 drivers
v0x55a15d976330_0 .net "b", 0 0, L_0x55a15dec1e10;  1 drivers
v0x55a15d976400_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9764d0_0 .net "q", 0 0, L_0x55a15dec1ef0;  alias, 1 drivers
v0x55a15d9765a0_0 .net "q_bar", 0 0, L_0x55a15dec1f80;  alias, 1 drivers
v0x55a15d976690_0 .net "r", 0 0, L_0x55a15dec2120;  1 drivers
v0x55a15d976730_0 .net "s", 0 0, L_0x55a15dec18b0;  alias, 1 drivers
S_0x55a15d975c00 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9759b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dec1ef0 .functor NOR 1, L_0x55a15dec1e10, L_0x55a15dec1f80, C4<0>, C4<0>;
L_0x55a15dec1f80 .functor NOR 1, L_0x55a15dec1c50, L_0x55a15dec1ef0, C4<0>, C4<0>;
v0x55a15d975e90_0 .net "q", 0 0, L_0x55a15dec1ef0;  alias, 1 drivers
v0x55a15d975f70_0 .net "q_bar", 0 0, L_0x55a15dec1f80;  alias, 1 drivers
v0x55a15d976030_0 .net "r", 0 0, L_0x55a15dec1e10;  alias, 1 drivers
v0x55a15d976100_0 .net "s", 0 0, L_0x55a15dec1c50;  alias, 1 drivers
S_0x55a15d976fb0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d973bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dec13b0 .functor AND 1, L_0x55a15dec1440, L_0x55a15dec1ef0, C4<1>, C4<1>;
L_0x55a15dec1440 .functor NOT 1, L_0x55a15dec12b0, C4<0>, C4<0>, C4<0>;
L_0x55a15dec1500 .functor AND 1, L_0x55a15dec12b0, L_0x55a15ded1260, C4<1>, C4<1>;
L_0x55a15dec1590 .functor OR 1, L_0x55a15dec1500, L_0x55a15dec13b0, C4<0>, C4<0>;
v0x55a15d977210_0 .net *"_s1", 0 0, L_0x55a15dec1440;  1 drivers
v0x55a15d9772f0_0 .net "in0", 0 0, L_0x55a15dec1ef0;  alias, 1 drivers
v0x55a15d977440_0 .net "in1", 0 0, L_0x55a15ded1260;  alias, 1 drivers
v0x55a15d9774e0_0 .net "out", 0 0, L_0x55a15dec1590;  alias, 1 drivers
v0x55a15d977580_0 .net "s0", 0 0, L_0x55a15dec12b0;  alias, 1 drivers
v0x55a15d977620_0 .net "w0", 0 0, L_0x55a15dec13b0;  1 drivers
v0x55a15d9776e0_0 .net "w1", 0 0, L_0x55a15dec1500;  1 drivers
S_0x55a15d977da0 .scope module, "obc[17]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec21d0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d97b950_0 .net "a", 0 0, L_0x55a15dec24b0;  1 drivers
v0x55a15d97baa0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d97bb60_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d97bc00_0 .net "in", 0 0, L_0x55a15ded13a0;  1 drivers
v0x55a15d97bca0_0 .net "out", 0 0, L_0x55a15dec2e10;  1 drivers
v0x55a15d97bd40_0 .net "rw", 0 0, L_0x55a15dec21d0;  1 drivers
v0x55a15d97bde0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d978010 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d977da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec2a30 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d97aca0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d97ad60_0 .net "d", 0 0, L_0x55a15dec24b0;  alias, 1 drivers
v0x55a15d97ae70_0 .net "q", 0 0, L_0x55a15dec2e10;  alias, 1 drivers
v0x55a15d97af10_0 .net "q0", 0 0, L_0x55a15dec27d0;  1 drivers
v0x55a15d97afb0_0 .net "q_bar", 0 0, L_0x55a15dec2ea0;  1 drivers
S_0x55a15d9782a0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d978010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec2980 .functor NOT 1, L_0x55a15dec24b0, C4<0>, C4<0>, C4<0>;
v0x55a15d979430_0 .net "clk", 0 0, L_0x55a15dec2a30;  1 drivers
v0x55a15d9794f0_0 .net "d", 0 0, L_0x55a15dec24b0;  alias, 1 drivers
v0x55a15d9795c0_0 .net "q", 0 0, L_0x55a15dec27d0;  alias, 1 drivers
v0x55a15d9796e0_0 .net "q_bar", 0 0, L_0x55a15dec2860;  1 drivers
S_0x55a15d978530 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9782a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec25c0 .functor AND 1, L_0x55a15dec2a30, L_0x55a15dec24b0, C4<1>, C4<1>;
L_0x55a15dec26f0 .functor AND 1, L_0x55a15dec2a30, L_0x55a15dec2980, C4<1>, C4<1>;
v0x55a15d978e40_0 .net "a", 0 0, L_0x55a15dec25c0;  1 drivers
v0x55a15d978f00_0 .net "b", 0 0, L_0x55a15dec26f0;  1 drivers
v0x55a15d978fd0_0 .net "en", 0 0, L_0x55a15dec2a30;  alias, 1 drivers
v0x55a15d9790a0_0 .net "q", 0 0, L_0x55a15dec27d0;  alias, 1 drivers
v0x55a15d979170_0 .net "q_bar", 0 0, L_0x55a15dec2860;  alias, 1 drivers
v0x55a15d979260_0 .net "r", 0 0, L_0x55a15dec2980;  1 drivers
v0x55a15d979300_0 .net "s", 0 0, L_0x55a15dec24b0;  alias, 1 drivers
S_0x55a15d9787d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d978530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dec27d0 .functor NOR 1, L_0x55a15dec26f0, L_0x55a15dec2860, C4<0>, C4<0>;
L_0x55a15dec2860 .functor NOR 1, L_0x55a15dec25c0, L_0x55a15dec27d0, C4<0>, C4<0>;
v0x55a15d978a60_0 .net "q", 0 0, L_0x55a15dec27d0;  alias, 1 drivers
v0x55a15d978b40_0 .net "q_bar", 0 0, L_0x55a15dec2860;  alias, 1 drivers
v0x55a15d978c00_0 .net "r", 0 0, L_0x55a15dec26f0;  alias, 1 drivers
v0x55a15d978cd0_0 .net "s", 0 0, L_0x55a15dec25c0;  alias, 1 drivers
S_0x55a15d9797f0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d978010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec3040 .functor NOT 1, L_0x55a15dec27d0, C4<0>, C4<0>, C4<0>;
v0x55a15d97a8c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d97a980_0 .net "d", 0 0, L_0x55a15dec27d0;  alias, 1 drivers
v0x55a15d97aad0_0 .net "q", 0 0, L_0x55a15dec2e10;  alias, 1 drivers
v0x55a15d97ab70_0 .net "q_bar", 0 0, L_0x55a15dec2ea0;  alias, 1 drivers
S_0x55a15d979a50 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9797f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec2b70 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dec27d0, C4<1>, C4<1>;
L_0x55a15dec2d30 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dec3040, C4<1>, C4<1>;
v0x55a15d97a310_0 .net "a", 0 0, L_0x55a15dec2b70;  1 drivers
v0x55a15d97a3d0_0 .net "b", 0 0, L_0x55a15dec2d30;  1 drivers
v0x55a15d97a4a0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d97a570_0 .net "q", 0 0, L_0x55a15dec2e10;  alias, 1 drivers
v0x55a15d97a640_0 .net "q_bar", 0 0, L_0x55a15dec2ea0;  alias, 1 drivers
v0x55a15d97a730_0 .net "r", 0 0, L_0x55a15dec3040;  1 drivers
v0x55a15d97a7d0_0 .net "s", 0 0, L_0x55a15dec27d0;  alias, 1 drivers
S_0x55a15d979ca0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d979a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dec2e10 .functor NOR 1, L_0x55a15dec2d30, L_0x55a15dec2ea0, C4<0>, C4<0>;
L_0x55a15dec2ea0 .functor NOR 1, L_0x55a15dec2b70, L_0x55a15dec2e10, C4<0>, C4<0>;
v0x55a15d979f30_0 .net "q", 0 0, L_0x55a15dec2e10;  alias, 1 drivers
v0x55a15d97a010_0 .net "q_bar", 0 0, L_0x55a15dec2ea0;  alias, 1 drivers
v0x55a15d97a0d0_0 .net "r", 0 0, L_0x55a15dec2d30;  alias, 1 drivers
v0x55a15d97a1a0_0 .net "s", 0 0, L_0x55a15dec2b70;  alias, 1 drivers
S_0x55a15d97b0e0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d977da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dec22d0 .functor AND 1, L_0x55a15dec2360, L_0x55a15dec2e10, C4<1>, C4<1>;
L_0x55a15dec2360 .functor NOT 1, L_0x55a15dec21d0, C4<0>, C4<0>, C4<0>;
L_0x55a15dec2420 .functor AND 1, L_0x55a15dec21d0, L_0x55a15ded13a0, C4<1>, C4<1>;
L_0x55a15dec24b0 .functor OR 1, L_0x55a15dec2420, L_0x55a15dec22d0, C4<0>, C4<0>;
v0x55a15d97b340_0 .net *"_s1", 0 0, L_0x55a15dec2360;  1 drivers
v0x55a15d97b420_0 .net "in0", 0 0, L_0x55a15dec2e10;  alias, 1 drivers
v0x55a15d97b570_0 .net "in1", 0 0, L_0x55a15ded13a0;  alias, 1 drivers
v0x55a15d97b610_0 .net "out", 0 0, L_0x55a15dec24b0;  alias, 1 drivers
v0x55a15d97b6b0_0 .net "s0", 0 0, L_0x55a15dec21d0;  alias, 1 drivers
v0x55a15d97b750_0 .net "w0", 0 0, L_0x55a15dec22d0;  1 drivers
v0x55a15d97b810_0 .net "w1", 0 0, L_0x55a15dec2420;  1 drivers
S_0x55a15d97bed0 .scope module, "obc[18]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec30f0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d97fa80_0 .net "a", 0 0, L_0x55a15dec33d0;  1 drivers
v0x55a15d97fbd0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d97fc90_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d97fd30_0 .net "in", 0 0, L_0x55a15ded1440;  1 drivers
v0x55a15d97fdd0_0 .net "out", 0 0, L_0x55a15dec3d30;  1 drivers
v0x55a15d97fe70_0 .net "rw", 0 0, L_0x55a15dec30f0;  1 drivers
v0x55a15d97ff10_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d97c140 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d97bed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec3950 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d97edd0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d97ee90_0 .net "d", 0 0, L_0x55a15dec33d0;  alias, 1 drivers
v0x55a15d97efa0_0 .net "q", 0 0, L_0x55a15dec3d30;  alias, 1 drivers
v0x55a15d97f040_0 .net "q0", 0 0, L_0x55a15dec36f0;  1 drivers
v0x55a15d97f0e0_0 .net "q_bar", 0 0, L_0x55a15dec3dc0;  1 drivers
S_0x55a15d97c3d0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d97c140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec38a0 .functor NOT 1, L_0x55a15dec33d0, C4<0>, C4<0>, C4<0>;
v0x55a15d97d560_0 .net "clk", 0 0, L_0x55a15dec3950;  1 drivers
v0x55a15d97d620_0 .net "d", 0 0, L_0x55a15dec33d0;  alias, 1 drivers
v0x55a15d97d6f0_0 .net "q", 0 0, L_0x55a15dec36f0;  alias, 1 drivers
v0x55a15d97d810_0 .net "q_bar", 0 0, L_0x55a15dec3780;  1 drivers
S_0x55a15d97c660 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d97c3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec34e0 .functor AND 1, L_0x55a15dec3950, L_0x55a15dec33d0, C4<1>, C4<1>;
L_0x55a15dec3610 .functor AND 1, L_0x55a15dec3950, L_0x55a15dec38a0, C4<1>, C4<1>;
v0x55a15d97cf70_0 .net "a", 0 0, L_0x55a15dec34e0;  1 drivers
v0x55a15d97d030_0 .net "b", 0 0, L_0x55a15dec3610;  1 drivers
v0x55a15d97d100_0 .net "en", 0 0, L_0x55a15dec3950;  alias, 1 drivers
v0x55a15d97d1d0_0 .net "q", 0 0, L_0x55a15dec36f0;  alias, 1 drivers
v0x55a15d97d2a0_0 .net "q_bar", 0 0, L_0x55a15dec3780;  alias, 1 drivers
v0x55a15d97d390_0 .net "r", 0 0, L_0x55a15dec38a0;  1 drivers
v0x55a15d97d430_0 .net "s", 0 0, L_0x55a15dec33d0;  alias, 1 drivers
S_0x55a15d97c900 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d97c660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dec36f0 .functor NOR 1, L_0x55a15dec3610, L_0x55a15dec3780, C4<0>, C4<0>;
L_0x55a15dec3780 .functor NOR 1, L_0x55a15dec34e0, L_0x55a15dec36f0, C4<0>, C4<0>;
v0x55a15d97cb90_0 .net "q", 0 0, L_0x55a15dec36f0;  alias, 1 drivers
v0x55a15d97cc70_0 .net "q_bar", 0 0, L_0x55a15dec3780;  alias, 1 drivers
v0x55a15d97cd30_0 .net "r", 0 0, L_0x55a15dec3610;  alias, 1 drivers
v0x55a15d97ce00_0 .net "s", 0 0, L_0x55a15dec34e0;  alias, 1 drivers
S_0x55a15d97d920 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d97c140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec3f60 .functor NOT 1, L_0x55a15dec36f0, C4<0>, C4<0>, C4<0>;
v0x55a15d97e9f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d97eab0_0 .net "d", 0 0, L_0x55a15dec36f0;  alias, 1 drivers
v0x55a15d97ec00_0 .net "q", 0 0, L_0x55a15dec3d30;  alias, 1 drivers
v0x55a15d97eca0_0 .net "q_bar", 0 0, L_0x55a15dec3dc0;  alias, 1 drivers
S_0x55a15d97db80 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d97d920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec3a90 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dec36f0, C4<1>, C4<1>;
L_0x55a15dec3c50 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dec3f60, C4<1>, C4<1>;
v0x55a15d97e440_0 .net "a", 0 0, L_0x55a15dec3a90;  1 drivers
v0x55a15d97e500_0 .net "b", 0 0, L_0x55a15dec3c50;  1 drivers
v0x55a15d97e5d0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d97e6a0_0 .net "q", 0 0, L_0x55a15dec3d30;  alias, 1 drivers
v0x55a15d97e770_0 .net "q_bar", 0 0, L_0x55a15dec3dc0;  alias, 1 drivers
v0x55a15d97e860_0 .net "r", 0 0, L_0x55a15dec3f60;  1 drivers
v0x55a15d97e900_0 .net "s", 0 0, L_0x55a15dec36f0;  alias, 1 drivers
S_0x55a15d97ddd0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d97db80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dec3d30 .functor NOR 1, L_0x55a15dec3c50, L_0x55a15dec3dc0, C4<0>, C4<0>;
L_0x55a15dec3dc0 .functor NOR 1, L_0x55a15dec3a90, L_0x55a15dec3d30, C4<0>, C4<0>;
v0x55a15d97e060_0 .net "q", 0 0, L_0x55a15dec3d30;  alias, 1 drivers
v0x55a15d97e140_0 .net "q_bar", 0 0, L_0x55a15dec3dc0;  alias, 1 drivers
v0x55a15d97e200_0 .net "r", 0 0, L_0x55a15dec3c50;  alias, 1 drivers
v0x55a15d97e2d0_0 .net "s", 0 0, L_0x55a15dec3a90;  alias, 1 drivers
S_0x55a15d97f210 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d97bed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dec31f0 .functor AND 1, L_0x55a15dec3280, L_0x55a15dec3d30, C4<1>, C4<1>;
L_0x55a15dec3280 .functor NOT 1, L_0x55a15dec30f0, C4<0>, C4<0>, C4<0>;
L_0x55a15dec3340 .functor AND 1, L_0x55a15dec30f0, L_0x55a15ded1440, C4<1>, C4<1>;
L_0x55a15dec33d0 .functor OR 1, L_0x55a15dec3340, L_0x55a15dec31f0, C4<0>, C4<0>;
v0x55a15d97f470_0 .net *"_s1", 0 0, L_0x55a15dec3280;  1 drivers
v0x55a15d97f550_0 .net "in0", 0 0, L_0x55a15dec3d30;  alias, 1 drivers
v0x55a15d97f6a0_0 .net "in1", 0 0, L_0x55a15ded1440;  alias, 1 drivers
v0x55a15d97f740_0 .net "out", 0 0, L_0x55a15dec33d0;  alias, 1 drivers
v0x55a15d97f7e0_0 .net "s0", 0 0, L_0x55a15dec30f0;  alias, 1 drivers
v0x55a15d97f880_0 .net "w0", 0 0, L_0x55a15dec31f0;  1 drivers
v0x55a15d97f940_0 .net "w1", 0 0, L_0x55a15dec3340;  1 drivers
S_0x55a15d980000 .scope module, "obc[19]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec4010 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d983bb0_0 .net "a", 0 0, L_0x55a15dec42f0;  1 drivers
v0x55a15d983d00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d983dc0_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d983e60_0 .net "in", 0 0, L_0x55a15ded1300;  1 drivers
v0x55a15d983f00_0 .net "out", 0 0, L_0x55a15dec4c50;  1 drivers
v0x55a15d983fa0_0 .net "rw", 0 0, L_0x55a15dec4010;  1 drivers
v0x55a15d984040_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d980270 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d980000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec4870 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d982f00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d982fc0_0 .net "d", 0 0, L_0x55a15dec42f0;  alias, 1 drivers
v0x55a15d9830d0_0 .net "q", 0 0, L_0x55a15dec4c50;  alias, 1 drivers
v0x55a15d983170_0 .net "q0", 0 0, L_0x55a15dec4610;  1 drivers
v0x55a15d983210_0 .net "q_bar", 0 0, L_0x55a15dec4ce0;  1 drivers
S_0x55a15d980500 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d980270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec47c0 .functor NOT 1, L_0x55a15dec42f0, C4<0>, C4<0>, C4<0>;
v0x55a15d981690_0 .net "clk", 0 0, L_0x55a15dec4870;  1 drivers
v0x55a15d981750_0 .net "d", 0 0, L_0x55a15dec42f0;  alias, 1 drivers
v0x55a15d981820_0 .net "q", 0 0, L_0x55a15dec4610;  alias, 1 drivers
v0x55a15d981940_0 .net "q_bar", 0 0, L_0x55a15dec46a0;  1 drivers
S_0x55a15d980790 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d980500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec4400 .functor AND 1, L_0x55a15dec4870, L_0x55a15dec42f0, C4<1>, C4<1>;
L_0x55a15dec4530 .functor AND 1, L_0x55a15dec4870, L_0x55a15dec47c0, C4<1>, C4<1>;
v0x55a15d9810a0_0 .net "a", 0 0, L_0x55a15dec4400;  1 drivers
v0x55a15d981160_0 .net "b", 0 0, L_0x55a15dec4530;  1 drivers
v0x55a15d981230_0 .net "en", 0 0, L_0x55a15dec4870;  alias, 1 drivers
v0x55a15d981300_0 .net "q", 0 0, L_0x55a15dec4610;  alias, 1 drivers
v0x55a15d9813d0_0 .net "q_bar", 0 0, L_0x55a15dec46a0;  alias, 1 drivers
v0x55a15d9814c0_0 .net "r", 0 0, L_0x55a15dec47c0;  1 drivers
v0x55a15d981560_0 .net "s", 0 0, L_0x55a15dec42f0;  alias, 1 drivers
S_0x55a15d980a30 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d980790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dec4610 .functor NOR 1, L_0x55a15dec4530, L_0x55a15dec46a0, C4<0>, C4<0>;
L_0x55a15dec46a0 .functor NOR 1, L_0x55a15dec4400, L_0x55a15dec4610, C4<0>, C4<0>;
v0x55a15d980cc0_0 .net "q", 0 0, L_0x55a15dec4610;  alias, 1 drivers
v0x55a15d980da0_0 .net "q_bar", 0 0, L_0x55a15dec46a0;  alias, 1 drivers
v0x55a15d980e60_0 .net "r", 0 0, L_0x55a15dec4530;  alias, 1 drivers
v0x55a15d980f30_0 .net "s", 0 0, L_0x55a15dec4400;  alias, 1 drivers
S_0x55a15d981a50 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d980270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec4e80 .functor NOT 1, L_0x55a15dec4610, C4<0>, C4<0>, C4<0>;
v0x55a15d982b20_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d982be0_0 .net "d", 0 0, L_0x55a15dec4610;  alias, 1 drivers
v0x55a15d982d30_0 .net "q", 0 0, L_0x55a15dec4c50;  alias, 1 drivers
v0x55a15d982dd0_0 .net "q_bar", 0 0, L_0x55a15dec4ce0;  alias, 1 drivers
S_0x55a15d981cb0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d981a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec49b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dec4610, C4<1>, C4<1>;
L_0x55a15dec4b70 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dec4e80, C4<1>, C4<1>;
v0x55a15d982570_0 .net "a", 0 0, L_0x55a15dec49b0;  1 drivers
v0x55a15d982630_0 .net "b", 0 0, L_0x55a15dec4b70;  1 drivers
v0x55a15d982700_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9827d0_0 .net "q", 0 0, L_0x55a15dec4c50;  alias, 1 drivers
v0x55a15d9828a0_0 .net "q_bar", 0 0, L_0x55a15dec4ce0;  alias, 1 drivers
v0x55a15d982990_0 .net "r", 0 0, L_0x55a15dec4e80;  1 drivers
v0x55a15d982a30_0 .net "s", 0 0, L_0x55a15dec4610;  alias, 1 drivers
S_0x55a15d981f00 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d981cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dec4c50 .functor NOR 1, L_0x55a15dec4b70, L_0x55a15dec4ce0, C4<0>, C4<0>;
L_0x55a15dec4ce0 .functor NOR 1, L_0x55a15dec49b0, L_0x55a15dec4c50, C4<0>, C4<0>;
v0x55a15d982190_0 .net "q", 0 0, L_0x55a15dec4c50;  alias, 1 drivers
v0x55a15d982270_0 .net "q_bar", 0 0, L_0x55a15dec4ce0;  alias, 1 drivers
v0x55a15d982330_0 .net "r", 0 0, L_0x55a15dec4b70;  alias, 1 drivers
v0x55a15d982400_0 .net "s", 0 0, L_0x55a15dec49b0;  alias, 1 drivers
S_0x55a15d983340 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d980000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dec4110 .functor AND 1, L_0x55a15dec41a0, L_0x55a15dec4c50, C4<1>, C4<1>;
L_0x55a15dec41a0 .functor NOT 1, L_0x55a15dec4010, C4<0>, C4<0>, C4<0>;
L_0x55a15dec4260 .functor AND 1, L_0x55a15dec4010, L_0x55a15ded1300, C4<1>, C4<1>;
L_0x55a15dec42f0 .functor OR 1, L_0x55a15dec4260, L_0x55a15dec4110, C4<0>, C4<0>;
v0x55a15d9835a0_0 .net *"_s1", 0 0, L_0x55a15dec41a0;  1 drivers
v0x55a15d983680_0 .net "in0", 0 0, L_0x55a15dec4c50;  alias, 1 drivers
v0x55a15d9837d0_0 .net "in1", 0 0, L_0x55a15ded1300;  alias, 1 drivers
v0x55a15d983870_0 .net "out", 0 0, L_0x55a15dec42f0;  alias, 1 drivers
v0x55a15d983910_0 .net "s0", 0 0, L_0x55a15dec4010;  alias, 1 drivers
v0x55a15d9839b0_0 .net "w0", 0 0, L_0x55a15dec4110;  1 drivers
v0x55a15d983a70_0 .net "w1", 0 0, L_0x55a15dec4260;  1 drivers
S_0x55a15d984130 .scope module, "obc[20]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec4f30 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d987ce0_0 .net "a", 0 0, L_0x55a15dec5210;  1 drivers
v0x55a15d987e30_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d987ef0_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d987f90_0 .net "in", 0 0, L_0x55a15ded1590;  1 drivers
v0x55a15d988030_0 .net "out", 0 0, L_0x55a15dec5b70;  1 drivers
v0x55a15d9880d0_0 .net "rw", 0 0, L_0x55a15dec4f30;  1 drivers
v0x55a15d988170_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9843a0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d984130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec5790 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d987030_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9870f0_0 .net "d", 0 0, L_0x55a15dec5210;  alias, 1 drivers
v0x55a15d987200_0 .net "q", 0 0, L_0x55a15dec5b70;  alias, 1 drivers
v0x55a15d9872a0_0 .net "q0", 0 0, L_0x55a15dec5530;  1 drivers
v0x55a15d987340_0 .net "q_bar", 0 0, L_0x55a15dec5c00;  1 drivers
S_0x55a15d984630 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9843a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec56e0 .functor NOT 1, L_0x55a15dec5210, C4<0>, C4<0>, C4<0>;
v0x55a15d9857c0_0 .net "clk", 0 0, L_0x55a15dec5790;  1 drivers
v0x55a15d985880_0 .net "d", 0 0, L_0x55a15dec5210;  alias, 1 drivers
v0x55a15d985950_0 .net "q", 0 0, L_0x55a15dec5530;  alias, 1 drivers
v0x55a15d985a70_0 .net "q_bar", 0 0, L_0x55a15dec55c0;  1 drivers
S_0x55a15d9848c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d984630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec5320 .functor AND 1, L_0x55a15dec5790, L_0x55a15dec5210, C4<1>, C4<1>;
L_0x55a15dec5450 .functor AND 1, L_0x55a15dec5790, L_0x55a15dec56e0, C4<1>, C4<1>;
v0x55a15d9851d0_0 .net "a", 0 0, L_0x55a15dec5320;  1 drivers
v0x55a15d985290_0 .net "b", 0 0, L_0x55a15dec5450;  1 drivers
v0x55a15d985360_0 .net "en", 0 0, L_0x55a15dec5790;  alias, 1 drivers
v0x55a15d985430_0 .net "q", 0 0, L_0x55a15dec5530;  alias, 1 drivers
v0x55a15d985500_0 .net "q_bar", 0 0, L_0x55a15dec55c0;  alias, 1 drivers
v0x55a15d9855f0_0 .net "r", 0 0, L_0x55a15dec56e0;  1 drivers
v0x55a15d985690_0 .net "s", 0 0, L_0x55a15dec5210;  alias, 1 drivers
S_0x55a15d984b60 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9848c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dec5530 .functor NOR 1, L_0x55a15dec5450, L_0x55a15dec55c0, C4<0>, C4<0>;
L_0x55a15dec55c0 .functor NOR 1, L_0x55a15dec5320, L_0x55a15dec5530, C4<0>, C4<0>;
v0x55a15d984df0_0 .net "q", 0 0, L_0x55a15dec5530;  alias, 1 drivers
v0x55a15d984ed0_0 .net "q_bar", 0 0, L_0x55a15dec55c0;  alias, 1 drivers
v0x55a15d984f90_0 .net "r", 0 0, L_0x55a15dec5450;  alias, 1 drivers
v0x55a15d985060_0 .net "s", 0 0, L_0x55a15dec5320;  alias, 1 drivers
S_0x55a15d985b80 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9843a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec5da0 .functor NOT 1, L_0x55a15dec5530, C4<0>, C4<0>, C4<0>;
v0x55a15d986c50_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d986d10_0 .net "d", 0 0, L_0x55a15dec5530;  alias, 1 drivers
v0x55a15d986e60_0 .net "q", 0 0, L_0x55a15dec5b70;  alias, 1 drivers
v0x55a15d986f00_0 .net "q_bar", 0 0, L_0x55a15dec5c00;  alias, 1 drivers
S_0x55a15d985de0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d985b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec58d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dec5530, C4<1>, C4<1>;
L_0x55a15dec5a90 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dec5da0, C4<1>, C4<1>;
v0x55a15d9866a0_0 .net "a", 0 0, L_0x55a15dec58d0;  1 drivers
v0x55a15d986760_0 .net "b", 0 0, L_0x55a15dec5a90;  1 drivers
v0x55a15d986830_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d986900_0 .net "q", 0 0, L_0x55a15dec5b70;  alias, 1 drivers
v0x55a15d9869d0_0 .net "q_bar", 0 0, L_0x55a15dec5c00;  alias, 1 drivers
v0x55a15d986ac0_0 .net "r", 0 0, L_0x55a15dec5da0;  1 drivers
v0x55a15d986b60_0 .net "s", 0 0, L_0x55a15dec5530;  alias, 1 drivers
S_0x55a15d986030 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d985de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dec5b70 .functor NOR 1, L_0x55a15dec5a90, L_0x55a15dec5c00, C4<0>, C4<0>;
L_0x55a15dec5c00 .functor NOR 1, L_0x55a15dec58d0, L_0x55a15dec5b70, C4<0>, C4<0>;
v0x55a15d9862c0_0 .net "q", 0 0, L_0x55a15dec5b70;  alias, 1 drivers
v0x55a15d9863a0_0 .net "q_bar", 0 0, L_0x55a15dec5c00;  alias, 1 drivers
v0x55a15d986460_0 .net "r", 0 0, L_0x55a15dec5a90;  alias, 1 drivers
v0x55a15d986530_0 .net "s", 0 0, L_0x55a15dec58d0;  alias, 1 drivers
S_0x55a15d987470 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d984130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dec5030 .functor AND 1, L_0x55a15dec50c0, L_0x55a15dec5b70, C4<1>, C4<1>;
L_0x55a15dec50c0 .functor NOT 1, L_0x55a15dec4f30, C4<0>, C4<0>, C4<0>;
L_0x55a15dec5180 .functor AND 1, L_0x55a15dec4f30, L_0x55a15ded1590, C4<1>, C4<1>;
L_0x55a15dec5210 .functor OR 1, L_0x55a15dec5180, L_0x55a15dec5030, C4<0>, C4<0>;
v0x55a15d9876d0_0 .net *"_s1", 0 0, L_0x55a15dec50c0;  1 drivers
v0x55a15d9877b0_0 .net "in0", 0 0, L_0x55a15dec5b70;  alias, 1 drivers
v0x55a15d987900_0 .net "in1", 0 0, L_0x55a15ded1590;  alias, 1 drivers
v0x55a15d9879a0_0 .net "out", 0 0, L_0x55a15dec5210;  alias, 1 drivers
v0x55a15d987a40_0 .net "s0", 0 0, L_0x55a15dec4f30;  alias, 1 drivers
v0x55a15d987ae0_0 .net "w0", 0 0, L_0x55a15dec5030;  1 drivers
v0x55a15d987ba0_0 .net "w1", 0 0, L_0x55a15dec5180;  1 drivers
S_0x55a15d988260 .scope module, "obc[21]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec5e50 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d98be10_0 .net "a", 0 0, L_0x55a15dec6130;  1 drivers
v0x55a15d98bf60_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d98c020_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d98c0c0_0 .net "in", 0 0, L_0x55a15ded14e0;  1 drivers
v0x55a15d98c160_0 .net "out", 0 0, L_0x55a15dec6a90;  1 drivers
v0x55a15d98c200_0 .net "rw", 0 0, L_0x55a15dec5e50;  1 drivers
v0x55a15d98c2a0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9884d0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d988260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec66b0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d98b160_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d98b220_0 .net "d", 0 0, L_0x55a15dec6130;  alias, 1 drivers
v0x55a15d98b330_0 .net "q", 0 0, L_0x55a15dec6a90;  alias, 1 drivers
v0x55a15d98b3d0_0 .net "q0", 0 0, L_0x55a15dec6450;  1 drivers
v0x55a15d98b470_0 .net "q_bar", 0 0, L_0x55a15dec6b20;  1 drivers
S_0x55a15d988760 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9884d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec6600 .functor NOT 1, L_0x55a15dec6130, C4<0>, C4<0>, C4<0>;
v0x55a15d9898f0_0 .net "clk", 0 0, L_0x55a15dec66b0;  1 drivers
v0x55a15d9899b0_0 .net "d", 0 0, L_0x55a15dec6130;  alias, 1 drivers
v0x55a15d989a80_0 .net "q", 0 0, L_0x55a15dec6450;  alias, 1 drivers
v0x55a15d989ba0_0 .net "q_bar", 0 0, L_0x55a15dec64e0;  1 drivers
S_0x55a15d9889f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d988760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec6240 .functor AND 1, L_0x55a15dec66b0, L_0x55a15dec6130, C4<1>, C4<1>;
L_0x55a15dec6370 .functor AND 1, L_0x55a15dec66b0, L_0x55a15dec6600, C4<1>, C4<1>;
v0x55a15d989300_0 .net "a", 0 0, L_0x55a15dec6240;  1 drivers
v0x55a15d9893c0_0 .net "b", 0 0, L_0x55a15dec6370;  1 drivers
v0x55a15d989490_0 .net "en", 0 0, L_0x55a15dec66b0;  alias, 1 drivers
v0x55a15d989560_0 .net "q", 0 0, L_0x55a15dec6450;  alias, 1 drivers
v0x55a15d989630_0 .net "q_bar", 0 0, L_0x55a15dec64e0;  alias, 1 drivers
v0x55a15d989720_0 .net "r", 0 0, L_0x55a15dec6600;  1 drivers
v0x55a15d9897c0_0 .net "s", 0 0, L_0x55a15dec6130;  alias, 1 drivers
S_0x55a15d988c90 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9889f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dec6450 .functor NOR 1, L_0x55a15dec6370, L_0x55a15dec64e0, C4<0>, C4<0>;
L_0x55a15dec64e0 .functor NOR 1, L_0x55a15dec6240, L_0x55a15dec6450, C4<0>, C4<0>;
v0x55a15d988f20_0 .net "q", 0 0, L_0x55a15dec6450;  alias, 1 drivers
v0x55a15d989000_0 .net "q_bar", 0 0, L_0x55a15dec64e0;  alias, 1 drivers
v0x55a15d9890c0_0 .net "r", 0 0, L_0x55a15dec6370;  alias, 1 drivers
v0x55a15d989190_0 .net "s", 0 0, L_0x55a15dec6240;  alias, 1 drivers
S_0x55a15d989cb0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9884d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec6cc0 .functor NOT 1, L_0x55a15dec6450, C4<0>, C4<0>, C4<0>;
v0x55a15d98ad80_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d98ae40_0 .net "d", 0 0, L_0x55a15dec6450;  alias, 1 drivers
v0x55a15d98af90_0 .net "q", 0 0, L_0x55a15dec6a90;  alias, 1 drivers
v0x55a15d98b030_0 .net "q_bar", 0 0, L_0x55a15dec6b20;  alias, 1 drivers
S_0x55a15d989f10 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d989cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec67f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dec6450, C4<1>, C4<1>;
L_0x55a15dec69b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dec6cc0, C4<1>, C4<1>;
v0x55a15d98a7d0_0 .net "a", 0 0, L_0x55a15dec67f0;  1 drivers
v0x55a15d98a890_0 .net "b", 0 0, L_0x55a15dec69b0;  1 drivers
v0x55a15d98a960_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d98aa30_0 .net "q", 0 0, L_0x55a15dec6a90;  alias, 1 drivers
v0x55a15d98ab00_0 .net "q_bar", 0 0, L_0x55a15dec6b20;  alias, 1 drivers
v0x55a15d98abf0_0 .net "r", 0 0, L_0x55a15dec6cc0;  1 drivers
v0x55a15d98ac90_0 .net "s", 0 0, L_0x55a15dec6450;  alias, 1 drivers
S_0x55a15d98a160 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d989f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dec6a90 .functor NOR 1, L_0x55a15dec69b0, L_0x55a15dec6b20, C4<0>, C4<0>;
L_0x55a15dec6b20 .functor NOR 1, L_0x55a15dec67f0, L_0x55a15dec6a90, C4<0>, C4<0>;
v0x55a15d98a3f0_0 .net "q", 0 0, L_0x55a15dec6a90;  alias, 1 drivers
v0x55a15d98a4d0_0 .net "q_bar", 0 0, L_0x55a15dec6b20;  alias, 1 drivers
v0x55a15d98a590_0 .net "r", 0 0, L_0x55a15dec69b0;  alias, 1 drivers
v0x55a15d98a660_0 .net "s", 0 0, L_0x55a15dec67f0;  alias, 1 drivers
S_0x55a15d98b5a0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d988260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dec5f50 .functor AND 1, L_0x55a15dec5fe0, L_0x55a15dec6a90, C4<1>, C4<1>;
L_0x55a15dec5fe0 .functor NOT 1, L_0x55a15dec5e50, C4<0>, C4<0>, C4<0>;
L_0x55a15dec60a0 .functor AND 1, L_0x55a15dec5e50, L_0x55a15ded14e0, C4<1>, C4<1>;
L_0x55a15dec6130 .functor OR 1, L_0x55a15dec60a0, L_0x55a15dec5f50, C4<0>, C4<0>;
v0x55a15d98b800_0 .net *"_s1", 0 0, L_0x55a15dec5fe0;  1 drivers
v0x55a15d98b8e0_0 .net "in0", 0 0, L_0x55a15dec6a90;  alias, 1 drivers
v0x55a15d98ba30_0 .net "in1", 0 0, L_0x55a15ded14e0;  alias, 1 drivers
v0x55a15d98bad0_0 .net "out", 0 0, L_0x55a15dec6130;  alias, 1 drivers
v0x55a15d98bb70_0 .net "s0", 0 0, L_0x55a15dec5e50;  alias, 1 drivers
v0x55a15d98bc10_0 .net "w0", 0 0, L_0x55a15dec5f50;  1 drivers
v0x55a15d98bcd0_0 .net "w1", 0 0, L_0x55a15dec60a0;  1 drivers
S_0x55a15d98c390 .scope module, "obc[22]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec6d70 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d98ff40_0 .net "a", 0 0, L_0x55a15dec7050;  1 drivers
v0x55a15d990090_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d990150_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d9901f0_0 .net "in", 0 0, L_0x55a15ded16f0;  1 drivers
v0x55a15d990290_0 .net "out", 0 0, L_0x55a15dec79b0;  1 drivers
v0x55a15d990330_0 .net "rw", 0 0, L_0x55a15dec6d70;  1 drivers
v0x55a15d9903d0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d98c600 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d98c390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec75d0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d98f290_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d98f350_0 .net "d", 0 0, L_0x55a15dec7050;  alias, 1 drivers
v0x55a15d98f460_0 .net "q", 0 0, L_0x55a15dec79b0;  alias, 1 drivers
v0x55a15d98f500_0 .net "q0", 0 0, L_0x55a15dec7370;  1 drivers
v0x55a15d98f5a0_0 .net "q_bar", 0 0, L_0x55a15dec7a40;  1 drivers
S_0x55a15d98c890 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d98c600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec7520 .functor NOT 1, L_0x55a15dec7050, C4<0>, C4<0>, C4<0>;
v0x55a15d98da20_0 .net "clk", 0 0, L_0x55a15dec75d0;  1 drivers
v0x55a15d98dae0_0 .net "d", 0 0, L_0x55a15dec7050;  alias, 1 drivers
v0x55a15d98dbb0_0 .net "q", 0 0, L_0x55a15dec7370;  alias, 1 drivers
v0x55a15d98dcd0_0 .net "q_bar", 0 0, L_0x55a15dec7400;  1 drivers
S_0x55a15d98cb20 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d98c890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec7160 .functor AND 1, L_0x55a15dec75d0, L_0x55a15dec7050, C4<1>, C4<1>;
L_0x55a15dec7290 .functor AND 1, L_0x55a15dec75d0, L_0x55a15dec7520, C4<1>, C4<1>;
v0x55a15d98d430_0 .net "a", 0 0, L_0x55a15dec7160;  1 drivers
v0x55a15d98d4f0_0 .net "b", 0 0, L_0x55a15dec7290;  1 drivers
v0x55a15d98d5c0_0 .net "en", 0 0, L_0x55a15dec75d0;  alias, 1 drivers
v0x55a15d98d690_0 .net "q", 0 0, L_0x55a15dec7370;  alias, 1 drivers
v0x55a15d98d760_0 .net "q_bar", 0 0, L_0x55a15dec7400;  alias, 1 drivers
v0x55a15d98d850_0 .net "r", 0 0, L_0x55a15dec7520;  1 drivers
v0x55a15d98d8f0_0 .net "s", 0 0, L_0x55a15dec7050;  alias, 1 drivers
S_0x55a15d98cdc0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d98cb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dec7370 .functor NOR 1, L_0x55a15dec7290, L_0x55a15dec7400, C4<0>, C4<0>;
L_0x55a15dec7400 .functor NOR 1, L_0x55a15dec7160, L_0x55a15dec7370, C4<0>, C4<0>;
v0x55a15d98d050_0 .net "q", 0 0, L_0x55a15dec7370;  alias, 1 drivers
v0x55a15d98d130_0 .net "q_bar", 0 0, L_0x55a15dec7400;  alias, 1 drivers
v0x55a15d98d1f0_0 .net "r", 0 0, L_0x55a15dec7290;  alias, 1 drivers
v0x55a15d98d2c0_0 .net "s", 0 0, L_0x55a15dec7160;  alias, 1 drivers
S_0x55a15d98dde0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d98c600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec7be0 .functor NOT 1, L_0x55a15dec7370, C4<0>, C4<0>, C4<0>;
v0x55a15d98eeb0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d98ef70_0 .net "d", 0 0, L_0x55a15dec7370;  alias, 1 drivers
v0x55a15d98f0c0_0 .net "q", 0 0, L_0x55a15dec79b0;  alias, 1 drivers
v0x55a15d98f160_0 .net "q_bar", 0 0, L_0x55a15dec7a40;  alias, 1 drivers
S_0x55a15d98e040 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d98dde0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec7710 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dec7370, C4<1>, C4<1>;
L_0x55a15dec78d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dec7be0, C4<1>, C4<1>;
v0x55a15d98e900_0 .net "a", 0 0, L_0x55a15dec7710;  1 drivers
v0x55a15d98e9c0_0 .net "b", 0 0, L_0x55a15dec78d0;  1 drivers
v0x55a15d98ea90_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d98eb60_0 .net "q", 0 0, L_0x55a15dec79b0;  alias, 1 drivers
v0x55a15d98ec30_0 .net "q_bar", 0 0, L_0x55a15dec7a40;  alias, 1 drivers
v0x55a15d98ed20_0 .net "r", 0 0, L_0x55a15dec7be0;  1 drivers
v0x55a15d98edc0_0 .net "s", 0 0, L_0x55a15dec7370;  alias, 1 drivers
S_0x55a15d98e290 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d98e040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dec79b0 .functor NOR 1, L_0x55a15dec78d0, L_0x55a15dec7a40, C4<0>, C4<0>;
L_0x55a15dec7a40 .functor NOR 1, L_0x55a15dec7710, L_0x55a15dec79b0, C4<0>, C4<0>;
v0x55a15d98e520_0 .net "q", 0 0, L_0x55a15dec79b0;  alias, 1 drivers
v0x55a15d98e600_0 .net "q_bar", 0 0, L_0x55a15dec7a40;  alias, 1 drivers
v0x55a15d98e6c0_0 .net "r", 0 0, L_0x55a15dec78d0;  alias, 1 drivers
v0x55a15d98e790_0 .net "s", 0 0, L_0x55a15dec7710;  alias, 1 drivers
S_0x55a15d98f6d0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d98c390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dec6e70 .functor AND 1, L_0x55a15dec6f00, L_0x55a15dec79b0, C4<1>, C4<1>;
L_0x55a15dec6f00 .functor NOT 1, L_0x55a15dec6d70, C4<0>, C4<0>, C4<0>;
L_0x55a15dec6fc0 .functor AND 1, L_0x55a15dec6d70, L_0x55a15ded16f0, C4<1>, C4<1>;
L_0x55a15dec7050 .functor OR 1, L_0x55a15dec6fc0, L_0x55a15dec6e70, C4<0>, C4<0>;
v0x55a15d98f930_0 .net *"_s1", 0 0, L_0x55a15dec6f00;  1 drivers
v0x55a15d98fa10_0 .net "in0", 0 0, L_0x55a15dec79b0;  alias, 1 drivers
v0x55a15d98fb60_0 .net "in1", 0 0, L_0x55a15ded16f0;  alias, 1 drivers
v0x55a15d98fc00_0 .net "out", 0 0, L_0x55a15dec7050;  alias, 1 drivers
v0x55a15d98fca0_0 .net "s0", 0 0, L_0x55a15dec6d70;  alias, 1 drivers
v0x55a15d98fd40_0 .net "w0", 0 0, L_0x55a15dec6e70;  1 drivers
v0x55a15d98fe00_0 .net "w1", 0 0, L_0x55a15dec6fc0;  1 drivers
S_0x55a15d9904c0 .scope module, "obc[23]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec7c90 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d994070_0 .net "a", 0 0, L_0x55a15dec7f70;  1 drivers
v0x55a15d9941c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d994280_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d994320_0 .net "in", 0 0, L_0x55a15ded1630;  1 drivers
v0x55a15d9943c0_0 .net "out", 0 0, L_0x55a15dec88d0;  1 drivers
v0x55a15d994460_0 .net "rw", 0 0, L_0x55a15dec7c90;  1 drivers
v0x55a15d994500_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d990730 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9904c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec84f0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9933c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d993480_0 .net "d", 0 0, L_0x55a15dec7f70;  alias, 1 drivers
v0x55a15d993590_0 .net "q", 0 0, L_0x55a15dec88d0;  alias, 1 drivers
v0x55a15d993630_0 .net "q0", 0 0, L_0x55a15dec8290;  1 drivers
v0x55a15d9936d0_0 .net "q_bar", 0 0, L_0x55a15dec8960;  1 drivers
S_0x55a15d9909c0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d990730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec8440 .functor NOT 1, L_0x55a15dec7f70, C4<0>, C4<0>, C4<0>;
v0x55a15d991b50_0 .net "clk", 0 0, L_0x55a15dec84f0;  1 drivers
v0x55a15d991c10_0 .net "d", 0 0, L_0x55a15dec7f70;  alias, 1 drivers
v0x55a15d991ce0_0 .net "q", 0 0, L_0x55a15dec8290;  alias, 1 drivers
v0x55a15d991e00_0 .net "q_bar", 0 0, L_0x55a15dec8320;  1 drivers
S_0x55a15d990c50 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9909c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec8080 .functor AND 1, L_0x55a15dec84f0, L_0x55a15dec7f70, C4<1>, C4<1>;
L_0x55a15dec81b0 .functor AND 1, L_0x55a15dec84f0, L_0x55a15dec8440, C4<1>, C4<1>;
v0x55a15d991560_0 .net "a", 0 0, L_0x55a15dec8080;  1 drivers
v0x55a15d991620_0 .net "b", 0 0, L_0x55a15dec81b0;  1 drivers
v0x55a15d9916f0_0 .net "en", 0 0, L_0x55a15dec84f0;  alias, 1 drivers
v0x55a15d9917c0_0 .net "q", 0 0, L_0x55a15dec8290;  alias, 1 drivers
v0x55a15d991890_0 .net "q_bar", 0 0, L_0x55a15dec8320;  alias, 1 drivers
v0x55a15d991980_0 .net "r", 0 0, L_0x55a15dec8440;  1 drivers
v0x55a15d991a20_0 .net "s", 0 0, L_0x55a15dec7f70;  alias, 1 drivers
S_0x55a15d990ef0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d990c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dec8290 .functor NOR 1, L_0x55a15dec81b0, L_0x55a15dec8320, C4<0>, C4<0>;
L_0x55a15dec8320 .functor NOR 1, L_0x55a15dec8080, L_0x55a15dec8290, C4<0>, C4<0>;
v0x55a15d991180_0 .net "q", 0 0, L_0x55a15dec8290;  alias, 1 drivers
v0x55a15d991260_0 .net "q_bar", 0 0, L_0x55a15dec8320;  alias, 1 drivers
v0x55a15d991320_0 .net "r", 0 0, L_0x55a15dec81b0;  alias, 1 drivers
v0x55a15d9913f0_0 .net "s", 0 0, L_0x55a15dec8080;  alias, 1 drivers
S_0x55a15d991f10 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d990730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec8b00 .functor NOT 1, L_0x55a15dec8290, C4<0>, C4<0>, C4<0>;
v0x55a15d992fe0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9930a0_0 .net "d", 0 0, L_0x55a15dec8290;  alias, 1 drivers
v0x55a15d9931f0_0 .net "q", 0 0, L_0x55a15dec88d0;  alias, 1 drivers
v0x55a15d993290_0 .net "q_bar", 0 0, L_0x55a15dec8960;  alias, 1 drivers
S_0x55a15d992170 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d991f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec8630 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dec8290, C4<1>, C4<1>;
L_0x55a15dec87f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dec8b00, C4<1>, C4<1>;
v0x55a15d992a30_0 .net "a", 0 0, L_0x55a15dec8630;  1 drivers
v0x55a15d992af0_0 .net "b", 0 0, L_0x55a15dec87f0;  1 drivers
v0x55a15d992bc0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d992c90_0 .net "q", 0 0, L_0x55a15dec88d0;  alias, 1 drivers
v0x55a15d992d60_0 .net "q_bar", 0 0, L_0x55a15dec8960;  alias, 1 drivers
v0x55a15d992e50_0 .net "r", 0 0, L_0x55a15dec8b00;  1 drivers
v0x55a15d992ef0_0 .net "s", 0 0, L_0x55a15dec8290;  alias, 1 drivers
S_0x55a15d9923c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d992170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dec88d0 .functor NOR 1, L_0x55a15dec87f0, L_0x55a15dec8960, C4<0>, C4<0>;
L_0x55a15dec8960 .functor NOR 1, L_0x55a15dec8630, L_0x55a15dec88d0, C4<0>, C4<0>;
v0x55a15d992650_0 .net "q", 0 0, L_0x55a15dec88d0;  alias, 1 drivers
v0x55a15d992730_0 .net "q_bar", 0 0, L_0x55a15dec8960;  alias, 1 drivers
v0x55a15d9927f0_0 .net "r", 0 0, L_0x55a15dec87f0;  alias, 1 drivers
v0x55a15d9928c0_0 .net "s", 0 0, L_0x55a15dec8630;  alias, 1 drivers
S_0x55a15d993800 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9904c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dec7d90 .functor AND 1, L_0x55a15dec7e20, L_0x55a15dec88d0, C4<1>, C4<1>;
L_0x55a15dec7e20 .functor NOT 1, L_0x55a15dec7c90, C4<0>, C4<0>, C4<0>;
L_0x55a15dec7ee0 .functor AND 1, L_0x55a15dec7c90, L_0x55a15ded1630, C4<1>, C4<1>;
L_0x55a15dec7f70 .functor OR 1, L_0x55a15dec7ee0, L_0x55a15dec7d90, C4<0>, C4<0>;
v0x55a15d993a60_0 .net *"_s1", 0 0, L_0x55a15dec7e20;  1 drivers
v0x55a15d993b40_0 .net "in0", 0 0, L_0x55a15dec88d0;  alias, 1 drivers
v0x55a15d993c90_0 .net "in1", 0 0, L_0x55a15ded1630;  alias, 1 drivers
v0x55a15d993d30_0 .net "out", 0 0, L_0x55a15dec7f70;  alias, 1 drivers
v0x55a15d993dd0_0 .net "s0", 0 0, L_0x55a15dec7c90;  alias, 1 drivers
v0x55a15d993e70_0 .net "w0", 0 0, L_0x55a15dec7d90;  1 drivers
v0x55a15d993f30_0 .net "w1", 0 0, L_0x55a15dec7ee0;  1 drivers
S_0x55a15d9945f0 .scope module, "obc[24]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec8bb0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d9981a0_0 .net "a", 0 0, L_0x55a15dec8e90;  1 drivers
v0x55a15d9982f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9983b0_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d998450_0 .net "in", 0 0, L_0x55a15ded1860;  1 drivers
v0x55a15d9984f0_0 .net "out", 0 0, L_0x55a15dec97f0;  1 drivers
v0x55a15d998590_0 .net "rw", 0 0, L_0x55a15dec8bb0;  1 drivers
v0x55a15d998630_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d994860 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9945f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec9410 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9974f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9975b0_0 .net "d", 0 0, L_0x55a15dec8e90;  alias, 1 drivers
v0x55a15d9976c0_0 .net "q", 0 0, L_0x55a15dec97f0;  alias, 1 drivers
v0x55a15d997760_0 .net "q0", 0 0, L_0x55a15dec91b0;  1 drivers
v0x55a15d997800_0 .net "q_bar", 0 0, L_0x55a15dec9880;  1 drivers
S_0x55a15d994af0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d994860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec9360 .functor NOT 1, L_0x55a15dec8e90, C4<0>, C4<0>, C4<0>;
v0x55a15d995c80_0 .net "clk", 0 0, L_0x55a15dec9410;  1 drivers
v0x55a15d995d40_0 .net "d", 0 0, L_0x55a15dec8e90;  alias, 1 drivers
v0x55a15d995e10_0 .net "q", 0 0, L_0x55a15dec91b0;  alias, 1 drivers
v0x55a15d995f30_0 .net "q_bar", 0 0, L_0x55a15dec9240;  1 drivers
S_0x55a15d994d80 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d994af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec8fa0 .functor AND 1, L_0x55a15dec9410, L_0x55a15dec8e90, C4<1>, C4<1>;
L_0x55a15dec90d0 .functor AND 1, L_0x55a15dec9410, L_0x55a15dec9360, C4<1>, C4<1>;
v0x55a15d995690_0 .net "a", 0 0, L_0x55a15dec8fa0;  1 drivers
v0x55a15d995750_0 .net "b", 0 0, L_0x55a15dec90d0;  1 drivers
v0x55a15d995820_0 .net "en", 0 0, L_0x55a15dec9410;  alias, 1 drivers
v0x55a15d9958f0_0 .net "q", 0 0, L_0x55a15dec91b0;  alias, 1 drivers
v0x55a15d9959c0_0 .net "q_bar", 0 0, L_0x55a15dec9240;  alias, 1 drivers
v0x55a15d995ab0_0 .net "r", 0 0, L_0x55a15dec9360;  1 drivers
v0x55a15d995b50_0 .net "s", 0 0, L_0x55a15dec8e90;  alias, 1 drivers
S_0x55a15d995020 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d994d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dec91b0 .functor NOR 1, L_0x55a15dec90d0, L_0x55a15dec9240, C4<0>, C4<0>;
L_0x55a15dec9240 .functor NOR 1, L_0x55a15dec8fa0, L_0x55a15dec91b0, C4<0>, C4<0>;
v0x55a15d9952b0_0 .net "q", 0 0, L_0x55a15dec91b0;  alias, 1 drivers
v0x55a15d995390_0 .net "q_bar", 0 0, L_0x55a15dec9240;  alias, 1 drivers
v0x55a15d995450_0 .net "r", 0 0, L_0x55a15dec90d0;  alias, 1 drivers
v0x55a15d995520_0 .net "s", 0 0, L_0x55a15dec8fa0;  alias, 1 drivers
S_0x55a15d996040 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d994860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dec9a20 .functor NOT 1, L_0x55a15dec91b0, C4<0>, C4<0>, C4<0>;
v0x55a15d997110_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9971d0_0 .net "d", 0 0, L_0x55a15dec91b0;  alias, 1 drivers
v0x55a15d997320_0 .net "q", 0 0, L_0x55a15dec97f0;  alias, 1 drivers
v0x55a15d9973c0_0 .net "q_bar", 0 0, L_0x55a15dec9880;  alias, 1 drivers
S_0x55a15d9962a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d996040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec9550 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dec91b0, C4<1>, C4<1>;
L_0x55a15dec9710 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dec9a20, C4<1>, C4<1>;
v0x55a15d996b60_0 .net "a", 0 0, L_0x55a15dec9550;  1 drivers
v0x55a15d996c20_0 .net "b", 0 0, L_0x55a15dec9710;  1 drivers
v0x55a15d996cf0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d996dc0_0 .net "q", 0 0, L_0x55a15dec97f0;  alias, 1 drivers
v0x55a15d996e90_0 .net "q_bar", 0 0, L_0x55a15dec9880;  alias, 1 drivers
v0x55a15d996f80_0 .net "r", 0 0, L_0x55a15dec9a20;  1 drivers
v0x55a15d997020_0 .net "s", 0 0, L_0x55a15dec91b0;  alias, 1 drivers
S_0x55a15d9964f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9962a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dec97f0 .functor NOR 1, L_0x55a15dec9710, L_0x55a15dec9880, C4<0>, C4<0>;
L_0x55a15dec9880 .functor NOR 1, L_0x55a15dec9550, L_0x55a15dec97f0, C4<0>, C4<0>;
v0x55a15d996780_0 .net "q", 0 0, L_0x55a15dec97f0;  alias, 1 drivers
v0x55a15d996860_0 .net "q_bar", 0 0, L_0x55a15dec9880;  alias, 1 drivers
v0x55a15d996920_0 .net "r", 0 0, L_0x55a15dec9710;  alias, 1 drivers
v0x55a15d9969f0_0 .net "s", 0 0, L_0x55a15dec9550;  alias, 1 drivers
S_0x55a15d997930 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9945f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dec8cb0 .functor AND 1, L_0x55a15dec8d40, L_0x55a15dec97f0, C4<1>, C4<1>;
L_0x55a15dec8d40 .functor NOT 1, L_0x55a15dec8bb0, C4<0>, C4<0>, C4<0>;
L_0x55a15dec8e00 .functor AND 1, L_0x55a15dec8bb0, L_0x55a15ded1860, C4<1>, C4<1>;
L_0x55a15dec8e90 .functor OR 1, L_0x55a15dec8e00, L_0x55a15dec8cb0, C4<0>, C4<0>;
v0x55a15d997b90_0 .net *"_s1", 0 0, L_0x55a15dec8d40;  1 drivers
v0x55a15d997c70_0 .net "in0", 0 0, L_0x55a15dec97f0;  alias, 1 drivers
v0x55a15d997dc0_0 .net "in1", 0 0, L_0x55a15ded1860;  alias, 1 drivers
v0x55a15d997e60_0 .net "out", 0 0, L_0x55a15dec8e90;  alias, 1 drivers
v0x55a15d997f00_0 .net "s0", 0 0, L_0x55a15dec8bb0;  alias, 1 drivers
v0x55a15d997fa0_0 .net "w0", 0 0, L_0x55a15dec8cb0;  1 drivers
v0x55a15d998060_0 .net "w1", 0 0, L_0x55a15dec8e00;  1 drivers
S_0x55a15d998720 .scope module, "obc[25]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec9ad0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d99c2d0_0 .net "a", 0 0, L_0x55a15dec9db0;  1 drivers
v0x55a15d99c420_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d99c4e0_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d99c580_0 .net "in", 0 0, L_0x55a15ded1790;  1 drivers
v0x55a15d99c620_0 .net "out", 0 0, L_0x55a15deca710;  1 drivers
v0x55a15d99c6c0_0 .net "rw", 0 0, L_0x55a15dec9ad0;  1 drivers
v0x55a15d99c760_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d998990 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d998720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deca330 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d99b620_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d99b6e0_0 .net "d", 0 0, L_0x55a15dec9db0;  alias, 1 drivers
v0x55a15d99b7f0_0 .net "q", 0 0, L_0x55a15deca710;  alias, 1 drivers
v0x55a15d99b890_0 .net "q0", 0 0, L_0x55a15deca0d0;  1 drivers
v0x55a15d99b930_0 .net "q_bar", 0 0, L_0x55a15deca7a0;  1 drivers
S_0x55a15d998c20 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d998990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deca280 .functor NOT 1, L_0x55a15dec9db0, C4<0>, C4<0>, C4<0>;
v0x55a15d999db0_0 .net "clk", 0 0, L_0x55a15deca330;  1 drivers
v0x55a15d999e70_0 .net "d", 0 0, L_0x55a15dec9db0;  alias, 1 drivers
v0x55a15d999f40_0 .net "q", 0 0, L_0x55a15deca0d0;  alias, 1 drivers
v0x55a15d99a060_0 .net "q_bar", 0 0, L_0x55a15deca160;  1 drivers
S_0x55a15d998eb0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d998c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dec9ec0 .functor AND 1, L_0x55a15deca330, L_0x55a15dec9db0, C4<1>, C4<1>;
L_0x55a15dec9ff0 .functor AND 1, L_0x55a15deca330, L_0x55a15deca280, C4<1>, C4<1>;
v0x55a15d9997c0_0 .net "a", 0 0, L_0x55a15dec9ec0;  1 drivers
v0x55a15d999880_0 .net "b", 0 0, L_0x55a15dec9ff0;  1 drivers
v0x55a15d999950_0 .net "en", 0 0, L_0x55a15deca330;  alias, 1 drivers
v0x55a15d999a20_0 .net "q", 0 0, L_0x55a15deca0d0;  alias, 1 drivers
v0x55a15d999af0_0 .net "q_bar", 0 0, L_0x55a15deca160;  alias, 1 drivers
v0x55a15d999be0_0 .net "r", 0 0, L_0x55a15deca280;  1 drivers
v0x55a15d999c80_0 .net "s", 0 0, L_0x55a15dec9db0;  alias, 1 drivers
S_0x55a15d999150 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d998eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deca0d0 .functor NOR 1, L_0x55a15dec9ff0, L_0x55a15deca160, C4<0>, C4<0>;
L_0x55a15deca160 .functor NOR 1, L_0x55a15dec9ec0, L_0x55a15deca0d0, C4<0>, C4<0>;
v0x55a15d9993e0_0 .net "q", 0 0, L_0x55a15deca0d0;  alias, 1 drivers
v0x55a15d9994c0_0 .net "q_bar", 0 0, L_0x55a15deca160;  alias, 1 drivers
v0x55a15d999580_0 .net "r", 0 0, L_0x55a15dec9ff0;  alias, 1 drivers
v0x55a15d999650_0 .net "s", 0 0, L_0x55a15dec9ec0;  alias, 1 drivers
S_0x55a15d99a170 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d998990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deca940 .functor NOT 1, L_0x55a15deca0d0, C4<0>, C4<0>, C4<0>;
v0x55a15d99b240_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d99b300_0 .net "d", 0 0, L_0x55a15deca0d0;  alias, 1 drivers
v0x55a15d99b450_0 .net "q", 0 0, L_0x55a15deca710;  alias, 1 drivers
v0x55a15d99b4f0_0 .net "q_bar", 0 0, L_0x55a15deca7a0;  alias, 1 drivers
S_0x55a15d99a3d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d99a170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deca470 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deca0d0, C4<1>, C4<1>;
L_0x55a15deca630 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deca940, C4<1>, C4<1>;
v0x55a15d99ac90_0 .net "a", 0 0, L_0x55a15deca470;  1 drivers
v0x55a15d99ad50_0 .net "b", 0 0, L_0x55a15deca630;  1 drivers
v0x55a15d99ae20_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d99aef0_0 .net "q", 0 0, L_0x55a15deca710;  alias, 1 drivers
v0x55a15d99afc0_0 .net "q_bar", 0 0, L_0x55a15deca7a0;  alias, 1 drivers
v0x55a15d99b0b0_0 .net "r", 0 0, L_0x55a15deca940;  1 drivers
v0x55a15d99b150_0 .net "s", 0 0, L_0x55a15deca0d0;  alias, 1 drivers
S_0x55a15d99a620 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d99a3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deca710 .functor NOR 1, L_0x55a15deca630, L_0x55a15deca7a0, C4<0>, C4<0>;
L_0x55a15deca7a0 .functor NOR 1, L_0x55a15deca470, L_0x55a15deca710, C4<0>, C4<0>;
v0x55a15d99a8b0_0 .net "q", 0 0, L_0x55a15deca710;  alias, 1 drivers
v0x55a15d99a990_0 .net "q_bar", 0 0, L_0x55a15deca7a0;  alias, 1 drivers
v0x55a15d99aa50_0 .net "r", 0 0, L_0x55a15deca630;  alias, 1 drivers
v0x55a15d99ab20_0 .net "s", 0 0, L_0x55a15deca470;  alias, 1 drivers
S_0x55a15d99ba60 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d998720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dec9bd0 .functor AND 1, L_0x55a15dec9c60, L_0x55a15deca710, C4<1>, C4<1>;
L_0x55a15dec9c60 .functor NOT 1, L_0x55a15dec9ad0, C4<0>, C4<0>, C4<0>;
L_0x55a15dec9d20 .functor AND 1, L_0x55a15dec9ad0, L_0x55a15ded1790, C4<1>, C4<1>;
L_0x55a15dec9db0 .functor OR 1, L_0x55a15dec9d20, L_0x55a15dec9bd0, C4<0>, C4<0>;
v0x55a15d99bcc0_0 .net *"_s1", 0 0, L_0x55a15dec9c60;  1 drivers
v0x55a15d99bda0_0 .net "in0", 0 0, L_0x55a15deca710;  alias, 1 drivers
v0x55a15d99bef0_0 .net "in1", 0 0, L_0x55a15ded1790;  alias, 1 drivers
v0x55a15d99bf90_0 .net "out", 0 0, L_0x55a15dec9db0;  alias, 1 drivers
v0x55a15d99c030_0 .net "s0", 0 0, L_0x55a15dec9ad0;  alias, 1 drivers
v0x55a15d99c0d0_0 .net "w0", 0 0, L_0x55a15dec9bd0;  1 drivers
v0x55a15d99c190_0 .net "w1", 0 0, L_0x55a15dec9d20;  1 drivers
S_0x55a15d99c850 .scope module, "obc[26]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deca9f0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d9a0400_0 .net "a", 0 0, L_0x55a15decacd0;  1 drivers
v0x55a15d9a0550_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9a0610_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d9a06b0_0 .net "in", 0 0, L_0x55a15ded19e0;  1 drivers
v0x55a15d9a0750_0 .net "out", 0 0, L_0x55a15decb630;  1 drivers
v0x55a15d9a07f0_0 .net "rw", 0 0, L_0x55a15deca9f0;  1 drivers
v0x55a15d9a0890_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d99cac0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d99c850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15decb250 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d99f750_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d99f810_0 .net "d", 0 0, L_0x55a15decacd0;  alias, 1 drivers
v0x55a15d99f920_0 .net "q", 0 0, L_0x55a15decb630;  alias, 1 drivers
v0x55a15d99f9c0_0 .net "q0", 0 0, L_0x55a15decaff0;  1 drivers
v0x55a15d99fa60_0 .net "q_bar", 0 0, L_0x55a15decb6c0;  1 drivers
S_0x55a15d99cd50 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d99cac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15decb1a0 .functor NOT 1, L_0x55a15decacd0, C4<0>, C4<0>, C4<0>;
v0x55a15d99dee0_0 .net "clk", 0 0, L_0x55a15decb250;  1 drivers
v0x55a15d99dfa0_0 .net "d", 0 0, L_0x55a15decacd0;  alias, 1 drivers
v0x55a15d99e070_0 .net "q", 0 0, L_0x55a15decaff0;  alias, 1 drivers
v0x55a15d99e190_0 .net "q_bar", 0 0, L_0x55a15decb080;  1 drivers
S_0x55a15d99cfe0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d99cd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15decade0 .functor AND 1, L_0x55a15decb250, L_0x55a15decacd0, C4<1>, C4<1>;
L_0x55a15decaf10 .functor AND 1, L_0x55a15decb250, L_0x55a15decb1a0, C4<1>, C4<1>;
v0x55a15d99d8f0_0 .net "a", 0 0, L_0x55a15decade0;  1 drivers
v0x55a15d99d9b0_0 .net "b", 0 0, L_0x55a15decaf10;  1 drivers
v0x55a15d99da80_0 .net "en", 0 0, L_0x55a15decb250;  alias, 1 drivers
v0x55a15d99db50_0 .net "q", 0 0, L_0x55a15decaff0;  alias, 1 drivers
v0x55a15d99dc20_0 .net "q_bar", 0 0, L_0x55a15decb080;  alias, 1 drivers
v0x55a15d99dd10_0 .net "r", 0 0, L_0x55a15decb1a0;  1 drivers
v0x55a15d99ddb0_0 .net "s", 0 0, L_0x55a15decacd0;  alias, 1 drivers
S_0x55a15d99d280 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d99cfe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15decaff0 .functor NOR 1, L_0x55a15decaf10, L_0x55a15decb080, C4<0>, C4<0>;
L_0x55a15decb080 .functor NOR 1, L_0x55a15decade0, L_0x55a15decaff0, C4<0>, C4<0>;
v0x55a15d99d510_0 .net "q", 0 0, L_0x55a15decaff0;  alias, 1 drivers
v0x55a15d99d5f0_0 .net "q_bar", 0 0, L_0x55a15decb080;  alias, 1 drivers
v0x55a15d99d6b0_0 .net "r", 0 0, L_0x55a15decaf10;  alias, 1 drivers
v0x55a15d99d780_0 .net "s", 0 0, L_0x55a15decade0;  alias, 1 drivers
S_0x55a15d99e2a0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d99cac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15decb860 .functor NOT 1, L_0x55a15decaff0, C4<0>, C4<0>, C4<0>;
v0x55a15d99f370_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d99f430_0 .net "d", 0 0, L_0x55a15decaff0;  alias, 1 drivers
v0x55a15d99f580_0 .net "q", 0 0, L_0x55a15decb630;  alias, 1 drivers
v0x55a15d99f620_0 .net "q_bar", 0 0, L_0x55a15decb6c0;  alias, 1 drivers
S_0x55a15d99e500 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d99e2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15decb390 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15decaff0, C4<1>, C4<1>;
L_0x55a15decb550 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15decb860, C4<1>, C4<1>;
v0x55a15d99edc0_0 .net "a", 0 0, L_0x55a15decb390;  1 drivers
v0x55a15d99ee80_0 .net "b", 0 0, L_0x55a15decb550;  1 drivers
v0x55a15d99ef50_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d99f020_0 .net "q", 0 0, L_0x55a15decb630;  alias, 1 drivers
v0x55a15d99f0f0_0 .net "q_bar", 0 0, L_0x55a15decb6c0;  alias, 1 drivers
v0x55a15d99f1e0_0 .net "r", 0 0, L_0x55a15decb860;  1 drivers
v0x55a15d99f280_0 .net "s", 0 0, L_0x55a15decaff0;  alias, 1 drivers
S_0x55a15d99e750 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d99e500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15decb630 .functor NOR 1, L_0x55a15decb550, L_0x55a15decb6c0, C4<0>, C4<0>;
L_0x55a15decb6c0 .functor NOR 1, L_0x55a15decb390, L_0x55a15decb630, C4<0>, C4<0>;
v0x55a15d99e9e0_0 .net "q", 0 0, L_0x55a15decb630;  alias, 1 drivers
v0x55a15d99eac0_0 .net "q_bar", 0 0, L_0x55a15decb6c0;  alias, 1 drivers
v0x55a15d99eb80_0 .net "r", 0 0, L_0x55a15decb550;  alias, 1 drivers
v0x55a15d99ec50_0 .net "s", 0 0, L_0x55a15decb390;  alias, 1 drivers
S_0x55a15d99fb90 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d99c850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15decaaf0 .functor AND 1, L_0x55a15decab80, L_0x55a15decb630, C4<1>, C4<1>;
L_0x55a15decab80 .functor NOT 1, L_0x55a15deca9f0, C4<0>, C4<0>, C4<0>;
L_0x55a15decac40 .functor AND 1, L_0x55a15deca9f0, L_0x55a15ded19e0, C4<1>, C4<1>;
L_0x55a15decacd0 .functor OR 1, L_0x55a15decac40, L_0x55a15decaaf0, C4<0>, C4<0>;
v0x55a15d99fdf0_0 .net *"_s1", 0 0, L_0x55a15decab80;  1 drivers
v0x55a15d99fed0_0 .net "in0", 0 0, L_0x55a15decb630;  alias, 1 drivers
v0x55a15d9a0020_0 .net "in1", 0 0, L_0x55a15ded19e0;  alias, 1 drivers
v0x55a15d9a00c0_0 .net "out", 0 0, L_0x55a15decacd0;  alias, 1 drivers
v0x55a15d9a0160_0 .net "s0", 0 0, L_0x55a15deca9f0;  alias, 1 drivers
v0x55a15d9a0200_0 .net "w0", 0 0, L_0x55a15decaaf0;  1 drivers
v0x55a15d9a02c0_0 .net "w1", 0 0, L_0x55a15decac40;  1 drivers
S_0x55a15d9a0980 .scope module, "obc[27]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15decb910 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d9a4530_0 .net "a", 0 0, L_0x55a15decbbf0;  1 drivers
v0x55a15d9a4680_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9a4740_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d9a47e0_0 .net "in", 0 0, L_0x55a15ded1900;  1 drivers
v0x55a15d9a4880_0 .net "out", 0 0, L_0x55a15decc550;  1 drivers
v0x55a15d9a4920_0 .net "rw", 0 0, L_0x55a15decb910;  1 drivers
v0x55a15d9a49c0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9a0bf0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9a0980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15decc170 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9a3880_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9a3940_0 .net "d", 0 0, L_0x55a15decbbf0;  alias, 1 drivers
v0x55a15d9a3a50_0 .net "q", 0 0, L_0x55a15decc550;  alias, 1 drivers
v0x55a15d9a3af0_0 .net "q0", 0 0, L_0x55a15decbf10;  1 drivers
v0x55a15d9a3b90_0 .net "q_bar", 0 0, L_0x55a15decc5e0;  1 drivers
S_0x55a15d9a0e80 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9a0bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15decc0c0 .functor NOT 1, L_0x55a15decbbf0, C4<0>, C4<0>, C4<0>;
v0x55a15d9a2010_0 .net "clk", 0 0, L_0x55a15decc170;  1 drivers
v0x55a15d9a20d0_0 .net "d", 0 0, L_0x55a15decbbf0;  alias, 1 drivers
v0x55a15d9a21a0_0 .net "q", 0 0, L_0x55a15decbf10;  alias, 1 drivers
v0x55a15d9a22c0_0 .net "q_bar", 0 0, L_0x55a15decbfa0;  1 drivers
S_0x55a15d9a1110 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9a0e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15decbd00 .functor AND 1, L_0x55a15decc170, L_0x55a15decbbf0, C4<1>, C4<1>;
L_0x55a15decbe30 .functor AND 1, L_0x55a15decc170, L_0x55a15decc0c0, C4<1>, C4<1>;
v0x55a15d9a1a20_0 .net "a", 0 0, L_0x55a15decbd00;  1 drivers
v0x55a15d9a1ae0_0 .net "b", 0 0, L_0x55a15decbe30;  1 drivers
v0x55a15d9a1bb0_0 .net "en", 0 0, L_0x55a15decc170;  alias, 1 drivers
v0x55a15d9a1c80_0 .net "q", 0 0, L_0x55a15decbf10;  alias, 1 drivers
v0x55a15d9a1d50_0 .net "q_bar", 0 0, L_0x55a15decbfa0;  alias, 1 drivers
v0x55a15d9a1e40_0 .net "r", 0 0, L_0x55a15decc0c0;  1 drivers
v0x55a15d9a1ee0_0 .net "s", 0 0, L_0x55a15decbbf0;  alias, 1 drivers
S_0x55a15d9a13b0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9a1110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15decbf10 .functor NOR 1, L_0x55a15decbe30, L_0x55a15decbfa0, C4<0>, C4<0>;
L_0x55a15decbfa0 .functor NOR 1, L_0x55a15decbd00, L_0x55a15decbf10, C4<0>, C4<0>;
v0x55a15d9a1640_0 .net "q", 0 0, L_0x55a15decbf10;  alias, 1 drivers
v0x55a15d9a1720_0 .net "q_bar", 0 0, L_0x55a15decbfa0;  alias, 1 drivers
v0x55a15d9a17e0_0 .net "r", 0 0, L_0x55a15decbe30;  alias, 1 drivers
v0x55a15d9a18b0_0 .net "s", 0 0, L_0x55a15decbd00;  alias, 1 drivers
S_0x55a15d9a23d0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9a0bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15decc780 .functor NOT 1, L_0x55a15decbf10, C4<0>, C4<0>, C4<0>;
v0x55a15d9a34a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9a3560_0 .net "d", 0 0, L_0x55a15decbf10;  alias, 1 drivers
v0x55a15d9a36b0_0 .net "q", 0 0, L_0x55a15decc550;  alias, 1 drivers
v0x55a15d9a3750_0 .net "q_bar", 0 0, L_0x55a15decc5e0;  alias, 1 drivers
S_0x55a15d9a2630 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9a23d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15decc2b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15decbf10, C4<1>, C4<1>;
L_0x55a15decc470 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15decc780, C4<1>, C4<1>;
v0x55a15d9a2ef0_0 .net "a", 0 0, L_0x55a15decc2b0;  1 drivers
v0x55a15d9a2fb0_0 .net "b", 0 0, L_0x55a15decc470;  1 drivers
v0x55a15d9a3080_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9a3150_0 .net "q", 0 0, L_0x55a15decc550;  alias, 1 drivers
v0x55a15d9a3220_0 .net "q_bar", 0 0, L_0x55a15decc5e0;  alias, 1 drivers
v0x55a15d9a3310_0 .net "r", 0 0, L_0x55a15decc780;  1 drivers
v0x55a15d9a33b0_0 .net "s", 0 0, L_0x55a15decbf10;  alias, 1 drivers
S_0x55a15d9a2880 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9a2630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15decc550 .functor NOR 1, L_0x55a15decc470, L_0x55a15decc5e0, C4<0>, C4<0>;
L_0x55a15decc5e0 .functor NOR 1, L_0x55a15decc2b0, L_0x55a15decc550, C4<0>, C4<0>;
v0x55a15d9a2b10_0 .net "q", 0 0, L_0x55a15decc550;  alias, 1 drivers
v0x55a15d9a2bf0_0 .net "q_bar", 0 0, L_0x55a15decc5e0;  alias, 1 drivers
v0x55a15d9a2cb0_0 .net "r", 0 0, L_0x55a15decc470;  alias, 1 drivers
v0x55a15d9a2d80_0 .net "s", 0 0, L_0x55a15decc2b0;  alias, 1 drivers
S_0x55a15d9a3cc0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9a0980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15decba10 .functor AND 1, L_0x55a15decbaa0, L_0x55a15decc550, C4<1>, C4<1>;
L_0x55a15decbaa0 .functor NOT 1, L_0x55a15decb910, C4<0>, C4<0>, C4<0>;
L_0x55a15decbb60 .functor AND 1, L_0x55a15decb910, L_0x55a15ded1900, C4<1>, C4<1>;
L_0x55a15decbbf0 .functor OR 1, L_0x55a15decbb60, L_0x55a15decba10, C4<0>, C4<0>;
v0x55a15d9a3f20_0 .net *"_s1", 0 0, L_0x55a15decbaa0;  1 drivers
v0x55a15d9a4000_0 .net "in0", 0 0, L_0x55a15decc550;  alias, 1 drivers
v0x55a15d9a4150_0 .net "in1", 0 0, L_0x55a15ded1900;  alias, 1 drivers
v0x55a15d9a41f0_0 .net "out", 0 0, L_0x55a15decbbf0;  alias, 1 drivers
v0x55a15d9a4290_0 .net "s0", 0 0, L_0x55a15decb910;  alias, 1 drivers
v0x55a15d9a4330_0 .net "w0", 0 0, L_0x55a15decba10;  1 drivers
v0x55a15d9a43f0_0 .net "w1", 0 0, L_0x55a15decbb60;  1 drivers
S_0x55a15d9a4ab0 .scope module, "obc[28]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15decc830 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d9a8660_0 .net "a", 0 0, L_0x55a15deccb10;  1 drivers
v0x55a15d9a87b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9a8870_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d9a8910_0 .net "in", 0 0, L_0x55a15ded1b70;  1 drivers
v0x55a15d9a89b0_0 .net "out", 0 0, L_0x55a15decd390;  1 drivers
v0x55a15d9a8a50_0 .net "rw", 0 0, L_0x55a15decc830;  1 drivers
v0x55a15d9a8af0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9a4d20 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9a4ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15decd050 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9a79b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9a7a70_0 .net "d", 0 0, L_0x55a15deccb10;  alias, 1 drivers
v0x55a15d9a7b80_0 .net "q", 0 0, L_0x55a15decd390;  alias, 1 drivers
v0x55a15d9a7c20_0 .net "q0", 0 0, L_0x55a15decce30;  1 drivers
v0x55a15d9a7cc0_0 .net "q_bar", 0 0, L_0x55a15decd400;  1 drivers
S_0x55a15d9a4fb0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9a4d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deccfe0 .functor NOT 1, L_0x55a15deccb10, C4<0>, C4<0>, C4<0>;
v0x55a15d9a6140_0 .net "clk", 0 0, L_0x55a15decd050;  1 drivers
v0x55a15d9a6200_0 .net "d", 0 0, L_0x55a15deccb10;  alias, 1 drivers
v0x55a15d9a62d0_0 .net "q", 0 0, L_0x55a15decce30;  alias, 1 drivers
v0x55a15d9a63f0_0 .net "q_bar", 0 0, L_0x55a15deccec0;  1 drivers
S_0x55a15d9a5240 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9a4fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deccc20 .functor AND 1, L_0x55a15decd050, L_0x55a15deccb10, C4<1>, C4<1>;
L_0x55a15deccd50 .functor AND 1, L_0x55a15decd050, L_0x55a15deccfe0, C4<1>, C4<1>;
v0x55a15d9a5b50_0 .net "a", 0 0, L_0x55a15deccc20;  1 drivers
v0x55a15d9a5c10_0 .net "b", 0 0, L_0x55a15deccd50;  1 drivers
v0x55a15d9a5ce0_0 .net "en", 0 0, L_0x55a15decd050;  alias, 1 drivers
v0x55a15d9a5db0_0 .net "q", 0 0, L_0x55a15decce30;  alias, 1 drivers
v0x55a15d9a5e80_0 .net "q_bar", 0 0, L_0x55a15deccec0;  alias, 1 drivers
v0x55a15d9a5f70_0 .net "r", 0 0, L_0x55a15deccfe0;  1 drivers
v0x55a15d9a6010_0 .net "s", 0 0, L_0x55a15deccb10;  alias, 1 drivers
S_0x55a15d9a54e0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9a5240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15decce30 .functor NOR 1, L_0x55a15deccd50, L_0x55a15deccec0, C4<0>, C4<0>;
L_0x55a15deccec0 .functor NOR 1, L_0x55a15deccc20, L_0x55a15decce30, C4<0>, C4<0>;
v0x55a15d9a5770_0 .net "q", 0 0, L_0x55a15decce30;  alias, 1 drivers
v0x55a15d9a5850_0 .net "q_bar", 0 0, L_0x55a15deccec0;  alias, 1 drivers
v0x55a15d9a5910_0 .net "r", 0 0, L_0x55a15deccd50;  alias, 1 drivers
v0x55a15d9a59e0_0 .net "s", 0 0, L_0x55a15deccc20;  alias, 1 drivers
S_0x55a15d9a6500 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9a4d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15decd580 .functor NOT 1, L_0x55a15decce30, C4<0>, C4<0>, C4<0>;
v0x55a15d9a75d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9a7690_0 .net "d", 0 0, L_0x55a15decce30;  alias, 1 drivers
v0x55a15d9a77e0_0 .net "q", 0 0, L_0x55a15decd390;  alias, 1 drivers
v0x55a15d9a7880_0 .net "q_bar", 0 0, L_0x55a15decd400;  alias, 1 drivers
S_0x55a15d9a6760 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9a6500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15decd150 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15decce30, C4<1>, C4<1>;
L_0x55a15decd2d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15decd580, C4<1>, C4<1>;
v0x55a15d9a7020_0 .net "a", 0 0, L_0x55a15decd150;  1 drivers
v0x55a15d9a70e0_0 .net "b", 0 0, L_0x55a15decd2d0;  1 drivers
v0x55a15d9a71b0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9a7280_0 .net "q", 0 0, L_0x55a15decd390;  alias, 1 drivers
v0x55a15d9a7350_0 .net "q_bar", 0 0, L_0x55a15decd400;  alias, 1 drivers
v0x55a15d9a7440_0 .net "r", 0 0, L_0x55a15decd580;  1 drivers
v0x55a15d9a74e0_0 .net "s", 0 0, L_0x55a15decce30;  alias, 1 drivers
S_0x55a15d9a69b0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9a6760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15decd390 .functor NOR 1, L_0x55a15decd2d0, L_0x55a15decd400, C4<0>, C4<0>;
L_0x55a15decd400 .functor NOR 1, L_0x55a15decd150, L_0x55a15decd390, C4<0>, C4<0>;
v0x55a15d9a6c40_0 .net "q", 0 0, L_0x55a15decd390;  alias, 1 drivers
v0x55a15d9a6d20_0 .net "q_bar", 0 0, L_0x55a15decd400;  alias, 1 drivers
v0x55a15d9a6de0_0 .net "r", 0 0, L_0x55a15decd2d0;  alias, 1 drivers
v0x55a15d9a6eb0_0 .net "s", 0 0, L_0x55a15decd150;  alias, 1 drivers
S_0x55a15d9a7df0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9a4ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15decc930 .functor AND 1, L_0x55a15decc9c0, L_0x55a15decd390, C4<1>, C4<1>;
L_0x55a15decc9c0 .functor NOT 1, L_0x55a15decc830, C4<0>, C4<0>, C4<0>;
L_0x55a15decca80 .functor AND 1, L_0x55a15decc830, L_0x55a15ded1b70, C4<1>, C4<1>;
L_0x55a15deccb10 .functor OR 1, L_0x55a15decca80, L_0x55a15decc930, C4<0>, C4<0>;
v0x55a15d9a8050_0 .net *"_s1", 0 0, L_0x55a15decc9c0;  1 drivers
v0x55a15d9a8130_0 .net "in0", 0 0, L_0x55a15decd390;  alias, 1 drivers
v0x55a15d9a8280_0 .net "in1", 0 0, L_0x55a15ded1b70;  alias, 1 drivers
v0x55a15d9a8320_0 .net "out", 0 0, L_0x55a15deccb10;  alias, 1 drivers
v0x55a15d9a83c0_0 .net "s0", 0 0, L_0x55a15decc830;  alias, 1 drivers
v0x55a15d9a8460_0 .net "w0", 0 0, L_0x55a15decc930;  1 drivers
v0x55a15d9a8520_0 .net "w1", 0 0, L_0x55a15decca80;  1 drivers
S_0x55a15d9a8be0 .scope module, "obc[29]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15decd5f0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d9ac790_0 .net "a", 0 0, L_0x55a15decd850;  1 drivers
v0x55a15d9ac8e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9ac9a0_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d9aca40_0 .net "in", 0 0, L_0x55a15ded1a80;  1 drivers
v0x55a15d9acae0_0 .net "out", 0 0, L_0x55a15dece050;  1 drivers
v0x55a15d9acb80_0 .net "rw", 0 0, L_0x55a15decd5f0;  1 drivers
v0x55a15d9acc20_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9a8e50 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9a8be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15decdd10 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9abae0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9abba0_0 .net "d", 0 0, L_0x55a15decd850;  alias, 1 drivers
v0x55a15d9abcb0_0 .net "q", 0 0, L_0x55a15dece050;  alias, 1 drivers
v0x55a15d9abd50_0 .net "q0", 0 0, L_0x55a15decdb30;  1 drivers
v0x55a15d9abdf0_0 .net "q_bar", 0 0, L_0x55a15dece0c0;  1 drivers
S_0x55a15d9a90e0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9a8e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15decdca0 .functor NOT 1, L_0x55a15decd850, C4<0>, C4<0>, C4<0>;
v0x55a15d9aa270_0 .net "clk", 0 0, L_0x55a15decdd10;  1 drivers
v0x55a15d9aa330_0 .net "d", 0 0, L_0x55a15decd850;  alias, 1 drivers
v0x55a15d9aa400_0 .net "q", 0 0, L_0x55a15decdb30;  alias, 1 drivers
v0x55a15d9aa520_0 .net "q_bar", 0 0, L_0x55a15decdba0;  1 drivers
S_0x55a15d9a9370 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9a90e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15decd960 .functor AND 1, L_0x55a15decdd10, L_0x55a15decd850, C4<1>, C4<1>;
L_0x55a15decda70 .functor AND 1, L_0x55a15decdd10, L_0x55a15decdca0, C4<1>, C4<1>;
v0x55a15d9a9c80_0 .net "a", 0 0, L_0x55a15decd960;  1 drivers
v0x55a15d9a9d40_0 .net "b", 0 0, L_0x55a15decda70;  1 drivers
v0x55a15d9a9e10_0 .net "en", 0 0, L_0x55a15decdd10;  alias, 1 drivers
v0x55a15d9a9ee0_0 .net "q", 0 0, L_0x55a15decdb30;  alias, 1 drivers
v0x55a15d9a9fb0_0 .net "q_bar", 0 0, L_0x55a15decdba0;  alias, 1 drivers
v0x55a15d9aa0a0_0 .net "r", 0 0, L_0x55a15decdca0;  1 drivers
v0x55a15d9aa140_0 .net "s", 0 0, L_0x55a15decd850;  alias, 1 drivers
S_0x55a15d9a9610 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9a9370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15decdb30 .functor NOR 1, L_0x55a15decda70, L_0x55a15decdba0, C4<0>, C4<0>;
L_0x55a15decdba0 .functor NOR 1, L_0x55a15decd960, L_0x55a15decdb30, C4<0>, C4<0>;
v0x55a15d9a98a0_0 .net "q", 0 0, L_0x55a15decdb30;  alias, 1 drivers
v0x55a15d9a9980_0 .net "q_bar", 0 0, L_0x55a15decdba0;  alias, 1 drivers
v0x55a15d9a9a40_0 .net "r", 0 0, L_0x55a15decda70;  alias, 1 drivers
v0x55a15d9a9b10_0 .net "s", 0 0, L_0x55a15decd960;  alias, 1 drivers
S_0x55a15d9aa630 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9a8e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dece240 .functor NOT 1, L_0x55a15decdb30, C4<0>, C4<0>, C4<0>;
v0x55a15d9ab700_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9ab7c0_0 .net "d", 0 0, L_0x55a15decdb30;  alias, 1 drivers
v0x55a15d9ab910_0 .net "q", 0 0, L_0x55a15dece050;  alias, 1 drivers
v0x55a15d9ab9b0_0 .net "q_bar", 0 0, L_0x55a15dece0c0;  alias, 1 drivers
S_0x55a15d9aa890 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9aa630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15decde10 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15decdb30, C4<1>, C4<1>;
L_0x55a15decdf90 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dece240, C4<1>, C4<1>;
v0x55a15d9ab150_0 .net "a", 0 0, L_0x55a15decde10;  1 drivers
v0x55a15d9ab210_0 .net "b", 0 0, L_0x55a15decdf90;  1 drivers
v0x55a15d9ab2e0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9ab3b0_0 .net "q", 0 0, L_0x55a15dece050;  alias, 1 drivers
v0x55a15d9ab480_0 .net "q_bar", 0 0, L_0x55a15dece0c0;  alias, 1 drivers
v0x55a15d9ab570_0 .net "r", 0 0, L_0x55a15dece240;  1 drivers
v0x55a15d9ab610_0 .net "s", 0 0, L_0x55a15decdb30;  alias, 1 drivers
S_0x55a15d9aaae0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9aa890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dece050 .functor NOR 1, L_0x55a15decdf90, L_0x55a15dece0c0, C4<0>, C4<0>;
L_0x55a15dece0c0 .functor NOR 1, L_0x55a15decde10, L_0x55a15dece050, C4<0>, C4<0>;
v0x55a15d9aad70_0 .net "q", 0 0, L_0x55a15dece050;  alias, 1 drivers
v0x55a15d9aae50_0 .net "q_bar", 0 0, L_0x55a15dece0c0;  alias, 1 drivers
v0x55a15d9aaf10_0 .net "r", 0 0, L_0x55a15decdf90;  alias, 1 drivers
v0x55a15d9aafe0_0 .net "s", 0 0, L_0x55a15decde10;  alias, 1 drivers
S_0x55a15d9abf20 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9a8be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15decd6b0 .functor AND 1, L_0x55a15decd720, L_0x55a15dece050, C4<1>, C4<1>;
L_0x55a15decd720 .functor NOT 1, L_0x55a15decd5f0, C4<0>, C4<0>, C4<0>;
L_0x55a15decd7e0 .functor AND 1, L_0x55a15decd5f0, L_0x55a15ded1a80, C4<1>, C4<1>;
L_0x55a15decd850 .functor OR 1, L_0x55a15decd7e0, L_0x55a15decd6b0, C4<0>, C4<0>;
v0x55a15d9ac180_0 .net *"_s1", 0 0, L_0x55a15decd720;  1 drivers
v0x55a15d9ac260_0 .net "in0", 0 0, L_0x55a15dece050;  alias, 1 drivers
v0x55a15d9ac3b0_0 .net "in1", 0 0, L_0x55a15ded1a80;  alias, 1 drivers
v0x55a15d9ac450_0 .net "out", 0 0, L_0x55a15decd850;  alias, 1 drivers
v0x55a15d9ac4f0_0 .net "s0", 0 0, L_0x55a15decd5f0;  alias, 1 drivers
v0x55a15d9ac590_0 .net "w0", 0 0, L_0x55a15decd6b0;  1 drivers
v0x55a15d9ac650_0 .net "w1", 0 0, L_0x55a15decd7e0;  1 drivers
S_0x55a15d9acd10 .scope module, "obc[30]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dece2b0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d9b08c0_0 .net "a", 0 0, L_0x55a15dece510;  1 drivers
v0x55a15d9b0a10_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9b0ad0_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d9b0b70_0 .net "in", 0 0, L_0x55a15ded1d10;  1 drivers
v0x55a15d9b0c10_0 .net "out", 0 0, L_0x55a15deced10;  1 drivers
v0x55a15d9b0cb0_0 .net "rw", 0 0, L_0x55a15dece2b0;  1 drivers
v0x55a15d9b0d50_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9acf80 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9acd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dece9d0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9afc10_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9afcd0_0 .net "d", 0 0, L_0x55a15dece510;  alias, 1 drivers
v0x55a15d9afde0_0 .net "q", 0 0, L_0x55a15deced10;  alias, 1 drivers
v0x55a15d9afe80_0 .net "q0", 0 0, L_0x55a15dece7f0;  1 drivers
v0x55a15d9aff20_0 .net "q_bar", 0 0, L_0x55a15deced80;  1 drivers
S_0x55a15d9ad210 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9acf80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dece960 .functor NOT 1, L_0x55a15dece510, C4<0>, C4<0>, C4<0>;
v0x55a15d9ae3a0_0 .net "clk", 0 0, L_0x55a15dece9d0;  1 drivers
v0x55a15d9ae460_0 .net "d", 0 0, L_0x55a15dece510;  alias, 1 drivers
v0x55a15d9ae530_0 .net "q", 0 0, L_0x55a15dece7f0;  alias, 1 drivers
v0x55a15d9ae650_0 .net "q_bar", 0 0, L_0x55a15dece860;  1 drivers
S_0x55a15d9ad4a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9ad210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dece620 .functor AND 1, L_0x55a15dece9d0, L_0x55a15dece510, C4<1>, C4<1>;
L_0x55a15dece730 .functor AND 1, L_0x55a15dece9d0, L_0x55a15dece960, C4<1>, C4<1>;
v0x55a15d9addb0_0 .net "a", 0 0, L_0x55a15dece620;  1 drivers
v0x55a15d9ade70_0 .net "b", 0 0, L_0x55a15dece730;  1 drivers
v0x55a15d9adf40_0 .net "en", 0 0, L_0x55a15dece9d0;  alias, 1 drivers
v0x55a15d9ae010_0 .net "q", 0 0, L_0x55a15dece7f0;  alias, 1 drivers
v0x55a15d9ae0e0_0 .net "q_bar", 0 0, L_0x55a15dece860;  alias, 1 drivers
v0x55a15d9ae1d0_0 .net "r", 0 0, L_0x55a15dece960;  1 drivers
v0x55a15d9ae270_0 .net "s", 0 0, L_0x55a15dece510;  alias, 1 drivers
S_0x55a15d9ad740 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9ad4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dece7f0 .functor NOR 1, L_0x55a15dece730, L_0x55a15dece860, C4<0>, C4<0>;
L_0x55a15dece860 .functor NOR 1, L_0x55a15dece620, L_0x55a15dece7f0, C4<0>, C4<0>;
v0x55a15d9ad9d0_0 .net "q", 0 0, L_0x55a15dece7f0;  alias, 1 drivers
v0x55a15d9adab0_0 .net "q_bar", 0 0, L_0x55a15dece860;  alias, 1 drivers
v0x55a15d9adb70_0 .net "r", 0 0, L_0x55a15dece730;  alias, 1 drivers
v0x55a15d9adc40_0 .net "s", 0 0, L_0x55a15dece620;  alias, 1 drivers
S_0x55a15d9ae760 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9acf80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15decef00 .functor NOT 1, L_0x55a15dece7f0, C4<0>, C4<0>, C4<0>;
v0x55a15d9af830_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9af8f0_0 .net "d", 0 0, L_0x55a15dece7f0;  alias, 1 drivers
v0x55a15d9afa40_0 .net "q", 0 0, L_0x55a15deced10;  alias, 1 drivers
v0x55a15d9afae0_0 .net "q_bar", 0 0, L_0x55a15deced80;  alias, 1 drivers
S_0x55a15d9ae9c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9ae760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15decead0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dece7f0, C4<1>, C4<1>;
L_0x55a15decec50 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15decef00, C4<1>, C4<1>;
v0x55a15d9af280_0 .net "a", 0 0, L_0x55a15decead0;  1 drivers
v0x55a15d9af340_0 .net "b", 0 0, L_0x55a15decec50;  1 drivers
v0x55a15d9af410_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9af4e0_0 .net "q", 0 0, L_0x55a15deced10;  alias, 1 drivers
v0x55a15d9af5b0_0 .net "q_bar", 0 0, L_0x55a15deced80;  alias, 1 drivers
v0x55a15d9af6a0_0 .net "r", 0 0, L_0x55a15decef00;  1 drivers
v0x55a15d9af740_0 .net "s", 0 0, L_0x55a15dece7f0;  alias, 1 drivers
S_0x55a15d9aec10 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9ae9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deced10 .functor NOR 1, L_0x55a15decec50, L_0x55a15deced80, C4<0>, C4<0>;
L_0x55a15deced80 .functor NOR 1, L_0x55a15decead0, L_0x55a15deced10, C4<0>, C4<0>;
v0x55a15d9aeea0_0 .net "q", 0 0, L_0x55a15deced10;  alias, 1 drivers
v0x55a15d9aef80_0 .net "q_bar", 0 0, L_0x55a15deced80;  alias, 1 drivers
v0x55a15d9af040_0 .net "r", 0 0, L_0x55a15decec50;  alias, 1 drivers
v0x55a15d9af110_0 .net "s", 0 0, L_0x55a15decead0;  alias, 1 drivers
S_0x55a15d9b0050 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9acd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dece370 .functor AND 1, L_0x55a15dece3e0, L_0x55a15deced10, C4<1>, C4<1>;
L_0x55a15dece3e0 .functor NOT 1, L_0x55a15dece2b0, C4<0>, C4<0>, C4<0>;
L_0x55a15dece4a0 .functor AND 1, L_0x55a15dece2b0, L_0x55a15ded1d10, C4<1>, C4<1>;
L_0x55a15dece510 .functor OR 1, L_0x55a15dece4a0, L_0x55a15dece370, C4<0>, C4<0>;
v0x55a15d9b02b0_0 .net *"_s1", 0 0, L_0x55a15dece3e0;  1 drivers
v0x55a15d9b0390_0 .net "in0", 0 0, L_0x55a15deced10;  alias, 1 drivers
v0x55a15d9b04e0_0 .net "in1", 0 0, L_0x55a15ded1d10;  alias, 1 drivers
v0x55a15d9b0580_0 .net "out", 0 0, L_0x55a15dece510;  alias, 1 drivers
v0x55a15d9b0620_0 .net "s0", 0 0, L_0x55a15dece2b0;  alias, 1 drivers
v0x55a15d9b06c0_0 .net "w0", 0 0, L_0x55a15dece370;  1 drivers
v0x55a15d9b0780_0 .net "w1", 0 0, L_0x55a15dece4a0;  1 drivers
S_0x55a15d9b0e40 .scope module, "obc[31]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d932600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15decef70 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15ded1ec0, C4<1>, C4<1>;
v0x55a15d9b49f0_0 .net "a", 0 0, L_0x55a15decf9e0;  1 drivers
v0x55a15d9b4b40_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9b4c00_0 .net "en", 0 0, L_0x55a15ded1ec0;  alias, 1 drivers
v0x55a15d9b4ca0_0 .net "in", 0 0, L_0x55a15ded1c10;  1 drivers
v0x55a15d9b4d40_0 .net "out", 0 0, L_0x55a15ded01e0;  1 drivers
v0x55a15d9b4de0_0 .net "rw", 0 0, L_0x55a15decef70;  1 drivers
v0x55a15d9b4e80_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9b10b0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9b0e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15decfea0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9b3d40_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9b3e00_0 .net "d", 0 0, L_0x55a15decf9e0;  alias, 1 drivers
v0x55a15d9b3f10_0 .net "q", 0 0, L_0x55a15ded01e0;  alias, 1 drivers
v0x55a15d9b3fb0_0 .net "q0", 0 0, L_0x55a15decfcc0;  1 drivers
v0x55a15d9b4050_0 .net "q_bar", 0 0, L_0x55a15ded0250;  1 drivers
S_0x55a15d9b1340 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9b10b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15decfe30 .functor NOT 1, L_0x55a15decf9e0, C4<0>, C4<0>, C4<0>;
v0x55a15d9b24d0_0 .net "clk", 0 0, L_0x55a15decfea0;  1 drivers
v0x55a15d9b2590_0 .net "d", 0 0, L_0x55a15decf9e0;  alias, 1 drivers
v0x55a15d9b2660_0 .net "q", 0 0, L_0x55a15decfcc0;  alias, 1 drivers
v0x55a15d9b2780_0 .net "q_bar", 0 0, L_0x55a15decfd30;  1 drivers
S_0x55a15d9b15d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9b1340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15decfaf0 .functor AND 1, L_0x55a15decfea0, L_0x55a15decf9e0, C4<1>, C4<1>;
L_0x55a15decfc00 .functor AND 1, L_0x55a15decfea0, L_0x55a15decfe30, C4<1>, C4<1>;
v0x55a15d9b1ee0_0 .net "a", 0 0, L_0x55a15decfaf0;  1 drivers
v0x55a15d9b1fa0_0 .net "b", 0 0, L_0x55a15decfc00;  1 drivers
v0x55a15d9b2070_0 .net "en", 0 0, L_0x55a15decfea0;  alias, 1 drivers
v0x55a15d9b2140_0 .net "q", 0 0, L_0x55a15decfcc0;  alias, 1 drivers
v0x55a15d9b2210_0 .net "q_bar", 0 0, L_0x55a15decfd30;  alias, 1 drivers
v0x55a15d9b2300_0 .net "r", 0 0, L_0x55a15decfe30;  1 drivers
v0x55a15d9b23a0_0 .net "s", 0 0, L_0x55a15decf9e0;  alias, 1 drivers
S_0x55a15d9b1870 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9b15d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15decfcc0 .functor NOR 1, L_0x55a15decfc00, L_0x55a15decfd30, C4<0>, C4<0>;
L_0x55a15decfd30 .functor NOR 1, L_0x55a15decfaf0, L_0x55a15decfcc0, C4<0>, C4<0>;
v0x55a15d9b1b00_0 .net "q", 0 0, L_0x55a15decfcc0;  alias, 1 drivers
v0x55a15d9b1be0_0 .net "q_bar", 0 0, L_0x55a15decfd30;  alias, 1 drivers
v0x55a15d9b1ca0_0 .net "r", 0 0, L_0x55a15decfc00;  alias, 1 drivers
v0x55a15d9b1d70_0 .net "s", 0 0, L_0x55a15decfaf0;  alias, 1 drivers
S_0x55a15d9b2890 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9b10b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded03d0 .functor NOT 1, L_0x55a15decfcc0, C4<0>, C4<0>, C4<0>;
v0x55a15d9b3960_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9b3a20_0 .net "d", 0 0, L_0x55a15decfcc0;  alias, 1 drivers
v0x55a15d9b3b70_0 .net "q", 0 0, L_0x55a15ded01e0;  alias, 1 drivers
v0x55a15d9b3c10_0 .net "q_bar", 0 0, L_0x55a15ded0250;  alias, 1 drivers
S_0x55a15d9b2af0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9b2890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15decffa0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15decfcc0, C4<1>, C4<1>;
L_0x55a15ded0120 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15ded03d0, C4<1>, C4<1>;
v0x55a15d9b33b0_0 .net "a", 0 0, L_0x55a15decffa0;  1 drivers
v0x55a15d9b3470_0 .net "b", 0 0, L_0x55a15ded0120;  1 drivers
v0x55a15d9b3540_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9b3610_0 .net "q", 0 0, L_0x55a15ded01e0;  alias, 1 drivers
v0x55a15d9b36e0_0 .net "q_bar", 0 0, L_0x55a15ded0250;  alias, 1 drivers
v0x55a15d9b37d0_0 .net "r", 0 0, L_0x55a15ded03d0;  1 drivers
v0x55a15d9b3870_0 .net "s", 0 0, L_0x55a15decfcc0;  alias, 1 drivers
S_0x55a15d9b2d40 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9b2af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ded01e0 .functor NOR 1, L_0x55a15ded0120, L_0x55a15ded0250, C4<0>, C4<0>;
L_0x55a15ded0250 .functor NOR 1, L_0x55a15decffa0, L_0x55a15ded01e0, C4<0>, C4<0>;
v0x55a15d9b2fd0_0 .net "q", 0 0, L_0x55a15ded01e0;  alias, 1 drivers
v0x55a15d9b30b0_0 .net "q_bar", 0 0, L_0x55a15ded0250;  alias, 1 drivers
v0x55a15d9b3170_0 .net "r", 0 0, L_0x55a15ded0120;  alias, 1 drivers
v0x55a15d9b3240_0 .net "s", 0 0, L_0x55a15decffa0;  alias, 1 drivers
S_0x55a15d9b4180 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9b0e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15decf840 .functor AND 1, L_0x55a15decf8b0, L_0x55a15ded01e0, C4<1>, C4<1>;
L_0x55a15decf8b0 .functor NOT 1, L_0x55a15decef70, C4<0>, C4<0>, C4<0>;
L_0x55a15decf970 .functor AND 1, L_0x55a15decef70, L_0x55a15ded1c10, C4<1>, C4<1>;
L_0x55a15decf9e0 .functor OR 1, L_0x55a15decf970, L_0x55a15decf840, C4<0>, C4<0>;
v0x55a15d9b43e0_0 .net *"_s1", 0 0, L_0x55a15decf8b0;  1 drivers
v0x55a15d9b44c0_0 .net "in0", 0 0, L_0x55a15ded01e0;  alias, 1 drivers
v0x55a15d9b4610_0 .net "in1", 0 0, L_0x55a15ded1c10;  alias, 1 drivers
v0x55a15d9b46b0_0 .net "out", 0 0, L_0x55a15decf9e0;  alias, 1 drivers
v0x55a15d9b4750_0 .net "s0", 0 0, L_0x55a15decef70;  alias, 1 drivers
v0x55a15d9b47f0_0 .net "w0", 0 0, L_0x55a15decf840;  1 drivers
v0x55a15d9b48b0_0 .net "w1", 0 0, L_0x55a15decf970;  1 drivers
S_0x55a15d9b5800 .scope module, "reg3" "REGISTER_32BIT" 51 12, 49 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "write"
    .port_info 2 /INPUT 32 "in"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
v0x55a15d931b40_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d931c00_0 .net "en", 0 0, L_0x55a15deb2420;  1 drivers
v0x55a15d9320d0_0 .net "in", 31 0, v0x55a15dc8f400_0;  alias, 1 drivers
v0x55a15d932170_0 .net "out", 31 0, L_0x55a15deef6a0;  alias, 1 drivers
v0x55a15d932240_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
LS_0x55a15deef6a0_0_0 .concat [ 1 1 1 1], L_0x55a15ded2810, L_0x55a15ded34d0, L_0x55a15ded4190, L_0x55a15ded4e50;
LS_0x55a15deef6a0_0_4 .concat [ 1 1 1 1], L_0x55a15ded5b10, L_0x55a15ded67d0, L_0x55a15ded7550, L_0x55a15ded8470;
LS_0x55a15deef6a0_0_8 .concat [ 1 1 1 1], L_0x55a15ded9390, L_0x55a15deda2b0, L_0x55a15dedb1d0, L_0x55a15dedc0f0;
LS_0x55a15deef6a0_0_12 .concat [ 1 1 1 1], L_0x55a15dedd010, L_0x55a15deddf30, L_0x55a15dedee50, L_0x55a15dedfd70;
LS_0x55a15deef6a0_0_16 .concat [ 1 1 1 1], L_0x55a15dee0c90, L_0x55a15dee1bb0, L_0x55a15dee2ad0, L_0x55a15dee39f0;
LS_0x55a15deef6a0_0_20 .concat [ 1 1 1 1], L_0x55a15dee4910, L_0x55a15dee5830, L_0x55a15dee6750, L_0x55a15dee7670;
LS_0x55a15deef6a0_0_24 .concat [ 1 1 1 1], L_0x55a15dee8590, L_0x55a15dee94b0, L_0x55a15deea3d0, L_0x55a15deeb2f0;
LS_0x55a15deef6a0_0_28 .concat [ 1 1 1 1], L_0x55a15deec210, L_0x55a15deed130, L_0x55a15ded0f70, L_0x55a15deef440;
LS_0x55a15deef6a0_1_0 .concat [ 4 4 4 4], LS_0x55a15deef6a0_0_0, LS_0x55a15deef6a0_0_4, LS_0x55a15deef6a0_0_8, LS_0x55a15deef6a0_0_12;
LS_0x55a15deef6a0_1_4 .concat [ 4 4 4 4], LS_0x55a15deef6a0_0_16, LS_0x55a15deef6a0_0_20, LS_0x55a15deef6a0_0_24, LS_0x55a15deef6a0_0_28;
L_0x55a15deef6a0 .concat [ 16 16 0 0], LS_0x55a15deef6a0_1_0, LS_0x55a15deef6a0_1_4;
L_0x55a15deef850 .part v0x55a15dc8f400_0, 0, 1;
L_0x55a15deef8f0 .part v0x55a15dc8f400_0, 1, 1;
L_0x55a15deef990 .part v0x55a15dc8f400_0, 2, 1;
L_0x55a15deefa30 .part v0x55a15dc8f400_0, 3, 1;
L_0x55a15deefad0 .part v0x55a15dc8f400_0, 4, 1;
L_0x55a15deefb70 .part v0x55a15dc8f400_0, 5, 1;
L_0x55a15deefc10 .part v0x55a15dc8f400_0, 6, 1;
L_0x55a15deefd00 .part v0x55a15dc8f400_0, 7, 1;
L_0x55a15deefda0 .part v0x55a15dc8f400_0, 8, 1;
L_0x55a15deefea0 .part v0x55a15dc8f400_0, 9, 1;
L_0x55a15deeff40 .part v0x55a15dc8f400_0, 10, 1;
L_0x55a15def0050 .part v0x55a15dc8f400_0, 11, 1;
L_0x55a15def00f0 .part v0x55a15dc8f400_0, 12, 1;
L_0x55a15def0210 .part v0x55a15dc8f400_0, 13, 1;
L_0x55a15def02b0 .part v0x55a15dc8f400_0, 14, 1;
L_0x55a15def03e0 .part v0x55a15dc8f400_0, 15, 1;
L_0x55a15def0480 .part v0x55a15dc8f400_0, 16, 1;
L_0x55a15def05c0 .part v0x55a15dc8f400_0, 17, 1;
L_0x55a15def0660 .part v0x55a15dc8f400_0, 18, 1;
L_0x55a15def0520 .part v0x55a15dc8f400_0, 19, 1;
L_0x55a15def07b0 .part v0x55a15dc8f400_0, 20, 1;
L_0x55a15def0700 .part v0x55a15dc8f400_0, 21, 1;
L_0x55a15def0910 .part v0x55a15dc8f400_0, 22, 1;
L_0x55a15def0850 .part v0x55a15dc8f400_0, 23, 1;
L_0x55a15deb2070 .part v0x55a15dc8f400_0, 24, 1;
L_0x55a15deb1fa0 .part v0x55a15dc8f400_0, 25, 1;
L_0x55a15deb21f0 .part v0x55a15dc8f400_0, 26, 1;
L_0x55a15deb2110 .part v0x55a15dc8f400_0, 27, 1;
L_0x55a15deb2380 .part v0x55a15dc8f400_0, 28, 1;
L_0x55a15deb2290 .part v0x55a15dc8f400_0, 29, 1;
L_0x55a15deb2520 .part v0x55a15dc8f400_0, 30, 1;
L_0x55a15deb26d0 .part v0x55a15dc8f400_0, 31, 1;
S_0x55a15d9b5a50 .scope module, "obc[0]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded0dc0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15d9b9650_0 .net "a", 0 0, L_0x55a15ded20b0;  1 drivers
v0x55a15d9b97a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9b9860_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15d9b9900_0 .net "in", 0 0, L_0x55a15deef850;  1 drivers
v0x55a15d9b99a0_0 .net "out", 0 0, L_0x55a15ded2810;  1 drivers
v0x55a15d9b9a40_0 .net "rw", 0 0, L_0x55a15ded0dc0;  1 drivers
v0x55a15d9b9ae0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9b5d10 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9b5a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded24d0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9b89a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9b8a60_0 .net "d", 0 0, L_0x55a15ded20b0;  alias, 1 drivers
v0x55a15d9b8b70_0 .net "q", 0 0, L_0x55a15ded2810;  alias, 1 drivers
v0x55a15d9b8c10_0 .net "q0", 0 0, L_0x55a15ded22f0;  1 drivers
v0x55a15d9b8cb0_0 .net "q_bar", 0 0, L_0x55a15ded2880;  1 drivers
S_0x55a15d9b5fa0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9b5d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded2460 .functor NOT 1, L_0x55a15ded20b0, C4<0>, C4<0>, C4<0>;
v0x55a15d9b7130_0 .net "clk", 0 0, L_0x55a15ded24d0;  1 drivers
v0x55a15d9b71f0_0 .net "d", 0 0, L_0x55a15ded20b0;  alias, 1 drivers
v0x55a15d9b72c0_0 .net "q", 0 0, L_0x55a15ded22f0;  alias, 1 drivers
v0x55a15d9b73e0_0 .net "q_bar", 0 0, L_0x55a15ded2360;  1 drivers
S_0x55a15d9b6230 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9b5fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded2120 .functor AND 1, L_0x55a15ded24d0, L_0x55a15ded20b0, C4<1>, C4<1>;
L_0x55a15ded2230 .functor AND 1, L_0x55a15ded24d0, L_0x55a15ded2460, C4<1>, C4<1>;
v0x55a15d9b6b40_0 .net "a", 0 0, L_0x55a15ded2120;  1 drivers
v0x55a15d9b6c00_0 .net "b", 0 0, L_0x55a15ded2230;  1 drivers
v0x55a15d9b6cd0_0 .net "en", 0 0, L_0x55a15ded24d0;  alias, 1 drivers
v0x55a15d9b6da0_0 .net "q", 0 0, L_0x55a15ded22f0;  alias, 1 drivers
v0x55a15d9b6e70_0 .net "q_bar", 0 0, L_0x55a15ded2360;  alias, 1 drivers
v0x55a15d9b6f60_0 .net "r", 0 0, L_0x55a15ded2460;  1 drivers
v0x55a15d9b7000_0 .net "s", 0 0, L_0x55a15ded20b0;  alias, 1 drivers
S_0x55a15d9b64d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9b6230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ded22f0 .functor NOR 1, L_0x55a15ded2230, L_0x55a15ded2360, C4<0>, C4<0>;
L_0x55a15ded2360 .functor NOR 1, L_0x55a15ded2120, L_0x55a15ded22f0, C4<0>, C4<0>;
v0x55a15d9b6760_0 .net "q", 0 0, L_0x55a15ded22f0;  alias, 1 drivers
v0x55a15d9b6840_0 .net "q_bar", 0 0, L_0x55a15ded2360;  alias, 1 drivers
v0x55a15d9b6900_0 .net "r", 0 0, L_0x55a15ded2230;  alias, 1 drivers
v0x55a15d9b69d0_0 .net "s", 0 0, L_0x55a15ded2120;  alias, 1 drivers
S_0x55a15d9b74f0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9b5d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded2a00 .functor NOT 1, L_0x55a15ded22f0, C4<0>, C4<0>, C4<0>;
v0x55a15d9b85c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9b8680_0 .net "d", 0 0, L_0x55a15ded22f0;  alias, 1 drivers
v0x55a15d9b87d0_0 .net "q", 0 0, L_0x55a15ded2810;  alias, 1 drivers
v0x55a15d9b8870_0 .net "q_bar", 0 0, L_0x55a15ded2880;  alias, 1 drivers
S_0x55a15d9b7750 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9b74f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded25d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15ded22f0, C4<1>, C4<1>;
L_0x55a15ded2750 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15ded2a00, C4<1>, C4<1>;
v0x55a15d9b8010_0 .net "a", 0 0, L_0x55a15ded25d0;  1 drivers
v0x55a15d9b80d0_0 .net "b", 0 0, L_0x55a15ded2750;  1 drivers
v0x55a15d9b81a0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9b8270_0 .net "q", 0 0, L_0x55a15ded2810;  alias, 1 drivers
v0x55a15d9b8340_0 .net "q_bar", 0 0, L_0x55a15ded2880;  alias, 1 drivers
v0x55a15d9b8430_0 .net "r", 0 0, L_0x55a15ded2a00;  1 drivers
v0x55a15d9b84d0_0 .net "s", 0 0, L_0x55a15ded22f0;  alias, 1 drivers
S_0x55a15d9b79a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9b7750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ded2810 .functor NOR 1, L_0x55a15ded2750, L_0x55a15ded2880, C4<0>, C4<0>;
L_0x55a15ded2880 .functor NOR 1, L_0x55a15ded25d0, L_0x55a15ded2810, C4<0>, C4<0>;
v0x55a15d9b7c30_0 .net "q", 0 0, L_0x55a15ded2810;  alias, 1 drivers
v0x55a15d9b7d10_0 .net "q_bar", 0 0, L_0x55a15ded2880;  alias, 1 drivers
v0x55a15d9b7dd0_0 .net "r", 0 0, L_0x55a15ded2750;  alias, 1 drivers
v0x55a15d9b7ea0_0 .net "s", 0 0, L_0x55a15ded25d0;  alias, 1 drivers
S_0x55a15d9b8de0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9b5a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ded1f60 .functor AND 1, L_0x55a15ded1fd0, L_0x55a15ded2810, C4<1>, C4<1>;
L_0x55a15ded1fd0 .functor NOT 1, L_0x55a15ded0dc0, C4<0>, C4<0>, C4<0>;
L_0x55a15ded2040 .functor AND 1, L_0x55a15ded0dc0, L_0x55a15deef850, C4<1>, C4<1>;
L_0x55a15ded20b0 .functor OR 1, L_0x55a15ded2040, L_0x55a15ded1f60, C4<0>, C4<0>;
v0x55a15d9b9040_0 .net *"_s1", 0 0, L_0x55a15ded1fd0;  1 drivers
v0x55a15d9b9120_0 .net "in0", 0 0, L_0x55a15ded2810;  alias, 1 drivers
v0x55a15d9b9270_0 .net "in1", 0 0, L_0x55a15deef850;  alias, 1 drivers
v0x55a15d9b9310_0 .net "out", 0 0, L_0x55a15ded20b0;  alias, 1 drivers
v0x55a15d9b93b0_0 .net "s0", 0 0, L_0x55a15ded0dc0;  alias, 1 drivers
v0x55a15d9b9450_0 .net "w0", 0 0, L_0x55a15ded1f60;  1 drivers
v0x55a15d9b9510_0 .net "w1", 0 0, L_0x55a15ded2040;  1 drivers
S_0x55a15d9b9bf0 .scope module, "obc[1]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded2a70 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15d9bd7a0_0 .net "a", 0 0, L_0x55a15ded2cd0;  1 drivers
v0x55a15d9bd8f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9bd9b0_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15d9bda50_0 .net "in", 0 0, L_0x55a15deef8f0;  1 drivers
v0x55a15d9bdb20_0 .net "out", 0 0, L_0x55a15ded34d0;  1 drivers
v0x55a15d9bdbc0_0 .net "rw", 0 0, L_0x55a15ded2a70;  1 drivers
v0x55a15d9bdc60_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9b9e80 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9b9bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded3190 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9bcaf0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9bcbb0_0 .net "d", 0 0, L_0x55a15ded2cd0;  alias, 1 drivers
v0x55a15d9bccc0_0 .net "q", 0 0, L_0x55a15ded34d0;  alias, 1 drivers
v0x55a15d9bcd60_0 .net "q0", 0 0, L_0x55a15ded2fb0;  1 drivers
v0x55a15d9bce00_0 .net "q_bar", 0 0, L_0x55a15ded3540;  1 drivers
S_0x55a15d9ba0f0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9b9e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded3120 .functor NOT 1, L_0x55a15ded2cd0, C4<0>, C4<0>, C4<0>;
v0x55a15d9bb280_0 .net "clk", 0 0, L_0x55a15ded3190;  1 drivers
v0x55a15d9bb340_0 .net "d", 0 0, L_0x55a15ded2cd0;  alias, 1 drivers
v0x55a15d9bb410_0 .net "q", 0 0, L_0x55a15ded2fb0;  alias, 1 drivers
v0x55a15d9bb530_0 .net "q_bar", 0 0, L_0x55a15ded3020;  1 drivers
S_0x55a15d9ba380 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9ba0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded2de0 .functor AND 1, L_0x55a15ded3190, L_0x55a15ded2cd0, C4<1>, C4<1>;
L_0x55a15ded2ef0 .functor AND 1, L_0x55a15ded3190, L_0x55a15ded3120, C4<1>, C4<1>;
v0x55a15d9bac90_0 .net "a", 0 0, L_0x55a15ded2de0;  1 drivers
v0x55a15d9bad50_0 .net "b", 0 0, L_0x55a15ded2ef0;  1 drivers
v0x55a15d9bae20_0 .net "en", 0 0, L_0x55a15ded3190;  alias, 1 drivers
v0x55a15d9baef0_0 .net "q", 0 0, L_0x55a15ded2fb0;  alias, 1 drivers
v0x55a15d9bafc0_0 .net "q_bar", 0 0, L_0x55a15ded3020;  alias, 1 drivers
v0x55a15d9bb0b0_0 .net "r", 0 0, L_0x55a15ded3120;  1 drivers
v0x55a15d9bb150_0 .net "s", 0 0, L_0x55a15ded2cd0;  alias, 1 drivers
S_0x55a15d9ba620 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9ba380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ded2fb0 .functor NOR 1, L_0x55a15ded2ef0, L_0x55a15ded3020, C4<0>, C4<0>;
L_0x55a15ded3020 .functor NOR 1, L_0x55a15ded2de0, L_0x55a15ded2fb0, C4<0>, C4<0>;
v0x55a15d9ba8b0_0 .net "q", 0 0, L_0x55a15ded2fb0;  alias, 1 drivers
v0x55a15d9ba990_0 .net "q_bar", 0 0, L_0x55a15ded3020;  alias, 1 drivers
v0x55a15d9baa50_0 .net "r", 0 0, L_0x55a15ded2ef0;  alias, 1 drivers
v0x55a15d9bab20_0 .net "s", 0 0, L_0x55a15ded2de0;  alias, 1 drivers
S_0x55a15d9bb640 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9b9e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded36c0 .functor NOT 1, L_0x55a15ded2fb0, C4<0>, C4<0>, C4<0>;
v0x55a15d9bc710_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9bc7d0_0 .net "d", 0 0, L_0x55a15ded2fb0;  alias, 1 drivers
v0x55a15d9bc920_0 .net "q", 0 0, L_0x55a15ded34d0;  alias, 1 drivers
v0x55a15d9bc9c0_0 .net "q_bar", 0 0, L_0x55a15ded3540;  alias, 1 drivers
S_0x55a15d9bb8a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9bb640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded3290 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15ded2fb0, C4<1>, C4<1>;
L_0x55a15ded3410 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15ded36c0, C4<1>, C4<1>;
v0x55a15d9bc160_0 .net "a", 0 0, L_0x55a15ded3290;  1 drivers
v0x55a15d9bc220_0 .net "b", 0 0, L_0x55a15ded3410;  1 drivers
v0x55a15d9bc2f0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9bc3c0_0 .net "q", 0 0, L_0x55a15ded34d0;  alias, 1 drivers
v0x55a15d9bc490_0 .net "q_bar", 0 0, L_0x55a15ded3540;  alias, 1 drivers
v0x55a15d9bc580_0 .net "r", 0 0, L_0x55a15ded36c0;  1 drivers
v0x55a15d9bc620_0 .net "s", 0 0, L_0x55a15ded2fb0;  alias, 1 drivers
S_0x55a15d9bbaf0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9bb8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ded34d0 .functor NOR 1, L_0x55a15ded3410, L_0x55a15ded3540, C4<0>, C4<0>;
L_0x55a15ded3540 .functor NOR 1, L_0x55a15ded3290, L_0x55a15ded34d0, C4<0>, C4<0>;
v0x55a15d9bbd80_0 .net "q", 0 0, L_0x55a15ded34d0;  alias, 1 drivers
v0x55a15d9bbe60_0 .net "q_bar", 0 0, L_0x55a15ded3540;  alias, 1 drivers
v0x55a15d9bbf20_0 .net "r", 0 0, L_0x55a15ded3410;  alias, 1 drivers
v0x55a15d9bbff0_0 .net "s", 0 0, L_0x55a15ded3290;  alias, 1 drivers
S_0x55a15d9bcf30 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9b9bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ded2b30 .functor AND 1, L_0x55a15ded2ba0, L_0x55a15ded34d0, C4<1>, C4<1>;
L_0x55a15ded2ba0 .functor NOT 1, L_0x55a15ded2a70, C4<0>, C4<0>, C4<0>;
L_0x55a15ded2c60 .functor AND 1, L_0x55a15ded2a70, L_0x55a15deef8f0, C4<1>, C4<1>;
L_0x55a15ded2cd0 .functor OR 1, L_0x55a15ded2c60, L_0x55a15ded2b30, C4<0>, C4<0>;
v0x55a15d9bd190_0 .net *"_s1", 0 0, L_0x55a15ded2ba0;  1 drivers
v0x55a15d9bd270_0 .net "in0", 0 0, L_0x55a15ded34d0;  alias, 1 drivers
v0x55a15d9bd3c0_0 .net "in1", 0 0, L_0x55a15deef8f0;  alias, 1 drivers
v0x55a15d9bd460_0 .net "out", 0 0, L_0x55a15ded2cd0;  alias, 1 drivers
v0x55a15d9bd500_0 .net "s0", 0 0, L_0x55a15ded2a70;  alias, 1 drivers
v0x55a15d9bd5a0_0 .net "w0", 0 0, L_0x55a15ded2b30;  1 drivers
v0x55a15d9bd660_0 .net "w1", 0 0, L_0x55a15ded2c60;  1 drivers
S_0x55a15d9bdd30 .scope module, "obc[2]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded3730 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15d9c18f0_0 .net "a", 0 0, L_0x55a15ded3990;  1 drivers
v0x55a15d9c1a40_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9c1b00_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15d9c1ba0_0 .net "in", 0 0, L_0x55a15deef990;  1 drivers
v0x55a15d9c1c40_0 .net "out", 0 0, L_0x55a15ded4190;  1 drivers
v0x55a15d9c1d30_0 .net "rw", 0 0, L_0x55a15ded3730;  1 drivers
v0x55a15d9c1dd0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9bdfd0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9bdd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded3e50 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9c0c40_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9c0d00_0 .net "d", 0 0, L_0x55a15ded3990;  alias, 1 drivers
v0x55a15d9c0e10_0 .net "q", 0 0, L_0x55a15ded4190;  alias, 1 drivers
v0x55a15d9c0eb0_0 .net "q0", 0 0, L_0x55a15ded3c70;  1 drivers
v0x55a15d9c0f50_0 .net "q_bar", 0 0, L_0x55a15ded4200;  1 drivers
S_0x55a15d9be240 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9bdfd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded3de0 .functor NOT 1, L_0x55a15ded3990, C4<0>, C4<0>, C4<0>;
v0x55a15d9bf3d0_0 .net "clk", 0 0, L_0x55a15ded3e50;  1 drivers
v0x55a15d9bf490_0 .net "d", 0 0, L_0x55a15ded3990;  alias, 1 drivers
v0x55a15d9bf560_0 .net "q", 0 0, L_0x55a15ded3c70;  alias, 1 drivers
v0x55a15d9bf680_0 .net "q_bar", 0 0, L_0x55a15ded3ce0;  1 drivers
S_0x55a15d9be4d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9be240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded3aa0 .functor AND 1, L_0x55a15ded3e50, L_0x55a15ded3990, C4<1>, C4<1>;
L_0x55a15ded3bb0 .functor AND 1, L_0x55a15ded3e50, L_0x55a15ded3de0, C4<1>, C4<1>;
v0x55a15d9bede0_0 .net "a", 0 0, L_0x55a15ded3aa0;  1 drivers
v0x55a15d9beea0_0 .net "b", 0 0, L_0x55a15ded3bb0;  1 drivers
v0x55a15d9bef70_0 .net "en", 0 0, L_0x55a15ded3e50;  alias, 1 drivers
v0x55a15d9bf040_0 .net "q", 0 0, L_0x55a15ded3c70;  alias, 1 drivers
v0x55a15d9bf110_0 .net "q_bar", 0 0, L_0x55a15ded3ce0;  alias, 1 drivers
v0x55a15d9bf200_0 .net "r", 0 0, L_0x55a15ded3de0;  1 drivers
v0x55a15d9bf2a0_0 .net "s", 0 0, L_0x55a15ded3990;  alias, 1 drivers
S_0x55a15d9be770 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9be4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ded3c70 .functor NOR 1, L_0x55a15ded3bb0, L_0x55a15ded3ce0, C4<0>, C4<0>;
L_0x55a15ded3ce0 .functor NOR 1, L_0x55a15ded3aa0, L_0x55a15ded3c70, C4<0>, C4<0>;
v0x55a15d9bea00_0 .net "q", 0 0, L_0x55a15ded3c70;  alias, 1 drivers
v0x55a15d9beae0_0 .net "q_bar", 0 0, L_0x55a15ded3ce0;  alias, 1 drivers
v0x55a15d9beba0_0 .net "r", 0 0, L_0x55a15ded3bb0;  alias, 1 drivers
v0x55a15d9bec70_0 .net "s", 0 0, L_0x55a15ded3aa0;  alias, 1 drivers
S_0x55a15d9bf790 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9bdfd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded4380 .functor NOT 1, L_0x55a15ded3c70, C4<0>, C4<0>, C4<0>;
v0x55a15d9c0860_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9c0920_0 .net "d", 0 0, L_0x55a15ded3c70;  alias, 1 drivers
v0x55a15d9c0a70_0 .net "q", 0 0, L_0x55a15ded4190;  alias, 1 drivers
v0x55a15d9c0b10_0 .net "q_bar", 0 0, L_0x55a15ded4200;  alias, 1 drivers
S_0x55a15d9bf9f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9bf790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded3f50 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15ded3c70, C4<1>, C4<1>;
L_0x55a15ded40d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15ded4380, C4<1>, C4<1>;
v0x55a15d9c02b0_0 .net "a", 0 0, L_0x55a15ded3f50;  1 drivers
v0x55a15d9c0370_0 .net "b", 0 0, L_0x55a15ded40d0;  1 drivers
v0x55a15d9c0440_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9c0510_0 .net "q", 0 0, L_0x55a15ded4190;  alias, 1 drivers
v0x55a15d9c05e0_0 .net "q_bar", 0 0, L_0x55a15ded4200;  alias, 1 drivers
v0x55a15d9c06d0_0 .net "r", 0 0, L_0x55a15ded4380;  1 drivers
v0x55a15d9c0770_0 .net "s", 0 0, L_0x55a15ded3c70;  alias, 1 drivers
S_0x55a15d9bfc40 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9bf9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ded4190 .functor NOR 1, L_0x55a15ded40d0, L_0x55a15ded4200, C4<0>, C4<0>;
L_0x55a15ded4200 .functor NOR 1, L_0x55a15ded3f50, L_0x55a15ded4190, C4<0>, C4<0>;
v0x55a15d9bfed0_0 .net "q", 0 0, L_0x55a15ded4190;  alias, 1 drivers
v0x55a15d9bffb0_0 .net "q_bar", 0 0, L_0x55a15ded4200;  alias, 1 drivers
v0x55a15d9c0070_0 .net "r", 0 0, L_0x55a15ded40d0;  alias, 1 drivers
v0x55a15d9c0140_0 .net "s", 0 0, L_0x55a15ded3f50;  alias, 1 drivers
S_0x55a15d9c1080 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9bdd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ded37f0 .functor AND 1, L_0x55a15ded3860, L_0x55a15ded4190, C4<1>, C4<1>;
L_0x55a15ded3860 .functor NOT 1, L_0x55a15ded3730, C4<0>, C4<0>, C4<0>;
L_0x55a15ded3920 .functor AND 1, L_0x55a15ded3730, L_0x55a15deef990, C4<1>, C4<1>;
L_0x55a15ded3990 .functor OR 1, L_0x55a15ded3920, L_0x55a15ded37f0, C4<0>, C4<0>;
v0x55a15d9c12e0_0 .net *"_s1", 0 0, L_0x55a15ded3860;  1 drivers
v0x55a15d9c13c0_0 .net "in0", 0 0, L_0x55a15ded4190;  alias, 1 drivers
v0x55a15d9c1510_0 .net "in1", 0 0, L_0x55a15deef990;  alias, 1 drivers
v0x55a15d9c15b0_0 .net "out", 0 0, L_0x55a15ded3990;  alias, 1 drivers
v0x55a15d9c1650_0 .net "s0", 0 0, L_0x55a15ded3730;  alias, 1 drivers
v0x55a15d9c16f0_0 .net "w0", 0 0, L_0x55a15ded37f0;  1 drivers
v0x55a15d9c17b0_0 .net "w1", 0 0, L_0x55a15ded3920;  1 drivers
S_0x55a15d9c1e90 .scope module, "obc[3]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded43f0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15d9c5a40_0 .net "a", 0 0, L_0x55a15ded4650;  1 drivers
v0x55a15d9c5b90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9c5c50_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15d9c5cf0_0 .net "in", 0 0, L_0x55a15deefa30;  1 drivers
v0x55a15d9c5d90_0 .net "out", 0 0, L_0x55a15ded4e50;  1 drivers
v0x55a15d9c5e30_0 .net "rw", 0 0, L_0x55a15ded43f0;  1 drivers
v0x55a15d9c5ed0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9c2100 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9c1e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded4b10 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9c4d90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9c4e50_0 .net "d", 0 0, L_0x55a15ded4650;  alias, 1 drivers
v0x55a15d9c4f60_0 .net "q", 0 0, L_0x55a15ded4e50;  alias, 1 drivers
v0x55a15d9c5000_0 .net "q0", 0 0, L_0x55a15ded4930;  1 drivers
v0x55a15d9c50a0_0 .net "q_bar", 0 0, L_0x55a15ded4ec0;  1 drivers
S_0x55a15d9c2390 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9c2100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded4aa0 .functor NOT 1, L_0x55a15ded4650, C4<0>, C4<0>, C4<0>;
v0x55a15d9c3520_0 .net "clk", 0 0, L_0x55a15ded4b10;  1 drivers
v0x55a15d9c35e0_0 .net "d", 0 0, L_0x55a15ded4650;  alias, 1 drivers
v0x55a15d9c36b0_0 .net "q", 0 0, L_0x55a15ded4930;  alias, 1 drivers
v0x55a15d9c37d0_0 .net "q_bar", 0 0, L_0x55a15ded49a0;  1 drivers
S_0x55a15d9c2620 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9c2390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded4760 .functor AND 1, L_0x55a15ded4b10, L_0x55a15ded4650, C4<1>, C4<1>;
L_0x55a15ded4870 .functor AND 1, L_0x55a15ded4b10, L_0x55a15ded4aa0, C4<1>, C4<1>;
v0x55a15d9c2f30_0 .net "a", 0 0, L_0x55a15ded4760;  1 drivers
v0x55a15d9c2ff0_0 .net "b", 0 0, L_0x55a15ded4870;  1 drivers
v0x55a15d9c30c0_0 .net "en", 0 0, L_0x55a15ded4b10;  alias, 1 drivers
v0x55a15d9c3190_0 .net "q", 0 0, L_0x55a15ded4930;  alias, 1 drivers
v0x55a15d9c3260_0 .net "q_bar", 0 0, L_0x55a15ded49a0;  alias, 1 drivers
v0x55a15d9c3350_0 .net "r", 0 0, L_0x55a15ded4aa0;  1 drivers
v0x55a15d9c33f0_0 .net "s", 0 0, L_0x55a15ded4650;  alias, 1 drivers
S_0x55a15d9c28c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9c2620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ded4930 .functor NOR 1, L_0x55a15ded4870, L_0x55a15ded49a0, C4<0>, C4<0>;
L_0x55a15ded49a0 .functor NOR 1, L_0x55a15ded4760, L_0x55a15ded4930, C4<0>, C4<0>;
v0x55a15d9c2b50_0 .net "q", 0 0, L_0x55a15ded4930;  alias, 1 drivers
v0x55a15d9c2c30_0 .net "q_bar", 0 0, L_0x55a15ded49a0;  alias, 1 drivers
v0x55a15d9c2cf0_0 .net "r", 0 0, L_0x55a15ded4870;  alias, 1 drivers
v0x55a15d9c2dc0_0 .net "s", 0 0, L_0x55a15ded4760;  alias, 1 drivers
S_0x55a15d9c38e0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9c2100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded5040 .functor NOT 1, L_0x55a15ded4930, C4<0>, C4<0>, C4<0>;
v0x55a15d9c49b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9c4a70_0 .net "d", 0 0, L_0x55a15ded4930;  alias, 1 drivers
v0x55a15d9c4bc0_0 .net "q", 0 0, L_0x55a15ded4e50;  alias, 1 drivers
v0x55a15d9c4c60_0 .net "q_bar", 0 0, L_0x55a15ded4ec0;  alias, 1 drivers
S_0x55a15d9c3b40 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9c38e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded4c10 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15ded4930, C4<1>, C4<1>;
L_0x55a15ded4d90 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15ded5040, C4<1>, C4<1>;
v0x55a15d9c4400_0 .net "a", 0 0, L_0x55a15ded4c10;  1 drivers
v0x55a15d9c44c0_0 .net "b", 0 0, L_0x55a15ded4d90;  1 drivers
v0x55a15d9c4590_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9c4660_0 .net "q", 0 0, L_0x55a15ded4e50;  alias, 1 drivers
v0x55a15d9c4730_0 .net "q_bar", 0 0, L_0x55a15ded4ec0;  alias, 1 drivers
v0x55a15d9c4820_0 .net "r", 0 0, L_0x55a15ded5040;  1 drivers
v0x55a15d9c48c0_0 .net "s", 0 0, L_0x55a15ded4930;  alias, 1 drivers
S_0x55a15d9c3d90 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9c3b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ded4e50 .functor NOR 1, L_0x55a15ded4d90, L_0x55a15ded4ec0, C4<0>, C4<0>;
L_0x55a15ded4ec0 .functor NOR 1, L_0x55a15ded4c10, L_0x55a15ded4e50, C4<0>, C4<0>;
v0x55a15d9c4020_0 .net "q", 0 0, L_0x55a15ded4e50;  alias, 1 drivers
v0x55a15d9c4100_0 .net "q_bar", 0 0, L_0x55a15ded4ec0;  alias, 1 drivers
v0x55a15d9c41c0_0 .net "r", 0 0, L_0x55a15ded4d90;  alias, 1 drivers
v0x55a15d9c4290_0 .net "s", 0 0, L_0x55a15ded4c10;  alias, 1 drivers
S_0x55a15d9c51d0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9c1e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ded44b0 .functor AND 1, L_0x55a15ded4520, L_0x55a15ded4e50, C4<1>, C4<1>;
L_0x55a15ded4520 .functor NOT 1, L_0x55a15ded43f0, C4<0>, C4<0>, C4<0>;
L_0x55a15ded45e0 .functor AND 1, L_0x55a15ded43f0, L_0x55a15deefa30, C4<1>, C4<1>;
L_0x55a15ded4650 .functor OR 1, L_0x55a15ded45e0, L_0x55a15ded44b0, C4<0>, C4<0>;
v0x55a15d9c5430_0 .net *"_s1", 0 0, L_0x55a15ded4520;  1 drivers
v0x55a15d9c5510_0 .net "in0", 0 0, L_0x55a15ded4e50;  alias, 1 drivers
v0x55a15d9c5660_0 .net "in1", 0 0, L_0x55a15deefa30;  alias, 1 drivers
v0x55a15d9c5700_0 .net "out", 0 0, L_0x55a15ded4650;  alias, 1 drivers
v0x55a15d9c57a0_0 .net "s0", 0 0, L_0x55a15ded43f0;  alias, 1 drivers
v0x55a15d9c5840_0 .net "w0", 0 0, L_0x55a15ded44b0;  1 drivers
v0x55a15d9c5900_0 .net "w1", 0 0, L_0x55a15ded45e0;  1 drivers
S_0x55a15d9c5fc0 .scope module, "obc[4]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded50b0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15d9c9b90_0 .net "a", 0 0, L_0x55a15ded5310;  1 drivers
v0x55a15d9c9ce0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9c9da0_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15d9c9ed0_0 .net "in", 0 0, L_0x55a15deefad0;  1 drivers
v0x55a15d9c9f70_0 .net "out", 0 0, L_0x55a15ded5b10;  1 drivers
v0x55a15d9ca010_0 .net "rw", 0 0, L_0x55a15ded50b0;  1 drivers
v0x55a15d9ca0b0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9c6280 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9c5fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded57d0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9c8ee0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9c8fa0_0 .net "d", 0 0, L_0x55a15ded5310;  alias, 1 drivers
v0x55a15d9c90b0_0 .net "q", 0 0, L_0x55a15ded5b10;  alias, 1 drivers
v0x55a15d9c9150_0 .net "q0", 0 0, L_0x55a15ded55f0;  1 drivers
v0x55a15d9c91f0_0 .net "q_bar", 0 0, L_0x55a15ded5b80;  1 drivers
S_0x55a15d9c64e0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9c6280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded5760 .functor NOT 1, L_0x55a15ded5310, C4<0>, C4<0>, C4<0>;
v0x55a15d9c7670_0 .net "clk", 0 0, L_0x55a15ded57d0;  1 drivers
v0x55a15d9c7730_0 .net "d", 0 0, L_0x55a15ded5310;  alias, 1 drivers
v0x55a15d9c7800_0 .net "q", 0 0, L_0x55a15ded55f0;  alias, 1 drivers
v0x55a15d9c7920_0 .net "q_bar", 0 0, L_0x55a15ded5660;  1 drivers
S_0x55a15d9c6770 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9c64e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded5420 .functor AND 1, L_0x55a15ded57d0, L_0x55a15ded5310, C4<1>, C4<1>;
L_0x55a15ded5530 .functor AND 1, L_0x55a15ded57d0, L_0x55a15ded5760, C4<1>, C4<1>;
v0x55a15d9c7080_0 .net "a", 0 0, L_0x55a15ded5420;  1 drivers
v0x55a15d9c7140_0 .net "b", 0 0, L_0x55a15ded5530;  1 drivers
v0x55a15d9c7210_0 .net "en", 0 0, L_0x55a15ded57d0;  alias, 1 drivers
v0x55a15d9c72e0_0 .net "q", 0 0, L_0x55a15ded55f0;  alias, 1 drivers
v0x55a15d9c73b0_0 .net "q_bar", 0 0, L_0x55a15ded5660;  alias, 1 drivers
v0x55a15d9c74a0_0 .net "r", 0 0, L_0x55a15ded5760;  1 drivers
v0x55a15d9c7540_0 .net "s", 0 0, L_0x55a15ded5310;  alias, 1 drivers
S_0x55a15d9c6a10 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9c6770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ded55f0 .functor NOR 1, L_0x55a15ded5530, L_0x55a15ded5660, C4<0>, C4<0>;
L_0x55a15ded5660 .functor NOR 1, L_0x55a15ded5420, L_0x55a15ded55f0, C4<0>, C4<0>;
v0x55a15d9c6ca0_0 .net "q", 0 0, L_0x55a15ded55f0;  alias, 1 drivers
v0x55a15d9c6d80_0 .net "q_bar", 0 0, L_0x55a15ded5660;  alias, 1 drivers
v0x55a15d9c6e40_0 .net "r", 0 0, L_0x55a15ded5530;  alias, 1 drivers
v0x55a15d9c6f10_0 .net "s", 0 0, L_0x55a15ded5420;  alias, 1 drivers
S_0x55a15d9c7a30 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9c6280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded5d00 .functor NOT 1, L_0x55a15ded55f0, C4<0>, C4<0>, C4<0>;
v0x55a15d9c8b00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9c8bc0_0 .net "d", 0 0, L_0x55a15ded55f0;  alias, 1 drivers
v0x55a15d9c8d10_0 .net "q", 0 0, L_0x55a15ded5b10;  alias, 1 drivers
v0x55a15d9c8db0_0 .net "q_bar", 0 0, L_0x55a15ded5b80;  alias, 1 drivers
S_0x55a15d9c7c90 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9c7a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded58d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15ded55f0, C4<1>, C4<1>;
L_0x55a15ded5a50 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15ded5d00, C4<1>, C4<1>;
v0x55a15d9c8550_0 .net "a", 0 0, L_0x55a15ded58d0;  1 drivers
v0x55a15d9c8610_0 .net "b", 0 0, L_0x55a15ded5a50;  1 drivers
v0x55a15d9c86e0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9c87b0_0 .net "q", 0 0, L_0x55a15ded5b10;  alias, 1 drivers
v0x55a15d9c8880_0 .net "q_bar", 0 0, L_0x55a15ded5b80;  alias, 1 drivers
v0x55a15d9c8970_0 .net "r", 0 0, L_0x55a15ded5d00;  1 drivers
v0x55a15d9c8a10_0 .net "s", 0 0, L_0x55a15ded55f0;  alias, 1 drivers
S_0x55a15d9c7ee0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9c7c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ded5b10 .functor NOR 1, L_0x55a15ded5a50, L_0x55a15ded5b80, C4<0>, C4<0>;
L_0x55a15ded5b80 .functor NOR 1, L_0x55a15ded58d0, L_0x55a15ded5b10, C4<0>, C4<0>;
v0x55a15d9c8170_0 .net "q", 0 0, L_0x55a15ded5b10;  alias, 1 drivers
v0x55a15d9c8250_0 .net "q_bar", 0 0, L_0x55a15ded5b80;  alias, 1 drivers
v0x55a15d9c8310_0 .net "r", 0 0, L_0x55a15ded5a50;  alias, 1 drivers
v0x55a15d9c83e0_0 .net "s", 0 0, L_0x55a15ded58d0;  alias, 1 drivers
S_0x55a15d9c9320 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9c5fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ded5170 .functor AND 1, L_0x55a15ded51e0, L_0x55a15ded5b10, C4<1>, C4<1>;
L_0x55a15ded51e0 .functor NOT 1, L_0x55a15ded50b0, C4<0>, C4<0>, C4<0>;
L_0x55a15ded52a0 .functor AND 1, L_0x55a15ded50b0, L_0x55a15deefad0, C4<1>, C4<1>;
L_0x55a15ded5310 .functor OR 1, L_0x55a15ded52a0, L_0x55a15ded5170, C4<0>, C4<0>;
v0x55a15d9c9580_0 .net *"_s1", 0 0, L_0x55a15ded51e0;  1 drivers
v0x55a15d9c9660_0 .net "in0", 0 0, L_0x55a15ded5b10;  alias, 1 drivers
v0x55a15d9c97b0_0 .net "in1", 0 0, L_0x55a15deefad0;  alias, 1 drivers
v0x55a15d9c9850_0 .net "out", 0 0, L_0x55a15ded5310;  alias, 1 drivers
v0x55a15d9c98f0_0 .net "s0", 0 0, L_0x55a15ded50b0;  alias, 1 drivers
v0x55a15d9c9990_0 .net "w0", 0 0, L_0x55a15ded5170;  1 drivers
v0x55a15d9c9a50_0 .net "w1", 0 0, L_0x55a15ded52a0;  1 drivers
S_0x55a15d9ca1a0 .scope module, "obc[5]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded5d70 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15d9cdd00_0 .net "a", 0 0, L_0x55a15ded5fd0;  1 drivers
v0x55a15d9cde50_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9cdf10_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15d9cdfb0_0 .net "in", 0 0, L_0x55a15deefb70;  1 drivers
v0x55a15d9ce050_0 .net "out", 0 0, L_0x55a15ded67d0;  1 drivers
v0x55a15d9ce0f0_0 .net "rw", 0 0, L_0x55a15ded5d70;  1 drivers
v0x55a15d9ce190_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9ca3c0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9ca1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded6490 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9cd050_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9cd110_0 .net "d", 0 0, L_0x55a15ded5fd0;  alias, 1 drivers
v0x55a15d9cd220_0 .net "q", 0 0, L_0x55a15ded67d0;  alias, 1 drivers
v0x55a15d9cd2c0_0 .net "q0", 0 0, L_0x55a15ded62b0;  1 drivers
v0x55a15d9cd360_0 .net "q_bar", 0 0, L_0x55a15ded6840;  1 drivers
S_0x55a15d9ca650 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9ca3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded6420 .functor NOT 1, L_0x55a15ded5fd0, C4<0>, C4<0>, C4<0>;
v0x55a15d9cb7e0_0 .net "clk", 0 0, L_0x55a15ded6490;  1 drivers
v0x55a15d9cb8a0_0 .net "d", 0 0, L_0x55a15ded5fd0;  alias, 1 drivers
v0x55a15d9cb970_0 .net "q", 0 0, L_0x55a15ded62b0;  alias, 1 drivers
v0x55a15d9cba90_0 .net "q_bar", 0 0, L_0x55a15ded6320;  1 drivers
S_0x55a15d9ca8e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9ca650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded60e0 .functor AND 1, L_0x55a15ded6490, L_0x55a15ded5fd0, C4<1>, C4<1>;
L_0x55a15ded61f0 .functor AND 1, L_0x55a15ded6490, L_0x55a15ded6420, C4<1>, C4<1>;
v0x55a15d9cb1f0_0 .net "a", 0 0, L_0x55a15ded60e0;  1 drivers
v0x55a15d9cb2b0_0 .net "b", 0 0, L_0x55a15ded61f0;  1 drivers
v0x55a15d9cb380_0 .net "en", 0 0, L_0x55a15ded6490;  alias, 1 drivers
v0x55a15d9cb450_0 .net "q", 0 0, L_0x55a15ded62b0;  alias, 1 drivers
v0x55a15d9cb520_0 .net "q_bar", 0 0, L_0x55a15ded6320;  alias, 1 drivers
v0x55a15d9cb610_0 .net "r", 0 0, L_0x55a15ded6420;  1 drivers
v0x55a15d9cb6b0_0 .net "s", 0 0, L_0x55a15ded5fd0;  alias, 1 drivers
S_0x55a15d9cab80 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9ca8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ded62b0 .functor NOR 1, L_0x55a15ded61f0, L_0x55a15ded6320, C4<0>, C4<0>;
L_0x55a15ded6320 .functor NOR 1, L_0x55a15ded60e0, L_0x55a15ded62b0, C4<0>, C4<0>;
v0x55a15d9cae10_0 .net "q", 0 0, L_0x55a15ded62b0;  alias, 1 drivers
v0x55a15d9caef0_0 .net "q_bar", 0 0, L_0x55a15ded6320;  alias, 1 drivers
v0x55a15d9cafb0_0 .net "r", 0 0, L_0x55a15ded61f0;  alias, 1 drivers
v0x55a15d9cb080_0 .net "s", 0 0, L_0x55a15ded60e0;  alias, 1 drivers
S_0x55a15d9cbba0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9ca3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded69c0 .functor NOT 1, L_0x55a15ded62b0, C4<0>, C4<0>, C4<0>;
v0x55a15d9ccc70_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9ccd30_0 .net "d", 0 0, L_0x55a15ded62b0;  alias, 1 drivers
v0x55a15d9cce80_0 .net "q", 0 0, L_0x55a15ded67d0;  alias, 1 drivers
v0x55a15d9ccf20_0 .net "q_bar", 0 0, L_0x55a15ded6840;  alias, 1 drivers
S_0x55a15d9cbe00 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9cbba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded6590 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15ded62b0, C4<1>, C4<1>;
L_0x55a15ded6710 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15ded69c0, C4<1>, C4<1>;
v0x55a15d9cc6c0_0 .net "a", 0 0, L_0x55a15ded6590;  1 drivers
v0x55a15d9cc780_0 .net "b", 0 0, L_0x55a15ded6710;  1 drivers
v0x55a15d9cc850_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9cc920_0 .net "q", 0 0, L_0x55a15ded67d0;  alias, 1 drivers
v0x55a15d9cc9f0_0 .net "q_bar", 0 0, L_0x55a15ded6840;  alias, 1 drivers
v0x55a15d9ccae0_0 .net "r", 0 0, L_0x55a15ded69c0;  1 drivers
v0x55a15d9ccb80_0 .net "s", 0 0, L_0x55a15ded62b0;  alias, 1 drivers
S_0x55a15d9cc050 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9cbe00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ded67d0 .functor NOR 1, L_0x55a15ded6710, L_0x55a15ded6840, C4<0>, C4<0>;
L_0x55a15ded6840 .functor NOR 1, L_0x55a15ded6590, L_0x55a15ded67d0, C4<0>, C4<0>;
v0x55a15d9cc2e0_0 .net "q", 0 0, L_0x55a15ded67d0;  alias, 1 drivers
v0x55a15d9cc3c0_0 .net "q_bar", 0 0, L_0x55a15ded6840;  alias, 1 drivers
v0x55a15d9cc480_0 .net "r", 0 0, L_0x55a15ded6710;  alias, 1 drivers
v0x55a15d9cc550_0 .net "s", 0 0, L_0x55a15ded6590;  alias, 1 drivers
S_0x55a15d9cd490 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9ca1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ded5e30 .functor AND 1, L_0x55a15ded5ea0, L_0x55a15ded67d0, C4<1>, C4<1>;
L_0x55a15ded5ea0 .functor NOT 1, L_0x55a15ded5d70, C4<0>, C4<0>, C4<0>;
L_0x55a15ded5f60 .functor AND 1, L_0x55a15ded5d70, L_0x55a15deefb70, C4<1>, C4<1>;
L_0x55a15ded5fd0 .functor OR 1, L_0x55a15ded5f60, L_0x55a15ded5e30, C4<0>, C4<0>;
v0x55a15d9cd6f0_0 .net *"_s1", 0 0, L_0x55a15ded5ea0;  1 drivers
v0x55a15d9cd7d0_0 .net "in0", 0 0, L_0x55a15ded67d0;  alias, 1 drivers
v0x55a15d9cd920_0 .net "in1", 0 0, L_0x55a15deefb70;  alias, 1 drivers
v0x55a15d9cd9c0_0 .net "out", 0 0, L_0x55a15ded5fd0;  alias, 1 drivers
v0x55a15d9cda60_0 .net "s0", 0 0, L_0x55a15ded5d70;  alias, 1 drivers
v0x55a15d9cdb00_0 .net "w0", 0 0, L_0x55a15ded5e30;  1 drivers
v0x55a15d9cdbc0_0 .net "w1", 0 0, L_0x55a15ded5f60;  1 drivers
S_0x55a15d9ce280 .scope module, "obc[6]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded6a30 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15d9d1e30_0 .net "a", 0 0, L_0x55a15ded6c90;  1 drivers
v0x55a15d9d1f80_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9d2040_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15d9d20e0_0 .net "in", 0 0, L_0x55a15deefc10;  1 drivers
v0x55a15d9d2180_0 .net "out", 0 0, L_0x55a15ded7550;  1 drivers
v0x55a15d9d2220_0 .net "rw", 0 0, L_0x55a15ded6a30;  1 drivers
v0x55a15d9d22c0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9ce4f0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9ce280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded7170 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9d1180_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9d1240_0 .net "d", 0 0, L_0x55a15ded6c90;  alias, 1 drivers
v0x55a15d9d1350_0 .net "q", 0 0, L_0x55a15ded7550;  alias, 1 drivers
v0x55a15d9d13f0_0 .net "q0", 0 0, L_0x55a15ded6f70;  1 drivers
v0x55a15d9d1490_0 .net "q_bar", 0 0, L_0x55a15ded75e0;  1 drivers
S_0x55a15d9ce780 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9ce4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded70e0 .functor NOT 1, L_0x55a15ded6c90, C4<0>, C4<0>, C4<0>;
v0x55a15d9cf910_0 .net "clk", 0 0, L_0x55a15ded7170;  1 drivers
v0x55a15d9cf9d0_0 .net "d", 0 0, L_0x55a15ded6c90;  alias, 1 drivers
v0x55a15d9cfaa0_0 .net "q", 0 0, L_0x55a15ded6f70;  alias, 1 drivers
v0x55a15d9cfbc0_0 .net "q_bar", 0 0, L_0x55a15ded6fe0;  1 drivers
S_0x55a15d9cea10 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9ce780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded6da0 .functor AND 1, L_0x55a15ded7170, L_0x55a15ded6c90, C4<1>, C4<1>;
L_0x55a15ded6eb0 .functor AND 1, L_0x55a15ded7170, L_0x55a15ded70e0, C4<1>, C4<1>;
v0x55a15d9cf320_0 .net "a", 0 0, L_0x55a15ded6da0;  1 drivers
v0x55a15d9cf3e0_0 .net "b", 0 0, L_0x55a15ded6eb0;  1 drivers
v0x55a15d9cf4b0_0 .net "en", 0 0, L_0x55a15ded7170;  alias, 1 drivers
v0x55a15d9cf580_0 .net "q", 0 0, L_0x55a15ded6f70;  alias, 1 drivers
v0x55a15d9cf650_0 .net "q_bar", 0 0, L_0x55a15ded6fe0;  alias, 1 drivers
v0x55a15d9cf740_0 .net "r", 0 0, L_0x55a15ded70e0;  1 drivers
v0x55a15d9cf7e0_0 .net "s", 0 0, L_0x55a15ded6c90;  alias, 1 drivers
S_0x55a15d9cecb0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9cea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ded6f70 .functor NOR 1, L_0x55a15ded6eb0, L_0x55a15ded6fe0, C4<0>, C4<0>;
L_0x55a15ded6fe0 .functor NOR 1, L_0x55a15ded6da0, L_0x55a15ded6f70, C4<0>, C4<0>;
v0x55a15d9cef40_0 .net "q", 0 0, L_0x55a15ded6f70;  alias, 1 drivers
v0x55a15d9cf020_0 .net "q_bar", 0 0, L_0x55a15ded6fe0;  alias, 1 drivers
v0x55a15d9cf0e0_0 .net "r", 0 0, L_0x55a15ded6eb0;  alias, 1 drivers
v0x55a15d9cf1b0_0 .net "s", 0 0, L_0x55a15ded6da0;  alias, 1 drivers
S_0x55a15d9cfcd0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9ce4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded7780 .functor NOT 1, L_0x55a15ded6f70, C4<0>, C4<0>, C4<0>;
v0x55a15d9d0da0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9d0e60_0 .net "d", 0 0, L_0x55a15ded6f70;  alias, 1 drivers
v0x55a15d9d0fb0_0 .net "q", 0 0, L_0x55a15ded7550;  alias, 1 drivers
v0x55a15d9d1050_0 .net "q_bar", 0 0, L_0x55a15ded75e0;  alias, 1 drivers
S_0x55a15d9cff30 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9cfcd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded72b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15ded6f70, C4<1>, C4<1>;
L_0x55a15ded7470 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15ded7780, C4<1>, C4<1>;
v0x55a15d9d07f0_0 .net "a", 0 0, L_0x55a15ded72b0;  1 drivers
v0x55a15d9d08b0_0 .net "b", 0 0, L_0x55a15ded7470;  1 drivers
v0x55a15d9d0980_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9d0a50_0 .net "q", 0 0, L_0x55a15ded7550;  alias, 1 drivers
v0x55a15d9d0b20_0 .net "q_bar", 0 0, L_0x55a15ded75e0;  alias, 1 drivers
v0x55a15d9d0c10_0 .net "r", 0 0, L_0x55a15ded7780;  1 drivers
v0x55a15d9d0cb0_0 .net "s", 0 0, L_0x55a15ded6f70;  alias, 1 drivers
S_0x55a15d9d0180 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9cff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ded7550 .functor NOR 1, L_0x55a15ded7470, L_0x55a15ded75e0, C4<0>, C4<0>;
L_0x55a15ded75e0 .functor NOR 1, L_0x55a15ded72b0, L_0x55a15ded7550, C4<0>, C4<0>;
v0x55a15d9d0410_0 .net "q", 0 0, L_0x55a15ded7550;  alias, 1 drivers
v0x55a15d9d04f0_0 .net "q_bar", 0 0, L_0x55a15ded75e0;  alias, 1 drivers
v0x55a15d9d05b0_0 .net "r", 0 0, L_0x55a15ded7470;  alias, 1 drivers
v0x55a15d9d0680_0 .net "s", 0 0, L_0x55a15ded72b0;  alias, 1 drivers
S_0x55a15d9d15c0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9ce280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ded6af0 .functor AND 1, L_0x55a15ded6b60, L_0x55a15ded7550, C4<1>, C4<1>;
L_0x55a15ded6b60 .functor NOT 1, L_0x55a15ded6a30, C4<0>, C4<0>, C4<0>;
L_0x55a15ded6c20 .functor AND 1, L_0x55a15ded6a30, L_0x55a15deefc10, C4<1>, C4<1>;
L_0x55a15ded6c90 .functor OR 1, L_0x55a15ded6c20, L_0x55a15ded6af0, C4<0>, C4<0>;
v0x55a15d9d1820_0 .net *"_s1", 0 0, L_0x55a15ded6b60;  1 drivers
v0x55a15d9d1900_0 .net "in0", 0 0, L_0x55a15ded7550;  alias, 1 drivers
v0x55a15d9d1a50_0 .net "in1", 0 0, L_0x55a15deefc10;  alias, 1 drivers
v0x55a15d9d1af0_0 .net "out", 0 0, L_0x55a15ded6c90;  alias, 1 drivers
v0x55a15d9d1b90_0 .net "s0", 0 0, L_0x55a15ded6a30;  alias, 1 drivers
v0x55a15d9d1c30_0 .net "w0", 0 0, L_0x55a15ded6af0;  1 drivers
v0x55a15d9d1cf0_0 .net "w1", 0 0, L_0x55a15ded6c20;  1 drivers
S_0x55a15d9d23b0 .scope module, "obc[7]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded7830 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15d9d5f60_0 .net "a", 0 0, L_0x55a15ded7b10;  1 drivers
v0x55a15d9d60b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9d6170_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15d9d6210_0 .net "in", 0 0, L_0x55a15deefd00;  1 drivers
v0x55a15d9d62b0_0 .net "out", 0 0, L_0x55a15ded8470;  1 drivers
v0x55a15d9d6350_0 .net "rw", 0 0, L_0x55a15ded7830;  1 drivers
v0x55a15d9d63f0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9d2620 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9d23b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded8090 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9d52b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9d5370_0 .net "d", 0 0, L_0x55a15ded7b10;  alias, 1 drivers
v0x55a15d9d5480_0 .net "q", 0 0, L_0x55a15ded8470;  alias, 1 drivers
v0x55a15d9d5520_0 .net "q0", 0 0, L_0x55a15ded7e30;  1 drivers
v0x55a15d9d55c0_0 .net "q_bar", 0 0, L_0x55a15ded8500;  1 drivers
S_0x55a15d9d28b0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9d2620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded7fe0 .functor NOT 1, L_0x55a15ded7b10, C4<0>, C4<0>, C4<0>;
v0x55a15d9d3a40_0 .net "clk", 0 0, L_0x55a15ded8090;  1 drivers
v0x55a15d9d3b00_0 .net "d", 0 0, L_0x55a15ded7b10;  alias, 1 drivers
v0x55a15d9d3bd0_0 .net "q", 0 0, L_0x55a15ded7e30;  alias, 1 drivers
v0x55a15d9d3cf0_0 .net "q_bar", 0 0, L_0x55a15ded7ec0;  1 drivers
S_0x55a15d9d2b40 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9d28b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded7c20 .functor AND 1, L_0x55a15ded8090, L_0x55a15ded7b10, C4<1>, C4<1>;
L_0x55a15ded7d50 .functor AND 1, L_0x55a15ded8090, L_0x55a15ded7fe0, C4<1>, C4<1>;
v0x55a15d9d3450_0 .net "a", 0 0, L_0x55a15ded7c20;  1 drivers
v0x55a15d9d3510_0 .net "b", 0 0, L_0x55a15ded7d50;  1 drivers
v0x55a15d9d35e0_0 .net "en", 0 0, L_0x55a15ded8090;  alias, 1 drivers
v0x55a15d9d36b0_0 .net "q", 0 0, L_0x55a15ded7e30;  alias, 1 drivers
v0x55a15d9d3780_0 .net "q_bar", 0 0, L_0x55a15ded7ec0;  alias, 1 drivers
v0x55a15d9d3870_0 .net "r", 0 0, L_0x55a15ded7fe0;  1 drivers
v0x55a15d9d3910_0 .net "s", 0 0, L_0x55a15ded7b10;  alias, 1 drivers
S_0x55a15d9d2de0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9d2b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ded7e30 .functor NOR 1, L_0x55a15ded7d50, L_0x55a15ded7ec0, C4<0>, C4<0>;
L_0x55a15ded7ec0 .functor NOR 1, L_0x55a15ded7c20, L_0x55a15ded7e30, C4<0>, C4<0>;
v0x55a15d9d3070_0 .net "q", 0 0, L_0x55a15ded7e30;  alias, 1 drivers
v0x55a15d9d3150_0 .net "q_bar", 0 0, L_0x55a15ded7ec0;  alias, 1 drivers
v0x55a15d9d3210_0 .net "r", 0 0, L_0x55a15ded7d50;  alias, 1 drivers
v0x55a15d9d32e0_0 .net "s", 0 0, L_0x55a15ded7c20;  alias, 1 drivers
S_0x55a15d9d3e00 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9d2620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded86a0 .functor NOT 1, L_0x55a15ded7e30, C4<0>, C4<0>, C4<0>;
v0x55a15d9d4ed0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9d4f90_0 .net "d", 0 0, L_0x55a15ded7e30;  alias, 1 drivers
v0x55a15d9d50e0_0 .net "q", 0 0, L_0x55a15ded8470;  alias, 1 drivers
v0x55a15d9d5180_0 .net "q_bar", 0 0, L_0x55a15ded8500;  alias, 1 drivers
S_0x55a15d9d4060 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9d3e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded81d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15ded7e30, C4<1>, C4<1>;
L_0x55a15ded8390 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15ded86a0, C4<1>, C4<1>;
v0x55a15d9d4920_0 .net "a", 0 0, L_0x55a15ded81d0;  1 drivers
v0x55a15d9d49e0_0 .net "b", 0 0, L_0x55a15ded8390;  1 drivers
v0x55a15d9d4ab0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9d4b80_0 .net "q", 0 0, L_0x55a15ded8470;  alias, 1 drivers
v0x55a15d9d4c50_0 .net "q_bar", 0 0, L_0x55a15ded8500;  alias, 1 drivers
v0x55a15d9d4d40_0 .net "r", 0 0, L_0x55a15ded86a0;  1 drivers
v0x55a15d9d4de0_0 .net "s", 0 0, L_0x55a15ded7e30;  alias, 1 drivers
S_0x55a15d9d42b0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9d4060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ded8470 .functor NOR 1, L_0x55a15ded8390, L_0x55a15ded8500, C4<0>, C4<0>;
L_0x55a15ded8500 .functor NOR 1, L_0x55a15ded81d0, L_0x55a15ded8470, C4<0>, C4<0>;
v0x55a15d9d4540_0 .net "q", 0 0, L_0x55a15ded8470;  alias, 1 drivers
v0x55a15d9d4620_0 .net "q_bar", 0 0, L_0x55a15ded8500;  alias, 1 drivers
v0x55a15d9d46e0_0 .net "r", 0 0, L_0x55a15ded8390;  alias, 1 drivers
v0x55a15d9d47b0_0 .net "s", 0 0, L_0x55a15ded81d0;  alias, 1 drivers
S_0x55a15d9d56f0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9d23b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ded7930 .functor AND 1, L_0x55a15ded79c0, L_0x55a15ded8470, C4<1>, C4<1>;
L_0x55a15ded79c0 .functor NOT 1, L_0x55a15ded7830, C4<0>, C4<0>, C4<0>;
L_0x55a15ded7a80 .functor AND 1, L_0x55a15ded7830, L_0x55a15deefd00, C4<1>, C4<1>;
L_0x55a15ded7b10 .functor OR 1, L_0x55a15ded7a80, L_0x55a15ded7930, C4<0>, C4<0>;
v0x55a15d9d5950_0 .net *"_s1", 0 0, L_0x55a15ded79c0;  1 drivers
v0x55a15d9d5a30_0 .net "in0", 0 0, L_0x55a15ded8470;  alias, 1 drivers
v0x55a15d9d5b80_0 .net "in1", 0 0, L_0x55a15deefd00;  alias, 1 drivers
v0x55a15d9d5c20_0 .net "out", 0 0, L_0x55a15ded7b10;  alias, 1 drivers
v0x55a15d9d5cc0_0 .net "s0", 0 0, L_0x55a15ded7830;  alias, 1 drivers
v0x55a15d9d5d60_0 .net "w0", 0 0, L_0x55a15ded7930;  1 drivers
v0x55a15d9d5e20_0 .net "w1", 0 0, L_0x55a15ded7a80;  1 drivers
S_0x55a15d9d64e0 .scope module, "obc[8]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded8750 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15d9da0d0_0 .net "a", 0 0, L_0x55a15ded8a30;  1 drivers
v0x55a15d9da220_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9da2e0_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15d9da380_0 .net "in", 0 0, L_0x55a15deefda0;  1 drivers
v0x55a15d9da420_0 .net "out", 0 0, L_0x55a15ded9390;  1 drivers
v0x55a15d9da4c0_0 .net "rw", 0 0, L_0x55a15ded8750;  1 drivers
v0x55a15d9da560_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9d67e0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9d64e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded8fb0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9d9420_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9d94e0_0 .net "d", 0 0, L_0x55a15ded8a30;  alias, 1 drivers
v0x55a15d9d95f0_0 .net "q", 0 0, L_0x55a15ded9390;  alias, 1 drivers
v0x55a15d9d9690_0 .net "q0", 0 0, L_0x55a15ded8d50;  1 drivers
v0x55a15d9d9730_0 .net "q_bar", 0 0, L_0x55a15ded9420;  1 drivers
S_0x55a15d9d6a20 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9d67e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded8f00 .functor NOT 1, L_0x55a15ded8a30, C4<0>, C4<0>, C4<0>;
v0x55a15d9d7bb0_0 .net "clk", 0 0, L_0x55a15ded8fb0;  1 drivers
v0x55a15d9d7c70_0 .net "d", 0 0, L_0x55a15ded8a30;  alias, 1 drivers
v0x55a15d9d7d40_0 .net "q", 0 0, L_0x55a15ded8d50;  alias, 1 drivers
v0x55a15d9d7e60_0 .net "q_bar", 0 0, L_0x55a15ded8de0;  1 drivers
S_0x55a15d9d6cb0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9d6a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded8b40 .functor AND 1, L_0x55a15ded8fb0, L_0x55a15ded8a30, C4<1>, C4<1>;
L_0x55a15ded8c70 .functor AND 1, L_0x55a15ded8fb0, L_0x55a15ded8f00, C4<1>, C4<1>;
v0x55a15d9d75c0_0 .net "a", 0 0, L_0x55a15ded8b40;  1 drivers
v0x55a15d9d7680_0 .net "b", 0 0, L_0x55a15ded8c70;  1 drivers
v0x55a15d9d7750_0 .net "en", 0 0, L_0x55a15ded8fb0;  alias, 1 drivers
v0x55a15d9d7820_0 .net "q", 0 0, L_0x55a15ded8d50;  alias, 1 drivers
v0x55a15d9d78f0_0 .net "q_bar", 0 0, L_0x55a15ded8de0;  alias, 1 drivers
v0x55a15d9d79e0_0 .net "r", 0 0, L_0x55a15ded8f00;  1 drivers
v0x55a15d9d7a80_0 .net "s", 0 0, L_0x55a15ded8a30;  alias, 1 drivers
S_0x55a15d9d6f50 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9d6cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ded8d50 .functor NOR 1, L_0x55a15ded8c70, L_0x55a15ded8de0, C4<0>, C4<0>;
L_0x55a15ded8de0 .functor NOR 1, L_0x55a15ded8b40, L_0x55a15ded8d50, C4<0>, C4<0>;
v0x55a15d9d71e0_0 .net "q", 0 0, L_0x55a15ded8d50;  alias, 1 drivers
v0x55a15d9d72c0_0 .net "q_bar", 0 0, L_0x55a15ded8de0;  alias, 1 drivers
v0x55a15d9d7380_0 .net "r", 0 0, L_0x55a15ded8c70;  alias, 1 drivers
v0x55a15d9d7450_0 .net "s", 0 0, L_0x55a15ded8b40;  alias, 1 drivers
S_0x55a15d9d7f70 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9d67e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded95c0 .functor NOT 1, L_0x55a15ded8d50, C4<0>, C4<0>, C4<0>;
v0x55a15d9d9040_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9d9100_0 .net "d", 0 0, L_0x55a15ded8d50;  alias, 1 drivers
v0x55a15d9d9250_0 .net "q", 0 0, L_0x55a15ded9390;  alias, 1 drivers
v0x55a15d9d92f0_0 .net "q_bar", 0 0, L_0x55a15ded9420;  alias, 1 drivers
S_0x55a15d9d81d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9d7f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded90f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15ded8d50, C4<1>, C4<1>;
L_0x55a15ded92b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15ded95c0, C4<1>, C4<1>;
v0x55a15d9d8a90_0 .net "a", 0 0, L_0x55a15ded90f0;  1 drivers
v0x55a15d9d8b50_0 .net "b", 0 0, L_0x55a15ded92b0;  1 drivers
v0x55a15d9d8c20_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9d8cf0_0 .net "q", 0 0, L_0x55a15ded9390;  alias, 1 drivers
v0x55a15d9d8dc0_0 .net "q_bar", 0 0, L_0x55a15ded9420;  alias, 1 drivers
v0x55a15d9d8eb0_0 .net "r", 0 0, L_0x55a15ded95c0;  1 drivers
v0x55a15d9d8f50_0 .net "s", 0 0, L_0x55a15ded8d50;  alias, 1 drivers
S_0x55a15d9d8420 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9d81d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ded9390 .functor NOR 1, L_0x55a15ded92b0, L_0x55a15ded9420, C4<0>, C4<0>;
L_0x55a15ded9420 .functor NOR 1, L_0x55a15ded90f0, L_0x55a15ded9390, C4<0>, C4<0>;
v0x55a15d9d86b0_0 .net "q", 0 0, L_0x55a15ded9390;  alias, 1 drivers
v0x55a15d9d8790_0 .net "q_bar", 0 0, L_0x55a15ded9420;  alias, 1 drivers
v0x55a15d9d8850_0 .net "r", 0 0, L_0x55a15ded92b0;  alias, 1 drivers
v0x55a15d9d8920_0 .net "s", 0 0, L_0x55a15ded90f0;  alias, 1 drivers
S_0x55a15d9d9860 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9d64e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ded8850 .functor AND 1, L_0x55a15ded88e0, L_0x55a15ded9390, C4<1>, C4<1>;
L_0x55a15ded88e0 .functor NOT 1, L_0x55a15ded8750, C4<0>, C4<0>, C4<0>;
L_0x55a15ded89a0 .functor AND 1, L_0x55a15ded8750, L_0x55a15deefda0, C4<1>, C4<1>;
L_0x55a15ded8a30 .functor OR 1, L_0x55a15ded89a0, L_0x55a15ded8850, C4<0>, C4<0>;
v0x55a15d9d9ac0_0 .net *"_s1", 0 0, L_0x55a15ded88e0;  1 drivers
v0x55a15d9d9ba0_0 .net "in0", 0 0, L_0x55a15ded9390;  alias, 1 drivers
v0x55a15d9d9cf0_0 .net "in1", 0 0, L_0x55a15deefda0;  alias, 1 drivers
v0x55a15d9d9d90_0 .net "out", 0 0, L_0x55a15ded8a30;  alias, 1 drivers
v0x55a15d9d9e30_0 .net "s0", 0 0, L_0x55a15ded8750;  alias, 1 drivers
v0x55a15d9d9ed0_0 .net "w0", 0 0, L_0x55a15ded8850;  1 drivers
v0x55a15d9d9f90_0 .net "w1", 0 0, L_0x55a15ded89a0;  1 drivers
S_0x55a15d9da650 .scope module, "obc[9]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded9670 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15d9de170_0 .net "a", 0 0, L_0x55a15ded9950;  1 drivers
v0x55a15d9de2c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9de380_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15d9de420_0 .net "in", 0 0, L_0x55a15deefea0;  1 drivers
v0x55a15d9de4c0_0 .net "out", 0 0, L_0x55a15deda2b0;  1 drivers
v0x55a15d9de560_0 .net "rw", 0 0, L_0x55a15ded9670;  1 drivers
v0x55a15d9de600_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9da8c0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9da650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded9ed0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9dd4c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9dd580_0 .net "d", 0 0, L_0x55a15ded9950;  alias, 1 drivers
v0x55a15d9dd690_0 .net "q", 0 0, L_0x55a15deda2b0;  alias, 1 drivers
v0x55a15d9dd730_0 .net "q0", 0 0, L_0x55a15ded9c70;  1 drivers
v0x55a15d9dd7d0_0 .net "q_bar", 0 0, L_0x55a15deda340;  1 drivers
S_0x55a15d9dab50 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9da8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15ded9e20 .functor NOT 1, L_0x55a15ded9950, C4<0>, C4<0>, C4<0>;
v0x55a15d9dbce0_0 .net "clk", 0 0, L_0x55a15ded9ed0;  1 drivers
v0x55a15d9dbda0_0 .net "d", 0 0, L_0x55a15ded9950;  alias, 1 drivers
v0x55a15d9dbe70_0 .net "q", 0 0, L_0x55a15ded9c70;  alias, 1 drivers
v0x55a15d9dbf90_0 .net "q_bar", 0 0, L_0x55a15ded9d00;  1 drivers
S_0x55a15d9dade0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9dab50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15ded9a60 .functor AND 1, L_0x55a15ded9ed0, L_0x55a15ded9950, C4<1>, C4<1>;
L_0x55a15ded9b90 .functor AND 1, L_0x55a15ded9ed0, L_0x55a15ded9e20, C4<1>, C4<1>;
v0x55a15d9db6f0_0 .net "a", 0 0, L_0x55a15ded9a60;  1 drivers
v0x55a15d9db7b0_0 .net "b", 0 0, L_0x55a15ded9b90;  1 drivers
v0x55a15d9db880_0 .net "en", 0 0, L_0x55a15ded9ed0;  alias, 1 drivers
v0x55a15d9db950_0 .net "q", 0 0, L_0x55a15ded9c70;  alias, 1 drivers
v0x55a15d9dba20_0 .net "q_bar", 0 0, L_0x55a15ded9d00;  alias, 1 drivers
v0x55a15d9dbb10_0 .net "r", 0 0, L_0x55a15ded9e20;  1 drivers
v0x55a15d9dbbb0_0 .net "s", 0 0, L_0x55a15ded9950;  alias, 1 drivers
S_0x55a15d9db080 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9dade0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ded9c70 .functor NOR 1, L_0x55a15ded9b90, L_0x55a15ded9d00, C4<0>, C4<0>;
L_0x55a15ded9d00 .functor NOR 1, L_0x55a15ded9a60, L_0x55a15ded9c70, C4<0>, C4<0>;
v0x55a15d9db310_0 .net "q", 0 0, L_0x55a15ded9c70;  alias, 1 drivers
v0x55a15d9db3f0_0 .net "q_bar", 0 0, L_0x55a15ded9d00;  alias, 1 drivers
v0x55a15d9db4b0_0 .net "r", 0 0, L_0x55a15ded9b90;  alias, 1 drivers
v0x55a15d9db580_0 .net "s", 0 0, L_0x55a15ded9a60;  alias, 1 drivers
S_0x55a15d9dc0a0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9da8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deda4e0 .functor NOT 1, L_0x55a15ded9c70, C4<0>, C4<0>, C4<0>;
v0x55a15d9dd170_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9dd230_0 .net "d", 0 0, L_0x55a15ded9c70;  alias, 1 drivers
v0x55a15d9dd2f0_0 .net "q", 0 0, L_0x55a15deda2b0;  alias, 1 drivers
v0x55a15d9dd390_0 .net "q_bar", 0 0, L_0x55a15deda340;  alias, 1 drivers
S_0x55a15d9dc300 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9dc0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deda010 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15ded9c70, C4<1>, C4<1>;
L_0x55a15deda1d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deda4e0, C4<1>, C4<1>;
v0x55a15d9dcbc0_0 .net "a", 0 0, L_0x55a15deda010;  1 drivers
v0x55a15d9dcc80_0 .net "b", 0 0, L_0x55a15deda1d0;  1 drivers
v0x55a15d9dcd50_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9dce20_0 .net "q", 0 0, L_0x55a15deda2b0;  alias, 1 drivers
v0x55a15d9dcef0_0 .net "q_bar", 0 0, L_0x55a15deda340;  alias, 1 drivers
v0x55a15d9dcfe0_0 .net "r", 0 0, L_0x55a15deda4e0;  1 drivers
v0x55a15d9dd080_0 .net "s", 0 0, L_0x55a15ded9c70;  alias, 1 drivers
S_0x55a15d9dc550 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9dc300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deda2b0 .functor NOR 1, L_0x55a15deda1d0, L_0x55a15deda340, C4<0>, C4<0>;
L_0x55a15deda340 .functor NOR 1, L_0x55a15deda010, L_0x55a15deda2b0, C4<0>, C4<0>;
v0x55a15d9dc7e0_0 .net "q", 0 0, L_0x55a15deda2b0;  alias, 1 drivers
v0x55a15d9dc8c0_0 .net "q_bar", 0 0, L_0x55a15deda340;  alias, 1 drivers
v0x55a15d9dc980_0 .net "r", 0 0, L_0x55a15deda1d0;  alias, 1 drivers
v0x55a15d9dca50_0 .net "s", 0 0, L_0x55a15deda010;  alias, 1 drivers
S_0x55a15d9dd900 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9da650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15ded9770 .functor AND 1, L_0x55a15ded9800, L_0x55a15deda2b0, C4<1>, C4<1>;
L_0x55a15ded9800 .functor NOT 1, L_0x55a15ded9670, C4<0>, C4<0>, C4<0>;
L_0x55a15ded98c0 .functor AND 1, L_0x55a15ded9670, L_0x55a15deefea0, C4<1>, C4<1>;
L_0x55a15ded9950 .functor OR 1, L_0x55a15ded98c0, L_0x55a15ded9770, C4<0>, C4<0>;
v0x55a15d9ddb60_0 .net *"_s1", 0 0, L_0x55a15ded9800;  1 drivers
v0x55a15d9ddc40_0 .net "in0", 0 0, L_0x55a15deda2b0;  alias, 1 drivers
v0x55a15d9ddd90_0 .net "in1", 0 0, L_0x55a15deefea0;  alias, 1 drivers
v0x55a15d9dde30_0 .net "out", 0 0, L_0x55a15ded9950;  alias, 1 drivers
v0x55a15d9dded0_0 .net "s0", 0 0, L_0x55a15ded9670;  alias, 1 drivers
v0x55a15d9ddf70_0 .net "w0", 0 0, L_0x55a15ded9770;  1 drivers
v0x55a15d9de030_0 .net "w1", 0 0, L_0x55a15ded98c0;  1 drivers
S_0x55a15d9de6f0 .scope module, "obc[10]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deda590 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15d9e22a0_0 .net "a", 0 0, L_0x55a15deda870;  1 drivers
v0x55a15d9e23f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9e24b0_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15d9e2550_0 .net "in", 0 0, L_0x55a15deeff40;  1 drivers
v0x55a15d9e25f0_0 .net "out", 0 0, L_0x55a15dedb1d0;  1 drivers
v0x55a15d9e2690_0 .net "rw", 0 0, L_0x55a15deda590;  1 drivers
v0x55a15d9e2730_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9de960 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9de6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dedadf0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9e15f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9e16b0_0 .net "d", 0 0, L_0x55a15deda870;  alias, 1 drivers
v0x55a15d9e17c0_0 .net "q", 0 0, L_0x55a15dedb1d0;  alias, 1 drivers
v0x55a15d9e1860_0 .net "q0", 0 0, L_0x55a15dedab90;  1 drivers
v0x55a15d9e1900_0 .net "q_bar", 0 0, L_0x55a15dedb260;  1 drivers
S_0x55a15d9debf0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9de960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dedad40 .functor NOT 1, L_0x55a15deda870, C4<0>, C4<0>, C4<0>;
v0x55a15d9dfd80_0 .net "clk", 0 0, L_0x55a15dedadf0;  1 drivers
v0x55a15d9dfe40_0 .net "d", 0 0, L_0x55a15deda870;  alias, 1 drivers
v0x55a15d9dff10_0 .net "q", 0 0, L_0x55a15dedab90;  alias, 1 drivers
v0x55a15d9e0030_0 .net "q_bar", 0 0, L_0x55a15dedac20;  1 drivers
S_0x55a15d9dee80 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9debf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deda980 .functor AND 1, L_0x55a15dedadf0, L_0x55a15deda870, C4<1>, C4<1>;
L_0x55a15dedaab0 .functor AND 1, L_0x55a15dedadf0, L_0x55a15dedad40, C4<1>, C4<1>;
v0x55a15d9df790_0 .net "a", 0 0, L_0x55a15deda980;  1 drivers
v0x55a15d9df850_0 .net "b", 0 0, L_0x55a15dedaab0;  1 drivers
v0x55a15d9df920_0 .net "en", 0 0, L_0x55a15dedadf0;  alias, 1 drivers
v0x55a15d9df9f0_0 .net "q", 0 0, L_0x55a15dedab90;  alias, 1 drivers
v0x55a15d9dfac0_0 .net "q_bar", 0 0, L_0x55a15dedac20;  alias, 1 drivers
v0x55a15d9dfbb0_0 .net "r", 0 0, L_0x55a15dedad40;  1 drivers
v0x55a15d9dfc50_0 .net "s", 0 0, L_0x55a15deda870;  alias, 1 drivers
S_0x55a15d9df120 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9dee80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dedab90 .functor NOR 1, L_0x55a15dedaab0, L_0x55a15dedac20, C4<0>, C4<0>;
L_0x55a15dedac20 .functor NOR 1, L_0x55a15deda980, L_0x55a15dedab90, C4<0>, C4<0>;
v0x55a15d9df3b0_0 .net "q", 0 0, L_0x55a15dedab90;  alias, 1 drivers
v0x55a15d9df490_0 .net "q_bar", 0 0, L_0x55a15dedac20;  alias, 1 drivers
v0x55a15d9df550_0 .net "r", 0 0, L_0x55a15dedaab0;  alias, 1 drivers
v0x55a15d9df620_0 .net "s", 0 0, L_0x55a15deda980;  alias, 1 drivers
S_0x55a15d9e0140 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9de960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dedb400 .functor NOT 1, L_0x55a15dedab90, C4<0>, C4<0>, C4<0>;
v0x55a15d9e1210_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9e12d0_0 .net "d", 0 0, L_0x55a15dedab90;  alias, 1 drivers
v0x55a15d9e1420_0 .net "q", 0 0, L_0x55a15dedb1d0;  alias, 1 drivers
v0x55a15d9e14c0_0 .net "q_bar", 0 0, L_0x55a15dedb260;  alias, 1 drivers
S_0x55a15d9e03a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9e0140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dedaf30 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dedab90, C4<1>, C4<1>;
L_0x55a15dedb0f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dedb400, C4<1>, C4<1>;
v0x55a15d9e0c60_0 .net "a", 0 0, L_0x55a15dedaf30;  1 drivers
v0x55a15d9e0d20_0 .net "b", 0 0, L_0x55a15dedb0f0;  1 drivers
v0x55a15d9e0df0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9e0ec0_0 .net "q", 0 0, L_0x55a15dedb1d0;  alias, 1 drivers
v0x55a15d9e0f90_0 .net "q_bar", 0 0, L_0x55a15dedb260;  alias, 1 drivers
v0x55a15d9e1080_0 .net "r", 0 0, L_0x55a15dedb400;  1 drivers
v0x55a15d9e1120_0 .net "s", 0 0, L_0x55a15dedab90;  alias, 1 drivers
S_0x55a15d9e05f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9e03a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dedb1d0 .functor NOR 1, L_0x55a15dedb0f0, L_0x55a15dedb260, C4<0>, C4<0>;
L_0x55a15dedb260 .functor NOR 1, L_0x55a15dedaf30, L_0x55a15dedb1d0, C4<0>, C4<0>;
v0x55a15d9e0880_0 .net "q", 0 0, L_0x55a15dedb1d0;  alias, 1 drivers
v0x55a15d9e0960_0 .net "q_bar", 0 0, L_0x55a15dedb260;  alias, 1 drivers
v0x55a15d9e0a20_0 .net "r", 0 0, L_0x55a15dedb0f0;  alias, 1 drivers
v0x55a15d9e0af0_0 .net "s", 0 0, L_0x55a15dedaf30;  alias, 1 drivers
S_0x55a15d9e1a30 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9de6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deda690 .functor AND 1, L_0x55a15deda720, L_0x55a15dedb1d0, C4<1>, C4<1>;
L_0x55a15deda720 .functor NOT 1, L_0x55a15deda590, C4<0>, C4<0>, C4<0>;
L_0x55a15deda7e0 .functor AND 1, L_0x55a15deda590, L_0x55a15deeff40, C4<1>, C4<1>;
L_0x55a15deda870 .functor OR 1, L_0x55a15deda7e0, L_0x55a15deda690, C4<0>, C4<0>;
v0x55a15d9e1c90_0 .net *"_s1", 0 0, L_0x55a15deda720;  1 drivers
v0x55a15d9e1d70_0 .net "in0", 0 0, L_0x55a15dedb1d0;  alias, 1 drivers
v0x55a15d9e1ec0_0 .net "in1", 0 0, L_0x55a15deeff40;  alias, 1 drivers
v0x55a15d9e1f60_0 .net "out", 0 0, L_0x55a15deda870;  alias, 1 drivers
v0x55a15d9e2000_0 .net "s0", 0 0, L_0x55a15deda590;  alias, 1 drivers
v0x55a15d9e20a0_0 .net "w0", 0 0, L_0x55a15deda690;  1 drivers
v0x55a15d9e2160_0 .net "w1", 0 0, L_0x55a15deda7e0;  1 drivers
S_0x55a15d9e2820 .scope module, "obc[11]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dedb4b0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15d9e63d0_0 .net "a", 0 0, L_0x55a15dedb790;  1 drivers
v0x55a15d9e6520_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9e65e0_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15d9e6680_0 .net "in", 0 0, L_0x55a15def0050;  1 drivers
v0x55a15d9e6720_0 .net "out", 0 0, L_0x55a15dedc0f0;  1 drivers
v0x55a15d9e67c0_0 .net "rw", 0 0, L_0x55a15dedb4b0;  1 drivers
v0x55a15d9e6860_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9e2a90 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9e2820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dedbd10 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9e5720_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9e57e0_0 .net "d", 0 0, L_0x55a15dedb790;  alias, 1 drivers
v0x55a15d9e58f0_0 .net "q", 0 0, L_0x55a15dedc0f0;  alias, 1 drivers
v0x55a15d9e5990_0 .net "q0", 0 0, L_0x55a15dedbab0;  1 drivers
v0x55a15d9e5a30_0 .net "q_bar", 0 0, L_0x55a15dedc180;  1 drivers
S_0x55a15d9e2d20 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9e2a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dedbc60 .functor NOT 1, L_0x55a15dedb790, C4<0>, C4<0>, C4<0>;
v0x55a15d9e3eb0_0 .net "clk", 0 0, L_0x55a15dedbd10;  1 drivers
v0x55a15d9e3f70_0 .net "d", 0 0, L_0x55a15dedb790;  alias, 1 drivers
v0x55a15d9e4040_0 .net "q", 0 0, L_0x55a15dedbab0;  alias, 1 drivers
v0x55a15d9e4160_0 .net "q_bar", 0 0, L_0x55a15dedbb40;  1 drivers
S_0x55a15d9e2fb0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9e2d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dedb8a0 .functor AND 1, L_0x55a15dedbd10, L_0x55a15dedb790, C4<1>, C4<1>;
L_0x55a15dedb9d0 .functor AND 1, L_0x55a15dedbd10, L_0x55a15dedbc60, C4<1>, C4<1>;
v0x55a15d9e38c0_0 .net "a", 0 0, L_0x55a15dedb8a0;  1 drivers
v0x55a15d9e3980_0 .net "b", 0 0, L_0x55a15dedb9d0;  1 drivers
v0x55a15d9e3a50_0 .net "en", 0 0, L_0x55a15dedbd10;  alias, 1 drivers
v0x55a15d9e3b20_0 .net "q", 0 0, L_0x55a15dedbab0;  alias, 1 drivers
v0x55a15d9e3bf0_0 .net "q_bar", 0 0, L_0x55a15dedbb40;  alias, 1 drivers
v0x55a15d9e3ce0_0 .net "r", 0 0, L_0x55a15dedbc60;  1 drivers
v0x55a15d9e3d80_0 .net "s", 0 0, L_0x55a15dedb790;  alias, 1 drivers
S_0x55a15d9e3250 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9e2fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dedbab0 .functor NOR 1, L_0x55a15dedb9d0, L_0x55a15dedbb40, C4<0>, C4<0>;
L_0x55a15dedbb40 .functor NOR 1, L_0x55a15dedb8a0, L_0x55a15dedbab0, C4<0>, C4<0>;
v0x55a15d9e34e0_0 .net "q", 0 0, L_0x55a15dedbab0;  alias, 1 drivers
v0x55a15d9e35c0_0 .net "q_bar", 0 0, L_0x55a15dedbb40;  alias, 1 drivers
v0x55a15d9e3680_0 .net "r", 0 0, L_0x55a15dedb9d0;  alias, 1 drivers
v0x55a15d9e3750_0 .net "s", 0 0, L_0x55a15dedb8a0;  alias, 1 drivers
S_0x55a15d9e4270 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9e2a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dedc320 .functor NOT 1, L_0x55a15dedbab0, C4<0>, C4<0>, C4<0>;
v0x55a15d9e5340_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9e5400_0 .net "d", 0 0, L_0x55a15dedbab0;  alias, 1 drivers
v0x55a15d9e5550_0 .net "q", 0 0, L_0x55a15dedc0f0;  alias, 1 drivers
v0x55a15d9e55f0_0 .net "q_bar", 0 0, L_0x55a15dedc180;  alias, 1 drivers
S_0x55a15d9e44d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9e4270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dedbe50 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dedbab0, C4<1>, C4<1>;
L_0x55a15dedc010 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dedc320, C4<1>, C4<1>;
v0x55a15d9e4d90_0 .net "a", 0 0, L_0x55a15dedbe50;  1 drivers
v0x55a15d9e4e50_0 .net "b", 0 0, L_0x55a15dedc010;  1 drivers
v0x55a15d9e4f20_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9e4ff0_0 .net "q", 0 0, L_0x55a15dedc0f0;  alias, 1 drivers
v0x55a15d9e50c0_0 .net "q_bar", 0 0, L_0x55a15dedc180;  alias, 1 drivers
v0x55a15d9e51b0_0 .net "r", 0 0, L_0x55a15dedc320;  1 drivers
v0x55a15d9e5250_0 .net "s", 0 0, L_0x55a15dedbab0;  alias, 1 drivers
S_0x55a15d9e4720 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9e44d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dedc0f0 .functor NOR 1, L_0x55a15dedc010, L_0x55a15dedc180, C4<0>, C4<0>;
L_0x55a15dedc180 .functor NOR 1, L_0x55a15dedbe50, L_0x55a15dedc0f0, C4<0>, C4<0>;
v0x55a15d9e49b0_0 .net "q", 0 0, L_0x55a15dedc0f0;  alias, 1 drivers
v0x55a15d9e4a90_0 .net "q_bar", 0 0, L_0x55a15dedc180;  alias, 1 drivers
v0x55a15d9e4b50_0 .net "r", 0 0, L_0x55a15dedc010;  alias, 1 drivers
v0x55a15d9e4c20_0 .net "s", 0 0, L_0x55a15dedbe50;  alias, 1 drivers
S_0x55a15d9e5b60 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9e2820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dedb5b0 .functor AND 1, L_0x55a15dedb640, L_0x55a15dedc0f0, C4<1>, C4<1>;
L_0x55a15dedb640 .functor NOT 1, L_0x55a15dedb4b0, C4<0>, C4<0>, C4<0>;
L_0x55a15dedb700 .functor AND 1, L_0x55a15dedb4b0, L_0x55a15def0050, C4<1>, C4<1>;
L_0x55a15dedb790 .functor OR 1, L_0x55a15dedb700, L_0x55a15dedb5b0, C4<0>, C4<0>;
v0x55a15d9e5dc0_0 .net *"_s1", 0 0, L_0x55a15dedb640;  1 drivers
v0x55a15d9e5ea0_0 .net "in0", 0 0, L_0x55a15dedc0f0;  alias, 1 drivers
v0x55a15d9e5ff0_0 .net "in1", 0 0, L_0x55a15def0050;  alias, 1 drivers
v0x55a15d9e6090_0 .net "out", 0 0, L_0x55a15dedb790;  alias, 1 drivers
v0x55a15d9e6130_0 .net "s0", 0 0, L_0x55a15dedb4b0;  alias, 1 drivers
v0x55a15d9e61d0_0 .net "w0", 0 0, L_0x55a15dedb5b0;  1 drivers
v0x55a15d9e6290_0 .net "w1", 0 0, L_0x55a15dedb700;  1 drivers
S_0x55a15d9e6950 .scope module, "obc[12]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dedc3d0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15d9ea500_0 .net "a", 0 0, L_0x55a15dedc6b0;  1 drivers
v0x55a15d9ea650_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9ea710_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15d9ea7b0_0 .net "in", 0 0, L_0x55a15def00f0;  1 drivers
v0x55a15d9ea850_0 .net "out", 0 0, L_0x55a15dedd010;  1 drivers
v0x55a15d9ea8f0_0 .net "rw", 0 0, L_0x55a15dedc3d0;  1 drivers
v0x55a15d9ea990_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9e6bc0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9e6950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dedcc30 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9e9850_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9e9910_0 .net "d", 0 0, L_0x55a15dedc6b0;  alias, 1 drivers
v0x55a15d9e9a20_0 .net "q", 0 0, L_0x55a15dedd010;  alias, 1 drivers
v0x55a15d9e9ac0_0 .net "q0", 0 0, L_0x55a15dedc9d0;  1 drivers
v0x55a15d9e9b60_0 .net "q_bar", 0 0, L_0x55a15dedd0a0;  1 drivers
S_0x55a15d9e6e50 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9e6bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dedcb80 .functor NOT 1, L_0x55a15dedc6b0, C4<0>, C4<0>, C4<0>;
v0x55a15d9e7fe0_0 .net "clk", 0 0, L_0x55a15dedcc30;  1 drivers
v0x55a15d9e80a0_0 .net "d", 0 0, L_0x55a15dedc6b0;  alias, 1 drivers
v0x55a15d9e8170_0 .net "q", 0 0, L_0x55a15dedc9d0;  alias, 1 drivers
v0x55a15d9e8290_0 .net "q_bar", 0 0, L_0x55a15dedca60;  1 drivers
S_0x55a15d9e70e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9e6e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dedc7c0 .functor AND 1, L_0x55a15dedcc30, L_0x55a15dedc6b0, C4<1>, C4<1>;
L_0x55a15dedc8f0 .functor AND 1, L_0x55a15dedcc30, L_0x55a15dedcb80, C4<1>, C4<1>;
v0x55a15d9e79f0_0 .net "a", 0 0, L_0x55a15dedc7c0;  1 drivers
v0x55a15d9e7ab0_0 .net "b", 0 0, L_0x55a15dedc8f0;  1 drivers
v0x55a15d9e7b80_0 .net "en", 0 0, L_0x55a15dedcc30;  alias, 1 drivers
v0x55a15d9e7c50_0 .net "q", 0 0, L_0x55a15dedc9d0;  alias, 1 drivers
v0x55a15d9e7d20_0 .net "q_bar", 0 0, L_0x55a15dedca60;  alias, 1 drivers
v0x55a15d9e7e10_0 .net "r", 0 0, L_0x55a15dedcb80;  1 drivers
v0x55a15d9e7eb0_0 .net "s", 0 0, L_0x55a15dedc6b0;  alias, 1 drivers
S_0x55a15d9e7380 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9e70e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dedc9d0 .functor NOR 1, L_0x55a15dedc8f0, L_0x55a15dedca60, C4<0>, C4<0>;
L_0x55a15dedca60 .functor NOR 1, L_0x55a15dedc7c0, L_0x55a15dedc9d0, C4<0>, C4<0>;
v0x55a15d9e7610_0 .net "q", 0 0, L_0x55a15dedc9d0;  alias, 1 drivers
v0x55a15d9e76f0_0 .net "q_bar", 0 0, L_0x55a15dedca60;  alias, 1 drivers
v0x55a15d9e77b0_0 .net "r", 0 0, L_0x55a15dedc8f0;  alias, 1 drivers
v0x55a15d9e7880_0 .net "s", 0 0, L_0x55a15dedc7c0;  alias, 1 drivers
S_0x55a15d9e83a0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9e6bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dedd240 .functor NOT 1, L_0x55a15dedc9d0, C4<0>, C4<0>, C4<0>;
v0x55a15d9e9470_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9e9530_0 .net "d", 0 0, L_0x55a15dedc9d0;  alias, 1 drivers
v0x55a15d9e9680_0 .net "q", 0 0, L_0x55a15dedd010;  alias, 1 drivers
v0x55a15d9e9720_0 .net "q_bar", 0 0, L_0x55a15dedd0a0;  alias, 1 drivers
S_0x55a15d9e8600 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9e83a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dedcd70 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dedc9d0, C4<1>, C4<1>;
L_0x55a15dedcf30 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dedd240, C4<1>, C4<1>;
v0x55a15d9e8ec0_0 .net "a", 0 0, L_0x55a15dedcd70;  1 drivers
v0x55a15d9e8f80_0 .net "b", 0 0, L_0x55a15dedcf30;  1 drivers
v0x55a15d9e9050_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9e9120_0 .net "q", 0 0, L_0x55a15dedd010;  alias, 1 drivers
v0x55a15d9e91f0_0 .net "q_bar", 0 0, L_0x55a15dedd0a0;  alias, 1 drivers
v0x55a15d9e92e0_0 .net "r", 0 0, L_0x55a15dedd240;  1 drivers
v0x55a15d9e9380_0 .net "s", 0 0, L_0x55a15dedc9d0;  alias, 1 drivers
S_0x55a15d9e8850 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9e8600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dedd010 .functor NOR 1, L_0x55a15dedcf30, L_0x55a15dedd0a0, C4<0>, C4<0>;
L_0x55a15dedd0a0 .functor NOR 1, L_0x55a15dedcd70, L_0x55a15dedd010, C4<0>, C4<0>;
v0x55a15d9e8ae0_0 .net "q", 0 0, L_0x55a15dedd010;  alias, 1 drivers
v0x55a15d9e8bc0_0 .net "q_bar", 0 0, L_0x55a15dedd0a0;  alias, 1 drivers
v0x55a15d9e8c80_0 .net "r", 0 0, L_0x55a15dedcf30;  alias, 1 drivers
v0x55a15d9e8d50_0 .net "s", 0 0, L_0x55a15dedcd70;  alias, 1 drivers
S_0x55a15d9e9c90 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9e6950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dedc4d0 .functor AND 1, L_0x55a15dedc560, L_0x55a15dedd010, C4<1>, C4<1>;
L_0x55a15dedc560 .functor NOT 1, L_0x55a15dedc3d0, C4<0>, C4<0>, C4<0>;
L_0x55a15dedc620 .functor AND 1, L_0x55a15dedc3d0, L_0x55a15def00f0, C4<1>, C4<1>;
L_0x55a15dedc6b0 .functor OR 1, L_0x55a15dedc620, L_0x55a15dedc4d0, C4<0>, C4<0>;
v0x55a15d9e9ef0_0 .net *"_s1", 0 0, L_0x55a15dedc560;  1 drivers
v0x55a15d9e9fd0_0 .net "in0", 0 0, L_0x55a15dedd010;  alias, 1 drivers
v0x55a15d9ea120_0 .net "in1", 0 0, L_0x55a15def00f0;  alias, 1 drivers
v0x55a15d9ea1c0_0 .net "out", 0 0, L_0x55a15dedc6b0;  alias, 1 drivers
v0x55a15d9ea260_0 .net "s0", 0 0, L_0x55a15dedc3d0;  alias, 1 drivers
v0x55a15d9ea300_0 .net "w0", 0 0, L_0x55a15dedc4d0;  1 drivers
v0x55a15d9ea3c0_0 .net "w1", 0 0, L_0x55a15dedc620;  1 drivers
S_0x55a15d9eaa80 .scope module, "obc[13]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dedd2f0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15d9ee630_0 .net "a", 0 0, L_0x55a15dedd5d0;  1 drivers
v0x55a15d9ee780_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9ee840_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15d9ee8e0_0 .net "in", 0 0, L_0x55a15def0210;  1 drivers
v0x55a15d9ee980_0 .net "out", 0 0, L_0x55a15deddf30;  1 drivers
v0x55a15d9eea20_0 .net "rw", 0 0, L_0x55a15dedd2f0;  1 drivers
v0x55a15d9eeac0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9eacf0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9eaa80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deddb50 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9ed980_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9eda40_0 .net "d", 0 0, L_0x55a15dedd5d0;  alias, 1 drivers
v0x55a15d9edb50_0 .net "q", 0 0, L_0x55a15deddf30;  alias, 1 drivers
v0x55a15d9edbf0_0 .net "q0", 0 0, L_0x55a15dedd8f0;  1 drivers
v0x55a15d9edc90_0 .net "q_bar", 0 0, L_0x55a15deddfc0;  1 drivers
S_0x55a15d9eaf80 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9eacf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deddaa0 .functor NOT 1, L_0x55a15dedd5d0, C4<0>, C4<0>, C4<0>;
v0x55a15d9ec110_0 .net "clk", 0 0, L_0x55a15deddb50;  1 drivers
v0x55a15d9ec1d0_0 .net "d", 0 0, L_0x55a15dedd5d0;  alias, 1 drivers
v0x55a15d9ec2a0_0 .net "q", 0 0, L_0x55a15dedd8f0;  alias, 1 drivers
v0x55a15d9ec3c0_0 .net "q_bar", 0 0, L_0x55a15dedd980;  1 drivers
S_0x55a15d9eb210 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9eaf80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dedd6e0 .functor AND 1, L_0x55a15deddb50, L_0x55a15dedd5d0, C4<1>, C4<1>;
L_0x55a15dedd810 .functor AND 1, L_0x55a15deddb50, L_0x55a15deddaa0, C4<1>, C4<1>;
v0x55a15d9ebb20_0 .net "a", 0 0, L_0x55a15dedd6e0;  1 drivers
v0x55a15d9ebbe0_0 .net "b", 0 0, L_0x55a15dedd810;  1 drivers
v0x55a15d9ebcb0_0 .net "en", 0 0, L_0x55a15deddb50;  alias, 1 drivers
v0x55a15d9ebd80_0 .net "q", 0 0, L_0x55a15dedd8f0;  alias, 1 drivers
v0x55a15d9ebe50_0 .net "q_bar", 0 0, L_0x55a15dedd980;  alias, 1 drivers
v0x55a15d9ebf40_0 .net "r", 0 0, L_0x55a15deddaa0;  1 drivers
v0x55a15d9ebfe0_0 .net "s", 0 0, L_0x55a15dedd5d0;  alias, 1 drivers
S_0x55a15d9eb4b0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9eb210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dedd8f0 .functor NOR 1, L_0x55a15dedd810, L_0x55a15dedd980, C4<0>, C4<0>;
L_0x55a15dedd980 .functor NOR 1, L_0x55a15dedd6e0, L_0x55a15dedd8f0, C4<0>, C4<0>;
v0x55a15d9eb740_0 .net "q", 0 0, L_0x55a15dedd8f0;  alias, 1 drivers
v0x55a15d9eb820_0 .net "q_bar", 0 0, L_0x55a15dedd980;  alias, 1 drivers
v0x55a15d9eb8e0_0 .net "r", 0 0, L_0x55a15dedd810;  alias, 1 drivers
v0x55a15d9eb9b0_0 .net "s", 0 0, L_0x55a15dedd6e0;  alias, 1 drivers
S_0x55a15d9ec4d0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9eacf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dede160 .functor NOT 1, L_0x55a15dedd8f0, C4<0>, C4<0>, C4<0>;
v0x55a15d9ed5a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9ed660_0 .net "d", 0 0, L_0x55a15dedd8f0;  alias, 1 drivers
v0x55a15d9ed7b0_0 .net "q", 0 0, L_0x55a15deddf30;  alias, 1 drivers
v0x55a15d9ed850_0 .net "q_bar", 0 0, L_0x55a15deddfc0;  alias, 1 drivers
S_0x55a15d9ec730 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9ec4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deddc90 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dedd8f0, C4<1>, C4<1>;
L_0x55a15dedde50 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dede160, C4<1>, C4<1>;
v0x55a15d9ecff0_0 .net "a", 0 0, L_0x55a15deddc90;  1 drivers
v0x55a15d9ed0b0_0 .net "b", 0 0, L_0x55a15dedde50;  1 drivers
v0x55a15d9ed180_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9ed250_0 .net "q", 0 0, L_0x55a15deddf30;  alias, 1 drivers
v0x55a15d9ed320_0 .net "q_bar", 0 0, L_0x55a15deddfc0;  alias, 1 drivers
v0x55a15d9ed410_0 .net "r", 0 0, L_0x55a15dede160;  1 drivers
v0x55a15d9ed4b0_0 .net "s", 0 0, L_0x55a15dedd8f0;  alias, 1 drivers
S_0x55a15d9ec980 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9ec730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deddf30 .functor NOR 1, L_0x55a15dedde50, L_0x55a15deddfc0, C4<0>, C4<0>;
L_0x55a15deddfc0 .functor NOR 1, L_0x55a15deddc90, L_0x55a15deddf30, C4<0>, C4<0>;
v0x55a15d9ecc10_0 .net "q", 0 0, L_0x55a15deddf30;  alias, 1 drivers
v0x55a15d9eccf0_0 .net "q_bar", 0 0, L_0x55a15deddfc0;  alias, 1 drivers
v0x55a15d9ecdb0_0 .net "r", 0 0, L_0x55a15dedde50;  alias, 1 drivers
v0x55a15d9ece80_0 .net "s", 0 0, L_0x55a15deddc90;  alias, 1 drivers
S_0x55a15d9eddc0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9eaa80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dedd3f0 .functor AND 1, L_0x55a15dedd480, L_0x55a15deddf30, C4<1>, C4<1>;
L_0x55a15dedd480 .functor NOT 1, L_0x55a15dedd2f0, C4<0>, C4<0>, C4<0>;
L_0x55a15dedd540 .functor AND 1, L_0x55a15dedd2f0, L_0x55a15def0210, C4<1>, C4<1>;
L_0x55a15dedd5d0 .functor OR 1, L_0x55a15dedd540, L_0x55a15dedd3f0, C4<0>, C4<0>;
v0x55a15d9ee020_0 .net *"_s1", 0 0, L_0x55a15dedd480;  1 drivers
v0x55a15d9ee100_0 .net "in0", 0 0, L_0x55a15deddf30;  alias, 1 drivers
v0x55a15d9ee250_0 .net "in1", 0 0, L_0x55a15def0210;  alias, 1 drivers
v0x55a15d9ee2f0_0 .net "out", 0 0, L_0x55a15dedd5d0;  alias, 1 drivers
v0x55a15d9ee390_0 .net "s0", 0 0, L_0x55a15dedd2f0;  alias, 1 drivers
v0x55a15d9ee430_0 .net "w0", 0 0, L_0x55a15dedd3f0;  1 drivers
v0x55a15d9ee4f0_0 .net "w1", 0 0, L_0x55a15dedd540;  1 drivers
S_0x55a15d9eebb0 .scope module, "obc[14]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dede210 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15d9f2760_0 .net "a", 0 0, L_0x55a15dede4f0;  1 drivers
v0x55a15d9f28b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9f2970_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15d9f2a10_0 .net "in", 0 0, L_0x55a15def02b0;  1 drivers
v0x55a15d9f2ab0_0 .net "out", 0 0, L_0x55a15dedee50;  1 drivers
v0x55a15d9f2b50_0 .net "rw", 0 0, L_0x55a15dede210;  1 drivers
v0x55a15d9f2bf0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9eee20 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9eebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dedea70 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9f1ab0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9f1b70_0 .net "d", 0 0, L_0x55a15dede4f0;  alias, 1 drivers
v0x55a15d9f1c80_0 .net "q", 0 0, L_0x55a15dedee50;  alias, 1 drivers
v0x55a15d9f1d20_0 .net "q0", 0 0, L_0x55a15dede810;  1 drivers
v0x55a15d9f1dc0_0 .net "q_bar", 0 0, L_0x55a15dedeee0;  1 drivers
S_0x55a15d9ef0b0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9eee20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dede9c0 .functor NOT 1, L_0x55a15dede4f0, C4<0>, C4<0>, C4<0>;
v0x55a15d9f0240_0 .net "clk", 0 0, L_0x55a15dedea70;  1 drivers
v0x55a15d9f0300_0 .net "d", 0 0, L_0x55a15dede4f0;  alias, 1 drivers
v0x55a15d9f03d0_0 .net "q", 0 0, L_0x55a15dede810;  alias, 1 drivers
v0x55a15d9f04f0_0 .net "q_bar", 0 0, L_0x55a15dede8a0;  1 drivers
S_0x55a15d9ef340 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9ef0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dede600 .functor AND 1, L_0x55a15dedea70, L_0x55a15dede4f0, C4<1>, C4<1>;
L_0x55a15dede730 .functor AND 1, L_0x55a15dedea70, L_0x55a15dede9c0, C4<1>, C4<1>;
v0x55a15d9efc50_0 .net "a", 0 0, L_0x55a15dede600;  1 drivers
v0x55a15d9efd10_0 .net "b", 0 0, L_0x55a15dede730;  1 drivers
v0x55a15d9efde0_0 .net "en", 0 0, L_0x55a15dedea70;  alias, 1 drivers
v0x55a15d9efeb0_0 .net "q", 0 0, L_0x55a15dede810;  alias, 1 drivers
v0x55a15d9eff80_0 .net "q_bar", 0 0, L_0x55a15dede8a0;  alias, 1 drivers
v0x55a15d9f0070_0 .net "r", 0 0, L_0x55a15dede9c0;  1 drivers
v0x55a15d9f0110_0 .net "s", 0 0, L_0x55a15dede4f0;  alias, 1 drivers
S_0x55a15d9ef5e0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9ef340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dede810 .functor NOR 1, L_0x55a15dede730, L_0x55a15dede8a0, C4<0>, C4<0>;
L_0x55a15dede8a0 .functor NOR 1, L_0x55a15dede600, L_0x55a15dede810, C4<0>, C4<0>;
v0x55a15d9ef870_0 .net "q", 0 0, L_0x55a15dede810;  alias, 1 drivers
v0x55a15d9ef950_0 .net "q_bar", 0 0, L_0x55a15dede8a0;  alias, 1 drivers
v0x55a15d9efa10_0 .net "r", 0 0, L_0x55a15dede730;  alias, 1 drivers
v0x55a15d9efae0_0 .net "s", 0 0, L_0x55a15dede600;  alias, 1 drivers
S_0x55a15d9f0600 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9eee20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dedf080 .functor NOT 1, L_0x55a15dede810, C4<0>, C4<0>, C4<0>;
v0x55a15d9f16d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9f1790_0 .net "d", 0 0, L_0x55a15dede810;  alias, 1 drivers
v0x55a15d9f18e0_0 .net "q", 0 0, L_0x55a15dedee50;  alias, 1 drivers
v0x55a15d9f1980_0 .net "q_bar", 0 0, L_0x55a15dedeee0;  alias, 1 drivers
S_0x55a15d9f0860 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9f0600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dedebb0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dede810, C4<1>, C4<1>;
L_0x55a15deded70 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dedf080, C4<1>, C4<1>;
v0x55a15d9f1120_0 .net "a", 0 0, L_0x55a15dedebb0;  1 drivers
v0x55a15d9f11e0_0 .net "b", 0 0, L_0x55a15deded70;  1 drivers
v0x55a15d9f12b0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9f1380_0 .net "q", 0 0, L_0x55a15dedee50;  alias, 1 drivers
v0x55a15d9f1450_0 .net "q_bar", 0 0, L_0x55a15dedeee0;  alias, 1 drivers
v0x55a15d9f1540_0 .net "r", 0 0, L_0x55a15dedf080;  1 drivers
v0x55a15d9f15e0_0 .net "s", 0 0, L_0x55a15dede810;  alias, 1 drivers
S_0x55a15d9f0ab0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9f0860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dedee50 .functor NOR 1, L_0x55a15deded70, L_0x55a15dedeee0, C4<0>, C4<0>;
L_0x55a15dedeee0 .functor NOR 1, L_0x55a15dedebb0, L_0x55a15dedee50, C4<0>, C4<0>;
v0x55a15d9f0d40_0 .net "q", 0 0, L_0x55a15dedee50;  alias, 1 drivers
v0x55a15d9f0e20_0 .net "q_bar", 0 0, L_0x55a15dedeee0;  alias, 1 drivers
v0x55a15d9f0ee0_0 .net "r", 0 0, L_0x55a15deded70;  alias, 1 drivers
v0x55a15d9f0fb0_0 .net "s", 0 0, L_0x55a15dedebb0;  alias, 1 drivers
S_0x55a15d9f1ef0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9eebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dede310 .functor AND 1, L_0x55a15dede3a0, L_0x55a15dedee50, C4<1>, C4<1>;
L_0x55a15dede3a0 .functor NOT 1, L_0x55a15dede210, C4<0>, C4<0>, C4<0>;
L_0x55a15dede460 .functor AND 1, L_0x55a15dede210, L_0x55a15def02b0, C4<1>, C4<1>;
L_0x55a15dede4f0 .functor OR 1, L_0x55a15dede460, L_0x55a15dede310, C4<0>, C4<0>;
v0x55a15d9f2150_0 .net *"_s1", 0 0, L_0x55a15dede3a0;  1 drivers
v0x55a15d9f2230_0 .net "in0", 0 0, L_0x55a15dedee50;  alias, 1 drivers
v0x55a15d9f2380_0 .net "in1", 0 0, L_0x55a15def02b0;  alias, 1 drivers
v0x55a15d9f2420_0 .net "out", 0 0, L_0x55a15dede4f0;  alias, 1 drivers
v0x55a15d9f24c0_0 .net "s0", 0 0, L_0x55a15dede210;  alias, 1 drivers
v0x55a15d9f2560_0 .net "w0", 0 0, L_0x55a15dede310;  1 drivers
v0x55a15d9f2620_0 .net "w1", 0 0, L_0x55a15dede460;  1 drivers
S_0x55a15d9f2ce0 .scope module, "obc[15]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dedf130 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15d9f6890_0 .net "a", 0 0, L_0x55a15dedf410;  1 drivers
v0x55a15d9f69e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9f6aa0_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15d9f6b40_0 .net "in", 0 0, L_0x55a15def03e0;  1 drivers
v0x55a15d9f6be0_0 .net "out", 0 0, L_0x55a15dedfd70;  1 drivers
v0x55a15d9f6c80_0 .net "rw", 0 0, L_0x55a15dedf130;  1 drivers
v0x55a15d9f6d20_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9f2f50 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9f2ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dedf990 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9f5be0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9f5ca0_0 .net "d", 0 0, L_0x55a15dedf410;  alias, 1 drivers
v0x55a15d9f5db0_0 .net "q", 0 0, L_0x55a15dedfd70;  alias, 1 drivers
v0x55a15d9f5e50_0 .net "q0", 0 0, L_0x55a15dedf730;  1 drivers
v0x55a15d9f5ef0_0 .net "q_bar", 0 0, L_0x55a15dedfe00;  1 drivers
S_0x55a15d9f31e0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9f2f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dedf8e0 .functor NOT 1, L_0x55a15dedf410, C4<0>, C4<0>, C4<0>;
v0x55a15d9f4370_0 .net "clk", 0 0, L_0x55a15dedf990;  1 drivers
v0x55a15d9f4430_0 .net "d", 0 0, L_0x55a15dedf410;  alias, 1 drivers
v0x55a15d9f4500_0 .net "q", 0 0, L_0x55a15dedf730;  alias, 1 drivers
v0x55a15d9f4620_0 .net "q_bar", 0 0, L_0x55a15dedf7c0;  1 drivers
S_0x55a15d9f3470 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9f31e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dedf520 .functor AND 1, L_0x55a15dedf990, L_0x55a15dedf410, C4<1>, C4<1>;
L_0x55a15dedf650 .functor AND 1, L_0x55a15dedf990, L_0x55a15dedf8e0, C4<1>, C4<1>;
v0x55a15d9f3d80_0 .net "a", 0 0, L_0x55a15dedf520;  1 drivers
v0x55a15d9f3e40_0 .net "b", 0 0, L_0x55a15dedf650;  1 drivers
v0x55a15d9f3f10_0 .net "en", 0 0, L_0x55a15dedf990;  alias, 1 drivers
v0x55a15d9f3fe0_0 .net "q", 0 0, L_0x55a15dedf730;  alias, 1 drivers
v0x55a15d9f40b0_0 .net "q_bar", 0 0, L_0x55a15dedf7c0;  alias, 1 drivers
v0x55a15d9f41a0_0 .net "r", 0 0, L_0x55a15dedf8e0;  1 drivers
v0x55a15d9f4240_0 .net "s", 0 0, L_0x55a15dedf410;  alias, 1 drivers
S_0x55a15d9f3710 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9f3470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dedf730 .functor NOR 1, L_0x55a15dedf650, L_0x55a15dedf7c0, C4<0>, C4<0>;
L_0x55a15dedf7c0 .functor NOR 1, L_0x55a15dedf520, L_0x55a15dedf730, C4<0>, C4<0>;
v0x55a15d9f39a0_0 .net "q", 0 0, L_0x55a15dedf730;  alias, 1 drivers
v0x55a15d9f3a80_0 .net "q_bar", 0 0, L_0x55a15dedf7c0;  alias, 1 drivers
v0x55a15d9f3b40_0 .net "r", 0 0, L_0x55a15dedf650;  alias, 1 drivers
v0x55a15d9f3c10_0 .net "s", 0 0, L_0x55a15dedf520;  alias, 1 drivers
S_0x55a15d9f4730 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9f2f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dedffa0 .functor NOT 1, L_0x55a15dedf730, C4<0>, C4<0>, C4<0>;
v0x55a15d9f5800_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9f58c0_0 .net "d", 0 0, L_0x55a15dedf730;  alias, 1 drivers
v0x55a15d9f5a10_0 .net "q", 0 0, L_0x55a15dedfd70;  alias, 1 drivers
v0x55a15d9f5ab0_0 .net "q_bar", 0 0, L_0x55a15dedfe00;  alias, 1 drivers
S_0x55a15d9f4990 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9f4730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dedfad0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dedf730, C4<1>, C4<1>;
L_0x55a15dedfc90 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dedffa0, C4<1>, C4<1>;
v0x55a15d9f5250_0 .net "a", 0 0, L_0x55a15dedfad0;  1 drivers
v0x55a15d9f5310_0 .net "b", 0 0, L_0x55a15dedfc90;  1 drivers
v0x55a15d9f53e0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9f54b0_0 .net "q", 0 0, L_0x55a15dedfd70;  alias, 1 drivers
v0x55a15d9f5580_0 .net "q_bar", 0 0, L_0x55a15dedfe00;  alias, 1 drivers
v0x55a15d9f5670_0 .net "r", 0 0, L_0x55a15dedffa0;  1 drivers
v0x55a15d9f5710_0 .net "s", 0 0, L_0x55a15dedf730;  alias, 1 drivers
S_0x55a15d9f4be0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9f4990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dedfd70 .functor NOR 1, L_0x55a15dedfc90, L_0x55a15dedfe00, C4<0>, C4<0>;
L_0x55a15dedfe00 .functor NOR 1, L_0x55a15dedfad0, L_0x55a15dedfd70, C4<0>, C4<0>;
v0x55a15d9f4e70_0 .net "q", 0 0, L_0x55a15dedfd70;  alias, 1 drivers
v0x55a15d9f4f50_0 .net "q_bar", 0 0, L_0x55a15dedfe00;  alias, 1 drivers
v0x55a15d9f5010_0 .net "r", 0 0, L_0x55a15dedfc90;  alias, 1 drivers
v0x55a15d9f50e0_0 .net "s", 0 0, L_0x55a15dedfad0;  alias, 1 drivers
S_0x55a15d9f6020 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9f2ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dedf230 .functor AND 1, L_0x55a15dedf2c0, L_0x55a15dedfd70, C4<1>, C4<1>;
L_0x55a15dedf2c0 .functor NOT 1, L_0x55a15dedf130, C4<0>, C4<0>, C4<0>;
L_0x55a15dedf380 .functor AND 1, L_0x55a15dedf130, L_0x55a15def03e0, C4<1>, C4<1>;
L_0x55a15dedf410 .functor OR 1, L_0x55a15dedf380, L_0x55a15dedf230, C4<0>, C4<0>;
v0x55a15d9f6280_0 .net *"_s1", 0 0, L_0x55a15dedf2c0;  1 drivers
v0x55a15d9f6360_0 .net "in0", 0 0, L_0x55a15dedfd70;  alias, 1 drivers
v0x55a15d9f64b0_0 .net "in1", 0 0, L_0x55a15def03e0;  alias, 1 drivers
v0x55a15d9f6550_0 .net "out", 0 0, L_0x55a15dedf410;  alias, 1 drivers
v0x55a15d9f65f0_0 .net "s0", 0 0, L_0x55a15dedf130;  alias, 1 drivers
v0x55a15d9f6690_0 .net "w0", 0 0, L_0x55a15dedf230;  1 drivers
v0x55a15d9f6750_0 .net "w1", 0 0, L_0x55a15dedf380;  1 drivers
S_0x55a15d9f6e10 .scope module, "obc[16]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee0050 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15d9faa40_0 .net "a", 0 0, L_0x55a15dee0330;  1 drivers
v0x55a15d9fab90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9fac50_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15d9facf0_0 .net "in", 0 0, L_0x55a15def0480;  1 drivers
v0x55a15d9fad90_0 .net "out", 0 0, L_0x55a15dee0c90;  1 drivers
v0x55a15d9fae30_0 .net "rw", 0 0, L_0x55a15dee0050;  1 drivers
v0x55a15d9faed0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9f7190 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9f6e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee08b0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9f9d90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9f9e50_0 .net "d", 0 0, L_0x55a15dee0330;  alias, 1 drivers
v0x55a15d9f9f60_0 .net "q", 0 0, L_0x55a15dee0c90;  alias, 1 drivers
v0x55a15d9fa000_0 .net "q0", 0 0, L_0x55a15dee0650;  1 drivers
v0x55a15d9fa0a0_0 .net "q_bar", 0 0, L_0x55a15dee0d20;  1 drivers
S_0x55a15d9f7420 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9f7190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee0800 .functor NOT 1, L_0x55a15dee0330, C4<0>, C4<0>, C4<0>;
v0x55a15d9f85b0_0 .net "clk", 0 0, L_0x55a15dee08b0;  1 drivers
v0x55a15d9f8670_0 .net "d", 0 0, L_0x55a15dee0330;  alias, 1 drivers
v0x55a15d9f8740_0 .net "q", 0 0, L_0x55a15dee0650;  alias, 1 drivers
v0x55a15d9f8860_0 .net "q_bar", 0 0, L_0x55a15dee06e0;  1 drivers
S_0x55a15d9f76b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9f7420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee0440 .functor AND 1, L_0x55a15dee08b0, L_0x55a15dee0330, C4<1>, C4<1>;
L_0x55a15dee0570 .functor AND 1, L_0x55a15dee08b0, L_0x55a15dee0800, C4<1>, C4<1>;
v0x55a15d9f7fc0_0 .net "a", 0 0, L_0x55a15dee0440;  1 drivers
v0x55a15d9f8080_0 .net "b", 0 0, L_0x55a15dee0570;  1 drivers
v0x55a15d9f8150_0 .net "en", 0 0, L_0x55a15dee08b0;  alias, 1 drivers
v0x55a15d9f8220_0 .net "q", 0 0, L_0x55a15dee0650;  alias, 1 drivers
v0x55a15d9f82f0_0 .net "q_bar", 0 0, L_0x55a15dee06e0;  alias, 1 drivers
v0x55a15d9f83e0_0 .net "r", 0 0, L_0x55a15dee0800;  1 drivers
v0x55a15d9f8480_0 .net "s", 0 0, L_0x55a15dee0330;  alias, 1 drivers
S_0x55a15d9f7950 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9f76b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dee0650 .functor NOR 1, L_0x55a15dee0570, L_0x55a15dee06e0, C4<0>, C4<0>;
L_0x55a15dee06e0 .functor NOR 1, L_0x55a15dee0440, L_0x55a15dee0650, C4<0>, C4<0>;
v0x55a15d9f7be0_0 .net "q", 0 0, L_0x55a15dee0650;  alias, 1 drivers
v0x55a15d9f7cc0_0 .net "q_bar", 0 0, L_0x55a15dee06e0;  alias, 1 drivers
v0x55a15d9f7d80_0 .net "r", 0 0, L_0x55a15dee0570;  alias, 1 drivers
v0x55a15d9f7e50_0 .net "s", 0 0, L_0x55a15dee0440;  alias, 1 drivers
S_0x55a15d9f8970 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9f7190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee0ec0 .functor NOT 1, L_0x55a15dee0650, C4<0>, C4<0>, C4<0>;
v0x55a15d9f9a40_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9f9b00_0 .net "d", 0 0, L_0x55a15dee0650;  alias, 1 drivers
v0x55a15d9f9bc0_0 .net "q", 0 0, L_0x55a15dee0c90;  alias, 1 drivers
v0x55a15d9f9c60_0 .net "q_bar", 0 0, L_0x55a15dee0d20;  alias, 1 drivers
S_0x55a15d9f8bd0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9f8970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee09f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dee0650, C4<1>, C4<1>;
L_0x55a15dee0bb0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dee0ec0, C4<1>, C4<1>;
v0x55a15d9f9490_0 .net "a", 0 0, L_0x55a15dee09f0;  1 drivers
v0x55a15d9f9550_0 .net "b", 0 0, L_0x55a15dee0bb0;  1 drivers
v0x55a15d9f9620_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9f96f0_0 .net "q", 0 0, L_0x55a15dee0c90;  alias, 1 drivers
v0x55a15d9f97c0_0 .net "q_bar", 0 0, L_0x55a15dee0d20;  alias, 1 drivers
v0x55a15d9f98b0_0 .net "r", 0 0, L_0x55a15dee0ec0;  1 drivers
v0x55a15d9f9950_0 .net "s", 0 0, L_0x55a15dee0650;  alias, 1 drivers
S_0x55a15d9f8e20 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9f8bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dee0c90 .functor NOR 1, L_0x55a15dee0bb0, L_0x55a15dee0d20, C4<0>, C4<0>;
L_0x55a15dee0d20 .functor NOR 1, L_0x55a15dee09f0, L_0x55a15dee0c90, C4<0>, C4<0>;
v0x55a15d9f90b0_0 .net "q", 0 0, L_0x55a15dee0c90;  alias, 1 drivers
v0x55a15d9f9190_0 .net "q_bar", 0 0, L_0x55a15dee0d20;  alias, 1 drivers
v0x55a15d9f9250_0 .net "r", 0 0, L_0x55a15dee0bb0;  alias, 1 drivers
v0x55a15d9f9320_0 .net "s", 0 0, L_0x55a15dee09f0;  alias, 1 drivers
S_0x55a15d9fa1d0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9f6e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dee0150 .functor AND 1, L_0x55a15dee01e0, L_0x55a15dee0c90, C4<1>, C4<1>;
L_0x55a15dee01e0 .functor NOT 1, L_0x55a15dee0050, C4<0>, C4<0>, C4<0>;
L_0x55a15dee02a0 .functor AND 1, L_0x55a15dee0050, L_0x55a15def0480, C4<1>, C4<1>;
L_0x55a15dee0330 .functor OR 1, L_0x55a15dee02a0, L_0x55a15dee0150, C4<0>, C4<0>;
v0x55a15d9fa430_0 .net *"_s1", 0 0, L_0x55a15dee01e0;  1 drivers
v0x55a15d9fa510_0 .net "in0", 0 0, L_0x55a15dee0c90;  alias, 1 drivers
v0x55a15d9fa660_0 .net "in1", 0 0, L_0x55a15def0480;  alias, 1 drivers
v0x55a15d9fa700_0 .net "out", 0 0, L_0x55a15dee0330;  alias, 1 drivers
v0x55a15d9fa7a0_0 .net "s0", 0 0, L_0x55a15dee0050;  alias, 1 drivers
v0x55a15d9fa840_0 .net "w0", 0 0, L_0x55a15dee0150;  1 drivers
v0x55a15d9fa900_0 .net "w1", 0 0, L_0x55a15dee02a0;  1 drivers
S_0x55a15d9fafc0 .scope module, "obc[17]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee0f70 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15d9feb70_0 .net "a", 0 0, L_0x55a15dee1250;  1 drivers
v0x55a15d9fecc0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9fed80_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15d9fee20_0 .net "in", 0 0, L_0x55a15def05c0;  1 drivers
v0x55a15d9feec0_0 .net "out", 0 0, L_0x55a15dee1bb0;  1 drivers
v0x55a15d9fef60_0 .net "rw", 0 0, L_0x55a15dee0f70;  1 drivers
v0x55a15d9ff000_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9fb230 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9fafc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee17d0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d9fdec0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9fdf80_0 .net "d", 0 0, L_0x55a15dee1250;  alias, 1 drivers
v0x55a15d9fe090_0 .net "q", 0 0, L_0x55a15dee1bb0;  alias, 1 drivers
v0x55a15d9fe130_0 .net "q0", 0 0, L_0x55a15dee1570;  1 drivers
v0x55a15d9fe1d0_0 .net "q_bar", 0 0, L_0x55a15dee1c40;  1 drivers
S_0x55a15d9fb4c0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9fb230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee1720 .functor NOT 1, L_0x55a15dee1250, C4<0>, C4<0>, C4<0>;
v0x55a15d9fc650_0 .net "clk", 0 0, L_0x55a15dee17d0;  1 drivers
v0x55a15d9fc710_0 .net "d", 0 0, L_0x55a15dee1250;  alias, 1 drivers
v0x55a15d9fc7e0_0 .net "q", 0 0, L_0x55a15dee1570;  alias, 1 drivers
v0x55a15d9fc900_0 .net "q_bar", 0 0, L_0x55a15dee1600;  1 drivers
S_0x55a15d9fb750 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9fb4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee1360 .functor AND 1, L_0x55a15dee17d0, L_0x55a15dee1250, C4<1>, C4<1>;
L_0x55a15dee1490 .functor AND 1, L_0x55a15dee17d0, L_0x55a15dee1720, C4<1>, C4<1>;
v0x55a15d9fc060_0 .net "a", 0 0, L_0x55a15dee1360;  1 drivers
v0x55a15d9fc120_0 .net "b", 0 0, L_0x55a15dee1490;  1 drivers
v0x55a15d9fc1f0_0 .net "en", 0 0, L_0x55a15dee17d0;  alias, 1 drivers
v0x55a15d9fc2c0_0 .net "q", 0 0, L_0x55a15dee1570;  alias, 1 drivers
v0x55a15d9fc390_0 .net "q_bar", 0 0, L_0x55a15dee1600;  alias, 1 drivers
v0x55a15d9fc480_0 .net "r", 0 0, L_0x55a15dee1720;  1 drivers
v0x55a15d9fc520_0 .net "s", 0 0, L_0x55a15dee1250;  alias, 1 drivers
S_0x55a15d9fb9f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9fb750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dee1570 .functor NOR 1, L_0x55a15dee1490, L_0x55a15dee1600, C4<0>, C4<0>;
L_0x55a15dee1600 .functor NOR 1, L_0x55a15dee1360, L_0x55a15dee1570, C4<0>, C4<0>;
v0x55a15d9fbc80_0 .net "q", 0 0, L_0x55a15dee1570;  alias, 1 drivers
v0x55a15d9fbd60_0 .net "q_bar", 0 0, L_0x55a15dee1600;  alias, 1 drivers
v0x55a15d9fbe20_0 .net "r", 0 0, L_0x55a15dee1490;  alias, 1 drivers
v0x55a15d9fbef0_0 .net "s", 0 0, L_0x55a15dee1360;  alias, 1 drivers
S_0x55a15d9fca10 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9fb230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee1de0 .functor NOT 1, L_0x55a15dee1570, C4<0>, C4<0>, C4<0>;
v0x55a15d9fdae0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9fdba0_0 .net "d", 0 0, L_0x55a15dee1570;  alias, 1 drivers
v0x55a15d9fdcf0_0 .net "q", 0 0, L_0x55a15dee1bb0;  alias, 1 drivers
v0x55a15d9fdd90_0 .net "q_bar", 0 0, L_0x55a15dee1c40;  alias, 1 drivers
S_0x55a15d9fcc70 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9fca10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee1910 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dee1570, C4<1>, C4<1>;
L_0x55a15dee1ad0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dee1de0, C4<1>, C4<1>;
v0x55a15d9fd530_0 .net "a", 0 0, L_0x55a15dee1910;  1 drivers
v0x55a15d9fd5f0_0 .net "b", 0 0, L_0x55a15dee1ad0;  1 drivers
v0x55a15d9fd6c0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9fd790_0 .net "q", 0 0, L_0x55a15dee1bb0;  alias, 1 drivers
v0x55a15d9fd860_0 .net "q_bar", 0 0, L_0x55a15dee1c40;  alias, 1 drivers
v0x55a15d9fd950_0 .net "r", 0 0, L_0x55a15dee1de0;  1 drivers
v0x55a15d9fd9f0_0 .net "s", 0 0, L_0x55a15dee1570;  alias, 1 drivers
S_0x55a15d9fcec0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9fcc70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dee1bb0 .functor NOR 1, L_0x55a15dee1ad0, L_0x55a15dee1c40, C4<0>, C4<0>;
L_0x55a15dee1c40 .functor NOR 1, L_0x55a15dee1910, L_0x55a15dee1bb0, C4<0>, C4<0>;
v0x55a15d9fd150_0 .net "q", 0 0, L_0x55a15dee1bb0;  alias, 1 drivers
v0x55a15d9fd230_0 .net "q_bar", 0 0, L_0x55a15dee1c40;  alias, 1 drivers
v0x55a15d9fd2f0_0 .net "r", 0 0, L_0x55a15dee1ad0;  alias, 1 drivers
v0x55a15d9fd3c0_0 .net "s", 0 0, L_0x55a15dee1910;  alias, 1 drivers
S_0x55a15d9fe300 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9fafc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dee1070 .functor AND 1, L_0x55a15dee1100, L_0x55a15dee1bb0, C4<1>, C4<1>;
L_0x55a15dee1100 .functor NOT 1, L_0x55a15dee0f70, C4<0>, C4<0>, C4<0>;
L_0x55a15dee11c0 .functor AND 1, L_0x55a15dee0f70, L_0x55a15def05c0, C4<1>, C4<1>;
L_0x55a15dee1250 .functor OR 1, L_0x55a15dee11c0, L_0x55a15dee1070, C4<0>, C4<0>;
v0x55a15d9fe560_0 .net *"_s1", 0 0, L_0x55a15dee1100;  1 drivers
v0x55a15d9fe640_0 .net "in0", 0 0, L_0x55a15dee1bb0;  alias, 1 drivers
v0x55a15d9fe790_0 .net "in1", 0 0, L_0x55a15def05c0;  alias, 1 drivers
v0x55a15d9fe830_0 .net "out", 0 0, L_0x55a15dee1250;  alias, 1 drivers
v0x55a15d9fe8d0_0 .net "s0", 0 0, L_0x55a15dee0f70;  alias, 1 drivers
v0x55a15d9fe970_0 .net "w0", 0 0, L_0x55a15dee1070;  1 drivers
v0x55a15d9fea30_0 .net "w1", 0 0, L_0x55a15dee11c0;  1 drivers
S_0x55a15d9ff0f0 .scope module, "obc[18]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee1e90 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15da02ca0_0 .net "a", 0 0, L_0x55a15dee2170;  1 drivers
v0x55a15da02df0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da02eb0_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15da02f50_0 .net "in", 0 0, L_0x55a15def0660;  1 drivers
v0x55a15da02ff0_0 .net "out", 0 0, L_0x55a15dee2ad0;  1 drivers
v0x55a15da03090_0 .net "rw", 0 0, L_0x55a15dee1e90;  1 drivers
v0x55a15da03130_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d9ff360 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d9ff0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee26f0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da01ff0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da020b0_0 .net "d", 0 0, L_0x55a15dee2170;  alias, 1 drivers
v0x55a15da021c0_0 .net "q", 0 0, L_0x55a15dee2ad0;  alias, 1 drivers
v0x55a15da02260_0 .net "q0", 0 0, L_0x55a15dee2490;  1 drivers
v0x55a15da02300_0 .net "q_bar", 0 0, L_0x55a15dee2b60;  1 drivers
S_0x55a15d9ff5f0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d9ff360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee2640 .functor NOT 1, L_0x55a15dee2170, C4<0>, C4<0>, C4<0>;
v0x55a15da00780_0 .net "clk", 0 0, L_0x55a15dee26f0;  1 drivers
v0x55a15da00840_0 .net "d", 0 0, L_0x55a15dee2170;  alias, 1 drivers
v0x55a15da00910_0 .net "q", 0 0, L_0x55a15dee2490;  alias, 1 drivers
v0x55a15da00a30_0 .net "q_bar", 0 0, L_0x55a15dee2520;  1 drivers
S_0x55a15d9ff880 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d9ff5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee2280 .functor AND 1, L_0x55a15dee26f0, L_0x55a15dee2170, C4<1>, C4<1>;
L_0x55a15dee23b0 .functor AND 1, L_0x55a15dee26f0, L_0x55a15dee2640, C4<1>, C4<1>;
v0x55a15da00190_0 .net "a", 0 0, L_0x55a15dee2280;  1 drivers
v0x55a15da00250_0 .net "b", 0 0, L_0x55a15dee23b0;  1 drivers
v0x55a15da00320_0 .net "en", 0 0, L_0x55a15dee26f0;  alias, 1 drivers
v0x55a15da003f0_0 .net "q", 0 0, L_0x55a15dee2490;  alias, 1 drivers
v0x55a15da004c0_0 .net "q_bar", 0 0, L_0x55a15dee2520;  alias, 1 drivers
v0x55a15da005b0_0 .net "r", 0 0, L_0x55a15dee2640;  1 drivers
v0x55a15da00650_0 .net "s", 0 0, L_0x55a15dee2170;  alias, 1 drivers
S_0x55a15d9ffb20 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15d9ff880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dee2490 .functor NOR 1, L_0x55a15dee23b0, L_0x55a15dee2520, C4<0>, C4<0>;
L_0x55a15dee2520 .functor NOR 1, L_0x55a15dee2280, L_0x55a15dee2490, C4<0>, C4<0>;
v0x55a15d9ffdb0_0 .net "q", 0 0, L_0x55a15dee2490;  alias, 1 drivers
v0x55a15d9ffe90_0 .net "q_bar", 0 0, L_0x55a15dee2520;  alias, 1 drivers
v0x55a15d9fff50_0 .net "r", 0 0, L_0x55a15dee23b0;  alias, 1 drivers
v0x55a15da00020_0 .net "s", 0 0, L_0x55a15dee2280;  alias, 1 drivers
S_0x55a15da00b40 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d9ff360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee2d00 .functor NOT 1, L_0x55a15dee2490, C4<0>, C4<0>, C4<0>;
v0x55a15da01c10_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da01cd0_0 .net "d", 0 0, L_0x55a15dee2490;  alias, 1 drivers
v0x55a15da01e20_0 .net "q", 0 0, L_0x55a15dee2ad0;  alias, 1 drivers
v0x55a15da01ec0_0 .net "q_bar", 0 0, L_0x55a15dee2b60;  alias, 1 drivers
S_0x55a15da00da0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da00b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee2830 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dee2490, C4<1>, C4<1>;
L_0x55a15dee29f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dee2d00, C4<1>, C4<1>;
v0x55a15da01660_0 .net "a", 0 0, L_0x55a15dee2830;  1 drivers
v0x55a15da01720_0 .net "b", 0 0, L_0x55a15dee29f0;  1 drivers
v0x55a15da017f0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da018c0_0 .net "q", 0 0, L_0x55a15dee2ad0;  alias, 1 drivers
v0x55a15da01990_0 .net "q_bar", 0 0, L_0x55a15dee2b60;  alias, 1 drivers
v0x55a15da01a80_0 .net "r", 0 0, L_0x55a15dee2d00;  1 drivers
v0x55a15da01b20_0 .net "s", 0 0, L_0x55a15dee2490;  alias, 1 drivers
S_0x55a15da00ff0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da00da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dee2ad0 .functor NOR 1, L_0x55a15dee29f0, L_0x55a15dee2b60, C4<0>, C4<0>;
L_0x55a15dee2b60 .functor NOR 1, L_0x55a15dee2830, L_0x55a15dee2ad0, C4<0>, C4<0>;
v0x55a15da01280_0 .net "q", 0 0, L_0x55a15dee2ad0;  alias, 1 drivers
v0x55a15da01360_0 .net "q_bar", 0 0, L_0x55a15dee2b60;  alias, 1 drivers
v0x55a15da01420_0 .net "r", 0 0, L_0x55a15dee29f0;  alias, 1 drivers
v0x55a15da014f0_0 .net "s", 0 0, L_0x55a15dee2830;  alias, 1 drivers
S_0x55a15da02430 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d9ff0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dee1f90 .functor AND 1, L_0x55a15dee2020, L_0x55a15dee2ad0, C4<1>, C4<1>;
L_0x55a15dee2020 .functor NOT 1, L_0x55a15dee1e90, C4<0>, C4<0>, C4<0>;
L_0x55a15dee20e0 .functor AND 1, L_0x55a15dee1e90, L_0x55a15def0660, C4<1>, C4<1>;
L_0x55a15dee2170 .functor OR 1, L_0x55a15dee20e0, L_0x55a15dee1f90, C4<0>, C4<0>;
v0x55a15da02690_0 .net *"_s1", 0 0, L_0x55a15dee2020;  1 drivers
v0x55a15da02770_0 .net "in0", 0 0, L_0x55a15dee2ad0;  alias, 1 drivers
v0x55a15da028c0_0 .net "in1", 0 0, L_0x55a15def0660;  alias, 1 drivers
v0x55a15da02960_0 .net "out", 0 0, L_0x55a15dee2170;  alias, 1 drivers
v0x55a15da02a00_0 .net "s0", 0 0, L_0x55a15dee1e90;  alias, 1 drivers
v0x55a15da02aa0_0 .net "w0", 0 0, L_0x55a15dee1f90;  1 drivers
v0x55a15da02b60_0 .net "w1", 0 0, L_0x55a15dee20e0;  1 drivers
S_0x55a15da03220 .scope module, "obc[19]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee2db0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15da06dd0_0 .net "a", 0 0, L_0x55a15dee3090;  1 drivers
v0x55a15da06f20_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da06fe0_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15da07080_0 .net "in", 0 0, L_0x55a15def0520;  1 drivers
v0x55a15da07120_0 .net "out", 0 0, L_0x55a15dee39f0;  1 drivers
v0x55a15da071c0_0 .net "rw", 0 0, L_0x55a15dee2db0;  1 drivers
v0x55a15da07260_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da03490 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da03220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee3610 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da06120_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da061e0_0 .net "d", 0 0, L_0x55a15dee3090;  alias, 1 drivers
v0x55a15da062f0_0 .net "q", 0 0, L_0x55a15dee39f0;  alias, 1 drivers
v0x55a15da06390_0 .net "q0", 0 0, L_0x55a15dee33b0;  1 drivers
v0x55a15da06430_0 .net "q_bar", 0 0, L_0x55a15dee3a80;  1 drivers
S_0x55a15da03720 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da03490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee3560 .functor NOT 1, L_0x55a15dee3090, C4<0>, C4<0>, C4<0>;
v0x55a15da048b0_0 .net "clk", 0 0, L_0x55a15dee3610;  1 drivers
v0x55a15da04970_0 .net "d", 0 0, L_0x55a15dee3090;  alias, 1 drivers
v0x55a15da04a40_0 .net "q", 0 0, L_0x55a15dee33b0;  alias, 1 drivers
v0x55a15da04b60_0 .net "q_bar", 0 0, L_0x55a15dee3440;  1 drivers
S_0x55a15da039b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da03720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee31a0 .functor AND 1, L_0x55a15dee3610, L_0x55a15dee3090, C4<1>, C4<1>;
L_0x55a15dee32d0 .functor AND 1, L_0x55a15dee3610, L_0x55a15dee3560, C4<1>, C4<1>;
v0x55a15da042c0_0 .net "a", 0 0, L_0x55a15dee31a0;  1 drivers
v0x55a15da04380_0 .net "b", 0 0, L_0x55a15dee32d0;  1 drivers
v0x55a15da04450_0 .net "en", 0 0, L_0x55a15dee3610;  alias, 1 drivers
v0x55a15da04520_0 .net "q", 0 0, L_0x55a15dee33b0;  alias, 1 drivers
v0x55a15da045f0_0 .net "q_bar", 0 0, L_0x55a15dee3440;  alias, 1 drivers
v0x55a15da046e0_0 .net "r", 0 0, L_0x55a15dee3560;  1 drivers
v0x55a15da04780_0 .net "s", 0 0, L_0x55a15dee3090;  alias, 1 drivers
S_0x55a15da03c50 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da039b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dee33b0 .functor NOR 1, L_0x55a15dee32d0, L_0x55a15dee3440, C4<0>, C4<0>;
L_0x55a15dee3440 .functor NOR 1, L_0x55a15dee31a0, L_0x55a15dee33b0, C4<0>, C4<0>;
v0x55a15da03ee0_0 .net "q", 0 0, L_0x55a15dee33b0;  alias, 1 drivers
v0x55a15da03fc0_0 .net "q_bar", 0 0, L_0x55a15dee3440;  alias, 1 drivers
v0x55a15da04080_0 .net "r", 0 0, L_0x55a15dee32d0;  alias, 1 drivers
v0x55a15da04150_0 .net "s", 0 0, L_0x55a15dee31a0;  alias, 1 drivers
S_0x55a15da04c70 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da03490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee3c20 .functor NOT 1, L_0x55a15dee33b0, C4<0>, C4<0>, C4<0>;
v0x55a15da05d40_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da05e00_0 .net "d", 0 0, L_0x55a15dee33b0;  alias, 1 drivers
v0x55a15da05f50_0 .net "q", 0 0, L_0x55a15dee39f0;  alias, 1 drivers
v0x55a15da05ff0_0 .net "q_bar", 0 0, L_0x55a15dee3a80;  alias, 1 drivers
S_0x55a15da04ed0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da04c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee3750 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dee33b0, C4<1>, C4<1>;
L_0x55a15dee3910 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dee3c20, C4<1>, C4<1>;
v0x55a15da05790_0 .net "a", 0 0, L_0x55a15dee3750;  1 drivers
v0x55a15da05850_0 .net "b", 0 0, L_0x55a15dee3910;  1 drivers
v0x55a15da05920_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da059f0_0 .net "q", 0 0, L_0x55a15dee39f0;  alias, 1 drivers
v0x55a15da05ac0_0 .net "q_bar", 0 0, L_0x55a15dee3a80;  alias, 1 drivers
v0x55a15da05bb0_0 .net "r", 0 0, L_0x55a15dee3c20;  1 drivers
v0x55a15da05c50_0 .net "s", 0 0, L_0x55a15dee33b0;  alias, 1 drivers
S_0x55a15da05120 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da04ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dee39f0 .functor NOR 1, L_0x55a15dee3910, L_0x55a15dee3a80, C4<0>, C4<0>;
L_0x55a15dee3a80 .functor NOR 1, L_0x55a15dee3750, L_0x55a15dee39f0, C4<0>, C4<0>;
v0x55a15da053b0_0 .net "q", 0 0, L_0x55a15dee39f0;  alias, 1 drivers
v0x55a15da05490_0 .net "q_bar", 0 0, L_0x55a15dee3a80;  alias, 1 drivers
v0x55a15da05550_0 .net "r", 0 0, L_0x55a15dee3910;  alias, 1 drivers
v0x55a15da05620_0 .net "s", 0 0, L_0x55a15dee3750;  alias, 1 drivers
S_0x55a15da06560 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da03220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dee2eb0 .functor AND 1, L_0x55a15dee2f40, L_0x55a15dee39f0, C4<1>, C4<1>;
L_0x55a15dee2f40 .functor NOT 1, L_0x55a15dee2db0, C4<0>, C4<0>, C4<0>;
L_0x55a15dee3000 .functor AND 1, L_0x55a15dee2db0, L_0x55a15def0520, C4<1>, C4<1>;
L_0x55a15dee3090 .functor OR 1, L_0x55a15dee3000, L_0x55a15dee2eb0, C4<0>, C4<0>;
v0x55a15da067c0_0 .net *"_s1", 0 0, L_0x55a15dee2f40;  1 drivers
v0x55a15da068a0_0 .net "in0", 0 0, L_0x55a15dee39f0;  alias, 1 drivers
v0x55a15da069f0_0 .net "in1", 0 0, L_0x55a15def0520;  alias, 1 drivers
v0x55a15da06a90_0 .net "out", 0 0, L_0x55a15dee3090;  alias, 1 drivers
v0x55a15da06b30_0 .net "s0", 0 0, L_0x55a15dee2db0;  alias, 1 drivers
v0x55a15da06bd0_0 .net "w0", 0 0, L_0x55a15dee2eb0;  1 drivers
v0x55a15da06c90_0 .net "w1", 0 0, L_0x55a15dee3000;  1 drivers
S_0x55a15da07350 .scope module, "obc[20]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee3cd0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15da0af00_0 .net "a", 0 0, L_0x55a15dee3fb0;  1 drivers
v0x55a15da0b050_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da0b110_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15da0b1b0_0 .net "in", 0 0, L_0x55a15def07b0;  1 drivers
v0x55a15da0b250_0 .net "out", 0 0, L_0x55a15dee4910;  1 drivers
v0x55a15da0b2f0_0 .net "rw", 0 0, L_0x55a15dee3cd0;  1 drivers
v0x55a15da0b390_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da075c0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da07350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee4530 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da0a250_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da0a310_0 .net "d", 0 0, L_0x55a15dee3fb0;  alias, 1 drivers
v0x55a15da0a420_0 .net "q", 0 0, L_0x55a15dee4910;  alias, 1 drivers
v0x55a15da0a4c0_0 .net "q0", 0 0, L_0x55a15dee42d0;  1 drivers
v0x55a15da0a560_0 .net "q_bar", 0 0, L_0x55a15dee49a0;  1 drivers
S_0x55a15da07850 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da075c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee4480 .functor NOT 1, L_0x55a15dee3fb0, C4<0>, C4<0>, C4<0>;
v0x55a15da089e0_0 .net "clk", 0 0, L_0x55a15dee4530;  1 drivers
v0x55a15da08aa0_0 .net "d", 0 0, L_0x55a15dee3fb0;  alias, 1 drivers
v0x55a15da08b70_0 .net "q", 0 0, L_0x55a15dee42d0;  alias, 1 drivers
v0x55a15da08c90_0 .net "q_bar", 0 0, L_0x55a15dee4360;  1 drivers
S_0x55a15da07ae0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da07850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee40c0 .functor AND 1, L_0x55a15dee4530, L_0x55a15dee3fb0, C4<1>, C4<1>;
L_0x55a15dee41f0 .functor AND 1, L_0x55a15dee4530, L_0x55a15dee4480, C4<1>, C4<1>;
v0x55a15da083f0_0 .net "a", 0 0, L_0x55a15dee40c0;  1 drivers
v0x55a15da084b0_0 .net "b", 0 0, L_0x55a15dee41f0;  1 drivers
v0x55a15da08580_0 .net "en", 0 0, L_0x55a15dee4530;  alias, 1 drivers
v0x55a15da08650_0 .net "q", 0 0, L_0x55a15dee42d0;  alias, 1 drivers
v0x55a15da08720_0 .net "q_bar", 0 0, L_0x55a15dee4360;  alias, 1 drivers
v0x55a15da08810_0 .net "r", 0 0, L_0x55a15dee4480;  1 drivers
v0x55a15da088b0_0 .net "s", 0 0, L_0x55a15dee3fb0;  alias, 1 drivers
S_0x55a15da07d80 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da07ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dee42d0 .functor NOR 1, L_0x55a15dee41f0, L_0x55a15dee4360, C4<0>, C4<0>;
L_0x55a15dee4360 .functor NOR 1, L_0x55a15dee40c0, L_0x55a15dee42d0, C4<0>, C4<0>;
v0x55a15da08010_0 .net "q", 0 0, L_0x55a15dee42d0;  alias, 1 drivers
v0x55a15da080f0_0 .net "q_bar", 0 0, L_0x55a15dee4360;  alias, 1 drivers
v0x55a15da081b0_0 .net "r", 0 0, L_0x55a15dee41f0;  alias, 1 drivers
v0x55a15da08280_0 .net "s", 0 0, L_0x55a15dee40c0;  alias, 1 drivers
S_0x55a15da08da0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da075c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee4b40 .functor NOT 1, L_0x55a15dee42d0, C4<0>, C4<0>, C4<0>;
v0x55a15da09e70_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da09f30_0 .net "d", 0 0, L_0x55a15dee42d0;  alias, 1 drivers
v0x55a15da0a080_0 .net "q", 0 0, L_0x55a15dee4910;  alias, 1 drivers
v0x55a15da0a120_0 .net "q_bar", 0 0, L_0x55a15dee49a0;  alias, 1 drivers
S_0x55a15da09000 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da08da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee4670 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dee42d0, C4<1>, C4<1>;
L_0x55a15dee4830 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dee4b40, C4<1>, C4<1>;
v0x55a15da098c0_0 .net "a", 0 0, L_0x55a15dee4670;  1 drivers
v0x55a15da09980_0 .net "b", 0 0, L_0x55a15dee4830;  1 drivers
v0x55a15da09a50_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da09b20_0 .net "q", 0 0, L_0x55a15dee4910;  alias, 1 drivers
v0x55a15da09bf0_0 .net "q_bar", 0 0, L_0x55a15dee49a0;  alias, 1 drivers
v0x55a15da09ce0_0 .net "r", 0 0, L_0x55a15dee4b40;  1 drivers
v0x55a15da09d80_0 .net "s", 0 0, L_0x55a15dee42d0;  alias, 1 drivers
S_0x55a15da09250 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da09000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dee4910 .functor NOR 1, L_0x55a15dee4830, L_0x55a15dee49a0, C4<0>, C4<0>;
L_0x55a15dee49a0 .functor NOR 1, L_0x55a15dee4670, L_0x55a15dee4910, C4<0>, C4<0>;
v0x55a15da094e0_0 .net "q", 0 0, L_0x55a15dee4910;  alias, 1 drivers
v0x55a15da095c0_0 .net "q_bar", 0 0, L_0x55a15dee49a0;  alias, 1 drivers
v0x55a15da09680_0 .net "r", 0 0, L_0x55a15dee4830;  alias, 1 drivers
v0x55a15da09750_0 .net "s", 0 0, L_0x55a15dee4670;  alias, 1 drivers
S_0x55a15da0a690 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da07350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dee3dd0 .functor AND 1, L_0x55a15dee3e60, L_0x55a15dee4910, C4<1>, C4<1>;
L_0x55a15dee3e60 .functor NOT 1, L_0x55a15dee3cd0, C4<0>, C4<0>, C4<0>;
L_0x55a15dee3f20 .functor AND 1, L_0x55a15dee3cd0, L_0x55a15def07b0, C4<1>, C4<1>;
L_0x55a15dee3fb0 .functor OR 1, L_0x55a15dee3f20, L_0x55a15dee3dd0, C4<0>, C4<0>;
v0x55a15da0a8f0_0 .net *"_s1", 0 0, L_0x55a15dee3e60;  1 drivers
v0x55a15da0a9d0_0 .net "in0", 0 0, L_0x55a15dee4910;  alias, 1 drivers
v0x55a15da0ab20_0 .net "in1", 0 0, L_0x55a15def07b0;  alias, 1 drivers
v0x55a15da0abc0_0 .net "out", 0 0, L_0x55a15dee3fb0;  alias, 1 drivers
v0x55a15da0ac60_0 .net "s0", 0 0, L_0x55a15dee3cd0;  alias, 1 drivers
v0x55a15da0ad00_0 .net "w0", 0 0, L_0x55a15dee3dd0;  1 drivers
v0x55a15da0adc0_0 .net "w1", 0 0, L_0x55a15dee3f20;  1 drivers
S_0x55a15da0b480 .scope module, "obc[21]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee4bf0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15da0f030_0 .net "a", 0 0, L_0x55a15dee4ed0;  1 drivers
v0x55a15da0f180_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da0f240_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15da0f2e0_0 .net "in", 0 0, L_0x55a15def0700;  1 drivers
v0x55a15da0f380_0 .net "out", 0 0, L_0x55a15dee5830;  1 drivers
v0x55a15da0f420_0 .net "rw", 0 0, L_0x55a15dee4bf0;  1 drivers
v0x55a15da0f4c0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da0b6f0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da0b480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee5450 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da0e380_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da0e440_0 .net "d", 0 0, L_0x55a15dee4ed0;  alias, 1 drivers
v0x55a15da0e550_0 .net "q", 0 0, L_0x55a15dee5830;  alias, 1 drivers
v0x55a15da0e5f0_0 .net "q0", 0 0, L_0x55a15dee51f0;  1 drivers
v0x55a15da0e690_0 .net "q_bar", 0 0, L_0x55a15dee58c0;  1 drivers
S_0x55a15da0b980 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da0b6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee53a0 .functor NOT 1, L_0x55a15dee4ed0, C4<0>, C4<0>, C4<0>;
v0x55a15da0cb10_0 .net "clk", 0 0, L_0x55a15dee5450;  1 drivers
v0x55a15da0cbd0_0 .net "d", 0 0, L_0x55a15dee4ed0;  alias, 1 drivers
v0x55a15da0cca0_0 .net "q", 0 0, L_0x55a15dee51f0;  alias, 1 drivers
v0x55a15da0cdc0_0 .net "q_bar", 0 0, L_0x55a15dee5280;  1 drivers
S_0x55a15da0bc10 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da0b980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee4fe0 .functor AND 1, L_0x55a15dee5450, L_0x55a15dee4ed0, C4<1>, C4<1>;
L_0x55a15dee5110 .functor AND 1, L_0x55a15dee5450, L_0x55a15dee53a0, C4<1>, C4<1>;
v0x55a15da0c520_0 .net "a", 0 0, L_0x55a15dee4fe0;  1 drivers
v0x55a15da0c5e0_0 .net "b", 0 0, L_0x55a15dee5110;  1 drivers
v0x55a15da0c6b0_0 .net "en", 0 0, L_0x55a15dee5450;  alias, 1 drivers
v0x55a15da0c780_0 .net "q", 0 0, L_0x55a15dee51f0;  alias, 1 drivers
v0x55a15da0c850_0 .net "q_bar", 0 0, L_0x55a15dee5280;  alias, 1 drivers
v0x55a15da0c940_0 .net "r", 0 0, L_0x55a15dee53a0;  1 drivers
v0x55a15da0c9e0_0 .net "s", 0 0, L_0x55a15dee4ed0;  alias, 1 drivers
S_0x55a15da0beb0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da0bc10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dee51f0 .functor NOR 1, L_0x55a15dee5110, L_0x55a15dee5280, C4<0>, C4<0>;
L_0x55a15dee5280 .functor NOR 1, L_0x55a15dee4fe0, L_0x55a15dee51f0, C4<0>, C4<0>;
v0x55a15da0c140_0 .net "q", 0 0, L_0x55a15dee51f0;  alias, 1 drivers
v0x55a15da0c220_0 .net "q_bar", 0 0, L_0x55a15dee5280;  alias, 1 drivers
v0x55a15da0c2e0_0 .net "r", 0 0, L_0x55a15dee5110;  alias, 1 drivers
v0x55a15da0c3b0_0 .net "s", 0 0, L_0x55a15dee4fe0;  alias, 1 drivers
S_0x55a15da0ced0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da0b6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee5a60 .functor NOT 1, L_0x55a15dee51f0, C4<0>, C4<0>, C4<0>;
v0x55a15da0dfa0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da0e060_0 .net "d", 0 0, L_0x55a15dee51f0;  alias, 1 drivers
v0x55a15da0e1b0_0 .net "q", 0 0, L_0x55a15dee5830;  alias, 1 drivers
v0x55a15da0e250_0 .net "q_bar", 0 0, L_0x55a15dee58c0;  alias, 1 drivers
S_0x55a15da0d130 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da0ced0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee5590 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dee51f0, C4<1>, C4<1>;
L_0x55a15dee5750 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dee5a60, C4<1>, C4<1>;
v0x55a15da0d9f0_0 .net "a", 0 0, L_0x55a15dee5590;  1 drivers
v0x55a15da0dab0_0 .net "b", 0 0, L_0x55a15dee5750;  1 drivers
v0x55a15da0db80_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da0dc50_0 .net "q", 0 0, L_0x55a15dee5830;  alias, 1 drivers
v0x55a15da0dd20_0 .net "q_bar", 0 0, L_0x55a15dee58c0;  alias, 1 drivers
v0x55a15da0de10_0 .net "r", 0 0, L_0x55a15dee5a60;  1 drivers
v0x55a15da0deb0_0 .net "s", 0 0, L_0x55a15dee51f0;  alias, 1 drivers
S_0x55a15da0d380 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da0d130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dee5830 .functor NOR 1, L_0x55a15dee5750, L_0x55a15dee58c0, C4<0>, C4<0>;
L_0x55a15dee58c0 .functor NOR 1, L_0x55a15dee5590, L_0x55a15dee5830, C4<0>, C4<0>;
v0x55a15da0d610_0 .net "q", 0 0, L_0x55a15dee5830;  alias, 1 drivers
v0x55a15da0d6f0_0 .net "q_bar", 0 0, L_0x55a15dee58c0;  alias, 1 drivers
v0x55a15da0d7b0_0 .net "r", 0 0, L_0x55a15dee5750;  alias, 1 drivers
v0x55a15da0d880_0 .net "s", 0 0, L_0x55a15dee5590;  alias, 1 drivers
S_0x55a15da0e7c0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da0b480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dee4cf0 .functor AND 1, L_0x55a15dee4d80, L_0x55a15dee5830, C4<1>, C4<1>;
L_0x55a15dee4d80 .functor NOT 1, L_0x55a15dee4bf0, C4<0>, C4<0>, C4<0>;
L_0x55a15dee4e40 .functor AND 1, L_0x55a15dee4bf0, L_0x55a15def0700, C4<1>, C4<1>;
L_0x55a15dee4ed0 .functor OR 1, L_0x55a15dee4e40, L_0x55a15dee4cf0, C4<0>, C4<0>;
v0x55a15da0ea20_0 .net *"_s1", 0 0, L_0x55a15dee4d80;  1 drivers
v0x55a15da0eb00_0 .net "in0", 0 0, L_0x55a15dee5830;  alias, 1 drivers
v0x55a15da0ec50_0 .net "in1", 0 0, L_0x55a15def0700;  alias, 1 drivers
v0x55a15da0ecf0_0 .net "out", 0 0, L_0x55a15dee4ed0;  alias, 1 drivers
v0x55a15da0ed90_0 .net "s0", 0 0, L_0x55a15dee4bf0;  alias, 1 drivers
v0x55a15da0ee30_0 .net "w0", 0 0, L_0x55a15dee4cf0;  1 drivers
v0x55a15da0eef0_0 .net "w1", 0 0, L_0x55a15dee4e40;  1 drivers
S_0x55a15da0f5b0 .scope module, "obc[22]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee5b10 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15da13160_0 .net "a", 0 0, L_0x55a15dee5df0;  1 drivers
v0x55a15da132b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da13370_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15da13410_0 .net "in", 0 0, L_0x55a15def0910;  1 drivers
v0x55a15da134b0_0 .net "out", 0 0, L_0x55a15dee6750;  1 drivers
v0x55a15da13550_0 .net "rw", 0 0, L_0x55a15dee5b10;  1 drivers
v0x55a15da135f0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da0f820 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da0f5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee6370 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da124b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da12570_0 .net "d", 0 0, L_0x55a15dee5df0;  alias, 1 drivers
v0x55a15da12680_0 .net "q", 0 0, L_0x55a15dee6750;  alias, 1 drivers
v0x55a15da12720_0 .net "q0", 0 0, L_0x55a15dee6110;  1 drivers
v0x55a15da127c0_0 .net "q_bar", 0 0, L_0x55a15dee67e0;  1 drivers
S_0x55a15da0fab0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da0f820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee62c0 .functor NOT 1, L_0x55a15dee5df0, C4<0>, C4<0>, C4<0>;
v0x55a15da10c40_0 .net "clk", 0 0, L_0x55a15dee6370;  1 drivers
v0x55a15da10d00_0 .net "d", 0 0, L_0x55a15dee5df0;  alias, 1 drivers
v0x55a15da10dd0_0 .net "q", 0 0, L_0x55a15dee6110;  alias, 1 drivers
v0x55a15da10ef0_0 .net "q_bar", 0 0, L_0x55a15dee61a0;  1 drivers
S_0x55a15da0fd40 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da0fab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee5f00 .functor AND 1, L_0x55a15dee6370, L_0x55a15dee5df0, C4<1>, C4<1>;
L_0x55a15dee6030 .functor AND 1, L_0x55a15dee6370, L_0x55a15dee62c0, C4<1>, C4<1>;
v0x55a15da10650_0 .net "a", 0 0, L_0x55a15dee5f00;  1 drivers
v0x55a15da10710_0 .net "b", 0 0, L_0x55a15dee6030;  1 drivers
v0x55a15da107e0_0 .net "en", 0 0, L_0x55a15dee6370;  alias, 1 drivers
v0x55a15da108b0_0 .net "q", 0 0, L_0x55a15dee6110;  alias, 1 drivers
v0x55a15da10980_0 .net "q_bar", 0 0, L_0x55a15dee61a0;  alias, 1 drivers
v0x55a15da10a70_0 .net "r", 0 0, L_0x55a15dee62c0;  1 drivers
v0x55a15da10b10_0 .net "s", 0 0, L_0x55a15dee5df0;  alias, 1 drivers
S_0x55a15da0ffe0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da0fd40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dee6110 .functor NOR 1, L_0x55a15dee6030, L_0x55a15dee61a0, C4<0>, C4<0>;
L_0x55a15dee61a0 .functor NOR 1, L_0x55a15dee5f00, L_0x55a15dee6110, C4<0>, C4<0>;
v0x55a15da10270_0 .net "q", 0 0, L_0x55a15dee6110;  alias, 1 drivers
v0x55a15da10350_0 .net "q_bar", 0 0, L_0x55a15dee61a0;  alias, 1 drivers
v0x55a15da10410_0 .net "r", 0 0, L_0x55a15dee6030;  alias, 1 drivers
v0x55a15da104e0_0 .net "s", 0 0, L_0x55a15dee5f00;  alias, 1 drivers
S_0x55a15da11000 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da0f820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee6980 .functor NOT 1, L_0x55a15dee6110, C4<0>, C4<0>, C4<0>;
v0x55a15da120d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da12190_0 .net "d", 0 0, L_0x55a15dee6110;  alias, 1 drivers
v0x55a15da122e0_0 .net "q", 0 0, L_0x55a15dee6750;  alias, 1 drivers
v0x55a15da12380_0 .net "q_bar", 0 0, L_0x55a15dee67e0;  alias, 1 drivers
S_0x55a15da11260 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da11000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee64b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dee6110, C4<1>, C4<1>;
L_0x55a15dee6670 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dee6980, C4<1>, C4<1>;
v0x55a15da11b20_0 .net "a", 0 0, L_0x55a15dee64b0;  1 drivers
v0x55a15da11be0_0 .net "b", 0 0, L_0x55a15dee6670;  1 drivers
v0x55a15da11cb0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da11d80_0 .net "q", 0 0, L_0x55a15dee6750;  alias, 1 drivers
v0x55a15da11e50_0 .net "q_bar", 0 0, L_0x55a15dee67e0;  alias, 1 drivers
v0x55a15da11f40_0 .net "r", 0 0, L_0x55a15dee6980;  1 drivers
v0x55a15da11fe0_0 .net "s", 0 0, L_0x55a15dee6110;  alias, 1 drivers
S_0x55a15da114b0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da11260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dee6750 .functor NOR 1, L_0x55a15dee6670, L_0x55a15dee67e0, C4<0>, C4<0>;
L_0x55a15dee67e0 .functor NOR 1, L_0x55a15dee64b0, L_0x55a15dee6750, C4<0>, C4<0>;
v0x55a15da11740_0 .net "q", 0 0, L_0x55a15dee6750;  alias, 1 drivers
v0x55a15da11820_0 .net "q_bar", 0 0, L_0x55a15dee67e0;  alias, 1 drivers
v0x55a15da118e0_0 .net "r", 0 0, L_0x55a15dee6670;  alias, 1 drivers
v0x55a15da119b0_0 .net "s", 0 0, L_0x55a15dee64b0;  alias, 1 drivers
S_0x55a15da128f0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da0f5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dee5c10 .functor AND 1, L_0x55a15dee5ca0, L_0x55a15dee6750, C4<1>, C4<1>;
L_0x55a15dee5ca0 .functor NOT 1, L_0x55a15dee5b10, C4<0>, C4<0>, C4<0>;
L_0x55a15dee5d60 .functor AND 1, L_0x55a15dee5b10, L_0x55a15def0910, C4<1>, C4<1>;
L_0x55a15dee5df0 .functor OR 1, L_0x55a15dee5d60, L_0x55a15dee5c10, C4<0>, C4<0>;
v0x55a15da12b50_0 .net *"_s1", 0 0, L_0x55a15dee5ca0;  1 drivers
v0x55a15da12c30_0 .net "in0", 0 0, L_0x55a15dee6750;  alias, 1 drivers
v0x55a15da12d80_0 .net "in1", 0 0, L_0x55a15def0910;  alias, 1 drivers
v0x55a15da12e20_0 .net "out", 0 0, L_0x55a15dee5df0;  alias, 1 drivers
v0x55a15da12ec0_0 .net "s0", 0 0, L_0x55a15dee5b10;  alias, 1 drivers
v0x55a15da12f60_0 .net "w0", 0 0, L_0x55a15dee5c10;  1 drivers
v0x55a15da13020_0 .net "w1", 0 0, L_0x55a15dee5d60;  1 drivers
S_0x55a15da136e0 .scope module, "obc[23]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee6a30 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15da17290_0 .net "a", 0 0, L_0x55a15dee6d10;  1 drivers
v0x55a15da173e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da174a0_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15da17540_0 .net "in", 0 0, L_0x55a15def0850;  1 drivers
v0x55a15da175e0_0 .net "out", 0 0, L_0x55a15dee7670;  1 drivers
v0x55a15da17680_0 .net "rw", 0 0, L_0x55a15dee6a30;  1 drivers
v0x55a15da17720_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da13950 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da136e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee7290 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da165e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da166a0_0 .net "d", 0 0, L_0x55a15dee6d10;  alias, 1 drivers
v0x55a15da167b0_0 .net "q", 0 0, L_0x55a15dee7670;  alias, 1 drivers
v0x55a15da16850_0 .net "q0", 0 0, L_0x55a15dee7030;  1 drivers
v0x55a15da168f0_0 .net "q_bar", 0 0, L_0x55a15dee7700;  1 drivers
S_0x55a15da13be0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da13950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee71e0 .functor NOT 1, L_0x55a15dee6d10, C4<0>, C4<0>, C4<0>;
v0x55a15da14d70_0 .net "clk", 0 0, L_0x55a15dee7290;  1 drivers
v0x55a15da14e30_0 .net "d", 0 0, L_0x55a15dee6d10;  alias, 1 drivers
v0x55a15da14f00_0 .net "q", 0 0, L_0x55a15dee7030;  alias, 1 drivers
v0x55a15da15020_0 .net "q_bar", 0 0, L_0x55a15dee70c0;  1 drivers
S_0x55a15da13e70 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da13be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee6e20 .functor AND 1, L_0x55a15dee7290, L_0x55a15dee6d10, C4<1>, C4<1>;
L_0x55a15dee6f50 .functor AND 1, L_0x55a15dee7290, L_0x55a15dee71e0, C4<1>, C4<1>;
v0x55a15da14780_0 .net "a", 0 0, L_0x55a15dee6e20;  1 drivers
v0x55a15da14840_0 .net "b", 0 0, L_0x55a15dee6f50;  1 drivers
v0x55a15da14910_0 .net "en", 0 0, L_0x55a15dee7290;  alias, 1 drivers
v0x55a15da149e0_0 .net "q", 0 0, L_0x55a15dee7030;  alias, 1 drivers
v0x55a15da14ab0_0 .net "q_bar", 0 0, L_0x55a15dee70c0;  alias, 1 drivers
v0x55a15da14ba0_0 .net "r", 0 0, L_0x55a15dee71e0;  1 drivers
v0x55a15da14c40_0 .net "s", 0 0, L_0x55a15dee6d10;  alias, 1 drivers
S_0x55a15da14110 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da13e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dee7030 .functor NOR 1, L_0x55a15dee6f50, L_0x55a15dee70c0, C4<0>, C4<0>;
L_0x55a15dee70c0 .functor NOR 1, L_0x55a15dee6e20, L_0x55a15dee7030, C4<0>, C4<0>;
v0x55a15da143a0_0 .net "q", 0 0, L_0x55a15dee7030;  alias, 1 drivers
v0x55a15da14480_0 .net "q_bar", 0 0, L_0x55a15dee70c0;  alias, 1 drivers
v0x55a15da14540_0 .net "r", 0 0, L_0x55a15dee6f50;  alias, 1 drivers
v0x55a15da14610_0 .net "s", 0 0, L_0x55a15dee6e20;  alias, 1 drivers
S_0x55a15da15130 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da13950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee78a0 .functor NOT 1, L_0x55a15dee7030, C4<0>, C4<0>, C4<0>;
v0x55a15da16200_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da162c0_0 .net "d", 0 0, L_0x55a15dee7030;  alias, 1 drivers
v0x55a15da16410_0 .net "q", 0 0, L_0x55a15dee7670;  alias, 1 drivers
v0x55a15da164b0_0 .net "q_bar", 0 0, L_0x55a15dee7700;  alias, 1 drivers
S_0x55a15da15390 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da15130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee73d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dee7030, C4<1>, C4<1>;
L_0x55a15dee7590 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dee78a0, C4<1>, C4<1>;
v0x55a15da15c50_0 .net "a", 0 0, L_0x55a15dee73d0;  1 drivers
v0x55a15da15d10_0 .net "b", 0 0, L_0x55a15dee7590;  1 drivers
v0x55a15da15de0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da15eb0_0 .net "q", 0 0, L_0x55a15dee7670;  alias, 1 drivers
v0x55a15da15f80_0 .net "q_bar", 0 0, L_0x55a15dee7700;  alias, 1 drivers
v0x55a15da16070_0 .net "r", 0 0, L_0x55a15dee78a0;  1 drivers
v0x55a15da16110_0 .net "s", 0 0, L_0x55a15dee7030;  alias, 1 drivers
S_0x55a15da155e0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da15390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dee7670 .functor NOR 1, L_0x55a15dee7590, L_0x55a15dee7700, C4<0>, C4<0>;
L_0x55a15dee7700 .functor NOR 1, L_0x55a15dee73d0, L_0x55a15dee7670, C4<0>, C4<0>;
v0x55a15da15870_0 .net "q", 0 0, L_0x55a15dee7670;  alias, 1 drivers
v0x55a15da15950_0 .net "q_bar", 0 0, L_0x55a15dee7700;  alias, 1 drivers
v0x55a15da15a10_0 .net "r", 0 0, L_0x55a15dee7590;  alias, 1 drivers
v0x55a15da15ae0_0 .net "s", 0 0, L_0x55a15dee73d0;  alias, 1 drivers
S_0x55a15da16a20 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da136e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dee6b30 .functor AND 1, L_0x55a15dee6bc0, L_0x55a15dee7670, C4<1>, C4<1>;
L_0x55a15dee6bc0 .functor NOT 1, L_0x55a15dee6a30, C4<0>, C4<0>, C4<0>;
L_0x55a15dee6c80 .functor AND 1, L_0x55a15dee6a30, L_0x55a15def0850, C4<1>, C4<1>;
L_0x55a15dee6d10 .functor OR 1, L_0x55a15dee6c80, L_0x55a15dee6b30, C4<0>, C4<0>;
v0x55a15da16c80_0 .net *"_s1", 0 0, L_0x55a15dee6bc0;  1 drivers
v0x55a15da16d60_0 .net "in0", 0 0, L_0x55a15dee7670;  alias, 1 drivers
v0x55a15da16eb0_0 .net "in1", 0 0, L_0x55a15def0850;  alias, 1 drivers
v0x55a15da16f50_0 .net "out", 0 0, L_0x55a15dee6d10;  alias, 1 drivers
v0x55a15da16ff0_0 .net "s0", 0 0, L_0x55a15dee6a30;  alias, 1 drivers
v0x55a15da17090_0 .net "w0", 0 0, L_0x55a15dee6b30;  1 drivers
v0x55a15da17150_0 .net "w1", 0 0, L_0x55a15dee6c80;  1 drivers
S_0x55a15da17810 .scope module, "obc[24]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee7950 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15da1b3c0_0 .net "a", 0 0, L_0x55a15dee7c30;  1 drivers
v0x55a15da1b510_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da1b5d0_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15da1b670_0 .net "in", 0 0, L_0x55a15deb2070;  1 drivers
v0x55a15da1b710_0 .net "out", 0 0, L_0x55a15dee8590;  1 drivers
v0x55a15da1b7b0_0 .net "rw", 0 0, L_0x55a15dee7950;  1 drivers
v0x55a15da1b850_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da17a80 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da17810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee81b0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da1a710_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da1a7d0_0 .net "d", 0 0, L_0x55a15dee7c30;  alias, 1 drivers
v0x55a15da1a8e0_0 .net "q", 0 0, L_0x55a15dee8590;  alias, 1 drivers
v0x55a15da1a980_0 .net "q0", 0 0, L_0x55a15dee7f50;  1 drivers
v0x55a15da1aa20_0 .net "q_bar", 0 0, L_0x55a15dee8620;  1 drivers
S_0x55a15da17d10 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da17a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee8100 .functor NOT 1, L_0x55a15dee7c30, C4<0>, C4<0>, C4<0>;
v0x55a15da18ea0_0 .net "clk", 0 0, L_0x55a15dee81b0;  1 drivers
v0x55a15da18f60_0 .net "d", 0 0, L_0x55a15dee7c30;  alias, 1 drivers
v0x55a15da19030_0 .net "q", 0 0, L_0x55a15dee7f50;  alias, 1 drivers
v0x55a15da19150_0 .net "q_bar", 0 0, L_0x55a15dee7fe0;  1 drivers
S_0x55a15da17fa0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da17d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee7d40 .functor AND 1, L_0x55a15dee81b0, L_0x55a15dee7c30, C4<1>, C4<1>;
L_0x55a15dee7e70 .functor AND 1, L_0x55a15dee81b0, L_0x55a15dee8100, C4<1>, C4<1>;
v0x55a15da188b0_0 .net "a", 0 0, L_0x55a15dee7d40;  1 drivers
v0x55a15da18970_0 .net "b", 0 0, L_0x55a15dee7e70;  1 drivers
v0x55a15da18a40_0 .net "en", 0 0, L_0x55a15dee81b0;  alias, 1 drivers
v0x55a15da18b10_0 .net "q", 0 0, L_0x55a15dee7f50;  alias, 1 drivers
v0x55a15da18be0_0 .net "q_bar", 0 0, L_0x55a15dee7fe0;  alias, 1 drivers
v0x55a15da18cd0_0 .net "r", 0 0, L_0x55a15dee8100;  1 drivers
v0x55a15da18d70_0 .net "s", 0 0, L_0x55a15dee7c30;  alias, 1 drivers
S_0x55a15da18240 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da17fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dee7f50 .functor NOR 1, L_0x55a15dee7e70, L_0x55a15dee7fe0, C4<0>, C4<0>;
L_0x55a15dee7fe0 .functor NOR 1, L_0x55a15dee7d40, L_0x55a15dee7f50, C4<0>, C4<0>;
v0x55a15da184d0_0 .net "q", 0 0, L_0x55a15dee7f50;  alias, 1 drivers
v0x55a15da185b0_0 .net "q_bar", 0 0, L_0x55a15dee7fe0;  alias, 1 drivers
v0x55a15da18670_0 .net "r", 0 0, L_0x55a15dee7e70;  alias, 1 drivers
v0x55a15da18740_0 .net "s", 0 0, L_0x55a15dee7d40;  alias, 1 drivers
S_0x55a15da19260 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da17a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee87c0 .functor NOT 1, L_0x55a15dee7f50, C4<0>, C4<0>, C4<0>;
v0x55a15da1a330_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da1a3f0_0 .net "d", 0 0, L_0x55a15dee7f50;  alias, 1 drivers
v0x55a15da1a540_0 .net "q", 0 0, L_0x55a15dee8590;  alias, 1 drivers
v0x55a15da1a5e0_0 .net "q_bar", 0 0, L_0x55a15dee8620;  alias, 1 drivers
S_0x55a15da194c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da19260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee82f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dee7f50, C4<1>, C4<1>;
L_0x55a15dee84b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dee87c0, C4<1>, C4<1>;
v0x55a15da19d80_0 .net "a", 0 0, L_0x55a15dee82f0;  1 drivers
v0x55a15da19e40_0 .net "b", 0 0, L_0x55a15dee84b0;  1 drivers
v0x55a15da19f10_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da19fe0_0 .net "q", 0 0, L_0x55a15dee8590;  alias, 1 drivers
v0x55a15da1a0b0_0 .net "q_bar", 0 0, L_0x55a15dee8620;  alias, 1 drivers
v0x55a15da1a1a0_0 .net "r", 0 0, L_0x55a15dee87c0;  1 drivers
v0x55a15da1a240_0 .net "s", 0 0, L_0x55a15dee7f50;  alias, 1 drivers
S_0x55a15da19710 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da194c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dee8590 .functor NOR 1, L_0x55a15dee84b0, L_0x55a15dee8620, C4<0>, C4<0>;
L_0x55a15dee8620 .functor NOR 1, L_0x55a15dee82f0, L_0x55a15dee8590, C4<0>, C4<0>;
v0x55a15da199a0_0 .net "q", 0 0, L_0x55a15dee8590;  alias, 1 drivers
v0x55a15da19a80_0 .net "q_bar", 0 0, L_0x55a15dee8620;  alias, 1 drivers
v0x55a15da19b40_0 .net "r", 0 0, L_0x55a15dee84b0;  alias, 1 drivers
v0x55a15da19c10_0 .net "s", 0 0, L_0x55a15dee82f0;  alias, 1 drivers
S_0x55a15da1ab50 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da17810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dee7a50 .functor AND 1, L_0x55a15dee7ae0, L_0x55a15dee8590, C4<1>, C4<1>;
L_0x55a15dee7ae0 .functor NOT 1, L_0x55a15dee7950, C4<0>, C4<0>, C4<0>;
L_0x55a15dee7ba0 .functor AND 1, L_0x55a15dee7950, L_0x55a15deb2070, C4<1>, C4<1>;
L_0x55a15dee7c30 .functor OR 1, L_0x55a15dee7ba0, L_0x55a15dee7a50, C4<0>, C4<0>;
v0x55a15da1adb0_0 .net *"_s1", 0 0, L_0x55a15dee7ae0;  1 drivers
v0x55a15da1ae90_0 .net "in0", 0 0, L_0x55a15dee8590;  alias, 1 drivers
v0x55a15da1afe0_0 .net "in1", 0 0, L_0x55a15deb2070;  alias, 1 drivers
v0x55a15da1b080_0 .net "out", 0 0, L_0x55a15dee7c30;  alias, 1 drivers
v0x55a15da1b120_0 .net "s0", 0 0, L_0x55a15dee7950;  alias, 1 drivers
v0x55a15da1b1c0_0 .net "w0", 0 0, L_0x55a15dee7a50;  1 drivers
v0x55a15da1b280_0 .net "w1", 0 0, L_0x55a15dee7ba0;  1 drivers
S_0x55a15da1b940 .scope module, "obc[25]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee8870 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15da1f4f0_0 .net "a", 0 0, L_0x55a15dee8b50;  1 drivers
v0x55a15da1f640_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da1f700_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15da1f7a0_0 .net "in", 0 0, L_0x55a15deb1fa0;  1 drivers
v0x55a15da1f840_0 .net "out", 0 0, L_0x55a15dee94b0;  1 drivers
v0x55a15da1f8e0_0 .net "rw", 0 0, L_0x55a15dee8870;  1 drivers
v0x55a15da1f980_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da1bbb0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da1b940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee90d0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da1e840_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da1e900_0 .net "d", 0 0, L_0x55a15dee8b50;  alias, 1 drivers
v0x55a15da1ea10_0 .net "q", 0 0, L_0x55a15dee94b0;  alias, 1 drivers
v0x55a15da1eab0_0 .net "q0", 0 0, L_0x55a15dee8e70;  1 drivers
v0x55a15da1eb50_0 .net "q_bar", 0 0, L_0x55a15dee9540;  1 drivers
S_0x55a15da1be40 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da1bbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee9020 .functor NOT 1, L_0x55a15dee8b50, C4<0>, C4<0>, C4<0>;
v0x55a15da1cfd0_0 .net "clk", 0 0, L_0x55a15dee90d0;  1 drivers
v0x55a15da1d090_0 .net "d", 0 0, L_0x55a15dee8b50;  alias, 1 drivers
v0x55a15da1d160_0 .net "q", 0 0, L_0x55a15dee8e70;  alias, 1 drivers
v0x55a15da1d280_0 .net "q_bar", 0 0, L_0x55a15dee8f00;  1 drivers
S_0x55a15da1c0d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da1be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee8c60 .functor AND 1, L_0x55a15dee90d0, L_0x55a15dee8b50, C4<1>, C4<1>;
L_0x55a15dee8d90 .functor AND 1, L_0x55a15dee90d0, L_0x55a15dee9020, C4<1>, C4<1>;
v0x55a15da1c9e0_0 .net "a", 0 0, L_0x55a15dee8c60;  1 drivers
v0x55a15da1caa0_0 .net "b", 0 0, L_0x55a15dee8d90;  1 drivers
v0x55a15da1cb70_0 .net "en", 0 0, L_0x55a15dee90d0;  alias, 1 drivers
v0x55a15da1cc40_0 .net "q", 0 0, L_0x55a15dee8e70;  alias, 1 drivers
v0x55a15da1cd10_0 .net "q_bar", 0 0, L_0x55a15dee8f00;  alias, 1 drivers
v0x55a15da1ce00_0 .net "r", 0 0, L_0x55a15dee9020;  1 drivers
v0x55a15da1cea0_0 .net "s", 0 0, L_0x55a15dee8b50;  alias, 1 drivers
S_0x55a15da1c370 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da1c0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dee8e70 .functor NOR 1, L_0x55a15dee8d90, L_0x55a15dee8f00, C4<0>, C4<0>;
L_0x55a15dee8f00 .functor NOR 1, L_0x55a15dee8c60, L_0x55a15dee8e70, C4<0>, C4<0>;
v0x55a15da1c600_0 .net "q", 0 0, L_0x55a15dee8e70;  alias, 1 drivers
v0x55a15da1c6e0_0 .net "q_bar", 0 0, L_0x55a15dee8f00;  alias, 1 drivers
v0x55a15da1c7a0_0 .net "r", 0 0, L_0x55a15dee8d90;  alias, 1 drivers
v0x55a15da1c870_0 .net "s", 0 0, L_0x55a15dee8c60;  alias, 1 drivers
S_0x55a15da1d390 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da1bbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee96e0 .functor NOT 1, L_0x55a15dee8e70, C4<0>, C4<0>, C4<0>;
v0x55a15da1e460_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da1e520_0 .net "d", 0 0, L_0x55a15dee8e70;  alias, 1 drivers
v0x55a15da1e670_0 .net "q", 0 0, L_0x55a15dee94b0;  alias, 1 drivers
v0x55a15da1e710_0 .net "q_bar", 0 0, L_0x55a15dee9540;  alias, 1 drivers
S_0x55a15da1d5f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da1d390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee9210 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dee8e70, C4<1>, C4<1>;
L_0x55a15dee93d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dee96e0, C4<1>, C4<1>;
v0x55a15da1deb0_0 .net "a", 0 0, L_0x55a15dee9210;  1 drivers
v0x55a15da1df70_0 .net "b", 0 0, L_0x55a15dee93d0;  1 drivers
v0x55a15da1e040_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da1e110_0 .net "q", 0 0, L_0x55a15dee94b0;  alias, 1 drivers
v0x55a15da1e1e0_0 .net "q_bar", 0 0, L_0x55a15dee9540;  alias, 1 drivers
v0x55a15da1e2d0_0 .net "r", 0 0, L_0x55a15dee96e0;  1 drivers
v0x55a15da1e370_0 .net "s", 0 0, L_0x55a15dee8e70;  alias, 1 drivers
S_0x55a15da1d840 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da1d5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dee94b0 .functor NOR 1, L_0x55a15dee93d0, L_0x55a15dee9540, C4<0>, C4<0>;
L_0x55a15dee9540 .functor NOR 1, L_0x55a15dee9210, L_0x55a15dee94b0, C4<0>, C4<0>;
v0x55a15da1dad0_0 .net "q", 0 0, L_0x55a15dee94b0;  alias, 1 drivers
v0x55a15da1dbb0_0 .net "q_bar", 0 0, L_0x55a15dee9540;  alias, 1 drivers
v0x55a15da1dc70_0 .net "r", 0 0, L_0x55a15dee93d0;  alias, 1 drivers
v0x55a15da1dd40_0 .net "s", 0 0, L_0x55a15dee9210;  alias, 1 drivers
S_0x55a15da1ec80 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da1b940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dee8970 .functor AND 1, L_0x55a15dee8a00, L_0x55a15dee94b0, C4<1>, C4<1>;
L_0x55a15dee8a00 .functor NOT 1, L_0x55a15dee8870, C4<0>, C4<0>, C4<0>;
L_0x55a15dee8ac0 .functor AND 1, L_0x55a15dee8870, L_0x55a15deb1fa0, C4<1>, C4<1>;
L_0x55a15dee8b50 .functor OR 1, L_0x55a15dee8ac0, L_0x55a15dee8970, C4<0>, C4<0>;
v0x55a15da1eee0_0 .net *"_s1", 0 0, L_0x55a15dee8a00;  1 drivers
v0x55a15da1efc0_0 .net "in0", 0 0, L_0x55a15dee94b0;  alias, 1 drivers
v0x55a15da1f110_0 .net "in1", 0 0, L_0x55a15deb1fa0;  alias, 1 drivers
v0x55a15da1f1b0_0 .net "out", 0 0, L_0x55a15dee8b50;  alias, 1 drivers
v0x55a15da1f250_0 .net "s0", 0 0, L_0x55a15dee8870;  alias, 1 drivers
v0x55a15da1f2f0_0 .net "w0", 0 0, L_0x55a15dee8970;  1 drivers
v0x55a15da1f3b0_0 .net "w1", 0 0, L_0x55a15dee8ac0;  1 drivers
S_0x55a15da1fa70 .scope module, "obc[26]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee9790 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15da23620_0 .net "a", 0 0, L_0x55a15dee9a70;  1 drivers
v0x55a15da23770_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da23830_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15da238d0_0 .net "in", 0 0, L_0x55a15deb21f0;  1 drivers
v0x55a15da23970_0 .net "out", 0 0, L_0x55a15deea3d0;  1 drivers
v0x55a15da23a10_0 .net "rw", 0 0, L_0x55a15dee9790;  1 drivers
v0x55a15da23ab0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da1fce0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da1fa70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee9ff0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da22970_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da22a30_0 .net "d", 0 0, L_0x55a15dee9a70;  alias, 1 drivers
v0x55a15da22b40_0 .net "q", 0 0, L_0x55a15deea3d0;  alias, 1 drivers
v0x55a15da22be0_0 .net "q0", 0 0, L_0x55a15dee9d90;  1 drivers
v0x55a15da22c80_0 .net "q_bar", 0 0, L_0x55a15deea460;  1 drivers
S_0x55a15da1ff70 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da1fce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dee9f40 .functor NOT 1, L_0x55a15dee9a70, C4<0>, C4<0>, C4<0>;
v0x55a15da21100_0 .net "clk", 0 0, L_0x55a15dee9ff0;  1 drivers
v0x55a15da211c0_0 .net "d", 0 0, L_0x55a15dee9a70;  alias, 1 drivers
v0x55a15da21290_0 .net "q", 0 0, L_0x55a15dee9d90;  alias, 1 drivers
v0x55a15da213b0_0 .net "q_bar", 0 0, L_0x55a15dee9e20;  1 drivers
S_0x55a15da20200 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da1ff70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dee9b80 .functor AND 1, L_0x55a15dee9ff0, L_0x55a15dee9a70, C4<1>, C4<1>;
L_0x55a15dee9cb0 .functor AND 1, L_0x55a15dee9ff0, L_0x55a15dee9f40, C4<1>, C4<1>;
v0x55a15da20b10_0 .net "a", 0 0, L_0x55a15dee9b80;  1 drivers
v0x55a15da20bd0_0 .net "b", 0 0, L_0x55a15dee9cb0;  1 drivers
v0x55a15da20ca0_0 .net "en", 0 0, L_0x55a15dee9ff0;  alias, 1 drivers
v0x55a15da20d70_0 .net "q", 0 0, L_0x55a15dee9d90;  alias, 1 drivers
v0x55a15da20e40_0 .net "q_bar", 0 0, L_0x55a15dee9e20;  alias, 1 drivers
v0x55a15da20f30_0 .net "r", 0 0, L_0x55a15dee9f40;  1 drivers
v0x55a15da20fd0_0 .net "s", 0 0, L_0x55a15dee9a70;  alias, 1 drivers
S_0x55a15da204a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da20200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dee9d90 .functor NOR 1, L_0x55a15dee9cb0, L_0x55a15dee9e20, C4<0>, C4<0>;
L_0x55a15dee9e20 .functor NOR 1, L_0x55a15dee9b80, L_0x55a15dee9d90, C4<0>, C4<0>;
v0x55a15da20730_0 .net "q", 0 0, L_0x55a15dee9d90;  alias, 1 drivers
v0x55a15da20810_0 .net "q_bar", 0 0, L_0x55a15dee9e20;  alias, 1 drivers
v0x55a15da208d0_0 .net "r", 0 0, L_0x55a15dee9cb0;  alias, 1 drivers
v0x55a15da209a0_0 .net "s", 0 0, L_0x55a15dee9b80;  alias, 1 drivers
S_0x55a15da214c0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da1fce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deea600 .functor NOT 1, L_0x55a15dee9d90, C4<0>, C4<0>, C4<0>;
v0x55a15da22590_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da22650_0 .net "d", 0 0, L_0x55a15dee9d90;  alias, 1 drivers
v0x55a15da227a0_0 .net "q", 0 0, L_0x55a15deea3d0;  alias, 1 drivers
v0x55a15da22840_0 .net "q_bar", 0 0, L_0x55a15deea460;  alias, 1 drivers
S_0x55a15da21720 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da214c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deea130 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dee9d90, C4<1>, C4<1>;
L_0x55a15deea2f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deea600, C4<1>, C4<1>;
v0x55a15da21fe0_0 .net "a", 0 0, L_0x55a15deea130;  1 drivers
v0x55a15da220a0_0 .net "b", 0 0, L_0x55a15deea2f0;  1 drivers
v0x55a15da22170_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da22240_0 .net "q", 0 0, L_0x55a15deea3d0;  alias, 1 drivers
v0x55a15da22310_0 .net "q_bar", 0 0, L_0x55a15deea460;  alias, 1 drivers
v0x55a15da22400_0 .net "r", 0 0, L_0x55a15deea600;  1 drivers
v0x55a15da224a0_0 .net "s", 0 0, L_0x55a15dee9d90;  alias, 1 drivers
S_0x55a15da21970 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da21720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deea3d0 .functor NOR 1, L_0x55a15deea2f0, L_0x55a15deea460, C4<0>, C4<0>;
L_0x55a15deea460 .functor NOR 1, L_0x55a15deea130, L_0x55a15deea3d0, C4<0>, C4<0>;
v0x55a15da21c00_0 .net "q", 0 0, L_0x55a15deea3d0;  alias, 1 drivers
v0x55a15da21ce0_0 .net "q_bar", 0 0, L_0x55a15deea460;  alias, 1 drivers
v0x55a15da21da0_0 .net "r", 0 0, L_0x55a15deea2f0;  alias, 1 drivers
v0x55a15da21e70_0 .net "s", 0 0, L_0x55a15deea130;  alias, 1 drivers
S_0x55a15da22db0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da1fa70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dee9890 .functor AND 1, L_0x55a15dee9920, L_0x55a15deea3d0, C4<1>, C4<1>;
L_0x55a15dee9920 .functor NOT 1, L_0x55a15dee9790, C4<0>, C4<0>, C4<0>;
L_0x55a15dee99e0 .functor AND 1, L_0x55a15dee9790, L_0x55a15deb21f0, C4<1>, C4<1>;
L_0x55a15dee9a70 .functor OR 1, L_0x55a15dee99e0, L_0x55a15dee9890, C4<0>, C4<0>;
v0x55a15da23010_0 .net *"_s1", 0 0, L_0x55a15dee9920;  1 drivers
v0x55a15da230f0_0 .net "in0", 0 0, L_0x55a15deea3d0;  alias, 1 drivers
v0x55a15da23240_0 .net "in1", 0 0, L_0x55a15deb21f0;  alias, 1 drivers
v0x55a15da232e0_0 .net "out", 0 0, L_0x55a15dee9a70;  alias, 1 drivers
v0x55a15da23380_0 .net "s0", 0 0, L_0x55a15dee9790;  alias, 1 drivers
v0x55a15da23420_0 .net "w0", 0 0, L_0x55a15dee9890;  1 drivers
v0x55a15da234e0_0 .net "w1", 0 0, L_0x55a15dee99e0;  1 drivers
S_0x55a15da23ba0 .scope module, "obc[27]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deea6b0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15da27750_0 .net "a", 0 0, L_0x55a15deea990;  1 drivers
v0x55a15da278a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da27960_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15da27a00_0 .net "in", 0 0, L_0x55a15deb2110;  1 drivers
v0x55a15da27aa0_0 .net "out", 0 0, L_0x55a15deeb2f0;  1 drivers
v0x55a15da27b40_0 .net "rw", 0 0, L_0x55a15deea6b0;  1 drivers
v0x55a15da27be0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da23e10 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da23ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deeaf10 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da26aa0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da26b60_0 .net "d", 0 0, L_0x55a15deea990;  alias, 1 drivers
v0x55a15da26c70_0 .net "q", 0 0, L_0x55a15deeb2f0;  alias, 1 drivers
v0x55a15da26d10_0 .net "q0", 0 0, L_0x55a15deeacb0;  1 drivers
v0x55a15da26db0_0 .net "q_bar", 0 0, L_0x55a15deeb380;  1 drivers
S_0x55a15da240a0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da23e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deeae60 .functor NOT 1, L_0x55a15deea990, C4<0>, C4<0>, C4<0>;
v0x55a15da25230_0 .net "clk", 0 0, L_0x55a15deeaf10;  1 drivers
v0x55a15da252f0_0 .net "d", 0 0, L_0x55a15deea990;  alias, 1 drivers
v0x55a15da253c0_0 .net "q", 0 0, L_0x55a15deeacb0;  alias, 1 drivers
v0x55a15da254e0_0 .net "q_bar", 0 0, L_0x55a15deead40;  1 drivers
S_0x55a15da24330 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da240a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deeaaa0 .functor AND 1, L_0x55a15deeaf10, L_0x55a15deea990, C4<1>, C4<1>;
L_0x55a15deeabd0 .functor AND 1, L_0x55a15deeaf10, L_0x55a15deeae60, C4<1>, C4<1>;
v0x55a15da24c40_0 .net "a", 0 0, L_0x55a15deeaaa0;  1 drivers
v0x55a15da24d00_0 .net "b", 0 0, L_0x55a15deeabd0;  1 drivers
v0x55a15da24dd0_0 .net "en", 0 0, L_0x55a15deeaf10;  alias, 1 drivers
v0x55a15da24ea0_0 .net "q", 0 0, L_0x55a15deeacb0;  alias, 1 drivers
v0x55a15da24f70_0 .net "q_bar", 0 0, L_0x55a15deead40;  alias, 1 drivers
v0x55a15da25060_0 .net "r", 0 0, L_0x55a15deeae60;  1 drivers
v0x55a15da25100_0 .net "s", 0 0, L_0x55a15deea990;  alias, 1 drivers
S_0x55a15da245d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da24330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deeacb0 .functor NOR 1, L_0x55a15deeabd0, L_0x55a15deead40, C4<0>, C4<0>;
L_0x55a15deead40 .functor NOR 1, L_0x55a15deeaaa0, L_0x55a15deeacb0, C4<0>, C4<0>;
v0x55a15da24860_0 .net "q", 0 0, L_0x55a15deeacb0;  alias, 1 drivers
v0x55a15da24940_0 .net "q_bar", 0 0, L_0x55a15deead40;  alias, 1 drivers
v0x55a15da24a00_0 .net "r", 0 0, L_0x55a15deeabd0;  alias, 1 drivers
v0x55a15da24ad0_0 .net "s", 0 0, L_0x55a15deeaaa0;  alias, 1 drivers
S_0x55a15da255f0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da23e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deeb520 .functor NOT 1, L_0x55a15deeacb0, C4<0>, C4<0>, C4<0>;
v0x55a15da266c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da26780_0 .net "d", 0 0, L_0x55a15deeacb0;  alias, 1 drivers
v0x55a15da268d0_0 .net "q", 0 0, L_0x55a15deeb2f0;  alias, 1 drivers
v0x55a15da26970_0 .net "q_bar", 0 0, L_0x55a15deeb380;  alias, 1 drivers
S_0x55a15da25850 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da255f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deeb050 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deeacb0, C4<1>, C4<1>;
L_0x55a15deeb210 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deeb520, C4<1>, C4<1>;
v0x55a15da26110_0 .net "a", 0 0, L_0x55a15deeb050;  1 drivers
v0x55a15da261d0_0 .net "b", 0 0, L_0x55a15deeb210;  1 drivers
v0x55a15da262a0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da26370_0 .net "q", 0 0, L_0x55a15deeb2f0;  alias, 1 drivers
v0x55a15da26440_0 .net "q_bar", 0 0, L_0x55a15deeb380;  alias, 1 drivers
v0x55a15da26530_0 .net "r", 0 0, L_0x55a15deeb520;  1 drivers
v0x55a15da265d0_0 .net "s", 0 0, L_0x55a15deeacb0;  alias, 1 drivers
S_0x55a15da25aa0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da25850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deeb2f0 .functor NOR 1, L_0x55a15deeb210, L_0x55a15deeb380, C4<0>, C4<0>;
L_0x55a15deeb380 .functor NOR 1, L_0x55a15deeb050, L_0x55a15deeb2f0, C4<0>, C4<0>;
v0x55a15da25d30_0 .net "q", 0 0, L_0x55a15deeb2f0;  alias, 1 drivers
v0x55a15da25e10_0 .net "q_bar", 0 0, L_0x55a15deeb380;  alias, 1 drivers
v0x55a15da25ed0_0 .net "r", 0 0, L_0x55a15deeb210;  alias, 1 drivers
v0x55a15da25fa0_0 .net "s", 0 0, L_0x55a15deeb050;  alias, 1 drivers
S_0x55a15da26ee0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da23ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deea7b0 .functor AND 1, L_0x55a15deea840, L_0x55a15deeb2f0, C4<1>, C4<1>;
L_0x55a15deea840 .functor NOT 1, L_0x55a15deea6b0, C4<0>, C4<0>, C4<0>;
L_0x55a15deea900 .functor AND 1, L_0x55a15deea6b0, L_0x55a15deb2110, C4<1>, C4<1>;
L_0x55a15deea990 .functor OR 1, L_0x55a15deea900, L_0x55a15deea7b0, C4<0>, C4<0>;
v0x55a15da27140_0 .net *"_s1", 0 0, L_0x55a15deea840;  1 drivers
v0x55a15da27220_0 .net "in0", 0 0, L_0x55a15deeb2f0;  alias, 1 drivers
v0x55a15da27370_0 .net "in1", 0 0, L_0x55a15deb2110;  alias, 1 drivers
v0x55a15da27410_0 .net "out", 0 0, L_0x55a15deea990;  alias, 1 drivers
v0x55a15da274b0_0 .net "s0", 0 0, L_0x55a15deea6b0;  alias, 1 drivers
v0x55a15da27550_0 .net "w0", 0 0, L_0x55a15deea7b0;  1 drivers
v0x55a15da27610_0 .net "w1", 0 0, L_0x55a15deea900;  1 drivers
S_0x55a15da27cd0 .scope module, "obc[28]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deeb5d0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15da2b880_0 .net "a", 0 0, L_0x55a15deeb8b0;  1 drivers
v0x55a15da2b9d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da2ba90_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15da2bb30_0 .net "in", 0 0, L_0x55a15deb2380;  1 drivers
v0x55a15da2bbd0_0 .net "out", 0 0, L_0x55a15deec210;  1 drivers
v0x55a15da2bc70_0 .net "rw", 0 0, L_0x55a15deeb5d0;  1 drivers
v0x55a15da2bd10_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da27f40 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da27cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deebe30 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da2abd0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da2ac90_0 .net "d", 0 0, L_0x55a15deeb8b0;  alias, 1 drivers
v0x55a15da2ada0_0 .net "q", 0 0, L_0x55a15deec210;  alias, 1 drivers
v0x55a15da2ae40_0 .net "q0", 0 0, L_0x55a15deebbd0;  1 drivers
v0x55a15da2aee0_0 .net "q_bar", 0 0, L_0x55a15deec2a0;  1 drivers
S_0x55a15da281d0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da27f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deebd80 .functor NOT 1, L_0x55a15deeb8b0, C4<0>, C4<0>, C4<0>;
v0x55a15da29360_0 .net "clk", 0 0, L_0x55a15deebe30;  1 drivers
v0x55a15da29420_0 .net "d", 0 0, L_0x55a15deeb8b0;  alias, 1 drivers
v0x55a15da294f0_0 .net "q", 0 0, L_0x55a15deebbd0;  alias, 1 drivers
v0x55a15da29610_0 .net "q_bar", 0 0, L_0x55a15deebc60;  1 drivers
S_0x55a15da28460 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da281d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deeb9c0 .functor AND 1, L_0x55a15deebe30, L_0x55a15deeb8b0, C4<1>, C4<1>;
L_0x55a15deebaf0 .functor AND 1, L_0x55a15deebe30, L_0x55a15deebd80, C4<1>, C4<1>;
v0x55a15da28d70_0 .net "a", 0 0, L_0x55a15deeb9c0;  1 drivers
v0x55a15da28e30_0 .net "b", 0 0, L_0x55a15deebaf0;  1 drivers
v0x55a15da28f00_0 .net "en", 0 0, L_0x55a15deebe30;  alias, 1 drivers
v0x55a15da28fd0_0 .net "q", 0 0, L_0x55a15deebbd0;  alias, 1 drivers
v0x55a15da290a0_0 .net "q_bar", 0 0, L_0x55a15deebc60;  alias, 1 drivers
v0x55a15da29190_0 .net "r", 0 0, L_0x55a15deebd80;  1 drivers
v0x55a15da29230_0 .net "s", 0 0, L_0x55a15deeb8b0;  alias, 1 drivers
S_0x55a15da28700 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da28460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deebbd0 .functor NOR 1, L_0x55a15deebaf0, L_0x55a15deebc60, C4<0>, C4<0>;
L_0x55a15deebc60 .functor NOR 1, L_0x55a15deeb9c0, L_0x55a15deebbd0, C4<0>, C4<0>;
v0x55a15da28990_0 .net "q", 0 0, L_0x55a15deebbd0;  alias, 1 drivers
v0x55a15da28a70_0 .net "q_bar", 0 0, L_0x55a15deebc60;  alias, 1 drivers
v0x55a15da28b30_0 .net "r", 0 0, L_0x55a15deebaf0;  alias, 1 drivers
v0x55a15da28c00_0 .net "s", 0 0, L_0x55a15deeb9c0;  alias, 1 drivers
S_0x55a15da29720 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da27f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deec440 .functor NOT 1, L_0x55a15deebbd0, C4<0>, C4<0>, C4<0>;
v0x55a15da2a7f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da2a8b0_0 .net "d", 0 0, L_0x55a15deebbd0;  alias, 1 drivers
v0x55a15da2aa00_0 .net "q", 0 0, L_0x55a15deec210;  alias, 1 drivers
v0x55a15da2aaa0_0 .net "q_bar", 0 0, L_0x55a15deec2a0;  alias, 1 drivers
S_0x55a15da29980 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da29720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deebf70 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deebbd0, C4<1>, C4<1>;
L_0x55a15deec130 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deec440, C4<1>, C4<1>;
v0x55a15da2a240_0 .net "a", 0 0, L_0x55a15deebf70;  1 drivers
v0x55a15da2a300_0 .net "b", 0 0, L_0x55a15deec130;  1 drivers
v0x55a15da2a3d0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da2a4a0_0 .net "q", 0 0, L_0x55a15deec210;  alias, 1 drivers
v0x55a15da2a570_0 .net "q_bar", 0 0, L_0x55a15deec2a0;  alias, 1 drivers
v0x55a15da2a660_0 .net "r", 0 0, L_0x55a15deec440;  1 drivers
v0x55a15da2a700_0 .net "s", 0 0, L_0x55a15deebbd0;  alias, 1 drivers
S_0x55a15da29bd0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da29980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deec210 .functor NOR 1, L_0x55a15deec130, L_0x55a15deec2a0, C4<0>, C4<0>;
L_0x55a15deec2a0 .functor NOR 1, L_0x55a15deebf70, L_0x55a15deec210, C4<0>, C4<0>;
v0x55a15da29e60_0 .net "q", 0 0, L_0x55a15deec210;  alias, 1 drivers
v0x55a15da29f40_0 .net "q_bar", 0 0, L_0x55a15deec2a0;  alias, 1 drivers
v0x55a15da2a000_0 .net "r", 0 0, L_0x55a15deec130;  alias, 1 drivers
v0x55a15da2a0d0_0 .net "s", 0 0, L_0x55a15deebf70;  alias, 1 drivers
S_0x55a15da2b010 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da27cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deeb6d0 .functor AND 1, L_0x55a15deeb760, L_0x55a15deec210, C4<1>, C4<1>;
L_0x55a15deeb760 .functor NOT 1, L_0x55a15deeb5d0, C4<0>, C4<0>, C4<0>;
L_0x55a15deeb820 .functor AND 1, L_0x55a15deeb5d0, L_0x55a15deb2380, C4<1>, C4<1>;
L_0x55a15deeb8b0 .functor OR 1, L_0x55a15deeb820, L_0x55a15deeb6d0, C4<0>, C4<0>;
v0x55a15da2b270_0 .net *"_s1", 0 0, L_0x55a15deeb760;  1 drivers
v0x55a15da2b350_0 .net "in0", 0 0, L_0x55a15deec210;  alias, 1 drivers
v0x55a15da2b4a0_0 .net "in1", 0 0, L_0x55a15deb2380;  alias, 1 drivers
v0x55a15da2b540_0 .net "out", 0 0, L_0x55a15deeb8b0;  alias, 1 drivers
v0x55a15da2b5e0_0 .net "s0", 0 0, L_0x55a15deeb5d0;  alias, 1 drivers
v0x55a15da2b680_0 .net "w0", 0 0, L_0x55a15deeb6d0;  1 drivers
v0x55a15da2b740_0 .net "w1", 0 0, L_0x55a15deeb820;  1 drivers
S_0x55a15da2be00 .scope module, "obc[29]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deec4f0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15da2f9b0_0 .net "a", 0 0, L_0x55a15deec7d0;  1 drivers
v0x55a15da2fb00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da2fbc0_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15da2fc60_0 .net "in", 0 0, L_0x55a15deb2290;  1 drivers
v0x55a15da2fd00_0 .net "out", 0 0, L_0x55a15deed130;  1 drivers
v0x55a15da2fda0_0 .net "rw", 0 0, L_0x55a15deec4f0;  1 drivers
v0x55a15da2fe40_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da2c070 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da2be00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deecd50 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da2ed00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da2edc0_0 .net "d", 0 0, L_0x55a15deec7d0;  alias, 1 drivers
v0x55a15da2eed0_0 .net "q", 0 0, L_0x55a15deed130;  alias, 1 drivers
v0x55a15da2ef70_0 .net "q0", 0 0, L_0x55a15deecaf0;  1 drivers
v0x55a15da2f010_0 .net "q_bar", 0 0, L_0x55a15deed1c0;  1 drivers
S_0x55a15da2c300 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da2c070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deecca0 .functor NOT 1, L_0x55a15deec7d0, C4<0>, C4<0>, C4<0>;
v0x55a15da2d490_0 .net "clk", 0 0, L_0x55a15deecd50;  1 drivers
v0x55a15da2d550_0 .net "d", 0 0, L_0x55a15deec7d0;  alias, 1 drivers
v0x55a15da2d620_0 .net "q", 0 0, L_0x55a15deecaf0;  alias, 1 drivers
v0x55a15da2d740_0 .net "q_bar", 0 0, L_0x55a15deecb80;  1 drivers
S_0x55a15da2c590 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da2c300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deec8e0 .functor AND 1, L_0x55a15deecd50, L_0x55a15deec7d0, C4<1>, C4<1>;
L_0x55a15deeca10 .functor AND 1, L_0x55a15deecd50, L_0x55a15deecca0, C4<1>, C4<1>;
v0x55a15da2cea0_0 .net "a", 0 0, L_0x55a15deec8e0;  1 drivers
v0x55a15da2cf60_0 .net "b", 0 0, L_0x55a15deeca10;  1 drivers
v0x55a15da2d030_0 .net "en", 0 0, L_0x55a15deecd50;  alias, 1 drivers
v0x55a15da2d100_0 .net "q", 0 0, L_0x55a15deecaf0;  alias, 1 drivers
v0x55a15da2d1d0_0 .net "q_bar", 0 0, L_0x55a15deecb80;  alias, 1 drivers
v0x55a15da2d2c0_0 .net "r", 0 0, L_0x55a15deecca0;  1 drivers
v0x55a15da2d360_0 .net "s", 0 0, L_0x55a15deec7d0;  alias, 1 drivers
S_0x55a15da2c830 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da2c590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deecaf0 .functor NOR 1, L_0x55a15deeca10, L_0x55a15deecb80, C4<0>, C4<0>;
L_0x55a15deecb80 .functor NOR 1, L_0x55a15deec8e0, L_0x55a15deecaf0, C4<0>, C4<0>;
v0x55a15da2cac0_0 .net "q", 0 0, L_0x55a15deecaf0;  alias, 1 drivers
v0x55a15da2cba0_0 .net "q_bar", 0 0, L_0x55a15deecb80;  alias, 1 drivers
v0x55a15da2cc60_0 .net "r", 0 0, L_0x55a15deeca10;  alias, 1 drivers
v0x55a15da2cd30_0 .net "s", 0 0, L_0x55a15deec8e0;  alias, 1 drivers
S_0x55a15da2d850 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da2c070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deed360 .functor NOT 1, L_0x55a15deecaf0, C4<0>, C4<0>, C4<0>;
v0x55a15da2e920_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da2e9e0_0 .net "d", 0 0, L_0x55a15deecaf0;  alias, 1 drivers
v0x55a15da2eb30_0 .net "q", 0 0, L_0x55a15deed130;  alias, 1 drivers
v0x55a15da2ebd0_0 .net "q_bar", 0 0, L_0x55a15deed1c0;  alias, 1 drivers
S_0x55a15da2dab0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da2d850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deece90 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deecaf0, C4<1>, C4<1>;
L_0x55a15deed050 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deed360, C4<1>, C4<1>;
v0x55a15da2e370_0 .net "a", 0 0, L_0x55a15deece90;  1 drivers
v0x55a15da2e430_0 .net "b", 0 0, L_0x55a15deed050;  1 drivers
v0x55a15da2e500_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da2e5d0_0 .net "q", 0 0, L_0x55a15deed130;  alias, 1 drivers
v0x55a15da2e6a0_0 .net "q_bar", 0 0, L_0x55a15deed1c0;  alias, 1 drivers
v0x55a15da2e790_0 .net "r", 0 0, L_0x55a15deed360;  1 drivers
v0x55a15da2e830_0 .net "s", 0 0, L_0x55a15deecaf0;  alias, 1 drivers
S_0x55a15da2dd00 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da2dab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deed130 .functor NOR 1, L_0x55a15deed050, L_0x55a15deed1c0, C4<0>, C4<0>;
L_0x55a15deed1c0 .functor NOR 1, L_0x55a15deece90, L_0x55a15deed130, C4<0>, C4<0>;
v0x55a15da2df90_0 .net "q", 0 0, L_0x55a15deed130;  alias, 1 drivers
v0x55a15da2e070_0 .net "q_bar", 0 0, L_0x55a15deed1c0;  alias, 1 drivers
v0x55a15da2e130_0 .net "r", 0 0, L_0x55a15deed050;  alias, 1 drivers
v0x55a15da2e200_0 .net "s", 0 0, L_0x55a15deece90;  alias, 1 drivers
S_0x55a15da2f140 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da2be00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deec5f0 .functor AND 1, L_0x55a15deec680, L_0x55a15deed130, C4<1>, C4<1>;
L_0x55a15deec680 .functor NOT 1, L_0x55a15deec4f0, C4<0>, C4<0>, C4<0>;
L_0x55a15deec740 .functor AND 1, L_0x55a15deec4f0, L_0x55a15deb2290, C4<1>, C4<1>;
L_0x55a15deec7d0 .functor OR 1, L_0x55a15deec740, L_0x55a15deec5f0, C4<0>, C4<0>;
v0x55a15da2f3a0_0 .net *"_s1", 0 0, L_0x55a15deec680;  1 drivers
v0x55a15da2f480_0 .net "in0", 0 0, L_0x55a15deed130;  alias, 1 drivers
v0x55a15da2f5d0_0 .net "in1", 0 0, L_0x55a15deb2290;  alias, 1 drivers
v0x55a15da2f670_0 .net "out", 0 0, L_0x55a15deec7d0;  alias, 1 drivers
v0x55a15da2f710_0 .net "s0", 0 0, L_0x55a15deec4f0;  alias, 1 drivers
v0x55a15da2f7b0_0 .net "w0", 0 0, L_0x55a15deec5f0;  1 drivers
v0x55a15da2f870_0 .net "w1", 0 0, L_0x55a15deec740;  1 drivers
S_0x55a15d88d480 .scope module, "obc[30]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deed410 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15da342f0_0 .net "a", 0 0, L_0x55a15deed6f0;  1 drivers
v0x55a15da34440_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da34500_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15da345a0_0 .net "in", 0 0, L_0x55a15deb2520;  1 drivers
v0x55a15da34640_0 .net "out", 0 0, L_0x55a15ded0f70;  1 drivers
v0x55a15da346e0_0 .net "rw", 0 0, L_0x55a15deed410;  1 drivers
v0x55a15da34780_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15d88d6f0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15d88d480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deedc70 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da33640_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da33700_0 .net "d", 0 0, L_0x55a15deed6f0;  alias, 1 drivers
v0x55a15da33810_0 .net "q", 0 0, L_0x55a15ded0f70;  alias, 1 drivers
v0x55a15da338b0_0 .net "q0", 0 0, L_0x55a15deeda10;  1 drivers
v0x55a15da33950_0 .net "q_bar", 0 0, L_0x55a15deedfe0;  1 drivers
S_0x55a15d88d980 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15d88d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deedbc0 .functor NOT 1, L_0x55a15deed6f0, C4<0>, C4<0>, C4<0>;
v0x55a15da31dd0_0 .net "clk", 0 0, L_0x55a15deedc70;  1 drivers
v0x55a15da31e90_0 .net "d", 0 0, L_0x55a15deed6f0;  alias, 1 drivers
v0x55a15da31f60_0 .net "q", 0 0, L_0x55a15deeda10;  alias, 1 drivers
v0x55a15da32080_0 .net "q_bar", 0 0, L_0x55a15deedaa0;  1 drivers
S_0x55a15da30ef0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15d88d980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deed800 .functor AND 1, L_0x55a15deedc70, L_0x55a15deed6f0, C4<1>, C4<1>;
L_0x55a15deed930 .functor AND 1, L_0x55a15deedc70, L_0x55a15deedbc0, C4<1>, C4<1>;
v0x55a15da317e0_0 .net "a", 0 0, L_0x55a15deed800;  1 drivers
v0x55a15da318a0_0 .net "b", 0 0, L_0x55a15deed930;  1 drivers
v0x55a15da31970_0 .net "en", 0 0, L_0x55a15deedc70;  alias, 1 drivers
v0x55a15da31a40_0 .net "q", 0 0, L_0x55a15deeda10;  alias, 1 drivers
v0x55a15da31b10_0 .net "q_bar", 0 0, L_0x55a15deedaa0;  alias, 1 drivers
v0x55a15da31c00_0 .net "r", 0 0, L_0x55a15deedbc0;  1 drivers
v0x55a15da31ca0_0 .net "s", 0 0, L_0x55a15deed6f0;  alias, 1 drivers
S_0x55a15da31170 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da30ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deeda10 .functor NOR 1, L_0x55a15deed930, L_0x55a15deedaa0, C4<0>, C4<0>;
L_0x55a15deedaa0 .functor NOR 1, L_0x55a15deed800, L_0x55a15deeda10, C4<0>, C4<0>;
v0x55a15da31400_0 .net "q", 0 0, L_0x55a15deeda10;  alias, 1 drivers
v0x55a15da314e0_0 .net "q_bar", 0 0, L_0x55a15deedaa0;  alias, 1 drivers
v0x55a15da315a0_0 .net "r", 0 0, L_0x55a15deed930;  alias, 1 drivers
v0x55a15da31670_0 .net "s", 0 0, L_0x55a15deed800;  alias, 1 drivers
S_0x55a15da32190 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15d88d6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deee160 .functor NOT 1, L_0x55a15deeda10, C4<0>, C4<0>, C4<0>;
v0x55a15da33260_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da33320_0 .net "d", 0 0, L_0x55a15deeda10;  alias, 1 drivers
v0x55a15da33470_0 .net "q", 0 0, L_0x55a15ded0f70;  alias, 1 drivers
v0x55a15da33510_0 .net "q_bar", 0 0, L_0x55a15deedfe0;  alias, 1 drivers
S_0x55a15da323f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da32190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deeddb0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deeda10, C4<1>, C4<1>;
L_0x55a15deedf70 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deee160, C4<1>, C4<1>;
v0x55a15da32cb0_0 .net "a", 0 0, L_0x55a15deeddb0;  1 drivers
v0x55a15da32d70_0 .net "b", 0 0, L_0x55a15deedf70;  1 drivers
v0x55a15da32e40_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da32f10_0 .net "q", 0 0, L_0x55a15ded0f70;  alias, 1 drivers
v0x55a15da32fe0_0 .net "q_bar", 0 0, L_0x55a15deedfe0;  alias, 1 drivers
v0x55a15da330d0_0 .net "r", 0 0, L_0x55a15deee160;  1 drivers
v0x55a15da33170_0 .net "s", 0 0, L_0x55a15deeda10;  alias, 1 drivers
S_0x55a15da32640 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da323f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15ded0f70 .functor NOR 1, L_0x55a15deedf70, L_0x55a15deedfe0, C4<0>, C4<0>;
L_0x55a15deedfe0 .functor NOR 1, L_0x55a15deeddb0, L_0x55a15ded0f70, C4<0>, C4<0>;
v0x55a15da328d0_0 .net "q", 0 0, L_0x55a15ded0f70;  alias, 1 drivers
v0x55a15da329b0_0 .net "q_bar", 0 0, L_0x55a15deedfe0;  alias, 1 drivers
v0x55a15da32a70_0 .net "r", 0 0, L_0x55a15deedf70;  alias, 1 drivers
v0x55a15da32b40_0 .net "s", 0 0, L_0x55a15deeddb0;  alias, 1 drivers
S_0x55a15da33a80 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15d88d480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deed510 .functor AND 1, L_0x55a15deed5a0, L_0x55a15ded0f70, C4<1>, C4<1>;
L_0x55a15deed5a0 .functor NOT 1, L_0x55a15deed410, C4<0>, C4<0>, C4<0>;
L_0x55a15deed660 .functor AND 1, L_0x55a15deed410, L_0x55a15deb2520, C4<1>, C4<1>;
L_0x55a15deed6f0 .functor OR 1, L_0x55a15deed660, L_0x55a15deed510, C4<0>, C4<0>;
v0x55a15da33ce0_0 .net *"_s1", 0 0, L_0x55a15deed5a0;  1 drivers
v0x55a15da33dc0_0 .net "in0", 0 0, L_0x55a15ded0f70;  alias, 1 drivers
v0x55a15da33f10_0 .net "in1", 0 0, L_0x55a15deb2520;  alias, 1 drivers
v0x55a15da33fb0_0 .net "out", 0 0, L_0x55a15deed6f0;  alias, 1 drivers
v0x55a15da34050_0 .net "s0", 0 0, L_0x55a15deed410;  alias, 1 drivers
v0x55a15da340f0_0 .net "w0", 0 0, L_0x55a15deed510;  1 drivers
v0x55a15da341b0_0 .net "w1", 0 0, L_0x55a15deed660;  1 drivers
S_0x55a15da34870 .scope module, "obc[31]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deee1d0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15deb2420, C4<1>, C4<1>;
v0x55a15d9315c0_0 .net "a", 0 0, L_0x55a15deeec40;  1 drivers
v0x55a15d931710_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9317d0_0 .net "en", 0 0, L_0x55a15deb2420;  alias, 1 drivers
v0x55a15d931870_0 .net "in", 0 0, L_0x55a15deb26d0;  1 drivers
v0x55a15d931910_0 .net "out", 0 0, L_0x55a15deef440;  1 drivers
v0x55a15d9319b0_0 .net "rw", 0 0, L_0x55a15deee1d0;  1 drivers
v0x55a15d931a50_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da34ae0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da34870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deef100 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15d930910_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9309d0_0 .net "d", 0 0, L_0x55a15deeec40;  alias, 1 drivers
v0x55a15d930ae0_0 .net "q", 0 0, L_0x55a15deef440;  alias, 1 drivers
v0x55a15d930b80_0 .net "q0", 0 0, L_0x55a15deeef20;  1 drivers
v0x55a15d930c20_0 .net "q_bar", 0 0, L_0x55a15deef4b0;  1 drivers
S_0x55a15da34d70 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da34ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deef090 .functor NOT 1, L_0x55a15deeec40, C4<0>, C4<0>, C4<0>;
v0x55a15da35f00_0 .net "clk", 0 0, L_0x55a15deef100;  1 drivers
v0x55a15da35fc0_0 .net "d", 0 0, L_0x55a15deeec40;  alias, 1 drivers
v0x55a15da36090_0 .net "q", 0 0, L_0x55a15deeef20;  alias, 1 drivers
v0x55a15da361b0_0 .net "q_bar", 0 0, L_0x55a15deeef90;  1 drivers
S_0x55a15da35000 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da34d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deeed50 .functor AND 1, L_0x55a15deef100, L_0x55a15deeec40, C4<1>, C4<1>;
L_0x55a15deeee60 .functor AND 1, L_0x55a15deef100, L_0x55a15deef090, C4<1>, C4<1>;
v0x55a15da35910_0 .net "a", 0 0, L_0x55a15deeed50;  1 drivers
v0x55a15da359d0_0 .net "b", 0 0, L_0x55a15deeee60;  1 drivers
v0x55a15da35aa0_0 .net "en", 0 0, L_0x55a15deef100;  alias, 1 drivers
v0x55a15da35b70_0 .net "q", 0 0, L_0x55a15deeef20;  alias, 1 drivers
v0x55a15da35c40_0 .net "q_bar", 0 0, L_0x55a15deeef90;  alias, 1 drivers
v0x55a15da35d30_0 .net "r", 0 0, L_0x55a15deef090;  1 drivers
v0x55a15da35dd0_0 .net "s", 0 0, L_0x55a15deeec40;  alias, 1 drivers
S_0x55a15da352a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da35000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deeef20 .functor NOR 1, L_0x55a15deeee60, L_0x55a15deeef90, C4<0>, C4<0>;
L_0x55a15deeef90 .functor NOR 1, L_0x55a15deeed50, L_0x55a15deeef20, C4<0>, C4<0>;
v0x55a15da35530_0 .net "q", 0 0, L_0x55a15deeef20;  alias, 1 drivers
v0x55a15da35610_0 .net "q_bar", 0 0, L_0x55a15deeef90;  alias, 1 drivers
v0x55a15da356d0_0 .net "r", 0 0, L_0x55a15deeee60;  alias, 1 drivers
v0x55a15da357a0_0 .net "s", 0 0, L_0x55a15deeed50;  alias, 1 drivers
S_0x55a15da362c0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da34ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deef630 .functor NOT 1, L_0x55a15deeef20, C4<0>, C4<0>, C4<0>;
v0x55a15da37390_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15d9305f0_0 .net "d", 0 0, L_0x55a15deeef20;  alias, 1 drivers
v0x55a15d930740_0 .net "q", 0 0, L_0x55a15deef440;  alias, 1 drivers
v0x55a15d9307e0_0 .net "q_bar", 0 0, L_0x55a15deef4b0;  alias, 1 drivers
S_0x55a15da36520 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da362c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deef200 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deeef20, C4<1>, C4<1>;
L_0x55a15deef380 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deef630, C4<1>, C4<1>;
v0x55a15da36de0_0 .net "a", 0 0, L_0x55a15deef200;  1 drivers
v0x55a15da36ea0_0 .net "b", 0 0, L_0x55a15deef380;  1 drivers
v0x55a15da36f70_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da37040_0 .net "q", 0 0, L_0x55a15deef440;  alias, 1 drivers
v0x55a15da37110_0 .net "q_bar", 0 0, L_0x55a15deef4b0;  alias, 1 drivers
v0x55a15da37200_0 .net "r", 0 0, L_0x55a15deef630;  1 drivers
v0x55a15da372a0_0 .net "s", 0 0, L_0x55a15deeef20;  alias, 1 drivers
S_0x55a15da36770 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da36520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deef440 .functor NOR 1, L_0x55a15deef380, L_0x55a15deef4b0, C4<0>, C4<0>;
L_0x55a15deef4b0 .functor NOR 1, L_0x55a15deef200, L_0x55a15deef440, C4<0>, C4<0>;
v0x55a15da36a00_0 .net "q", 0 0, L_0x55a15deef440;  alias, 1 drivers
v0x55a15da36ae0_0 .net "q_bar", 0 0, L_0x55a15deef4b0;  alias, 1 drivers
v0x55a15da36ba0_0 .net "r", 0 0, L_0x55a15deef380;  alias, 1 drivers
v0x55a15da36c70_0 .net "s", 0 0, L_0x55a15deef200;  alias, 1 drivers
S_0x55a15d930d50 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da34870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deeeaa0 .functor AND 1, L_0x55a15deeeb10, L_0x55a15deef440, C4<1>, C4<1>;
L_0x55a15deeeb10 .functor NOT 1, L_0x55a15deee1d0, C4<0>, C4<0>, C4<0>;
L_0x55a15deeebd0 .functor AND 1, L_0x55a15deee1d0, L_0x55a15deb26d0, C4<1>, C4<1>;
L_0x55a15deeec40 .functor OR 1, L_0x55a15deeebd0, L_0x55a15deeeaa0, C4<0>, C4<0>;
v0x55a15d930fb0_0 .net *"_s1", 0 0, L_0x55a15deeeb10;  1 drivers
v0x55a15d931090_0 .net "in0", 0 0, L_0x55a15deef440;  alias, 1 drivers
v0x55a15d9311e0_0 .net "in1", 0 0, L_0x55a15deb26d0;  alias, 1 drivers
v0x55a15d931280_0 .net "out", 0 0, L_0x55a15deeec40;  alias, 1 drivers
v0x55a15d931320_0 .net "s0", 0 0, L_0x55a15deee1d0;  alias, 1 drivers
v0x55a15d9313c0_0 .net "w0", 0 0, L_0x55a15deeeaa0;  1 drivers
v0x55a15d931480_0 .net "w1", 0 0, L_0x55a15deeebd0;  1 drivers
S_0x55a15d9323b0 .scope module, "reg4" "REGISTER_32BIT" 51 13, 49 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "write"
    .port_info 2 /INPUT 32 "in"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
v0x55a15daddba0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daddc60_0 .net "en", 0 0, L_0x55a15df104a0;  1 drivers
v0x55a15dade130_0 .net "in", 31 0, v0x55a15dc8f400_0;  alias, 1 drivers
v0x55a15dade260_0 .net "out", 31 0, L_0x55a15df0ea60;  alias, 1 drivers
v0x55a15dade330_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
LS_0x55a15df0ea60_0_0 .concat [ 1 1 1 1], L_0x55a15def2210, L_0x55a15def2ed0, L_0x55a15def3b90, L_0x55a15def4850;
LS_0x55a15df0ea60_0_4 .concat [ 1 1 1 1], L_0x55a15def5510, L_0x55a15def61d0, L_0x55a15def6e90, L_0x55a15def7b50;
LS_0x55a15df0ea60_0_8 .concat [ 1 1 1 1], L_0x55a15def8810, L_0x55a15def94f0, L_0x55a15defa410, L_0x55a15defb330;
LS_0x55a15df0ea60_0_12 .concat [ 1 1 1 1], L_0x55a15defc250, L_0x55a15defd170, L_0x55a15defe090, L_0x55a15defefb0;
LS_0x55a15df0ea60_0_16 .concat [ 1 1 1 1], L_0x55a15deffed0, L_0x55a15df00df0, L_0x55a15df01d10, L_0x55a15df02c30;
LS_0x55a15df0ea60_0_20 .concat [ 1 1 1 1], L_0x55a15df03b50, L_0x55a15df04a70, L_0x55a15df05990, L_0x55a15df068b0;
LS_0x55a15df0ea60_0_24 .concat [ 1 1 1 1], L_0x55a15df077d0, L_0x55a15df086f0, L_0x55a15df09610, L_0x55a15df0a530;
LS_0x55a15df0ea60_0_28 .concat [ 1 1 1 1], L_0x55a15df0b450, L_0x55a15df0c370, L_0x55a15df0d290, L_0x55a15df0e800;
LS_0x55a15df0ea60_1_0 .concat [ 4 4 4 4], LS_0x55a15df0ea60_0_0, LS_0x55a15df0ea60_0_4, LS_0x55a15df0ea60_0_8, LS_0x55a15df0ea60_0_12;
LS_0x55a15df0ea60_1_4 .concat [ 4 4 4 4], LS_0x55a15df0ea60_0_16, LS_0x55a15df0ea60_0_20, LS_0x55a15df0ea60_0_24, LS_0x55a15df0ea60_0_28;
L_0x55a15df0ea60 .concat [ 16 16 0 0], LS_0x55a15df0ea60_1_0, LS_0x55a15df0ea60_1_4;
L_0x55a15df0ec10 .part v0x55a15dc8f400_0, 0, 1;
L_0x55a15df0ecb0 .part v0x55a15dc8f400_0, 1, 1;
L_0x55a15df0ed50 .part v0x55a15dc8f400_0, 2, 1;
L_0x55a15df0edf0 .part v0x55a15dc8f400_0, 3, 1;
L_0x55a15df0ee90 .part v0x55a15dc8f400_0, 4, 1;
L_0x55a15df0ef30 .part v0x55a15dc8f400_0, 5, 1;
L_0x55a15df0efd0 .part v0x55a15dc8f400_0, 6, 1;
L_0x55a15df0f0c0 .part v0x55a15dc8f400_0, 7, 1;
L_0x55a15df0f160 .part v0x55a15dc8f400_0, 8, 1;
L_0x55a15df0f260 .part v0x55a15dc8f400_0, 9, 1;
L_0x55a15df0f300 .part v0x55a15dc8f400_0, 10, 1;
L_0x55a15df0f410 .part v0x55a15dc8f400_0, 11, 1;
L_0x55a15df0f4b0 .part v0x55a15dc8f400_0, 12, 1;
L_0x55a15df0f5d0 .part v0x55a15dc8f400_0, 13, 1;
L_0x55a15df0f670 .part v0x55a15dc8f400_0, 14, 1;
L_0x55a15df0f7a0 .part v0x55a15dc8f400_0, 15, 1;
L_0x55a15df0f840 .part v0x55a15dc8f400_0, 16, 1;
L_0x55a15df0f980 .part v0x55a15dc8f400_0, 17, 1;
L_0x55a15df0fa20 .part v0x55a15dc8f400_0, 18, 1;
L_0x55a15df0f8e0 .part v0x55a15dc8f400_0, 19, 1;
L_0x55a15df0fb70 .part v0x55a15dc8f400_0, 20, 1;
L_0x55a15df0fac0 .part v0x55a15dc8f400_0, 21, 1;
L_0x55a15df0fcd0 .part v0x55a15dc8f400_0, 22, 1;
L_0x55a15df0fc10 .part v0x55a15dc8f400_0, 23, 1;
L_0x55a15df0fe40 .part v0x55a15dc8f400_0, 24, 1;
L_0x55a15df0fd70 .part v0x55a15dc8f400_0, 25, 1;
L_0x55a15df0ffc0 .part v0x55a15dc8f400_0, 26, 1;
L_0x55a15df0fee0 .part v0x55a15dc8f400_0, 27, 1;
L_0x55a15df10150 .part v0x55a15dc8f400_0, 28, 1;
L_0x55a15df10060 .part v0x55a15dc8f400_0, 29, 1;
L_0x55a15df102f0 .part v0x55a15dc8f400_0, 30, 1;
L_0x55a15df101f0 .part v0x55a15dc8f400_0, 31, 1;
S_0x55a15da3b460 .scope module, "obc[0]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deeffe0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15da3f060_0 .net "a", 0 0, L_0x55a15def1aa0;  1 drivers
v0x55a15da3f1b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da3f270_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15da3f310_0 .net "in", 0 0, L_0x55a15df0ec10;  1 drivers
v0x55a15da3f3b0_0 .net "out", 0 0, L_0x55a15def2210;  1 drivers
v0x55a15da3f450_0 .net "rw", 0 0, L_0x55a15deeffe0;  1 drivers
v0x55a15da3f4f0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da3b720 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da3b460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def1ed0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da3e3b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da3e470_0 .net "d", 0 0, L_0x55a15def1aa0;  alias, 1 drivers
v0x55a15da3e580_0 .net "q", 0 0, L_0x55a15def2210;  alias, 1 drivers
v0x55a15da3e620_0 .net "q0", 0 0, L_0x55a15def1d80;  1 drivers
v0x55a15da3e6c0_0 .net "q_bar", 0 0, L_0x55a15def2280;  1 drivers
S_0x55a15da3b9b0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da3b720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def1e60 .functor NOT 1, L_0x55a15def1aa0, C4<0>, C4<0>, C4<0>;
v0x55a15da3cb40_0 .net "clk", 0 0, L_0x55a15def1ed0;  1 drivers
v0x55a15da3cc00_0 .net "d", 0 0, L_0x55a15def1aa0;  alias, 1 drivers
v0x55a15da3ccd0_0 .net "q", 0 0, L_0x55a15def1d80;  alias, 1 drivers
v0x55a15da3cdf0_0 .net "q_bar", 0 0, L_0x55a15def1df0;  1 drivers
S_0x55a15da3bc40 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da3b9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def1bb0 .functor AND 1, L_0x55a15def1ed0, L_0x55a15def1aa0, C4<1>, C4<1>;
L_0x55a15def1cc0 .functor AND 1, L_0x55a15def1ed0, L_0x55a15def1e60, C4<1>, C4<1>;
v0x55a15da3c550_0 .net "a", 0 0, L_0x55a15def1bb0;  1 drivers
v0x55a15da3c610_0 .net "b", 0 0, L_0x55a15def1cc0;  1 drivers
v0x55a15da3c6e0_0 .net "en", 0 0, L_0x55a15def1ed0;  alias, 1 drivers
v0x55a15da3c7b0_0 .net "q", 0 0, L_0x55a15def1d80;  alias, 1 drivers
v0x55a15da3c880_0 .net "q_bar", 0 0, L_0x55a15def1df0;  alias, 1 drivers
v0x55a15da3c970_0 .net "r", 0 0, L_0x55a15def1e60;  1 drivers
v0x55a15da3ca10_0 .net "s", 0 0, L_0x55a15def1aa0;  alias, 1 drivers
S_0x55a15da3bee0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da3bc40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15def1d80 .functor NOR 1, L_0x55a15def1cc0, L_0x55a15def1df0, C4<0>, C4<0>;
L_0x55a15def1df0 .functor NOR 1, L_0x55a15def1bb0, L_0x55a15def1d80, C4<0>, C4<0>;
v0x55a15da3c170_0 .net "q", 0 0, L_0x55a15def1d80;  alias, 1 drivers
v0x55a15da3c250_0 .net "q_bar", 0 0, L_0x55a15def1df0;  alias, 1 drivers
v0x55a15da3c310_0 .net "r", 0 0, L_0x55a15def1cc0;  alias, 1 drivers
v0x55a15da3c3e0_0 .net "s", 0 0, L_0x55a15def1bb0;  alias, 1 drivers
S_0x55a15da3cf00 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da3b720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def2400 .functor NOT 1, L_0x55a15def1d80, C4<0>, C4<0>, C4<0>;
v0x55a15da3dfd0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da3e090_0 .net "d", 0 0, L_0x55a15def1d80;  alias, 1 drivers
v0x55a15da3e1e0_0 .net "q", 0 0, L_0x55a15def2210;  alias, 1 drivers
v0x55a15da3e280_0 .net "q_bar", 0 0, L_0x55a15def2280;  alias, 1 drivers
S_0x55a15da3d160 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da3cf00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def1fd0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15def1d80, C4<1>, C4<1>;
L_0x55a15def2150 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15def2400, C4<1>, C4<1>;
v0x55a15da3da20_0 .net "a", 0 0, L_0x55a15def1fd0;  1 drivers
v0x55a15da3dae0_0 .net "b", 0 0, L_0x55a15def2150;  1 drivers
v0x55a15da3dbb0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da3dc80_0 .net "q", 0 0, L_0x55a15def2210;  alias, 1 drivers
v0x55a15da3dd50_0 .net "q_bar", 0 0, L_0x55a15def2280;  alias, 1 drivers
v0x55a15da3de40_0 .net "r", 0 0, L_0x55a15def2400;  1 drivers
v0x55a15da3dee0_0 .net "s", 0 0, L_0x55a15def1d80;  alias, 1 drivers
S_0x55a15da3d3b0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da3d160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15def2210 .functor NOR 1, L_0x55a15def2150, L_0x55a15def2280, C4<0>, C4<0>;
L_0x55a15def2280 .functor NOR 1, L_0x55a15def1fd0, L_0x55a15def2210, C4<0>, C4<0>;
v0x55a15da3d640_0 .net "q", 0 0, L_0x55a15def2210;  alias, 1 drivers
v0x55a15da3d720_0 .net "q_bar", 0 0, L_0x55a15def2280;  alias, 1 drivers
v0x55a15da3d7e0_0 .net "r", 0 0, L_0x55a15def2150;  alias, 1 drivers
v0x55a15da3d8b0_0 .net "s", 0 0, L_0x55a15def1fd0;  alias, 1 drivers
S_0x55a15da3e7f0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da3b460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15def0190 .functor AND 1, L_0x55a15def19c0, L_0x55a15def2210, C4<1>, C4<1>;
L_0x55a15def19c0 .functor NOT 1, L_0x55a15deeffe0, C4<0>, C4<0>, C4<0>;
L_0x55a15def1a30 .functor AND 1, L_0x55a15deeffe0, L_0x55a15df0ec10, C4<1>, C4<1>;
L_0x55a15def1aa0 .functor OR 1, L_0x55a15def1a30, L_0x55a15def0190, C4<0>, C4<0>;
v0x55a15da3ea50_0 .net *"_s1", 0 0, L_0x55a15def19c0;  1 drivers
v0x55a15da3eb30_0 .net "in0", 0 0, L_0x55a15def2210;  alias, 1 drivers
v0x55a15da3ec80_0 .net "in1", 0 0, L_0x55a15df0ec10;  alias, 1 drivers
v0x55a15da3ed20_0 .net "out", 0 0, L_0x55a15def1aa0;  alias, 1 drivers
v0x55a15da3edc0_0 .net "s0", 0 0, L_0x55a15deeffe0;  alias, 1 drivers
v0x55a15da3ee60_0 .net "w0", 0 0, L_0x55a15def0190;  1 drivers
v0x55a15da3ef20_0 .net "w1", 0 0, L_0x55a15def1a30;  1 drivers
S_0x55a15da3f600 .scope module, "obc[1]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def2470 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15da431b0_0 .net "a", 0 0, L_0x55a15def26d0;  1 drivers
v0x55a15da43300_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da433c0_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15da43460_0 .net "in", 0 0, L_0x55a15df0ecb0;  1 drivers
v0x55a15da43530_0 .net "out", 0 0, L_0x55a15def2ed0;  1 drivers
v0x55a15da435d0_0 .net "rw", 0 0, L_0x55a15def2470;  1 drivers
v0x55a15da43670_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da3f890 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da3f600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def2b90 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da42500_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da425c0_0 .net "d", 0 0, L_0x55a15def26d0;  alias, 1 drivers
v0x55a15da426d0_0 .net "q", 0 0, L_0x55a15def2ed0;  alias, 1 drivers
v0x55a15da42770_0 .net "q0", 0 0, L_0x55a15def29b0;  1 drivers
v0x55a15da42810_0 .net "q_bar", 0 0, L_0x55a15def2f40;  1 drivers
S_0x55a15da3fb00 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da3f890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def2b20 .functor NOT 1, L_0x55a15def26d0, C4<0>, C4<0>, C4<0>;
v0x55a15da40c90_0 .net "clk", 0 0, L_0x55a15def2b90;  1 drivers
v0x55a15da40d50_0 .net "d", 0 0, L_0x55a15def26d0;  alias, 1 drivers
v0x55a15da40e20_0 .net "q", 0 0, L_0x55a15def29b0;  alias, 1 drivers
v0x55a15da40f40_0 .net "q_bar", 0 0, L_0x55a15def2a20;  1 drivers
S_0x55a15da3fd90 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da3fb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def27e0 .functor AND 1, L_0x55a15def2b90, L_0x55a15def26d0, C4<1>, C4<1>;
L_0x55a15def28f0 .functor AND 1, L_0x55a15def2b90, L_0x55a15def2b20, C4<1>, C4<1>;
v0x55a15da406a0_0 .net "a", 0 0, L_0x55a15def27e0;  1 drivers
v0x55a15da40760_0 .net "b", 0 0, L_0x55a15def28f0;  1 drivers
v0x55a15da40830_0 .net "en", 0 0, L_0x55a15def2b90;  alias, 1 drivers
v0x55a15da40900_0 .net "q", 0 0, L_0x55a15def29b0;  alias, 1 drivers
v0x55a15da409d0_0 .net "q_bar", 0 0, L_0x55a15def2a20;  alias, 1 drivers
v0x55a15da40ac0_0 .net "r", 0 0, L_0x55a15def2b20;  1 drivers
v0x55a15da40b60_0 .net "s", 0 0, L_0x55a15def26d0;  alias, 1 drivers
S_0x55a15da40030 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da3fd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15def29b0 .functor NOR 1, L_0x55a15def28f0, L_0x55a15def2a20, C4<0>, C4<0>;
L_0x55a15def2a20 .functor NOR 1, L_0x55a15def27e0, L_0x55a15def29b0, C4<0>, C4<0>;
v0x55a15da402c0_0 .net "q", 0 0, L_0x55a15def29b0;  alias, 1 drivers
v0x55a15da403a0_0 .net "q_bar", 0 0, L_0x55a15def2a20;  alias, 1 drivers
v0x55a15da40460_0 .net "r", 0 0, L_0x55a15def28f0;  alias, 1 drivers
v0x55a15da40530_0 .net "s", 0 0, L_0x55a15def27e0;  alias, 1 drivers
S_0x55a15da41050 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da3f890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def30c0 .functor NOT 1, L_0x55a15def29b0, C4<0>, C4<0>, C4<0>;
v0x55a15da42120_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da421e0_0 .net "d", 0 0, L_0x55a15def29b0;  alias, 1 drivers
v0x55a15da42330_0 .net "q", 0 0, L_0x55a15def2ed0;  alias, 1 drivers
v0x55a15da423d0_0 .net "q_bar", 0 0, L_0x55a15def2f40;  alias, 1 drivers
S_0x55a15da412b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da41050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def2c90 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15def29b0, C4<1>, C4<1>;
L_0x55a15def2e10 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15def30c0, C4<1>, C4<1>;
v0x55a15da41b70_0 .net "a", 0 0, L_0x55a15def2c90;  1 drivers
v0x55a15da41c30_0 .net "b", 0 0, L_0x55a15def2e10;  1 drivers
v0x55a15da41d00_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da41dd0_0 .net "q", 0 0, L_0x55a15def2ed0;  alias, 1 drivers
v0x55a15da41ea0_0 .net "q_bar", 0 0, L_0x55a15def2f40;  alias, 1 drivers
v0x55a15da41f90_0 .net "r", 0 0, L_0x55a15def30c0;  1 drivers
v0x55a15da42030_0 .net "s", 0 0, L_0x55a15def29b0;  alias, 1 drivers
S_0x55a15da41500 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da412b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15def2ed0 .functor NOR 1, L_0x55a15def2e10, L_0x55a15def2f40, C4<0>, C4<0>;
L_0x55a15def2f40 .functor NOR 1, L_0x55a15def2c90, L_0x55a15def2ed0, C4<0>, C4<0>;
v0x55a15da41790_0 .net "q", 0 0, L_0x55a15def2ed0;  alias, 1 drivers
v0x55a15da41870_0 .net "q_bar", 0 0, L_0x55a15def2f40;  alias, 1 drivers
v0x55a15da41930_0 .net "r", 0 0, L_0x55a15def2e10;  alias, 1 drivers
v0x55a15da41a00_0 .net "s", 0 0, L_0x55a15def2c90;  alias, 1 drivers
S_0x55a15da42940 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da3f600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15def2530 .functor AND 1, L_0x55a15def25a0, L_0x55a15def2ed0, C4<1>, C4<1>;
L_0x55a15def25a0 .functor NOT 1, L_0x55a15def2470, C4<0>, C4<0>, C4<0>;
L_0x55a15def2660 .functor AND 1, L_0x55a15def2470, L_0x55a15df0ecb0, C4<1>, C4<1>;
L_0x55a15def26d0 .functor OR 1, L_0x55a15def2660, L_0x55a15def2530, C4<0>, C4<0>;
v0x55a15da42ba0_0 .net *"_s1", 0 0, L_0x55a15def25a0;  1 drivers
v0x55a15da42c80_0 .net "in0", 0 0, L_0x55a15def2ed0;  alias, 1 drivers
v0x55a15da42dd0_0 .net "in1", 0 0, L_0x55a15df0ecb0;  alias, 1 drivers
v0x55a15da42e70_0 .net "out", 0 0, L_0x55a15def26d0;  alias, 1 drivers
v0x55a15da42f10_0 .net "s0", 0 0, L_0x55a15def2470;  alias, 1 drivers
v0x55a15da42fb0_0 .net "w0", 0 0, L_0x55a15def2530;  1 drivers
v0x55a15da43070_0 .net "w1", 0 0, L_0x55a15def2660;  1 drivers
S_0x55a15da43740 .scope module, "obc[2]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def3130 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15da47300_0 .net "a", 0 0, L_0x55a15def3390;  1 drivers
v0x55a15da47450_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da47510_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15da475b0_0 .net "in", 0 0, L_0x55a15df0ed50;  1 drivers
v0x55a15da47650_0 .net "out", 0 0, L_0x55a15def3b90;  1 drivers
v0x55a15da47740_0 .net "rw", 0 0, L_0x55a15def3130;  1 drivers
v0x55a15da477e0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da439e0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da43740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def3850 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da46650_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da46710_0 .net "d", 0 0, L_0x55a15def3390;  alias, 1 drivers
v0x55a15da46820_0 .net "q", 0 0, L_0x55a15def3b90;  alias, 1 drivers
v0x55a15da468c0_0 .net "q0", 0 0, L_0x55a15def3670;  1 drivers
v0x55a15da46960_0 .net "q_bar", 0 0, L_0x55a15def3c00;  1 drivers
S_0x55a15da43c50 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da439e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def37e0 .functor NOT 1, L_0x55a15def3390, C4<0>, C4<0>, C4<0>;
v0x55a15da44de0_0 .net "clk", 0 0, L_0x55a15def3850;  1 drivers
v0x55a15da44ea0_0 .net "d", 0 0, L_0x55a15def3390;  alias, 1 drivers
v0x55a15da44f70_0 .net "q", 0 0, L_0x55a15def3670;  alias, 1 drivers
v0x55a15da45090_0 .net "q_bar", 0 0, L_0x55a15def36e0;  1 drivers
S_0x55a15da43ee0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da43c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def34a0 .functor AND 1, L_0x55a15def3850, L_0x55a15def3390, C4<1>, C4<1>;
L_0x55a15def35b0 .functor AND 1, L_0x55a15def3850, L_0x55a15def37e0, C4<1>, C4<1>;
v0x55a15da447f0_0 .net "a", 0 0, L_0x55a15def34a0;  1 drivers
v0x55a15da448b0_0 .net "b", 0 0, L_0x55a15def35b0;  1 drivers
v0x55a15da44980_0 .net "en", 0 0, L_0x55a15def3850;  alias, 1 drivers
v0x55a15da44a50_0 .net "q", 0 0, L_0x55a15def3670;  alias, 1 drivers
v0x55a15da44b20_0 .net "q_bar", 0 0, L_0x55a15def36e0;  alias, 1 drivers
v0x55a15da44c10_0 .net "r", 0 0, L_0x55a15def37e0;  1 drivers
v0x55a15da44cb0_0 .net "s", 0 0, L_0x55a15def3390;  alias, 1 drivers
S_0x55a15da44180 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da43ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15def3670 .functor NOR 1, L_0x55a15def35b0, L_0x55a15def36e0, C4<0>, C4<0>;
L_0x55a15def36e0 .functor NOR 1, L_0x55a15def34a0, L_0x55a15def3670, C4<0>, C4<0>;
v0x55a15da44410_0 .net "q", 0 0, L_0x55a15def3670;  alias, 1 drivers
v0x55a15da444f0_0 .net "q_bar", 0 0, L_0x55a15def36e0;  alias, 1 drivers
v0x55a15da445b0_0 .net "r", 0 0, L_0x55a15def35b0;  alias, 1 drivers
v0x55a15da44680_0 .net "s", 0 0, L_0x55a15def34a0;  alias, 1 drivers
S_0x55a15da451a0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da439e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def3d80 .functor NOT 1, L_0x55a15def3670, C4<0>, C4<0>, C4<0>;
v0x55a15da46270_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da46330_0 .net "d", 0 0, L_0x55a15def3670;  alias, 1 drivers
v0x55a15da46480_0 .net "q", 0 0, L_0x55a15def3b90;  alias, 1 drivers
v0x55a15da46520_0 .net "q_bar", 0 0, L_0x55a15def3c00;  alias, 1 drivers
S_0x55a15da45400 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da451a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def3950 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15def3670, C4<1>, C4<1>;
L_0x55a15def3ad0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15def3d80, C4<1>, C4<1>;
v0x55a15da45cc0_0 .net "a", 0 0, L_0x55a15def3950;  1 drivers
v0x55a15da45d80_0 .net "b", 0 0, L_0x55a15def3ad0;  1 drivers
v0x55a15da45e50_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da45f20_0 .net "q", 0 0, L_0x55a15def3b90;  alias, 1 drivers
v0x55a15da45ff0_0 .net "q_bar", 0 0, L_0x55a15def3c00;  alias, 1 drivers
v0x55a15da460e0_0 .net "r", 0 0, L_0x55a15def3d80;  1 drivers
v0x55a15da46180_0 .net "s", 0 0, L_0x55a15def3670;  alias, 1 drivers
S_0x55a15da45650 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da45400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15def3b90 .functor NOR 1, L_0x55a15def3ad0, L_0x55a15def3c00, C4<0>, C4<0>;
L_0x55a15def3c00 .functor NOR 1, L_0x55a15def3950, L_0x55a15def3b90, C4<0>, C4<0>;
v0x55a15da458e0_0 .net "q", 0 0, L_0x55a15def3b90;  alias, 1 drivers
v0x55a15da459c0_0 .net "q_bar", 0 0, L_0x55a15def3c00;  alias, 1 drivers
v0x55a15da45a80_0 .net "r", 0 0, L_0x55a15def3ad0;  alias, 1 drivers
v0x55a15da45b50_0 .net "s", 0 0, L_0x55a15def3950;  alias, 1 drivers
S_0x55a15da46a90 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da43740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15def31f0 .functor AND 1, L_0x55a15def3260, L_0x55a15def3b90, C4<1>, C4<1>;
L_0x55a15def3260 .functor NOT 1, L_0x55a15def3130, C4<0>, C4<0>, C4<0>;
L_0x55a15def3320 .functor AND 1, L_0x55a15def3130, L_0x55a15df0ed50, C4<1>, C4<1>;
L_0x55a15def3390 .functor OR 1, L_0x55a15def3320, L_0x55a15def31f0, C4<0>, C4<0>;
v0x55a15da46cf0_0 .net *"_s1", 0 0, L_0x55a15def3260;  1 drivers
v0x55a15da46dd0_0 .net "in0", 0 0, L_0x55a15def3b90;  alias, 1 drivers
v0x55a15da46f20_0 .net "in1", 0 0, L_0x55a15df0ed50;  alias, 1 drivers
v0x55a15da46fc0_0 .net "out", 0 0, L_0x55a15def3390;  alias, 1 drivers
v0x55a15da47060_0 .net "s0", 0 0, L_0x55a15def3130;  alias, 1 drivers
v0x55a15da47100_0 .net "w0", 0 0, L_0x55a15def31f0;  1 drivers
v0x55a15da471c0_0 .net "w1", 0 0, L_0x55a15def3320;  1 drivers
S_0x55a15da678a0 .scope module, "obc[3]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def3df0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15da6b450_0 .net "a", 0 0, L_0x55a15def4050;  1 drivers
v0x55a15da6b5a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da6b660_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15da6b700_0 .net "in", 0 0, L_0x55a15df0edf0;  1 drivers
v0x55a15da6b7a0_0 .net "out", 0 0, L_0x55a15def4850;  1 drivers
v0x55a15da6b840_0 .net "rw", 0 0, L_0x55a15def3df0;  1 drivers
v0x55a15da6b8e0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da67b10 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da678a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def4510 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da6a7a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da6a860_0 .net "d", 0 0, L_0x55a15def4050;  alias, 1 drivers
v0x55a15da6a970_0 .net "q", 0 0, L_0x55a15def4850;  alias, 1 drivers
v0x55a15da6aa10_0 .net "q0", 0 0, L_0x55a15def4330;  1 drivers
v0x55a15da6aab0_0 .net "q_bar", 0 0, L_0x55a15def48c0;  1 drivers
S_0x55a15da67da0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da67b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def44a0 .functor NOT 1, L_0x55a15def4050, C4<0>, C4<0>, C4<0>;
v0x55a15da68f30_0 .net "clk", 0 0, L_0x55a15def4510;  1 drivers
v0x55a15da68ff0_0 .net "d", 0 0, L_0x55a15def4050;  alias, 1 drivers
v0x55a15da690c0_0 .net "q", 0 0, L_0x55a15def4330;  alias, 1 drivers
v0x55a15da691e0_0 .net "q_bar", 0 0, L_0x55a15def43a0;  1 drivers
S_0x55a15da68030 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da67da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def4160 .functor AND 1, L_0x55a15def4510, L_0x55a15def4050, C4<1>, C4<1>;
L_0x55a15def4270 .functor AND 1, L_0x55a15def4510, L_0x55a15def44a0, C4<1>, C4<1>;
v0x55a15da68940_0 .net "a", 0 0, L_0x55a15def4160;  1 drivers
v0x55a15da68a00_0 .net "b", 0 0, L_0x55a15def4270;  1 drivers
v0x55a15da68ad0_0 .net "en", 0 0, L_0x55a15def4510;  alias, 1 drivers
v0x55a15da68ba0_0 .net "q", 0 0, L_0x55a15def4330;  alias, 1 drivers
v0x55a15da68c70_0 .net "q_bar", 0 0, L_0x55a15def43a0;  alias, 1 drivers
v0x55a15da68d60_0 .net "r", 0 0, L_0x55a15def44a0;  1 drivers
v0x55a15da68e00_0 .net "s", 0 0, L_0x55a15def4050;  alias, 1 drivers
S_0x55a15da682d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da68030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15def4330 .functor NOR 1, L_0x55a15def4270, L_0x55a15def43a0, C4<0>, C4<0>;
L_0x55a15def43a0 .functor NOR 1, L_0x55a15def4160, L_0x55a15def4330, C4<0>, C4<0>;
v0x55a15da68560_0 .net "q", 0 0, L_0x55a15def4330;  alias, 1 drivers
v0x55a15da68640_0 .net "q_bar", 0 0, L_0x55a15def43a0;  alias, 1 drivers
v0x55a15da68700_0 .net "r", 0 0, L_0x55a15def4270;  alias, 1 drivers
v0x55a15da687d0_0 .net "s", 0 0, L_0x55a15def4160;  alias, 1 drivers
S_0x55a15da692f0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da67b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def4a40 .functor NOT 1, L_0x55a15def4330, C4<0>, C4<0>, C4<0>;
v0x55a15da6a3c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da6a480_0 .net "d", 0 0, L_0x55a15def4330;  alias, 1 drivers
v0x55a15da6a5d0_0 .net "q", 0 0, L_0x55a15def4850;  alias, 1 drivers
v0x55a15da6a670_0 .net "q_bar", 0 0, L_0x55a15def48c0;  alias, 1 drivers
S_0x55a15da69550 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da692f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def4610 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15def4330, C4<1>, C4<1>;
L_0x55a15def4790 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15def4a40, C4<1>, C4<1>;
v0x55a15da69e10_0 .net "a", 0 0, L_0x55a15def4610;  1 drivers
v0x55a15da69ed0_0 .net "b", 0 0, L_0x55a15def4790;  1 drivers
v0x55a15da69fa0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da6a070_0 .net "q", 0 0, L_0x55a15def4850;  alias, 1 drivers
v0x55a15da6a140_0 .net "q_bar", 0 0, L_0x55a15def48c0;  alias, 1 drivers
v0x55a15da6a230_0 .net "r", 0 0, L_0x55a15def4a40;  1 drivers
v0x55a15da6a2d0_0 .net "s", 0 0, L_0x55a15def4330;  alias, 1 drivers
S_0x55a15da697a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da69550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15def4850 .functor NOR 1, L_0x55a15def4790, L_0x55a15def48c0, C4<0>, C4<0>;
L_0x55a15def48c0 .functor NOR 1, L_0x55a15def4610, L_0x55a15def4850, C4<0>, C4<0>;
v0x55a15da69a30_0 .net "q", 0 0, L_0x55a15def4850;  alias, 1 drivers
v0x55a15da69b10_0 .net "q_bar", 0 0, L_0x55a15def48c0;  alias, 1 drivers
v0x55a15da69bd0_0 .net "r", 0 0, L_0x55a15def4790;  alias, 1 drivers
v0x55a15da69ca0_0 .net "s", 0 0, L_0x55a15def4610;  alias, 1 drivers
S_0x55a15da6abe0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da678a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15def3eb0 .functor AND 1, L_0x55a15def3f20, L_0x55a15def4850, C4<1>, C4<1>;
L_0x55a15def3f20 .functor NOT 1, L_0x55a15def3df0, C4<0>, C4<0>, C4<0>;
L_0x55a15def3fe0 .functor AND 1, L_0x55a15def3df0, L_0x55a15df0edf0, C4<1>, C4<1>;
L_0x55a15def4050 .functor OR 1, L_0x55a15def3fe0, L_0x55a15def3eb0, C4<0>, C4<0>;
v0x55a15da6ae40_0 .net *"_s1", 0 0, L_0x55a15def3f20;  1 drivers
v0x55a15da6af20_0 .net "in0", 0 0, L_0x55a15def4850;  alias, 1 drivers
v0x55a15da6b070_0 .net "in1", 0 0, L_0x55a15df0edf0;  alias, 1 drivers
v0x55a15da6b110_0 .net "out", 0 0, L_0x55a15def4050;  alias, 1 drivers
v0x55a15da6b1b0_0 .net "s0", 0 0, L_0x55a15def3df0;  alias, 1 drivers
v0x55a15da6b250_0 .net "w0", 0 0, L_0x55a15def3eb0;  1 drivers
v0x55a15da6b310_0 .net "w1", 0 0, L_0x55a15def3fe0;  1 drivers
S_0x55a15da6b9d0 .scope module, "obc[4]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def4ab0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15da6f5a0_0 .net "a", 0 0, L_0x55a15def4d10;  1 drivers
v0x55a15da6f6f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da6f7b0_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15da6f8e0_0 .net "in", 0 0, L_0x55a15df0ee90;  1 drivers
v0x55a15da6f980_0 .net "out", 0 0, L_0x55a15def5510;  1 drivers
v0x55a15da6fa20_0 .net "rw", 0 0, L_0x55a15def4ab0;  1 drivers
v0x55a15da6fac0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da6bc90 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da6b9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def51d0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da6e8f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da6e9b0_0 .net "d", 0 0, L_0x55a15def4d10;  alias, 1 drivers
v0x55a15da6eac0_0 .net "q", 0 0, L_0x55a15def5510;  alias, 1 drivers
v0x55a15da6eb60_0 .net "q0", 0 0, L_0x55a15def4ff0;  1 drivers
v0x55a15da6ec00_0 .net "q_bar", 0 0, L_0x55a15def5580;  1 drivers
S_0x55a15da6bef0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da6bc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def5160 .functor NOT 1, L_0x55a15def4d10, C4<0>, C4<0>, C4<0>;
v0x55a15da6d080_0 .net "clk", 0 0, L_0x55a15def51d0;  1 drivers
v0x55a15da6d140_0 .net "d", 0 0, L_0x55a15def4d10;  alias, 1 drivers
v0x55a15da6d210_0 .net "q", 0 0, L_0x55a15def4ff0;  alias, 1 drivers
v0x55a15da6d330_0 .net "q_bar", 0 0, L_0x55a15def5060;  1 drivers
S_0x55a15da6c180 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da6bef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def4e20 .functor AND 1, L_0x55a15def51d0, L_0x55a15def4d10, C4<1>, C4<1>;
L_0x55a15def4f30 .functor AND 1, L_0x55a15def51d0, L_0x55a15def5160, C4<1>, C4<1>;
v0x55a15da6ca90_0 .net "a", 0 0, L_0x55a15def4e20;  1 drivers
v0x55a15da6cb50_0 .net "b", 0 0, L_0x55a15def4f30;  1 drivers
v0x55a15da6cc20_0 .net "en", 0 0, L_0x55a15def51d0;  alias, 1 drivers
v0x55a15da6ccf0_0 .net "q", 0 0, L_0x55a15def4ff0;  alias, 1 drivers
v0x55a15da6cdc0_0 .net "q_bar", 0 0, L_0x55a15def5060;  alias, 1 drivers
v0x55a15da6ceb0_0 .net "r", 0 0, L_0x55a15def5160;  1 drivers
v0x55a15da6cf50_0 .net "s", 0 0, L_0x55a15def4d10;  alias, 1 drivers
S_0x55a15da6c420 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da6c180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15def4ff0 .functor NOR 1, L_0x55a15def4f30, L_0x55a15def5060, C4<0>, C4<0>;
L_0x55a15def5060 .functor NOR 1, L_0x55a15def4e20, L_0x55a15def4ff0, C4<0>, C4<0>;
v0x55a15da6c6b0_0 .net "q", 0 0, L_0x55a15def4ff0;  alias, 1 drivers
v0x55a15da6c790_0 .net "q_bar", 0 0, L_0x55a15def5060;  alias, 1 drivers
v0x55a15da6c850_0 .net "r", 0 0, L_0x55a15def4f30;  alias, 1 drivers
v0x55a15da6c920_0 .net "s", 0 0, L_0x55a15def4e20;  alias, 1 drivers
S_0x55a15da6d440 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da6bc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def5700 .functor NOT 1, L_0x55a15def4ff0, C4<0>, C4<0>, C4<0>;
v0x55a15da6e510_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da6e5d0_0 .net "d", 0 0, L_0x55a15def4ff0;  alias, 1 drivers
v0x55a15da6e720_0 .net "q", 0 0, L_0x55a15def5510;  alias, 1 drivers
v0x55a15da6e7c0_0 .net "q_bar", 0 0, L_0x55a15def5580;  alias, 1 drivers
S_0x55a15da6d6a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da6d440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def52d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15def4ff0, C4<1>, C4<1>;
L_0x55a15def5450 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15def5700, C4<1>, C4<1>;
v0x55a15da6df60_0 .net "a", 0 0, L_0x55a15def52d0;  1 drivers
v0x55a15da6e020_0 .net "b", 0 0, L_0x55a15def5450;  1 drivers
v0x55a15da6e0f0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da6e1c0_0 .net "q", 0 0, L_0x55a15def5510;  alias, 1 drivers
v0x55a15da6e290_0 .net "q_bar", 0 0, L_0x55a15def5580;  alias, 1 drivers
v0x55a15da6e380_0 .net "r", 0 0, L_0x55a15def5700;  1 drivers
v0x55a15da6e420_0 .net "s", 0 0, L_0x55a15def4ff0;  alias, 1 drivers
S_0x55a15da6d8f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da6d6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15def5510 .functor NOR 1, L_0x55a15def5450, L_0x55a15def5580, C4<0>, C4<0>;
L_0x55a15def5580 .functor NOR 1, L_0x55a15def52d0, L_0x55a15def5510, C4<0>, C4<0>;
v0x55a15da6db80_0 .net "q", 0 0, L_0x55a15def5510;  alias, 1 drivers
v0x55a15da6dc60_0 .net "q_bar", 0 0, L_0x55a15def5580;  alias, 1 drivers
v0x55a15da6dd20_0 .net "r", 0 0, L_0x55a15def5450;  alias, 1 drivers
v0x55a15da6ddf0_0 .net "s", 0 0, L_0x55a15def52d0;  alias, 1 drivers
S_0x55a15da6ed30 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da6b9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15def4b70 .functor AND 1, L_0x55a15def4be0, L_0x55a15def5510, C4<1>, C4<1>;
L_0x55a15def4be0 .functor NOT 1, L_0x55a15def4ab0, C4<0>, C4<0>, C4<0>;
L_0x55a15def4ca0 .functor AND 1, L_0x55a15def4ab0, L_0x55a15df0ee90, C4<1>, C4<1>;
L_0x55a15def4d10 .functor OR 1, L_0x55a15def4ca0, L_0x55a15def4b70, C4<0>, C4<0>;
v0x55a15da6ef90_0 .net *"_s1", 0 0, L_0x55a15def4be0;  1 drivers
v0x55a15da6f070_0 .net "in0", 0 0, L_0x55a15def5510;  alias, 1 drivers
v0x55a15da6f1c0_0 .net "in1", 0 0, L_0x55a15df0ee90;  alias, 1 drivers
v0x55a15da6f260_0 .net "out", 0 0, L_0x55a15def4d10;  alias, 1 drivers
v0x55a15da6f300_0 .net "s0", 0 0, L_0x55a15def4ab0;  alias, 1 drivers
v0x55a15da6f3a0_0 .net "w0", 0 0, L_0x55a15def4b70;  1 drivers
v0x55a15da6f460_0 .net "w1", 0 0, L_0x55a15def4ca0;  1 drivers
S_0x55a15da6fbb0 .scope module, "obc[5]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def5770 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15da73710_0 .net "a", 0 0, L_0x55a15def59d0;  1 drivers
v0x55a15da73860_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da73920_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15da739c0_0 .net "in", 0 0, L_0x55a15df0ef30;  1 drivers
v0x55a15da73a60_0 .net "out", 0 0, L_0x55a15def61d0;  1 drivers
v0x55a15da73b00_0 .net "rw", 0 0, L_0x55a15def5770;  1 drivers
v0x55a15da73ba0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da6fdd0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da6fbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def5e90 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da72a60_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da72b20_0 .net "d", 0 0, L_0x55a15def59d0;  alias, 1 drivers
v0x55a15da72c30_0 .net "q", 0 0, L_0x55a15def61d0;  alias, 1 drivers
v0x55a15da72cd0_0 .net "q0", 0 0, L_0x55a15def5cb0;  1 drivers
v0x55a15da72d70_0 .net "q_bar", 0 0, L_0x55a15def6240;  1 drivers
S_0x55a15da70060 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da6fdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def5e20 .functor NOT 1, L_0x55a15def59d0, C4<0>, C4<0>, C4<0>;
v0x55a15da711f0_0 .net "clk", 0 0, L_0x55a15def5e90;  1 drivers
v0x55a15da712b0_0 .net "d", 0 0, L_0x55a15def59d0;  alias, 1 drivers
v0x55a15da71380_0 .net "q", 0 0, L_0x55a15def5cb0;  alias, 1 drivers
v0x55a15da714a0_0 .net "q_bar", 0 0, L_0x55a15def5d20;  1 drivers
S_0x55a15da702f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da70060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def5ae0 .functor AND 1, L_0x55a15def5e90, L_0x55a15def59d0, C4<1>, C4<1>;
L_0x55a15def5bf0 .functor AND 1, L_0x55a15def5e90, L_0x55a15def5e20, C4<1>, C4<1>;
v0x55a15da70c00_0 .net "a", 0 0, L_0x55a15def5ae0;  1 drivers
v0x55a15da70cc0_0 .net "b", 0 0, L_0x55a15def5bf0;  1 drivers
v0x55a15da70d90_0 .net "en", 0 0, L_0x55a15def5e90;  alias, 1 drivers
v0x55a15da70e60_0 .net "q", 0 0, L_0x55a15def5cb0;  alias, 1 drivers
v0x55a15da70f30_0 .net "q_bar", 0 0, L_0x55a15def5d20;  alias, 1 drivers
v0x55a15da71020_0 .net "r", 0 0, L_0x55a15def5e20;  1 drivers
v0x55a15da710c0_0 .net "s", 0 0, L_0x55a15def59d0;  alias, 1 drivers
S_0x55a15da70590 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da702f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15def5cb0 .functor NOR 1, L_0x55a15def5bf0, L_0x55a15def5d20, C4<0>, C4<0>;
L_0x55a15def5d20 .functor NOR 1, L_0x55a15def5ae0, L_0x55a15def5cb0, C4<0>, C4<0>;
v0x55a15da70820_0 .net "q", 0 0, L_0x55a15def5cb0;  alias, 1 drivers
v0x55a15da70900_0 .net "q_bar", 0 0, L_0x55a15def5d20;  alias, 1 drivers
v0x55a15da709c0_0 .net "r", 0 0, L_0x55a15def5bf0;  alias, 1 drivers
v0x55a15da70a90_0 .net "s", 0 0, L_0x55a15def5ae0;  alias, 1 drivers
S_0x55a15da715b0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da6fdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def63c0 .functor NOT 1, L_0x55a15def5cb0, C4<0>, C4<0>, C4<0>;
v0x55a15da72680_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da72740_0 .net "d", 0 0, L_0x55a15def5cb0;  alias, 1 drivers
v0x55a15da72890_0 .net "q", 0 0, L_0x55a15def61d0;  alias, 1 drivers
v0x55a15da72930_0 .net "q_bar", 0 0, L_0x55a15def6240;  alias, 1 drivers
S_0x55a15da71810 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da715b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def5f90 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15def5cb0, C4<1>, C4<1>;
L_0x55a15def6110 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15def63c0, C4<1>, C4<1>;
v0x55a15da720d0_0 .net "a", 0 0, L_0x55a15def5f90;  1 drivers
v0x55a15da72190_0 .net "b", 0 0, L_0x55a15def6110;  1 drivers
v0x55a15da72260_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da72330_0 .net "q", 0 0, L_0x55a15def61d0;  alias, 1 drivers
v0x55a15da72400_0 .net "q_bar", 0 0, L_0x55a15def6240;  alias, 1 drivers
v0x55a15da724f0_0 .net "r", 0 0, L_0x55a15def63c0;  1 drivers
v0x55a15da72590_0 .net "s", 0 0, L_0x55a15def5cb0;  alias, 1 drivers
S_0x55a15da71a60 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da71810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15def61d0 .functor NOR 1, L_0x55a15def6110, L_0x55a15def6240, C4<0>, C4<0>;
L_0x55a15def6240 .functor NOR 1, L_0x55a15def5f90, L_0x55a15def61d0, C4<0>, C4<0>;
v0x55a15da71cf0_0 .net "q", 0 0, L_0x55a15def61d0;  alias, 1 drivers
v0x55a15da71dd0_0 .net "q_bar", 0 0, L_0x55a15def6240;  alias, 1 drivers
v0x55a15da71e90_0 .net "r", 0 0, L_0x55a15def6110;  alias, 1 drivers
v0x55a15da71f60_0 .net "s", 0 0, L_0x55a15def5f90;  alias, 1 drivers
S_0x55a15da72ea0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da6fbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15def5830 .functor AND 1, L_0x55a15def58a0, L_0x55a15def61d0, C4<1>, C4<1>;
L_0x55a15def58a0 .functor NOT 1, L_0x55a15def5770, C4<0>, C4<0>, C4<0>;
L_0x55a15def5960 .functor AND 1, L_0x55a15def5770, L_0x55a15df0ef30, C4<1>, C4<1>;
L_0x55a15def59d0 .functor OR 1, L_0x55a15def5960, L_0x55a15def5830, C4<0>, C4<0>;
v0x55a15da73100_0 .net *"_s1", 0 0, L_0x55a15def58a0;  1 drivers
v0x55a15da731e0_0 .net "in0", 0 0, L_0x55a15def61d0;  alias, 1 drivers
v0x55a15da73330_0 .net "in1", 0 0, L_0x55a15df0ef30;  alias, 1 drivers
v0x55a15da733d0_0 .net "out", 0 0, L_0x55a15def59d0;  alias, 1 drivers
v0x55a15da73470_0 .net "s0", 0 0, L_0x55a15def5770;  alias, 1 drivers
v0x55a15da73510_0 .net "w0", 0 0, L_0x55a15def5830;  1 drivers
v0x55a15da735d0_0 .net "w1", 0 0, L_0x55a15def5960;  1 drivers
S_0x55a15da73c90 .scope module, "obc[6]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def6430 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15da77840_0 .net "a", 0 0, L_0x55a15def6690;  1 drivers
v0x55a15da77990_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da77a50_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15da77af0_0 .net "in", 0 0, L_0x55a15df0efd0;  1 drivers
v0x55a15da77b90_0 .net "out", 0 0, L_0x55a15def6e90;  1 drivers
v0x55a15da77c30_0 .net "rw", 0 0, L_0x55a15def6430;  1 drivers
v0x55a15da77cd0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da73f00 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da73c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def6b50 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da76b90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da76c50_0 .net "d", 0 0, L_0x55a15def6690;  alias, 1 drivers
v0x55a15da76d60_0 .net "q", 0 0, L_0x55a15def6e90;  alias, 1 drivers
v0x55a15da76e00_0 .net "q0", 0 0, L_0x55a15def6970;  1 drivers
v0x55a15da76ea0_0 .net "q_bar", 0 0, L_0x55a15def6f00;  1 drivers
S_0x55a15da74190 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da73f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def6ae0 .functor NOT 1, L_0x55a15def6690, C4<0>, C4<0>, C4<0>;
v0x55a15da75320_0 .net "clk", 0 0, L_0x55a15def6b50;  1 drivers
v0x55a15da753e0_0 .net "d", 0 0, L_0x55a15def6690;  alias, 1 drivers
v0x55a15da754b0_0 .net "q", 0 0, L_0x55a15def6970;  alias, 1 drivers
v0x55a15da755d0_0 .net "q_bar", 0 0, L_0x55a15def69e0;  1 drivers
S_0x55a15da74420 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da74190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def67a0 .functor AND 1, L_0x55a15def6b50, L_0x55a15def6690, C4<1>, C4<1>;
L_0x55a15def68b0 .functor AND 1, L_0x55a15def6b50, L_0x55a15def6ae0, C4<1>, C4<1>;
v0x55a15da74d30_0 .net "a", 0 0, L_0x55a15def67a0;  1 drivers
v0x55a15da74df0_0 .net "b", 0 0, L_0x55a15def68b0;  1 drivers
v0x55a15da74ec0_0 .net "en", 0 0, L_0x55a15def6b50;  alias, 1 drivers
v0x55a15da74f90_0 .net "q", 0 0, L_0x55a15def6970;  alias, 1 drivers
v0x55a15da75060_0 .net "q_bar", 0 0, L_0x55a15def69e0;  alias, 1 drivers
v0x55a15da75150_0 .net "r", 0 0, L_0x55a15def6ae0;  1 drivers
v0x55a15da751f0_0 .net "s", 0 0, L_0x55a15def6690;  alias, 1 drivers
S_0x55a15da746c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da74420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15def6970 .functor NOR 1, L_0x55a15def68b0, L_0x55a15def69e0, C4<0>, C4<0>;
L_0x55a15def69e0 .functor NOR 1, L_0x55a15def67a0, L_0x55a15def6970, C4<0>, C4<0>;
v0x55a15da74950_0 .net "q", 0 0, L_0x55a15def6970;  alias, 1 drivers
v0x55a15da74a30_0 .net "q_bar", 0 0, L_0x55a15def69e0;  alias, 1 drivers
v0x55a15da74af0_0 .net "r", 0 0, L_0x55a15def68b0;  alias, 1 drivers
v0x55a15da74bc0_0 .net "s", 0 0, L_0x55a15def67a0;  alias, 1 drivers
S_0x55a15da756e0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da73f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def7080 .functor NOT 1, L_0x55a15def6970, C4<0>, C4<0>, C4<0>;
v0x55a15da767b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da76870_0 .net "d", 0 0, L_0x55a15def6970;  alias, 1 drivers
v0x55a15da769c0_0 .net "q", 0 0, L_0x55a15def6e90;  alias, 1 drivers
v0x55a15da76a60_0 .net "q_bar", 0 0, L_0x55a15def6f00;  alias, 1 drivers
S_0x55a15da75940 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da756e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def6c50 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15def6970, C4<1>, C4<1>;
L_0x55a15def6dd0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15def7080, C4<1>, C4<1>;
v0x55a15da76200_0 .net "a", 0 0, L_0x55a15def6c50;  1 drivers
v0x55a15da762c0_0 .net "b", 0 0, L_0x55a15def6dd0;  1 drivers
v0x55a15da76390_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da76460_0 .net "q", 0 0, L_0x55a15def6e90;  alias, 1 drivers
v0x55a15da76530_0 .net "q_bar", 0 0, L_0x55a15def6f00;  alias, 1 drivers
v0x55a15da76620_0 .net "r", 0 0, L_0x55a15def7080;  1 drivers
v0x55a15da766c0_0 .net "s", 0 0, L_0x55a15def6970;  alias, 1 drivers
S_0x55a15da75b90 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da75940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15def6e90 .functor NOR 1, L_0x55a15def6dd0, L_0x55a15def6f00, C4<0>, C4<0>;
L_0x55a15def6f00 .functor NOR 1, L_0x55a15def6c50, L_0x55a15def6e90, C4<0>, C4<0>;
v0x55a15da75e20_0 .net "q", 0 0, L_0x55a15def6e90;  alias, 1 drivers
v0x55a15da75f00_0 .net "q_bar", 0 0, L_0x55a15def6f00;  alias, 1 drivers
v0x55a15da75fc0_0 .net "r", 0 0, L_0x55a15def6dd0;  alias, 1 drivers
v0x55a15da76090_0 .net "s", 0 0, L_0x55a15def6c50;  alias, 1 drivers
S_0x55a15da76fd0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da73c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15def64f0 .functor AND 1, L_0x55a15def6560, L_0x55a15def6e90, C4<1>, C4<1>;
L_0x55a15def6560 .functor NOT 1, L_0x55a15def6430, C4<0>, C4<0>, C4<0>;
L_0x55a15def6620 .functor AND 1, L_0x55a15def6430, L_0x55a15df0efd0, C4<1>, C4<1>;
L_0x55a15def6690 .functor OR 1, L_0x55a15def6620, L_0x55a15def64f0, C4<0>, C4<0>;
v0x55a15da77230_0 .net *"_s1", 0 0, L_0x55a15def6560;  1 drivers
v0x55a15da77310_0 .net "in0", 0 0, L_0x55a15def6e90;  alias, 1 drivers
v0x55a15da77460_0 .net "in1", 0 0, L_0x55a15df0efd0;  alias, 1 drivers
v0x55a15da77500_0 .net "out", 0 0, L_0x55a15def6690;  alias, 1 drivers
v0x55a15da775a0_0 .net "s0", 0 0, L_0x55a15def6430;  alias, 1 drivers
v0x55a15da77640_0 .net "w0", 0 0, L_0x55a15def64f0;  1 drivers
v0x55a15da77700_0 .net "w1", 0 0, L_0x55a15def6620;  1 drivers
S_0x55a15da77dc0 .scope module, "obc[7]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def70f0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15da7b970_0 .net "a", 0 0, L_0x55a15def7350;  1 drivers
v0x55a15da7bac0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da7bb80_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15da7bc20_0 .net "in", 0 0, L_0x55a15df0f0c0;  1 drivers
v0x55a15da7bcc0_0 .net "out", 0 0, L_0x55a15def7b50;  1 drivers
v0x55a15da7bd60_0 .net "rw", 0 0, L_0x55a15def70f0;  1 drivers
v0x55a15da7be00_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da78030 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da77dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def7810 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da7acc0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da7ad80_0 .net "d", 0 0, L_0x55a15def7350;  alias, 1 drivers
v0x55a15da7ae90_0 .net "q", 0 0, L_0x55a15def7b50;  alias, 1 drivers
v0x55a15da7af30_0 .net "q0", 0 0, L_0x55a15def7630;  1 drivers
v0x55a15da7afd0_0 .net "q_bar", 0 0, L_0x55a15def7bc0;  1 drivers
S_0x55a15da782c0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da78030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def77a0 .functor NOT 1, L_0x55a15def7350, C4<0>, C4<0>, C4<0>;
v0x55a15da79450_0 .net "clk", 0 0, L_0x55a15def7810;  1 drivers
v0x55a15da79510_0 .net "d", 0 0, L_0x55a15def7350;  alias, 1 drivers
v0x55a15da795e0_0 .net "q", 0 0, L_0x55a15def7630;  alias, 1 drivers
v0x55a15da79700_0 .net "q_bar", 0 0, L_0x55a15def76a0;  1 drivers
S_0x55a15da78550 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da782c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def7460 .functor AND 1, L_0x55a15def7810, L_0x55a15def7350, C4<1>, C4<1>;
L_0x55a15def7570 .functor AND 1, L_0x55a15def7810, L_0x55a15def77a0, C4<1>, C4<1>;
v0x55a15da78e60_0 .net "a", 0 0, L_0x55a15def7460;  1 drivers
v0x55a15da78f20_0 .net "b", 0 0, L_0x55a15def7570;  1 drivers
v0x55a15da78ff0_0 .net "en", 0 0, L_0x55a15def7810;  alias, 1 drivers
v0x55a15da790c0_0 .net "q", 0 0, L_0x55a15def7630;  alias, 1 drivers
v0x55a15da79190_0 .net "q_bar", 0 0, L_0x55a15def76a0;  alias, 1 drivers
v0x55a15da79280_0 .net "r", 0 0, L_0x55a15def77a0;  1 drivers
v0x55a15da79320_0 .net "s", 0 0, L_0x55a15def7350;  alias, 1 drivers
S_0x55a15da787f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da78550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15def7630 .functor NOR 1, L_0x55a15def7570, L_0x55a15def76a0, C4<0>, C4<0>;
L_0x55a15def76a0 .functor NOR 1, L_0x55a15def7460, L_0x55a15def7630, C4<0>, C4<0>;
v0x55a15da78a80_0 .net "q", 0 0, L_0x55a15def7630;  alias, 1 drivers
v0x55a15da78b60_0 .net "q_bar", 0 0, L_0x55a15def76a0;  alias, 1 drivers
v0x55a15da78c20_0 .net "r", 0 0, L_0x55a15def7570;  alias, 1 drivers
v0x55a15da78cf0_0 .net "s", 0 0, L_0x55a15def7460;  alias, 1 drivers
S_0x55a15da79810 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da78030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def7d40 .functor NOT 1, L_0x55a15def7630, C4<0>, C4<0>, C4<0>;
v0x55a15da7a8e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da7a9a0_0 .net "d", 0 0, L_0x55a15def7630;  alias, 1 drivers
v0x55a15da7aaf0_0 .net "q", 0 0, L_0x55a15def7b50;  alias, 1 drivers
v0x55a15da7ab90_0 .net "q_bar", 0 0, L_0x55a15def7bc0;  alias, 1 drivers
S_0x55a15da79a70 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da79810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def7910 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15def7630, C4<1>, C4<1>;
L_0x55a15def7a90 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15def7d40, C4<1>, C4<1>;
v0x55a15da7a330_0 .net "a", 0 0, L_0x55a15def7910;  1 drivers
v0x55a15da7a3f0_0 .net "b", 0 0, L_0x55a15def7a90;  1 drivers
v0x55a15da7a4c0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da7a590_0 .net "q", 0 0, L_0x55a15def7b50;  alias, 1 drivers
v0x55a15da7a660_0 .net "q_bar", 0 0, L_0x55a15def7bc0;  alias, 1 drivers
v0x55a15da7a750_0 .net "r", 0 0, L_0x55a15def7d40;  1 drivers
v0x55a15da7a7f0_0 .net "s", 0 0, L_0x55a15def7630;  alias, 1 drivers
S_0x55a15da79cc0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da79a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15def7b50 .functor NOR 1, L_0x55a15def7a90, L_0x55a15def7bc0, C4<0>, C4<0>;
L_0x55a15def7bc0 .functor NOR 1, L_0x55a15def7910, L_0x55a15def7b50, C4<0>, C4<0>;
v0x55a15da79f50_0 .net "q", 0 0, L_0x55a15def7b50;  alias, 1 drivers
v0x55a15da7a030_0 .net "q_bar", 0 0, L_0x55a15def7bc0;  alias, 1 drivers
v0x55a15da7a0f0_0 .net "r", 0 0, L_0x55a15def7a90;  alias, 1 drivers
v0x55a15da7a1c0_0 .net "s", 0 0, L_0x55a15def7910;  alias, 1 drivers
S_0x55a15da7b100 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da77dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15def71b0 .functor AND 1, L_0x55a15def7220, L_0x55a15def7b50, C4<1>, C4<1>;
L_0x55a15def7220 .functor NOT 1, L_0x55a15def70f0, C4<0>, C4<0>, C4<0>;
L_0x55a15def72e0 .functor AND 1, L_0x55a15def70f0, L_0x55a15df0f0c0, C4<1>, C4<1>;
L_0x55a15def7350 .functor OR 1, L_0x55a15def72e0, L_0x55a15def71b0, C4<0>, C4<0>;
v0x55a15da7b360_0 .net *"_s1", 0 0, L_0x55a15def7220;  1 drivers
v0x55a15da7b440_0 .net "in0", 0 0, L_0x55a15def7b50;  alias, 1 drivers
v0x55a15da7b590_0 .net "in1", 0 0, L_0x55a15df0f0c0;  alias, 1 drivers
v0x55a15da7b630_0 .net "out", 0 0, L_0x55a15def7350;  alias, 1 drivers
v0x55a15da7b6d0_0 .net "s0", 0 0, L_0x55a15def70f0;  alias, 1 drivers
v0x55a15da7b770_0 .net "w0", 0 0, L_0x55a15def71b0;  1 drivers
v0x55a15da7b830_0 .net "w1", 0 0, L_0x55a15def72e0;  1 drivers
S_0x55a15da7bef0 .scope module, "obc[8]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def7db0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15da7fae0_0 .net "a", 0 0, L_0x55a15def8010;  1 drivers
v0x55a15da7fc30_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da7fcf0_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15da7fd90_0 .net "in", 0 0, L_0x55a15df0f160;  1 drivers
v0x55a15da7fe30_0 .net "out", 0 0, L_0x55a15def8810;  1 drivers
v0x55a15da7fed0_0 .net "rw", 0 0, L_0x55a15def7db0;  1 drivers
v0x55a15da7ff70_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da7c1f0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da7bef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def84d0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da7ee30_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da7eef0_0 .net "d", 0 0, L_0x55a15def8010;  alias, 1 drivers
v0x55a15da7f000_0 .net "q", 0 0, L_0x55a15def8810;  alias, 1 drivers
v0x55a15da7f0a0_0 .net "q0", 0 0, L_0x55a15def82f0;  1 drivers
v0x55a15da7f140_0 .net "q_bar", 0 0, L_0x55a15def8880;  1 drivers
S_0x55a15da7c430 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da7c1f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def8460 .functor NOT 1, L_0x55a15def8010, C4<0>, C4<0>, C4<0>;
v0x55a15da7d5c0_0 .net "clk", 0 0, L_0x55a15def84d0;  1 drivers
v0x55a15da7d680_0 .net "d", 0 0, L_0x55a15def8010;  alias, 1 drivers
v0x55a15da7d750_0 .net "q", 0 0, L_0x55a15def82f0;  alias, 1 drivers
v0x55a15da7d870_0 .net "q_bar", 0 0, L_0x55a15def8360;  1 drivers
S_0x55a15da7c6c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da7c430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def8120 .functor AND 1, L_0x55a15def84d0, L_0x55a15def8010, C4<1>, C4<1>;
L_0x55a15def8230 .functor AND 1, L_0x55a15def84d0, L_0x55a15def8460, C4<1>, C4<1>;
v0x55a15da7cfd0_0 .net "a", 0 0, L_0x55a15def8120;  1 drivers
v0x55a15da7d090_0 .net "b", 0 0, L_0x55a15def8230;  1 drivers
v0x55a15da7d160_0 .net "en", 0 0, L_0x55a15def84d0;  alias, 1 drivers
v0x55a15da7d230_0 .net "q", 0 0, L_0x55a15def82f0;  alias, 1 drivers
v0x55a15da7d300_0 .net "q_bar", 0 0, L_0x55a15def8360;  alias, 1 drivers
v0x55a15da7d3f0_0 .net "r", 0 0, L_0x55a15def8460;  1 drivers
v0x55a15da7d490_0 .net "s", 0 0, L_0x55a15def8010;  alias, 1 drivers
S_0x55a15da7c960 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da7c6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15def82f0 .functor NOR 1, L_0x55a15def8230, L_0x55a15def8360, C4<0>, C4<0>;
L_0x55a15def8360 .functor NOR 1, L_0x55a15def8120, L_0x55a15def82f0, C4<0>, C4<0>;
v0x55a15da7cbf0_0 .net "q", 0 0, L_0x55a15def82f0;  alias, 1 drivers
v0x55a15da7ccd0_0 .net "q_bar", 0 0, L_0x55a15def8360;  alias, 1 drivers
v0x55a15da7cd90_0 .net "r", 0 0, L_0x55a15def8230;  alias, 1 drivers
v0x55a15da7ce60_0 .net "s", 0 0, L_0x55a15def8120;  alias, 1 drivers
S_0x55a15da7d980 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da7c1f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def8a00 .functor NOT 1, L_0x55a15def82f0, C4<0>, C4<0>, C4<0>;
v0x55a15da7ea50_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da7eb10_0 .net "d", 0 0, L_0x55a15def82f0;  alias, 1 drivers
v0x55a15da7ec60_0 .net "q", 0 0, L_0x55a15def8810;  alias, 1 drivers
v0x55a15da7ed00_0 .net "q_bar", 0 0, L_0x55a15def8880;  alias, 1 drivers
S_0x55a15da7dbe0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da7d980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def85d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15def82f0, C4<1>, C4<1>;
L_0x55a15def8750 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15def8a00, C4<1>, C4<1>;
v0x55a15da7e4a0_0 .net "a", 0 0, L_0x55a15def85d0;  1 drivers
v0x55a15da7e560_0 .net "b", 0 0, L_0x55a15def8750;  1 drivers
v0x55a15da7e630_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da7e700_0 .net "q", 0 0, L_0x55a15def8810;  alias, 1 drivers
v0x55a15da7e7d0_0 .net "q_bar", 0 0, L_0x55a15def8880;  alias, 1 drivers
v0x55a15da7e8c0_0 .net "r", 0 0, L_0x55a15def8a00;  1 drivers
v0x55a15da7e960_0 .net "s", 0 0, L_0x55a15def82f0;  alias, 1 drivers
S_0x55a15da7de30 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da7dbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15def8810 .functor NOR 1, L_0x55a15def8750, L_0x55a15def8880, C4<0>, C4<0>;
L_0x55a15def8880 .functor NOR 1, L_0x55a15def85d0, L_0x55a15def8810, C4<0>, C4<0>;
v0x55a15da7e0c0_0 .net "q", 0 0, L_0x55a15def8810;  alias, 1 drivers
v0x55a15da7e1a0_0 .net "q_bar", 0 0, L_0x55a15def8880;  alias, 1 drivers
v0x55a15da7e260_0 .net "r", 0 0, L_0x55a15def8750;  alias, 1 drivers
v0x55a15da7e330_0 .net "s", 0 0, L_0x55a15def85d0;  alias, 1 drivers
S_0x55a15da7f270 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da7bef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15def7e70 .functor AND 1, L_0x55a15def7ee0, L_0x55a15def8810, C4<1>, C4<1>;
L_0x55a15def7ee0 .functor NOT 1, L_0x55a15def7db0, C4<0>, C4<0>, C4<0>;
L_0x55a15def7fa0 .functor AND 1, L_0x55a15def7db0, L_0x55a15df0f160, C4<1>, C4<1>;
L_0x55a15def8010 .functor OR 1, L_0x55a15def7fa0, L_0x55a15def7e70, C4<0>, C4<0>;
v0x55a15da7f4d0_0 .net *"_s1", 0 0, L_0x55a15def7ee0;  1 drivers
v0x55a15da7f5b0_0 .net "in0", 0 0, L_0x55a15def8810;  alias, 1 drivers
v0x55a15da7f700_0 .net "in1", 0 0, L_0x55a15df0f160;  alias, 1 drivers
v0x55a15da7f7a0_0 .net "out", 0 0, L_0x55a15def8010;  alias, 1 drivers
v0x55a15da7f840_0 .net "s0", 0 0, L_0x55a15def7db0;  alias, 1 drivers
v0x55a15da7f8e0_0 .net "w0", 0 0, L_0x55a15def7e70;  1 drivers
v0x55a15da7f9a0_0 .net "w1", 0 0, L_0x55a15def7fa0;  1 drivers
S_0x55a15da80060 .scope module, "obc[9]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def8a70 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15da83b80_0 .net "a", 0 0, L_0x55a15def8cd0;  1 drivers
v0x55a15da83cd0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da83d90_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15da83e30_0 .net "in", 0 0, L_0x55a15df0f260;  1 drivers
v0x55a15da83ed0_0 .net "out", 0 0, L_0x55a15def94f0;  1 drivers
v0x55a15da83f70_0 .net "rw", 0 0, L_0x55a15def8a70;  1 drivers
v0x55a15da84010_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da802d0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da80060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def9190 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da82ed0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da82f90_0 .net "d", 0 0, L_0x55a15def8cd0;  alias, 1 drivers
v0x55a15da830a0_0 .net "q", 0 0, L_0x55a15def94f0;  alias, 1 drivers
v0x55a15da83140_0 .net "q0", 0 0, L_0x55a15def8fb0;  1 drivers
v0x55a15da831e0_0 .net "q_bar", 0 0, L_0x55a15def9580;  1 drivers
S_0x55a15da80560 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da802d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def9120 .functor NOT 1, L_0x55a15def8cd0, C4<0>, C4<0>, C4<0>;
v0x55a15da816f0_0 .net "clk", 0 0, L_0x55a15def9190;  1 drivers
v0x55a15da817b0_0 .net "d", 0 0, L_0x55a15def8cd0;  alias, 1 drivers
v0x55a15da81880_0 .net "q", 0 0, L_0x55a15def8fb0;  alias, 1 drivers
v0x55a15da819a0_0 .net "q_bar", 0 0, L_0x55a15def9020;  1 drivers
S_0x55a15da807f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da80560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def8de0 .functor AND 1, L_0x55a15def9190, L_0x55a15def8cd0, C4<1>, C4<1>;
L_0x55a15def8ef0 .functor AND 1, L_0x55a15def9190, L_0x55a15def9120, C4<1>, C4<1>;
v0x55a15da81100_0 .net "a", 0 0, L_0x55a15def8de0;  1 drivers
v0x55a15da811c0_0 .net "b", 0 0, L_0x55a15def8ef0;  1 drivers
v0x55a15da81290_0 .net "en", 0 0, L_0x55a15def9190;  alias, 1 drivers
v0x55a15da81360_0 .net "q", 0 0, L_0x55a15def8fb0;  alias, 1 drivers
v0x55a15da81430_0 .net "q_bar", 0 0, L_0x55a15def9020;  alias, 1 drivers
v0x55a15da81520_0 .net "r", 0 0, L_0x55a15def9120;  1 drivers
v0x55a15da815c0_0 .net "s", 0 0, L_0x55a15def8cd0;  alias, 1 drivers
S_0x55a15da80a90 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da807f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15def8fb0 .functor NOR 1, L_0x55a15def8ef0, L_0x55a15def9020, C4<0>, C4<0>;
L_0x55a15def9020 .functor NOR 1, L_0x55a15def8de0, L_0x55a15def8fb0, C4<0>, C4<0>;
v0x55a15da80d20_0 .net "q", 0 0, L_0x55a15def8fb0;  alias, 1 drivers
v0x55a15da80e00_0 .net "q_bar", 0 0, L_0x55a15def9020;  alias, 1 drivers
v0x55a15da80ec0_0 .net "r", 0 0, L_0x55a15def8ef0;  alias, 1 drivers
v0x55a15da80f90_0 .net "s", 0 0, L_0x55a15def8de0;  alias, 1 drivers
S_0x55a15da81ab0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da802d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def9720 .functor NOT 1, L_0x55a15def8fb0, C4<0>, C4<0>, C4<0>;
v0x55a15da82b80_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da82c40_0 .net "d", 0 0, L_0x55a15def8fb0;  alias, 1 drivers
v0x55a15da82d00_0 .net "q", 0 0, L_0x55a15def94f0;  alias, 1 drivers
v0x55a15da82da0_0 .net "q_bar", 0 0, L_0x55a15def9580;  alias, 1 drivers
S_0x55a15da81d10 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da81ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def9290 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15def8fb0, C4<1>, C4<1>;
L_0x55a15def9410 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15def9720, C4<1>, C4<1>;
v0x55a15da825d0_0 .net "a", 0 0, L_0x55a15def9290;  1 drivers
v0x55a15da82690_0 .net "b", 0 0, L_0x55a15def9410;  1 drivers
v0x55a15da82760_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da82830_0 .net "q", 0 0, L_0x55a15def94f0;  alias, 1 drivers
v0x55a15da82900_0 .net "q_bar", 0 0, L_0x55a15def9580;  alias, 1 drivers
v0x55a15da829f0_0 .net "r", 0 0, L_0x55a15def9720;  1 drivers
v0x55a15da82a90_0 .net "s", 0 0, L_0x55a15def8fb0;  alias, 1 drivers
S_0x55a15da81f60 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da81d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15def94f0 .functor NOR 1, L_0x55a15def9410, L_0x55a15def9580, C4<0>, C4<0>;
L_0x55a15def9580 .functor NOR 1, L_0x55a15def9290, L_0x55a15def94f0, C4<0>, C4<0>;
v0x55a15da821f0_0 .net "q", 0 0, L_0x55a15def94f0;  alias, 1 drivers
v0x55a15da822d0_0 .net "q_bar", 0 0, L_0x55a15def9580;  alias, 1 drivers
v0x55a15da82390_0 .net "r", 0 0, L_0x55a15def9410;  alias, 1 drivers
v0x55a15da82460_0 .net "s", 0 0, L_0x55a15def9290;  alias, 1 drivers
S_0x55a15da83310 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da80060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15def8b30 .functor AND 1, L_0x55a15def8ba0, L_0x55a15def94f0, C4<1>, C4<1>;
L_0x55a15def8ba0 .functor NOT 1, L_0x55a15def8a70, C4<0>, C4<0>, C4<0>;
L_0x55a15def8c60 .functor AND 1, L_0x55a15def8a70, L_0x55a15df0f260, C4<1>, C4<1>;
L_0x55a15def8cd0 .functor OR 1, L_0x55a15def8c60, L_0x55a15def8b30, C4<0>, C4<0>;
v0x55a15da83570_0 .net *"_s1", 0 0, L_0x55a15def8ba0;  1 drivers
v0x55a15da83650_0 .net "in0", 0 0, L_0x55a15def94f0;  alias, 1 drivers
v0x55a15da837a0_0 .net "in1", 0 0, L_0x55a15df0f260;  alias, 1 drivers
v0x55a15da83840_0 .net "out", 0 0, L_0x55a15def8cd0;  alias, 1 drivers
v0x55a15da838e0_0 .net "s0", 0 0, L_0x55a15def8a70;  alias, 1 drivers
v0x55a15da83980_0 .net "w0", 0 0, L_0x55a15def8b30;  1 drivers
v0x55a15da83a40_0 .net "w1", 0 0, L_0x55a15def8c60;  1 drivers
S_0x55a15da84100 .scope module, "obc[10]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def97d0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15da87cb0_0 .net "a", 0 0, L_0x55a15def9ab0;  1 drivers
v0x55a15da87e00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da87ec0_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15da87f60_0 .net "in", 0 0, L_0x55a15df0f300;  1 drivers
v0x55a15da88000_0 .net "out", 0 0, L_0x55a15defa410;  1 drivers
v0x55a15da880a0_0 .net "rw", 0 0, L_0x55a15def97d0;  1 drivers
v0x55a15da88140_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da84370 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da84100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15defa030 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da87000_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da870c0_0 .net "d", 0 0, L_0x55a15def9ab0;  alias, 1 drivers
v0x55a15da871d0_0 .net "q", 0 0, L_0x55a15defa410;  alias, 1 drivers
v0x55a15da87270_0 .net "q0", 0 0, L_0x55a15def9dd0;  1 drivers
v0x55a15da87310_0 .net "q_bar", 0 0, L_0x55a15defa4a0;  1 drivers
S_0x55a15da84600 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da84370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15def9f80 .functor NOT 1, L_0x55a15def9ab0, C4<0>, C4<0>, C4<0>;
v0x55a15da85790_0 .net "clk", 0 0, L_0x55a15defa030;  1 drivers
v0x55a15da85850_0 .net "d", 0 0, L_0x55a15def9ab0;  alias, 1 drivers
v0x55a15da85920_0 .net "q", 0 0, L_0x55a15def9dd0;  alias, 1 drivers
v0x55a15da85a40_0 .net "q_bar", 0 0, L_0x55a15def9e60;  1 drivers
S_0x55a15da84890 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da84600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15def9bc0 .functor AND 1, L_0x55a15defa030, L_0x55a15def9ab0, C4<1>, C4<1>;
L_0x55a15def9cf0 .functor AND 1, L_0x55a15defa030, L_0x55a15def9f80, C4<1>, C4<1>;
v0x55a15da851a0_0 .net "a", 0 0, L_0x55a15def9bc0;  1 drivers
v0x55a15da85260_0 .net "b", 0 0, L_0x55a15def9cf0;  1 drivers
v0x55a15da85330_0 .net "en", 0 0, L_0x55a15defa030;  alias, 1 drivers
v0x55a15da85400_0 .net "q", 0 0, L_0x55a15def9dd0;  alias, 1 drivers
v0x55a15da854d0_0 .net "q_bar", 0 0, L_0x55a15def9e60;  alias, 1 drivers
v0x55a15da855c0_0 .net "r", 0 0, L_0x55a15def9f80;  1 drivers
v0x55a15da85660_0 .net "s", 0 0, L_0x55a15def9ab0;  alias, 1 drivers
S_0x55a15da84b30 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da84890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15def9dd0 .functor NOR 1, L_0x55a15def9cf0, L_0x55a15def9e60, C4<0>, C4<0>;
L_0x55a15def9e60 .functor NOR 1, L_0x55a15def9bc0, L_0x55a15def9dd0, C4<0>, C4<0>;
v0x55a15da84dc0_0 .net "q", 0 0, L_0x55a15def9dd0;  alias, 1 drivers
v0x55a15da84ea0_0 .net "q_bar", 0 0, L_0x55a15def9e60;  alias, 1 drivers
v0x55a15da84f60_0 .net "r", 0 0, L_0x55a15def9cf0;  alias, 1 drivers
v0x55a15da85030_0 .net "s", 0 0, L_0x55a15def9bc0;  alias, 1 drivers
S_0x55a15da85b50 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da84370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15defa640 .functor NOT 1, L_0x55a15def9dd0, C4<0>, C4<0>, C4<0>;
v0x55a15da86c20_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da86ce0_0 .net "d", 0 0, L_0x55a15def9dd0;  alias, 1 drivers
v0x55a15da86e30_0 .net "q", 0 0, L_0x55a15defa410;  alias, 1 drivers
v0x55a15da86ed0_0 .net "q_bar", 0 0, L_0x55a15defa4a0;  alias, 1 drivers
S_0x55a15da85db0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da85b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15defa170 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15def9dd0, C4<1>, C4<1>;
L_0x55a15defa330 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15defa640, C4<1>, C4<1>;
v0x55a15da86670_0 .net "a", 0 0, L_0x55a15defa170;  1 drivers
v0x55a15da86730_0 .net "b", 0 0, L_0x55a15defa330;  1 drivers
v0x55a15da86800_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da868d0_0 .net "q", 0 0, L_0x55a15defa410;  alias, 1 drivers
v0x55a15da869a0_0 .net "q_bar", 0 0, L_0x55a15defa4a0;  alias, 1 drivers
v0x55a15da86a90_0 .net "r", 0 0, L_0x55a15defa640;  1 drivers
v0x55a15da86b30_0 .net "s", 0 0, L_0x55a15def9dd0;  alias, 1 drivers
S_0x55a15da86000 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da85db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15defa410 .functor NOR 1, L_0x55a15defa330, L_0x55a15defa4a0, C4<0>, C4<0>;
L_0x55a15defa4a0 .functor NOR 1, L_0x55a15defa170, L_0x55a15defa410, C4<0>, C4<0>;
v0x55a15da86290_0 .net "q", 0 0, L_0x55a15defa410;  alias, 1 drivers
v0x55a15da86370_0 .net "q_bar", 0 0, L_0x55a15defa4a0;  alias, 1 drivers
v0x55a15da86430_0 .net "r", 0 0, L_0x55a15defa330;  alias, 1 drivers
v0x55a15da86500_0 .net "s", 0 0, L_0x55a15defa170;  alias, 1 drivers
S_0x55a15da87440 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da84100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15def98d0 .functor AND 1, L_0x55a15def9960, L_0x55a15defa410, C4<1>, C4<1>;
L_0x55a15def9960 .functor NOT 1, L_0x55a15def97d0, C4<0>, C4<0>, C4<0>;
L_0x55a15def9a20 .functor AND 1, L_0x55a15def97d0, L_0x55a15df0f300, C4<1>, C4<1>;
L_0x55a15def9ab0 .functor OR 1, L_0x55a15def9a20, L_0x55a15def98d0, C4<0>, C4<0>;
v0x55a15da876a0_0 .net *"_s1", 0 0, L_0x55a15def9960;  1 drivers
v0x55a15da87780_0 .net "in0", 0 0, L_0x55a15defa410;  alias, 1 drivers
v0x55a15da878d0_0 .net "in1", 0 0, L_0x55a15df0f300;  alias, 1 drivers
v0x55a15da87970_0 .net "out", 0 0, L_0x55a15def9ab0;  alias, 1 drivers
v0x55a15da87a10_0 .net "s0", 0 0, L_0x55a15def97d0;  alias, 1 drivers
v0x55a15da87ab0_0 .net "w0", 0 0, L_0x55a15def98d0;  1 drivers
v0x55a15da87b70_0 .net "w1", 0 0, L_0x55a15def9a20;  1 drivers
S_0x55a15da88230 .scope module, "obc[11]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15defa6f0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15da8bde0_0 .net "a", 0 0, L_0x55a15defa9d0;  1 drivers
v0x55a15da8bf30_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da8bff0_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15da8c090_0 .net "in", 0 0, L_0x55a15df0f410;  1 drivers
v0x55a15da8c130_0 .net "out", 0 0, L_0x55a15defb330;  1 drivers
v0x55a15da8c1d0_0 .net "rw", 0 0, L_0x55a15defa6f0;  1 drivers
v0x55a15da8c270_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da884a0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da88230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15defaf50 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da8b130_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da8b1f0_0 .net "d", 0 0, L_0x55a15defa9d0;  alias, 1 drivers
v0x55a15da8b300_0 .net "q", 0 0, L_0x55a15defb330;  alias, 1 drivers
v0x55a15da8b3a0_0 .net "q0", 0 0, L_0x55a15defacf0;  1 drivers
v0x55a15da8b440_0 .net "q_bar", 0 0, L_0x55a15defb3c0;  1 drivers
S_0x55a15da88730 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da884a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15defaea0 .functor NOT 1, L_0x55a15defa9d0, C4<0>, C4<0>, C4<0>;
v0x55a15da898c0_0 .net "clk", 0 0, L_0x55a15defaf50;  1 drivers
v0x55a15da89980_0 .net "d", 0 0, L_0x55a15defa9d0;  alias, 1 drivers
v0x55a15da89a50_0 .net "q", 0 0, L_0x55a15defacf0;  alias, 1 drivers
v0x55a15da89b70_0 .net "q_bar", 0 0, L_0x55a15defad80;  1 drivers
S_0x55a15da889c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da88730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15defaae0 .functor AND 1, L_0x55a15defaf50, L_0x55a15defa9d0, C4<1>, C4<1>;
L_0x55a15defac10 .functor AND 1, L_0x55a15defaf50, L_0x55a15defaea0, C4<1>, C4<1>;
v0x55a15da892d0_0 .net "a", 0 0, L_0x55a15defaae0;  1 drivers
v0x55a15da89390_0 .net "b", 0 0, L_0x55a15defac10;  1 drivers
v0x55a15da89460_0 .net "en", 0 0, L_0x55a15defaf50;  alias, 1 drivers
v0x55a15da89530_0 .net "q", 0 0, L_0x55a15defacf0;  alias, 1 drivers
v0x55a15da89600_0 .net "q_bar", 0 0, L_0x55a15defad80;  alias, 1 drivers
v0x55a15da896f0_0 .net "r", 0 0, L_0x55a15defaea0;  1 drivers
v0x55a15da89790_0 .net "s", 0 0, L_0x55a15defa9d0;  alias, 1 drivers
S_0x55a15da88c60 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da889c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15defacf0 .functor NOR 1, L_0x55a15defac10, L_0x55a15defad80, C4<0>, C4<0>;
L_0x55a15defad80 .functor NOR 1, L_0x55a15defaae0, L_0x55a15defacf0, C4<0>, C4<0>;
v0x55a15da88ef0_0 .net "q", 0 0, L_0x55a15defacf0;  alias, 1 drivers
v0x55a15da88fd0_0 .net "q_bar", 0 0, L_0x55a15defad80;  alias, 1 drivers
v0x55a15da89090_0 .net "r", 0 0, L_0x55a15defac10;  alias, 1 drivers
v0x55a15da89160_0 .net "s", 0 0, L_0x55a15defaae0;  alias, 1 drivers
S_0x55a15da89c80 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da884a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15defb560 .functor NOT 1, L_0x55a15defacf0, C4<0>, C4<0>, C4<0>;
v0x55a15da8ad50_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da8ae10_0 .net "d", 0 0, L_0x55a15defacf0;  alias, 1 drivers
v0x55a15da8af60_0 .net "q", 0 0, L_0x55a15defb330;  alias, 1 drivers
v0x55a15da8b000_0 .net "q_bar", 0 0, L_0x55a15defb3c0;  alias, 1 drivers
S_0x55a15da89ee0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da89c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15defb090 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15defacf0, C4<1>, C4<1>;
L_0x55a15defb250 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15defb560, C4<1>, C4<1>;
v0x55a15da8a7a0_0 .net "a", 0 0, L_0x55a15defb090;  1 drivers
v0x55a15da8a860_0 .net "b", 0 0, L_0x55a15defb250;  1 drivers
v0x55a15da8a930_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da8aa00_0 .net "q", 0 0, L_0x55a15defb330;  alias, 1 drivers
v0x55a15da8aad0_0 .net "q_bar", 0 0, L_0x55a15defb3c0;  alias, 1 drivers
v0x55a15da8abc0_0 .net "r", 0 0, L_0x55a15defb560;  1 drivers
v0x55a15da8ac60_0 .net "s", 0 0, L_0x55a15defacf0;  alias, 1 drivers
S_0x55a15da8a130 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da89ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15defb330 .functor NOR 1, L_0x55a15defb250, L_0x55a15defb3c0, C4<0>, C4<0>;
L_0x55a15defb3c0 .functor NOR 1, L_0x55a15defb090, L_0x55a15defb330, C4<0>, C4<0>;
v0x55a15da8a3c0_0 .net "q", 0 0, L_0x55a15defb330;  alias, 1 drivers
v0x55a15da8a4a0_0 .net "q_bar", 0 0, L_0x55a15defb3c0;  alias, 1 drivers
v0x55a15da8a560_0 .net "r", 0 0, L_0x55a15defb250;  alias, 1 drivers
v0x55a15da8a630_0 .net "s", 0 0, L_0x55a15defb090;  alias, 1 drivers
S_0x55a15da8b570 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da88230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15defa7f0 .functor AND 1, L_0x55a15defa880, L_0x55a15defb330, C4<1>, C4<1>;
L_0x55a15defa880 .functor NOT 1, L_0x55a15defa6f0, C4<0>, C4<0>, C4<0>;
L_0x55a15defa940 .functor AND 1, L_0x55a15defa6f0, L_0x55a15df0f410, C4<1>, C4<1>;
L_0x55a15defa9d0 .functor OR 1, L_0x55a15defa940, L_0x55a15defa7f0, C4<0>, C4<0>;
v0x55a15da8b7d0_0 .net *"_s1", 0 0, L_0x55a15defa880;  1 drivers
v0x55a15da8b8b0_0 .net "in0", 0 0, L_0x55a15defb330;  alias, 1 drivers
v0x55a15da8ba00_0 .net "in1", 0 0, L_0x55a15df0f410;  alias, 1 drivers
v0x55a15da8baa0_0 .net "out", 0 0, L_0x55a15defa9d0;  alias, 1 drivers
v0x55a15da8bb40_0 .net "s0", 0 0, L_0x55a15defa6f0;  alias, 1 drivers
v0x55a15da8bbe0_0 .net "w0", 0 0, L_0x55a15defa7f0;  1 drivers
v0x55a15da8bca0_0 .net "w1", 0 0, L_0x55a15defa940;  1 drivers
S_0x55a15da8c360 .scope module, "obc[12]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15defb610 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15da8ff10_0 .net "a", 0 0, L_0x55a15defb8f0;  1 drivers
v0x55a15da90060_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da90120_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15da901c0_0 .net "in", 0 0, L_0x55a15df0f4b0;  1 drivers
v0x55a15da90260_0 .net "out", 0 0, L_0x55a15defc250;  1 drivers
v0x55a15da90300_0 .net "rw", 0 0, L_0x55a15defb610;  1 drivers
v0x55a15da903a0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da8c5d0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da8c360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15defbe70 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da8f260_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da8f320_0 .net "d", 0 0, L_0x55a15defb8f0;  alias, 1 drivers
v0x55a15da8f430_0 .net "q", 0 0, L_0x55a15defc250;  alias, 1 drivers
v0x55a15da8f4d0_0 .net "q0", 0 0, L_0x55a15defbc10;  1 drivers
v0x55a15da8f570_0 .net "q_bar", 0 0, L_0x55a15defc2e0;  1 drivers
S_0x55a15da8c860 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da8c5d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15defbdc0 .functor NOT 1, L_0x55a15defb8f0, C4<0>, C4<0>, C4<0>;
v0x55a15da8d9f0_0 .net "clk", 0 0, L_0x55a15defbe70;  1 drivers
v0x55a15da8dab0_0 .net "d", 0 0, L_0x55a15defb8f0;  alias, 1 drivers
v0x55a15da8db80_0 .net "q", 0 0, L_0x55a15defbc10;  alias, 1 drivers
v0x55a15da8dca0_0 .net "q_bar", 0 0, L_0x55a15defbca0;  1 drivers
S_0x55a15da8caf0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da8c860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15defba00 .functor AND 1, L_0x55a15defbe70, L_0x55a15defb8f0, C4<1>, C4<1>;
L_0x55a15defbb30 .functor AND 1, L_0x55a15defbe70, L_0x55a15defbdc0, C4<1>, C4<1>;
v0x55a15da8d400_0 .net "a", 0 0, L_0x55a15defba00;  1 drivers
v0x55a15da8d4c0_0 .net "b", 0 0, L_0x55a15defbb30;  1 drivers
v0x55a15da8d590_0 .net "en", 0 0, L_0x55a15defbe70;  alias, 1 drivers
v0x55a15da8d660_0 .net "q", 0 0, L_0x55a15defbc10;  alias, 1 drivers
v0x55a15da8d730_0 .net "q_bar", 0 0, L_0x55a15defbca0;  alias, 1 drivers
v0x55a15da8d820_0 .net "r", 0 0, L_0x55a15defbdc0;  1 drivers
v0x55a15da8d8c0_0 .net "s", 0 0, L_0x55a15defb8f0;  alias, 1 drivers
S_0x55a15da8cd90 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da8caf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15defbc10 .functor NOR 1, L_0x55a15defbb30, L_0x55a15defbca0, C4<0>, C4<0>;
L_0x55a15defbca0 .functor NOR 1, L_0x55a15defba00, L_0x55a15defbc10, C4<0>, C4<0>;
v0x55a15da8d020_0 .net "q", 0 0, L_0x55a15defbc10;  alias, 1 drivers
v0x55a15da8d100_0 .net "q_bar", 0 0, L_0x55a15defbca0;  alias, 1 drivers
v0x55a15da8d1c0_0 .net "r", 0 0, L_0x55a15defbb30;  alias, 1 drivers
v0x55a15da8d290_0 .net "s", 0 0, L_0x55a15defba00;  alias, 1 drivers
S_0x55a15da8ddb0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da8c5d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15defc480 .functor NOT 1, L_0x55a15defbc10, C4<0>, C4<0>, C4<0>;
v0x55a15da8ee80_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da8ef40_0 .net "d", 0 0, L_0x55a15defbc10;  alias, 1 drivers
v0x55a15da8f090_0 .net "q", 0 0, L_0x55a15defc250;  alias, 1 drivers
v0x55a15da8f130_0 .net "q_bar", 0 0, L_0x55a15defc2e0;  alias, 1 drivers
S_0x55a15da8e010 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da8ddb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15defbfb0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15defbc10, C4<1>, C4<1>;
L_0x55a15defc170 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15defc480, C4<1>, C4<1>;
v0x55a15da8e8d0_0 .net "a", 0 0, L_0x55a15defbfb0;  1 drivers
v0x55a15da8e990_0 .net "b", 0 0, L_0x55a15defc170;  1 drivers
v0x55a15da8ea60_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da8eb30_0 .net "q", 0 0, L_0x55a15defc250;  alias, 1 drivers
v0x55a15da8ec00_0 .net "q_bar", 0 0, L_0x55a15defc2e0;  alias, 1 drivers
v0x55a15da8ecf0_0 .net "r", 0 0, L_0x55a15defc480;  1 drivers
v0x55a15da8ed90_0 .net "s", 0 0, L_0x55a15defbc10;  alias, 1 drivers
S_0x55a15da8e260 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da8e010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15defc250 .functor NOR 1, L_0x55a15defc170, L_0x55a15defc2e0, C4<0>, C4<0>;
L_0x55a15defc2e0 .functor NOR 1, L_0x55a15defbfb0, L_0x55a15defc250, C4<0>, C4<0>;
v0x55a15da8e4f0_0 .net "q", 0 0, L_0x55a15defc250;  alias, 1 drivers
v0x55a15da8e5d0_0 .net "q_bar", 0 0, L_0x55a15defc2e0;  alias, 1 drivers
v0x55a15da8e690_0 .net "r", 0 0, L_0x55a15defc170;  alias, 1 drivers
v0x55a15da8e760_0 .net "s", 0 0, L_0x55a15defbfb0;  alias, 1 drivers
S_0x55a15da8f6a0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da8c360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15defb710 .functor AND 1, L_0x55a15defb7a0, L_0x55a15defc250, C4<1>, C4<1>;
L_0x55a15defb7a0 .functor NOT 1, L_0x55a15defb610, C4<0>, C4<0>, C4<0>;
L_0x55a15defb860 .functor AND 1, L_0x55a15defb610, L_0x55a15df0f4b0, C4<1>, C4<1>;
L_0x55a15defb8f0 .functor OR 1, L_0x55a15defb860, L_0x55a15defb710, C4<0>, C4<0>;
v0x55a15da8f900_0 .net *"_s1", 0 0, L_0x55a15defb7a0;  1 drivers
v0x55a15da8f9e0_0 .net "in0", 0 0, L_0x55a15defc250;  alias, 1 drivers
v0x55a15da8fb30_0 .net "in1", 0 0, L_0x55a15df0f4b0;  alias, 1 drivers
v0x55a15da8fbd0_0 .net "out", 0 0, L_0x55a15defb8f0;  alias, 1 drivers
v0x55a15da8fc70_0 .net "s0", 0 0, L_0x55a15defb610;  alias, 1 drivers
v0x55a15da8fd10_0 .net "w0", 0 0, L_0x55a15defb710;  1 drivers
v0x55a15da8fdd0_0 .net "w1", 0 0, L_0x55a15defb860;  1 drivers
S_0x55a15da90490 .scope module, "obc[13]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15defc530 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15da94040_0 .net "a", 0 0, L_0x55a15defc810;  1 drivers
v0x55a15da94190_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da94250_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15da942f0_0 .net "in", 0 0, L_0x55a15df0f5d0;  1 drivers
v0x55a15da94390_0 .net "out", 0 0, L_0x55a15defd170;  1 drivers
v0x55a15da94430_0 .net "rw", 0 0, L_0x55a15defc530;  1 drivers
v0x55a15da944d0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da90700 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da90490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15defcd90 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da93390_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da93450_0 .net "d", 0 0, L_0x55a15defc810;  alias, 1 drivers
v0x55a15da93560_0 .net "q", 0 0, L_0x55a15defd170;  alias, 1 drivers
v0x55a15da93600_0 .net "q0", 0 0, L_0x55a15defcb30;  1 drivers
v0x55a15da936a0_0 .net "q_bar", 0 0, L_0x55a15defd200;  1 drivers
S_0x55a15da90990 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da90700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15defcce0 .functor NOT 1, L_0x55a15defc810, C4<0>, C4<0>, C4<0>;
v0x55a15da91b20_0 .net "clk", 0 0, L_0x55a15defcd90;  1 drivers
v0x55a15da91be0_0 .net "d", 0 0, L_0x55a15defc810;  alias, 1 drivers
v0x55a15da91cb0_0 .net "q", 0 0, L_0x55a15defcb30;  alias, 1 drivers
v0x55a15da91dd0_0 .net "q_bar", 0 0, L_0x55a15defcbc0;  1 drivers
S_0x55a15da90c20 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da90990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15defc920 .functor AND 1, L_0x55a15defcd90, L_0x55a15defc810, C4<1>, C4<1>;
L_0x55a15defca50 .functor AND 1, L_0x55a15defcd90, L_0x55a15defcce0, C4<1>, C4<1>;
v0x55a15da91530_0 .net "a", 0 0, L_0x55a15defc920;  1 drivers
v0x55a15da915f0_0 .net "b", 0 0, L_0x55a15defca50;  1 drivers
v0x55a15da916c0_0 .net "en", 0 0, L_0x55a15defcd90;  alias, 1 drivers
v0x55a15da91790_0 .net "q", 0 0, L_0x55a15defcb30;  alias, 1 drivers
v0x55a15da91860_0 .net "q_bar", 0 0, L_0x55a15defcbc0;  alias, 1 drivers
v0x55a15da91950_0 .net "r", 0 0, L_0x55a15defcce0;  1 drivers
v0x55a15da919f0_0 .net "s", 0 0, L_0x55a15defc810;  alias, 1 drivers
S_0x55a15da90ec0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da90c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15defcb30 .functor NOR 1, L_0x55a15defca50, L_0x55a15defcbc0, C4<0>, C4<0>;
L_0x55a15defcbc0 .functor NOR 1, L_0x55a15defc920, L_0x55a15defcb30, C4<0>, C4<0>;
v0x55a15da91150_0 .net "q", 0 0, L_0x55a15defcb30;  alias, 1 drivers
v0x55a15da91230_0 .net "q_bar", 0 0, L_0x55a15defcbc0;  alias, 1 drivers
v0x55a15da912f0_0 .net "r", 0 0, L_0x55a15defca50;  alias, 1 drivers
v0x55a15da913c0_0 .net "s", 0 0, L_0x55a15defc920;  alias, 1 drivers
S_0x55a15da91ee0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da90700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15defd3a0 .functor NOT 1, L_0x55a15defcb30, C4<0>, C4<0>, C4<0>;
v0x55a15da92fb0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da93070_0 .net "d", 0 0, L_0x55a15defcb30;  alias, 1 drivers
v0x55a15da931c0_0 .net "q", 0 0, L_0x55a15defd170;  alias, 1 drivers
v0x55a15da93260_0 .net "q_bar", 0 0, L_0x55a15defd200;  alias, 1 drivers
S_0x55a15da92140 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da91ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15defced0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15defcb30, C4<1>, C4<1>;
L_0x55a15defd090 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15defd3a0, C4<1>, C4<1>;
v0x55a15da92a00_0 .net "a", 0 0, L_0x55a15defced0;  1 drivers
v0x55a15da92ac0_0 .net "b", 0 0, L_0x55a15defd090;  1 drivers
v0x55a15da92b90_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da92c60_0 .net "q", 0 0, L_0x55a15defd170;  alias, 1 drivers
v0x55a15da92d30_0 .net "q_bar", 0 0, L_0x55a15defd200;  alias, 1 drivers
v0x55a15da92e20_0 .net "r", 0 0, L_0x55a15defd3a0;  1 drivers
v0x55a15da92ec0_0 .net "s", 0 0, L_0x55a15defcb30;  alias, 1 drivers
S_0x55a15da92390 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da92140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15defd170 .functor NOR 1, L_0x55a15defd090, L_0x55a15defd200, C4<0>, C4<0>;
L_0x55a15defd200 .functor NOR 1, L_0x55a15defced0, L_0x55a15defd170, C4<0>, C4<0>;
v0x55a15da92620_0 .net "q", 0 0, L_0x55a15defd170;  alias, 1 drivers
v0x55a15da92700_0 .net "q_bar", 0 0, L_0x55a15defd200;  alias, 1 drivers
v0x55a15da927c0_0 .net "r", 0 0, L_0x55a15defd090;  alias, 1 drivers
v0x55a15da92890_0 .net "s", 0 0, L_0x55a15defced0;  alias, 1 drivers
S_0x55a15da937d0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da90490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15defc630 .functor AND 1, L_0x55a15defc6c0, L_0x55a15defd170, C4<1>, C4<1>;
L_0x55a15defc6c0 .functor NOT 1, L_0x55a15defc530, C4<0>, C4<0>, C4<0>;
L_0x55a15defc780 .functor AND 1, L_0x55a15defc530, L_0x55a15df0f5d0, C4<1>, C4<1>;
L_0x55a15defc810 .functor OR 1, L_0x55a15defc780, L_0x55a15defc630, C4<0>, C4<0>;
v0x55a15da93a30_0 .net *"_s1", 0 0, L_0x55a15defc6c0;  1 drivers
v0x55a15da93b10_0 .net "in0", 0 0, L_0x55a15defd170;  alias, 1 drivers
v0x55a15da93c60_0 .net "in1", 0 0, L_0x55a15df0f5d0;  alias, 1 drivers
v0x55a15da93d00_0 .net "out", 0 0, L_0x55a15defc810;  alias, 1 drivers
v0x55a15da93da0_0 .net "s0", 0 0, L_0x55a15defc530;  alias, 1 drivers
v0x55a15da93e40_0 .net "w0", 0 0, L_0x55a15defc630;  1 drivers
v0x55a15da93f00_0 .net "w1", 0 0, L_0x55a15defc780;  1 drivers
S_0x55a15da945c0 .scope module, "obc[14]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15defd450 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15da98170_0 .net "a", 0 0, L_0x55a15defd730;  1 drivers
v0x55a15da982c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da98380_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15da98420_0 .net "in", 0 0, L_0x55a15df0f670;  1 drivers
v0x55a15da984c0_0 .net "out", 0 0, L_0x55a15defe090;  1 drivers
v0x55a15da98560_0 .net "rw", 0 0, L_0x55a15defd450;  1 drivers
v0x55a15da98600_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da94830 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da945c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15defdcb0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da974c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da97580_0 .net "d", 0 0, L_0x55a15defd730;  alias, 1 drivers
v0x55a15da97690_0 .net "q", 0 0, L_0x55a15defe090;  alias, 1 drivers
v0x55a15da97730_0 .net "q0", 0 0, L_0x55a15defda50;  1 drivers
v0x55a15da977d0_0 .net "q_bar", 0 0, L_0x55a15defe120;  1 drivers
S_0x55a15da94ac0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da94830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15defdc00 .functor NOT 1, L_0x55a15defd730, C4<0>, C4<0>, C4<0>;
v0x55a15da95c50_0 .net "clk", 0 0, L_0x55a15defdcb0;  1 drivers
v0x55a15da95d10_0 .net "d", 0 0, L_0x55a15defd730;  alias, 1 drivers
v0x55a15da95de0_0 .net "q", 0 0, L_0x55a15defda50;  alias, 1 drivers
v0x55a15da95f00_0 .net "q_bar", 0 0, L_0x55a15defdae0;  1 drivers
S_0x55a15da94d50 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da94ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15defd840 .functor AND 1, L_0x55a15defdcb0, L_0x55a15defd730, C4<1>, C4<1>;
L_0x55a15defd970 .functor AND 1, L_0x55a15defdcb0, L_0x55a15defdc00, C4<1>, C4<1>;
v0x55a15da95660_0 .net "a", 0 0, L_0x55a15defd840;  1 drivers
v0x55a15da95720_0 .net "b", 0 0, L_0x55a15defd970;  1 drivers
v0x55a15da957f0_0 .net "en", 0 0, L_0x55a15defdcb0;  alias, 1 drivers
v0x55a15da958c0_0 .net "q", 0 0, L_0x55a15defda50;  alias, 1 drivers
v0x55a15da95990_0 .net "q_bar", 0 0, L_0x55a15defdae0;  alias, 1 drivers
v0x55a15da95a80_0 .net "r", 0 0, L_0x55a15defdc00;  1 drivers
v0x55a15da95b20_0 .net "s", 0 0, L_0x55a15defd730;  alias, 1 drivers
S_0x55a15da94ff0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da94d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15defda50 .functor NOR 1, L_0x55a15defd970, L_0x55a15defdae0, C4<0>, C4<0>;
L_0x55a15defdae0 .functor NOR 1, L_0x55a15defd840, L_0x55a15defda50, C4<0>, C4<0>;
v0x55a15da95280_0 .net "q", 0 0, L_0x55a15defda50;  alias, 1 drivers
v0x55a15da95360_0 .net "q_bar", 0 0, L_0x55a15defdae0;  alias, 1 drivers
v0x55a15da95420_0 .net "r", 0 0, L_0x55a15defd970;  alias, 1 drivers
v0x55a15da954f0_0 .net "s", 0 0, L_0x55a15defd840;  alias, 1 drivers
S_0x55a15da96010 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da94830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15defe2c0 .functor NOT 1, L_0x55a15defda50, C4<0>, C4<0>, C4<0>;
v0x55a15da970e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da971a0_0 .net "d", 0 0, L_0x55a15defda50;  alias, 1 drivers
v0x55a15da972f0_0 .net "q", 0 0, L_0x55a15defe090;  alias, 1 drivers
v0x55a15da97390_0 .net "q_bar", 0 0, L_0x55a15defe120;  alias, 1 drivers
S_0x55a15da96270 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da96010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15defddf0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15defda50, C4<1>, C4<1>;
L_0x55a15defdfb0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15defe2c0, C4<1>, C4<1>;
v0x55a15da96b30_0 .net "a", 0 0, L_0x55a15defddf0;  1 drivers
v0x55a15da96bf0_0 .net "b", 0 0, L_0x55a15defdfb0;  1 drivers
v0x55a15da96cc0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da96d90_0 .net "q", 0 0, L_0x55a15defe090;  alias, 1 drivers
v0x55a15da96e60_0 .net "q_bar", 0 0, L_0x55a15defe120;  alias, 1 drivers
v0x55a15da96f50_0 .net "r", 0 0, L_0x55a15defe2c0;  1 drivers
v0x55a15da96ff0_0 .net "s", 0 0, L_0x55a15defda50;  alias, 1 drivers
S_0x55a15da964c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da96270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15defe090 .functor NOR 1, L_0x55a15defdfb0, L_0x55a15defe120, C4<0>, C4<0>;
L_0x55a15defe120 .functor NOR 1, L_0x55a15defddf0, L_0x55a15defe090, C4<0>, C4<0>;
v0x55a15da96750_0 .net "q", 0 0, L_0x55a15defe090;  alias, 1 drivers
v0x55a15da96830_0 .net "q_bar", 0 0, L_0x55a15defe120;  alias, 1 drivers
v0x55a15da968f0_0 .net "r", 0 0, L_0x55a15defdfb0;  alias, 1 drivers
v0x55a15da969c0_0 .net "s", 0 0, L_0x55a15defddf0;  alias, 1 drivers
S_0x55a15da97900 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da945c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15defd550 .functor AND 1, L_0x55a15defd5e0, L_0x55a15defe090, C4<1>, C4<1>;
L_0x55a15defd5e0 .functor NOT 1, L_0x55a15defd450, C4<0>, C4<0>, C4<0>;
L_0x55a15defd6a0 .functor AND 1, L_0x55a15defd450, L_0x55a15df0f670, C4<1>, C4<1>;
L_0x55a15defd730 .functor OR 1, L_0x55a15defd6a0, L_0x55a15defd550, C4<0>, C4<0>;
v0x55a15da97b60_0 .net *"_s1", 0 0, L_0x55a15defd5e0;  1 drivers
v0x55a15da97c40_0 .net "in0", 0 0, L_0x55a15defe090;  alias, 1 drivers
v0x55a15da97d90_0 .net "in1", 0 0, L_0x55a15df0f670;  alias, 1 drivers
v0x55a15da97e30_0 .net "out", 0 0, L_0x55a15defd730;  alias, 1 drivers
v0x55a15da97ed0_0 .net "s0", 0 0, L_0x55a15defd450;  alias, 1 drivers
v0x55a15da97f70_0 .net "w0", 0 0, L_0x55a15defd550;  1 drivers
v0x55a15da98030_0 .net "w1", 0 0, L_0x55a15defd6a0;  1 drivers
S_0x55a15da986f0 .scope module, "obc[15]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15defe370 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15da9c2a0_0 .net "a", 0 0, L_0x55a15defe650;  1 drivers
v0x55a15da9c3f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da9c4b0_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15da9c550_0 .net "in", 0 0, L_0x55a15df0f7a0;  1 drivers
v0x55a15da9c5f0_0 .net "out", 0 0, L_0x55a15defefb0;  1 drivers
v0x55a15da9c690_0 .net "rw", 0 0, L_0x55a15defe370;  1 drivers
v0x55a15da9c730_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da98960 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da986f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15defebd0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da9b5f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da9b6b0_0 .net "d", 0 0, L_0x55a15defe650;  alias, 1 drivers
v0x55a15da9b7c0_0 .net "q", 0 0, L_0x55a15defefb0;  alias, 1 drivers
v0x55a15da9b860_0 .net "q0", 0 0, L_0x55a15defe970;  1 drivers
v0x55a15da9b900_0 .net "q_bar", 0 0, L_0x55a15deff040;  1 drivers
S_0x55a15da98bf0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da98960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15defeb20 .functor NOT 1, L_0x55a15defe650, C4<0>, C4<0>, C4<0>;
v0x55a15da99d80_0 .net "clk", 0 0, L_0x55a15defebd0;  1 drivers
v0x55a15da99e40_0 .net "d", 0 0, L_0x55a15defe650;  alias, 1 drivers
v0x55a15da99f10_0 .net "q", 0 0, L_0x55a15defe970;  alias, 1 drivers
v0x55a15da9a030_0 .net "q_bar", 0 0, L_0x55a15defea00;  1 drivers
S_0x55a15da98e80 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da98bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15defe760 .functor AND 1, L_0x55a15defebd0, L_0x55a15defe650, C4<1>, C4<1>;
L_0x55a15defe890 .functor AND 1, L_0x55a15defebd0, L_0x55a15defeb20, C4<1>, C4<1>;
v0x55a15da99790_0 .net "a", 0 0, L_0x55a15defe760;  1 drivers
v0x55a15da99850_0 .net "b", 0 0, L_0x55a15defe890;  1 drivers
v0x55a15da99920_0 .net "en", 0 0, L_0x55a15defebd0;  alias, 1 drivers
v0x55a15da999f0_0 .net "q", 0 0, L_0x55a15defe970;  alias, 1 drivers
v0x55a15da99ac0_0 .net "q_bar", 0 0, L_0x55a15defea00;  alias, 1 drivers
v0x55a15da99bb0_0 .net "r", 0 0, L_0x55a15defeb20;  1 drivers
v0x55a15da99c50_0 .net "s", 0 0, L_0x55a15defe650;  alias, 1 drivers
S_0x55a15da99120 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da98e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15defe970 .functor NOR 1, L_0x55a15defe890, L_0x55a15defea00, C4<0>, C4<0>;
L_0x55a15defea00 .functor NOR 1, L_0x55a15defe760, L_0x55a15defe970, C4<0>, C4<0>;
v0x55a15da993b0_0 .net "q", 0 0, L_0x55a15defe970;  alias, 1 drivers
v0x55a15da99490_0 .net "q_bar", 0 0, L_0x55a15defea00;  alias, 1 drivers
v0x55a15da99550_0 .net "r", 0 0, L_0x55a15defe890;  alias, 1 drivers
v0x55a15da99620_0 .net "s", 0 0, L_0x55a15defe760;  alias, 1 drivers
S_0x55a15da9a140 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da98960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deff1e0 .functor NOT 1, L_0x55a15defe970, C4<0>, C4<0>, C4<0>;
v0x55a15da9b210_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da9b2d0_0 .net "d", 0 0, L_0x55a15defe970;  alias, 1 drivers
v0x55a15da9b420_0 .net "q", 0 0, L_0x55a15defefb0;  alias, 1 drivers
v0x55a15da9b4c0_0 .net "q_bar", 0 0, L_0x55a15deff040;  alias, 1 drivers
S_0x55a15da9a3a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da9a140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15defed10 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15defe970, C4<1>, C4<1>;
L_0x55a15defeed0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deff1e0, C4<1>, C4<1>;
v0x55a15da9ac60_0 .net "a", 0 0, L_0x55a15defed10;  1 drivers
v0x55a15da9ad20_0 .net "b", 0 0, L_0x55a15defeed0;  1 drivers
v0x55a15da9adf0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da9aec0_0 .net "q", 0 0, L_0x55a15defefb0;  alias, 1 drivers
v0x55a15da9af90_0 .net "q_bar", 0 0, L_0x55a15deff040;  alias, 1 drivers
v0x55a15da9b080_0 .net "r", 0 0, L_0x55a15deff1e0;  1 drivers
v0x55a15da9b120_0 .net "s", 0 0, L_0x55a15defe970;  alias, 1 drivers
S_0x55a15da9a5f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da9a3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15defefb0 .functor NOR 1, L_0x55a15defeed0, L_0x55a15deff040, C4<0>, C4<0>;
L_0x55a15deff040 .functor NOR 1, L_0x55a15defed10, L_0x55a15defefb0, C4<0>, C4<0>;
v0x55a15da9a880_0 .net "q", 0 0, L_0x55a15defefb0;  alias, 1 drivers
v0x55a15da9a960_0 .net "q_bar", 0 0, L_0x55a15deff040;  alias, 1 drivers
v0x55a15da9aa20_0 .net "r", 0 0, L_0x55a15defeed0;  alias, 1 drivers
v0x55a15da9aaf0_0 .net "s", 0 0, L_0x55a15defed10;  alias, 1 drivers
S_0x55a15da9ba30 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da986f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15defe470 .functor AND 1, L_0x55a15defe500, L_0x55a15defefb0, C4<1>, C4<1>;
L_0x55a15defe500 .functor NOT 1, L_0x55a15defe370, C4<0>, C4<0>, C4<0>;
L_0x55a15defe5c0 .functor AND 1, L_0x55a15defe370, L_0x55a15df0f7a0, C4<1>, C4<1>;
L_0x55a15defe650 .functor OR 1, L_0x55a15defe5c0, L_0x55a15defe470, C4<0>, C4<0>;
v0x55a15da9bc90_0 .net *"_s1", 0 0, L_0x55a15defe500;  1 drivers
v0x55a15da9bd70_0 .net "in0", 0 0, L_0x55a15defefb0;  alias, 1 drivers
v0x55a15da9bec0_0 .net "in1", 0 0, L_0x55a15df0f7a0;  alias, 1 drivers
v0x55a15da9bf60_0 .net "out", 0 0, L_0x55a15defe650;  alias, 1 drivers
v0x55a15da9c000_0 .net "s0", 0 0, L_0x55a15defe370;  alias, 1 drivers
v0x55a15da9c0a0_0 .net "w0", 0 0, L_0x55a15defe470;  1 drivers
v0x55a15da9c160_0 .net "w1", 0 0, L_0x55a15defe5c0;  1 drivers
S_0x55a15da9c820 .scope module, "obc[16]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deff290 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15daa0450_0 .net "a", 0 0, L_0x55a15deff570;  1 drivers
v0x55a15daa05a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daa0660_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15daa0700_0 .net "in", 0 0, L_0x55a15df0f840;  1 drivers
v0x55a15daa07a0_0 .net "out", 0 0, L_0x55a15deffed0;  1 drivers
v0x55a15daa0840_0 .net "rw", 0 0, L_0x55a15deff290;  1 drivers
v0x55a15daa08e0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da9cba0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da9c820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deffaf0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da9f7a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da9f860_0 .net "d", 0 0, L_0x55a15deff570;  alias, 1 drivers
v0x55a15da9f970_0 .net "q", 0 0, L_0x55a15deffed0;  alias, 1 drivers
v0x55a15da9fa10_0 .net "q0", 0 0, L_0x55a15deff890;  1 drivers
v0x55a15da9fab0_0 .net "q_bar", 0 0, L_0x55a15defff60;  1 drivers
S_0x55a15da9ce30 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da9cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15deffa40 .functor NOT 1, L_0x55a15deff570, C4<0>, C4<0>, C4<0>;
v0x55a15da9dfc0_0 .net "clk", 0 0, L_0x55a15deffaf0;  1 drivers
v0x55a15da9e080_0 .net "d", 0 0, L_0x55a15deff570;  alias, 1 drivers
v0x55a15da9e150_0 .net "q", 0 0, L_0x55a15deff890;  alias, 1 drivers
v0x55a15da9e270_0 .net "q_bar", 0 0, L_0x55a15deff920;  1 drivers
S_0x55a15da9d0c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da9ce30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deff680 .functor AND 1, L_0x55a15deffaf0, L_0x55a15deff570, C4<1>, C4<1>;
L_0x55a15deff7b0 .functor AND 1, L_0x55a15deffaf0, L_0x55a15deffa40, C4<1>, C4<1>;
v0x55a15da9d9d0_0 .net "a", 0 0, L_0x55a15deff680;  1 drivers
v0x55a15da9da90_0 .net "b", 0 0, L_0x55a15deff7b0;  1 drivers
v0x55a15da9db60_0 .net "en", 0 0, L_0x55a15deffaf0;  alias, 1 drivers
v0x55a15da9dc30_0 .net "q", 0 0, L_0x55a15deff890;  alias, 1 drivers
v0x55a15da9dd00_0 .net "q_bar", 0 0, L_0x55a15deff920;  alias, 1 drivers
v0x55a15da9ddf0_0 .net "r", 0 0, L_0x55a15deffa40;  1 drivers
v0x55a15da9de90_0 .net "s", 0 0, L_0x55a15deff570;  alias, 1 drivers
S_0x55a15da9d360 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da9d0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deff890 .functor NOR 1, L_0x55a15deff7b0, L_0x55a15deff920, C4<0>, C4<0>;
L_0x55a15deff920 .functor NOR 1, L_0x55a15deff680, L_0x55a15deff890, C4<0>, C4<0>;
v0x55a15da9d5f0_0 .net "q", 0 0, L_0x55a15deff890;  alias, 1 drivers
v0x55a15da9d6d0_0 .net "q_bar", 0 0, L_0x55a15deff920;  alias, 1 drivers
v0x55a15da9d790_0 .net "r", 0 0, L_0x55a15deff7b0;  alias, 1 drivers
v0x55a15da9d860_0 .net "s", 0 0, L_0x55a15deff680;  alias, 1 drivers
S_0x55a15da9e380 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da9cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df00100 .functor NOT 1, L_0x55a15deff890, C4<0>, C4<0>, C4<0>;
v0x55a15da9f450_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da9f510_0 .net "d", 0 0, L_0x55a15deff890;  alias, 1 drivers
v0x55a15da9f5d0_0 .net "q", 0 0, L_0x55a15deffed0;  alias, 1 drivers
v0x55a15da9f670_0 .net "q_bar", 0 0, L_0x55a15defff60;  alias, 1 drivers
S_0x55a15da9e5e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da9e380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15deffc30 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15deff890, C4<1>, C4<1>;
L_0x55a15deffdf0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df00100, C4<1>, C4<1>;
v0x55a15da9eea0_0 .net "a", 0 0, L_0x55a15deffc30;  1 drivers
v0x55a15da9ef60_0 .net "b", 0 0, L_0x55a15deffdf0;  1 drivers
v0x55a15da9f030_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da9f100_0 .net "q", 0 0, L_0x55a15deffed0;  alias, 1 drivers
v0x55a15da9f1d0_0 .net "q_bar", 0 0, L_0x55a15defff60;  alias, 1 drivers
v0x55a15da9f2c0_0 .net "r", 0 0, L_0x55a15df00100;  1 drivers
v0x55a15da9f360_0 .net "s", 0 0, L_0x55a15deff890;  alias, 1 drivers
S_0x55a15da9e830 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da9e5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15deffed0 .functor NOR 1, L_0x55a15deffdf0, L_0x55a15defff60, C4<0>, C4<0>;
L_0x55a15defff60 .functor NOR 1, L_0x55a15deffc30, L_0x55a15deffed0, C4<0>, C4<0>;
v0x55a15da9eac0_0 .net "q", 0 0, L_0x55a15deffed0;  alias, 1 drivers
v0x55a15da9eba0_0 .net "q_bar", 0 0, L_0x55a15defff60;  alias, 1 drivers
v0x55a15da9ec60_0 .net "r", 0 0, L_0x55a15deffdf0;  alias, 1 drivers
v0x55a15da9ed30_0 .net "s", 0 0, L_0x55a15deffc30;  alias, 1 drivers
S_0x55a15da9fbe0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da9c820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15deff390 .functor AND 1, L_0x55a15deff420, L_0x55a15deffed0, C4<1>, C4<1>;
L_0x55a15deff420 .functor NOT 1, L_0x55a15deff290, C4<0>, C4<0>, C4<0>;
L_0x55a15deff4e0 .functor AND 1, L_0x55a15deff290, L_0x55a15df0f840, C4<1>, C4<1>;
L_0x55a15deff570 .functor OR 1, L_0x55a15deff4e0, L_0x55a15deff390, C4<0>, C4<0>;
v0x55a15da9fe40_0 .net *"_s1", 0 0, L_0x55a15deff420;  1 drivers
v0x55a15da9ff20_0 .net "in0", 0 0, L_0x55a15deffed0;  alias, 1 drivers
v0x55a15daa0070_0 .net "in1", 0 0, L_0x55a15df0f840;  alias, 1 drivers
v0x55a15daa0110_0 .net "out", 0 0, L_0x55a15deff570;  alias, 1 drivers
v0x55a15daa01b0_0 .net "s0", 0 0, L_0x55a15deff290;  alias, 1 drivers
v0x55a15daa0250_0 .net "w0", 0 0, L_0x55a15deff390;  1 drivers
v0x55a15daa0310_0 .net "w1", 0 0, L_0x55a15deff4e0;  1 drivers
S_0x55a15daa09d0 .scope module, "obc[17]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df001b0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15daa4580_0 .net "a", 0 0, L_0x55a15df00490;  1 drivers
v0x55a15daa46d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daa4790_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15daa4830_0 .net "in", 0 0, L_0x55a15df0f980;  1 drivers
v0x55a15daa48d0_0 .net "out", 0 0, L_0x55a15df00df0;  1 drivers
v0x55a15daa4970_0 .net "rw", 0 0, L_0x55a15df001b0;  1 drivers
v0x55a15daa4a10_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15daa0c40 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15daa09d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df00a10 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15daa38d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daa3990_0 .net "d", 0 0, L_0x55a15df00490;  alias, 1 drivers
v0x55a15daa3aa0_0 .net "q", 0 0, L_0x55a15df00df0;  alias, 1 drivers
v0x55a15daa3b40_0 .net "q0", 0 0, L_0x55a15df007b0;  1 drivers
v0x55a15daa3be0_0 .net "q_bar", 0 0, L_0x55a15df00e80;  1 drivers
S_0x55a15daa0ed0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15daa0c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df00960 .functor NOT 1, L_0x55a15df00490, C4<0>, C4<0>, C4<0>;
v0x55a15daa2060_0 .net "clk", 0 0, L_0x55a15df00a10;  1 drivers
v0x55a15daa2120_0 .net "d", 0 0, L_0x55a15df00490;  alias, 1 drivers
v0x55a15daa21f0_0 .net "q", 0 0, L_0x55a15df007b0;  alias, 1 drivers
v0x55a15daa2310_0 .net "q_bar", 0 0, L_0x55a15df00840;  1 drivers
S_0x55a15daa1160 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15daa0ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df005a0 .functor AND 1, L_0x55a15df00a10, L_0x55a15df00490, C4<1>, C4<1>;
L_0x55a15df006d0 .functor AND 1, L_0x55a15df00a10, L_0x55a15df00960, C4<1>, C4<1>;
v0x55a15daa1a70_0 .net "a", 0 0, L_0x55a15df005a0;  1 drivers
v0x55a15daa1b30_0 .net "b", 0 0, L_0x55a15df006d0;  1 drivers
v0x55a15daa1c00_0 .net "en", 0 0, L_0x55a15df00a10;  alias, 1 drivers
v0x55a15daa1cd0_0 .net "q", 0 0, L_0x55a15df007b0;  alias, 1 drivers
v0x55a15daa1da0_0 .net "q_bar", 0 0, L_0x55a15df00840;  alias, 1 drivers
v0x55a15daa1e90_0 .net "r", 0 0, L_0x55a15df00960;  1 drivers
v0x55a15daa1f30_0 .net "s", 0 0, L_0x55a15df00490;  alias, 1 drivers
S_0x55a15daa1400 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15daa1160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df007b0 .functor NOR 1, L_0x55a15df006d0, L_0x55a15df00840, C4<0>, C4<0>;
L_0x55a15df00840 .functor NOR 1, L_0x55a15df005a0, L_0x55a15df007b0, C4<0>, C4<0>;
v0x55a15daa1690_0 .net "q", 0 0, L_0x55a15df007b0;  alias, 1 drivers
v0x55a15daa1770_0 .net "q_bar", 0 0, L_0x55a15df00840;  alias, 1 drivers
v0x55a15daa1830_0 .net "r", 0 0, L_0x55a15df006d0;  alias, 1 drivers
v0x55a15daa1900_0 .net "s", 0 0, L_0x55a15df005a0;  alias, 1 drivers
S_0x55a15daa2420 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15daa0c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df01020 .functor NOT 1, L_0x55a15df007b0, C4<0>, C4<0>, C4<0>;
v0x55a15daa34f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daa35b0_0 .net "d", 0 0, L_0x55a15df007b0;  alias, 1 drivers
v0x55a15daa3700_0 .net "q", 0 0, L_0x55a15df00df0;  alias, 1 drivers
v0x55a15daa37a0_0 .net "q_bar", 0 0, L_0x55a15df00e80;  alias, 1 drivers
S_0x55a15daa2680 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15daa2420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df00b50 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df007b0, C4<1>, C4<1>;
L_0x55a15df00d10 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df01020, C4<1>, C4<1>;
v0x55a15daa2f40_0 .net "a", 0 0, L_0x55a15df00b50;  1 drivers
v0x55a15daa3000_0 .net "b", 0 0, L_0x55a15df00d10;  1 drivers
v0x55a15daa30d0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daa31a0_0 .net "q", 0 0, L_0x55a15df00df0;  alias, 1 drivers
v0x55a15daa3270_0 .net "q_bar", 0 0, L_0x55a15df00e80;  alias, 1 drivers
v0x55a15daa3360_0 .net "r", 0 0, L_0x55a15df01020;  1 drivers
v0x55a15daa3400_0 .net "s", 0 0, L_0x55a15df007b0;  alias, 1 drivers
S_0x55a15daa28d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15daa2680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df00df0 .functor NOR 1, L_0x55a15df00d10, L_0x55a15df00e80, C4<0>, C4<0>;
L_0x55a15df00e80 .functor NOR 1, L_0x55a15df00b50, L_0x55a15df00df0, C4<0>, C4<0>;
v0x55a15daa2b60_0 .net "q", 0 0, L_0x55a15df00df0;  alias, 1 drivers
v0x55a15daa2c40_0 .net "q_bar", 0 0, L_0x55a15df00e80;  alias, 1 drivers
v0x55a15daa2d00_0 .net "r", 0 0, L_0x55a15df00d10;  alias, 1 drivers
v0x55a15daa2dd0_0 .net "s", 0 0, L_0x55a15df00b50;  alias, 1 drivers
S_0x55a15daa3d10 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15daa09d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df002b0 .functor AND 1, L_0x55a15df00340, L_0x55a15df00df0, C4<1>, C4<1>;
L_0x55a15df00340 .functor NOT 1, L_0x55a15df001b0, C4<0>, C4<0>, C4<0>;
L_0x55a15df00400 .functor AND 1, L_0x55a15df001b0, L_0x55a15df0f980, C4<1>, C4<1>;
L_0x55a15df00490 .functor OR 1, L_0x55a15df00400, L_0x55a15df002b0, C4<0>, C4<0>;
v0x55a15daa3f70_0 .net *"_s1", 0 0, L_0x55a15df00340;  1 drivers
v0x55a15daa4050_0 .net "in0", 0 0, L_0x55a15df00df0;  alias, 1 drivers
v0x55a15daa41a0_0 .net "in1", 0 0, L_0x55a15df0f980;  alias, 1 drivers
v0x55a15daa4240_0 .net "out", 0 0, L_0x55a15df00490;  alias, 1 drivers
v0x55a15daa42e0_0 .net "s0", 0 0, L_0x55a15df001b0;  alias, 1 drivers
v0x55a15daa4380_0 .net "w0", 0 0, L_0x55a15df002b0;  1 drivers
v0x55a15daa4440_0 .net "w1", 0 0, L_0x55a15df00400;  1 drivers
S_0x55a15daa4b00 .scope module, "obc[18]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df010d0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15daa86b0_0 .net "a", 0 0, L_0x55a15df013b0;  1 drivers
v0x55a15daa8800_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daa88c0_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15daa8960_0 .net "in", 0 0, L_0x55a15df0fa20;  1 drivers
v0x55a15daa8a00_0 .net "out", 0 0, L_0x55a15df01d10;  1 drivers
v0x55a15daa8aa0_0 .net "rw", 0 0, L_0x55a15df010d0;  1 drivers
v0x55a15daa8b40_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15daa4d70 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15daa4b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df01930 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15daa7a00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daa7ac0_0 .net "d", 0 0, L_0x55a15df013b0;  alias, 1 drivers
v0x55a15daa7bd0_0 .net "q", 0 0, L_0x55a15df01d10;  alias, 1 drivers
v0x55a15daa7c70_0 .net "q0", 0 0, L_0x55a15df016d0;  1 drivers
v0x55a15daa7d10_0 .net "q_bar", 0 0, L_0x55a15df01da0;  1 drivers
S_0x55a15daa5000 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15daa4d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df01880 .functor NOT 1, L_0x55a15df013b0, C4<0>, C4<0>, C4<0>;
v0x55a15daa6190_0 .net "clk", 0 0, L_0x55a15df01930;  1 drivers
v0x55a15daa6250_0 .net "d", 0 0, L_0x55a15df013b0;  alias, 1 drivers
v0x55a15daa6320_0 .net "q", 0 0, L_0x55a15df016d0;  alias, 1 drivers
v0x55a15daa6440_0 .net "q_bar", 0 0, L_0x55a15df01760;  1 drivers
S_0x55a15daa5290 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15daa5000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df014c0 .functor AND 1, L_0x55a15df01930, L_0x55a15df013b0, C4<1>, C4<1>;
L_0x55a15df015f0 .functor AND 1, L_0x55a15df01930, L_0x55a15df01880, C4<1>, C4<1>;
v0x55a15daa5ba0_0 .net "a", 0 0, L_0x55a15df014c0;  1 drivers
v0x55a15daa5c60_0 .net "b", 0 0, L_0x55a15df015f0;  1 drivers
v0x55a15daa5d30_0 .net "en", 0 0, L_0x55a15df01930;  alias, 1 drivers
v0x55a15daa5e00_0 .net "q", 0 0, L_0x55a15df016d0;  alias, 1 drivers
v0x55a15daa5ed0_0 .net "q_bar", 0 0, L_0x55a15df01760;  alias, 1 drivers
v0x55a15daa5fc0_0 .net "r", 0 0, L_0x55a15df01880;  1 drivers
v0x55a15daa6060_0 .net "s", 0 0, L_0x55a15df013b0;  alias, 1 drivers
S_0x55a15daa5530 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15daa5290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df016d0 .functor NOR 1, L_0x55a15df015f0, L_0x55a15df01760, C4<0>, C4<0>;
L_0x55a15df01760 .functor NOR 1, L_0x55a15df014c0, L_0x55a15df016d0, C4<0>, C4<0>;
v0x55a15daa57c0_0 .net "q", 0 0, L_0x55a15df016d0;  alias, 1 drivers
v0x55a15daa58a0_0 .net "q_bar", 0 0, L_0x55a15df01760;  alias, 1 drivers
v0x55a15daa5960_0 .net "r", 0 0, L_0x55a15df015f0;  alias, 1 drivers
v0x55a15daa5a30_0 .net "s", 0 0, L_0x55a15df014c0;  alias, 1 drivers
S_0x55a15daa6550 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15daa4d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df01f40 .functor NOT 1, L_0x55a15df016d0, C4<0>, C4<0>, C4<0>;
v0x55a15daa7620_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daa76e0_0 .net "d", 0 0, L_0x55a15df016d0;  alias, 1 drivers
v0x55a15daa7830_0 .net "q", 0 0, L_0x55a15df01d10;  alias, 1 drivers
v0x55a15daa78d0_0 .net "q_bar", 0 0, L_0x55a15df01da0;  alias, 1 drivers
S_0x55a15daa67b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15daa6550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df01a70 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df016d0, C4<1>, C4<1>;
L_0x55a15df01c30 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df01f40, C4<1>, C4<1>;
v0x55a15daa7070_0 .net "a", 0 0, L_0x55a15df01a70;  1 drivers
v0x55a15daa7130_0 .net "b", 0 0, L_0x55a15df01c30;  1 drivers
v0x55a15daa7200_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daa72d0_0 .net "q", 0 0, L_0x55a15df01d10;  alias, 1 drivers
v0x55a15daa73a0_0 .net "q_bar", 0 0, L_0x55a15df01da0;  alias, 1 drivers
v0x55a15daa7490_0 .net "r", 0 0, L_0x55a15df01f40;  1 drivers
v0x55a15daa7530_0 .net "s", 0 0, L_0x55a15df016d0;  alias, 1 drivers
S_0x55a15daa6a00 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15daa67b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df01d10 .functor NOR 1, L_0x55a15df01c30, L_0x55a15df01da0, C4<0>, C4<0>;
L_0x55a15df01da0 .functor NOR 1, L_0x55a15df01a70, L_0x55a15df01d10, C4<0>, C4<0>;
v0x55a15daa6c90_0 .net "q", 0 0, L_0x55a15df01d10;  alias, 1 drivers
v0x55a15daa6d70_0 .net "q_bar", 0 0, L_0x55a15df01da0;  alias, 1 drivers
v0x55a15daa6e30_0 .net "r", 0 0, L_0x55a15df01c30;  alias, 1 drivers
v0x55a15daa6f00_0 .net "s", 0 0, L_0x55a15df01a70;  alias, 1 drivers
S_0x55a15daa7e40 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15daa4b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df011d0 .functor AND 1, L_0x55a15df01260, L_0x55a15df01d10, C4<1>, C4<1>;
L_0x55a15df01260 .functor NOT 1, L_0x55a15df010d0, C4<0>, C4<0>, C4<0>;
L_0x55a15df01320 .functor AND 1, L_0x55a15df010d0, L_0x55a15df0fa20, C4<1>, C4<1>;
L_0x55a15df013b0 .functor OR 1, L_0x55a15df01320, L_0x55a15df011d0, C4<0>, C4<0>;
v0x55a15daa80a0_0 .net *"_s1", 0 0, L_0x55a15df01260;  1 drivers
v0x55a15daa8180_0 .net "in0", 0 0, L_0x55a15df01d10;  alias, 1 drivers
v0x55a15daa82d0_0 .net "in1", 0 0, L_0x55a15df0fa20;  alias, 1 drivers
v0x55a15daa8370_0 .net "out", 0 0, L_0x55a15df013b0;  alias, 1 drivers
v0x55a15daa8410_0 .net "s0", 0 0, L_0x55a15df010d0;  alias, 1 drivers
v0x55a15daa84b0_0 .net "w0", 0 0, L_0x55a15df011d0;  1 drivers
v0x55a15daa8570_0 .net "w1", 0 0, L_0x55a15df01320;  1 drivers
S_0x55a15daa8c30 .scope module, "obc[19]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df01ff0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15daac7e0_0 .net "a", 0 0, L_0x55a15df022d0;  1 drivers
v0x55a15daac930_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daac9f0_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15daaca90_0 .net "in", 0 0, L_0x55a15df0f8e0;  1 drivers
v0x55a15daacb30_0 .net "out", 0 0, L_0x55a15df02c30;  1 drivers
v0x55a15daacbd0_0 .net "rw", 0 0, L_0x55a15df01ff0;  1 drivers
v0x55a15daacc70_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15daa8ea0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15daa8c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df02850 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15daabb30_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daabbf0_0 .net "d", 0 0, L_0x55a15df022d0;  alias, 1 drivers
v0x55a15daabd00_0 .net "q", 0 0, L_0x55a15df02c30;  alias, 1 drivers
v0x55a15daabda0_0 .net "q0", 0 0, L_0x55a15df025f0;  1 drivers
v0x55a15daabe40_0 .net "q_bar", 0 0, L_0x55a15df02cc0;  1 drivers
S_0x55a15daa9130 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15daa8ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df027a0 .functor NOT 1, L_0x55a15df022d0, C4<0>, C4<0>, C4<0>;
v0x55a15daaa2c0_0 .net "clk", 0 0, L_0x55a15df02850;  1 drivers
v0x55a15daaa380_0 .net "d", 0 0, L_0x55a15df022d0;  alias, 1 drivers
v0x55a15daaa450_0 .net "q", 0 0, L_0x55a15df025f0;  alias, 1 drivers
v0x55a15daaa570_0 .net "q_bar", 0 0, L_0x55a15df02680;  1 drivers
S_0x55a15daa93c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15daa9130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df023e0 .functor AND 1, L_0x55a15df02850, L_0x55a15df022d0, C4<1>, C4<1>;
L_0x55a15df02510 .functor AND 1, L_0x55a15df02850, L_0x55a15df027a0, C4<1>, C4<1>;
v0x55a15daa9cd0_0 .net "a", 0 0, L_0x55a15df023e0;  1 drivers
v0x55a15daa9d90_0 .net "b", 0 0, L_0x55a15df02510;  1 drivers
v0x55a15daa9e60_0 .net "en", 0 0, L_0x55a15df02850;  alias, 1 drivers
v0x55a15daa9f30_0 .net "q", 0 0, L_0x55a15df025f0;  alias, 1 drivers
v0x55a15daaa000_0 .net "q_bar", 0 0, L_0x55a15df02680;  alias, 1 drivers
v0x55a15daaa0f0_0 .net "r", 0 0, L_0x55a15df027a0;  1 drivers
v0x55a15daaa190_0 .net "s", 0 0, L_0x55a15df022d0;  alias, 1 drivers
S_0x55a15daa9660 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15daa93c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df025f0 .functor NOR 1, L_0x55a15df02510, L_0x55a15df02680, C4<0>, C4<0>;
L_0x55a15df02680 .functor NOR 1, L_0x55a15df023e0, L_0x55a15df025f0, C4<0>, C4<0>;
v0x55a15daa98f0_0 .net "q", 0 0, L_0x55a15df025f0;  alias, 1 drivers
v0x55a15daa99d0_0 .net "q_bar", 0 0, L_0x55a15df02680;  alias, 1 drivers
v0x55a15daa9a90_0 .net "r", 0 0, L_0x55a15df02510;  alias, 1 drivers
v0x55a15daa9b60_0 .net "s", 0 0, L_0x55a15df023e0;  alias, 1 drivers
S_0x55a15daaa680 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15daa8ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df02e60 .functor NOT 1, L_0x55a15df025f0, C4<0>, C4<0>, C4<0>;
v0x55a15daab750_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daab810_0 .net "d", 0 0, L_0x55a15df025f0;  alias, 1 drivers
v0x55a15daab960_0 .net "q", 0 0, L_0x55a15df02c30;  alias, 1 drivers
v0x55a15daaba00_0 .net "q_bar", 0 0, L_0x55a15df02cc0;  alias, 1 drivers
S_0x55a15daaa8e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15daaa680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df02990 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df025f0, C4<1>, C4<1>;
L_0x55a15df02b50 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df02e60, C4<1>, C4<1>;
v0x55a15daab1a0_0 .net "a", 0 0, L_0x55a15df02990;  1 drivers
v0x55a15daab260_0 .net "b", 0 0, L_0x55a15df02b50;  1 drivers
v0x55a15daab330_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daab400_0 .net "q", 0 0, L_0x55a15df02c30;  alias, 1 drivers
v0x55a15daab4d0_0 .net "q_bar", 0 0, L_0x55a15df02cc0;  alias, 1 drivers
v0x55a15daab5c0_0 .net "r", 0 0, L_0x55a15df02e60;  1 drivers
v0x55a15daab660_0 .net "s", 0 0, L_0x55a15df025f0;  alias, 1 drivers
S_0x55a15daaab30 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15daaa8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df02c30 .functor NOR 1, L_0x55a15df02b50, L_0x55a15df02cc0, C4<0>, C4<0>;
L_0x55a15df02cc0 .functor NOR 1, L_0x55a15df02990, L_0x55a15df02c30, C4<0>, C4<0>;
v0x55a15daaadc0_0 .net "q", 0 0, L_0x55a15df02c30;  alias, 1 drivers
v0x55a15daaaea0_0 .net "q_bar", 0 0, L_0x55a15df02cc0;  alias, 1 drivers
v0x55a15daaaf60_0 .net "r", 0 0, L_0x55a15df02b50;  alias, 1 drivers
v0x55a15daab030_0 .net "s", 0 0, L_0x55a15df02990;  alias, 1 drivers
S_0x55a15daabf70 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15daa8c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df020f0 .functor AND 1, L_0x55a15df02180, L_0x55a15df02c30, C4<1>, C4<1>;
L_0x55a15df02180 .functor NOT 1, L_0x55a15df01ff0, C4<0>, C4<0>, C4<0>;
L_0x55a15df02240 .functor AND 1, L_0x55a15df01ff0, L_0x55a15df0f8e0, C4<1>, C4<1>;
L_0x55a15df022d0 .functor OR 1, L_0x55a15df02240, L_0x55a15df020f0, C4<0>, C4<0>;
v0x55a15daac1d0_0 .net *"_s1", 0 0, L_0x55a15df02180;  1 drivers
v0x55a15daac2b0_0 .net "in0", 0 0, L_0x55a15df02c30;  alias, 1 drivers
v0x55a15daac400_0 .net "in1", 0 0, L_0x55a15df0f8e0;  alias, 1 drivers
v0x55a15daac4a0_0 .net "out", 0 0, L_0x55a15df022d0;  alias, 1 drivers
v0x55a15daac540_0 .net "s0", 0 0, L_0x55a15df01ff0;  alias, 1 drivers
v0x55a15daac5e0_0 .net "w0", 0 0, L_0x55a15df020f0;  1 drivers
v0x55a15daac6a0_0 .net "w1", 0 0, L_0x55a15df02240;  1 drivers
S_0x55a15daacd60 .scope module, "obc[20]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df02f10 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15dab0910_0 .net "a", 0 0, L_0x55a15df031f0;  1 drivers
v0x55a15dab0a60_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dab0b20_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15dab0bc0_0 .net "in", 0 0, L_0x55a15df0fb70;  1 drivers
v0x55a15dab0c60_0 .net "out", 0 0, L_0x55a15df03b50;  1 drivers
v0x55a15dab0d00_0 .net "rw", 0 0, L_0x55a15df02f10;  1 drivers
v0x55a15dab0da0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15daacfd0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15daacd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df03770 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15daafc60_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daafd20_0 .net "d", 0 0, L_0x55a15df031f0;  alias, 1 drivers
v0x55a15daafe30_0 .net "q", 0 0, L_0x55a15df03b50;  alias, 1 drivers
v0x55a15daafed0_0 .net "q0", 0 0, L_0x55a15df03510;  1 drivers
v0x55a15daaff70_0 .net "q_bar", 0 0, L_0x55a15df03be0;  1 drivers
S_0x55a15daad260 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15daacfd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df036c0 .functor NOT 1, L_0x55a15df031f0, C4<0>, C4<0>, C4<0>;
v0x55a15daae3f0_0 .net "clk", 0 0, L_0x55a15df03770;  1 drivers
v0x55a15daae4b0_0 .net "d", 0 0, L_0x55a15df031f0;  alias, 1 drivers
v0x55a15daae580_0 .net "q", 0 0, L_0x55a15df03510;  alias, 1 drivers
v0x55a15daae6a0_0 .net "q_bar", 0 0, L_0x55a15df035a0;  1 drivers
S_0x55a15daad4f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15daad260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df03300 .functor AND 1, L_0x55a15df03770, L_0x55a15df031f0, C4<1>, C4<1>;
L_0x55a15df03430 .functor AND 1, L_0x55a15df03770, L_0x55a15df036c0, C4<1>, C4<1>;
v0x55a15daade00_0 .net "a", 0 0, L_0x55a15df03300;  1 drivers
v0x55a15daadec0_0 .net "b", 0 0, L_0x55a15df03430;  1 drivers
v0x55a15daadf90_0 .net "en", 0 0, L_0x55a15df03770;  alias, 1 drivers
v0x55a15daae060_0 .net "q", 0 0, L_0x55a15df03510;  alias, 1 drivers
v0x55a15daae130_0 .net "q_bar", 0 0, L_0x55a15df035a0;  alias, 1 drivers
v0x55a15daae220_0 .net "r", 0 0, L_0x55a15df036c0;  1 drivers
v0x55a15daae2c0_0 .net "s", 0 0, L_0x55a15df031f0;  alias, 1 drivers
S_0x55a15daad790 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15daad4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df03510 .functor NOR 1, L_0x55a15df03430, L_0x55a15df035a0, C4<0>, C4<0>;
L_0x55a15df035a0 .functor NOR 1, L_0x55a15df03300, L_0x55a15df03510, C4<0>, C4<0>;
v0x55a15daada20_0 .net "q", 0 0, L_0x55a15df03510;  alias, 1 drivers
v0x55a15daadb00_0 .net "q_bar", 0 0, L_0x55a15df035a0;  alias, 1 drivers
v0x55a15daadbc0_0 .net "r", 0 0, L_0x55a15df03430;  alias, 1 drivers
v0x55a15daadc90_0 .net "s", 0 0, L_0x55a15df03300;  alias, 1 drivers
S_0x55a15daae7b0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15daacfd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df03d80 .functor NOT 1, L_0x55a15df03510, C4<0>, C4<0>, C4<0>;
v0x55a15daaf880_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daaf940_0 .net "d", 0 0, L_0x55a15df03510;  alias, 1 drivers
v0x55a15daafa90_0 .net "q", 0 0, L_0x55a15df03b50;  alias, 1 drivers
v0x55a15daafb30_0 .net "q_bar", 0 0, L_0x55a15df03be0;  alias, 1 drivers
S_0x55a15daaea10 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15daae7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df038b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df03510, C4<1>, C4<1>;
L_0x55a15df03a70 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df03d80, C4<1>, C4<1>;
v0x55a15daaf2d0_0 .net "a", 0 0, L_0x55a15df038b0;  1 drivers
v0x55a15daaf390_0 .net "b", 0 0, L_0x55a15df03a70;  1 drivers
v0x55a15daaf460_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daaf530_0 .net "q", 0 0, L_0x55a15df03b50;  alias, 1 drivers
v0x55a15daaf600_0 .net "q_bar", 0 0, L_0x55a15df03be0;  alias, 1 drivers
v0x55a15daaf6f0_0 .net "r", 0 0, L_0x55a15df03d80;  1 drivers
v0x55a15daaf790_0 .net "s", 0 0, L_0x55a15df03510;  alias, 1 drivers
S_0x55a15daaec60 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15daaea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df03b50 .functor NOR 1, L_0x55a15df03a70, L_0x55a15df03be0, C4<0>, C4<0>;
L_0x55a15df03be0 .functor NOR 1, L_0x55a15df038b0, L_0x55a15df03b50, C4<0>, C4<0>;
v0x55a15daaeef0_0 .net "q", 0 0, L_0x55a15df03b50;  alias, 1 drivers
v0x55a15daaefd0_0 .net "q_bar", 0 0, L_0x55a15df03be0;  alias, 1 drivers
v0x55a15daaf090_0 .net "r", 0 0, L_0x55a15df03a70;  alias, 1 drivers
v0x55a15daaf160_0 .net "s", 0 0, L_0x55a15df038b0;  alias, 1 drivers
S_0x55a15dab00a0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15daacd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df03010 .functor AND 1, L_0x55a15df030a0, L_0x55a15df03b50, C4<1>, C4<1>;
L_0x55a15df030a0 .functor NOT 1, L_0x55a15df02f10, C4<0>, C4<0>, C4<0>;
L_0x55a15df03160 .functor AND 1, L_0x55a15df02f10, L_0x55a15df0fb70, C4<1>, C4<1>;
L_0x55a15df031f0 .functor OR 1, L_0x55a15df03160, L_0x55a15df03010, C4<0>, C4<0>;
v0x55a15dab0300_0 .net *"_s1", 0 0, L_0x55a15df030a0;  1 drivers
v0x55a15dab03e0_0 .net "in0", 0 0, L_0x55a15df03b50;  alias, 1 drivers
v0x55a15dab0530_0 .net "in1", 0 0, L_0x55a15df0fb70;  alias, 1 drivers
v0x55a15dab05d0_0 .net "out", 0 0, L_0x55a15df031f0;  alias, 1 drivers
v0x55a15dab0670_0 .net "s0", 0 0, L_0x55a15df02f10;  alias, 1 drivers
v0x55a15dab0710_0 .net "w0", 0 0, L_0x55a15df03010;  1 drivers
v0x55a15dab07d0_0 .net "w1", 0 0, L_0x55a15df03160;  1 drivers
S_0x55a15dab0e90 .scope module, "obc[21]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df03e30 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15dab4a40_0 .net "a", 0 0, L_0x55a15df04110;  1 drivers
v0x55a15dab4b90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dab4c50_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15dab4cf0_0 .net "in", 0 0, L_0x55a15df0fac0;  1 drivers
v0x55a15dab4d90_0 .net "out", 0 0, L_0x55a15df04a70;  1 drivers
v0x55a15dab4e30_0 .net "rw", 0 0, L_0x55a15df03e30;  1 drivers
v0x55a15dab4ed0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dab1100 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dab0e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df04690 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dab3d90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dab3e50_0 .net "d", 0 0, L_0x55a15df04110;  alias, 1 drivers
v0x55a15dab3f60_0 .net "q", 0 0, L_0x55a15df04a70;  alias, 1 drivers
v0x55a15dab4000_0 .net "q0", 0 0, L_0x55a15df04430;  1 drivers
v0x55a15dab40a0_0 .net "q_bar", 0 0, L_0x55a15df04b00;  1 drivers
S_0x55a15dab1390 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dab1100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df045e0 .functor NOT 1, L_0x55a15df04110, C4<0>, C4<0>, C4<0>;
v0x55a15dab2520_0 .net "clk", 0 0, L_0x55a15df04690;  1 drivers
v0x55a15dab25e0_0 .net "d", 0 0, L_0x55a15df04110;  alias, 1 drivers
v0x55a15dab26b0_0 .net "q", 0 0, L_0x55a15df04430;  alias, 1 drivers
v0x55a15dab27d0_0 .net "q_bar", 0 0, L_0x55a15df044c0;  1 drivers
S_0x55a15dab1620 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dab1390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df04220 .functor AND 1, L_0x55a15df04690, L_0x55a15df04110, C4<1>, C4<1>;
L_0x55a15df04350 .functor AND 1, L_0x55a15df04690, L_0x55a15df045e0, C4<1>, C4<1>;
v0x55a15dab1f30_0 .net "a", 0 0, L_0x55a15df04220;  1 drivers
v0x55a15dab1ff0_0 .net "b", 0 0, L_0x55a15df04350;  1 drivers
v0x55a15dab20c0_0 .net "en", 0 0, L_0x55a15df04690;  alias, 1 drivers
v0x55a15dab2190_0 .net "q", 0 0, L_0x55a15df04430;  alias, 1 drivers
v0x55a15dab2260_0 .net "q_bar", 0 0, L_0x55a15df044c0;  alias, 1 drivers
v0x55a15dab2350_0 .net "r", 0 0, L_0x55a15df045e0;  1 drivers
v0x55a15dab23f0_0 .net "s", 0 0, L_0x55a15df04110;  alias, 1 drivers
S_0x55a15dab18c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dab1620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df04430 .functor NOR 1, L_0x55a15df04350, L_0x55a15df044c0, C4<0>, C4<0>;
L_0x55a15df044c0 .functor NOR 1, L_0x55a15df04220, L_0x55a15df04430, C4<0>, C4<0>;
v0x55a15dab1b50_0 .net "q", 0 0, L_0x55a15df04430;  alias, 1 drivers
v0x55a15dab1c30_0 .net "q_bar", 0 0, L_0x55a15df044c0;  alias, 1 drivers
v0x55a15dab1cf0_0 .net "r", 0 0, L_0x55a15df04350;  alias, 1 drivers
v0x55a15dab1dc0_0 .net "s", 0 0, L_0x55a15df04220;  alias, 1 drivers
S_0x55a15dab28e0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dab1100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df04ca0 .functor NOT 1, L_0x55a15df04430, C4<0>, C4<0>, C4<0>;
v0x55a15dab39b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dab3a70_0 .net "d", 0 0, L_0x55a15df04430;  alias, 1 drivers
v0x55a15dab3bc0_0 .net "q", 0 0, L_0x55a15df04a70;  alias, 1 drivers
v0x55a15dab3c60_0 .net "q_bar", 0 0, L_0x55a15df04b00;  alias, 1 drivers
S_0x55a15dab2b40 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dab28e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df047d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df04430, C4<1>, C4<1>;
L_0x55a15df04990 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df04ca0, C4<1>, C4<1>;
v0x55a15dab3400_0 .net "a", 0 0, L_0x55a15df047d0;  1 drivers
v0x55a15dab34c0_0 .net "b", 0 0, L_0x55a15df04990;  1 drivers
v0x55a15dab3590_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dab3660_0 .net "q", 0 0, L_0x55a15df04a70;  alias, 1 drivers
v0x55a15dab3730_0 .net "q_bar", 0 0, L_0x55a15df04b00;  alias, 1 drivers
v0x55a15dab3820_0 .net "r", 0 0, L_0x55a15df04ca0;  1 drivers
v0x55a15dab38c0_0 .net "s", 0 0, L_0x55a15df04430;  alias, 1 drivers
S_0x55a15dab2d90 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dab2b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df04a70 .functor NOR 1, L_0x55a15df04990, L_0x55a15df04b00, C4<0>, C4<0>;
L_0x55a15df04b00 .functor NOR 1, L_0x55a15df047d0, L_0x55a15df04a70, C4<0>, C4<0>;
v0x55a15dab3020_0 .net "q", 0 0, L_0x55a15df04a70;  alias, 1 drivers
v0x55a15dab3100_0 .net "q_bar", 0 0, L_0x55a15df04b00;  alias, 1 drivers
v0x55a15dab31c0_0 .net "r", 0 0, L_0x55a15df04990;  alias, 1 drivers
v0x55a15dab3290_0 .net "s", 0 0, L_0x55a15df047d0;  alias, 1 drivers
S_0x55a15dab41d0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dab0e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df03f30 .functor AND 1, L_0x55a15df03fc0, L_0x55a15df04a70, C4<1>, C4<1>;
L_0x55a15df03fc0 .functor NOT 1, L_0x55a15df03e30, C4<0>, C4<0>, C4<0>;
L_0x55a15df04080 .functor AND 1, L_0x55a15df03e30, L_0x55a15df0fac0, C4<1>, C4<1>;
L_0x55a15df04110 .functor OR 1, L_0x55a15df04080, L_0x55a15df03f30, C4<0>, C4<0>;
v0x55a15dab4430_0 .net *"_s1", 0 0, L_0x55a15df03fc0;  1 drivers
v0x55a15dab4510_0 .net "in0", 0 0, L_0x55a15df04a70;  alias, 1 drivers
v0x55a15dab4660_0 .net "in1", 0 0, L_0x55a15df0fac0;  alias, 1 drivers
v0x55a15dab4700_0 .net "out", 0 0, L_0x55a15df04110;  alias, 1 drivers
v0x55a15dab47a0_0 .net "s0", 0 0, L_0x55a15df03e30;  alias, 1 drivers
v0x55a15dab4840_0 .net "w0", 0 0, L_0x55a15df03f30;  1 drivers
v0x55a15dab4900_0 .net "w1", 0 0, L_0x55a15df04080;  1 drivers
S_0x55a15dab4fc0 .scope module, "obc[22]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df04d50 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15dab8b70_0 .net "a", 0 0, L_0x55a15df05030;  1 drivers
v0x55a15dab8cc0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dab8d80_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15dab8e20_0 .net "in", 0 0, L_0x55a15df0fcd0;  1 drivers
v0x55a15dab8ec0_0 .net "out", 0 0, L_0x55a15df05990;  1 drivers
v0x55a15dab8f60_0 .net "rw", 0 0, L_0x55a15df04d50;  1 drivers
v0x55a15dab9000_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dab5230 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dab4fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df055b0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dab7ec0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dab7f80_0 .net "d", 0 0, L_0x55a15df05030;  alias, 1 drivers
v0x55a15dab8090_0 .net "q", 0 0, L_0x55a15df05990;  alias, 1 drivers
v0x55a15dab8130_0 .net "q0", 0 0, L_0x55a15df05350;  1 drivers
v0x55a15dab81d0_0 .net "q_bar", 0 0, L_0x55a15df05a20;  1 drivers
S_0x55a15dab54c0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dab5230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df05500 .functor NOT 1, L_0x55a15df05030, C4<0>, C4<0>, C4<0>;
v0x55a15dab6650_0 .net "clk", 0 0, L_0x55a15df055b0;  1 drivers
v0x55a15dab6710_0 .net "d", 0 0, L_0x55a15df05030;  alias, 1 drivers
v0x55a15dab67e0_0 .net "q", 0 0, L_0x55a15df05350;  alias, 1 drivers
v0x55a15dab6900_0 .net "q_bar", 0 0, L_0x55a15df053e0;  1 drivers
S_0x55a15dab5750 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dab54c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df05140 .functor AND 1, L_0x55a15df055b0, L_0x55a15df05030, C4<1>, C4<1>;
L_0x55a15df05270 .functor AND 1, L_0x55a15df055b0, L_0x55a15df05500, C4<1>, C4<1>;
v0x55a15dab6060_0 .net "a", 0 0, L_0x55a15df05140;  1 drivers
v0x55a15dab6120_0 .net "b", 0 0, L_0x55a15df05270;  1 drivers
v0x55a15dab61f0_0 .net "en", 0 0, L_0x55a15df055b0;  alias, 1 drivers
v0x55a15dab62c0_0 .net "q", 0 0, L_0x55a15df05350;  alias, 1 drivers
v0x55a15dab6390_0 .net "q_bar", 0 0, L_0x55a15df053e0;  alias, 1 drivers
v0x55a15dab6480_0 .net "r", 0 0, L_0x55a15df05500;  1 drivers
v0x55a15dab6520_0 .net "s", 0 0, L_0x55a15df05030;  alias, 1 drivers
S_0x55a15dab59f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dab5750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df05350 .functor NOR 1, L_0x55a15df05270, L_0x55a15df053e0, C4<0>, C4<0>;
L_0x55a15df053e0 .functor NOR 1, L_0x55a15df05140, L_0x55a15df05350, C4<0>, C4<0>;
v0x55a15dab5c80_0 .net "q", 0 0, L_0x55a15df05350;  alias, 1 drivers
v0x55a15dab5d60_0 .net "q_bar", 0 0, L_0x55a15df053e0;  alias, 1 drivers
v0x55a15dab5e20_0 .net "r", 0 0, L_0x55a15df05270;  alias, 1 drivers
v0x55a15dab5ef0_0 .net "s", 0 0, L_0x55a15df05140;  alias, 1 drivers
S_0x55a15dab6a10 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dab5230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df05bc0 .functor NOT 1, L_0x55a15df05350, C4<0>, C4<0>, C4<0>;
v0x55a15dab7ae0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dab7ba0_0 .net "d", 0 0, L_0x55a15df05350;  alias, 1 drivers
v0x55a15dab7cf0_0 .net "q", 0 0, L_0x55a15df05990;  alias, 1 drivers
v0x55a15dab7d90_0 .net "q_bar", 0 0, L_0x55a15df05a20;  alias, 1 drivers
S_0x55a15dab6c70 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dab6a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df056f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df05350, C4<1>, C4<1>;
L_0x55a15df058b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df05bc0, C4<1>, C4<1>;
v0x55a15dab7530_0 .net "a", 0 0, L_0x55a15df056f0;  1 drivers
v0x55a15dab75f0_0 .net "b", 0 0, L_0x55a15df058b0;  1 drivers
v0x55a15dab76c0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dab7790_0 .net "q", 0 0, L_0x55a15df05990;  alias, 1 drivers
v0x55a15dab7860_0 .net "q_bar", 0 0, L_0x55a15df05a20;  alias, 1 drivers
v0x55a15dab7950_0 .net "r", 0 0, L_0x55a15df05bc0;  1 drivers
v0x55a15dab79f0_0 .net "s", 0 0, L_0x55a15df05350;  alias, 1 drivers
S_0x55a15dab6ec0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dab6c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df05990 .functor NOR 1, L_0x55a15df058b0, L_0x55a15df05a20, C4<0>, C4<0>;
L_0x55a15df05a20 .functor NOR 1, L_0x55a15df056f0, L_0x55a15df05990, C4<0>, C4<0>;
v0x55a15dab7150_0 .net "q", 0 0, L_0x55a15df05990;  alias, 1 drivers
v0x55a15dab7230_0 .net "q_bar", 0 0, L_0x55a15df05a20;  alias, 1 drivers
v0x55a15dab72f0_0 .net "r", 0 0, L_0x55a15df058b0;  alias, 1 drivers
v0x55a15dab73c0_0 .net "s", 0 0, L_0x55a15df056f0;  alias, 1 drivers
S_0x55a15dab8300 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dab4fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df04e50 .functor AND 1, L_0x55a15df04ee0, L_0x55a15df05990, C4<1>, C4<1>;
L_0x55a15df04ee0 .functor NOT 1, L_0x55a15df04d50, C4<0>, C4<0>, C4<0>;
L_0x55a15df04fa0 .functor AND 1, L_0x55a15df04d50, L_0x55a15df0fcd0, C4<1>, C4<1>;
L_0x55a15df05030 .functor OR 1, L_0x55a15df04fa0, L_0x55a15df04e50, C4<0>, C4<0>;
v0x55a15dab8560_0 .net *"_s1", 0 0, L_0x55a15df04ee0;  1 drivers
v0x55a15dab8640_0 .net "in0", 0 0, L_0x55a15df05990;  alias, 1 drivers
v0x55a15dab8790_0 .net "in1", 0 0, L_0x55a15df0fcd0;  alias, 1 drivers
v0x55a15dab8830_0 .net "out", 0 0, L_0x55a15df05030;  alias, 1 drivers
v0x55a15dab88d0_0 .net "s0", 0 0, L_0x55a15df04d50;  alias, 1 drivers
v0x55a15dab8970_0 .net "w0", 0 0, L_0x55a15df04e50;  1 drivers
v0x55a15dab8a30_0 .net "w1", 0 0, L_0x55a15df04fa0;  1 drivers
S_0x55a15dab90f0 .scope module, "obc[23]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df05c70 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15dabcca0_0 .net "a", 0 0, L_0x55a15df05f50;  1 drivers
v0x55a15dabcdf0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dabceb0_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15dabcf50_0 .net "in", 0 0, L_0x55a15df0fc10;  1 drivers
v0x55a15dabcff0_0 .net "out", 0 0, L_0x55a15df068b0;  1 drivers
v0x55a15dabd090_0 .net "rw", 0 0, L_0x55a15df05c70;  1 drivers
v0x55a15dabd130_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dab9360 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dab90f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df064d0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dabbff0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dabc0b0_0 .net "d", 0 0, L_0x55a15df05f50;  alias, 1 drivers
v0x55a15dabc1c0_0 .net "q", 0 0, L_0x55a15df068b0;  alias, 1 drivers
v0x55a15dabc260_0 .net "q0", 0 0, L_0x55a15df06270;  1 drivers
v0x55a15dabc300_0 .net "q_bar", 0 0, L_0x55a15df06940;  1 drivers
S_0x55a15dab95f0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dab9360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df06420 .functor NOT 1, L_0x55a15df05f50, C4<0>, C4<0>, C4<0>;
v0x55a15daba780_0 .net "clk", 0 0, L_0x55a15df064d0;  1 drivers
v0x55a15daba840_0 .net "d", 0 0, L_0x55a15df05f50;  alias, 1 drivers
v0x55a15daba910_0 .net "q", 0 0, L_0x55a15df06270;  alias, 1 drivers
v0x55a15dabaa30_0 .net "q_bar", 0 0, L_0x55a15df06300;  1 drivers
S_0x55a15dab9880 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dab95f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df06060 .functor AND 1, L_0x55a15df064d0, L_0x55a15df05f50, C4<1>, C4<1>;
L_0x55a15df06190 .functor AND 1, L_0x55a15df064d0, L_0x55a15df06420, C4<1>, C4<1>;
v0x55a15daba190_0 .net "a", 0 0, L_0x55a15df06060;  1 drivers
v0x55a15daba250_0 .net "b", 0 0, L_0x55a15df06190;  1 drivers
v0x55a15daba320_0 .net "en", 0 0, L_0x55a15df064d0;  alias, 1 drivers
v0x55a15daba3f0_0 .net "q", 0 0, L_0x55a15df06270;  alias, 1 drivers
v0x55a15daba4c0_0 .net "q_bar", 0 0, L_0x55a15df06300;  alias, 1 drivers
v0x55a15daba5b0_0 .net "r", 0 0, L_0x55a15df06420;  1 drivers
v0x55a15daba650_0 .net "s", 0 0, L_0x55a15df05f50;  alias, 1 drivers
S_0x55a15dab9b20 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dab9880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df06270 .functor NOR 1, L_0x55a15df06190, L_0x55a15df06300, C4<0>, C4<0>;
L_0x55a15df06300 .functor NOR 1, L_0x55a15df06060, L_0x55a15df06270, C4<0>, C4<0>;
v0x55a15dab9db0_0 .net "q", 0 0, L_0x55a15df06270;  alias, 1 drivers
v0x55a15dab9e90_0 .net "q_bar", 0 0, L_0x55a15df06300;  alias, 1 drivers
v0x55a15dab9f50_0 .net "r", 0 0, L_0x55a15df06190;  alias, 1 drivers
v0x55a15daba020_0 .net "s", 0 0, L_0x55a15df06060;  alias, 1 drivers
S_0x55a15dabab40 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dab9360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df06ae0 .functor NOT 1, L_0x55a15df06270, C4<0>, C4<0>, C4<0>;
v0x55a15dabbc10_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dabbcd0_0 .net "d", 0 0, L_0x55a15df06270;  alias, 1 drivers
v0x55a15dabbe20_0 .net "q", 0 0, L_0x55a15df068b0;  alias, 1 drivers
v0x55a15dabbec0_0 .net "q_bar", 0 0, L_0x55a15df06940;  alias, 1 drivers
S_0x55a15dabada0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dabab40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df06610 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df06270, C4<1>, C4<1>;
L_0x55a15df067d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df06ae0, C4<1>, C4<1>;
v0x55a15dabb660_0 .net "a", 0 0, L_0x55a15df06610;  1 drivers
v0x55a15dabb720_0 .net "b", 0 0, L_0x55a15df067d0;  1 drivers
v0x55a15dabb7f0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dabb8c0_0 .net "q", 0 0, L_0x55a15df068b0;  alias, 1 drivers
v0x55a15dabb990_0 .net "q_bar", 0 0, L_0x55a15df06940;  alias, 1 drivers
v0x55a15dabba80_0 .net "r", 0 0, L_0x55a15df06ae0;  1 drivers
v0x55a15dabbb20_0 .net "s", 0 0, L_0x55a15df06270;  alias, 1 drivers
S_0x55a15dabaff0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dabada0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df068b0 .functor NOR 1, L_0x55a15df067d0, L_0x55a15df06940, C4<0>, C4<0>;
L_0x55a15df06940 .functor NOR 1, L_0x55a15df06610, L_0x55a15df068b0, C4<0>, C4<0>;
v0x55a15dabb280_0 .net "q", 0 0, L_0x55a15df068b0;  alias, 1 drivers
v0x55a15dabb360_0 .net "q_bar", 0 0, L_0x55a15df06940;  alias, 1 drivers
v0x55a15dabb420_0 .net "r", 0 0, L_0x55a15df067d0;  alias, 1 drivers
v0x55a15dabb4f0_0 .net "s", 0 0, L_0x55a15df06610;  alias, 1 drivers
S_0x55a15dabc430 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dab90f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df05d70 .functor AND 1, L_0x55a15df05e00, L_0x55a15df068b0, C4<1>, C4<1>;
L_0x55a15df05e00 .functor NOT 1, L_0x55a15df05c70, C4<0>, C4<0>, C4<0>;
L_0x55a15df05ec0 .functor AND 1, L_0x55a15df05c70, L_0x55a15df0fc10, C4<1>, C4<1>;
L_0x55a15df05f50 .functor OR 1, L_0x55a15df05ec0, L_0x55a15df05d70, C4<0>, C4<0>;
v0x55a15dabc690_0 .net *"_s1", 0 0, L_0x55a15df05e00;  1 drivers
v0x55a15dabc770_0 .net "in0", 0 0, L_0x55a15df068b0;  alias, 1 drivers
v0x55a15dabc8c0_0 .net "in1", 0 0, L_0x55a15df0fc10;  alias, 1 drivers
v0x55a15dabc960_0 .net "out", 0 0, L_0x55a15df05f50;  alias, 1 drivers
v0x55a15dabca00_0 .net "s0", 0 0, L_0x55a15df05c70;  alias, 1 drivers
v0x55a15dabcaa0_0 .net "w0", 0 0, L_0x55a15df05d70;  1 drivers
v0x55a15dabcb60_0 .net "w1", 0 0, L_0x55a15df05ec0;  1 drivers
S_0x55a15dabd220 .scope module, "obc[24]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df06b90 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15dac0dd0_0 .net "a", 0 0, L_0x55a15df06e70;  1 drivers
v0x55a15dac0f20_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dac0fe0_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15dac1080_0 .net "in", 0 0, L_0x55a15df0fe40;  1 drivers
v0x55a15dac1120_0 .net "out", 0 0, L_0x55a15df077d0;  1 drivers
v0x55a15dac11c0_0 .net "rw", 0 0, L_0x55a15df06b90;  1 drivers
v0x55a15dac1260_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dabd490 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dabd220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df073f0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dac0120_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dac01e0_0 .net "d", 0 0, L_0x55a15df06e70;  alias, 1 drivers
v0x55a15dac02f0_0 .net "q", 0 0, L_0x55a15df077d0;  alias, 1 drivers
v0x55a15dac0390_0 .net "q0", 0 0, L_0x55a15df07190;  1 drivers
v0x55a15dac0430_0 .net "q_bar", 0 0, L_0x55a15df07860;  1 drivers
S_0x55a15dabd720 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dabd490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df07340 .functor NOT 1, L_0x55a15df06e70, C4<0>, C4<0>, C4<0>;
v0x55a15dabe8b0_0 .net "clk", 0 0, L_0x55a15df073f0;  1 drivers
v0x55a15dabe970_0 .net "d", 0 0, L_0x55a15df06e70;  alias, 1 drivers
v0x55a15dabea40_0 .net "q", 0 0, L_0x55a15df07190;  alias, 1 drivers
v0x55a15dabeb60_0 .net "q_bar", 0 0, L_0x55a15df07220;  1 drivers
S_0x55a15dabd9b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dabd720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df06f80 .functor AND 1, L_0x55a15df073f0, L_0x55a15df06e70, C4<1>, C4<1>;
L_0x55a15df070b0 .functor AND 1, L_0x55a15df073f0, L_0x55a15df07340, C4<1>, C4<1>;
v0x55a15dabe2c0_0 .net "a", 0 0, L_0x55a15df06f80;  1 drivers
v0x55a15dabe380_0 .net "b", 0 0, L_0x55a15df070b0;  1 drivers
v0x55a15dabe450_0 .net "en", 0 0, L_0x55a15df073f0;  alias, 1 drivers
v0x55a15dabe520_0 .net "q", 0 0, L_0x55a15df07190;  alias, 1 drivers
v0x55a15dabe5f0_0 .net "q_bar", 0 0, L_0x55a15df07220;  alias, 1 drivers
v0x55a15dabe6e0_0 .net "r", 0 0, L_0x55a15df07340;  1 drivers
v0x55a15dabe780_0 .net "s", 0 0, L_0x55a15df06e70;  alias, 1 drivers
S_0x55a15dabdc50 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dabd9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df07190 .functor NOR 1, L_0x55a15df070b0, L_0x55a15df07220, C4<0>, C4<0>;
L_0x55a15df07220 .functor NOR 1, L_0x55a15df06f80, L_0x55a15df07190, C4<0>, C4<0>;
v0x55a15dabdee0_0 .net "q", 0 0, L_0x55a15df07190;  alias, 1 drivers
v0x55a15dabdfc0_0 .net "q_bar", 0 0, L_0x55a15df07220;  alias, 1 drivers
v0x55a15dabe080_0 .net "r", 0 0, L_0x55a15df070b0;  alias, 1 drivers
v0x55a15dabe150_0 .net "s", 0 0, L_0x55a15df06f80;  alias, 1 drivers
S_0x55a15dabec70 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dabd490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df07a00 .functor NOT 1, L_0x55a15df07190, C4<0>, C4<0>, C4<0>;
v0x55a15dabfd40_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dabfe00_0 .net "d", 0 0, L_0x55a15df07190;  alias, 1 drivers
v0x55a15dabff50_0 .net "q", 0 0, L_0x55a15df077d0;  alias, 1 drivers
v0x55a15dabfff0_0 .net "q_bar", 0 0, L_0x55a15df07860;  alias, 1 drivers
S_0x55a15dabeed0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dabec70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df07530 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df07190, C4<1>, C4<1>;
L_0x55a15df076f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df07a00, C4<1>, C4<1>;
v0x55a15dabf790_0 .net "a", 0 0, L_0x55a15df07530;  1 drivers
v0x55a15dabf850_0 .net "b", 0 0, L_0x55a15df076f0;  1 drivers
v0x55a15dabf920_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dabf9f0_0 .net "q", 0 0, L_0x55a15df077d0;  alias, 1 drivers
v0x55a15dabfac0_0 .net "q_bar", 0 0, L_0x55a15df07860;  alias, 1 drivers
v0x55a15dabfbb0_0 .net "r", 0 0, L_0x55a15df07a00;  1 drivers
v0x55a15dabfc50_0 .net "s", 0 0, L_0x55a15df07190;  alias, 1 drivers
S_0x55a15dabf120 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dabeed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df077d0 .functor NOR 1, L_0x55a15df076f0, L_0x55a15df07860, C4<0>, C4<0>;
L_0x55a15df07860 .functor NOR 1, L_0x55a15df07530, L_0x55a15df077d0, C4<0>, C4<0>;
v0x55a15dabf3b0_0 .net "q", 0 0, L_0x55a15df077d0;  alias, 1 drivers
v0x55a15dabf490_0 .net "q_bar", 0 0, L_0x55a15df07860;  alias, 1 drivers
v0x55a15dabf550_0 .net "r", 0 0, L_0x55a15df076f0;  alias, 1 drivers
v0x55a15dabf620_0 .net "s", 0 0, L_0x55a15df07530;  alias, 1 drivers
S_0x55a15dac0560 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dabd220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df06c90 .functor AND 1, L_0x55a15df06d20, L_0x55a15df077d0, C4<1>, C4<1>;
L_0x55a15df06d20 .functor NOT 1, L_0x55a15df06b90, C4<0>, C4<0>, C4<0>;
L_0x55a15df06de0 .functor AND 1, L_0x55a15df06b90, L_0x55a15df0fe40, C4<1>, C4<1>;
L_0x55a15df06e70 .functor OR 1, L_0x55a15df06de0, L_0x55a15df06c90, C4<0>, C4<0>;
v0x55a15dac07c0_0 .net *"_s1", 0 0, L_0x55a15df06d20;  1 drivers
v0x55a15dac08a0_0 .net "in0", 0 0, L_0x55a15df077d0;  alias, 1 drivers
v0x55a15dac09f0_0 .net "in1", 0 0, L_0x55a15df0fe40;  alias, 1 drivers
v0x55a15dac0a90_0 .net "out", 0 0, L_0x55a15df06e70;  alias, 1 drivers
v0x55a15dac0b30_0 .net "s0", 0 0, L_0x55a15df06b90;  alias, 1 drivers
v0x55a15dac0bd0_0 .net "w0", 0 0, L_0x55a15df06c90;  1 drivers
v0x55a15dac0c90_0 .net "w1", 0 0, L_0x55a15df06de0;  1 drivers
S_0x55a15dac1350 .scope module, "obc[25]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df07ab0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15dac4f00_0 .net "a", 0 0, L_0x55a15df07d90;  1 drivers
v0x55a15dac5050_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dac5110_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15dac51b0_0 .net "in", 0 0, L_0x55a15df0fd70;  1 drivers
v0x55a15dac5250_0 .net "out", 0 0, L_0x55a15df086f0;  1 drivers
v0x55a15dac52f0_0 .net "rw", 0 0, L_0x55a15df07ab0;  1 drivers
v0x55a15dac5390_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dac15c0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dac1350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df08310 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dac4250_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dac4310_0 .net "d", 0 0, L_0x55a15df07d90;  alias, 1 drivers
v0x55a15dac4420_0 .net "q", 0 0, L_0x55a15df086f0;  alias, 1 drivers
v0x55a15dac44c0_0 .net "q0", 0 0, L_0x55a15df080b0;  1 drivers
v0x55a15dac4560_0 .net "q_bar", 0 0, L_0x55a15df08780;  1 drivers
S_0x55a15dac1850 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dac15c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df08260 .functor NOT 1, L_0x55a15df07d90, C4<0>, C4<0>, C4<0>;
v0x55a15dac29e0_0 .net "clk", 0 0, L_0x55a15df08310;  1 drivers
v0x55a15dac2aa0_0 .net "d", 0 0, L_0x55a15df07d90;  alias, 1 drivers
v0x55a15dac2b70_0 .net "q", 0 0, L_0x55a15df080b0;  alias, 1 drivers
v0x55a15dac2c90_0 .net "q_bar", 0 0, L_0x55a15df08140;  1 drivers
S_0x55a15dac1ae0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dac1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df07ea0 .functor AND 1, L_0x55a15df08310, L_0x55a15df07d90, C4<1>, C4<1>;
L_0x55a15df07fd0 .functor AND 1, L_0x55a15df08310, L_0x55a15df08260, C4<1>, C4<1>;
v0x55a15dac23f0_0 .net "a", 0 0, L_0x55a15df07ea0;  1 drivers
v0x55a15dac24b0_0 .net "b", 0 0, L_0x55a15df07fd0;  1 drivers
v0x55a15dac2580_0 .net "en", 0 0, L_0x55a15df08310;  alias, 1 drivers
v0x55a15dac2650_0 .net "q", 0 0, L_0x55a15df080b0;  alias, 1 drivers
v0x55a15dac2720_0 .net "q_bar", 0 0, L_0x55a15df08140;  alias, 1 drivers
v0x55a15dac2810_0 .net "r", 0 0, L_0x55a15df08260;  1 drivers
v0x55a15dac28b0_0 .net "s", 0 0, L_0x55a15df07d90;  alias, 1 drivers
S_0x55a15dac1d80 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dac1ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df080b0 .functor NOR 1, L_0x55a15df07fd0, L_0x55a15df08140, C4<0>, C4<0>;
L_0x55a15df08140 .functor NOR 1, L_0x55a15df07ea0, L_0x55a15df080b0, C4<0>, C4<0>;
v0x55a15dac2010_0 .net "q", 0 0, L_0x55a15df080b0;  alias, 1 drivers
v0x55a15dac20f0_0 .net "q_bar", 0 0, L_0x55a15df08140;  alias, 1 drivers
v0x55a15dac21b0_0 .net "r", 0 0, L_0x55a15df07fd0;  alias, 1 drivers
v0x55a15dac2280_0 .net "s", 0 0, L_0x55a15df07ea0;  alias, 1 drivers
S_0x55a15dac2da0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dac15c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df08920 .functor NOT 1, L_0x55a15df080b0, C4<0>, C4<0>, C4<0>;
v0x55a15dac3e70_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dac3f30_0 .net "d", 0 0, L_0x55a15df080b0;  alias, 1 drivers
v0x55a15dac4080_0 .net "q", 0 0, L_0x55a15df086f0;  alias, 1 drivers
v0x55a15dac4120_0 .net "q_bar", 0 0, L_0x55a15df08780;  alias, 1 drivers
S_0x55a15dac3000 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dac2da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df08450 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df080b0, C4<1>, C4<1>;
L_0x55a15df08610 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df08920, C4<1>, C4<1>;
v0x55a15dac38c0_0 .net "a", 0 0, L_0x55a15df08450;  1 drivers
v0x55a15dac3980_0 .net "b", 0 0, L_0x55a15df08610;  1 drivers
v0x55a15dac3a50_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dac3b20_0 .net "q", 0 0, L_0x55a15df086f0;  alias, 1 drivers
v0x55a15dac3bf0_0 .net "q_bar", 0 0, L_0x55a15df08780;  alias, 1 drivers
v0x55a15dac3ce0_0 .net "r", 0 0, L_0x55a15df08920;  1 drivers
v0x55a15dac3d80_0 .net "s", 0 0, L_0x55a15df080b0;  alias, 1 drivers
S_0x55a15dac3250 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dac3000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df086f0 .functor NOR 1, L_0x55a15df08610, L_0x55a15df08780, C4<0>, C4<0>;
L_0x55a15df08780 .functor NOR 1, L_0x55a15df08450, L_0x55a15df086f0, C4<0>, C4<0>;
v0x55a15dac34e0_0 .net "q", 0 0, L_0x55a15df086f0;  alias, 1 drivers
v0x55a15dac35c0_0 .net "q_bar", 0 0, L_0x55a15df08780;  alias, 1 drivers
v0x55a15dac3680_0 .net "r", 0 0, L_0x55a15df08610;  alias, 1 drivers
v0x55a15dac3750_0 .net "s", 0 0, L_0x55a15df08450;  alias, 1 drivers
S_0x55a15dac4690 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dac1350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df07bb0 .functor AND 1, L_0x55a15df07c40, L_0x55a15df086f0, C4<1>, C4<1>;
L_0x55a15df07c40 .functor NOT 1, L_0x55a15df07ab0, C4<0>, C4<0>, C4<0>;
L_0x55a15df07d00 .functor AND 1, L_0x55a15df07ab0, L_0x55a15df0fd70, C4<1>, C4<1>;
L_0x55a15df07d90 .functor OR 1, L_0x55a15df07d00, L_0x55a15df07bb0, C4<0>, C4<0>;
v0x55a15dac48f0_0 .net *"_s1", 0 0, L_0x55a15df07c40;  1 drivers
v0x55a15dac49d0_0 .net "in0", 0 0, L_0x55a15df086f0;  alias, 1 drivers
v0x55a15dac4b20_0 .net "in1", 0 0, L_0x55a15df0fd70;  alias, 1 drivers
v0x55a15dac4bc0_0 .net "out", 0 0, L_0x55a15df07d90;  alias, 1 drivers
v0x55a15dac4c60_0 .net "s0", 0 0, L_0x55a15df07ab0;  alias, 1 drivers
v0x55a15dac4d00_0 .net "w0", 0 0, L_0x55a15df07bb0;  1 drivers
v0x55a15dac4dc0_0 .net "w1", 0 0, L_0x55a15df07d00;  1 drivers
S_0x55a15dac5480 .scope module, "obc[26]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df089d0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15dac9030_0 .net "a", 0 0, L_0x55a15df08cb0;  1 drivers
v0x55a15dac9180_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dac9240_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15dac92e0_0 .net "in", 0 0, L_0x55a15df0ffc0;  1 drivers
v0x55a15dac9380_0 .net "out", 0 0, L_0x55a15df09610;  1 drivers
v0x55a15dac9420_0 .net "rw", 0 0, L_0x55a15df089d0;  1 drivers
v0x55a15dac94c0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dac56f0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dac5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df09230 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dac8380_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dac8440_0 .net "d", 0 0, L_0x55a15df08cb0;  alias, 1 drivers
v0x55a15dac8550_0 .net "q", 0 0, L_0x55a15df09610;  alias, 1 drivers
v0x55a15dac85f0_0 .net "q0", 0 0, L_0x55a15df08fd0;  1 drivers
v0x55a15dac8690_0 .net "q_bar", 0 0, L_0x55a15df096a0;  1 drivers
S_0x55a15dac5980 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dac56f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df09180 .functor NOT 1, L_0x55a15df08cb0, C4<0>, C4<0>, C4<0>;
v0x55a15dac6b10_0 .net "clk", 0 0, L_0x55a15df09230;  1 drivers
v0x55a15dac6bd0_0 .net "d", 0 0, L_0x55a15df08cb0;  alias, 1 drivers
v0x55a15dac6ca0_0 .net "q", 0 0, L_0x55a15df08fd0;  alias, 1 drivers
v0x55a15dac6dc0_0 .net "q_bar", 0 0, L_0x55a15df09060;  1 drivers
S_0x55a15dac5c10 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dac5980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df08dc0 .functor AND 1, L_0x55a15df09230, L_0x55a15df08cb0, C4<1>, C4<1>;
L_0x55a15df08ef0 .functor AND 1, L_0x55a15df09230, L_0x55a15df09180, C4<1>, C4<1>;
v0x55a15dac6520_0 .net "a", 0 0, L_0x55a15df08dc0;  1 drivers
v0x55a15dac65e0_0 .net "b", 0 0, L_0x55a15df08ef0;  1 drivers
v0x55a15dac66b0_0 .net "en", 0 0, L_0x55a15df09230;  alias, 1 drivers
v0x55a15dac6780_0 .net "q", 0 0, L_0x55a15df08fd0;  alias, 1 drivers
v0x55a15dac6850_0 .net "q_bar", 0 0, L_0x55a15df09060;  alias, 1 drivers
v0x55a15dac6940_0 .net "r", 0 0, L_0x55a15df09180;  1 drivers
v0x55a15dac69e0_0 .net "s", 0 0, L_0x55a15df08cb0;  alias, 1 drivers
S_0x55a15dac5eb0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dac5c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df08fd0 .functor NOR 1, L_0x55a15df08ef0, L_0x55a15df09060, C4<0>, C4<0>;
L_0x55a15df09060 .functor NOR 1, L_0x55a15df08dc0, L_0x55a15df08fd0, C4<0>, C4<0>;
v0x55a15dac6140_0 .net "q", 0 0, L_0x55a15df08fd0;  alias, 1 drivers
v0x55a15dac6220_0 .net "q_bar", 0 0, L_0x55a15df09060;  alias, 1 drivers
v0x55a15dac62e0_0 .net "r", 0 0, L_0x55a15df08ef0;  alias, 1 drivers
v0x55a15dac63b0_0 .net "s", 0 0, L_0x55a15df08dc0;  alias, 1 drivers
S_0x55a15dac6ed0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dac56f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df09840 .functor NOT 1, L_0x55a15df08fd0, C4<0>, C4<0>, C4<0>;
v0x55a15dac7fa0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dac8060_0 .net "d", 0 0, L_0x55a15df08fd0;  alias, 1 drivers
v0x55a15dac81b0_0 .net "q", 0 0, L_0x55a15df09610;  alias, 1 drivers
v0x55a15dac8250_0 .net "q_bar", 0 0, L_0x55a15df096a0;  alias, 1 drivers
S_0x55a15dac7130 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dac6ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df09370 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df08fd0, C4<1>, C4<1>;
L_0x55a15df09530 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df09840, C4<1>, C4<1>;
v0x55a15dac79f0_0 .net "a", 0 0, L_0x55a15df09370;  1 drivers
v0x55a15dac7ab0_0 .net "b", 0 0, L_0x55a15df09530;  1 drivers
v0x55a15dac7b80_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dac7c50_0 .net "q", 0 0, L_0x55a15df09610;  alias, 1 drivers
v0x55a15dac7d20_0 .net "q_bar", 0 0, L_0x55a15df096a0;  alias, 1 drivers
v0x55a15dac7e10_0 .net "r", 0 0, L_0x55a15df09840;  1 drivers
v0x55a15dac7eb0_0 .net "s", 0 0, L_0x55a15df08fd0;  alias, 1 drivers
S_0x55a15dac7380 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dac7130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df09610 .functor NOR 1, L_0x55a15df09530, L_0x55a15df096a0, C4<0>, C4<0>;
L_0x55a15df096a0 .functor NOR 1, L_0x55a15df09370, L_0x55a15df09610, C4<0>, C4<0>;
v0x55a15dac7610_0 .net "q", 0 0, L_0x55a15df09610;  alias, 1 drivers
v0x55a15dac76f0_0 .net "q_bar", 0 0, L_0x55a15df096a0;  alias, 1 drivers
v0x55a15dac77b0_0 .net "r", 0 0, L_0x55a15df09530;  alias, 1 drivers
v0x55a15dac7880_0 .net "s", 0 0, L_0x55a15df09370;  alias, 1 drivers
S_0x55a15dac87c0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dac5480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df08ad0 .functor AND 1, L_0x55a15df08b60, L_0x55a15df09610, C4<1>, C4<1>;
L_0x55a15df08b60 .functor NOT 1, L_0x55a15df089d0, C4<0>, C4<0>, C4<0>;
L_0x55a15df08c20 .functor AND 1, L_0x55a15df089d0, L_0x55a15df0ffc0, C4<1>, C4<1>;
L_0x55a15df08cb0 .functor OR 1, L_0x55a15df08c20, L_0x55a15df08ad0, C4<0>, C4<0>;
v0x55a15dac8a20_0 .net *"_s1", 0 0, L_0x55a15df08b60;  1 drivers
v0x55a15dac8b00_0 .net "in0", 0 0, L_0x55a15df09610;  alias, 1 drivers
v0x55a15dac8c50_0 .net "in1", 0 0, L_0x55a15df0ffc0;  alias, 1 drivers
v0x55a15dac8cf0_0 .net "out", 0 0, L_0x55a15df08cb0;  alias, 1 drivers
v0x55a15dac8d90_0 .net "s0", 0 0, L_0x55a15df089d0;  alias, 1 drivers
v0x55a15dac8e30_0 .net "w0", 0 0, L_0x55a15df08ad0;  1 drivers
v0x55a15dac8ef0_0 .net "w1", 0 0, L_0x55a15df08c20;  1 drivers
S_0x55a15dac95b0 .scope module, "obc[27]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df098f0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15dacd160_0 .net "a", 0 0, L_0x55a15df09bd0;  1 drivers
v0x55a15dacd2b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dacd370_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15dacd410_0 .net "in", 0 0, L_0x55a15df0fee0;  1 drivers
v0x55a15dacd4b0_0 .net "out", 0 0, L_0x55a15df0a530;  1 drivers
v0x55a15dacd550_0 .net "rw", 0 0, L_0x55a15df098f0;  1 drivers
v0x55a15dacd5f0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dac9820 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dac95b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df0a150 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dacc4b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dacc570_0 .net "d", 0 0, L_0x55a15df09bd0;  alias, 1 drivers
v0x55a15dacc680_0 .net "q", 0 0, L_0x55a15df0a530;  alias, 1 drivers
v0x55a15dacc720_0 .net "q0", 0 0, L_0x55a15df09ef0;  1 drivers
v0x55a15dacc7c0_0 .net "q_bar", 0 0, L_0x55a15df0a5c0;  1 drivers
S_0x55a15dac9ab0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dac9820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df0a0a0 .functor NOT 1, L_0x55a15df09bd0, C4<0>, C4<0>, C4<0>;
v0x55a15dacac40_0 .net "clk", 0 0, L_0x55a15df0a150;  1 drivers
v0x55a15dacad00_0 .net "d", 0 0, L_0x55a15df09bd0;  alias, 1 drivers
v0x55a15dacadd0_0 .net "q", 0 0, L_0x55a15df09ef0;  alias, 1 drivers
v0x55a15dacaef0_0 .net "q_bar", 0 0, L_0x55a15df09f80;  1 drivers
S_0x55a15dac9d40 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dac9ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df09ce0 .functor AND 1, L_0x55a15df0a150, L_0x55a15df09bd0, C4<1>, C4<1>;
L_0x55a15df09e10 .functor AND 1, L_0x55a15df0a150, L_0x55a15df0a0a0, C4<1>, C4<1>;
v0x55a15daca650_0 .net "a", 0 0, L_0x55a15df09ce0;  1 drivers
v0x55a15daca710_0 .net "b", 0 0, L_0x55a15df09e10;  1 drivers
v0x55a15daca7e0_0 .net "en", 0 0, L_0x55a15df0a150;  alias, 1 drivers
v0x55a15daca8b0_0 .net "q", 0 0, L_0x55a15df09ef0;  alias, 1 drivers
v0x55a15daca980_0 .net "q_bar", 0 0, L_0x55a15df09f80;  alias, 1 drivers
v0x55a15dacaa70_0 .net "r", 0 0, L_0x55a15df0a0a0;  1 drivers
v0x55a15dacab10_0 .net "s", 0 0, L_0x55a15df09bd0;  alias, 1 drivers
S_0x55a15dac9fe0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dac9d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df09ef0 .functor NOR 1, L_0x55a15df09e10, L_0x55a15df09f80, C4<0>, C4<0>;
L_0x55a15df09f80 .functor NOR 1, L_0x55a15df09ce0, L_0x55a15df09ef0, C4<0>, C4<0>;
v0x55a15daca270_0 .net "q", 0 0, L_0x55a15df09ef0;  alias, 1 drivers
v0x55a15daca350_0 .net "q_bar", 0 0, L_0x55a15df09f80;  alias, 1 drivers
v0x55a15daca410_0 .net "r", 0 0, L_0x55a15df09e10;  alias, 1 drivers
v0x55a15daca4e0_0 .net "s", 0 0, L_0x55a15df09ce0;  alias, 1 drivers
S_0x55a15dacb000 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dac9820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df0a760 .functor NOT 1, L_0x55a15df09ef0, C4<0>, C4<0>, C4<0>;
v0x55a15dacc0d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dacc190_0 .net "d", 0 0, L_0x55a15df09ef0;  alias, 1 drivers
v0x55a15dacc2e0_0 .net "q", 0 0, L_0x55a15df0a530;  alias, 1 drivers
v0x55a15dacc380_0 .net "q_bar", 0 0, L_0x55a15df0a5c0;  alias, 1 drivers
S_0x55a15dacb260 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dacb000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df0a290 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df09ef0, C4<1>, C4<1>;
L_0x55a15df0a450 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df0a760, C4<1>, C4<1>;
v0x55a15dacbb20_0 .net "a", 0 0, L_0x55a15df0a290;  1 drivers
v0x55a15dacbbe0_0 .net "b", 0 0, L_0x55a15df0a450;  1 drivers
v0x55a15dacbcb0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dacbd80_0 .net "q", 0 0, L_0x55a15df0a530;  alias, 1 drivers
v0x55a15dacbe50_0 .net "q_bar", 0 0, L_0x55a15df0a5c0;  alias, 1 drivers
v0x55a15dacbf40_0 .net "r", 0 0, L_0x55a15df0a760;  1 drivers
v0x55a15dacbfe0_0 .net "s", 0 0, L_0x55a15df09ef0;  alias, 1 drivers
S_0x55a15dacb4b0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dacb260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df0a530 .functor NOR 1, L_0x55a15df0a450, L_0x55a15df0a5c0, C4<0>, C4<0>;
L_0x55a15df0a5c0 .functor NOR 1, L_0x55a15df0a290, L_0x55a15df0a530, C4<0>, C4<0>;
v0x55a15dacb740_0 .net "q", 0 0, L_0x55a15df0a530;  alias, 1 drivers
v0x55a15dacb820_0 .net "q_bar", 0 0, L_0x55a15df0a5c0;  alias, 1 drivers
v0x55a15dacb8e0_0 .net "r", 0 0, L_0x55a15df0a450;  alias, 1 drivers
v0x55a15dacb9b0_0 .net "s", 0 0, L_0x55a15df0a290;  alias, 1 drivers
S_0x55a15dacc8f0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dac95b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df099f0 .functor AND 1, L_0x55a15df09a80, L_0x55a15df0a530, C4<1>, C4<1>;
L_0x55a15df09a80 .functor NOT 1, L_0x55a15df098f0, C4<0>, C4<0>, C4<0>;
L_0x55a15df09b40 .functor AND 1, L_0x55a15df098f0, L_0x55a15df0fee0, C4<1>, C4<1>;
L_0x55a15df09bd0 .functor OR 1, L_0x55a15df09b40, L_0x55a15df099f0, C4<0>, C4<0>;
v0x55a15daccb50_0 .net *"_s1", 0 0, L_0x55a15df09a80;  1 drivers
v0x55a15daccc30_0 .net "in0", 0 0, L_0x55a15df0a530;  alias, 1 drivers
v0x55a15daccd80_0 .net "in1", 0 0, L_0x55a15df0fee0;  alias, 1 drivers
v0x55a15dacce20_0 .net "out", 0 0, L_0x55a15df09bd0;  alias, 1 drivers
v0x55a15daccec0_0 .net "s0", 0 0, L_0x55a15df098f0;  alias, 1 drivers
v0x55a15daccf60_0 .net "w0", 0 0, L_0x55a15df099f0;  1 drivers
v0x55a15dacd020_0 .net "w1", 0 0, L_0x55a15df09b40;  1 drivers
S_0x55a15dacd6e0 .scope module, "obc[28]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df0a810 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15dad1290_0 .net "a", 0 0, L_0x55a15df0aaf0;  1 drivers
v0x55a15dad13e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dad14a0_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15dad1540_0 .net "in", 0 0, L_0x55a15df10150;  1 drivers
v0x55a15dad15e0_0 .net "out", 0 0, L_0x55a15df0b450;  1 drivers
v0x55a15dad1680_0 .net "rw", 0 0, L_0x55a15df0a810;  1 drivers
v0x55a15dad1720_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dacd950 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dacd6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df0b070 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dad05e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dad06a0_0 .net "d", 0 0, L_0x55a15df0aaf0;  alias, 1 drivers
v0x55a15dad07b0_0 .net "q", 0 0, L_0x55a15df0b450;  alias, 1 drivers
v0x55a15dad0850_0 .net "q0", 0 0, L_0x55a15df0ae10;  1 drivers
v0x55a15dad08f0_0 .net "q_bar", 0 0, L_0x55a15df0b4e0;  1 drivers
S_0x55a15dacdbe0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dacd950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df0afc0 .functor NOT 1, L_0x55a15df0aaf0, C4<0>, C4<0>, C4<0>;
v0x55a15daced70_0 .net "clk", 0 0, L_0x55a15df0b070;  1 drivers
v0x55a15dacee30_0 .net "d", 0 0, L_0x55a15df0aaf0;  alias, 1 drivers
v0x55a15dacef00_0 .net "q", 0 0, L_0x55a15df0ae10;  alias, 1 drivers
v0x55a15dacf020_0 .net "q_bar", 0 0, L_0x55a15df0aea0;  1 drivers
S_0x55a15dacde70 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dacdbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df0ac00 .functor AND 1, L_0x55a15df0b070, L_0x55a15df0aaf0, C4<1>, C4<1>;
L_0x55a15df0ad30 .functor AND 1, L_0x55a15df0b070, L_0x55a15df0afc0, C4<1>, C4<1>;
v0x55a15dace780_0 .net "a", 0 0, L_0x55a15df0ac00;  1 drivers
v0x55a15dace840_0 .net "b", 0 0, L_0x55a15df0ad30;  1 drivers
v0x55a15dace910_0 .net "en", 0 0, L_0x55a15df0b070;  alias, 1 drivers
v0x55a15dace9e0_0 .net "q", 0 0, L_0x55a15df0ae10;  alias, 1 drivers
v0x55a15daceab0_0 .net "q_bar", 0 0, L_0x55a15df0aea0;  alias, 1 drivers
v0x55a15daceba0_0 .net "r", 0 0, L_0x55a15df0afc0;  1 drivers
v0x55a15dacec40_0 .net "s", 0 0, L_0x55a15df0aaf0;  alias, 1 drivers
S_0x55a15dace110 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dacde70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df0ae10 .functor NOR 1, L_0x55a15df0ad30, L_0x55a15df0aea0, C4<0>, C4<0>;
L_0x55a15df0aea0 .functor NOR 1, L_0x55a15df0ac00, L_0x55a15df0ae10, C4<0>, C4<0>;
v0x55a15dace3a0_0 .net "q", 0 0, L_0x55a15df0ae10;  alias, 1 drivers
v0x55a15dace480_0 .net "q_bar", 0 0, L_0x55a15df0aea0;  alias, 1 drivers
v0x55a15dace540_0 .net "r", 0 0, L_0x55a15df0ad30;  alias, 1 drivers
v0x55a15dace610_0 .net "s", 0 0, L_0x55a15df0ac00;  alias, 1 drivers
S_0x55a15dacf130 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dacd950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df0b680 .functor NOT 1, L_0x55a15df0ae10, C4<0>, C4<0>, C4<0>;
v0x55a15dad0200_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dad02c0_0 .net "d", 0 0, L_0x55a15df0ae10;  alias, 1 drivers
v0x55a15dad0410_0 .net "q", 0 0, L_0x55a15df0b450;  alias, 1 drivers
v0x55a15dad04b0_0 .net "q_bar", 0 0, L_0x55a15df0b4e0;  alias, 1 drivers
S_0x55a15dacf390 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dacf130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df0b1b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df0ae10, C4<1>, C4<1>;
L_0x55a15df0b370 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df0b680, C4<1>, C4<1>;
v0x55a15dacfc50_0 .net "a", 0 0, L_0x55a15df0b1b0;  1 drivers
v0x55a15dacfd10_0 .net "b", 0 0, L_0x55a15df0b370;  1 drivers
v0x55a15dacfde0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dacfeb0_0 .net "q", 0 0, L_0x55a15df0b450;  alias, 1 drivers
v0x55a15dacff80_0 .net "q_bar", 0 0, L_0x55a15df0b4e0;  alias, 1 drivers
v0x55a15dad0070_0 .net "r", 0 0, L_0x55a15df0b680;  1 drivers
v0x55a15dad0110_0 .net "s", 0 0, L_0x55a15df0ae10;  alias, 1 drivers
S_0x55a15dacf5e0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dacf390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df0b450 .functor NOR 1, L_0x55a15df0b370, L_0x55a15df0b4e0, C4<0>, C4<0>;
L_0x55a15df0b4e0 .functor NOR 1, L_0x55a15df0b1b0, L_0x55a15df0b450, C4<0>, C4<0>;
v0x55a15dacf870_0 .net "q", 0 0, L_0x55a15df0b450;  alias, 1 drivers
v0x55a15dacf950_0 .net "q_bar", 0 0, L_0x55a15df0b4e0;  alias, 1 drivers
v0x55a15dacfa10_0 .net "r", 0 0, L_0x55a15df0b370;  alias, 1 drivers
v0x55a15dacfae0_0 .net "s", 0 0, L_0x55a15df0b1b0;  alias, 1 drivers
S_0x55a15dad0a20 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dacd6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df0a910 .functor AND 1, L_0x55a15df0a9a0, L_0x55a15df0b450, C4<1>, C4<1>;
L_0x55a15df0a9a0 .functor NOT 1, L_0x55a15df0a810, C4<0>, C4<0>, C4<0>;
L_0x55a15df0aa60 .functor AND 1, L_0x55a15df0a810, L_0x55a15df10150, C4<1>, C4<1>;
L_0x55a15df0aaf0 .functor OR 1, L_0x55a15df0aa60, L_0x55a15df0a910, C4<0>, C4<0>;
v0x55a15dad0c80_0 .net *"_s1", 0 0, L_0x55a15df0a9a0;  1 drivers
v0x55a15dad0d60_0 .net "in0", 0 0, L_0x55a15df0b450;  alias, 1 drivers
v0x55a15dad0eb0_0 .net "in1", 0 0, L_0x55a15df10150;  alias, 1 drivers
v0x55a15dad0f50_0 .net "out", 0 0, L_0x55a15df0aaf0;  alias, 1 drivers
v0x55a15dad0ff0_0 .net "s0", 0 0, L_0x55a15df0a810;  alias, 1 drivers
v0x55a15dad1090_0 .net "w0", 0 0, L_0x55a15df0a910;  1 drivers
v0x55a15dad1150_0 .net "w1", 0 0, L_0x55a15df0aa60;  1 drivers
S_0x55a15dad1810 .scope module, "obc[29]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df0b730 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15dad53c0_0 .net "a", 0 0, L_0x55a15df0ba10;  1 drivers
v0x55a15dad5510_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dad55d0_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15dad5670_0 .net "in", 0 0, L_0x55a15df10060;  1 drivers
v0x55a15dad5710_0 .net "out", 0 0, L_0x55a15df0c370;  1 drivers
v0x55a15dad57b0_0 .net "rw", 0 0, L_0x55a15df0b730;  1 drivers
v0x55a15dad5850_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dad1a80 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dad1810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df0bf90 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dad4710_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dad47d0_0 .net "d", 0 0, L_0x55a15df0ba10;  alias, 1 drivers
v0x55a15dad48e0_0 .net "q", 0 0, L_0x55a15df0c370;  alias, 1 drivers
v0x55a15dad4980_0 .net "q0", 0 0, L_0x55a15df0bd30;  1 drivers
v0x55a15dad4a20_0 .net "q_bar", 0 0, L_0x55a15df0c400;  1 drivers
S_0x55a15dad1d10 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dad1a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df0bee0 .functor NOT 1, L_0x55a15df0ba10, C4<0>, C4<0>, C4<0>;
v0x55a15dad2ea0_0 .net "clk", 0 0, L_0x55a15df0bf90;  1 drivers
v0x55a15dad2f60_0 .net "d", 0 0, L_0x55a15df0ba10;  alias, 1 drivers
v0x55a15dad3030_0 .net "q", 0 0, L_0x55a15df0bd30;  alias, 1 drivers
v0x55a15dad3150_0 .net "q_bar", 0 0, L_0x55a15df0bdc0;  1 drivers
S_0x55a15dad1fa0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dad1d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df0bb20 .functor AND 1, L_0x55a15df0bf90, L_0x55a15df0ba10, C4<1>, C4<1>;
L_0x55a15df0bc50 .functor AND 1, L_0x55a15df0bf90, L_0x55a15df0bee0, C4<1>, C4<1>;
v0x55a15dad28b0_0 .net "a", 0 0, L_0x55a15df0bb20;  1 drivers
v0x55a15dad2970_0 .net "b", 0 0, L_0x55a15df0bc50;  1 drivers
v0x55a15dad2a40_0 .net "en", 0 0, L_0x55a15df0bf90;  alias, 1 drivers
v0x55a15dad2b10_0 .net "q", 0 0, L_0x55a15df0bd30;  alias, 1 drivers
v0x55a15dad2be0_0 .net "q_bar", 0 0, L_0x55a15df0bdc0;  alias, 1 drivers
v0x55a15dad2cd0_0 .net "r", 0 0, L_0x55a15df0bee0;  1 drivers
v0x55a15dad2d70_0 .net "s", 0 0, L_0x55a15df0ba10;  alias, 1 drivers
S_0x55a15dad2240 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dad1fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df0bd30 .functor NOR 1, L_0x55a15df0bc50, L_0x55a15df0bdc0, C4<0>, C4<0>;
L_0x55a15df0bdc0 .functor NOR 1, L_0x55a15df0bb20, L_0x55a15df0bd30, C4<0>, C4<0>;
v0x55a15dad24d0_0 .net "q", 0 0, L_0x55a15df0bd30;  alias, 1 drivers
v0x55a15dad25b0_0 .net "q_bar", 0 0, L_0x55a15df0bdc0;  alias, 1 drivers
v0x55a15dad2670_0 .net "r", 0 0, L_0x55a15df0bc50;  alias, 1 drivers
v0x55a15dad2740_0 .net "s", 0 0, L_0x55a15df0bb20;  alias, 1 drivers
S_0x55a15dad3260 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dad1a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df0c5a0 .functor NOT 1, L_0x55a15df0bd30, C4<0>, C4<0>, C4<0>;
v0x55a15dad4330_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dad43f0_0 .net "d", 0 0, L_0x55a15df0bd30;  alias, 1 drivers
v0x55a15dad4540_0 .net "q", 0 0, L_0x55a15df0c370;  alias, 1 drivers
v0x55a15dad45e0_0 .net "q_bar", 0 0, L_0x55a15df0c400;  alias, 1 drivers
S_0x55a15dad34c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dad3260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df0c0d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df0bd30, C4<1>, C4<1>;
L_0x55a15df0c290 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df0c5a0, C4<1>, C4<1>;
v0x55a15dad3d80_0 .net "a", 0 0, L_0x55a15df0c0d0;  1 drivers
v0x55a15dad3e40_0 .net "b", 0 0, L_0x55a15df0c290;  1 drivers
v0x55a15dad3f10_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dad3fe0_0 .net "q", 0 0, L_0x55a15df0c370;  alias, 1 drivers
v0x55a15dad40b0_0 .net "q_bar", 0 0, L_0x55a15df0c400;  alias, 1 drivers
v0x55a15dad41a0_0 .net "r", 0 0, L_0x55a15df0c5a0;  1 drivers
v0x55a15dad4240_0 .net "s", 0 0, L_0x55a15df0bd30;  alias, 1 drivers
S_0x55a15dad3710 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dad34c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df0c370 .functor NOR 1, L_0x55a15df0c290, L_0x55a15df0c400, C4<0>, C4<0>;
L_0x55a15df0c400 .functor NOR 1, L_0x55a15df0c0d0, L_0x55a15df0c370, C4<0>, C4<0>;
v0x55a15dad39a0_0 .net "q", 0 0, L_0x55a15df0c370;  alias, 1 drivers
v0x55a15dad3a80_0 .net "q_bar", 0 0, L_0x55a15df0c400;  alias, 1 drivers
v0x55a15dad3b40_0 .net "r", 0 0, L_0x55a15df0c290;  alias, 1 drivers
v0x55a15dad3c10_0 .net "s", 0 0, L_0x55a15df0c0d0;  alias, 1 drivers
S_0x55a15dad4b50 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dad1810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df0b830 .functor AND 1, L_0x55a15df0b8c0, L_0x55a15df0c370, C4<1>, C4<1>;
L_0x55a15df0b8c0 .functor NOT 1, L_0x55a15df0b730, C4<0>, C4<0>, C4<0>;
L_0x55a15df0b980 .functor AND 1, L_0x55a15df0b730, L_0x55a15df10060, C4<1>, C4<1>;
L_0x55a15df0ba10 .functor OR 1, L_0x55a15df0b980, L_0x55a15df0b830, C4<0>, C4<0>;
v0x55a15dad4db0_0 .net *"_s1", 0 0, L_0x55a15df0b8c0;  1 drivers
v0x55a15dad4e90_0 .net "in0", 0 0, L_0x55a15df0c370;  alias, 1 drivers
v0x55a15dad4fe0_0 .net "in1", 0 0, L_0x55a15df10060;  alias, 1 drivers
v0x55a15dad5080_0 .net "out", 0 0, L_0x55a15df0ba10;  alias, 1 drivers
v0x55a15dad5120_0 .net "s0", 0 0, L_0x55a15df0b730;  alias, 1 drivers
v0x55a15dad51c0_0 .net "w0", 0 0, L_0x55a15df0b830;  1 drivers
v0x55a15dad5280_0 .net "w1", 0 0, L_0x55a15df0b980;  1 drivers
S_0x55a15dad5940 .scope module, "obc[30]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df0c650 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15dad94f0_0 .net "a", 0 0, L_0x55a15df0c930;  1 drivers
v0x55a15dad9640_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dad9700_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15dad97a0_0 .net "in", 0 0, L_0x55a15df102f0;  1 drivers
v0x55a15dad9840_0 .net "out", 0 0, L_0x55a15df0d290;  1 drivers
v0x55a15dad98e0_0 .net "rw", 0 0, L_0x55a15df0c650;  1 drivers
v0x55a15dad9980_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dad5bb0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dad5940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df0ceb0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dad8840_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dad8900_0 .net "d", 0 0, L_0x55a15df0c930;  alias, 1 drivers
v0x55a15dad8a10_0 .net "q", 0 0, L_0x55a15df0d290;  alias, 1 drivers
v0x55a15dad8ab0_0 .net "q0", 0 0, L_0x55a15df0cc50;  1 drivers
v0x55a15dad8b50_0 .net "q_bar", 0 0, L_0x55a15df0d320;  1 drivers
S_0x55a15dad5e40 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dad5bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df0ce00 .functor NOT 1, L_0x55a15df0c930, C4<0>, C4<0>, C4<0>;
v0x55a15dad6fd0_0 .net "clk", 0 0, L_0x55a15df0ceb0;  1 drivers
v0x55a15dad7090_0 .net "d", 0 0, L_0x55a15df0c930;  alias, 1 drivers
v0x55a15dad7160_0 .net "q", 0 0, L_0x55a15df0cc50;  alias, 1 drivers
v0x55a15dad7280_0 .net "q_bar", 0 0, L_0x55a15df0cce0;  1 drivers
S_0x55a15dad60d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dad5e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df0ca40 .functor AND 1, L_0x55a15df0ceb0, L_0x55a15df0c930, C4<1>, C4<1>;
L_0x55a15df0cb70 .functor AND 1, L_0x55a15df0ceb0, L_0x55a15df0ce00, C4<1>, C4<1>;
v0x55a15dad69e0_0 .net "a", 0 0, L_0x55a15df0ca40;  1 drivers
v0x55a15dad6aa0_0 .net "b", 0 0, L_0x55a15df0cb70;  1 drivers
v0x55a15dad6b70_0 .net "en", 0 0, L_0x55a15df0ceb0;  alias, 1 drivers
v0x55a15dad6c40_0 .net "q", 0 0, L_0x55a15df0cc50;  alias, 1 drivers
v0x55a15dad6d10_0 .net "q_bar", 0 0, L_0x55a15df0cce0;  alias, 1 drivers
v0x55a15dad6e00_0 .net "r", 0 0, L_0x55a15df0ce00;  1 drivers
v0x55a15dad6ea0_0 .net "s", 0 0, L_0x55a15df0c930;  alias, 1 drivers
S_0x55a15dad6370 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dad60d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df0cc50 .functor NOR 1, L_0x55a15df0cb70, L_0x55a15df0cce0, C4<0>, C4<0>;
L_0x55a15df0cce0 .functor NOR 1, L_0x55a15df0ca40, L_0x55a15df0cc50, C4<0>, C4<0>;
v0x55a15dad6600_0 .net "q", 0 0, L_0x55a15df0cc50;  alias, 1 drivers
v0x55a15dad66e0_0 .net "q_bar", 0 0, L_0x55a15df0cce0;  alias, 1 drivers
v0x55a15dad67a0_0 .net "r", 0 0, L_0x55a15df0cb70;  alias, 1 drivers
v0x55a15dad6870_0 .net "s", 0 0, L_0x55a15df0ca40;  alias, 1 drivers
S_0x55a15dad7390 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dad5bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df0d4c0 .functor NOT 1, L_0x55a15df0cc50, C4<0>, C4<0>, C4<0>;
v0x55a15dad8460_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dad8520_0 .net "d", 0 0, L_0x55a15df0cc50;  alias, 1 drivers
v0x55a15dad8670_0 .net "q", 0 0, L_0x55a15df0d290;  alias, 1 drivers
v0x55a15dad8710_0 .net "q_bar", 0 0, L_0x55a15df0d320;  alias, 1 drivers
S_0x55a15dad75f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dad7390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df0cff0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df0cc50, C4<1>, C4<1>;
L_0x55a15df0d1b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df0d4c0, C4<1>, C4<1>;
v0x55a15dad7eb0_0 .net "a", 0 0, L_0x55a15df0cff0;  1 drivers
v0x55a15dad7f70_0 .net "b", 0 0, L_0x55a15df0d1b0;  1 drivers
v0x55a15dad8040_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dad8110_0 .net "q", 0 0, L_0x55a15df0d290;  alias, 1 drivers
v0x55a15dad81e0_0 .net "q_bar", 0 0, L_0x55a15df0d320;  alias, 1 drivers
v0x55a15dad82d0_0 .net "r", 0 0, L_0x55a15df0d4c0;  1 drivers
v0x55a15dad8370_0 .net "s", 0 0, L_0x55a15df0cc50;  alias, 1 drivers
S_0x55a15dad7840 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dad75f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df0d290 .functor NOR 1, L_0x55a15df0d1b0, L_0x55a15df0d320, C4<0>, C4<0>;
L_0x55a15df0d320 .functor NOR 1, L_0x55a15df0cff0, L_0x55a15df0d290, C4<0>, C4<0>;
v0x55a15dad7ad0_0 .net "q", 0 0, L_0x55a15df0d290;  alias, 1 drivers
v0x55a15dad7bb0_0 .net "q_bar", 0 0, L_0x55a15df0d320;  alias, 1 drivers
v0x55a15dad7c70_0 .net "r", 0 0, L_0x55a15df0d1b0;  alias, 1 drivers
v0x55a15dad7d40_0 .net "s", 0 0, L_0x55a15df0cff0;  alias, 1 drivers
S_0x55a15dad8c80 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dad5940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df0c750 .functor AND 1, L_0x55a15df0c7e0, L_0x55a15df0d290, C4<1>, C4<1>;
L_0x55a15df0c7e0 .functor NOT 1, L_0x55a15df0c650, C4<0>, C4<0>, C4<0>;
L_0x55a15df0c8a0 .functor AND 1, L_0x55a15df0c650, L_0x55a15df102f0, C4<1>, C4<1>;
L_0x55a15df0c930 .functor OR 1, L_0x55a15df0c8a0, L_0x55a15df0c750, C4<0>, C4<0>;
v0x55a15dad8ee0_0 .net *"_s1", 0 0, L_0x55a15df0c7e0;  1 drivers
v0x55a15dad8fc0_0 .net "in0", 0 0, L_0x55a15df0d290;  alias, 1 drivers
v0x55a15dad9110_0 .net "in1", 0 0, L_0x55a15df102f0;  alias, 1 drivers
v0x55a15dad91b0_0 .net "out", 0 0, L_0x55a15df0c930;  alias, 1 drivers
v0x55a15dad9250_0 .net "s0", 0 0, L_0x55a15df0c650;  alias, 1 drivers
v0x55a15dad92f0_0 .net "w0", 0 0, L_0x55a15df0c750;  1 drivers
v0x55a15dad93b0_0 .net "w1", 0 0, L_0x55a15df0c8a0;  1 drivers
S_0x55a15dad9a70 .scope module, "obc[31]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15d9323b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df0d570 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df104a0, C4<1>, C4<1>;
v0x55a15dadd620_0 .net "a", 0 0, L_0x55a15df0e000;  1 drivers
v0x55a15dadd770_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dadd830_0 .net "en", 0 0, L_0x55a15df104a0;  alias, 1 drivers
v0x55a15dadd8d0_0 .net "in", 0 0, L_0x55a15df101f0;  1 drivers
v0x55a15dadd970_0 .net "out", 0 0, L_0x55a15df0e800;  1 drivers
v0x55a15dadda10_0 .net "rw", 0 0, L_0x55a15df0d570;  1 drivers
v0x55a15daddab0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dad9ce0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dad9a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df0e4c0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dadc970_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dadca30_0 .net "d", 0 0, L_0x55a15df0e000;  alias, 1 drivers
v0x55a15dadcb40_0 .net "q", 0 0, L_0x55a15df0e800;  alias, 1 drivers
v0x55a15dadcbe0_0 .net "q0", 0 0, L_0x55a15df0e2e0;  1 drivers
v0x55a15dadcc80_0 .net "q_bar", 0 0, L_0x55a15df0e870;  1 drivers
S_0x55a15dad9f70 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dad9ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df0e450 .functor NOT 1, L_0x55a15df0e000, C4<0>, C4<0>, C4<0>;
v0x55a15dadb100_0 .net "clk", 0 0, L_0x55a15df0e4c0;  1 drivers
v0x55a15dadb1c0_0 .net "d", 0 0, L_0x55a15df0e000;  alias, 1 drivers
v0x55a15dadb290_0 .net "q", 0 0, L_0x55a15df0e2e0;  alias, 1 drivers
v0x55a15dadb3b0_0 .net "q_bar", 0 0, L_0x55a15df0e350;  1 drivers
S_0x55a15dada200 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dad9f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df0e110 .functor AND 1, L_0x55a15df0e4c0, L_0x55a15df0e000, C4<1>, C4<1>;
L_0x55a15df0e220 .functor AND 1, L_0x55a15df0e4c0, L_0x55a15df0e450, C4<1>, C4<1>;
v0x55a15dadab10_0 .net "a", 0 0, L_0x55a15df0e110;  1 drivers
v0x55a15dadabd0_0 .net "b", 0 0, L_0x55a15df0e220;  1 drivers
v0x55a15dadaca0_0 .net "en", 0 0, L_0x55a15df0e4c0;  alias, 1 drivers
v0x55a15dadad70_0 .net "q", 0 0, L_0x55a15df0e2e0;  alias, 1 drivers
v0x55a15dadae40_0 .net "q_bar", 0 0, L_0x55a15df0e350;  alias, 1 drivers
v0x55a15dadaf30_0 .net "r", 0 0, L_0x55a15df0e450;  1 drivers
v0x55a15dadafd0_0 .net "s", 0 0, L_0x55a15df0e000;  alias, 1 drivers
S_0x55a15dada4a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dada200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df0e2e0 .functor NOR 1, L_0x55a15df0e220, L_0x55a15df0e350, C4<0>, C4<0>;
L_0x55a15df0e350 .functor NOR 1, L_0x55a15df0e110, L_0x55a15df0e2e0, C4<0>, C4<0>;
v0x55a15dada730_0 .net "q", 0 0, L_0x55a15df0e2e0;  alias, 1 drivers
v0x55a15dada810_0 .net "q_bar", 0 0, L_0x55a15df0e350;  alias, 1 drivers
v0x55a15dada8d0_0 .net "r", 0 0, L_0x55a15df0e220;  alias, 1 drivers
v0x55a15dada9a0_0 .net "s", 0 0, L_0x55a15df0e110;  alias, 1 drivers
S_0x55a15dadb4c0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dad9ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df0e9f0 .functor NOT 1, L_0x55a15df0e2e0, C4<0>, C4<0>, C4<0>;
v0x55a15dadc590_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dadc650_0 .net "d", 0 0, L_0x55a15df0e2e0;  alias, 1 drivers
v0x55a15dadc7a0_0 .net "q", 0 0, L_0x55a15df0e800;  alias, 1 drivers
v0x55a15dadc840_0 .net "q_bar", 0 0, L_0x55a15df0e870;  alias, 1 drivers
S_0x55a15dadb720 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dadb4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df0e5c0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df0e2e0, C4<1>, C4<1>;
L_0x55a15df0e740 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df0e9f0, C4<1>, C4<1>;
v0x55a15dadbfe0_0 .net "a", 0 0, L_0x55a15df0e5c0;  1 drivers
v0x55a15dadc0a0_0 .net "b", 0 0, L_0x55a15df0e740;  1 drivers
v0x55a15dadc170_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dadc240_0 .net "q", 0 0, L_0x55a15df0e800;  alias, 1 drivers
v0x55a15dadc310_0 .net "q_bar", 0 0, L_0x55a15df0e870;  alias, 1 drivers
v0x55a15dadc400_0 .net "r", 0 0, L_0x55a15df0e9f0;  1 drivers
v0x55a15dadc4a0_0 .net "s", 0 0, L_0x55a15df0e2e0;  alias, 1 drivers
S_0x55a15dadb970 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dadb720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df0e800 .functor NOR 1, L_0x55a15df0e740, L_0x55a15df0e870, C4<0>, C4<0>;
L_0x55a15df0e870 .functor NOR 1, L_0x55a15df0e5c0, L_0x55a15df0e800, C4<0>, C4<0>;
v0x55a15dadbc00_0 .net "q", 0 0, L_0x55a15df0e800;  alias, 1 drivers
v0x55a15dadbce0_0 .net "q_bar", 0 0, L_0x55a15df0e870;  alias, 1 drivers
v0x55a15dadbda0_0 .net "r", 0 0, L_0x55a15df0e740;  alias, 1 drivers
v0x55a15dadbe70_0 .net "s", 0 0, L_0x55a15df0e5c0;  alias, 1 drivers
S_0x55a15dadcdb0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dad9a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df0de60 .functor AND 1, L_0x55a15df0ded0, L_0x55a15df0e800, C4<1>, C4<1>;
L_0x55a15df0ded0 .functor NOT 1, L_0x55a15df0d570, C4<0>, C4<0>, C4<0>;
L_0x55a15df0df90 .functor AND 1, L_0x55a15df0d570, L_0x55a15df101f0, C4<1>, C4<1>;
L_0x55a15df0e000 .functor OR 1, L_0x55a15df0df90, L_0x55a15df0de60, C4<0>, C4<0>;
v0x55a15dadd010_0 .net *"_s1", 0 0, L_0x55a15df0ded0;  1 drivers
v0x55a15dadd0f0_0 .net "in0", 0 0, L_0x55a15df0e800;  alias, 1 drivers
v0x55a15dadd240_0 .net "in1", 0 0, L_0x55a15df101f0;  alias, 1 drivers
v0x55a15dadd2e0_0 .net "out", 0 0, L_0x55a15df0e000;  alias, 1 drivers
v0x55a15dadd380_0 .net "s0", 0 0, L_0x55a15df0d570;  alias, 1 drivers
v0x55a15dadd420_0 .net "w0", 0 0, L_0x55a15df0de60;  1 drivers
v0x55a15dadd4e0_0 .net "w1", 0 0, L_0x55a15df0df90;  1 drivers
S_0x55a15dade450 .scope module, "reg5" "REGISTER_32BIT" 51 14, 49 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "write"
    .port_info 2 /INPUT 32 "in"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
v0x55a15db60de0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db60ea0_0 .net "en", 0 0, L_0x55a15df2f060;  1 drivers
v0x55a15db61370_0 .net "in", 31 0, v0x55a15dc8f400_0;  alias, 1 drivers
v0x55a15db61410_0 .net "out", 31 0, L_0x55a15df2d620;  alias, 1 drivers
v0x55a15db614e0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
LS_0x55a15df2d620_0_0 .concat [ 1 1 1 1], L_0x55a15df10db0, L_0x55a15df11a70, L_0x55a15df12730, L_0x55a15df133f0;
LS_0x55a15df2d620_0_4 .concat [ 1 1 1 1], L_0x55a15df140b0, L_0x55a15df14d70, L_0x55a15df15a30, L_0x55a15df166f0;
LS_0x55a15df2d620_0_8 .concat [ 1 1 1 1], L_0x55a15df173b0, L_0x55a15df18170, L_0x55a15df19090, L_0x55a15df19fb0;
LS_0x55a15df2d620_0_12 .concat [ 1 1 1 1], L_0x55a15df1aed0, L_0x55a15df1bdf0, L_0x55a15df1cd10, L_0x55a15df1dc30;
LS_0x55a15df2d620_0_16 .concat [ 1 1 1 1], L_0x55a15df1eb50, L_0x55a15df1fa70, L_0x55a15df20990, L_0x55a15df218b0;
LS_0x55a15df2d620_0_20 .concat [ 1 1 1 1], L_0x55a15df227d0, L_0x55a15df236f0, L_0x55a15df24610, L_0x55a15df25530;
LS_0x55a15df2d620_0_24 .concat [ 1 1 1 1], L_0x55a15df26450, L_0x55a15df27370, L_0x55a15df28290, L_0x55a15df291b0;
LS_0x55a15df2d620_0_28 .concat [ 1 1 1 1], L_0x55a15df2a0d0, L_0x55a15df2aff0, L_0x55a15df2bf10, L_0x55a15df2d3c0;
LS_0x55a15df2d620_1_0 .concat [ 4 4 4 4], LS_0x55a15df2d620_0_0, LS_0x55a15df2d620_0_4, LS_0x55a15df2d620_0_8, LS_0x55a15df2d620_0_12;
LS_0x55a15df2d620_1_4 .concat [ 4 4 4 4], LS_0x55a15df2d620_0_16, LS_0x55a15df2d620_0_20, LS_0x55a15df2d620_0_24, LS_0x55a15df2d620_0_28;
L_0x55a15df2d620 .concat [ 16 16 0 0], LS_0x55a15df2d620_1_0, LS_0x55a15df2d620_1_4;
L_0x55a15df2d7d0 .part v0x55a15dc8f400_0, 0, 1;
L_0x55a15df2d870 .part v0x55a15dc8f400_0, 1, 1;
L_0x55a15df2d910 .part v0x55a15dc8f400_0, 2, 1;
L_0x55a15df2d9b0 .part v0x55a15dc8f400_0, 3, 1;
L_0x55a15df2da50 .part v0x55a15dc8f400_0, 4, 1;
L_0x55a15df2daf0 .part v0x55a15dc8f400_0, 5, 1;
L_0x55a15df2db90 .part v0x55a15dc8f400_0, 6, 1;
L_0x55a15df2dc80 .part v0x55a15dc8f400_0, 7, 1;
L_0x55a15df2dd20 .part v0x55a15dc8f400_0, 8, 1;
L_0x55a15df2de20 .part v0x55a15dc8f400_0, 9, 1;
L_0x55a15df2dec0 .part v0x55a15dc8f400_0, 10, 1;
L_0x55a15df2dfd0 .part v0x55a15dc8f400_0, 11, 1;
L_0x55a15df2e070 .part v0x55a15dc8f400_0, 12, 1;
L_0x55a15df2e190 .part v0x55a15dc8f400_0, 13, 1;
L_0x55a15df2e230 .part v0x55a15dc8f400_0, 14, 1;
L_0x55a15df2e360 .part v0x55a15dc8f400_0, 15, 1;
L_0x55a15df2e400 .part v0x55a15dc8f400_0, 16, 1;
L_0x55a15df2e540 .part v0x55a15dc8f400_0, 17, 1;
L_0x55a15df2e5e0 .part v0x55a15dc8f400_0, 18, 1;
L_0x55a15df2e4a0 .part v0x55a15dc8f400_0, 19, 1;
L_0x55a15df2e730 .part v0x55a15dc8f400_0, 20, 1;
L_0x55a15df2e680 .part v0x55a15dc8f400_0, 21, 1;
L_0x55a15df2e890 .part v0x55a15dc8f400_0, 22, 1;
L_0x55a15df2e7d0 .part v0x55a15dc8f400_0, 23, 1;
L_0x55a15df2ea00 .part v0x55a15dc8f400_0, 24, 1;
L_0x55a15df2e930 .part v0x55a15dc8f400_0, 25, 1;
L_0x55a15df2eb80 .part v0x55a15dc8f400_0, 26, 1;
L_0x55a15df2eaa0 .part v0x55a15dc8f400_0, 27, 1;
L_0x55a15df2ed10 .part v0x55a15dc8f400_0, 28, 1;
L_0x55a15df2ec20 .part v0x55a15dc8f400_0, 29, 1;
L_0x55a15df2eeb0 .part v0x55a15dc8f400_0, 30, 1;
L_0x55a15df2edb0 .part v0x55a15dc8f400_0, 31, 1;
S_0x55a15dade6a0 .scope module, "obc[0]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df0f3a0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15dae22a0_0 .net "a", 0 0, L_0x55a15df10690;  1 drivers
v0x55a15dae23f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dae24b0_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15dae2550_0 .net "in", 0 0, L_0x55a15df2d7d0;  1 drivers
v0x55a15dae25f0_0 .net "out", 0 0, L_0x55a15df10db0;  1 drivers
v0x55a15dae2690_0 .net "rw", 0 0, L_0x55a15df0f3a0;  1 drivers
v0x55a15dae2730_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dade960 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dade6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df10a70 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dae15f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dae16b0_0 .net "d", 0 0, L_0x55a15df10690;  alias, 1 drivers
v0x55a15dae17c0_0 .net "q", 0 0, L_0x55a15df10db0;  alias, 1 drivers
v0x55a15dae1860_0 .net "q0", 0 0, L_0x55a15df10920;  1 drivers
v0x55a15dae1900_0 .net "q_bar", 0 0, L_0x55a15df10e20;  1 drivers
S_0x55a15dadebf0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dade960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df10a00 .functor NOT 1, L_0x55a15df10690, C4<0>, C4<0>, C4<0>;
v0x55a15dadfd80_0 .net "clk", 0 0, L_0x55a15df10a70;  1 drivers
v0x55a15dadfe40_0 .net "d", 0 0, L_0x55a15df10690;  alias, 1 drivers
v0x55a15dadff10_0 .net "q", 0 0, L_0x55a15df10920;  alias, 1 drivers
v0x55a15dae0030_0 .net "q_bar", 0 0, L_0x55a15df10990;  1 drivers
S_0x55a15dadee80 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dadebf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df10750 .functor AND 1, L_0x55a15df10a70, L_0x55a15df10690, C4<1>, C4<1>;
L_0x55a15df10860 .functor AND 1, L_0x55a15df10a70, L_0x55a15df10a00, C4<1>, C4<1>;
v0x55a15dadf790_0 .net "a", 0 0, L_0x55a15df10750;  1 drivers
v0x55a15dadf850_0 .net "b", 0 0, L_0x55a15df10860;  1 drivers
v0x55a15dadf920_0 .net "en", 0 0, L_0x55a15df10a70;  alias, 1 drivers
v0x55a15dadf9f0_0 .net "q", 0 0, L_0x55a15df10920;  alias, 1 drivers
v0x55a15dadfac0_0 .net "q_bar", 0 0, L_0x55a15df10990;  alias, 1 drivers
v0x55a15dadfbb0_0 .net "r", 0 0, L_0x55a15df10a00;  1 drivers
v0x55a15dadfc50_0 .net "s", 0 0, L_0x55a15df10690;  alias, 1 drivers
S_0x55a15dadf120 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dadee80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df10920 .functor NOR 1, L_0x55a15df10860, L_0x55a15df10990, C4<0>, C4<0>;
L_0x55a15df10990 .functor NOR 1, L_0x55a15df10750, L_0x55a15df10920, C4<0>, C4<0>;
v0x55a15dadf3b0_0 .net "q", 0 0, L_0x55a15df10920;  alias, 1 drivers
v0x55a15dadf490_0 .net "q_bar", 0 0, L_0x55a15df10990;  alias, 1 drivers
v0x55a15dadf550_0 .net "r", 0 0, L_0x55a15df10860;  alias, 1 drivers
v0x55a15dadf620_0 .net "s", 0 0, L_0x55a15df10750;  alias, 1 drivers
S_0x55a15dae0140 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dade960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df10fa0 .functor NOT 1, L_0x55a15df10920, C4<0>, C4<0>, C4<0>;
v0x55a15dae1210_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dae12d0_0 .net "d", 0 0, L_0x55a15df10920;  alias, 1 drivers
v0x55a15dae1420_0 .net "q", 0 0, L_0x55a15df10db0;  alias, 1 drivers
v0x55a15dae14c0_0 .net "q_bar", 0 0, L_0x55a15df10e20;  alias, 1 drivers
S_0x55a15dae03a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dae0140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df10b70 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df10920, C4<1>, C4<1>;
L_0x55a15df10cf0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df10fa0, C4<1>, C4<1>;
v0x55a15dae0c60_0 .net "a", 0 0, L_0x55a15df10b70;  1 drivers
v0x55a15dae0d20_0 .net "b", 0 0, L_0x55a15df10cf0;  1 drivers
v0x55a15dae0df0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dae0ec0_0 .net "q", 0 0, L_0x55a15df10db0;  alias, 1 drivers
v0x55a15dae0f90_0 .net "q_bar", 0 0, L_0x55a15df10e20;  alias, 1 drivers
v0x55a15dae1080_0 .net "r", 0 0, L_0x55a15df10fa0;  1 drivers
v0x55a15dae1120_0 .net "s", 0 0, L_0x55a15df10920;  alias, 1 drivers
S_0x55a15dae05f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dae03a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df10db0 .functor NOR 1, L_0x55a15df10cf0, L_0x55a15df10e20, C4<0>, C4<0>;
L_0x55a15df10e20 .functor NOR 1, L_0x55a15df10b70, L_0x55a15df10db0, C4<0>, C4<0>;
v0x55a15dae0880_0 .net "q", 0 0, L_0x55a15df10db0;  alias, 1 drivers
v0x55a15dae0960_0 .net "q_bar", 0 0, L_0x55a15df10e20;  alias, 1 drivers
v0x55a15dae0a20_0 .net "r", 0 0, L_0x55a15df10cf0;  alias, 1 drivers
v0x55a15dae0af0_0 .net "s", 0 0, L_0x55a15df10b70;  alias, 1 drivers
S_0x55a15dae1a30 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dade6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df10540 .functor AND 1, L_0x55a15df105b0, L_0x55a15df10db0, C4<1>, C4<1>;
L_0x55a15df105b0 .functor NOT 1, L_0x55a15df0f3a0, C4<0>, C4<0>, C4<0>;
L_0x55a15df10620 .functor AND 1, L_0x55a15df0f3a0, L_0x55a15df2d7d0, C4<1>, C4<1>;
L_0x55a15df10690 .functor OR 1, L_0x55a15df10620, L_0x55a15df10540, C4<0>, C4<0>;
v0x55a15dae1c90_0 .net *"_s1", 0 0, L_0x55a15df105b0;  1 drivers
v0x55a15dae1d70_0 .net "in0", 0 0, L_0x55a15df10db0;  alias, 1 drivers
v0x55a15dae1ec0_0 .net "in1", 0 0, L_0x55a15df2d7d0;  alias, 1 drivers
v0x55a15dae1f60_0 .net "out", 0 0, L_0x55a15df10690;  alias, 1 drivers
v0x55a15dae2000_0 .net "s0", 0 0, L_0x55a15df0f3a0;  alias, 1 drivers
v0x55a15dae20a0_0 .net "w0", 0 0, L_0x55a15df10540;  1 drivers
v0x55a15dae2160_0 .net "w1", 0 0, L_0x55a15df10620;  1 drivers
S_0x55a15dae2840 .scope module, "obc[1]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df11010 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15dae63f0_0 .net "a", 0 0, L_0x55a15df11270;  1 drivers
v0x55a15dae6540_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dae6600_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15dae66a0_0 .net "in", 0 0, L_0x55a15df2d870;  1 drivers
v0x55a15dae6770_0 .net "out", 0 0, L_0x55a15df11a70;  1 drivers
v0x55a15dae6810_0 .net "rw", 0 0, L_0x55a15df11010;  1 drivers
v0x55a15dae68b0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dae2ad0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dae2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df11730 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dae5740_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dae5800_0 .net "d", 0 0, L_0x55a15df11270;  alias, 1 drivers
v0x55a15dae5910_0 .net "q", 0 0, L_0x55a15df11a70;  alias, 1 drivers
v0x55a15dae59b0_0 .net "q0", 0 0, L_0x55a15df11550;  1 drivers
v0x55a15dae5a50_0 .net "q_bar", 0 0, L_0x55a15df11ae0;  1 drivers
S_0x55a15dae2d40 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dae2ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df116c0 .functor NOT 1, L_0x55a15df11270, C4<0>, C4<0>, C4<0>;
v0x55a15dae3ed0_0 .net "clk", 0 0, L_0x55a15df11730;  1 drivers
v0x55a15dae3f90_0 .net "d", 0 0, L_0x55a15df11270;  alias, 1 drivers
v0x55a15dae4060_0 .net "q", 0 0, L_0x55a15df11550;  alias, 1 drivers
v0x55a15dae4180_0 .net "q_bar", 0 0, L_0x55a15df115c0;  1 drivers
S_0x55a15dae2fd0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dae2d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df11380 .functor AND 1, L_0x55a15df11730, L_0x55a15df11270, C4<1>, C4<1>;
L_0x55a15df11490 .functor AND 1, L_0x55a15df11730, L_0x55a15df116c0, C4<1>, C4<1>;
v0x55a15dae38e0_0 .net "a", 0 0, L_0x55a15df11380;  1 drivers
v0x55a15dae39a0_0 .net "b", 0 0, L_0x55a15df11490;  1 drivers
v0x55a15dae3a70_0 .net "en", 0 0, L_0x55a15df11730;  alias, 1 drivers
v0x55a15dae3b40_0 .net "q", 0 0, L_0x55a15df11550;  alias, 1 drivers
v0x55a15dae3c10_0 .net "q_bar", 0 0, L_0x55a15df115c0;  alias, 1 drivers
v0x55a15dae3d00_0 .net "r", 0 0, L_0x55a15df116c0;  1 drivers
v0x55a15dae3da0_0 .net "s", 0 0, L_0x55a15df11270;  alias, 1 drivers
S_0x55a15dae3270 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dae2fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df11550 .functor NOR 1, L_0x55a15df11490, L_0x55a15df115c0, C4<0>, C4<0>;
L_0x55a15df115c0 .functor NOR 1, L_0x55a15df11380, L_0x55a15df11550, C4<0>, C4<0>;
v0x55a15dae3500_0 .net "q", 0 0, L_0x55a15df11550;  alias, 1 drivers
v0x55a15dae35e0_0 .net "q_bar", 0 0, L_0x55a15df115c0;  alias, 1 drivers
v0x55a15dae36a0_0 .net "r", 0 0, L_0x55a15df11490;  alias, 1 drivers
v0x55a15dae3770_0 .net "s", 0 0, L_0x55a15df11380;  alias, 1 drivers
S_0x55a15dae4290 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dae2ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df11c60 .functor NOT 1, L_0x55a15df11550, C4<0>, C4<0>, C4<0>;
v0x55a15dae5360_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dae5420_0 .net "d", 0 0, L_0x55a15df11550;  alias, 1 drivers
v0x55a15dae5570_0 .net "q", 0 0, L_0x55a15df11a70;  alias, 1 drivers
v0x55a15dae5610_0 .net "q_bar", 0 0, L_0x55a15df11ae0;  alias, 1 drivers
S_0x55a15dae44f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dae4290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df11830 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df11550, C4<1>, C4<1>;
L_0x55a15df119b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df11c60, C4<1>, C4<1>;
v0x55a15dae4db0_0 .net "a", 0 0, L_0x55a15df11830;  1 drivers
v0x55a15dae4e70_0 .net "b", 0 0, L_0x55a15df119b0;  1 drivers
v0x55a15dae4f40_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dae5010_0 .net "q", 0 0, L_0x55a15df11a70;  alias, 1 drivers
v0x55a15dae50e0_0 .net "q_bar", 0 0, L_0x55a15df11ae0;  alias, 1 drivers
v0x55a15dae51d0_0 .net "r", 0 0, L_0x55a15df11c60;  1 drivers
v0x55a15dae5270_0 .net "s", 0 0, L_0x55a15df11550;  alias, 1 drivers
S_0x55a15dae4740 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dae44f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df11a70 .functor NOR 1, L_0x55a15df119b0, L_0x55a15df11ae0, C4<0>, C4<0>;
L_0x55a15df11ae0 .functor NOR 1, L_0x55a15df11830, L_0x55a15df11a70, C4<0>, C4<0>;
v0x55a15dae49d0_0 .net "q", 0 0, L_0x55a15df11a70;  alias, 1 drivers
v0x55a15dae4ab0_0 .net "q_bar", 0 0, L_0x55a15df11ae0;  alias, 1 drivers
v0x55a15dae4b70_0 .net "r", 0 0, L_0x55a15df119b0;  alias, 1 drivers
v0x55a15dae4c40_0 .net "s", 0 0, L_0x55a15df11830;  alias, 1 drivers
S_0x55a15dae5b80 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dae2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df110d0 .functor AND 1, L_0x55a15df11140, L_0x55a15df11a70, C4<1>, C4<1>;
L_0x55a15df11140 .functor NOT 1, L_0x55a15df11010, C4<0>, C4<0>, C4<0>;
L_0x55a15df11200 .functor AND 1, L_0x55a15df11010, L_0x55a15df2d870, C4<1>, C4<1>;
L_0x55a15df11270 .functor OR 1, L_0x55a15df11200, L_0x55a15df110d0, C4<0>, C4<0>;
v0x55a15dae5de0_0 .net *"_s1", 0 0, L_0x55a15df11140;  1 drivers
v0x55a15dae5ec0_0 .net "in0", 0 0, L_0x55a15df11a70;  alias, 1 drivers
v0x55a15dae6010_0 .net "in1", 0 0, L_0x55a15df2d870;  alias, 1 drivers
v0x55a15dae60b0_0 .net "out", 0 0, L_0x55a15df11270;  alias, 1 drivers
v0x55a15dae6150_0 .net "s0", 0 0, L_0x55a15df11010;  alias, 1 drivers
v0x55a15dae61f0_0 .net "w0", 0 0, L_0x55a15df110d0;  1 drivers
v0x55a15dae62b0_0 .net "w1", 0 0, L_0x55a15df11200;  1 drivers
S_0x55a15dae6980 .scope module, "obc[2]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df11cd0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15daea540_0 .net "a", 0 0, L_0x55a15df11f30;  1 drivers
v0x55a15daea690_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daea750_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15daea7f0_0 .net "in", 0 0, L_0x55a15df2d910;  1 drivers
v0x55a15daea890_0 .net "out", 0 0, L_0x55a15df12730;  1 drivers
v0x55a15daea980_0 .net "rw", 0 0, L_0x55a15df11cd0;  1 drivers
v0x55a15daeaa20_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dae6c20 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dae6980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df123f0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dae9890_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dae9950_0 .net "d", 0 0, L_0x55a15df11f30;  alias, 1 drivers
v0x55a15dae9a60_0 .net "q", 0 0, L_0x55a15df12730;  alias, 1 drivers
v0x55a15dae9b00_0 .net "q0", 0 0, L_0x55a15df12210;  1 drivers
v0x55a15dae9ba0_0 .net "q_bar", 0 0, L_0x55a15df127a0;  1 drivers
S_0x55a15dae6e90 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dae6c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df12380 .functor NOT 1, L_0x55a15df11f30, C4<0>, C4<0>, C4<0>;
v0x55a15dae8020_0 .net "clk", 0 0, L_0x55a15df123f0;  1 drivers
v0x55a15dae80e0_0 .net "d", 0 0, L_0x55a15df11f30;  alias, 1 drivers
v0x55a15dae81b0_0 .net "q", 0 0, L_0x55a15df12210;  alias, 1 drivers
v0x55a15dae82d0_0 .net "q_bar", 0 0, L_0x55a15df12280;  1 drivers
S_0x55a15dae7120 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dae6e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df12040 .functor AND 1, L_0x55a15df123f0, L_0x55a15df11f30, C4<1>, C4<1>;
L_0x55a15df12150 .functor AND 1, L_0x55a15df123f0, L_0x55a15df12380, C4<1>, C4<1>;
v0x55a15dae7a30_0 .net "a", 0 0, L_0x55a15df12040;  1 drivers
v0x55a15dae7af0_0 .net "b", 0 0, L_0x55a15df12150;  1 drivers
v0x55a15dae7bc0_0 .net "en", 0 0, L_0x55a15df123f0;  alias, 1 drivers
v0x55a15dae7c90_0 .net "q", 0 0, L_0x55a15df12210;  alias, 1 drivers
v0x55a15dae7d60_0 .net "q_bar", 0 0, L_0x55a15df12280;  alias, 1 drivers
v0x55a15dae7e50_0 .net "r", 0 0, L_0x55a15df12380;  1 drivers
v0x55a15dae7ef0_0 .net "s", 0 0, L_0x55a15df11f30;  alias, 1 drivers
S_0x55a15dae73c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dae7120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df12210 .functor NOR 1, L_0x55a15df12150, L_0x55a15df12280, C4<0>, C4<0>;
L_0x55a15df12280 .functor NOR 1, L_0x55a15df12040, L_0x55a15df12210, C4<0>, C4<0>;
v0x55a15dae7650_0 .net "q", 0 0, L_0x55a15df12210;  alias, 1 drivers
v0x55a15dae7730_0 .net "q_bar", 0 0, L_0x55a15df12280;  alias, 1 drivers
v0x55a15dae77f0_0 .net "r", 0 0, L_0x55a15df12150;  alias, 1 drivers
v0x55a15dae78c0_0 .net "s", 0 0, L_0x55a15df12040;  alias, 1 drivers
S_0x55a15dae83e0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dae6c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df12920 .functor NOT 1, L_0x55a15df12210, C4<0>, C4<0>, C4<0>;
v0x55a15dae94b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dae9570_0 .net "d", 0 0, L_0x55a15df12210;  alias, 1 drivers
v0x55a15dae96c0_0 .net "q", 0 0, L_0x55a15df12730;  alias, 1 drivers
v0x55a15dae9760_0 .net "q_bar", 0 0, L_0x55a15df127a0;  alias, 1 drivers
S_0x55a15dae8640 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dae83e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df124f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df12210, C4<1>, C4<1>;
L_0x55a15df12670 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df12920, C4<1>, C4<1>;
v0x55a15dae8f00_0 .net "a", 0 0, L_0x55a15df124f0;  1 drivers
v0x55a15dae8fc0_0 .net "b", 0 0, L_0x55a15df12670;  1 drivers
v0x55a15dae9090_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dae9160_0 .net "q", 0 0, L_0x55a15df12730;  alias, 1 drivers
v0x55a15dae9230_0 .net "q_bar", 0 0, L_0x55a15df127a0;  alias, 1 drivers
v0x55a15dae9320_0 .net "r", 0 0, L_0x55a15df12920;  1 drivers
v0x55a15dae93c0_0 .net "s", 0 0, L_0x55a15df12210;  alias, 1 drivers
S_0x55a15dae8890 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dae8640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df12730 .functor NOR 1, L_0x55a15df12670, L_0x55a15df127a0, C4<0>, C4<0>;
L_0x55a15df127a0 .functor NOR 1, L_0x55a15df124f0, L_0x55a15df12730, C4<0>, C4<0>;
v0x55a15dae8b20_0 .net "q", 0 0, L_0x55a15df12730;  alias, 1 drivers
v0x55a15dae8c00_0 .net "q_bar", 0 0, L_0x55a15df127a0;  alias, 1 drivers
v0x55a15dae8cc0_0 .net "r", 0 0, L_0x55a15df12670;  alias, 1 drivers
v0x55a15dae8d90_0 .net "s", 0 0, L_0x55a15df124f0;  alias, 1 drivers
S_0x55a15dae9cd0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dae6980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df11d90 .functor AND 1, L_0x55a15df11e00, L_0x55a15df12730, C4<1>, C4<1>;
L_0x55a15df11e00 .functor NOT 1, L_0x55a15df11cd0, C4<0>, C4<0>, C4<0>;
L_0x55a15df11ec0 .functor AND 1, L_0x55a15df11cd0, L_0x55a15df2d910, C4<1>, C4<1>;
L_0x55a15df11f30 .functor OR 1, L_0x55a15df11ec0, L_0x55a15df11d90, C4<0>, C4<0>;
v0x55a15dae9f30_0 .net *"_s1", 0 0, L_0x55a15df11e00;  1 drivers
v0x55a15daea010_0 .net "in0", 0 0, L_0x55a15df12730;  alias, 1 drivers
v0x55a15daea160_0 .net "in1", 0 0, L_0x55a15df2d910;  alias, 1 drivers
v0x55a15daea200_0 .net "out", 0 0, L_0x55a15df11f30;  alias, 1 drivers
v0x55a15daea2a0_0 .net "s0", 0 0, L_0x55a15df11cd0;  alias, 1 drivers
v0x55a15daea340_0 .net "w0", 0 0, L_0x55a15df11d90;  1 drivers
v0x55a15daea400_0 .net "w1", 0 0, L_0x55a15df11ec0;  1 drivers
S_0x55a15daeaae0 .scope module, "obc[3]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df12990 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15daee690_0 .net "a", 0 0, L_0x55a15df12bf0;  1 drivers
v0x55a15daee7e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daee8a0_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15daee940_0 .net "in", 0 0, L_0x55a15df2d9b0;  1 drivers
v0x55a15daee9e0_0 .net "out", 0 0, L_0x55a15df133f0;  1 drivers
v0x55a15daeea80_0 .net "rw", 0 0, L_0x55a15df12990;  1 drivers
v0x55a15daeeb20_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15daead50 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15daeaae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df130b0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15daed9e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daedaa0_0 .net "d", 0 0, L_0x55a15df12bf0;  alias, 1 drivers
v0x55a15daedbb0_0 .net "q", 0 0, L_0x55a15df133f0;  alias, 1 drivers
v0x55a15daedc50_0 .net "q0", 0 0, L_0x55a15df12ed0;  1 drivers
v0x55a15daedcf0_0 .net "q_bar", 0 0, L_0x55a15df13460;  1 drivers
S_0x55a15daeafe0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15daead50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df13040 .functor NOT 1, L_0x55a15df12bf0, C4<0>, C4<0>, C4<0>;
v0x55a15daec170_0 .net "clk", 0 0, L_0x55a15df130b0;  1 drivers
v0x55a15daec230_0 .net "d", 0 0, L_0x55a15df12bf0;  alias, 1 drivers
v0x55a15daec300_0 .net "q", 0 0, L_0x55a15df12ed0;  alias, 1 drivers
v0x55a15daec420_0 .net "q_bar", 0 0, L_0x55a15df12f40;  1 drivers
S_0x55a15daeb270 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15daeafe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df12d00 .functor AND 1, L_0x55a15df130b0, L_0x55a15df12bf0, C4<1>, C4<1>;
L_0x55a15df12e10 .functor AND 1, L_0x55a15df130b0, L_0x55a15df13040, C4<1>, C4<1>;
v0x55a15daebb80_0 .net "a", 0 0, L_0x55a15df12d00;  1 drivers
v0x55a15daebc40_0 .net "b", 0 0, L_0x55a15df12e10;  1 drivers
v0x55a15daebd10_0 .net "en", 0 0, L_0x55a15df130b0;  alias, 1 drivers
v0x55a15daebde0_0 .net "q", 0 0, L_0x55a15df12ed0;  alias, 1 drivers
v0x55a15daebeb0_0 .net "q_bar", 0 0, L_0x55a15df12f40;  alias, 1 drivers
v0x55a15daebfa0_0 .net "r", 0 0, L_0x55a15df13040;  1 drivers
v0x55a15daec040_0 .net "s", 0 0, L_0x55a15df12bf0;  alias, 1 drivers
S_0x55a15daeb510 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15daeb270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df12ed0 .functor NOR 1, L_0x55a15df12e10, L_0x55a15df12f40, C4<0>, C4<0>;
L_0x55a15df12f40 .functor NOR 1, L_0x55a15df12d00, L_0x55a15df12ed0, C4<0>, C4<0>;
v0x55a15daeb7a0_0 .net "q", 0 0, L_0x55a15df12ed0;  alias, 1 drivers
v0x55a15daeb880_0 .net "q_bar", 0 0, L_0x55a15df12f40;  alias, 1 drivers
v0x55a15daeb940_0 .net "r", 0 0, L_0x55a15df12e10;  alias, 1 drivers
v0x55a15daeba10_0 .net "s", 0 0, L_0x55a15df12d00;  alias, 1 drivers
S_0x55a15daec530 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15daead50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df135e0 .functor NOT 1, L_0x55a15df12ed0, C4<0>, C4<0>, C4<0>;
v0x55a15daed600_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daed6c0_0 .net "d", 0 0, L_0x55a15df12ed0;  alias, 1 drivers
v0x55a15daed810_0 .net "q", 0 0, L_0x55a15df133f0;  alias, 1 drivers
v0x55a15daed8b0_0 .net "q_bar", 0 0, L_0x55a15df13460;  alias, 1 drivers
S_0x55a15daec790 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15daec530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df131b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df12ed0, C4<1>, C4<1>;
L_0x55a15df13330 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df135e0, C4<1>, C4<1>;
v0x55a15daed050_0 .net "a", 0 0, L_0x55a15df131b0;  1 drivers
v0x55a15daed110_0 .net "b", 0 0, L_0x55a15df13330;  1 drivers
v0x55a15daed1e0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daed2b0_0 .net "q", 0 0, L_0x55a15df133f0;  alias, 1 drivers
v0x55a15daed380_0 .net "q_bar", 0 0, L_0x55a15df13460;  alias, 1 drivers
v0x55a15daed470_0 .net "r", 0 0, L_0x55a15df135e0;  1 drivers
v0x55a15daed510_0 .net "s", 0 0, L_0x55a15df12ed0;  alias, 1 drivers
S_0x55a15daec9e0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15daec790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df133f0 .functor NOR 1, L_0x55a15df13330, L_0x55a15df13460, C4<0>, C4<0>;
L_0x55a15df13460 .functor NOR 1, L_0x55a15df131b0, L_0x55a15df133f0, C4<0>, C4<0>;
v0x55a15daecc70_0 .net "q", 0 0, L_0x55a15df133f0;  alias, 1 drivers
v0x55a15daecd50_0 .net "q_bar", 0 0, L_0x55a15df13460;  alias, 1 drivers
v0x55a15daece10_0 .net "r", 0 0, L_0x55a15df13330;  alias, 1 drivers
v0x55a15daecee0_0 .net "s", 0 0, L_0x55a15df131b0;  alias, 1 drivers
S_0x55a15daede20 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15daeaae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df12a50 .functor AND 1, L_0x55a15df12ac0, L_0x55a15df133f0, C4<1>, C4<1>;
L_0x55a15df12ac0 .functor NOT 1, L_0x55a15df12990, C4<0>, C4<0>, C4<0>;
L_0x55a15df12b80 .functor AND 1, L_0x55a15df12990, L_0x55a15df2d9b0, C4<1>, C4<1>;
L_0x55a15df12bf0 .functor OR 1, L_0x55a15df12b80, L_0x55a15df12a50, C4<0>, C4<0>;
v0x55a15daee080_0 .net *"_s1", 0 0, L_0x55a15df12ac0;  1 drivers
v0x55a15daee160_0 .net "in0", 0 0, L_0x55a15df133f0;  alias, 1 drivers
v0x55a15daee2b0_0 .net "in1", 0 0, L_0x55a15df2d9b0;  alias, 1 drivers
v0x55a15daee350_0 .net "out", 0 0, L_0x55a15df12bf0;  alias, 1 drivers
v0x55a15daee3f0_0 .net "s0", 0 0, L_0x55a15df12990;  alias, 1 drivers
v0x55a15daee490_0 .net "w0", 0 0, L_0x55a15df12a50;  1 drivers
v0x55a15daee550_0 .net "w1", 0 0, L_0x55a15df12b80;  1 drivers
S_0x55a15daeec10 .scope module, "obc[4]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df13650 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15daf27e0_0 .net "a", 0 0, L_0x55a15df138b0;  1 drivers
v0x55a15daf2930_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daf29f0_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15daf2b20_0 .net "in", 0 0, L_0x55a15df2da50;  1 drivers
v0x55a15daf2bc0_0 .net "out", 0 0, L_0x55a15df140b0;  1 drivers
v0x55a15daf2c60_0 .net "rw", 0 0, L_0x55a15df13650;  1 drivers
v0x55a15daf2d00_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15daeeed0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15daeec10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df13d70 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15daf1b30_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daf1bf0_0 .net "d", 0 0, L_0x55a15df138b0;  alias, 1 drivers
v0x55a15daf1d00_0 .net "q", 0 0, L_0x55a15df140b0;  alias, 1 drivers
v0x55a15daf1da0_0 .net "q0", 0 0, L_0x55a15df13b90;  1 drivers
v0x55a15daf1e40_0 .net "q_bar", 0 0, L_0x55a15df14120;  1 drivers
S_0x55a15daef130 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15daeeed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df13d00 .functor NOT 1, L_0x55a15df138b0, C4<0>, C4<0>, C4<0>;
v0x55a15daf02c0_0 .net "clk", 0 0, L_0x55a15df13d70;  1 drivers
v0x55a15daf0380_0 .net "d", 0 0, L_0x55a15df138b0;  alias, 1 drivers
v0x55a15daf0450_0 .net "q", 0 0, L_0x55a15df13b90;  alias, 1 drivers
v0x55a15daf0570_0 .net "q_bar", 0 0, L_0x55a15df13c00;  1 drivers
S_0x55a15daef3c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15daef130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df139c0 .functor AND 1, L_0x55a15df13d70, L_0x55a15df138b0, C4<1>, C4<1>;
L_0x55a15df13ad0 .functor AND 1, L_0x55a15df13d70, L_0x55a15df13d00, C4<1>, C4<1>;
v0x55a15daefcd0_0 .net "a", 0 0, L_0x55a15df139c0;  1 drivers
v0x55a15daefd90_0 .net "b", 0 0, L_0x55a15df13ad0;  1 drivers
v0x55a15daefe60_0 .net "en", 0 0, L_0x55a15df13d70;  alias, 1 drivers
v0x55a15daeff30_0 .net "q", 0 0, L_0x55a15df13b90;  alias, 1 drivers
v0x55a15daf0000_0 .net "q_bar", 0 0, L_0x55a15df13c00;  alias, 1 drivers
v0x55a15daf00f0_0 .net "r", 0 0, L_0x55a15df13d00;  1 drivers
v0x55a15daf0190_0 .net "s", 0 0, L_0x55a15df138b0;  alias, 1 drivers
S_0x55a15daef660 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15daef3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df13b90 .functor NOR 1, L_0x55a15df13ad0, L_0x55a15df13c00, C4<0>, C4<0>;
L_0x55a15df13c00 .functor NOR 1, L_0x55a15df139c0, L_0x55a15df13b90, C4<0>, C4<0>;
v0x55a15daef8f0_0 .net "q", 0 0, L_0x55a15df13b90;  alias, 1 drivers
v0x55a15daef9d0_0 .net "q_bar", 0 0, L_0x55a15df13c00;  alias, 1 drivers
v0x55a15daefa90_0 .net "r", 0 0, L_0x55a15df13ad0;  alias, 1 drivers
v0x55a15daefb60_0 .net "s", 0 0, L_0x55a15df139c0;  alias, 1 drivers
S_0x55a15daf0680 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15daeeed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df142a0 .functor NOT 1, L_0x55a15df13b90, C4<0>, C4<0>, C4<0>;
v0x55a15daf1750_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daf1810_0 .net "d", 0 0, L_0x55a15df13b90;  alias, 1 drivers
v0x55a15daf1960_0 .net "q", 0 0, L_0x55a15df140b0;  alias, 1 drivers
v0x55a15daf1a00_0 .net "q_bar", 0 0, L_0x55a15df14120;  alias, 1 drivers
S_0x55a15daf08e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15daf0680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df13e70 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df13b90, C4<1>, C4<1>;
L_0x55a15df13ff0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df142a0, C4<1>, C4<1>;
v0x55a15daf11a0_0 .net "a", 0 0, L_0x55a15df13e70;  1 drivers
v0x55a15daf1260_0 .net "b", 0 0, L_0x55a15df13ff0;  1 drivers
v0x55a15daf1330_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daf1400_0 .net "q", 0 0, L_0x55a15df140b0;  alias, 1 drivers
v0x55a15daf14d0_0 .net "q_bar", 0 0, L_0x55a15df14120;  alias, 1 drivers
v0x55a15daf15c0_0 .net "r", 0 0, L_0x55a15df142a0;  1 drivers
v0x55a15daf1660_0 .net "s", 0 0, L_0x55a15df13b90;  alias, 1 drivers
S_0x55a15daf0b30 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15daf08e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df140b0 .functor NOR 1, L_0x55a15df13ff0, L_0x55a15df14120, C4<0>, C4<0>;
L_0x55a15df14120 .functor NOR 1, L_0x55a15df13e70, L_0x55a15df140b0, C4<0>, C4<0>;
v0x55a15daf0dc0_0 .net "q", 0 0, L_0x55a15df140b0;  alias, 1 drivers
v0x55a15daf0ea0_0 .net "q_bar", 0 0, L_0x55a15df14120;  alias, 1 drivers
v0x55a15daf0f60_0 .net "r", 0 0, L_0x55a15df13ff0;  alias, 1 drivers
v0x55a15daf1030_0 .net "s", 0 0, L_0x55a15df13e70;  alias, 1 drivers
S_0x55a15daf1f70 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15daeec10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df13710 .functor AND 1, L_0x55a15df13780, L_0x55a15df140b0, C4<1>, C4<1>;
L_0x55a15df13780 .functor NOT 1, L_0x55a15df13650, C4<0>, C4<0>, C4<0>;
L_0x55a15df13840 .functor AND 1, L_0x55a15df13650, L_0x55a15df2da50, C4<1>, C4<1>;
L_0x55a15df138b0 .functor OR 1, L_0x55a15df13840, L_0x55a15df13710, C4<0>, C4<0>;
v0x55a15daf21d0_0 .net *"_s1", 0 0, L_0x55a15df13780;  1 drivers
v0x55a15daf22b0_0 .net "in0", 0 0, L_0x55a15df140b0;  alias, 1 drivers
v0x55a15daf2400_0 .net "in1", 0 0, L_0x55a15df2da50;  alias, 1 drivers
v0x55a15daf24a0_0 .net "out", 0 0, L_0x55a15df138b0;  alias, 1 drivers
v0x55a15daf2540_0 .net "s0", 0 0, L_0x55a15df13650;  alias, 1 drivers
v0x55a15daf25e0_0 .net "w0", 0 0, L_0x55a15df13710;  1 drivers
v0x55a15daf26a0_0 .net "w1", 0 0, L_0x55a15df13840;  1 drivers
S_0x55a15daf2df0 .scope module, "obc[5]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df14310 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15daf6950_0 .net "a", 0 0, L_0x55a15df14570;  1 drivers
v0x55a15daf6aa0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daf6b60_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15daf6c00_0 .net "in", 0 0, L_0x55a15df2daf0;  1 drivers
v0x55a15daf6ca0_0 .net "out", 0 0, L_0x55a15df14d70;  1 drivers
v0x55a15daf6d40_0 .net "rw", 0 0, L_0x55a15df14310;  1 drivers
v0x55a15daf6de0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15daf3010 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15daf2df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df14a30 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15daf5ca0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daf5d60_0 .net "d", 0 0, L_0x55a15df14570;  alias, 1 drivers
v0x55a15daf5e70_0 .net "q", 0 0, L_0x55a15df14d70;  alias, 1 drivers
v0x55a15daf5f10_0 .net "q0", 0 0, L_0x55a15df14850;  1 drivers
v0x55a15daf5fb0_0 .net "q_bar", 0 0, L_0x55a15df14de0;  1 drivers
S_0x55a15daf32a0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15daf3010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df149c0 .functor NOT 1, L_0x55a15df14570, C4<0>, C4<0>, C4<0>;
v0x55a15daf4430_0 .net "clk", 0 0, L_0x55a15df14a30;  1 drivers
v0x55a15daf44f0_0 .net "d", 0 0, L_0x55a15df14570;  alias, 1 drivers
v0x55a15daf45c0_0 .net "q", 0 0, L_0x55a15df14850;  alias, 1 drivers
v0x55a15daf46e0_0 .net "q_bar", 0 0, L_0x55a15df148c0;  1 drivers
S_0x55a15daf3530 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15daf32a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df14680 .functor AND 1, L_0x55a15df14a30, L_0x55a15df14570, C4<1>, C4<1>;
L_0x55a15df14790 .functor AND 1, L_0x55a15df14a30, L_0x55a15df149c0, C4<1>, C4<1>;
v0x55a15daf3e40_0 .net "a", 0 0, L_0x55a15df14680;  1 drivers
v0x55a15daf3f00_0 .net "b", 0 0, L_0x55a15df14790;  1 drivers
v0x55a15daf3fd0_0 .net "en", 0 0, L_0x55a15df14a30;  alias, 1 drivers
v0x55a15daf40a0_0 .net "q", 0 0, L_0x55a15df14850;  alias, 1 drivers
v0x55a15daf4170_0 .net "q_bar", 0 0, L_0x55a15df148c0;  alias, 1 drivers
v0x55a15daf4260_0 .net "r", 0 0, L_0x55a15df149c0;  1 drivers
v0x55a15daf4300_0 .net "s", 0 0, L_0x55a15df14570;  alias, 1 drivers
S_0x55a15daf37d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15daf3530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df14850 .functor NOR 1, L_0x55a15df14790, L_0x55a15df148c0, C4<0>, C4<0>;
L_0x55a15df148c0 .functor NOR 1, L_0x55a15df14680, L_0x55a15df14850, C4<0>, C4<0>;
v0x55a15daf3a60_0 .net "q", 0 0, L_0x55a15df14850;  alias, 1 drivers
v0x55a15daf3b40_0 .net "q_bar", 0 0, L_0x55a15df148c0;  alias, 1 drivers
v0x55a15daf3c00_0 .net "r", 0 0, L_0x55a15df14790;  alias, 1 drivers
v0x55a15daf3cd0_0 .net "s", 0 0, L_0x55a15df14680;  alias, 1 drivers
S_0x55a15daf47f0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15daf3010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df14f60 .functor NOT 1, L_0x55a15df14850, C4<0>, C4<0>, C4<0>;
v0x55a15daf58c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daf5980_0 .net "d", 0 0, L_0x55a15df14850;  alias, 1 drivers
v0x55a15daf5ad0_0 .net "q", 0 0, L_0x55a15df14d70;  alias, 1 drivers
v0x55a15daf5b70_0 .net "q_bar", 0 0, L_0x55a15df14de0;  alias, 1 drivers
S_0x55a15daf4a50 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15daf47f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df14b30 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df14850, C4<1>, C4<1>;
L_0x55a15df14cb0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df14f60, C4<1>, C4<1>;
v0x55a15daf5310_0 .net "a", 0 0, L_0x55a15df14b30;  1 drivers
v0x55a15daf53d0_0 .net "b", 0 0, L_0x55a15df14cb0;  1 drivers
v0x55a15daf54a0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daf5570_0 .net "q", 0 0, L_0x55a15df14d70;  alias, 1 drivers
v0x55a15daf5640_0 .net "q_bar", 0 0, L_0x55a15df14de0;  alias, 1 drivers
v0x55a15daf5730_0 .net "r", 0 0, L_0x55a15df14f60;  1 drivers
v0x55a15daf57d0_0 .net "s", 0 0, L_0x55a15df14850;  alias, 1 drivers
S_0x55a15daf4ca0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15daf4a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df14d70 .functor NOR 1, L_0x55a15df14cb0, L_0x55a15df14de0, C4<0>, C4<0>;
L_0x55a15df14de0 .functor NOR 1, L_0x55a15df14b30, L_0x55a15df14d70, C4<0>, C4<0>;
v0x55a15daf4f30_0 .net "q", 0 0, L_0x55a15df14d70;  alias, 1 drivers
v0x55a15daf5010_0 .net "q_bar", 0 0, L_0x55a15df14de0;  alias, 1 drivers
v0x55a15daf50d0_0 .net "r", 0 0, L_0x55a15df14cb0;  alias, 1 drivers
v0x55a15daf51a0_0 .net "s", 0 0, L_0x55a15df14b30;  alias, 1 drivers
S_0x55a15daf60e0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15daf2df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df143d0 .functor AND 1, L_0x55a15df14440, L_0x55a15df14d70, C4<1>, C4<1>;
L_0x55a15df14440 .functor NOT 1, L_0x55a15df14310, C4<0>, C4<0>, C4<0>;
L_0x55a15df14500 .functor AND 1, L_0x55a15df14310, L_0x55a15df2daf0, C4<1>, C4<1>;
L_0x55a15df14570 .functor OR 1, L_0x55a15df14500, L_0x55a15df143d0, C4<0>, C4<0>;
v0x55a15daf6340_0 .net *"_s1", 0 0, L_0x55a15df14440;  1 drivers
v0x55a15daf6420_0 .net "in0", 0 0, L_0x55a15df14d70;  alias, 1 drivers
v0x55a15daf6570_0 .net "in1", 0 0, L_0x55a15df2daf0;  alias, 1 drivers
v0x55a15daf6610_0 .net "out", 0 0, L_0x55a15df14570;  alias, 1 drivers
v0x55a15daf66b0_0 .net "s0", 0 0, L_0x55a15df14310;  alias, 1 drivers
v0x55a15daf6750_0 .net "w0", 0 0, L_0x55a15df143d0;  1 drivers
v0x55a15daf6810_0 .net "w1", 0 0, L_0x55a15df14500;  1 drivers
S_0x55a15daf6ed0 .scope module, "obc[6]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df14fd0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15dafaa80_0 .net "a", 0 0, L_0x55a15df15230;  1 drivers
v0x55a15dafabd0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dafac90_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15dafad30_0 .net "in", 0 0, L_0x55a15df2db90;  1 drivers
v0x55a15dafadd0_0 .net "out", 0 0, L_0x55a15df15a30;  1 drivers
v0x55a15dafae70_0 .net "rw", 0 0, L_0x55a15df14fd0;  1 drivers
v0x55a15dafaf10_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15daf7140 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15daf6ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df156f0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15daf9dd0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daf9e90_0 .net "d", 0 0, L_0x55a15df15230;  alias, 1 drivers
v0x55a15daf9fa0_0 .net "q", 0 0, L_0x55a15df15a30;  alias, 1 drivers
v0x55a15dafa040_0 .net "q0", 0 0, L_0x55a15df15510;  1 drivers
v0x55a15dafa0e0_0 .net "q_bar", 0 0, L_0x55a15df15aa0;  1 drivers
S_0x55a15daf73d0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15daf7140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df15680 .functor NOT 1, L_0x55a15df15230, C4<0>, C4<0>, C4<0>;
v0x55a15daf8560_0 .net "clk", 0 0, L_0x55a15df156f0;  1 drivers
v0x55a15daf8620_0 .net "d", 0 0, L_0x55a15df15230;  alias, 1 drivers
v0x55a15daf86f0_0 .net "q", 0 0, L_0x55a15df15510;  alias, 1 drivers
v0x55a15daf8810_0 .net "q_bar", 0 0, L_0x55a15df15580;  1 drivers
S_0x55a15daf7660 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15daf73d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df15340 .functor AND 1, L_0x55a15df156f0, L_0x55a15df15230, C4<1>, C4<1>;
L_0x55a15df15450 .functor AND 1, L_0x55a15df156f0, L_0x55a15df15680, C4<1>, C4<1>;
v0x55a15daf7f70_0 .net "a", 0 0, L_0x55a15df15340;  1 drivers
v0x55a15daf8030_0 .net "b", 0 0, L_0x55a15df15450;  1 drivers
v0x55a15daf8100_0 .net "en", 0 0, L_0x55a15df156f0;  alias, 1 drivers
v0x55a15daf81d0_0 .net "q", 0 0, L_0x55a15df15510;  alias, 1 drivers
v0x55a15daf82a0_0 .net "q_bar", 0 0, L_0x55a15df15580;  alias, 1 drivers
v0x55a15daf8390_0 .net "r", 0 0, L_0x55a15df15680;  1 drivers
v0x55a15daf8430_0 .net "s", 0 0, L_0x55a15df15230;  alias, 1 drivers
S_0x55a15daf7900 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15daf7660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df15510 .functor NOR 1, L_0x55a15df15450, L_0x55a15df15580, C4<0>, C4<0>;
L_0x55a15df15580 .functor NOR 1, L_0x55a15df15340, L_0x55a15df15510, C4<0>, C4<0>;
v0x55a15daf7b90_0 .net "q", 0 0, L_0x55a15df15510;  alias, 1 drivers
v0x55a15daf7c70_0 .net "q_bar", 0 0, L_0x55a15df15580;  alias, 1 drivers
v0x55a15daf7d30_0 .net "r", 0 0, L_0x55a15df15450;  alias, 1 drivers
v0x55a15daf7e00_0 .net "s", 0 0, L_0x55a15df15340;  alias, 1 drivers
S_0x55a15daf8920 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15daf7140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df15c20 .functor NOT 1, L_0x55a15df15510, C4<0>, C4<0>, C4<0>;
v0x55a15daf99f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daf9ab0_0 .net "d", 0 0, L_0x55a15df15510;  alias, 1 drivers
v0x55a15daf9c00_0 .net "q", 0 0, L_0x55a15df15a30;  alias, 1 drivers
v0x55a15daf9ca0_0 .net "q_bar", 0 0, L_0x55a15df15aa0;  alias, 1 drivers
S_0x55a15daf8b80 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15daf8920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df157f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df15510, C4<1>, C4<1>;
L_0x55a15df15970 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df15c20, C4<1>, C4<1>;
v0x55a15daf9440_0 .net "a", 0 0, L_0x55a15df157f0;  1 drivers
v0x55a15daf9500_0 .net "b", 0 0, L_0x55a15df15970;  1 drivers
v0x55a15daf95d0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15daf96a0_0 .net "q", 0 0, L_0x55a15df15a30;  alias, 1 drivers
v0x55a15daf9770_0 .net "q_bar", 0 0, L_0x55a15df15aa0;  alias, 1 drivers
v0x55a15daf9860_0 .net "r", 0 0, L_0x55a15df15c20;  1 drivers
v0x55a15daf9900_0 .net "s", 0 0, L_0x55a15df15510;  alias, 1 drivers
S_0x55a15daf8dd0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15daf8b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df15a30 .functor NOR 1, L_0x55a15df15970, L_0x55a15df15aa0, C4<0>, C4<0>;
L_0x55a15df15aa0 .functor NOR 1, L_0x55a15df157f0, L_0x55a15df15a30, C4<0>, C4<0>;
v0x55a15daf9060_0 .net "q", 0 0, L_0x55a15df15a30;  alias, 1 drivers
v0x55a15daf9140_0 .net "q_bar", 0 0, L_0x55a15df15aa0;  alias, 1 drivers
v0x55a15daf9200_0 .net "r", 0 0, L_0x55a15df15970;  alias, 1 drivers
v0x55a15daf92d0_0 .net "s", 0 0, L_0x55a15df157f0;  alias, 1 drivers
S_0x55a15dafa210 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15daf6ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df15090 .functor AND 1, L_0x55a15df15100, L_0x55a15df15a30, C4<1>, C4<1>;
L_0x55a15df15100 .functor NOT 1, L_0x55a15df14fd0, C4<0>, C4<0>, C4<0>;
L_0x55a15df151c0 .functor AND 1, L_0x55a15df14fd0, L_0x55a15df2db90, C4<1>, C4<1>;
L_0x55a15df15230 .functor OR 1, L_0x55a15df151c0, L_0x55a15df15090, C4<0>, C4<0>;
v0x55a15dafa470_0 .net *"_s1", 0 0, L_0x55a15df15100;  1 drivers
v0x55a15dafa550_0 .net "in0", 0 0, L_0x55a15df15a30;  alias, 1 drivers
v0x55a15dafa6a0_0 .net "in1", 0 0, L_0x55a15df2db90;  alias, 1 drivers
v0x55a15dafa740_0 .net "out", 0 0, L_0x55a15df15230;  alias, 1 drivers
v0x55a15dafa7e0_0 .net "s0", 0 0, L_0x55a15df14fd0;  alias, 1 drivers
v0x55a15dafa880_0 .net "w0", 0 0, L_0x55a15df15090;  1 drivers
v0x55a15dafa940_0 .net "w1", 0 0, L_0x55a15df151c0;  1 drivers
S_0x55a15dafb000 .scope module, "obc[7]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df15c90 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15dafebb0_0 .net "a", 0 0, L_0x55a15df15ef0;  1 drivers
v0x55a15dafed00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dafedc0_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15dafee60_0 .net "in", 0 0, L_0x55a15df2dc80;  1 drivers
v0x55a15dafef00_0 .net "out", 0 0, L_0x55a15df166f0;  1 drivers
v0x55a15dafefa0_0 .net "rw", 0 0, L_0x55a15df15c90;  1 drivers
v0x55a15daff040_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dafb270 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dafb000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df163b0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dafdf00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dafdfc0_0 .net "d", 0 0, L_0x55a15df15ef0;  alias, 1 drivers
v0x55a15dafe0d0_0 .net "q", 0 0, L_0x55a15df166f0;  alias, 1 drivers
v0x55a15dafe170_0 .net "q0", 0 0, L_0x55a15df161d0;  1 drivers
v0x55a15dafe210_0 .net "q_bar", 0 0, L_0x55a15df16760;  1 drivers
S_0x55a15dafb500 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dafb270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df16340 .functor NOT 1, L_0x55a15df15ef0, C4<0>, C4<0>, C4<0>;
v0x55a15dafc690_0 .net "clk", 0 0, L_0x55a15df163b0;  1 drivers
v0x55a15dafc750_0 .net "d", 0 0, L_0x55a15df15ef0;  alias, 1 drivers
v0x55a15dafc820_0 .net "q", 0 0, L_0x55a15df161d0;  alias, 1 drivers
v0x55a15dafc940_0 .net "q_bar", 0 0, L_0x55a15df16240;  1 drivers
S_0x55a15dafb790 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dafb500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df16000 .functor AND 1, L_0x55a15df163b0, L_0x55a15df15ef0, C4<1>, C4<1>;
L_0x55a15df16110 .functor AND 1, L_0x55a15df163b0, L_0x55a15df16340, C4<1>, C4<1>;
v0x55a15dafc0a0_0 .net "a", 0 0, L_0x55a15df16000;  1 drivers
v0x55a15dafc160_0 .net "b", 0 0, L_0x55a15df16110;  1 drivers
v0x55a15dafc230_0 .net "en", 0 0, L_0x55a15df163b0;  alias, 1 drivers
v0x55a15dafc300_0 .net "q", 0 0, L_0x55a15df161d0;  alias, 1 drivers
v0x55a15dafc3d0_0 .net "q_bar", 0 0, L_0x55a15df16240;  alias, 1 drivers
v0x55a15dafc4c0_0 .net "r", 0 0, L_0x55a15df16340;  1 drivers
v0x55a15dafc560_0 .net "s", 0 0, L_0x55a15df15ef0;  alias, 1 drivers
S_0x55a15dafba30 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dafb790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df161d0 .functor NOR 1, L_0x55a15df16110, L_0x55a15df16240, C4<0>, C4<0>;
L_0x55a15df16240 .functor NOR 1, L_0x55a15df16000, L_0x55a15df161d0, C4<0>, C4<0>;
v0x55a15dafbcc0_0 .net "q", 0 0, L_0x55a15df161d0;  alias, 1 drivers
v0x55a15dafbda0_0 .net "q_bar", 0 0, L_0x55a15df16240;  alias, 1 drivers
v0x55a15dafbe60_0 .net "r", 0 0, L_0x55a15df16110;  alias, 1 drivers
v0x55a15dafbf30_0 .net "s", 0 0, L_0x55a15df16000;  alias, 1 drivers
S_0x55a15dafca50 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dafb270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df168e0 .functor NOT 1, L_0x55a15df161d0, C4<0>, C4<0>, C4<0>;
v0x55a15dafdb20_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dafdbe0_0 .net "d", 0 0, L_0x55a15df161d0;  alias, 1 drivers
v0x55a15dafdd30_0 .net "q", 0 0, L_0x55a15df166f0;  alias, 1 drivers
v0x55a15dafddd0_0 .net "q_bar", 0 0, L_0x55a15df16760;  alias, 1 drivers
S_0x55a15dafccb0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dafca50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df164b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df161d0, C4<1>, C4<1>;
L_0x55a15df16630 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df168e0, C4<1>, C4<1>;
v0x55a15dafd570_0 .net "a", 0 0, L_0x55a15df164b0;  1 drivers
v0x55a15dafd630_0 .net "b", 0 0, L_0x55a15df16630;  1 drivers
v0x55a15dafd700_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dafd7d0_0 .net "q", 0 0, L_0x55a15df166f0;  alias, 1 drivers
v0x55a15dafd8a0_0 .net "q_bar", 0 0, L_0x55a15df16760;  alias, 1 drivers
v0x55a15dafd990_0 .net "r", 0 0, L_0x55a15df168e0;  1 drivers
v0x55a15dafda30_0 .net "s", 0 0, L_0x55a15df161d0;  alias, 1 drivers
S_0x55a15dafcf00 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dafccb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df166f0 .functor NOR 1, L_0x55a15df16630, L_0x55a15df16760, C4<0>, C4<0>;
L_0x55a15df16760 .functor NOR 1, L_0x55a15df164b0, L_0x55a15df166f0, C4<0>, C4<0>;
v0x55a15dafd190_0 .net "q", 0 0, L_0x55a15df166f0;  alias, 1 drivers
v0x55a15dafd270_0 .net "q_bar", 0 0, L_0x55a15df16760;  alias, 1 drivers
v0x55a15dafd330_0 .net "r", 0 0, L_0x55a15df16630;  alias, 1 drivers
v0x55a15dafd400_0 .net "s", 0 0, L_0x55a15df164b0;  alias, 1 drivers
S_0x55a15dafe340 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dafb000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df15d50 .functor AND 1, L_0x55a15df15dc0, L_0x55a15df166f0, C4<1>, C4<1>;
L_0x55a15df15dc0 .functor NOT 1, L_0x55a15df15c90, C4<0>, C4<0>, C4<0>;
L_0x55a15df15e80 .functor AND 1, L_0x55a15df15c90, L_0x55a15df2dc80, C4<1>, C4<1>;
L_0x55a15df15ef0 .functor OR 1, L_0x55a15df15e80, L_0x55a15df15d50, C4<0>, C4<0>;
v0x55a15dafe5a0_0 .net *"_s1", 0 0, L_0x55a15df15dc0;  1 drivers
v0x55a15dafe680_0 .net "in0", 0 0, L_0x55a15df166f0;  alias, 1 drivers
v0x55a15dafe7d0_0 .net "in1", 0 0, L_0x55a15df2dc80;  alias, 1 drivers
v0x55a15dafe870_0 .net "out", 0 0, L_0x55a15df15ef0;  alias, 1 drivers
v0x55a15dafe910_0 .net "s0", 0 0, L_0x55a15df15c90;  alias, 1 drivers
v0x55a15dafe9b0_0 .net "w0", 0 0, L_0x55a15df15d50;  1 drivers
v0x55a15dafea70_0 .net "w1", 0 0, L_0x55a15df15e80;  1 drivers
S_0x55a15daff130 .scope module, "obc[8]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df16950 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db02d20_0 .net "a", 0 0, L_0x55a15df16bb0;  1 drivers
v0x55a15db02e70_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db02f30_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db02fd0_0 .net "in", 0 0, L_0x55a15df2dd20;  1 drivers
v0x55a15db03070_0 .net "out", 0 0, L_0x55a15df173b0;  1 drivers
v0x55a15db03110_0 .net "rw", 0 0, L_0x55a15df16950;  1 drivers
v0x55a15db031b0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15daff430 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15daff130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df17070 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db02070_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db02130_0 .net "d", 0 0, L_0x55a15df16bb0;  alias, 1 drivers
v0x55a15db02240_0 .net "q", 0 0, L_0x55a15df173b0;  alias, 1 drivers
v0x55a15db022e0_0 .net "q0", 0 0, L_0x55a15df16e90;  1 drivers
v0x55a15db02380_0 .net "q_bar", 0 0, L_0x55a15df17420;  1 drivers
S_0x55a15daff670 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15daff430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df17000 .functor NOT 1, L_0x55a15df16bb0, C4<0>, C4<0>, C4<0>;
v0x55a15db00800_0 .net "clk", 0 0, L_0x55a15df17070;  1 drivers
v0x55a15db008c0_0 .net "d", 0 0, L_0x55a15df16bb0;  alias, 1 drivers
v0x55a15db00990_0 .net "q", 0 0, L_0x55a15df16e90;  alias, 1 drivers
v0x55a15db00ab0_0 .net "q_bar", 0 0, L_0x55a15df16f00;  1 drivers
S_0x55a15daff900 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15daff670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df16cc0 .functor AND 1, L_0x55a15df17070, L_0x55a15df16bb0, C4<1>, C4<1>;
L_0x55a15df16dd0 .functor AND 1, L_0x55a15df17070, L_0x55a15df17000, C4<1>, C4<1>;
v0x55a15db00210_0 .net "a", 0 0, L_0x55a15df16cc0;  1 drivers
v0x55a15db002d0_0 .net "b", 0 0, L_0x55a15df16dd0;  1 drivers
v0x55a15db003a0_0 .net "en", 0 0, L_0x55a15df17070;  alias, 1 drivers
v0x55a15db00470_0 .net "q", 0 0, L_0x55a15df16e90;  alias, 1 drivers
v0x55a15db00540_0 .net "q_bar", 0 0, L_0x55a15df16f00;  alias, 1 drivers
v0x55a15db00630_0 .net "r", 0 0, L_0x55a15df17000;  1 drivers
v0x55a15db006d0_0 .net "s", 0 0, L_0x55a15df16bb0;  alias, 1 drivers
S_0x55a15daffba0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15daff900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df16e90 .functor NOR 1, L_0x55a15df16dd0, L_0x55a15df16f00, C4<0>, C4<0>;
L_0x55a15df16f00 .functor NOR 1, L_0x55a15df16cc0, L_0x55a15df16e90, C4<0>, C4<0>;
v0x55a15daffe30_0 .net "q", 0 0, L_0x55a15df16e90;  alias, 1 drivers
v0x55a15dafff10_0 .net "q_bar", 0 0, L_0x55a15df16f00;  alias, 1 drivers
v0x55a15dafffd0_0 .net "r", 0 0, L_0x55a15df16dd0;  alias, 1 drivers
v0x55a15db000a0_0 .net "s", 0 0, L_0x55a15df16cc0;  alias, 1 drivers
S_0x55a15db00bc0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15daff430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df175a0 .functor NOT 1, L_0x55a15df16e90, C4<0>, C4<0>, C4<0>;
v0x55a15db01c90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db01d50_0 .net "d", 0 0, L_0x55a15df16e90;  alias, 1 drivers
v0x55a15db01ea0_0 .net "q", 0 0, L_0x55a15df173b0;  alias, 1 drivers
v0x55a15db01f40_0 .net "q_bar", 0 0, L_0x55a15df17420;  alias, 1 drivers
S_0x55a15db00e20 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db00bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df17170 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df16e90, C4<1>, C4<1>;
L_0x55a15df172f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df175a0, C4<1>, C4<1>;
v0x55a15db016e0_0 .net "a", 0 0, L_0x55a15df17170;  1 drivers
v0x55a15db017a0_0 .net "b", 0 0, L_0x55a15df172f0;  1 drivers
v0x55a15db01870_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db01940_0 .net "q", 0 0, L_0x55a15df173b0;  alias, 1 drivers
v0x55a15db01a10_0 .net "q_bar", 0 0, L_0x55a15df17420;  alias, 1 drivers
v0x55a15db01b00_0 .net "r", 0 0, L_0x55a15df175a0;  1 drivers
v0x55a15db01ba0_0 .net "s", 0 0, L_0x55a15df16e90;  alias, 1 drivers
S_0x55a15db01070 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db00e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df173b0 .functor NOR 1, L_0x55a15df172f0, L_0x55a15df17420, C4<0>, C4<0>;
L_0x55a15df17420 .functor NOR 1, L_0x55a15df17170, L_0x55a15df173b0, C4<0>, C4<0>;
v0x55a15db01300_0 .net "q", 0 0, L_0x55a15df173b0;  alias, 1 drivers
v0x55a15db013e0_0 .net "q_bar", 0 0, L_0x55a15df17420;  alias, 1 drivers
v0x55a15db014a0_0 .net "r", 0 0, L_0x55a15df172f0;  alias, 1 drivers
v0x55a15db01570_0 .net "s", 0 0, L_0x55a15df17170;  alias, 1 drivers
S_0x55a15db024b0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15daff130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df16a10 .functor AND 1, L_0x55a15df16a80, L_0x55a15df173b0, C4<1>, C4<1>;
L_0x55a15df16a80 .functor NOT 1, L_0x55a15df16950, C4<0>, C4<0>, C4<0>;
L_0x55a15df16b40 .functor AND 1, L_0x55a15df16950, L_0x55a15df2dd20, C4<1>, C4<1>;
L_0x55a15df16bb0 .functor OR 1, L_0x55a15df16b40, L_0x55a15df16a10, C4<0>, C4<0>;
v0x55a15db02710_0 .net *"_s1", 0 0, L_0x55a15df16a80;  1 drivers
v0x55a15db027f0_0 .net "in0", 0 0, L_0x55a15df173b0;  alias, 1 drivers
v0x55a15db02940_0 .net "in1", 0 0, L_0x55a15df2dd20;  alias, 1 drivers
v0x55a15db029e0_0 .net "out", 0 0, L_0x55a15df16bb0;  alias, 1 drivers
v0x55a15db02a80_0 .net "s0", 0 0, L_0x55a15df16950;  alias, 1 drivers
v0x55a15db02b20_0 .net "w0", 0 0, L_0x55a15df16a10;  1 drivers
v0x55a15db02be0_0 .net "w1", 0 0, L_0x55a15df16b40;  1 drivers
S_0x55a15db032a0 .scope module, "obc[9]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df17610 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db06dc0_0 .net "a", 0 0, L_0x55a15df17870;  1 drivers
v0x55a15db06f10_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db06fd0_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db07070_0 .net "in", 0 0, L_0x55a15df2de20;  1 drivers
v0x55a15db07110_0 .net "out", 0 0, L_0x55a15df18170;  1 drivers
v0x55a15db071b0_0 .net "rw", 0 0, L_0x55a15df17610;  1 drivers
v0x55a15db07250_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db03510 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db032a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df17d90 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db06110_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db061d0_0 .net "d", 0 0, L_0x55a15df17870;  alias, 1 drivers
v0x55a15db062e0_0 .net "q", 0 0, L_0x55a15df18170;  alias, 1 drivers
v0x55a15db06380_0 .net "q0", 0 0, L_0x55a15df17b50;  1 drivers
v0x55a15db06420_0 .net "q_bar", 0 0, L_0x55a15df18200;  1 drivers
S_0x55a15db037a0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db03510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df17ce0 .functor NOT 1, L_0x55a15df17870, C4<0>, C4<0>, C4<0>;
v0x55a15db04930_0 .net "clk", 0 0, L_0x55a15df17d90;  1 drivers
v0x55a15db049f0_0 .net "d", 0 0, L_0x55a15df17870;  alias, 1 drivers
v0x55a15db04ac0_0 .net "q", 0 0, L_0x55a15df17b50;  alias, 1 drivers
v0x55a15db04be0_0 .net "q_bar", 0 0, L_0x55a15df17bc0;  1 drivers
S_0x55a15db03a30 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db037a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df17980 .functor AND 1, L_0x55a15df17d90, L_0x55a15df17870, C4<1>, C4<1>;
L_0x55a15df17a90 .functor AND 1, L_0x55a15df17d90, L_0x55a15df17ce0, C4<1>, C4<1>;
v0x55a15db04340_0 .net "a", 0 0, L_0x55a15df17980;  1 drivers
v0x55a15db04400_0 .net "b", 0 0, L_0x55a15df17a90;  1 drivers
v0x55a15db044d0_0 .net "en", 0 0, L_0x55a15df17d90;  alias, 1 drivers
v0x55a15db045a0_0 .net "q", 0 0, L_0x55a15df17b50;  alias, 1 drivers
v0x55a15db04670_0 .net "q_bar", 0 0, L_0x55a15df17bc0;  alias, 1 drivers
v0x55a15db04760_0 .net "r", 0 0, L_0x55a15df17ce0;  1 drivers
v0x55a15db04800_0 .net "s", 0 0, L_0x55a15df17870;  alias, 1 drivers
S_0x55a15db03cd0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db03a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df17b50 .functor NOR 1, L_0x55a15df17a90, L_0x55a15df17bc0, C4<0>, C4<0>;
L_0x55a15df17bc0 .functor NOR 1, L_0x55a15df17980, L_0x55a15df17b50, C4<0>, C4<0>;
v0x55a15db03f60_0 .net "q", 0 0, L_0x55a15df17b50;  alias, 1 drivers
v0x55a15db04040_0 .net "q_bar", 0 0, L_0x55a15df17bc0;  alias, 1 drivers
v0x55a15db04100_0 .net "r", 0 0, L_0x55a15df17a90;  alias, 1 drivers
v0x55a15db041d0_0 .net "s", 0 0, L_0x55a15df17980;  alias, 1 drivers
S_0x55a15db04cf0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db03510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df183a0 .functor NOT 1, L_0x55a15df17b50, C4<0>, C4<0>, C4<0>;
v0x55a15db05dc0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db05e80_0 .net "d", 0 0, L_0x55a15df17b50;  alias, 1 drivers
v0x55a15db05f40_0 .net "q", 0 0, L_0x55a15df18170;  alias, 1 drivers
v0x55a15db05fe0_0 .net "q_bar", 0 0, L_0x55a15df18200;  alias, 1 drivers
S_0x55a15db04f50 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db04cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df17ed0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df17b50, C4<1>, C4<1>;
L_0x55a15df18090 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df183a0, C4<1>, C4<1>;
v0x55a15db05810_0 .net "a", 0 0, L_0x55a15df17ed0;  1 drivers
v0x55a15db058d0_0 .net "b", 0 0, L_0x55a15df18090;  1 drivers
v0x55a15db059a0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db05a70_0 .net "q", 0 0, L_0x55a15df18170;  alias, 1 drivers
v0x55a15db05b40_0 .net "q_bar", 0 0, L_0x55a15df18200;  alias, 1 drivers
v0x55a15db05c30_0 .net "r", 0 0, L_0x55a15df183a0;  1 drivers
v0x55a15db05cd0_0 .net "s", 0 0, L_0x55a15df17b50;  alias, 1 drivers
S_0x55a15db051a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db04f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df18170 .functor NOR 1, L_0x55a15df18090, L_0x55a15df18200, C4<0>, C4<0>;
L_0x55a15df18200 .functor NOR 1, L_0x55a15df17ed0, L_0x55a15df18170, C4<0>, C4<0>;
v0x55a15db05430_0 .net "q", 0 0, L_0x55a15df18170;  alias, 1 drivers
v0x55a15db05510_0 .net "q_bar", 0 0, L_0x55a15df18200;  alias, 1 drivers
v0x55a15db055d0_0 .net "r", 0 0, L_0x55a15df18090;  alias, 1 drivers
v0x55a15db056a0_0 .net "s", 0 0, L_0x55a15df17ed0;  alias, 1 drivers
S_0x55a15db06550 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db032a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df176d0 .functor AND 1, L_0x55a15df17740, L_0x55a15df18170, C4<1>, C4<1>;
L_0x55a15df17740 .functor NOT 1, L_0x55a15df17610, C4<0>, C4<0>, C4<0>;
L_0x55a15df17800 .functor AND 1, L_0x55a15df17610, L_0x55a15df2de20, C4<1>, C4<1>;
L_0x55a15df17870 .functor OR 1, L_0x55a15df17800, L_0x55a15df176d0, C4<0>, C4<0>;
v0x55a15db067b0_0 .net *"_s1", 0 0, L_0x55a15df17740;  1 drivers
v0x55a15db06890_0 .net "in0", 0 0, L_0x55a15df18170;  alias, 1 drivers
v0x55a15db069e0_0 .net "in1", 0 0, L_0x55a15df2de20;  alias, 1 drivers
v0x55a15db06a80_0 .net "out", 0 0, L_0x55a15df17870;  alias, 1 drivers
v0x55a15db06b20_0 .net "s0", 0 0, L_0x55a15df17610;  alias, 1 drivers
v0x55a15db06bc0_0 .net "w0", 0 0, L_0x55a15df176d0;  1 drivers
v0x55a15db06c80_0 .net "w1", 0 0, L_0x55a15df17800;  1 drivers
S_0x55a15db07340 .scope module, "obc[10]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df18450 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db0aef0_0 .net "a", 0 0, L_0x55a15df18730;  1 drivers
v0x55a15db0b040_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db0b100_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db0b1a0_0 .net "in", 0 0, L_0x55a15df2dec0;  1 drivers
v0x55a15db0b240_0 .net "out", 0 0, L_0x55a15df19090;  1 drivers
v0x55a15db0b2e0_0 .net "rw", 0 0, L_0x55a15df18450;  1 drivers
v0x55a15db0b380_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db075b0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db07340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df18cb0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db0a240_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db0a300_0 .net "d", 0 0, L_0x55a15df18730;  alias, 1 drivers
v0x55a15db0a410_0 .net "q", 0 0, L_0x55a15df19090;  alias, 1 drivers
v0x55a15db0a4b0_0 .net "q0", 0 0, L_0x55a15df18a50;  1 drivers
v0x55a15db0a550_0 .net "q_bar", 0 0, L_0x55a15df19120;  1 drivers
S_0x55a15db07840 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db075b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df18c00 .functor NOT 1, L_0x55a15df18730, C4<0>, C4<0>, C4<0>;
v0x55a15db089d0_0 .net "clk", 0 0, L_0x55a15df18cb0;  1 drivers
v0x55a15db08a90_0 .net "d", 0 0, L_0x55a15df18730;  alias, 1 drivers
v0x55a15db08b60_0 .net "q", 0 0, L_0x55a15df18a50;  alias, 1 drivers
v0x55a15db08c80_0 .net "q_bar", 0 0, L_0x55a15df18ae0;  1 drivers
S_0x55a15db07ad0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db07840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df18840 .functor AND 1, L_0x55a15df18cb0, L_0x55a15df18730, C4<1>, C4<1>;
L_0x55a15df18970 .functor AND 1, L_0x55a15df18cb0, L_0x55a15df18c00, C4<1>, C4<1>;
v0x55a15db083e0_0 .net "a", 0 0, L_0x55a15df18840;  1 drivers
v0x55a15db084a0_0 .net "b", 0 0, L_0x55a15df18970;  1 drivers
v0x55a15db08570_0 .net "en", 0 0, L_0x55a15df18cb0;  alias, 1 drivers
v0x55a15db08640_0 .net "q", 0 0, L_0x55a15df18a50;  alias, 1 drivers
v0x55a15db08710_0 .net "q_bar", 0 0, L_0x55a15df18ae0;  alias, 1 drivers
v0x55a15db08800_0 .net "r", 0 0, L_0x55a15df18c00;  1 drivers
v0x55a15db088a0_0 .net "s", 0 0, L_0x55a15df18730;  alias, 1 drivers
S_0x55a15db07d70 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db07ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df18a50 .functor NOR 1, L_0x55a15df18970, L_0x55a15df18ae0, C4<0>, C4<0>;
L_0x55a15df18ae0 .functor NOR 1, L_0x55a15df18840, L_0x55a15df18a50, C4<0>, C4<0>;
v0x55a15db08000_0 .net "q", 0 0, L_0x55a15df18a50;  alias, 1 drivers
v0x55a15db080e0_0 .net "q_bar", 0 0, L_0x55a15df18ae0;  alias, 1 drivers
v0x55a15db081a0_0 .net "r", 0 0, L_0x55a15df18970;  alias, 1 drivers
v0x55a15db08270_0 .net "s", 0 0, L_0x55a15df18840;  alias, 1 drivers
S_0x55a15db08d90 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db075b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df192c0 .functor NOT 1, L_0x55a15df18a50, C4<0>, C4<0>, C4<0>;
v0x55a15db09e60_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db09f20_0 .net "d", 0 0, L_0x55a15df18a50;  alias, 1 drivers
v0x55a15db0a070_0 .net "q", 0 0, L_0x55a15df19090;  alias, 1 drivers
v0x55a15db0a110_0 .net "q_bar", 0 0, L_0x55a15df19120;  alias, 1 drivers
S_0x55a15db08ff0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db08d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df18df0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df18a50, C4<1>, C4<1>;
L_0x55a15df18fb0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df192c0, C4<1>, C4<1>;
v0x55a15db098b0_0 .net "a", 0 0, L_0x55a15df18df0;  1 drivers
v0x55a15db09970_0 .net "b", 0 0, L_0x55a15df18fb0;  1 drivers
v0x55a15db09a40_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db09b10_0 .net "q", 0 0, L_0x55a15df19090;  alias, 1 drivers
v0x55a15db09be0_0 .net "q_bar", 0 0, L_0x55a15df19120;  alias, 1 drivers
v0x55a15db09cd0_0 .net "r", 0 0, L_0x55a15df192c0;  1 drivers
v0x55a15db09d70_0 .net "s", 0 0, L_0x55a15df18a50;  alias, 1 drivers
S_0x55a15db09240 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db08ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df19090 .functor NOR 1, L_0x55a15df18fb0, L_0x55a15df19120, C4<0>, C4<0>;
L_0x55a15df19120 .functor NOR 1, L_0x55a15df18df0, L_0x55a15df19090, C4<0>, C4<0>;
v0x55a15db094d0_0 .net "q", 0 0, L_0x55a15df19090;  alias, 1 drivers
v0x55a15db095b0_0 .net "q_bar", 0 0, L_0x55a15df19120;  alias, 1 drivers
v0x55a15db09670_0 .net "r", 0 0, L_0x55a15df18fb0;  alias, 1 drivers
v0x55a15db09740_0 .net "s", 0 0, L_0x55a15df18df0;  alias, 1 drivers
S_0x55a15db0a680 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db07340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df18550 .functor AND 1, L_0x55a15df185e0, L_0x55a15df19090, C4<1>, C4<1>;
L_0x55a15df185e0 .functor NOT 1, L_0x55a15df18450, C4<0>, C4<0>, C4<0>;
L_0x55a15df186a0 .functor AND 1, L_0x55a15df18450, L_0x55a15df2dec0, C4<1>, C4<1>;
L_0x55a15df18730 .functor OR 1, L_0x55a15df186a0, L_0x55a15df18550, C4<0>, C4<0>;
v0x55a15db0a8e0_0 .net *"_s1", 0 0, L_0x55a15df185e0;  1 drivers
v0x55a15db0a9c0_0 .net "in0", 0 0, L_0x55a15df19090;  alias, 1 drivers
v0x55a15db0ab10_0 .net "in1", 0 0, L_0x55a15df2dec0;  alias, 1 drivers
v0x55a15db0abb0_0 .net "out", 0 0, L_0x55a15df18730;  alias, 1 drivers
v0x55a15db0ac50_0 .net "s0", 0 0, L_0x55a15df18450;  alias, 1 drivers
v0x55a15db0acf0_0 .net "w0", 0 0, L_0x55a15df18550;  1 drivers
v0x55a15db0adb0_0 .net "w1", 0 0, L_0x55a15df186a0;  1 drivers
S_0x55a15db0b470 .scope module, "obc[11]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df19370 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db0f020_0 .net "a", 0 0, L_0x55a15df19650;  1 drivers
v0x55a15db0f170_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db0f230_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db0f2d0_0 .net "in", 0 0, L_0x55a15df2dfd0;  1 drivers
v0x55a15db0f370_0 .net "out", 0 0, L_0x55a15df19fb0;  1 drivers
v0x55a15db0f410_0 .net "rw", 0 0, L_0x55a15df19370;  1 drivers
v0x55a15db0f4b0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db0b6e0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db0b470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df19bd0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db0e370_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db0e430_0 .net "d", 0 0, L_0x55a15df19650;  alias, 1 drivers
v0x55a15db0e540_0 .net "q", 0 0, L_0x55a15df19fb0;  alias, 1 drivers
v0x55a15db0e5e0_0 .net "q0", 0 0, L_0x55a15df19970;  1 drivers
v0x55a15db0e680_0 .net "q_bar", 0 0, L_0x55a15df1a040;  1 drivers
S_0x55a15db0b970 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db0b6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df19b20 .functor NOT 1, L_0x55a15df19650, C4<0>, C4<0>, C4<0>;
v0x55a15db0cb00_0 .net "clk", 0 0, L_0x55a15df19bd0;  1 drivers
v0x55a15db0cbc0_0 .net "d", 0 0, L_0x55a15df19650;  alias, 1 drivers
v0x55a15db0cc90_0 .net "q", 0 0, L_0x55a15df19970;  alias, 1 drivers
v0x55a15db0cdb0_0 .net "q_bar", 0 0, L_0x55a15df19a00;  1 drivers
S_0x55a15db0bc00 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db0b970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df19760 .functor AND 1, L_0x55a15df19bd0, L_0x55a15df19650, C4<1>, C4<1>;
L_0x55a15df19890 .functor AND 1, L_0x55a15df19bd0, L_0x55a15df19b20, C4<1>, C4<1>;
v0x55a15db0c510_0 .net "a", 0 0, L_0x55a15df19760;  1 drivers
v0x55a15db0c5d0_0 .net "b", 0 0, L_0x55a15df19890;  1 drivers
v0x55a15db0c6a0_0 .net "en", 0 0, L_0x55a15df19bd0;  alias, 1 drivers
v0x55a15db0c770_0 .net "q", 0 0, L_0x55a15df19970;  alias, 1 drivers
v0x55a15db0c840_0 .net "q_bar", 0 0, L_0x55a15df19a00;  alias, 1 drivers
v0x55a15db0c930_0 .net "r", 0 0, L_0x55a15df19b20;  1 drivers
v0x55a15db0c9d0_0 .net "s", 0 0, L_0x55a15df19650;  alias, 1 drivers
S_0x55a15db0bea0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db0bc00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df19970 .functor NOR 1, L_0x55a15df19890, L_0x55a15df19a00, C4<0>, C4<0>;
L_0x55a15df19a00 .functor NOR 1, L_0x55a15df19760, L_0x55a15df19970, C4<0>, C4<0>;
v0x55a15db0c130_0 .net "q", 0 0, L_0x55a15df19970;  alias, 1 drivers
v0x55a15db0c210_0 .net "q_bar", 0 0, L_0x55a15df19a00;  alias, 1 drivers
v0x55a15db0c2d0_0 .net "r", 0 0, L_0x55a15df19890;  alias, 1 drivers
v0x55a15db0c3a0_0 .net "s", 0 0, L_0x55a15df19760;  alias, 1 drivers
S_0x55a15db0cec0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db0b6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df1a1e0 .functor NOT 1, L_0x55a15df19970, C4<0>, C4<0>, C4<0>;
v0x55a15db0df90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db0e050_0 .net "d", 0 0, L_0x55a15df19970;  alias, 1 drivers
v0x55a15db0e1a0_0 .net "q", 0 0, L_0x55a15df19fb0;  alias, 1 drivers
v0x55a15db0e240_0 .net "q_bar", 0 0, L_0x55a15df1a040;  alias, 1 drivers
S_0x55a15db0d120 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db0cec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df19d10 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df19970, C4<1>, C4<1>;
L_0x55a15df19ed0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df1a1e0, C4<1>, C4<1>;
v0x55a15db0d9e0_0 .net "a", 0 0, L_0x55a15df19d10;  1 drivers
v0x55a15db0daa0_0 .net "b", 0 0, L_0x55a15df19ed0;  1 drivers
v0x55a15db0db70_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db0dc40_0 .net "q", 0 0, L_0x55a15df19fb0;  alias, 1 drivers
v0x55a15db0dd10_0 .net "q_bar", 0 0, L_0x55a15df1a040;  alias, 1 drivers
v0x55a15db0de00_0 .net "r", 0 0, L_0x55a15df1a1e0;  1 drivers
v0x55a15db0dea0_0 .net "s", 0 0, L_0x55a15df19970;  alias, 1 drivers
S_0x55a15db0d370 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db0d120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df19fb0 .functor NOR 1, L_0x55a15df19ed0, L_0x55a15df1a040, C4<0>, C4<0>;
L_0x55a15df1a040 .functor NOR 1, L_0x55a15df19d10, L_0x55a15df19fb0, C4<0>, C4<0>;
v0x55a15db0d600_0 .net "q", 0 0, L_0x55a15df19fb0;  alias, 1 drivers
v0x55a15db0d6e0_0 .net "q_bar", 0 0, L_0x55a15df1a040;  alias, 1 drivers
v0x55a15db0d7a0_0 .net "r", 0 0, L_0x55a15df19ed0;  alias, 1 drivers
v0x55a15db0d870_0 .net "s", 0 0, L_0x55a15df19d10;  alias, 1 drivers
S_0x55a15db0e7b0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db0b470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df19470 .functor AND 1, L_0x55a15df19500, L_0x55a15df19fb0, C4<1>, C4<1>;
L_0x55a15df19500 .functor NOT 1, L_0x55a15df19370, C4<0>, C4<0>, C4<0>;
L_0x55a15df195c0 .functor AND 1, L_0x55a15df19370, L_0x55a15df2dfd0, C4<1>, C4<1>;
L_0x55a15df19650 .functor OR 1, L_0x55a15df195c0, L_0x55a15df19470, C4<0>, C4<0>;
v0x55a15db0ea10_0 .net *"_s1", 0 0, L_0x55a15df19500;  1 drivers
v0x55a15db0eaf0_0 .net "in0", 0 0, L_0x55a15df19fb0;  alias, 1 drivers
v0x55a15db0ec40_0 .net "in1", 0 0, L_0x55a15df2dfd0;  alias, 1 drivers
v0x55a15db0ece0_0 .net "out", 0 0, L_0x55a15df19650;  alias, 1 drivers
v0x55a15db0ed80_0 .net "s0", 0 0, L_0x55a15df19370;  alias, 1 drivers
v0x55a15db0ee20_0 .net "w0", 0 0, L_0x55a15df19470;  1 drivers
v0x55a15db0eee0_0 .net "w1", 0 0, L_0x55a15df195c0;  1 drivers
S_0x55a15db0f5a0 .scope module, "obc[12]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df1a290 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db13150_0 .net "a", 0 0, L_0x55a15df1a570;  1 drivers
v0x55a15db132a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db13360_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db13400_0 .net "in", 0 0, L_0x55a15df2e070;  1 drivers
v0x55a15db134a0_0 .net "out", 0 0, L_0x55a15df1aed0;  1 drivers
v0x55a15db13540_0 .net "rw", 0 0, L_0x55a15df1a290;  1 drivers
v0x55a15db135e0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db0f810 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db0f5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df1aaf0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db124a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db12560_0 .net "d", 0 0, L_0x55a15df1a570;  alias, 1 drivers
v0x55a15db12670_0 .net "q", 0 0, L_0x55a15df1aed0;  alias, 1 drivers
v0x55a15db12710_0 .net "q0", 0 0, L_0x55a15df1a890;  1 drivers
v0x55a15db127b0_0 .net "q_bar", 0 0, L_0x55a15df1af60;  1 drivers
S_0x55a15db0faa0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db0f810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df1aa40 .functor NOT 1, L_0x55a15df1a570, C4<0>, C4<0>, C4<0>;
v0x55a15db10c30_0 .net "clk", 0 0, L_0x55a15df1aaf0;  1 drivers
v0x55a15db10cf0_0 .net "d", 0 0, L_0x55a15df1a570;  alias, 1 drivers
v0x55a15db10dc0_0 .net "q", 0 0, L_0x55a15df1a890;  alias, 1 drivers
v0x55a15db10ee0_0 .net "q_bar", 0 0, L_0x55a15df1a920;  1 drivers
S_0x55a15db0fd30 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db0faa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df1a680 .functor AND 1, L_0x55a15df1aaf0, L_0x55a15df1a570, C4<1>, C4<1>;
L_0x55a15df1a7b0 .functor AND 1, L_0x55a15df1aaf0, L_0x55a15df1aa40, C4<1>, C4<1>;
v0x55a15db10640_0 .net "a", 0 0, L_0x55a15df1a680;  1 drivers
v0x55a15db10700_0 .net "b", 0 0, L_0x55a15df1a7b0;  1 drivers
v0x55a15db107d0_0 .net "en", 0 0, L_0x55a15df1aaf0;  alias, 1 drivers
v0x55a15db108a0_0 .net "q", 0 0, L_0x55a15df1a890;  alias, 1 drivers
v0x55a15db10970_0 .net "q_bar", 0 0, L_0x55a15df1a920;  alias, 1 drivers
v0x55a15db10a60_0 .net "r", 0 0, L_0x55a15df1aa40;  1 drivers
v0x55a15db10b00_0 .net "s", 0 0, L_0x55a15df1a570;  alias, 1 drivers
S_0x55a15db0ffd0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db0fd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df1a890 .functor NOR 1, L_0x55a15df1a7b0, L_0x55a15df1a920, C4<0>, C4<0>;
L_0x55a15df1a920 .functor NOR 1, L_0x55a15df1a680, L_0x55a15df1a890, C4<0>, C4<0>;
v0x55a15db10260_0 .net "q", 0 0, L_0x55a15df1a890;  alias, 1 drivers
v0x55a15db10340_0 .net "q_bar", 0 0, L_0x55a15df1a920;  alias, 1 drivers
v0x55a15db10400_0 .net "r", 0 0, L_0x55a15df1a7b0;  alias, 1 drivers
v0x55a15db104d0_0 .net "s", 0 0, L_0x55a15df1a680;  alias, 1 drivers
S_0x55a15db10ff0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db0f810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df1b100 .functor NOT 1, L_0x55a15df1a890, C4<0>, C4<0>, C4<0>;
v0x55a15db120c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db12180_0 .net "d", 0 0, L_0x55a15df1a890;  alias, 1 drivers
v0x55a15db122d0_0 .net "q", 0 0, L_0x55a15df1aed0;  alias, 1 drivers
v0x55a15db12370_0 .net "q_bar", 0 0, L_0x55a15df1af60;  alias, 1 drivers
S_0x55a15db11250 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db10ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df1ac30 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df1a890, C4<1>, C4<1>;
L_0x55a15df1adf0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df1b100, C4<1>, C4<1>;
v0x55a15db11b10_0 .net "a", 0 0, L_0x55a15df1ac30;  1 drivers
v0x55a15db11bd0_0 .net "b", 0 0, L_0x55a15df1adf0;  1 drivers
v0x55a15db11ca0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db11d70_0 .net "q", 0 0, L_0x55a15df1aed0;  alias, 1 drivers
v0x55a15db11e40_0 .net "q_bar", 0 0, L_0x55a15df1af60;  alias, 1 drivers
v0x55a15db11f30_0 .net "r", 0 0, L_0x55a15df1b100;  1 drivers
v0x55a15db11fd0_0 .net "s", 0 0, L_0x55a15df1a890;  alias, 1 drivers
S_0x55a15db114a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db11250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df1aed0 .functor NOR 1, L_0x55a15df1adf0, L_0x55a15df1af60, C4<0>, C4<0>;
L_0x55a15df1af60 .functor NOR 1, L_0x55a15df1ac30, L_0x55a15df1aed0, C4<0>, C4<0>;
v0x55a15db11730_0 .net "q", 0 0, L_0x55a15df1aed0;  alias, 1 drivers
v0x55a15db11810_0 .net "q_bar", 0 0, L_0x55a15df1af60;  alias, 1 drivers
v0x55a15db118d0_0 .net "r", 0 0, L_0x55a15df1adf0;  alias, 1 drivers
v0x55a15db119a0_0 .net "s", 0 0, L_0x55a15df1ac30;  alias, 1 drivers
S_0x55a15db128e0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db0f5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df1a390 .functor AND 1, L_0x55a15df1a420, L_0x55a15df1aed0, C4<1>, C4<1>;
L_0x55a15df1a420 .functor NOT 1, L_0x55a15df1a290, C4<0>, C4<0>, C4<0>;
L_0x55a15df1a4e0 .functor AND 1, L_0x55a15df1a290, L_0x55a15df2e070, C4<1>, C4<1>;
L_0x55a15df1a570 .functor OR 1, L_0x55a15df1a4e0, L_0x55a15df1a390, C4<0>, C4<0>;
v0x55a15db12b40_0 .net *"_s1", 0 0, L_0x55a15df1a420;  1 drivers
v0x55a15db12c20_0 .net "in0", 0 0, L_0x55a15df1aed0;  alias, 1 drivers
v0x55a15db12d70_0 .net "in1", 0 0, L_0x55a15df2e070;  alias, 1 drivers
v0x55a15db12e10_0 .net "out", 0 0, L_0x55a15df1a570;  alias, 1 drivers
v0x55a15db12eb0_0 .net "s0", 0 0, L_0x55a15df1a290;  alias, 1 drivers
v0x55a15db12f50_0 .net "w0", 0 0, L_0x55a15df1a390;  1 drivers
v0x55a15db13010_0 .net "w1", 0 0, L_0x55a15df1a4e0;  1 drivers
S_0x55a15db136d0 .scope module, "obc[13]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df1b1b0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db17280_0 .net "a", 0 0, L_0x55a15df1b490;  1 drivers
v0x55a15db173d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db17490_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db17530_0 .net "in", 0 0, L_0x55a15df2e190;  1 drivers
v0x55a15db175d0_0 .net "out", 0 0, L_0x55a15df1bdf0;  1 drivers
v0x55a15db17670_0 .net "rw", 0 0, L_0x55a15df1b1b0;  1 drivers
v0x55a15db17710_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db13940 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db136d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df1ba10 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db165d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db16690_0 .net "d", 0 0, L_0x55a15df1b490;  alias, 1 drivers
v0x55a15db167a0_0 .net "q", 0 0, L_0x55a15df1bdf0;  alias, 1 drivers
v0x55a15db16840_0 .net "q0", 0 0, L_0x55a15df1b7b0;  1 drivers
v0x55a15db168e0_0 .net "q_bar", 0 0, L_0x55a15df1be80;  1 drivers
S_0x55a15db13bd0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db13940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df1b960 .functor NOT 1, L_0x55a15df1b490, C4<0>, C4<0>, C4<0>;
v0x55a15db14d60_0 .net "clk", 0 0, L_0x55a15df1ba10;  1 drivers
v0x55a15db14e20_0 .net "d", 0 0, L_0x55a15df1b490;  alias, 1 drivers
v0x55a15db14ef0_0 .net "q", 0 0, L_0x55a15df1b7b0;  alias, 1 drivers
v0x55a15db15010_0 .net "q_bar", 0 0, L_0x55a15df1b840;  1 drivers
S_0x55a15db13e60 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db13bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df1b5a0 .functor AND 1, L_0x55a15df1ba10, L_0x55a15df1b490, C4<1>, C4<1>;
L_0x55a15df1b6d0 .functor AND 1, L_0x55a15df1ba10, L_0x55a15df1b960, C4<1>, C4<1>;
v0x55a15db14770_0 .net "a", 0 0, L_0x55a15df1b5a0;  1 drivers
v0x55a15db14830_0 .net "b", 0 0, L_0x55a15df1b6d0;  1 drivers
v0x55a15db14900_0 .net "en", 0 0, L_0x55a15df1ba10;  alias, 1 drivers
v0x55a15db149d0_0 .net "q", 0 0, L_0x55a15df1b7b0;  alias, 1 drivers
v0x55a15db14aa0_0 .net "q_bar", 0 0, L_0x55a15df1b840;  alias, 1 drivers
v0x55a15db14b90_0 .net "r", 0 0, L_0x55a15df1b960;  1 drivers
v0x55a15db14c30_0 .net "s", 0 0, L_0x55a15df1b490;  alias, 1 drivers
S_0x55a15db14100 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db13e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df1b7b0 .functor NOR 1, L_0x55a15df1b6d0, L_0x55a15df1b840, C4<0>, C4<0>;
L_0x55a15df1b840 .functor NOR 1, L_0x55a15df1b5a0, L_0x55a15df1b7b0, C4<0>, C4<0>;
v0x55a15db14390_0 .net "q", 0 0, L_0x55a15df1b7b0;  alias, 1 drivers
v0x55a15db14470_0 .net "q_bar", 0 0, L_0x55a15df1b840;  alias, 1 drivers
v0x55a15db14530_0 .net "r", 0 0, L_0x55a15df1b6d0;  alias, 1 drivers
v0x55a15db14600_0 .net "s", 0 0, L_0x55a15df1b5a0;  alias, 1 drivers
S_0x55a15db15120 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db13940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df1c020 .functor NOT 1, L_0x55a15df1b7b0, C4<0>, C4<0>, C4<0>;
v0x55a15db161f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db162b0_0 .net "d", 0 0, L_0x55a15df1b7b0;  alias, 1 drivers
v0x55a15db16400_0 .net "q", 0 0, L_0x55a15df1bdf0;  alias, 1 drivers
v0x55a15db164a0_0 .net "q_bar", 0 0, L_0x55a15df1be80;  alias, 1 drivers
S_0x55a15db15380 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db15120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df1bb50 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df1b7b0, C4<1>, C4<1>;
L_0x55a15df1bd10 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df1c020, C4<1>, C4<1>;
v0x55a15db15c40_0 .net "a", 0 0, L_0x55a15df1bb50;  1 drivers
v0x55a15db15d00_0 .net "b", 0 0, L_0x55a15df1bd10;  1 drivers
v0x55a15db15dd0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db15ea0_0 .net "q", 0 0, L_0x55a15df1bdf0;  alias, 1 drivers
v0x55a15db15f70_0 .net "q_bar", 0 0, L_0x55a15df1be80;  alias, 1 drivers
v0x55a15db16060_0 .net "r", 0 0, L_0x55a15df1c020;  1 drivers
v0x55a15db16100_0 .net "s", 0 0, L_0x55a15df1b7b0;  alias, 1 drivers
S_0x55a15db155d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db15380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df1bdf0 .functor NOR 1, L_0x55a15df1bd10, L_0x55a15df1be80, C4<0>, C4<0>;
L_0x55a15df1be80 .functor NOR 1, L_0x55a15df1bb50, L_0x55a15df1bdf0, C4<0>, C4<0>;
v0x55a15db15860_0 .net "q", 0 0, L_0x55a15df1bdf0;  alias, 1 drivers
v0x55a15db15940_0 .net "q_bar", 0 0, L_0x55a15df1be80;  alias, 1 drivers
v0x55a15db15a00_0 .net "r", 0 0, L_0x55a15df1bd10;  alias, 1 drivers
v0x55a15db15ad0_0 .net "s", 0 0, L_0x55a15df1bb50;  alias, 1 drivers
S_0x55a15db16a10 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db136d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df1b2b0 .functor AND 1, L_0x55a15df1b340, L_0x55a15df1bdf0, C4<1>, C4<1>;
L_0x55a15df1b340 .functor NOT 1, L_0x55a15df1b1b0, C4<0>, C4<0>, C4<0>;
L_0x55a15df1b400 .functor AND 1, L_0x55a15df1b1b0, L_0x55a15df2e190, C4<1>, C4<1>;
L_0x55a15df1b490 .functor OR 1, L_0x55a15df1b400, L_0x55a15df1b2b0, C4<0>, C4<0>;
v0x55a15db16c70_0 .net *"_s1", 0 0, L_0x55a15df1b340;  1 drivers
v0x55a15db16d50_0 .net "in0", 0 0, L_0x55a15df1bdf0;  alias, 1 drivers
v0x55a15db16ea0_0 .net "in1", 0 0, L_0x55a15df2e190;  alias, 1 drivers
v0x55a15db16f40_0 .net "out", 0 0, L_0x55a15df1b490;  alias, 1 drivers
v0x55a15db16fe0_0 .net "s0", 0 0, L_0x55a15df1b1b0;  alias, 1 drivers
v0x55a15db17080_0 .net "w0", 0 0, L_0x55a15df1b2b0;  1 drivers
v0x55a15db17140_0 .net "w1", 0 0, L_0x55a15df1b400;  1 drivers
S_0x55a15db17800 .scope module, "obc[14]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df1c0d0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db1b3b0_0 .net "a", 0 0, L_0x55a15df1c3b0;  1 drivers
v0x55a15db1b500_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db1b5c0_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db1b660_0 .net "in", 0 0, L_0x55a15df2e230;  1 drivers
v0x55a15db1b700_0 .net "out", 0 0, L_0x55a15df1cd10;  1 drivers
v0x55a15db1b7a0_0 .net "rw", 0 0, L_0x55a15df1c0d0;  1 drivers
v0x55a15db1b840_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db17a70 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db17800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df1c930 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db1a700_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db1a7c0_0 .net "d", 0 0, L_0x55a15df1c3b0;  alias, 1 drivers
v0x55a15db1a8d0_0 .net "q", 0 0, L_0x55a15df1cd10;  alias, 1 drivers
v0x55a15db1a970_0 .net "q0", 0 0, L_0x55a15df1c6d0;  1 drivers
v0x55a15db1aa10_0 .net "q_bar", 0 0, L_0x55a15df1cda0;  1 drivers
S_0x55a15db17d00 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db17a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df1c880 .functor NOT 1, L_0x55a15df1c3b0, C4<0>, C4<0>, C4<0>;
v0x55a15db18e90_0 .net "clk", 0 0, L_0x55a15df1c930;  1 drivers
v0x55a15db18f50_0 .net "d", 0 0, L_0x55a15df1c3b0;  alias, 1 drivers
v0x55a15db19020_0 .net "q", 0 0, L_0x55a15df1c6d0;  alias, 1 drivers
v0x55a15db19140_0 .net "q_bar", 0 0, L_0x55a15df1c760;  1 drivers
S_0x55a15db17f90 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db17d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df1c4c0 .functor AND 1, L_0x55a15df1c930, L_0x55a15df1c3b0, C4<1>, C4<1>;
L_0x55a15df1c5f0 .functor AND 1, L_0x55a15df1c930, L_0x55a15df1c880, C4<1>, C4<1>;
v0x55a15db188a0_0 .net "a", 0 0, L_0x55a15df1c4c0;  1 drivers
v0x55a15db18960_0 .net "b", 0 0, L_0x55a15df1c5f0;  1 drivers
v0x55a15db18a30_0 .net "en", 0 0, L_0x55a15df1c930;  alias, 1 drivers
v0x55a15db18b00_0 .net "q", 0 0, L_0x55a15df1c6d0;  alias, 1 drivers
v0x55a15db18bd0_0 .net "q_bar", 0 0, L_0x55a15df1c760;  alias, 1 drivers
v0x55a15db18cc0_0 .net "r", 0 0, L_0x55a15df1c880;  1 drivers
v0x55a15db18d60_0 .net "s", 0 0, L_0x55a15df1c3b0;  alias, 1 drivers
S_0x55a15db18230 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db17f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df1c6d0 .functor NOR 1, L_0x55a15df1c5f0, L_0x55a15df1c760, C4<0>, C4<0>;
L_0x55a15df1c760 .functor NOR 1, L_0x55a15df1c4c0, L_0x55a15df1c6d0, C4<0>, C4<0>;
v0x55a15db184c0_0 .net "q", 0 0, L_0x55a15df1c6d0;  alias, 1 drivers
v0x55a15db185a0_0 .net "q_bar", 0 0, L_0x55a15df1c760;  alias, 1 drivers
v0x55a15db18660_0 .net "r", 0 0, L_0x55a15df1c5f0;  alias, 1 drivers
v0x55a15db18730_0 .net "s", 0 0, L_0x55a15df1c4c0;  alias, 1 drivers
S_0x55a15db19250 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db17a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df1cf40 .functor NOT 1, L_0x55a15df1c6d0, C4<0>, C4<0>, C4<0>;
v0x55a15db1a320_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db1a3e0_0 .net "d", 0 0, L_0x55a15df1c6d0;  alias, 1 drivers
v0x55a15db1a530_0 .net "q", 0 0, L_0x55a15df1cd10;  alias, 1 drivers
v0x55a15db1a5d0_0 .net "q_bar", 0 0, L_0x55a15df1cda0;  alias, 1 drivers
S_0x55a15db194b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db19250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df1ca70 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df1c6d0, C4<1>, C4<1>;
L_0x55a15df1cc30 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df1cf40, C4<1>, C4<1>;
v0x55a15db19d70_0 .net "a", 0 0, L_0x55a15df1ca70;  1 drivers
v0x55a15db19e30_0 .net "b", 0 0, L_0x55a15df1cc30;  1 drivers
v0x55a15db19f00_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db19fd0_0 .net "q", 0 0, L_0x55a15df1cd10;  alias, 1 drivers
v0x55a15db1a0a0_0 .net "q_bar", 0 0, L_0x55a15df1cda0;  alias, 1 drivers
v0x55a15db1a190_0 .net "r", 0 0, L_0x55a15df1cf40;  1 drivers
v0x55a15db1a230_0 .net "s", 0 0, L_0x55a15df1c6d0;  alias, 1 drivers
S_0x55a15db19700 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db194b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df1cd10 .functor NOR 1, L_0x55a15df1cc30, L_0x55a15df1cda0, C4<0>, C4<0>;
L_0x55a15df1cda0 .functor NOR 1, L_0x55a15df1ca70, L_0x55a15df1cd10, C4<0>, C4<0>;
v0x55a15db19990_0 .net "q", 0 0, L_0x55a15df1cd10;  alias, 1 drivers
v0x55a15db19a70_0 .net "q_bar", 0 0, L_0x55a15df1cda0;  alias, 1 drivers
v0x55a15db19b30_0 .net "r", 0 0, L_0x55a15df1cc30;  alias, 1 drivers
v0x55a15db19c00_0 .net "s", 0 0, L_0x55a15df1ca70;  alias, 1 drivers
S_0x55a15db1ab40 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db17800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df1c1d0 .functor AND 1, L_0x55a15df1c260, L_0x55a15df1cd10, C4<1>, C4<1>;
L_0x55a15df1c260 .functor NOT 1, L_0x55a15df1c0d0, C4<0>, C4<0>, C4<0>;
L_0x55a15df1c320 .functor AND 1, L_0x55a15df1c0d0, L_0x55a15df2e230, C4<1>, C4<1>;
L_0x55a15df1c3b0 .functor OR 1, L_0x55a15df1c320, L_0x55a15df1c1d0, C4<0>, C4<0>;
v0x55a15db1ada0_0 .net *"_s1", 0 0, L_0x55a15df1c260;  1 drivers
v0x55a15db1ae80_0 .net "in0", 0 0, L_0x55a15df1cd10;  alias, 1 drivers
v0x55a15db1afd0_0 .net "in1", 0 0, L_0x55a15df2e230;  alias, 1 drivers
v0x55a15db1b070_0 .net "out", 0 0, L_0x55a15df1c3b0;  alias, 1 drivers
v0x55a15db1b110_0 .net "s0", 0 0, L_0x55a15df1c0d0;  alias, 1 drivers
v0x55a15db1b1b0_0 .net "w0", 0 0, L_0x55a15df1c1d0;  1 drivers
v0x55a15db1b270_0 .net "w1", 0 0, L_0x55a15df1c320;  1 drivers
S_0x55a15db1b930 .scope module, "obc[15]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df1cff0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db1f4e0_0 .net "a", 0 0, L_0x55a15df1d2d0;  1 drivers
v0x55a15db1f630_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db1f6f0_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db1f790_0 .net "in", 0 0, L_0x55a15df2e360;  1 drivers
v0x55a15db1f830_0 .net "out", 0 0, L_0x55a15df1dc30;  1 drivers
v0x55a15db1f8d0_0 .net "rw", 0 0, L_0x55a15df1cff0;  1 drivers
v0x55a15db1f970_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db1bba0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db1b930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df1d850 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db1e830_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db1e8f0_0 .net "d", 0 0, L_0x55a15df1d2d0;  alias, 1 drivers
v0x55a15db1ea00_0 .net "q", 0 0, L_0x55a15df1dc30;  alias, 1 drivers
v0x55a15db1eaa0_0 .net "q0", 0 0, L_0x55a15df1d5f0;  1 drivers
v0x55a15db1eb40_0 .net "q_bar", 0 0, L_0x55a15df1dcc0;  1 drivers
S_0x55a15db1be30 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db1bba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df1d7a0 .functor NOT 1, L_0x55a15df1d2d0, C4<0>, C4<0>, C4<0>;
v0x55a15db1cfc0_0 .net "clk", 0 0, L_0x55a15df1d850;  1 drivers
v0x55a15db1d080_0 .net "d", 0 0, L_0x55a15df1d2d0;  alias, 1 drivers
v0x55a15db1d150_0 .net "q", 0 0, L_0x55a15df1d5f0;  alias, 1 drivers
v0x55a15db1d270_0 .net "q_bar", 0 0, L_0x55a15df1d680;  1 drivers
S_0x55a15db1c0c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db1be30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df1d3e0 .functor AND 1, L_0x55a15df1d850, L_0x55a15df1d2d0, C4<1>, C4<1>;
L_0x55a15df1d510 .functor AND 1, L_0x55a15df1d850, L_0x55a15df1d7a0, C4<1>, C4<1>;
v0x55a15db1c9d0_0 .net "a", 0 0, L_0x55a15df1d3e0;  1 drivers
v0x55a15db1ca90_0 .net "b", 0 0, L_0x55a15df1d510;  1 drivers
v0x55a15db1cb60_0 .net "en", 0 0, L_0x55a15df1d850;  alias, 1 drivers
v0x55a15db1cc30_0 .net "q", 0 0, L_0x55a15df1d5f0;  alias, 1 drivers
v0x55a15db1cd00_0 .net "q_bar", 0 0, L_0x55a15df1d680;  alias, 1 drivers
v0x55a15db1cdf0_0 .net "r", 0 0, L_0x55a15df1d7a0;  1 drivers
v0x55a15db1ce90_0 .net "s", 0 0, L_0x55a15df1d2d0;  alias, 1 drivers
S_0x55a15db1c360 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db1c0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df1d5f0 .functor NOR 1, L_0x55a15df1d510, L_0x55a15df1d680, C4<0>, C4<0>;
L_0x55a15df1d680 .functor NOR 1, L_0x55a15df1d3e0, L_0x55a15df1d5f0, C4<0>, C4<0>;
v0x55a15db1c5f0_0 .net "q", 0 0, L_0x55a15df1d5f0;  alias, 1 drivers
v0x55a15db1c6d0_0 .net "q_bar", 0 0, L_0x55a15df1d680;  alias, 1 drivers
v0x55a15db1c790_0 .net "r", 0 0, L_0x55a15df1d510;  alias, 1 drivers
v0x55a15db1c860_0 .net "s", 0 0, L_0x55a15df1d3e0;  alias, 1 drivers
S_0x55a15db1d380 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db1bba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df1de60 .functor NOT 1, L_0x55a15df1d5f0, C4<0>, C4<0>, C4<0>;
v0x55a15db1e450_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db1e510_0 .net "d", 0 0, L_0x55a15df1d5f0;  alias, 1 drivers
v0x55a15db1e660_0 .net "q", 0 0, L_0x55a15df1dc30;  alias, 1 drivers
v0x55a15db1e700_0 .net "q_bar", 0 0, L_0x55a15df1dcc0;  alias, 1 drivers
S_0x55a15db1d5e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db1d380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df1d990 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df1d5f0, C4<1>, C4<1>;
L_0x55a15df1db50 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df1de60, C4<1>, C4<1>;
v0x55a15db1dea0_0 .net "a", 0 0, L_0x55a15df1d990;  1 drivers
v0x55a15db1df60_0 .net "b", 0 0, L_0x55a15df1db50;  1 drivers
v0x55a15db1e030_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db1e100_0 .net "q", 0 0, L_0x55a15df1dc30;  alias, 1 drivers
v0x55a15db1e1d0_0 .net "q_bar", 0 0, L_0x55a15df1dcc0;  alias, 1 drivers
v0x55a15db1e2c0_0 .net "r", 0 0, L_0x55a15df1de60;  1 drivers
v0x55a15db1e360_0 .net "s", 0 0, L_0x55a15df1d5f0;  alias, 1 drivers
S_0x55a15db1d830 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db1d5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df1dc30 .functor NOR 1, L_0x55a15df1db50, L_0x55a15df1dcc0, C4<0>, C4<0>;
L_0x55a15df1dcc0 .functor NOR 1, L_0x55a15df1d990, L_0x55a15df1dc30, C4<0>, C4<0>;
v0x55a15db1dac0_0 .net "q", 0 0, L_0x55a15df1dc30;  alias, 1 drivers
v0x55a15db1dba0_0 .net "q_bar", 0 0, L_0x55a15df1dcc0;  alias, 1 drivers
v0x55a15db1dc60_0 .net "r", 0 0, L_0x55a15df1db50;  alias, 1 drivers
v0x55a15db1dd30_0 .net "s", 0 0, L_0x55a15df1d990;  alias, 1 drivers
S_0x55a15db1ec70 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db1b930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df1d0f0 .functor AND 1, L_0x55a15df1d180, L_0x55a15df1dc30, C4<1>, C4<1>;
L_0x55a15df1d180 .functor NOT 1, L_0x55a15df1cff0, C4<0>, C4<0>, C4<0>;
L_0x55a15df1d240 .functor AND 1, L_0x55a15df1cff0, L_0x55a15df2e360, C4<1>, C4<1>;
L_0x55a15df1d2d0 .functor OR 1, L_0x55a15df1d240, L_0x55a15df1d0f0, C4<0>, C4<0>;
v0x55a15db1eed0_0 .net *"_s1", 0 0, L_0x55a15df1d180;  1 drivers
v0x55a15db1efb0_0 .net "in0", 0 0, L_0x55a15df1dc30;  alias, 1 drivers
v0x55a15db1f100_0 .net "in1", 0 0, L_0x55a15df2e360;  alias, 1 drivers
v0x55a15db1f1a0_0 .net "out", 0 0, L_0x55a15df1d2d0;  alias, 1 drivers
v0x55a15db1f240_0 .net "s0", 0 0, L_0x55a15df1cff0;  alias, 1 drivers
v0x55a15db1f2e0_0 .net "w0", 0 0, L_0x55a15df1d0f0;  1 drivers
v0x55a15db1f3a0_0 .net "w1", 0 0, L_0x55a15df1d240;  1 drivers
S_0x55a15db1fa60 .scope module, "obc[16]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df1df10 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db23690_0 .net "a", 0 0, L_0x55a15df1e1f0;  1 drivers
v0x55a15db237e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db238a0_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db23940_0 .net "in", 0 0, L_0x55a15df2e400;  1 drivers
v0x55a15db239e0_0 .net "out", 0 0, L_0x55a15df1eb50;  1 drivers
v0x55a15db23a80_0 .net "rw", 0 0, L_0x55a15df1df10;  1 drivers
v0x55a15db23b20_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db1fde0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db1fa60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df1e770 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db229e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db22aa0_0 .net "d", 0 0, L_0x55a15df1e1f0;  alias, 1 drivers
v0x55a15db22bb0_0 .net "q", 0 0, L_0x55a15df1eb50;  alias, 1 drivers
v0x55a15db22c50_0 .net "q0", 0 0, L_0x55a15df1e510;  1 drivers
v0x55a15db22cf0_0 .net "q_bar", 0 0, L_0x55a15df1ebe0;  1 drivers
S_0x55a15db20070 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db1fde0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df1e6c0 .functor NOT 1, L_0x55a15df1e1f0, C4<0>, C4<0>, C4<0>;
v0x55a15db21200_0 .net "clk", 0 0, L_0x55a15df1e770;  1 drivers
v0x55a15db212c0_0 .net "d", 0 0, L_0x55a15df1e1f0;  alias, 1 drivers
v0x55a15db21390_0 .net "q", 0 0, L_0x55a15df1e510;  alias, 1 drivers
v0x55a15db214b0_0 .net "q_bar", 0 0, L_0x55a15df1e5a0;  1 drivers
S_0x55a15db20300 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db20070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df1e300 .functor AND 1, L_0x55a15df1e770, L_0x55a15df1e1f0, C4<1>, C4<1>;
L_0x55a15df1e430 .functor AND 1, L_0x55a15df1e770, L_0x55a15df1e6c0, C4<1>, C4<1>;
v0x55a15db20c10_0 .net "a", 0 0, L_0x55a15df1e300;  1 drivers
v0x55a15db20cd0_0 .net "b", 0 0, L_0x55a15df1e430;  1 drivers
v0x55a15db20da0_0 .net "en", 0 0, L_0x55a15df1e770;  alias, 1 drivers
v0x55a15db20e70_0 .net "q", 0 0, L_0x55a15df1e510;  alias, 1 drivers
v0x55a15db20f40_0 .net "q_bar", 0 0, L_0x55a15df1e5a0;  alias, 1 drivers
v0x55a15db21030_0 .net "r", 0 0, L_0x55a15df1e6c0;  1 drivers
v0x55a15db210d0_0 .net "s", 0 0, L_0x55a15df1e1f0;  alias, 1 drivers
S_0x55a15db205a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db20300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df1e510 .functor NOR 1, L_0x55a15df1e430, L_0x55a15df1e5a0, C4<0>, C4<0>;
L_0x55a15df1e5a0 .functor NOR 1, L_0x55a15df1e300, L_0x55a15df1e510, C4<0>, C4<0>;
v0x55a15db20830_0 .net "q", 0 0, L_0x55a15df1e510;  alias, 1 drivers
v0x55a15db20910_0 .net "q_bar", 0 0, L_0x55a15df1e5a0;  alias, 1 drivers
v0x55a15db209d0_0 .net "r", 0 0, L_0x55a15df1e430;  alias, 1 drivers
v0x55a15db20aa0_0 .net "s", 0 0, L_0x55a15df1e300;  alias, 1 drivers
S_0x55a15db215c0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db1fde0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df1ed80 .functor NOT 1, L_0x55a15df1e510, C4<0>, C4<0>, C4<0>;
v0x55a15db22690_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db22750_0 .net "d", 0 0, L_0x55a15df1e510;  alias, 1 drivers
v0x55a15db22810_0 .net "q", 0 0, L_0x55a15df1eb50;  alias, 1 drivers
v0x55a15db228b0_0 .net "q_bar", 0 0, L_0x55a15df1ebe0;  alias, 1 drivers
S_0x55a15db21820 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db215c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df1e8b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df1e510, C4<1>, C4<1>;
L_0x55a15df1ea70 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df1ed80, C4<1>, C4<1>;
v0x55a15db220e0_0 .net "a", 0 0, L_0x55a15df1e8b0;  1 drivers
v0x55a15db221a0_0 .net "b", 0 0, L_0x55a15df1ea70;  1 drivers
v0x55a15db22270_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db22340_0 .net "q", 0 0, L_0x55a15df1eb50;  alias, 1 drivers
v0x55a15db22410_0 .net "q_bar", 0 0, L_0x55a15df1ebe0;  alias, 1 drivers
v0x55a15db22500_0 .net "r", 0 0, L_0x55a15df1ed80;  1 drivers
v0x55a15db225a0_0 .net "s", 0 0, L_0x55a15df1e510;  alias, 1 drivers
S_0x55a15db21a70 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db21820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df1eb50 .functor NOR 1, L_0x55a15df1ea70, L_0x55a15df1ebe0, C4<0>, C4<0>;
L_0x55a15df1ebe0 .functor NOR 1, L_0x55a15df1e8b0, L_0x55a15df1eb50, C4<0>, C4<0>;
v0x55a15db21d00_0 .net "q", 0 0, L_0x55a15df1eb50;  alias, 1 drivers
v0x55a15db21de0_0 .net "q_bar", 0 0, L_0x55a15df1ebe0;  alias, 1 drivers
v0x55a15db21ea0_0 .net "r", 0 0, L_0x55a15df1ea70;  alias, 1 drivers
v0x55a15db21f70_0 .net "s", 0 0, L_0x55a15df1e8b0;  alias, 1 drivers
S_0x55a15db22e20 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db1fa60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df1e010 .functor AND 1, L_0x55a15df1e0a0, L_0x55a15df1eb50, C4<1>, C4<1>;
L_0x55a15df1e0a0 .functor NOT 1, L_0x55a15df1df10, C4<0>, C4<0>, C4<0>;
L_0x55a15df1e160 .functor AND 1, L_0x55a15df1df10, L_0x55a15df2e400, C4<1>, C4<1>;
L_0x55a15df1e1f0 .functor OR 1, L_0x55a15df1e160, L_0x55a15df1e010, C4<0>, C4<0>;
v0x55a15db23080_0 .net *"_s1", 0 0, L_0x55a15df1e0a0;  1 drivers
v0x55a15db23160_0 .net "in0", 0 0, L_0x55a15df1eb50;  alias, 1 drivers
v0x55a15db232b0_0 .net "in1", 0 0, L_0x55a15df2e400;  alias, 1 drivers
v0x55a15db23350_0 .net "out", 0 0, L_0x55a15df1e1f0;  alias, 1 drivers
v0x55a15db233f0_0 .net "s0", 0 0, L_0x55a15df1df10;  alias, 1 drivers
v0x55a15db23490_0 .net "w0", 0 0, L_0x55a15df1e010;  1 drivers
v0x55a15db23550_0 .net "w1", 0 0, L_0x55a15df1e160;  1 drivers
S_0x55a15db23c10 .scope module, "obc[17]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df1ee30 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db277c0_0 .net "a", 0 0, L_0x55a15df1f110;  1 drivers
v0x55a15db27910_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db279d0_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db27a70_0 .net "in", 0 0, L_0x55a15df2e540;  1 drivers
v0x55a15db27b10_0 .net "out", 0 0, L_0x55a15df1fa70;  1 drivers
v0x55a15db27bb0_0 .net "rw", 0 0, L_0x55a15df1ee30;  1 drivers
v0x55a15db27c50_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db23e80 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db23c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df1f690 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db26b10_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db26bd0_0 .net "d", 0 0, L_0x55a15df1f110;  alias, 1 drivers
v0x55a15db26ce0_0 .net "q", 0 0, L_0x55a15df1fa70;  alias, 1 drivers
v0x55a15db26d80_0 .net "q0", 0 0, L_0x55a15df1f430;  1 drivers
v0x55a15db26e20_0 .net "q_bar", 0 0, L_0x55a15df1fb00;  1 drivers
S_0x55a15db24110 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db23e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df1f5e0 .functor NOT 1, L_0x55a15df1f110, C4<0>, C4<0>, C4<0>;
v0x55a15db252a0_0 .net "clk", 0 0, L_0x55a15df1f690;  1 drivers
v0x55a15db25360_0 .net "d", 0 0, L_0x55a15df1f110;  alias, 1 drivers
v0x55a15db25430_0 .net "q", 0 0, L_0x55a15df1f430;  alias, 1 drivers
v0x55a15db25550_0 .net "q_bar", 0 0, L_0x55a15df1f4c0;  1 drivers
S_0x55a15db243a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db24110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df1f220 .functor AND 1, L_0x55a15df1f690, L_0x55a15df1f110, C4<1>, C4<1>;
L_0x55a15df1f350 .functor AND 1, L_0x55a15df1f690, L_0x55a15df1f5e0, C4<1>, C4<1>;
v0x55a15db24cb0_0 .net "a", 0 0, L_0x55a15df1f220;  1 drivers
v0x55a15db24d70_0 .net "b", 0 0, L_0x55a15df1f350;  1 drivers
v0x55a15db24e40_0 .net "en", 0 0, L_0x55a15df1f690;  alias, 1 drivers
v0x55a15db24f10_0 .net "q", 0 0, L_0x55a15df1f430;  alias, 1 drivers
v0x55a15db24fe0_0 .net "q_bar", 0 0, L_0x55a15df1f4c0;  alias, 1 drivers
v0x55a15db250d0_0 .net "r", 0 0, L_0x55a15df1f5e0;  1 drivers
v0x55a15db25170_0 .net "s", 0 0, L_0x55a15df1f110;  alias, 1 drivers
S_0x55a15db24640 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db243a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df1f430 .functor NOR 1, L_0x55a15df1f350, L_0x55a15df1f4c0, C4<0>, C4<0>;
L_0x55a15df1f4c0 .functor NOR 1, L_0x55a15df1f220, L_0x55a15df1f430, C4<0>, C4<0>;
v0x55a15db248d0_0 .net "q", 0 0, L_0x55a15df1f430;  alias, 1 drivers
v0x55a15db249b0_0 .net "q_bar", 0 0, L_0x55a15df1f4c0;  alias, 1 drivers
v0x55a15db24a70_0 .net "r", 0 0, L_0x55a15df1f350;  alias, 1 drivers
v0x55a15db24b40_0 .net "s", 0 0, L_0x55a15df1f220;  alias, 1 drivers
S_0x55a15db25660 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db23e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df1fca0 .functor NOT 1, L_0x55a15df1f430, C4<0>, C4<0>, C4<0>;
v0x55a15db26730_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db267f0_0 .net "d", 0 0, L_0x55a15df1f430;  alias, 1 drivers
v0x55a15db26940_0 .net "q", 0 0, L_0x55a15df1fa70;  alias, 1 drivers
v0x55a15db269e0_0 .net "q_bar", 0 0, L_0x55a15df1fb00;  alias, 1 drivers
S_0x55a15db258c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db25660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df1f7d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df1f430, C4<1>, C4<1>;
L_0x55a15df1f990 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df1fca0, C4<1>, C4<1>;
v0x55a15db26180_0 .net "a", 0 0, L_0x55a15df1f7d0;  1 drivers
v0x55a15db26240_0 .net "b", 0 0, L_0x55a15df1f990;  1 drivers
v0x55a15db26310_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db263e0_0 .net "q", 0 0, L_0x55a15df1fa70;  alias, 1 drivers
v0x55a15db264b0_0 .net "q_bar", 0 0, L_0x55a15df1fb00;  alias, 1 drivers
v0x55a15db265a0_0 .net "r", 0 0, L_0x55a15df1fca0;  1 drivers
v0x55a15db26640_0 .net "s", 0 0, L_0x55a15df1f430;  alias, 1 drivers
S_0x55a15db25b10 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db258c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df1fa70 .functor NOR 1, L_0x55a15df1f990, L_0x55a15df1fb00, C4<0>, C4<0>;
L_0x55a15df1fb00 .functor NOR 1, L_0x55a15df1f7d0, L_0x55a15df1fa70, C4<0>, C4<0>;
v0x55a15db25da0_0 .net "q", 0 0, L_0x55a15df1fa70;  alias, 1 drivers
v0x55a15db25e80_0 .net "q_bar", 0 0, L_0x55a15df1fb00;  alias, 1 drivers
v0x55a15db25f40_0 .net "r", 0 0, L_0x55a15df1f990;  alias, 1 drivers
v0x55a15db26010_0 .net "s", 0 0, L_0x55a15df1f7d0;  alias, 1 drivers
S_0x55a15db26f50 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db23c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df1ef30 .functor AND 1, L_0x55a15df1efc0, L_0x55a15df1fa70, C4<1>, C4<1>;
L_0x55a15df1efc0 .functor NOT 1, L_0x55a15df1ee30, C4<0>, C4<0>, C4<0>;
L_0x55a15df1f080 .functor AND 1, L_0x55a15df1ee30, L_0x55a15df2e540, C4<1>, C4<1>;
L_0x55a15df1f110 .functor OR 1, L_0x55a15df1f080, L_0x55a15df1ef30, C4<0>, C4<0>;
v0x55a15db271b0_0 .net *"_s1", 0 0, L_0x55a15df1efc0;  1 drivers
v0x55a15db27290_0 .net "in0", 0 0, L_0x55a15df1fa70;  alias, 1 drivers
v0x55a15db273e0_0 .net "in1", 0 0, L_0x55a15df2e540;  alias, 1 drivers
v0x55a15db27480_0 .net "out", 0 0, L_0x55a15df1f110;  alias, 1 drivers
v0x55a15db27520_0 .net "s0", 0 0, L_0x55a15df1ee30;  alias, 1 drivers
v0x55a15db275c0_0 .net "w0", 0 0, L_0x55a15df1ef30;  1 drivers
v0x55a15db27680_0 .net "w1", 0 0, L_0x55a15df1f080;  1 drivers
S_0x55a15db27d40 .scope module, "obc[18]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df1fd50 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db2b8f0_0 .net "a", 0 0, L_0x55a15df20030;  1 drivers
v0x55a15db2ba40_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db2bb00_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db2bba0_0 .net "in", 0 0, L_0x55a15df2e5e0;  1 drivers
v0x55a15db2bc40_0 .net "out", 0 0, L_0x55a15df20990;  1 drivers
v0x55a15db2bce0_0 .net "rw", 0 0, L_0x55a15df1fd50;  1 drivers
v0x55a15db2bd80_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db27fb0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db27d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df205b0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db2ac40_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db2ad00_0 .net "d", 0 0, L_0x55a15df20030;  alias, 1 drivers
v0x55a15db2ae10_0 .net "q", 0 0, L_0x55a15df20990;  alias, 1 drivers
v0x55a15db2aeb0_0 .net "q0", 0 0, L_0x55a15df20350;  1 drivers
v0x55a15db2af50_0 .net "q_bar", 0 0, L_0x55a15df20a20;  1 drivers
S_0x55a15db28240 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db27fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df20500 .functor NOT 1, L_0x55a15df20030, C4<0>, C4<0>, C4<0>;
v0x55a15db293d0_0 .net "clk", 0 0, L_0x55a15df205b0;  1 drivers
v0x55a15db29490_0 .net "d", 0 0, L_0x55a15df20030;  alias, 1 drivers
v0x55a15db29560_0 .net "q", 0 0, L_0x55a15df20350;  alias, 1 drivers
v0x55a15db29680_0 .net "q_bar", 0 0, L_0x55a15df203e0;  1 drivers
S_0x55a15db284d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db28240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df20140 .functor AND 1, L_0x55a15df205b0, L_0x55a15df20030, C4<1>, C4<1>;
L_0x55a15df20270 .functor AND 1, L_0x55a15df205b0, L_0x55a15df20500, C4<1>, C4<1>;
v0x55a15db28de0_0 .net "a", 0 0, L_0x55a15df20140;  1 drivers
v0x55a15db28ea0_0 .net "b", 0 0, L_0x55a15df20270;  1 drivers
v0x55a15db28f70_0 .net "en", 0 0, L_0x55a15df205b0;  alias, 1 drivers
v0x55a15db29040_0 .net "q", 0 0, L_0x55a15df20350;  alias, 1 drivers
v0x55a15db29110_0 .net "q_bar", 0 0, L_0x55a15df203e0;  alias, 1 drivers
v0x55a15db29200_0 .net "r", 0 0, L_0x55a15df20500;  1 drivers
v0x55a15db292a0_0 .net "s", 0 0, L_0x55a15df20030;  alias, 1 drivers
S_0x55a15db28770 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db284d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df20350 .functor NOR 1, L_0x55a15df20270, L_0x55a15df203e0, C4<0>, C4<0>;
L_0x55a15df203e0 .functor NOR 1, L_0x55a15df20140, L_0x55a15df20350, C4<0>, C4<0>;
v0x55a15db28a00_0 .net "q", 0 0, L_0x55a15df20350;  alias, 1 drivers
v0x55a15db28ae0_0 .net "q_bar", 0 0, L_0x55a15df203e0;  alias, 1 drivers
v0x55a15db28ba0_0 .net "r", 0 0, L_0x55a15df20270;  alias, 1 drivers
v0x55a15db28c70_0 .net "s", 0 0, L_0x55a15df20140;  alias, 1 drivers
S_0x55a15db29790 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db27fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df20bc0 .functor NOT 1, L_0x55a15df20350, C4<0>, C4<0>, C4<0>;
v0x55a15db2a860_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db2a920_0 .net "d", 0 0, L_0x55a15df20350;  alias, 1 drivers
v0x55a15db2aa70_0 .net "q", 0 0, L_0x55a15df20990;  alias, 1 drivers
v0x55a15db2ab10_0 .net "q_bar", 0 0, L_0x55a15df20a20;  alias, 1 drivers
S_0x55a15db299f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db29790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df206f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df20350, C4<1>, C4<1>;
L_0x55a15df208b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df20bc0, C4<1>, C4<1>;
v0x55a15db2a2b0_0 .net "a", 0 0, L_0x55a15df206f0;  1 drivers
v0x55a15db2a370_0 .net "b", 0 0, L_0x55a15df208b0;  1 drivers
v0x55a15db2a440_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db2a510_0 .net "q", 0 0, L_0x55a15df20990;  alias, 1 drivers
v0x55a15db2a5e0_0 .net "q_bar", 0 0, L_0x55a15df20a20;  alias, 1 drivers
v0x55a15db2a6d0_0 .net "r", 0 0, L_0x55a15df20bc0;  1 drivers
v0x55a15db2a770_0 .net "s", 0 0, L_0x55a15df20350;  alias, 1 drivers
S_0x55a15db29c40 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db299f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df20990 .functor NOR 1, L_0x55a15df208b0, L_0x55a15df20a20, C4<0>, C4<0>;
L_0x55a15df20a20 .functor NOR 1, L_0x55a15df206f0, L_0x55a15df20990, C4<0>, C4<0>;
v0x55a15db29ed0_0 .net "q", 0 0, L_0x55a15df20990;  alias, 1 drivers
v0x55a15db29fb0_0 .net "q_bar", 0 0, L_0x55a15df20a20;  alias, 1 drivers
v0x55a15db2a070_0 .net "r", 0 0, L_0x55a15df208b0;  alias, 1 drivers
v0x55a15db2a140_0 .net "s", 0 0, L_0x55a15df206f0;  alias, 1 drivers
S_0x55a15db2b080 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db27d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df1fe50 .functor AND 1, L_0x55a15df1fee0, L_0x55a15df20990, C4<1>, C4<1>;
L_0x55a15df1fee0 .functor NOT 1, L_0x55a15df1fd50, C4<0>, C4<0>, C4<0>;
L_0x55a15df1ffa0 .functor AND 1, L_0x55a15df1fd50, L_0x55a15df2e5e0, C4<1>, C4<1>;
L_0x55a15df20030 .functor OR 1, L_0x55a15df1ffa0, L_0x55a15df1fe50, C4<0>, C4<0>;
v0x55a15db2b2e0_0 .net *"_s1", 0 0, L_0x55a15df1fee0;  1 drivers
v0x55a15db2b3c0_0 .net "in0", 0 0, L_0x55a15df20990;  alias, 1 drivers
v0x55a15db2b510_0 .net "in1", 0 0, L_0x55a15df2e5e0;  alias, 1 drivers
v0x55a15db2b5b0_0 .net "out", 0 0, L_0x55a15df20030;  alias, 1 drivers
v0x55a15db2b650_0 .net "s0", 0 0, L_0x55a15df1fd50;  alias, 1 drivers
v0x55a15db2b6f0_0 .net "w0", 0 0, L_0x55a15df1fe50;  1 drivers
v0x55a15db2b7b0_0 .net "w1", 0 0, L_0x55a15df1ffa0;  1 drivers
S_0x55a15db2be70 .scope module, "obc[19]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df20c70 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db2fa20_0 .net "a", 0 0, L_0x55a15df20f50;  1 drivers
v0x55a15db2fb70_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db2fc30_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db2fcd0_0 .net "in", 0 0, L_0x55a15df2e4a0;  1 drivers
v0x55a15db2fd70_0 .net "out", 0 0, L_0x55a15df218b0;  1 drivers
v0x55a15db2fe10_0 .net "rw", 0 0, L_0x55a15df20c70;  1 drivers
v0x55a15db2feb0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db2c0e0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db2be70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df214d0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db2ed70_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db2ee30_0 .net "d", 0 0, L_0x55a15df20f50;  alias, 1 drivers
v0x55a15db2ef40_0 .net "q", 0 0, L_0x55a15df218b0;  alias, 1 drivers
v0x55a15db2efe0_0 .net "q0", 0 0, L_0x55a15df21270;  1 drivers
v0x55a15db2f080_0 .net "q_bar", 0 0, L_0x55a15df21940;  1 drivers
S_0x55a15db2c370 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db2c0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df21420 .functor NOT 1, L_0x55a15df20f50, C4<0>, C4<0>, C4<0>;
v0x55a15db2d500_0 .net "clk", 0 0, L_0x55a15df214d0;  1 drivers
v0x55a15db2d5c0_0 .net "d", 0 0, L_0x55a15df20f50;  alias, 1 drivers
v0x55a15db2d690_0 .net "q", 0 0, L_0x55a15df21270;  alias, 1 drivers
v0x55a15db2d7b0_0 .net "q_bar", 0 0, L_0x55a15df21300;  1 drivers
S_0x55a15db2c600 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db2c370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df21060 .functor AND 1, L_0x55a15df214d0, L_0x55a15df20f50, C4<1>, C4<1>;
L_0x55a15df21190 .functor AND 1, L_0x55a15df214d0, L_0x55a15df21420, C4<1>, C4<1>;
v0x55a15db2cf10_0 .net "a", 0 0, L_0x55a15df21060;  1 drivers
v0x55a15db2cfd0_0 .net "b", 0 0, L_0x55a15df21190;  1 drivers
v0x55a15db2d0a0_0 .net "en", 0 0, L_0x55a15df214d0;  alias, 1 drivers
v0x55a15db2d170_0 .net "q", 0 0, L_0x55a15df21270;  alias, 1 drivers
v0x55a15db2d240_0 .net "q_bar", 0 0, L_0x55a15df21300;  alias, 1 drivers
v0x55a15db2d330_0 .net "r", 0 0, L_0x55a15df21420;  1 drivers
v0x55a15db2d3d0_0 .net "s", 0 0, L_0x55a15df20f50;  alias, 1 drivers
S_0x55a15db2c8a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db2c600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df21270 .functor NOR 1, L_0x55a15df21190, L_0x55a15df21300, C4<0>, C4<0>;
L_0x55a15df21300 .functor NOR 1, L_0x55a15df21060, L_0x55a15df21270, C4<0>, C4<0>;
v0x55a15db2cb30_0 .net "q", 0 0, L_0x55a15df21270;  alias, 1 drivers
v0x55a15db2cc10_0 .net "q_bar", 0 0, L_0x55a15df21300;  alias, 1 drivers
v0x55a15db2ccd0_0 .net "r", 0 0, L_0x55a15df21190;  alias, 1 drivers
v0x55a15db2cda0_0 .net "s", 0 0, L_0x55a15df21060;  alias, 1 drivers
S_0x55a15db2d8c0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db2c0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df21ae0 .functor NOT 1, L_0x55a15df21270, C4<0>, C4<0>, C4<0>;
v0x55a15db2e990_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db2ea50_0 .net "d", 0 0, L_0x55a15df21270;  alias, 1 drivers
v0x55a15db2eba0_0 .net "q", 0 0, L_0x55a15df218b0;  alias, 1 drivers
v0x55a15db2ec40_0 .net "q_bar", 0 0, L_0x55a15df21940;  alias, 1 drivers
S_0x55a15db2db20 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db2d8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df21610 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df21270, C4<1>, C4<1>;
L_0x55a15df217d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df21ae0, C4<1>, C4<1>;
v0x55a15db2e3e0_0 .net "a", 0 0, L_0x55a15df21610;  1 drivers
v0x55a15db2e4a0_0 .net "b", 0 0, L_0x55a15df217d0;  1 drivers
v0x55a15db2e570_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db2e640_0 .net "q", 0 0, L_0x55a15df218b0;  alias, 1 drivers
v0x55a15db2e710_0 .net "q_bar", 0 0, L_0x55a15df21940;  alias, 1 drivers
v0x55a15db2e800_0 .net "r", 0 0, L_0x55a15df21ae0;  1 drivers
v0x55a15db2e8a0_0 .net "s", 0 0, L_0x55a15df21270;  alias, 1 drivers
S_0x55a15db2dd70 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db2db20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df218b0 .functor NOR 1, L_0x55a15df217d0, L_0x55a15df21940, C4<0>, C4<0>;
L_0x55a15df21940 .functor NOR 1, L_0x55a15df21610, L_0x55a15df218b0, C4<0>, C4<0>;
v0x55a15db2e000_0 .net "q", 0 0, L_0x55a15df218b0;  alias, 1 drivers
v0x55a15db2e0e0_0 .net "q_bar", 0 0, L_0x55a15df21940;  alias, 1 drivers
v0x55a15db2e1a0_0 .net "r", 0 0, L_0x55a15df217d0;  alias, 1 drivers
v0x55a15db2e270_0 .net "s", 0 0, L_0x55a15df21610;  alias, 1 drivers
S_0x55a15db2f1b0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db2be70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df20d70 .functor AND 1, L_0x55a15df20e00, L_0x55a15df218b0, C4<1>, C4<1>;
L_0x55a15df20e00 .functor NOT 1, L_0x55a15df20c70, C4<0>, C4<0>, C4<0>;
L_0x55a15df20ec0 .functor AND 1, L_0x55a15df20c70, L_0x55a15df2e4a0, C4<1>, C4<1>;
L_0x55a15df20f50 .functor OR 1, L_0x55a15df20ec0, L_0x55a15df20d70, C4<0>, C4<0>;
v0x55a15db2f410_0 .net *"_s1", 0 0, L_0x55a15df20e00;  1 drivers
v0x55a15db2f4f0_0 .net "in0", 0 0, L_0x55a15df218b0;  alias, 1 drivers
v0x55a15db2f640_0 .net "in1", 0 0, L_0x55a15df2e4a0;  alias, 1 drivers
v0x55a15db2f6e0_0 .net "out", 0 0, L_0x55a15df20f50;  alias, 1 drivers
v0x55a15db2f780_0 .net "s0", 0 0, L_0x55a15df20c70;  alias, 1 drivers
v0x55a15db2f820_0 .net "w0", 0 0, L_0x55a15df20d70;  1 drivers
v0x55a15db2f8e0_0 .net "w1", 0 0, L_0x55a15df20ec0;  1 drivers
S_0x55a15db2ffa0 .scope module, "obc[20]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df21b90 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db33b50_0 .net "a", 0 0, L_0x55a15df21e70;  1 drivers
v0x55a15db33ca0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db33d60_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db33e00_0 .net "in", 0 0, L_0x55a15df2e730;  1 drivers
v0x55a15db33ea0_0 .net "out", 0 0, L_0x55a15df227d0;  1 drivers
v0x55a15db33f40_0 .net "rw", 0 0, L_0x55a15df21b90;  1 drivers
v0x55a15db33fe0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db30210 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db2ffa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df223f0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db32ea0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db32f60_0 .net "d", 0 0, L_0x55a15df21e70;  alias, 1 drivers
v0x55a15db33070_0 .net "q", 0 0, L_0x55a15df227d0;  alias, 1 drivers
v0x55a15db33110_0 .net "q0", 0 0, L_0x55a15df22190;  1 drivers
v0x55a15db331b0_0 .net "q_bar", 0 0, L_0x55a15df22860;  1 drivers
S_0x55a15db304a0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db30210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df22340 .functor NOT 1, L_0x55a15df21e70, C4<0>, C4<0>, C4<0>;
v0x55a15db31630_0 .net "clk", 0 0, L_0x55a15df223f0;  1 drivers
v0x55a15db316f0_0 .net "d", 0 0, L_0x55a15df21e70;  alias, 1 drivers
v0x55a15db317c0_0 .net "q", 0 0, L_0x55a15df22190;  alias, 1 drivers
v0x55a15db318e0_0 .net "q_bar", 0 0, L_0x55a15df22220;  1 drivers
S_0x55a15db30730 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db304a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df21f80 .functor AND 1, L_0x55a15df223f0, L_0x55a15df21e70, C4<1>, C4<1>;
L_0x55a15df220b0 .functor AND 1, L_0x55a15df223f0, L_0x55a15df22340, C4<1>, C4<1>;
v0x55a15db31040_0 .net "a", 0 0, L_0x55a15df21f80;  1 drivers
v0x55a15db31100_0 .net "b", 0 0, L_0x55a15df220b0;  1 drivers
v0x55a15db311d0_0 .net "en", 0 0, L_0x55a15df223f0;  alias, 1 drivers
v0x55a15db312a0_0 .net "q", 0 0, L_0x55a15df22190;  alias, 1 drivers
v0x55a15db31370_0 .net "q_bar", 0 0, L_0x55a15df22220;  alias, 1 drivers
v0x55a15db31460_0 .net "r", 0 0, L_0x55a15df22340;  1 drivers
v0x55a15db31500_0 .net "s", 0 0, L_0x55a15df21e70;  alias, 1 drivers
S_0x55a15db309d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db30730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df22190 .functor NOR 1, L_0x55a15df220b0, L_0x55a15df22220, C4<0>, C4<0>;
L_0x55a15df22220 .functor NOR 1, L_0x55a15df21f80, L_0x55a15df22190, C4<0>, C4<0>;
v0x55a15db30c60_0 .net "q", 0 0, L_0x55a15df22190;  alias, 1 drivers
v0x55a15db30d40_0 .net "q_bar", 0 0, L_0x55a15df22220;  alias, 1 drivers
v0x55a15db30e00_0 .net "r", 0 0, L_0x55a15df220b0;  alias, 1 drivers
v0x55a15db30ed0_0 .net "s", 0 0, L_0x55a15df21f80;  alias, 1 drivers
S_0x55a15db319f0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db30210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df22a00 .functor NOT 1, L_0x55a15df22190, C4<0>, C4<0>, C4<0>;
v0x55a15db32ac0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db32b80_0 .net "d", 0 0, L_0x55a15df22190;  alias, 1 drivers
v0x55a15db32cd0_0 .net "q", 0 0, L_0x55a15df227d0;  alias, 1 drivers
v0x55a15db32d70_0 .net "q_bar", 0 0, L_0x55a15df22860;  alias, 1 drivers
S_0x55a15db31c50 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db319f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df22530 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df22190, C4<1>, C4<1>;
L_0x55a15df226f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df22a00, C4<1>, C4<1>;
v0x55a15db32510_0 .net "a", 0 0, L_0x55a15df22530;  1 drivers
v0x55a15db325d0_0 .net "b", 0 0, L_0x55a15df226f0;  1 drivers
v0x55a15db326a0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db32770_0 .net "q", 0 0, L_0x55a15df227d0;  alias, 1 drivers
v0x55a15db32840_0 .net "q_bar", 0 0, L_0x55a15df22860;  alias, 1 drivers
v0x55a15db32930_0 .net "r", 0 0, L_0x55a15df22a00;  1 drivers
v0x55a15db329d0_0 .net "s", 0 0, L_0x55a15df22190;  alias, 1 drivers
S_0x55a15db31ea0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db31c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df227d0 .functor NOR 1, L_0x55a15df226f0, L_0x55a15df22860, C4<0>, C4<0>;
L_0x55a15df22860 .functor NOR 1, L_0x55a15df22530, L_0x55a15df227d0, C4<0>, C4<0>;
v0x55a15db32130_0 .net "q", 0 0, L_0x55a15df227d0;  alias, 1 drivers
v0x55a15db32210_0 .net "q_bar", 0 0, L_0x55a15df22860;  alias, 1 drivers
v0x55a15db322d0_0 .net "r", 0 0, L_0x55a15df226f0;  alias, 1 drivers
v0x55a15db323a0_0 .net "s", 0 0, L_0x55a15df22530;  alias, 1 drivers
S_0x55a15db332e0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db2ffa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df21c90 .functor AND 1, L_0x55a15df21d20, L_0x55a15df227d0, C4<1>, C4<1>;
L_0x55a15df21d20 .functor NOT 1, L_0x55a15df21b90, C4<0>, C4<0>, C4<0>;
L_0x55a15df21de0 .functor AND 1, L_0x55a15df21b90, L_0x55a15df2e730, C4<1>, C4<1>;
L_0x55a15df21e70 .functor OR 1, L_0x55a15df21de0, L_0x55a15df21c90, C4<0>, C4<0>;
v0x55a15db33540_0 .net *"_s1", 0 0, L_0x55a15df21d20;  1 drivers
v0x55a15db33620_0 .net "in0", 0 0, L_0x55a15df227d0;  alias, 1 drivers
v0x55a15db33770_0 .net "in1", 0 0, L_0x55a15df2e730;  alias, 1 drivers
v0x55a15db33810_0 .net "out", 0 0, L_0x55a15df21e70;  alias, 1 drivers
v0x55a15db338b0_0 .net "s0", 0 0, L_0x55a15df21b90;  alias, 1 drivers
v0x55a15db33950_0 .net "w0", 0 0, L_0x55a15df21c90;  1 drivers
v0x55a15db33a10_0 .net "w1", 0 0, L_0x55a15df21de0;  1 drivers
S_0x55a15db340d0 .scope module, "obc[21]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df22ab0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db37c80_0 .net "a", 0 0, L_0x55a15df22d90;  1 drivers
v0x55a15db37dd0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db37e90_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db37f30_0 .net "in", 0 0, L_0x55a15df2e680;  1 drivers
v0x55a15db37fd0_0 .net "out", 0 0, L_0x55a15df236f0;  1 drivers
v0x55a15db38070_0 .net "rw", 0 0, L_0x55a15df22ab0;  1 drivers
v0x55a15db38110_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db34340 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db340d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df23310 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db36fd0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db37090_0 .net "d", 0 0, L_0x55a15df22d90;  alias, 1 drivers
v0x55a15db371a0_0 .net "q", 0 0, L_0x55a15df236f0;  alias, 1 drivers
v0x55a15db37240_0 .net "q0", 0 0, L_0x55a15df230b0;  1 drivers
v0x55a15db372e0_0 .net "q_bar", 0 0, L_0x55a15df23780;  1 drivers
S_0x55a15db345d0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db34340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df23260 .functor NOT 1, L_0x55a15df22d90, C4<0>, C4<0>, C4<0>;
v0x55a15db35760_0 .net "clk", 0 0, L_0x55a15df23310;  1 drivers
v0x55a15db35820_0 .net "d", 0 0, L_0x55a15df22d90;  alias, 1 drivers
v0x55a15db358f0_0 .net "q", 0 0, L_0x55a15df230b0;  alias, 1 drivers
v0x55a15db35a10_0 .net "q_bar", 0 0, L_0x55a15df23140;  1 drivers
S_0x55a15db34860 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db345d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df22ea0 .functor AND 1, L_0x55a15df23310, L_0x55a15df22d90, C4<1>, C4<1>;
L_0x55a15df22fd0 .functor AND 1, L_0x55a15df23310, L_0x55a15df23260, C4<1>, C4<1>;
v0x55a15db35170_0 .net "a", 0 0, L_0x55a15df22ea0;  1 drivers
v0x55a15db35230_0 .net "b", 0 0, L_0x55a15df22fd0;  1 drivers
v0x55a15db35300_0 .net "en", 0 0, L_0x55a15df23310;  alias, 1 drivers
v0x55a15db353d0_0 .net "q", 0 0, L_0x55a15df230b0;  alias, 1 drivers
v0x55a15db354a0_0 .net "q_bar", 0 0, L_0x55a15df23140;  alias, 1 drivers
v0x55a15db35590_0 .net "r", 0 0, L_0x55a15df23260;  1 drivers
v0x55a15db35630_0 .net "s", 0 0, L_0x55a15df22d90;  alias, 1 drivers
S_0x55a15db34b00 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db34860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df230b0 .functor NOR 1, L_0x55a15df22fd0, L_0x55a15df23140, C4<0>, C4<0>;
L_0x55a15df23140 .functor NOR 1, L_0x55a15df22ea0, L_0x55a15df230b0, C4<0>, C4<0>;
v0x55a15db34d90_0 .net "q", 0 0, L_0x55a15df230b0;  alias, 1 drivers
v0x55a15db34e70_0 .net "q_bar", 0 0, L_0x55a15df23140;  alias, 1 drivers
v0x55a15db34f30_0 .net "r", 0 0, L_0x55a15df22fd0;  alias, 1 drivers
v0x55a15db35000_0 .net "s", 0 0, L_0x55a15df22ea0;  alias, 1 drivers
S_0x55a15db35b20 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db34340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df23920 .functor NOT 1, L_0x55a15df230b0, C4<0>, C4<0>, C4<0>;
v0x55a15db36bf0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db36cb0_0 .net "d", 0 0, L_0x55a15df230b0;  alias, 1 drivers
v0x55a15db36e00_0 .net "q", 0 0, L_0x55a15df236f0;  alias, 1 drivers
v0x55a15db36ea0_0 .net "q_bar", 0 0, L_0x55a15df23780;  alias, 1 drivers
S_0x55a15db35d80 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db35b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df23450 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df230b0, C4<1>, C4<1>;
L_0x55a15df23610 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df23920, C4<1>, C4<1>;
v0x55a15db36640_0 .net "a", 0 0, L_0x55a15df23450;  1 drivers
v0x55a15db36700_0 .net "b", 0 0, L_0x55a15df23610;  1 drivers
v0x55a15db367d0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db368a0_0 .net "q", 0 0, L_0x55a15df236f0;  alias, 1 drivers
v0x55a15db36970_0 .net "q_bar", 0 0, L_0x55a15df23780;  alias, 1 drivers
v0x55a15db36a60_0 .net "r", 0 0, L_0x55a15df23920;  1 drivers
v0x55a15db36b00_0 .net "s", 0 0, L_0x55a15df230b0;  alias, 1 drivers
S_0x55a15db35fd0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db35d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df236f0 .functor NOR 1, L_0x55a15df23610, L_0x55a15df23780, C4<0>, C4<0>;
L_0x55a15df23780 .functor NOR 1, L_0x55a15df23450, L_0x55a15df236f0, C4<0>, C4<0>;
v0x55a15db36260_0 .net "q", 0 0, L_0x55a15df236f0;  alias, 1 drivers
v0x55a15db36340_0 .net "q_bar", 0 0, L_0x55a15df23780;  alias, 1 drivers
v0x55a15db36400_0 .net "r", 0 0, L_0x55a15df23610;  alias, 1 drivers
v0x55a15db364d0_0 .net "s", 0 0, L_0x55a15df23450;  alias, 1 drivers
S_0x55a15db37410 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db340d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df22bb0 .functor AND 1, L_0x55a15df22c40, L_0x55a15df236f0, C4<1>, C4<1>;
L_0x55a15df22c40 .functor NOT 1, L_0x55a15df22ab0, C4<0>, C4<0>, C4<0>;
L_0x55a15df22d00 .functor AND 1, L_0x55a15df22ab0, L_0x55a15df2e680, C4<1>, C4<1>;
L_0x55a15df22d90 .functor OR 1, L_0x55a15df22d00, L_0x55a15df22bb0, C4<0>, C4<0>;
v0x55a15db37670_0 .net *"_s1", 0 0, L_0x55a15df22c40;  1 drivers
v0x55a15db37750_0 .net "in0", 0 0, L_0x55a15df236f0;  alias, 1 drivers
v0x55a15db378a0_0 .net "in1", 0 0, L_0x55a15df2e680;  alias, 1 drivers
v0x55a15db37940_0 .net "out", 0 0, L_0x55a15df22d90;  alias, 1 drivers
v0x55a15db379e0_0 .net "s0", 0 0, L_0x55a15df22ab0;  alias, 1 drivers
v0x55a15db37a80_0 .net "w0", 0 0, L_0x55a15df22bb0;  1 drivers
v0x55a15db37b40_0 .net "w1", 0 0, L_0x55a15df22d00;  1 drivers
S_0x55a15db38200 .scope module, "obc[22]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df239d0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db3bdb0_0 .net "a", 0 0, L_0x55a15df23cb0;  1 drivers
v0x55a15db3bf00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db3bfc0_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db3c060_0 .net "in", 0 0, L_0x55a15df2e890;  1 drivers
v0x55a15db3c100_0 .net "out", 0 0, L_0x55a15df24610;  1 drivers
v0x55a15db3c1a0_0 .net "rw", 0 0, L_0x55a15df239d0;  1 drivers
v0x55a15db3c240_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db38470 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db38200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df24230 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db3b100_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db3b1c0_0 .net "d", 0 0, L_0x55a15df23cb0;  alias, 1 drivers
v0x55a15db3b2d0_0 .net "q", 0 0, L_0x55a15df24610;  alias, 1 drivers
v0x55a15db3b370_0 .net "q0", 0 0, L_0x55a15df23fd0;  1 drivers
v0x55a15db3b410_0 .net "q_bar", 0 0, L_0x55a15df246a0;  1 drivers
S_0x55a15db38700 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db38470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df24180 .functor NOT 1, L_0x55a15df23cb0, C4<0>, C4<0>, C4<0>;
v0x55a15db39890_0 .net "clk", 0 0, L_0x55a15df24230;  1 drivers
v0x55a15db39950_0 .net "d", 0 0, L_0x55a15df23cb0;  alias, 1 drivers
v0x55a15db39a20_0 .net "q", 0 0, L_0x55a15df23fd0;  alias, 1 drivers
v0x55a15db39b40_0 .net "q_bar", 0 0, L_0x55a15df24060;  1 drivers
S_0x55a15db38990 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db38700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df23dc0 .functor AND 1, L_0x55a15df24230, L_0x55a15df23cb0, C4<1>, C4<1>;
L_0x55a15df23ef0 .functor AND 1, L_0x55a15df24230, L_0x55a15df24180, C4<1>, C4<1>;
v0x55a15db392a0_0 .net "a", 0 0, L_0x55a15df23dc0;  1 drivers
v0x55a15db39360_0 .net "b", 0 0, L_0x55a15df23ef0;  1 drivers
v0x55a15db39430_0 .net "en", 0 0, L_0x55a15df24230;  alias, 1 drivers
v0x55a15db39500_0 .net "q", 0 0, L_0x55a15df23fd0;  alias, 1 drivers
v0x55a15db395d0_0 .net "q_bar", 0 0, L_0x55a15df24060;  alias, 1 drivers
v0x55a15db396c0_0 .net "r", 0 0, L_0x55a15df24180;  1 drivers
v0x55a15db39760_0 .net "s", 0 0, L_0x55a15df23cb0;  alias, 1 drivers
S_0x55a15db38c30 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db38990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df23fd0 .functor NOR 1, L_0x55a15df23ef0, L_0x55a15df24060, C4<0>, C4<0>;
L_0x55a15df24060 .functor NOR 1, L_0x55a15df23dc0, L_0x55a15df23fd0, C4<0>, C4<0>;
v0x55a15db38ec0_0 .net "q", 0 0, L_0x55a15df23fd0;  alias, 1 drivers
v0x55a15db38fa0_0 .net "q_bar", 0 0, L_0x55a15df24060;  alias, 1 drivers
v0x55a15db39060_0 .net "r", 0 0, L_0x55a15df23ef0;  alias, 1 drivers
v0x55a15db39130_0 .net "s", 0 0, L_0x55a15df23dc0;  alias, 1 drivers
S_0x55a15db39c50 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db38470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df24840 .functor NOT 1, L_0x55a15df23fd0, C4<0>, C4<0>, C4<0>;
v0x55a15db3ad20_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db3ade0_0 .net "d", 0 0, L_0x55a15df23fd0;  alias, 1 drivers
v0x55a15db3af30_0 .net "q", 0 0, L_0x55a15df24610;  alias, 1 drivers
v0x55a15db3afd0_0 .net "q_bar", 0 0, L_0x55a15df246a0;  alias, 1 drivers
S_0x55a15db39eb0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db39c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df24370 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df23fd0, C4<1>, C4<1>;
L_0x55a15df24530 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df24840, C4<1>, C4<1>;
v0x55a15db3a770_0 .net "a", 0 0, L_0x55a15df24370;  1 drivers
v0x55a15db3a830_0 .net "b", 0 0, L_0x55a15df24530;  1 drivers
v0x55a15db3a900_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db3a9d0_0 .net "q", 0 0, L_0x55a15df24610;  alias, 1 drivers
v0x55a15db3aaa0_0 .net "q_bar", 0 0, L_0x55a15df246a0;  alias, 1 drivers
v0x55a15db3ab90_0 .net "r", 0 0, L_0x55a15df24840;  1 drivers
v0x55a15db3ac30_0 .net "s", 0 0, L_0x55a15df23fd0;  alias, 1 drivers
S_0x55a15db3a100 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db39eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df24610 .functor NOR 1, L_0x55a15df24530, L_0x55a15df246a0, C4<0>, C4<0>;
L_0x55a15df246a0 .functor NOR 1, L_0x55a15df24370, L_0x55a15df24610, C4<0>, C4<0>;
v0x55a15db3a390_0 .net "q", 0 0, L_0x55a15df24610;  alias, 1 drivers
v0x55a15db3a470_0 .net "q_bar", 0 0, L_0x55a15df246a0;  alias, 1 drivers
v0x55a15db3a530_0 .net "r", 0 0, L_0x55a15df24530;  alias, 1 drivers
v0x55a15db3a600_0 .net "s", 0 0, L_0x55a15df24370;  alias, 1 drivers
S_0x55a15db3b540 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db38200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df23ad0 .functor AND 1, L_0x55a15df23b60, L_0x55a15df24610, C4<1>, C4<1>;
L_0x55a15df23b60 .functor NOT 1, L_0x55a15df239d0, C4<0>, C4<0>, C4<0>;
L_0x55a15df23c20 .functor AND 1, L_0x55a15df239d0, L_0x55a15df2e890, C4<1>, C4<1>;
L_0x55a15df23cb0 .functor OR 1, L_0x55a15df23c20, L_0x55a15df23ad0, C4<0>, C4<0>;
v0x55a15db3b7a0_0 .net *"_s1", 0 0, L_0x55a15df23b60;  1 drivers
v0x55a15db3b880_0 .net "in0", 0 0, L_0x55a15df24610;  alias, 1 drivers
v0x55a15db3b9d0_0 .net "in1", 0 0, L_0x55a15df2e890;  alias, 1 drivers
v0x55a15db3ba70_0 .net "out", 0 0, L_0x55a15df23cb0;  alias, 1 drivers
v0x55a15db3bb10_0 .net "s0", 0 0, L_0x55a15df239d0;  alias, 1 drivers
v0x55a15db3bbb0_0 .net "w0", 0 0, L_0x55a15df23ad0;  1 drivers
v0x55a15db3bc70_0 .net "w1", 0 0, L_0x55a15df23c20;  1 drivers
S_0x55a15db3c330 .scope module, "obc[23]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df248f0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db3fee0_0 .net "a", 0 0, L_0x55a15df24bd0;  1 drivers
v0x55a15db40030_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db400f0_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db40190_0 .net "in", 0 0, L_0x55a15df2e7d0;  1 drivers
v0x55a15db40230_0 .net "out", 0 0, L_0x55a15df25530;  1 drivers
v0x55a15db402d0_0 .net "rw", 0 0, L_0x55a15df248f0;  1 drivers
v0x55a15db40370_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db3c5a0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db3c330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df25150 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db3f230_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db3f2f0_0 .net "d", 0 0, L_0x55a15df24bd0;  alias, 1 drivers
v0x55a15db3f400_0 .net "q", 0 0, L_0x55a15df25530;  alias, 1 drivers
v0x55a15db3f4a0_0 .net "q0", 0 0, L_0x55a15df24ef0;  1 drivers
v0x55a15db3f540_0 .net "q_bar", 0 0, L_0x55a15df255c0;  1 drivers
S_0x55a15db3c830 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db3c5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df250a0 .functor NOT 1, L_0x55a15df24bd0, C4<0>, C4<0>, C4<0>;
v0x55a15db3d9c0_0 .net "clk", 0 0, L_0x55a15df25150;  1 drivers
v0x55a15db3da80_0 .net "d", 0 0, L_0x55a15df24bd0;  alias, 1 drivers
v0x55a15db3db50_0 .net "q", 0 0, L_0x55a15df24ef0;  alias, 1 drivers
v0x55a15db3dc70_0 .net "q_bar", 0 0, L_0x55a15df24f80;  1 drivers
S_0x55a15db3cac0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db3c830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df24ce0 .functor AND 1, L_0x55a15df25150, L_0x55a15df24bd0, C4<1>, C4<1>;
L_0x55a15df24e10 .functor AND 1, L_0x55a15df25150, L_0x55a15df250a0, C4<1>, C4<1>;
v0x55a15db3d3d0_0 .net "a", 0 0, L_0x55a15df24ce0;  1 drivers
v0x55a15db3d490_0 .net "b", 0 0, L_0x55a15df24e10;  1 drivers
v0x55a15db3d560_0 .net "en", 0 0, L_0x55a15df25150;  alias, 1 drivers
v0x55a15db3d630_0 .net "q", 0 0, L_0x55a15df24ef0;  alias, 1 drivers
v0x55a15db3d700_0 .net "q_bar", 0 0, L_0x55a15df24f80;  alias, 1 drivers
v0x55a15db3d7f0_0 .net "r", 0 0, L_0x55a15df250a0;  1 drivers
v0x55a15db3d890_0 .net "s", 0 0, L_0x55a15df24bd0;  alias, 1 drivers
S_0x55a15db3cd60 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db3cac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df24ef0 .functor NOR 1, L_0x55a15df24e10, L_0x55a15df24f80, C4<0>, C4<0>;
L_0x55a15df24f80 .functor NOR 1, L_0x55a15df24ce0, L_0x55a15df24ef0, C4<0>, C4<0>;
v0x55a15db3cff0_0 .net "q", 0 0, L_0x55a15df24ef0;  alias, 1 drivers
v0x55a15db3d0d0_0 .net "q_bar", 0 0, L_0x55a15df24f80;  alias, 1 drivers
v0x55a15db3d190_0 .net "r", 0 0, L_0x55a15df24e10;  alias, 1 drivers
v0x55a15db3d260_0 .net "s", 0 0, L_0x55a15df24ce0;  alias, 1 drivers
S_0x55a15db3dd80 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db3c5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df25760 .functor NOT 1, L_0x55a15df24ef0, C4<0>, C4<0>, C4<0>;
v0x55a15db3ee50_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db3ef10_0 .net "d", 0 0, L_0x55a15df24ef0;  alias, 1 drivers
v0x55a15db3f060_0 .net "q", 0 0, L_0x55a15df25530;  alias, 1 drivers
v0x55a15db3f100_0 .net "q_bar", 0 0, L_0x55a15df255c0;  alias, 1 drivers
S_0x55a15db3dfe0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db3dd80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df25290 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df24ef0, C4<1>, C4<1>;
L_0x55a15df25450 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df25760, C4<1>, C4<1>;
v0x55a15db3e8a0_0 .net "a", 0 0, L_0x55a15df25290;  1 drivers
v0x55a15db3e960_0 .net "b", 0 0, L_0x55a15df25450;  1 drivers
v0x55a15db3ea30_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db3eb00_0 .net "q", 0 0, L_0x55a15df25530;  alias, 1 drivers
v0x55a15db3ebd0_0 .net "q_bar", 0 0, L_0x55a15df255c0;  alias, 1 drivers
v0x55a15db3ecc0_0 .net "r", 0 0, L_0x55a15df25760;  1 drivers
v0x55a15db3ed60_0 .net "s", 0 0, L_0x55a15df24ef0;  alias, 1 drivers
S_0x55a15db3e230 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db3dfe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df25530 .functor NOR 1, L_0x55a15df25450, L_0x55a15df255c0, C4<0>, C4<0>;
L_0x55a15df255c0 .functor NOR 1, L_0x55a15df25290, L_0x55a15df25530, C4<0>, C4<0>;
v0x55a15db3e4c0_0 .net "q", 0 0, L_0x55a15df25530;  alias, 1 drivers
v0x55a15db3e5a0_0 .net "q_bar", 0 0, L_0x55a15df255c0;  alias, 1 drivers
v0x55a15db3e660_0 .net "r", 0 0, L_0x55a15df25450;  alias, 1 drivers
v0x55a15db3e730_0 .net "s", 0 0, L_0x55a15df25290;  alias, 1 drivers
S_0x55a15db3f670 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db3c330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df249f0 .functor AND 1, L_0x55a15df24a80, L_0x55a15df25530, C4<1>, C4<1>;
L_0x55a15df24a80 .functor NOT 1, L_0x55a15df248f0, C4<0>, C4<0>, C4<0>;
L_0x55a15df24b40 .functor AND 1, L_0x55a15df248f0, L_0x55a15df2e7d0, C4<1>, C4<1>;
L_0x55a15df24bd0 .functor OR 1, L_0x55a15df24b40, L_0x55a15df249f0, C4<0>, C4<0>;
v0x55a15db3f8d0_0 .net *"_s1", 0 0, L_0x55a15df24a80;  1 drivers
v0x55a15db3f9b0_0 .net "in0", 0 0, L_0x55a15df25530;  alias, 1 drivers
v0x55a15db3fb00_0 .net "in1", 0 0, L_0x55a15df2e7d0;  alias, 1 drivers
v0x55a15db3fba0_0 .net "out", 0 0, L_0x55a15df24bd0;  alias, 1 drivers
v0x55a15db3fc40_0 .net "s0", 0 0, L_0x55a15df248f0;  alias, 1 drivers
v0x55a15db3fce0_0 .net "w0", 0 0, L_0x55a15df249f0;  1 drivers
v0x55a15db3fda0_0 .net "w1", 0 0, L_0x55a15df24b40;  1 drivers
S_0x55a15db40460 .scope module, "obc[24]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df25810 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db44010_0 .net "a", 0 0, L_0x55a15df25af0;  1 drivers
v0x55a15db44160_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db44220_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db442c0_0 .net "in", 0 0, L_0x55a15df2ea00;  1 drivers
v0x55a15db44360_0 .net "out", 0 0, L_0x55a15df26450;  1 drivers
v0x55a15db44400_0 .net "rw", 0 0, L_0x55a15df25810;  1 drivers
v0x55a15db444a0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db406d0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db40460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df26070 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db43360_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db43420_0 .net "d", 0 0, L_0x55a15df25af0;  alias, 1 drivers
v0x55a15db43530_0 .net "q", 0 0, L_0x55a15df26450;  alias, 1 drivers
v0x55a15db435d0_0 .net "q0", 0 0, L_0x55a15df25e10;  1 drivers
v0x55a15db43670_0 .net "q_bar", 0 0, L_0x55a15df264e0;  1 drivers
S_0x55a15db40960 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db406d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df25fc0 .functor NOT 1, L_0x55a15df25af0, C4<0>, C4<0>, C4<0>;
v0x55a15db41af0_0 .net "clk", 0 0, L_0x55a15df26070;  1 drivers
v0x55a15db41bb0_0 .net "d", 0 0, L_0x55a15df25af0;  alias, 1 drivers
v0x55a15db41c80_0 .net "q", 0 0, L_0x55a15df25e10;  alias, 1 drivers
v0x55a15db41da0_0 .net "q_bar", 0 0, L_0x55a15df25ea0;  1 drivers
S_0x55a15db40bf0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db40960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df25c00 .functor AND 1, L_0x55a15df26070, L_0x55a15df25af0, C4<1>, C4<1>;
L_0x55a15df25d30 .functor AND 1, L_0x55a15df26070, L_0x55a15df25fc0, C4<1>, C4<1>;
v0x55a15db41500_0 .net "a", 0 0, L_0x55a15df25c00;  1 drivers
v0x55a15db415c0_0 .net "b", 0 0, L_0x55a15df25d30;  1 drivers
v0x55a15db41690_0 .net "en", 0 0, L_0x55a15df26070;  alias, 1 drivers
v0x55a15db41760_0 .net "q", 0 0, L_0x55a15df25e10;  alias, 1 drivers
v0x55a15db41830_0 .net "q_bar", 0 0, L_0x55a15df25ea0;  alias, 1 drivers
v0x55a15db41920_0 .net "r", 0 0, L_0x55a15df25fc0;  1 drivers
v0x55a15db419c0_0 .net "s", 0 0, L_0x55a15df25af0;  alias, 1 drivers
S_0x55a15db40e90 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db40bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df25e10 .functor NOR 1, L_0x55a15df25d30, L_0x55a15df25ea0, C4<0>, C4<0>;
L_0x55a15df25ea0 .functor NOR 1, L_0x55a15df25c00, L_0x55a15df25e10, C4<0>, C4<0>;
v0x55a15db41120_0 .net "q", 0 0, L_0x55a15df25e10;  alias, 1 drivers
v0x55a15db41200_0 .net "q_bar", 0 0, L_0x55a15df25ea0;  alias, 1 drivers
v0x55a15db412c0_0 .net "r", 0 0, L_0x55a15df25d30;  alias, 1 drivers
v0x55a15db41390_0 .net "s", 0 0, L_0x55a15df25c00;  alias, 1 drivers
S_0x55a15db41eb0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db406d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df26680 .functor NOT 1, L_0x55a15df25e10, C4<0>, C4<0>, C4<0>;
v0x55a15db42f80_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db43040_0 .net "d", 0 0, L_0x55a15df25e10;  alias, 1 drivers
v0x55a15db43190_0 .net "q", 0 0, L_0x55a15df26450;  alias, 1 drivers
v0x55a15db43230_0 .net "q_bar", 0 0, L_0x55a15df264e0;  alias, 1 drivers
S_0x55a15db42110 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db41eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df261b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df25e10, C4<1>, C4<1>;
L_0x55a15df26370 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df26680, C4<1>, C4<1>;
v0x55a15db429d0_0 .net "a", 0 0, L_0x55a15df261b0;  1 drivers
v0x55a15db42a90_0 .net "b", 0 0, L_0x55a15df26370;  1 drivers
v0x55a15db42b60_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db42c30_0 .net "q", 0 0, L_0x55a15df26450;  alias, 1 drivers
v0x55a15db42d00_0 .net "q_bar", 0 0, L_0x55a15df264e0;  alias, 1 drivers
v0x55a15db42df0_0 .net "r", 0 0, L_0x55a15df26680;  1 drivers
v0x55a15db42e90_0 .net "s", 0 0, L_0x55a15df25e10;  alias, 1 drivers
S_0x55a15db42360 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db42110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df26450 .functor NOR 1, L_0x55a15df26370, L_0x55a15df264e0, C4<0>, C4<0>;
L_0x55a15df264e0 .functor NOR 1, L_0x55a15df261b0, L_0x55a15df26450, C4<0>, C4<0>;
v0x55a15db425f0_0 .net "q", 0 0, L_0x55a15df26450;  alias, 1 drivers
v0x55a15db426d0_0 .net "q_bar", 0 0, L_0x55a15df264e0;  alias, 1 drivers
v0x55a15db42790_0 .net "r", 0 0, L_0x55a15df26370;  alias, 1 drivers
v0x55a15db42860_0 .net "s", 0 0, L_0x55a15df261b0;  alias, 1 drivers
S_0x55a15db437a0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db40460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df25910 .functor AND 1, L_0x55a15df259a0, L_0x55a15df26450, C4<1>, C4<1>;
L_0x55a15df259a0 .functor NOT 1, L_0x55a15df25810, C4<0>, C4<0>, C4<0>;
L_0x55a15df25a60 .functor AND 1, L_0x55a15df25810, L_0x55a15df2ea00, C4<1>, C4<1>;
L_0x55a15df25af0 .functor OR 1, L_0x55a15df25a60, L_0x55a15df25910, C4<0>, C4<0>;
v0x55a15db43a00_0 .net *"_s1", 0 0, L_0x55a15df259a0;  1 drivers
v0x55a15db43ae0_0 .net "in0", 0 0, L_0x55a15df26450;  alias, 1 drivers
v0x55a15db43c30_0 .net "in1", 0 0, L_0x55a15df2ea00;  alias, 1 drivers
v0x55a15db43cd0_0 .net "out", 0 0, L_0x55a15df25af0;  alias, 1 drivers
v0x55a15db43d70_0 .net "s0", 0 0, L_0x55a15df25810;  alias, 1 drivers
v0x55a15db43e10_0 .net "w0", 0 0, L_0x55a15df25910;  1 drivers
v0x55a15db43ed0_0 .net "w1", 0 0, L_0x55a15df25a60;  1 drivers
S_0x55a15db44590 .scope module, "obc[25]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df26730 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db48140_0 .net "a", 0 0, L_0x55a15df26a10;  1 drivers
v0x55a15db48290_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db48350_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db483f0_0 .net "in", 0 0, L_0x55a15df2e930;  1 drivers
v0x55a15db48490_0 .net "out", 0 0, L_0x55a15df27370;  1 drivers
v0x55a15db48530_0 .net "rw", 0 0, L_0x55a15df26730;  1 drivers
v0x55a15db485d0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db44800 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db44590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df26f90 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db47490_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db47550_0 .net "d", 0 0, L_0x55a15df26a10;  alias, 1 drivers
v0x55a15db47660_0 .net "q", 0 0, L_0x55a15df27370;  alias, 1 drivers
v0x55a15db47700_0 .net "q0", 0 0, L_0x55a15df26d30;  1 drivers
v0x55a15db477a0_0 .net "q_bar", 0 0, L_0x55a15df27400;  1 drivers
S_0x55a15db44a90 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db44800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df26ee0 .functor NOT 1, L_0x55a15df26a10, C4<0>, C4<0>, C4<0>;
v0x55a15db45c20_0 .net "clk", 0 0, L_0x55a15df26f90;  1 drivers
v0x55a15db45ce0_0 .net "d", 0 0, L_0x55a15df26a10;  alias, 1 drivers
v0x55a15db45db0_0 .net "q", 0 0, L_0x55a15df26d30;  alias, 1 drivers
v0x55a15db45ed0_0 .net "q_bar", 0 0, L_0x55a15df26dc0;  1 drivers
S_0x55a15db44d20 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db44a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df26b20 .functor AND 1, L_0x55a15df26f90, L_0x55a15df26a10, C4<1>, C4<1>;
L_0x55a15df26c50 .functor AND 1, L_0x55a15df26f90, L_0x55a15df26ee0, C4<1>, C4<1>;
v0x55a15db45630_0 .net "a", 0 0, L_0x55a15df26b20;  1 drivers
v0x55a15db456f0_0 .net "b", 0 0, L_0x55a15df26c50;  1 drivers
v0x55a15db457c0_0 .net "en", 0 0, L_0x55a15df26f90;  alias, 1 drivers
v0x55a15db45890_0 .net "q", 0 0, L_0x55a15df26d30;  alias, 1 drivers
v0x55a15db45960_0 .net "q_bar", 0 0, L_0x55a15df26dc0;  alias, 1 drivers
v0x55a15db45a50_0 .net "r", 0 0, L_0x55a15df26ee0;  1 drivers
v0x55a15db45af0_0 .net "s", 0 0, L_0x55a15df26a10;  alias, 1 drivers
S_0x55a15db44fc0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db44d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df26d30 .functor NOR 1, L_0x55a15df26c50, L_0x55a15df26dc0, C4<0>, C4<0>;
L_0x55a15df26dc0 .functor NOR 1, L_0x55a15df26b20, L_0x55a15df26d30, C4<0>, C4<0>;
v0x55a15db45250_0 .net "q", 0 0, L_0x55a15df26d30;  alias, 1 drivers
v0x55a15db45330_0 .net "q_bar", 0 0, L_0x55a15df26dc0;  alias, 1 drivers
v0x55a15db453f0_0 .net "r", 0 0, L_0x55a15df26c50;  alias, 1 drivers
v0x55a15db454c0_0 .net "s", 0 0, L_0x55a15df26b20;  alias, 1 drivers
S_0x55a15db45fe0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db44800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df275a0 .functor NOT 1, L_0x55a15df26d30, C4<0>, C4<0>, C4<0>;
v0x55a15db470b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db47170_0 .net "d", 0 0, L_0x55a15df26d30;  alias, 1 drivers
v0x55a15db472c0_0 .net "q", 0 0, L_0x55a15df27370;  alias, 1 drivers
v0x55a15db47360_0 .net "q_bar", 0 0, L_0x55a15df27400;  alias, 1 drivers
S_0x55a15db46240 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db45fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df270d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df26d30, C4<1>, C4<1>;
L_0x55a15df27290 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df275a0, C4<1>, C4<1>;
v0x55a15db46b00_0 .net "a", 0 0, L_0x55a15df270d0;  1 drivers
v0x55a15db46bc0_0 .net "b", 0 0, L_0x55a15df27290;  1 drivers
v0x55a15db46c90_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db46d60_0 .net "q", 0 0, L_0x55a15df27370;  alias, 1 drivers
v0x55a15db46e30_0 .net "q_bar", 0 0, L_0x55a15df27400;  alias, 1 drivers
v0x55a15db46f20_0 .net "r", 0 0, L_0x55a15df275a0;  1 drivers
v0x55a15db46fc0_0 .net "s", 0 0, L_0x55a15df26d30;  alias, 1 drivers
S_0x55a15db46490 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db46240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df27370 .functor NOR 1, L_0x55a15df27290, L_0x55a15df27400, C4<0>, C4<0>;
L_0x55a15df27400 .functor NOR 1, L_0x55a15df270d0, L_0x55a15df27370, C4<0>, C4<0>;
v0x55a15db46720_0 .net "q", 0 0, L_0x55a15df27370;  alias, 1 drivers
v0x55a15db46800_0 .net "q_bar", 0 0, L_0x55a15df27400;  alias, 1 drivers
v0x55a15db468c0_0 .net "r", 0 0, L_0x55a15df27290;  alias, 1 drivers
v0x55a15db46990_0 .net "s", 0 0, L_0x55a15df270d0;  alias, 1 drivers
S_0x55a15db478d0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db44590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df26830 .functor AND 1, L_0x55a15df268c0, L_0x55a15df27370, C4<1>, C4<1>;
L_0x55a15df268c0 .functor NOT 1, L_0x55a15df26730, C4<0>, C4<0>, C4<0>;
L_0x55a15df26980 .functor AND 1, L_0x55a15df26730, L_0x55a15df2e930, C4<1>, C4<1>;
L_0x55a15df26a10 .functor OR 1, L_0x55a15df26980, L_0x55a15df26830, C4<0>, C4<0>;
v0x55a15db47b30_0 .net *"_s1", 0 0, L_0x55a15df268c0;  1 drivers
v0x55a15db47c10_0 .net "in0", 0 0, L_0x55a15df27370;  alias, 1 drivers
v0x55a15db47d60_0 .net "in1", 0 0, L_0x55a15df2e930;  alias, 1 drivers
v0x55a15db47e00_0 .net "out", 0 0, L_0x55a15df26a10;  alias, 1 drivers
v0x55a15db47ea0_0 .net "s0", 0 0, L_0x55a15df26730;  alias, 1 drivers
v0x55a15db47f40_0 .net "w0", 0 0, L_0x55a15df26830;  1 drivers
v0x55a15db48000_0 .net "w1", 0 0, L_0x55a15df26980;  1 drivers
S_0x55a15db486c0 .scope module, "obc[26]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df27650 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db4c270_0 .net "a", 0 0, L_0x55a15df27930;  1 drivers
v0x55a15db4c3c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db4c480_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db4c520_0 .net "in", 0 0, L_0x55a15df2eb80;  1 drivers
v0x55a15db4c5c0_0 .net "out", 0 0, L_0x55a15df28290;  1 drivers
v0x55a15db4c660_0 .net "rw", 0 0, L_0x55a15df27650;  1 drivers
v0x55a15db4c700_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db48930 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db486c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df27eb0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db4b5c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db4b680_0 .net "d", 0 0, L_0x55a15df27930;  alias, 1 drivers
v0x55a15db4b790_0 .net "q", 0 0, L_0x55a15df28290;  alias, 1 drivers
v0x55a15db4b830_0 .net "q0", 0 0, L_0x55a15df27c50;  1 drivers
v0x55a15db4b8d0_0 .net "q_bar", 0 0, L_0x55a15df28320;  1 drivers
S_0x55a15db48bc0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db48930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df27e00 .functor NOT 1, L_0x55a15df27930, C4<0>, C4<0>, C4<0>;
v0x55a15db49d50_0 .net "clk", 0 0, L_0x55a15df27eb0;  1 drivers
v0x55a15db49e10_0 .net "d", 0 0, L_0x55a15df27930;  alias, 1 drivers
v0x55a15db49ee0_0 .net "q", 0 0, L_0x55a15df27c50;  alias, 1 drivers
v0x55a15db4a000_0 .net "q_bar", 0 0, L_0x55a15df27ce0;  1 drivers
S_0x55a15db48e50 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db48bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df27a40 .functor AND 1, L_0x55a15df27eb0, L_0x55a15df27930, C4<1>, C4<1>;
L_0x55a15df27b70 .functor AND 1, L_0x55a15df27eb0, L_0x55a15df27e00, C4<1>, C4<1>;
v0x55a15db49760_0 .net "a", 0 0, L_0x55a15df27a40;  1 drivers
v0x55a15db49820_0 .net "b", 0 0, L_0x55a15df27b70;  1 drivers
v0x55a15db498f0_0 .net "en", 0 0, L_0x55a15df27eb0;  alias, 1 drivers
v0x55a15db499c0_0 .net "q", 0 0, L_0x55a15df27c50;  alias, 1 drivers
v0x55a15db49a90_0 .net "q_bar", 0 0, L_0x55a15df27ce0;  alias, 1 drivers
v0x55a15db49b80_0 .net "r", 0 0, L_0x55a15df27e00;  1 drivers
v0x55a15db49c20_0 .net "s", 0 0, L_0x55a15df27930;  alias, 1 drivers
S_0x55a15db490f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db48e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df27c50 .functor NOR 1, L_0x55a15df27b70, L_0x55a15df27ce0, C4<0>, C4<0>;
L_0x55a15df27ce0 .functor NOR 1, L_0x55a15df27a40, L_0x55a15df27c50, C4<0>, C4<0>;
v0x55a15db49380_0 .net "q", 0 0, L_0x55a15df27c50;  alias, 1 drivers
v0x55a15db49460_0 .net "q_bar", 0 0, L_0x55a15df27ce0;  alias, 1 drivers
v0x55a15db49520_0 .net "r", 0 0, L_0x55a15df27b70;  alias, 1 drivers
v0x55a15db495f0_0 .net "s", 0 0, L_0x55a15df27a40;  alias, 1 drivers
S_0x55a15db4a110 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db48930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df284c0 .functor NOT 1, L_0x55a15df27c50, C4<0>, C4<0>, C4<0>;
v0x55a15db4b1e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db4b2a0_0 .net "d", 0 0, L_0x55a15df27c50;  alias, 1 drivers
v0x55a15db4b3f0_0 .net "q", 0 0, L_0x55a15df28290;  alias, 1 drivers
v0x55a15db4b490_0 .net "q_bar", 0 0, L_0x55a15df28320;  alias, 1 drivers
S_0x55a15db4a370 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db4a110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df27ff0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df27c50, C4<1>, C4<1>;
L_0x55a15df281b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df284c0, C4<1>, C4<1>;
v0x55a15db4ac30_0 .net "a", 0 0, L_0x55a15df27ff0;  1 drivers
v0x55a15db4acf0_0 .net "b", 0 0, L_0x55a15df281b0;  1 drivers
v0x55a15db4adc0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db4ae90_0 .net "q", 0 0, L_0x55a15df28290;  alias, 1 drivers
v0x55a15db4af60_0 .net "q_bar", 0 0, L_0x55a15df28320;  alias, 1 drivers
v0x55a15db4b050_0 .net "r", 0 0, L_0x55a15df284c0;  1 drivers
v0x55a15db4b0f0_0 .net "s", 0 0, L_0x55a15df27c50;  alias, 1 drivers
S_0x55a15db4a5c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db4a370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df28290 .functor NOR 1, L_0x55a15df281b0, L_0x55a15df28320, C4<0>, C4<0>;
L_0x55a15df28320 .functor NOR 1, L_0x55a15df27ff0, L_0x55a15df28290, C4<0>, C4<0>;
v0x55a15db4a850_0 .net "q", 0 0, L_0x55a15df28290;  alias, 1 drivers
v0x55a15db4a930_0 .net "q_bar", 0 0, L_0x55a15df28320;  alias, 1 drivers
v0x55a15db4a9f0_0 .net "r", 0 0, L_0x55a15df281b0;  alias, 1 drivers
v0x55a15db4aac0_0 .net "s", 0 0, L_0x55a15df27ff0;  alias, 1 drivers
S_0x55a15db4ba00 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db486c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df27750 .functor AND 1, L_0x55a15df277e0, L_0x55a15df28290, C4<1>, C4<1>;
L_0x55a15df277e0 .functor NOT 1, L_0x55a15df27650, C4<0>, C4<0>, C4<0>;
L_0x55a15df278a0 .functor AND 1, L_0x55a15df27650, L_0x55a15df2eb80, C4<1>, C4<1>;
L_0x55a15df27930 .functor OR 1, L_0x55a15df278a0, L_0x55a15df27750, C4<0>, C4<0>;
v0x55a15db4bc60_0 .net *"_s1", 0 0, L_0x55a15df277e0;  1 drivers
v0x55a15db4bd40_0 .net "in0", 0 0, L_0x55a15df28290;  alias, 1 drivers
v0x55a15db4be90_0 .net "in1", 0 0, L_0x55a15df2eb80;  alias, 1 drivers
v0x55a15db4bf30_0 .net "out", 0 0, L_0x55a15df27930;  alias, 1 drivers
v0x55a15db4bfd0_0 .net "s0", 0 0, L_0x55a15df27650;  alias, 1 drivers
v0x55a15db4c070_0 .net "w0", 0 0, L_0x55a15df27750;  1 drivers
v0x55a15db4c130_0 .net "w1", 0 0, L_0x55a15df278a0;  1 drivers
S_0x55a15db4c7f0 .scope module, "obc[27]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df28570 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db503a0_0 .net "a", 0 0, L_0x55a15df28850;  1 drivers
v0x55a15db504f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db505b0_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db50650_0 .net "in", 0 0, L_0x55a15df2eaa0;  1 drivers
v0x55a15db506f0_0 .net "out", 0 0, L_0x55a15df291b0;  1 drivers
v0x55a15db50790_0 .net "rw", 0 0, L_0x55a15df28570;  1 drivers
v0x55a15db50830_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db4ca60 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db4c7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df28dd0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db4f6f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db4f7b0_0 .net "d", 0 0, L_0x55a15df28850;  alias, 1 drivers
v0x55a15db4f8c0_0 .net "q", 0 0, L_0x55a15df291b0;  alias, 1 drivers
v0x55a15db4f960_0 .net "q0", 0 0, L_0x55a15df28b70;  1 drivers
v0x55a15db4fa00_0 .net "q_bar", 0 0, L_0x55a15df29240;  1 drivers
S_0x55a15db4ccf0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db4ca60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df28d20 .functor NOT 1, L_0x55a15df28850, C4<0>, C4<0>, C4<0>;
v0x55a15db4de80_0 .net "clk", 0 0, L_0x55a15df28dd0;  1 drivers
v0x55a15db4df40_0 .net "d", 0 0, L_0x55a15df28850;  alias, 1 drivers
v0x55a15db4e010_0 .net "q", 0 0, L_0x55a15df28b70;  alias, 1 drivers
v0x55a15db4e130_0 .net "q_bar", 0 0, L_0x55a15df28c00;  1 drivers
S_0x55a15db4cf80 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db4ccf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df28960 .functor AND 1, L_0x55a15df28dd0, L_0x55a15df28850, C4<1>, C4<1>;
L_0x55a15df28a90 .functor AND 1, L_0x55a15df28dd0, L_0x55a15df28d20, C4<1>, C4<1>;
v0x55a15db4d890_0 .net "a", 0 0, L_0x55a15df28960;  1 drivers
v0x55a15db4d950_0 .net "b", 0 0, L_0x55a15df28a90;  1 drivers
v0x55a15db4da20_0 .net "en", 0 0, L_0x55a15df28dd0;  alias, 1 drivers
v0x55a15db4daf0_0 .net "q", 0 0, L_0x55a15df28b70;  alias, 1 drivers
v0x55a15db4dbc0_0 .net "q_bar", 0 0, L_0x55a15df28c00;  alias, 1 drivers
v0x55a15db4dcb0_0 .net "r", 0 0, L_0x55a15df28d20;  1 drivers
v0x55a15db4dd50_0 .net "s", 0 0, L_0x55a15df28850;  alias, 1 drivers
S_0x55a15db4d220 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db4cf80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df28b70 .functor NOR 1, L_0x55a15df28a90, L_0x55a15df28c00, C4<0>, C4<0>;
L_0x55a15df28c00 .functor NOR 1, L_0x55a15df28960, L_0x55a15df28b70, C4<0>, C4<0>;
v0x55a15db4d4b0_0 .net "q", 0 0, L_0x55a15df28b70;  alias, 1 drivers
v0x55a15db4d590_0 .net "q_bar", 0 0, L_0x55a15df28c00;  alias, 1 drivers
v0x55a15db4d650_0 .net "r", 0 0, L_0x55a15df28a90;  alias, 1 drivers
v0x55a15db4d720_0 .net "s", 0 0, L_0x55a15df28960;  alias, 1 drivers
S_0x55a15db4e240 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db4ca60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df293e0 .functor NOT 1, L_0x55a15df28b70, C4<0>, C4<0>, C4<0>;
v0x55a15db4f310_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db4f3d0_0 .net "d", 0 0, L_0x55a15df28b70;  alias, 1 drivers
v0x55a15db4f520_0 .net "q", 0 0, L_0x55a15df291b0;  alias, 1 drivers
v0x55a15db4f5c0_0 .net "q_bar", 0 0, L_0x55a15df29240;  alias, 1 drivers
S_0x55a15db4e4a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db4e240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df28f10 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df28b70, C4<1>, C4<1>;
L_0x55a15df290d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df293e0, C4<1>, C4<1>;
v0x55a15db4ed60_0 .net "a", 0 0, L_0x55a15df28f10;  1 drivers
v0x55a15db4ee20_0 .net "b", 0 0, L_0x55a15df290d0;  1 drivers
v0x55a15db4eef0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db4efc0_0 .net "q", 0 0, L_0x55a15df291b0;  alias, 1 drivers
v0x55a15db4f090_0 .net "q_bar", 0 0, L_0x55a15df29240;  alias, 1 drivers
v0x55a15db4f180_0 .net "r", 0 0, L_0x55a15df293e0;  1 drivers
v0x55a15db4f220_0 .net "s", 0 0, L_0x55a15df28b70;  alias, 1 drivers
S_0x55a15db4e6f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db4e4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df291b0 .functor NOR 1, L_0x55a15df290d0, L_0x55a15df29240, C4<0>, C4<0>;
L_0x55a15df29240 .functor NOR 1, L_0x55a15df28f10, L_0x55a15df291b0, C4<0>, C4<0>;
v0x55a15db4e980_0 .net "q", 0 0, L_0x55a15df291b0;  alias, 1 drivers
v0x55a15db4ea60_0 .net "q_bar", 0 0, L_0x55a15df29240;  alias, 1 drivers
v0x55a15db4eb20_0 .net "r", 0 0, L_0x55a15df290d0;  alias, 1 drivers
v0x55a15db4ebf0_0 .net "s", 0 0, L_0x55a15df28f10;  alias, 1 drivers
S_0x55a15db4fb30 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db4c7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df28670 .functor AND 1, L_0x55a15df28700, L_0x55a15df291b0, C4<1>, C4<1>;
L_0x55a15df28700 .functor NOT 1, L_0x55a15df28570, C4<0>, C4<0>, C4<0>;
L_0x55a15df287c0 .functor AND 1, L_0x55a15df28570, L_0x55a15df2eaa0, C4<1>, C4<1>;
L_0x55a15df28850 .functor OR 1, L_0x55a15df287c0, L_0x55a15df28670, C4<0>, C4<0>;
v0x55a15db4fd90_0 .net *"_s1", 0 0, L_0x55a15df28700;  1 drivers
v0x55a15db4fe70_0 .net "in0", 0 0, L_0x55a15df291b0;  alias, 1 drivers
v0x55a15db4ffc0_0 .net "in1", 0 0, L_0x55a15df2eaa0;  alias, 1 drivers
v0x55a15db50060_0 .net "out", 0 0, L_0x55a15df28850;  alias, 1 drivers
v0x55a15db50100_0 .net "s0", 0 0, L_0x55a15df28570;  alias, 1 drivers
v0x55a15db501a0_0 .net "w0", 0 0, L_0x55a15df28670;  1 drivers
v0x55a15db50260_0 .net "w1", 0 0, L_0x55a15df287c0;  1 drivers
S_0x55a15db50920 .scope module, "obc[28]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df29490 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db544d0_0 .net "a", 0 0, L_0x55a15df29770;  1 drivers
v0x55a15db54620_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db546e0_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db54780_0 .net "in", 0 0, L_0x55a15df2ed10;  1 drivers
v0x55a15db54820_0 .net "out", 0 0, L_0x55a15df2a0d0;  1 drivers
v0x55a15db548c0_0 .net "rw", 0 0, L_0x55a15df29490;  1 drivers
v0x55a15db54960_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db50b90 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db50920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df29cf0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db53820_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db538e0_0 .net "d", 0 0, L_0x55a15df29770;  alias, 1 drivers
v0x55a15db539f0_0 .net "q", 0 0, L_0x55a15df2a0d0;  alias, 1 drivers
v0x55a15db53a90_0 .net "q0", 0 0, L_0x55a15df29a90;  1 drivers
v0x55a15db53b30_0 .net "q_bar", 0 0, L_0x55a15df2a160;  1 drivers
S_0x55a15db50e20 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db50b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df29c40 .functor NOT 1, L_0x55a15df29770, C4<0>, C4<0>, C4<0>;
v0x55a15db51fb0_0 .net "clk", 0 0, L_0x55a15df29cf0;  1 drivers
v0x55a15db52070_0 .net "d", 0 0, L_0x55a15df29770;  alias, 1 drivers
v0x55a15db52140_0 .net "q", 0 0, L_0x55a15df29a90;  alias, 1 drivers
v0x55a15db52260_0 .net "q_bar", 0 0, L_0x55a15df29b20;  1 drivers
S_0x55a15db510b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db50e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df29880 .functor AND 1, L_0x55a15df29cf0, L_0x55a15df29770, C4<1>, C4<1>;
L_0x55a15df299b0 .functor AND 1, L_0x55a15df29cf0, L_0x55a15df29c40, C4<1>, C4<1>;
v0x55a15db519c0_0 .net "a", 0 0, L_0x55a15df29880;  1 drivers
v0x55a15db51a80_0 .net "b", 0 0, L_0x55a15df299b0;  1 drivers
v0x55a15db51b50_0 .net "en", 0 0, L_0x55a15df29cf0;  alias, 1 drivers
v0x55a15db51c20_0 .net "q", 0 0, L_0x55a15df29a90;  alias, 1 drivers
v0x55a15db51cf0_0 .net "q_bar", 0 0, L_0x55a15df29b20;  alias, 1 drivers
v0x55a15db51de0_0 .net "r", 0 0, L_0x55a15df29c40;  1 drivers
v0x55a15db51e80_0 .net "s", 0 0, L_0x55a15df29770;  alias, 1 drivers
S_0x55a15db51350 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db510b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df29a90 .functor NOR 1, L_0x55a15df299b0, L_0x55a15df29b20, C4<0>, C4<0>;
L_0x55a15df29b20 .functor NOR 1, L_0x55a15df29880, L_0x55a15df29a90, C4<0>, C4<0>;
v0x55a15db515e0_0 .net "q", 0 0, L_0x55a15df29a90;  alias, 1 drivers
v0x55a15db516c0_0 .net "q_bar", 0 0, L_0x55a15df29b20;  alias, 1 drivers
v0x55a15db51780_0 .net "r", 0 0, L_0x55a15df299b0;  alias, 1 drivers
v0x55a15db51850_0 .net "s", 0 0, L_0x55a15df29880;  alias, 1 drivers
S_0x55a15db52370 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db50b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df2a300 .functor NOT 1, L_0x55a15df29a90, C4<0>, C4<0>, C4<0>;
v0x55a15db53440_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db53500_0 .net "d", 0 0, L_0x55a15df29a90;  alias, 1 drivers
v0x55a15db53650_0 .net "q", 0 0, L_0x55a15df2a0d0;  alias, 1 drivers
v0x55a15db536f0_0 .net "q_bar", 0 0, L_0x55a15df2a160;  alias, 1 drivers
S_0x55a15db525d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db52370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df29e30 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df29a90, C4<1>, C4<1>;
L_0x55a15df29ff0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df2a300, C4<1>, C4<1>;
v0x55a15db52e90_0 .net "a", 0 0, L_0x55a15df29e30;  1 drivers
v0x55a15db52f50_0 .net "b", 0 0, L_0x55a15df29ff0;  1 drivers
v0x55a15db53020_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db530f0_0 .net "q", 0 0, L_0x55a15df2a0d0;  alias, 1 drivers
v0x55a15db531c0_0 .net "q_bar", 0 0, L_0x55a15df2a160;  alias, 1 drivers
v0x55a15db532b0_0 .net "r", 0 0, L_0x55a15df2a300;  1 drivers
v0x55a15db53350_0 .net "s", 0 0, L_0x55a15df29a90;  alias, 1 drivers
S_0x55a15db52820 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db525d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df2a0d0 .functor NOR 1, L_0x55a15df29ff0, L_0x55a15df2a160, C4<0>, C4<0>;
L_0x55a15df2a160 .functor NOR 1, L_0x55a15df29e30, L_0x55a15df2a0d0, C4<0>, C4<0>;
v0x55a15db52ab0_0 .net "q", 0 0, L_0x55a15df2a0d0;  alias, 1 drivers
v0x55a15db52b90_0 .net "q_bar", 0 0, L_0x55a15df2a160;  alias, 1 drivers
v0x55a15db52c50_0 .net "r", 0 0, L_0x55a15df29ff0;  alias, 1 drivers
v0x55a15db52d20_0 .net "s", 0 0, L_0x55a15df29e30;  alias, 1 drivers
S_0x55a15db53c60 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db50920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df29590 .functor AND 1, L_0x55a15df29620, L_0x55a15df2a0d0, C4<1>, C4<1>;
L_0x55a15df29620 .functor NOT 1, L_0x55a15df29490, C4<0>, C4<0>, C4<0>;
L_0x55a15df296e0 .functor AND 1, L_0x55a15df29490, L_0x55a15df2ed10, C4<1>, C4<1>;
L_0x55a15df29770 .functor OR 1, L_0x55a15df296e0, L_0x55a15df29590, C4<0>, C4<0>;
v0x55a15db53ec0_0 .net *"_s1", 0 0, L_0x55a15df29620;  1 drivers
v0x55a15db53fa0_0 .net "in0", 0 0, L_0x55a15df2a0d0;  alias, 1 drivers
v0x55a15db540f0_0 .net "in1", 0 0, L_0x55a15df2ed10;  alias, 1 drivers
v0x55a15db54190_0 .net "out", 0 0, L_0x55a15df29770;  alias, 1 drivers
v0x55a15db54230_0 .net "s0", 0 0, L_0x55a15df29490;  alias, 1 drivers
v0x55a15db542d0_0 .net "w0", 0 0, L_0x55a15df29590;  1 drivers
v0x55a15db54390_0 .net "w1", 0 0, L_0x55a15df296e0;  1 drivers
S_0x55a15db54a50 .scope module, "obc[29]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df2a3b0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db58600_0 .net "a", 0 0, L_0x55a15df2a690;  1 drivers
v0x55a15db58750_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db58810_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db588b0_0 .net "in", 0 0, L_0x55a15df2ec20;  1 drivers
v0x55a15db58950_0 .net "out", 0 0, L_0x55a15df2aff0;  1 drivers
v0x55a15db589f0_0 .net "rw", 0 0, L_0x55a15df2a3b0;  1 drivers
v0x55a15db58a90_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db54cc0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db54a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df2ac10 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db57950_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db57a10_0 .net "d", 0 0, L_0x55a15df2a690;  alias, 1 drivers
v0x55a15db57b20_0 .net "q", 0 0, L_0x55a15df2aff0;  alias, 1 drivers
v0x55a15db57bc0_0 .net "q0", 0 0, L_0x55a15df2a9b0;  1 drivers
v0x55a15db57c60_0 .net "q_bar", 0 0, L_0x55a15df2b080;  1 drivers
S_0x55a15db54f50 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db54cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df2ab60 .functor NOT 1, L_0x55a15df2a690, C4<0>, C4<0>, C4<0>;
v0x55a15db560e0_0 .net "clk", 0 0, L_0x55a15df2ac10;  1 drivers
v0x55a15db561a0_0 .net "d", 0 0, L_0x55a15df2a690;  alias, 1 drivers
v0x55a15db56270_0 .net "q", 0 0, L_0x55a15df2a9b0;  alias, 1 drivers
v0x55a15db56390_0 .net "q_bar", 0 0, L_0x55a15df2aa40;  1 drivers
S_0x55a15db551e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db54f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df2a7a0 .functor AND 1, L_0x55a15df2ac10, L_0x55a15df2a690, C4<1>, C4<1>;
L_0x55a15df2a8d0 .functor AND 1, L_0x55a15df2ac10, L_0x55a15df2ab60, C4<1>, C4<1>;
v0x55a15db55af0_0 .net "a", 0 0, L_0x55a15df2a7a0;  1 drivers
v0x55a15db55bb0_0 .net "b", 0 0, L_0x55a15df2a8d0;  1 drivers
v0x55a15db55c80_0 .net "en", 0 0, L_0x55a15df2ac10;  alias, 1 drivers
v0x55a15db55d50_0 .net "q", 0 0, L_0x55a15df2a9b0;  alias, 1 drivers
v0x55a15db55e20_0 .net "q_bar", 0 0, L_0x55a15df2aa40;  alias, 1 drivers
v0x55a15db55f10_0 .net "r", 0 0, L_0x55a15df2ab60;  1 drivers
v0x55a15db55fb0_0 .net "s", 0 0, L_0x55a15df2a690;  alias, 1 drivers
S_0x55a15db55480 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db551e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df2a9b0 .functor NOR 1, L_0x55a15df2a8d0, L_0x55a15df2aa40, C4<0>, C4<0>;
L_0x55a15df2aa40 .functor NOR 1, L_0x55a15df2a7a0, L_0x55a15df2a9b0, C4<0>, C4<0>;
v0x55a15db55710_0 .net "q", 0 0, L_0x55a15df2a9b0;  alias, 1 drivers
v0x55a15db557f0_0 .net "q_bar", 0 0, L_0x55a15df2aa40;  alias, 1 drivers
v0x55a15db558b0_0 .net "r", 0 0, L_0x55a15df2a8d0;  alias, 1 drivers
v0x55a15db55980_0 .net "s", 0 0, L_0x55a15df2a7a0;  alias, 1 drivers
S_0x55a15db564a0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db54cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df2b220 .functor NOT 1, L_0x55a15df2a9b0, C4<0>, C4<0>, C4<0>;
v0x55a15db57570_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db57630_0 .net "d", 0 0, L_0x55a15df2a9b0;  alias, 1 drivers
v0x55a15db57780_0 .net "q", 0 0, L_0x55a15df2aff0;  alias, 1 drivers
v0x55a15db57820_0 .net "q_bar", 0 0, L_0x55a15df2b080;  alias, 1 drivers
S_0x55a15db56700 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db564a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df2ad50 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df2a9b0, C4<1>, C4<1>;
L_0x55a15df2af10 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df2b220, C4<1>, C4<1>;
v0x55a15db56fc0_0 .net "a", 0 0, L_0x55a15df2ad50;  1 drivers
v0x55a15db57080_0 .net "b", 0 0, L_0x55a15df2af10;  1 drivers
v0x55a15db57150_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db57220_0 .net "q", 0 0, L_0x55a15df2aff0;  alias, 1 drivers
v0x55a15db572f0_0 .net "q_bar", 0 0, L_0x55a15df2b080;  alias, 1 drivers
v0x55a15db573e0_0 .net "r", 0 0, L_0x55a15df2b220;  1 drivers
v0x55a15db57480_0 .net "s", 0 0, L_0x55a15df2a9b0;  alias, 1 drivers
S_0x55a15db56950 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db56700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df2aff0 .functor NOR 1, L_0x55a15df2af10, L_0x55a15df2b080, C4<0>, C4<0>;
L_0x55a15df2b080 .functor NOR 1, L_0x55a15df2ad50, L_0x55a15df2aff0, C4<0>, C4<0>;
v0x55a15db56be0_0 .net "q", 0 0, L_0x55a15df2aff0;  alias, 1 drivers
v0x55a15db56cc0_0 .net "q_bar", 0 0, L_0x55a15df2b080;  alias, 1 drivers
v0x55a15db56d80_0 .net "r", 0 0, L_0x55a15df2af10;  alias, 1 drivers
v0x55a15db56e50_0 .net "s", 0 0, L_0x55a15df2ad50;  alias, 1 drivers
S_0x55a15db57d90 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db54a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df2a4b0 .functor AND 1, L_0x55a15df2a540, L_0x55a15df2aff0, C4<1>, C4<1>;
L_0x55a15df2a540 .functor NOT 1, L_0x55a15df2a3b0, C4<0>, C4<0>, C4<0>;
L_0x55a15df2a600 .functor AND 1, L_0x55a15df2a3b0, L_0x55a15df2ec20, C4<1>, C4<1>;
L_0x55a15df2a690 .functor OR 1, L_0x55a15df2a600, L_0x55a15df2a4b0, C4<0>, C4<0>;
v0x55a15db57ff0_0 .net *"_s1", 0 0, L_0x55a15df2a540;  1 drivers
v0x55a15db580d0_0 .net "in0", 0 0, L_0x55a15df2aff0;  alias, 1 drivers
v0x55a15db58220_0 .net "in1", 0 0, L_0x55a15df2ec20;  alias, 1 drivers
v0x55a15db582c0_0 .net "out", 0 0, L_0x55a15df2a690;  alias, 1 drivers
v0x55a15db58360_0 .net "s0", 0 0, L_0x55a15df2a3b0;  alias, 1 drivers
v0x55a15db58400_0 .net "w0", 0 0, L_0x55a15df2a4b0;  1 drivers
v0x55a15db584c0_0 .net "w1", 0 0, L_0x55a15df2a600;  1 drivers
S_0x55a15db58b80 .scope module, "obc[30]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df2b2d0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db5c730_0 .net "a", 0 0, L_0x55a15df2b5b0;  1 drivers
v0x55a15db5c880_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db5c940_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db5c9e0_0 .net "in", 0 0, L_0x55a15df2eeb0;  1 drivers
v0x55a15db5ca80_0 .net "out", 0 0, L_0x55a15df2bf10;  1 drivers
v0x55a15db5cb20_0 .net "rw", 0 0, L_0x55a15df2b2d0;  1 drivers
v0x55a15db5cbc0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db58df0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db58b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df2bb30 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db5ba80_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db5bb40_0 .net "d", 0 0, L_0x55a15df2b5b0;  alias, 1 drivers
v0x55a15db5bc50_0 .net "q", 0 0, L_0x55a15df2bf10;  alias, 1 drivers
v0x55a15db5bcf0_0 .net "q0", 0 0, L_0x55a15df2b8d0;  1 drivers
v0x55a15db5bd90_0 .net "q_bar", 0 0, L_0x55a15df2bfa0;  1 drivers
S_0x55a15db59080 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db58df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df2ba80 .functor NOT 1, L_0x55a15df2b5b0, C4<0>, C4<0>, C4<0>;
v0x55a15db5a210_0 .net "clk", 0 0, L_0x55a15df2bb30;  1 drivers
v0x55a15db5a2d0_0 .net "d", 0 0, L_0x55a15df2b5b0;  alias, 1 drivers
v0x55a15db5a3a0_0 .net "q", 0 0, L_0x55a15df2b8d0;  alias, 1 drivers
v0x55a15db5a4c0_0 .net "q_bar", 0 0, L_0x55a15df2b960;  1 drivers
S_0x55a15db59310 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db59080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df2b6c0 .functor AND 1, L_0x55a15df2bb30, L_0x55a15df2b5b0, C4<1>, C4<1>;
L_0x55a15df2b7f0 .functor AND 1, L_0x55a15df2bb30, L_0x55a15df2ba80, C4<1>, C4<1>;
v0x55a15db59c20_0 .net "a", 0 0, L_0x55a15df2b6c0;  1 drivers
v0x55a15db59ce0_0 .net "b", 0 0, L_0x55a15df2b7f0;  1 drivers
v0x55a15db59db0_0 .net "en", 0 0, L_0x55a15df2bb30;  alias, 1 drivers
v0x55a15db59e80_0 .net "q", 0 0, L_0x55a15df2b8d0;  alias, 1 drivers
v0x55a15db59f50_0 .net "q_bar", 0 0, L_0x55a15df2b960;  alias, 1 drivers
v0x55a15db5a040_0 .net "r", 0 0, L_0x55a15df2ba80;  1 drivers
v0x55a15db5a0e0_0 .net "s", 0 0, L_0x55a15df2b5b0;  alias, 1 drivers
S_0x55a15db595b0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db59310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df2b8d0 .functor NOR 1, L_0x55a15df2b7f0, L_0x55a15df2b960, C4<0>, C4<0>;
L_0x55a15df2b960 .functor NOR 1, L_0x55a15df2b6c0, L_0x55a15df2b8d0, C4<0>, C4<0>;
v0x55a15db59840_0 .net "q", 0 0, L_0x55a15df2b8d0;  alias, 1 drivers
v0x55a15db59920_0 .net "q_bar", 0 0, L_0x55a15df2b960;  alias, 1 drivers
v0x55a15db599e0_0 .net "r", 0 0, L_0x55a15df2b7f0;  alias, 1 drivers
v0x55a15db59ab0_0 .net "s", 0 0, L_0x55a15df2b6c0;  alias, 1 drivers
S_0x55a15db5a5d0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db58df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df2c140 .functor NOT 1, L_0x55a15df2b8d0, C4<0>, C4<0>, C4<0>;
v0x55a15db5b6a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db5b760_0 .net "d", 0 0, L_0x55a15df2b8d0;  alias, 1 drivers
v0x55a15db5b8b0_0 .net "q", 0 0, L_0x55a15df2bf10;  alias, 1 drivers
v0x55a15db5b950_0 .net "q_bar", 0 0, L_0x55a15df2bfa0;  alias, 1 drivers
S_0x55a15db5a830 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db5a5d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df2bc70 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df2b8d0, C4<1>, C4<1>;
L_0x55a15df2be30 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df2c140, C4<1>, C4<1>;
v0x55a15db5b0f0_0 .net "a", 0 0, L_0x55a15df2bc70;  1 drivers
v0x55a15db5b1b0_0 .net "b", 0 0, L_0x55a15df2be30;  1 drivers
v0x55a15db5b280_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db5b350_0 .net "q", 0 0, L_0x55a15df2bf10;  alias, 1 drivers
v0x55a15db5b420_0 .net "q_bar", 0 0, L_0x55a15df2bfa0;  alias, 1 drivers
v0x55a15db5b510_0 .net "r", 0 0, L_0x55a15df2c140;  1 drivers
v0x55a15db5b5b0_0 .net "s", 0 0, L_0x55a15df2b8d0;  alias, 1 drivers
S_0x55a15db5aa80 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db5a830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df2bf10 .functor NOR 1, L_0x55a15df2be30, L_0x55a15df2bfa0, C4<0>, C4<0>;
L_0x55a15df2bfa0 .functor NOR 1, L_0x55a15df2bc70, L_0x55a15df2bf10, C4<0>, C4<0>;
v0x55a15db5ad10_0 .net "q", 0 0, L_0x55a15df2bf10;  alias, 1 drivers
v0x55a15db5adf0_0 .net "q_bar", 0 0, L_0x55a15df2bfa0;  alias, 1 drivers
v0x55a15db5aeb0_0 .net "r", 0 0, L_0x55a15df2be30;  alias, 1 drivers
v0x55a15db5af80_0 .net "s", 0 0, L_0x55a15df2bc70;  alias, 1 drivers
S_0x55a15db5bec0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db58b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df2b3d0 .functor AND 1, L_0x55a15df2b460, L_0x55a15df2bf10, C4<1>, C4<1>;
L_0x55a15df2b460 .functor NOT 1, L_0x55a15df2b2d0, C4<0>, C4<0>, C4<0>;
L_0x55a15df2b520 .functor AND 1, L_0x55a15df2b2d0, L_0x55a15df2eeb0, C4<1>, C4<1>;
L_0x55a15df2b5b0 .functor OR 1, L_0x55a15df2b520, L_0x55a15df2b3d0, C4<0>, C4<0>;
v0x55a15db5c120_0 .net *"_s1", 0 0, L_0x55a15df2b460;  1 drivers
v0x55a15db5c200_0 .net "in0", 0 0, L_0x55a15df2bf10;  alias, 1 drivers
v0x55a15db5c350_0 .net "in1", 0 0, L_0x55a15df2eeb0;  alias, 1 drivers
v0x55a15db5c3f0_0 .net "out", 0 0, L_0x55a15df2b5b0;  alias, 1 drivers
v0x55a15db5c490_0 .net "s0", 0 0, L_0x55a15df2b2d0;  alias, 1 drivers
v0x55a15db5c530_0 .net "w0", 0 0, L_0x55a15df2b3d0;  1 drivers
v0x55a15db5c5f0_0 .net "w1", 0 0, L_0x55a15df2b520;  1 drivers
S_0x55a15db5ccb0 .scope module, "obc[31]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dade450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df2c1f0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df2f060, C4<1>, C4<1>;
v0x55a15db60860_0 .net "a", 0 0, L_0x55a15df2cbc0;  1 drivers
v0x55a15db609b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db60a70_0 .net "en", 0 0, L_0x55a15df2f060;  alias, 1 drivers
v0x55a15db60b10_0 .net "in", 0 0, L_0x55a15df2edb0;  1 drivers
v0x55a15db60bb0_0 .net "out", 0 0, L_0x55a15df2d3c0;  1 drivers
v0x55a15db60c50_0 .net "rw", 0 0, L_0x55a15df2c1f0;  1 drivers
v0x55a15db60cf0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db5cf20 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db5ccb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df2d080 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db5fbb0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db5fc70_0 .net "d", 0 0, L_0x55a15df2cbc0;  alias, 1 drivers
v0x55a15db5fd80_0 .net "q", 0 0, L_0x55a15df2d3c0;  alias, 1 drivers
v0x55a15db5fe20_0 .net "q0", 0 0, L_0x55a15df2cea0;  1 drivers
v0x55a15db5fec0_0 .net "q_bar", 0 0, L_0x55a15df2d430;  1 drivers
S_0x55a15db5d1b0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db5cf20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df2d010 .functor NOT 1, L_0x55a15df2cbc0, C4<0>, C4<0>, C4<0>;
v0x55a15db5e340_0 .net "clk", 0 0, L_0x55a15df2d080;  1 drivers
v0x55a15db5e400_0 .net "d", 0 0, L_0x55a15df2cbc0;  alias, 1 drivers
v0x55a15db5e4d0_0 .net "q", 0 0, L_0x55a15df2cea0;  alias, 1 drivers
v0x55a15db5e5f0_0 .net "q_bar", 0 0, L_0x55a15df2cf10;  1 drivers
S_0x55a15db5d440 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db5d1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df2ccd0 .functor AND 1, L_0x55a15df2d080, L_0x55a15df2cbc0, C4<1>, C4<1>;
L_0x55a15df2cde0 .functor AND 1, L_0x55a15df2d080, L_0x55a15df2d010, C4<1>, C4<1>;
v0x55a15db5dd50_0 .net "a", 0 0, L_0x55a15df2ccd0;  1 drivers
v0x55a15db5de10_0 .net "b", 0 0, L_0x55a15df2cde0;  1 drivers
v0x55a15db5dee0_0 .net "en", 0 0, L_0x55a15df2d080;  alias, 1 drivers
v0x55a15db5dfb0_0 .net "q", 0 0, L_0x55a15df2cea0;  alias, 1 drivers
v0x55a15db5e080_0 .net "q_bar", 0 0, L_0x55a15df2cf10;  alias, 1 drivers
v0x55a15db5e170_0 .net "r", 0 0, L_0x55a15df2d010;  1 drivers
v0x55a15db5e210_0 .net "s", 0 0, L_0x55a15df2cbc0;  alias, 1 drivers
S_0x55a15db5d6e0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db5d440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df2cea0 .functor NOR 1, L_0x55a15df2cde0, L_0x55a15df2cf10, C4<0>, C4<0>;
L_0x55a15df2cf10 .functor NOR 1, L_0x55a15df2ccd0, L_0x55a15df2cea0, C4<0>, C4<0>;
v0x55a15db5d970_0 .net "q", 0 0, L_0x55a15df2cea0;  alias, 1 drivers
v0x55a15db5da50_0 .net "q_bar", 0 0, L_0x55a15df2cf10;  alias, 1 drivers
v0x55a15db5db10_0 .net "r", 0 0, L_0x55a15df2cde0;  alias, 1 drivers
v0x55a15db5dbe0_0 .net "s", 0 0, L_0x55a15df2ccd0;  alias, 1 drivers
S_0x55a15db5e700 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db5cf20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df2d5b0 .functor NOT 1, L_0x55a15df2cea0, C4<0>, C4<0>, C4<0>;
v0x55a15db5f7d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db5f890_0 .net "d", 0 0, L_0x55a15df2cea0;  alias, 1 drivers
v0x55a15db5f9e0_0 .net "q", 0 0, L_0x55a15df2d3c0;  alias, 1 drivers
v0x55a15db5fa80_0 .net "q_bar", 0 0, L_0x55a15df2d430;  alias, 1 drivers
S_0x55a15db5e960 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db5e700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df2d180 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df2cea0, C4<1>, C4<1>;
L_0x55a15df2d300 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df2d5b0, C4<1>, C4<1>;
v0x55a15db5f220_0 .net "a", 0 0, L_0x55a15df2d180;  1 drivers
v0x55a15db5f2e0_0 .net "b", 0 0, L_0x55a15df2d300;  1 drivers
v0x55a15db5f3b0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db5f480_0 .net "q", 0 0, L_0x55a15df2d3c0;  alias, 1 drivers
v0x55a15db5f550_0 .net "q_bar", 0 0, L_0x55a15df2d430;  alias, 1 drivers
v0x55a15db5f640_0 .net "r", 0 0, L_0x55a15df2d5b0;  1 drivers
v0x55a15db5f6e0_0 .net "s", 0 0, L_0x55a15df2cea0;  alias, 1 drivers
S_0x55a15db5ebb0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db5e960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df2d3c0 .functor NOR 1, L_0x55a15df2d300, L_0x55a15df2d430, C4<0>, C4<0>;
L_0x55a15df2d430 .functor NOR 1, L_0x55a15df2d180, L_0x55a15df2d3c0, C4<0>, C4<0>;
v0x55a15db5ee40_0 .net "q", 0 0, L_0x55a15df2d3c0;  alias, 1 drivers
v0x55a15db5ef20_0 .net "q_bar", 0 0, L_0x55a15df2d430;  alias, 1 drivers
v0x55a15db5efe0_0 .net "r", 0 0, L_0x55a15df2d300;  alias, 1 drivers
v0x55a15db5f0b0_0 .net "s", 0 0, L_0x55a15df2d180;  alias, 1 drivers
S_0x55a15db5fff0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db5ccb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df0f550 .functor AND 1, L_0x55a15df2cae0, L_0x55a15df2d3c0, C4<1>, C4<1>;
L_0x55a15df2cae0 .functor NOT 1, L_0x55a15df2c1f0, C4<0>, C4<0>, C4<0>;
L_0x55a15df2cb50 .functor AND 1, L_0x55a15df2c1f0, L_0x55a15df2edb0, C4<1>, C4<1>;
L_0x55a15df2cbc0 .functor OR 1, L_0x55a15df2cb50, L_0x55a15df0f550, C4<0>, C4<0>;
v0x55a15db60250_0 .net *"_s1", 0 0, L_0x55a15df2cae0;  1 drivers
v0x55a15db60330_0 .net "in0", 0 0, L_0x55a15df2d3c0;  alias, 1 drivers
v0x55a15db60480_0 .net "in1", 0 0, L_0x55a15df2edb0;  alias, 1 drivers
v0x55a15db60520_0 .net "out", 0 0, L_0x55a15df2cbc0;  alias, 1 drivers
v0x55a15db605c0_0 .net "s0", 0 0, L_0x55a15df2c1f0;  alias, 1 drivers
v0x55a15db60660_0 .net "w0", 0 0, L_0x55a15df0f550;  1 drivers
v0x55a15db60720_0 .net "w1", 0 0, L_0x55a15df2cb50;  1 drivers
S_0x55a15db61650 .scope module, "reg6" "REGISTER_32BIT" 51 15, 49 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "write"
    .port_info 2 /INPUT 32 "in"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
v0x55a15dc03fe0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc040a0_0 .net "en", 0 0, L_0x55a15df4d730;  1 drivers
v0x55a15dc04570_0 .net "in", 31 0, v0x55a15dc8f400_0;  alias, 1 drivers
v0x55a15dc04610_0 .net "out", 31 0, L_0x55a15df4bd10;  alias, 1 drivers
v0x55a15dc046e0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
LS_0x55a15df4bd10_0_0 .concat [ 1 1 1 1], L_0x55a15df2f920, L_0x55a15df30590, L_0x55a15df31250, L_0x55a15df31f10;
LS_0x55a15df4bd10_0_4 .concat [ 1 1 1 1], L_0x55a15df32bd0, L_0x55a15df33890, L_0x55a15df34550, L_0x55a15df35210;
LS_0x55a15df4bd10_0_8 .concat [ 1 1 1 1], L_0x55a15df35ed0, L_0x55a15df36b90, L_0x55a15df37a30, L_0x55a15df38950;
LS_0x55a15df4bd10_0_12 .concat [ 1 1 1 1], L_0x55a15df39870, L_0x55a15df3a790, L_0x55a15df3b6b0, L_0x55a15df3c5d0;
LS_0x55a15df4bd10_0_16 .concat [ 1 1 1 1], L_0x55a15df3d4f0, L_0x55a15df3e410, L_0x55a15df3f330, L_0x55a15df40250;
LS_0x55a15df4bd10_0_20 .concat [ 1 1 1 1], L_0x55a15df41170, L_0x55a15df42090, L_0x55a15df42fb0, L_0x55a15df43ed0;
LS_0x55a15df4bd10_0_24 .concat [ 1 1 1 1], L_0x55a15df44df0, L_0x55a15df45d10, L_0x55a15df46c30, L_0x55a15df47b50;
LS_0x55a15df4bd10_0_28 .concat [ 1 1 1 1], L_0x55a15df48a70, L_0x55a15df49990, L_0x55a15df4a8b0, L_0x55a15df4bab0;
LS_0x55a15df4bd10_1_0 .concat [ 4 4 4 4], LS_0x55a15df4bd10_0_0, LS_0x55a15df4bd10_0_4, LS_0x55a15df4bd10_0_8, LS_0x55a15df4bd10_0_12;
LS_0x55a15df4bd10_1_4 .concat [ 4 4 4 4], LS_0x55a15df4bd10_0_16, LS_0x55a15df4bd10_0_20, LS_0x55a15df4bd10_0_24, LS_0x55a15df4bd10_0_28;
L_0x55a15df4bd10 .concat [ 16 16 0 0], LS_0x55a15df4bd10_1_0, LS_0x55a15df4bd10_1_4;
L_0x55a15df4bec0 .part v0x55a15dc8f400_0, 0, 1;
L_0x55a15df4bf60 .part v0x55a15dc8f400_0, 1, 1;
L_0x55a15df4c000 .part v0x55a15dc8f400_0, 2, 1;
L_0x55a15df4c0a0 .part v0x55a15dc8f400_0, 3, 1;
L_0x55a15df4c140 .part v0x55a15dc8f400_0, 4, 1;
L_0x55a15df4c220 .part v0x55a15dc8f400_0, 5, 1;
L_0x55a15df4c2c0 .part v0x55a15dc8f400_0, 6, 1;
L_0x55a15df4c3b0 .part v0x55a15dc8f400_0, 7, 1;
L_0x55a15df4c450 .part v0x55a15dc8f400_0, 8, 1;
L_0x55a15df4c4f0 .part v0x55a15dc8f400_0, 9, 1;
L_0x55a15df4c590 .part v0x55a15dc8f400_0, 10, 1;
L_0x55a15df4c6a0 .part v0x55a15dc8f400_0, 11, 1;
L_0x55a15df4c740 .part v0x55a15dc8f400_0, 12, 1;
L_0x55a15df4c860 .part v0x55a15dc8f400_0, 13, 1;
L_0x55a15df4c900 .part v0x55a15dc8f400_0, 14, 1;
L_0x55a15df4ca30 .part v0x55a15dc8f400_0, 15, 1;
L_0x55a15df4cad0 .part v0x55a15dc8f400_0, 16, 1;
L_0x55a15df4cc10 .part v0x55a15dc8f400_0, 17, 1;
L_0x55a15df4ccb0 .part v0x55a15dc8f400_0, 18, 1;
L_0x55a15df4cb70 .part v0x55a15dc8f400_0, 19, 1;
L_0x55a15df4ce00 .part v0x55a15dc8f400_0, 20, 1;
L_0x55a15df4cd50 .part v0x55a15dc8f400_0, 21, 1;
L_0x55a15df4cf60 .part v0x55a15dc8f400_0, 22, 1;
L_0x55a15df4cea0 .part v0x55a15dc8f400_0, 23, 1;
L_0x55a15df4d0d0 .part v0x55a15dc8f400_0, 24, 1;
L_0x55a15df4d000 .part v0x55a15dc8f400_0, 25, 1;
L_0x55a15df4d250 .part v0x55a15dc8f400_0, 26, 1;
L_0x55a15df4d170 .part v0x55a15dc8f400_0, 27, 1;
L_0x55a15df4d3e0 .part v0x55a15dc8f400_0, 28, 1;
L_0x55a15df4d2f0 .part v0x55a15dc8f400_0, 29, 1;
L_0x55a15df4d580 .part v0x55a15dc8f400_0, 30, 1;
L_0x55a15df4d480 .part v0x55a15dc8f400_0, 31, 1;
S_0x55a15db618a0 .scope module, "obc[0]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df2df60 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15db654a0_0 .net "a", 0 0, L_0x55a15df2f250;  1 drivers
v0x55a15db655f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db656b0_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15db65750_0 .net "in", 0 0, L_0x55a15df4bec0;  1 drivers
v0x55a15db657f0_0 .net "out", 0 0, L_0x55a15df2f920;  1 drivers
v0x55a15db65890_0 .net "rw", 0 0, L_0x55a15df2df60;  1 drivers
v0x55a15db65930_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db61b60 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db618a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df2f5e0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db647f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db648b0_0 .net "d", 0 0, L_0x55a15df2f250;  alias, 1 drivers
v0x55a15db649c0_0 .net "q", 0 0, L_0x55a15df2f920;  alias, 1 drivers
v0x55a15db64a60_0 .net "q0", 0 0, L_0x55a15df2f490;  1 drivers
v0x55a15db64b00_0 .net "q_bar", 0 0, L_0x55a15df2f990;  1 drivers
S_0x55a15db61df0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db61b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df2f570 .functor NOT 1, L_0x55a15df2f250, C4<0>, C4<0>, C4<0>;
v0x55a15db62f80_0 .net "clk", 0 0, L_0x55a15df2f5e0;  1 drivers
v0x55a15db63040_0 .net "d", 0 0, L_0x55a15df2f250;  alias, 1 drivers
v0x55a15db63110_0 .net "q", 0 0, L_0x55a15df2f490;  alias, 1 drivers
v0x55a15db63230_0 .net "q_bar", 0 0, L_0x55a15df2f500;  1 drivers
S_0x55a15db62080 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db61df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df2f2c0 .functor AND 1, L_0x55a15df2f5e0, L_0x55a15df2f250, C4<1>, C4<1>;
L_0x55a15df2f3d0 .functor AND 1, L_0x55a15df2f5e0, L_0x55a15df2f570, C4<1>, C4<1>;
v0x55a15db62990_0 .net "a", 0 0, L_0x55a15df2f2c0;  1 drivers
v0x55a15db62a50_0 .net "b", 0 0, L_0x55a15df2f3d0;  1 drivers
v0x55a15db62b20_0 .net "en", 0 0, L_0x55a15df2f5e0;  alias, 1 drivers
v0x55a15db62bf0_0 .net "q", 0 0, L_0x55a15df2f490;  alias, 1 drivers
v0x55a15db62cc0_0 .net "q_bar", 0 0, L_0x55a15df2f500;  alias, 1 drivers
v0x55a15db62db0_0 .net "r", 0 0, L_0x55a15df2f570;  1 drivers
v0x55a15db62e50_0 .net "s", 0 0, L_0x55a15df2f250;  alias, 1 drivers
S_0x55a15db62320 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db62080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df2f490 .functor NOR 1, L_0x55a15df2f3d0, L_0x55a15df2f500, C4<0>, C4<0>;
L_0x55a15df2f500 .functor NOR 1, L_0x55a15df2f2c0, L_0x55a15df2f490, C4<0>, C4<0>;
v0x55a15db625b0_0 .net "q", 0 0, L_0x55a15df2f490;  alias, 1 drivers
v0x55a15db62690_0 .net "q_bar", 0 0, L_0x55a15df2f500;  alias, 1 drivers
v0x55a15db62750_0 .net "r", 0 0, L_0x55a15df2f3d0;  alias, 1 drivers
v0x55a15db62820_0 .net "s", 0 0, L_0x55a15df2f2c0;  alias, 1 drivers
S_0x55a15db63340 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db61b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df2fb10 .functor NOT 1, L_0x55a15df2f490, C4<0>, C4<0>, C4<0>;
v0x55a15db64410_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db644d0_0 .net "d", 0 0, L_0x55a15df2f490;  alias, 1 drivers
v0x55a15db64620_0 .net "q", 0 0, L_0x55a15df2f920;  alias, 1 drivers
v0x55a15db646c0_0 .net "q_bar", 0 0, L_0x55a15df2f990;  alias, 1 drivers
S_0x55a15db635a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db63340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df2f6e0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df2f490, C4<1>, C4<1>;
L_0x55a15df2f860 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df2fb10, C4<1>, C4<1>;
v0x55a15db63e60_0 .net "a", 0 0, L_0x55a15df2f6e0;  1 drivers
v0x55a15db63f20_0 .net "b", 0 0, L_0x55a15df2f860;  1 drivers
v0x55a15db63ff0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db640c0_0 .net "q", 0 0, L_0x55a15df2f920;  alias, 1 drivers
v0x55a15db64190_0 .net "q_bar", 0 0, L_0x55a15df2f990;  alias, 1 drivers
v0x55a15db64280_0 .net "r", 0 0, L_0x55a15df2fb10;  1 drivers
v0x55a15db64320_0 .net "s", 0 0, L_0x55a15df2f490;  alias, 1 drivers
S_0x55a15db637f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db635a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df2f920 .functor NOR 1, L_0x55a15df2f860, L_0x55a15df2f990, C4<0>, C4<0>;
L_0x55a15df2f990 .functor NOR 1, L_0x55a15df2f6e0, L_0x55a15df2f920, C4<0>, C4<0>;
v0x55a15db63a80_0 .net "q", 0 0, L_0x55a15df2f920;  alias, 1 drivers
v0x55a15db63b60_0 .net "q_bar", 0 0, L_0x55a15df2f990;  alias, 1 drivers
v0x55a15db63c20_0 .net "r", 0 0, L_0x55a15df2f860;  alias, 1 drivers
v0x55a15db63cf0_0 .net "s", 0 0, L_0x55a15df2f6e0;  alias, 1 drivers
S_0x55a15db64c30 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db618a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df2f100 .functor AND 1, L_0x55a15df2f170, L_0x55a15df2f920, C4<1>, C4<1>;
L_0x55a15df2f170 .functor NOT 1, L_0x55a15df2df60, C4<0>, C4<0>, C4<0>;
L_0x55a15df2f1e0 .functor AND 1, L_0x55a15df2df60, L_0x55a15df4bec0, C4<1>, C4<1>;
L_0x55a15df2f250 .functor OR 1, L_0x55a15df2f1e0, L_0x55a15df2f100, C4<0>, C4<0>;
v0x55a15db64e90_0 .net *"_s1", 0 0, L_0x55a15df2f170;  1 drivers
v0x55a15db64f70_0 .net "in0", 0 0, L_0x55a15df2f920;  alias, 1 drivers
v0x55a15db650c0_0 .net "in1", 0 0, L_0x55a15df4bec0;  alias, 1 drivers
v0x55a15db65160_0 .net "out", 0 0, L_0x55a15df2f250;  alias, 1 drivers
v0x55a15db65200_0 .net "s0", 0 0, L_0x55a15df2df60;  alias, 1 drivers
v0x55a15db652a0_0 .net "w0", 0 0, L_0x55a15df2f100;  1 drivers
v0x55a15db65360_0 .net "w1", 0 0, L_0x55a15df2f1e0;  1 drivers
S_0x55a15db65a40 .scope module, "obc[1]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df2fb80 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15db695f0_0 .net "a", 0 0, L_0x55a15df2fde0;  1 drivers
v0x55a15db69740_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db69800_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15db698a0_0 .net "in", 0 0, L_0x55a15df4bf60;  1 drivers
v0x55a15db69970_0 .net "out", 0 0, L_0x55a15df30590;  1 drivers
v0x55a15db69a10_0 .net "rw", 0 0, L_0x55a15df2fb80;  1 drivers
v0x55a15db69ab0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db65cd0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db65a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df30250 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db68940_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db68a00_0 .net "d", 0 0, L_0x55a15df2fde0;  alias, 1 drivers
v0x55a15db68b10_0 .net "q", 0 0, L_0x55a15df30590;  alias, 1 drivers
v0x55a15db68bb0_0 .net "q0", 0 0, L_0x55a15df30070;  1 drivers
v0x55a15db68c50_0 .net "q_bar", 0 0, L_0x55a15df30600;  1 drivers
S_0x55a15db65f40 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db65cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df301e0 .functor NOT 1, L_0x55a15df2fde0, C4<0>, C4<0>, C4<0>;
v0x55a15db670d0_0 .net "clk", 0 0, L_0x55a15df30250;  1 drivers
v0x55a15db67190_0 .net "d", 0 0, L_0x55a15df2fde0;  alias, 1 drivers
v0x55a15db67260_0 .net "q", 0 0, L_0x55a15df30070;  alias, 1 drivers
v0x55a15db67380_0 .net "q_bar", 0 0, L_0x55a15df300e0;  1 drivers
S_0x55a15db661d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db65f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df2fef0 .functor AND 1, L_0x55a15df30250, L_0x55a15df2fde0, C4<1>, C4<1>;
L_0x55a15df2ffb0 .functor AND 1, L_0x55a15df30250, L_0x55a15df301e0, C4<1>, C4<1>;
v0x55a15db66ae0_0 .net "a", 0 0, L_0x55a15df2fef0;  1 drivers
v0x55a15db66ba0_0 .net "b", 0 0, L_0x55a15df2ffb0;  1 drivers
v0x55a15db66c70_0 .net "en", 0 0, L_0x55a15df30250;  alias, 1 drivers
v0x55a15db66d40_0 .net "q", 0 0, L_0x55a15df30070;  alias, 1 drivers
v0x55a15db66e10_0 .net "q_bar", 0 0, L_0x55a15df300e0;  alias, 1 drivers
v0x55a15db66f00_0 .net "r", 0 0, L_0x55a15df301e0;  1 drivers
v0x55a15db66fa0_0 .net "s", 0 0, L_0x55a15df2fde0;  alias, 1 drivers
S_0x55a15db66470 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db661d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df30070 .functor NOR 1, L_0x55a15df2ffb0, L_0x55a15df300e0, C4<0>, C4<0>;
L_0x55a15df300e0 .functor NOR 1, L_0x55a15df2fef0, L_0x55a15df30070, C4<0>, C4<0>;
v0x55a15db66700_0 .net "q", 0 0, L_0x55a15df30070;  alias, 1 drivers
v0x55a15db667e0_0 .net "q_bar", 0 0, L_0x55a15df300e0;  alias, 1 drivers
v0x55a15db668a0_0 .net "r", 0 0, L_0x55a15df2ffb0;  alias, 1 drivers
v0x55a15db66970_0 .net "s", 0 0, L_0x55a15df2fef0;  alias, 1 drivers
S_0x55a15db67490 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db65cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df30780 .functor NOT 1, L_0x55a15df30070, C4<0>, C4<0>, C4<0>;
v0x55a15db68560_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db68620_0 .net "d", 0 0, L_0x55a15df30070;  alias, 1 drivers
v0x55a15db68770_0 .net "q", 0 0, L_0x55a15df30590;  alias, 1 drivers
v0x55a15db68810_0 .net "q_bar", 0 0, L_0x55a15df30600;  alias, 1 drivers
S_0x55a15db676f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db67490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df30350 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df30070, C4<1>, C4<1>;
L_0x55a15df304d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df30780, C4<1>, C4<1>;
v0x55a15db67fb0_0 .net "a", 0 0, L_0x55a15df30350;  1 drivers
v0x55a15db68070_0 .net "b", 0 0, L_0x55a15df304d0;  1 drivers
v0x55a15db68140_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db68210_0 .net "q", 0 0, L_0x55a15df30590;  alias, 1 drivers
v0x55a15db682e0_0 .net "q_bar", 0 0, L_0x55a15df30600;  alias, 1 drivers
v0x55a15db683d0_0 .net "r", 0 0, L_0x55a15df30780;  1 drivers
v0x55a15db68470_0 .net "s", 0 0, L_0x55a15df30070;  alias, 1 drivers
S_0x55a15db67940 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db676f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df30590 .functor NOR 1, L_0x55a15df304d0, L_0x55a15df30600, C4<0>, C4<0>;
L_0x55a15df30600 .functor NOR 1, L_0x55a15df30350, L_0x55a15df30590, C4<0>, C4<0>;
v0x55a15db67bd0_0 .net "q", 0 0, L_0x55a15df30590;  alias, 1 drivers
v0x55a15db67cb0_0 .net "q_bar", 0 0, L_0x55a15df30600;  alias, 1 drivers
v0x55a15db67d70_0 .net "r", 0 0, L_0x55a15df304d0;  alias, 1 drivers
v0x55a15db67e40_0 .net "s", 0 0, L_0x55a15df30350;  alias, 1 drivers
S_0x55a15db68d80 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db65a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df2fc40 .functor AND 1, L_0x55a15df2fcb0, L_0x55a15df30590, C4<1>, C4<1>;
L_0x55a15df2fcb0 .functor NOT 1, L_0x55a15df2fb80, C4<0>, C4<0>, C4<0>;
L_0x55a15df2fd70 .functor AND 1, L_0x55a15df2fb80, L_0x55a15df4bf60, C4<1>, C4<1>;
L_0x55a15df2fde0 .functor OR 1, L_0x55a15df2fd70, L_0x55a15df2fc40, C4<0>, C4<0>;
v0x55a15db68fe0_0 .net *"_s1", 0 0, L_0x55a15df2fcb0;  1 drivers
v0x55a15db690c0_0 .net "in0", 0 0, L_0x55a15df30590;  alias, 1 drivers
v0x55a15db69210_0 .net "in1", 0 0, L_0x55a15df4bf60;  alias, 1 drivers
v0x55a15db692b0_0 .net "out", 0 0, L_0x55a15df2fde0;  alias, 1 drivers
v0x55a15db69350_0 .net "s0", 0 0, L_0x55a15df2fb80;  alias, 1 drivers
v0x55a15db693f0_0 .net "w0", 0 0, L_0x55a15df2fc40;  1 drivers
v0x55a15db694b0_0 .net "w1", 0 0, L_0x55a15df2fd70;  1 drivers
S_0x55a15db69b80 .scope module, "obc[2]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df307f0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15db6d740_0 .net "a", 0 0, L_0x55a15df30a50;  1 drivers
v0x55a15db6d890_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db6d950_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15db6d9f0_0 .net "in", 0 0, L_0x55a15df4c000;  1 drivers
v0x55a15db6da90_0 .net "out", 0 0, L_0x55a15df31250;  1 drivers
v0x55a15db6db80_0 .net "rw", 0 0, L_0x55a15df307f0;  1 drivers
v0x55a15db6dc20_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db69e20 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db69b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df30f10 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db6ca90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db6cb50_0 .net "d", 0 0, L_0x55a15df30a50;  alias, 1 drivers
v0x55a15db6cc60_0 .net "q", 0 0, L_0x55a15df31250;  alias, 1 drivers
v0x55a15db6cd00_0 .net "q0", 0 0, L_0x55a15df30d30;  1 drivers
v0x55a15db6cda0_0 .net "q_bar", 0 0, L_0x55a15df312c0;  1 drivers
S_0x55a15db6a090 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db69e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df30ea0 .functor NOT 1, L_0x55a15df30a50, C4<0>, C4<0>, C4<0>;
v0x55a15db6b220_0 .net "clk", 0 0, L_0x55a15df30f10;  1 drivers
v0x55a15db6b2e0_0 .net "d", 0 0, L_0x55a15df30a50;  alias, 1 drivers
v0x55a15db6b3b0_0 .net "q", 0 0, L_0x55a15df30d30;  alias, 1 drivers
v0x55a15db6b4d0_0 .net "q_bar", 0 0, L_0x55a15df30da0;  1 drivers
S_0x55a15db6a320 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db6a090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df30b60 .functor AND 1, L_0x55a15df30f10, L_0x55a15df30a50, C4<1>, C4<1>;
L_0x55a15df30c70 .functor AND 1, L_0x55a15df30f10, L_0x55a15df30ea0, C4<1>, C4<1>;
v0x55a15db6ac30_0 .net "a", 0 0, L_0x55a15df30b60;  1 drivers
v0x55a15db6acf0_0 .net "b", 0 0, L_0x55a15df30c70;  1 drivers
v0x55a15db6adc0_0 .net "en", 0 0, L_0x55a15df30f10;  alias, 1 drivers
v0x55a15db6ae90_0 .net "q", 0 0, L_0x55a15df30d30;  alias, 1 drivers
v0x55a15db6af60_0 .net "q_bar", 0 0, L_0x55a15df30da0;  alias, 1 drivers
v0x55a15db6b050_0 .net "r", 0 0, L_0x55a15df30ea0;  1 drivers
v0x55a15db6b0f0_0 .net "s", 0 0, L_0x55a15df30a50;  alias, 1 drivers
S_0x55a15db6a5c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db6a320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df30d30 .functor NOR 1, L_0x55a15df30c70, L_0x55a15df30da0, C4<0>, C4<0>;
L_0x55a15df30da0 .functor NOR 1, L_0x55a15df30b60, L_0x55a15df30d30, C4<0>, C4<0>;
v0x55a15db6a850_0 .net "q", 0 0, L_0x55a15df30d30;  alias, 1 drivers
v0x55a15db6a930_0 .net "q_bar", 0 0, L_0x55a15df30da0;  alias, 1 drivers
v0x55a15db6a9f0_0 .net "r", 0 0, L_0x55a15df30c70;  alias, 1 drivers
v0x55a15db6aac0_0 .net "s", 0 0, L_0x55a15df30b60;  alias, 1 drivers
S_0x55a15db6b5e0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db69e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df31440 .functor NOT 1, L_0x55a15df30d30, C4<0>, C4<0>, C4<0>;
v0x55a15db6c6b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db6c770_0 .net "d", 0 0, L_0x55a15df30d30;  alias, 1 drivers
v0x55a15db6c8c0_0 .net "q", 0 0, L_0x55a15df31250;  alias, 1 drivers
v0x55a15db6c960_0 .net "q_bar", 0 0, L_0x55a15df312c0;  alias, 1 drivers
S_0x55a15db6b840 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db6b5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df31010 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df30d30, C4<1>, C4<1>;
L_0x55a15df31190 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df31440, C4<1>, C4<1>;
v0x55a15db6c100_0 .net "a", 0 0, L_0x55a15df31010;  1 drivers
v0x55a15db6c1c0_0 .net "b", 0 0, L_0x55a15df31190;  1 drivers
v0x55a15db6c290_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db6c360_0 .net "q", 0 0, L_0x55a15df31250;  alias, 1 drivers
v0x55a15db6c430_0 .net "q_bar", 0 0, L_0x55a15df312c0;  alias, 1 drivers
v0x55a15db6c520_0 .net "r", 0 0, L_0x55a15df31440;  1 drivers
v0x55a15db6c5c0_0 .net "s", 0 0, L_0x55a15df30d30;  alias, 1 drivers
S_0x55a15db6ba90 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db6b840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df31250 .functor NOR 1, L_0x55a15df31190, L_0x55a15df312c0, C4<0>, C4<0>;
L_0x55a15df312c0 .functor NOR 1, L_0x55a15df31010, L_0x55a15df31250, C4<0>, C4<0>;
v0x55a15db6bd20_0 .net "q", 0 0, L_0x55a15df31250;  alias, 1 drivers
v0x55a15db6be00_0 .net "q_bar", 0 0, L_0x55a15df312c0;  alias, 1 drivers
v0x55a15db6bec0_0 .net "r", 0 0, L_0x55a15df31190;  alias, 1 drivers
v0x55a15db6bf90_0 .net "s", 0 0, L_0x55a15df31010;  alias, 1 drivers
S_0x55a15db6ced0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db69b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df308b0 .functor AND 1, L_0x55a15df30920, L_0x55a15df31250, C4<1>, C4<1>;
L_0x55a15df30920 .functor NOT 1, L_0x55a15df307f0, C4<0>, C4<0>, C4<0>;
L_0x55a15df309e0 .functor AND 1, L_0x55a15df307f0, L_0x55a15df4c000, C4<1>, C4<1>;
L_0x55a15df30a50 .functor OR 1, L_0x55a15df309e0, L_0x55a15df308b0, C4<0>, C4<0>;
v0x55a15db6d130_0 .net *"_s1", 0 0, L_0x55a15df30920;  1 drivers
v0x55a15db6d210_0 .net "in0", 0 0, L_0x55a15df31250;  alias, 1 drivers
v0x55a15db6d360_0 .net "in1", 0 0, L_0x55a15df4c000;  alias, 1 drivers
v0x55a15db6d400_0 .net "out", 0 0, L_0x55a15df30a50;  alias, 1 drivers
v0x55a15db6d4a0_0 .net "s0", 0 0, L_0x55a15df307f0;  alias, 1 drivers
v0x55a15db6d540_0 .net "w0", 0 0, L_0x55a15df308b0;  1 drivers
v0x55a15db6d600_0 .net "w1", 0 0, L_0x55a15df309e0;  1 drivers
S_0x55a15db6dce0 .scope module, "obc[3]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df314b0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15db71890_0 .net "a", 0 0, L_0x55a15df31710;  1 drivers
v0x55a15db719e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db71aa0_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15db71b40_0 .net "in", 0 0, L_0x55a15df4c0a0;  1 drivers
v0x55a15db71be0_0 .net "out", 0 0, L_0x55a15df31f10;  1 drivers
v0x55a15db71c80_0 .net "rw", 0 0, L_0x55a15df314b0;  1 drivers
v0x55a15db71d20_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db6df50 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db6dce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df31bd0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db70be0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db70ca0_0 .net "d", 0 0, L_0x55a15df31710;  alias, 1 drivers
v0x55a15db70db0_0 .net "q", 0 0, L_0x55a15df31f10;  alias, 1 drivers
v0x55a15db70e50_0 .net "q0", 0 0, L_0x55a15df319f0;  1 drivers
v0x55a15db70ef0_0 .net "q_bar", 0 0, L_0x55a15df31f80;  1 drivers
S_0x55a15db6e1e0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db6df50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df31b60 .functor NOT 1, L_0x55a15df31710, C4<0>, C4<0>, C4<0>;
v0x55a15db6f370_0 .net "clk", 0 0, L_0x55a15df31bd0;  1 drivers
v0x55a15db6f430_0 .net "d", 0 0, L_0x55a15df31710;  alias, 1 drivers
v0x55a15db6f500_0 .net "q", 0 0, L_0x55a15df319f0;  alias, 1 drivers
v0x55a15db6f620_0 .net "q_bar", 0 0, L_0x55a15df31a60;  1 drivers
S_0x55a15db6e470 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db6e1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df31820 .functor AND 1, L_0x55a15df31bd0, L_0x55a15df31710, C4<1>, C4<1>;
L_0x55a15df31930 .functor AND 1, L_0x55a15df31bd0, L_0x55a15df31b60, C4<1>, C4<1>;
v0x55a15db6ed80_0 .net "a", 0 0, L_0x55a15df31820;  1 drivers
v0x55a15db6ee40_0 .net "b", 0 0, L_0x55a15df31930;  1 drivers
v0x55a15db6ef10_0 .net "en", 0 0, L_0x55a15df31bd0;  alias, 1 drivers
v0x55a15db6efe0_0 .net "q", 0 0, L_0x55a15df319f0;  alias, 1 drivers
v0x55a15db6f0b0_0 .net "q_bar", 0 0, L_0x55a15df31a60;  alias, 1 drivers
v0x55a15db6f1a0_0 .net "r", 0 0, L_0x55a15df31b60;  1 drivers
v0x55a15db6f240_0 .net "s", 0 0, L_0x55a15df31710;  alias, 1 drivers
S_0x55a15db6e710 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db6e470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df319f0 .functor NOR 1, L_0x55a15df31930, L_0x55a15df31a60, C4<0>, C4<0>;
L_0x55a15df31a60 .functor NOR 1, L_0x55a15df31820, L_0x55a15df319f0, C4<0>, C4<0>;
v0x55a15db6e9a0_0 .net "q", 0 0, L_0x55a15df319f0;  alias, 1 drivers
v0x55a15db6ea80_0 .net "q_bar", 0 0, L_0x55a15df31a60;  alias, 1 drivers
v0x55a15db6eb40_0 .net "r", 0 0, L_0x55a15df31930;  alias, 1 drivers
v0x55a15db6ec10_0 .net "s", 0 0, L_0x55a15df31820;  alias, 1 drivers
S_0x55a15db6f730 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db6df50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df32100 .functor NOT 1, L_0x55a15df319f0, C4<0>, C4<0>, C4<0>;
v0x55a15db70800_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db708c0_0 .net "d", 0 0, L_0x55a15df319f0;  alias, 1 drivers
v0x55a15db70a10_0 .net "q", 0 0, L_0x55a15df31f10;  alias, 1 drivers
v0x55a15db70ab0_0 .net "q_bar", 0 0, L_0x55a15df31f80;  alias, 1 drivers
S_0x55a15db6f990 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db6f730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df31cd0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df319f0, C4<1>, C4<1>;
L_0x55a15df31e50 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df32100, C4<1>, C4<1>;
v0x55a15db70250_0 .net "a", 0 0, L_0x55a15df31cd0;  1 drivers
v0x55a15db70310_0 .net "b", 0 0, L_0x55a15df31e50;  1 drivers
v0x55a15db703e0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db704b0_0 .net "q", 0 0, L_0x55a15df31f10;  alias, 1 drivers
v0x55a15db70580_0 .net "q_bar", 0 0, L_0x55a15df31f80;  alias, 1 drivers
v0x55a15db70670_0 .net "r", 0 0, L_0x55a15df32100;  1 drivers
v0x55a15db70710_0 .net "s", 0 0, L_0x55a15df319f0;  alias, 1 drivers
S_0x55a15db6fbe0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db6f990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df31f10 .functor NOR 1, L_0x55a15df31e50, L_0x55a15df31f80, C4<0>, C4<0>;
L_0x55a15df31f80 .functor NOR 1, L_0x55a15df31cd0, L_0x55a15df31f10, C4<0>, C4<0>;
v0x55a15db6fe70_0 .net "q", 0 0, L_0x55a15df31f10;  alias, 1 drivers
v0x55a15db6ff50_0 .net "q_bar", 0 0, L_0x55a15df31f80;  alias, 1 drivers
v0x55a15db70010_0 .net "r", 0 0, L_0x55a15df31e50;  alias, 1 drivers
v0x55a15db700e0_0 .net "s", 0 0, L_0x55a15df31cd0;  alias, 1 drivers
S_0x55a15db71020 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db6dce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df31570 .functor AND 1, L_0x55a15df315e0, L_0x55a15df31f10, C4<1>, C4<1>;
L_0x55a15df315e0 .functor NOT 1, L_0x55a15df314b0, C4<0>, C4<0>, C4<0>;
L_0x55a15df316a0 .functor AND 1, L_0x55a15df314b0, L_0x55a15df4c0a0, C4<1>, C4<1>;
L_0x55a15df31710 .functor OR 1, L_0x55a15df316a0, L_0x55a15df31570, C4<0>, C4<0>;
v0x55a15db71280_0 .net *"_s1", 0 0, L_0x55a15df315e0;  1 drivers
v0x55a15db71360_0 .net "in0", 0 0, L_0x55a15df31f10;  alias, 1 drivers
v0x55a15db714b0_0 .net "in1", 0 0, L_0x55a15df4c0a0;  alias, 1 drivers
v0x55a15db71550_0 .net "out", 0 0, L_0x55a15df31710;  alias, 1 drivers
v0x55a15db715f0_0 .net "s0", 0 0, L_0x55a15df314b0;  alias, 1 drivers
v0x55a15db71690_0 .net "w0", 0 0, L_0x55a15df31570;  1 drivers
v0x55a15db71750_0 .net "w1", 0 0, L_0x55a15df316a0;  1 drivers
S_0x55a15db71e10 .scope module, "obc[4]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df32170 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15db759e0_0 .net "a", 0 0, L_0x55a15df323d0;  1 drivers
v0x55a15db75b30_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db75bf0_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15db75d20_0 .net "in", 0 0, L_0x55a15df4c140;  1 drivers
v0x55a15db75dc0_0 .net "out", 0 0, L_0x55a15df32bd0;  1 drivers
v0x55a15db75e60_0 .net "rw", 0 0, L_0x55a15df32170;  1 drivers
v0x55a15db75f00_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db720d0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db71e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df32890 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db74d30_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db74df0_0 .net "d", 0 0, L_0x55a15df323d0;  alias, 1 drivers
v0x55a15db74f00_0 .net "q", 0 0, L_0x55a15df32bd0;  alias, 1 drivers
v0x55a15db74fa0_0 .net "q0", 0 0, L_0x55a15df326b0;  1 drivers
v0x55a15db75040_0 .net "q_bar", 0 0, L_0x55a15df32c40;  1 drivers
S_0x55a15db72330 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db720d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df32820 .functor NOT 1, L_0x55a15df323d0, C4<0>, C4<0>, C4<0>;
v0x55a15db734c0_0 .net "clk", 0 0, L_0x55a15df32890;  1 drivers
v0x55a15db73580_0 .net "d", 0 0, L_0x55a15df323d0;  alias, 1 drivers
v0x55a15db73650_0 .net "q", 0 0, L_0x55a15df326b0;  alias, 1 drivers
v0x55a15db73770_0 .net "q_bar", 0 0, L_0x55a15df32720;  1 drivers
S_0x55a15db725c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db72330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df324e0 .functor AND 1, L_0x55a15df32890, L_0x55a15df323d0, C4<1>, C4<1>;
L_0x55a15df325f0 .functor AND 1, L_0x55a15df32890, L_0x55a15df32820, C4<1>, C4<1>;
v0x55a15db72ed0_0 .net "a", 0 0, L_0x55a15df324e0;  1 drivers
v0x55a15db72f90_0 .net "b", 0 0, L_0x55a15df325f0;  1 drivers
v0x55a15db73060_0 .net "en", 0 0, L_0x55a15df32890;  alias, 1 drivers
v0x55a15db73130_0 .net "q", 0 0, L_0x55a15df326b0;  alias, 1 drivers
v0x55a15db73200_0 .net "q_bar", 0 0, L_0x55a15df32720;  alias, 1 drivers
v0x55a15db732f0_0 .net "r", 0 0, L_0x55a15df32820;  1 drivers
v0x55a15db73390_0 .net "s", 0 0, L_0x55a15df323d0;  alias, 1 drivers
S_0x55a15db72860 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db725c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df326b0 .functor NOR 1, L_0x55a15df325f0, L_0x55a15df32720, C4<0>, C4<0>;
L_0x55a15df32720 .functor NOR 1, L_0x55a15df324e0, L_0x55a15df326b0, C4<0>, C4<0>;
v0x55a15db72af0_0 .net "q", 0 0, L_0x55a15df326b0;  alias, 1 drivers
v0x55a15db72bd0_0 .net "q_bar", 0 0, L_0x55a15df32720;  alias, 1 drivers
v0x55a15db72c90_0 .net "r", 0 0, L_0x55a15df325f0;  alias, 1 drivers
v0x55a15db72d60_0 .net "s", 0 0, L_0x55a15df324e0;  alias, 1 drivers
S_0x55a15db73880 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db720d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df32dc0 .functor NOT 1, L_0x55a15df326b0, C4<0>, C4<0>, C4<0>;
v0x55a15db74950_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db74a10_0 .net "d", 0 0, L_0x55a15df326b0;  alias, 1 drivers
v0x55a15db74b60_0 .net "q", 0 0, L_0x55a15df32bd0;  alias, 1 drivers
v0x55a15db74c00_0 .net "q_bar", 0 0, L_0x55a15df32c40;  alias, 1 drivers
S_0x55a15db73ae0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db73880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df32990 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df326b0, C4<1>, C4<1>;
L_0x55a15df32b10 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df32dc0, C4<1>, C4<1>;
v0x55a15db743a0_0 .net "a", 0 0, L_0x55a15df32990;  1 drivers
v0x55a15db74460_0 .net "b", 0 0, L_0x55a15df32b10;  1 drivers
v0x55a15db74530_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db74600_0 .net "q", 0 0, L_0x55a15df32bd0;  alias, 1 drivers
v0x55a15db746d0_0 .net "q_bar", 0 0, L_0x55a15df32c40;  alias, 1 drivers
v0x55a15db747c0_0 .net "r", 0 0, L_0x55a15df32dc0;  1 drivers
v0x55a15db74860_0 .net "s", 0 0, L_0x55a15df326b0;  alias, 1 drivers
S_0x55a15db73d30 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db73ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df32bd0 .functor NOR 1, L_0x55a15df32b10, L_0x55a15df32c40, C4<0>, C4<0>;
L_0x55a15df32c40 .functor NOR 1, L_0x55a15df32990, L_0x55a15df32bd0, C4<0>, C4<0>;
v0x55a15db73fc0_0 .net "q", 0 0, L_0x55a15df32bd0;  alias, 1 drivers
v0x55a15db740a0_0 .net "q_bar", 0 0, L_0x55a15df32c40;  alias, 1 drivers
v0x55a15db74160_0 .net "r", 0 0, L_0x55a15df32b10;  alias, 1 drivers
v0x55a15db74230_0 .net "s", 0 0, L_0x55a15df32990;  alias, 1 drivers
S_0x55a15db75170 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db71e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df32230 .functor AND 1, L_0x55a15df322a0, L_0x55a15df32bd0, C4<1>, C4<1>;
L_0x55a15df322a0 .functor NOT 1, L_0x55a15df32170, C4<0>, C4<0>, C4<0>;
L_0x55a15df32360 .functor AND 1, L_0x55a15df32170, L_0x55a15df4c140, C4<1>, C4<1>;
L_0x55a15df323d0 .functor OR 1, L_0x55a15df32360, L_0x55a15df32230, C4<0>, C4<0>;
v0x55a15db753d0_0 .net *"_s1", 0 0, L_0x55a15df322a0;  1 drivers
v0x55a15db754b0_0 .net "in0", 0 0, L_0x55a15df32bd0;  alias, 1 drivers
v0x55a15db75600_0 .net "in1", 0 0, L_0x55a15df4c140;  alias, 1 drivers
v0x55a15db756a0_0 .net "out", 0 0, L_0x55a15df323d0;  alias, 1 drivers
v0x55a15db75740_0 .net "s0", 0 0, L_0x55a15df32170;  alias, 1 drivers
v0x55a15db757e0_0 .net "w0", 0 0, L_0x55a15df32230;  1 drivers
v0x55a15db758a0_0 .net "w1", 0 0, L_0x55a15df32360;  1 drivers
S_0x55a15db75ff0 .scope module, "obc[5]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df32e30 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15db79b50_0 .net "a", 0 0, L_0x55a15df33090;  1 drivers
v0x55a15db79ca0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db79d60_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15db79e00_0 .net "in", 0 0, L_0x55a15df4c220;  1 drivers
v0x55a15db79ea0_0 .net "out", 0 0, L_0x55a15df33890;  1 drivers
v0x55a15db79f40_0 .net "rw", 0 0, L_0x55a15df32e30;  1 drivers
v0x55a15db79fe0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db76210 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db75ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df33550 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db78ea0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db78f60_0 .net "d", 0 0, L_0x55a15df33090;  alias, 1 drivers
v0x55a15db79070_0 .net "q", 0 0, L_0x55a15df33890;  alias, 1 drivers
v0x55a15db79110_0 .net "q0", 0 0, L_0x55a15df33370;  1 drivers
v0x55a15db791b0_0 .net "q_bar", 0 0, L_0x55a15df33900;  1 drivers
S_0x55a15db764a0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db76210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df334e0 .functor NOT 1, L_0x55a15df33090, C4<0>, C4<0>, C4<0>;
v0x55a15db77630_0 .net "clk", 0 0, L_0x55a15df33550;  1 drivers
v0x55a15db776f0_0 .net "d", 0 0, L_0x55a15df33090;  alias, 1 drivers
v0x55a15db777c0_0 .net "q", 0 0, L_0x55a15df33370;  alias, 1 drivers
v0x55a15db778e0_0 .net "q_bar", 0 0, L_0x55a15df333e0;  1 drivers
S_0x55a15db76730 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db764a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df331a0 .functor AND 1, L_0x55a15df33550, L_0x55a15df33090, C4<1>, C4<1>;
L_0x55a15df332b0 .functor AND 1, L_0x55a15df33550, L_0x55a15df334e0, C4<1>, C4<1>;
v0x55a15db77040_0 .net "a", 0 0, L_0x55a15df331a0;  1 drivers
v0x55a15db77100_0 .net "b", 0 0, L_0x55a15df332b0;  1 drivers
v0x55a15db771d0_0 .net "en", 0 0, L_0x55a15df33550;  alias, 1 drivers
v0x55a15db772a0_0 .net "q", 0 0, L_0x55a15df33370;  alias, 1 drivers
v0x55a15db77370_0 .net "q_bar", 0 0, L_0x55a15df333e0;  alias, 1 drivers
v0x55a15db77460_0 .net "r", 0 0, L_0x55a15df334e0;  1 drivers
v0x55a15db77500_0 .net "s", 0 0, L_0x55a15df33090;  alias, 1 drivers
S_0x55a15db769d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db76730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df33370 .functor NOR 1, L_0x55a15df332b0, L_0x55a15df333e0, C4<0>, C4<0>;
L_0x55a15df333e0 .functor NOR 1, L_0x55a15df331a0, L_0x55a15df33370, C4<0>, C4<0>;
v0x55a15db76c60_0 .net "q", 0 0, L_0x55a15df33370;  alias, 1 drivers
v0x55a15db76d40_0 .net "q_bar", 0 0, L_0x55a15df333e0;  alias, 1 drivers
v0x55a15db76e00_0 .net "r", 0 0, L_0x55a15df332b0;  alias, 1 drivers
v0x55a15db76ed0_0 .net "s", 0 0, L_0x55a15df331a0;  alias, 1 drivers
S_0x55a15db779f0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db76210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df33a80 .functor NOT 1, L_0x55a15df33370, C4<0>, C4<0>, C4<0>;
v0x55a15db78ac0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db78b80_0 .net "d", 0 0, L_0x55a15df33370;  alias, 1 drivers
v0x55a15db78cd0_0 .net "q", 0 0, L_0x55a15df33890;  alias, 1 drivers
v0x55a15db78d70_0 .net "q_bar", 0 0, L_0x55a15df33900;  alias, 1 drivers
S_0x55a15db77c50 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db779f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df33650 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df33370, C4<1>, C4<1>;
L_0x55a15df337d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df33a80, C4<1>, C4<1>;
v0x55a15db78510_0 .net "a", 0 0, L_0x55a15df33650;  1 drivers
v0x55a15db785d0_0 .net "b", 0 0, L_0x55a15df337d0;  1 drivers
v0x55a15db786a0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db78770_0 .net "q", 0 0, L_0x55a15df33890;  alias, 1 drivers
v0x55a15db78840_0 .net "q_bar", 0 0, L_0x55a15df33900;  alias, 1 drivers
v0x55a15db78930_0 .net "r", 0 0, L_0x55a15df33a80;  1 drivers
v0x55a15db789d0_0 .net "s", 0 0, L_0x55a15df33370;  alias, 1 drivers
S_0x55a15db77ea0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db77c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df33890 .functor NOR 1, L_0x55a15df337d0, L_0x55a15df33900, C4<0>, C4<0>;
L_0x55a15df33900 .functor NOR 1, L_0x55a15df33650, L_0x55a15df33890, C4<0>, C4<0>;
v0x55a15db78130_0 .net "q", 0 0, L_0x55a15df33890;  alias, 1 drivers
v0x55a15db78210_0 .net "q_bar", 0 0, L_0x55a15df33900;  alias, 1 drivers
v0x55a15db782d0_0 .net "r", 0 0, L_0x55a15df337d0;  alias, 1 drivers
v0x55a15db783a0_0 .net "s", 0 0, L_0x55a15df33650;  alias, 1 drivers
S_0x55a15db792e0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db75ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df32ef0 .functor AND 1, L_0x55a15df32f60, L_0x55a15df33890, C4<1>, C4<1>;
L_0x55a15df32f60 .functor NOT 1, L_0x55a15df32e30, C4<0>, C4<0>, C4<0>;
L_0x55a15df33020 .functor AND 1, L_0x55a15df32e30, L_0x55a15df4c220, C4<1>, C4<1>;
L_0x55a15df33090 .functor OR 1, L_0x55a15df33020, L_0x55a15df32ef0, C4<0>, C4<0>;
v0x55a15db79540_0 .net *"_s1", 0 0, L_0x55a15df32f60;  1 drivers
v0x55a15db79620_0 .net "in0", 0 0, L_0x55a15df33890;  alias, 1 drivers
v0x55a15db79770_0 .net "in1", 0 0, L_0x55a15df4c220;  alias, 1 drivers
v0x55a15db79810_0 .net "out", 0 0, L_0x55a15df33090;  alias, 1 drivers
v0x55a15db798b0_0 .net "s0", 0 0, L_0x55a15df32e30;  alias, 1 drivers
v0x55a15db79950_0 .net "w0", 0 0, L_0x55a15df32ef0;  1 drivers
v0x55a15db79a10_0 .net "w1", 0 0, L_0x55a15df33020;  1 drivers
S_0x55a15db7a0d0 .scope module, "obc[6]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df33af0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15db7dc80_0 .net "a", 0 0, L_0x55a15df33d50;  1 drivers
v0x55a15db7ddd0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db7de90_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15db7df30_0 .net "in", 0 0, L_0x55a15df4c2c0;  1 drivers
v0x55a15db7dfd0_0 .net "out", 0 0, L_0x55a15df34550;  1 drivers
v0x55a15db7e070_0 .net "rw", 0 0, L_0x55a15df33af0;  1 drivers
v0x55a15db7e110_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db7a340 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db7a0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df34210 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db7cfd0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db7d090_0 .net "d", 0 0, L_0x55a15df33d50;  alias, 1 drivers
v0x55a15db7d1a0_0 .net "q", 0 0, L_0x55a15df34550;  alias, 1 drivers
v0x55a15db7d240_0 .net "q0", 0 0, L_0x55a15df34030;  1 drivers
v0x55a15db7d2e0_0 .net "q_bar", 0 0, L_0x55a15df345c0;  1 drivers
S_0x55a15db7a5d0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db7a340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df341a0 .functor NOT 1, L_0x55a15df33d50, C4<0>, C4<0>, C4<0>;
v0x55a15db7b760_0 .net "clk", 0 0, L_0x55a15df34210;  1 drivers
v0x55a15db7b820_0 .net "d", 0 0, L_0x55a15df33d50;  alias, 1 drivers
v0x55a15db7b8f0_0 .net "q", 0 0, L_0x55a15df34030;  alias, 1 drivers
v0x55a15db7ba10_0 .net "q_bar", 0 0, L_0x55a15df340a0;  1 drivers
S_0x55a15db7a860 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db7a5d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df33e60 .functor AND 1, L_0x55a15df34210, L_0x55a15df33d50, C4<1>, C4<1>;
L_0x55a15df33f70 .functor AND 1, L_0x55a15df34210, L_0x55a15df341a0, C4<1>, C4<1>;
v0x55a15db7b170_0 .net "a", 0 0, L_0x55a15df33e60;  1 drivers
v0x55a15db7b230_0 .net "b", 0 0, L_0x55a15df33f70;  1 drivers
v0x55a15db7b300_0 .net "en", 0 0, L_0x55a15df34210;  alias, 1 drivers
v0x55a15db7b3d0_0 .net "q", 0 0, L_0x55a15df34030;  alias, 1 drivers
v0x55a15db7b4a0_0 .net "q_bar", 0 0, L_0x55a15df340a0;  alias, 1 drivers
v0x55a15db7b590_0 .net "r", 0 0, L_0x55a15df341a0;  1 drivers
v0x55a15db7b630_0 .net "s", 0 0, L_0x55a15df33d50;  alias, 1 drivers
S_0x55a15db7ab00 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db7a860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df34030 .functor NOR 1, L_0x55a15df33f70, L_0x55a15df340a0, C4<0>, C4<0>;
L_0x55a15df340a0 .functor NOR 1, L_0x55a15df33e60, L_0x55a15df34030, C4<0>, C4<0>;
v0x55a15db7ad90_0 .net "q", 0 0, L_0x55a15df34030;  alias, 1 drivers
v0x55a15db7ae70_0 .net "q_bar", 0 0, L_0x55a15df340a0;  alias, 1 drivers
v0x55a15db7af30_0 .net "r", 0 0, L_0x55a15df33f70;  alias, 1 drivers
v0x55a15db7b000_0 .net "s", 0 0, L_0x55a15df33e60;  alias, 1 drivers
S_0x55a15db7bb20 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db7a340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df34740 .functor NOT 1, L_0x55a15df34030, C4<0>, C4<0>, C4<0>;
v0x55a15db7cbf0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db7ccb0_0 .net "d", 0 0, L_0x55a15df34030;  alias, 1 drivers
v0x55a15db7ce00_0 .net "q", 0 0, L_0x55a15df34550;  alias, 1 drivers
v0x55a15db7cea0_0 .net "q_bar", 0 0, L_0x55a15df345c0;  alias, 1 drivers
S_0x55a15db7bd80 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db7bb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df34310 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df34030, C4<1>, C4<1>;
L_0x55a15df34490 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df34740, C4<1>, C4<1>;
v0x55a15db7c640_0 .net "a", 0 0, L_0x55a15df34310;  1 drivers
v0x55a15db7c700_0 .net "b", 0 0, L_0x55a15df34490;  1 drivers
v0x55a15db7c7d0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db7c8a0_0 .net "q", 0 0, L_0x55a15df34550;  alias, 1 drivers
v0x55a15db7c970_0 .net "q_bar", 0 0, L_0x55a15df345c0;  alias, 1 drivers
v0x55a15db7ca60_0 .net "r", 0 0, L_0x55a15df34740;  1 drivers
v0x55a15db7cb00_0 .net "s", 0 0, L_0x55a15df34030;  alias, 1 drivers
S_0x55a15db7bfd0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db7bd80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df34550 .functor NOR 1, L_0x55a15df34490, L_0x55a15df345c0, C4<0>, C4<0>;
L_0x55a15df345c0 .functor NOR 1, L_0x55a15df34310, L_0x55a15df34550, C4<0>, C4<0>;
v0x55a15db7c260_0 .net "q", 0 0, L_0x55a15df34550;  alias, 1 drivers
v0x55a15db7c340_0 .net "q_bar", 0 0, L_0x55a15df345c0;  alias, 1 drivers
v0x55a15db7c400_0 .net "r", 0 0, L_0x55a15df34490;  alias, 1 drivers
v0x55a15db7c4d0_0 .net "s", 0 0, L_0x55a15df34310;  alias, 1 drivers
S_0x55a15db7d410 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db7a0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df33bb0 .functor AND 1, L_0x55a15df33c20, L_0x55a15df34550, C4<1>, C4<1>;
L_0x55a15df33c20 .functor NOT 1, L_0x55a15df33af0, C4<0>, C4<0>, C4<0>;
L_0x55a15df33ce0 .functor AND 1, L_0x55a15df33af0, L_0x55a15df4c2c0, C4<1>, C4<1>;
L_0x55a15df33d50 .functor OR 1, L_0x55a15df33ce0, L_0x55a15df33bb0, C4<0>, C4<0>;
v0x55a15db7d670_0 .net *"_s1", 0 0, L_0x55a15df33c20;  1 drivers
v0x55a15db7d750_0 .net "in0", 0 0, L_0x55a15df34550;  alias, 1 drivers
v0x55a15db7d8a0_0 .net "in1", 0 0, L_0x55a15df4c2c0;  alias, 1 drivers
v0x55a15db7d940_0 .net "out", 0 0, L_0x55a15df33d50;  alias, 1 drivers
v0x55a15db7d9e0_0 .net "s0", 0 0, L_0x55a15df33af0;  alias, 1 drivers
v0x55a15db7da80_0 .net "w0", 0 0, L_0x55a15df33bb0;  1 drivers
v0x55a15db7db40_0 .net "w1", 0 0, L_0x55a15df33ce0;  1 drivers
S_0x55a15db7e200 .scope module, "obc[7]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df347b0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15db81db0_0 .net "a", 0 0, L_0x55a15df34a10;  1 drivers
v0x55a15db81f00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db81fc0_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15db82060_0 .net "in", 0 0, L_0x55a15df4c3b0;  1 drivers
v0x55a15db82100_0 .net "out", 0 0, L_0x55a15df35210;  1 drivers
v0x55a15db821a0_0 .net "rw", 0 0, L_0x55a15df347b0;  1 drivers
v0x55a15db82240_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db7e470 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db7e200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df34ed0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db81100_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db811c0_0 .net "d", 0 0, L_0x55a15df34a10;  alias, 1 drivers
v0x55a15db812d0_0 .net "q", 0 0, L_0x55a15df35210;  alias, 1 drivers
v0x55a15db81370_0 .net "q0", 0 0, L_0x55a15df34cf0;  1 drivers
v0x55a15db81410_0 .net "q_bar", 0 0, L_0x55a15df35280;  1 drivers
S_0x55a15db7e700 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db7e470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df34e60 .functor NOT 1, L_0x55a15df34a10, C4<0>, C4<0>, C4<0>;
v0x55a15db7f890_0 .net "clk", 0 0, L_0x55a15df34ed0;  1 drivers
v0x55a15db7f950_0 .net "d", 0 0, L_0x55a15df34a10;  alias, 1 drivers
v0x55a15db7fa20_0 .net "q", 0 0, L_0x55a15df34cf0;  alias, 1 drivers
v0x55a15db7fb40_0 .net "q_bar", 0 0, L_0x55a15df34d60;  1 drivers
S_0x55a15db7e990 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db7e700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df34b20 .functor AND 1, L_0x55a15df34ed0, L_0x55a15df34a10, C4<1>, C4<1>;
L_0x55a15df34c30 .functor AND 1, L_0x55a15df34ed0, L_0x55a15df34e60, C4<1>, C4<1>;
v0x55a15db7f2a0_0 .net "a", 0 0, L_0x55a15df34b20;  1 drivers
v0x55a15db7f360_0 .net "b", 0 0, L_0x55a15df34c30;  1 drivers
v0x55a15db7f430_0 .net "en", 0 0, L_0x55a15df34ed0;  alias, 1 drivers
v0x55a15db7f500_0 .net "q", 0 0, L_0x55a15df34cf0;  alias, 1 drivers
v0x55a15db7f5d0_0 .net "q_bar", 0 0, L_0x55a15df34d60;  alias, 1 drivers
v0x55a15db7f6c0_0 .net "r", 0 0, L_0x55a15df34e60;  1 drivers
v0x55a15db7f760_0 .net "s", 0 0, L_0x55a15df34a10;  alias, 1 drivers
S_0x55a15db7ec30 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db7e990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df34cf0 .functor NOR 1, L_0x55a15df34c30, L_0x55a15df34d60, C4<0>, C4<0>;
L_0x55a15df34d60 .functor NOR 1, L_0x55a15df34b20, L_0x55a15df34cf0, C4<0>, C4<0>;
v0x55a15db7eec0_0 .net "q", 0 0, L_0x55a15df34cf0;  alias, 1 drivers
v0x55a15db7efa0_0 .net "q_bar", 0 0, L_0x55a15df34d60;  alias, 1 drivers
v0x55a15db7f060_0 .net "r", 0 0, L_0x55a15df34c30;  alias, 1 drivers
v0x55a15db7f130_0 .net "s", 0 0, L_0x55a15df34b20;  alias, 1 drivers
S_0x55a15db7fc50 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db7e470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df35400 .functor NOT 1, L_0x55a15df34cf0, C4<0>, C4<0>, C4<0>;
v0x55a15db80d20_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db80de0_0 .net "d", 0 0, L_0x55a15df34cf0;  alias, 1 drivers
v0x55a15db80f30_0 .net "q", 0 0, L_0x55a15df35210;  alias, 1 drivers
v0x55a15db80fd0_0 .net "q_bar", 0 0, L_0x55a15df35280;  alias, 1 drivers
S_0x55a15db7feb0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db7fc50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df34fd0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df34cf0, C4<1>, C4<1>;
L_0x55a15df35150 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df35400, C4<1>, C4<1>;
v0x55a15db80770_0 .net "a", 0 0, L_0x55a15df34fd0;  1 drivers
v0x55a15db80830_0 .net "b", 0 0, L_0x55a15df35150;  1 drivers
v0x55a15db80900_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db809d0_0 .net "q", 0 0, L_0x55a15df35210;  alias, 1 drivers
v0x55a15db80aa0_0 .net "q_bar", 0 0, L_0x55a15df35280;  alias, 1 drivers
v0x55a15db80b90_0 .net "r", 0 0, L_0x55a15df35400;  1 drivers
v0x55a15db80c30_0 .net "s", 0 0, L_0x55a15df34cf0;  alias, 1 drivers
S_0x55a15db80100 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db7feb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df35210 .functor NOR 1, L_0x55a15df35150, L_0x55a15df35280, C4<0>, C4<0>;
L_0x55a15df35280 .functor NOR 1, L_0x55a15df34fd0, L_0x55a15df35210, C4<0>, C4<0>;
v0x55a15db80390_0 .net "q", 0 0, L_0x55a15df35210;  alias, 1 drivers
v0x55a15db80470_0 .net "q_bar", 0 0, L_0x55a15df35280;  alias, 1 drivers
v0x55a15db80530_0 .net "r", 0 0, L_0x55a15df35150;  alias, 1 drivers
v0x55a15db80600_0 .net "s", 0 0, L_0x55a15df34fd0;  alias, 1 drivers
S_0x55a15db81540 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db7e200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df34870 .functor AND 1, L_0x55a15df348e0, L_0x55a15df35210, C4<1>, C4<1>;
L_0x55a15df348e0 .functor NOT 1, L_0x55a15df347b0, C4<0>, C4<0>, C4<0>;
L_0x55a15df349a0 .functor AND 1, L_0x55a15df347b0, L_0x55a15df4c3b0, C4<1>, C4<1>;
L_0x55a15df34a10 .functor OR 1, L_0x55a15df349a0, L_0x55a15df34870, C4<0>, C4<0>;
v0x55a15db817a0_0 .net *"_s1", 0 0, L_0x55a15df348e0;  1 drivers
v0x55a15db81880_0 .net "in0", 0 0, L_0x55a15df35210;  alias, 1 drivers
v0x55a15db819d0_0 .net "in1", 0 0, L_0x55a15df4c3b0;  alias, 1 drivers
v0x55a15db81a70_0 .net "out", 0 0, L_0x55a15df34a10;  alias, 1 drivers
v0x55a15db81b10_0 .net "s0", 0 0, L_0x55a15df347b0;  alias, 1 drivers
v0x55a15db81bb0_0 .net "w0", 0 0, L_0x55a15df34870;  1 drivers
v0x55a15db81c70_0 .net "w1", 0 0, L_0x55a15df349a0;  1 drivers
S_0x55a15db82330 .scope module, "obc[8]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df35470 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15db85f20_0 .net "a", 0 0, L_0x55a15df356d0;  1 drivers
v0x55a15db86070_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db86130_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15db861d0_0 .net "in", 0 0, L_0x55a15df4c450;  1 drivers
v0x55a15db86270_0 .net "out", 0 0, L_0x55a15df35ed0;  1 drivers
v0x55a15db86310_0 .net "rw", 0 0, L_0x55a15df35470;  1 drivers
v0x55a15db863b0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db82630 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db82330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df35b90 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db85270_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db85330_0 .net "d", 0 0, L_0x55a15df356d0;  alias, 1 drivers
v0x55a15db85440_0 .net "q", 0 0, L_0x55a15df35ed0;  alias, 1 drivers
v0x55a15db854e0_0 .net "q0", 0 0, L_0x55a15df359b0;  1 drivers
v0x55a15db85580_0 .net "q_bar", 0 0, L_0x55a15df35f40;  1 drivers
S_0x55a15db82870 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db82630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df35b20 .functor NOT 1, L_0x55a15df356d0, C4<0>, C4<0>, C4<0>;
v0x55a15db83a00_0 .net "clk", 0 0, L_0x55a15df35b90;  1 drivers
v0x55a15db83ac0_0 .net "d", 0 0, L_0x55a15df356d0;  alias, 1 drivers
v0x55a15db83b90_0 .net "q", 0 0, L_0x55a15df359b0;  alias, 1 drivers
v0x55a15db83cb0_0 .net "q_bar", 0 0, L_0x55a15df35a20;  1 drivers
S_0x55a15db82b00 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db82870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df357e0 .functor AND 1, L_0x55a15df35b90, L_0x55a15df356d0, C4<1>, C4<1>;
L_0x55a15df358f0 .functor AND 1, L_0x55a15df35b90, L_0x55a15df35b20, C4<1>, C4<1>;
v0x55a15db83410_0 .net "a", 0 0, L_0x55a15df357e0;  1 drivers
v0x55a15db834d0_0 .net "b", 0 0, L_0x55a15df358f0;  1 drivers
v0x55a15db835a0_0 .net "en", 0 0, L_0x55a15df35b90;  alias, 1 drivers
v0x55a15db83670_0 .net "q", 0 0, L_0x55a15df359b0;  alias, 1 drivers
v0x55a15db83740_0 .net "q_bar", 0 0, L_0x55a15df35a20;  alias, 1 drivers
v0x55a15db83830_0 .net "r", 0 0, L_0x55a15df35b20;  1 drivers
v0x55a15db838d0_0 .net "s", 0 0, L_0x55a15df356d0;  alias, 1 drivers
S_0x55a15db82da0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db82b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df359b0 .functor NOR 1, L_0x55a15df358f0, L_0x55a15df35a20, C4<0>, C4<0>;
L_0x55a15df35a20 .functor NOR 1, L_0x55a15df357e0, L_0x55a15df359b0, C4<0>, C4<0>;
v0x55a15db83030_0 .net "q", 0 0, L_0x55a15df359b0;  alias, 1 drivers
v0x55a15db83110_0 .net "q_bar", 0 0, L_0x55a15df35a20;  alias, 1 drivers
v0x55a15db831d0_0 .net "r", 0 0, L_0x55a15df358f0;  alias, 1 drivers
v0x55a15db832a0_0 .net "s", 0 0, L_0x55a15df357e0;  alias, 1 drivers
S_0x55a15db83dc0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db82630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df360c0 .functor NOT 1, L_0x55a15df359b0, C4<0>, C4<0>, C4<0>;
v0x55a15db84e90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db84f50_0 .net "d", 0 0, L_0x55a15df359b0;  alias, 1 drivers
v0x55a15db850a0_0 .net "q", 0 0, L_0x55a15df35ed0;  alias, 1 drivers
v0x55a15db85140_0 .net "q_bar", 0 0, L_0x55a15df35f40;  alias, 1 drivers
S_0x55a15db84020 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db83dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df35c90 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df359b0, C4<1>, C4<1>;
L_0x55a15df35e10 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df360c0, C4<1>, C4<1>;
v0x55a15db848e0_0 .net "a", 0 0, L_0x55a15df35c90;  1 drivers
v0x55a15db849a0_0 .net "b", 0 0, L_0x55a15df35e10;  1 drivers
v0x55a15db84a70_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db84b40_0 .net "q", 0 0, L_0x55a15df35ed0;  alias, 1 drivers
v0x55a15db84c10_0 .net "q_bar", 0 0, L_0x55a15df35f40;  alias, 1 drivers
v0x55a15db84d00_0 .net "r", 0 0, L_0x55a15df360c0;  1 drivers
v0x55a15db84da0_0 .net "s", 0 0, L_0x55a15df359b0;  alias, 1 drivers
S_0x55a15db84270 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db84020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df35ed0 .functor NOR 1, L_0x55a15df35e10, L_0x55a15df35f40, C4<0>, C4<0>;
L_0x55a15df35f40 .functor NOR 1, L_0x55a15df35c90, L_0x55a15df35ed0, C4<0>, C4<0>;
v0x55a15db84500_0 .net "q", 0 0, L_0x55a15df35ed0;  alias, 1 drivers
v0x55a15db845e0_0 .net "q_bar", 0 0, L_0x55a15df35f40;  alias, 1 drivers
v0x55a15db846a0_0 .net "r", 0 0, L_0x55a15df35e10;  alias, 1 drivers
v0x55a15db84770_0 .net "s", 0 0, L_0x55a15df35c90;  alias, 1 drivers
S_0x55a15db856b0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db82330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df35530 .functor AND 1, L_0x55a15df355a0, L_0x55a15df35ed0, C4<1>, C4<1>;
L_0x55a15df355a0 .functor NOT 1, L_0x55a15df35470, C4<0>, C4<0>, C4<0>;
L_0x55a15df35660 .functor AND 1, L_0x55a15df35470, L_0x55a15df4c450, C4<1>, C4<1>;
L_0x55a15df356d0 .functor OR 1, L_0x55a15df35660, L_0x55a15df35530, C4<0>, C4<0>;
v0x55a15db85910_0 .net *"_s1", 0 0, L_0x55a15df355a0;  1 drivers
v0x55a15db859f0_0 .net "in0", 0 0, L_0x55a15df35ed0;  alias, 1 drivers
v0x55a15db85b40_0 .net "in1", 0 0, L_0x55a15df4c450;  alias, 1 drivers
v0x55a15db85be0_0 .net "out", 0 0, L_0x55a15df356d0;  alias, 1 drivers
v0x55a15db85c80_0 .net "s0", 0 0, L_0x55a15df35470;  alias, 1 drivers
v0x55a15db85d20_0 .net "w0", 0 0, L_0x55a15df35530;  1 drivers
v0x55a15db85de0_0 .net "w1", 0 0, L_0x55a15df35660;  1 drivers
S_0x55a15db864a0 .scope module, "obc[9]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df36130 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15db89fc0_0 .net "a", 0 0, L_0x55a15df36390;  1 drivers
v0x55a15db8a110_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db8a1d0_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15db8a270_0 .net "in", 0 0, L_0x55a15df4c4f0;  1 drivers
v0x55a15db8a310_0 .net "out", 0 0, L_0x55a15df36b90;  1 drivers
v0x55a15db8a3b0_0 .net "rw", 0 0, L_0x55a15df36130;  1 drivers
v0x55a15db8a450_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db86710 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db864a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df36850 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db89310_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db893d0_0 .net "d", 0 0, L_0x55a15df36390;  alias, 1 drivers
v0x55a15db894e0_0 .net "q", 0 0, L_0x55a15df36b90;  alias, 1 drivers
v0x55a15db89580_0 .net "q0", 0 0, L_0x55a15df36670;  1 drivers
v0x55a15db89620_0 .net "q_bar", 0 0, L_0x55a15df36c00;  1 drivers
S_0x55a15db869a0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db86710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df367e0 .functor NOT 1, L_0x55a15df36390, C4<0>, C4<0>, C4<0>;
v0x55a15db87b30_0 .net "clk", 0 0, L_0x55a15df36850;  1 drivers
v0x55a15db87bf0_0 .net "d", 0 0, L_0x55a15df36390;  alias, 1 drivers
v0x55a15db87cc0_0 .net "q", 0 0, L_0x55a15df36670;  alias, 1 drivers
v0x55a15db87de0_0 .net "q_bar", 0 0, L_0x55a15df366e0;  1 drivers
S_0x55a15db86c30 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db869a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df364a0 .functor AND 1, L_0x55a15df36850, L_0x55a15df36390, C4<1>, C4<1>;
L_0x55a15df365b0 .functor AND 1, L_0x55a15df36850, L_0x55a15df367e0, C4<1>, C4<1>;
v0x55a15db87540_0 .net "a", 0 0, L_0x55a15df364a0;  1 drivers
v0x55a15db87600_0 .net "b", 0 0, L_0x55a15df365b0;  1 drivers
v0x55a15db876d0_0 .net "en", 0 0, L_0x55a15df36850;  alias, 1 drivers
v0x55a15db877a0_0 .net "q", 0 0, L_0x55a15df36670;  alias, 1 drivers
v0x55a15db87870_0 .net "q_bar", 0 0, L_0x55a15df366e0;  alias, 1 drivers
v0x55a15db87960_0 .net "r", 0 0, L_0x55a15df367e0;  1 drivers
v0x55a15db87a00_0 .net "s", 0 0, L_0x55a15df36390;  alias, 1 drivers
S_0x55a15db86ed0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db86c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df36670 .functor NOR 1, L_0x55a15df365b0, L_0x55a15df366e0, C4<0>, C4<0>;
L_0x55a15df366e0 .functor NOR 1, L_0x55a15df364a0, L_0x55a15df36670, C4<0>, C4<0>;
v0x55a15db87160_0 .net "q", 0 0, L_0x55a15df36670;  alias, 1 drivers
v0x55a15db87240_0 .net "q_bar", 0 0, L_0x55a15df366e0;  alias, 1 drivers
v0x55a15db87300_0 .net "r", 0 0, L_0x55a15df365b0;  alias, 1 drivers
v0x55a15db873d0_0 .net "s", 0 0, L_0x55a15df364a0;  alias, 1 drivers
S_0x55a15db87ef0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db86710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df36d80 .functor NOT 1, L_0x55a15df36670, C4<0>, C4<0>, C4<0>;
v0x55a15db88fc0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db89080_0 .net "d", 0 0, L_0x55a15df36670;  alias, 1 drivers
v0x55a15db89140_0 .net "q", 0 0, L_0x55a15df36b90;  alias, 1 drivers
v0x55a15db891e0_0 .net "q_bar", 0 0, L_0x55a15df36c00;  alias, 1 drivers
S_0x55a15db88150 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db87ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df36950 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df36670, C4<1>, C4<1>;
L_0x55a15df36ad0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df36d80, C4<1>, C4<1>;
v0x55a15db88a10_0 .net "a", 0 0, L_0x55a15df36950;  1 drivers
v0x55a15db88ad0_0 .net "b", 0 0, L_0x55a15df36ad0;  1 drivers
v0x55a15db88ba0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db88c70_0 .net "q", 0 0, L_0x55a15df36b90;  alias, 1 drivers
v0x55a15db88d40_0 .net "q_bar", 0 0, L_0x55a15df36c00;  alias, 1 drivers
v0x55a15db88e30_0 .net "r", 0 0, L_0x55a15df36d80;  1 drivers
v0x55a15db88ed0_0 .net "s", 0 0, L_0x55a15df36670;  alias, 1 drivers
S_0x55a15db883a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db88150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df36b90 .functor NOR 1, L_0x55a15df36ad0, L_0x55a15df36c00, C4<0>, C4<0>;
L_0x55a15df36c00 .functor NOR 1, L_0x55a15df36950, L_0x55a15df36b90, C4<0>, C4<0>;
v0x55a15db88630_0 .net "q", 0 0, L_0x55a15df36b90;  alias, 1 drivers
v0x55a15db88710_0 .net "q_bar", 0 0, L_0x55a15df36c00;  alias, 1 drivers
v0x55a15db887d0_0 .net "r", 0 0, L_0x55a15df36ad0;  alias, 1 drivers
v0x55a15db888a0_0 .net "s", 0 0, L_0x55a15df36950;  alias, 1 drivers
S_0x55a15db89750 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db864a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df361f0 .functor AND 1, L_0x55a15df36260, L_0x55a15df36b90, C4<1>, C4<1>;
L_0x55a15df36260 .functor NOT 1, L_0x55a15df36130, C4<0>, C4<0>, C4<0>;
L_0x55a15df36320 .functor AND 1, L_0x55a15df36130, L_0x55a15df4c4f0, C4<1>, C4<1>;
L_0x55a15df36390 .functor OR 1, L_0x55a15df36320, L_0x55a15df361f0, C4<0>, C4<0>;
v0x55a15db899b0_0 .net *"_s1", 0 0, L_0x55a15df36260;  1 drivers
v0x55a15db89a90_0 .net "in0", 0 0, L_0x55a15df36b90;  alias, 1 drivers
v0x55a15db89be0_0 .net "in1", 0 0, L_0x55a15df4c4f0;  alias, 1 drivers
v0x55a15db89c80_0 .net "out", 0 0, L_0x55a15df36390;  alias, 1 drivers
v0x55a15db89d20_0 .net "s0", 0 0, L_0x55a15df36130;  alias, 1 drivers
v0x55a15db89dc0_0 .net "w0", 0 0, L_0x55a15df361f0;  1 drivers
v0x55a15db89e80_0 .net "w1", 0 0, L_0x55a15df36320;  1 drivers
S_0x55a15db8a540 .scope module, "obc[10]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df36df0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15db8e0f0_0 .net "a", 0 0, L_0x55a15df370d0;  1 drivers
v0x55a15db8e240_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db8e300_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15db8e3a0_0 .net "in", 0 0, L_0x55a15df4c590;  1 drivers
v0x55a15db8e440_0 .net "out", 0 0, L_0x55a15df37a30;  1 drivers
v0x55a15db8e4e0_0 .net "rw", 0 0, L_0x55a15df36df0;  1 drivers
v0x55a15db8e580_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db8a7b0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db8a540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df37650 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db8d440_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db8d500_0 .net "d", 0 0, L_0x55a15df370d0;  alias, 1 drivers
v0x55a15db8d610_0 .net "q", 0 0, L_0x55a15df37a30;  alias, 1 drivers
v0x55a15db8d6b0_0 .net "q0", 0 0, L_0x55a15df373f0;  1 drivers
v0x55a15db8d750_0 .net "q_bar", 0 0, L_0x55a15df37ac0;  1 drivers
S_0x55a15db8aa40 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db8a7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df375a0 .functor NOT 1, L_0x55a15df370d0, C4<0>, C4<0>, C4<0>;
v0x55a15db8bbd0_0 .net "clk", 0 0, L_0x55a15df37650;  1 drivers
v0x55a15db8bc90_0 .net "d", 0 0, L_0x55a15df370d0;  alias, 1 drivers
v0x55a15db8bd60_0 .net "q", 0 0, L_0x55a15df373f0;  alias, 1 drivers
v0x55a15db8be80_0 .net "q_bar", 0 0, L_0x55a15df37480;  1 drivers
S_0x55a15db8acd0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db8aa40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df371e0 .functor AND 1, L_0x55a15df37650, L_0x55a15df370d0, C4<1>, C4<1>;
L_0x55a15df37310 .functor AND 1, L_0x55a15df37650, L_0x55a15df375a0, C4<1>, C4<1>;
v0x55a15db8b5e0_0 .net "a", 0 0, L_0x55a15df371e0;  1 drivers
v0x55a15db8b6a0_0 .net "b", 0 0, L_0x55a15df37310;  1 drivers
v0x55a15db8b770_0 .net "en", 0 0, L_0x55a15df37650;  alias, 1 drivers
v0x55a15db8b840_0 .net "q", 0 0, L_0x55a15df373f0;  alias, 1 drivers
v0x55a15db8b910_0 .net "q_bar", 0 0, L_0x55a15df37480;  alias, 1 drivers
v0x55a15db8ba00_0 .net "r", 0 0, L_0x55a15df375a0;  1 drivers
v0x55a15db8baa0_0 .net "s", 0 0, L_0x55a15df370d0;  alias, 1 drivers
S_0x55a15db8af70 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db8acd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df373f0 .functor NOR 1, L_0x55a15df37310, L_0x55a15df37480, C4<0>, C4<0>;
L_0x55a15df37480 .functor NOR 1, L_0x55a15df371e0, L_0x55a15df373f0, C4<0>, C4<0>;
v0x55a15db8b200_0 .net "q", 0 0, L_0x55a15df373f0;  alias, 1 drivers
v0x55a15db8b2e0_0 .net "q_bar", 0 0, L_0x55a15df37480;  alias, 1 drivers
v0x55a15db8b3a0_0 .net "r", 0 0, L_0x55a15df37310;  alias, 1 drivers
v0x55a15db8b470_0 .net "s", 0 0, L_0x55a15df371e0;  alias, 1 drivers
S_0x55a15db8bf90 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db8a7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df37c60 .functor NOT 1, L_0x55a15df373f0, C4<0>, C4<0>, C4<0>;
v0x55a15db8d060_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db8d120_0 .net "d", 0 0, L_0x55a15df373f0;  alias, 1 drivers
v0x55a15db8d270_0 .net "q", 0 0, L_0x55a15df37a30;  alias, 1 drivers
v0x55a15db8d310_0 .net "q_bar", 0 0, L_0x55a15df37ac0;  alias, 1 drivers
S_0x55a15db8c1f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db8bf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df37790 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df373f0, C4<1>, C4<1>;
L_0x55a15df37950 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df37c60, C4<1>, C4<1>;
v0x55a15db8cab0_0 .net "a", 0 0, L_0x55a15df37790;  1 drivers
v0x55a15db8cb70_0 .net "b", 0 0, L_0x55a15df37950;  1 drivers
v0x55a15db8cc40_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db8cd10_0 .net "q", 0 0, L_0x55a15df37a30;  alias, 1 drivers
v0x55a15db8cde0_0 .net "q_bar", 0 0, L_0x55a15df37ac0;  alias, 1 drivers
v0x55a15db8ced0_0 .net "r", 0 0, L_0x55a15df37c60;  1 drivers
v0x55a15db8cf70_0 .net "s", 0 0, L_0x55a15df373f0;  alias, 1 drivers
S_0x55a15db8c440 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db8c1f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df37a30 .functor NOR 1, L_0x55a15df37950, L_0x55a15df37ac0, C4<0>, C4<0>;
L_0x55a15df37ac0 .functor NOR 1, L_0x55a15df37790, L_0x55a15df37a30, C4<0>, C4<0>;
v0x55a15db8c6d0_0 .net "q", 0 0, L_0x55a15df37a30;  alias, 1 drivers
v0x55a15db8c7b0_0 .net "q_bar", 0 0, L_0x55a15df37ac0;  alias, 1 drivers
v0x55a15db8c870_0 .net "r", 0 0, L_0x55a15df37950;  alias, 1 drivers
v0x55a15db8c940_0 .net "s", 0 0, L_0x55a15df37790;  alias, 1 drivers
S_0x55a15db8d880 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db8a540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df36ef0 .functor AND 1, L_0x55a15df36f80, L_0x55a15df37a30, C4<1>, C4<1>;
L_0x55a15df36f80 .functor NOT 1, L_0x55a15df36df0, C4<0>, C4<0>, C4<0>;
L_0x55a15df37040 .functor AND 1, L_0x55a15df36df0, L_0x55a15df4c590, C4<1>, C4<1>;
L_0x55a15df370d0 .functor OR 1, L_0x55a15df37040, L_0x55a15df36ef0, C4<0>, C4<0>;
v0x55a15db8dae0_0 .net *"_s1", 0 0, L_0x55a15df36f80;  1 drivers
v0x55a15db8dbc0_0 .net "in0", 0 0, L_0x55a15df37a30;  alias, 1 drivers
v0x55a15db8dd10_0 .net "in1", 0 0, L_0x55a15df4c590;  alias, 1 drivers
v0x55a15db8ddb0_0 .net "out", 0 0, L_0x55a15df370d0;  alias, 1 drivers
v0x55a15db8de50_0 .net "s0", 0 0, L_0x55a15df36df0;  alias, 1 drivers
v0x55a15db8def0_0 .net "w0", 0 0, L_0x55a15df36ef0;  1 drivers
v0x55a15db8dfb0_0 .net "w1", 0 0, L_0x55a15df37040;  1 drivers
S_0x55a15db8e670 .scope module, "obc[11]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df37d10 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15dbb2220_0 .net "a", 0 0, L_0x55a15df37ff0;  1 drivers
v0x55a15dbb2370_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbb2430_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15dbb24d0_0 .net "in", 0 0, L_0x55a15df4c6a0;  1 drivers
v0x55a15dbb2570_0 .net "out", 0 0, L_0x55a15df38950;  1 drivers
v0x55a15dbb2610_0 .net "rw", 0 0, L_0x55a15df37d10;  1 drivers
v0x55a15dbb26b0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15db8e8e0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15db8e670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df38570 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15db91570_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db91630_0 .net "d", 0 0, L_0x55a15df37ff0;  alias, 1 drivers
v0x55a15db91740_0 .net "q", 0 0, L_0x55a15df38950;  alias, 1 drivers
v0x55a15db917e0_0 .net "q0", 0 0, L_0x55a15df38310;  1 drivers
v0x55a15db91880_0 .net "q_bar", 0 0, L_0x55a15df389e0;  1 drivers
S_0x55a15db8eb70 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15db8e8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df384c0 .functor NOT 1, L_0x55a15df37ff0, C4<0>, C4<0>, C4<0>;
v0x55a15db8fd00_0 .net "clk", 0 0, L_0x55a15df38570;  1 drivers
v0x55a15db8fdc0_0 .net "d", 0 0, L_0x55a15df37ff0;  alias, 1 drivers
v0x55a15db8fe90_0 .net "q", 0 0, L_0x55a15df38310;  alias, 1 drivers
v0x55a15db8ffb0_0 .net "q_bar", 0 0, L_0x55a15df383a0;  1 drivers
S_0x55a15db8ee00 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db8eb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df38100 .functor AND 1, L_0x55a15df38570, L_0x55a15df37ff0, C4<1>, C4<1>;
L_0x55a15df38230 .functor AND 1, L_0x55a15df38570, L_0x55a15df384c0, C4<1>, C4<1>;
v0x55a15db8f710_0 .net "a", 0 0, L_0x55a15df38100;  1 drivers
v0x55a15db8f7d0_0 .net "b", 0 0, L_0x55a15df38230;  1 drivers
v0x55a15db8f8a0_0 .net "en", 0 0, L_0x55a15df38570;  alias, 1 drivers
v0x55a15db8f970_0 .net "q", 0 0, L_0x55a15df38310;  alias, 1 drivers
v0x55a15db8fa40_0 .net "q_bar", 0 0, L_0x55a15df383a0;  alias, 1 drivers
v0x55a15db8fb30_0 .net "r", 0 0, L_0x55a15df384c0;  1 drivers
v0x55a15db8fbd0_0 .net "s", 0 0, L_0x55a15df37ff0;  alias, 1 drivers
S_0x55a15db8f0a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db8ee00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df38310 .functor NOR 1, L_0x55a15df38230, L_0x55a15df383a0, C4<0>, C4<0>;
L_0x55a15df383a0 .functor NOR 1, L_0x55a15df38100, L_0x55a15df38310, C4<0>, C4<0>;
v0x55a15db8f330_0 .net "q", 0 0, L_0x55a15df38310;  alias, 1 drivers
v0x55a15db8f410_0 .net "q_bar", 0 0, L_0x55a15df383a0;  alias, 1 drivers
v0x55a15db8f4d0_0 .net "r", 0 0, L_0x55a15df38230;  alias, 1 drivers
v0x55a15db8f5a0_0 .net "s", 0 0, L_0x55a15df38100;  alias, 1 drivers
S_0x55a15db900c0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15db8e8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df38b80 .functor NOT 1, L_0x55a15df38310, C4<0>, C4<0>, C4<0>;
v0x55a15db91190_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db91250_0 .net "d", 0 0, L_0x55a15df38310;  alias, 1 drivers
v0x55a15db913a0_0 .net "q", 0 0, L_0x55a15df38950;  alias, 1 drivers
v0x55a15db91440_0 .net "q_bar", 0 0, L_0x55a15df389e0;  alias, 1 drivers
S_0x55a15db90320 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15db900c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df386b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df38310, C4<1>, C4<1>;
L_0x55a15df38870 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df38b80, C4<1>, C4<1>;
v0x55a15db90be0_0 .net "a", 0 0, L_0x55a15df386b0;  1 drivers
v0x55a15db90ca0_0 .net "b", 0 0, L_0x55a15df38870;  1 drivers
v0x55a15db90d70_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15db90e40_0 .net "q", 0 0, L_0x55a15df38950;  alias, 1 drivers
v0x55a15db90f10_0 .net "q_bar", 0 0, L_0x55a15df389e0;  alias, 1 drivers
v0x55a15db91000_0 .net "r", 0 0, L_0x55a15df38b80;  1 drivers
v0x55a15db910a0_0 .net "s", 0 0, L_0x55a15df38310;  alias, 1 drivers
S_0x55a15db90570 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15db90320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df38950 .functor NOR 1, L_0x55a15df38870, L_0x55a15df389e0, C4<0>, C4<0>;
L_0x55a15df389e0 .functor NOR 1, L_0x55a15df386b0, L_0x55a15df38950, C4<0>, C4<0>;
v0x55a15db90800_0 .net "q", 0 0, L_0x55a15df38950;  alias, 1 drivers
v0x55a15db908e0_0 .net "q_bar", 0 0, L_0x55a15df389e0;  alias, 1 drivers
v0x55a15db909a0_0 .net "r", 0 0, L_0x55a15df38870;  alias, 1 drivers
v0x55a15db90a70_0 .net "s", 0 0, L_0x55a15df386b0;  alias, 1 drivers
S_0x55a15db919b0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15db8e670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df37e10 .functor AND 1, L_0x55a15df37ea0, L_0x55a15df38950, C4<1>, C4<1>;
L_0x55a15df37ea0 .functor NOT 1, L_0x55a15df37d10, C4<0>, C4<0>, C4<0>;
L_0x55a15df37f60 .functor AND 1, L_0x55a15df37d10, L_0x55a15df4c6a0, C4<1>, C4<1>;
L_0x55a15df37ff0 .functor OR 1, L_0x55a15df37f60, L_0x55a15df37e10, C4<0>, C4<0>;
v0x55a15db91c10_0 .net *"_s1", 0 0, L_0x55a15df37ea0;  1 drivers
v0x55a15db91cf0_0 .net "in0", 0 0, L_0x55a15df38950;  alias, 1 drivers
v0x55a15db91e40_0 .net "in1", 0 0, L_0x55a15df4c6a0;  alias, 1 drivers
v0x55a15db91ee0_0 .net "out", 0 0, L_0x55a15df37ff0;  alias, 1 drivers
v0x55a15db91f80_0 .net "s0", 0 0, L_0x55a15df37d10;  alias, 1 drivers
v0x55a15db92020_0 .net "w0", 0 0, L_0x55a15df37e10;  1 drivers
v0x55a15db920e0_0 .net "w1", 0 0, L_0x55a15df37f60;  1 drivers
S_0x55a15dbb27a0 .scope module, "obc[12]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df38c30 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15dbb6350_0 .net "a", 0 0, L_0x55a15df38f10;  1 drivers
v0x55a15dbb64a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbb6560_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15dbb6600_0 .net "in", 0 0, L_0x55a15df4c740;  1 drivers
v0x55a15dbb66a0_0 .net "out", 0 0, L_0x55a15df39870;  1 drivers
v0x55a15dbb6740_0 .net "rw", 0 0, L_0x55a15df38c30;  1 drivers
v0x55a15dbb67e0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dbb2a10 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dbb27a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df39490 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dbb56a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbb5760_0 .net "d", 0 0, L_0x55a15df38f10;  alias, 1 drivers
v0x55a15dbb5870_0 .net "q", 0 0, L_0x55a15df39870;  alias, 1 drivers
v0x55a15dbb5910_0 .net "q0", 0 0, L_0x55a15df39230;  1 drivers
v0x55a15dbb59b0_0 .net "q_bar", 0 0, L_0x55a15df39900;  1 drivers
S_0x55a15dbb2ca0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dbb2a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df393e0 .functor NOT 1, L_0x55a15df38f10, C4<0>, C4<0>, C4<0>;
v0x55a15dbb3e30_0 .net "clk", 0 0, L_0x55a15df39490;  1 drivers
v0x55a15dbb3ef0_0 .net "d", 0 0, L_0x55a15df38f10;  alias, 1 drivers
v0x55a15dbb3fc0_0 .net "q", 0 0, L_0x55a15df39230;  alias, 1 drivers
v0x55a15dbb40e0_0 .net "q_bar", 0 0, L_0x55a15df392c0;  1 drivers
S_0x55a15dbb2f30 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbb2ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df39020 .functor AND 1, L_0x55a15df39490, L_0x55a15df38f10, C4<1>, C4<1>;
L_0x55a15df39150 .functor AND 1, L_0x55a15df39490, L_0x55a15df393e0, C4<1>, C4<1>;
v0x55a15dbb3840_0 .net "a", 0 0, L_0x55a15df39020;  1 drivers
v0x55a15dbb3900_0 .net "b", 0 0, L_0x55a15df39150;  1 drivers
v0x55a15dbb39d0_0 .net "en", 0 0, L_0x55a15df39490;  alias, 1 drivers
v0x55a15dbb3aa0_0 .net "q", 0 0, L_0x55a15df39230;  alias, 1 drivers
v0x55a15dbb3b70_0 .net "q_bar", 0 0, L_0x55a15df392c0;  alias, 1 drivers
v0x55a15dbb3c60_0 .net "r", 0 0, L_0x55a15df393e0;  1 drivers
v0x55a15dbb3d00_0 .net "s", 0 0, L_0x55a15df38f10;  alias, 1 drivers
S_0x55a15dbb31d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbb2f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df39230 .functor NOR 1, L_0x55a15df39150, L_0x55a15df392c0, C4<0>, C4<0>;
L_0x55a15df392c0 .functor NOR 1, L_0x55a15df39020, L_0x55a15df39230, C4<0>, C4<0>;
v0x55a15dbb3460_0 .net "q", 0 0, L_0x55a15df39230;  alias, 1 drivers
v0x55a15dbb3540_0 .net "q_bar", 0 0, L_0x55a15df392c0;  alias, 1 drivers
v0x55a15dbb3600_0 .net "r", 0 0, L_0x55a15df39150;  alias, 1 drivers
v0x55a15dbb36d0_0 .net "s", 0 0, L_0x55a15df39020;  alias, 1 drivers
S_0x55a15dbb41f0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dbb2a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df39aa0 .functor NOT 1, L_0x55a15df39230, C4<0>, C4<0>, C4<0>;
v0x55a15dbb52c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbb5380_0 .net "d", 0 0, L_0x55a15df39230;  alias, 1 drivers
v0x55a15dbb54d0_0 .net "q", 0 0, L_0x55a15df39870;  alias, 1 drivers
v0x55a15dbb5570_0 .net "q_bar", 0 0, L_0x55a15df39900;  alias, 1 drivers
S_0x55a15dbb4450 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbb41f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df395d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df39230, C4<1>, C4<1>;
L_0x55a15df39790 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df39aa0, C4<1>, C4<1>;
v0x55a15dbb4d10_0 .net "a", 0 0, L_0x55a15df395d0;  1 drivers
v0x55a15dbb4dd0_0 .net "b", 0 0, L_0x55a15df39790;  1 drivers
v0x55a15dbb4ea0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbb4f70_0 .net "q", 0 0, L_0x55a15df39870;  alias, 1 drivers
v0x55a15dbb5040_0 .net "q_bar", 0 0, L_0x55a15df39900;  alias, 1 drivers
v0x55a15dbb5130_0 .net "r", 0 0, L_0x55a15df39aa0;  1 drivers
v0x55a15dbb51d0_0 .net "s", 0 0, L_0x55a15df39230;  alias, 1 drivers
S_0x55a15dbb46a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbb4450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df39870 .functor NOR 1, L_0x55a15df39790, L_0x55a15df39900, C4<0>, C4<0>;
L_0x55a15df39900 .functor NOR 1, L_0x55a15df395d0, L_0x55a15df39870, C4<0>, C4<0>;
v0x55a15dbb4930_0 .net "q", 0 0, L_0x55a15df39870;  alias, 1 drivers
v0x55a15dbb4a10_0 .net "q_bar", 0 0, L_0x55a15df39900;  alias, 1 drivers
v0x55a15dbb4ad0_0 .net "r", 0 0, L_0x55a15df39790;  alias, 1 drivers
v0x55a15dbb4ba0_0 .net "s", 0 0, L_0x55a15df395d0;  alias, 1 drivers
S_0x55a15dbb5ae0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dbb27a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df38d30 .functor AND 1, L_0x55a15df38dc0, L_0x55a15df39870, C4<1>, C4<1>;
L_0x55a15df38dc0 .functor NOT 1, L_0x55a15df38c30, C4<0>, C4<0>, C4<0>;
L_0x55a15df38e80 .functor AND 1, L_0x55a15df38c30, L_0x55a15df4c740, C4<1>, C4<1>;
L_0x55a15df38f10 .functor OR 1, L_0x55a15df38e80, L_0x55a15df38d30, C4<0>, C4<0>;
v0x55a15dbb5d40_0 .net *"_s1", 0 0, L_0x55a15df38dc0;  1 drivers
v0x55a15dbb5e20_0 .net "in0", 0 0, L_0x55a15df39870;  alias, 1 drivers
v0x55a15dbb5f70_0 .net "in1", 0 0, L_0x55a15df4c740;  alias, 1 drivers
v0x55a15dbb6010_0 .net "out", 0 0, L_0x55a15df38f10;  alias, 1 drivers
v0x55a15dbb60b0_0 .net "s0", 0 0, L_0x55a15df38c30;  alias, 1 drivers
v0x55a15dbb6150_0 .net "w0", 0 0, L_0x55a15df38d30;  1 drivers
v0x55a15dbb6210_0 .net "w1", 0 0, L_0x55a15df38e80;  1 drivers
S_0x55a15dbb68d0 .scope module, "obc[13]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df39b50 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15dbba480_0 .net "a", 0 0, L_0x55a15df39e30;  1 drivers
v0x55a15dbba5d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbba690_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15dbba730_0 .net "in", 0 0, L_0x55a15df4c860;  1 drivers
v0x55a15dbba7d0_0 .net "out", 0 0, L_0x55a15df3a790;  1 drivers
v0x55a15dbba870_0 .net "rw", 0 0, L_0x55a15df39b50;  1 drivers
v0x55a15dbba910_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dbb6b40 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dbb68d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df3a3b0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dbb97d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbb9890_0 .net "d", 0 0, L_0x55a15df39e30;  alias, 1 drivers
v0x55a15dbb99a0_0 .net "q", 0 0, L_0x55a15df3a790;  alias, 1 drivers
v0x55a15dbb9a40_0 .net "q0", 0 0, L_0x55a15df3a150;  1 drivers
v0x55a15dbb9ae0_0 .net "q_bar", 0 0, L_0x55a15df3a820;  1 drivers
S_0x55a15dbb6dd0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dbb6b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df3a300 .functor NOT 1, L_0x55a15df39e30, C4<0>, C4<0>, C4<0>;
v0x55a15dbb7f60_0 .net "clk", 0 0, L_0x55a15df3a3b0;  1 drivers
v0x55a15dbb8020_0 .net "d", 0 0, L_0x55a15df39e30;  alias, 1 drivers
v0x55a15dbb80f0_0 .net "q", 0 0, L_0x55a15df3a150;  alias, 1 drivers
v0x55a15dbb8210_0 .net "q_bar", 0 0, L_0x55a15df3a1e0;  1 drivers
S_0x55a15dbb7060 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbb6dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df39f40 .functor AND 1, L_0x55a15df3a3b0, L_0x55a15df39e30, C4<1>, C4<1>;
L_0x55a15df3a070 .functor AND 1, L_0x55a15df3a3b0, L_0x55a15df3a300, C4<1>, C4<1>;
v0x55a15dbb7970_0 .net "a", 0 0, L_0x55a15df39f40;  1 drivers
v0x55a15dbb7a30_0 .net "b", 0 0, L_0x55a15df3a070;  1 drivers
v0x55a15dbb7b00_0 .net "en", 0 0, L_0x55a15df3a3b0;  alias, 1 drivers
v0x55a15dbb7bd0_0 .net "q", 0 0, L_0x55a15df3a150;  alias, 1 drivers
v0x55a15dbb7ca0_0 .net "q_bar", 0 0, L_0x55a15df3a1e0;  alias, 1 drivers
v0x55a15dbb7d90_0 .net "r", 0 0, L_0x55a15df3a300;  1 drivers
v0x55a15dbb7e30_0 .net "s", 0 0, L_0x55a15df39e30;  alias, 1 drivers
S_0x55a15dbb7300 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbb7060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df3a150 .functor NOR 1, L_0x55a15df3a070, L_0x55a15df3a1e0, C4<0>, C4<0>;
L_0x55a15df3a1e0 .functor NOR 1, L_0x55a15df39f40, L_0x55a15df3a150, C4<0>, C4<0>;
v0x55a15dbb7590_0 .net "q", 0 0, L_0x55a15df3a150;  alias, 1 drivers
v0x55a15dbb7670_0 .net "q_bar", 0 0, L_0x55a15df3a1e0;  alias, 1 drivers
v0x55a15dbb7730_0 .net "r", 0 0, L_0x55a15df3a070;  alias, 1 drivers
v0x55a15dbb7800_0 .net "s", 0 0, L_0x55a15df39f40;  alias, 1 drivers
S_0x55a15dbb8320 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dbb6b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df3a9c0 .functor NOT 1, L_0x55a15df3a150, C4<0>, C4<0>, C4<0>;
v0x55a15dbb93f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbb94b0_0 .net "d", 0 0, L_0x55a15df3a150;  alias, 1 drivers
v0x55a15dbb9600_0 .net "q", 0 0, L_0x55a15df3a790;  alias, 1 drivers
v0x55a15dbb96a0_0 .net "q_bar", 0 0, L_0x55a15df3a820;  alias, 1 drivers
S_0x55a15dbb8580 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbb8320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df3a4f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df3a150, C4<1>, C4<1>;
L_0x55a15df3a6b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df3a9c0, C4<1>, C4<1>;
v0x55a15dbb8e40_0 .net "a", 0 0, L_0x55a15df3a4f0;  1 drivers
v0x55a15dbb8f00_0 .net "b", 0 0, L_0x55a15df3a6b0;  1 drivers
v0x55a15dbb8fd0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbb90a0_0 .net "q", 0 0, L_0x55a15df3a790;  alias, 1 drivers
v0x55a15dbb9170_0 .net "q_bar", 0 0, L_0x55a15df3a820;  alias, 1 drivers
v0x55a15dbb9260_0 .net "r", 0 0, L_0x55a15df3a9c0;  1 drivers
v0x55a15dbb9300_0 .net "s", 0 0, L_0x55a15df3a150;  alias, 1 drivers
S_0x55a15dbb87d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbb8580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df3a790 .functor NOR 1, L_0x55a15df3a6b0, L_0x55a15df3a820, C4<0>, C4<0>;
L_0x55a15df3a820 .functor NOR 1, L_0x55a15df3a4f0, L_0x55a15df3a790, C4<0>, C4<0>;
v0x55a15dbb8a60_0 .net "q", 0 0, L_0x55a15df3a790;  alias, 1 drivers
v0x55a15dbb8b40_0 .net "q_bar", 0 0, L_0x55a15df3a820;  alias, 1 drivers
v0x55a15dbb8c00_0 .net "r", 0 0, L_0x55a15df3a6b0;  alias, 1 drivers
v0x55a15dbb8cd0_0 .net "s", 0 0, L_0x55a15df3a4f0;  alias, 1 drivers
S_0x55a15dbb9c10 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dbb68d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df39c50 .functor AND 1, L_0x55a15df39ce0, L_0x55a15df3a790, C4<1>, C4<1>;
L_0x55a15df39ce0 .functor NOT 1, L_0x55a15df39b50, C4<0>, C4<0>, C4<0>;
L_0x55a15df39da0 .functor AND 1, L_0x55a15df39b50, L_0x55a15df4c860, C4<1>, C4<1>;
L_0x55a15df39e30 .functor OR 1, L_0x55a15df39da0, L_0x55a15df39c50, C4<0>, C4<0>;
v0x55a15dbb9e70_0 .net *"_s1", 0 0, L_0x55a15df39ce0;  1 drivers
v0x55a15dbb9f50_0 .net "in0", 0 0, L_0x55a15df3a790;  alias, 1 drivers
v0x55a15dbba0a0_0 .net "in1", 0 0, L_0x55a15df4c860;  alias, 1 drivers
v0x55a15dbba140_0 .net "out", 0 0, L_0x55a15df39e30;  alias, 1 drivers
v0x55a15dbba1e0_0 .net "s0", 0 0, L_0x55a15df39b50;  alias, 1 drivers
v0x55a15dbba280_0 .net "w0", 0 0, L_0x55a15df39c50;  1 drivers
v0x55a15dbba340_0 .net "w1", 0 0, L_0x55a15df39da0;  1 drivers
S_0x55a15dbbaa00 .scope module, "obc[14]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df3aa70 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15dbbe5b0_0 .net "a", 0 0, L_0x55a15df3ad50;  1 drivers
v0x55a15dbbe700_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbbe7c0_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15dbbe860_0 .net "in", 0 0, L_0x55a15df4c900;  1 drivers
v0x55a15dbbe900_0 .net "out", 0 0, L_0x55a15df3b6b0;  1 drivers
v0x55a15dbbe9a0_0 .net "rw", 0 0, L_0x55a15df3aa70;  1 drivers
v0x55a15dbbea40_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dbbac70 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dbbaa00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df3b2d0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dbbd900_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbbd9c0_0 .net "d", 0 0, L_0x55a15df3ad50;  alias, 1 drivers
v0x55a15dbbdad0_0 .net "q", 0 0, L_0x55a15df3b6b0;  alias, 1 drivers
v0x55a15dbbdb70_0 .net "q0", 0 0, L_0x55a15df3b070;  1 drivers
v0x55a15dbbdc10_0 .net "q_bar", 0 0, L_0x55a15df3b740;  1 drivers
S_0x55a15dbbaf00 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dbbac70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df3b220 .functor NOT 1, L_0x55a15df3ad50, C4<0>, C4<0>, C4<0>;
v0x55a15dbbc090_0 .net "clk", 0 0, L_0x55a15df3b2d0;  1 drivers
v0x55a15dbbc150_0 .net "d", 0 0, L_0x55a15df3ad50;  alias, 1 drivers
v0x55a15dbbc220_0 .net "q", 0 0, L_0x55a15df3b070;  alias, 1 drivers
v0x55a15dbbc340_0 .net "q_bar", 0 0, L_0x55a15df3b100;  1 drivers
S_0x55a15dbbb190 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbbaf00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df3ae60 .functor AND 1, L_0x55a15df3b2d0, L_0x55a15df3ad50, C4<1>, C4<1>;
L_0x55a15df3af90 .functor AND 1, L_0x55a15df3b2d0, L_0x55a15df3b220, C4<1>, C4<1>;
v0x55a15dbbbaa0_0 .net "a", 0 0, L_0x55a15df3ae60;  1 drivers
v0x55a15dbbbb60_0 .net "b", 0 0, L_0x55a15df3af90;  1 drivers
v0x55a15dbbbc30_0 .net "en", 0 0, L_0x55a15df3b2d0;  alias, 1 drivers
v0x55a15dbbbd00_0 .net "q", 0 0, L_0x55a15df3b070;  alias, 1 drivers
v0x55a15dbbbdd0_0 .net "q_bar", 0 0, L_0x55a15df3b100;  alias, 1 drivers
v0x55a15dbbbec0_0 .net "r", 0 0, L_0x55a15df3b220;  1 drivers
v0x55a15dbbbf60_0 .net "s", 0 0, L_0x55a15df3ad50;  alias, 1 drivers
S_0x55a15dbbb430 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbbb190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df3b070 .functor NOR 1, L_0x55a15df3af90, L_0x55a15df3b100, C4<0>, C4<0>;
L_0x55a15df3b100 .functor NOR 1, L_0x55a15df3ae60, L_0x55a15df3b070, C4<0>, C4<0>;
v0x55a15dbbb6c0_0 .net "q", 0 0, L_0x55a15df3b070;  alias, 1 drivers
v0x55a15dbbb7a0_0 .net "q_bar", 0 0, L_0x55a15df3b100;  alias, 1 drivers
v0x55a15dbbb860_0 .net "r", 0 0, L_0x55a15df3af90;  alias, 1 drivers
v0x55a15dbbb930_0 .net "s", 0 0, L_0x55a15df3ae60;  alias, 1 drivers
S_0x55a15dbbc450 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dbbac70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df3b8e0 .functor NOT 1, L_0x55a15df3b070, C4<0>, C4<0>, C4<0>;
v0x55a15dbbd520_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbbd5e0_0 .net "d", 0 0, L_0x55a15df3b070;  alias, 1 drivers
v0x55a15dbbd730_0 .net "q", 0 0, L_0x55a15df3b6b0;  alias, 1 drivers
v0x55a15dbbd7d0_0 .net "q_bar", 0 0, L_0x55a15df3b740;  alias, 1 drivers
S_0x55a15dbbc6b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbbc450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df3b410 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df3b070, C4<1>, C4<1>;
L_0x55a15df3b5d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df3b8e0, C4<1>, C4<1>;
v0x55a15dbbcf70_0 .net "a", 0 0, L_0x55a15df3b410;  1 drivers
v0x55a15dbbd030_0 .net "b", 0 0, L_0x55a15df3b5d0;  1 drivers
v0x55a15dbbd100_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbbd1d0_0 .net "q", 0 0, L_0x55a15df3b6b0;  alias, 1 drivers
v0x55a15dbbd2a0_0 .net "q_bar", 0 0, L_0x55a15df3b740;  alias, 1 drivers
v0x55a15dbbd390_0 .net "r", 0 0, L_0x55a15df3b8e0;  1 drivers
v0x55a15dbbd430_0 .net "s", 0 0, L_0x55a15df3b070;  alias, 1 drivers
S_0x55a15dbbc900 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbbc6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df3b6b0 .functor NOR 1, L_0x55a15df3b5d0, L_0x55a15df3b740, C4<0>, C4<0>;
L_0x55a15df3b740 .functor NOR 1, L_0x55a15df3b410, L_0x55a15df3b6b0, C4<0>, C4<0>;
v0x55a15dbbcb90_0 .net "q", 0 0, L_0x55a15df3b6b0;  alias, 1 drivers
v0x55a15dbbcc70_0 .net "q_bar", 0 0, L_0x55a15df3b740;  alias, 1 drivers
v0x55a15dbbcd30_0 .net "r", 0 0, L_0x55a15df3b5d0;  alias, 1 drivers
v0x55a15dbbce00_0 .net "s", 0 0, L_0x55a15df3b410;  alias, 1 drivers
S_0x55a15dbbdd40 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dbbaa00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df3ab70 .functor AND 1, L_0x55a15df3ac00, L_0x55a15df3b6b0, C4<1>, C4<1>;
L_0x55a15df3ac00 .functor NOT 1, L_0x55a15df3aa70, C4<0>, C4<0>, C4<0>;
L_0x55a15df3acc0 .functor AND 1, L_0x55a15df3aa70, L_0x55a15df4c900, C4<1>, C4<1>;
L_0x55a15df3ad50 .functor OR 1, L_0x55a15df3acc0, L_0x55a15df3ab70, C4<0>, C4<0>;
v0x55a15dbbdfa0_0 .net *"_s1", 0 0, L_0x55a15df3ac00;  1 drivers
v0x55a15dbbe080_0 .net "in0", 0 0, L_0x55a15df3b6b0;  alias, 1 drivers
v0x55a15dbbe1d0_0 .net "in1", 0 0, L_0x55a15df4c900;  alias, 1 drivers
v0x55a15dbbe270_0 .net "out", 0 0, L_0x55a15df3ad50;  alias, 1 drivers
v0x55a15dbbe310_0 .net "s0", 0 0, L_0x55a15df3aa70;  alias, 1 drivers
v0x55a15dbbe3b0_0 .net "w0", 0 0, L_0x55a15df3ab70;  1 drivers
v0x55a15dbbe470_0 .net "w1", 0 0, L_0x55a15df3acc0;  1 drivers
S_0x55a15dbbeb30 .scope module, "obc[15]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df3b990 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15dbc26e0_0 .net "a", 0 0, L_0x55a15df3bc70;  1 drivers
v0x55a15dbc2830_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbc28f0_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15dbc2990_0 .net "in", 0 0, L_0x55a15df4ca30;  1 drivers
v0x55a15dbc2a30_0 .net "out", 0 0, L_0x55a15df3c5d0;  1 drivers
v0x55a15dbc2ad0_0 .net "rw", 0 0, L_0x55a15df3b990;  1 drivers
v0x55a15dbc2b70_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dbbeda0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dbbeb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df3c1f0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dbc1a30_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbc1af0_0 .net "d", 0 0, L_0x55a15df3bc70;  alias, 1 drivers
v0x55a15dbc1c00_0 .net "q", 0 0, L_0x55a15df3c5d0;  alias, 1 drivers
v0x55a15dbc1ca0_0 .net "q0", 0 0, L_0x55a15df3bf90;  1 drivers
v0x55a15dbc1d40_0 .net "q_bar", 0 0, L_0x55a15df3c660;  1 drivers
S_0x55a15dbbf030 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dbbeda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df3c140 .functor NOT 1, L_0x55a15df3bc70, C4<0>, C4<0>, C4<0>;
v0x55a15dbc01c0_0 .net "clk", 0 0, L_0x55a15df3c1f0;  1 drivers
v0x55a15dbc0280_0 .net "d", 0 0, L_0x55a15df3bc70;  alias, 1 drivers
v0x55a15dbc0350_0 .net "q", 0 0, L_0x55a15df3bf90;  alias, 1 drivers
v0x55a15dbc0470_0 .net "q_bar", 0 0, L_0x55a15df3c020;  1 drivers
S_0x55a15dbbf2c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbbf030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df3bd80 .functor AND 1, L_0x55a15df3c1f0, L_0x55a15df3bc70, C4<1>, C4<1>;
L_0x55a15df3beb0 .functor AND 1, L_0x55a15df3c1f0, L_0x55a15df3c140, C4<1>, C4<1>;
v0x55a15dbbfbd0_0 .net "a", 0 0, L_0x55a15df3bd80;  1 drivers
v0x55a15dbbfc90_0 .net "b", 0 0, L_0x55a15df3beb0;  1 drivers
v0x55a15dbbfd60_0 .net "en", 0 0, L_0x55a15df3c1f0;  alias, 1 drivers
v0x55a15dbbfe30_0 .net "q", 0 0, L_0x55a15df3bf90;  alias, 1 drivers
v0x55a15dbbff00_0 .net "q_bar", 0 0, L_0x55a15df3c020;  alias, 1 drivers
v0x55a15dbbfff0_0 .net "r", 0 0, L_0x55a15df3c140;  1 drivers
v0x55a15dbc0090_0 .net "s", 0 0, L_0x55a15df3bc70;  alias, 1 drivers
S_0x55a15dbbf560 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbbf2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df3bf90 .functor NOR 1, L_0x55a15df3beb0, L_0x55a15df3c020, C4<0>, C4<0>;
L_0x55a15df3c020 .functor NOR 1, L_0x55a15df3bd80, L_0x55a15df3bf90, C4<0>, C4<0>;
v0x55a15dbbf7f0_0 .net "q", 0 0, L_0x55a15df3bf90;  alias, 1 drivers
v0x55a15dbbf8d0_0 .net "q_bar", 0 0, L_0x55a15df3c020;  alias, 1 drivers
v0x55a15dbbf990_0 .net "r", 0 0, L_0x55a15df3beb0;  alias, 1 drivers
v0x55a15dbbfa60_0 .net "s", 0 0, L_0x55a15df3bd80;  alias, 1 drivers
S_0x55a15dbc0580 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dbbeda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df3c800 .functor NOT 1, L_0x55a15df3bf90, C4<0>, C4<0>, C4<0>;
v0x55a15dbc1650_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbc1710_0 .net "d", 0 0, L_0x55a15df3bf90;  alias, 1 drivers
v0x55a15dbc1860_0 .net "q", 0 0, L_0x55a15df3c5d0;  alias, 1 drivers
v0x55a15dbc1900_0 .net "q_bar", 0 0, L_0x55a15df3c660;  alias, 1 drivers
S_0x55a15dbc07e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbc0580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df3c330 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df3bf90, C4<1>, C4<1>;
L_0x55a15df3c4f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df3c800, C4<1>, C4<1>;
v0x55a15dbc10a0_0 .net "a", 0 0, L_0x55a15df3c330;  1 drivers
v0x55a15dbc1160_0 .net "b", 0 0, L_0x55a15df3c4f0;  1 drivers
v0x55a15dbc1230_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbc1300_0 .net "q", 0 0, L_0x55a15df3c5d0;  alias, 1 drivers
v0x55a15dbc13d0_0 .net "q_bar", 0 0, L_0x55a15df3c660;  alias, 1 drivers
v0x55a15dbc14c0_0 .net "r", 0 0, L_0x55a15df3c800;  1 drivers
v0x55a15dbc1560_0 .net "s", 0 0, L_0x55a15df3bf90;  alias, 1 drivers
S_0x55a15dbc0a30 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbc07e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df3c5d0 .functor NOR 1, L_0x55a15df3c4f0, L_0x55a15df3c660, C4<0>, C4<0>;
L_0x55a15df3c660 .functor NOR 1, L_0x55a15df3c330, L_0x55a15df3c5d0, C4<0>, C4<0>;
v0x55a15dbc0cc0_0 .net "q", 0 0, L_0x55a15df3c5d0;  alias, 1 drivers
v0x55a15dbc0da0_0 .net "q_bar", 0 0, L_0x55a15df3c660;  alias, 1 drivers
v0x55a15dbc0e60_0 .net "r", 0 0, L_0x55a15df3c4f0;  alias, 1 drivers
v0x55a15dbc0f30_0 .net "s", 0 0, L_0x55a15df3c330;  alias, 1 drivers
S_0x55a15dbc1e70 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dbbeb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df3ba90 .functor AND 1, L_0x55a15df3bb20, L_0x55a15df3c5d0, C4<1>, C4<1>;
L_0x55a15df3bb20 .functor NOT 1, L_0x55a15df3b990, C4<0>, C4<0>, C4<0>;
L_0x55a15df3bbe0 .functor AND 1, L_0x55a15df3b990, L_0x55a15df4ca30, C4<1>, C4<1>;
L_0x55a15df3bc70 .functor OR 1, L_0x55a15df3bbe0, L_0x55a15df3ba90, C4<0>, C4<0>;
v0x55a15dbc20d0_0 .net *"_s1", 0 0, L_0x55a15df3bb20;  1 drivers
v0x55a15dbc21b0_0 .net "in0", 0 0, L_0x55a15df3c5d0;  alias, 1 drivers
v0x55a15dbc2300_0 .net "in1", 0 0, L_0x55a15df4ca30;  alias, 1 drivers
v0x55a15dbc23a0_0 .net "out", 0 0, L_0x55a15df3bc70;  alias, 1 drivers
v0x55a15dbc2440_0 .net "s0", 0 0, L_0x55a15df3b990;  alias, 1 drivers
v0x55a15dbc24e0_0 .net "w0", 0 0, L_0x55a15df3ba90;  1 drivers
v0x55a15dbc25a0_0 .net "w1", 0 0, L_0x55a15df3bbe0;  1 drivers
S_0x55a15dbc2c60 .scope module, "obc[16]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df3c8b0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15dbc6890_0 .net "a", 0 0, L_0x55a15df3cb90;  1 drivers
v0x55a15dbc69e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbc6aa0_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15dbc6b40_0 .net "in", 0 0, L_0x55a15df4cad0;  1 drivers
v0x55a15dbc6be0_0 .net "out", 0 0, L_0x55a15df3d4f0;  1 drivers
v0x55a15dbc6c80_0 .net "rw", 0 0, L_0x55a15df3c8b0;  1 drivers
v0x55a15dbc6d20_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dbc2fe0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dbc2c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df3d110 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dbc5be0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbc5ca0_0 .net "d", 0 0, L_0x55a15df3cb90;  alias, 1 drivers
v0x55a15dbc5db0_0 .net "q", 0 0, L_0x55a15df3d4f0;  alias, 1 drivers
v0x55a15dbc5e50_0 .net "q0", 0 0, L_0x55a15df3ceb0;  1 drivers
v0x55a15dbc5ef0_0 .net "q_bar", 0 0, L_0x55a15df3d580;  1 drivers
S_0x55a15dbc3270 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dbc2fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df3d060 .functor NOT 1, L_0x55a15df3cb90, C4<0>, C4<0>, C4<0>;
v0x55a15dbc4400_0 .net "clk", 0 0, L_0x55a15df3d110;  1 drivers
v0x55a15dbc44c0_0 .net "d", 0 0, L_0x55a15df3cb90;  alias, 1 drivers
v0x55a15dbc4590_0 .net "q", 0 0, L_0x55a15df3ceb0;  alias, 1 drivers
v0x55a15dbc46b0_0 .net "q_bar", 0 0, L_0x55a15df3cf40;  1 drivers
S_0x55a15dbc3500 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbc3270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df3cca0 .functor AND 1, L_0x55a15df3d110, L_0x55a15df3cb90, C4<1>, C4<1>;
L_0x55a15df3cdd0 .functor AND 1, L_0x55a15df3d110, L_0x55a15df3d060, C4<1>, C4<1>;
v0x55a15dbc3e10_0 .net "a", 0 0, L_0x55a15df3cca0;  1 drivers
v0x55a15dbc3ed0_0 .net "b", 0 0, L_0x55a15df3cdd0;  1 drivers
v0x55a15dbc3fa0_0 .net "en", 0 0, L_0x55a15df3d110;  alias, 1 drivers
v0x55a15dbc4070_0 .net "q", 0 0, L_0x55a15df3ceb0;  alias, 1 drivers
v0x55a15dbc4140_0 .net "q_bar", 0 0, L_0x55a15df3cf40;  alias, 1 drivers
v0x55a15dbc4230_0 .net "r", 0 0, L_0x55a15df3d060;  1 drivers
v0x55a15dbc42d0_0 .net "s", 0 0, L_0x55a15df3cb90;  alias, 1 drivers
S_0x55a15dbc37a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbc3500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df3ceb0 .functor NOR 1, L_0x55a15df3cdd0, L_0x55a15df3cf40, C4<0>, C4<0>;
L_0x55a15df3cf40 .functor NOR 1, L_0x55a15df3cca0, L_0x55a15df3ceb0, C4<0>, C4<0>;
v0x55a15dbc3a30_0 .net "q", 0 0, L_0x55a15df3ceb0;  alias, 1 drivers
v0x55a15dbc3b10_0 .net "q_bar", 0 0, L_0x55a15df3cf40;  alias, 1 drivers
v0x55a15dbc3bd0_0 .net "r", 0 0, L_0x55a15df3cdd0;  alias, 1 drivers
v0x55a15dbc3ca0_0 .net "s", 0 0, L_0x55a15df3cca0;  alias, 1 drivers
S_0x55a15dbc47c0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dbc2fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df3d720 .functor NOT 1, L_0x55a15df3ceb0, C4<0>, C4<0>, C4<0>;
v0x55a15dbc5890_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbc5950_0 .net "d", 0 0, L_0x55a15df3ceb0;  alias, 1 drivers
v0x55a15dbc5a10_0 .net "q", 0 0, L_0x55a15df3d4f0;  alias, 1 drivers
v0x55a15dbc5ab0_0 .net "q_bar", 0 0, L_0x55a15df3d580;  alias, 1 drivers
S_0x55a15dbc4a20 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbc47c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df3d250 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df3ceb0, C4<1>, C4<1>;
L_0x55a15df3d410 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df3d720, C4<1>, C4<1>;
v0x55a15dbc52e0_0 .net "a", 0 0, L_0x55a15df3d250;  1 drivers
v0x55a15dbc53a0_0 .net "b", 0 0, L_0x55a15df3d410;  1 drivers
v0x55a15dbc5470_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbc5540_0 .net "q", 0 0, L_0x55a15df3d4f0;  alias, 1 drivers
v0x55a15dbc5610_0 .net "q_bar", 0 0, L_0x55a15df3d580;  alias, 1 drivers
v0x55a15dbc5700_0 .net "r", 0 0, L_0x55a15df3d720;  1 drivers
v0x55a15dbc57a0_0 .net "s", 0 0, L_0x55a15df3ceb0;  alias, 1 drivers
S_0x55a15dbc4c70 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbc4a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df3d4f0 .functor NOR 1, L_0x55a15df3d410, L_0x55a15df3d580, C4<0>, C4<0>;
L_0x55a15df3d580 .functor NOR 1, L_0x55a15df3d250, L_0x55a15df3d4f0, C4<0>, C4<0>;
v0x55a15dbc4f00_0 .net "q", 0 0, L_0x55a15df3d4f0;  alias, 1 drivers
v0x55a15dbc4fe0_0 .net "q_bar", 0 0, L_0x55a15df3d580;  alias, 1 drivers
v0x55a15dbc50a0_0 .net "r", 0 0, L_0x55a15df3d410;  alias, 1 drivers
v0x55a15dbc5170_0 .net "s", 0 0, L_0x55a15df3d250;  alias, 1 drivers
S_0x55a15dbc6020 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dbc2c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df3c9b0 .functor AND 1, L_0x55a15df3ca40, L_0x55a15df3d4f0, C4<1>, C4<1>;
L_0x55a15df3ca40 .functor NOT 1, L_0x55a15df3c8b0, C4<0>, C4<0>, C4<0>;
L_0x55a15df3cb00 .functor AND 1, L_0x55a15df3c8b0, L_0x55a15df4cad0, C4<1>, C4<1>;
L_0x55a15df3cb90 .functor OR 1, L_0x55a15df3cb00, L_0x55a15df3c9b0, C4<0>, C4<0>;
v0x55a15dbc6280_0 .net *"_s1", 0 0, L_0x55a15df3ca40;  1 drivers
v0x55a15dbc6360_0 .net "in0", 0 0, L_0x55a15df3d4f0;  alias, 1 drivers
v0x55a15dbc64b0_0 .net "in1", 0 0, L_0x55a15df4cad0;  alias, 1 drivers
v0x55a15dbc6550_0 .net "out", 0 0, L_0x55a15df3cb90;  alias, 1 drivers
v0x55a15dbc65f0_0 .net "s0", 0 0, L_0x55a15df3c8b0;  alias, 1 drivers
v0x55a15dbc6690_0 .net "w0", 0 0, L_0x55a15df3c9b0;  1 drivers
v0x55a15dbc6750_0 .net "w1", 0 0, L_0x55a15df3cb00;  1 drivers
S_0x55a15dbc6e10 .scope module, "obc[17]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df3d7d0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15dbca9c0_0 .net "a", 0 0, L_0x55a15df3dab0;  1 drivers
v0x55a15dbcab10_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbcabd0_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15dbcac70_0 .net "in", 0 0, L_0x55a15df4cc10;  1 drivers
v0x55a15dbcad10_0 .net "out", 0 0, L_0x55a15df3e410;  1 drivers
v0x55a15dbcadb0_0 .net "rw", 0 0, L_0x55a15df3d7d0;  1 drivers
v0x55a15dbcae50_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dbc7080 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dbc6e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df3e030 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dbc9d10_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbc9dd0_0 .net "d", 0 0, L_0x55a15df3dab0;  alias, 1 drivers
v0x55a15dbc9ee0_0 .net "q", 0 0, L_0x55a15df3e410;  alias, 1 drivers
v0x55a15dbc9f80_0 .net "q0", 0 0, L_0x55a15df3ddd0;  1 drivers
v0x55a15dbca020_0 .net "q_bar", 0 0, L_0x55a15df3e4a0;  1 drivers
S_0x55a15dbc7310 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dbc7080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df3df80 .functor NOT 1, L_0x55a15df3dab0, C4<0>, C4<0>, C4<0>;
v0x55a15dbc84a0_0 .net "clk", 0 0, L_0x55a15df3e030;  1 drivers
v0x55a15dbc8560_0 .net "d", 0 0, L_0x55a15df3dab0;  alias, 1 drivers
v0x55a15dbc8630_0 .net "q", 0 0, L_0x55a15df3ddd0;  alias, 1 drivers
v0x55a15dbc8750_0 .net "q_bar", 0 0, L_0x55a15df3de60;  1 drivers
S_0x55a15dbc75a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbc7310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df3dbc0 .functor AND 1, L_0x55a15df3e030, L_0x55a15df3dab0, C4<1>, C4<1>;
L_0x55a15df3dcf0 .functor AND 1, L_0x55a15df3e030, L_0x55a15df3df80, C4<1>, C4<1>;
v0x55a15dbc7eb0_0 .net "a", 0 0, L_0x55a15df3dbc0;  1 drivers
v0x55a15dbc7f70_0 .net "b", 0 0, L_0x55a15df3dcf0;  1 drivers
v0x55a15dbc8040_0 .net "en", 0 0, L_0x55a15df3e030;  alias, 1 drivers
v0x55a15dbc8110_0 .net "q", 0 0, L_0x55a15df3ddd0;  alias, 1 drivers
v0x55a15dbc81e0_0 .net "q_bar", 0 0, L_0x55a15df3de60;  alias, 1 drivers
v0x55a15dbc82d0_0 .net "r", 0 0, L_0x55a15df3df80;  1 drivers
v0x55a15dbc8370_0 .net "s", 0 0, L_0x55a15df3dab0;  alias, 1 drivers
S_0x55a15dbc7840 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbc75a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df3ddd0 .functor NOR 1, L_0x55a15df3dcf0, L_0x55a15df3de60, C4<0>, C4<0>;
L_0x55a15df3de60 .functor NOR 1, L_0x55a15df3dbc0, L_0x55a15df3ddd0, C4<0>, C4<0>;
v0x55a15dbc7ad0_0 .net "q", 0 0, L_0x55a15df3ddd0;  alias, 1 drivers
v0x55a15dbc7bb0_0 .net "q_bar", 0 0, L_0x55a15df3de60;  alias, 1 drivers
v0x55a15dbc7c70_0 .net "r", 0 0, L_0x55a15df3dcf0;  alias, 1 drivers
v0x55a15dbc7d40_0 .net "s", 0 0, L_0x55a15df3dbc0;  alias, 1 drivers
S_0x55a15dbc8860 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dbc7080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df3e640 .functor NOT 1, L_0x55a15df3ddd0, C4<0>, C4<0>, C4<0>;
v0x55a15dbc9930_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbc99f0_0 .net "d", 0 0, L_0x55a15df3ddd0;  alias, 1 drivers
v0x55a15dbc9b40_0 .net "q", 0 0, L_0x55a15df3e410;  alias, 1 drivers
v0x55a15dbc9be0_0 .net "q_bar", 0 0, L_0x55a15df3e4a0;  alias, 1 drivers
S_0x55a15dbc8ac0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbc8860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df3e170 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df3ddd0, C4<1>, C4<1>;
L_0x55a15df3e330 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df3e640, C4<1>, C4<1>;
v0x55a15dbc9380_0 .net "a", 0 0, L_0x55a15df3e170;  1 drivers
v0x55a15dbc9440_0 .net "b", 0 0, L_0x55a15df3e330;  1 drivers
v0x55a15dbc9510_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbc95e0_0 .net "q", 0 0, L_0x55a15df3e410;  alias, 1 drivers
v0x55a15dbc96b0_0 .net "q_bar", 0 0, L_0x55a15df3e4a0;  alias, 1 drivers
v0x55a15dbc97a0_0 .net "r", 0 0, L_0x55a15df3e640;  1 drivers
v0x55a15dbc9840_0 .net "s", 0 0, L_0x55a15df3ddd0;  alias, 1 drivers
S_0x55a15dbc8d10 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbc8ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df3e410 .functor NOR 1, L_0x55a15df3e330, L_0x55a15df3e4a0, C4<0>, C4<0>;
L_0x55a15df3e4a0 .functor NOR 1, L_0x55a15df3e170, L_0x55a15df3e410, C4<0>, C4<0>;
v0x55a15dbc8fa0_0 .net "q", 0 0, L_0x55a15df3e410;  alias, 1 drivers
v0x55a15dbc9080_0 .net "q_bar", 0 0, L_0x55a15df3e4a0;  alias, 1 drivers
v0x55a15dbc9140_0 .net "r", 0 0, L_0x55a15df3e330;  alias, 1 drivers
v0x55a15dbc9210_0 .net "s", 0 0, L_0x55a15df3e170;  alias, 1 drivers
S_0x55a15dbca150 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dbc6e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df3d8d0 .functor AND 1, L_0x55a15df3d960, L_0x55a15df3e410, C4<1>, C4<1>;
L_0x55a15df3d960 .functor NOT 1, L_0x55a15df3d7d0, C4<0>, C4<0>, C4<0>;
L_0x55a15df3da20 .functor AND 1, L_0x55a15df3d7d0, L_0x55a15df4cc10, C4<1>, C4<1>;
L_0x55a15df3dab0 .functor OR 1, L_0x55a15df3da20, L_0x55a15df3d8d0, C4<0>, C4<0>;
v0x55a15dbca3b0_0 .net *"_s1", 0 0, L_0x55a15df3d960;  1 drivers
v0x55a15dbca490_0 .net "in0", 0 0, L_0x55a15df3e410;  alias, 1 drivers
v0x55a15dbca5e0_0 .net "in1", 0 0, L_0x55a15df4cc10;  alias, 1 drivers
v0x55a15dbca680_0 .net "out", 0 0, L_0x55a15df3dab0;  alias, 1 drivers
v0x55a15dbca720_0 .net "s0", 0 0, L_0x55a15df3d7d0;  alias, 1 drivers
v0x55a15dbca7c0_0 .net "w0", 0 0, L_0x55a15df3d8d0;  1 drivers
v0x55a15dbca880_0 .net "w1", 0 0, L_0x55a15df3da20;  1 drivers
S_0x55a15dbcaf40 .scope module, "obc[18]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df3e6f0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15dbceaf0_0 .net "a", 0 0, L_0x55a15df3e9d0;  1 drivers
v0x55a15dbcec40_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbced00_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15dbceda0_0 .net "in", 0 0, L_0x55a15df4ccb0;  1 drivers
v0x55a15dbcee40_0 .net "out", 0 0, L_0x55a15df3f330;  1 drivers
v0x55a15dbceee0_0 .net "rw", 0 0, L_0x55a15df3e6f0;  1 drivers
v0x55a15dbcef80_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dbcb1b0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dbcaf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df3ef50 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dbcde40_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbcdf00_0 .net "d", 0 0, L_0x55a15df3e9d0;  alias, 1 drivers
v0x55a15dbce010_0 .net "q", 0 0, L_0x55a15df3f330;  alias, 1 drivers
v0x55a15dbce0b0_0 .net "q0", 0 0, L_0x55a15df3ecf0;  1 drivers
v0x55a15dbce150_0 .net "q_bar", 0 0, L_0x55a15df3f3c0;  1 drivers
S_0x55a15dbcb440 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dbcb1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df3eea0 .functor NOT 1, L_0x55a15df3e9d0, C4<0>, C4<0>, C4<0>;
v0x55a15dbcc5d0_0 .net "clk", 0 0, L_0x55a15df3ef50;  1 drivers
v0x55a15dbcc690_0 .net "d", 0 0, L_0x55a15df3e9d0;  alias, 1 drivers
v0x55a15dbcc760_0 .net "q", 0 0, L_0x55a15df3ecf0;  alias, 1 drivers
v0x55a15dbcc880_0 .net "q_bar", 0 0, L_0x55a15df3ed80;  1 drivers
S_0x55a15dbcb6d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbcb440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df3eae0 .functor AND 1, L_0x55a15df3ef50, L_0x55a15df3e9d0, C4<1>, C4<1>;
L_0x55a15df3ec10 .functor AND 1, L_0x55a15df3ef50, L_0x55a15df3eea0, C4<1>, C4<1>;
v0x55a15dbcbfe0_0 .net "a", 0 0, L_0x55a15df3eae0;  1 drivers
v0x55a15dbcc0a0_0 .net "b", 0 0, L_0x55a15df3ec10;  1 drivers
v0x55a15dbcc170_0 .net "en", 0 0, L_0x55a15df3ef50;  alias, 1 drivers
v0x55a15dbcc240_0 .net "q", 0 0, L_0x55a15df3ecf0;  alias, 1 drivers
v0x55a15dbcc310_0 .net "q_bar", 0 0, L_0x55a15df3ed80;  alias, 1 drivers
v0x55a15dbcc400_0 .net "r", 0 0, L_0x55a15df3eea0;  1 drivers
v0x55a15dbcc4a0_0 .net "s", 0 0, L_0x55a15df3e9d0;  alias, 1 drivers
S_0x55a15dbcb970 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbcb6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df3ecf0 .functor NOR 1, L_0x55a15df3ec10, L_0x55a15df3ed80, C4<0>, C4<0>;
L_0x55a15df3ed80 .functor NOR 1, L_0x55a15df3eae0, L_0x55a15df3ecf0, C4<0>, C4<0>;
v0x55a15dbcbc00_0 .net "q", 0 0, L_0x55a15df3ecf0;  alias, 1 drivers
v0x55a15dbcbce0_0 .net "q_bar", 0 0, L_0x55a15df3ed80;  alias, 1 drivers
v0x55a15dbcbda0_0 .net "r", 0 0, L_0x55a15df3ec10;  alias, 1 drivers
v0x55a15dbcbe70_0 .net "s", 0 0, L_0x55a15df3eae0;  alias, 1 drivers
S_0x55a15dbcc990 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dbcb1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df3f560 .functor NOT 1, L_0x55a15df3ecf0, C4<0>, C4<0>, C4<0>;
v0x55a15dbcda60_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbcdb20_0 .net "d", 0 0, L_0x55a15df3ecf0;  alias, 1 drivers
v0x55a15dbcdc70_0 .net "q", 0 0, L_0x55a15df3f330;  alias, 1 drivers
v0x55a15dbcdd10_0 .net "q_bar", 0 0, L_0x55a15df3f3c0;  alias, 1 drivers
S_0x55a15dbccbf0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbcc990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df3f090 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df3ecf0, C4<1>, C4<1>;
L_0x55a15df3f250 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df3f560, C4<1>, C4<1>;
v0x55a15dbcd4b0_0 .net "a", 0 0, L_0x55a15df3f090;  1 drivers
v0x55a15dbcd570_0 .net "b", 0 0, L_0x55a15df3f250;  1 drivers
v0x55a15dbcd640_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbcd710_0 .net "q", 0 0, L_0x55a15df3f330;  alias, 1 drivers
v0x55a15dbcd7e0_0 .net "q_bar", 0 0, L_0x55a15df3f3c0;  alias, 1 drivers
v0x55a15dbcd8d0_0 .net "r", 0 0, L_0x55a15df3f560;  1 drivers
v0x55a15dbcd970_0 .net "s", 0 0, L_0x55a15df3ecf0;  alias, 1 drivers
S_0x55a15dbcce40 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbccbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df3f330 .functor NOR 1, L_0x55a15df3f250, L_0x55a15df3f3c0, C4<0>, C4<0>;
L_0x55a15df3f3c0 .functor NOR 1, L_0x55a15df3f090, L_0x55a15df3f330, C4<0>, C4<0>;
v0x55a15dbcd0d0_0 .net "q", 0 0, L_0x55a15df3f330;  alias, 1 drivers
v0x55a15dbcd1b0_0 .net "q_bar", 0 0, L_0x55a15df3f3c0;  alias, 1 drivers
v0x55a15dbcd270_0 .net "r", 0 0, L_0x55a15df3f250;  alias, 1 drivers
v0x55a15dbcd340_0 .net "s", 0 0, L_0x55a15df3f090;  alias, 1 drivers
S_0x55a15dbce280 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dbcaf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df3e7f0 .functor AND 1, L_0x55a15df3e880, L_0x55a15df3f330, C4<1>, C4<1>;
L_0x55a15df3e880 .functor NOT 1, L_0x55a15df3e6f0, C4<0>, C4<0>, C4<0>;
L_0x55a15df3e940 .functor AND 1, L_0x55a15df3e6f0, L_0x55a15df4ccb0, C4<1>, C4<1>;
L_0x55a15df3e9d0 .functor OR 1, L_0x55a15df3e940, L_0x55a15df3e7f0, C4<0>, C4<0>;
v0x55a15dbce4e0_0 .net *"_s1", 0 0, L_0x55a15df3e880;  1 drivers
v0x55a15dbce5c0_0 .net "in0", 0 0, L_0x55a15df3f330;  alias, 1 drivers
v0x55a15dbce710_0 .net "in1", 0 0, L_0x55a15df4ccb0;  alias, 1 drivers
v0x55a15dbce7b0_0 .net "out", 0 0, L_0x55a15df3e9d0;  alias, 1 drivers
v0x55a15dbce850_0 .net "s0", 0 0, L_0x55a15df3e6f0;  alias, 1 drivers
v0x55a15dbce8f0_0 .net "w0", 0 0, L_0x55a15df3e7f0;  1 drivers
v0x55a15dbce9b0_0 .net "w1", 0 0, L_0x55a15df3e940;  1 drivers
S_0x55a15dbcf070 .scope module, "obc[19]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df3f610 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15dbd2c20_0 .net "a", 0 0, L_0x55a15df3f8f0;  1 drivers
v0x55a15dbd2d70_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbd2e30_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15dbd2ed0_0 .net "in", 0 0, L_0x55a15df4cb70;  1 drivers
v0x55a15dbd2f70_0 .net "out", 0 0, L_0x55a15df40250;  1 drivers
v0x55a15dbd3010_0 .net "rw", 0 0, L_0x55a15df3f610;  1 drivers
v0x55a15dbd30b0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dbcf2e0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dbcf070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df3fe70 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dbd1f70_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbd2030_0 .net "d", 0 0, L_0x55a15df3f8f0;  alias, 1 drivers
v0x55a15dbd2140_0 .net "q", 0 0, L_0x55a15df40250;  alias, 1 drivers
v0x55a15dbd21e0_0 .net "q0", 0 0, L_0x55a15df3fc10;  1 drivers
v0x55a15dbd2280_0 .net "q_bar", 0 0, L_0x55a15df402e0;  1 drivers
S_0x55a15dbcf570 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dbcf2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df3fdc0 .functor NOT 1, L_0x55a15df3f8f0, C4<0>, C4<0>, C4<0>;
v0x55a15dbd0700_0 .net "clk", 0 0, L_0x55a15df3fe70;  1 drivers
v0x55a15dbd07c0_0 .net "d", 0 0, L_0x55a15df3f8f0;  alias, 1 drivers
v0x55a15dbd0890_0 .net "q", 0 0, L_0x55a15df3fc10;  alias, 1 drivers
v0x55a15dbd09b0_0 .net "q_bar", 0 0, L_0x55a15df3fca0;  1 drivers
S_0x55a15dbcf800 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbcf570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df3fa00 .functor AND 1, L_0x55a15df3fe70, L_0x55a15df3f8f0, C4<1>, C4<1>;
L_0x55a15df3fb30 .functor AND 1, L_0x55a15df3fe70, L_0x55a15df3fdc0, C4<1>, C4<1>;
v0x55a15dbd0110_0 .net "a", 0 0, L_0x55a15df3fa00;  1 drivers
v0x55a15dbd01d0_0 .net "b", 0 0, L_0x55a15df3fb30;  1 drivers
v0x55a15dbd02a0_0 .net "en", 0 0, L_0x55a15df3fe70;  alias, 1 drivers
v0x55a15dbd0370_0 .net "q", 0 0, L_0x55a15df3fc10;  alias, 1 drivers
v0x55a15dbd0440_0 .net "q_bar", 0 0, L_0x55a15df3fca0;  alias, 1 drivers
v0x55a15dbd0530_0 .net "r", 0 0, L_0x55a15df3fdc0;  1 drivers
v0x55a15dbd05d0_0 .net "s", 0 0, L_0x55a15df3f8f0;  alias, 1 drivers
S_0x55a15dbcfaa0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbcf800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df3fc10 .functor NOR 1, L_0x55a15df3fb30, L_0x55a15df3fca0, C4<0>, C4<0>;
L_0x55a15df3fca0 .functor NOR 1, L_0x55a15df3fa00, L_0x55a15df3fc10, C4<0>, C4<0>;
v0x55a15dbcfd30_0 .net "q", 0 0, L_0x55a15df3fc10;  alias, 1 drivers
v0x55a15dbcfe10_0 .net "q_bar", 0 0, L_0x55a15df3fca0;  alias, 1 drivers
v0x55a15dbcfed0_0 .net "r", 0 0, L_0x55a15df3fb30;  alias, 1 drivers
v0x55a15dbcffa0_0 .net "s", 0 0, L_0x55a15df3fa00;  alias, 1 drivers
S_0x55a15dbd0ac0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dbcf2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df40480 .functor NOT 1, L_0x55a15df3fc10, C4<0>, C4<0>, C4<0>;
v0x55a15dbd1b90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbd1c50_0 .net "d", 0 0, L_0x55a15df3fc10;  alias, 1 drivers
v0x55a15dbd1da0_0 .net "q", 0 0, L_0x55a15df40250;  alias, 1 drivers
v0x55a15dbd1e40_0 .net "q_bar", 0 0, L_0x55a15df402e0;  alias, 1 drivers
S_0x55a15dbd0d20 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbd0ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df3ffb0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df3fc10, C4<1>, C4<1>;
L_0x55a15df40170 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df40480, C4<1>, C4<1>;
v0x55a15dbd15e0_0 .net "a", 0 0, L_0x55a15df3ffb0;  1 drivers
v0x55a15dbd16a0_0 .net "b", 0 0, L_0x55a15df40170;  1 drivers
v0x55a15dbd1770_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbd1840_0 .net "q", 0 0, L_0x55a15df40250;  alias, 1 drivers
v0x55a15dbd1910_0 .net "q_bar", 0 0, L_0x55a15df402e0;  alias, 1 drivers
v0x55a15dbd1a00_0 .net "r", 0 0, L_0x55a15df40480;  1 drivers
v0x55a15dbd1aa0_0 .net "s", 0 0, L_0x55a15df3fc10;  alias, 1 drivers
S_0x55a15dbd0f70 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbd0d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df40250 .functor NOR 1, L_0x55a15df40170, L_0x55a15df402e0, C4<0>, C4<0>;
L_0x55a15df402e0 .functor NOR 1, L_0x55a15df3ffb0, L_0x55a15df40250, C4<0>, C4<0>;
v0x55a15dbd1200_0 .net "q", 0 0, L_0x55a15df40250;  alias, 1 drivers
v0x55a15dbd12e0_0 .net "q_bar", 0 0, L_0x55a15df402e0;  alias, 1 drivers
v0x55a15dbd13a0_0 .net "r", 0 0, L_0x55a15df40170;  alias, 1 drivers
v0x55a15dbd1470_0 .net "s", 0 0, L_0x55a15df3ffb0;  alias, 1 drivers
S_0x55a15dbd23b0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dbcf070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df3f710 .functor AND 1, L_0x55a15df3f7a0, L_0x55a15df40250, C4<1>, C4<1>;
L_0x55a15df3f7a0 .functor NOT 1, L_0x55a15df3f610, C4<0>, C4<0>, C4<0>;
L_0x55a15df3f860 .functor AND 1, L_0x55a15df3f610, L_0x55a15df4cb70, C4<1>, C4<1>;
L_0x55a15df3f8f0 .functor OR 1, L_0x55a15df3f860, L_0x55a15df3f710, C4<0>, C4<0>;
v0x55a15dbd2610_0 .net *"_s1", 0 0, L_0x55a15df3f7a0;  1 drivers
v0x55a15dbd26f0_0 .net "in0", 0 0, L_0x55a15df40250;  alias, 1 drivers
v0x55a15dbd2840_0 .net "in1", 0 0, L_0x55a15df4cb70;  alias, 1 drivers
v0x55a15dbd28e0_0 .net "out", 0 0, L_0x55a15df3f8f0;  alias, 1 drivers
v0x55a15dbd2980_0 .net "s0", 0 0, L_0x55a15df3f610;  alias, 1 drivers
v0x55a15dbd2a20_0 .net "w0", 0 0, L_0x55a15df3f710;  1 drivers
v0x55a15dbd2ae0_0 .net "w1", 0 0, L_0x55a15df3f860;  1 drivers
S_0x55a15dbd31a0 .scope module, "obc[20]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df40530 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15dbd6d50_0 .net "a", 0 0, L_0x55a15df40810;  1 drivers
v0x55a15dbd6ea0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbd6f60_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15dbd7000_0 .net "in", 0 0, L_0x55a15df4ce00;  1 drivers
v0x55a15dbd70a0_0 .net "out", 0 0, L_0x55a15df41170;  1 drivers
v0x55a15dbd7140_0 .net "rw", 0 0, L_0x55a15df40530;  1 drivers
v0x55a15dbd71e0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dbd3410 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dbd31a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df40d90 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dbd60a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbd6160_0 .net "d", 0 0, L_0x55a15df40810;  alias, 1 drivers
v0x55a15dbd6270_0 .net "q", 0 0, L_0x55a15df41170;  alias, 1 drivers
v0x55a15dbd6310_0 .net "q0", 0 0, L_0x55a15df40b30;  1 drivers
v0x55a15dbd63b0_0 .net "q_bar", 0 0, L_0x55a15df41200;  1 drivers
S_0x55a15dbd36a0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dbd3410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df40ce0 .functor NOT 1, L_0x55a15df40810, C4<0>, C4<0>, C4<0>;
v0x55a15dbd4830_0 .net "clk", 0 0, L_0x55a15df40d90;  1 drivers
v0x55a15dbd48f0_0 .net "d", 0 0, L_0x55a15df40810;  alias, 1 drivers
v0x55a15dbd49c0_0 .net "q", 0 0, L_0x55a15df40b30;  alias, 1 drivers
v0x55a15dbd4ae0_0 .net "q_bar", 0 0, L_0x55a15df40bc0;  1 drivers
S_0x55a15dbd3930 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbd36a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df40920 .functor AND 1, L_0x55a15df40d90, L_0x55a15df40810, C4<1>, C4<1>;
L_0x55a15df40a50 .functor AND 1, L_0x55a15df40d90, L_0x55a15df40ce0, C4<1>, C4<1>;
v0x55a15dbd4240_0 .net "a", 0 0, L_0x55a15df40920;  1 drivers
v0x55a15dbd4300_0 .net "b", 0 0, L_0x55a15df40a50;  1 drivers
v0x55a15dbd43d0_0 .net "en", 0 0, L_0x55a15df40d90;  alias, 1 drivers
v0x55a15dbd44a0_0 .net "q", 0 0, L_0x55a15df40b30;  alias, 1 drivers
v0x55a15dbd4570_0 .net "q_bar", 0 0, L_0x55a15df40bc0;  alias, 1 drivers
v0x55a15dbd4660_0 .net "r", 0 0, L_0x55a15df40ce0;  1 drivers
v0x55a15dbd4700_0 .net "s", 0 0, L_0x55a15df40810;  alias, 1 drivers
S_0x55a15dbd3bd0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbd3930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df40b30 .functor NOR 1, L_0x55a15df40a50, L_0x55a15df40bc0, C4<0>, C4<0>;
L_0x55a15df40bc0 .functor NOR 1, L_0x55a15df40920, L_0x55a15df40b30, C4<0>, C4<0>;
v0x55a15dbd3e60_0 .net "q", 0 0, L_0x55a15df40b30;  alias, 1 drivers
v0x55a15dbd3f40_0 .net "q_bar", 0 0, L_0x55a15df40bc0;  alias, 1 drivers
v0x55a15dbd4000_0 .net "r", 0 0, L_0x55a15df40a50;  alias, 1 drivers
v0x55a15dbd40d0_0 .net "s", 0 0, L_0x55a15df40920;  alias, 1 drivers
S_0x55a15dbd4bf0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dbd3410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df413a0 .functor NOT 1, L_0x55a15df40b30, C4<0>, C4<0>, C4<0>;
v0x55a15dbd5cc0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbd5d80_0 .net "d", 0 0, L_0x55a15df40b30;  alias, 1 drivers
v0x55a15dbd5ed0_0 .net "q", 0 0, L_0x55a15df41170;  alias, 1 drivers
v0x55a15dbd5f70_0 .net "q_bar", 0 0, L_0x55a15df41200;  alias, 1 drivers
S_0x55a15dbd4e50 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbd4bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df40ed0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df40b30, C4<1>, C4<1>;
L_0x55a15df41090 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df413a0, C4<1>, C4<1>;
v0x55a15dbd5710_0 .net "a", 0 0, L_0x55a15df40ed0;  1 drivers
v0x55a15dbd57d0_0 .net "b", 0 0, L_0x55a15df41090;  1 drivers
v0x55a15dbd58a0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbd5970_0 .net "q", 0 0, L_0x55a15df41170;  alias, 1 drivers
v0x55a15dbd5a40_0 .net "q_bar", 0 0, L_0x55a15df41200;  alias, 1 drivers
v0x55a15dbd5b30_0 .net "r", 0 0, L_0x55a15df413a0;  1 drivers
v0x55a15dbd5bd0_0 .net "s", 0 0, L_0x55a15df40b30;  alias, 1 drivers
S_0x55a15dbd50a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbd4e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df41170 .functor NOR 1, L_0x55a15df41090, L_0x55a15df41200, C4<0>, C4<0>;
L_0x55a15df41200 .functor NOR 1, L_0x55a15df40ed0, L_0x55a15df41170, C4<0>, C4<0>;
v0x55a15dbd5330_0 .net "q", 0 0, L_0x55a15df41170;  alias, 1 drivers
v0x55a15dbd5410_0 .net "q_bar", 0 0, L_0x55a15df41200;  alias, 1 drivers
v0x55a15dbd54d0_0 .net "r", 0 0, L_0x55a15df41090;  alias, 1 drivers
v0x55a15dbd55a0_0 .net "s", 0 0, L_0x55a15df40ed0;  alias, 1 drivers
S_0x55a15dbd64e0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dbd31a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df40630 .functor AND 1, L_0x55a15df406c0, L_0x55a15df41170, C4<1>, C4<1>;
L_0x55a15df406c0 .functor NOT 1, L_0x55a15df40530, C4<0>, C4<0>, C4<0>;
L_0x55a15df40780 .functor AND 1, L_0x55a15df40530, L_0x55a15df4ce00, C4<1>, C4<1>;
L_0x55a15df40810 .functor OR 1, L_0x55a15df40780, L_0x55a15df40630, C4<0>, C4<0>;
v0x55a15dbd6740_0 .net *"_s1", 0 0, L_0x55a15df406c0;  1 drivers
v0x55a15dbd6820_0 .net "in0", 0 0, L_0x55a15df41170;  alias, 1 drivers
v0x55a15dbd6970_0 .net "in1", 0 0, L_0x55a15df4ce00;  alias, 1 drivers
v0x55a15dbd6a10_0 .net "out", 0 0, L_0x55a15df40810;  alias, 1 drivers
v0x55a15dbd6ab0_0 .net "s0", 0 0, L_0x55a15df40530;  alias, 1 drivers
v0x55a15dbd6b50_0 .net "w0", 0 0, L_0x55a15df40630;  1 drivers
v0x55a15dbd6c10_0 .net "w1", 0 0, L_0x55a15df40780;  1 drivers
S_0x55a15dbd72d0 .scope module, "obc[21]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df41450 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15dbdae80_0 .net "a", 0 0, L_0x55a15df41730;  1 drivers
v0x55a15dbdafd0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbdb090_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15dbdb130_0 .net "in", 0 0, L_0x55a15df4cd50;  1 drivers
v0x55a15dbdb1d0_0 .net "out", 0 0, L_0x55a15df42090;  1 drivers
v0x55a15dbdb270_0 .net "rw", 0 0, L_0x55a15df41450;  1 drivers
v0x55a15dbdb310_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dbd7540 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dbd72d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df41cb0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dbda1d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbda290_0 .net "d", 0 0, L_0x55a15df41730;  alias, 1 drivers
v0x55a15dbda3a0_0 .net "q", 0 0, L_0x55a15df42090;  alias, 1 drivers
v0x55a15dbda440_0 .net "q0", 0 0, L_0x55a15df41a50;  1 drivers
v0x55a15dbda4e0_0 .net "q_bar", 0 0, L_0x55a15df42120;  1 drivers
S_0x55a15dbd77d0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dbd7540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df41c00 .functor NOT 1, L_0x55a15df41730, C4<0>, C4<0>, C4<0>;
v0x55a15dbd8960_0 .net "clk", 0 0, L_0x55a15df41cb0;  1 drivers
v0x55a15dbd8a20_0 .net "d", 0 0, L_0x55a15df41730;  alias, 1 drivers
v0x55a15dbd8af0_0 .net "q", 0 0, L_0x55a15df41a50;  alias, 1 drivers
v0x55a15dbd8c10_0 .net "q_bar", 0 0, L_0x55a15df41ae0;  1 drivers
S_0x55a15dbd7a60 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbd77d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df41840 .functor AND 1, L_0x55a15df41cb0, L_0x55a15df41730, C4<1>, C4<1>;
L_0x55a15df41970 .functor AND 1, L_0x55a15df41cb0, L_0x55a15df41c00, C4<1>, C4<1>;
v0x55a15dbd8370_0 .net "a", 0 0, L_0x55a15df41840;  1 drivers
v0x55a15dbd8430_0 .net "b", 0 0, L_0x55a15df41970;  1 drivers
v0x55a15dbd8500_0 .net "en", 0 0, L_0x55a15df41cb0;  alias, 1 drivers
v0x55a15dbd85d0_0 .net "q", 0 0, L_0x55a15df41a50;  alias, 1 drivers
v0x55a15dbd86a0_0 .net "q_bar", 0 0, L_0x55a15df41ae0;  alias, 1 drivers
v0x55a15dbd8790_0 .net "r", 0 0, L_0x55a15df41c00;  1 drivers
v0x55a15dbd8830_0 .net "s", 0 0, L_0x55a15df41730;  alias, 1 drivers
S_0x55a15dbd7d00 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbd7a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df41a50 .functor NOR 1, L_0x55a15df41970, L_0x55a15df41ae0, C4<0>, C4<0>;
L_0x55a15df41ae0 .functor NOR 1, L_0x55a15df41840, L_0x55a15df41a50, C4<0>, C4<0>;
v0x55a15dbd7f90_0 .net "q", 0 0, L_0x55a15df41a50;  alias, 1 drivers
v0x55a15dbd8070_0 .net "q_bar", 0 0, L_0x55a15df41ae0;  alias, 1 drivers
v0x55a15dbd8130_0 .net "r", 0 0, L_0x55a15df41970;  alias, 1 drivers
v0x55a15dbd8200_0 .net "s", 0 0, L_0x55a15df41840;  alias, 1 drivers
S_0x55a15dbd8d20 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dbd7540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df422c0 .functor NOT 1, L_0x55a15df41a50, C4<0>, C4<0>, C4<0>;
v0x55a15dbd9df0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbd9eb0_0 .net "d", 0 0, L_0x55a15df41a50;  alias, 1 drivers
v0x55a15dbda000_0 .net "q", 0 0, L_0x55a15df42090;  alias, 1 drivers
v0x55a15dbda0a0_0 .net "q_bar", 0 0, L_0x55a15df42120;  alias, 1 drivers
S_0x55a15dbd8f80 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbd8d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df41df0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df41a50, C4<1>, C4<1>;
L_0x55a15df41fb0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df422c0, C4<1>, C4<1>;
v0x55a15dbd9840_0 .net "a", 0 0, L_0x55a15df41df0;  1 drivers
v0x55a15dbd9900_0 .net "b", 0 0, L_0x55a15df41fb0;  1 drivers
v0x55a15dbd99d0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbd9aa0_0 .net "q", 0 0, L_0x55a15df42090;  alias, 1 drivers
v0x55a15dbd9b70_0 .net "q_bar", 0 0, L_0x55a15df42120;  alias, 1 drivers
v0x55a15dbd9c60_0 .net "r", 0 0, L_0x55a15df422c0;  1 drivers
v0x55a15dbd9d00_0 .net "s", 0 0, L_0x55a15df41a50;  alias, 1 drivers
S_0x55a15dbd91d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbd8f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df42090 .functor NOR 1, L_0x55a15df41fb0, L_0x55a15df42120, C4<0>, C4<0>;
L_0x55a15df42120 .functor NOR 1, L_0x55a15df41df0, L_0x55a15df42090, C4<0>, C4<0>;
v0x55a15dbd9460_0 .net "q", 0 0, L_0x55a15df42090;  alias, 1 drivers
v0x55a15dbd9540_0 .net "q_bar", 0 0, L_0x55a15df42120;  alias, 1 drivers
v0x55a15dbd9600_0 .net "r", 0 0, L_0x55a15df41fb0;  alias, 1 drivers
v0x55a15dbd96d0_0 .net "s", 0 0, L_0x55a15df41df0;  alias, 1 drivers
S_0x55a15dbda610 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dbd72d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df41550 .functor AND 1, L_0x55a15df415e0, L_0x55a15df42090, C4<1>, C4<1>;
L_0x55a15df415e0 .functor NOT 1, L_0x55a15df41450, C4<0>, C4<0>, C4<0>;
L_0x55a15df416a0 .functor AND 1, L_0x55a15df41450, L_0x55a15df4cd50, C4<1>, C4<1>;
L_0x55a15df41730 .functor OR 1, L_0x55a15df416a0, L_0x55a15df41550, C4<0>, C4<0>;
v0x55a15dbda870_0 .net *"_s1", 0 0, L_0x55a15df415e0;  1 drivers
v0x55a15dbda950_0 .net "in0", 0 0, L_0x55a15df42090;  alias, 1 drivers
v0x55a15dbdaaa0_0 .net "in1", 0 0, L_0x55a15df4cd50;  alias, 1 drivers
v0x55a15dbdab40_0 .net "out", 0 0, L_0x55a15df41730;  alias, 1 drivers
v0x55a15dbdabe0_0 .net "s0", 0 0, L_0x55a15df41450;  alias, 1 drivers
v0x55a15dbdac80_0 .net "w0", 0 0, L_0x55a15df41550;  1 drivers
v0x55a15dbdad40_0 .net "w1", 0 0, L_0x55a15df416a0;  1 drivers
S_0x55a15dbdb400 .scope module, "obc[22]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df42370 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15dbdefb0_0 .net "a", 0 0, L_0x55a15df42650;  1 drivers
v0x55a15dbdf100_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbdf1c0_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15dbdf260_0 .net "in", 0 0, L_0x55a15df4cf60;  1 drivers
v0x55a15dbdf300_0 .net "out", 0 0, L_0x55a15df42fb0;  1 drivers
v0x55a15dbdf3a0_0 .net "rw", 0 0, L_0x55a15df42370;  1 drivers
v0x55a15dbdf440_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dbdb670 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dbdb400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df42bd0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dbde300_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbde3c0_0 .net "d", 0 0, L_0x55a15df42650;  alias, 1 drivers
v0x55a15dbde4d0_0 .net "q", 0 0, L_0x55a15df42fb0;  alias, 1 drivers
v0x55a15dbde570_0 .net "q0", 0 0, L_0x55a15df42970;  1 drivers
v0x55a15dbde610_0 .net "q_bar", 0 0, L_0x55a15df43040;  1 drivers
S_0x55a15dbdb900 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dbdb670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df42b20 .functor NOT 1, L_0x55a15df42650, C4<0>, C4<0>, C4<0>;
v0x55a15dbdca90_0 .net "clk", 0 0, L_0x55a15df42bd0;  1 drivers
v0x55a15dbdcb50_0 .net "d", 0 0, L_0x55a15df42650;  alias, 1 drivers
v0x55a15dbdcc20_0 .net "q", 0 0, L_0x55a15df42970;  alias, 1 drivers
v0x55a15dbdcd40_0 .net "q_bar", 0 0, L_0x55a15df42a00;  1 drivers
S_0x55a15dbdbb90 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbdb900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df42760 .functor AND 1, L_0x55a15df42bd0, L_0x55a15df42650, C4<1>, C4<1>;
L_0x55a15df42890 .functor AND 1, L_0x55a15df42bd0, L_0x55a15df42b20, C4<1>, C4<1>;
v0x55a15dbdc4a0_0 .net "a", 0 0, L_0x55a15df42760;  1 drivers
v0x55a15dbdc560_0 .net "b", 0 0, L_0x55a15df42890;  1 drivers
v0x55a15dbdc630_0 .net "en", 0 0, L_0x55a15df42bd0;  alias, 1 drivers
v0x55a15dbdc700_0 .net "q", 0 0, L_0x55a15df42970;  alias, 1 drivers
v0x55a15dbdc7d0_0 .net "q_bar", 0 0, L_0x55a15df42a00;  alias, 1 drivers
v0x55a15dbdc8c0_0 .net "r", 0 0, L_0x55a15df42b20;  1 drivers
v0x55a15dbdc960_0 .net "s", 0 0, L_0x55a15df42650;  alias, 1 drivers
S_0x55a15dbdbe30 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbdbb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df42970 .functor NOR 1, L_0x55a15df42890, L_0x55a15df42a00, C4<0>, C4<0>;
L_0x55a15df42a00 .functor NOR 1, L_0x55a15df42760, L_0x55a15df42970, C4<0>, C4<0>;
v0x55a15dbdc0c0_0 .net "q", 0 0, L_0x55a15df42970;  alias, 1 drivers
v0x55a15dbdc1a0_0 .net "q_bar", 0 0, L_0x55a15df42a00;  alias, 1 drivers
v0x55a15dbdc260_0 .net "r", 0 0, L_0x55a15df42890;  alias, 1 drivers
v0x55a15dbdc330_0 .net "s", 0 0, L_0x55a15df42760;  alias, 1 drivers
S_0x55a15dbdce50 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dbdb670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df431e0 .functor NOT 1, L_0x55a15df42970, C4<0>, C4<0>, C4<0>;
v0x55a15dbddf20_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbddfe0_0 .net "d", 0 0, L_0x55a15df42970;  alias, 1 drivers
v0x55a15dbde130_0 .net "q", 0 0, L_0x55a15df42fb0;  alias, 1 drivers
v0x55a15dbde1d0_0 .net "q_bar", 0 0, L_0x55a15df43040;  alias, 1 drivers
S_0x55a15dbdd0b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbdce50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df42d10 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df42970, C4<1>, C4<1>;
L_0x55a15df42ed0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df431e0, C4<1>, C4<1>;
v0x55a15dbdd970_0 .net "a", 0 0, L_0x55a15df42d10;  1 drivers
v0x55a15dbdda30_0 .net "b", 0 0, L_0x55a15df42ed0;  1 drivers
v0x55a15dbddb00_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbddbd0_0 .net "q", 0 0, L_0x55a15df42fb0;  alias, 1 drivers
v0x55a15dbddca0_0 .net "q_bar", 0 0, L_0x55a15df43040;  alias, 1 drivers
v0x55a15dbddd90_0 .net "r", 0 0, L_0x55a15df431e0;  1 drivers
v0x55a15dbdde30_0 .net "s", 0 0, L_0x55a15df42970;  alias, 1 drivers
S_0x55a15dbdd300 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbdd0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df42fb0 .functor NOR 1, L_0x55a15df42ed0, L_0x55a15df43040, C4<0>, C4<0>;
L_0x55a15df43040 .functor NOR 1, L_0x55a15df42d10, L_0x55a15df42fb0, C4<0>, C4<0>;
v0x55a15dbdd590_0 .net "q", 0 0, L_0x55a15df42fb0;  alias, 1 drivers
v0x55a15dbdd670_0 .net "q_bar", 0 0, L_0x55a15df43040;  alias, 1 drivers
v0x55a15dbdd730_0 .net "r", 0 0, L_0x55a15df42ed0;  alias, 1 drivers
v0x55a15dbdd800_0 .net "s", 0 0, L_0x55a15df42d10;  alias, 1 drivers
S_0x55a15dbde740 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dbdb400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df42470 .functor AND 1, L_0x55a15df42500, L_0x55a15df42fb0, C4<1>, C4<1>;
L_0x55a15df42500 .functor NOT 1, L_0x55a15df42370, C4<0>, C4<0>, C4<0>;
L_0x55a15df425c0 .functor AND 1, L_0x55a15df42370, L_0x55a15df4cf60, C4<1>, C4<1>;
L_0x55a15df42650 .functor OR 1, L_0x55a15df425c0, L_0x55a15df42470, C4<0>, C4<0>;
v0x55a15dbde9a0_0 .net *"_s1", 0 0, L_0x55a15df42500;  1 drivers
v0x55a15dbdea80_0 .net "in0", 0 0, L_0x55a15df42fb0;  alias, 1 drivers
v0x55a15dbdebd0_0 .net "in1", 0 0, L_0x55a15df4cf60;  alias, 1 drivers
v0x55a15dbdec70_0 .net "out", 0 0, L_0x55a15df42650;  alias, 1 drivers
v0x55a15dbded10_0 .net "s0", 0 0, L_0x55a15df42370;  alias, 1 drivers
v0x55a15dbdedb0_0 .net "w0", 0 0, L_0x55a15df42470;  1 drivers
v0x55a15dbdee70_0 .net "w1", 0 0, L_0x55a15df425c0;  1 drivers
S_0x55a15dbdf530 .scope module, "obc[23]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df43290 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15dbe30e0_0 .net "a", 0 0, L_0x55a15df43570;  1 drivers
v0x55a15dbe3230_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbe32f0_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15dbe3390_0 .net "in", 0 0, L_0x55a15df4cea0;  1 drivers
v0x55a15dbe3430_0 .net "out", 0 0, L_0x55a15df43ed0;  1 drivers
v0x55a15dbe34d0_0 .net "rw", 0 0, L_0x55a15df43290;  1 drivers
v0x55a15dbe3570_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dbdf7a0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dbdf530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df43af0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dbe2430_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbe24f0_0 .net "d", 0 0, L_0x55a15df43570;  alias, 1 drivers
v0x55a15dbe2600_0 .net "q", 0 0, L_0x55a15df43ed0;  alias, 1 drivers
v0x55a15dbe26a0_0 .net "q0", 0 0, L_0x55a15df43890;  1 drivers
v0x55a15dbe2740_0 .net "q_bar", 0 0, L_0x55a15df43f60;  1 drivers
S_0x55a15dbdfa30 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dbdf7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df43a40 .functor NOT 1, L_0x55a15df43570, C4<0>, C4<0>, C4<0>;
v0x55a15dbe0bc0_0 .net "clk", 0 0, L_0x55a15df43af0;  1 drivers
v0x55a15dbe0c80_0 .net "d", 0 0, L_0x55a15df43570;  alias, 1 drivers
v0x55a15dbe0d50_0 .net "q", 0 0, L_0x55a15df43890;  alias, 1 drivers
v0x55a15dbe0e70_0 .net "q_bar", 0 0, L_0x55a15df43920;  1 drivers
S_0x55a15dbdfcc0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbdfa30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df43680 .functor AND 1, L_0x55a15df43af0, L_0x55a15df43570, C4<1>, C4<1>;
L_0x55a15df437b0 .functor AND 1, L_0x55a15df43af0, L_0x55a15df43a40, C4<1>, C4<1>;
v0x55a15dbe05d0_0 .net "a", 0 0, L_0x55a15df43680;  1 drivers
v0x55a15dbe0690_0 .net "b", 0 0, L_0x55a15df437b0;  1 drivers
v0x55a15dbe0760_0 .net "en", 0 0, L_0x55a15df43af0;  alias, 1 drivers
v0x55a15dbe0830_0 .net "q", 0 0, L_0x55a15df43890;  alias, 1 drivers
v0x55a15dbe0900_0 .net "q_bar", 0 0, L_0x55a15df43920;  alias, 1 drivers
v0x55a15dbe09f0_0 .net "r", 0 0, L_0x55a15df43a40;  1 drivers
v0x55a15dbe0a90_0 .net "s", 0 0, L_0x55a15df43570;  alias, 1 drivers
S_0x55a15dbdff60 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbdfcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df43890 .functor NOR 1, L_0x55a15df437b0, L_0x55a15df43920, C4<0>, C4<0>;
L_0x55a15df43920 .functor NOR 1, L_0x55a15df43680, L_0x55a15df43890, C4<0>, C4<0>;
v0x55a15dbe01f0_0 .net "q", 0 0, L_0x55a15df43890;  alias, 1 drivers
v0x55a15dbe02d0_0 .net "q_bar", 0 0, L_0x55a15df43920;  alias, 1 drivers
v0x55a15dbe0390_0 .net "r", 0 0, L_0x55a15df437b0;  alias, 1 drivers
v0x55a15dbe0460_0 .net "s", 0 0, L_0x55a15df43680;  alias, 1 drivers
S_0x55a15dbe0f80 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dbdf7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df44100 .functor NOT 1, L_0x55a15df43890, C4<0>, C4<0>, C4<0>;
v0x55a15dbe2050_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbe2110_0 .net "d", 0 0, L_0x55a15df43890;  alias, 1 drivers
v0x55a15dbe2260_0 .net "q", 0 0, L_0x55a15df43ed0;  alias, 1 drivers
v0x55a15dbe2300_0 .net "q_bar", 0 0, L_0x55a15df43f60;  alias, 1 drivers
S_0x55a15dbe11e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbe0f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df43c30 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df43890, C4<1>, C4<1>;
L_0x55a15df43df0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df44100, C4<1>, C4<1>;
v0x55a15dbe1aa0_0 .net "a", 0 0, L_0x55a15df43c30;  1 drivers
v0x55a15dbe1b60_0 .net "b", 0 0, L_0x55a15df43df0;  1 drivers
v0x55a15dbe1c30_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbe1d00_0 .net "q", 0 0, L_0x55a15df43ed0;  alias, 1 drivers
v0x55a15dbe1dd0_0 .net "q_bar", 0 0, L_0x55a15df43f60;  alias, 1 drivers
v0x55a15dbe1ec0_0 .net "r", 0 0, L_0x55a15df44100;  1 drivers
v0x55a15dbe1f60_0 .net "s", 0 0, L_0x55a15df43890;  alias, 1 drivers
S_0x55a15dbe1430 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbe11e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df43ed0 .functor NOR 1, L_0x55a15df43df0, L_0x55a15df43f60, C4<0>, C4<0>;
L_0x55a15df43f60 .functor NOR 1, L_0x55a15df43c30, L_0x55a15df43ed0, C4<0>, C4<0>;
v0x55a15dbe16c0_0 .net "q", 0 0, L_0x55a15df43ed0;  alias, 1 drivers
v0x55a15dbe17a0_0 .net "q_bar", 0 0, L_0x55a15df43f60;  alias, 1 drivers
v0x55a15dbe1860_0 .net "r", 0 0, L_0x55a15df43df0;  alias, 1 drivers
v0x55a15dbe1930_0 .net "s", 0 0, L_0x55a15df43c30;  alias, 1 drivers
S_0x55a15dbe2870 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dbdf530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df43390 .functor AND 1, L_0x55a15df43420, L_0x55a15df43ed0, C4<1>, C4<1>;
L_0x55a15df43420 .functor NOT 1, L_0x55a15df43290, C4<0>, C4<0>, C4<0>;
L_0x55a15df434e0 .functor AND 1, L_0x55a15df43290, L_0x55a15df4cea0, C4<1>, C4<1>;
L_0x55a15df43570 .functor OR 1, L_0x55a15df434e0, L_0x55a15df43390, C4<0>, C4<0>;
v0x55a15dbe2ad0_0 .net *"_s1", 0 0, L_0x55a15df43420;  1 drivers
v0x55a15dbe2bb0_0 .net "in0", 0 0, L_0x55a15df43ed0;  alias, 1 drivers
v0x55a15dbe2d00_0 .net "in1", 0 0, L_0x55a15df4cea0;  alias, 1 drivers
v0x55a15dbe2da0_0 .net "out", 0 0, L_0x55a15df43570;  alias, 1 drivers
v0x55a15dbe2e40_0 .net "s0", 0 0, L_0x55a15df43290;  alias, 1 drivers
v0x55a15dbe2ee0_0 .net "w0", 0 0, L_0x55a15df43390;  1 drivers
v0x55a15dbe2fa0_0 .net "w1", 0 0, L_0x55a15df434e0;  1 drivers
S_0x55a15dbe3660 .scope module, "obc[24]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df441b0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15dbe7210_0 .net "a", 0 0, L_0x55a15df44490;  1 drivers
v0x55a15dbe7360_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbe7420_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15dbe74c0_0 .net "in", 0 0, L_0x55a15df4d0d0;  1 drivers
v0x55a15dbe7560_0 .net "out", 0 0, L_0x55a15df44df0;  1 drivers
v0x55a15dbe7600_0 .net "rw", 0 0, L_0x55a15df441b0;  1 drivers
v0x55a15dbe76a0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dbe38d0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dbe3660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df44a10 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dbe6560_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbe6620_0 .net "d", 0 0, L_0x55a15df44490;  alias, 1 drivers
v0x55a15dbe6730_0 .net "q", 0 0, L_0x55a15df44df0;  alias, 1 drivers
v0x55a15dbe67d0_0 .net "q0", 0 0, L_0x55a15df447b0;  1 drivers
v0x55a15dbe6870_0 .net "q_bar", 0 0, L_0x55a15df44e80;  1 drivers
S_0x55a15dbe3b60 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dbe38d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df44960 .functor NOT 1, L_0x55a15df44490, C4<0>, C4<0>, C4<0>;
v0x55a15dbe4cf0_0 .net "clk", 0 0, L_0x55a15df44a10;  1 drivers
v0x55a15dbe4db0_0 .net "d", 0 0, L_0x55a15df44490;  alias, 1 drivers
v0x55a15dbe4e80_0 .net "q", 0 0, L_0x55a15df447b0;  alias, 1 drivers
v0x55a15dbe4fa0_0 .net "q_bar", 0 0, L_0x55a15df44840;  1 drivers
S_0x55a15dbe3df0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbe3b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df445a0 .functor AND 1, L_0x55a15df44a10, L_0x55a15df44490, C4<1>, C4<1>;
L_0x55a15df446d0 .functor AND 1, L_0x55a15df44a10, L_0x55a15df44960, C4<1>, C4<1>;
v0x55a15dbe4700_0 .net "a", 0 0, L_0x55a15df445a0;  1 drivers
v0x55a15dbe47c0_0 .net "b", 0 0, L_0x55a15df446d0;  1 drivers
v0x55a15dbe4890_0 .net "en", 0 0, L_0x55a15df44a10;  alias, 1 drivers
v0x55a15dbe4960_0 .net "q", 0 0, L_0x55a15df447b0;  alias, 1 drivers
v0x55a15dbe4a30_0 .net "q_bar", 0 0, L_0x55a15df44840;  alias, 1 drivers
v0x55a15dbe4b20_0 .net "r", 0 0, L_0x55a15df44960;  1 drivers
v0x55a15dbe4bc0_0 .net "s", 0 0, L_0x55a15df44490;  alias, 1 drivers
S_0x55a15dbe4090 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbe3df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df447b0 .functor NOR 1, L_0x55a15df446d0, L_0x55a15df44840, C4<0>, C4<0>;
L_0x55a15df44840 .functor NOR 1, L_0x55a15df445a0, L_0x55a15df447b0, C4<0>, C4<0>;
v0x55a15dbe4320_0 .net "q", 0 0, L_0x55a15df447b0;  alias, 1 drivers
v0x55a15dbe4400_0 .net "q_bar", 0 0, L_0x55a15df44840;  alias, 1 drivers
v0x55a15dbe44c0_0 .net "r", 0 0, L_0x55a15df446d0;  alias, 1 drivers
v0x55a15dbe4590_0 .net "s", 0 0, L_0x55a15df445a0;  alias, 1 drivers
S_0x55a15dbe50b0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dbe38d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df45020 .functor NOT 1, L_0x55a15df447b0, C4<0>, C4<0>, C4<0>;
v0x55a15dbe6180_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbe6240_0 .net "d", 0 0, L_0x55a15df447b0;  alias, 1 drivers
v0x55a15dbe6390_0 .net "q", 0 0, L_0x55a15df44df0;  alias, 1 drivers
v0x55a15dbe6430_0 .net "q_bar", 0 0, L_0x55a15df44e80;  alias, 1 drivers
S_0x55a15dbe5310 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbe50b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df44b50 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df447b0, C4<1>, C4<1>;
L_0x55a15df44d10 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df45020, C4<1>, C4<1>;
v0x55a15dbe5bd0_0 .net "a", 0 0, L_0x55a15df44b50;  1 drivers
v0x55a15dbe5c90_0 .net "b", 0 0, L_0x55a15df44d10;  1 drivers
v0x55a15dbe5d60_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbe5e30_0 .net "q", 0 0, L_0x55a15df44df0;  alias, 1 drivers
v0x55a15dbe5f00_0 .net "q_bar", 0 0, L_0x55a15df44e80;  alias, 1 drivers
v0x55a15dbe5ff0_0 .net "r", 0 0, L_0x55a15df45020;  1 drivers
v0x55a15dbe6090_0 .net "s", 0 0, L_0x55a15df447b0;  alias, 1 drivers
S_0x55a15dbe5560 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbe5310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df44df0 .functor NOR 1, L_0x55a15df44d10, L_0x55a15df44e80, C4<0>, C4<0>;
L_0x55a15df44e80 .functor NOR 1, L_0x55a15df44b50, L_0x55a15df44df0, C4<0>, C4<0>;
v0x55a15dbe57f0_0 .net "q", 0 0, L_0x55a15df44df0;  alias, 1 drivers
v0x55a15dbe58d0_0 .net "q_bar", 0 0, L_0x55a15df44e80;  alias, 1 drivers
v0x55a15dbe5990_0 .net "r", 0 0, L_0x55a15df44d10;  alias, 1 drivers
v0x55a15dbe5a60_0 .net "s", 0 0, L_0x55a15df44b50;  alias, 1 drivers
S_0x55a15dbe69a0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dbe3660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df442b0 .functor AND 1, L_0x55a15df44340, L_0x55a15df44df0, C4<1>, C4<1>;
L_0x55a15df44340 .functor NOT 1, L_0x55a15df441b0, C4<0>, C4<0>, C4<0>;
L_0x55a15df44400 .functor AND 1, L_0x55a15df441b0, L_0x55a15df4d0d0, C4<1>, C4<1>;
L_0x55a15df44490 .functor OR 1, L_0x55a15df44400, L_0x55a15df442b0, C4<0>, C4<0>;
v0x55a15dbe6c00_0 .net *"_s1", 0 0, L_0x55a15df44340;  1 drivers
v0x55a15dbe6ce0_0 .net "in0", 0 0, L_0x55a15df44df0;  alias, 1 drivers
v0x55a15dbe6e30_0 .net "in1", 0 0, L_0x55a15df4d0d0;  alias, 1 drivers
v0x55a15dbe6ed0_0 .net "out", 0 0, L_0x55a15df44490;  alias, 1 drivers
v0x55a15dbe6f70_0 .net "s0", 0 0, L_0x55a15df441b0;  alias, 1 drivers
v0x55a15dbe7010_0 .net "w0", 0 0, L_0x55a15df442b0;  1 drivers
v0x55a15dbe70d0_0 .net "w1", 0 0, L_0x55a15df44400;  1 drivers
S_0x55a15dbe7790 .scope module, "obc[25]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df450d0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15dbeb340_0 .net "a", 0 0, L_0x55a15df453b0;  1 drivers
v0x55a15dbeb490_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbeb550_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15dbeb5f0_0 .net "in", 0 0, L_0x55a15df4d000;  1 drivers
v0x55a15dbeb690_0 .net "out", 0 0, L_0x55a15df45d10;  1 drivers
v0x55a15dbeb730_0 .net "rw", 0 0, L_0x55a15df450d0;  1 drivers
v0x55a15dbeb7d0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dbe7a00 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dbe7790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df45930 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dbea690_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbea750_0 .net "d", 0 0, L_0x55a15df453b0;  alias, 1 drivers
v0x55a15dbea860_0 .net "q", 0 0, L_0x55a15df45d10;  alias, 1 drivers
v0x55a15dbea900_0 .net "q0", 0 0, L_0x55a15df456d0;  1 drivers
v0x55a15dbea9a0_0 .net "q_bar", 0 0, L_0x55a15df45da0;  1 drivers
S_0x55a15dbe7c90 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dbe7a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df45880 .functor NOT 1, L_0x55a15df453b0, C4<0>, C4<0>, C4<0>;
v0x55a15dbe8e20_0 .net "clk", 0 0, L_0x55a15df45930;  1 drivers
v0x55a15dbe8ee0_0 .net "d", 0 0, L_0x55a15df453b0;  alias, 1 drivers
v0x55a15dbe8fb0_0 .net "q", 0 0, L_0x55a15df456d0;  alias, 1 drivers
v0x55a15dbe90d0_0 .net "q_bar", 0 0, L_0x55a15df45760;  1 drivers
S_0x55a15dbe7f20 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbe7c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df454c0 .functor AND 1, L_0x55a15df45930, L_0x55a15df453b0, C4<1>, C4<1>;
L_0x55a15df455f0 .functor AND 1, L_0x55a15df45930, L_0x55a15df45880, C4<1>, C4<1>;
v0x55a15dbe8830_0 .net "a", 0 0, L_0x55a15df454c0;  1 drivers
v0x55a15dbe88f0_0 .net "b", 0 0, L_0x55a15df455f0;  1 drivers
v0x55a15dbe89c0_0 .net "en", 0 0, L_0x55a15df45930;  alias, 1 drivers
v0x55a15dbe8a90_0 .net "q", 0 0, L_0x55a15df456d0;  alias, 1 drivers
v0x55a15dbe8b60_0 .net "q_bar", 0 0, L_0x55a15df45760;  alias, 1 drivers
v0x55a15dbe8c50_0 .net "r", 0 0, L_0x55a15df45880;  1 drivers
v0x55a15dbe8cf0_0 .net "s", 0 0, L_0x55a15df453b0;  alias, 1 drivers
S_0x55a15dbe81c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbe7f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df456d0 .functor NOR 1, L_0x55a15df455f0, L_0x55a15df45760, C4<0>, C4<0>;
L_0x55a15df45760 .functor NOR 1, L_0x55a15df454c0, L_0x55a15df456d0, C4<0>, C4<0>;
v0x55a15dbe8450_0 .net "q", 0 0, L_0x55a15df456d0;  alias, 1 drivers
v0x55a15dbe8530_0 .net "q_bar", 0 0, L_0x55a15df45760;  alias, 1 drivers
v0x55a15dbe85f0_0 .net "r", 0 0, L_0x55a15df455f0;  alias, 1 drivers
v0x55a15dbe86c0_0 .net "s", 0 0, L_0x55a15df454c0;  alias, 1 drivers
S_0x55a15dbe91e0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dbe7a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df45f40 .functor NOT 1, L_0x55a15df456d0, C4<0>, C4<0>, C4<0>;
v0x55a15dbea2b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbea370_0 .net "d", 0 0, L_0x55a15df456d0;  alias, 1 drivers
v0x55a15dbea4c0_0 .net "q", 0 0, L_0x55a15df45d10;  alias, 1 drivers
v0x55a15dbea560_0 .net "q_bar", 0 0, L_0x55a15df45da0;  alias, 1 drivers
S_0x55a15dbe9440 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbe91e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df45a70 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df456d0, C4<1>, C4<1>;
L_0x55a15df45c30 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df45f40, C4<1>, C4<1>;
v0x55a15dbe9d00_0 .net "a", 0 0, L_0x55a15df45a70;  1 drivers
v0x55a15dbe9dc0_0 .net "b", 0 0, L_0x55a15df45c30;  1 drivers
v0x55a15dbe9e90_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbe9f60_0 .net "q", 0 0, L_0x55a15df45d10;  alias, 1 drivers
v0x55a15dbea030_0 .net "q_bar", 0 0, L_0x55a15df45da0;  alias, 1 drivers
v0x55a15dbea120_0 .net "r", 0 0, L_0x55a15df45f40;  1 drivers
v0x55a15dbea1c0_0 .net "s", 0 0, L_0x55a15df456d0;  alias, 1 drivers
S_0x55a15dbe9690 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbe9440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df45d10 .functor NOR 1, L_0x55a15df45c30, L_0x55a15df45da0, C4<0>, C4<0>;
L_0x55a15df45da0 .functor NOR 1, L_0x55a15df45a70, L_0x55a15df45d10, C4<0>, C4<0>;
v0x55a15dbe9920_0 .net "q", 0 0, L_0x55a15df45d10;  alias, 1 drivers
v0x55a15dbe9a00_0 .net "q_bar", 0 0, L_0x55a15df45da0;  alias, 1 drivers
v0x55a15dbe9ac0_0 .net "r", 0 0, L_0x55a15df45c30;  alias, 1 drivers
v0x55a15dbe9b90_0 .net "s", 0 0, L_0x55a15df45a70;  alias, 1 drivers
S_0x55a15dbeaad0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dbe7790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df451d0 .functor AND 1, L_0x55a15df45260, L_0x55a15df45d10, C4<1>, C4<1>;
L_0x55a15df45260 .functor NOT 1, L_0x55a15df450d0, C4<0>, C4<0>, C4<0>;
L_0x55a15df45320 .functor AND 1, L_0x55a15df450d0, L_0x55a15df4d000, C4<1>, C4<1>;
L_0x55a15df453b0 .functor OR 1, L_0x55a15df45320, L_0x55a15df451d0, C4<0>, C4<0>;
v0x55a15dbead30_0 .net *"_s1", 0 0, L_0x55a15df45260;  1 drivers
v0x55a15dbeae10_0 .net "in0", 0 0, L_0x55a15df45d10;  alias, 1 drivers
v0x55a15dbeaf60_0 .net "in1", 0 0, L_0x55a15df4d000;  alias, 1 drivers
v0x55a15dbeb000_0 .net "out", 0 0, L_0x55a15df453b0;  alias, 1 drivers
v0x55a15dbeb0a0_0 .net "s0", 0 0, L_0x55a15df450d0;  alias, 1 drivers
v0x55a15dbeb140_0 .net "w0", 0 0, L_0x55a15df451d0;  1 drivers
v0x55a15dbeb200_0 .net "w1", 0 0, L_0x55a15df45320;  1 drivers
S_0x55a15dbeb8c0 .scope module, "obc[26]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df45ff0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15dbef470_0 .net "a", 0 0, L_0x55a15df462d0;  1 drivers
v0x55a15dbef5c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbef680_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15dbef720_0 .net "in", 0 0, L_0x55a15df4d250;  1 drivers
v0x55a15dbef7c0_0 .net "out", 0 0, L_0x55a15df46c30;  1 drivers
v0x55a15dbef860_0 .net "rw", 0 0, L_0x55a15df45ff0;  1 drivers
v0x55a15dbef900_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dbebb30 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dbeb8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df46850 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dbee7c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbee880_0 .net "d", 0 0, L_0x55a15df462d0;  alias, 1 drivers
v0x55a15dbee990_0 .net "q", 0 0, L_0x55a15df46c30;  alias, 1 drivers
v0x55a15dbeea30_0 .net "q0", 0 0, L_0x55a15df465f0;  1 drivers
v0x55a15dbeead0_0 .net "q_bar", 0 0, L_0x55a15df46cc0;  1 drivers
S_0x55a15dbebdc0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dbebb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df467a0 .functor NOT 1, L_0x55a15df462d0, C4<0>, C4<0>, C4<0>;
v0x55a15dbecf50_0 .net "clk", 0 0, L_0x55a15df46850;  1 drivers
v0x55a15dbed010_0 .net "d", 0 0, L_0x55a15df462d0;  alias, 1 drivers
v0x55a15dbed0e0_0 .net "q", 0 0, L_0x55a15df465f0;  alias, 1 drivers
v0x55a15dbed200_0 .net "q_bar", 0 0, L_0x55a15df46680;  1 drivers
S_0x55a15dbec050 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbebdc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df463e0 .functor AND 1, L_0x55a15df46850, L_0x55a15df462d0, C4<1>, C4<1>;
L_0x55a15df46510 .functor AND 1, L_0x55a15df46850, L_0x55a15df467a0, C4<1>, C4<1>;
v0x55a15dbec960_0 .net "a", 0 0, L_0x55a15df463e0;  1 drivers
v0x55a15dbeca20_0 .net "b", 0 0, L_0x55a15df46510;  1 drivers
v0x55a15dbecaf0_0 .net "en", 0 0, L_0x55a15df46850;  alias, 1 drivers
v0x55a15dbecbc0_0 .net "q", 0 0, L_0x55a15df465f0;  alias, 1 drivers
v0x55a15dbecc90_0 .net "q_bar", 0 0, L_0x55a15df46680;  alias, 1 drivers
v0x55a15dbecd80_0 .net "r", 0 0, L_0x55a15df467a0;  1 drivers
v0x55a15dbece20_0 .net "s", 0 0, L_0x55a15df462d0;  alias, 1 drivers
S_0x55a15dbec2f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbec050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df465f0 .functor NOR 1, L_0x55a15df46510, L_0x55a15df46680, C4<0>, C4<0>;
L_0x55a15df46680 .functor NOR 1, L_0x55a15df463e0, L_0x55a15df465f0, C4<0>, C4<0>;
v0x55a15dbec580_0 .net "q", 0 0, L_0x55a15df465f0;  alias, 1 drivers
v0x55a15dbec660_0 .net "q_bar", 0 0, L_0x55a15df46680;  alias, 1 drivers
v0x55a15dbec720_0 .net "r", 0 0, L_0x55a15df46510;  alias, 1 drivers
v0x55a15dbec7f0_0 .net "s", 0 0, L_0x55a15df463e0;  alias, 1 drivers
S_0x55a15dbed310 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dbebb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df46e60 .functor NOT 1, L_0x55a15df465f0, C4<0>, C4<0>, C4<0>;
v0x55a15dbee3e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbee4a0_0 .net "d", 0 0, L_0x55a15df465f0;  alias, 1 drivers
v0x55a15dbee5f0_0 .net "q", 0 0, L_0x55a15df46c30;  alias, 1 drivers
v0x55a15dbee690_0 .net "q_bar", 0 0, L_0x55a15df46cc0;  alias, 1 drivers
S_0x55a15dbed570 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbed310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df46990 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df465f0, C4<1>, C4<1>;
L_0x55a15df46b50 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df46e60, C4<1>, C4<1>;
v0x55a15dbede30_0 .net "a", 0 0, L_0x55a15df46990;  1 drivers
v0x55a15dbedef0_0 .net "b", 0 0, L_0x55a15df46b50;  1 drivers
v0x55a15dbedfc0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbee090_0 .net "q", 0 0, L_0x55a15df46c30;  alias, 1 drivers
v0x55a15dbee160_0 .net "q_bar", 0 0, L_0x55a15df46cc0;  alias, 1 drivers
v0x55a15dbee250_0 .net "r", 0 0, L_0x55a15df46e60;  1 drivers
v0x55a15dbee2f0_0 .net "s", 0 0, L_0x55a15df465f0;  alias, 1 drivers
S_0x55a15dbed7c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbed570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df46c30 .functor NOR 1, L_0x55a15df46b50, L_0x55a15df46cc0, C4<0>, C4<0>;
L_0x55a15df46cc0 .functor NOR 1, L_0x55a15df46990, L_0x55a15df46c30, C4<0>, C4<0>;
v0x55a15dbeda50_0 .net "q", 0 0, L_0x55a15df46c30;  alias, 1 drivers
v0x55a15dbedb30_0 .net "q_bar", 0 0, L_0x55a15df46cc0;  alias, 1 drivers
v0x55a15dbedbf0_0 .net "r", 0 0, L_0x55a15df46b50;  alias, 1 drivers
v0x55a15dbedcc0_0 .net "s", 0 0, L_0x55a15df46990;  alias, 1 drivers
S_0x55a15dbeec00 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dbeb8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df460f0 .functor AND 1, L_0x55a15df46180, L_0x55a15df46c30, C4<1>, C4<1>;
L_0x55a15df46180 .functor NOT 1, L_0x55a15df45ff0, C4<0>, C4<0>, C4<0>;
L_0x55a15df46240 .functor AND 1, L_0x55a15df45ff0, L_0x55a15df4d250, C4<1>, C4<1>;
L_0x55a15df462d0 .functor OR 1, L_0x55a15df46240, L_0x55a15df460f0, C4<0>, C4<0>;
v0x55a15dbeee60_0 .net *"_s1", 0 0, L_0x55a15df46180;  1 drivers
v0x55a15dbeef40_0 .net "in0", 0 0, L_0x55a15df46c30;  alias, 1 drivers
v0x55a15dbef090_0 .net "in1", 0 0, L_0x55a15df4d250;  alias, 1 drivers
v0x55a15dbef130_0 .net "out", 0 0, L_0x55a15df462d0;  alias, 1 drivers
v0x55a15dbef1d0_0 .net "s0", 0 0, L_0x55a15df45ff0;  alias, 1 drivers
v0x55a15dbef270_0 .net "w0", 0 0, L_0x55a15df460f0;  1 drivers
v0x55a15dbef330_0 .net "w1", 0 0, L_0x55a15df46240;  1 drivers
S_0x55a15dbef9f0 .scope module, "obc[27]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df46f10 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15dbf35a0_0 .net "a", 0 0, L_0x55a15df471f0;  1 drivers
v0x55a15dbf36f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbf37b0_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15dbf3850_0 .net "in", 0 0, L_0x55a15df4d170;  1 drivers
v0x55a15dbf38f0_0 .net "out", 0 0, L_0x55a15df47b50;  1 drivers
v0x55a15dbf3990_0 .net "rw", 0 0, L_0x55a15df46f10;  1 drivers
v0x55a15dbf3a30_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dbefc60 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dbef9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df47770 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dbf28f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbf29b0_0 .net "d", 0 0, L_0x55a15df471f0;  alias, 1 drivers
v0x55a15dbf2ac0_0 .net "q", 0 0, L_0x55a15df47b50;  alias, 1 drivers
v0x55a15dbf2b60_0 .net "q0", 0 0, L_0x55a15df47510;  1 drivers
v0x55a15dbf2c00_0 .net "q_bar", 0 0, L_0x55a15df47be0;  1 drivers
S_0x55a15dbefef0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dbefc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df476c0 .functor NOT 1, L_0x55a15df471f0, C4<0>, C4<0>, C4<0>;
v0x55a15dbf1080_0 .net "clk", 0 0, L_0x55a15df47770;  1 drivers
v0x55a15dbf1140_0 .net "d", 0 0, L_0x55a15df471f0;  alias, 1 drivers
v0x55a15dbf1210_0 .net "q", 0 0, L_0x55a15df47510;  alias, 1 drivers
v0x55a15dbf1330_0 .net "q_bar", 0 0, L_0x55a15df475a0;  1 drivers
S_0x55a15dbf0180 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbefef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df47300 .functor AND 1, L_0x55a15df47770, L_0x55a15df471f0, C4<1>, C4<1>;
L_0x55a15df47430 .functor AND 1, L_0x55a15df47770, L_0x55a15df476c0, C4<1>, C4<1>;
v0x55a15dbf0a90_0 .net "a", 0 0, L_0x55a15df47300;  1 drivers
v0x55a15dbf0b50_0 .net "b", 0 0, L_0x55a15df47430;  1 drivers
v0x55a15dbf0c20_0 .net "en", 0 0, L_0x55a15df47770;  alias, 1 drivers
v0x55a15dbf0cf0_0 .net "q", 0 0, L_0x55a15df47510;  alias, 1 drivers
v0x55a15dbf0dc0_0 .net "q_bar", 0 0, L_0x55a15df475a0;  alias, 1 drivers
v0x55a15dbf0eb0_0 .net "r", 0 0, L_0x55a15df476c0;  1 drivers
v0x55a15dbf0f50_0 .net "s", 0 0, L_0x55a15df471f0;  alias, 1 drivers
S_0x55a15dbf0420 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbf0180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df47510 .functor NOR 1, L_0x55a15df47430, L_0x55a15df475a0, C4<0>, C4<0>;
L_0x55a15df475a0 .functor NOR 1, L_0x55a15df47300, L_0x55a15df47510, C4<0>, C4<0>;
v0x55a15dbf06b0_0 .net "q", 0 0, L_0x55a15df47510;  alias, 1 drivers
v0x55a15dbf0790_0 .net "q_bar", 0 0, L_0x55a15df475a0;  alias, 1 drivers
v0x55a15dbf0850_0 .net "r", 0 0, L_0x55a15df47430;  alias, 1 drivers
v0x55a15dbf0920_0 .net "s", 0 0, L_0x55a15df47300;  alias, 1 drivers
S_0x55a15dbf1440 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dbefc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df47d80 .functor NOT 1, L_0x55a15df47510, C4<0>, C4<0>, C4<0>;
v0x55a15dbf2510_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbf25d0_0 .net "d", 0 0, L_0x55a15df47510;  alias, 1 drivers
v0x55a15dbf2720_0 .net "q", 0 0, L_0x55a15df47b50;  alias, 1 drivers
v0x55a15dbf27c0_0 .net "q_bar", 0 0, L_0x55a15df47be0;  alias, 1 drivers
S_0x55a15dbf16a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbf1440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df478b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df47510, C4<1>, C4<1>;
L_0x55a15df47a70 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df47d80, C4<1>, C4<1>;
v0x55a15dbf1f60_0 .net "a", 0 0, L_0x55a15df478b0;  1 drivers
v0x55a15dbf2020_0 .net "b", 0 0, L_0x55a15df47a70;  1 drivers
v0x55a15dbf20f0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbf21c0_0 .net "q", 0 0, L_0x55a15df47b50;  alias, 1 drivers
v0x55a15dbf2290_0 .net "q_bar", 0 0, L_0x55a15df47be0;  alias, 1 drivers
v0x55a15dbf2380_0 .net "r", 0 0, L_0x55a15df47d80;  1 drivers
v0x55a15dbf2420_0 .net "s", 0 0, L_0x55a15df47510;  alias, 1 drivers
S_0x55a15dbf18f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbf16a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df47b50 .functor NOR 1, L_0x55a15df47a70, L_0x55a15df47be0, C4<0>, C4<0>;
L_0x55a15df47be0 .functor NOR 1, L_0x55a15df478b0, L_0x55a15df47b50, C4<0>, C4<0>;
v0x55a15dbf1b80_0 .net "q", 0 0, L_0x55a15df47b50;  alias, 1 drivers
v0x55a15dbf1c60_0 .net "q_bar", 0 0, L_0x55a15df47be0;  alias, 1 drivers
v0x55a15dbf1d20_0 .net "r", 0 0, L_0x55a15df47a70;  alias, 1 drivers
v0x55a15dbf1df0_0 .net "s", 0 0, L_0x55a15df478b0;  alias, 1 drivers
S_0x55a15dbf2d30 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dbef9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df47010 .functor AND 1, L_0x55a15df470a0, L_0x55a15df47b50, C4<1>, C4<1>;
L_0x55a15df470a0 .functor NOT 1, L_0x55a15df46f10, C4<0>, C4<0>, C4<0>;
L_0x55a15df47160 .functor AND 1, L_0x55a15df46f10, L_0x55a15df4d170, C4<1>, C4<1>;
L_0x55a15df471f0 .functor OR 1, L_0x55a15df47160, L_0x55a15df47010, C4<0>, C4<0>;
v0x55a15dbf2f90_0 .net *"_s1", 0 0, L_0x55a15df470a0;  1 drivers
v0x55a15dbf3070_0 .net "in0", 0 0, L_0x55a15df47b50;  alias, 1 drivers
v0x55a15dbf31c0_0 .net "in1", 0 0, L_0x55a15df4d170;  alias, 1 drivers
v0x55a15dbf3260_0 .net "out", 0 0, L_0x55a15df471f0;  alias, 1 drivers
v0x55a15dbf3300_0 .net "s0", 0 0, L_0x55a15df46f10;  alias, 1 drivers
v0x55a15dbf33a0_0 .net "w0", 0 0, L_0x55a15df47010;  1 drivers
v0x55a15dbf3460_0 .net "w1", 0 0, L_0x55a15df47160;  1 drivers
S_0x55a15dbf3b20 .scope module, "obc[28]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df47e30 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15dbf76d0_0 .net "a", 0 0, L_0x55a15df48110;  1 drivers
v0x55a15dbf7820_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbf78e0_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15dbf7980_0 .net "in", 0 0, L_0x55a15df4d3e0;  1 drivers
v0x55a15dbf7a20_0 .net "out", 0 0, L_0x55a15df48a70;  1 drivers
v0x55a15dbf7ac0_0 .net "rw", 0 0, L_0x55a15df47e30;  1 drivers
v0x55a15dbf7b60_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dbf3d90 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dbf3b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df48690 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dbf6a20_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbf6ae0_0 .net "d", 0 0, L_0x55a15df48110;  alias, 1 drivers
v0x55a15dbf6bf0_0 .net "q", 0 0, L_0x55a15df48a70;  alias, 1 drivers
v0x55a15dbf6c90_0 .net "q0", 0 0, L_0x55a15df48430;  1 drivers
v0x55a15dbf6d30_0 .net "q_bar", 0 0, L_0x55a15df48b00;  1 drivers
S_0x55a15dbf4020 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dbf3d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df485e0 .functor NOT 1, L_0x55a15df48110, C4<0>, C4<0>, C4<0>;
v0x55a15dbf51b0_0 .net "clk", 0 0, L_0x55a15df48690;  1 drivers
v0x55a15dbf5270_0 .net "d", 0 0, L_0x55a15df48110;  alias, 1 drivers
v0x55a15dbf5340_0 .net "q", 0 0, L_0x55a15df48430;  alias, 1 drivers
v0x55a15dbf5460_0 .net "q_bar", 0 0, L_0x55a15df484c0;  1 drivers
S_0x55a15dbf42b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbf4020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df48220 .functor AND 1, L_0x55a15df48690, L_0x55a15df48110, C4<1>, C4<1>;
L_0x55a15df48350 .functor AND 1, L_0x55a15df48690, L_0x55a15df485e0, C4<1>, C4<1>;
v0x55a15dbf4bc0_0 .net "a", 0 0, L_0x55a15df48220;  1 drivers
v0x55a15dbf4c80_0 .net "b", 0 0, L_0x55a15df48350;  1 drivers
v0x55a15dbf4d50_0 .net "en", 0 0, L_0x55a15df48690;  alias, 1 drivers
v0x55a15dbf4e20_0 .net "q", 0 0, L_0x55a15df48430;  alias, 1 drivers
v0x55a15dbf4ef0_0 .net "q_bar", 0 0, L_0x55a15df484c0;  alias, 1 drivers
v0x55a15dbf4fe0_0 .net "r", 0 0, L_0x55a15df485e0;  1 drivers
v0x55a15dbf5080_0 .net "s", 0 0, L_0x55a15df48110;  alias, 1 drivers
S_0x55a15dbf4550 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbf42b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df48430 .functor NOR 1, L_0x55a15df48350, L_0x55a15df484c0, C4<0>, C4<0>;
L_0x55a15df484c0 .functor NOR 1, L_0x55a15df48220, L_0x55a15df48430, C4<0>, C4<0>;
v0x55a15dbf47e0_0 .net "q", 0 0, L_0x55a15df48430;  alias, 1 drivers
v0x55a15dbf48c0_0 .net "q_bar", 0 0, L_0x55a15df484c0;  alias, 1 drivers
v0x55a15dbf4980_0 .net "r", 0 0, L_0x55a15df48350;  alias, 1 drivers
v0x55a15dbf4a50_0 .net "s", 0 0, L_0x55a15df48220;  alias, 1 drivers
S_0x55a15dbf5570 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dbf3d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df48ca0 .functor NOT 1, L_0x55a15df48430, C4<0>, C4<0>, C4<0>;
v0x55a15dbf6640_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbf6700_0 .net "d", 0 0, L_0x55a15df48430;  alias, 1 drivers
v0x55a15dbf6850_0 .net "q", 0 0, L_0x55a15df48a70;  alias, 1 drivers
v0x55a15dbf68f0_0 .net "q_bar", 0 0, L_0x55a15df48b00;  alias, 1 drivers
S_0x55a15dbf57d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbf5570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df487d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df48430, C4<1>, C4<1>;
L_0x55a15df48990 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df48ca0, C4<1>, C4<1>;
v0x55a15dbf6090_0 .net "a", 0 0, L_0x55a15df487d0;  1 drivers
v0x55a15dbf6150_0 .net "b", 0 0, L_0x55a15df48990;  1 drivers
v0x55a15dbf6220_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbf62f0_0 .net "q", 0 0, L_0x55a15df48a70;  alias, 1 drivers
v0x55a15dbf63c0_0 .net "q_bar", 0 0, L_0x55a15df48b00;  alias, 1 drivers
v0x55a15dbf64b0_0 .net "r", 0 0, L_0x55a15df48ca0;  1 drivers
v0x55a15dbf6550_0 .net "s", 0 0, L_0x55a15df48430;  alias, 1 drivers
S_0x55a15dbf5a20 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbf57d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df48a70 .functor NOR 1, L_0x55a15df48990, L_0x55a15df48b00, C4<0>, C4<0>;
L_0x55a15df48b00 .functor NOR 1, L_0x55a15df487d0, L_0x55a15df48a70, C4<0>, C4<0>;
v0x55a15dbf5cb0_0 .net "q", 0 0, L_0x55a15df48a70;  alias, 1 drivers
v0x55a15dbf5d90_0 .net "q_bar", 0 0, L_0x55a15df48b00;  alias, 1 drivers
v0x55a15dbf5e50_0 .net "r", 0 0, L_0x55a15df48990;  alias, 1 drivers
v0x55a15dbf5f20_0 .net "s", 0 0, L_0x55a15df487d0;  alias, 1 drivers
S_0x55a15dbf6e60 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dbf3b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df47f30 .functor AND 1, L_0x55a15df47fc0, L_0x55a15df48a70, C4<1>, C4<1>;
L_0x55a15df47fc0 .functor NOT 1, L_0x55a15df47e30, C4<0>, C4<0>, C4<0>;
L_0x55a15df48080 .functor AND 1, L_0x55a15df47e30, L_0x55a15df4d3e0, C4<1>, C4<1>;
L_0x55a15df48110 .functor OR 1, L_0x55a15df48080, L_0x55a15df47f30, C4<0>, C4<0>;
v0x55a15dbf70c0_0 .net *"_s1", 0 0, L_0x55a15df47fc0;  1 drivers
v0x55a15dbf71a0_0 .net "in0", 0 0, L_0x55a15df48a70;  alias, 1 drivers
v0x55a15dbf72f0_0 .net "in1", 0 0, L_0x55a15df4d3e0;  alias, 1 drivers
v0x55a15dbf7390_0 .net "out", 0 0, L_0x55a15df48110;  alias, 1 drivers
v0x55a15dbf7430_0 .net "s0", 0 0, L_0x55a15df47e30;  alias, 1 drivers
v0x55a15dbf74d0_0 .net "w0", 0 0, L_0x55a15df47f30;  1 drivers
v0x55a15dbf7590_0 .net "w1", 0 0, L_0x55a15df48080;  1 drivers
S_0x55a15dbf7c50 .scope module, "obc[29]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df48d50 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15dbfb800_0 .net "a", 0 0, L_0x55a15df49030;  1 drivers
v0x55a15dbfb950_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbfba10_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15dbfbab0_0 .net "in", 0 0, L_0x55a15df4d2f0;  1 drivers
v0x55a15dbfbb50_0 .net "out", 0 0, L_0x55a15df49990;  1 drivers
v0x55a15dbfbbf0_0 .net "rw", 0 0, L_0x55a15df48d50;  1 drivers
v0x55a15dbfbc90_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dbf7ec0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dbf7c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df495b0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dbfab50_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbfac10_0 .net "d", 0 0, L_0x55a15df49030;  alias, 1 drivers
v0x55a15dbfad20_0 .net "q", 0 0, L_0x55a15df49990;  alias, 1 drivers
v0x55a15dbfadc0_0 .net "q0", 0 0, L_0x55a15df49350;  1 drivers
v0x55a15dbfae60_0 .net "q_bar", 0 0, L_0x55a15df49a20;  1 drivers
S_0x55a15dbf8150 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dbf7ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df49500 .functor NOT 1, L_0x55a15df49030, C4<0>, C4<0>, C4<0>;
v0x55a15dbf92e0_0 .net "clk", 0 0, L_0x55a15df495b0;  1 drivers
v0x55a15dbf93a0_0 .net "d", 0 0, L_0x55a15df49030;  alias, 1 drivers
v0x55a15dbf9470_0 .net "q", 0 0, L_0x55a15df49350;  alias, 1 drivers
v0x55a15dbf9590_0 .net "q_bar", 0 0, L_0x55a15df493e0;  1 drivers
S_0x55a15dbf83e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbf8150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df49140 .functor AND 1, L_0x55a15df495b0, L_0x55a15df49030, C4<1>, C4<1>;
L_0x55a15df49270 .functor AND 1, L_0x55a15df495b0, L_0x55a15df49500, C4<1>, C4<1>;
v0x55a15dbf8cf0_0 .net "a", 0 0, L_0x55a15df49140;  1 drivers
v0x55a15dbf8db0_0 .net "b", 0 0, L_0x55a15df49270;  1 drivers
v0x55a15dbf8e80_0 .net "en", 0 0, L_0x55a15df495b0;  alias, 1 drivers
v0x55a15dbf8f50_0 .net "q", 0 0, L_0x55a15df49350;  alias, 1 drivers
v0x55a15dbf9020_0 .net "q_bar", 0 0, L_0x55a15df493e0;  alias, 1 drivers
v0x55a15dbf9110_0 .net "r", 0 0, L_0x55a15df49500;  1 drivers
v0x55a15dbf91b0_0 .net "s", 0 0, L_0x55a15df49030;  alias, 1 drivers
S_0x55a15dbf8680 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbf83e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df49350 .functor NOR 1, L_0x55a15df49270, L_0x55a15df493e0, C4<0>, C4<0>;
L_0x55a15df493e0 .functor NOR 1, L_0x55a15df49140, L_0x55a15df49350, C4<0>, C4<0>;
v0x55a15dbf8910_0 .net "q", 0 0, L_0x55a15df49350;  alias, 1 drivers
v0x55a15dbf89f0_0 .net "q_bar", 0 0, L_0x55a15df493e0;  alias, 1 drivers
v0x55a15dbf8ab0_0 .net "r", 0 0, L_0x55a15df49270;  alias, 1 drivers
v0x55a15dbf8b80_0 .net "s", 0 0, L_0x55a15df49140;  alias, 1 drivers
S_0x55a15dbf96a0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dbf7ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df49bc0 .functor NOT 1, L_0x55a15df49350, C4<0>, C4<0>, C4<0>;
v0x55a15dbfa770_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbfa830_0 .net "d", 0 0, L_0x55a15df49350;  alias, 1 drivers
v0x55a15dbfa980_0 .net "q", 0 0, L_0x55a15df49990;  alias, 1 drivers
v0x55a15dbfaa20_0 .net "q_bar", 0 0, L_0x55a15df49a20;  alias, 1 drivers
S_0x55a15dbf9900 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbf96a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df496f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df49350, C4<1>, C4<1>;
L_0x55a15df498b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df49bc0, C4<1>, C4<1>;
v0x55a15dbfa1c0_0 .net "a", 0 0, L_0x55a15df496f0;  1 drivers
v0x55a15dbfa280_0 .net "b", 0 0, L_0x55a15df498b0;  1 drivers
v0x55a15dbfa350_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbfa420_0 .net "q", 0 0, L_0x55a15df49990;  alias, 1 drivers
v0x55a15dbfa4f0_0 .net "q_bar", 0 0, L_0x55a15df49a20;  alias, 1 drivers
v0x55a15dbfa5e0_0 .net "r", 0 0, L_0x55a15df49bc0;  1 drivers
v0x55a15dbfa680_0 .net "s", 0 0, L_0x55a15df49350;  alias, 1 drivers
S_0x55a15dbf9b50 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbf9900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df49990 .functor NOR 1, L_0x55a15df498b0, L_0x55a15df49a20, C4<0>, C4<0>;
L_0x55a15df49a20 .functor NOR 1, L_0x55a15df496f0, L_0x55a15df49990, C4<0>, C4<0>;
v0x55a15dbf9de0_0 .net "q", 0 0, L_0x55a15df49990;  alias, 1 drivers
v0x55a15dbf9ec0_0 .net "q_bar", 0 0, L_0x55a15df49a20;  alias, 1 drivers
v0x55a15dbf9f80_0 .net "r", 0 0, L_0x55a15df498b0;  alias, 1 drivers
v0x55a15dbfa050_0 .net "s", 0 0, L_0x55a15df496f0;  alias, 1 drivers
S_0x55a15dbfaf90 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dbf7c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df48e50 .functor AND 1, L_0x55a15df48ee0, L_0x55a15df49990, C4<1>, C4<1>;
L_0x55a15df48ee0 .functor NOT 1, L_0x55a15df48d50, C4<0>, C4<0>, C4<0>;
L_0x55a15df48fa0 .functor AND 1, L_0x55a15df48d50, L_0x55a15df4d2f0, C4<1>, C4<1>;
L_0x55a15df49030 .functor OR 1, L_0x55a15df48fa0, L_0x55a15df48e50, C4<0>, C4<0>;
v0x55a15dbfb1f0_0 .net *"_s1", 0 0, L_0x55a15df48ee0;  1 drivers
v0x55a15dbfb2d0_0 .net "in0", 0 0, L_0x55a15df49990;  alias, 1 drivers
v0x55a15dbfb420_0 .net "in1", 0 0, L_0x55a15df4d2f0;  alias, 1 drivers
v0x55a15dbfb4c0_0 .net "out", 0 0, L_0x55a15df49030;  alias, 1 drivers
v0x55a15dbfb560_0 .net "s0", 0 0, L_0x55a15df48d50;  alias, 1 drivers
v0x55a15dbfb600_0 .net "w0", 0 0, L_0x55a15df48e50;  1 drivers
v0x55a15dbfb6c0_0 .net "w1", 0 0, L_0x55a15df48fa0;  1 drivers
S_0x55a15dbfbd80 .scope module, "obc[30]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df49c70 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15dbff930_0 .net "a", 0 0, L_0x55a15df49f50;  1 drivers
v0x55a15dbffa80_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbffb40_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15dbffbe0_0 .net "in", 0 0, L_0x55a15df4d580;  1 drivers
v0x55a15dbffc80_0 .net "out", 0 0, L_0x55a15df4a8b0;  1 drivers
v0x55a15dbffd20_0 .net "rw", 0 0, L_0x55a15df49c70;  1 drivers
v0x55a15dbffdc0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dbfbff0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dbfbd80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df4a4d0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dbfec80_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbfed40_0 .net "d", 0 0, L_0x55a15df49f50;  alias, 1 drivers
v0x55a15dbfee50_0 .net "q", 0 0, L_0x55a15df4a8b0;  alias, 1 drivers
v0x55a15dbfeef0_0 .net "q0", 0 0, L_0x55a15df4a270;  1 drivers
v0x55a15dbfef90_0 .net "q_bar", 0 0, L_0x55a15df4a940;  1 drivers
S_0x55a15dbfc280 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dbfbff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df4a420 .functor NOT 1, L_0x55a15df49f50, C4<0>, C4<0>, C4<0>;
v0x55a15dbfd410_0 .net "clk", 0 0, L_0x55a15df4a4d0;  1 drivers
v0x55a15dbfd4d0_0 .net "d", 0 0, L_0x55a15df49f50;  alias, 1 drivers
v0x55a15dbfd5a0_0 .net "q", 0 0, L_0x55a15df4a270;  alias, 1 drivers
v0x55a15dbfd6c0_0 .net "q_bar", 0 0, L_0x55a15df4a300;  1 drivers
S_0x55a15dbfc510 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbfc280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df4a060 .functor AND 1, L_0x55a15df4a4d0, L_0x55a15df49f50, C4<1>, C4<1>;
L_0x55a15df4a190 .functor AND 1, L_0x55a15df4a4d0, L_0x55a15df4a420, C4<1>, C4<1>;
v0x55a15dbfce20_0 .net "a", 0 0, L_0x55a15df4a060;  1 drivers
v0x55a15dbfcee0_0 .net "b", 0 0, L_0x55a15df4a190;  1 drivers
v0x55a15dbfcfb0_0 .net "en", 0 0, L_0x55a15df4a4d0;  alias, 1 drivers
v0x55a15dbfd080_0 .net "q", 0 0, L_0x55a15df4a270;  alias, 1 drivers
v0x55a15dbfd150_0 .net "q_bar", 0 0, L_0x55a15df4a300;  alias, 1 drivers
v0x55a15dbfd240_0 .net "r", 0 0, L_0x55a15df4a420;  1 drivers
v0x55a15dbfd2e0_0 .net "s", 0 0, L_0x55a15df49f50;  alias, 1 drivers
S_0x55a15dbfc7b0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbfc510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df4a270 .functor NOR 1, L_0x55a15df4a190, L_0x55a15df4a300, C4<0>, C4<0>;
L_0x55a15df4a300 .functor NOR 1, L_0x55a15df4a060, L_0x55a15df4a270, C4<0>, C4<0>;
v0x55a15dbfca40_0 .net "q", 0 0, L_0x55a15df4a270;  alias, 1 drivers
v0x55a15dbfcb20_0 .net "q_bar", 0 0, L_0x55a15df4a300;  alias, 1 drivers
v0x55a15dbfcbe0_0 .net "r", 0 0, L_0x55a15df4a190;  alias, 1 drivers
v0x55a15dbfccb0_0 .net "s", 0 0, L_0x55a15df4a060;  alias, 1 drivers
S_0x55a15dbfd7d0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dbfbff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df4aae0 .functor NOT 1, L_0x55a15df4a270, C4<0>, C4<0>, C4<0>;
v0x55a15dbfe8a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbfe960_0 .net "d", 0 0, L_0x55a15df4a270;  alias, 1 drivers
v0x55a15dbfeab0_0 .net "q", 0 0, L_0x55a15df4a8b0;  alias, 1 drivers
v0x55a15dbfeb50_0 .net "q_bar", 0 0, L_0x55a15df4a940;  alias, 1 drivers
S_0x55a15dbfda30 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dbfd7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df4a610 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df4a270, C4<1>, C4<1>;
L_0x55a15df4a7d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df4aae0, C4<1>, C4<1>;
v0x55a15dbfe2f0_0 .net "a", 0 0, L_0x55a15df4a610;  1 drivers
v0x55a15dbfe3b0_0 .net "b", 0 0, L_0x55a15df4a7d0;  1 drivers
v0x55a15dbfe480_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dbfe550_0 .net "q", 0 0, L_0x55a15df4a8b0;  alias, 1 drivers
v0x55a15dbfe620_0 .net "q_bar", 0 0, L_0x55a15df4a940;  alias, 1 drivers
v0x55a15dbfe710_0 .net "r", 0 0, L_0x55a15df4aae0;  1 drivers
v0x55a15dbfe7b0_0 .net "s", 0 0, L_0x55a15df4a270;  alias, 1 drivers
S_0x55a15dbfdc80 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dbfda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df4a8b0 .functor NOR 1, L_0x55a15df4a7d0, L_0x55a15df4a940, C4<0>, C4<0>;
L_0x55a15df4a940 .functor NOR 1, L_0x55a15df4a610, L_0x55a15df4a8b0, C4<0>, C4<0>;
v0x55a15dbfdf10_0 .net "q", 0 0, L_0x55a15df4a8b0;  alias, 1 drivers
v0x55a15dbfdff0_0 .net "q_bar", 0 0, L_0x55a15df4a940;  alias, 1 drivers
v0x55a15dbfe0b0_0 .net "r", 0 0, L_0x55a15df4a7d0;  alias, 1 drivers
v0x55a15dbfe180_0 .net "s", 0 0, L_0x55a15df4a610;  alias, 1 drivers
S_0x55a15dbff0c0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dbfbd80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df49d70 .functor AND 1, L_0x55a15df49e00, L_0x55a15df4a8b0, C4<1>, C4<1>;
L_0x55a15df49e00 .functor NOT 1, L_0x55a15df49c70, C4<0>, C4<0>, C4<0>;
L_0x55a15df49ec0 .functor AND 1, L_0x55a15df49c70, L_0x55a15df4d580, C4<1>, C4<1>;
L_0x55a15df49f50 .functor OR 1, L_0x55a15df49ec0, L_0x55a15df49d70, C4<0>, C4<0>;
v0x55a15dbff320_0 .net *"_s1", 0 0, L_0x55a15df49e00;  1 drivers
v0x55a15dbff400_0 .net "in0", 0 0, L_0x55a15df4a8b0;  alias, 1 drivers
v0x55a15dbff550_0 .net "in1", 0 0, L_0x55a15df4d580;  alias, 1 drivers
v0x55a15dbff5f0_0 .net "out", 0 0, L_0x55a15df49f50;  alias, 1 drivers
v0x55a15dbff690_0 .net "s0", 0 0, L_0x55a15df49c70;  alias, 1 drivers
v0x55a15dbff730_0 .net "w0", 0 0, L_0x55a15df49d70;  1 drivers
v0x55a15dbff7f0_0 .net "w1", 0 0, L_0x55a15df49ec0;  1 drivers
S_0x55a15dbffeb0 .scope module, "obc[31]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15db61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df4ab90 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15df4d730, C4<1>, C4<1>;
v0x55a15dc03a60_0 .net "a", 0 0, L_0x55a15dc04340;  1 drivers
v0x55a15dc03bb0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc03c70_0 .net "en", 0 0, L_0x55a15df4d730;  alias, 1 drivers
v0x55a15dc03d10_0 .net "in", 0 0, L_0x55a15df4d480;  1 drivers
v0x55a15dc03db0_0 .net "out", 0 0, L_0x55a15df4bab0;  1 drivers
v0x55a15dc03e50_0 .net "rw", 0 0, L_0x55a15df4ab90;  1 drivers
v0x55a15dc03ef0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc00120 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dbffeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df4b720 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc02db0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc02e70_0 .net "d", 0 0, L_0x55a15dc04340;  alias, 1 drivers
v0x55a15dc02f80_0 .net "q", 0 0, L_0x55a15df4bab0;  alias, 1 drivers
v0x55a15dc03020_0 .net "q0", 0 0, L_0x55a15df4b540;  1 drivers
v0x55a15dc030c0_0 .net "q_bar", 0 0, L_0x55a15df4bb20;  1 drivers
S_0x55a15dc003b0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc00120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df4b6b0 .functor NOT 1, L_0x55a15dc04340, C4<0>, C4<0>, C4<0>;
v0x55a15dc01540_0 .net "clk", 0 0, L_0x55a15df4b720;  1 drivers
v0x55a15dc01600_0 .net "d", 0 0, L_0x55a15dc04340;  alias, 1 drivers
v0x55a15dc016d0_0 .net "q", 0 0, L_0x55a15df4b540;  alias, 1 drivers
v0x55a15dc017f0_0 .net "q_bar", 0 0, L_0x55a15df4b5b0;  1 drivers
S_0x55a15dc00640 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc003b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dc04450 .functor AND 1, L_0x55a15df4b720, L_0x55a15dc04340, C4<1>, C4<1>;
L_0x55a15df4b480 .functor AND 1, L_0x55a15df4b720, L_0x55a15df4b6b0, C4<1>, C4<1>;
v0x55a15dc00f50_0 .net "a", 0 0, L_0x55a15dc04450;  1 drivers
v0x55a15dc01010_0 .net "b", 0 0, L_0x55a15df4b480;  1 drivers
v0x55a15dc010e0_0 .net "en", 0 0, L_0x55a15df4b720;  alias, 1 drivers
v0x55a15dc011b0_0 .net "q", 0 0, L_0x55a15df4b540;  alias, 1 drivers
v0x55a15dc01280_0 .net "q_bar", 0 0, L_0x55a15df4b5b0;  alias, 1 drivers
v0x55a15dc01370_0 .net "r", 0 0, L_0x55a15df4b6b0;  1 drivers
v0x55a15dc01410_0 .net "s", 0 0, L_0x55a15dc04340;  alias, 1 drivers
S_0x55a15dc008e0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc00640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df4b540 .functor NOR 1, L_0x55a15df4b480, L_0x55a15df4b5b0, C4<0>, C4<0>;
L_0x55a15df4b5b0 .functor NOR 1, L_0x55a15dc04450, L_0x55a15df4b540, C4<0>, C4<0>;
v0x55a15dc00b70_0 .net "q", 0 0, L_0x55a15df4b540;  alias, 1 drivers
v0x55a15dc00c50_0 .net "q_bar", 0 0, L_0x55a15df4b5b0;  alias, 1 drivers
v0x55a15dc00d10_0 .net "r", 0 0, L_0x55a15df4b480;  alias, 1 drivers
v0x55a15dc00de0_0 .net "s", 0 0, L_0x55a15dc04450;  alias, 1 drivers
S_0x55a15dc01900 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc00120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df4bca0 .functor NOT 1, L_0x55a15df4b540, C4<0>, C4<0>, C4<0>;
v0x55a15dc029d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc02a90_0 .net "d", 0 0, L_0x55a15df4b540;  alias, 1 drivers
v0x55a15dc02be0_0 .net "q", 0 0, L_0x55a15df4bab0;  alias, 1 drivers
v0x55a15dc02c80_0 .net "q_bar", 0 0, L_0x55a15df4bb20;  alias, 1 drivers
S_0x55a15dc01b60 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc01900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df4b820 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df4b540, C4<1>, C4<1>;
L_0x55a15df4b9f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df4bca0, C4<1>, C4<1>;
v0x55a15dc02420_0 .net "a", 0 0, L_0x55a15df4b820;  1 drivers
v0x55a15dc024e0_0 .net "b", 0 0, L_0x55a15df4b9f0;  1 drivers
v0x55a15dc025b0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc02680_0 .net "q", 0 0, L_0x55a15df4bab0;  alias, 1 drivers
v0x55a15dc02750_0 .net "q_bar", 0 0, L_0x55a15df4bb20;  alias, 1 drivers
v0x55a15dc02840_0 .net "r", 0 0, L_0x55a15df4bca0;  1 drivers
v0x55a15dc028e0_0 .net "s", 0 0, L_0x55a15df4b540;  alias, 1 drivers
S_0x55a15dc01db0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc01b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df4bab0 .functor NOR 1, L_0x55a15df4b9f0, L_0x55a15df4bb20, C4<0>, C4<0>;
L_0x55a15df4bb20 .functor NOR 1, L_0x55a15df4b820, L_0x55a15df4bab0, C4<0>, C4<0>;
v0x55a15dc02040_0 .net "q", 0 0, L_0x55a15df4bab0;  alias, 1 drivers
v0x55a15dc02120_0 .net "q_bar", 0 0, L_0x55a15df4bb20;  alias, 1 drivers
v0x55a15dc021e0_0 .net "r", 0 0, L_0x55a15df4b9f0;  alias, 1 drivers
v0x55a15dc022b0_0 .net "s", 0 0, L_0x55a15df4b820;  alias, 1 drivers
S_0x55a15dc031f0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dbffeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dc04160 .functor AND 1, L_0x55a15dc041f0, L_0x55a15df4bab0, C4<1>, C4<1>;
L_0x55a15dc041f0 .functor NOT 1, L_0x55a15df4ab90, C4<0>, C4<0>, C4<0>;
L_0x55a15dc042b0 .functor AND 1, L_0x55a15df4ab90, L_0x55a15df4d480, C4<1>, C4<1>;
L_0x55a15dc04340 .functor OR 1, L_0x55a15dc042b0, L_0x55a15dc04160, C4<0>, C4<0>;
v0x55a15dc03450_0 .net *"_s1", 0 0, L_0x55a15dc041f0;  1 drivers
v0x55a15dc03530_0 .net "in0", 0 0, L_0x55a15df4bab0;  alias, 1 drivers
v0x55a15dc03680_0 .net "in1", 0 0, L_0x55a15df4d480;  alias, 1 drivers
v0x55a15dc03720_0 .net "out", 0 0, L_0x55a15dc04340;  alias, 1 drivers
v0x55a15dc037c0_0 .net "s0", 0 0, L_0x55a15df4ab90;  alias, 1 drivers
v0x55a15dc03860_0 .net "w0", 0 0, L_0x55a15dc04160;  1 drivers
v0x55a15dc03920_0 .net "w1", 0 0, L_0x55a15dc042b0;  1 drivers
S_0x55a15dc04850 .scope module, "reg7" "REGISTER_32BIT" 51 16, 49 1 0, S_0x55a15d671110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "write"
    .port_info 2 /INPUT 32 "in"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
v0x55a15dc8c1e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc8c2a0_0 .net "en", 0 0, L_0x55a15def10e0;  1 drivers
v0x55a15dc8c770_0 .net "in", 31 0, v0x55a15dc8f400_0;  alias, 1 drivers
v0x55a15dc8c810_0 .net "out", 31 0, L_0x55a15df6b5d0;  alias, 1 drivers
v0x55a15dc8c8e0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
LS_0x55a15df6b5d0_0_0 .concat [ 1 1 1 1], L_0x55a15df4e0c0, L_0x55a15df4ed80, L_0x55a15df4fa40, L_0x55a15df50700;
LS_0x55a15df6b5d0_0_4 .concat [ 1 1 1 1], L_0x55a15df51300, L_0x55a15df51fc0, L_0x55a15df52c80, L_0x55a15df53940;
LS_0x55a15df6b5d0_0_8 .concat [ 1 1 1 1], L_0x55a15df54600, L_0x55a15df552c0, L_0x55a15df56000, L_0x55a15df56f20;
LS_0x55a15df6b5d0_0_12 .concat [ 1 1 1 1], L_0x55a15df57e40, L_0x55a15df58d60, L_0x55a15df59c80, L_0x55a15df5aba0;
LS_0x55a15df6b5d0_0_16 .concat [ 1 1 1 1], L_0x55a15df5bac0, L_0x55a15df5c9e0, L_0x55a15df5d900, L_0x55a15df5e820;
LS_0x55a15df6b5d0_0_20 .concat [ 1 1 1 1], L_0x55a15df5f740, L_0x55a15df60660, L_0x55a15dc6f5b0, L_0x55a15dc704d0;
LS_0x55a15df6b5d0_0_24 .concat [ 1 1 1 1], L_0x55a15df65230, L_0x55a15df65ef0, L_0x55a15df66bb0, L_0x55a15df67870;
LS_0x55a15df6b5d0_0_28 .concat [ 1 1 1 1], L_0x55a15df68530, L_0x55a15df69250, L_0x55a15df6a170, L_0x55a15df6b370;
LS_0x55a15df6b5d0_1_0 .concat [ 4 4 4 4], LS_0x55a15df6b5d0_0_0, LS_0x55a15df6b5d0_0_4, LS_0x55a15df6b5d0_0_8, LS_0x55a15df6b5d0_0_12;
LS_0x55a15df6b5d0_1_4 .concat [ 4 4 4 4], LS_0x55a15df6b5d0_0_16, LS_0x55a15df6b5d0_0_20, LS_0x55a15df6b5d0_0_24, LS_0x55a15df6b5d0_0_28;
L_0x55a15df6b5d0 .concat [ 16 16 0 0], LS_0x55a15df6b5d0_1_0, LS_0x55a15df6b5d0_1_4;
L_0x55a15df6b780 .part v0x55a15dc8f400_0, 0, 1;
L_0x55a15df6b820 .part v0x55a15dc8f400_0, 1, 1;
L_0x55a15df6b8c0 .part v0x55a15dc8f400_0, 2, 1;
L_0x55a15df6b960 .part v0x55a15dc8f400_0, 3, 1;
L_0x55a15df6ba00 .part v0x55a15dc8f400_0, 4, 1;
L_0x55a15df6bae0 .part v0x55a15dc8f400_0, 5, 1;
L_0x55a15df6bb80 .part v0x55a15dc8f400_0, 6, 1;
L_0x55a15df6bc70 .part v0x55a15dc8f400_0, 7, 1;
L_0x55a15df6bd10 .part v0x55a15dc8f400_0, 8, 1;
L_0x55a15df6bdb0 .part v0x55a15dc8f400_0, 9, 1;
L_0x55a15df6be50 .part v0x55a15dc8f400_0, 10, 1;
L_0x55a15df6bf60 .part v0x55a15dc8f400_0, 11, 1;
L_0x55a15df6c000 .part v0x55a15dc8f400_0, 12, 1;
L_0x55a15df6c120 .part v0x55a15dc8f400_0, 13, 1;
L_0x55a15df6c1c0 .part v0x55a15dc8f400_0, 14, 1;
L_0x55a15df6c2f0 .part v0x55a15dc8f400_0, 15, 1;
L_0x55a15df6c390 .part v0x55a15dc8f400_0, 16, 1;
L_0x55a15df6c4d0 .part v0x55a15dc8f400_0, 17, 1;
L_0x55a15df6c570 .part v0x55a15dc8f400_0, 18, 1;
L_0x55a15df6c430 .part v0x55a15dc8f400_0, 19, 1;
L_0x55a15df6c6c0 .part v0x55a15dc8f400_0, 20, 1;
L_0x55a15df6c610 .part v0x55a15dc8f400_0, 21, 1;
L_0x55a15df6c820 .part v0x55a15dc8f400_0, 22, 1;
L_0x55a15df6c760 .part v0x55a15dc8f400_0, 23, 1;
L_0x55a15def0a80 .part v0x55a15dc8f400_0, 24, 1;
L_0x55a15def09b0 .part v0x55a15dc8f400_0, 25, 1;
L_0x55a15def0c00 .part v0x55a15dc8f400_0, 26, 1;
L_0x55a15def0b20 .part v0x55a15dc8f400_0, 27, 1;
L_0x55a15def0d90 .part v0x55a15dc8f400_0, 28, 1;
L_0x55a15def0ca0 .part v0x55a15dc8f400_0, 29, 1;
L_0x55a15def0f30 .part v0x55a15dc8f400_0, 30, 1;
L_0x55a15def0e30 .part v0x55a15dc8f400_0, 31, 1;
S_0x55a15dc04aa0 .scope module, "obc[0]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df4c630 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc086a0_0 .net "a", 0 0, L_0x55a15df4da30;  1 drivers
v0x55a15dc087f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc088b0_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc08950_0 .net "in", 0 0, L_0x55a15df6b780;  1 drivers
v0x55a15dc089f0_0 .net "out", 0 0, L_0x55a15df4e0c0;  1 drivers
v0x55a15dc08a90_0 .net "rw", 0 0, L_0x55a15df4c630;  1 drivers
v0x55a15dc08b30_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc04d60 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc04aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df4de10 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc079f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc07ab0_0 .net "d", 0 0, L_0x55a15df4da30;  alias, 1 drivers
v0x55a15dc07bc0_0 .net "q", 0 0, L_0x55a15df4e0c0;  alias, 1 drivers
v0x55a15dc07c60_0 .net "q0", 0 0, L_0x55a15df4dcc0;  1 drivers
v0x55a15dc07d00_0 .net "q_bar", 0 0, L_0x55a15df4e130;  1 drivers
S_0x55a15dc04ff0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc04d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df4dda0 .functor NOT 1, L_0x55a15df4da30, C4<0>, C4<0>, C4<0>;
v0x55a15dc06180_0 .net "clk", 0 0, L_0x55a15df4de10;  1 drivers
v0x55a15dc06240_0 .net "d", 0 0, L_0x55a15df4da30;  alias, 1 drivers
v0x55a15dc06310_0 .net "q", 0 0, L_0x55a15df4dcc0;  alias, 1 drivers
v0x55a15dc06430_0 .net "q_bar", 0 0, L_0x55a15df4dd30;  1 drivers
S_0x55a15dc05280 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc04ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df4daf0 .functor AND 1, L_0x55a15df4de10, L_0x55a15df4da30, C4<1>, C4<1>;
L_0x55a15df4dc00 .functor AND 1, L_0x55a15df4de10, L_0x55a15df4dda0, C4<1>, C4<1>;
v0x55a15dc05b90_0 .net "a", 0 0, L_0x55a15df4daf0;  1 drivers
v0x55a15dc05c50_0 .net "b", 0 0, L_0x55a15df4dc00;  1 drivers
v0x55a15dc05d20_0 .net "en", 0 0, L_0x55a15df4de10;  alias, 1 drivers
v0x55a15dc05df0_0 .net "q", 0 0, L_0x55a15df4dcc0;  alias, 1 drivers
v0x55a15dc05ec0_0 .net "q_bar", 0 0, L_0x55a15df4dd30;  alias, 1 drivers
v0x55a15dc05fb0_0 .net "r", 0 0, L_0x55a15df4dda0;  1 drivers
v0x55a15dc06050_0 .net "s", 0 0, L_0x55a15df4da30;  alias, 1 drivers
S_0x55a15dc05520 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc05280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df4dcc0 .functor NOR 1, L_0x55a15df4dc00, L_0x55a15df4dd30, C4<0>, C4<0>;
L_0x55a15df4dd30 .functor NOR 1, L_0x55a15df4daf0, L_0x55a15df4dcc0, C4<0>, C4<0>;
v0x55a15dc057b0_0 .net "q", 0 0, L_0x55a15df4dcc0;  alias, 1 drivers
v0x55a15dc05890_0 .net "q_bar", 0 0, L_0x55a15df4dd30;  alias, 1 drivers
v0x55a15dc05950_0 .net "r", 0 0, L_0x55a15df4dc00;  alias, 1 drivers
v0x55a15dc05a20_0 .net "s", 0 0, L_0x55a15df4daf0;  alias, 1 drivers
S_0x55a15dc06540 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc04d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df4e2b0 .functor NOT 1, L_0x55a15df4dcc0, C4<0>, C4<0>, C4<0>;
v0x55a15dc07610_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc076d0_0 .net "d", 0 0, L_0x55a15df4dcc0;  alias, 1 drivers
v0x55a15dc07820_0 .net "q", 0 0, L_0x55a15df4e0c0;  alias, 1 drivers
v0x55a15dc078c0_0 .net "q_bar", 0 0, L_0x55a15df4e130;  alias, 1 drivers
S_0x55a15dc067a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc06540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df4de80 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df4dcc0, C4<1>, C4<1>;
L_0x55a15df4e000 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df4e2b0, C4<1>, C4<1>;
v0x55a15dc07060_0 .net "a", 0 0, L_0x55a15df4de80;  1 drivers
v0x55a15dc07120_0 .net "b", 0 0, L_0x55a15df4e000;  1 drivers
v0x55a15dc071f0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc072c0_0 .net "q", 0 0, L_0x55a15df4e0c0;  alias, 1 drivers
v0x55a15dc07390_0 .net "q_bar", 0 0, L_0x55a15df4e130;  alias, 1 drivers
v0x55a15dc07480_0 .net "r", 0 0, L_0x55a15df4e2b0;  1 drivers
v0x55a15dc07520_0 .net "s", 0 0, L_0x55a15df4dcc0;  alias, 1 drivers
S_0x55a15dc069f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc067a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df4e0c0 .functor NOR 1, L_0x55a15df4e000, L_0x55a15df4e130, C4<0>, C4<0>;
L_0x55a15df4e130 .functor NOR 1, L_0x55a15df4de80, L_0x55a15df4e0c0, C4<0>, C4<0>;
v0x55a15dc06c80_0 .net "q", 0 0, L_0x55a15df4e0c0;  alias, 1 drivers
v0x55a15dc06d60_0 .net "q_bar", 0 0, L_0x55a15df4e130;  alias, 1 drivers
v0x55a15dc06e20_0 .net "r", 0 0, L_0x55a15df4e000;  alias, 1 drivers
v0x55a15dc06ef0_0 .net "s", 0 0, L_0x55a15df4de80;  alias, 1 drivers
S_0x55a15dc07e30 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc04aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df4d8e0 .functor AND 1, L_0x55a15df4d950, L_0x55a15df4e0c0, C4<1>, C4<1>;
L_0x55a15df4d950 .functor NOT 1, L_0x55a15df4c630, C4<0>, C4<0>, C4<0>;
L_0x55a15df4d9c0 .functor AND 1, L_0x55a15df4c630, L_0x55a15df6b780, C4<1>, C4<1>;
L_0x55a15df4da30 .functor OR 1, L_0x55a15df4d9c0, L_0x55a15df4d8e0, C4<0>, C4<0>;
v0x55a15dc08090_0 .net *"_s1", 0 0, L_0x55a15df4d950;  1 drivers
v0x55a15dc08170_0 .net "in0", 0 0, L_0x55a15df4e0c0;  alias, 1 drivers
v0x55a15dc082c0_0 .net "in1", 0 0, L_0x55a15df6b780;  alias, 1 drivers
v0x55a15dc08360_0 .net "out", 0 0, L_0x55a15df4da30;  alias, 1 drivers
v0x55a15dc08400_0 .net "s0", 0 0, L_0x55a15df4c630;  alias, 1 drivers
v0x55a15dc084a0_0 .net "w0", 0 0, L_0x55a15df4d8e0;  1 drivers
v0x55a15dc08560_0 .net "w1", 0 0, L_0x55a15df4d9c0;  1 drivers
S_0x55a15dc08c40 .scope module, "obc[1]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df4e320 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc0c7f0_0 .net "a", 0 0, L_0x55a15df4e580;  1 drivers
v0x55a15dc0c940_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc0ca00_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc0caa0_0 .net "in", 0 0, L_0x55a15df6b820;  1 drivers
v0x55a15dc0cb70_0 .net "out", 0 0, L_0x55a15df4ed80;  1 drivers
v0x55a15dc0cc10_0 .net "rw", 0 0, L_0x55a15df4e320;  1 drivers
v0x55a15dc0ccb0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc08ed0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc08c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df4ea40 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc0bb40_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc0bc00_0 .net "d", 0 0, L_0x55a15df4e580;  alias, 1 drivers
v0x55a15dc0bd10_0 .net "q", 0 0, L_0x55a15df4ed80;  alias, 1 drivers
v0x55a15dc0bdb0_0 .net "q0", 0 0, L_0x55a15df4e860;  1 drivers
v0x55a15dc0be50_0 .net "q_bar", 0 0, L_0x55a15df4edf0;  1 drivers
S_0x55a15dc09140 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc08ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df4e9d0 .functor NOT 1, L_0x55a15df4e580, C4<0>, C4<0>, C4<0>;
v0x55a15dc0a2d0_0 .net "clk", 0 0, L_0x55a15df4ea40;  1 drivers
v0x55a15dc0a390_0 .net "d", 0 0, L_0x55a15df4e580;  alias, 1 drivers
v0x55a15dc0a460_0 .net "q", 0 0, L_0x55a15df4e860;  alias, 1 drivers
v0x55a15dc0a580_0 .net "q_bar", 0 0, L_0x55a15df4e8d0;  1 drivers
S_0x55a15dc093d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc09140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df4e690 .functor AND 1, L_0x55a15df4ea40, L_0x55a15df4e580, C4<1>, C4<1>;
L_0x55a15df4e7a0 .functor AND 1, L_0x55a15df4ea40, L_0x55a15df4e9d0, C4<1>, C4<1>;
v0x55a15dc09ce0_0 .net "a", 0 0, L_0x55a15df4e690;  1 drivers
v0x55a15dc09da0_0 .net "b", 0 0, L_0x55a15df4e7a0;  1 drivers
v0x55a15dc09e70_0 .net "en", 0 0, L_0x55a15df4ea40;  alias, 1 drivers
v0x55a15dc09f40_0 .net "q", 0 0, L_0x55a15df4e860;  alias, 1 drivers
v0x55a15dc0a010_0 .net "q_bar", 0 0, L_0x55a15df4e8d0;  alias, 1 drivers
v0x55a15dc0a100_0 .net "r", 0 0, L_0x55a15df4e9d0;  1 drivers
v0x55a15dc0a1a0_0 .net "s", 0 0, L_0x55a15df4e580;  alias, 1 drivers
S_0x55a15dc09670 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc093d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df4e860 .functor NOR 1, L_0x55a15df4e7a0, L_0x55a15df4e8d0, C4<0>, C4<0>;
L_0x55a15df4e8d0 .functor NOR 1, L_0x55a15df4e690, L_0x55a15df4e860, C4<0>, C4<0>;
v0x55a15dc09900_0 .net "q", 0 0, L_0x55a15df4e860;  alias, 1 drivers
v0x55a15dc099e0_0 .net "q_bar", 0 0, L_0x55a15df4e8d0;  alias, 1 drivers
v0x55a15dc09aa0_0 .net "r", 0 0, L_0x55a15df4e7a0;  alias, 1 drivers
v0x55a15dc09b70_0 .net "s", 0 0, L_0x55a15df4e690;  alias, 1 drivers
S_0x55a15dc0a690 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc08ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df4ef70 .functor NOT 1, L_0x55a15df4e860, C4<0>, C4<0>, C4<0>;
v0x55a15dc0b760_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc0b820_0 .net "d", 0 0, L_0x55a15df4e860;  alias, 1 drivers
v0x55a15dc0b970_0 .net "q", 0 0, L_0x55a15df4ed80;  alias, 1 drivers
v0x55a15dc0ba10_0 .net "q_bar", 0 0, L_0x55a15df4edf0;  alias, 1 drivers
S_0x55a15dc0a8f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc0a690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df4eb40 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df4e860, C4<1>, C4<1>;
L_0x55a15df4ecc0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df4ef70, C4<1>, C4<1>;
v0x55a15dc0b1b0_0 .net "a", 0 0, L_0x55a15df4eb40;  1 drivers
v0x55a15dc0b270_0 .net "b", 0 0, L_0x55a15df4ecc0;  1 drivers
v0x55a15dc0b340_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc0b410_0 .net "q", 0 0, L_0x55a15df4ed80;  alias, 1 drivers
v0x55a15dc0b4e0_0 .net "q_bar", 0 0, L_0x55a15df4edf0;  alias, 1 drivers
v0x55a15dc0b5d0_0 .net "r", 0 0, L_0x55a15df4ef70;  1 drivers
v0x55a15dc0b670_0 .net "s", 0 0, L_0x55a15df4e860;  alias, 1 drivers
S_0x55a15dc0ab40 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc0a8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df4ed80 .functor NOR 1, L_0x55a15df4ecc0, L_0x55a15df4edf0, C4<0>, C4<0>;
L_0x55a15df4edf0 .functor NOR 1, L_0x55a15df4eb40, L_0x55a15df4ed80, C4<0>, C4<0>;
v0x55a15dc0add0_0 .net "q", 0 0, L_0x55a15df4ed80;  alias, 1 drivers
v0x55a15dc0aeb0_0 .net "q_bar", 0 0, L_0x55a15df4edf0;  alias, 1 drivers
v0x55a15dc0af70_0 .net "r", 0 0, L_0x55a15df4ecc0;  alias, 1 drivers
v0x55a15dc0b040_0 .net "s", 0 0, L_0x55a15df4eb40;  alias, 1 drivers
S_0x55a15dc0bf80 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc08c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df4e3e0 .functor AND 1, L_0x55a15df4e450, L_0x55a15df4ed80, C4<1>, C4<1>;
L_0x55a15df4e450 .functor NOT 1, L_0x55a15df4e320, C4<0>, C4<0>, C4<0>;
L_0x55a15df4e510 .functor AND 1, L_0x55a15df4e320, L_0x55a15df6b820, C4<1>, C4<1>;
L_0x55a15df4e580 .functor OR 1, L_0x55a15df4e510, L_0x55a15df4e3e0, C4<0>, C4<0>;
v0x55a15dc0c1e0_0 .net *"_s1", 0 0, L_0x55a15df4e450;  1 drivers
v0x55a15dc0c2c0_0 .net "in0", 0 0, L_0x55a15df4ed80;  alias, 1 drivers
v0x55a15dc0c410_0 .net "in1", 0 0, L_0x55a15df6b820;  alias, 1 drivers
v0x55a15dc0c4b0_0 .net "out", 0 0, L_0x55a15df4e580;  alias, 1 drivers
v0x55a15dc0c550_0 .net "s0", 0 0, L_0x55a15df4e320;  alias, 1 drivers
v0x55a15dc0c5f0_0 .net "w0", 0 0, L_0x55a15df4e3e0;  1 drivers
v0x55a15dc0c6b0_0 .net "w1", 0 0, L_0x55a15df4e510;  1 drivers
S_0x55a15dc0cd80 .scope module, "obc[2]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df4efe0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc10940_0 .net "a", 0 0, L_0x55a15df4f240;  1 drivers
v0x55a15dc10a90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc10b50_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc10bf0_0 .net "in", 0 0, L_0x55a15df6b8c0;  1 drivers
v0x55a15dc10c90_0 .net "out", 0 0, L_0x55a15df4fa40;  1 drivers
v0x55a15dc10d80_0 .net "rw", 0 0, L_0x55a15df4efe0;  1 drivers
v0x55a15dc10e20_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc0d020 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc0cd80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df4f700 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc0fc90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc0fd50_0 .net "d", 0 0, L_0x55a15df4f240;  alias, 1 drivers
v0x55a15dc0fe60_0 .net "q", 0 0, L_0x55a15df4fa40;  alias, 1 drivers
v0x55a15dc0ff00_0 .net "q0", 0 0, L_0x55a15df4f520;  1 drivers
v0x55a15dc0ffa0_0 .net "q_bar", 0 0, L_0x55a15df4fab0;  1 drivers
S_0x55a15dc0d290 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc0d020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df4f690 .functor NOT 1, L_0x55a15df4f240, C4<0>, C4<0>, C4<0>;
v0x55a15dc0e420_0 .net "clk", 0 0, L_0x55a15df4f700;  1 drivers
v0x55a15dc0e4e0_0 .net "d", 0 0, L_0x55a15df4f240;  alias, 1 drivers
v0x55a15dc0e5b0_0 .net "q", 0 0, L_0x55a15df4f520;  alias, 1 drivers
v0x55a15dc0e6d0_0 .net "q_bar", 0 0, L_0x55a15df4f590;  1 drivers
S_0x55a15dc0d520 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc0d290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df4f350 .functor AND 1, L_0x55a15df4f700, L_0x55a15df4f240, C4<1>, C4<1>;
L_0x55a15df4f460 .functor AND 1, L_0x55a15df4f700, L_0x55a15df4f690, C4<1>, C4<1>;
v0x55a15dc0de30_0 .net "a", 0 0, L_0x55a15df4f350;  1 drivers
v0x55a15dc0def0_0 .net "b", 0 0, L_0x55a15df4f460;  1 drivers
v0x55a15dc0dfc0_0 .net "en", 0 0, L_0x55a15df4f700;  alias, 1 drivers
v0x55a15dc0e090_0 .net "q", 0 0, L_0x55a15df4f520;  alias, 1 drivers
v0x55a15dc0e160_0 .net "q_bar", 0 0, L_0x55a15df4f590;  alias, 1 drivers
v0x55a15dc0e250_0 .net "r", 0 0, L_0x55a15df4f690;  1 drivers
v0x55a15dc0e2f0_0 .net "s", 0 0, L_0x55a15df4f240;  alias, 1 drivers
S_0x55a15dc0d7c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc0d520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df4f520 .functor NOR 1, L_0x55a15df4f460, L_0x55a15df4f590, C4<0>, C4<0>;
L_0x55a15df4f590 .functor NOR 1, L_0x55a15df4f350, L_0x55a15df4f520, C4<0>, C4<0>;
v0x55a15dc0da50_0 .net "q", 0 0, L_0x55a15df4f520;  alias, 1 drivers
v0x55a15dc0db30_0 .net "q_bar", 0 0, L_0x55a15df4f590;  alias, 1 drivers
v0x55a15dc0dbf0_0 .net "r", 0 0, L_0x55a15df4f460;  alias, 1 drivers
v0x55a15dc0dcc0_0 .net "s", 0 0, L_0x55a15df4f350;  alias, 1 drivers
S_0x55a15dc0e7e0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc0d020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df4fc30 .functor NOT 1, L_0x55a15df4f520, C4<0>, C4<0>, C4<0>;
v0x55a15dc0f8b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc0f970_0 .net "d", 0 0, L_0x55a15df4f520;  alias, 1 drivers
v0x55a15dc0fac0_0 .net "q", 0 0, L_0x55a15df4fa40;  alias, 1 drivers
v0x55a15dc0fb60_0 .net "q_bar", 0 0, L_0x55a15df4fab0;  alias, 1 drivers
S_0x55a15dc0ea40 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc0e7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df4f800 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df4f520, C4<1>, C4<1>;
L_0x55a15df4f980 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df4fc30, C4<1>, C4<1>;
v0x55a15dc0f300_0 .net "a", 0 0, L_0x55a15df4f800;  1 drivers
v0x55a15dc0f3c0_0 .net "b", 0 0, L_0x55a15df4f980;  1 drivers
v0x55a15dc0f490_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc0f560_0 .net "q", 0 0, L_0x55a15df4fa40;  alias, 1 drivers
v0x55a15dc0f630_0 .net "q_bar", 0 0, L_0x55a15df4fab0;  alias, 1 drivers
v0x55a15dc0f720_0 .net "r", 0 0, L_0x55a15df4fc30;  1 drivers
v0x55a15dc0f7c0_0 .net "s", 0 0, L_0x55a15df4f520;  alias, 1 drivers
S_0x55a15dc0ec90 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc0ea40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df4fa40 .functor NOR 1, L_0x55a15df4f980, L_0x55a15df4fab0, C4<0>, C4<0>;
L_0x55a15df4fab0 .functor NOR 1, L_0x55a15df4f800, L_0x55a15df4fa40, C4<0>, C4<0>;
v0x55a15dc0ef20_0 .net "q", 0 0, L_0x55a15df4fa40;  alias, 1 drivers
v0x55a15dc0f000_0 .net "q_bar", 0 0, L_0x55a15df4fab0;  alias, 1 drivers
v0x55a15dc0f0c0_0 .net "r", 0 0, L_0x55a15df4f980;  alias, 1 drivers
v0x55a15dc0f190_0 .net "s", 0 0, L_0x55a15df4f800;  alias, 1 drivers
S_0x55a15dc100d0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc0cd80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df4f0a0 .functor AND 1, L_0x55a15df4f110, L_0x55a15df4fa40, C4<1>, C4<1>;
L_0x55a15df4f110 .functor NOT 1, L_0x55a15df4efe0, C4<0>, C4<0>, C4<0>;
L_0x55a15df4f1d0 .functor AND 1, L_0x55a15df4efe0, L_0x55a15df6b8c0, C4<1>, C4<1>;
L_0x55a15df4f240 .functor OR 1, L_0x55a15df4f1d0, L_0x55a15df4f0a0, C4<0>, C4<0>;
v0x55a15dc10330_0 .net *"_s1", 0 0, L_0x55a15df4f110;  1 drivers
v0x55a15dc10410_0 .net "in0", 0 0, L_0x55a15df4fa40;  alias, 1 drivers
v0x55a15dc10560_0 .net "in1", 0 0, L_0x55a15df6b8c0;  alias, 1 drivers
v0x55a15dc10600_0 .net "out", 0 0, L_0x55a15df4f240;  alias, 1 drivers
v0x55a15dc106a0_0 .net "s0", 0 0, L_0x55a15df4efe0;  alias, 1 drivers
v0x55a15dc10740_0 .net "w0", 0 0, L_0x55a15df4f0a0;  1 drivers
v0x55a15dc10800_0 .net "w1", 0 0, L_0x55a15df4f1d0;  1 drivers
S_0x55a15dc10ee0 .scope module, "obc[3]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df4fca0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc14a90_0 .net "a", 0 0, L_0x55a15df4ff00;  1 drivers
v0x55a15dc14be0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc14ca0_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc14d40_0 .net "in", 0 0, L_0x55a15df6b960;  1 drivers
v0x55a15dc14de0_0 .net "out", 0 0, L_0x55a15df50700;  1 drivers
v0x55a15dc14e80_0 .net "rw", 0 0, L_0x55a15df4fca0;  1 drivers
v0x55a15dc14f20_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc11150 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc10ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df503c0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc13de0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc13ea0_0 .net "d", 0 0, L_0x55a15df4ff00;  alias, 1 drivers
v0x55a15dc13fb0_0 .net "q", 0 0, L_0x55a15df50700;  alias, 1 drivers
v0x55a15dc14050_0 .net "q0", 0 0, L_0x55a15df501e0;  1 drivers
v0x55a15dc140f0_0 .net "q_bar", 0 0, L_0x55a15df50770;  1 drivers
S_0x55a15dc113e0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc11150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df50350 .functor NOT 1, L_0x55a15df4ff00, C4<0>, C4<0>, C4<0>;
v0x55a15dc12570_0 .net "clk", 0 0, L_0x55a15df503c0;  1 drivers
v0x55a15dc12630_0 .net "d", 0 0, L_0x55a15df4ff00;  alias, 1 drivers
v0x55a15dc12700_0 .net "q", 0 0, L_0x55a15df501e0;  alias, 1 drivers
v0x55a15dc12820_0 .net "q_bar", 0 0, L_0x55a15df50250;  1 drivers
S_0x55a15dc11670 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc113e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df50010 .functor AND 1, L_0x55a15df503c0, L_0x55a15df4ff00, C4<1>, C4<1>;
L_0x55a15df50120 .functor AND 1, L_0x55a15df503c0, L_0x55a15df50350, C4<1>, C4<1>;
v0x55a15dc11f80_0 .net "a", 0 0, L_0x55a15df50010;  1 drivers
v0x55a15dc12040_0 .net "b", 0 0, L_0x55a15df50120;  1 drivers
v0x55a15dc12110_0 .net "en", 0 0, L_0x55a15df503c0;  alias, 1 drivers
v0x55a15dc121e0_0 .net "q", 0 0, L_0x55a15df501e0;  alias, 1 drivers
v0x55a15dc122b0_0 .net "q_bar", 0 0, L_0x55a15df50250;  alias, 1 drivers
v0x55a15dc123a0_0 .net "r", 0 0, L_0x55a15df50350;  1 drivers
v0x55a15dc12440_0 .net "s", 0 0, L_0x55a15df4ff00;  alias, 1 drivers
S_0x55a15dc11910 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc11670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df501e0 .functor NOR 1, L_0x55a15df50120, L_0x55a15df50250, C4<0>, C4<0>;
L_0x55a15df50250 .functor NOR 1, L_0x55a15df50010, L_0x55a15df501e0, C4<0>, C4<0>;
v0x55a15dc11ba0_0 .net "q", 0 0, L_0x55a15df501e0;  alias, 1 drivers
v0x55a15dc11c80_0 .net "q_bar", 0 0, L_0x55a15df50250;  alias, 1 drivers
v0x55a15dc11d40_0 .net "r", 0 0, L_0x55a15df50120;  alias, 1 drivers
v0x55a15dc11e10_0 .net "s", 0 0, L_0x55a15df50010;  alias, 1 drivers
S_0x55a15dc12930 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc11150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df508f0 .functor NOT 1, L_0x55a15df501e0, C4<0>, C4<0>, C4<0>;
v0x55a15dc13a00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc13ac0_0 .net "d", 0 0, L_0x55a15df501e0;  alias, 1 drivers
v0x55a15dc13c10_0 .net "q", 0 0, L_0x55a15df50700;  alias, 1 drivers
v0x55a15dc13cb0_0 .net "q_bar", 0 0, L_0x55a15df50770;  alias, 1 drivers
S_0x55a15dc12b90 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc12930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df504c0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df501e0, C4<1>, C4<1>;
L_0x55a15df50640 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df508f0, C4<1>, C4<1>;
v0x55a15dc13450_0 .net "a", 0 0, L_0x55a15df504c0;  1 drivers
v0x55a15dc13510_0 .net "b", 0 0, L_0x55a15df50640;  1 drivers
v0x55a15dc135e0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc136b0_0 .net "q", 0 0, L_0x55a15df50700;  alias, 1 drivers
v0x55a15dc13780_0 .net "q_bar", 0 0, L_0x55a15df50770;  alias, 1 drivers
v0x55a15dc13870_0 .net "r", 0 0, L_0x55a15df508f0;  1 drivers
v0x55a15dc13910_0 .net "s", 0 0, L_0x55a15df501e0;  alias, 1 drivers
S_0x55a15dc12de0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc12b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df50700 .functor NOR 1, L_0x55a15df50640, L_0x55a15df50770, C4<0>, C4<0>;
L_0x55a15df50770 .functor NOR 1, L_0x55a15df504c0, L_0x55a15df50700, C4<0>, C4<0>;
v0x55a15dc13070_0 .net "q", 0 0, L_0x55a15df50700;  alias, 1 drivers
v0x55a15dc13150_0 .net "q_bar", 0 0, L_0x55a15df50770;  alias, 1 drivers
v0x55a15dc13210_0 .net "r", 0 0, L_0x55a15df50640;  alias, 1 drivers
v0x55a15dc132e0_0 .net "s", 0 0, L_0x55a15df504c0;  alias, 1 drivers
S_0x55a15dc14220 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc10ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df4fd60 .functor AND 1, L_0x55a15df4fdd0, L_0x55a15df50700, C4<1>, C4<1>;
L_0x55a15df4fdd0 .functor NOT 1, L_0x55a15df4fca0, C4<0>, C4<0>, C4<0>;
L_0x55a15df4fe90 .functor AND 1, L_0x55a15df4fca0, L_0x55a15df6b960, C4<1>, C4<1>;
L_0x55a15df4ff00 .functor OR 1, L_0x55a15df4fe90, L_0x55a15df4fd60, C4<0>, C4<0>;
v0x55a15dc14480_0 .net *"_s1", 0 0, L_0x55a15df4fdd0;  1 drivers
v0x55a15dc14560_0 .net "in0", 0 0, L_0x55a15df50700;  alias, 1 drivers
v0x55a15dc146b0_0 .net "in1", 0 0, L_0x55a15df6b960;  alias, 1 drivers
v0x55a15dc14750_0 .net "out", 0 0, L_0x55a15df4ff00;  alias, 1 drivers
v0x55a15dc147f0_0 .net "s0", 0 0, L_0x55a15df4fca0;  alias, 1 drivers
v0x55a15dc14890_0 .net "w0", 0 0, L_0x55a15df4fd60;  1 drivers
v0x55a15dc14950_0 .net "w1", 0 0, L_0x55a15df4fe90;  1 drivers
S_0x55a15dc15010 .scope module, "obc[4]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df50960 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc18be0_0 .net "a", 0 0, L_0x55a15df50bc0;  1 drivers
v0x55a15dc18d30_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc18df0_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc18f20_0 .net "in", 0 0, L_0x55a15df6ba00;  1 drivers
v0x55a15dc18fc0_0 .net "out", 0 0, L_0x55a15df51300;  1 drivers
v0x55a15dc19060_0 .net "rw", 0 0, L_0x55a15df50960;  1 drivers
v0x55a15dc19100_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc152d0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc15010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df51010 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc17f30_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc17ff0_0 .net "d", 0 0, L_0x55a15df50bc0;  alias, 1 drivers
v0x55a15dc18100_0 .net "q", 0 0, L_0x55a15df51300;  alias, 1 drivers
v0x55a15dc181a0_0 .net "q0", 0 0, L_0x55a15df50ea0;  1 drivers
v0x55a15dc18240_0 .net "q_bar", 0 0, L_0x55a15df51370;  1 drivers
S_0x55a15dc15530 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc152d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df4c7e0 .functor NOT 1, L_0x55a15df50bc0, C4<0>, C4<0>, C4<0>;
v0x55a15dc166c0_0 .net "clk", 0 0, L_0x55a15df51010;  1 drivers
v0x55a15dc16780_0 .net "d", 0 0, L_0x55a15df50bc0;  alias, 1 drivers
v0x55a15dc16850_0 .net "q", 0 0, L_0x55a15df50ea0;  alias, 1 drivers
v0x55a15dc16970_0 .net "q_bar", 0 0, L_0x55a15df50f10;  1 drivers
S_0x55a15dc157c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc15530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df50cd0 .functor AND 1, L_0x55a15df51010, L_0x55a15df50bc0, C4<1>, C4<1>;
L_0x55a15df50de0 .functor AND 1, L_0x55a15df51010, L_0x55a15df4c7e0, C4<1>, C4<1>;
v0x55a15dc160d0_0 .net "a", 0 0, L_0x55a15df50cd0;  1 drivers
v0x55a15dc16190_0 .net "b", 0 0, L_0x55a15df50de0;  1 drivers
v0x55a15dc16260_0 .net "en", 0 0, L_0x55a15df51010;  alias, 1 drivers
v0x55a15dc16330_0 .net "q", 0 0, L_0x55a15df50ea0;  alias, 1 drivers
v0x55a15dc16400_0 .net "q_bar", 0 0, L_0x55a15df50f10;  alias, 1 drivers
v0x55a15dc164f0_0 .net "r", 0 0, L_0x55a15df4c7e0;  1 drivers
v0x55a15dc16590_0 .net "s", 0 0, L_0x55a15df50bc0;  alias, 1 drivers
S_0x55a15dc15a60 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc157c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df50ea0 .functor NOR 1, L_0x55a15df50de0, L_0x55a15df50f10, C4<0>, C4<0>;
L_0x55a15df50f10 .functor NOR 1, L_0x55a15df50cd0, L_0x55a15df50ea0, C4<0>, C4<0>;
v0x55a15dc15cf0_0 .net "q", 0 0, L_0x55a15df50ea0;  alias, 1 drivers
v0x55a15dc15dd0_0 .net "q_bar", 0 0, L_0x55a15df50f10;  alias, 1 drivers
v0x55a15dc15e90_0 .net "r", 0 0, L_0x55a15df50de0;  alias, 1 drivers
v0x55a15dc15f60_0 .net "s", 0 0, L_0x55a15df50cd0;  alias, 1 drivers
S_0x55a15dc16a80 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc152d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df514f0 .functor NOT 1, L_0x55a15df50ea0, C4<0>, C4<0>, C4<0>;
v0x55a15dc17b50_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc17c10_0 .net "d", 0 0, L_0x55a15df50ea0;  alias, 1 drivers
v0x55a15dc17d60_0 .net "q", 0 0, L_0x55a15df51300;  alias, 1 drivers
v0x55a15dc17e00_0 .net "q_bar", 0 0, L_0x55a15df51370;  alias, 1 drivers
S_0x55a15dc16ce0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc16a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df51110 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df50ea0, C4<1>, C4<1>;
L_0x55a15df51290 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df514f0, C4<1>, C4<1>;
v0x55a15dc175a0_0 .net "a", 0 0, L_0x55a15df51110;  1 drivers
v0x55a15dc17660_0 .net "b", 0 0, L_0x55a15df51290;  1 drivers
v0x55a15dc17730_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc17800_0 .net "q", 0 0, L_0x55a15df51300;  alias, 1 drivers
v0x55a15dc178d0_0 .net "q_bar", 0 0, L_0x55a15df51370;  alias, 1 drivers
v0x55a15dc179c0_0 .net "r", 0 0, L_0x55a15df514f0;  1 drivers
v0x55a15dc17a60_0 .net "s", 0 0, L_0x55a15df50ea0;  alias, 1 drivers
S_0x55a15dc16f30 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc16ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df51300 .functor NOR 1, L_0x55a15df51290, L_0x55a15df51370, C4<0>, C4<0>;
L_0x55a15df51370 .functor NOR 1, L_0x55a15df51110, L_0x55a15df51300, C4<0>, C4<0>;
v0x55a15dc171c0_0 .net "q", 0 0, L_0x55a15df51300;  alias, 1 drivers
v0x55a15dc172a0_0 .net "q_bar", 0 0, L_0x55a15df51370;  alias, 1 drivers
v0x55a15dc17360_0 .net "r", 0 0, L_0x55a15df51290;  alias, 1 drivers
v0x55a15dc17430_0 .net "s", 0 0, L_0x55a15df51110;  alias, 1 drivers
S_0x55a15dc18370 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc15010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df50a20 .functor AND 1, L_0x55a15df50a90, L_0x55a15df51300, C4<1>, C4<1>;
L_0x55a15df50a90 .functor NOT 1, L_0x55a15df50960, C4<0>, C4<0>, C4<0>;
L_0x55a15df50b50 .functor AND 1, L_0x55a15df50960, L_0x55a15df6ba00, C4<1>, C4<1>;
L_0x55a15df50bc0 .functor OR 1, L_0x55a15df50b50, L_0x55a15df50a20, C4<0>, C4<0>;
v0x55a15dc185d0_0 .net *"_s1", 0 0, L_0x55a15df50a90;  1 drivers
v0x55a15dc186b0_0 .net "in0", 0 0, L_0x55a15df51300;  alias, 1 drivers
v0x55a15dc18800_0 .net "in1", 0 0, L_0x55a15df6ba00;  alias, 1 drivers
v0x55a15dc188a0_0 .net "out", 0 0, L_0x55a15df50bc0;  alias, 1 drivers
v0x55a15dc18940_0 .net "s0", 0 0, L_0x55a15df50960;  alias, 1 drivers
v0x55a15dc189e0_0 .net "w0", 0 0, L_0x55a15df50a20;  1 drivers
v0x55a15dc18aa0_0 .net "w1", 0 0, L_0x55a15df50b50;  1 drivers
S_0x55a15dc191f0 .scope module, "obc[5]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df51560 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc1cd50_0 .net "a", 0 0, L_0x55a15df517c0;  1 drivers
v0x55a15dc1cea0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc1cf60_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc1d000_0 .net "in", 0 0, L_0x55a15df6bae0;  1 drivers
v0x55a15dc1d0a0_0 .net "out", 0 0, L_0x55a15df51fc0;  1 drivers
v0x55a15dc1d140_0 .net "rw", 0 0, L_0x55a15df51560;  1 drivers
v0x55a15dc1d1e0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc19410 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc191f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df51c80 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc1c0a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc1c160_0 .net "d", 0 0, L_0x55a15df517c0;  alias, 1 drivers
v0x55a15dc1c270_0 .net "q", 0 0, L_0x55a15df51fc0;  alias, 1 drivers
v0x55a15dc1c310_0 .net "q0", 0 0, L_0x55a15df51aa0;  1 drivers
v0x55a15dc1c3b0_0 .net "q_bar", 0 0, L_0x55a15df52030;  1 drivers
S_0x55a15dc196a0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc19410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df51c10 .functor NOT 1, L_0x55a15df517c0, C4<0>, C4<0>, C4<0>;
v0x55a15dc1a830_0 .net "clk", 0 0, L_0x55a15df51c80;  1 drivers
v0x55a15dc1a8f0_0 .net "d", 0 0, L_0x55a15df517c0;  alias, 1 drivers
v0x55a15dc1a9c0_0 .net "q", 0 0, L_0x55a15df51aa0;  alias, 1 drivers
v0x55a15dc1aae0_0 .net "q_bar", 0 0, L_0x55a15df51b10;  1 drivers
S_0x55a15dc19930 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc196a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df518d0 .functor AND 1, L_0x55a15df51c80, L_0x55a15df517c0, C4<1>, C4<1>;
L_0x55a15df519e0 .functor AND 1, L_0x55a15df51c80, L_0x55a15df51c10, C4<1>, C4<1>;
v0x55a15dc1a240_0 .net "a", 0 0, L_0x55a15df518d0;  1 drivers
v0x55a15dc1a300_0 .net "b", 0 0, L_0x55a15df519e0;  1 drivers
v0x55a15dc1a3d0_0 .net "en", 0 0, L_0x55a15df51c80;  alias, 1 drivers
v0x55a15dc1a4a0_0 .net "q", 0 0, L_0x55a15df51aa0;  alias, 1 drivers
v0x55a15dc1a570_0 .net "q_bar", 0 0, L_0x55a15df51b10;  alias, 1 drivers
v0x55a15dc1a660_0 .net "r", 0 0, L_0x55a15df51c10;  1 drivers
v0x55a15dc1a700_0 .net "s", 0 0, L_0x55a15df517c0;  alias, 1 drivers
S_0x55a15dc19bd0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc19930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df51aa0 .functor NOR 1, L_0x55a15df519e0, L_0x55a15df51b10, C4<0>, C4<0>;
L_0x55a15df51b10 .functor NOR 1, L_0x55a15df518d0, L_0x55a15df51aa0, C4<0>, C4<0>;
v0x55a15dc19e60_0 .net "q", 0 0, L_0x55a15df51aa0;  alias, 1 drivers
v0x55a15dc19f40_0 .net "q_bar", 0 0, L_0x55a15df51b10;  alias, 1 drivers
v0x55a15dc1a000_0 .net "r", 0 0, L_0x55a15df519e0;  alias, 1 drivers
v0x55a15dc1a0d0_0 .net "s", 0 0, L_0x55a15df518d0;  alias, 1 drivers
S_0x55a15dc1abf0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc19410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df521b0 .functor NOT 1, L_0x55a15df51aa0, C4<0>, C4<0>, C4<0>;
v0x55a15dc1bcc0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc1bd80_0 .net "d", 0 0, L_0x55a15df51aa0;  alias, 1 drivers
v0x55a15dc1bed0_0 .net "q", 0 0, L_0x55a15df51fc0;  alias, 1 drivers
v0x55a15dc1bf70_0 .net "q_bar", 0 0, L_0x55a15df52030;  alias, 1 drivers
S_0x55a15dc1ae50 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc1abf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df51d80 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df51aa0, C4<1>, C4<1>;
L_0x55a15df51f00 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df521b0, C4<1>, C4<1>;
v0x55a15dc1b710_0 .net "a", 0 0, L_0x55a15df51d80;  1 drivers
v0x55a15dc1b7d0_0 .net "b", 0 0, L_0x55a15df51f00;  1 drivers
v0x55a15dc1b8a0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc1b970_0 .net "q", 0 0, L_0x55a15df51fc0;  alias, 1 drivers
v0x55a15dc1ba40_0 .net "q_bar", 0 0, L_0x55a15df52030;  alias, 1 drivers
v0x55a15dc1bb30_0 .net "r", 0 0, L_0x55a15df521b0;  1 drivers
v0x55a15dc1bbd0_0 .net "s", 0 0, L_0x55a15df51aa0;  alias, 1 drivers
S_0x55a15dc1b0a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc1ae50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df51fc0 .functor NOR 1, L_0x55a15df51f00, L_0x55a15df52030, C4<0>, C4<0>;
L_0x55a15df52030 .functor NOR 1, L_0x55a15df51d80, L_0x55a15df51fc0, C4<0>, C4<0>;
v0x55a15dc1b330_0 .net "q", 0 0, L_0x55a15df51fc0;  alias, 1 drivers
v0x55a15dc1b410_0 .net "q_bar", 0 0, L_0x55a15df52030;  alias, 1 drivers
v0x55a15dc1b4d0_0 .net "r", 0 0, L_0x55a15df51f00;  alias, 1 drivers
v0x55a15dc1b5a0_0 .net "s", 0 0, L_0x55a15df51d80;  alias, 1 drivers
S_0x55a15dc1c4e0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc191f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df51620 .functor AND 1, L_0x55a15df51690, L_0x55a15df51fc0, C4<1>, C4<1>;
L_0x55a15df51690 .functor NOT 1, L_0x55a15df51560, C4<0>, C4<0>, C4<0>;
L_0x55a15df51750 .functor AND 1, L_0x55a15df51560, L_0x55a15df6bae0, C4<1>, C4<1>;
L_0x55a15df517c0 .functor OR 1, L_0x55a15df51750, L_0x55a15df51620, C4<0>, C4<0>;
v0x55a15dc1c740_0 .net *"_s1", 0 0, L_0x55a15df51690;  1 drivers
v0x55a15dc1c820_0 .net "in0", 0 0, L_0x55a15df51fc0;  alias, 1 drivers
v0x55a15dc1c970_0 .net "in1", 0 0, L_0x55a15df6bae0;  alias, 1 drivers
v0x55a15dc1ca10_0 .net "out", 0 0, L_0x55a15df517c0;  alias, 1 drivers
v0x55a15dc1cab0_0 .net "s0", 0 0, L_0x55a15df51560;  alias, 1 drivers
v0x55a15dc1cb50_0 .net "w0", 0 0, L_0x55a15df51620;  1 drivers
v0x55a15dc1cc10_0 .net "w1", 0 0, L_0x55a15df51750;  1 drivers
S_0x55a15dc1d2d0 .scope module, "obc[6]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df52220 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc20e80_0 .net "a", 0 0, L_0x55a15df52480;  1 drivers
v0x55a15dc20fd0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc21090_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc21130_0 .net "in", 0 0, L_0x55a15df6bb80;  1 drivers
v0x55a15dc211d0_0 .net "out", 0 0, L_0x55a15df52c80;  1 drivers
v0x55a15dc21270_0 .net "rw", 0 0, L_0x55a15df52220;  1 drivers
v0x55a15dc21310_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc1d540 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc1d2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df52940 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc201d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc20290_0 .net "d", 0 0, L_0x55a15df52480;  alias, 1 drivers
v0x55a15dc203a0_0 .net "q", 0 0, L_0x55a15df52c80;  alias, 1 drivers
v0x55a15dc20440_0 .net "q0", 0 0, L_0x55a15df52760;  1 drivers
v0x55a15dc204e0_0 .net "q_bar", 0 0, L_0x55a15df52cf0;  1 drivers
S_0x55a15dc1d7d0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc1d540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df528d0 .functor NOT 1, L_0x55a15df52480, C4<0>, C4<0>, C4<0>;
v0x55a15dc1e960_0 .net "clk", 0 0, L_0x55a15df52940;  1 drivers
v0x55a15dc1ea20_0 .net "d", 0 0, L_0x55a15df52480;  alias, 1 drivers
v0x55a15dc1eaf0_0 .net "q", 0 0, L_0x55a15df52760;  alias, 1 drivers
v0x55a15dc1ec10_0 .net "q_bar", 0 0, L_0x55a15df527d0;  1 drivers
S_0x55a15dc1da60 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc1d7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df52590 .functor AND 1, L_0x55a15df52940, L_0x55a15df52480, C4<1>, C4<1>;
L_0x55a15df526a0 .functor AND 1, L_0x55a15df52940, L_0x55a15df528d0, C4<1>, C4<1>;
v0x55a15dc1e370_0 .net "a", 0 0, L_0x55a15df52590;  1 drivers
v0x55a15dc1e430_0 .net "b", 0 0, L_0x55a15df526a0;  1 drivers
v0x55a15dc1e500_0 .net "en", 0 0, L_0x55a15df52940;  alias, 1 drivers
v0x55a15dc1e5d0_0 .net "q", 0 0, L_0x55a15df52760;  alias, 1 drivers
v0x55a15dc1e6a0_0 .net "q_bar", 0 0, L_0x55a15df527d0;  alias, 1 drivers
v0x55a15dc1e790_0 .net "r", 0 0, L_0x55a15df528d0;  1 drivers
v0x55a15dc1e830_0 .net "s", 0 0, L_0x55a15df52480;  alias, 1 drivers
S_0x55a15dc1dd00 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc1da60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df52760 .functor NOR 1, L_0x55a15df526a0, L_0x55a15df527d0, C4<0>, C4<0>;
L_0x55a15df527d0 .functor NOR 1, L_0x55a15df52590, L_0x55a15df52760, C4<0>, C4<0>;
v0x55a15dc1df90_0 .net "q", 0 0, L_0x55a15df52760;  alias, 1 drivers
v0x55a15dc1e070_0 .net "q_bar", 0 0, L_0x55a15df527d0;  alias, 1 drivers
v0x55a15dc1e130_0 .net "r", 0 0, L_0x55a15df526a0;  alias, 1 drivers
v0x55a15dc1e200_0 .net "s", 0 0, L_0x55a15df52590;  alias, 1 drivers
S_0x55a15dc1ed20 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc1d540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df52e70 .functor NOT 1, L_0x55a15df52760, C4<0>, C4<0>, C4<0>;
v0x55a15dc1fdf0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc1feb0_0 .net "d", 0 0, L_0x55a15df52760;  alias, 1 drivers
v0x55a15dc20000_0 .net "q", 0 0, L_0x55a15df52c80;  alias, 1 drivers
v0x55a15dc200a0_0 .net "q_bar", 0 0, L_0x55a15df52cf0;  alias, 1 drivers
S_0x55a15dc1ef80 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc1ed20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df52a40 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df52760, C4<1>, C4<1>;
L_0x55a15df52bc0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df52e70, C4<1>, C4<1>;
v0x55a15dc1f840_0 .net "a", 0 0, L_0x55a15df52a40;  1 drivers
v0x55a15dc1f900_0 .net "b", 0 0, L_0x55a15df52bc0;  1 drivers
v0x55a15dc1f9d0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc1faa0_0 .net "q", 0 0, L_0x55a15df52c80;  alias, 1 drivers
v0x55a15dc1fb70_0 .net "q_bar", 0 0, L_0x55a15df52cf0;  alias, 1 drivers
v0x55a15dc1fc60_0 .net "r", 0 0, L_0x55a15df52e70;  1 drivers
v0x55a15dc1fd00_0 .net "s", 0 0, L_0x55a15df52760;  alias, 1 drivers
S_0x55a15dc1f1d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc1ef80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df52c80 .functor NOR 1, L_0x55a15df52bc0, L_0x55a15df52cf0, C4<0>, C4<0>;
L_0x55a15df52cf0 .functor NOR 1, L_0x55a15df52a40, L_0x55a15df52c80, C4<0>, C4<0>;
v0x55a15dc1f460_0 .net "q", 0 0, L_0x55a15df52c80;  alias, 1 drivers
v0x55a15dc1f540_0 .net "q_bar", 0 0, L_0x55a15df52cf0;  alias, 1 drivers
v0x55a15dc1f600_0 .net "r", 0 0, L_0x55a15df52bc0;  alias, 1 drivers
v0x55a15dc1f6d0_0 .net "s", 0 0, L_0x55a15df52a40;  alias, 1 drivers
S_0x55a15dc20610 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc1d2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df522e0 .functor AND 1, L_0x55a15df52350, L_0x55a15df52c80, C4<1>, C4<1>;
L_0x55a15df52350 .functor NOT 1, L_0x55a15df52220, C4<0>, C4<0>, C4<0>;
L_0x55a15df52410 .functor AND 1, L_0x55a15df52220, L_0x55a15df6bb80, C4<1>, C4<1>;
L_0x55a15df52480 .functor OR 1, L_0x55a15df52410, L_0x55a15df522e0, C4<0>, C4<0>;
v0x55a15dc20870_0 .net *"_s1", 0 0, L_0x55a15df52350;  1 drivers
v0x55a15dc20950_0 .net "in0", 0 0, L_0x55a15df52c80;  alias, 1 drivers
v0x55a15dc20aa0_0 .net "in1", 0 0, L_0x55a15df6bb80;  alias, 1 drivers
v0x55a15dc20b40_0 .net "out", 0 0, L_0x55a15df52480;  alias, 1 drivers
v0x55a15dc20be0_0 .net "s0", 0 0, L_0x55a15df52220;  alias, 1 drivers
v0x55a15dc20c80_0 .net "w0", 0 0, L_0x55a15df522e0;  1 drivers
v0x55a15dc20d40_0 .net "w1", 0 0, L_0x55a15df52410;  1 drivers
S_0x55a15dc21400 .scope module, "obc[7]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df52ee0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc24fb0_0 .net "a", 0 0, L_0x55a15df53140;  1 drivers
v0x55a15dc25100_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc251c0_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc25260_0 .net "in", 0 0, L_0x55a15df6bc70;  1 drivers
v0x55a15dc25300_0 .net "out", 0 0, L_0x55a15df53940;  1 drivers
v0x55a15dc253a0_0 .net "rw", 0 0, L_0x55a15df52ee0;  1 drivers
v0x55a15dc25440_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc21670 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc21400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df53600 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc24300_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc243c0_0 .net "d", 0 0, L_0x55a15df53140;  alias, 1 drivers
v0x55a15dc244d0_0 .net "q", 0 0, L_0x55a15df53940;  alias, 1 drivers
v0x55a15dc24570_0 .net "q0", 0 0, L_0x55a15df53420;  1 drivers
v0x55a15dc24610_0 .net "q_bar", 0 0, L_0x55a15df539b0;  1 drivers
S_0x55a15dc21900 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc21670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df53590 .functor NOT 1, L_0x55a15df53140, C4<0>, C4<0>, C4<0>;
v0x55a15dc22a90_0 .net "clk", 0 0, L_0x55a15df53600;  1 drivers
v0x55a15dc22b50_0 .net "d", 0 0, L_0x55a15df53140;  alias, 1 drivers
v0x55a15dc22c20_0 .net "q", 0 0, L_0x55a15df53420;  alias, 1 drivers
v0x55a15dc22d40_0 .net "q_bar", 0 0, L_0x55a15df53490;  1 drivers
S_0x55a15dc21b90 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc21900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df53250 .functor AND 1, L_0x55a15df53600, L_0x55a15df53140, C4<1>, C4<1>;
L_0x55a15df53360 .functor AND 1, L_0x55a15df53600, L_0x55a15df53590, C4<1>, C4<1>;
v0x55a15dc224a0_0 .net "a", 0 0, L_0x55a15df53250;  1 drivers
v0x55a15dc22560_0 .net "b", 0 0, L_0x55a15df53360;  1 drivers
v0x55a15dc22630_0 .net "en", 0 0, L_0x55a15df53600;  alias, 1 drivers
v0x55a15dc22700_0 .net "q", 0 0, L_0x55a15df53420;  alias, 1 drivers
v0x55a15dc227d0_0 .net "q_bar", 0 0, L_0x55a15df53490;  alias, 1 drivers
v0x55a15dc228c0_0 .net "r", 0 0, L_0x55a15df53590;  1 drivers
v0x55a15dc22960_0 .net "s", 0 0, L_0x55a15df53140;  alias, 1 drivers
S_0x55a15dc21e30 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc21b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df53420 .functor NOR 1, L_0x55a15df53360, L_0x55a15df53490, C4<0>, C4<0>;
L_0x55a15df53490 .functor NOR 1, L_0x55a15df53250, L_0x55a15df53420, C4<0>, C4<0>;
v0x55a15dc220c0_0 .net "q", 0 0, L_0x55a15df53420;  alias, 1 drivers
v0x55a15dc221a0_0 .net "q_bar", 0 0, L_0x55a15df53490;  alias, 1 drivers
v0x55a15dc22260_0 .net "r", 0 0, L_0x55a15df53360;  alias, 1 drivers
v0x55a15dc22330_0 .net "s", 0 0, L_0x55a15df53250;  alias, 1 drivers
S_0x55a15dc22e50 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc21670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df53b30 .functor NOT 1, L_0x55a15df53420, C4<0>, C4<0>, C4<0>;
v0x55a15dc23f20_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc23fe0_0 .net "d", 0 0, L_0x55a15df53420;  alias, 1 drivers
v0x55a15dc24130_0 .net "q", 0 0, L_0x55a15df53940;  alias, 1 drivers
v0x55a15dc241d0_0 .net "q_bar", 0 0, L_0x55a15df539b0;  alias, 1 drivers
S_0x55a15dc230b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc22e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df53700 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df53420, C4<1>, C4<1>;
L_0x55a15df53880 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df53b30, C4<1>, C4<1>;
v0x55a15dc23970_0 .net "a", 0 0, L_0x55a15df53700;  1 drivers
v0x55a15dc23a30_0 .net "b", 0 0, L_0x55a15df53880;  1 drivers
v0x55a15dc23b00_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc23bd0_0 .net "q", 0 0, L_0x55a15df53940;  alias, 1 drivers
v0x55a15dc23ca0_0 .net "q_bar", 0 0, L_0x55a15df539b0;  alias, 1 drivers
v0x55a15dc23d90_0 .net "r", 0 0, L_0x55a15df53b30;  1 drivers
v0x55a15dc23e30_0 .net "s", 0 0, L_0x55a15df53420;  alias, 1 drivers
S_0x55a15dc23300 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc230b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df53940 .functor NOR 1, L_0x55a15df53880, L_0x55a15df539b0, C4<0>, C4<0>;
L_0x55a15df539b0 .functor NOR 1, L_0x55a15df53700, L_0x55a15df53940, C4<0>, C4<0>;
v0x55a15dc23590_0 .net "q", 0 0, L_0x55a15df53940;  alias, 1 drivers
v0x55a15dc23670_0 .net "q_bar", 0 0, L_0x55a15df539b0;  alias, 1 drivers
v0x55a15dc23730_0 .net "r", 0 0, L_0x55a15df53880;  alias, 1 drivers
v0x55a15dc23800_0 .net "s", 0 0, L_0x55a15df53700;  alias, 1 drivers
S_0x55a15dc24740 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc21400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df52fa0 .functor AND 1, L_0x55a15df53010, L_0x55a15df53940, C4<1>, C4<1>;
L_0x55a15df53010 .functor NOT 1, L_0x55a15df52ee0, C4<0>, C4<0>, C4<0>;
L_0x55a15df530d0 .functor AND 1, L_0x55a15df52ee0, L_0x55a15df6bc70, C4<1>, C4<1>;
L_0x55a15df53140 .functor OR 1, L_0x55a15df530d0, L_0x55a15df52fa0, C4<0>, C4<0>;
v0x55a15dc249a0_0 .net *"_s1", 0 0, L_0x55a15df53010;  1 drivers
v0x55a15dc24a80_0 .net "in0", 0 0, L_0x55a15df53940;  alias, 1 drivers
v0x55a15dc24bd0_0 .net "in1", 0 0, L_0x55a15df6bc70;  alias, 1 drivers
v0x55a15dc24c70_0 .net "out", 0 0, L_0x55a15df53140;  alias, 1 drivers
v0x55a15dc24d10_0 .net "s0", 0 0, L_0x55a15df52ee0;  alias, 1 drivers
v0x55a15dc24db0_0 .net "w0", 0 0, L_0x55a15df52fa0;  1 drivers
v0x55a15dc24e70_0 .net "w1", 0 0, L_0x55a15df530d0;  1 drivers
S_0x55a15dc25530 .scope module, "obc[8]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df53ba0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc29120_0 .net "a", 0 0, L_0x55a15df53e00;  1 drivers
v0x55a15dc29270_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc29330_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc293d0_0 .net "in", 0 0, L_0x55a15df6bd10;  1 drivers
v0x55a15dc29470_0 .net "out", 0 0, L_0x55a15df54600;  1 drivers
v0x55a15dc29510_0 .net "rw", 0 0, L_0x55a15df53ba0;  1 drivers
v0x55a15dc295b0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc25830 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc25530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df542c0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc28470_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc28530_0 .net "d", 0 0, L_0x55a15df53e00;  alias, 1 drivers
v0x55a15dc28640_0 .net "q", 0 0, L_0x55a15df54600;  alias, 1 drivers
v0x55a15dc286e0_0 .net "q0", 0 0, L_0x55a15df540e0;  1 drivers
v0x55a15dc28780_0 .net "q_bar", 0 0, L_0x55a15df54670;  1 drivers
S_0x55a15dc25a70 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc25830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df54250 .functor NOT 1, L_0x55a15df53e00, C4<0>, C4<0>, C4<0>;
v0x55a15dc26c00_0 .net "clk", 0 0, L_0x55a15df542c0;  1 drivers
v0x55a15dc26cc0_0 .net "d", 0 0, L_0x55a15df53e00;  alias, 1 drivers
v0x55a15dc26d90_0 .net "q", 0 0, L_0x55a15df540e0;  alias, 1 drivers
v0x55a15dc26eb0_0 .net "q_bar", 0 0, L_0x55a15df54150;  1 drivers
S_0x55a15dc25d00 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc25a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df53f10 .functor AND 1, L_0x55a15df542c0, L_0x55a15df53e00, C4<1>, C4<1>;
L_0x55a15df54020 .functor AND 1, L_0x55a15df542c0, L_0x55a15df54250, C4<1>, C4<1>;
v0x55a15dc26610_0 .net "a", 0 0, L_0x55a15df53f10;  1 drivers
v0x55a15dc266d0_0 .net "b", 0 0, L_0x55a15df54020;  1 drivers
v0x55a15dc267a0_0 .net "en", 0 0, L_0x55a15df542c0;  alias, 1 drivers
v0x55a15dc26870_0 .net "q", 0 0, L_0x55a15df540e0;  alias, 1 drivers
v0x55a15dc26940_0 .net "q_bar", 0 0, L_0x55a15df54150;  alias, 1 drivers
v0x55a15dc26a30_0 .net "r", 0 0, L_0x55a15df54250;  1 drivers
v0x55a15dc26ad0_0 .net "s", 0 0, L_0x55a15df53e00;  alias, 1 drivers
S_0x55a15dc25fa0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc25d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df540e0 .functor NOR 1, L_0x55a15df54020, L_0x55a15df54150, C4<0>, C4<0>;
L_0x55a15df54150 .functor NOR 1, L_0x55a15df53f10, L_0x55a15df540e0, C4<0>, C4<0>;
v0x55a15dc26230_0 .net "q", 0 0, L_0x55a15df540e0;  alias, 1 drivers
v0x55a15dc26310_0 .net "q_bar", 0 0, L_0x55a15df54150;  alias, 1 drivers
v0x55a15dc263d0_0 .net "r", 0 0, L_0x55a15df54020;  alias, 1 drivers
v0x55a15dc264a0_0 .net "s", 0 0, L_0x55a15df53f10;  alias, 1 drivers
S_0x55a15dc26fc0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc25830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df547f0 .functor NOT 1, L_0x55a15df540e0, C4<0>, C4<0>, C4<0>;
v0x55a15dc28090_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc28150_0 .net "d", 0 0, L_0x55a15df540e0;  alias, 1 drivers
v0x55a15dc282a0_0 .net "q", 0 0, L_0x55a15df54600;  alias, 1 drivers
v0x55a15dc28340_0 .net "q_bar", 0 0, L_0x55a15df54670;  alias, 1 drivers
S_0x55a15dc27220 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc26fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df543c0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df540e0, C4<1>, C4<1>;
L_0x55a15df54540 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df547f0, C4<1>, C4<1>;
v0x55a15dc27ae0_0 .net "a", 0 0, L_0x55a15df543c0;  1 drivers
v0x55a15dc27ba0_0 .net "b", 0 0, L_0x55a15df54540;  1 drivers
v0x55a15dc27c70_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc27d40_0 .net "q", 0 0, L_0x55a15df54600;  alias, 1 drivers
v0x55a15dc27e10_0 .net "q_bar", 0 0, L_0x55a15df54670;  alias, 1 drivers
v0x55a15dc27f00_0 .net "r", 0 0, L_0x55a15df547f0;  1 drivers
v0x55a15dc27fa0_0 .net "s", 0 0, L_0x55a15df540e0;  alias, 1 drivers
S_0x55a15dc27470 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc27220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df54600 .functor NOR 1, L_0x55a15df54540, L_0x55a15df54670, C4<0>, C4<0>;
L_0x55a15df54670 .functor NOR 1, L_0x55a15df543c0, L_0x55a15df54600, C4<0>, C4<0>;
v0x55a15dc27700_0 .net "q", 0 0, L_0x55a15df54600;  alias, 1 drivers
v0x55a15dc277e0_0 .net "q_bar", 0 0, L_0x55a15df54670;  alias, 1 drivers
v0x55a15dc278a0_0 .net "r", 0 0, L_0x55a15df54540;  alias, 1 drivers
v0x55a15dc27970_0 .net "s", 0 0, L_0x55a15df543c0;  alias, 1 drivers
S_0x55a15dc288b0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc25530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df53c60 .functor AND 1, L_0x55a15df53cd0, L_0x55a15df54600, C4<1>, C4<1>;
L_0x55a15df53cd0 .functor NOT 1, L_0x55a15df53ba0, C4<0>, C4<0>, C4<0>;
L_0x55a15df53d90 .functor AND 1, L_0x55a15df53ba0, L_0x55a15df6bd10, C4<1>, C4<1>;
L_0x55a15df53e00 .functor OR 1, L_0x55a15df53d90, L_0x55a15df53c60, C4<0>, C4<0>;
v0x55a15dc28b10_0 .net *"_s1", 0 0, L_0x55a15df53cd0;  1 drivers
v0x55a15dc28bf0_0 .net "in0", 0 0, L_0x55a15df54600;  alias, 1 drivers
v0x55a15dc28d40_0 .net "in1", 0 0, L_0x55a15df6bd10;  alias, 1 drivers
v0x55a15dc28de0_0 .net "out", 0 0, L_0x55a15df53e00;  alias, 1 drivers
v0x55a15dc28e80_0 .net "s0", 0 0, L_0x55a15df53ba0;  alias, 1 drivers
v0x55a15dc28f20_0 .net "w0", 0 0, L_0x55a15df53c60;  1 drivers
v0x55a15dc28fe0_0 .net "w1", 0 0, L_0x55a15df53d90;  1 drivers
S_0x55a15dc296a0 .scope module, "obc[9]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df54860 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc2d1c0_0 .net "a", 0 0, L_0x55a15df54ac0;  1 drivers
v0x55a15dc2d310_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc2d3d0_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc2d470_0 .net "in", 0 0, L_0x55a15df6bdb0;  1 drivers
v0x55a15dc2d510_0 .net "out", 0 0, L_0x55a15df552c0;  1 drivers
v0x55a15dc2d5b0_0 .net "rw", 0 0, L_0x55a15df54860;  1 drivers
v0x55a15dc2d650_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc29910 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc296a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df54f80 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc2c510_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc2c5d0_0 .net "d", 0 0, L_0x55a15df54ac0;  alias, 1 drivers
v0x55a15dc2c6e0_0 .net "q", 0 0, L_0x55a15df552c0;  alias, 1 drivers
v0x55a15dc2c780_0 .net "q0", 0 0, L_0x55a15df54da0;  1 drivers
v0x55a15dc2c820_0 .net "q_bar", 0 0, L_0x55a15df55330;  1 drivers
S_0x55a15dc29ba0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc29910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df54f10 .functor NOT 1, L_0x55a15df54ac0, C4<0>, C4<0>, C4<0>;
v0x55a15dc2ad30_0 .net "clk", 0 0, L_0x55a15df54f80;  1 drivers
v0x55a15dc2adf0_0 .net "d", 0 0, L_0x55a15df54ac0;  alias, 1 drivers
v0x55a15dc2aec0_0 .net "q", 0 0, L_0x55a15df54da0;  alias, 1 drivers
v0x55a15dc2afe0_0 .net "q_bar", 0 0, L_0x55a15df54e10;  1 drivers
S_0x55a15dc29e30 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc29ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df54bd0 .functor AND 1, L_0x55a15df54f80, L_0x55a15df54ac0, C4<1>, C4<1>;
L_0x55a15df54ce0 .functor AND 1, L_0x55a15df54f80, L_0x55a15df54f10, C4<1>, C4<1>;
v0x55a15dc2a740_0 .net "a", 0 0, L_0x55a15df54bd0;  1 drivers
v0x55a15dc2a800_0 .net "b", 0 0, L_0x55a15df54ce0;  1 drivers
v0x55a15dc2a8d0_0 .net "en", 0 0, L_0x55a15df54f80;  alias, 1 drivers
v0x55a15dc2a9a0_0 .net "q", 0 0, L_0x55a15df54da0;  alias, 1 drivers
v0x55a15dc2aa70_0 .net "q_bar", 0 0, L_0x55a15df54e10;  alias, 1 drivers
v0x55a15dc2ab60_0 .net "r", 0 0, L_0x55a15df54f10;  1 drivers
v0x55a15dc2ac00_0 .net "s", 0 0, L_0x55a15df54ac0;  alias, 1 drivers
S_0x55a15dc2a0d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc29e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df54da0 .functor NOR 1, L_0x55a15df54ce0, L_0x55a15df54e10, C4<0>, C4<0>;
L_0x55a15df54e10 .functor NOR 1, L_0x55a15df54bd0, L_0x55a15df54da0, C4<0>, C4<0>;
v0x55a15dc2a360_0 .net "q", 0 0, L_0x55a15df54da0;  alias, 1 drivers
v0x55a15dc2a440_0 .net "q_bar", 0 0, L_0x55a15df54e10;  alias, 1 drivers
v0x55a15dc2a500_0 .net "r", 0 0, L_0x55a15df54ce0;  alias, 1 drivers
v0x55a15dc2a5d0_0 .net "s", 0 0, L_0x55a15df54bd0;  alias, 1 drivers
S_0x55a15dc2b0f0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc29910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df554b0 .functor NOT 1, L_0x55a15df54da0, C4<0>, C4<0>, C4<0>;
v0x55a15dc2c1c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc2c280_0 .net "d", 0 0, L_0x55a15df54da0;  alias, 1 drivers
v0x55a15dc2c340_0 .net "q", 0 0, L_0x55a15df552c0;  alias, 1 drivers
v0x55a15dc2c3e0_0 .net "q_bar", 0 0, L_0x55a15df55330;  alias, 1 drivers
S_0x55a15dc2b350 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc2b0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df55080 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df54da0, C4<1>, C4<1>;
L_0x55a15df55200 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df554b0, C4<1>, C4<1>;
v0x55a15dc2bc10_0 .net "a", 0 0, L_0x55a15df55080;  1 drivers
v0x55a15dc2bcd0_0 .net "b", 0 0, L_0x55a15df55200;  1 drivers
v0x55a15dc2bda0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc2be70_0 .net "q", 0 0, L_0x55a15df552c0;  alias, 1 drivers
v0x55a15dc2bf40_0 .net "q_bar", 0 0, L_0x55a15df55330;  alias, 1 drivers
v0x55a15dc2c030_0 .net "r", 0 0, L_0x55a15df554b0;  1 drivers
v0x55a15dc2c0d0_0 .net "s", 0 0, L_0x55a15df54da0;  alias, 1 drivers
S_0x55a15dc2b5a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc2b350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df552c0 .functor NOR 1, L_0x55a15df55200, L_0x55a15df55330, C4<0>, C4<0>;
L_0x55a15df55330 .functor NOR 1, L_0x55a15df55080, L_0x55a15df552c0, C4<0>, C4<0>;
v0x55a15dc2b830_0 .net "q", 0 0, L_0x55a15df552c0;  alias, 1 drivers
v0x55a15dc2b910_0 .net "q_bar", 0 0, L_0x55a15df55330;  alias, 1 drivers
v0x55a15dc2b9d0_0 .net "r", 0 0, L_0x55a15df55200;  alias, 1 drivers
v0x55a15dc2baa0_0 .net "s", 0 0, L_0x55a15df55080;  alias, 1 drivers
S_0x55a15dc2c950 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc296a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df54920 .functor AND 1, L_0x55a15df54990, L_0x55a15df552c0, C4<1>, C4<1>;
L_0x55a15df54990 .functor NOT 1, L_0x55a15df54860, C4<0>, C4<0>, C4<0>;
L_0x55a15df54a50 .functor AND 1, L_0x55a15df54860, L_0x55a15df6bdb0, C4<1>, C4<1>;
L_0x55a15df54ac0 .functor OR 1, L_0x55a15df54a50, L_0x55a15df54920, C4<0>, C4<0>;
v0x55a15dc2cbb0_0 .net *"_s1", 0 0, L_0x55a15df54990;  1 drivers
v0x55a15dc2cc90_0 .net "in0", 0 0, L_0x55a15df552c0;  alias, 1 drivers
v0x55a15dc2cde0_0 .net "in1", 0 0, L_0x55a15df6bdb0;  alias, 1 drivers
v0x55a15dc2ce80_0 .net "out", 0 0, L_0x55a15df54ac0;  alias, 1 drivers
v0x55a15dc2cf20_0 .net "s0", 0 0, L_0x55a15df54860;  alias, 1 drivers
v0x55a15dc2cfc0_0 .net "w0", 0 0, L_0x55a15df54920;  1 drivers
v0x55a15dc2d080_0 .net "w1", 0 0, L_0x55a15df54a50;  1 drivers
S_0x55a15dc2d740 .scope module, "obc[10]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df55520 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc312f0_0 .net "a", 0 0, L_0x55a15df55780;  1 drivers
v0x55a15dc31440_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc31500_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc315a0_0 .net "in", 0 0, L_0x55a15df6be50;  1 drivers
v0x55a15dc31640_0 .net "out", 0 0, L_0x55a15df56000;  1 drivers
v0x55a15dc316e0_0 .net "rw", 0 0, L_0x55a15df55520;  1 drivers
v0x55a15dc31780_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc2d9b0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc2d740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df55c40 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc30640_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc30700_0 .net "d", 0 0, L_0x55a15df55780;  alias, 1 drivers
v0x55a15dc30810_0 .net "q", 0 0, L_0x55a15df56000;  alias, 1 drivers
v0x55a15dc308b0_0 .net "q0", 0 0, L_0x55a15df55a60;  1 drivers
v0x55a15dc30950_0 .net "q_bar", 0 0, L_0x55a15df56090;  1 drivers
S_0x55a15dc2dc40 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc2d9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df55bd0 .functor NOT 1, L_0x55a15df55780, C4<0>, C4<0>, C4<0>;
v0x55a15dc2edd0_0 .net "clk", 0 0, L_0x55a15df55c40;  1 drivers
v0x55a15dc2ee90_0 .net "d", 0 0, L_0x55a15df55780;  alias, 1 drivers
v0x55a15dc2ef60_0 .net "q", 0 0, L_0x55a15df55a60;  alias, 1 drivers
v0x55a15dc2f080_0 .net "q_bar", 0 0, L_0x55a15df55ad0;  1 drivers
S_0x55a15dc2ded0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc2dc40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df55890 .functor AND 1, L_0x55a15df55c40, L_0x55a15df55780, C4<1>, C4<1>;
L_0x55a15df559a0 .functor AND 1, L_0x55a15df55c40, L_0x55a15df55bd0, C4<1>, C4<1>;
v0x55a15dc2e7e0_0 .net "a", 0 0, L_0x55a15df55890;  1 drivers
v0x55a15dc2e8a0_0 .net "b", 0 0, L_0x55a15df559a0;  1 drivers
v0x55a15dc2e970_0 .net "en", 0 0, L_0x55a15df55c40;  alias, 1 drivers
v0x55a15dc2ea40_0 .net "q", 0 0, L_0x55a15df55a60;  alias, 1 drivers
v0x55a15dc2eb10_0 .net "q_bar", 0 0, L_0x55a15df55ad0;  alias, 1 drivers
v0x55a15dc2ec00_0 .net "r", 0 0, L_0x55a15df55bd0;  1 drivers
v0x55a15dc2eca0_0 .net "s", 0 0, L_0x55a15df55780;  alias, 1 drivers
S_0x55a15dc2e170 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc2ded0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df55a60 .functor NOR 1, L_0x55a15df559a0, L_0x55a15df55ad0, C4<0>, C4<0>;
L_0x55a15df55ad0 .functor NOR 1, L_0x55a15df55890, L_0x55a15df55a60, C4<0>, C4<0>;
v0x55a15dc2e400_0 .net "q", 0 0, L_0x55a15df55a60;  alias, 1 drivers
v0x55a15dc2e4e0_0 .net "q_bar", 0 0, L_0x55a15df55ad0;  alias, 1 drivers
v0x55a15dc2e5a0_0 .net "r", 0 0, L_0x55a15df559a0;  alias, 1 drivers
v0x55a15dc2e670_0 .net "s", 0 0, L_0x55a15df55890;  alias, 1 drivers
S_0x55a15dc2f190 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc2d9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df56230 .functor NOT 1, L_0x55a15df55a60, C4<0>, C4<0>, C4<0>;
v0x55a15dc30260_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc30320_0 .net "d", 0 0, L_0x55a15df55a60;  alias, 1 drivers
v0x55a15dc30470_0 .net "q", 0 0, L_0x55a15df56000;  alias, 1 drivers
v0x55a15dc30510_0 .net "q_bar", 0 0, L_0x55a15df56090;  alias, 1 drivers
S_0x55a15dc2f3f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc2f190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df55d60 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df55a60, C4<1>, C4<1>;
L_0x55a15df55f20 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df56230, C4<1>, C4<1>;
v0x55a15dc2fcb0_0 .net "a", 0 0, L_0x55a15df55d60;  1 drivers
v0x55a15dc2fd70_0 .net "b", 0 0, L_0x55a15df55f20;  1 drivers
v0x55a15dc2fe40_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc2ff10_0 .net "q", 0 0, L_0x55a15df56000;  alias, 1 drivers
v0x55a15dc2ffe0_0 .net "q_bar", 0 0, L_0x55a15df56090;  alias, 1 drivers
v0x55a15dc300d0_0 .net "r", 0 0, L_0x55a15df56230;  1 drivers
v0x55a15dc30170_0 .net "s", 0 0, L_0x55a15df55a60;  alias, 1 drivers
S_0x55a15dc2f640 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc2f3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df56000 .functor NOR 1, L_0x55a15df55f20, L_0x55a15df56090, C4<0>, C4<0>;
L_0x55a15df56090 .functor NOR 1, L_0x55a15df55d60, L_0x55a15df56000, C4<0>, C4<0>;
v0x55a15dc2f8d0_0 .net "q", 0 0, L_0x55a15df56000;  alias, 1 drivers
v0x55a15dc2f9b0_0 .net "q_bar", 0 0, L_0x55a15df56090;  alias, 1 drivers
v0x55a15dc2fa70_0 .net "r", 0 0, L_0x55a15df55f20;  alias, 1 drivers
v0x55a15dc2fb40_0 .net "s", 0 0, L_0x55a15df55d60;  alias, 1 drivers
S_0x55a15dc30a80 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc2d740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df555e0 .functor AND 1, L_0x55a15df55650, L_0x55a15df56000, C4<1>, C4<1>;
L_0x55a15df55650 .functor NOT 1, L_0x55a15df55520, C4<0>, C4<0>, C4<0>;
L_0x55a15df55710 .functor AND 1, L_0x55a15df55520, L_0x55a15df6be50, C4<1>, C4<1>;
L_0x55a15df55780 .functor OR 1, L_0x55a15df55710, L_0x55a15df555e0, C4<0>, C4<0>;
v0x55a15dc30ce0_0 .net *"_s1", 0 0, L_0x55a15df55650;  1 drivers
v0x55a15dc30dc0_0 .net "in0", 0 0, L_0x55a15df56000;  alias, 1 drivers
v0x55a15dc30f10_0 .net "in1", 0 0, L_0x55a15df6be50;  alias, 1 drivers
v0x55a15dc30fb0_0 .net "out", 0 0, L_0x55a15df55780;  alias, 1 drivers
v0x55a15dc31050_0 .net "s0", 0 0, L_0x55a15df55520;  alias, 1 drivers
v0x55a15dc310f0_0 .net "w0", 0 0, L_0x55a15df555e0;  1 drivers
v0x55a15dc311b0_0 .net "w1", 0 0, L_0x55a15df55710;  1 drivers
S_0x55a15dc31870 .scope module, "obc[11]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df562e0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc35420_0 .net "a", 0 0, L_0x55a15df565c0;  1 drivers
v0x55a15dc35570_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc35630_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc356d0_0 .net "in", 0 0, L_0x55a15df6bf60;  1 drivers
v0x55a15dc35770_0 .net "out", 0 0, L_0x55a15df56f20;  1 drivers
v0x55a15dc35810_0 .net "rw", 0 0, L_0x55a15df562e0;  1 drivers
v0x55a15dc358b0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc31ae0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc31870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df56b40 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc34770_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc34830_0 .net "d", 0 0, L_0x55a15df565c0;  alias, 1 drivers
v0x55a15dc34940_0 .net "q", 0 0, L_0x55a15df56f20;  alias, 1 drivers
v0x55a15dc349e0_0 .net "q0", 0 0, L_0x55a15df568e0;  1 drivers
v0x55a15dc34a80_0 .net "q_bar", 0 0, L_0x55a15df56fb0;  1 drivers
S_0x55a15dc31d70 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc31ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df56a90 .functor NOT 1, L_0x55a15df565c0, C4<0>, C4<0>, C4<0>;
v0x55a15dc32f00_0 .net "clk", 0 0, L_0x55a15df56b40;  1 drivers
v0x55a15dc32fc0_0 .net "d", 0 0, L_0x55a15df565c0;  alias, 1 drivers
v0x55a15dc33090_0 .net "q", 0 0, L_0x55a15df568e0;  alias, 1 drivers
v0x55a15dc331b0_0 .net "q_bar", 0 0, L_0x55a15df56970;  1 drivers
S_0x55a15dc32000 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc31d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df566d0 .functor AND 1, L_0x55a15df56b40, L_0x55a15df565c0, C4<1>, C4<1>;
L_0x55a15df56800 .functor AND 1, L_0x55a15df56b40, L_0x55a15df56a90, C4<1>, C4<1>;
v0x55a15dc32910_0 .net "a", 0 0, L_0x55a15df566d0;  1 drivers
v0x55a15dc329d0_0 .net "b", 0 0, L_0x55a15df56800;  1 drivers
v0x55a15dc32aa0_0 .net "en", 0 0, L_0x55a15df56b40;  alias, 1 drivers
v0x55a15dc32b70_0 .net "q", 0 0, L_0x55a15df568e0;  alias, 1 drivers
v0x55a15dc32c40_0 .net "q_bar", 0 0, L_0x55a15df56970;  alias, 1 drivers
v0x55a15dc32d30_0 .net "r", 0 0, L_0x55a15df56a90;  1 drivers
v0x55a15dc32dd0_0 .net "s", 0 0, L_0x55a15df565c0;  alias, 1 drivers
S_0x55a15dc322a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc32000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df568e0 .functor NOR 1, L_0x55a15df56800, L_0x55a15df56970, C4<0>, C4<0>;
L_0x55a15df56970 .functor NOR 1, L_0x55a15df566d0, L_0x55a15df568e0, C4<0>, C4<0>;
v0x55a15dc32530_0 .net "q", 0 0, L_0x55a15df568e0;  alias, 1 drivers
v0x55a15dc32610_0 .net "q_bar", 0 0, L_0x55a15df56970;  alias, 1 drivers
v0x55a15dc326d0_0 .net "r", 0 0, L_0x55a15df56800;  alias, 1 drivers
v0x55a15dc327a0_0 .net "s", 0 0, L_0x55a15df566d0;  alias, 1 drivers
S_0x55a15dc332c0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc31ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df57150 .functor NOT 1, L_0x55a15df568e0, C4<0>, C4<0>, C4<0>;
v0x55a15dc34390_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc34450_0 .net "d", 0 0, L_0x55a15df568e0;  alias, 1 drivers
v0x55a15dc345a0_0 .net "q", 0 0, L_0x55a15df56f20;  alias, 1 drivers
v0x55a15dc34640_0 .net "q_bar", 0 0, L_0x55a15df56fb0;  alias, 1 drivers
S_0x55a15dc33520 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc332c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df56c80 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df568e0, C4<1>, C4<1>;
L_0x55a15df56e40 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df57150, C4<1>, C4<1>;
v0x55a15dc33de0_0 .net "a", 0 0, L_0x55a15df56c80;  1 drivers
v0x55a15dc33ea0_0 .net "b", 0 0, L_0x55a15df56e40;  1 drivers
v0x55a15dc33f70_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc34040_0 .net "q", 0 0, L_0x55a15df56f20;  alias, 1 drivers
v0x55a15dc34110_0 .net "q_bar", 0 0, L_0x55a15df56fb0;  alias, 1 drivers
v0x55a15dc34200_0 .net "r", 0 0, L_0x55a15df57150;  1 drivers
v0x55a15dc342a0_0 .net "s", 0 0, L_0x55a15df568e0;  alias, 1 drivers
S_0x55a15dc33770 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc33520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df56f20 .functor NOR 1, L_0x55a15df56e40, L_0x55a15df56fb0, C4<0>, C4<0>;
L_0x55a15df56fb0 .functor NOR 1, L_0x55a15df56c80, L_0x55a15df56f20, C4<0>, C4<0>;
v0x55a15dc33a00_0 .net "q", 0 0, L_0x55a15df56f20;  alias, 1 drivers
v0x55a15dc33ae0_0 .net "q_bar", 0 0, L_0x55a15df56fb0;  alias, 1 drivers
v0x55a15dc33ba0_0 .net "r", 0 0, L_0x55a15df56e40;  alias, 1 drivers
v0x55a15dc33c70_0 .net "s", 0 0, L_0x55a15df56c80;  alias, 1 drivers
S_0x55a15dc34bb0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc31870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df563e0 .functor AND 1, L_0x55a15df56470, L_0x55a15df56f20, C4<1>, C4<1>;
L_0x55a15df56470 .functor NOT 1, L_0x55a15df562e0, C4<0>, C4<0>, C4<0>;
L_0x55a15df56530 .functor AND 1, L_0x55a15df562e0, L_0x55a15df6bf60, C4<1>, C4<1>;
L_0x55a15df565c0 .functor OR 1, L_0x55a15df56530, L_0x55a15df563e0, C4<0>, C4<0>;
v0x55a15dc34e10_0 .net *"_s1", 0 0, L_0x55a15df56470;  1 drivers
v0x55a15dc34ef0_0 .net "in0", 0 0, L_0x55a15df56f20;  alias, 1 drivers
v0x55a15dc35040_0 .net "in1", 0 0, L_0x55a15df6bf60;  alias, 1 drivers
v0x55a15dc350e0_0 .net "out", 0 0, L_0x55a15df565c0;  alias, 1 drivers
v0x55a15dc35180_0 .net "s0", 0 0, L_0x55a15df562e0;  alias, 1 drivers
v0x55a15dc35220_0 .net "w0", 0 0, L_0x55a15df563e0;  1 drivers
v0x55a15dc352e0_0 .net "w1", 0 0, L_0x55a15df56530;  1 drivers
S_0x55a15dc359a0 .scope module, "obc[12]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df57200 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc39550_0 .net "a", 0 0, L_0x55a15df574e0;  1 drivers
v0x55a15dc396a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc39760_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc39800_0 .net "in", 0 0, L_0x55a15df6c000;  1 drivers
v0x55a15dc398a0_0 .net "out", 0 0, L_0x55a15df57e40;  1 drivers
v0x55a15dc39940_0 .net "rw", 0 0, L_0x55a15df57200;  1 drivers
v0x55a15dc399e0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc35c10 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc359a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df57a60 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc388a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc38960_0 .net "d", 0 0, L_0x55a15df574e0;  alias, 1 drivers
v0x55a15dc38a70_0 .net "q", 0 0, L_0x55a15df57e40;  alias, 1 drivers
v0x55a15dc38b10_0 .net "q0", 0 0, L_0x55a15df57800;  1 drivers
v0x55a15dc38bb0_0 .net "q_bar", 0 0, L_0x55a15df57ed0;  1 drivers
S_0x55a15dc35ea0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc35c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df579b0 .functor NOT 1, L_0x55a15df574e0, C4<0>, C4<0>, C4<0>;
v0x55a15dc37030_0 .net "clk", 0 0, L_0x55a15df57a60;  1 drivers
v0x55a15dc370f0_0 .net "d", 0 0, L_0x55a15df574e0;  alias, 1 drivers
v0x55a15dc371c0_0 .net "q", 0 0, L_0x55a15df57800;  alias, 1 drivers
v0x55a15dc372e0_0 .net "q_bar", 0 0, L_0x55a15df57890;  1 drivers
S_0x55a15dc36130 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc35ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df575f0 .functor AND 1, L_0x55a15df57a60, L_0x55a15df574e0, C4<1>, C4<1>;
L_0x55a15df57720 .functor AND 1, L_0x55a15df57a60, L_0x55a15df579b0, C4<1>, C4<1>;
v0x55a15dc36a40_0 .net "a", 0 0, L_0x55a15df575f0;  1 drivers
v0x55a15dc36b00_0 .net "b", 0 0, L_0x55a15df57720;  1 drivers
v0x55a15dc36bd0_0 .net "en", 0 0, L_0x55a15df57a60;  alias, 1 drivers
v0x55a15dc36ca0_0 .net "q", 0 0, L_0x55a15df57800;  alias, 1 drivers
v0x55a15dc36d70_0 .net "q_bar", 0 0, L_0x55a15df57890;  alias, 1 drivers
v0x55a15dc36e60_0 .net "r", 0 0, L_0x55a15df579b0;  1 drivers
v0x55a15dc36f00_0 .net "s", 0 0, L_0x55a15df574e0;  alias, 1 drivers
S_0x55a15dc363d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc36130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df57800 .functor NOR 1, L_0x55a15df57720, L_0x55a15df57890, C4<0>, C4<0>;
L_0x55a15df57890 .functor NOR 1, L_0x55a15df575f0, L_0x55a15df57800, C4<0>, C4<0>;
v0x55a15dc36660_0 .net "q", 0 0, L_0x55a15df57800;  alias, 1 drivers
v0x55a15dc36740_0 .net "q_bar", 0 0, L_0x55a15df57890;  alias, 1 drivers
v0x55a15dc36800_0 .net "r", 0 0, L_0x55a15df57720;  alias, 1 drivers
v0x55a15dc368d0_0 .net "s", 0 0, L_0x55a15df575f0;  alias, 1 drivers
S_0x55a15dc373f0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc35c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df58070 .functor NOT 1, L_0x55a15df57800, C4<0>, C4<0>, C4<0>;
v0x55a15dc384c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc38580_0 .net "d", 0 0, L_0x55a15df57800;  alias, 1 drivers
v0x55a15dc386d0_0 .net "q", 0 0, L_0x55a15df57e40;  alias, 1 drivers
v0x55a15dc38770_0 .net "q_bar", 0 0, L_0x55a15df57ed0;  alias, 1 drivers
S_0x55a15dc37650 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc373f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df57ba0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df57800, C4<1>, C4<1>;
L_0x55a15df57d60 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df58070, C4<1>, C4<1>;
v0x55a15dc37f10_0 .net "a", 0 0, L_0x55a15df57ba0;  1 drivers
v0x55a15dc37fd0_0 .net "b", 0 0, L_0x55a15df57d60;  1 drivers
v0x55a15dc380a0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc38170_0 .net "q", 0 0, L_0x55a15df57e40;  alias, 1 drivers
v0x55a15dc38240_0 .net "q_bar", 0 0, L_0x55a15df57ed0;  alias, 1 drivers
v0x55a15dc38330_0 .net "r", 0 0, L_0x55a15df58070;  1 drivers
v0x55a15dc383d0_0 .net "s", 0 0, L_0x55a15df57800;  alias, 1 drivers
S_0x55a15dc378a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc37650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df57e40 .functor NOR 1, L_0x55a15df57d60, L_0x55a15df57ed0, C4<0>, C4<0>;
L_0x55a15df57ed0 .functor NOR 1, L_0x55a15df57ba0, L_0x55a15df57e40, C4<0>, C4<0>;
v0x55a15dc37b30_0 .net "q", 0 0, L_0x55a15df57e40;  alias, 1 drivers
v0x55a15dc37c10_0 .net "q_bar", 0 0, L_0x55a15df57ed0;  alias, 1 drivers
v0x55a15dc37cd0_0 .net "r", 0 0, L_0x55a15df57d60;  alias, 1 drivers
v0x55a15dc37da0_0 .net "s", 0 0, L_0x55a15df57ba0;  alias, 1 drivers
S_0x55a15dc38ce0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc359a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df57300 .functor AND 1, L_0x55a15df57390, L_0x55a15df57e40, C4<1>, C4<1>;
L_0x55a15df57390 .functor NOT 1, L_0x55a15df57200, C4<0>, C4<0>, C4<0>;
L_0x55a15df57450 .functor AND 1, L_0x55a15df57200, L_0x55a15df6c000, C4<1>, C4<1>;
L_0x55a15df574e0 .functor OR 1, L_0x55a15df57450, L_0x55a15df57300, C4<0>, C4<0>;
v0x55a15dc38f40_0 .net *"_s1", 0 0, L_0x55a15df57390;  1 drivers
v0x55a15dc39020_0 .net "in0", 0 0, L_0x55a15df57e40;  alias, 1 drivers
v0x55a15dc39170_0 .net "in1", 0 0, L_0x55a15df6c000;  alias, 1 drivers
v0x55a15dc39210_0 .net "out", 0 0, L_0x55a15df574e0;  alias, 1 drivers
v0x55a15dc392b0_0 .net "s0", 0 0, L_0x55a15df57200;  alias, 1 drivers
v0x55a15dc39350_0 .net "w0", 0 0, L_0x55a15df57300;  1 drivers
v0x55a15dc39410_0 .net "w1", 0 0, L_0x55a15df57450;  1 drivers
S_0x55a15dc39ad0 .scope module, "obc[13]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df58120 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc3d680_0 .net "a", 0 0, L_0x55a15df58400;  1 drivers
v0x55a15dc3d7d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc3d890_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc3d930_0 .net "in", 0 0, L_0x55a15df6c120;  1 drivers
v0x55a15dc3d9d0_0 .net "out", 0 0, L_0x55a15df58d60;  1 drivers
v0x55a15dc3da70_0 .net "rw", 0 0, L_0x55a15df58120;  1 drivers
v0x55a15dc3db10_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc39d40 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc39ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df58980 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc3c9d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc3ca90_0 .net "d", 0 0, L_0x55a15df58400;  alias, 1 drivers
v0x55a15dc3cba0_0 .net "q", 0 0, L_0x55a15df58d60;  alias, 1 drivers
v0x55a15dc3cc40_0 .net "q0", 0 0, L_0x55a15df58720;  1 drivers
v0x55a15dc3cce0_0 .net "q_bar", 0 0, L_0x55a15df58df0;  1 drivers
S_0x55a15dc39fd0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc39d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df588d0 .functor NOT 1, L_0x55a15df58400, C4<0>, C4<0>, C4<0>;
v0x55a15dc3b160_0 .net "clk", 0 0, L_0x55a15df58980;  1 drivers
v0x55a15dc3b220_0 .net "d", 0 0, L_0x55a15df58400;  alias, 1 drivers
v0x55a15dc3b2f0_0 .net "q", 0 0, L_0x55a15df58720;  alias, 1 drivers
v0x55a15dc3b410_0 .net "q_bar", 0 0, L_0x55a15df587b0;  1 drivers
S_0x55a15dc3a260 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc39fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df58510 .functor AND 1, L_0x55a15df58980, L_0x55a15df58400, C4<1>, C4<1>;
L_0x55a15df58640 .functor AND 1, L_0x55a15df58980, L_0x55a15df588d0, C4<1>, C4<1>;
v0x55a15dc3ab70_0 .net "a", 0 0, L_0x55a15df58510;  1 drivers
v0x55a15dc3ac30_0 .net "b", 0 0, L_0x55a15df58640;  1 drivers
v0x55a15dc3ad00_0 .net "en", 0 0, L_0x55a15df58980;  alias, 1 drivers
v0x55a15dc3add0_0 .net "q", 0 0, L_0x55a15df58720;  alias, 1 drivers
v0x55a15dc3aea0_0 .net "q_bar", 0 0, L_0x55a15df587b0;  alias, 1 drivers
v0x55a15dc3af90_0 .net "r", 0 0, L_0x55a15df588d0;  1 drivers
v0x55a15dc3b030_0 .net "s", 0 0, L_0x55a15df58400;  alias, 1 drivers
S_0x55a15dc3a500 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc3a260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df58720 .functor NOR 1, L_0x55a15df58640, L_0x55a15df587b0, C4<0>, C4<0>;
L_0x55a15df587b0 .functor NOR 1, L_0x55a15df58510, L_0x55a15df58720, C4<0>, C4<0>;
v0x55a15dc3a790_0 .net "q", 0 0, L_0x55a15df58720;  alias, 1 drivers
v0x55a15dc3a870_0 .net "q_bar", 0 0, L_0x55a15df587b0;  alias, 1 drivers
v0x55a15dc3a930_0 .net "r", 0 0, L_0x55a15df58640;  alias, 1 drivers
v0x55a15dc3aa00_0 .net "s", 0 0, L_0x55a15df58510;  alias, 1 drivers
S_0x55a15dc3b520 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc39d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df58f90 .functor NOT 1, L_0x55a15df58720, C4<0>, C4<0>, C4<0>;
v0x55a15dc3c5f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc3c6b0_0 .net "d", 0 0, L_0x55a15df58720;  alias, 1 drivers
v0x55a15dc3c800_0 .net "q", 0 0, L_0x55a15df58d60;  alias, 1 drivers
v0x55a15dc3c8a0_0 .net "q_bar", 0 0, L_0x55a15df58df0;  alias, 1 drivers
S_0x55a15dc3b780 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc3b520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df58ac0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df58720, C4<1>, C4<1>;
L_0x55a15df58c80 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df58f90, C4<1>, C4<1>;
v0x55a15dc3c040_0 .net "a", 0 0, L_0x55a15df58ac0;  1 drivers
v0x55a15dc3c100_0 .net "b", 0 0, L_0x55a15df58c80;  1 drivers
v0x55a15dc3c1d0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc3c2a0_0 .net "q", 0 0, L_0x55a15df58d60;  alias, 1 drivers
v0x55a15dc3c370_0 .net "q_bar", 0 0, L_0x55a15df58df0;  alias, 1 drivers
v0x55a15dc3c460_0 .net "r", 0 0, L_0x55a15df58f90;  1 drivers
v0x55a15dc3c500_0 .net "s", 0 0, L_0x55a15df58720;  alias, 1 drivers
S_0x55a15dc3b9d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc3b780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df58d60 .functor NOR 1, L_0x55a15df58c80, L_0x55a15df58df0, C4<0>, C4<0>;
L_0x55a15df58df0 .functor NOR 1, L_0x55a15df58ac0, L_0x55a15df58d60, C4<0>, C4<0>;
v0x55a15dc3bc60_0 .net "q", 0 0, L_0x55a15df58d60;  alias, 1 drivers
v0x55a15dc3bd40_0 .net "q_bar", 0 0, L_0x55a15df58df0;  alias, 1 drivers
v0x55a15dc3be00_0 .net "r", 0 0, L_0x55a15df58c80;  alias, 1 drivers
v0x55a15dc3bed0_0 .net "s", 0 0, L_0x55a15df58ac0;  alias, 1 drivers
S_0x55a15dc3ce10 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc39ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df58220 .functor AND 1, L_0x55a15df582b0, L_0x55a15df58d60, C4<1>, C4<1>;
L_0x55a15df582b0 .functor NOT 1, L_0x55a15df58120, C4<0>, C4<0>, C4<0>;
L_0x55a15df58370 .functor AND 1, L_0x55a15df58120, L_0x55a15df6c120, C4<1>, C4<1>;
L_0x55a15df58400 .functor OR 1, L_0x55a15df58370, L_0x55a15df58220, C4<0>, C4<0>;
v0x55a15dc3d070_0 .net *"_s1", 0 0, L_0x55a15df582b0;  1 drivers
v0x55a15dc3d150_0 .net "in0", 0 0, L_0x55a15df58d60;  alias, 1 drivers
v0x55a15dc3d2a0_0 .net "in1", 0 0, L_0x55a15df6c120;  alias, 1 drivers
v0x55a15dc3d340_0 .net "out", 0 0, L_0x55a15df58400;  alias, 1 drivers
v0x55a15dc3d3e0_0 .net "s0", 0 0, L_0x55a15df58120;  alias, 1 drivers
v0x55a15dc3d480_0 .net "w0", 0 0, L_0x55a15df58220;  1 drivers
v0x55a15dc3d540_0 .net "w1", 0 0, L_0x55a15df58370;  1 drivers
S_0x55a15dc3dc00 .scope module, "obc[14]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df59040 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc417b0_0 .net "a", 0 0, L_0x55a15df59320;  1 drivers
v0x55a15dc41900_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc419c0_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc41a60_0 .net "in", 0 0, L_0x55a15df6c1c0;  1 drivers
v0x55a15dc41b00_0 .net "out", 0 0, L_0x55a15df59c80;  1 drivers
v0x55a15dc41ba0_0 .net "rw", 0 0, L_0x55a15df59040;  1 drivers
v0x55a15dc41c40_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc3de70 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc3dc00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df598a0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc40b00_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc40bc0_0 .net "d", 0 0, L_0x55a15df59320;  alias, 1 drivers
v0x55a15dc40cd0_0 .net "q", 0 0, L_0x55a15df59c80;  alias, 1 drivers
v0x55a15dc40d70_0 .net "q0", 0 0, L_0x55a15df59640;  1 drivers
v0x55a15dc40e10_0 .net "q_bar", 0 0, L_0x55a15df59d10;  1 drivers
S_0x55a15dc3e100 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc3de70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df597f0 .functor NOT 1, L_0x55a15df59320, C4<0>, C4<0>, C4<0>;
v0x55a15dc3f290_0 .net "clk", 0 0, L_0x55a15df598a0;  1 drivers
v0x55a15dc3f350_0 .net "d", 0 0, L_0x55a15df59320;  alias, 1 drivers
v0x55a15dc3f420_0 .net "q", 0 0, L_0x55a15df59640;  alias, 1 drivers
v0x55a15dc3f540_0 .net "q_bar", 0 0, L_0x55a15df596d0;  1 drivers
S_0x55a15dc3e390 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc3e100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df59430 .functor AND 1, L_0x55a15df598a0, L_0x55a15df59320, C4<1>, C4<1>;
L_0x55a15df59560 .functor AND 1, L_0x55a15df598a0, L_0x55a15df597f0, C4<1>, C4<1>;
v0x55a15dc3eca0_0 .net "a", 0 0, L_0x55a15df59430;  1 drivers
v0x55a15dc3ed60_0 .net "b", 0 0, L_0x55a15df59560;  1 drivers
v0x55a15dc3ee30_0 .net "en", 0 0, L_0x55a15df598a0;  alias, 1 drivers
v0x55a15dc3ef00_0 .net "q", 0 0, L_0x55a15df59640;  alias, 1 drivers
v0x55a15dc3efd0_0 .net "q_bar", 0 0, L_0x55a15df596d0;  alias, 1 drivers
v0x55a15dc3f0c0_0 .net "r", 0 0, L_0x55a15df597f0;  1 drivers
v0x55a15dc3f160_0 .net "s", 0 0, L_0x55a15df59320;  alias, 1 drivers
S_0x55a15dc3e630 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc3e390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df59640 .functor NOR 1, L_0x55a15df59560, L_0x55a15df596d0, C4<0>, C4<0>;
L_0x55a15df596d0 .functor NOR 1, L_0x55a15df59430, L_0x55a15df59640, C4<0>, C4<0>;
v0x55a15dc3e8c0_0 .net "q", 0 0, L_0x55a15df59640;  alias, 1 drivers
v0x55a15dc3e9a0_0 .net "q_bar", 0 0, L_0x55a15df596d0;  alias, 1 drivers
v0x55a15dc3ea60_0 .net "r", 0 0, L_0x55a15df59560;  alias, 1 drivers
v0x55a15dc3eb30_0 .net "s", 0 0, L_0x55a15df59430;  alias, 1 drivers
S_0x55a15dc3f650 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc3de70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df59eb0 .functor NOT 1, L_0x55a15df59640, C4<0>, C4<0>, C4<0>;
v0x55a15dc40720_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc407e0_0 .net "d", 0 0, L_0x55a15df59640;  alias, 1 drivers
v0x55a15dc40930_0 .net "q", 0 0, L_0x55a15df59c80;  alias, 1 drivers
v0x55a15dc409d0_0 .net "q_bar", 0 0, L_0x55a15df59d10;  alias, 1 drivers
S_0x55a15dc3f8b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc3f650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df599e0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df59640, C4<1>, C4<1>;
L_0x55a15df59ba0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df59eb0, C4<1>, C4<1>;
v0x55a15dc40170_0 .net "a", 0 0, L_0x55a15df599e0;  1 drivers
v0x55a15dc40230_0 .net "b", 0 0, L_0x55a15df59ba0;  1 drivers
v0x55a15dc40300_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc403d0_0 .net "q", 0 0, L_0x55a15df59c80;  alias, 1 drivers
v0x55a15dc404a0_0 .net "q_bar", 0 0, L_0x55a15df59d10;  alias, 1 drivers
v0x55a15dc40590_0 .net "r", 0 0, L_0x55a15df59eb0;  1 drivers
v0x55a15dc40630_0 .net "s", 0 0, L_0x55a15df59640;  alias, 1 drivers
S_0x55a15dc3fb00 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc3f8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df59c80 .functor NOR 1, L_0x55a15df59ba0, L_0x55a15df59d10, C4<0>, C4<0>;
L_0x55a15df59d10 .functor NOR 1, L_0x55a15df599e0, L_0x55a15df59c80, C4<0>, C4<0>;
v0x55a15dc3fd90_0 .net "q", 0 0, L_0x55a15df59c80;  alias, 1 drivers
v0x55a15dc3fe70_0 .net "q_bar", 0 0, L_0x55a15df59d10;  alias, 1 drivers
v0x55a15dc3ff30_0 .net "r", 0 0, L_0x55a15df59ba0;  alias, 1 drivers
v0x55a15dc40000_0 .net "s", 0 0, L_0x55a15df599e0;  alias, 1 drivers
S_0x55a15dc40f40 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc3dc00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df59140 .functor AND 1, L_0x55a15df591d0, L_0x55a15df59c80, C4<1>, C4<1>;
L_0x55a15df591d0 .functor NOT 1, L_0x55a15df59040, C4<0>, C4<0>, C4<0>;
L_0x55a15df59290 .functor AND 1, L_0x55a15df59040, L_0x55a15df6c1c0, C4<1>, C4<1>;
L_0x55a15df59320 .functor OR 1, L_0x55a15df59290, L_0x55a15df59140, C4<0>, C4<0>;
v0x55a15dc411a0_0 .net *"_s1", 0 0, L_0x55a15df591d0;  1 drivers
v0x55a15dc41280_0 .net "in0", 0 0, L_0x55a15df59c80;  alias, 1 drivers
v0x55a15dc413d0_0 .net "in1", 0 0, L_0x55a15df6c1c0;  alias, 1 drivers
v0x55a15dc41470_0 .net "out", 0 0, L_0x55a15df59320;  alias, 1 drivers
v0x55a15dc41510_0 .net "s0", 0 0, L_0x55a15df59040;  alias, 1 drivers
v0x55a15dc415b0_0 .net "w0", 0 0, L_0x55a15df59140;  1 drivers
v0x55a15dc41670_0 .net "w1", 0 0, L_0x55a15df59290;  1 drivers
S_0x55a15dc41d30 .scope module, "obc[15]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df59f60 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc458e0_0 .net "a", 0 0, L_0x55a15df5a240;  1 drivers
v0x55a15dc45a30_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc45af0_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc45b90_0 .net "in", 0 0, L_0x55a15df6c2f0;  1 drivers
v0x55a15dc45c30_0 .net "out", 0 0, L_0x55a15df5aba0;  1 drivers
v0x55a15dc45cd0_0 .net "rw", 0 0, L_0x55a15df59f60;  1 drivers
v0x55a15dc45d70_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc41fa0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc41d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df5a7c0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc44c30_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc44cf0_0 .net "d", 0 0, L_0x55a15df5a240;  alias, 1 drivers
v0x55a15dc44e00_0 .net "q", 0 0, L_0x55a15df5aba0;  alias, 1 drivers
v0x55a15dc44ea0_0 .net "q0", 0 0, L_0x55a15df5a560;  1 drivers
v0x55a15dc44f40_0 .net "q_bar", 0 0, L_0x55a15df5ac30;  1 drivers
S_0x55a15dc42230 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc41fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df5a710 .functor NOT 1, L_0x55a15df5a240, C4<0>, C4<0>, C4<0>;
v0x55a15dc433c0_0 .net "clk", 0 0, L_0x55a15df5a7c0;  1 drivers
v0x55a15dc43480_0 .net "d", 0 0, L_0x55a15df5a240;  alias, 1 drivers
v0x55a15dc43550_0 .net "q", 0 0, L_0x55a15df5a560;  alias, 1 drivers
v0x55a15dc43670_0 .net "q_bar", 0 0, L_0x55a15df5a5f0;  1 drivers
S_0x55a15dc424c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc42230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df5a350 .functor AND 1, L_0x55a15df5a7c0, L_0x55a15df5a240, C4<1>, C4<1>;
L_0x55a15df5a480 .functor AND 1, L_0x55a15df5a7c0, L_0x55a15df5a710, C4<1>, C4<1>;
v0x55a15dc42dd0_0 .net "a", 0 0, L_0x55a15df5a350;  1 drivers
v0x55a15dc42e90_0 .net "b", 0 0, L_0x55a15df5a480;  1 drivers
v0x55a15dc42f60_0 .net "en", 0 0, L_0x55a15df5a7c0;  alias, 1 drivers
v0x55a15dc43030_0 .net "q", 0 0, L_0x55a15df5a560;  alias, 1 drivers
v0x55a15dc43100_0 .net "q_bar", 0 0, L_0x55a15df5a5f0;  alias, 1 drivers
v0x55a15dc431f0_0 .net "r", 0 0, L_0x55a15df5a710;  1 drivers
v0x55a15dc43290_0 .net "s", 0 0, L_0x55a15df5a240;  alias, 1 drivers
S_0x55a15dc42760 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc424c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df5a560 .functor NOR 1, L_0x55a15df5a480, L_0x55a15df5a5f0, C4<0>, C4<0>;
L_0x55a15df5a5f0 .functor NOR 1, L_0x55a15df5a350, L_0x55a15df5a560, C4<0>, C4<0>;
v0x55a15dc429f0_0 .net "q", 0 0, L_0x55a15df5a560;  alias, 1 drivers
v0x55a15dc42ad0_0 .net "q_bar", 0 0, L_0x55a15df5a5f0;  alias, 1 drivers
v0x55a15dc42b90_0 .net "r", 0 0, L_0x55a15df5a480;  alias, 1 drivers
v0x55a15dc42c60_0 .net "s", 0 0, L_0x55a15df5a350;  alias, 1 drivers
S_0x55a15dc43780 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc41fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df5add0 .functor NOT 1, L_0x55a15df5a560, C4<0>, C4<0>, C4<0>;
v0x55a15dc44850_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc44910_0 .net "d", 0 0, L_0x55a15df5a560;  alias, 1 drivers
v0x55a15dc44a60_0 .net "q", 0 0, L_0x55a15df5aba0;  alias, 1 drivers
v0x55a15dc44b00_0 .net "q_bar", 0 0, L_0x55a15df5ac30;  alias, 1 drivers
S_0x55a15dc439e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc43780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df5a900 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df5a560, C4<1>, C4<1>;
L_0x55a15df5aac0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df5add0, C4<1>, C4<1>;
v0x55a15dc442a0_0 .net "a", 0 0, L_0x55a15df5a900;  1 drivers
v0x55a15dc44360_0 .net "b", 0 0, L_0x55a15df5aac0;  1 drivers
v0x55a15dc44430_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc44500_0 .net "q", 0 0, L_0x55a15df5aba0;  alias, 1 drivers
v0x55a15dc445d0_0 .net "q_bar", 0 0, L_0x55a15df5ac30;  alias, 1 drivers
v0x55a15dc446c0_0 .net "r", 0 0, L_0x55a15df5add0;  1 drivers
v0x55a15dc44760_0 .net "s", 0 0, L_0x55a15df5a560;  alias, 1 drivers
S_0x55a15dc43c30 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc439e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df5aba0 .functor NOR 1, L_0x55a15df5aac0, L_0x55a15df5ac30, C4<0>, C4<0>;
L_0x55a15df5ac30 .functor NOR 1, L_0x55a15df5a900, L_0x55a15df5aba0, C4<0>, C4<0>;
v0x55a15dc43ec0_0 .net "q", 0 0, L_0x55a15df5aba0;  alias, 1 drivers
v0x55a15dc43fa0_0 .net "q_bar", 0 0, L_0x55a15df5ac30;  alias, 1 drivers
v0x55a15dc44060_0 .net "r", 0 0, L_0x55a15df5aac0;  alias, 1 drivers
v0x55a15dc44130_0 .net "s", 0 0, L_0x55a15df5a900;  alias, 1 drivers
S_0x55a15dc45070 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc41d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df5a060 .functor AND 1, L_0x55a15df5a0f0, L_0x55a15df5aba0, C4<1>, C4<1>;
L_0x55a15df5a0f0 .functor NOT 1, L_0x55a15df59f60, C4<0>, C4<0>, C4<0>;
L_0x55a15df5a1b0 .functor AND 1, L_0x55a15df59f60, L_0x55a15df6c2f0, C4<1>, C4<1>;
L_0x55a15df5a240 .functor OR 1, L_0x55a15df5a1b0, L_0x55a15df5a060, C4<0>, C4<0>;
v0x55a15dc452d0_0 .net *"_s1", 0 0, L_0x55a15df5a0f0;  1 drivers
v0x55a15dc453b0_0 .net "in0", 0 0, L_0x55a15df5aba0;  alias, 1 drivers
v0x55a15dc45500_0 .net "in1", 0 0, L_0x55a15df6c2f0;  alias, 1 drivers
v0x55a15dc455a0_0 .net "out", 0 0, L_0x55a15df5a240;  alias, 1 drivers
v0x55a15dc45640_0 .net "s0", 0 0, L_0x55a15df59f60;  alias, 1 drivers
v0x55a15dc456e0_0 .net "w0", 0 0, L_0x55a15df5a060;  1 drivers
v0x55a15dc457a0_0 .net "w1", 0 0, L_0x55a15df5a1b0;  1 drivers
S_0x55a15dc45e60 .scope module, "obc[16]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df5ae80 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc49a90_0 .net "a", 0 0, L_0x55a15df5b160;  1 drivers
v0x55a15dc49be0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc49ca0_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc49d40_0 .net "in", 0 0, L_0x55a15df6c390;  1 drivers
v0x55a15dc49de0_0 .net "out", 0 0, L_0x55a15df5bac0;  1 drivers
v0x55a15dc49e80_0 .net "rw", 0 0, L_0x55a15df5ae80;  1 drivers
v0x55a15dc49f20_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc461e0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc45e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df5b6e0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc48de0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc48ea0_0 .net "d", 0 0, L_0x55a15df5b160;  alias, 1 drivers
v0x55a15dc48fb0_0 .net "q", 0 0, L_0x55a15df5bac0;  alias, 1 drivers
v0x55a15dc49050_0 .net "q0", 0 0, L_0x55a15df5b480;  1 drivers
v0x55a15dc490f0_0 .net "q_bar", 0 0, L_0x55a15df5bb50;  1 drivers
S_0x55a15dc46470 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc461e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df5b630 .functor NOT 1, L_0x55a15df5b160, C4<0>, C4<0>, C4<0>;
v0x55a15dc47600_0 .net "clk", 0 0, L_0x55a15df5b6e0;  1 drivers
v0x55a15dc476c0_0 .net "d", 0 0, L_0x55a15df5b160;  alias, 1 drivers
v0x55a15dc47790_0 .net "q", 0 0, L_0x55a15df5b480;  alias, 1 drivers
v0x55a15dc478b0_0 .net "q_bar", 0 0, L_0x55a15df5b510;  1 drivers
S_0x55a15dc46700 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc46470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df5b270 .functor AND 1, L_0x55a15df5b6e0, L_0x55a15df5b160, C4<1>, C4<1>;
L_0x55a15df5b3a0 .functor AND 1, L_0x55a15df5b6e0, L_0x55a15df5b630, C4<1>, C4<1>;
v0x55a15dc47010_0 .net "a", 0 0, L_0x55a15df5b270;  1 drivers
v0x55a15dc470d0_0 .net "b", 0 0, L_0x55a15df5b3a0;  1 drivers
v0x55a15dc471a0_0 .net "en", 0 0, L_0x55a15df5b6e0;  alias, 1 drivers
v0x55a15dc47270_0 .net "q", 0 0, L_0x55a15df5b480;  alias, 1 drivers
v0x55a15dc47340_0 .net "q_bar", 0 0, L_0x55a15df5b510;  alias, 1 drivers
v0x55a15dc47430_0 .net "r", 0 0, L_0x55a15df5b630;  1 drivers
v0x55a15dc474d0_0 .net "s", 0 0, L_0x55a15df5b160;  alias, 1 drivers
S_0x55a15dc469a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc46700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df5b480 .functor NOR 1, L_0x55a15df5b3a0, L_0x55a15df5b510, C4<0>, C4<0>;
L_0x55a15df5b510 .functor NOR 1, L_0x55a15df5b270, L_0x55a15df5b480, C4<0>, C4<0>;
v0x55a15dc46c30_0 .net "q", 0 0, L_0x55a15df5b480;  alias, 1 drivers
v0x55a15dc46d10_0 .net "q_bar", 0 0, L_0x55a15df5b510;  alias, 1 drivers
v0x55a15dc46dd0_0 .net "r", 0 0, L_0x55a15df5b3a0;  alias, 1 drivers
v0x55a15dc46ea0_0 .net "s", 0 0, L_0x55a15df5b270;  alias, 1 drivers
S_0x55a15dc479c0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc461e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df5bcf0 .functor NOT 1, L_0x55a15df5b480, C4<0>, C4<0>, C4<0>;
v0x55a15dc48a90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc48b50_0 .net "d", 0 0, L_0x55a15df5b480;  alias, 1 drivers
v0x55a15dc48c10_0 .net "q", 0 0, L_0x55a15df5bac0;  alias, 1 drivers
v0x55a15dc48cb0_0 .net "q_bar", 0 0, L_0x55a15df5bb50;  alias, 1 drivers
S_0x55a15dc47c20 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc479c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df5b820 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df5b480, C4<1>, C4<1>;
L_0x55a15df5b9e0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df5bcf0, C4<1>, C4<1>;
v0x55a15dc484e0_0 .net "a", 0 0, L_0x55a15df5b820;  1 drivers
v0x55a15dc485a0_0 .net "b", 0 0, L_0x55a15df5b9e0;  1 drivers
v0x55a15dc48670_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc48740_0 .net "q", 0 0, L_0x55a15df5bac0;  alias, 1 drivers
v0x55a15dc48810_0 .net "q_bar", 0 0, L_0x55a15df5bb50;  alias, 1 drivers
v0x55a15dc48900_0 .net "r", 0 0, L_0x55a15df5bcf0;  1 drivers
v0x55a15dc489a0_0 .net "s", 0 0, L_0x55a15df5b480;  alias, 1 drivers
S_0x55a15dc47e70 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc47c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df5bac0 .functor NOR 1, L_0x55a15df5b9e0, L_0x55a15df5bb50, C4<0>, C4<0>;
L_0x55a15df5bb50 .functor NOR 1, L_0x55a15df5b820, L_0x55a15df5bac0, C4<0>, C4<0>;
v0x55a15dc48100_0 .net "q", 0 0, L_0x55a15df5bac0;  alias, 1 drivers
v0x55a15dc481e0_0 .net "q_bar", 0 0, L_0x55a15df5bb50;  alias, 1 drivers
v0x55a15dc482a0_0 .net "r", 0 0, L_0x55a15df5b9e0;  alias, 1 drivers
v0x55a15dc48370_0 .net "s", 0 0, L_0x55a15df5b820;  alias, 1 drivers
S_0x55a15dc49220 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc45e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df5af80 .functor AND 1, L_0x55a15df5b010, L_0x55a15df5bac0, C4<1>, C4<1>;
L_0x55a15df5b010 .functor NOT 1, L_0x55a15df5ae80, C4<0>, C4<0>, C4<0>;
L_0x55a15df5b0d0 .functor AND 1, L_0x55a15df5ae80, L_0x55a15df6c390, C4<1>, C4<1>;
L_0x55a15df5b160 .functor OR 1, L_0x55a15df5b0d0, L_0x55a15df5af80, C4<0>, C4<0>;
v0x55a15dc49480_0 .net *"_s1", 0 0, L_0x55a15df5b010;  1 drivers
v0x55a15dc49560_0 .net "in0", 0 0, L_0x55a15df5bac0;  alias, 1 drivers
v0x55a15dc496b0_0 .net "in1", 0 0, L_0x55a15df6c390;  alias, 1 drivers
v0x55a15dc49750_0 .net "out", 0 0, L_0x55a15df5b160;  alias, 1 drivers
v0x55a15dc497f0_0 .net "s0", 0 0, L_0x55a15df5ae80;  alias, 1 drivers
v0x55a15dc49890_0 .net "w0", 0 0, L_0x55a15df5af80;  1 drivers
v0x55a15dc49950_0 .net "w1", 0 0, L_0x55a15df5b0d0;  1 drivers
S_0x55a15dc4a010 .scope module, "obc[17]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df5bda0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc4dbc0_0 .net "a", 0 0, L_0x55a15df5c080;  1 drivers
v0x55a15dc4dd10_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc4ddd0_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc4de70_0 .net "in", 0 0, L_0x55a15df6c4d0;  1 drivers
v0x55a15dc4df10_0 .net "out", 0 0, L_0x55a15df5c9e0;  1 drivers
v0x55a15dc4dfb0_0 .net "rw", 0 0, L_0x55a15df5bda0;  1 drivers
v0x55a15dc4e050_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc4a280 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc4a010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df5c600 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc4cf10_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc4cfd0_0 .net "d", 0 0, L_0x55a15df5c080;  alias, 1 drivers
v0x55a15dc4d0e0_0 .net "q", 0 0, L_0x55a15df5c9e0;  alias, 1 drivers
v0x55a15dc4d180_0 .net "q0", 0 0, L_0x55a15df5c3a0;  1 drivers
v0x55a15dc4d220_0 .net "q_bar", 0 0, L_0x55a15df5ca70;  1 drivers
S_0x55a15dc4a510 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc4a280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df5c550 .functor NOT 1, L_0x55a15df5c080, C4<0>, C4<0>, C4<0>;
v0x55a15dc4b6a0_0 .net "clk", 0 0, L_0x55a15df5c600;  1 drivers
v0x55a15dc4b760_0 .net "d", 0 0, L_0x55a15df5c080;  alias, 1 drivers
v0x55a15dc4b830_0 .net "q", 0 0, L_0x55a15df5c3a0;  alias, 1 drivers
v0x55a15dc4b950_0 .net "q_bar", 0 0, L_0x55a15df5c430;  1 drivers
S_0x55a15dc4a7a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc4a510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df5c190 .functor AND 1, L_0x55a15df5c600, L_0x55a15df5c080, C4<1>, C4<1>;
L_0x55a15df5c2c0 .functor AND 1, L_0x55a15df5c600, L_0x55a15df5c550, C4<1>, C4<1>;
v0x55a15dc4b0b0_0 .net "a", 0 0, L_0x55a15df5c190;  1 drivers
v0x55a15dc4b170_0 .net "b", 0 0, L_0x55a15df5c2c0;  1 drivers
v0x55a15dc4b240_0 .net "en", 0 0, L_0x55a15df5c600;  alias, 1 drivers
v0x55a15dc4b310_0 .net "q", 0 0, L_0x55a15df5c3a0;  alias, 1 drivers
v0x55a15dc4b3e0_0 .net "q_bar", 0 0, L_0x55a15df5c430;  alias, 1 drivers
v0x55a15dc4b4d0_0 .net "r", 0 0, L_0x55a15df5c550;  1 drivers
v0x55a15dc4b570_0 .net "s", 0 0, L_0x55a15df5c080;  alias, 1 drivers
S_0x55a15dc4aa40 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc4a7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df5c3a0 .functor NOR 1, L_0x55a15df5c2c0, L_0x55a15df5c430, C4<0>, C4<0>;
L_0x55a15df5c430 .functor NOR 1, L_0x55a15df5c190, L_0x55a15df5c3a0, C4<0>, C4<0>;
v0x55a15dc4acd0_0 .net "q", 0 0, L_0x55a15df5c3a0;  alias, 1 drivers
v0x55a15dc4adb0_0 .net "q_bar", 0 0, L_0x55a15df5c430;  alias, 1 drivers
v0x55a15dc4ae70_0 .net "r", 0 0, L_0x55a15df5c2c0;  alias, 1 drivers
v0x55a15dc4af40_0 .net "s", 0 0, L_0x55a15df5c190;  alias, 1 drivers
S_0x55a15dc4ba60 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc4a280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df5cc10 .functor NOT 1, L_0x55a15df5c3a0, C4<0>, C4<0>, C4<0>;
v0x55a15dc4cb30_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc4cbf0_0 .net "d", 0 0, L_0x55a15df5c3a0;  alias, 1 drivers
v0x55a15dc4cd40_0 .net "q", 0 0, L_0x55a15df5c9e0;  alias, 1 drivers
v0x55a15dc4cde0_0 .net "q_bar", 0 0, L_0x55a15df5ca70;  alias, 1 drivers
S_0x55a15dc4bcc0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc4ba60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df5c740 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df5c3a0, C4<1>, C4<1>;
L_0x55a15df5c900 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df5cc10, C4<1>, C4<1>;
v0x55a15dc4c580_0 .net "a", 0 0, L_0x55a15df5c740;  1 drivers
v0x55a15dc4c640_0 .net "b", 0 0, L_0x55a15df5c900;  1 drivers
v0x55a15dc4c710_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc4c7e0_0 .net "q", 0 0, L_0x55a15df5c9e0;  alias, 1 drivers
v0x55a15dc4c8b0_0 .net "q_bar", 0 0, L_0x55a15df5ca70;  alias, 1 drivers
v0x55a15dc4c9a0_0 .net "r", 0 0, L_0x55a15df5cc10;  1 drivers
v0x55a15dc4ca40_0 .net "s", 0 0, L_0x55a15df5c3a0;  alias, 1 drivers
S_0x55a15dc4bf10 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc4bcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df5c9e0 .functor NOR 1, L_0x55a15df5c900, L_0x55a15df5ca70, C4<0>, C4<0>;
L_0x55a15df5ca70 .functor NOR 1, L_0x55a15df5c740, L_0x55a15df5c9e0, C4<0>, C4<0>;
v0x55a15dc4c1a0_0 .net "q", 0 0, L_0x55a15df5c9e0;  alias, 1 drivers
v0x55a15dc4c280_0 .net "q_bar", 0 0, L_0x55a15df5ca70;  alias, 1 drivers
v0x55a15dc4c340_0 .net "r", 0 0, L_0x55a15df5c900;  alias, 1 drivers
v0x55a15dc4c410_0 .net "s", 0 0, L_0x55a15df5c740;  alias, 1 drivers
S_0x55a15dc4d350 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc4a010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df5bea0 .functor AND 1, L_0x55a15df5bf30, L_0x55a15df5c9e0, C4<1>, C4<1>;
L_0x55a15df5bf30 .functor NOT 1, L_0x55a15df5bda0, C4<0>, C4<0>, C4<0>;
L_0x55a15df5bff0 .functor AND 1, L_0x55a15df5bda0, L_0x55a15df6c4d0, C4<1>, C4<1>;
L_0x55a15df5c080 .functor OR 1, L_0x55a15df5bff0, L_0x55a15df5bea0, C4<0>, C4<0>;
v0x55a15dc4d5b0_0 .net *"_s1", 0 0, L_0x55a15df5bf30;  1 drivers
v0x55a15dc4d690_0 .net "in0", 0 0, L_0x55a15df5c9e0;  alias, 1 drivers
v0x55a15dc4d7e0_0 .net "in1", 0 0, L_0x55a15df6c4d0;  alias, 1 drivers
v0x55a15dc4d880_0 .net "out", 0 0, L_0x55a15df5c080;  alias, 1 drivers
v0x55a15dc4d920_0 .net "s0", 0 0, L_0x55a15df5bda0;  alias, 1 drivers
v0x55a15dc4d9c0_0 .net "w0", 0 0, L_0x55a15df5bea0;  1 drivers
v0x55a15dc4da80_0 .net "w1", 0 0, L_0x55a15df5bff0;  1 drivers
S_0x55a15dc4e140 .scope module, "obc[18]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df5ccc0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc51cf0_0 .net "a", 0 0, L_0x55a15df5cfa0;  1 drivers
v0x55a15dc51e40_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc51f00_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc51fa0_0 .net "in", 0 0, L_0x55a15df6c570;  1 drivers
v0x55a15dc52040_0 .net "out", 0 0, L_0x55a15df5d900;  1 drivers
v0x55a15dc520e0_0 .net "rw", 0 0, L_0x55a15df5ccc0;  1 drivers
v0x55a15dc52180_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc4e3b0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc4e140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df5d520 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc51040_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc51100_0 .net "d", 0 0, L_0x55a15df5cfa0;  alias, 1 drivers
v0x55a15dc51210_0 .net "q", 0 0, L_0x55a15df5d900;  alias, 1 drivers
v0x55a15dc512b0_0 .net "q0", 0 0, L_0x55a15df5d2c0;  1 drivers
v0x55a15dc51350_0 .net "q_bar", 0 0, L_0x55a15df5d990;  1 drivers
S_0x55a15dc4e640 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc4e3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df5d470 .functor NOT 1, L_0x55a15df5cfa0, C4<0>, C4<0>, C4<0>;
v0x55a15dc4f7d0_0 .net "clk", 0 0, L_0x55a15df5d520;  1 drivers
v0x55a15dc4f890_0 .net "d", 0 0, L_0x55a15df5cfa0;  alias, 1 drivers
v0x55a15dc4f960_0 .net "q", 0 0, L_0x55a15df5d2c0;  alias, 1 drivers
v0x55a15dc4fa80_0 .net "q_bar", 0 0, L_0x55a15df5d350;  1 drivers
S_0x55a15dc4e8d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc4e640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df5d0b0 .functor AND 1, L_0x55a15df5d520, L_0x55a15df5cfa0, C4<1>, C4<1>;
L_0x55a15df5d1e0 .functor AND 1, L_0x55a15df5d520, L_0x55a15df5d470, C4<1>, C4<1>;
v0x55a15dc4f1e0_0 .net "a", 0 0, L_0x55a15df5d0b0;  1 drivers
v0x55a15dc4f2a0_0 .net "b", 0 0, L_0x55a15df5d1e0;  1 drivers
v0x55a15dc4f370_0 .net "en", 0 0, L_0x55a15df5d520;  alias, 1 drivers
v0x55a15dc4f440_0 .net "q", 0 0, L_0x55a15df5d2c0;  alias, 1 drivers
v0x55a15dc4f510_0 .net "q_bar", 0 0, L_0x55a15df5d350;  alias, 1 drivers
v0x55a15dc4f600_0 .net "r", 0 0, L_0x55a15df5d470;  1 drivers
v0x55a15dc4f6a0_0 .net "s", 0 0, L_0x55a15df5cfa0;  alias, 1 drivers
S_0x55a15dc4eb70 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc4e8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df5d2c0 .functor NOR 1, L_0x55a15df5d1e0, L_0x55a15df5d350, C4<0>, C4<0>;
L_0x55a15df5d350 .functor NOR 1, L_0x55a15df5d0b0, L_0x55a15df5d2c0, C4<0>, C4<0>;
v0x55a15dc4ee00_0 .net "q", 0 0, L_0x55a15df5d2c0;  alias, 1 drivers
v0x55a15dc4eee0_0 .net "q_bar", 0 0, L_0x55a15df5d350;  alias, 1 drivers
v0x55a15dc4efa0_0 .net "r", 0 0, L_0x55a15df5d1e0;  alias, 1 drivers
v0x55a15dc4f070_0 .net "s", 0 0, L_0x55a15df5d0b0;  alias, 1 drivers
S_0x55a15dc4fb90 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc4e3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df5db30 .functor NOT 1, L_0x55a15df5d2c0, C4<0>, C4<0>, C4<0>;
v0x55a15dc50c60_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc50d20_0 .net "d", 0 0, L_0x55a15df5d2c0;  alias, 1 drivers
v0x55a15dc50e70_0 .net "q", 0 0, L_0x55a15df5d900;  alias, 1 drivers
v0x55a15dc50f10_0 .net "q_bar", 0 0, L_0x55a15df5d990;  alias, 1 drivers
S_0x55a15dc4fdf0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc4fb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df5d660 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df5d2c0, C4<1>, C4<1>;
L_0x55a15df5d820 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df5db30, C4<1>, C4<1>;
v0x55a15dc506b0_0 .net "a", 0 0, L_0x55a15df5d660;  1 drivers
v0x55a15dc50770_0 .net "b", 0 0, L_0x55a15df5d820;  1 drivers
v0x55a15dc50840_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc50910_0 .net "q", 0 0, L_0x55a15df5d900;  alias, 1 drivers
v0x55a15dc509e0_0 .net "q_bar", 0 0, L_0x55a15df5d990;  alias, 1 drivers
v0x55a15dc50ad0_0 .net "r", 0 0, L_0x55a15df5db30;  1 drivers
v0x55a15dc50b70_0 .net "s", 0 0, L_0x55a15df5d2c0;  alias, 1 drivers
S_0x55a15dc50040 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc4fdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df5d900 .functor NOR 1, L_0x55a15df5d820, L_0x55a15df5d990, C4<0>, C4<0>;
L_0x55a15df5d990 .functor NOR 1, L_0x55a15df5d660, L_0x55a15df5d900, C4<0>, C4<0>;
v0x55a15dc502d0_0 .net "q", 0 0, L_0x55a15df5d900;  alias, 1 drivers
v0x55a15dc503b0_0 .net "q_bar", 0 0, L_0x55a15df5d990;  alias, 1 drivers
v0x55a15dc50470_0 .net "r", 0 0, L_0x55a15df5d820;  alias, 1 drivers
v0x55a15dc50540_0 .net "s", 0 0, L_0x55a15df5d660;  alias, 1 drivers
S_0x55a15dc51480 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc4e140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df5cdc0 .functor AND 1, L_0x55a15df5ce50, L_0x55a15df5d900, C4<1>, C4<1>;
L_0x55a15df5ce50 .functor NOT 1, L_0x55a15df5ccc0, C4<0>, C4<0>, C4<0>;
L_0x55a15df5cf10 .functor AND 1, L_0x55a15df5ccc0, L_0x55a15df6c570, C4<1>, C4<1>;
L_0x55a15df5cfa0 .functor OR 1, L_0x55a15df5cf10, L_0x55a15df5cdc0, C4<0>, C4<0>;
v0x55a15dc516e0_0 .net *"_s1", 0 0, L_0x55a15df5ce50;  1 drivers
v0x55a15dc517c0_0 .net "in0", 0 0, L_0x55a15df5d900;  alias, 1 drivers
v0x55a15dc51910_0 .net "in1", 0 0, L_0x55a15df6c570;  alias, 1 drivers
v0x55a15dc519b0_0 .net "out", 0 0, L_0x55a15df5cfa0;  alias, 1 drivers
v0x55a15dc51a50_0 .net "s0", 0 0, L_0x55a15df5ccc0;  alias, 1 drivers
v0x55a15dc51af0_0 .net "w0", 0 0, L_0x55a15df5cdc0;  1 drivers
v0x55a15dc51bb0_0 .net "w1", 0 0, L_0x55a15df5cf10;  1 drivers
S_0x55a15dc52270 .scope module, "obc[19]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df5dbe0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc55e20_0 .net "a", 0 0, L_0x55a15df5dec0;  1 drivers
v0x55a15dc55f70_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc56030_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc560d0_0 .net "in", 0 0, L_0x55a15df6c430;  1 drivers
v0x55a15dc56170_0 .net "out", 0 0, L_0x55a15df5e820;  1 drivers
v0x55a15dc56210_0 .net "rw", 0 0, L_0x55a15df5dbe0;  1 drivers
v0x55a15dc562b0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc524e0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc52270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df5e440 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc55170_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc55230_0 .net "d", 0 0, L_0x55a15df5dec0;  alias, 1 drivers
v0x55a15dc55340_0 .net "q", 0 0, L_0x55a15df5e820;  alias, 1 drivers
v0x55a15dc553e0_0 .net "q0", 0 0, L_0x55a15df5e1e0;  1 drivers
v0x55a15dc55480_0 .net "q_bar", 0 0, L_0x55a15df5e8b0;  1 drivers
S_0x55a15dc52770 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc524e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df5e390 .functor NOT 1, L_0x55a15df5dec0, C4<0>, C4<0>, C4<0>;
v0x55a15dc53900_0 .net "clk", 0 0, L_0x55a15df5e440;  1 drivers
v0x55a15dc539c0_0 .net "d", 0 0, L_0x55a15df5dec0;  alias, 1 drivers
v0x55a15dc53a90_0 .net "q", 0 0, L_0x55a15df5e1e0;  alias, 1 drivers
v0x55a15dc53bb0_0 .net "q_bar", 0 0, L_0x55a15df5e270;  1 drivers
S_0x55a15dc52a00 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc52770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df5dfd0 .functor AND 1, L_0x55a15df5e440, L_0x55a15df5dec0, C4<1>, C4<1>;
L_0x55a15df5e100 .functor AND 1, L_0x55a15df5e440, L_0x55a15df5e390, C4<1>, C4<1>;
v0x55a15dc53310_0 .net "a", 0 0, L_0x55a15df5dfd0;  1 drivers
v0x55a15dc533d0_0 .net "b", 0 0, L_0x55a15df5e100;  1 drivers
v0x55a15dc534a0_0 .net "en", 0 0, L_0x55a15df5e440;  alias, 1 drivers
v0x55a15dc53570_0 .net "q", 0 0, L_0x55a15df5e1e0;  alias, 1 drivers
v0x55a15dc53640_0 .net "q_bar", 0 0, L_0x55a15df5e270;  alias, 1 drivers
v0x55a15dc53730_0 .net "r", 0 0, L_0x55a15df5e390;  1 drivers
v0x55a15dc537d0_0 .net "s", 0 0, L_0x55a15df5dec0;  alias, 1 drivers
S_0x55a15dc52ca0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc52a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df5e1e0 .functor NOR 1, L_0x55a15df5e100, L_0x55a15df5e270, C4<0>, C4<0>;
L_0x55a15df5e270 .functor NOR 1, L_0x55a15df5dfd0, L_0x55a15df5e1e0, C4<0>, C4<0>;
v0x55a15dc52f30_0 .net "q", 0 0, L_0x55a15df5e1e0;  alias, 1 drivers
v0x55a15dc53010_0 .net "q_bar", 0 0, L_0x55a15df5e270;  alias, 1 drivers
v0x55a15dc530d0_0 .net "r", 0 0, L_0x55a15df5e100;  alias, 1 drivers
v0x55a15dc531a0_0 .net "s", 0 0, L_0x55a15df5dfd0;  alias, 1 drivers
S_0x55a15dc53cc0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc524e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df5ea50 .functor NOT 1, L_0x55a15df5e1e0, C4<0>, C4<0>, C4<0>;
v0x55a15dc54d90_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc54e50_0 .net "d", 0 0, L_0x55a15df5e1e0;  alias, 1 drivers
v0x55a15dc54fa0_0 .net "q", 0 0, L_0x55a15df5e820;  alias, 1 drivers
v0x55a15dc55040_0 .net "q_bar", 0 0, L_0x55a15df5e8b0;  alias, 1 drivers
S_0x55a15dc53f20 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc53cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df5e580 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df5e1e0, C4<1>, C4<1>;
L_0x55a15df5e740 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df5ea50, C4<1>, C4<1>;
v0x55a15dc547e0_0 .net "a", 0 0, L_0x55a15df5e580;  1 drivers
v0x55a15dc548a0_0 .net "b", 0 0, L_0x55a15df5e740;  1 drivers
v0x55a15dc54970_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc54a40_0 .net "q", 0 0, L_0x55a15df5e820;  alias, 1 drivers
v0x55a15dc54b10_0 .net "q_bar", 0 0, L_0x55a15df5e8b0;  alias, 1 drivers
v0x55a15dc54c00_0 .net "r", 0 0, L_0x55a15df5ea50;  1 drivers
v0x55a15dc54ca0_0 .net "s", 0 0, L_0x55a15df5e1e0;  alias, 1 drivers
S_0x55a15dc54170 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc53f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df5e820 .functor NOR 1, L_0x55a15df5e740, L_0x55a15df5e8b0, C4<0>, C4<0>;
L_0x55a15df5e8b0 .functor NOR 1, L_0x55a15df5e580, L_0x55a15df5e820, C4<0>, C4<0>;
v0x55a15dc54400_0 .net "q", 0 0, L_0x55a15df5e820;  alias, 1 drivers
v0x55a15dc544e0_0 .net "q_bar", 0 0, L_0x55a15df5e8b0;  alias, 1 drivers
v0x55a15dc545a0_0 .net "r", 0 0, L_0x55a15df5e740;  alias, 1 drivers
v0x55a15dc54670_0 .net "s", 0 0, L_0x55a15df5e580;  alias, 1 drivers
S_0x55a15dc555b0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc52270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df5dce0 .functor AND 1, L_0x55a15df5dd70, L_0x55a15df5e820, C4<1>, C4<1>;
L_0x55a15df5dd70 .functor NOT 1, L_0x55a15df5dbe0, C4<0>, C4<0>, C4<0>;
L_0x55a15df5de30 .functor AND 1, L_0x55a15df5dbe0, L_0x55a15df6c430, C4<1>, C4<1>;
L_0x55a15df5dec0 .functor OR 1, L_0x55a15df5de30, L_0x55a15df5dce0, C4<0>, C4<0>;
v0x55a15dc55810_0 .net *"_s1", 0 0, L_0x55a15df5dd70;  1 drivers
v0x55a15dc558f0_0 .net "in0", 0 0, L_0x55a15df5e820;  alias, 1 drivers
v0x55a15dc55a40_0 .net "in1", 0 0, L_0x55a15df6c430;  alias, 1 drivers
v0x55a15dc55ae0_0 .net "out", 0 0, L_0x55a15df5dec0;  alias, 1 drivers
v0x55a15dc55b80_0 .net "s0", 0 0, L_0x55a15df5dbe0;  alias, 1 drivers
v0x55a15dc55c20_0 .net "w0", 0 0, L_0x55a15df5dce0;  1 drivers
v0x55a15dc55ce0_0 .net "w1", 0 0, L_0x55a15df5de30;  1 drivers
S_0x55a15dc563a0 .scope module, "obc[20]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df5eb00 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc59f50_0 .net "a", 0 0, L_0x55a15df5ede0;  1 drivers
v0x55a15dc5a0a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc5a160_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc5a200_0 .net "in", 0 0, L_0x55a15df6c6c0;  1 drivers
v0x55a15dc5a2a0_0 .net "out", 0 0, L_0x55a15df5f740;  1 drivers
v0x55a15dc5a340_0 .net "rw", 0 0, L_0x55a15df5eb00;  1 drivers
v0x55a15dc5a3e0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc56610 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc563a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df5f360 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc592a0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc59360_0 .net "d", 0 0, L_0x55a15df5ede0;  alias, 1 drivers
v0x55a15dc59470_0 .net "q", 0 0, L_0x55a15df5f740;  alias, 1 drivers
v0x55a15dc59510_0 .net "q0", 0 0, L_0x55a15df5f100;  1 drivers
v0x55a15dc595b0_0 .net "q_bar", 0 0, L_0x55a15df5f7d0;  1 drivers
S_0x55a15dc568a0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc56610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df5f2b0 .functor NOT 1, L_0x55a15df5ede0, C4<0>, C4<0>, C4<0>;
v0x55a15dc57a30_0 .net "clk", 0 0, L_0x55a15df5f360;  1 drivers
v0x55a15dc57af0_0 .net "d", 0 0, L_0x55a15df5ede0;  alias, 1 drivers
v0x55a15dc57bc0_0 .net "q", 0 0, L_0x55a15df5f100;  alias, 1 drivers
v0x55a15dc57ce0_0 .net "q_bar", 0 0, L_0x55a15df5f190;  1 drivers
S_0x55a15dc56b30 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc568a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df5eef0 .functor AND 1, L_0x55a15df5f360, L_0x55a15df5ede0, C4<1>, C4<1>;
L_0x55a15df5f020 .functor AND 1, L_0x55a15df5f360, L_0x55a15df5f2b0, C4<1>, C4<1>;
v0x55a15dc57440_0 .net "a", 0 0, L_0x55a15df5eef0;  1 drivers
v0x55a15dc57500_0 .net "b", 0 0, L_0x55a15df5f020;  1 drivers
v0x55a15dc575d0_0 .net "en", 0 0, L_0x55a15df5f360;  alias, 1 drivers
v0x55a15dc576a0_0 .net "q", 0 0, L_0x55a15df5f100;  alias, 1 drivers
v0x55a15dc57770_0 .net "q_bar", 0 0, L_0x55a15df5f190;  alias, 1 drivers
v0x55a15dc57860_0 .net "r", 0 0, L_0x55a15df5f2b0;  1 drivers
v0x55a15dc57900_0 .net "s", 0 0, L_0x55a15df5ede0;  alias, 1 drivers
S_0x55a15dc56dd0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc56b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df5f100 .functor NOR 1, L_0x55a15df5f020, L_0x55a15df5f190, C4<0>, C4<0>;
L_0x55a15df5f190 .functor NOR 1, L_0x55a15df5eef0, L_0x55a15df5f100, C4<0>, C4<0>;
v0x55a15dc57060_0 .net "q", 0 0, L_0x55a15df5f100;  alias, 1 drivers
v0x55a15dc57140_0 .net "q_bar", 0 0, L_0x55a15df5f190;  alias, 1 drivers
v0x55a15dc57200_0 .net "r", 0 0, L_0x55a15df5f020;  alias, 1 drivers
v0x55a15dc572d0_0 .net "s", 0 0, L_0x55a15df5eef0;  alias, 1 drivers
S_0x55a15dc57df0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc56610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df5f970 .functor NOT 1, L_0x55a15df5f100, C4<0>, C4<0>, C4<0>;
v0x55a15dc58ec0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc58f80_0 .net "d", 0 0, L_0x55a15df5f100;  alias, 1 drivers
v0x55a15dc590d0_0 .net "q", 0 0, L_0x55a15df5f740;  alias, 1 drivers
v0x55a15dc59170_0 .net "q_bar", 0 0, L_0x55a15df5f7d0;  alias, 1 drivers
S_0x55a15dc58050 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc57df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df5f4a0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df5f100, C4<1>, C4<1>;
L_0x55a15df5f660 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df5f970, C4<1>, C4<1>;
v0x55a15dc58910_0 .net "a", 0 0, L_0x55a15df5f4a0;  1 drivers
v0x55a15dc589d0_0 .net "b", 0 0, L_0x55a15df5f660;  1 drivers
v0x55a15dc58aa0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc58b70_0 .net "q", 0 0, L_0x55a15df5f740;  alias, 1 drivers
v0x55a15dc58c40_0 .net "q_bar", 0 0, L_0x55a15df5f7d0;  alias, 1 drivers
v0x55a15dc58d30_0 .net "r", 0 0, L_0x55a15df5f970;  1 drivers
v0x55a15dc58dd0_0 .net "s", 0 0, L_0x55a15df5f100;  alias, 1 drivers
S_0x55a15dc582a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc58050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df5f740 .functor NOR 1, L_0x55a15df5f660, L_0x55a15df5f7d0, C4<0>, C4<0>;
L_0x55a15df5f7d0 .functor NOR 1, L_0x55a15df5f4a0, L_0x55a15df5f740, C4<0>, C4<0>;
v0x55a15dc58530_0 .net "q", 0 0, L_0x55a15df5f740;  alias, 1 drivers
v0x55a15dc58610_0 .net "q_bar", 0 0, L_0x55a15df5f7d0;  alias, 1 drivers
v0x55a15dc586d0_0 .net "r", 0 0, L_0x55a15df5f660;  alias, 1 drivers
v0x55a15dc587a0_0 .net "s", 0 0, L_0x55a15df5f4a0;  alias, 1 drivers
S_0x55a15dc596e0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc563a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df5ec00 .functor AND 1, L_0x55a15df5ec90, L_0x55a15df5f740, C4<1>, C4<1>;
L_0x55a15df5ec90 .functor NOT 1, L_0x55a15df5eb00, C4<0>, C4<0>, C4<0>;
L_0x55a15df5ed50 .functor AND 1, L_0x55a15df5eb00, L_0x55a15df6c6c0, C4<1>, C4<1>;
L_0x55a15df5ede0 .functor OR 1, L_0x55a15df5ed50, L_0x55a15df5ec00, C4<0>, C4<0>;
v0x55a15dc59940_0 .net *"_s1", 0 0, L_0x55a15df5ec90;  1 drivers
v0x55a15dc59a20_0 .net "in0", 0 0, L_0x55a15df5f740;  alias, 1 drivers
v0x55a15dc59b70_0 .net "in1", 0 0, L_0x55a15df6c6c0;  alias, 1 drivers
v0x55a15dc59c10_0 .net "out", 0 0, L_0x55a15df5ede0;  alias, 1 drivers
v0x55a15dc59cb0_0 .net "s0", 0 0, L_0x55a15df5eb00;  alias, 1 drivers
v0x55a15dc59d50_0 .net "w0", 0 0, L_0x55a15df5ec00;  1 drivers
v0x55a15dc59e10_0 .net "w1", 0 0, L_0x55a15df5ed50;  1 drivers
S_0x55a15dc5a4d0 .scope module, "obc[21]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df5fa20 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc5e080_0 .net "a", 0 0, L_0x55a15df5fd00;  1 drivers
v0x55a15dc5e1d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc5e290_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc5e330_0 .net "in", 0 0, L_0x55a15df6c610;  1 drivers
v0x55a15dc5e3d0_0 .net "out", 0 0, L_0x55a15df60660;  1 drivers
v0x55a15dc5e470_0 .net "rw", 0 0, L_0x55a15df5fa20;  1 drivers
v0x55a15dc5e510_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc5a740 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc5a4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df60280 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc5d3d0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc5d490_0 .net "d", 0 0, L_0x55a15df5fd00;  alias, 1 drivers
v0x55a15dc5d5a0_0 .net "q", 0 0, L_0x55a15df60660;  alias, 1 drivers
v0x55a15dc5d640_0 .net "q0", 0 0, L_0x55a15df60020;  1 drivers
v0x55a15dc5d6e0_0 .net "q_bar", 0 0, L_0x55a15df606f0;  1 drivers
S_0x55a15dc5a9d0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc5a740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df601d0 .functor NOT 1, L_0x55a15df5fd00, C4<0>, C4<0>, C4<0>;
v0x55a15dc5bb60_0 .net "clk", 0 0, L_0x55a15df60280;  1 drivers
v0x55a15dc5bc20_0 .net "d", 0 0, L_0x55a15df5fd00;  alias, 1 drivers
v0x55a15dc5bcf0_0 .net "q", 0 0, L_0x55a15df60020;  alias, 1 drivers
v0x55a15dc5be10_0 .net "q_bar", 0 0, L_0x55a15df600b0;  1 drivers
S_0x55a15dc5ac60 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc5a9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df5fe10 .functor AND 1, L_0x55a15df60280, L_0x55a15df5fd00, C4<1>, C4<1>;
L_0x55a15df5ff40 .functor AND 1, L_0x55a15df60280, L_0x55a15df601d0, C4<1>, C4<1>;
v0x55a15dc5b570_0 .net "a", 0 0, L_0x55a15df5fe10;  1 drivers
v0x55a15dc5b630_0 .net "b", 0 0, L_0x55a15df5ff40;  1 drivers
v0x55a15dc5b700_0 .net "en", 0 0, L_0x55a15df60280;  alias, 1 drivers
v0x55a15dc5b7d0_0 .net "q", 0 0, L_0x55a15df60020;  alias, 1 drivers
v0x55a15dc5b8a0_0 .net "q_bar", 0 0, L_0x55a15df600b0;  alias, 1 drivers
v0x55a15dc5b990_0 .net "r", 0 0, L_0x55a15df601d0;  1 drivers
v0x55a15dc5ba30_0 .net "s", 0 0, L_0x55a15df5fd00;  alias, 1 drivers
S_0x55a15dc5af00 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc5ac60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df60020 .functor NOR 1, L_0x55a15df5ff40, L_0x55a15df600b0, C4<0>, C4<0>;
L_0x55a15df600b0 .functor NOR 1, L_0x55a15df5fe10, L_0x55a15df60020, C4<0>, C4<0>;
v0x55a15dc5b190_0 .net "q", 0 0, L_0x55a15df60020;  alias, 1 drivers
v0x55a15dc5b270_0 .net "q_bar", 0 0, L_0x55a15df600b0;  alias, 1 drivers
v0x55a15dc5b330_0 .net "r", 0 0, L_0x55a15df5ff40;  alias, 1 drivers
v0x55a15dc5b400_0 .net "s", 0 0, L_0x55a15df5fe10;  alias, 1 drivers
S_0x55a15dc5bf20 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc5a740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df60890 .functor NOT 1, L_0x55a15df60020, C4<0>, C4<0>, C4<0>;
v0x55a15dc5cff0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc5d0b0_0 .net "d", 0 0, L_0x55a15df60020;  alias, 1 drivers
v0x55a15dc5d200_0 .net "q", 0 0, L_0x55a15df60660;  alias, 1 drivers
v0x55a15dc5d2a0_0 .net "q_bar", 0 0, L_0x55a15df606f0;  alias, 1 drivers
S_0x55a15dc5c180 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc5bf20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df603c0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df60020, C4<1>, C4<1>;
L_0x55a15df60580 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df60890, C4<1>, C4<1>;
v0x55a15dc5ca40_0 .net "a", 0 0, L_0x55a15df603c0;  1 drivers
v0x55a15dc5cb00_0 .net "b", 0 0, L_0x55a15df60580;  1 drivers
v0x55a15dc5cbd0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc5cca0_0 .net "q", 0 0, L_0x55a15df60660;  alias, 1 drivers
v0x55a15dc5cd70_0 .net "q_bar", 0 0, L_0x55a15df606f0;  alias, 1 drivers
v0x55a15dc5ce60_0 .net "r", 0 0, L_0x55a15df60890;  1 drivers
v0x55a15dc5cf00_0 .net "s", 0 0, L_0x55a15df60020;  alias, 1 drivers
S_0x55a15dc5c3d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc5c180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df60660 .functor NOR 1, L_0x55a15df60580, L_0x55a15df606f0, C4<0>, C4<0>;
L_0x55a15df606f0 .functor NOR 1, L_0x55a15df603c0, L_0x55a15df60660, C4<0>, C4<0>;
v0x55a15dc5c660_0 .net "q", 0 0, L_0x55a15df60660;  alias, 1 drivers
v0x55a15dc5c740_0 .net "q_bar", 0 0, L_0x55a15df606f0;  alias, 1 drivers
v0x55a15dc5c800_0 .net "r", 0 0, L_0x55a15df60580;  alias, 1 drivers
v0x55a15dc5c8d0_0 .net "s", 0 0, L_0x55a15df603c0;  alias, 1 drivers
S_0x55a15dc5d810 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc5a4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df5fb20 .functor AND 1, L_0x55a15df5fbb0, L_0x55a15df60660, C4<1>, C4<1>;
L_0x55a15df5fbb0 .functor NOT 1, L_0x55a15df5fa20, C4<0>, C4<0>, C4<0>;
L_0x55a15df5fc70 .functor AND 1, L_0x55a15df5fa20, L_0x55a15df6c610, C4<1>, C4<1>;
L_0x55a15df5fd00 .functor OR 1, L_0x55a15df5fc70, L_0x55a15df5fb20, C4<0>, C4<0>;
v0x55a15dc5da70_0 .net *"_s1", 0 0, L_0x55a15df5fbb0;  1 drivers
v0x55a15dc5db50_0 .net "in0", 0 0, L_0x55a15df60660;  alias, 1 drivers
v0x55a15dc5dca0_0 .net "in1", 0 0, L_0x55a15df6c610;  alias, 1 drivers
v0x55a15dc5dd40_0 .net "out", 0 0, L_0x55a15df5fd00;  alias, 1 drivers
v0x55a15dc5dde0_0 .net "s0", 0 0, L_0x55a15df5fa20;  alias, 1 drivers
v0x55a15dc5de80_0 .net "w0", 0 0, L_0x55a15df5fb20;  1 drivers
v0x55a15dc5df40_0 .net "w1", 0 0, L_0x55a15df5fc70;  1 drivers
S_0x55a15dc5e600 .scope module, "obc[22]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df60940 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc621b0_0 .net "a", 0 0, L_0x55a15dc6ec50;  1 drivers
v0x55a15dc62300_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc623c0_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc62460_0 .net "in", 0 0, L_0x55a15df6c820;  1 drivers
v0x55a15dc62500_0 .net "out", 0 0, L_0x55a15dc6f5b0;  1 drivers
v0x55a15dc625a0_0 .net "rw", 0 0, L_0x55a15df60940;  1 drivers
v0x55a15dc62640_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc5e870 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc5e600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dc6f1d0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc61500_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc615c0_0 .net "d", 0 0, L_0x55a15dc6ec50;  alias, 1 drivers
v0x55a15dc616d0_0 .net "q", 0 0, L_0x55a15dc6f5b0;  alias, 1 drivers
v0x55a15dc61770_0 .net "q0", 0 0, L_0x55a15dc6ef70;  1 drivers
v0x55a15dc61810_0 .net "q_bar", 0 0, L_0x55a15dc6f640;  1 drivers
S_0x55a15dc5eb00 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc5e870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dc6f120 .functor NOT 1, L_0x55a15dc6ec50, C4<0>, C4<0>, C4<0>;
v0x55a15dc5fc90_0 .net "clk", 0 0, L_0x55a15dc6f1d0;  1 drivers
v0x55a15dc5fd50_0 .net "d", 0 0, L_0x55a15dc6ec50;  alias, 1 drivers
v0x55a15dc5fe20_0 .net "q", 0 0, L_0x55a15dc6ef70;  alias, 1 drivers
v0x55a15dc5ff40_0 .net "q_bar", 0 0, L_0x55a15dc6f000;  1 drivers
S_0x55a15dc5ed90 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc5eb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dc6ed60 .functor AND 1, L_0x55a15dc6f1d0, L_0x55a15dc6ec50, C4<1>, C4<1>;
L_0x55a15dc6ee90 .functor AND 1, L_0x55a15dc6f1d0, L_0x55a15dc6f120, C4<1>, C4<1>;
v0x55a15dc5f6a0_0 .net "a", 0 0, L_0x55a15dc6ed60;  1 drivers
v0x55a15dc5f760_0 .net "b", 0 0, L_0x55a15dc6ee90;  1 drivers
v0x55a15dc5f830_0 .net "en", 0 0, L_0x55a15dc6f1d0;  alias, 1 drivers
v0x55a15dc5f900_0 .net "q", 0 0, L_0x55a15dc6ef70;  alias, 1 drivers
v0x55a15dc5f9d0_0 .net "q_bar", 0 0, L_0x55a15dc6f000;  alias, 1 drivers
v0x55a15dc5fac0_0 .net "r", 0 0, L_0x55a15dc6f120;  1 drivers
v0x55a15dc5fb60_0 .net "s", 0 0, L_0x55a15dc6ec50;  alias, 1 drivers
S_0x55a15dc5f030 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc5ed90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dc6ef70 .functor NOR 1, L_0x55a15dc6ee90, L_0x55a15dc6f000, C4<0>, C4<0>;
L_0x55a15dc6f000 .functor NOR 1, L_0x55a15dc6ed60, L_0x55a15dc6ef70, C4<0>, C4<0>;
v0x55a15dc5f2c0_0 .net "q", 0 0, L_0x55a15dc6ef70;  alias, 1 drivers
v0x55a15dc5f3a0_0 .net "q_bar", 0 0, L_0x55a15dc6f000;  alias, 1 drivers
v0x55a15dc5f460_0 .net "r", 0 0, L_0x55a15dc6ee90;  alias, 1 drivers
v0x55a15dc5f530_0 .net "s", 0 0, L_0x55a15dc6ed60;  alias, 1 drivers
S_0x55a15dc60050 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc5e870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dc6f7e0 .functor NOT 1, L_0x55a15dc6ef70, C4<0>, C4<0>, C4<0>;
v0x55a15dc61120_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc611e0_0 .net "d", 0 0, L_0x55a15dc6ef70;  alias, 1 drivers
v0x55a15dc61330_0 .net "q", 0 0, L_0x55a15dc6f5b0;  alias, 1 drivers
v0x55a15dc613d0_0 .net "q_bar", 0 0, L_0x55a15dc6f640;  alias, 1 drivers
S_0x55a15dc602b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc60050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dc6f310 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dc6ef70, C4<1>, C4<1>;
L_0x55a15dc6f4d0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dc6f7e0, C4<1>, C4<1>;
v0x55a15dc60b70_0 .net "a", 0 0, L_0x55a15dc6f310;  1 drivers
v0x55a15dc60c30_0 .net "b", 0 0, L_0x55a15dc6f4d0;  1 drivers
v0x55a15dc60d00_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc60dd0_0 .net "q", 0 0, L_0x55a15dc6f5b0;  alias, 1 drivers
v0x55a15dc60ea0_0 .net "q_bar", 0 0, L_0x55a15dc6f640;  alias, 1 drivers
v0x55a15dc60f90_0 .net "r", 0 0, L_0x55a15dc6f7e0;  1 drivers
v0x55a15dc61030_0 .net "s", 0 0, L_0x55a15dc6ef70;  alias, 1 drivers
S_0x55a15dc60500 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc602b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dc6f5b0 .functor NOR 1, L_0x55a15dc6f4d0, L_0x55a15dc6f640, C4<0>, C4<0>;
L_0x55a15dc6f640 .functor NOR 1, L_0x55a15dc6f310, L_0x55a15dc6f5b0, C4<0>, C4<0>;
v0x55a15dc60790_0 .net "q", 0 0, L_0x55a15dc6f5b0;  alias, 1 drivers
v0x55a15dc60870_0 .net "q_bar", 0 0, L_0x55a15dc6f640;  alias, 1 drivers
v0x55a15dc60930_0 .net "r", 0 0, L_0x55a15dc6f4d0;  alias, 1 drivers
v0x55a15dc60a00_0 .net "s", 0 0, L_0x55a15dc6f310;  alias, 1 drivers
S_0x55a15dc61940 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc5e600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dc6ea70 .functor AND 1, L_0x55a15dc6eb00, L_0x55a15dc6f5b0, C4<1>, C4<1>;
L_0x55a15dc6eb00 .functor NOT 1, L_0x55a15df60940, C4<0>, C4<0>, C4<0>;
L_0x55a15dc6ebc0 .functor AND 1, L_0x55a15df60940, L_0x55a15df6c820, C4<1>, C4<1>;
L_0x55a15dc6ec50 .functor OR 1, L_0x55a15dc6ebc0, L_0x55a15dc6ea70, C4<0>, C4<0>;
v0x55a15dc61ba0_0 .net *"_s1", 0 0, L_0x55a15dc6eb00;  1 drivers
v0x55a15dc61c80_0 .net "in0", 0 0, L_0x55a15dc6f5b0;  alias, 1 drivers
v0x55a15dc61dd0_0 .net "in1", 0 0, L_0x55a15df6c820;  alias, 1 drivers
v0x55a15dc61e70_0 .net "out", 0 0, L_0x55a15dc6ec50;  alias, 1 drivers
v0x55a15dc61f10_0 .net "s0", 0 0, L_0x55a15df60940;  alias, 1 drivers
v0x55a15dc61fb0_0 .net "w0", 0 0, L_0x55a15dc6ea70;  1 drivers
v0x55a15dc62070_0 .net "w1", 0 0, L_0x55a15dc6ebc0;  1 drivers
S_0x55a15dc62730 .scope module, "obc[23]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dc6f890 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc662e0_0 .net "a", 0 0, L_0x55a15dc6fb70;  1 drivers
v0x55a15dc66430_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc664f0_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc66590_0 .net "in", 0 0, L_0x55a15df6c760;  1 drivers
v0x55a15dc66630_0 .net "out", 0 0, L_0x55a15dc704d0;  1 drivers
v0x55a15dc666d0_0 .net "rw", 0 0, L_0x55a15dc6f890;  1 drivers
v0x55a15dc66770_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc629a0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc62730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dc700f0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc65630_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc656f0_0 .net "d", 0 0, L_0x55a15dc6fb70;  alias, 1 drivers
v0x55a15dc65800_0 .net "q", 0 0, L_0x55a15dc704d0;  alias, 1 drivers
v0x55a15dc658a0_0 .net "q0", 0 0, L_0x55a15dc6fe90;  1 drivers
v0x55a15dc65940_0 .net "q_bar", 0 0, L_0x55a15dc70560;  1 drivers
S_0x55a15dc62c30 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc629a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dc70040 .functor NOT 1, L_0x55a15dc6fb70, C4<0>, C4<0>, C4<0>;
v0x55a15dc63dc0_0 .net "clk", 0 0, L_0x55a15dc700f0;  1 drivers
v0x55a15dc63e80_0 .net "d", 0 0, L_0x55a15dc6fb70;  alias, 1 drivers
v0x55a15dc63f50_0 .net "q", 0 0, L_0x55a15dc6fe90;  alias, 1 drivers
v0x55a15dc64070_0 .net "q_bar", 0 0, L_0x55a15dc6ff20;  1 drivers
S_0x55a15dc62ec0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc62c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dc6fc80 .functor AND 1, L_0x55a15dc700f0, L_0x55a15dc6fb70, C4<1>, C4<1>;
L_0x55a15dc6fdb0 .functor AND 1, L_0x55a15dc700f0, L_0x55a15dc70040, C4<1>, C4<1>;
v0x55a15dc637d0_0 .net "a", 0 0, L_0x55a15dc6fc80;  1 drivers
v0x55a15dc63890_0 .net "b", 0 0, L_0x55a15dc6fdb0;  1 drivers
v0x55a15dc63960_0 .net "en", 0 0, L_0x55a15dc700f0;  alias, 1 drivers
v0x55a15dc63a30_0 .net "q", 0 0, L_0x55a15dc6fe90;  alias, 1 drivers
v0x55a15dc63b00_0 .net "q_bar", 0 0, L_0x55a15dc6ff20;  alias, 1 drivers
v0x55a15dc63bf0_0 .net "r", 0 0, L_0x55a15dc70040;  1 drivers
v0x55a15dc63c90_0 .net "s", 0 0, L_0x55a15dc6fb70;  alias, 1 drivers
S_0x55a15dc63160 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc62ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dc6fe90 .functor NOR 1, L_0x55a15dc6fdb0, L_0x55a15dc6ff20, C4<0>, C4<0>;
L_0x55a15dc6ff20 .functor NOR 1, L_0x55a15dc6fc80, L_0x55a15dc6fe90, C4<0>, C4<0>;
v0x55a15dc633f0_0 .net "q", 0 0, L_0x55a15dc6fe90;  alias, 1 drivers
v0x55a15dc634d0_0 .net "q_bar", 0 0, L_0x55a15dc6ff20;  alias, 1 drivers
v0x55a15dc63590_0 .net "r", 0 0, L_0x55a15dc6fdb0;  alias, 1 drivers
v0x55a15dc63660_0 .net "s", 0 0, L_0x55a15dc6fc80;  alias, 1 drivers
S_0x55a15dc64180 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc629a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15dc70700 .functor NOT 1, L_0x55a15dc6fe90, C4<0>, C4<0>, C4<0>;
v0x55a15dc65250_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc65310_0 .net "d", 0 0, L_0x55a15dc6fe90;  alias, 1 drivers
v0x55a15dc65460_0 .net "q", 0 0, L_0x55a15dc704d0;  alias, 1 drivers
v0x55a15dc65500_0 .net "q_bar", 0 0, L_0x55a15dc70560;  alias, 1 drivers
S_0x55a15dc643e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc64180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dc70230 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dc6fe90, C4<1>, C4<1>;
L_0x55a15dc703f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15dc70700, C4<1>, C4<1>;
v0x55a15dc64ca0_0 .net "a", 0 0, L_0x55a15dc70230;  1 drivers
v0x55a15dc64d60_0 .net "b", 0 0, L_0x55a15dc703f0;  1 drivers
v0x55a15dc64e30_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc64f00_0 .net "q", 0 0, L_0x55a15dc704d0;  alias, 1 drivers
v0x55a15dc64fd0_0 .net "q_bar", 0 0, L_0x55a15dc70560;  alias, 1 drivers
v0x55a15dc650c0_0 .net "r", 0 0, L_0x55a15dc70700;  1 drivers
v0x55a15dc65160_0 .net "s", 0 0, L_0x55a15dc6fe90;  alias, 1 drivers
S_0x55a15dc64630 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc643e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15dc704d0 .functor NOR 1, L_0x55a15dc703f0, L_0x55a15dc70560, C4<0>, C4<0>;
L_0x55a15dc70560 .functor NOR 1, L_0x55a15dc70230, L_0x55a15dc704d0, C4<0>, C4<0>;
v0x55a15dc648c0_0 .net "q", 0 0, L_0x55a15dc704d0;  alias, 1 drivers
v0x55a15dc649a0_0 .net "q_bar", 0 0, L_0x55a15dc70560;  alias, 1 drivers
v0x55a15dc64a60_0 .net "r", 0 0, L_0x55a15dc703f0;  alias, 1 drivers
v0x55a15dc64b30_0 .net "s", 0 0, L_0x55a15dc70230;  alias, 1 drivers
S_0x55a15dc65a70 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc62730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dc6f990 .functor AND 1, L_0x55a15dc6fa20, L_0x55a15dc704d0, C4<1>, C4<1>;
L_0x55a15dc6fa20 .functor NOT 1, L_0x55a15dc6f890, C4<0>, C4<0>, C4<0>;
L_0x55a15dc6fae0 .functor AND 1, L_0x55a15dc6f890, L_0x55a15df6c760, C4<1>, C4<1>;
L_0x55a15dc6fb70 .functor OR 1, L_0x55a15dc6fae0, L_0x55a15dc6f990, C4<0>, C4<0>;
v0x55a15dc65cd0_0 .net *"_s1", 0 0, L_0x55a15dc6fa20;  1 drivers
v0x55a15dc65db0_0 .net "in0", 0 0, L_0x55a15dc704d0;  alias, 1 drivers
v0x55a15dc65f00_0 .net "in1", 0 0, L_0x55a15df6c760;  alias, 1 drivers
v0x55a15dc65fa0_0 .net "out", 0 0, L_0x55a15dc6fb70;  alias, 1 drivers
v0x55a15dc66040_0 .net "s0", 0 0, L_0x55a15dc6f890;  alias, 1 drivers
v0x55a15dc660e0_0 .net "w0", 0 0, L_0x55a15dc6f990;  1 drivers
v0x55a15dc661a0_0 .net "w1", 0 0, L_0x55a15dc6fae0;  1 drivers
S_0x55a15dc66860 .scope module, "obc[24]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dc707b0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc6a410_0 .net "a", 0 0, L_0x55a15df64a30;  1 drivers
v0x55a15dc6a560_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc6a620_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc6a6c0_0 .net "in", 0 0, L_0x55a15def0a80;  1 drivers
v0x55a15dc6a760_0 .net "out", 0 0, L_0x55a15df65230;  1 drivers
v0x55a15dc6a800_0 .net "rw", 0 0, L_0x55a15dc707b0;  1 drivers
v0x55a15dc6a8a0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc66ad0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc66860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df64ef0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc69760_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc69820_0 .net "d", 0 0, L_0x55a15df64a30;  alias, 1 drivers
v0x55a15dc69930_0 .net "q", 0 0, L_0x55a15df65230;  alias, 1 drivers
v0x55a15dc699d0_0 .net "q0", 0 0, L_0x55a15df64d10;  1 drivers
v0x55a15dc69a70_0 .net "q_bar", 0 0, L_0x55a15df652a0;  1 drivers
S_0x55a15dc66d60 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc66ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df64e80 .functor NOT 1, L_0x55a15df64a30, C4<0>, C4<0>, C4<0>;
v0x55a15dc67ef0_0 .net "clk", 0 0, L_0x55a15df64ef0;  1 drivers
v0x55a15dc67fb0_0 .net "d", 0 0, L_0x55a15df64a30;  alias, 1 drivers
v0x55a15dc68080_0 .net "q", 0 0, L_0x55a15df64d10;  alias, 1 drivers
v0x55a15dc681a0_0 .net "q_bar", 0 0, L_0x55a15df64d80;  1 drivers
S_0x55a15dc66ff0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc66d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df64b40 .functor AND 1, L_0x55a15df64ef0, L_0x55a15df64a30, C4<1>, C4<1>;
L_0x55a15df64c50 .functor AND 1, L_0x55a15df64ef0, L_0x55a15df64e80, C4<1>, C4<1>;
v0x55a15dc67900_0 .net "a", 0 0, L_0x55a15df64b40;  1 drivers
v0x55a15dc679c0_0 .net "b", 0 0, L_0x55a15df64c50;  1 drivers
v0x55a15dc67a90_0 .net "en", 0 0, L_0x55a15df64ef0;  alias, 1 drivers
v0x55a15dc67b60_0 .net "q", 0 0, L_0x55a15df64d10;  alias, 1 drivers
v0x55a15dc67c30_0 .net "q_bar", 0 0, L_0x55a15df64d80;  alias, 1 drivers
v0x55a15dc67d20_0 .net "r", 0 0, L_0x55a15df64e80;  1 drivers
v0x55a15dc67dc0_0 .net "s", 0 0, L_0x55a15df64a30;  alias, 1 drivers
S_0x55a15dc67290 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc66ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df64d10 .functor NOR 1, L_0x55a15df64c50, L_0x55a15df64d80, C4<0>, C4<0>;
L_0x55a15df64d80 .functor NOR 1, L_0x55a15df64b40, L_0x55a15df64d10, C4<0>, C4<0>;
v0x55a15dc67520_0 .net "q", 0 0, L_0x55a15df64d10;  alias, 1 drivers
v0x55a15dc67600_0 .net "q_bar", 0 0, L_0x55a15df64d80;  alias, 1 drivers
v0x55a15dc676c0_0 .net "r", 0 0, L_0x55a15df64c50;  alias, 1 drivers
v0x55a15dc67790_0 .net "s", 0 0, L_0x55a15df64b40;  alias, 1 drivers
S_0x55a15dc682b0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc66ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df65420 .functor NOT 1, L_0x55a15df64d10, C4<0>, C4<0>, C4<0>;
v0x55a15dc69380_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc69440_0 .net "d", 0 0, L_0x55a15df64d10;  alias, 1 drivers
v0x55a15dc69590_0 .net "q", 0 0, L_0x55a15df65230;  alias, 1 drivers
v0x55a15dc69630_0 .net "q_bar", 0 0, L_0x55a15df652a0;  alias, 1 drivers
S_0x55a15dc68510 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc682b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df64ff0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df64d10, C4<1>, C4<1>;
L_0x55a15df65170 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df65420, C4<1>, C4<1>;
v0x55a15dc68dd0_0 .net "a", 0 0, L_0x55a15df64ff0;  1 drivers
v0x55a15dc68e90_0 .net "b", 0 0, L_0x55a15df65170;  1 drivers
v0x55a15dc68f60_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc69030_0 .net "q", 0 0, L_0x55a15df65230;  alias, 1 drivers
v0x55a15dc69100_0 .net "q_bar", 0 0, L_0x55a15df652a0;  alias, 1 drivers
v0x55a15dc691f0_0 .net "r", 0 0, L_0x55a15df65420;  1 drivers
v0x55a15dc69290_0 .net "s", 0 0, L_0x55a15df64d10;  alias, 1 drivers
S_0x55a15dc68760 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc68510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df65230 .functor NOR 1, L_0x55a15df65170, L_0x55a15df652a0, C4<0>, C4<0>;
L_0x55a15df652a0 .functor NOR 1, L_0x55a15df64ff0, L_0x55a15df65230, C4<0>, C4<0>;
v0x55a15dc689f0_0 .net "q", 0 0, L_0x55a15df65230;  alias, 1 drivers
v0x55a15dc68ad0_0 .net "q_bar", 0 0, L_0x55a15df652a0;  alias, 1 drivers
v0x55a15dc68b90_0 .net "r", 0 0, L_0x55a15df65170;  alias, 1 drivers
v0x55a15dc68c60_0 .net "s", 0 0, L_0x55a15df64ff0;  alias, 1 drivers
S_0x55a15dc69ba0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc66860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dc708b0 .functor AND 1, L_0x55a15dc70940, L_0x55a15df65230, C4<1>, C4<1>;
L_0x55a15dc70940 .functor NOT 1, L_0x55a15dc707b0, C4<0>, C4<0>, C4<0>;
L_0x55a15dc70a00 .functor AND 1, L_0x55a15dc707b0, L_0x55a15def0a80, C4<1>, C4<1>;
L_0x55a15df64a30 .functor OR 1, L_0x55a15dc70a00, L_0x55a15dc708b0, C4<0>, C4<0>;
v0x55a15dc69e00_0 .net *"_s1", 0 0, L_0x55a15dc70940;  1 drivers
v0x55a15dc69ee0_0 .net "in0", 0 0, L_0x55a15df65230;  alias, 1 drivers
v0x55a15dc6a030_0 .net "in1", 0 0, L_0x55a15def0a80;  alias, 1 drivers
v0x55a15dc6a0d0_0 .net "out", 0 0, L_0x55a15df64a30;  alias, 1 drivers
v0x55a15dc6a170_0 .net "s0", 0 0, L_0x55a15dc707b0;  alias, 1 drivers
v0x55a15dc6a210_0 .net "w0", 0 0, L_0x55a15dc708b0;  1 drivers
v0x55a15dc6a2d0_0 .net "w1", 0 0, L_0x55a15dc70a00;  1 drivers
S_0x55a15dc6a990 .scope module, "obc[25]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df65490 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc6e540_0 .net "a", 0 0, L_0x55a15df656f0;  1 drivers
v0x55a15dc6e690_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc6e750_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc6e7f0_0 .net "in", 0 0, L_0x55a15def09b0;  1 drivers
v0x55a15dc6e890_0 .net "out", 0 0, L_0x55a15df65ef0;  1 drivers
v0x55a15dc6e930_0 .net "rw", 0 0, L_0x55a15df65490;  1 drivers
v0x55a15dc6e9d0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc6ac00 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc6a990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df65bb0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc6d890_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc6d950_0 .net "d", 0 0, L_0x55a15df656f0;  alias, 1 drivers
v0x55a15dc6da60_0 .net "q", 0 0, L_0x55a15df65ef0;  alias, 1 drivers
v0x55a15dc6db00_0 .net "q0", 0 0, L_0x55a15df659d0;  1 drivers
v0x55a15dc6dba0_0 .net "q_bar", 0 0, L_0x55a15df65f60;  1 drivers
S_0x55a15dc6ae90 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc6ac00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df65b40 .functor NOT 1, L_0x55a15df656f0, C4<0>, C4<0>, C4<0>;
v0x55a15dc6c020_0 .net "clk", 0 0, L_0x55a15df65bb0;  1 drivers
v0x55a15dc6c0e0_0 .net "d", 0 0, L_0x55a15df656f0;  alias, 1 drivers
v0x55a15dc6c1b0_0 .net "q", 0 0, L_0x55a15df659d0;  alias, 1 drivers
v0x55a15dc6c2d0_0 .net "q_bar", 0 0, L_0x55a15df65a40;  1 drivers
S_0x55a15dc6b120 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc6ae90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df65800 .functor AND 1, L_0x55a15df65bb0, L_0x55a15df656f0, C4<1>, C4<1>;
L_0x55a15df65910 .functor AND 1, L_0x55a15df65bb0, L_0x55a15df65b40, C4<1>, C4<1>;
v0x55a15dc6ba30_0 .net "a", 0 0, L_0x55a15df65800;  1 drivers
v0x55a15dc6baf0_0 .net "b", 0 0, L_0x55a15df65910;  1 drivers
v0x55a15dc6bbc0_0 .net "en", 0 0, L_0x55a15df65bb0;  alias, 1 drivers
v0x55a15dc6bc90_0 .net "q", 0 0, L_0x55a15df659d0;  alias, 1 drivers
v0x55a15dc6bd60_0 .net "q_bar", 0 0, L_0x55a15df65a40;  alias, 1 drivers
v0x55a15dc6be50_0 .net "r", 0 0, L_0x55a15df65b40;  1 drivers
v0x55a15dc6bef0_0 .net "s", 0 0, L_0x55a15df656f0;  alias, 1 drivers
S_0x55a15dc6b3c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc6b120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df659d0 .functor NOR 1, L_0x55a15df65910, L_0x55a15df65a40, C4<0>, C4<0>;
L_0x55a15df65a40 .functor NOR 1, L_0x55a15df65800, L_0x55a15df659d0, C4<0>, C4<0>;
v0x55a15dc6b650_0 .net "q", 0 0, L_0x55a15df659d0;  alias, 1 drivers
v0x55a15dc6b730_0 .net "q_bar", 0 0, L_0x55a15df65a40;  alias, 1 drivers
v0x55a15dc6b7f0_0 .net "r", 0 0, L_0x55a15df65910;  alias, 1 drivers
v0x55a15dc6b8c0_0 .net "s", 0 0, L_0x55a15df65800;  alias, 1 drivers
S_0x55a15dc6c3e0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc6ac00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df660e0 .functor NOT 1, L_0x55a15df659d0, C4<0>, C4<0>, C4<0>;
v0x55a15dc6d4b0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc6d570_0 .net "d", 0 0, L_0x55a15df659d0;  alias, 1 drivers
v0x55a15dc6d6c0_0 .net "q", 0 0, L_0x55a15df65ef0;  alias, 1 drivers
v0x55a15dc6d760_0 .net "q_bar", 0 0, L_0x55a15df65f60;  alias, 1 drivers
S_0x55a15dc6c640 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc6c3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df65cb0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df659d0, C4<1>, C4<1>;
L_0x55a15df65e30 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df660e0, C4<1>, C4<1>;
v0x55a15dc6cf00_0 .net "a", 0 0, L_0x55a15df65cb0;  1 drivers
v0x55a15dc6cfc0_0 .net "b", 0 0, L_0x55a15df65e30;  1 drivers
v0x55a15dc6d090_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc6d160_0 .net "q", 0 0, L_0x55a15df65ef0;  alias, 1 drivers
v0x55a15dc6d230_0 .net "q_bar", 0 0, L_0x55a15df65f60;  alias, 1 drivers
v0x55a15dc6d320_0 .net "r", 0 0, L_0x55a15df660e0;  1 drivers
v0x55a15dc6d3c0_0 .net "s", 0 0, L_0x55a15df659d0;  alias, 1 drivers
S_0x55a15dc6c890 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc6c640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df65ef0 .functor NOR 1, L_0x55a15df65e30, L_0x55a15df65f60, C4<0>, C4<0>;
L_0x55a15df65f60 .functor NOR 1, L_0x55a15df65cb0, L_0x55a15df65ef0, C4<0>, C4<0>;
v0x55a15dc6cb20_0 .net "q", 0 0, L_0x55a15df65ef0;  alias, 1 drivers
v0x55a15dc6cc00_0 .net "q_bar", 0 0, L_0x55a15df65f60;  alias, 1 drivers
v0x55a15dc6ccc0_0 .net "r", 0 0, L_0x55a15df65e30;  alias, 1 drivers
v0x55a15dc6cd90_0 .net "s", 0 0, L_0x55a15df65cb0;  alias, 1 drivers
S_0x55a15dc6dcd0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc6a990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df65550 .functor AND 1, L_0x55a15df655c0, L_0x55a15df65ef0, C4<1>, C4<1>;
L_0x55a15df655c0 .functor NOT 1, L_0x55a15df65490, C4<0>, C4<0>, C4<0>;
L_0x55a15df65680 .functor AND 1, L_0x55a15df65490, L_0x55a15def09b0, C4<1>, C4<1>;
L_0x55a15df656f0 .functor OR 1, L_0x55a15df65680, L_0x55a15df65550, C4<0>, C4<0>;
v0x55a15dc6df30_0 .net *"_s1", 0 0, L_0x55a15df655c0;  1 drivers
v0x55a15dc6e010_0 .net "in0", 0 0, L_0x55a15df65ef0;  alias, 1 drivers
v0x55a15dc6e160_0 .net "in1", 0 0, L_0x55a15def09b0;  alias, 1 drivers
v0x55a15dc6e200_0 .net "out", 0 0, L_0x55a15df656f0;  alias, 1 drivers
v0x55a15dc6e2a0_0 .net "s0", 0 0, L_0x55a15df65490;  alias, 1 drivers
v0x55a15dc6e340_0 .net "w0", 0 0, L_0x55a15df65550;  1 drivers
v0x55a15dc6e400_0 .net "w1", 0 0, L_0x55a15df65680;  1 drivers
S_0x55a15da2ff30 .scope module, "obc[26]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df66150 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc73670_0 .net "a", 0 0, L_0x55a15df663b0;  1 drivers
v0x55a15dc737c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc73880_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc73920_0 .net "in", 0 0, L_0x55a15def0c00;  1 drivers
v0x55a15dc739c0_0 .net "out", 0 0, L_0x55a15df66bb0;  1 drivers
v0x55a15dc73a60_0 .net "rw", 0 0, L_0x55a15df66150;  1 drivers
v0x55a15dc73b00_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da301a0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da2ff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df66870 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc729c0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc72a80_0 .net "d", 0 0, L_0x55a15df663b0;  alias, 1 drivers
v0x55a15dc72b90_0 .net "q", 0 0, L_0x55a15df66bb0;  alias, 1 drivers
v0x55a15dc72c30_0 .net "q0", 0 0, L_0x55a15df66690;  1 drivers
v0x55a15dc72cd0_0 .net "q_bar", 0 0, L_0x55a15df66c20;  1 drivers
S_0x55a15da30430 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da301a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df66800 .functor NOT 1, L_0x55a15df663b0, C4<0>, C4<0>, C4<0>;
v0x55a15dc71150_0 .net "clk", 0 0, L_0x55a15df66870;  1 drivers
v0x55a15dc71210_0 .net "d", 0 0, L_0x55a15df663b0;  alias, 1 drivers
v0x55a15dc712e0_0 .net "q", 0 0, L_0x55a15df66690;  alias, 1 drivers
v0x55a15dc71400_0 .net "q_bar", 0 0, L_0x55a15df66700;  1 drivers
S_0x55a15da306c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da30430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df664c0 .functor AND 1, L_0x55a15df66870, L_0x55a15df663b0, C4<1>, C4<1>;
L_0x55a15df665d0 .functor AND 1, L_0x55a15df66870, L_0x55a15df66800, C4<1>, C4<1>;
v0x55a15dc70b60_0 .net "a", 0 0, L_0x55a15df664c0;  1 drivers
v0x55a15dc70c20_0 .net "b", 0 0, L_0x55a15df665d0;  1 drivers
v0x55a15dc70cf0_0 .net "en", 0 0, L_0x55a15df66870;  alias, 1 drivers
v0x55a15dc70dc0_0 .net "q", 0 0, L_0x55a15df66690;  alias, 1 drivers
v0x55a15dc70e90_0 .net "q_bar", 0 0, L_0x55a15df66700;  alias, 1 drivers
v0x55a15dc70f80_0 .net "r", 0 0, L_0x55a15df66800;  1 drivers
v0x55a15dc71020_0 .net "s", 0 0, L_0x55a15df663b0;  alias, 1 drivers
S_0x55a15da30960 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da306c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df66690 .functor NOR 1, L_0x55a15df665d0, L_0x55a15df66700, C4<0>, C4<0>;
L_0x55a15df66700 .functor NOR 1, L_0x55a15df664c0, L_0x55a15df66690, C4<0>, C4<0>;
v0x55a15da30bf0_0 .net "q", 0 0, L_0x55a15df66690;  alias, 1 drivers
v0x55a15da30cd0_0 .net "q_bar", 0 0, L_0x55a15df66700;  alias, 1 drivers
v0x55a15da30d90_0 .net "r", 0 0, L_0x55a15df665d0;  alias, 1 drivers
v0x55a15dc70a80_0 .net "s", 0 0, L_0x55a15df664c0;  alias, 1 drivers
S_0x55a15dc71510 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da301a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df66da0 .functor NOT 1, L_0x55a15df66690, C4<0>, C4<0>, C4<0>;
v0x55a15dc725e0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc726a0_0 .net "d", 0 0, L_0x55a15df66690;  alias, 1 drivers
v0x55a15dc727f0_0 .net "q", 0 0, L_0x55a15df66bb0;  alias, 1 drivers
v0x55a15dc72890_0 .net "q_bar", 0 0, L_0x55a15df66c20;  alias, 1 drivers
S_0x55a15dc71770 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc71510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df66970 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df66690, C4<1>, C4<1>;
L_0x55a15df66af0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df66da0, C4<1>, C4<1>;
v0x55a15dc72030_0 .net "a", 0 0, L_0x55a15df66970;  1 drivers
v0x55a15dc720f0_0 .net "b", 0 0, L_0x55a15df66af0;  1 drivers
v0x55a15dc721c0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc72290_0 .net "q", 0 0, L_0x55a15df66bb0;  alias, 1 drivers
v0x55a15dc72360_0 .net "q_bar", 0 0, L_0x55a15df66c20;  alias, 1 drivers
v0x55a15dc72450_0 .net "r", 0 0, L_0x55a15df66da0;  1 drivers
v0x55a15dc724f0_0 .net "s", 0 0, L_0x55a15df66690;  alias, 1 drivers
S_0x55a15dc719c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc71770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df66bb0 .functor NOR 1, L_0x55a15df66af0, L_0x55a15df66c20, C4<0>, C4<0>;
L_0x55a15df66c20 .functor NOR 1, L_0x55a15df66970, L_0x55a15df66bb0, C4<0>, C4<0>;
v0x55a15dc71c50_0 .net "q", 0 0, L_0x55a15df66bb0;  alias, 1 drivers
v0x55a15dc71d30_0 .net "q_bar", 0 0, L_0x55a15df66c20;  alias, 1 drivers
v0x55a15dc71df0_0 .net "r", 0 0, L_0x55a15df66af0;  alias, 1 drivers
v0x55a15dc71ec0_0 .net "s", 0 0, L_0x55a15df66970;  alias, 1 drivers
S_0x55a15dc72e00 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da2ff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df66210 .functor AND 1, L_0x55a15df66280, L_0x55a15df66bb0, C4<1>, C4<1>;
L_0x55a15df66280 .functor NOT 1, L_0x55a15df66150, C4<0>, C4<0>, C4<0>;
L_0x55a15df66340 .functor AND 1, L_0x55a15df66150, L_0x55a15def0c00, C4<1>, C4<1>;
L_0x55a15df663b0 .functor OR 1, L_0x55a15df66340, L_0x55a15df66210, C4<0>, C4<0>;
v0x55a15dc73060_0 .net *"_s1", 0 0, L_0x55a15df66280;  1 drivers
v0x55a15dc73140_0 .net "in0", 0 0, L_0x55a15df66bb0;  alias, 1 drivers
v0x55a15dc73290_0 .net "in1", 0 0, L_0x55a15def0c00;  alias, 1 drivers
v0x55a15dc73330_0 .net "out", 0 0, L_0x55a15df663b0;  alias, 1 drivers
v0x55a15dc733d0_0 .net "s0", 0 0, L_0x55a15df66150;  alias, 1 drivers
v0x55a15dc73470_0 .net "w0", 0 0, L_0x55a15df66210;  1 drivers
v0x55a15dc73530_0 .net "w1", 0 0, L_0x55a15df66340;  1 drivers
S_0x55a15dc73bf0 .scope module, "obc[27]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df66e10 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc777a0_0 .net "a", 0 0, L_0x55a15df67070;  1 drivers
v0x55a15dc778f0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc779b0_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc77a50_0 .net "in", 0 0, L_0x55a15def0b20;  1 drivers
v0x55a15dc77af0_0 .net "out", 0 0, L_0x55a15df67870;  1 drivers
v0x55a15dc77b90_0 .net "rw", 0 0, L_0x55a15df66e10;  1 drivers
v0x55a15dc77c30_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc73e60 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc73bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df67530 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc76af0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc76bb0_0 .net "d", 0 0, L_0x55a15df67070;  alias, 1 drivers
v0x55a15dc76cc0_0 .net "q", 0 0, L_0x55a15df67870;  alias, 1 drivers
v0x55a15dc76d60_0 .net "q0", 0 0, L_0x55a15df67350;  1 drivers
v0x55a15dc76e00_0 .net "q_bar", 0 0, L_0x55a15df678e0;  1 drivers
S_0x55a15dc740f0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc73e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df674c0 .functor NOT 1, L_0x55a15df67070, C4<0>, C4<0>, C4<0>;
v0x55a15dc75280_0 .net "clk", 0 0, L_0x55a15df67530;  1 drivers
v0x55a15dc75340_0 .net "d", 0 0, L_0x55a15df67070;  alias, 1 drivers
v0x55a15dc75410_0 .net "q", 0 0, L_0x55a15df67350;  alias, 1 drivers
v0x55a15dc75530_0 .net "q_bar", 0 0, L_0x55a15df673c0;  1 drivers
S_0x55a15dc74380 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc740f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df67180 .functor AND 1, L_0x55a15df67530, L_0x55a15df67070, C4<1>, C4<1>;
L_0x55a15df67290 .functor AND 1, L_0x55a15df67530, L_0x55a15df674c0, C4<1>, C4<1>;
v0x55a15dc74c90_0 .net "a", 0 0, L_0x55a15df67180;  1 drivers
v0x55a15dc74d50_0 .net "b", 0 0, L_0x55a15df67290;  1 drivers
v0x55a15dc74e20_0 .net "en", 0 0, L_0x55a15df67530;  alias, 1 drivers
v0x55a15dc74ef0_0 .net "q", 0 0, L_0x55a15df67350;  alias, 1 drivers
v0x55a15dc74fc0_0 .net "q_bar", 0 0, L_0x55a15df673c0;  alias, 1 drivers
v0x55a15dc750b0_0 .net "r", 0 0, L_0x55a15df674c0;  1 drivers
v0x55a15dc75150_0 .net "s", 0 0, L_0x55a15df67070;  alias, 1 drivers
S_0x55a15dc74620 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc74380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df67350 .functor NOR 1, L_0x55a15df67290, L_0x55a15df673c0, C4<0>, C4<0>;
L_0x55a15df673c0 .functor NOR 1, L_0x55a15df67180, L_0x55a15df67350, C4<0>, C4<0>;
v0x55a15dc748b0_0 .net "q", 0 0, L_0x55a15df67350;  alias, 1 drivers
v0x55a15dc74990_0 .net "q_bar", 0 0, L_0x55a15df673c0;  alias, 1 drivers
v0x55a15dc74a50_0 .net "r", 0 0, L_0x55a15df67290;  alias, 1 drivers
v0x55a15dc74b20_0 .net "s", 0 0, L_0x55a15df67180;  alias, 1 drivers
S_0x55a15dc75640 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc73e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df67a60 .functor NOT 1, L_0x55a15df67350, C4<0>, C4<0>, C4<0>;
v0x55a15dc76710_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc767d0_0 .net "d", 0 0, L_0x55a15df67350;  alias, 1 drivers
v0x55a15dc76920_0 .net "q", 0 0, L_0x55a15df67870;  alias, 1 drivers
v0x55a15dc769c0_0 .net "q_bar", 0 0, L_0x55a15df678e0;  alias, 1 drivers
S_0x55a15dc758a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc75640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df67630 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df67350, C4<1>, C4<1>;
L_0x55a15df677b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df67a60, C4<1>, C4<1>;
v0x55a15dc76160_0 .net "a", 0 0, L_0x55a15df67630;  1 drivers
v0x55a15dc76220_0 .net "b", 0 0, L_0x55a15df677b0;  1 drivers
v0x55a15dc762f0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc763c0_0 .net "q", 0 0, L_0x55a15df67870;  alias, 1 drivers
v0x55a15dc76490_0 .net "q_bar", 0 0, L_0x55a15df678e0;  alias, 1 drivers
v0x55a15dc76580_0 .net "r", 0 0, L_0x55a15df67a60;  1 drivers
v0x55a15dc76620_0 .net "s", 0 0, L_0x55a15df67350;  alias, 1 drivers
S_0x55a15dc75af0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc758a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df67870 .functor NOR 1, L_0x55a15df677b0, L_0x55a15df678e0, C4<0>, C4<0>;
L_0x55a15df678e0 .functor NOR 1, L_0x55a15df67630, L_0x55a15df67870, C4<0>, C4<0>;
v0x55a15dc75d80_0 .net "q", 0 0, L_0x55a15df67870;  alias, 1 drivers
v0x55a15dc75e60_0 .net "q_bar", 0 0, L_0x55a15df678e0;  alias, 1 drivers
v0x55a15dc75f20_0 .net "r", 0 0, L_0x55a15df677b0;  alias, 1 drivers
v0x55a15dc75ff0_0 .net "s", 0 0, L_0x55a15df67630;  alias, 1 drivers
S_0x55a15dc76f30 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc73bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df66ed0 .functor AND 1, L_0x55a15df66f40, L_0x55a15df67870, C4<1>, C4<1>;
L_0x55a15df66f40 .functor NOT 1, L_0x55a15df66e10, C4<0>, C4<0>, C4<0>;
L_0x55a15df67000 .functor AND 1, L_0x55a15df66e10, L_0x55a15def0b20, C4<1>, C4<1>;
L_0x55a15df67070 .functor OR 1, L_0x55a15df67000, L_0x55a15df66ed0, C4<0>, C4<0>;
v0x55a15dc77190_0 .net *"_s1", 0 0, L_0x55a15df66f40;  1 drivers
v0x55a15dc77270_0 .net "in0", 0 0, L_0x55a15df67870;  alias, 1 drivers
v0x55a15dc773c0_0 .net "in1", 0 0, L_0x55a15def0b20;  alias, 1 drivers
v0x55a15dc77460_0 .net "out", 0 0, L_0x55a15df67070;  alias, 1 drivers
v0x55a15dc77500_0 .net "s0", 0 0, L_0x55a15df66e10;  alias, 1 drivers
v0x55a15dc775a0_0 .net "w0", 0 0, L_0x55a15df66ed0;  1 drivers
v0x55a15dc77660_0 .net "w1", 0 0, L_0x55a15df67000;  1 drivers
S_0x55a15dc77d20 .scope module, "obc[28]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df67ad0 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc7b8d0_0 .net "a", 0 0, L_0x55a15df67d30;  1 drivers
v0x55a15dc7ba20_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc7bae0_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc7bb80_0 .net "in", 0 0, L_0x55a15def0d90;  1 drivers
v0x55a15dc7bc20_0 .net "out", 0 0, L_0x55a15df68530;  1 drivers
v0x55a15dc7bcc0_0 .net "rw", 0 0, L_0x55a15df67ad0;  1 drivers
v0x55a15dc7bd60_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc77f90 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc77d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df681f0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc7ac20_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc7ace0_0 .net "d", 0 0, L_0x55a15df67d30;  alias, 1 drivers
v0x55a15dc7adf0_0 .net "q", 0 0, L_0x55a15df68530;  alias, 1 drivers
v0x55a15dc7ae90_0 .net "q0", 0 0, L_0x55a15df68010;  1 drivers
v0x55a15dc7af30_0 .net "q_bar", 0 0, L_0x55a15df685a0;  1 drivers
S_0x55a15dc78220 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc77f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df68180 .functor NOT 1, L_0x55a15df67d30, C4<0>, C4<0>, C4<0>;
v0x55a15dc793b0_0 .net "clk", 0 0, L_0x55a15df681f0;  1 drivers
v0x55a15dc79470_0 .net "d", 0 0, L_0x55a15df67d30;  alias, 1 drivers
v0x55a15dc79540_0 .net "q", 0 0, L_0x55a15df68010;  alias, 1 drivers
v0x55a15dc79660_0 .net "q_bar", 0 0, L_0x55a15df68080;  1 drivers
S_0x55a15dc784b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc78220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df67e40 .functor AND 1, L_0x55a15df681f0, L_0x55a15df67d30, C4<1>, C4<1>;
L_0x55a15df67f50 .functor AND 1, L_0x55a15df681f0, L_0x55a15df68180, C4<1>, C4<1>;
v0x55a15dc78dc0_0 .net "a", 0 0, L_0x55a15df67e40;  1 drivers
v0x55a15dc78e80_0 .net "b", 0 0, L_0x55a15df67f50;  1 drivers
v0x55a15dc78f50_0 .net "en", 0 0, L_0x55a15df681f0;  alias, 1 drivers
v0x55a15dc79020_0 .net "q", 0 0, L_0x55a15df68010;  alias, 1 drivers
v0x55a15dc790f0_0 .net "q_bar", 0 0, L_0x55a15df68080;  alias, 1 drivers
v0x55a15dc791e0_0 .net "r", 0 0, L_0x55a15df68180;  1 drivers
v0x55a15dc79280_0 .net "s", 0 0, L_0x55a15df67d30;  alias, 1 drivers
S_0x55a15dc78750 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc784b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df68010 .functor NOR 1, L_0x55a15df67f50, L_0x55a15df68080, C4<0>, C4<0>;
L_0x55a15df68080 .functor NOR 1, L_0x55a15df67e40, L_0x55a15df68010, C4<0>, C4<0>;
v0x55a15dc789e0_0 .net "q", 0 0, L_0x55a15df68010;  alias, 1 drivers
v0x55a15dc78ac0_0 .net "q_bar", 0 0, L_0x55a15df68080;  alias, 1 drivers
v0x55a15dc78b80_0 .net "r", 0 0, L_0x55a15df67f50;  alias, 1 drivers
v0x55a15dc78c50_0 .net "s", 0 0, L_0x55a15df67e40;  alias, 1 drivers
S_0x55a15dc79770 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc77f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df68720 .functor NOT 1, L_0x55a15df68010, C4<0>, C4<0>, C4<0>;
v0x55a15dc7a840_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc7a900_0 .net "d", 0 0, L_0x55a15df68010;  alias, 1 drivers
v0x55a15dc7aa50_0 .net "q", 0 0, L_0x55a15df68530;  alias, 1 drivers
v0x55a15dc7aaf0_0 .net "q_bar", 0 0, L_0x55a15df685a0;  alias, 1 drivers
S_0x55a15dc799d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc79770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df682f0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df68010, C4<1>, C4<1>;
L_0x55a15df68470 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df68720, C4<1>, C4<1>;
v0x55a15dc7a290_0 .net "a", 0 0, L_0x55a15df682f0;  1 drivers
v0x55a15dc7a350_0 .net "b", 0 0, L_0x55a15df68470;  1 drivers
v0x55a15dc7a420_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc7a4f0_0 .net "q", 0 0, L_0x55a15df68530;  alias, 1 drivers
v0x55a15dc7a5c0_0 .net "q_bar", 0 0, L_0x55a15df685a0;  alias, 1 drivers
v0x55a15dc7a6b0_0 .net "r", 0 0, L_0x55a15df68720;  1 drivers
v0x55a15dc7a750_0 .net "s", 0 0, L_0x55a15df68010;  alias, 1 drivers
S_0x55a15dc79c20 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc799d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df68530 .functor NOR 1, L_0x55a15df68470, L_0x55a15df685a0, C4<0>, C4<0>;
L_0x55a15df685a0 .functor NOR 1, L_0x55a15df682f0, L_0x55a15df68530, C4<0>, C4<0>;
v0x55a15dc79eb0_0 .net "q", 0 0, L_0x55a15df68530;  alias, 1 drivers
v0x55a15dc79f90_0 .net "q_bar", 0 0, L_0x55a15df685a0;  alias, 1 drivers
v0x55a15dc7a050_0 .net "r", 0 0, L_0x55a15df68470;  alias, 1 drivers
v0x55a15dc7a120_0 .net "s", 0 0, L_0x55a15df682f0;  alias, 1 drivers
S_0x55a15dc7b060 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc77d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df67b90 .functor AND 1, L_0x55a15df67c00, L_0x55a15df68530, C4<1>, C4<1>;
L_0x55a15df67c00 .functor NOT 1, L_0x55a15df67ad0, C4<0>, C4<0>, C4<0>;
L_0x55a15df67cc0 .functor AND 1, L_0x55a15df67ad0, L_0x55a15def0d90, C4<1>, C4<1>;
L_0x55a15df67d30 .functor OR 1, L_0x55a15df67cc0, L_0x55a15df67b90, C4<0>, C4<0>;
v0x55a15dc7b2c0_0 .net *"_s1", 0 0, L_0x55a15df67c00;  1 drivers
v0x55a15dc7b3a0_0 .net "in0", 0 0, L_0x55a15df68530;  alias, 1 drivers
v0x55a15dc7b4f0_0 .net "in1", 0 0, L_0x55a15def0d90;  alias, 1 drivers
v0x55a15dc7b590_0 .net "out", 0 0, L_0x55a15df67d30;  alias, 1 drivers
v0x55a15dc7b630_0 .net "s0", 0 0, L_0x55a15df67ad0;  alias, 1 drivers
v0x55a15dc7b6d0_0 .net "w0", 0 0, L_0x55a15df67b90;  1 drivers
v0x55a15dc7b790_0 .net "w1", 0 0, L_0x55a15df67cc0;  1 drivers
S_0x55a15dc7be50 .scope module, "obc[29]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df68790 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc7fa00_0 .net "a", 0 0, L_0x55a15df689f0;  1 drivers
v0x55a15dc7fb50_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc7fc10_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc7fcb0_0 .net "in", 0 0, L_0x55a15def0ca0;  1 drivers
v0x55a15dc7fd50_0 .net "out", 0 0, L_0x55a15df69250;  1 drivers
v0x55a15dc7fdf0_0 .net "rw", 0 0, L_0x55a15df68790;  1 drivers
v0x55a15dc7fe90_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc7c0c0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc7be50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df68eb0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc7ed50_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc7ee10_0 .net "d", 0 0, L_0x55a15df689f0;  alias, 1 drivers
v0x55a15dc7ef20_0 .net "q", 0 0, L_0x55a15df69250;  alias, 1 drivers
v0x55a15dc7efc0_0 .net "q0", 0 0, L_0x55a15df68cd0;  1 drivers
v0x55a15dc7f060_0 .net "q_bar", 0 0, L_0x55a15df692e0;  1 drivers
S_0x55a15dc7c350 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc7c0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df68e40 .functor NOT 1, L_0x55a15df689f0, C4<0>, C4<0>, C4<0>;
v0x55a15dc7d4e0_0 .net "clk", 0 0, L_0x55a15df68eb0;  1 drivers
v0x55a15dc7d5a0_0 .net "d", 0 0, L_0x55a15df689f0;  alias, 1 drivers
v0x55a15dc7d670_0 .net "q", 0 0, L_0x55a15df68cd0;  alias, 1 drivers
v0x55a15dc7d790_0 .net "q_bar", 0 0, L_0x55a15df68d40;  1 drivers
S_0x55a15dc7c5e0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc7c350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df68b00 .functor AND 1, L_0x55a15df68eb0, L_0x55a15df689f0, C4<1>, C4<1>;
L_0x55a15df68c10 .functor AND 1, L_0x55a15df68eb0, L_0x55a15df68e40, C4<1>, C4<1>;
v0x55a15dc7cef0_0 .net "a", 0 0, L_0x55a15df68b00;  1 drivers
v0x55a15dc7cfb0_0 .net "b", 0 0, L_0x55a15df68c10;  1 drivers
v0x55a15dc7d080_0 .net "en", 0 0, L_0x55a15df68eb0;  alias, 1 drivers
v0x55a15dc7d150_0 .net "q", 0 0, L_0x55a15df68cd0;  alias, 1 drivers
v0x55a15dc7d220_0 .net "q_bar", 0 0, L_0x55a15df68d40;  alias, 1 drivers
v0x55a15dc7d310_0 .net "r", 0 0, L_0x55a15df68e40;  1 drivers
v0x55a15dc7d3b0_0 .net "s", 0 0, L_0x55a15df689f0;  alias, 1 drivers
S_0x55a15dc7c880 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc7c5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df68cd0 .functor NOR 1, L_0x55a15df68c10, L_0x55a15df68d40, C4<0>, C4<0>;
L_0x55a15df68d40 .functor NOR 1, L_0x55a15df68b00, L_0x55a15df68cd0, C4<0>, C4<0>;
v0x55a15dc7cb10_0 .net "q", 0 0, L_0x55a15df68cd0;  alias, 1 drivers
v0x55a15dc7cbf0_0 .net "q_bar", 0 0, L_0x55a15df68d40;  alias, 1 drivers
v0x55a15dc7ccb0_0 .net "r", 0 0, L_0x55a15df68c10;  alias, 1 drivers
v0x55a15dc7cd80_0 .net "s", 0 0, L_0x55a15df68b00;  alias, 1 drivers
S_0x55a15dc7d8a0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc7c0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df69480 .functor NOT 1, L_0x55a15df68cd0, C4<0>, C4<0>, C4<0>;
v0x55a15dc7e970_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc7ea30_0 .net "d", 0 0, L_0x55a15df68cd0;  alias, 1 drivers
v0x55a15dc7eb80_0 .net "q", 0 0, L_0x55a15df69250;  alias, 1 drivers
v0x55a15dc7ec20_0 .net "q_bar", 0 0, L_0x55a15df692e0;  alias, 1 drivers
S_0x55a15dc7db00 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc7d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df68fb0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df68cd0, C4<1>, C4<1>;
L_0x55a15df69170 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df69480, C4<1>, C4<1>;
v0x55a15dc7e3c0_0 .net "a", 0 0, L_0x55a15df68fb0;  1 drivers
v0x55a15dc7e480_0 .net "b", 0 0, L_0x55a15df69170;  1 drivers
v0x55a15dc7e550_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc7e620_0 .net "q", 0 0, L_0x55a15df69250;  alias, 1 drivers
v0x55a15dc7e6f0_0 .net "q_bar", 0 0, L_0x55a15df692e0;  alias, 1 drivers
v0x55a15dc7e7e0_0 .net "r", 0 0, L_0x55a15df69480;  1 drivers
v0x55a15dc7e880_0 .net "s", 0 0, L_0x55a15df68cd0;  alias, 1 drivers
S_0x55a15dc7dd50 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc7db00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df69250 .functor NOR 1, L_0x55a15df69170, L_0x55a15df692e0, C4<0>, C4<0>;
L_0x55a15df692e0 .functor NOR 1, L_0x55a15df68fb0, L_0x55a15df69250, C4<0>, C4<0>;
v0x55a15dc7dfe0_0 .net "q", 0 0, L_0x55a15df69250;  alias, 1 drivers
v0x55a15dc7e0c0_0 .net "q_bar", 0 0, L_0x55a15df692e0;  alias, 1 drivers
v0x55a15dc7e180_0 .net "r", 0 0, L_0x55a15df69170;  alias, 1 drivers
v0x55a15dc7e250_0 .net "s", 0 0, L_0x55a15df68fb0;  alias, 1 drivers
S_0x55a15dc7f190 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc7be50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df68850 .functor AND 1, L_0x55a15df688c0, L_0x55a15df69250, C4<1>, C4<1>;
L_0x55a15df688c0 .functor NOT 1, L_0x55a15df68790, C4<0>, C4<0>, C4<0>;
L_0x55a15df68980 .functor AND 1, L_0x55a15df68790, L_0x55a15def0ca0, C4<1>, C4<1>;
L_0x55a15df689f0 .functor OR 1, L_0x55a15df68980, L_0x55a15df68850, C4<0>, C4<0>;
v0x55a15dc7f3f0_0 .net *"_s1", 0 0, L_0x55a15df688c0;  1 drivers
v0x55a15dc7f4d0_0 .net "in0", 0 0, L_0x55a15df69250;  alias, 1 drivers
v0x55a15dc7f620_0 .net "in1", 0 0, L_0x55a15def0ca0;  alias, 1 drivers
v0x55a15dc7f6c0_0 .net "out", 0 0, L_0x55a15df689f0;  alias, 1 drivers
v0x55a15dc7f760_0 .net "s0", 0 0, L_0x55a15df68790;  alias, 1 drivers
v0x55a15dc7f800_0 .net "w0", 0 0, L_0x55a15df68850;  1 drivers
v0x55a15dc7f8c0_0 .net "w1", 0 0, L_0x55a15df68980;  1 drivers
S_0x55a15dc7ff80 .scope module, "obc[30]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df69530 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15da38420_0 .net "a", 0 0, L_0x55a15df69810;  1 drivers
v0x55a15da38570_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da38630_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15da386d0_0 .net "in", 0 0, L_0x55a15def0f30;  1 drivers
v0x55a15da38770_0 .net "out", 0 0, L_0x55a15df6a170;  1 drivers
v0x55a15da38810_0 .net "rw", 0 0, L_0x55a15df69530;  1 drivers
v0x55a15da388b0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15dc801f0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc7ff80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df69d90 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15da37770_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da37830_0 .net "d", 0 0, L_0x55a15df69810;  alias, 1 drivers
v0x55a15da37940_0 .net "q", 0 0, L_0x55a15df6a170;  alias, 1 drivers
v0x55a15da379e0_0 .net "q0", 0 0, L_0x55a15df69b30;  1 drivers
v0x55a15da37a80_0 .net "q_bar", 0 0, L_0x55a15df6a200;  1 drivers
S_0x55a15dc80480 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc801f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df69ce0 .functor NOT 1, L_0x55a15df69810, C4<0>, C4<0>, C4<0>;
v0x55a15dc81610_0 .net "clk", 0 0, L_0x55a15df69d90;  1 drivers
v0x55a15dc816d0_0 .net "d", 0 0, L_0x55a15df69810;  alias, 1 drivers
v0x55a15dc817a0_0 .net "q", 0 0, L_0x55a15df69b30;  alias, 1 drivers
v0x55a15dc818c0_0 .net "q_bar", 0 0, L_0x55a15df69bc0;  1 drivers
S_0x55a15dc80710 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc80480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df69920 .functor AND 1, L_0x55a15df69d90, L_0x55a15df69810, C4<1>, C4<1>;
L_0x55a15df69a50 .functor AND 1, L_0x55a15df69d90, L_0x55a15df69ce0, C4<1>, C4<1>;
v0x55a15dc81020_0 .net "a", 0 0, L_0x55a15df69920;  1 drivers
v0x55a15dc810e0_0 .net "b", 0 0, L_0x55a15df69a50;  1 drivers
v0x55a15dc811b0_0 .net "en", 0 0, L_0x55a15df69d90;  alias, 1 drivers
v0x55a15dc81280_0 .net "q", 0 0, L_0x55a15df69b30;  alias, 1 drivers
v0x55a15dc81350_0 .net "q_bar", 0 0, L_0x55a15df69bc0;  alias, 1 drivers
v0x55a15dc81440_0 .net "r", 0 0, L_0x55a15df69ce0;  1 drivers
v0x55a15dc814e0_0 .net "s", 0 0, L_0x55a15df69810;  alias, 1 drivers
S_0x55a15dc809b0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc80710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df69b30 .functor NOR 1, L_0x55a15df69a50, L_0x55a15df69bc0, C4<0>, C4<0>;
L_0x55a15df69bc0 .functor NOR 1, L_0x55a15df69920, L_0x55a15df69b30, C4<0>, C4<0>;
v0x55a15dc80c40_0 .net "q", 0 0, L_0x55a15df69b30;  alias, 1 drivers
v0x55a15dc80d20_0 .net "q_bar", 0 0, L_0x55a15df69bc0;  alias, 1 drivers
v0x55a15dc80de0_0 .net "r", 0 0, L_0x55a15df69a50;  alias, 1 drivers
v0x55a15dc80eb0_0 .net "s", 0 0, L_0x55a15df69920;  alias, 1 drivers
S_0x55a15dc819d0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc801f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df6a3a0 .functor NOT 1, L_0x55a15df69b30, C4<0>, C4<0>, C4<0>;
v0x55a15dc82aa0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da37450_0 .net "d", 0 0, L_0x55a15df69b30;  alias, 1 drivers
v0x55a15da375a0_0 .net "q", 0 0, L_0x55a15df6a170;  alias, 1 drivers
v0x55a15da37640_0 .net "q_bar", 0 0, L_0x55a15df6a200;  alias, 1 drivers
S_0x55a15dc81c30 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc819d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df69ed0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df69b30, C4<1>, C4<1>;
L_0x55a15df6a090 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df6a3a0, C4<1>, C4<1>;
v0x55a15dc824f0_0 .net "a", 0 0, L_0x55a15df69ed0;  1 drivers
v0x55a15dc825b0_0 .net "b", 0 0, L_0x55a15df6a090;  1 drivers
v0x55a15dc82680_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc82750_0 .net "q", 0 0, L_0x55a15df6a170;  alias, 1 drivers
v0x55a15dc82820_0 .net "q_bar", 0 0, L_0x55a15df6a200;  alias, 1 drivers
v0x55a15dc82910_0 .net "r", 0 0, L_0x55a15df6a3a0;  1 drivers
v0x55a15dc829b0_0 .net "s", 0 0, L_0x55a15df69b30;  alias, 1 drivers
S_0x55a15dc81e80 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc81c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df6a170 .functor NOR 1, L_0x55a15df6a090, L_0x55a15df6a200, C4<0>, C4<0>;
L_0x55a15df6a200 .functor NOR 1, L_0x55a15df69ed0, L_0x55a15df6a170, C4<0>, C4<0>;
v0x55a15dc82110_0 .net "q", 0 0, L_0x55a15df6a170;  alias, 1 drivers
v0x55a15dc821f0_0 .net "q_bar", 0 0, L_0x55a15df6a200;  alias, 1 drivers
v0x55a15dc822b0_0 .net "r", 0 0, L_0x55a15df6a090;  alias, 1 drivers
v0x55a15dc82380_0 .net "s", 0 0, L_0x55a15df69ed0;  alias, 1 drivers
S_0x55a15da37bb0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc7ff80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15df69630 .functor AND 1, L_0x55a15df696c0, L_0x55a15df6a170, C4<1>, C4<1>;
L_0x55a15df696c0 .functor NOT 1, L_0x55a15df69530, C4<0>, C4<0>, C4<0>;
L_0x55a15df69780 .functor AND 1, L_0x55a15df69530, L_0x55a15def0f30, C4<1>, C4<1>;
L_0x55a15df69810 .functor OR 1, L_0x55a15df69780, L_0x55a15df69630, C4<0>, C4<0>;
v0x55a15da37e10_0 .net *"_s1", 0 0, L_0x55a15df696c0;  1 drivers
v0x55a15da37ef0_0 .net "in0", 0 0, L_0x55a15df6a170;  alias, 1 drivers
v0x55a15da38040_0 .net "in1", 0 0, L_0x55a15def0f30;  alias, 1 drivers
v0x55a15da380e0_0 .net "out", 0 0, L_0x55a15df69810;  alias, 1 drivers
v0x55a15da38180_0 .net "s0", 0 0, L_0x55a15df69530;  alias, 1 drivers
v0x55a15da38220_0 .net "w0", 0 0, L_0x55a15df69630;  1 drivers
v0x55a15da382e0_0 .net "w1", 0 0, L_0x55a15df69780;  1 drivers
S_0x55a15da389a0 .scope module, "obc[31]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df6a450 .functor AND 1, v0x55a15dc8f5e0_0, L_0x55a15def10e0, C4<1>, C4<1>;
v0x55a15dc8bc60_0 .net "a", 0 0, L_0x55a15dc8c540;  1 drivers
v0x55a15dc8bdb0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc8be70_0 .net "en", 0 0, L_0x55a15def10e0;  alias, 1 drivers
v0x55a15dc8bf10_0 .net "in", 0 0, L_0x55a15def0e30;  1 drivers
v0x55a15dc8bfb0_0 .net "out", 0 0, L_0x55a15df6b370;  1 drivers
v0x55a15dc8c050_0 .net "rw", 0 0, L_0x55a15df6a450;  1 drivers
v0x55a15dc8c0f0_0 .net "write", 0 0, v0x55a15dc8f5e0_0;  alias, 1 drivers
S_0x55a15da38c10 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15da389a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df6afe0 .functor NOT 1, v0x55a15dc8f2c0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc8afb0_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc8b070_0 .net "d", 0 0, L_0x55a15dc8c540;  alias, 1 drivers
v0x55a15dc8b180_0 .net "q", 0 0, L_0x55a15df6b370;  alias, 1 drivers
v0x55a15dc8b220_0 .net "q0", 0 0, L_0x55a15df6ae00;  1 drivers
v0x55a15dc8b2c0_0 .net "q_bar", 0 0, L_0x55a15df6b3e0;  1 drivers
S_0x55a15da38ea0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15da38c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df6af70 .functor NOT 1, L_0x55a15dc8c540, C4<0>, C4<0>, C4<0>;
v0x55a15da3a030_0 .net "clk", 0 0, L_0x55a15df6afe0;  1 drivers
v0x55a15da3a0f0_0 .net "d", 0 0, L_0x55a15dc8c540;  alias, 1 drivers
v0x55a15da3a1c0_0 .net "q", 0 0, L_0x55a15df6ae00;  alias, 1 drivers
v0x55a15da3a2e0_0 .net "q_bar", 0 0, L_0x55a15df6ae70;  1 drivers
S_0x55a15da39130 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da38ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15dc8c650 .functor AND 1, L_0x55a15df6afe0, L_0x55a15dc8c540, C4<1>, C4<1>;
L_0x55a15df6ad40 .functor AND 1, L_0x55a15df6afe0, L_0x55a15df6af70, C4<1>, C4<1>;
v0x55a15da39a40_0 .net "a", 0 0, L_0x55a15dc8c650;  1 drivers
v0x55a15da39b00_0 .net "b", 0 0, L_0x55a15df6ad40;  1 drivers
v0x55a15da39bd0_0 .net "en", 0 0, L_0x55a15df6afe0;  alias, 1 drivers
v0x55a15da39ca0_0 .net "q", 0 0, L_0x55a15df6ae00;  alias, 1 drivers
v0x55a15da39d70_0 .net "q_bar", 0 0, L_0x55a15df6ae70;  alias, 1 drivers
v0x55a15da39e60_0 .net "r", 0 0, L_0x55a15df6af70;  1 drivers
v0x55a15da39f00_0 .net "s", 0 0, L_0x55a15dc8c540;  alias, 1 drivers
S_0x55a15da393d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da39130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df6ae00 .functor NOR 1, L_0x55a15df6ad40, L_0x55a15df6ae70, C4<0>, C4<0>;
L_0x55a15df6ae70 .functor NOR 1, L_0x55a15dc8c650, L_0x55a15df6ae00, C4<0>, C4<0>;
v0x55a15da39660_0 .net "q", 0 0, L_0x55a15df6ae00;  alias, 1 drivers
v0x55a15da39740_0 .net "q_bar", 0 0, L_0x55a15df6ae70;  alias, 1 drivers
v0x55a15da39800_0 .net "r", 0 0, L_0x55a15df6ad40;  alias, 1 drivers
v0x55a15da398d0_0 .net "s", 0 0, L_0x55a15dc8c650;  alias, 1 drivers
S_0x55a15da3a3f0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15da38c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15df6b560 .functor NOT 1, L_0x55a15df6ae00, C4<0>, C4<0>, C4<0>;
v0x55a15dc8ac10_0 .net "clk", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15dc8acb0_0 .net "d", 0 0, L_0x55a15df6ae00;  alias, 1 drivers
v0x55a15dc8ade0_0 .net "q", 0 0, L_0x55a15df6b370;  alias, 1 drivers
v0x55a15dc8ae80_0 .net "q_bar", 0 0, L_0x55a15df6b3e0;  alias, 1 drivers
S_0x55a15da3a650 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15da3a3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15df6b0e0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df6ae00, C4<1>, C4<1>;
L_0x55a15df6b2b0 .functor AND 1, v0x55a15dc8f2c0_0, L_0x55a15df6b560, C4<1>, C4<1>;
v0x55a15da3af10_0 .net "a", 0 0, L_0x55a15df6b0e0;  1 drivers
v0x55a15da3afd0_0 .net "b", 0 0, L_0x55a15df6b2b0;  1 drivers
v0x55a15da3b0a0_0 .net "en", 0 0, v0x55a15dc8f2c0_0;  alias, 1 drivers
v0x55a15da3b170_0 .net "q", 0 0, L_0x55a15df6b370;  alias, 1 drivers
v0x55a15da3b240_0 .net "q_bar", 0 0, L_0x55a15df6b3e0;  alias, 1 drivers
v0x55a15da3b330_0 .net "r", 0 0, L_0x55a15df6b560;  1 drivers
v0x55a15dc8ab70_0 .net "s", 0 0, L_0x55a15df6ae00;  alias, 1 drivers
S_0x55a15da3a8a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15da3a650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15df6b370 .functor NOR 1, L_0x55a15df6b2b0, L_0x55a15df6b3e0, C4<0>, C4<0>;
L_0x55a15df6b3e0 .functor NOR 1, L_0x55a15df6b0e0, L_0x55a15df6b370, C4<0>, C4<0>;
v0x55a15da3ab30_0 .net "q", 0 0, L_0x55a15df6b370;  alias, 1 drivers
v0x55a15da3ac10_0 .net "q_bar", 0 0, L_0x55a15df6b3e0;  alias, 1 drivers
v0x55a15da3acd0_0 .net "r", 0 0, L_0x55a15df6b2b0;  alias, 1 drivers
v0x55a15da3ada0_0 .net "s", 0 0, L_0x55a15df6b0e0;  alias, 1 drivers
S_0x55a15dc8b3f0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15da389a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15dc8c360 .functor AND 1, L_0x55a15dc8c3f0, L_0x55a15df6b370, C4<1>, C4<1>;
L_0x55a15dc8c3f0 .functor NOT 1, L_0x55a15df6a450, C4<0>, C4<0>, C4<0>;
L_0x55a15dc8c4b0 .functor AND 1, L_0x55a15df6a450, L_0x55a15def0e30, C4<1>, C4<1>;
L_0x55a15dc8c540 .functor OR 1, L_0x55a15dc8c4b0, L_0x55a15dc8c360, C4<0>, C4<0>;
v0x55a15dc8b650_0 .net *"_s1", 0 0, L_0x55a15dc8c3f0;  1 drivers
v0x55a15dc8b730_0 .net "in0", 0 0, L_0x55a15df6b370;  alias, 1 drivers
v0x55a15dc8b880_0 .net "in1", 0 0, L_0x55a15def0e30;  alias, 1 drivers
v0x55a15dc8b920_0 .net "out", 0 0, L_0x55a15dc8c540;  alias, 1 drivers
v0x55a15dc8b9c0_0 .net "s0", 0 0, L_0x55a15df6a450;  alias, 1 drivers
v0x55a15dc8ba60_0 .net "w0", 0 0, L_0x55a15dc8c360;  1 drivers
v0x55a15dc8bb20_0 .net "w1", 0 0, L_0x55a15dc8c4b0;  1 drivers
S_0x55a15d3cf470 .scope module, "REGISTER_32BIT_TB" "REGISTER_32BIT_TB" 54 1;
 .timescale 0 0;
v0x55a15dd33980_0 .var "clk", 0 0;
v0x55a15dd33a20_0 .var "en", 0 0;
v0x55a15dd33ae0_0 .var/i "i", 31 0;
v0x55a15dd33ba0_0 .var "in", 31 0;
v0x55a15dd33c60_0 .var/i "j", 31 0;
v0x55a15dd33d70_0 .var/i "k", 31 0;
v0x55a15dd33e50_0 .var/i "l", 31 0;
v0x55a15dd33f30_0 .net "out", 31 0, L_0x55a15e05da40;  1 drivers
v0x55a15dd33ff0_0 .var "write", 0 0;
S_0x55a15dc8f680 .scope module, "reg1" "REGISTER_32BIT" 54 5, 49 1 0, S_0x55a15d3cf470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "write"
    .port_info 2 /INPUT 32 "in"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
v0x55a15dd328b0_0 .net "clk", 0 0, v0x55a15dd33980_0;  1 drivers
v0x55a15dcd33f0_0 .net "en", 0 0, v0x55a15dd33a20_0;  1 drivers
v0x55a15dcd34b0_0 .net "in", 31 0, v0x55a15dd33ba0_0;  1 drivers
v0x55a15dcd3550_0 .net "out", 31 0, L_0x55a15e05da40;  alias, 1 drivers
v0x55a15dcd3630_0 .net "write", 0 0, v0x55a15dd33ff0_0;  1 drivers
LS_0x55a15e05da40_0_0 .concat [ 1 1 1 1], L_0x55a15e044130, L_0x55a15e044ab0, L_0x55a15e045650, L_0x55a15e046310;
LS_0x55a15e05da40_0_4 .concat [ 1 1 1 1], L_0x55a15e046fd0, L_0x55a15e047c90, L_0x55a15e048950, L_0x55a15e049610;
LS_0x55a15e05da40_0_8 .concat [ 1 1 1 1], L_0x55a15e04a2d0, L_0x55a15e04af90, L_0x55a15e04bc50, L_0x55a15e04c910;
LS_0x55a15e05da40_0_12 .concat [ 1 1 1 1], L_0x55a15e04d5d0, L_0x55a15e04e290, L_0x55a15e04ef50, L_0x55a15e04fc10;
LS_0x55a15e05da40_0_16 .concat [ 1 1 1 1], L_0x55a15e0508d0, L_0x55a15e051590, L_0x55a15e052250, L_0x55a15e052f10;
LS_0x55a15e05da40_0_20 .concat [ 1 1 1 1], L_0x55a15e053bd0, L_0x55a15e054890, L_0x55a15e055550, L_0x55a15e056210;
LS_0x55a15e05da40_0_24 .concat [ 1 1 1 1], L_0x55a15e056ed0, L_0x55a15e057b90, L_0x55a15e058850, L_0x55a15e0594c0;
LS_0x55a15e05da40_0_28 .concat [ 1 1 1 1], L_0x55a15e05a180, L_0x55a15e05ae40, L_0x55a15e05cb20, L_0x55a15e05d7e0;
LS_0x55a15e05da40_1_0 .concat [ 4 4 4 4], LS_0x55a15e05da40_0_0, LS_0x55a15e05da40_0_4, LS_0x55a15e05da40_0_8, LS_0x55a15e05da40_0_12;
LS_0x55a15e05da40_1_4 .concat [ 4 4 4 4], LS_0x55a15e05da40_0_16, LS_0x55a15e05da40_0_20, LS_0x55a15e05da40_0_24, LS_0x55a15e05da40_0_28;
L_0x55a15e05da40 .concat [ 16 16 0 0], LS_0x55a15e05da40_1_0, LS_0x55a15e05da40_1_4;
L_0x55a15e05dc40 .part v0x55a15dd33ba0_0, 0, 1;
L_0x55a15e05dd30 .part v0x55a15dd33ba0_0, 1, 1;
L_0x55a15e05ddd0 .part v0x55a15dd33ba0_0, 2, 1;
L_0x55a15e05de70 .part v0x55a15dd33ba0_0, 3, 1;
L_0x55a15e05df10 .part v0x55a15dd33ba0_0, 4, 1;
L_0x55a15e05dfb0 .part v0x55a15dd33ba0_0, 5, 1;
L_0x55a15e05e050 .part v0x55a15dd33ba0_0, 6, 1;
L_0x55a15e05e250 .part v0x55a15dd33ba0_0, 7, 1;
L_0x55a15e05e2f0 .part v0x55a15dd33ba0_0, 8, 1;
L_0x55a15e05e3f0 .part v0x55a15dd33ba0_0, 9, 1;
L_0x55a15e05e490 .part v0x55a15dd33ba0_0, 10, 1;
L_0x55a15e05e5a0 .part v0x55a15dd33ba0_0, 11, 1;
L_0x55a15e05e640 .part v0x55a15dd33ba0_0, 12, 1;
L_0x55a15e05e760 .part v0x55a15dd33ba0_0, 13, 1;
L_0x55a15e05e800 .part v0x55a15dd33ba0_0, 14, 1;
L_0x55a15e05e930 .part v0x55a15dd33ba0_0, 15, 1;
L_0x55a15e05e9d0 .part v0x55a15dd33ba0_0, 16, 1;
L_0x55a15e05eb10 .part v0x55a15dd33ba0_0, 17, 1;
L_0x55a15e05ebb0 .part v0x55a15dd33ba0_0, 18, 1;
L_0x55a15e05ea70 .part v0x55a15dd33ba0_0, 19, 1;
L_0x55a15e05ed00 .part v0x55a15dd33ba0_0, 20, 1;
L_0x55a15e05ec50 .part v0x55a15dd33ba0_0, 21, 1;
L_0x55a15e05ee60 .part v0x55a15dd33ba0_0, 22, 1;
L_0x55a15e05eda0 .part v0x55a15dd33ba0_0, 23, 1;
L_0x55a15e05efd0 .part v0x55a15dd33ba0_0, 24, 1;
L_0x55a15e05ef00 .part v0x55a15dd33ba0_0, 25, 1;
L_0x55a15e05f150 .part v0x55a15dd33ba0_0, 26, 1;
L_0x55a15e05f070 .part v0x55a15dd33ba0_0, 27, 1;
L_0x55a15e05f2e0 .part v0x55a15dd33ba0_0, 28, 1;
L_0x55a15e05f1f0 .part v0x55a15dd33ba0_0, 29, 1;
L_0x55a15e05f480 .part v0x55a15dd33ba0_0, 30, 1;
L_0x55a15e05f380 .part v0x55a15dd33ba0_0, 31, 1;
S_0x55a15dc8f8f0 .scope module, "obc[0]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e040bc0 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dc93060_0 .net "a", 0 0, L_0x55a15e043100;  1 drivers
v0x55a15dc931b0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dc93270_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dc93310_0 .net "in", 0 0, L_0x55a15e05dc40;  1 drivers
v0x55a15dc933b0_0 .net "out", 0 0, L_0x55a15e044130;  1 drivers
v0x55a15dc93450_0 .net "rw", 0 0, L_0x55a15e040bc0;  1 drivers
v0x55a15dc934f0_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dc8fb80 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc8f8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e043f40 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc923f0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dc92500_0 .net "d", 0 0, L_0x55a15e043100;  alias, 1 drivers
v0x55a15dc92610_0 .net "q", 0 0, L_0x55a15e044130;  alias, 1 drivers
v0x55a15dc926b0_0 .net "q0", 0 0, L_0x55a15e043df0;  1 drivers
v0x55a15dc92750_0 .net "q_bar", 0 0, L_0x55a15e0441a0;  1 drivers
S_0x55a15dc8fde0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc8fb80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e043ed0 .functor NOT 1, L_0x55a15e043100, C4<0>, C4<0>, C4<0>;
v0x55a15dc90dc0_0 .net "clk", 0 0, L_0x55a15e043f40;  1 drivers
v0x55a15dc90e80_0 .net "d", 0 0, L_0x55a15e043100;  alias, 1 drivers
v0x55a15dc90f20_0 .net "q", 0 0, L_0x55a15e043df0;  alias, 1 drivers
v0x55a15dc91010_0 .net "q_bar", 0 0, L_0x55a15e043e60;  1 drivers
S_0x55a15dc90040 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc8fde0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e040f30 .functor AND 1, L_0x55a15e043f40, L_0x55a15e043100, C4<1>, C4<1>;
L_0x55a15e042470 .functor AND 1, L_0x55a15e043f40, L_0x55a15e043ed0, C4<1>, C4<1>;
v0x55a15dc90890_0 .net "a", 0 0, L_0x55a15e040f30;  1 drivers
v0x55a15dc90950_0 .net "b", 0 0, L_0x55a15e042470;  1 drivers
v0x55a15dc909f0_0 .net "en", 0 0, L_0x55a15e043f40;  alias, 1 drivers
v0x55a15dc90a90_0 .net "q", 0 0, L_0x55a15e043df0;  alias, 1 drivers
v0x55a15dc90b30_0 .net "q_bar", 0 0, L_0x55a15e043e60;  alias, 1 drivers
v0x55a15dc90c20_0 .net "r", 0 0, L_0x55a15e043ed0;  1 drivers
v0x55a15dc90cc0_0 .net "s", 0 0, L_0x55a15e043100;  alias, 1 drivers
S_0x55a15dc902b0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc90040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e043df0 .functor NOR 1, L_0x55a15e042470, L_0x55a15e043e60, C4<0>, C4<0>;
L_0x55a15e043e60 .functor NOR 1, L_0x55a15e040f30, L_0x55a15e043df0, C4<0>, C4<0>;
v0x55a15dc90510_0 .net "q", 0 0, L_0x55a15e043df0;  alias, 1 drivers
v0x55a15dc905f0_0 .net "q_bar", 0 0, L_0x55a15e043e60;  alias, 1 drivers
v0x55a15dc906b0_0 .net "r", 0 0, L_0x55a15e042470;  alias, 1 drivers
v0x55a15dc90750_0 .net "s", 0 0, L_0x55a15e040f30;  alias, 1 drivers
S_0x55a15dc91120 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc8fb80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e044210 .functor NOT 1, L_0x55a15e043df0, C4<0>, C4<0>, C4<0>;
v0x55a15dc920c0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dc92180_0 .net "d", 0 0, L_0x55a15e043df0;  alias, 1 drivers
v0x55a15dc92220_0 .net "q", 0 0, L_0x55a15e044130;  alias, 1 drivers
v0x55a15dc922c0_0 .net "q_bar", 0 0, L_0x55a15e0441a0;  alias, 1 drivers
S_0x55a15dc91380 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc91120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e043fb0 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e043df0, C4<1>, C4<1>;
L_0x55a15e044070 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e044210, C4<1>, C4<1>;
v0x55a15dc91bb0_0 .net "a", 0 0, L_0x55a15e043fb0;  1 drivers
v0x55a15dc91c70_0 .net "b", 0 0, L_0x55a15e044070;  1 drivers
v0x55a15dc91d10_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dc91db0_0 .net "q", 0 0, L_0x55a15e044130;  alias, 1 drivers
v0x55a15dc91e50_0 .net "q_bar", 0 0, L_0x55a15e0441a0;  alias, 1 drivers
v0x55a15dc91f40_0 .net "r", 0 0, L_0x55a15e044210;  1 drivers
v0x55a15dc91fe0_0 .net "s", 0 0, L_0x55a15e043df0;  alias, 1 drivers
S_0x55a15dc915d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc91380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e044130 .functor NOR 1, L_0x55a15e044070, L_0x55a15e0441a0, C4<0>, C4<0>;
L_0x55a15e0441a0 .functor NOR 1, L_0x55a15e043fb0, L_0x55a15e044130, C4<0>, C4<0>;
v0x55a15dc91830_0 .net "q", 0 0, L_0x55a15e044130;  alias, 1 drivers
v0x55a15dc91910_0 .net "q_bar", 0 0, L_0x55a15e0441a0;  alias, 1 drivers
v0x55a15dc919d0_0 .net "r", 0 0, L_0x55a15e044070;  alias, 1 drivers
v0x55a15dc91a70_0 .net "s", 0 0, L_0x55a15e043fb0;  alias, 1 drivers
S_0x55a15dc92880 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc8f8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e043720 .functor AND 1, L_0x55a15e040d70, L_0x55a15e044130, C4<1>, C4<1>;
L_0x55a15e040d70 .functor NOT 1, L_0x55a15e040bc0, C4<0>, C4<0>, C4<0>;
L_0x55a15e042210 .functor AND 1, L_0x55a15e040bc0, L_0x55a15e05dc40, C4<1>, C4<1>;
L_0x55a15e043100 .functor OR 1, L_0x55a15e042210, L_0x55a15e043720, C4<0>, C4<0>;
v0x55a15dc92ae0_0 .net *"_s1", 0 0, L_0x55a15e040d70;  1 drivers
v0x55a15dc92bc0_0 .net "in0", 0 0, L_0x55a15e044130;  alias, 1 drivers
v0x55a15dc92c80_0 .net "in1", 0 0, L_0x55a15e05dc40;  alias, 1 drivers
v0x55a15dc92d20_0 .net "out", 0 0, L_0x55a15e043100;  alias, 1 drivers
v0x55a15dc92dc0_0 .net "s0", 0 0, L_0x55a15e040bc0;  alias, 1 drivers
v0x55a15dc92e60_0 .net "w0", 0 0, L_0x55a15e043720;  1 drivers
v0x55a15dc92f20_0 .net "w1", 0 0, L_0x55a15e042210;  1 drivers
S_0x55a15dc935f0 .scope module, "obc[1]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e044280 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dc97030_0 .net "a", 0 0, L_0x55a15e0444e0;  1 drivers
v0x55a15dc97180_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dc97240_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dc972e0_0 .net "in", 0 0, L_0x55a15e05dd30;  1 drivers
v0x55a15dc973b0_0 .net "out", 0 0, L_0x55a15e044ab0;  1 drivers
v0x55a15dc97450_0 .net "rw", 0 0, L_0x55a15e044280;  1 drivers
v0x55a15dc974f0_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dc93880 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc935f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e044910 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc96380_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dc96440_0 .net "d", 0 0, L_0x55a15e0444e0;  alias, 1 drivers
v0x55a15dc96550_0 .net "q", 0 0, L_0x55a15e044ab0;  alias, 1 drivers
v0x55a15dc965f0_0 .net "q0", 0 0, L_0x55a15e0447c0;  1 drivers
v0x55a15dc96690_0 .net "q_bar", 0 0, L_0x55a15e044b20;  1 drivers
S_0x55a15dc93ac0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc93880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e0448a0 .functor NOT 1, L_0x55a15e0444e0, C4<0>, C4<0>, C4<0>;
v0x55a15dc94ad0_0 .net "clk", 0 0, L_0x55a15e044910;  1 drivers
v0x55a15dc94b90_0 .net "d", 0 0, L_0x55a15e0444e0;  alias, 1 drivers
v0x55a15dc94c60_0 .net "q", 0 0, L_0x55a15e0447c0;  alias, 1 drivers
v0x55a15dc94d80_0 .net "q_bar", 0 0, L_0x55a15e044830;  1 drivers
S_0x55a15dc93d20 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc93ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e0445f0 .functor AND 1, L_0x55a15e044910, L_0x55a15e0444e0, C4<1>, C4<1>;
L_0x55a15e044700 .functor AND 1, L_0x55a15e044910, L_0x55a15e0448a0, C4<1>, C4<1>;
v0x55a15dc94570_0 .net "a", 0 0, L_0x55a15e0445f0;  1 drivers
v0x55a15dc94630_0 .net "b", 0 0, L_0x55a15e044700;  1 drivers
v0x55a15dc946d0_0 .net "en", 0 0, L_0x55a15e044910;  alias, 1 drivers
v0x55a15dc94770_0 .net "q", 0 0, L_0x55a15e0447c0;  alias, 1 drivers
v0x55a15dc94810_0 .net "q_bar", 0 0, L_0x55a15e044830;  alias, 1 drivers
v0x55a15dc94900_0 .net "r", 0 0, L_0x55a15e0448a0;  1 drivers
v0x55a15dc949a0_0 .net "s", 0 0, L_0x55a15e0444e0;  alias, 1 drivers
S_0x55a15dc93f90 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc93d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e0447c0 .functor NOR 1, L_0x55a15e044700, L_0x55a15e044830, C4<0>, C4<0>;
L_0x55a15e044830 .functor NOR 1, L_0x55a15e0445f0, L_0x55a15e0447c0, C4<0>, C4<0>;
v0x55a15dc941f0_0 .net "q", 0 0, L_0x55a15e0447c0;  alias, 1 drivers
v0x55a15dc942d0_0 .net "q_bar", 0 0, L_0x55a15e044830;  alias, 1 drivers
v0x55a15dc94390_0 .net "r", 0 0, L_0x55a15e044700;  alias, 1 drivers
v0x55a15dc94430_0 .net "s", 0 0, L_0x55a15e0445f0;  alias, 1 drivers
S_0x55a15dc94e90 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc93880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e044ca0 .functor NOT 1, L_0x55a15e0447c0, C4<0>, C4<0>, C4<0>;
v0x55a15dc95fa0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dc96060_0 .net "d", 0 0, L_0x55a15e0447c0;  alias, 1 drivers
v0x55a15dc961b0_0 .net "q", 0 0, L_0x55a15e044ab0;  alias, 1 drivers
v0x55a15dc96250_0 .net "q_bar", 0 0, L_0x55a15e044b20;  alias, 1 drivers
S_0x55a15dc950f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc94e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e044980 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e0447c0, C4<1>, C4<1>;
L_0x55a15e0449f0 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e044ca0, C4<1>, C4<1>;
v0x55a15dc959b0_0 .net "a", 0 0, L_0x55a15e044980;  1 drivers
v0x55a15dc95a70_0 .net "b", 0 0, L_0x55a15e0449f0;  1 drivers
v0x55a15dc95b40_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dc95ca0_0 .net "q", 0 0, L_0x55a15e044ab0;  alias, 1 drivers
v0x55a15dc95d70_0 .net "q_bar", 0 0, L_0x55a15e044b20;  alias, 1 drivers
v0x55a15dc95e10_0 .net "r", 0 0, L_0x55a15e044ca0;  1 drivers
v0x55a15dc95eb0_0 .net "s", 0 0, L_0x55a15e0447c0;  alias, 1 drivers
S_0x55a15dc95340 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc950f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e044ab0 .functor NOR 1, L_0x55a15e0449f0, L_0x55a15e044b20, C4<0>, C4<0>;
L_0x55a15e044b20 .functor NOR 1, L_0x55a15e044980, L_0x55a15e044ab0, C4<0>, C4<0>;
v0x55a15dc955d0_0 .net "q", 0 0, L_0x55a15e044ab0;  alias, 1 drivers
v0x55a15dc956b0_0 .net "q_bar", 0 0, L_0x55a15e044b20;  alias, 1 drivers
v0x55a15dc95770_0 .net "r", 0 0, L_0x55a15e0449f0;  alias, 1 drivers
v0x55a15dc95840_0 .net "s", 0 0, L_0x55a15e044980;  alias, 1 drivers
S_0x55a15dc967c0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc935f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e044340 .functor AND 1, L_0x55a15e0443b0, L_0x55a15e044ab0, C4<1>, C4<1>;
L_0x55a15e0443b0 .functor NOT 1, L_0x55a15e044280, C4<0>, C4<0>, C4<0>;
L_0x55a15e044470 .functor AND 1, L_0x55a15e044280, L_0x55a15e05dd30, C4<1>, C4<1>;
L_0x55a15e0444e0 .functor OR 1, L_0x55a15e044470, L_0x55a15e044340, C4<0>, C4<0>;
v0x55a15dc96a20_0 .net *"_s1", 0 0, L_0x55a15e0443b0;  1 drivers
v0x55a15dc96b00_0 .net "in0", 0 0, L_0x55a15e044ab0;  alias, 1 drivers
v0x55a15dc96c50_0 .net "in1", 0 0, L_0x55a15e05dd30;  alias, 1 drivers
v0x55a15dc96cf0_0 .net "out", 0 0, L_0x55a15e0444e0;  alias, 1 drivers
v0x55a15dc96d90_0 .net "s0", 0 0, L_0x55a15e044280;  alias, 1 drivers
v0x55a15dc96e30_0 .net "w0", 0 0, L_0x55a15e044340;  1 drivers
v0x55a15dc96ef0_0 .net "w1", 0 0, L_0x55a15e044470;  1 drivers
S_0x55a15dc975f0 .scope module, "obc[2]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e044d10 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dc9b100_0 .net "a", 0 0, L_0x55a15e044f70;  1 drivers
v0x55a15dc9b250_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dc9b310_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dc9b3b0_0 .net "in", 0 0, L_0x55a15e05ddd0;  1 drivers
v0x55a15dc9b450_0 .net "out", 0 0, L_0x55a15e045650;  1 drivers
v0x55a15dc9b540_0 .net "rw", 0 0, L_0x55a15e044d10;  1 drivers
v0x55a15dc9b5e0_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dc97870 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc975f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e0453a0 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc9a450_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dc9a510_0 .net "d", 0 0, L_0x55a15e044f70;  alias, 1 drivers
v0x55a15dc9a620_0 .net "q", 0 0, L_0x55a15e045650;  alias, 1 drivers
v0x55a15dc9a6c0_0 .net "q0", 0 0, L_0x55a15e045250;  1 drivers
v0x55a15dc9a760_0 .net "q_bar", 0 0, L_0x55a15e0456c0;  1 drivers
S_0x55a15dc97ae0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc97870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e045330 .functor NOT 1, L_0x55a15e044f70, C4<0>, C4<0>, C4<0>;
v0x55a15dc98c70_0 .net "clk", 0 0, L_0x55a15e0453a0;  1 drivers
v0x55a15dc98d30_0 .net "d", 0 0, L_0x55a15e044f70;  alias, 1 drivers
v0x55a15dc98e00_0 .net "q", 0 0, L_0x55a15e045250;  alias, 1 drivers
v0x55a15dc98f20_0 .net "q_bar", 0 0, L_0x55a15e0452c0;  1 drivers
S_0x55a15dc97d70 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc97ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e045080 .functor AND 1, L_0x55a15e0453a0, L_0x55a15e044f70, C4<1>, C4<1>;
L_0x55a15e045190 .functor AND 1, L_0x55a15e0453a0, L_0x55a15e045330, C4<1>, C4<1>;
v0x55a15dc98680_0 .net "a", 0 0, L_0x55a15e045080;  1 drivers
v0x55a15dc98740_0 .net "b", 0 0, L_0x55a15e045190;  1 drivers
v0x55a15dc98810_0 .net "en", 0 0, L_0x55a15e0453a0;  alias, 1 drivers
v0x55a15dc988e0_0 .net "q", 0 0, L_0x55a15e045250;  alias, 1 drivers
v0x55a15dc989b0_0 .net "q_bar", 0 0, L_0x55a15e0452c0;  alias, 1 drivers
v0x55a15dc98aa0_0 .net "r", 0 0, L_0x55a15e045330;  1 drivers
v0x55a15dc98b40_0 .net "s", 0 0, L_0x55a15e044f70;  alias, 1 drivers
S_0x55a15dc98010 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc97d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e045250 .functor NOR 1, L_0x55a15e045190, L_0x55a15e0452c0, C4<0>, C4<0>;
L_0x55a15e0452c0 .functor NOR 1, L_0x55a15e045080, L_0x55a15e045250, C4<0>, C4<0>;
v0x55a15dc982a0_0 .net "q", 0 0, L_0x55a15e045250;  alias, 1 drivers
v0x55a15dc98380_0 .net "q_bar", 0 0, L_0x55a15e0452c0;  alias, 1 drivers
v0x55a15dc98440_0 .net "r", 0 0, L_0x55a15e045190;  alias, 1 drivers
v0x55a15dc98510_0 .net "s", 0 0, L_0x55a15e045080;  alias, 1 drivers
S_0x55a15dc99030 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc97870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e045840 .functor NOT 1, L_0x55a15e045250, C4<0>, C4<0>, C4<0>;
v0x55a15dc9a100_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dc9a1c0_0 .net "d", 0 0, L_0x55a15e045250;  alias, 1 drivers
v0x55a15dc9a280_0 .net "q", 0 0, L_0x55a15e045650;  alias, 1 drivers
v0x55a15dc9a320_0 .net "q_bar", 0 0, L_0x55a15e0456c0;  alias, 1 drivers
S_0x55a15dc99290 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc99030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e045410 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e045250, C4<1>, C4<1>;
L_0x55a15e045590 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e045840, C4<1>, C4<1>;
v0x55a15dc99b50_0 .net "a", 0 0, L_0x55a15e045410;  1 drivers
v0x55a15dc99c10_0 .net "b", 0 0, L_0x55a15e045590;  1 drivers
v0x55a15dc99ce0_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dc99db0_0 .net "q", 0 0, L_0x55a15e045650;  alias, 1 drivers
v0x55a15dc99e80_0 .net "q_bar", 0 0, L_0x55a15e0456c0;  alias, 1 drivers
v0x55a15dc99f70_0 .net "r", 0 0, L_0x55a15e045840;  1 drivers
v0x55a15dc9a010_0 .net "s", 0 0, L_0x55a15e045250;  alias, 1 drivers
S_0x55a15dc994e0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc99290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e045650 .functor NOR 1, L_0x55a15e045590, L_0x55a15e0456c0, C4<0>, C4<0>;
L_0x55a15e0456c0 .functor NOR 1, L_0x55a15e045410, L_0x55a15e045650, C4<0>, C4<0>;
v0x55a15dc99770_0 .net "q", 0 0, L_0x55a15e045650;  alias, 1 drivers
v0x55a15dc99850_0 .net "q_bar", 0 0, L_0x55a15e0456c0;  alias, 1 drivers
v0x55a15dc99910_0 .net "r", 0 0, L_0x55a15e045590;  alias, 1 drivers
v0x55a15dc999e0_0 .net "s", 0 0, L_0x55a15e045410;  alias, 1 drivers
S_0x55a15dc9a890 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc975f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e044dd0 .functor AND 1, L_0x55a15e044e40, L_0x55a15e045650, C4<1>, C4<1>;
L_0x55a15e044e40 .functor NOT 1, L_0x55a15e044d10, C4<0>, C4<0>, C4<0>;
L_0x55a15e044f00 .functor AND 1, L_0x55a15e044d10, L_0x55a15e05ddd0, C4<1>, C4<1>;
L_0x55a15e044f70 .functor OR 1, L_0x55a15e044f00, L_0x55a15e044dd0, C4<0>, C4<0>;
v0x55a15dc9aaf0_0 .net *"_s1", 0 0, L_0x55a15e044e40;  1 drivers
v0x55a15dc9abd0_0 .net "in0", 0 0, L_0x55a15e045650;  alias, 1 drivers
v0x55a15dc9ad20_0 .net "in1", 0 0, L_0x55a15e05ddd0;  alias, 1 drivers
v0x55a15dc9adc0_0 .net "out", 0 0, L_0x55a15e044f70;  alias, 1 drivers
v0x55a15dc9ae60_0 .net "s0", 0 0, L_0x55a15e044d10;  alias, 1 drivers
v0x55a15dc9af00_0 .net "w0", 0 0, L_0x55a15e044dd0;  1 drivers
v0x55a15dc9afc0_0 .net "w1", 0 0, L_0x55a15e044f00;  1 drivers
S_0x55a15dc9b6f0 .scope module, "obc[3]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e0458b0 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dc9f270_0 .net "a", 0 0, L_0x55a15e045b10;  1 drivers
v0x55a15dc9f3c0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dc9f480_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dc9f520_0 .net "in", 0 0, L_0x55a15e05de70;  1 drivers
v0x55a15dc9f5c0_0 .net "out", 0 0, L_0x55a15e046310;  1 drivers
v0x55a15dc9f660_0 .net "rw", 0 0, L_0x55a15e0458b0;  1 drivers
v0x55a15dc9f700_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dc9b960 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc9b6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e045fd0 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dc9e5c0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dc9e680_0 .net "d", 0 0, L_0x55a15e045b10;  alias, 1 drivers
v0x55a15dc9e790_0 .net "q", 0 0, L_0x55a15e046310;  alias, 1 drivers
v0x55a15dc9e830_0 .net "q0", 0 0, L_0x55a15e045df0;  1 drivers
v0x55a15dc9e8d0_0 .net "q_bar", 0 0, L_0x55a15e046380;  1 drivers
S_0x55a15dc9bbc0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc9b960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e045f60 .functor NOT 1, L_0x55a15e045b10, C4<0>, C4<0>, C4<0>;
v0x55a15dc9cd50_0 .net "clk", 0 0, L_0x55a15e045fd0;  1 drivers
v0x55a15dc9ce10_0 .net "d", 0 0, L_0x55a15e045b10;  alias, 1 drivers
v0x55a15dc9cee0_0 .net "q", 0 0, L_0x55a15e045df0;  alias, 1 drivers
v0x55a15dc9d000_0 .net "q_bar", 0 0, L_0x55a15e045e60;  1 drivers
S_0x55a15dc9be50 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc9bbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e045c20 .functor AND 1, L_0x55a15e045fd0, L_0x55a15e045b10, C4<1>, C4<1>;
L_0x55a15e045d30 .functor AND 1, L_0x55a15e045fd0, L_0x55a15e045f60, C4<1>, C4<1>;
v0x55a15dc9c760_0 .net "a", 0 0, L_0x55a15e045c20;  1 drivers
v0x55a15dc9c820_0 .net "b", 0 0, L_0x55a15e045d30;  1 drivers
v0x55a15dc9c8f0_0 .net "en", 0 0, L_0x55a15e045fd0;  alias, 1 drivers
v0x55a15dc9c9c0_0 .net "q", 0 0, L_0x55a15e045df0;  alias, 1 drivers
v0x55a15dc9ca90_0 .net "q_bar", 0 0, L_0x55a15e045e60;  alias, 1 drivers
v0x55a15dc9cb80_0 .net "r", 0 0, L_0x55a15e045f60;  1 drivers
v0x55a15dc9cc20_0 .net "s", 0 0, L_0x55a15e045b10;  alias, 1 drivers
S_0x55a15dc9c0f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc9be50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e045df0 .functor NOR 1, L_0x55a15e045d30, L_0x55a15e045e60, C4<0>, C4<0>;
L_0x55a15e045e60 .functor NOR 1, L_0x55a15e045c20, L_0x55a15e045df0, C4<0>, C4<0>;
v0x55a15dc9c380_0 .net "q", 0 0, L_0x55a15e045df0;  alias, 1 drivers
v0x55a15dc9c460_0 .net "q_bar", 0 0, L_0x55a15e045e60;  alias, 1 drivers
v0x55a15dc9c520_0 .net "r", 0 0, L_0x55a15e045d30;  alias, 1 drivers
v0x55a15dc9c5f0_0 .net "s", 0 0, L_0x55a15e045c20;  alias, 1 drivers
S_0x55a15dc9d110 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc9b960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e046500 .functor NOT 1, L_0x55a15e045df0, C4<0>, C4<0>, C4<0>;
v0x55a15dc9e1e0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dc9e2a0_0 .net "d", 0 0, L_0x55a15e045df0;  alias, 1 drivers
v0x55a15dc9e3f0_0 .net "q", 0 0, L_0x55a15e046310;  alias, 1 drivers
v0x55a15dc9e490_0 .net "q_bar", 0 0, L_0x55a15e046380;  alias, 1 drivers
S_0x55a15dc9d370 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc9d110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e0460d0 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e045df0, C4<1>, C4<1>;
L_0x55a15e046250 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e046500, C4<1>, C4<1>;
v0x55a15dc9dc30_0 .net "a", 0 0, L_0x55a15e0460d0;  1 drivers
v0x55a15dc9dcf0_0 .net "b", 0 0, L_0x55a15e046250;  1 drivers
v0x55a15dc9ddc0_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dc9de90_0 .net "q", 0 0, L_0x55a15e046310;  alias, 1 drivers
v0x55a15dc9df60_0 .net "q_bar", 0 0, L_0x55a15e046380;  alias, 1 drivers
v0x55a15dc9e050_0 .net "r", 0 0, L_0x55a15e046500;  1 drivers
v0x55a15dc9e0f0_0 .net "s", 0 0, L_0x55a15e045df0;  alias, 1 drivers
S_0x55a15dc9d5c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc9d370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e046310 .functor NOR 1, L_0x55a15e046250, L_0x55a15e046380, C4<0>, C4<0>;
L_0x55a15e046380 .functor NOR 1, L_0x55a15e0460d0, L_0x55a15e046310, C4<0>, C4<0>;
v0x55a15dc9d850_0 .net "q", 0 0, L_0x55a15e046310;  alias, 1 drivers
v0x55a15dc9d930_0 .net "q_bar", 0 0, L_0x55a15e046380;  alias, 1 drivers
v0x55a15dc9d9f0_0 .net "r", 0 0, L_0x55a15e046250;  alias, 1 drivers
v0x55a15dc9dac0_0 .net "s", 0 0, L_0x55a15e0460d0;  alias, 1 drivers
S_0x55a15dc9ea00 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc9b6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e045970 .functor AND 1, L_0x55a15e0459e0, L_0x55a15e046310, C4<1>, C4<1>;
L_0x55a15e0459e0 .functor NOT 1, L_0x55a15e0458b0, C4<0>, C4<0>, C4<0>;
L_0x55a15e045aa0 .functor AND 1, L_0x55a15e0458b0, L_0x55a15e05de70, C4<1>, C4<1>;
L_0x55a15e045b10 .functor OR 1, L_0x55a15e045aa0, L_0x55a15e045970, C4<0>, C4<0>;
v0x55a15dc9ec60_0 .net *"_s1", 0 0, L_0x55a15e0459e0;  1 drivers
v0x55a15dc9ed40_0 .net "in0", 0 0, L_0x55a15e046310;  alias, 1 drivers
v0x55a15dc9ee90_0 .net "in1", 0 0, L_0x55a15e05de70;  alias, 1 drivers
v0x55a15dc9ef30_0 .net "out", 0 0, L_0x55a15e045b10;  alias, 1 drivers
v0x55a15dc9efd0_0 .net "s0", 0 0, L_0x55a15e0458b0;  alias, 1 drivers
v0x55a15dc9f070_0 .net "w0", 0 0, L_0x55a15e045970;  1 drivers
v0x55a15dc9f130_0 .net "w1", 0 0, L_0x55a15e045aa0;  1 drivers
S_0x55a15dc9f7f0 .scope module, "obc[4]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e046570 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dca33c0_0 .net "a", 0 0, L_0x55a15e0467d0;  1 drivers
v0x55a15dca3510_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dca35d0_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dca3700_0 .net "in", 0 0, L_0x55a15e05df10;  1 drivers
v0x55a15dca37a0_0 .net "out", 0 0, L_0x55a15e046fd0;  1 drivers
v0x55a15dca3840_0 .net "rw", 0 0, L_0x55a15e046570;  1 drivers
v0x55a15dca38e0_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dc9fab0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dc9f7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e046c90 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dca2710_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dca27d0_0 .net "d", 0 0, L_0x55a15e0467d0;  alias, 1 drivers
v0x55a15dca28e0_0 .net "q", 0 0, L_0x55a15e046fd0;  alias, 1 drivers
v0x55a15dca2980_0 .net "q0", 0 0, L_0x55a15e046ab0;  1 drivers
v0x55a15dca2a20_0 .net "q_bar", 0 0, L_0x55a15e047040;  1 drivers
S_0x55a15dc9fd10 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dc9fab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e046c20 .functor NOT 1, L_0x55a15e0467d0, C4<0>, C4<0>, C4<0>;
v0x55a15dca0ea0_0 .net "clk", 0 0, L_0x55a15e046c90;  1 drivers
v0x55a15dca0f60_0 .net "d", 0 0, L_0x55a15e0467d0;  alias, 1 drivers
v0x55a15dca1030_0 .net "q", 0 0, L_0x55a15e046ab0;  alias, 1 drivers
v0x55a15dca1150_0 .net "q_bar", 0 0, L_0x55a15e046b20;  1 drivers
S_0x55a15dc9ffa0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dc9fd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e0468e0 .functor AND 1, L_0x55a15e046c90, L_0x55a15e0467d0, C4<1>, C4<1>;
L_0x55a15e0469f0 .functor AND 1, L_0x55a15e046c90, L_0x55a15e046c20, C4<1>, C4<1>;
v0x55a15dca08b0_0 .net "a", 0 0, L_0x55a15e0468e0;  1 drivers
v0x55a15dca0970_0 .net "b", 0 0, L_0x55a15e0469f0;  1 drivers
v0x55a15dca0a40_0 .net "en", 0 0, L_0x55a15e046c90;  alias, 1 drivers
v0x55a15dca0b10_0 .net "q", 0 0, L_0x55a15e046ab0;  alias, 1 drivers
v0x55a15dca0be0_0 .net "q_bar", 0 0, L_0x55a15e046b20;  alias, 1 drivers
v0x55a15dca0cd0_0 .net "r", 0 0, L_0x55a15e046c20;  1 drivers
v0x55a15dca0d70_0 .net "s", 0 0, L_0x55a15e0467d0;  alias, 1 drivers
S_0x55a15dca0240 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dc9ffa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e046ab0 .functor NOR 1, L_0x55a15e0469f0, L_0x55a15e046b20, C4<0>, C4<0>;
L_0x55a15e046b20 .functor NOR 1, L_0x55a15e0468e0, L_0x55a15e046ab0, C4<0>, C4<0>;
v0x55a15dca04d0_0 .net "q", 0 0, L_0x55a15e046ab0;  alias, 1 drivers
v0x55a15dca05b0_0 .net "q_bar", 0 0, L_0x55a15e046b20;  alias, 1 drivers
v0x55a15dca0670_0 .net "r", 0 0, L_0x55a15e0469f0;  alias, 1 drivers
v0x55a15dca0740_0 .net "s", 0 0, L_0x55a15e0468e0;  alias, 1 drivers
S_0x55a15dca1260 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dc9fab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e0471c0 .functor NOT 1, L_0x55a15e046ab0, C4<0>, C4<0>, C4<0>;
v0x55a15dca2330_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dca23f0_0 .net "d", 0 0, L_0x55a15e046ab0;  alias, 1 drivers
v0x55a15dca2540_0 .net "q", 0 0, L_0x55a15e046fd0;  alias, 1 drivers
v0x55a15dca25e0_0 .net "q_bar", 0 0, L_0x55a15e047040;  alias, 1 drivers
S_0x55a15dca14c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dca1260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e046d90 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e046ab0, C4<1>, C4<1>;
L_0x55a15e046f10 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e0471c0, C4<1>, C4<1>;
v0x55a15dca1d80_0 .net "a", 0 0, L_0x55a15e046d90;  1 drivers
v0x55a15dca1e40_0 .net "b", 0 0, L_0x55a15e046f10;  1 drivers
v0x55a15dca1f10_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dca1fe0_0 .net "q", 0 0, L_0x55a15e046fd0;  alias, 1 drivers
v0x55a15dca20b0_0 .net "q_bar", 0 0, L_0x55a15e047040;  alias, 1 drivers
v0x55a15dca21a0_0 .net "r", 0 0, L_0x55a15e0471c0;  1 drivers
v0x55a15dca2240_0 .net "s", 0 0, L_0x55a15e046ab0;  alias, 1 drivers
S_0x55a15dca1710 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dca14c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e046fd0 .functor NOR 1, L_0x55a15e046f10, L_0x55a15e047040, C4<0>, C4<0>;
L_0x55a15e047040 .functor NOR 1, L_0x55a15e046d90, L_0x55a15e046fd0, C4<0>, C4<0>;
v0x55a15dca19a0_0 .net "q", 0 0, L_0x55a15e046fd0;  alias, 1 drivers
v0x55a15dca1a80_0 .net "q_bar", 0 0, L_0x55a15e047040;  alias, 1 drivers
v0x55a15dca1b40_0 .net "r", 0 0, L_0x55a15e046f10;  alias, 1 drivers
v0x55a15dca1c10_0 .net "s", 0 0, L_0x55a15e046d90;  alias, 1 drivers
S_0x55a15dca2b50 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dc9f7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e046630 .functor AND 1, L_0x55a15e0466a0, L_0x55a15e046fd0, C4<1>, C4<1>;
L_0x55a15e0466a0 .functor NOT 1, L_0x55a15e046570, C4<0>, C4<0>, C4<0>;
L_0x55a15e046760 .functor AND 1, L_0x55a15e046570, L_0x55a15e05df10, C4<1>, C4<1>;
L_0x55a15e0467d0 .functor OR 1, L_0x55a15e046760, L_0x55a15e046630, C4<0>, C4<0>;
v0x55a15dca2db0_0 .net *"_s1", 0 0, L_0x55a15e0466a0;  1 drivers
v0x55a15dca2e90_0 .net "in0", 0 0, L_0x55a15e046fd0;  alias, 1 drivers
v0x55a15dca2fe0_0 .net "in1", 0 0, L_0x55a15e05df10;  alias, 1 drivers
v0x55a15dca3080_0 .net "out", 0 0, L_0x55a15e0467d0;  alias, 1 drivers
v0x55a15dca3120_0 .net "s0", 0 0, L_0x55a15e046570;  alias, 1 drivers
v0x55a15dca31c0_0 .net "w0", 0 0, L_0x55a15e046630;  1 drivers
v0x55a15dca3280_0 .net "w1", 0 0, L_0x55a15e046760;  1 drivers
S_0x55a15dca3a60 .scope module, "obc[5]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e047230 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dca7570_0 .net "a", 0 0, L_0x55a15e047490;  1 drivers
v0x55a15dca76c0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dca7780_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dca7820_0 .net "in", 0 0, L_0x55a15e05dfb0;  1 drivers
v0x55a15dca78c0_0 .net "out", 0 0, L_0x55a15e047c90;  1 drivers
v0x55a15dca7960_0 .net "rw", 0 0, L_0x55a15e047230;  1 drivers
v0x55a15dca7a00_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dca3c80 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dca3a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e047950 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dca68c0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dca6980_0 .net "d", 0 0, L_0x55a15e047490;  alias, 1 drivers
v0x55a15dca6a90_0 .net "q", 0 0, L_0x55a15e047c90;  alias, 1 drivers
v0x55a15dca6b30_0 .net "q0", 0 0, L_0x55a15e047770;  1 drivers
v0x55a15dca6bd0_0 .net "q_bar", 0 0, L_0x55a15e047d00;  1 drivers
S_0x55a15dca3ec0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dca3c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e0478e0 .functor NOT 1, L_0x55a15e047490, C4<0>, C4<0>, C4<0>;
v0x55a15dca5050_0 .net "clk", 0 0, L_0x55a15e047950;  1 drivers
v0x55a15dca5110_0 .net "d", 0 0, L_0x55a15e047490;  alias, 1 drivers
v0x55a15dca51e0_0 .net "q", 0 0, L_0x55a15e047770;  alias, 1 drivers
v0x55a15dca5300_0 .net "q_bar", 0 0, L_0x55a15e0477e0;  1 drivers
S_0x55a15dca4150 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dca3ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e0475a0 .functor AND 1, L_0x55a15e047950, L_0x55a15e047490, C4<1>, C4<1>;
L_0x55a15e0476b0 .functor AND 1, L_0x55a15e047950, L_0x55a15e0478e0, C4<1>, C4<1>;
v0x55a15dca4a60_0 .net "a", 0 0, L_0x55a15e0475a0;  1 drivers
v0x55a15dca4b20_0 .net "b", 0 0, L_0x55a15e0476b0;  1 drivers
v0x55a15dca4bf0_0 .net "en", 0 0, L_0x55a15e047950;  alias, 1 drivers
v0x55a15dca4cc0_0 .net "q", 0 0, L_0x55a15e047770;  alias, 1 drivers
v0x55a15dca4d90_0 .net "q_bar", 0 0, L_0x55a15e0477e0;  alias, 1 drivers
v0x55a15dca4e80_0 .net "r", 0 0, L_0x55a15e0478e0;  1 drivers
v0x55a15dca4f20_0 .net "s", 0 0, L_0x55a15e047490;  alias, 1 drivers
S_0x55a15dca43f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dca4150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e047770 .functor NOR 1, L_0x55a15e0476b0, L_0x55a15e0477e0, C4<0>, C4<0>;
L_0x55a15e0477e0 .functor NOR 1, L_0x55a15e0475a0, L_0x55a15e047770, C4<0>, C4<0>;
v0x55a15dca4680_0 .net "q", 0 0, L_0x55a15e047770;  alias, 1 drivers
v0x55a15dca4760_0 .net "q_bar", 0 0, L_0x55a15e0477e0;  alias, 1 drivers
v0x55a15dca4820_0 .net "r", 0 0, L_0x55a15e0476b0;  alias, 1 drivers
v0x55a15dca48f0_0 .net "s", 0 0, L_0x55a15e0475a0;  alias, 1 drivers
S_0x55a15dca5410 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dca3c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e047e80 .functor NOT 1, L_0x55a15e047770, C4<0>, C4<0>, C4<0>;
v0x55a15dca64e0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dca65a0_0 .net "d", 0 0, L_0x55a15e047770;  alias, 1 drivers
v0x55a15dca66f0_0 .net "q", 0 0, L_0x55a15e047c90;  alias, 1 drivers
v0x55a15dca6790_0 .net "q_bar", 0 0, L_0x55a15e047d00;  alias, 1 drivers
S_0x55a15dca5670 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dca5410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e047a50 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e047770, C4<1>, C4<1>;
L_0x55a15e047bd0 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e047e80, C4<1>, C4<1>;
v0x55a15dca5f30_0 .net "a", 0 0, L_0x55a15e047a50;  1 drivers
v0x55a15dca5ff0_0 .net "b", 0 0, L_0x55a15e047bd0;  1 drivers
v0x55a15dca60c0_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dca6190_0 .net "q", 0 0, L_0x55a15e047c90;  alias, 1 drivers
v0x55a15dca6260_0 .net "q_bar", 0 0, L_0x55a15e047d00;  alias, 1 drivers
v0x55a15dca6350_0 .net "r", 0 0, L_0x55a15e047e80;  1 drivers
v0x55a15dca63f0_0 .net "s", 0 0, L_0x55a15e047770;  alias, 1 drivers
S_0x55a15dca58c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dca5670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e047c90 .functor NOR 1, L_0x55a15e047bd0, L_0x55a15e047d00, C4<0>, C4<0>;
L_0x55a15e047d00 .functor NOR 1, L_0x55a15e047a50, L_0x55a15e047c90, C4<0>, C4<0>;
v0x55a15dca5b50_0 .net "q", 0 0, L_0x55a15e047c90;  alias, 1 drivers
v0x55a15dca5c30_0 .net "q_bar", 0 0, L_0x55a15e047d00;  alias, 1 drivers
v0x55a15dca5cf0_0 .net "r", 0 0, L_0x55a15e047bd0;  alias, 1 drivers
v0x55a15dca5dc0_0 .net "s", 0 0, L_0x55a15e047a50;  alias, 1 drivers
S_0x55a15dca6d00 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dca3a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e0472f0 .functor AND 1, L_0x55a15e047360, L_0x55a15e047c90, C4<1>, C4<1>;
L_0x55a15e047360 .functor NOT 1, L_0x55a15e047230, C4<0>, C4<0>, C4<0>;
L_0x55a15e047420 .functor AND 1, L_0x55a15e047230, L_0x55a15e05dfb0, C4<1>, C4<1>;
L_0x55a15e047490 .functor OR 1, L_0x55a15e047420, L_0x55a15e0472f0, C4<0>, C4<0>;
v0x55a15dca6f60_0 .net *"_s1", 0 0, L_0x55a15e047360;  1 drivers
v0x55a15dca7040_0 .net "in0", 0 0, L_0x55a15e047c90;  alias, 1 drivers
v0x55a15dca7190_0 .net "in1", 0 0, L_0x55a15e05dfb0;  alias, 1 drivers
v0x55a15dca7230_0 .net "out", 0 0, L_0x55a15e047490;  alias, 1 drivers
v0x55a15dca72d0_0 .net "s0", 0 0, L_0x55a15e047230;  alias, 1 drivers
v0x55a15dca7370_0 .net "w0", 0 0, L_0x55a15e0472f0;  1 drivers
v0x55a15dca7430_0 .net "w1", 0 0, L_0x55a15e047420;  1 drivers
S_0x55a15dca7af0 .scope module, "obc[6]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e047ef0 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dcab6a0_0 .net "a", 0 0, L_0x55a15e048150;  1 drivers
v0x55a15dcab7f0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcab8b0_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dcab950_0 .net "in", 0 0, L_0x55a15e05e050;  1 drivers
v0x55a15dcab9f0_0 .net "out", 0 0, L_0x55a15e048950;  1 drivers
v0x55a15dcaba90_0 .net "rw", 0 0, L_0x55a15e047ef0;  1 drivers
v0x55a15dcabb30_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dca7d60 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dca7af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e048610 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dcaa9f0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcaaab0_0 .net "d", 0 0, L_0x55a15e048150;  alias, 1 drivers
v0x55a15dcaabc0_0 .net "q", 0 0, L_0x55a15e048950;  alias, 1 drivers
v0x55a15dcaac60_0 .net "q0", 0 0, L_0x55a15e048430;  1 drivers
v0x55a15dcaad00_0 .net "q_bar", 0 0, L_0x55a15e0489c0;  1 drivers
S_0x55a15dca7ff0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dca7d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e0485a0 .functor NOT 1, L_0x55a15e048150, C4<0>, C4<0>, C4<0>;
v0x55a15dca9180_0 .net "clk", 0 0, L_0x55a15e048610;  1 drivers
v0x55a15dca9240_0 .net "d", 0 0, L_0x55a15e048150;  alias, 1 drivers
v0x55a15dca9310_0 .net "q", 0 0, L_0x55a15e048430;  alias, 1 drivers
v0x55a15dca9430_0 .net "q_bar", 0 0, L_0x55a15e0484a0;  1 drivers
S_0x55a15dca8280 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dca7ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e048260 .functor AND 1, L_0x55a15e048610, L_0x55a15e048150, C4<1>, C4<1>;
L_0x55a15e048370 .functor AND 1, L_0x55a15e048610, L_0x55a15e0485a0, C4<1>, C4<1>;
v0x55a15dca8b90_0 .net "a", 0 0, L_0x55a15e048260;  1 drivers
v0x55a15dca8c50_0 .net "b", 0 0, L_0x55a15e048370;  1 drivers
v0x55a15dca8d20_0 .net "en", 0 0, L_0x55a15e048610;  alias, 1 drivers
v0x55a15dca8df0_0 .net "q", 0 0, L_0x55a15e048430;  alias, 1 drivers
v0x55a15dca8ec0_0 .net "q_bar", 0 0, L_0x55a15e0484a0;  alias, 1 drivers
v0x55a15dca8fb0_0 .net "r", 0 0, L_0x55a15e0485a0;  1 drivers
v0x55a15dca9050_0 .net "s", 0 0, L_0x55a15e048150;  alias, 1 drivers
S_0x55a15dca8520 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dca8280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e048430 .functor NOR 1, L_0x55a15e048370, L_0x55a15e0484a0, C4<0>, C4<0>;
L_0x55a15e0484a0 .functor NOR 1, L_0x55a15e048260, L_0x55a15e048430, C4<0>, C4<0>;
v0x55a15dca87b0_0 .net "q", 0 0, L_0x55a15e048430;  alias, 1 drivers
v0x55a15dca8890_0 .net "q_bar", 0 0, L_0x55a15e0484a0;  alias, 1 drivers
v0x55a15dca8950_0 .net "r", 0 0, L_0x55a15e048370;  alias, 1 drivers
v0x55a15dca8a20_0 .net "s", 0 0, L_0x55a15e048260;  alias, 1 drivers
S_0x55a15dca9540 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dca7d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e048b40 .functor NOT 1, L_0x55a15e048430, C4<0>, C4<0>, C4<0>;
v0x55a15dcaa610_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcaa6d0_0 .net "d", 0 0, L_0x55a15e048430;  alias, 1 drivers
v0x55a15dcaa820_0 .net "q", 0 0, L_0x55a15e048950;  alias, 1 drivers
v0x55a15dcaa8c0_0 .net "q_bar", 0 0, L_0x55a15e0489c0;  alias, 1 drivers
S_0x55a15dca97a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dca9540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e048710 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e048430, C4<1>, C4<1>;
L_0x55a15e048890 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e048b40, C4<1>, C4<1>;
v0x55a15dcaa060_0 .net "a", 0 0, L_0x55a15e048710;  1 drivers
v0x55a15dcaa120_0 .net "b", 0 0, L_0x55a15e048890;  1 drivers
v0x55a15dcaa1f0_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcaa2c0_0 .net "q", 0 0, L_0x55a15e048950;  alias, 1 drivers
v0x55a15dcaa390_0 .net "q_bar", 0 0, L_0x55a15e0489c0;  alias, 1 drivers
v0x55a15dcaa480_0 .net "r", 0 0, L_0x55a15e048b40;  1 drivers
v0x55a15dcaa520_0 .net "s", 0 0, L_0x55a15e048430;  alias, 1 drivers
S_0x55a15dca99f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dca97a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e048950 .functor NOR 1, L_0x55a15e048890, L_0x55a15e0489c0, C4<0>, C4<0>;
L_0x55a15e0489c0 .functor NOR 1, L_0x55a15e048710, L_0x55a15e048950, C4<0>, C4<0>;
v0x55a15dca9c80_0 .net "q", 0 0, L_0x55a15e048950;  alias, 1 drivers
v0x55a15dca9d60_0 .net "q_bar", 0 0, L_0x55a15e0489c0;  alias, 1 drivers
v0x55a15dca9e20_0 .net "r", 0 0, L_0x55a15e048890;  alias, 1 drivers
v0x55a15dca9ef0_0 .net "s", 0 0, L_0x55a15e048710;  alias, 1 drivers
S_0x55a15dcaae30 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dca7af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e047fb0 .functor AND 1, L_0x55a15e048020, L_0x55a15e048950, C4<1>, C4<1>;
L_0x55a15e048020 .functor NOT 1, L_0x55a15e047ef0, C4<0>, C4<0>, C4<0>;
L_0x55a15e0480e0 .functor AND 1, L_0x55a15e047ef0, L_0x55a15e05e050, C4<1>, C4<1>;
L_0x55a15e048150 .functor OR 1, L_0x55a15e0480e0, L_0x55a15e047fb0, C4<0>, C4<0>;
v0x55a15dcab090_0 .net *"_s1", 0 0, L_0x55a15e048020;  1 drivers
v0x55a15dcab170_0 .net "in0", 0 0, L_0x55a15e048950;  alias, 1 drivers
v0x55a15dcab2c0_0 .net "in1", 0 0, L_0x55a15e05e050;  alias, 1 drivers
v0x55a15dcab360_0 .net "out", 0 0, L_0x55a15e048150;  alias, 1 drivers
v0x55a15dcab400_0 .net "s0", 0 0, L_0x55a15e047ef0;  alias, 1 drivers
v0x55a15dcab4a0_0 .net "w0", 0 0, L_0x55a15e047fb0;  1 drivers
v0x55a15dcab560_0 .net "w1", 0 0, L_0x55a15e0480e0;  1 drivers
S_0x55a15dcabc20 .scope module, "obc[7]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e048bb0 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dcaf7d0_0 .net "a", 0 0, L_0x55a15e048e10;  1 drivers
v0x55a15dcaf920_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcaf9e0_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dcafa80_0 .net "in", 0 0, L_0x55a15e05e250;  1 drivers
v0x55a15dcafb20_0 .net "out", 0 0, L_0x55a15e049610;  1 drivers
v0x55a15dcafbc0_0 .net "rw", 0 0, L_0x55a15e048bb0;  1 drivers
v0x55a15dcafc60_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dcabe90 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dcabc20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e0492d0 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dcaeb20_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcaebe0_0 .net "d", 0 0, L_0x55a15e048e10;  alias, 1 drivers
v0x55a15dcaecf0_0 .net "q", 0 0, L_0x55a15e049610;  alias, 1 drivers
v0x55a15dcaed90_0 .net "q0", 0 0, L_0x55a15e0490f0;  1 drivers
v0x55a15dcaee30_0 .net "q_bar", 0 0, L_0x55a15e049680;  1 drivers
S_0x55a15dcac120 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dcabe90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e049260 .functor NOT 1, L_0x55a15e048e10, C4<0>, C4<0>, C4<0>;
v0x55a15dcad2b0_0 .net "clk", 0 0, L_0x55a15e0492d0;  1 drivers
v0x55a15dcad370_0 .net "d", 0 0, L_0x55a15e048e10;  alias, 1 drivers
v0x55a15dcad440_0 .net "q", 0 0, L_0x55a15e0490f0;  alias, 1 drivers
v0x55a15dcad560_0 .net "q_bar", 0 0, L_0x55a15e049160;  1 drivers
S_0x55a15dcac3b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcac120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e048f20 .functor AND 1, L_0x55a15e0492d0, L_0x55a15e048e10, C4<1>, C4<1>;
L_0x55a15e049030 .functor AND 1, L_0x55a15e0492d0, L_0x55a15e049260, C4<1>, C4<1>;
v0x55a15dcaccc0_0 .net "a", 0 0, L_0x55a15e048f20;  1 drivers
v0x55a15dcacd80_0 .net "b", 0 0, L_0x55a15e049030;  1 drivers
v0x55a15dcace50_0 .net "en", 0 0, L_0x55a15e0492d0;  alias, 1 drivers
v0x55a15dcacf20_0 .net "q", 0 0, L_0x55a15e0490f0;  alias, 1 drivers
v0x55a15dcacff0_0 .net "q_bar", 0 0, L_0x55a15e049160;  alias, 1 drivers
v0x55a15dcad0e0_0 .net "r", 0 0, L_0x55a15e049260;  1 drivers
v0x55a15dcad180_0 .net "s", 0 0, L_0x55a15e048e10;  alias, 1 drivers
S_0x55a15dcac650 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcac3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e0490f0 .functor NOR 1, L_0x55a15e049030, L_0x55a15e049160, C4<0>, C4<0>;
L_0x55a15e049160 .functor NOR 1, L_0x55a15e048f20, L_0x55a15e0490f0, C4<0>, C4<0>;
v0x55a15dcac8e0_0 .net "q", 0 0, L_0x55a15e0490f0;  alias, 1 drivers
v0x55a15dcac9c0_0 .net "q_bar", 0 0, L_0x55a15e049160;  alias, 1 drivers
v0x55a15dcaca80_0 .net "r", 0 0, L_0x55a15e049030;  alias, 1 drivers
v0x55a15dcacb50_0 .net "s", 0 0, L_0x55a15e048f20;  alias, 1 drivers
S_0x55a15dcad670 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dcabe90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e049800 .functor NOT 1, L_0x55a15e0490f0, C4<0>, C4<0>, C4<0>;
v0x55a15dcae740_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcae800_0 .net "d", 0 0, L_0x55a15e0490f0;  alias, 1 drivers
v0x55a15dcae950_0 .net "q", 0 0, L_0x55a15e049610;  alias, 1 drivers
v0x55a15dcae9f0_0 .net "q_bar", 0 0, L_0x55a15e049680;  alias, 1 drivers
S_0x55a15dcad8d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcad670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e0493d0 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e0490f0, C4<1>, C4<1>;
L_0x55a15e049550 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e049800, C4<1>, C4<1>;
v0x55a15dcae190_0 .net "a", 0 0, L_0x55a15e0493d0;  1 drivers
v0x55a15dcae250_0 .net "b", 0 0, L_0x55a15e049550;  1 drivers
v0x55a15dcae320_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcae3f0_0 .net "q", 0 0, L_0x55a15e049610;  alias, 1 drivers
v0x55a15dcae4c0_0 .net "q_bar", 0 0, L_0x55a15e049680;  alias, 1 drivers
v0x55a15dcae5b0_0 .net "r", 0 0, L_0x55a15e049800;  1 drivers
v0x55a15dcae650_0 .net "s", 0 0, L_0x55a15e0490f0;  alias, 1 drivers
S_0x55a15dcadb20 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcad8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e049610 .functor NOR 1, L_0x55a15e049550, L_0x55a15e049680, C4<0>, C4<0>;
L_0x55a15e049680 .functor NOR 1, L_0x55a15e0493d0, L_0x55a15e049610, C4<0>, C4<0>;
v0x55a15dcaddb0_0 .net "q", 0 0, L_0x55a15e049610;  alias, 1 drivers
v0x55a15dcade90_0 .net "q_bar", 0 0, L_0x55a15e049680;  alias, 1 drivers
v0x55a15dcadf50_0 .net "r", 0 0, L_0x55a15e049550;  alias, 1 drivers
v0x55a15dcae020_0 .net "s", 0 0, L_0x55a15e0493d0;  alias, 1 drivers
S_0x55a15dcaef60 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dcabc20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e048c70 .functor AND 1, L_0x55a15e048ce0, L_0x55a15e049610, C4<1>, C4<1>;
L_0x55a15e048ce0 .functor NOT 1, L_0x55a15e048bb0, C4<0>, C4<0>, C4<0>;
L_0x55a15e048da0 .functor AND 1, L_0x55a15e048bb0, L_0x55a15e05e250, C4<1>, C4<1>;
L_0x55a15e048e10 .functor OR 1, L_0x55a15e048da0, L_0x55a15e048c70, C4<0>, C4<0>;
v0x55a15dcaf1c0_0 .net *"_s1", 0 0, L_0x55a15e048ce0;  1 drivers
v0x55a15dcaf2a0_0 .net "in0", 0 0, L_0x55a15e049610;  alias, 1 drivers
v0x55a15dcaf3f0_0 .net "in1", 0 0, L_0x55a15e05e250;  alias, 1 drivers
v0x55a15dcaf490_0 .net "out", 0 0, L_0x55a15e048e10;  alias, 1 drivers
v0x55a15dcaf530_0 .net "s0", 0 0, L_0x55a15e048bb0;  alias, 1 drivers
v0x55a15dcaf5d0_0 .net "w0", 0 0, L_0x55a15e048c70;  1 drivers
v0x55a15dcaf690_0 .net "w1", 0 0, L_0x55a15e048da0;  1 drivers
S_0x55a15dcafd50 .scope module, "obc[8]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e049870 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dcb3d50_0 .net "a", 0 0, L_0x55a15e049ad0;  1 drivers
v0x55a15dcb3ea0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcb3f60_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dcb4000_0 .net "in", 0 0, L_0x55a15e05e2f0;  1 drivers
v0x55a15dcb40a0_0 .net "out", 0 0, L_0x55a15e04a2d0;  1 drivers
v0x55a15dcb4140_0 .net "rw", 0 0, L_0x55a15e049870;  1 drivers
v0x55a15dcb41e0_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dcb0050 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dcafd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e049f90 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dcb30a0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcb3160_0 .net "d", 0 0, L_0x55a15e049ad0;  alias, 1 drivers
v0x55a15dcb3270_0 .net "q", 0 0, L_0x55a15e04a2d0;  alias, 1 drivers
v0x55a15dcb3310_0 .net "q0", 0 0, L_0x55a15e049db0;  1 drivers
v0x55a15dcb33b0_0 .net "q_bar", 0 0, L_0x55a15e04a340;  1 drivers
S_0x55a15dcb0290 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dcb0050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e049f20 .functor NOT 1, L_0x55a15e049ad0, C4<0>, C4<0>, C4<0>;
v0x55a15dcb1420_0 .net "clk", 0 0, L_0x55a15e049f90;  1 drivers
v0x55a15dcb14e0_0 .net "d", 0 0, L_0x55a15e049ad0;  alias, 1 drivers
v0x55a15dcb15b0_0 .net "q", 0 0, L_0x55a15e049db0;  alias, 1 drivers
v0x55a15dcb16d0_0 .net "q_bar", 0 0, L_0x55a15e049e20;  1 drivers
S_0x55a15dcb0520 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcb0290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e049be0 .functor AND 1, L_0x55a15e049f90, L_0x55a15e049ad0, C4<1>, C4<1>;
L_0x55a15e049cf0 .functor AND 1, L_0x55a15e049f90, L_0x55a15e049f20, C4<1>, C4<1>;
v0x55a15dcb0e30_0 .net "a", 0 0, L_0x55a15e049be0;  1 drivers
v0x55a15dcb0ef0_0 .net "b", 0 0, L_0x55a15e049cf0;  1 drivers
v0x55a15dcb0fc0_0 .net "en", 0 0, L_0x55a15e049f90;  alias, 1 drivers
v0x55a15dcb1090_0 .net "q", 0 0, L_0x55a15e049db0;  alias, 1 drivers
v0x55a15dcb1160_0 .net "q_bar", 0 0, L_0x55a15e049e20;  alias, 1 drivers
v0x55a15dcb1250_0 .net "r", 0 0, L_0x55a15e049f20;  1 drivers
v0x55a15dcb12f0_0 .net "s", 0 0, L_0x55a15e049ad0;  alias, 1 drivers
S_0x55a15dcb07c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcb0520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e049db0 .functor NOR 1, L_0x55a15e049cf0, L_0x55a15e049e20, C4<0>, C4<0>;
L_0x55a15e049e20 .functor NOR 1, L_0x55a15e049be0, L_0x55a15e049db0, C4<0>, C4<0>;
v0x55a15dcb0a50_0 .net "q", 0 0, L_0x55a15e049db0;  alias, 1 drivers
v0x55a15dcb0b30_0 .net "q_bar", 0 0, L_0x55a15e049e20;  alias, 1 drivers
v0x55a15dcb0bf0_0 .net "r", 0 0, L_0x55a15e049cf0;  alias, 1 drivers
v0x55a15dcb0cc0_0 .net "s", 0 0, L_0x55a15e049be0;  alias, 1 drivers
S_0x55a15dcb17e0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dcb0050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04a4c0 .functor NOT 1, L_0x55a15e049db0, C4<0>, C4<0>, C4<0>;
v0x55a15dcb2cc0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcb2d80_0 .net "d", 0 0, L_0x55a15e049db0;  alias, 1 drivers
v0x55a15dcb2ed0_0 .net "q", 0 0, L_0x55a15e04a2d0;  alias, 1 drivers
v0x55a15dcb2f70_0 .net "q_bar", 0 0, L_0x55a15e04a340;  alias, 1 drivers
S_0x55a15dcb1a40 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcb17e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04a090 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e049db0, C4<1>, C4<1>;
L_0x55a15e04a210 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e04a4c0, C4<1>, C4<1>;
v0x55a15dcb2300_0 .net "a", 0 0, L_0x55a15e04a090;  1 drivers
v0x55a15dcb23c0_0 .net "b", 0 0, L_0x55a15e04a210;  1 drivers
v0x55a15dcb2490_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcb2970_0 .net "q", 0 0, L_0x55a15e04a2d0;  alias, 1 drivers
v0x55a15dcb2a40_0 .net "q_bar", 0 0, L_0x55a15e04a340;  alias, 1 drivers
v0x55a15dcb2b30_0 .net "r", 0 0, L_0x55a15e04a4c0;  1 drivers
v0x55a15dcb2bd0_0 .net "s", 0 0, L_0x55a15e049db0;  alias, 1 drivers
S_0x55a15dcb1c90 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcb1a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e04a2d0 .functor NOR 1, L_0x55a15e04a210, L_0x55a15e04a340, C4<0>, C4<0>;
L_0x55a15e04a340 .functor NOR 1, L_0x55a15e04a090, L_0x55a15e04a2d0, C4<0>, C4<0>;
v0x55a15dcb1f20_0 .net "q", 0 0, L_0x55a15e04a2d0;  alias, 1 drivers
v0x55a15dcb2000_0 .net "q_bar", 0 0, L_0x55a15e04a340;  alias, 1 drivers
v0x55a15dcb20c0_0 .net "r", 0 0, L_0x55a15e04a210;  alias, 1 drivers
v0x55a15dcb2190_0 .net "s", 0 0, L_0x55a15e04a090;  alias, 1 drivers
S_0x55a15dcb34e0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dcafd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e049930 .functor AND 1, L_0x55a15e0499a0, L_0x55a15e04a2d0, C4<1>, C4<1>;
L_0x55a15e0499a0 .functor NOT 1, L_0x55a15e049870, C4<0>, C4<0>, C4<0>;
L_0x55a15e049a60 .functor AND 1, L_0x55a15e049870, L_0x55a15e05e2f0, C4<1>, C4<1>;
L_0x55a15e049ad0 .functor OR 1, L_0x55a15e049a60, L_0x55a15e049930, C4<0>, C4<0>;
v0x55a15dcb3740_0 .net *"_s1", 0 0, L_0x55a15e0499a0;  1 drivers
v0x55a15dcb3820_0 .net "in0", 0 0, L_0x55a15e04a2d0;  alias, 1 drivers
v0x55a15dcb3970_0 .net "in1", 0 0, L_0x55a15e05e2f0;  alias, 1 drivers
v0x55a15dcb3a10_0 .net "out", 0 0, L_0x55a15e049ad0;  alias, 1 drivers
v0x55a15dcb3ab0_0 .net "s0", 0 0, L_0x55a15e049870;  alias, 1 drivers
v0x55a15dcb3b50_0 .net "w0", 0 0, L_0x55a15e049930;  1 drivers
v0x55a15dcb3c10_0 .net "w1", 0 0, L_0x55a15e049a60;  1 drivers
S_0x55a15dcb43e0 .scope module, "obc[9]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04a530 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dcb7e70_0 .net "a", 0 0, L_0x55a15e04a790;  1 drivers
v0x55a15dcb7fc0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcb8080_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dcb8120_0 .net "in", 0 0, L_0x55a15e05e3f0;  1 drivers
v0x55a15dcb81c0_0 .net "out", 0 0, L_0x55a15e04af90;  1 drivers
v0x55a15dcb8260_0 .net "rw", 0 0, L_0x55a15e04a530;  1 drivers
v0x55a15dcb8300_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dcb4650 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dcb43e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04ac50 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dcb7250_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcb7310_0 .net "d", 0 0, L_0x55a15e04a790;  alias, 1 drivers
v0x55a15dcb7420_0 .net "q", 0 0, L_0x55a15e04af90;  alias, 1 drivers
v0x55a15dcb74c0_0 .net "q0", 0 0, L_0x55a15e04aa70;  1 drivers
v0x55a15dcb7560_0 .net "q_bar", 0 0, L_0x55a15e04b000;  1 drivers
S_0x55a15dcb48e0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dcb4650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04abe0 .functor NOT 1, L_0x55a15e04a790, C4<0>, C4<0>, C4<0>;
v0x55a15dcb5a70_0 .net "clk", 0 0, L_0x55a15e04ac50;  1 drivers
v0x55a15dcb5b30_0 .net "d", 0 0, L_0x55a15e04a790;  alias, 1 drivers
v0x55a15dcb5c00_0 .net "q", 0 0, L_0x55a15e04aa70;  alias, 1 drivers
v0x55a15dcb5d20_0 .net "q_bar", 0 0, L_0x55a15e04aae0;  1 drivers
S_0x55a15dcb4b70 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcb48e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04a8a0 .functor AND 1, L_0x55a15e04ac50, L_0x55a15e04a790, C4<1>, C4<1>;
L_0x55a15e04a9b0 .functor AND 1, L_0x55a15e04ac50, L_0x55a15e04abe0, C4<1>, C4<1>;
v0x55a15dcb5480_0 .net "a", 0 0, L_0x55a15e04a8a0;  1 drivers
v0x55a15dcb5540_0 .net "b", 0 0, L_0x55a15e04a9b0;  1 drivers
v0x55a15dcb5610_0 .net "en", 0 0, L_0x55a15e04ac50;  alias, 1 drivers
v0x55a15dcb56e0_0 .net "q", 0 0, L_0x55a15e04aa70;  alias, 1 drivers
v0x55a15dcb57b0_0 .net "q_bar", 0 0, L_0x55a15e04aae0;  alias, 1 drivers
v0x55a15dcb58a0_0 .net "r", 0 0, L_0x55a15e04abe0;  1 drivers
v0x55a15dcb5940_0 .net "s", 0 0, L_0x55a15e04a790;  alias, 1 drivers
S_0x55a15dcb4e10 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcb4b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e04aa70 .functor NOR 1, L_0x55a15e04a9b0, L_0x55a15e04aae0, C4<0>, C4<0>;
L_0x55a15e04aae0 .functor NOR 1, L_0x55a15e04a8a0, L_0x55a15e04aa70, C4<0>, C4<0>;
v0x55a15dcb50a0_0 .net "q", 0 0, L_0x55a15e04aa70;  alias, 1 drivers
v0x55a15dcb5180_0 .net "q_bar", 0 0, L_0x55a15e04aae0;  alias, 1 drivers
v0x55a15dcb5240_0 .net "r", 0 0, L_0x55a15e04a9b0;  alias, 1 drivers
v0x55a15dcb5310_0 .net "s", 0 0, L_0x55a15e04a8a0;  alias, 1 drivers
S_0x55a15dcb5e30 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dcb4650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04b180 .functor NOT 1, L_0x55a15e04aa70, C4<0>, C4<0>, C4<0>;
v0x55a15dcb6f00_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcb6fc0_0 .net "d", 0 0, L_0x55a15e04aa70;  alias, 1 drivers
v0x55a15dcb7080_0 .net "q", 0 0, L_0x55a15e04af90;  alias, 1 drivers
v0x55a15dcb7120_0 .net "q_bar", 0 0, L_0x55a15e04b000;  alias, 1 drivers
S_0x55a15dcb6090 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcb5e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04ad50 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e04aa70, C4<1>, C4<1>;
L_0x55a15e04aed0 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e04b180, C4<1>, C4<1>;
v0x55a15dcb6950_0 .net "a", 0 0, L_0x55a15e04ad50;  1 drivers
v0x55a15dcb6a10_0 .net "b", 0 0, L_0x55a15e04aed0;  1 drivers
v0x55a15dcb6ae0_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcb6bb0_0 .net "q", 0 0, L_0x55a15e04af90;  alias, 1 drivers
v0x55a15dcb6c80_0 .net "q_bar", 0 0, L_0x55a15e04b000;  alias, 1 drivers
v0x55a15dcb6d70_0 .net "r", 0 0, L_0x55a15e04b180;  1 drivers
v0x55a15dcb6e10_0 .net "s", 0 0, L_0x55a15e04aa70;  alias, 1 drivers
S_0x55a15dcb62e0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcb6090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e04af90 .functor NOR 1, L_0x55a15e04aed0, L_0x55a15e04b000, C4<0>, C4<0>;
L_0x55a15e04b000 .functor NOR 1, L_0x55a15e04ad50, L_0x55a15e04af90, C4<0>, C4<0>;
v0x55a15dcb6570_0 .net "q", 0 0, L_0x55a15e04af90;  alias, 1 drivers
v0x55a15dcb6650_0 .net "q_bar", 0 0, L_0x55a15e04b000;  alias, 1 drivers
v0x55a15dcb6710_0 .net "r", 0 0, L_0x55a15e04aed0;  alias, 1 drivers
v0x55a15dcb67e0_0 .net "s", 0 0, L_0x55a15e04ad50;  alias, 1 drivers
S_0x55a15dcb7690 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dcb43e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e04a5f0 .functor AND 1, L_0x55a15e04a660, L_0x55a15e04af90, C4<1>, C4<1>;
L_0x55a15e04a660 .functor NOT 1, L_0x55a15e04a530, C4<0>, C4<0>, C4<0>;
L_0x55a15e04a720 .functor AND 1, L_0x55a15e04a530, L_0x55a15e05e3f0, C4<1>, C4<1>;
L_0x55a15e04a790 .functor OR 1, L_0x55a15e04a720, L_0x55a15e04a5f0, C4<0>, C4<0>;
v0x55a15dcb78f0_0 .net *"_s1", 0 0, L_0x55a15e04a660;  1 drivers
v0x55a15dcb79d0_0 .net "in0", 0 0, L_0x55a15e04af90;  alias, 1 drivers
v0x55a15dcb7a90_0 .net "in1", 0 0, L_0x55a15e05e3f0;  alias, 1 drivers
v0x55a15dcb7b30_0 .net "out", 0 0, L_0x55a15e04a790;  alias, 1 drivers
v0x55a15dcb7bd0_0 .net "s0", 0 0, L_0x55a15e04a530;  alias, 1 drivers
v0x55a15dcb7c70_0 .net "w0", 0 0, L_0x55a15e04a5f0;  1 drivers
v0x55a15dcb7d30_0 .net "w1", 0 0, L_0x55a15e04a720;  1 drivers
S_0x55a15dcb83f0 .scope module, "obc[10]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04b1f0 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dcbbfa0_0 .net "a", 0 0, L_0x55a15e04b450;  1 drivers
v0x55a15dcbc0f0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcbc1b0_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dcbc250_0 .net "in", 0 0, L_0x55a15e05e490;  1 drivers
v0x55a15dcbc2f0_0 .net "out", 0 0, L_0x55a15e04bc50;  1 drivers
v0x55a15dcbc390_0 .net "rw", 0 0, L_0x55a15e04b1f0;  1 drivers
v0x55a15dcbc430_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dcb8660 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dcb83f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04b910 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dcbb2f0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcbb3b0_0 .net "d", 0 0, L_0x55a15e04b450;  alias, 1 drivers
v0x55a15dcbb4c0_0 .net "q", 0 0, L_0x55a15e04bc50;  alias, 1 drivers
v0x55a15dcbb560_0 .net "q0", 0 0, L_0x55a15e04b730;  1 drivers
v0x55a15dcbb600_0 .net "q_bar", 0 0, L_0x55a15e04bcc0;  1 drivers
S_0x55a15dcb88f0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dcb8660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04b8a0 .functor NOT 1, L_0x55a15e04b450, C4<0>, C4<0>, C4<0>;
v0x55a15dcb9a80_0 .net "clk", 0 0, L_0x55a15e04b910;  1 drivers
v0x55a15dcb9b40_0 .net "d", 0 0, L_0x55a15e04b450;  alias, 1 drivers
v0x55a15dcb9c10_0 .net "q", 0 0, L_0x55a15e04b730;  alias, 1 drivers
v0x55a15dcb9d30_0 .net "q_bar", 0 0, L_0x55a15e04b7a0;  1 drivers
S_0x55a15dcb8b80 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcb88f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04b560 .functor AND 1, L_0x55a15e04b910, L_0x55a15e04b450, C4<1>, C4<1>;
L_0x55a15e04b670 .functor AND 1, L_0x55a15e04b910, L_0x55a15e04b8a0, C4<1>, C4<1>;
v0x55a15dcb9490_0 .net "a", 0 0, L_0x55a15e04b560;  1 drivers
v0x55a15dcb9550_0 .net "b", 0 0, L_0x55a15e04b670;  1 drivers
v0x55a15dcb9620_0 .net "en", 0 0, L_0x55a15e04b910;  alias, 1 drivers
v0x55a15dcb96f0_0 .net "q", 0 0, L_0x55a15e04b730;  alias, 1 drivers
v0x55a15dcb97c0_0 .net "q_bar", 0 0, L_0x55a15e04b7a0;  alias, 1 drivers
v0x55a15dcb98b0_0 .net "r", 0 0, L_0x55a15e04b8a0;  1 drivers
v0x55a15dcb9950_0 .net "s", 0 0, L_0x55a15e04b450;  alias, 1 drivers
S_0x55a15dcb8e20 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcb8b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e04b730 .functor NOR 1, L_0x55a15e04b670, L_0x55a15e04b7a0, C4<0>, C4<0>;
L_0x55a15e04b7a0 .functor NOR 1, L_0x55a15e04b560, L_0x55a15e04b730, C4<0>, C4<0>;
v0x55a15dcb90b0_0 .net "q", 0 0, L_0x55a15e04b730;  alias, 1 drivers
v0x55a15dcb9190_0 .net "q_bar", 0 0, L_0x55a15e04b7a0;  alias, 1 drivers
v0x55a15dcb9250_0 .net "r", 0 0, L_0x55a15e04b670;  alias, 1 drivers
v0x55a15dcb9320_0 .net "s", 0 0, L_0x55a15e04b560;  alias, 1 drivers
S_0x55a15dcb9e40 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dcb8660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04be40 .functor NOT 1, L_0x55a15e04b730, C4<0>, C4<0>, C4<0>;
v0x55a15dcbaf10_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcbafd0_0 .net "d", 0 0, L_0x55a15e04b730;  alias, 1 drivers
v0x55a15dcbb120_0 .net "q", 0 0, L_0x55a15e04bc50;  alias, 1 drivers
v0x55a15dcbb1c0_0 .net "q_bar", 0 0, L_0x55a15e04bcc0;  alias, 1 drivers
S_0x55a15dcba0a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcb9e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04ba10 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e04b730, C4<1>, C4<1>;
L_0x55a15e04bb90 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e04be40, C4<1>, C4<1>;
v0x55a15dcba960_0 .net "a", 0 0, L_0x55a15e04ba10;  1 drivers
v0x55a15dcbaa20_0 .net "b", 0 0, L_0x55a15e04bb90;  1 drivers
v0x55a15dcbaaf0_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcbabc0_0 .net "q", 0 0, L_0x55a15e04bc50;  alias, 1 drivers
v0x55a15dcbac90_0 .net "q_bar", 0 0, L_0x55a15e04bcc0;  alias, 1 drivers
v0x55a15dcbad80_0 .net "r", 0 0, L_0x55a15e04be40;  1 drivers
v0x55a15dcbae20_0 .net "s", 0 0, L_0x55a15e04b730;  alias, 1 drivers
S_0x55a15dcba2f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcba0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e04bc50 .functor NOR 1, L_0x55a15e04bb90, L_0x55a15e04bcc0, C4<0>, C4<0>;
L_0x55a15e04bcc0 .functor NOR 1, L_0x55a15e04ba10, L_0x55a15e04bc50, C4<0>, C4<0>;
v0x55a15dcba580_0 .net "q", 0 0, L_0x55a15e04bc50;  alias, 1 drivers
v0x55a15dcba660_0 .net "q_bar", 0 0, L_0x55a15e04bcc0;  alias, 1 drivers
v0x55a15dcba720_0 .net "r", 0 0, L_0x55a15e04bb90;  alias, 1 drivers
v0x55a15dcba7f0_0 .net "s", 0 0, L_0x55a15e04ba10;  alias, 1 drivers
S_0x55a15dcbb730 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dcb83f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e04b2b0 .functor AND 1, L_0x55a15e04b320, L_0x55a15e04bc50, C4<1>, C4<1>;
L_0x55a15e04b320 .functor NOT 1, L_0x55a15e04b1f0, C4<0>, C4<0>, C4<0>;
L_0x55a15e04b3e0 .functor AND 1, L_0x55a15e04b1f0, L_0x55a15e05e490, C4<1>, C4<1>;
L_0x55a15e04b450 .functor OR 1, L_0x55a15e04b3e0, L_0x55a15e04b2b0, C4<0>, C4<0>;
v0x55a15dcbb990_0 .net *"_s1", 0 0, L_0x55a15e04b320;  1 drivers
v0x55a15dcbba70_0 .net "in0", 0 0, L_0x55a15e04bc50;  alias, 1 drivers
v0x55a15dcbbbc0_0 .net "in1", 0 0, L_0x55a15e05e490;  alias, 1 drivers
v0x55a15dcbbc60_0 .net "out", 0 0, L_0x55a15e04b450;  alias, 1 drivers
v0x55a15dcbbd00_0 .net "s0", 0 0, L_0x55a15e04b1f0;  alias, 1 drivers
v0x55a15dcbbda0_0 .net "w0", 0 0, L_0x55a15e04b2b0;  1 drivers
v0x55a15dcbbe60_0 .net "w1", 0 0, L_0x55a15e04b3e0;  1 drivers
S_0x55a15dcbc520 .scope module, "obc[11]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04beb0 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dcc00d0_0 .net "a", 0 0, L_0x55a15e04c110;  1 drivers
v0x55a15dcc0220_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcc02e0_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dcc0380_0 .net "in", 0 0, L_0x55a15e05e5a0;  1 drivers
v0x55a15dcc0420_0 .net "out", 0 0, L_0x55a15e04c910;  1 drivers
v0x55a15dcc04c0_0 .net "rw", 0 0, L_0x55a15e04beb0;  1 drivers
v0x55a15dcc0560_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dcbc790 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dcbc520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04c5d0 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dcbf420_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcbf4e0_0 .net "d", 0 0, L_0x55a15e04c110;  alias, 1 drivers
v0x55a15dcbf5f0_0 .net "q", 0 0, L_0x55a15e04c910;  alias, 1 drivers
v0x55a15dcbf690_0 .net "q0", 0 0, L_0x55a15e04c3f0;  1 drivers
v0x55a15dcbf730_0 .net "q_bar", 0 0, L_0x55a15e04c980;  1 drivers
S_0x55a15dcbca20 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dcbc790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04c560 .functor NOT 1, L_0x55a15e04c110, C4<0>, C4<0>, C4<0>;
v0x55a15dcbdbb0_0 .net "clk", 0 0, L_0x55a15e04c5d0;  1 drivers
v0x55a15dcbdc70_0 .net "d", 0 0, L_0x55a15e04c110;  alias, 1 drivers
v0x55a15dcbdd40_0 .net "q", 0 0, L_0x55a15e04c3f0;  alias, 1 drivers
v0x55a15dcbde60_0 .net "q_bar", 0 0, L_0x55a15e04c460;  1 drivers
S_0x55a15dcbccb0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcbca20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04c220 .functor AND 1, L_0x55a15e04c5d0, L_0x55a15e04c110, C4<1>, C4<1>;
L_0x55a15e04c330 .functor AND 1, L_0x55a15e04c5d0, L_0x55a15e04c560, C4<1>, C4<1>;
v0x55a15dcbd5c0_0 .net "a", 0 0, L_0x55a15e04c220;  1 drivers
v0x55a15dcbd680_0 .net "b", 0 0, L_0x55a15e04c330;  1 drivers
v0x55a15dcbd750_0 .net "en", 0 0, L_0x55a15e04c5d0;  alias, 1 drivers
v0x55a15dcbd820_0 .net "q", 0 0, L_0x55a15e04c3f0;  alias, 1 drivers
v0x55a15dcbd8f0_0 .net "q_bar", 0 0, L_0x55a15e04c460;  alias, 1 drivers
v0x55a15dcbd9e0_0 .net "r", 0 0, L_0x55a15e04c560;  1 drivers
v0x55a15dcbda80_0 .net "s", 0 0, L_0x55a15e04c110;  alias, 1 drivers
S_0x55a15dcbcf50 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcbccb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e04c3f0 .functor NOR 1, L_0x55a15e04c330, L_0x55a15e04c460, C4<0>, C4<0>;
L_0x55a15e04c460 .functor NOR 1, L_0x55a15e04c220, L_0x55a15e04c3f0, C4<0>, C4<0>;
v0x55a15dcbd1e0_0 .net "q", 0 0, L_0x55a15e04c3f0;  alias, 1 drivers
v0x55a15dcbd2c0_0 .net "q_bar", 0 0, L_0x55a15e04c460;  alias, 1 drivers
v0x55a15dcbd380_0 .net "r", 0 0, L_0x55a15e04c330;  alias, 1 drivers
v0x55a15dcbd450_0 .net "s", 0 0, L_0x55a15e04c220;  alias, 1 drivers
S_0x55a15dcbdf70 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dcbc790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04cb00 .functor NOT 1, L_0x55a15e04c3f0, C4<0>, C4<0>, C4<0>;
v0x55a15dcbf040_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcbf100_0 .net "d", 0 0, L_0x55a15e04c3f0;  alias, 1 drivers
v0x55a15dcbf250_0 .net "q", 0 0, L_0x55a15e04c910;  alias, 1 drivers
v0x55a15dcbf2f0_0 .net "q_bar", 0 0, L_0x55a15e04c980;  alias, 1 drivers
S_0x55a15dcbe1d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcbdf70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04c6d0 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e04c3f0, C4<1>, C4<1>;
L_0x55a15e04c850 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e04cb00, C4<1>, C4<1>;
v0x55a15dcbea90_0 .net "a", 0 0, L_0x55a15e04c6d0;  1 drivers
v0x55a15dcbeb50_0 .net "b", 0 0, L_0x55a15e04c850;  1 drivers
v0x55a15dcbec20_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcbecf0_0 .net "q", 0 0, L_0x55a15e04c910;  alias, 1 drivers
v0x55a15dcbedc0_0 .net "q_bar", 0 0, L_0x55a15e04c980;  alias, 1 drivers
v0x55a15dcbeeb0_0 .net "r", 0 0, L_0x55a15e04cb00;  1 drivers
v0x55a15dcbef50_0 .net "s", 0 0, L_0x55a15e04c3f0;  alias, 1 drivers
S_0x55a15dcbe420 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcbe1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e04c910 .functor NOR 1, L_0x55a15e04c850, L_0x55a15e04c980, C4<0>, C4<0>;
L_0x55a15e04c980 .functor NOR 1, L_0x55a15e04c6d0, L_0x55a15e04c910, C4<0>, C4<0>;
v0x55a15dcbe6b0_0 .net "q", 0 0, L_0x55a15e04c910;  alias, 1 drivers
v0x55a15dcbe790_0 .net "q_bar", 0 0, L_0x55a15e04c980;  alias, 1 drivers
v0x55a15dcbe850_0 .net "r", 0 0, L_0x55a15e04c850;  alias, 1 drivers
v0x55a15dcbe920_0 .net "s", 0 0, L_0x55a15e04c6d0;  alias, 1 drivers
S_0x55a15dcbf860 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dcbc520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e04bf70 .functor AND 1, L_0x55a15e04bfe0, L_0x55a15e04c910, C4<1>, C4<1>;
L_0x55a15e04bfe0 .functor NOT 1, L_0x55a15e04beb0, C4<0>, C4<0>, C4<0>;
L_0x55a15e04c0a0 .functor AND 1, L_0x55a15e04beb0, L_0x55a15e05e5a0, C4<1>, C4<1>;
L_0x55a15e04c110 .functor OR 1, L_0x55a15e04c0a0, L_0x55a15e04bf70, C4<0>, C4<0>;
v0x55a15dcbfac0_0 .net *"_s1", 0 0, L_0x55a15e04bfe0;  1 drivers
v0x55a15dcbfba0_0 .net "in0", 0 0, L_0x55a15e04c910;  alias, 1 drivers
v0x55a15dcbfcf0_0 .net "in1", 0 0, L_0x55a15e05e5a0;  alias, 1 drivers
v0x55a15dcbfd90_0 .net "out", 0 0, L_0x55a15e04c110;  alias, 1 drivers
v0x55a15dcbfe30_0 .net "s0", 0 0, L_0x55a15e04beb0;  alias, 1 drivers
v0x55a15dcbfed0_0 .net "w0", 0 0, L_0x55a15e04bf70;  1 drivers
v0x55a15dcbff90_0 .net "w1", 0 0, L_0x55a15e04c0a0;  1 drivers
S_0x55a15dcc0650 .scope module, "obc[12]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04cb70 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dcc4200_0 .net "a", 0 0, L_0x55a15e04cdd0;  1 drivers
v0x55a15dcc4350_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcc4410_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dcc44b0_0 .net "in", 0 0, L_0x55a15e05e640;  1 drivers
v0x55a15dcc4550_0 .net "out", 0 0, L_0x55a15e04d5d0;  1 drivers
v0x55a15dcc45f0_0 .net "rw", 0 0, L_0x55a15e04cb70;  1 drivers
v0x55a15dcc4690_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dcc08c0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dcc0650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04d290 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dcc3550_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcc3610_0 .net "d", 0 0, L_0x55a15e04cdd0;  alias, 1 drivers
v0x55a15dcc3720_0 .net "q", 0 0, L_0x55a15e04d5d0;  alias, 1 drivers
v0x55a15dcc37c0_0 .net "q0", 0 0, L_0x55a15e04d0b0;  1 drivers
v0x55a15dcc3860_0 .net "q_bar", 0 0, L_0x55a15e04d640;  1 drivers
S_0x55a15dcc0b50 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dcc08c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04d220 .functor NOT 1, L_0x55a15e04cdd0, C4<0>, C4<0>, C4<0>;
v0x55a15dcc1ce0_0 .net "clk", 0 0, L_0x55a15e04d290;  1 drivers
v0x55a15dcc1da0_0 .net "d", 0 0, L_0x55a15e04cdd0;  alias, 1 drivers
v0x55a15dcc1e70_0 .net "q", 0 0, L_0x55a15e04d0b0;  alias, 1 drivers
v0x55a15dcc1f90_0 .net "q_bar", 0 0, L_0x55a15e04d120;  1 drivers
S_0x55a15dcc0de0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcc0b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04cee0 .functor AND 1, L_0x55a15e04d290, L_0x55a15e04cdd0, C4<1>, C4<1>;
L_0x55a15e04cff0 .functor AND 1, L_0x55a15e04d290, L_0x55a15e04d220, C4<1>, C4<1>;
v0x55a15dcc16f0_0 .net "a", 0 0, L_0x55a15e04cee0;  1 drivers
v0x55a15dcc17b0_0 .net "b", 0 0, L_0x55a15e04cff0;  1 drivers
v0x55a15dcc1880_0 .net "en", 0 0, L_0x55a15e04d290;  alias, 1 drivers
v0x55a15dcc1950_0 .net "q", 0 0, L_0x55a15e04d0b0;  alias, 1 drivers
v0x55a15dcc1a20_0 .net "q_bar", 0 0, L_0x55a15e04d120;  alias, 1 drivers
v0x55a15dcc1b10_0 .net "r", 0 0, L_0x55a15e04d220;  1 drivers
v0x55a15dcc1bb0_0 .net "s", 0 0, L_0x55a15e04cdd0;  alias, 1 drivers
S_0x55a15dcc1080 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcc0de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e04d0b0 .functor NOR 1, L_0x55a15e04cff0, L_0x55a15e04d120, C4<0>, C4<0>;
L_0x55a15e04d120 .functor NOR 1, L_0x55a15e04cee0, L_0x55a15e04d0b0, C4<0>, C4<0>;
v0x55a15dcc1310_0 .net "q", 0 0, L_0x55a15e04d0b0;  alias, 1 drivers
v0x55a15dcc13f0_0 .net "q_bar", 0 0, L_0x55a15e04d120;  alias, 1 drivers
v0x55a15dcc14b0_0 .net "r", 0 0, L_0x55a15e04cff0;  alias, 1 drivers
v0x55a15dcc1580_0 .net "s", 0 0, L_0x55a15e04cee0;  alias, 1 drivers
S_0x55a15dcc20a0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dcc08c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04d7c0 .functor NOT 1, L_0x55a15e04d0b0, C4<0>, C4<0>, C4<0>;
v0x55a15dcc3170_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcc3230_0 .net "d", 0 0, L_0x55a15e04d0b0;  alias, 1 drivers
v0x55a15dcc3380_0 .net "q", 0 0, L_0x55a15e04d5d0;  alias, 1 drivers
v0x55a15dcc3420_0 .net "q_bar", 0 0, L_0x55a15e04d640;  alias, 1 drivers
S_0x55a15dcc2300 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcc20a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04d390 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e04d0b0, C4<1>, C4<1>;
L_0x55a15e04d510 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e04d7c0, C4<1>, C4<1>;
v0x55a15dcc2bc0_0 .net "a", 0 0, L_0x55a15e04d390;  1 drivers
v0x55a15dcc2c80_0 .net "b", 0 0, L_0x55a15e04d510;  1 drivers
v0x55a15dcc2d50_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcc2e20_0 .net "q", 0 0, L_0x55a15e04d5d0;  alias, 1 drivers
v0x55a15dcc2ef0_0 .net "q_bar", 0 0, L_0x55a15e04d640;  alias, 1 drivers
v0x55a15dcc2fe0_0 .net "r", 0 0, L_0x55a15e04d7c0;  1 drivers
v0x55a15dcc3080_0 .net "s", 0 0, L_0x55a15e04d0b0;  alias, 1 drivers
S_0x55a15dcc2550 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcc2300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e04d5d0 .functor NOR 1, L_0x55a15e04d510, L_0x55a15e04d640, C4<0>, C4<0>;
L_0x55a15e04d640 .functor NOR 1, L_0x55a15e04d390, L_0x55a15e04d5d0, C4<0>, C4<0>;
v0x55a15dcc27e0_0 .net "q", 0 0, L_0x55a15e04d5d0;  alias, 1 drivers
v0x55a15dcc28c0_0 .net "q_bar", 0 0, L_0x55a15e04d640;  alias, 1 drivers
v0x55a15dcc2980_0 .net "r", 0 0, L_0x55a15e04d510;  alias, 1 drivers
v0x55a15dcc2a50_0 .net "s", 0 0, L_0x55a15e04d390;  alias, 1 drivers
S_0x55a15dcc3990 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dcc0650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e04cc30 .functor AND 1, L_0x55a15e04cca0, L_0x55a15e04d5d0, C4<1>, C4<1>;
L_0x55a15e04cca0 .functor NOT 1, L_0x55a15e04cb70, C4<0>, C4<0>, C4<0>;
L_0x55a15e04cd60 .functor AND 1, L_0x55a15e04cb70, L_0x55a15e05e640, C4<1>, C4<1>;
L_0x55a15e04cdd0 .functor OR 1, L_0x55a15e04cd60, L_0x55a15e04cc30, C4<0>, C4<0>;
v0x55a15dcc3bf0_0 .net *"_s1", 0 0, L_0x55a15e04cca0;  1 drivers
v0x55a15dcc3cd0_0 .net "in0", 0 0, L_0x55a15e04d5d0;  alias, 1 drivers
v0x55a15dcc3e20_0 .net "in1", 0 0, L_0x55a15e05e640;  alias, 1 drivers
v0x55a15dcc3ec0_0 .net "out", 0 0, L_0x55a15e04cdd0;  alias, 1 drivers
v0x55a15dcc3f60_0 .net "s0", 0 0, L_0x55a15e04cb70;  alias, 1 drivers
v0x55a15dcc4000_0 .net "w0", 0 0, L_0x55a15e04cc30;  1 drivers
v0x55a15dcc40c0_0 .net "w1", 0 0, L_0x55a15e04cd60;  1 drivers
S_0x55a15dcc4780 .scope module, "obc[13]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04d830 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dcc8330_0 .net "a", 0 0, L_0x55a15e04da90;  1 drivers
v0x55a15dcc8480_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcc8540_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dcc85e0_0 .net "in", 0 0, L_0x55a15e05e760;  1 drivers
v0x55a15dcc8680_0 .net "out", 0 0, L_0x55a15e04e290;  1 drivers
v0x55a15dcc8720_0 .net "rw", 0 0, L_0x55a15e04d830;  1 drivers
v0x55a15dcc87c0_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dcc49f0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dcc4780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04df50 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dcc7680_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcc7740_0 .net "d", 0 0, L_0x55a15e04da90;  alias, 1 drivers
v0x55a15dcc7850_0 .net "q", 0 0, L_0x55a15e04e290;  alias, 1 drivers
v0x55a15dcc78f0_0 .net "q0", 0 0, L_0x55a15e04dd70;  1 drivers
v0x55a15dcc7990_0 .net "q_bar", 0 0, L_0x55a15e04e300;  1 drivers
S_0x55a15dcc4c80 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dcc49f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04dee0 .functor NOT 1, L_0x55a15e04da90, C4<0>, C4<0>, C4<0>;
v0x55a15dcc5e10_0 .net "clk", 0 0, L_0x55a15e04df50;  1 drivers
v0x55a15dcc5ed0_0 .net "d", 0 0, L_0x55a15e04da90;  alias, 1 drivers
v0x55a15dcc5fa0_0 .net "q", 0 0, L_0x55a15e04dd70;  alias, 1 drivers
v0x55a15dcc60c0_0 .net "q_bar", 0 0, L_0x55a15e04dde0;  1 drivers
S_0x55a15dcc4f10 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcc4c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04dba0 .functor AND 1, L_0x55a15e04df50, L_0x55a15e04da90, C4<1>, C4<1>;
L_0x55a15e04dcb0 .functor AND 1, L_0x55a15e04df50, L_0x55a15e04dee0, C4<1>, C4<1>;
v0x55a15dcc5820_0 .net "a", 0 0, L_0x55a15e04dba0;  1 drivers
v0x55a15dcc58e0_0 .net "b", 0 0, L_0x55a15e04dcb0;  1 drivers
v0x55a15dcc59b0_0 .net "en", 0 0, L_0x55a15e04df50;  alias, 1 drivers
v0x55a15dcc5a80_0 .net "q", 0 0, L_0x55a15e04dd70;  alias, 1 drivers
v0x55a15dcc5b50_0 .net "q_bar", 0 0, L_0x55a15e04dde0;  alias, 1 drivers
v0x55a15dcc5c40_0 .net "r", 0 0, L_0x55a15e04dee0;  1 drivers
v0x55a15dcc5ce0_0 .net "s", 0 0, L_0x55a15e04da90;  alias, 1 drivers
S_0x55a15dcc51b0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcc4f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e04dd70 .functor NOR 1, L_0x55a15e04dcb0, L_0x55a15e04dde0, C4<0>, C4<0>;
L_0x55a15e04dde0 .functor NOR 1, L_0x55a15e04dba0, L_0x55a15e04dd70, C4<0>, C4<0>;
v0x55a15dcc5440_0 .net "q", 0 0, L_0x55a15e04dd70;  alias, 1 drivers
v0x55a15dcc5520_0 .net "q_bar", 0 0, L_0x55a15e04dde0;  alias, 1 drivers
v0x55a15dcc55e0_0 .net "r", 0 0, L_0x55a15e04dcb0;  alias, 1 drivers
v0x55a15dcc56b0_0 .net "s", 0 0, L_0x55a15e04dba0;  alias, 1 drivers
S_0x55a15dcc61d0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dcc49f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04e480 .functor NOT 1, L_0x55a15e04dd70, C4<0>, C4<0>, C4<0>;
v0x55a15dcc72a0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcc7360_0 .net "d", 0 0, L_0x55a15e04dd70;  alias, 1 drivers
v0x55a15dcc74b0_0 .net "q", 0 0, L_0x55a15e04e290;  alias, 1 drivers
v0x55a15dcc7550_0 .net "q_bar", 0 0, L_0x55a15e04e300;  alias, 1 drivers
S_0x55a15dcc6430 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcc61d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04e050 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e04dd70, C4<1>, C4<1>;
L_0x55a15e04e1d0 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e04e480, C4<1>, C4<1>;
v0x55a15dcc6cf0_0 .net "a", 0 0, L_0x55a15e04e050;  1 drivers
v0x55a15dcc6db0_0 .net "b", 0 0, L_0x55a15e04e1d0;  1 drivers
v0x55a15dcc6e80_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcc6f50_0 .net "q", 0 0, L_0x55a15e04e290;  alias, 1 drivers
v0x55a15dcc7020_0 .net "q_bar", 0 0, L_0x55a15e04e300;  alias, 1 drivers
v0x55a15dcc7110_0 .net "r", 0 0, L_0x55a15e04e480;  1 drivers
v0x55a15dcc71b0_0 .net "s", 0 0, L_0x55a15e04dd70;  alias, 1 drivers
S_0x55a15dcc6680 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcc6430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e04e290 .functor NOR 1, L_0x55a15e04e1d0, L_0x55a15e04e300, C4<0>, C4<0>;
L_0x55a15e04e300 .functor NOR 1, L_0x55a15e04e050, L_0x55a15e04e290, C4<0>, C4<0>;
v0x55a15dcc6910_0 .net "q", 0 0, L_0x55a15e04e290;  alias, 1 drivers
v0x55a15dcc69f0_0 .net "q_bar", 0 0, L_0x55a15e04e300;  alias, 1 drivers
v0x55a15dcc6ab0_0 .net "r", 0 0, L_0x55a15e04e1d0;  alias, 1 drivers
v0x55a15dcc6b80_0 .net "s", 0 0, L_0x55a15e04e050;  alias, 1 drivers
S_0x55a15dcc7ac0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dcc4780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e04d8f0 .functor AND 1, L_0x55a15e04d960, L_0x55a15e04e290, C4<1>, C4<1>;
L_0x55a15e04d960 .functor NOT 1, L_0x55a15e04d830, C4<0>, C4<0>, C4<0>;
L_0x55a15e04da20 .functor AND 1, L_0x55a15e04d830, L_0x55a15e05e760, C4<1>, C4<1>;
L_0x55a15e04da90 .functor OR 1, L_0x55a15e04da20, L_0x55a15e04d8f0, C4<0>, C4<0>;
v0x55a15dcc7d20_0 .net *"_s1", 0 0, L_0x55a15e04d960;  1 drivers
v0x55a15dcc7e00_0 .net "in0", 0 0, L_0x55a15e04e290;  alias, 1 drivers
v0x55a15dcc7f50_0 .net "in1", 0 0, L_0x55a15e05e760;  alias, 1 drivers
v0x55a15dcc7ff0_0 .net "out", 0 0, L_0x55a15e04da90;  alias, 1 drivers
v0x55a15dcc8090_0 .net "s0", 0 0, L_0x55a15e04d830;  alias, 1 drivers
v0x55a15dcc8130_0 .net "w0", 0 0, L_0x55a15e04d8f0;  1 drivers
v0x55a15dcc81f0_0 .net "w1", 0 0, L_0x55a15e04da20;  1 drivers
S_0x55a15dcc88b0 .scope module, "obc[14]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04e4f0 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dccc460_0 .net "a", 0 0, L_0x55a15e04e750;  1 drivers
v0x55a15dccc5b0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dccc670_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dccc710_0 .net "in", 0 0, L_0x55a15e05e800;  1 drivers
v0x55a15dccc7b0_0 .net "out", 0 0, L_0x55a15e04ef50;  1 drivers
v0x55a15dccc850_0 .net "rw", 0 0, L_0x55a15e04e4f0;  1 drivers
v0x55a15dccc8f0_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dcc8b20 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dcc88b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04ec10 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dccb7b0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dccb870_0 .net "d", 0 0, L_0x55a15e04e750;  alias, 1 drivers
v0x55a15dccb980_0 .net "q", 0 0, L_0x55a15e04ef50;  alias, 1 drivers
v0x55a15dccba20_0 .net "q0", 0 0, L_0x55a15e04ea30;  1 drivers
v0x55a15dccbac0_0 .net "q_bar", 0 0, L_0x55a15e04efc0;  1 drivers
S_0x55a15dcc8db0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dcc8b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04eba0 .functor NOT 1, L_0x55a15e04e750, C4<0>, C4<0>, C4<0>;
v0x55a15dcc9f40_0 .net "clk", 0 0, L_0x55a15e04ec10;  1 drivers
v0x55a15dcca000_0 .net "d", 0 0, L_0x55a15e04e750;  alias, 1 drivers
v0x55a15dcca0d0_0 .net "q", 0 0, L_0x55a15e04ea30;  alias, 1 drivers
v0x55a15dcca1f0_0 .net "q_bar", 0 0, L_0x55a15e04eaa0;  1 drivers
S_0x55a15dcc9040 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcc8db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04e860 .functor AND 1, L_0x55a15e04ec10, L_0x55a15e04e750, C4<1>, C4<1>;
L_0x55a15e04e970 .functor AND 1, L_0x55a15e04ec10, L_0x55a15e04eba0, C4<1>, C4<1>;
v0x55a15dcc9950_0 .net "a", 0 0, L_0x55a15e04e860;  1 drivers
v0x55a15dcc9a10_0 .net "b", 0 0, L_0x55a15e04e970;  1 drivers
v0x55a15dcc9ae0_0 .net "en", 0 0, L_0x55a15e04ec10;  alias, 1 drivers
v0x55a15dcc9bb0_0 .net "q", 0 0, L_0x55a15e04ea30;  alias, 1 drivers
v0x55a15dcc9c80_0 .net "q_bar", 0 0, L_0x55a15e04eaa0;  alias, 1 drivers
v0x55a15dcc9d70_0 .net "r", 0 0, L_0x55a15e04eba0;  1 drivers
v0x55a15dcc9e10_0 .net "s", 0 0, L_0x55a15e04e750;  alias, 1 drivers
S_0x55a15dcc92e0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcc9040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e04ea30 .functor NOR 1, L_0x55a15e04e970, L_0x55a15e04eaa0, C4<0>, C4<0>;
L_0x55a15e04eaa0 .functor NOR 1, L_0x55a15e04e860, L_0x55a15e04ea30, C4<0>, C4<0>;
v0x55a15dcc9570_0 .net "q", 0 0, L_0x55a15e04ea30;  alias, 1 drivers
v0x55a15dcc9650_0 .net "q_bar", 0 0, L_0x55a15e04eaa0;  alias, 1 drivers
v0x55a15dcc9710_0 .net "r", 0 0, L_0x55a15e04e970;  alias, 1 drivers
v0x55a15dcc97e0_0 .net "s", 0 0, L_0x55a15e04e860;  alias, 1 drivers
S_0x55a15dcca300 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dcc8b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04f140 .functor NOT 1, L_0x55a15e04ea30, C4<0>, C4<0>, C4<0>;
v0x55a15dccb3d0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dccb490_0 .net "d", 0 0, L_0x55a15e04ea30;  alias, 1 drivers
v0x55a15dccb5e0_0 .net "q", 0 0, L_0x55a15e04ef50;  alias, 1 drivers
v0x55a15dccb680_0 .net "q_bar", 0 0, L_0x55a15e04efc0;  alias, 1 drivers
S_0x55a15dcca560 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcca300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04ed10 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e04ea30, C4<1>, C4<1>;
L_0x55a15e04ee90 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e04f140, C4<1>, C4<1>;
v0x55a15dccae20_0 .net "a", 0 0, L_0x55a15e04ed10;  1 drivers
v0x55a15dccaee0_0 .net "b", 0 0, L_0x55a15e04ee90;  1 drivers
v0x55a15dccafb0_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dccb080_0 .net "q", 0 0, L_0x55a15e04ef50;  alias, 1 drivers
v0x55a15dccb150_0 .net "q_bar", 0 0, L_0x55a15e04efc0;  alias, 1 drivers
v0x55a15dccb240_0 .net "r", 0 0, L_0x55a15e04f140;  1 drivers
v0x55a15dccb2e0_0 .net "s", 0 0, L_0x55a15e04ea30;  alias, 1 drivers
S_0x55a15dcca7b0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcca560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e04ef50 .functor NOR 1, L_0x55a15e04ee90, L_0x55a15e04efc0, C4<0>, C4<0>;
L_0x55a15e04efc0 .functor NOR 1, L_0x55a15e04ed10, L_0x55a15e04ef50, C4<0>, C4<0>;
v0x55a15dccaa40_0 .net "q", 0 0, L_0x55a15e04ef50;  alias, 1 drivers
v0x55a15dccab20_0 .net "q_bar", 0 0, L_0x55a15e04efc0;  alias, 1 drivers
v0x55a15dccabe0_0 .net "r", 0 0, L_0x55a15e04ee90;  alias, 1 drivers
v0x55a15dccacb0_0 .net "s", 0 0, L_0x55a15e04ed10;  alias, 1 drivers
S_0x55a15dccbbf0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dcc88b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e04e5b0 .functor AND 1, L_0x55a15e04e620, L_0x55a15e04ef50, C4<1>, C4<1>;
L_0x55a15e04e620 .functor NOT 1, L_0x55a15e04e4f0, C4<0>, C4<0>, C4<0>;
L_0x55a15e04e6e0 .functor AND 1, L_0x55a15e04e4f0, L_0x55a15e05e800, C4<1>, C4<1>;
L_0x55a15e04e750 .functor OR 1, L_0x55a15e04e6e0, L_0x55a15e04e5b0, C4<0>, C4<0>;
v0x55a15dccbe50_0 .net *"_s1", 0 0, L_0x55a15e04e620;  1 drivers
v0x55a15dccbf30_0 .net "in0", 0 0, L_0x55a15e04ef50;  alias, 1 drivers
v0x55a15dccc080_0 .net "in1", 0 0, L_0x55a15e05e800;  alias, 1 drivers
v0x55a15dccc120_0 .net "out", 0 0, L_0x55a15e04e750;  alias, 1 drivers
v0x55a15dccc1c0_0 .net "s0", 0 0, L_0x55a15e04e4f0;  alias, 1 drivers
v0x55a15dccc260_0 .net "w0", 0 0, L_0x55a15e04e5b0;  1 drivers
v0x55a15dccc320_0 .net "w1", 0 0, L_0x55a15e04e6e0;  1 drivers
S_0x55a15dccc9e0 .scope module, "obc[15]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04f1b0 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dcd0590_0 .net "a", 0 0, L_0x55a15e04f410;  1 drivers
v0x55a15dcd06e0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcd07a0_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dcd0840_0 .net "in", 0 0, L_0x55a15e05e930;  1 drivers
v0x55a15dcd08e0_0 .net "out", 0 0, L_0x55a15e04fc10;  1 drivers
v0x55a15dcd0980_0 .net "rw", 0 0, L_0x55a15e04f1b0;  1 drivers
v0x55a15dcd0a20_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dcccc50 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dccc9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04f8d0 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dccf8e0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dccf9a0_0 .net "d", 0 0, L_0x55a15e04f410;  alias, 1 drivers
v0x55a15dccfab0_0 .net "q", 0 0, L_0x55a15e04fc10;  alias, 1 drivers
v0x55a15dccfb50_0 .net "q0", 0 0, L_0x55a15e04f6f0;  1 drivers
v0x55a15dccfbf0_0 .net "q_bar", 0 0, L_0x55a15e04fc80;  1 drivers
S_0x55a15dcccee0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dcccc50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04f860 .functor NOT 1, L_0x55a15e04f410, C4<0>, C4<0>, C4<0>;
v0x55a15dcce070_0 .net "clk", 0 0, L_0x55a15e04f8d0;  1 drivers
v0x55a15dcce130_0 .net "d", 0 0, L_0x55a15e04f410;  alias, 1 drivers
v0x55a15dcce200_0 .net "q", 0 0, L_0x55a15e04f6f0;  alias, 1 drivers
v0x55a15dcce320_0 .net "q_bar", 0 0, L_0x55a15e04f760;  1 drivers
S_0x55a15dccd170 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04f520 .functor AND 1, L_0x55a15e04f8d0, L_0x55a15e04f410, C4<1>, C4<1>;
L_0x55a15e04f630 .functor AND 1, L_0x55a15e04f8d0, L_0x55a15e04f860, C4<1>, C4<1>;
v0x55a15dccda80_0 .net "a", 0 0, L_0x55a15e04f520;  1 drivers
v0x55a15dccdb40_0 .net "b", 0 0, L_0x55a15e04f630;  1 drivers
v0x55a15dccdc10_0 .net "en", 0 0, L_0x55a15e04f8d0;  alias, 1 drivers
v0x55a15dccdce0_0 .net "q", 0 0, L_0x55a15e04f6f0;  alias, 1 drivers
v0x55a15dccddb0_0 .net "q_bar", 0 0, L_0x55a15e04f760;  alias, 1 drivers
v0x55a15dccdea0_0 .net "r", 0 0, L_0x55a15e04f860;  1 drivers
v0x55a15dccdf40_0 .net "s", 0 0, L_0x55a15e04f410;  alias, 1 drivers
S_0x55a15dccd410 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dccd170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e04f6f0 .functor NOR 1, L_0x55a15e04f630, L_0x55a15e04f760, C4<0>, C4<0>;
L_0x55a15e04f760 .functor NOR 1, L_0x55a15e04f520, L_0x55a15e04f6f0, C4<0>, C4<0>;
v0x55a15dccd6a0_0 .net "q", 0 0, L_0x55a15e04f6f0;  alias, 1 drivers
v0x55a15dccd780_0 .net "q_bar", 0 0, L_0x55a15e04f760;  alias, 1 drivers
v0x55a15dccd840_0 .net "r", 0 0, L_0x55a15e04f630;  alias, 1 drivers
v0x55a15dccd910_0 .net "s", 0 0, L_0x55a15e04f520;  alias, 1 drivers
S_0x55a15dcce430 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dcccc50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e04fe00 .functor NOT 1, L_0x55a15e04f6f0, C4<0>, C4<0>, C4<0>;
v0x55a15dccf500_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dccf5c0_0 .net "d", 0 0, L_0x55a15e04f6f0;  alias, 1 drivers
v0x55a15dccf710_0 .net "q", 0 0, L_0x55a15e04fc10;  alias, 1 drivers
v0x55a15dccf7b0_0 .net "q_bar", 0 0, L_0x55a15e04fc80;  alias, 1 drivers
S_0x55a15dcce690 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcce430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04f9d0 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e04f6f0, C4<1>, C4<1>;
L_0x55a15e04fb50 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e04fe00, C4<1>, C4<1>;
v0x55a15dccef50_0 .net "a", 0 0, L_0x55a15e04f9d0;  1 drivers
v0x55a15dccf010_0 .net "b", 0 0, L_0x55a15e04fb50;  1 drivers
v0x55a15dccf0e0_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dccf1b0_0 .net "q", 0 0, L_0x55a15e04fc10;  alias, 1 drivers
v0x55a15dccf280_0 .net "q_bar", 0 0, L_0x55a15e04fc80;  alias, 1 drivers
v0x55a15dccf370_0 .net "r", 0 0, L_0x55a15e04fe00;  1 drivers
v0x55a15dccf410_0 .net "s", 0 0, L_0x55a15e04f6f0;  alias, 1 drivers
S_0x55a15dcce8e0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcce690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e04fc10 .functor NOR 1, L_0x55a15e04fb50, L_0x55a15e04fc80, C4<0>, C4<0>;
L_0x55a15e04fc80 .functor NOR 1, L_0x55a15e04f9d0, L_0x55a15e04fc10, C4<0>, C4<0>;
v0x55a15dcceb70_0 .net "q", 0 0, L_0x55a15e04fc10;  alias, 1 drivers
v0x55a15dccec50_0 .net "q_bar", 0 0, L_0x55a15e04fc80;  alias, 1 drivers
v0x55a15dcced10_0 .net "r", 0 0, L_0x55a15e04fb50;  alias, 1 drivers
v0x55a15dccede0_0 .net "s", 0 0, L_0x55a15e04f9d0;  alias, 1 drivers
S_0x55a15dccfd20 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dccc9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e04f270 .functor AND 1, L_0x55a15e04f2e0, L_0x55a15e04fc10, C4<1>, C4<1>;
L_0x55a15e04f2e0 .functor NOT 1, L_0x55a15e04f1b0, C4<0>, C4<0>, C4<0>;
L_0x55a15e04f3a0 .functor AND 1, L_0x55a15e04f1b0, L_0x55a15e05e930, C4<1>, C4<1>;
L_0x55a15e04f410 .functor OR 1, L_0x55a15e04f3a0, L_0x55a15e04f270, C4<0>, C4<0>;
v0x55a15dccff80_0 .net *"_s1", 0 0, L_0x55a15e04f2e0;  1 drivers
v0x55a15dcd0060_0 .net "in0", 0 0, L_0x55a15e04fc10;  alias, 1 drivers
v0x55a15dcd01b0_0 .net "in1", 0 0, L_0x55a15e05e930;  alias, 1 drivers
v0x55a15dcd0250_0 .net "out", 0 0, L_0x55a15e04f410;  alias, 1 drivers
v0x55a15dcd02f0_0 .net "s0", 0 0, L_0x55a15e04f1b0;  alias, 1 drivers
v0x55a15dcd0390_0 .net "w0", 0 0, L_0x55a15e04f270;  1 drivers
v0x55a15dcd0450_0 .net "w1", 0 0, L_0x55a15e04f3a0;  1 drivers
S_0x55a15dcd0b10 .scope module, "obc[16]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e04fe70 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dcd4f50_0 .net "a", 0 0, L_0x55a15e0500d0;  1 drivers
v0x55a15dcd50a0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcd5160_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dcd5200_0 .net "in", 0 0, L_0x55a15e05e9d0;  1 drivers
v0x55a15dcd52a0_0 .net "out", 0 0, L_0x55a15e0508d0;  1 drivers
v0x55a15dcd5340_0 .net "rw", 0 0, L_0x55a15e04fe70;  1 drivers
v0x55a15dcd53e0_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dcd0e90 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dcd0b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e050590 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dcd42a0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcd4360_0 .net "d", 0 0, L_0x55a15e0500d0;  alias, 1 drivers
v0x55a15dcd4470_0 .net "q", 0 0, L_0x55a15e0508d0;  alias, 1 drivers
v0x55a15dcd4510_0 .net "q0", 0 0, L_0x55a15e0503b0;  1 drivers
v0x55a15dcd45b0_0 .net "q_bar", 0 0, L_0x55a15e050940;  1 drivers
S_0x55a15dcd1120 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dcd0e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e050520 .functor NOT 1, L_0x55a15e0500d0, C4<0>, C4<0>, C4<0>;
v0x55a15dcd22b0_0 .net "clk", 0 0, L_0x55a15e050590;  1 drivers
v0x55a15dcd2370_0 .net "d", 0 0, L_0x55a15e0500d0;  alias, 1 drivers
v0x55a15dcd2440_0 .net "q", 0 0, L_0x55a15e0503b0;  alias, 1 drivers
v0x55a15dcd2560_0 .net "q_bar", 0 0, L_0x55a15e050420;  1 drivers
S_0x55a15dcd13b0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcd1120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e0501e0 .functor AND 1, L_0x55a15e050590, L_0x55a15e0500d0, C4<1>, C4<1>;
L_0x55a15e0502f0 .functor AND 1, L_0x55a15e050590, L_0x55a15e050520, C4<1>, C4<1>;
v0x55a15dcd1cc0_0 .net "a", 0 0, L_0x55a15e0501e0;  1 drivers
v0x55a15dcd1d80_0 .net "b", 0 0, L_0x55a15e0502f0;  1 drivers
v0x55a15dcd1e50_0 .net "en", 0 0, L_0x55a15e050590;  alias, 1 drivers
v0x55a15dcd1f20_0 .net "q", 0 0, L_0x55a15e0503b0;  alias, 1 drivers
v0x55a15dcd1ff0_0 .net "q_bar", 0 0, L_0x55a15e050420;  alias, 1 drivers
v0x55a15dcd20e0_0 .net "r", 0 0, L_0x55a15e050520;  1 drivers
v0x55a15dcd2180_0 .net "s", 0 0, L_0x55a15e0500d0;  alias, 1 drivers
S_0x55a15dcd1650 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcd13b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e0503b0 .functor NOR 1, L_0x55a15e0502f0, L_0x55a15e050420, C4<0>, C4<0>;
L_0x55a15e050420 .functor NOR 1, L_0x55a15e0501e0, L_0x55a15e0503b0, C4<0>, C4<0>;
v0x55a15dcd18e0_0 .net "q", 0 0, L_0x55a15e0503b0;  alias, 1 drivers
v0x55a15dcd19c0_0 .net "q_bar", 0 0, L_0x55a15e050420;  alias, 1 drivers
v0x55a15dcd1a80_0 .net "r", 0 0, L_0x55a15e0502f0;  alias, 1 drivers
v0x55a15dcd1b50_0 .net "s", 0 0, L_0x55a15e0501e0;  alias, 1 drivers
S_0x55a15dcd2670 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dcd0e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e050ac0 .functor NOT 1, L_0x55a15e0503b0, C4<0>, C4<0>, C4<0>;
v0x55a15dcd3f50_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcd4010_0 .net "d", 0 0, L_0x55a15e0503b0;  alias, 1 drivers
v0x55a15dcd40d0_0 .net "q", 0 0, L_0x55a15e0508d0;  alias, 1 drivers
v0x55a15dcd4170_0 .net "q_bar", 0 0, L_0x55a15e050940;  alias, 1 drivers
S_0x55a15dcd28d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcd2670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e050690 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e0503b0, C4<1>, C4<1>;
L_0x55a15e050810 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e050ac0, C4<1>, C4<1>;
v0x55a15dcd3190_0 .net "a", 0 0, L_0x55a15e050690;  1 drivers
v0x55a15dcd3250_0 .net "b", 0 0, L_0x55a15e050810;  1 drivers
v0x55a15dcd3320_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcd3c00_0 .net "q", 0 0, L_0x55a15e0508d0;  alias, 1 drivers
v0x55a15dcd3cd0_0 .net "q_bar", 0 0, L_0x55a15e050940;  alias, 1 drivers
v0x55a15dcd3dc0_0 .net "r", 0 0, L_0x55a15e050ac0;  1 drivers
v0x55a15dcd3e60_0 .net "s", 0 0, L_0x55a15e0503b0;  alias, 1 drivers
S_0x55a15dcd2b20 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcd28d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e0508d0 .functor NOR 1, L_0x55a15e050810, L_0x55a15e050940, C4<0>, C4<0>;
L_0x55a15e050940 .functor NOR 1, L_0x55a15e050690, L_0x55a15e0508d0, C4<0>, C4<0>;
v0x55a15dcd2db0_0 .net "q", 0 0, L_0x55a15e0508d0;  alias, 1 drivers
v0x55a15dcd2e90_0 .net "q_bar", 0 0, L_0x55a15e050940;  alias, 1 drivers
v0x55a15dcd2f50_0 .net "r", 0 0, L_0x55a15e050810;  alias, 1 drivers
v0x55a15dcd3020_0 .net "s", 0 0, L_0x55a15e050690;  alias, 1 drivers
S_0x55a15dcd46e0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dcd0b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e04ff30 .functor AND 1, L_0x55a15e04ffa0, L_0x55a15e0508d0, C4<1>, C4<1>;
L_0x55a15e04ffa0 .functor NOT 1, L_0x55a15e04fe70, C4<0>, C4<0>, C4<0>;
L_0x55a15e050060 .functor AND 1, L_0x55a15e04fe70, L_0x55a15e05e9d0, C4<1>, C4<1>;
L_0x55a15e0500d0 .functor OR 1, L_0x55a15e050060, L_0x55a15e04ff30, C4<0>, C4<0>;
v0x55a15dcd4940_0 .net *"_s1", 0 0, L_0x55a15e04ffa0;  1 drivers
v0x55a15dcd4a20_0 .net "in0", 0 0, L_0x55a15e0508d0;  alias, 1 drivers
v0x55a15dcd4b70_0 .net "in1", 0 0, L_0x55a15e05e9d0;  alias, 1 drivers
v0x55a15dcd4c10_0 .net "out", 0 0, L_0x55a15e0500d0;  alias, 1 drivers
v0x55a15dcd4cb0_0 .net "s0", 0 0, L_0x55a15e04fe70;  alias, 1 drivers
v0x55a15dcd4d50_0 .net "w0", 0 0, L_0x55a15e04ff30;  1 drivers
v0x55a15dcd4e10_0 .net "w1", 0 0, L_0x55a15e050060;  1 drivers
S_0x55a15dcd56e0 .scope module, "obc[17]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e050b30 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dcd9290_0 .net "a", 0 0, L_0x55a15e050d90;  1 drivers
v0x55a15dcd93e0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcd94a0_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dcd9540_0 .net "in", 0 0, L_0x55a15e05eb10;  1 drivers
v0x55a15dcd95e0_0 .net "out", 0 0, L_0x55a15e051590;  1 drivers
v0x55a15dcd9680_0 .net "rw", 0 0, L_0x55a15e050b30;  1 drivers
v0x55a15dcd9720_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dcd5950 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dcd56e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e051250 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dcd85e0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcd86a0_0 .net "d", 0 0, L_0x55a15e050d90;  alias, 1 drivers
v0x55a15dcd87b0_0 .net "q", 0 0, L_0x55a15e051590;  alias, 1 drivers
v0x55a15dcd8850_0 .net "q0", 0 0, L_0x55a15e051070;  1 drivers
v0x55a15dcd88f0_0 .net "q_bar", 0 0, L_0x55a15e051600;  1 drivers
S_0x55a15dcd5be0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dcd5950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e0511e0 .functor NOT 1, L_0x55a15e050d90, C4<0>, C4<0>, C4<0>;
v0x55a15dcd6d70_0 .net "clk", 0 0, L_0x55a15e051250;  1 drivers
v0x55a15dcd6e30_0 .net "d", 0 0, L_0x55a15e050d90;  alias, 1 drivers
v0x55a15dcd6f00_0 .net "q", 0 0, L_0x55a15e051070;  alias, 1 drivers
v0x55a15dcd7020_0 .net "q_bar", 0 0, L_0x55a15e0510e0;  1 drivers
S_0x55a15dcd5e70 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcd5be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e050ea0 .functor AND 1, L_0x55a15e051250, L_0x55a15e050d90, C4<1>, C4<1>;
L_0x55a15e050fb0 .functor AND 1, L_0x55a15e051250, L_0x55a15e0511e0, C4<1>, C4<1>;
v0x55a15dcd6780_0 .net "a", 0 0, L_0x55a15e050ea0;  1 drivers
v0x55a15dcd6840_0 .net "b", 0 0, L_0x55a15e050fb0;  1 drivers
v0x55a15dcd6910_0 .net "en", 0 0, L_0x55a15e051250;  alias, 1 drivers
v0x55a15dcd69e0_0 .net "q", 0 0, L_0x55a15e051070;  alias, 1 drivers
v0x55a15dcd6ab0_0 .net "q_bar", 0 0, L_0x55a15e0510e0;  alias, 1 drivers
v0x55a15dcd6ba0_0 .net "r", 0 0, L_0x55a15e0511e0;  1 drivers
v0x55a15dcd6c40_0 .net "s", 0 0, L_0x55a15e050d90;  alias, 1 drivers
S_0x55a15dcd6110 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcd5e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e051070 .functor NOR 1, L_0x55a15e050fb0, L_0x55a15e0510e0, C4<0>, C4<0>;
L_0x55a15e0510e0 .functor NOR 1, L_0x55a15e050ea0, L_0x55a15e051070, C4<0>, C4<0>;
v0x55a15dcd63a0_0 .net "q", 0 0, L_0x55a15e051070;  alias, 1 drivers
v0x55a15dcd6480_0 .net "q_bar", 0 0, L_0x55a15e0510e0;  alias, 1 drivers
v0x55a15dcd6540_0 .net "r", 0 0, L_0x55a15e050fb0;  alias, 1 drivers
v0x55a15dcd6610_0 .net "s", 0 0, L_0x55a15e050ea0;  alias, 1 drivers
S_0x55a15dcd7130 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dcd5950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e051780 .functor NOT 1, L_0x55a15e051070, C4<0>, C4<0>, C4<0>;
v0x55a15dcd8200_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcd82c0_0 .net "d", 0 0, L_0x55a15e051070;  alias, 1 drivers
v0x55a15dcd8410_0 .net "q", 0 0, L_0x55a15e051590;  alias, 1 drivers
v0x55a15dcd84b0_0 .net "q_bar", 0 0, L_0x55a15e051600;  alias, 1 drivers
S_0x55a15dcd7390 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcd7130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e051350 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e051070, C4<1>, C4<1>;
L_0x55a15e0514d0 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e051780, C4<1>, C4<1>;
v0x55a15dcd7c50_0 .net "a", 0 0, L_0x55a15e051350;  1 drivers
v0x55a15dcd7d10_0 .net "b", 0 0, L_0x55a15e0514d0;  1 drivers
v0x55a15dcd7de0_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcd7eb0_0 .net "q", 0 0, L_0x55a15e051590;  alias, 1 drivers
v0x55a15dcd7f80_0 .net "q_bar", 0 0, L_0x55a15e051600;  alias, 1 drivers
v0x55a15dcd8070_0 .net "r", 0 0, L_0x55a15e051780;  1 drivers
v0x55a15dcd8110_0 .net "s", 0 0, L_0x55a15e051070;  alias, 1 drivers
S_0x55a15dcd75e0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcd7390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e051590 .functor NOR 1, L_0x55a15e0514d0, L_0x55a15e051600, C4<0>, C4<0>;
L_0x55a15e051600 .functor NOR 1, L_0x55a15e051350, L_0x55a15e051590, C4<0>, C4<0>;
v0x55a15dcd7870_0 .net "q", 0 0, L_0x55a15e051590;  alias, 1 drivers
v0x55a15dcd7950_0 .net "q_bar", 0 0, L_0x55a15e051600;  alias, 1 drivers
v0x55a15dcd7a10_0 .net "r", 0 0, L_0x55a15e0514d0;  alias, 1 drivers
v0x55a15dcd7ae0_0 .net "s", 0 0, L_0x55a15e051350;  alias, 1 drivers
S_0x55a15dcd8a20 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dcd56e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e050bf0 .functor AND 1, L_0x55a15e050c60, L_0x55a15e051590, C4<1>, C4<1>;
L_0x55a15e050c60 .functor NOT 1, L_0x55a15e050b30, C4<0>, C4<0>, C4<0>;
L_0x55a15e050d20 .functor AND 1, L_0x55a15e050b30, L_0x55a15e05eb10, C4<1>, C4<1>;
L_0x55a15e050d90 .functor OR 1, L_0x55a15e050d20, L_0x55a15e050bf0, C4<0>, C4<0>;
v0x55a15dcd8c80_0 .net *"_s1", 0 0, L_0x55a15e050c60;  1 drivers
v0x55a15dcd8d60_0 .net "in0", 0 0, L_0x55a15e051590;  alias, 1 drivers
v0x55a15dcd8eb0_0 .net "in1", 0 0, L_0x55a15e05eb10;  alias, 1 drivers
v0x55a15dcd8f50_0 .net "out", 0 0, L_0x55a15e050d90;  alias, 1 drivers
v0x55a15dcd8ff0_0 .net "s0", 0 0, L_0x55a15e050b30;  alias, 1 drivers
v0x55a15dcd9090_0 .net "w0", 0 0, L_0x55a15e050bf0;  1 drivers
v0x55a15dcd9150_0 .net "w1", 0 0, L_0x55a15e050d20;  1 drivers
S_0x55a15dcd9810 .scope module, "obc[18]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e0517f0 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dcdd3c0_0 .net "a", 0 0, L_0x55a15e051a50;  1 drivers
v0x55a15dcdd510_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcdd5d0_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dcdd670_0 .net "in", 0 0, L_0x55a15e05ebb0;  1 drivers
v0x55a15dcdd710_0 .net "out", 0 0, L_0x55a15e052250;  1 drivers
v0x55a15dcdd7b0_0 .net "rw", 0 0, L_0x55a15e0517f0;  1 drivers
v0x55a15dcdd850_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dcd9a80 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dcd9810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e051f10 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dcdc710_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcdc7d0_0 .net "d", 0 0, L_0x55a15e051a50;  alias, 1 drivers
v0x55a15dcdc8e0_0 .net "q", 0 0, L_0x55a15e052250;  alias, 1 drivers
v0x55a15dcdc980_0 .net "q0", 0 0, L_0x55a15e051d30;  1 drivers
v0x55a15dcdca20_0 .net "q_bar", 0 0, L_0x55a15e0522c0;  1 drivers
S_0x55a15dcd9d10 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dcd9a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e051ea0 .functor NOT 1, L_0x55a15e051a50, C4<0>, C4<0>, C4<0>;
v0x55a15dcdaea0_0 .net "clk", 0 0, L_0x55a15e051f10;  1 drivers
v0x55a15dcdaf60_0 .net "d", 0 0, L_0x55a15e051a50;  alias, 1 drivers
v0x55a15dcdb030_0 .net "q", 0 0, L_0x55a15e051d30;  alias, 1 drivers
v0x55a15dcdb150_0 .net "q_bar", 0 0, L_0x55a15e051da0;  1 drivers
S_0x55a15dcd9fa0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcd9d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e051b60 .functor AND 1, L_0x55a15e051f10, L_0x55a15e051a50, C4<1>, C4<1>;
L_0x55a15e051c70 .functor AND 1, L_0x55a15e051f10, L_0x55a15e051ea0, C4<1>, C4<1>;
v0x55a15dcda8b0_0 .net "a", 0 0, L_0x55a15e051b60;  1 drivers
v0x55a15dcda970_0 .net "b", 0 0, L_0x55a15e051c70;  1 drivers
v0x55a15dcdaa40_0 .net "en", 0 0, L_0x55a15e051f10;  alias, 1 drivers
v0x55a15dcdab10_0 .net "q", 0 0, L_0x55a15e051d30;  alias, 1 drivers
v0x55a15dcdabe0_0 .net "q_bar", 0 0, L_0x55a15e051da0;  alias, 1 drivers
v0x55a15dcdacd0_0 .net "r", 0 0, L_0x55a15e051ea0;  1 drivers
v0x55a15dcdad70_0 .net "s", 0 0, L_0x55a15e051a50;  alias, 1 drivers
S_0x55a15dcda240 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcd9fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e051d30 .functor NOR 1, L_0x55a15e051c70, L_0x55a15e051da0, C4<0>, C4<0>;
L_0x55a15e051da0 .functor NOR 1, L_0x55a15e051b60, L_0x55a15e051d30, C4<0>, C4<0>;
v0x55a15dcda4d0_0 .net "q", 0 0, L_0x55a15e051d30;  alias, 1 drivers
v0x55a15dcda5b0_0 .net "q_bar", 0 0, L_0x55a15e051da0;  alias, 1 drivers
v0x55a15dcda670_0 .net "r", 0 0, L_0x55a15e051c70;  alias, 1 drivers
v0x55a15dcda740_0 .net "s", 0 0, L_0x55a15e051b60;  alias, 1 drivers
S_0x55a15dcdb260 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dcd9a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e052440 .functor NOT 1, L_0x55a15e051d30, C4<0>, C4<0>, C4<0>;
v0x55a15dcdc330_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcdc3f0_0 .net "d", 0 0, L_0x55a15e051d30;  alias, 1 drivers
v0x55a15dcdc540_0 .net "q", 0 0, L_0x55a15e052250;  alias, 1 drivers
v0x55a15dcdc5e0_0 .net "q_bar", 0 0, L_0x55a15e0522c0;  alias, 1 drivers
S_0x55a15dcdb4c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcdb260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e052010 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e051d30, C4<1>, C4<1>;
L_0x55a15e052190 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e052440, C4<1>, C4<1>;
v0x55a15dcdbd80_0 .net "a", 0 0, L_0x55a15e052010;  1 drivers
v0x55a15dcdbe40_0 .net "b", 0 0, L_0x55a15e052190;  1 drivers
v0x55a15dcdbf10_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dcdbfe0_0 .net "q", 0 0, L_0x55a15e052250;  alias, 1 drivers
v0x55a15dcdc0b0_0 .net "q_bar", 0 0, L_0x55a15e0522c0;  alias, 1 drivers
v0x55a15dcdc1a0_0 .net "r", 0 0, L_0x55a15e052440;  1 drivers
v0x55a15dcdc240_0 .net "s", 0 0, L_0x55a15e051d30;  alias, 1 drivers
S_0x55a15dcdb710 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcdb4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e052250 .functor NOR 1, L_0x55a15e052190, L_0x55a15e0522c0, C4<0>, C4<0>;
L_0x55a15e0522c0 .functor NOR 1, L_0x55a15e052010, L_0x55a15e052250, C4<0>, C4<0>;
v0x55a15dcdb9a0_0 .net "q", 0 0, L_0x55a15e052250;  alias, 1 drivers
v0x55a15dcdba80_0 .net "q_bar", 0 0, L_0x55a15e0522c0;  alias, 1 drivers
v0x55a15dcdbb40_0 .net "r", 0 0, L_0x55a15e052190;  alias, 1 drivers
v0x55a15dcdbc10_0 .net "s", 0 0, L_0x55a15e052010;  alias, 1 drivers
S_0x55a15dcdcb50 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dcd9810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e0518b0 .functor AND 1, L_0x55a15e051920, L_0x55a15e052250, C4<1>, C4<1>;
L_0x55a15e051920 .functor NOT 1, L_0x55a15e0517f0, C4<0>, C4<0>, C4<0>;
L_0x55a15e0519e0 .functor AND 1, L_0x55a15e0517f0, L_0x55a15e05ebb0, C4<1>, C4<1>;
L_0x55a15e051a50 .functor OR 1, L_0x55a15e0519e0, L_0x55a15e0518b0, C4<0>, C4<0>;
v0x55a15dcdcdb0_0 .net *"_s1", 0 0, L_0x55a15e051920;  1 drivers
v0x55a15dcdce90_0 .net "in0", 0 0, L_0x55a15e052250;  alias, 1 drivers
v0x55a15dcdcfe0_0 .net "in1", 0 0, L_0x55a15e05ebb0;  alias, 1 drivers
v0x55a15dcdd080_0 .net "out", 0 0, L_0x55a15e051a50;  alias, 1 drivers
v0x55a15dcdd120_0 .net "s0", 0 0, L_0x55a15e0517f0;  alias, 1 drivers
v0x55a15dcdd1c0_0 .net "w0", 0 0, L_0x55a15e0518b0;  1 drivers
v0x55a15dcdd280_0 .net "w1", 0 0, L_0x55a15e0519e0;  1 drivers
S_0x55a15dcdd940 .scope module, "obc[19]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e0524b0 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dce14f0_0 .net "a", 0 0, L_0x55a15e052710;  1 drivers
v0x55a15dce1640_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dce1700_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dce17a0_0 .net "in", 0 0, L_0x55a15e05ea70;  1 drivers
v0x55a15dce1840_0 .net "out", 0 0, L_0x55a15e052f10;  1 drivers
v0x55a15dce18e0_0 .net "rw", 0 0, L_0x55a15e0524b0;  1 drivers
v0x55a15dce1980_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dcddbb0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dcdd940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e052bd0 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dce0840_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dce0900_0 .net "d", 0 0, L_0x55a15e052710;  alias, 1 drivers
v0x55a15dce0a10_0 .net "q", 0 0, L_0x55a15e052f10;  alias, 1 drivers
v0x55a15dce0ab0_0 .net "q0", 0 0, L_0x55a15e0529f0;  1 drivers
v0x55a15dce0b50_0 .net "q_bar", 0 0, L_0x55a15e052f80;  1 drivers
S_0x55a15dcdde40 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dcddbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e052b60 .functor NOT 1, L_0x55a15e052710, C4<0>, C4<0>, C4<0>;
v0x55a15dcdefd0_0 .net "clk", 0 0, L_0x55a15e052bd0;  1 drivers
v0x55a15dcdf090_0 .net "d", 0 0, L_0x55a15e052710;  alias, 1 drivers
v0x55a15dcdf160_0 .net "q", 0 0, L_0x55a15e0529f0;  alias, 1 drivers
v0x55a15dcdf280_0 .net "q_bar", 0 0, L_0x55a15e052a60;  1 drivers
S_0x55a15dcde0d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcdde40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e052820 .functor AND 1, L_0x55a15e052bd0, L_0x55a15e052710, C4<1>, C4<1>;
L_0x55a15e052930 .functor AND 1, L_0x55a15e052bd0, L_0x55a15e052b60, C4<1>, C4<1>;
v0x55a15dcde9e0_0 .net "a", 0 0, L_0x55a15e052820;  1 drivers
v0x55a15dcdeaa0_0 .net "b", 0 0, L_0x55a15e052930;  1 drivers
v0x55a15dcdeb70_0 .net "en", 0 0, L_0x55a15e052bd0;  alias, 1 drivers
v0x55a15dcdec40_0 .net "q", 0 0, L_0x55a15e0529f0;  alias, 1 drivers
v0x55a15dcded10_0 .net "q_bar", 0 0, L_0x55a15e052a60;  alias, 1 drivers
v0x55a15dcdee00_0 .net "r", 0 0, L_0x55a15e052b60;  1 drivers
v0x55a15dcdeea0_0 .net "s", 0 0, L_0x55a15e052710;  alias, 1 drivers
S_0x55a15dcde370 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcde0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e0529f0 .functor NOR 1, L_0x55a15e052930, L_0x55a15e052a60, C4<0>, C4<0>;
L_0x55a15e052a60 .functor NOR 1, L_0x55a15e052820, L_0x55a15e0529f0, C4<0>, C4<0>;
v0x55a15dcde600_0 .net "q", 0 0, L_0x55a15e0529f0;  alias, 1 drivers
v0x55a15dcde6e0_0 .net "q_bar", 0 0, L_0x55a15e052a60;  alias, 1 drivers
v0x55a15dcde7a0_0 .net "r", 0 0, L_0x55a15e052930;  alias, 1 drivers
v0x55a15dcde870_0 .net "s", 0 0, L_0x55a15e052820;  alias, 1 drivers
S_0x55a15dcdf390 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dcddbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e053100 .functor NOT 1, L_0x55a15e0529f0, C4<0>, C4<0>, C4<0>;
v0x55a15dce0460_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dce0520_0 .net "d", 0 0, L_0x55a15e0529f0;  alias, 1 drivers
v0x55a15dce0670_0 .net "q", 0 0, L_0x55a15e052f10;  alias, 1 drivers
v0x55a15dce0710_0 .net "q_bar", 0 0, L_0x55a15e052f80;  alias, 1 drivers
S_0x55a15dcdf5f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dcdf390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e052cd0 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e0529f0, C4<1>, C4<1>;
L_0x55a15e052e50 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e053100, C4<1>, C4<1>;
v0x55a15dcdfeb0_0 .net "a", 0 0, L_0x55a15e052cd0;  1 drivers
v0x55a15dcdff70_0 .net "b", 0 0, L_0x55a15e052e50;  1 drivers
v0x55a15dce0040_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dce0110_0 .net "q", 0 0, L_0x55a15e052f10;  alias, 1 drivers
v0x55a15dce01e0_0 .net "q_bar", 0 0, L_0x55a15e052f80;  alias, 1 drivers
v0x55a15dce02d0_0 .net "r", 0 0, L_0x55a15e053100;  1 drivers
v0x55a15dce0370_0 .net "s", 0 0, L_0x55a15e0529f0;  alias, 1 drivers
S_0x55a15dcdf840 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dcdf5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e052f10 .functor NOR 1, L_0x55a15e052e50, L_0x55a15e052f80, C4<0>, C4<0>;
L_0x55a15e052f80 .functor NOR 1, L_0x55a15e052cd0, L_0x55a15e052f10, C4<0>, C4<0>;
v0x55a15dcdfad0_0 .net "q", 0 0, L_0x55a15e052f10;  alias, 1 drivers
v0x55a15dcdfbb0_0 .net "q_bar", 0 0, L_0x55a15e052f80;  alias, 1 drivers
v0x55a15dcdfc70_0 .net "r", 0 0, L_0x55a15e052e50;  alias, 1 drivers
v0x55a15dcdfd40_0 .net "s", 0 0, L_0x55a15e052cd0;  alias, 1 drivers
S_0x55a15dce0c80 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dcdd940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e052570 .functor AND 1, L_0x55a15e0525e0, L_0x55a15e052f10, C4<1>, C4<1>;
L_0x55a15e0525e0 .functor NOT 1, L_0x55a15e0524b0, C4<0>, C4<0>, C4<0>;
L_0x55a15e0526a0 .functor AND 1, L_0x55a15e0524b0, L_0x55a15e05ea70, C4<1>, C4<1>;
L_0x55a15e052710 .functor OR 1, L_0x55a15e0526a0, L_0x55a15e052570, C4<0>, C4<0>;
v0x55a15dce0ee0_0 .net *"_s1", 0 0, L_0x55a15e0525e0;  1 drivers
v0x55a15dce0fc0_0 .net "in0", 0 0, L_0x55a15e052f10;  alias, 1 drivers
v0x55a15dce1110_0 .net "in1", 0 0, L_0x55a15e05ea70;  alias, 1 drivers
v0x55a15dce11b0_0 .net "out", 0 0, L_0x55a15e052710;  alias, 1 drivers
v0x55a15dce1250_0 .net "s0", 0 0, L_0x55a15e0524b0;  alias, 1 drivers
v0x55a15dce12f0_0 .net "w0", 0 0, L_0x55a15e052570;  1 drivers
v0x55a15dce13b0_0 .net "w1", 0 0, L_0x55a15e0526a0;  1 drivers
S_0x55a15dce1a70 .scope module, "obc[20]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e053170 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dd05620_0 .net "a", 0 0, L_0x55a15e0533d0;  1 drivers
v0x55a15dd05770_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd05830_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dd058d0_0 .net "in", 0 0, L_0x55a15e05ed00;  1 drivers
v0x55a15dd05970_0 .net "out", 0 0, L_0x55a15e053bd0;  1 drivers
v0x55a15dd05a10_0 .net "rw", 0 0, L_0x55a15e053170;  1 drivers
v0x55a15dd05ab0_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dce1ce0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dce1a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e053890 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dd04970_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd04a30_0 .net "d", 0 0, L_0x55a15e0533d0;  alias, 1 drivers
v0x55a15dd04b40_0 .net "q", 0 0, L_0x55a15e053bd0;  alias, 1 drivers
v0x55a15dd04be0_0 .net "q0", 0 0, L_0x55a15e0536b0;  1 drivers
v0x55a15dd04c80_0 .net "q_bar", 0 0, L_0x55a15e053c40;  1 drivers
S_0x55a15dce1f70 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dce1ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e053820 .functor NOT 1, L_0x55a15e0533d0, C4<0>, C4<0>, C4<0>;
v0x55a15dce3100_0 .net "clk", 0 0, L_0x55a15e053890;  1 drivers
v0x55a15dce31c0_0 .net "d", 0 0, L_0x55a15e0533d0;  alias, 1 drivers
v0x55a15dce3290_0 .net "q", 0 0, L_0x55a15e0536b0;  alias, 1 drivers
v0x55a15dce33b0_0 .net "q_bar", 0 0, L_0x55a15e053720;  1 drivers
S_0x55a15dce2200 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dce1f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e0534e0 .functor AND 1, L_0x55a15e053890, L_0x55a15e0533d0, C4<1>, C4<1>;
L_0x55a15e0535f0 .functor AND 1, L_0x55a15e053890, L_0x55a15e053820, C4<1>, C4<1>;
v0x55a15dce2b10_0 .net "a", 0 0, L_0x55a15e0534e0;  1 drivers
v0x55a15dce2bd0_0 .net "b", 0 0, L_0x55a15e0535f0;  1 drivers
v0x55a15dce2ca0_0 .net "en", 0 0, L_0x55a15e053890;  alias, 1 drivers
v0x55a15dce2d70_0 .net "q", 0 0, L_0x55a15e0536b0;  alias, 1 drivers
v0x55a15dce2e40_0 .net "q_bar", 0 0, L_0x55a15e053720;  alias, 1 drivers
v0x55a15dce2f30_0 .net "r", 0 0, L_0x55a15e053820;  1 drivers
v0x55a15dce2fd0_0 .net "s", 0 0, L_0x55a15e0533d0;  alias, 1 drivers
S_0x55a15dce24a0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dce2200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e0536b0 .functor NOR 1, L_0x55a15e0535f0, L_0x55a15e053720, C4<0>, C4<0>;
L_0x55a15e053720 .functor NOR 1, L_0x55a15e0534e0, L_0x55a15e0536b0, C4<0>, C4<0>;
v0x55a15dce2730_0 .net "q", 0 0, L_0x55a15e0536b0;  alias, 1 drivers
v0x55a15dce2810_0 .net "q_bar", 0 0, L_0x55a15e053720;  alias, 1 drivers
v0x55a15dce28d0_0 .net "r", 0 0, L_0x55a15e0535f0;  alias, 1 drivers
v0x55a15dce29a0_0 .net "s", 0 0, L_0x55a15e0534e0;  alias, 1 drivers
S_0x55a15dce34c0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dce1ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e053dc0 .functor NOT 1, L_0x55a15e0536b0, C4<0>, C4<0>, C4<0>;
v0x55a15dce4590_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dce4650_0 .net "d", 0 0, L_0x55a15e0536b0;  alias, 1 drivers
v0x55a15dce47a0_0 .net "q", 0 0, L_0x55a15e053bd0;  alias, 1 drivers
v0x55a15dce4840_0 .net "q_bar", 0 0, L_0x55a15e053c40;  alias, 1 drivers
S_0x55a15dce3720 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dce34c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e053990 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e0536b0, C4<1>, C4<1>;
L_0x55a15e053b10 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e053dc0, C4<1>, C4<1>;
v0x55a15dce3fe0_0 .net "a", 0 0, L_0x55a15e053990;  1 drivers
v0x55a15dce40a0_0 .net "b", 0 0, L_0x55a15e053b10;  1 drivers
v0x55a15dce4170_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dce4240_0 .net "q", 0 0, L_0x55a15e053bd0;  alias, 1 drivers
v0x55a15dce4310_0 .net "q_bar", 0 0, L_0x55a15e053c40;  alias, 1 drivers
v0x55a15dce4400_0 .net "r", 0 0, L_0x55a15e053dc0;  1 drivers
v0x55a15dce44a0_0 .net "s", 0 0, L_0x55a15e0536b0;  alias, 1 drivers
S_0x55a15dce3970 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dce3720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e053bd0 .functor NOR 1, L_0x55a15e053b10, L_0x55a15e053c40, C4<0>, C4<0>;
L_0x55a15e053c40 .functor NOR 1, L_0x55a15e053990, L_0x55a15e053bd0, C4<0>, C4<0>;
v0x55a15dce3c00_0 .net "q", 0 0, L_0x55a15e053bd0;  alias, 1 drivers
v0x55a15dce3ce0_0 .net "q_bar", 0 0, L_0x55a15e053c40;  alias, 1 drivers
v0x55a15dce3da0_0 .net "r", 0 0, L_0x55a15e053b10;  alias, 1 drivers
v0x55a15dce3e70_0 .net "s", 0 0, L_0x55a15e053990;  alias, 1 drivers
S_0x55a15dd04db0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dce1a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e053230 .functor AND 1, L_0x55a15e0532a0, L_0x55a15e053bd0, C4<1>, C4<1>;
L_0x55a15e0532a0 .functor NOT 1, L_0x55a15e053170, C4<0>, C4<0>, C4<0>;
L_0x55a15e053360 .functor AND 1, L_0x55a15e053170, L_0x55a15e05ed00, C4<1>, C4<1>;
L_0x55a15e0533d0 .functor OR 1, L_0x55a15e053360, L_0x55a15e053230, C4<0>, C4<0>;
v0x55a15dd05010_0 .net *"_s1", 0 0, L_0x55a15e0532a0;  1 drivers
v0x55a15dd050f0_0 .net "in0", 0 0, L_0x55a15e053bd0;  alias, 1 drivers
v0x55a15dd05240_0 .net "in1", 0 0, L_0x55a15e05ed00;  alias, 1 drivers
v0x55a15dd052e0_0 .net "out", 0 0, L_0x55a15e0533d0;  alias, 1 drivers
v0x55a15dd05380_0 .net "s0", 0 0, L_0x55a15e053170;  alias, 1 drivers
v0x55a15dd05420_0 .net "w0", 0 0, L_0x55a15e053230;  1 drivers
v0x55a15dd054e0_0 .net "w1", 0 0, L_0x55a15e053360;  1 drivers
S_0x55a15dd05ba0 .scope module, "obc[21]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e053e30 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dd09750_0 .net "a", 0 0, L_0x55a15e054090;  1 drivers
v0x55a15dd098a0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd09960_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dd09a00_0 .net "in", 0 0, L_0x55a15e05ec50;  1 drivers
v0x55a15dd09aa0_0 .net "out", 0 0, L_0x55a15e054890;  1 drivers
v0x55a15dd09b40_0 .net "rw", 0 0, L_0x55a15e053e30;  1 drivers
v0x55a15dd09be0_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dd05e10 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dd05ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e054550 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dd08aa0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd08b60_0 .net "d", 0 0, L_0x55a15e054090;  alias, 1 drivers
v0x55a15dd08c70_0 .net "q", 0 0, L_0x55a15e054890;  alias, 1 drivers
v0x55a15dd08d10_0 .net "q0", 0 0, L_0x55a15e054370;  1 drivers
v0x55a15dd08db0_0 .net "q_bar", 0 0, L_0x55a15e054900;  1 drivers
S_0x55a15dd060a0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dd05e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e0544e0 .functor NOT 1, L_0x55a15e054090, C4<0>, C4<0>, C4<0>;
v0x55a15dd07230_0 .net "clk", 0 0, L_0x55a15e054550;  1 drivers
v0x55a15dd072f0_0 .net "d", 0 0, L_0x55a15e054090;  alias, 1 drivers
v0x55a15dd073c0_0 .net "q", 0 0, L_0x55a15e054370;  alias, 1 drivers
v0x55a15dd074e0_0 .net "q_bar", 0 0, L_0x55a15e0543e0;  1 drivers
S_0x55a15dd06330 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd060a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e0541a0 .functor AND 1, L_0x55a15e054550, L_0x55a15e054090, C4<1>, C4<1>;
L_0x55a15e0542b0 .functor AND 1, L_0x55a15e054550, L_0x55a15e0544e0, C4<1>, C4<1>;
v0x55a15dd06c40_0 .net "a", 0 0, L_0x55a15e0541a0;  1 drivers
v0x55a15dd06d00_0 .net "b", 0 0, L_0x55a15e0542b0;  1 drivers
v0x55a15dd06dd0_0 .net "en", 0 0, L_0x55a15e054550;  alias, 1 drivers
v0x55a15dd06ea0_0 .net "q", 0 0, L_0x55a15e054370;  alias, 1 drivers
v0x55a15dd06f70_0 .net "q_bar", 0 0, L_0x55a15e0543e0;  alias, 1 drivers
v0x55a15dd07060_0 .net "r", 0 0, L_0x55a15e0544e0;  1 drivers
v0x55a15dd07100_0 .net "s", 0 0, L_0x55a15e054090;  alias, 1 drivers
S_0x55a15dd065d0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd06330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e054370 .functor NOR 1, L_0x55a15e0542b0, L_0x55a15e0543e0, C4<0>, C4<0>;
L_0x55a15e0543e0 .functor NOR 1, L_0x55a15e0541a0, L_0x55a15e054370, C4<0>, C4<0>;
v0x55a15dd06860_0 .net "q", 0 0, L_0x55a15e054370;  alias, 1 drivers
v0x55a15dd06940_0 .net "q_bar", 0 0, L_0x55a15e0543e0;  alias, 1 drivers
v0x55a15dd06a00_0 .net "r", 0 0, L_0x55a15e0542b0;  alias, 1 drivers
v0x55a15dd06ad0_0 .net "s", 0 0, L_0x55a15e0541a0;  alias, 1 drivers
S_0x55a15dd075f0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dd05e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e054a80 .functor NOT 1, L_0x55a15e054370, C4<0>, C4<0>, C4<0>;
v0x55a15dd086c0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd08780_0 .net "d", 0 0, L_0x55a15e054370;  alias, 1 drivers
v0x55a15dd088d0_0 .net "q", 0 0, L_0x55a15e054890;  alias, 1 drivers
v0x55a15dd08970_0 .net "q_bar", 0 0, L_0x55a15e054900;  alias, 1 drivers
S_0x55a15dd07850 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd075f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e054650 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e054370, C4<1>, C4<1>;
L_0x55a15e0547d0 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e054a80, C4<1>, C4<1>;
v0x55a15dd08110_0 .net "a", 0 0, L_0x55a15e054650;  1 drivers
v0x55a15dd081d0_0 .net "b", 0 0, L_0x55a15e0547d0;  1 drivers
v0x55a15dd082a0_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd08370_0 .net "q", 0 0, L_0x55a15e054890;  alias, 1 drivers
v0x55a15dd08440_0 .net "q_bar", 0 0, L_0x55a15e054900;  alias, 1 drivers
v0x55a15dd08530_0 .net "r", 0 0, L_0x55a15e054a80;  1 drivers
v0x55a15dd085d0_0 .net "s", 0 0, L_0x55a15e054370;  alias, 1 drivers
S_0x55a15dd07aa0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd07850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e054890 .functor NOR 1, L_0x55a15e0547d0, L_0x55a15e054900, C4<0>, C4<0>;
L_0x55a15e054900 .functor NOR 1, L_0x55a15e054650, L_0x55a15e054890, C4<0>, C4<0>;
v0x55a15dd07d30_0 .net "q", 0 0, L_0x55a15e054890;  alias, 1 drivers
v0x55a15dd07e10_0 .net "q_bar", 0 0, L_0x55a15e054900;  alias, 1 drivers
v0x55a15dd07ed0_0 .net "r", 0 0, L_0x55a15e0547d0;  alias, 1 drivers
v0x55a15dd07fa0_0 .net "s", 0 0, L_0x55a15e054650;  alias, 1 drivers
S_0x55a15dd08ee0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dd05ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e053ef0 .functor AND 1, L_0x55a15e053f60, L_0x55a15e054890, C4<1>, C4<1>;
L_0x55a15e053f60 .functor NOT 1, L_0x55a15e053e30, C4<0>, C4<0>, C4<0>;
L_0x55a15e054020 .functor AND 1, L_0x55a15e053e30, L_0x55a15e05ec50, C4<1>, C4<1>;
L_0x55a15e054090 .functor OR 1, L_0x55a15e054020, L_0x55a15e053ef0, C4<0>, C4<0>;
v0x55a15dd09140_0 .net *"_s1", 0 0, L_0x55a15e053f60;  1 drivers
v0x55a15dd09220_0 .net "in0", 0 0, L_0x55a15e054890;  alias, 1 drivers
v0x55a15dd09370_0 .net "in1", 0 0, L_0x55a15e05ec50;  alias, 1 drivers
v0x55a15dd09410_0 .net "out", 0 0, L_0x55a15e054090;  alias, 1 drivers
v0x55a15dd094b0_0 .net "s0", 0 0, L_0x55a15e053e30;  alias, 1 drivers
v0x55a15dd09550_0 .net "w0", 0 0, L_0x55a15e053ef0;  1 drivers
v0x55a15dd09610_0 .net "w1", 0 0, L_0x55a15e054020;  1 drivers
S_0x55a15dd09cd0 .scope module, "obc[22]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e054af0 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dd0d880_0 .net "a", 0 0, L_0x55a15e054d50;  1 drivers
v0x55a15dd0d9d0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd0da90_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dd0db30_0 .net "in", 0 0, L_0x55a15e05ee60;  1 drivers
v0x55a15dd0dbd0_0 .net "out", 0 0, L_0x55a15e055550;  1 drivers
v0x55a15dd0dc70_0 .net "rw", 0 0, L_0x55a15e054af0;  1 drivers
v0x55a15dd0dd10_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dd09f40 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dd09cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e055210 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dd0cbd0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd0cc90_0 .net "d", 0 0, L_0x55a15e054d50;  alias, 1 drivers
v0x55a15dd0cda0_0 .net "q", 0 0, L_0x55a15e055550;  alias, 1 drivers
v0x55a15dd0ce40_0 .net "q0", 0 0, L_0x55a15e055030;  1 drivers
v0x55a15dd0cee0_0 .net "q_bar", 0 0, L_0x55a15e0555c0;  1 drivers
S_0x55a15dd0a1d0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dd09f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e0551a0 .functor NOT 1, L_0x55a15e054d50, C4<0>, C4<0>, C4<0>;
v0x55a15dd0b360_0 .net "clk", 0 0, L_0x55a15e055210;  1 drivers
v0x55a15dd0b420_0 .net "d", 0 0, L_0x55a15e054d50;  alias, 1 drivers
v0x55a15dd0b4f0_0 .net "q", 0 0, L_0x55a15e055030;  alias, 1 drivers
v0x55a15dd0b610_0 .net "q_bar", 0 0, L_0x55a15e0550a0;  1 drivers
S_0x55a15dd0a460 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd0a1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e054e60 .functor AND 1, L_0x55a15e055210, L_0x55a15e054d50, C4<1>, C4<1>;
L_0x55a15e054f70 .functor AND 1, L_0x55a15e055210, L_0x55a15e0551a0, C4<1>, C4<1>;
v0x55a15dd0ad70_0 .net "a", 0 0, L_0x55a15e054e60;  1 drivers
v0x55a15dd0ae30_0 .net "b", 0 0, L_0x55a15e054f70;  1 drivers
v0x55a15dd0af00_0 .net "en", 0 0, L_0x55a15e055210;  alias, 1 drivers
v0x55a15dd0afd0_0 .net "q", 0 0, L_0x55a15e055030;  alias, 1 drivers
v0x55a15dd0b0a0_0 .net "q_bar", 0 0, L_0x55a15e0550a0;  alias, 1 drivers
v0x55a15dd0b190_0 .net "r", 0 0, L_0x55a15e0551a0;  1 drivers
v0x55a15dd0b230_0 .net "s", 0 0, L_0x55a15e054d50;  alias, 1 drivers
S_0x55a15dd0a700 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd0a460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e055030 .functor NOR 1, L_0x55a15e054f70, L_0x55a15e0550a0, C4<0>, C4<0>;
L_0x55a15e0550a0 .functor NOR 1, L_0x55a15e054e60, L_0x55a15e055030, C4<0>, C4<0>;
v0x55a15dd0a990_0 .net "q", 0 0, L_0x55a15e055030;  alias, 1 drivers
v0x55a15dd0aa70_0 .net "q_bar", 0 0, L_0x55a15e0550a0;  alias, 1 drivers
v0x55a15dd0ab30_0 .net "r", 0 0, L_0x55a15e054f70;  alias, 1 drivers
v0x55a15dd0ac00_0 .net "s", 0 0, L_0x55a15e054e60;  alias, 1 drivers
S_0x55a15dd0b720 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dd09f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e055740 .functor NOT 1, L_0x55a15e055030, C4<0>, C4<0>, C4<0>;
v0x55a15dd0c7f0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd0c8b0_0 .net "d", 0 0, L_0x55a15e055030;  alias, 1 drivers
v0x55a15dd0ca00_0 .net "q", 0 0, L_0x55a15e055550;  alias, 1 drivers
v0x55a15dd0caa0_0 .net "q_bar", 0 0, L_0x55a15e0555c0;  alias, 1 drivers
S_0x55a15dd0b980 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd0b720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e055310 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e055030, C4<1>, C4<1>;
L_0x55a15e055490 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e055740, C4<1>, C4<1>;
v0x55a15dd0c240_0 .net "a", 0 0, L_0x55a15e055310;  1 drivers
v0x55a15dd0c300_0 .net "b", 0 0, L_0x55a15e055490;  1 drivers
v0x55a15dd0c3d0_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd0c4a0_0 .net "q", 0 0, L_0x55a15e055550;  alias, 1 drivers
v0x55a15dd0c570_0 .net "q_bar", 0 0, L_0x55a15e0555c0;  alias, 1 drivers
v0x55a15dd0c660_0 .net "r", 0 0, L_0x55a15e055740;  1 drivers
v0x55a15dd0c700_0 .net "s", 0 0, L_0x55a15e055030;  alias, 1 drivers
S_0x55a15dd0bbd0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd0b980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e055550 .functor NOR 1, L_0x55a15e055490, L_0x55a15e0555c0, C4<0>, C4<0>;
L_0x55a15e0555c0 .functor NOR 1, L_0x55a15e055310, L_0x55a15e055550, C4<0>, C4<0>;
v0x55a15dd0be60_0 .net "q", 0 0, L_0x55a15e055550;  alias, 1 drivers
v0x55a15dd0bf40_0 .net "q_bar", 0 0, L_0x55a15e0555c0;  alias, 1 drivers
v0x55a15dd0c000_0 .net "r", 0 0, L_0x55a15e055490;  alias, 1 drivers
v0x55a15dd0c0d0_0 .net "s", 0 0, L_0x55a15e055310;  alias, 1 drivers
S_0x55a15dd0d010 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dd09cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e054bb0 .functor AND 1, L_0x55a15e054c20, L_0x55a15e055550, C4<1>, C4<1>;
L_0x55a15e054c20 .functor NOT 1, L_0x55a15e054af0, C4<0>, C4<0>, C4<0>;
L_0x55a15e054ce0 .functor AND 1, L_0x55a15e054af0, L_0x55a15e05ee60, C4<1>, C4<1>;
L_0x55a15e054d50 .functor OR 1, L_0x55a15e054ce0, L_0x55a15e054bb0, C4<0>, C4<0>;
v0x55a15dd0d270_0 .net *"_s1", 0 0, L_0x55a15e054c20;  1 drivers
v0x55a15dd0d350_0 .net "in0", 0 0, L_0x55a15e055550;  alias, 1 drivers
v0x55a15dd0d4a0_0 .net "in1", 0 0, L_0x55a15e05ee60;  alias, 1 drivers
v0x55a15dd0d540_0 .net "out", 0 0, L_0x55a15e054d50;  alias, 1 drivers
v0x55a15dd0d5e0_0 .net "s0", 0 0, L_0x55a15e054af0;  alias, 1 drivers
v0x55a15dd0d680_0 .net "w0", 0 0, L_0x55a15e054bb0;  1 drivers
v0x55a15dd0d740_0 .net "w1", 0 0, L_0x55a15e054ce0;  1 drivers
S_0x55a15dd0de00 .scope module, "obc[23]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e0557b0 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dd119b0_0 .net "a", 0 0, L_0x55a15e055a10;  1 drivers
v0x55a15dd11b00_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd11bc0_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dd11c60_0 .net "in", 0 0, L_0x55a15e05eda0;  1 drivers
v0x55a15dd11d00_0 .net "out", 0 0, L_0x55a15e056210;  1 drivers
v0x55a15dd11da0_0 .net "rw", 0 0, L_0x55a15e0557b0;  1 drivers
v0x55a15dd11e40_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dd0e070 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dd0de00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e055ed0 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dd10d00_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd10dc0_0 .net "d", 0 0, L_0x55a15e055a10;  alias, 1 drivers
v0x55a15dd10ed0_0 .net "q", 0 0, L_0x55a15e056210;  alias, 1 drivers
v0x55a15dd10f70_0 .net "q0", 0 0, L_0x55a15e055cf0;  1 drivers
v0x55a15dd11010_0 .net "q_bar", 0 0, L_0x55a15e056280;  1 drivers
S_0x55a15dd0e300 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dd0e070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e055e60 .functor NOT 1, L_0x55a15e055a10, C4<0>, C4<0>, C4<0>;
v0x55a15dd0f490_0 .net "clk", 0 0, L_0x55a15e055ed0;  1 drivers
v0x55a15dd0f550_0 .net "d", 0 0, L_0x55a15e055a10;  alias, 1 drivers
v0x55a15dd0f620_0 .net "q", 0 0, L_0x55a15e055cf0;  alias, 1 drivers
v0x55a15dd0f740_0 .net "q_bar", 0 0, L_0x55a15e055d60;  1 drivers
S_0x55a15dd0e590 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd0e300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e055b20 .functor AND 1, L_0x55a15e055ed0, L_0x55a15e055a10, C4<1>, C4<1>;
L_0x55a15e055c30 .functor AND 1, L_0x55a15e055ed0, L_0x55a15e055e60, C4<1>, C4<1>;
v0x55a15dd0eea0_0 .net "a", 0 0, L_0x55a15e055b20;  1 drivers
v0x55a15dd0ef60_0 .net "b", 0 0, L_0x55a15e055c30;  1 drivers
v0x55a15dd0f030_0 .net "en", 0 0, L_0x55a15e055ed0;  alias, 1 drivers
v0x55a15dd0f100_0 .net "q", 0 0, L_0x55a15e055cf0;  alias, 1 drivers
v0x55a15dd0f1d0_0 .net "q_bar", 0 0, L_0x55a15e055d60;  alias, 1 drivers
v0x55a15dd0f2c0_0 .net "r", 0 0, L_0x55a15e055e60;  1 drivers
v0x55a15dd0f360_0 .net "s", 0 0, L_0x55a15e055a10;  alias, 1 drivers
S_0x55a15dd0e830 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd0e590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e055cf0 .functor NOR 1, L_0x55a15e055c30, L_0x55a15e055d60, C4<0>, C4<0>;
L_0x55a15e055d60 .functor NOR 1, L_0x55a15e055b20, L_0x55a15e055cf0, C4<0>, C4<0>;
v0x55a15dd0eac0_0 .net "q", 0 0, L_0x55a15e055cf0;  alias, 1 drivers
v0x55a15dd0eba0_0 .net "q_bar", 0 0, L_0x55a15e055d60;  alias, 1 drivers
v0x55a15dd0ec60_0 .net "r", 0 0, L_0x55a15e055c30;  alias, 1 drivers
v0x55a15dd0ed30_0 .net "s", 0 0, L_0x55a15e055b20;  alias, 1 drivers
S_0x55a15dd0f850 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dd0e070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e056400 .functor NOT 1, L_0x55a15e055cf0, C4<0>, C4<0>, C4<0>;
v0x55a15dd10920_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd109e0_0 .net "d", 0 0, L_0x55a15e055cf0;  alias, 1 drivers
v0x55a15dd10b30_0 .net "q", 0 0, L_0x55a15e056210;  alias, 1 drivers
v0x55a15dd10bd0_0 .net "q_bar", 0 0, L_0x55a15e056280;  alias, 1 drivers
S_0x55a15dd0fab0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd0f850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e055fd0 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e055cf0, C4<1>, C4<1>;
L_0x55a15e056150 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e056400, C4<1>, C4<1>;
v0x55a15dd10370_0 .net "a", 0 0, L_0x55a15e055fd0;  1 drivers
v0x55a15dd10430_0 .net "b", 0 0, L_0x55a15e056150;  1 drivers
v0x55a15dd10500_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd105d0_0 .net "q", 0 0, L_0x55a15e056210;  alias, 1 drivers
v0x55a15dd106a0_0 .net "q_bar", 0 0, L_0x55a15e056280;  alias, 1 drivers
v0x55a15dd10790_0 .net "r", 0 0, L_0x55a15e056400;  1 drivers
v0x55a15dd10830_0 .net "s", 0 0, L_0x55a15e055cf0;  alias, 1 drivers
S_0x55a15dd0fd00 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd0fab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e056210 .functor NOR 1, L_0x55a15e056150, L_0x55a15e056280, C4<0>, C4<0>;
L_0x55a15e056280 .functor NOR 1, L_0x55a15e055fd0, L_0x55a15e056210, C4<0>, C4<0>;
v0x55a15dd0ff90_0 .net "q", 0 0, L_0x55a15e056210;  alias, 1 drivers
v0x55a15dd10070_0 .net "q_bar", 0 0, L_0x55a15e056280;  alias, 1 drivers
v0x55a15dd10130_0 .net "r", 0 0, L_0x55a15e056150;  alias, 1 drivers
v0x55a15dd10200_0 .net "s", 0 0, L_0x55a15e055fd0;  alias, 1 drivers
S_0x55a15dd11140 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dd0de00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e055870 .functor AND 1, L_0x55a15e0558e0, L_0x55a15e056210, C4<1>, C4<1>;
L_0x55a15e0558e0 .functor NOT 1, L_0x55a15e0557b0, C4<0>, C4<0>, C4<0>;
L_0x55a15e0559a0 .functor AND 1, L_0x55a15e0557b0, L_0x55a15e05eda0, C4<1>, C4<1>;
L_0x55a15e055a10 .functor OR 1, L_0x55a15e0559a0, L_0x55a15e055870, C4<0>, C4<0>;
v0x55a15dd113a0_0 .net *"_s1", 0 0, L_0x55a15e0558e0;  1 drivers
v0x55a15dd11480_0 .net "in0", 0 0, L_0x55a15e056210;  alias, 1 drivers
v0x55a15dd115d0_0 .net "in1", 0 0, L_0x55a15e05eda0;  alias, 1 drivers
v0x55a15dd11670_0 .net "out", 0 0, L_0x55a15e055a10;  alias, 1 drivers
v0x55a15dd11710_0 .net "s0", 0 0, L_0x55a15e0557b0;  alias, 1 drivers
v0x55a15dd117b0_0 .net "w0", 0 0, L_0x55a15e055870;  1 drivers
v0x55a15dd11870_0 .net "w1", 0 0, L_0x55a15e0559a0;  1 drivers
S_0x55a15dd11f30 .scope module, "obc[24]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e056470 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dd15ae0_0 .net "a", 0 0, L_0x55a15e0566d0;  1 drivers
v0x55a15dd15c30_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd15cf0_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dd15d90_0 .net "in", 0 0, L_0x55a15e05efd0;  1 drivers
v0x55a15dd15e30_0 .net "out", 0 0, L_0x55a15e056ed0;  1 drivers
v0x55a15dd15ed0_0 .net "rw", 0 0, L_0x55a15e056470;  1 drivers
v0x55a15dd15f70_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dd121a0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dd11f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e056b90 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dd14e30_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd14ef0_0 .net "d", 0 0, L_0x55a15e0566d0;  alias, 1 drivers
v0x55a15dd15000_0 .net "q", 0 0, L_0x55a15e056ed0;  alias, 1 drivers
v0x55a15dd150a0_0 .net "q0", 0 0, L_0x55a15e0569b0;  1 drivers
v0x55a15dd15140_0 .net "q_bar", 0 0, L_0x55a15e056f40;  1 drivers
S_0x55a15dd12430 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dd121a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e056b20 .functor NOT 1, L_0x55a15e0566d0, C4<0>, C4<0>, C4<0>;
v0x55a15dd135c0_0 .net "clk", 0 0, L_0x55a15e056b90;  1 drivers
v0x55a15dd13680_0 .net "d", 0 0, L_0x55a15e0566d0;  alias, 1 drivers
v0x55a15dd13750_0 .net "q", 0 0, L_0x55a15e0569b0;  alias, 1 drivers
v0x55a15dd13870_0 .net "q_bar", 0 0, L_0x55a15e056a20;  1 drivers
S_0x55a15dd126c0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd12430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e0567e0 .functor AND 1, L_0x55a15e056b90, L_0x55a15e0566d0, C4<1>, C4<1>;
L_0x55a15e0568f0 .functor AND 1, L_0x55a15e056b90, L_0x55a15e056b20, C4<1>, C4<1>;
v0x55a15dd12fd0_0 .net "a", 0 0, L_0x55a15e0567e0;  1 drivers
v0x55a15dd13090_0 .net "b", 0 0, L_0x55a15e0568f0;  1 drivers
v0x55a15dd13160_0 .net "en", 0 0, L_0x55a15e056b90;  alias, 1 drivers
v0x55a15dd13230_0 .net "q", 0 0, L_0x55a15e0569b0;  alias, 1 drivers
v0x55a15dd13300_0 .net "q_bar", 0 0, L_0x55a15e056a20;  alias, 1 drivers
v0x55a15dd133f0_0 .net "r", 0 0, L_0x55a15e056b20;  1 drivers
v0x55a15dd13490_0 .net "s", 0 0, L_0x55a15e0566d0;  alias, 1 drivers
S_0x55a15dd12960 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd126c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e0569b0 .functor NOR 1, L_0x55a15e0568f0, L_0x55a15e056a20, C4<0>, C4<0>;
L_0x55a15e056a20 .functor NOR 1, L_0x55a15e0567e0, L_0x55a15e0569b0, C4<0>, C4<0>;
v0x55a15dd12bf0_0 .net "q", 0 0, L_0x55a15e0569b0;  alias, 1 drivers
v0x55a15dd12cd0_0 .net "q_bar", 0 0, L_0x55a15e056a20;  alias, 1 drivers
v0x55a15dd12d90_0 .net "r", 0 0, L_0x55a15e0568f0;  alias, 1 drivers
v0x55a15dd12e60_0 .net "s", 0 0, L_0x55a15e0567e0;  alias, 1 drivers
S_0x55a15dd13980 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dd121a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e0570c0 .functor NOT 1, L_0x55a15e0569b0, C4<0>, C4<0>, C4<0>;
v0x55a15dd14a50_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd14b10_0 .net "d", 0 0, L_0x55a15e0569b0;  alias, 1 drivers
v0x55a15dd14c60_0 .net "q", 0 0, L_0x55a15e056ed0;  alias, 1 drivers
v0x55a15dd14d00_0 .net "q_bar", 0 0, L_0x55a15e056f40;  alias, 1 drivers
S_0x55a15dd13be0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd13980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e056c90 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e0569b0, C4<1>, C4<1>;
L_0x55a15e056e10 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e0570c0, C4<1>, C4<1>;
v0x55a15dd144a0_0 .net "a", 0 0, L_0x55a15e056c90;  1 drivers
v0x55a15dd14560_0 .net "b", 0 0, L_0x55a15e056e10;  1 drivers
v0x55a15dd14630_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd14700_0 .net "q", 0 0, L_0x55a15e056ed0;  alias, 1 drivers
v0x55a15dd147d0_0 .net "q_bar", 0 0, L_0x55a15e056f40;  alias, 1 drivers
v0x55a15dd148c0_0 .net "r", 0 0, L_0x55a15e0570c0;  1 drivers
v0x55a15dd14960_0 .net "s", 0 0, L_0x55a15e0569b0;  alias, 1 drivers
S_0x55a15dd13e30 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd13be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e056ed0 .functor NOR 1, L_0x55a15e056e10, L_0x55a15e056f40, C4<0>, C4<0>;
L_0x55a15e056f40 .functor NOR 1, L_0x55a15e056c90, L_0x55a15e056ed0, C4<0>, C4<0>;
v0x55a15dd140c0_0 .net "q", 0 0, L_0x55a15e056ed0;  alias, 1 drivers
v0x55a15dd141a0_0 .net "q_bar", 0 0, L_0x55a15e056f40;  alias, 1 drivers
v0x55a15dd14260_0 .net "r", 0 0, L_0x55a15e056e10;  alias, 1 drivers
v0x55a15dd14330_0 .net "s", 0 0, L_0x55a15e056c90;  alias, 1 drivers
S_0x55a15dd15270 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dd11f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e056530 .functor AND 1, L_0x55a15e0565a0, L_0x55a15e056ed0, C4<1>, C4<1>;
L_0x55a15e0565a0 .functor NOT 1, L_0x55a15e056470, C4<0>, C4<0>, C4<0>;
L_0x55a15e056660 .functor AND 1, L_0x55a15e056470, L_0x55a15e05efd0, C4<1>, C4<1>;
L_0x55a15e0566d0 .functor OR 1, L_0x55a15e056660, L_0x55a15e056530, C4<0>, C4<0>;
v0x55a15dd154d0_0 .net *"_s1", 0 0, L_0x55a15e0565a0;  1 drivers
v0x55a15dd155b0_0 .net "in0", 0 0, L_0x55a15e056ed0;  alias, 1 drivers
v0x55a15dd15700_0 .net "in1", 0 0, L_0x55a15e05efd0;  alias, 1 drivers
v0x55a15dd157a0_0 .net "out", 0 0, L_0x55a15e0566d0;  alias, 1 drivers
v0x55a15dd15840_0 .net "s0", 0 0, L_0x55a15e056470;  alias, 1 drivers
v0x55a15dd158e0_0 .net "w0", 0 0, L_0x55a15e056530;  1 drivers
v0x55a15dd159a0_0 .net "w1", 0 0, L_0x55a15e056660;  1 drivers
S_0x55a15dd16060 .scope module, "obc[25]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e057130 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dd19c10_0 .net "a", 0 0, L_0x55a15e057390;  1 drivers
v0x55a15dd19d60_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd19e20_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dd19ec0_0 .net "in", 0 0, L_0x55a15e05ef00;  1 drivers
v0x55a15dd19f60_0 .net "out", 0 0, L_0x55a15e057b90;  1 drivers
v0x55a15dd1a000_0 .net "rw", 0 0, L_0x55a15e057130;  1 drivers
v0x55a15dd1a0a0_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dd162d0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dd16060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e057850 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dd18f60_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd19020_0 .net "d", 0 0, L_0x55a15e057390;  alias, 1 drivers
v0x55a15dd19130_0 .net "q", 0 0, L_0x55a15e057b90;  alias, 1 drivers
v0x55a15dd191d0_0 .net "q0", 0 0, L_0x55a15e057670;  1 drivers
v0x55a15dd19270_0 .net "q_bar", 0 0, L_0x55a15e057c00;  1 drivers
S_0x55a15dd16560 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dd162d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e0577e0 .functor NOT 1, L_0x55a15e057390, C4<0>, C4<0>, C4<0>;
v0x55a15dd176f0_0 .net "clk", 0 0, L_0x55a15e057850;  1 drivers
v0x55a15dd177b0_0 .net "d", 0 0, L_0x55a15e057390;  alias, 1 drivers
v0x55a15dd17880_0 .net "q", 0 0, L_0x55a15e057670;  alias, 1 drivers
v0x55a15dd179a0_0 .net "q_bar", 0 0, L_0x55a15e0576e0;  1 drivers
S_0x55a15dd167f0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd16560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e0574a0 .functor AND 1, L_0x55a15e057850, L_0x55a15e057390, C4<1>, C4<1>;
L_0x55a15e0575b0 .functor AND 1, L_0x55a15e057850, L_0x55a15e0577e0, C4<1>, C4<1>;
v0x55a15dd17100_0 .net "a", 0 0, L_0x55a15e0574a0;  1 drivers
v0x55a15dd171c0_0 .net "b", 0 0, L_0x55a15e0575b0;  1 drivers
v0x55a15dd17290_0 .net "en", 0 0, L_0x55a15e057850;  alias, 1 drivers
v0x55a15dd17360_0 .net "q", 0 0, L_0x55a15e057670;  alias, 1 drivers
v0x55a15dd17430_0 .net "q_bar", 0 0, L_0x55a15e0576e0;  alias, 1 drivers
v0x55a15dd17520_0 .net "r", 0 0, L_0x55a15e0577e0;  1 drivers
v0x55a15dd175c0_0 .net "s", 0 0, L_0x55a15e057390;  alias, 1 drivers
S_0x55a15dd16a90 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd167f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e057670 .functor NOR 1, L_0x55a15e0575b0, L_0x55a15e0576e0, C4<0>, C4<0>;
L_0x55a15e0576e0 .functor NOR 1, L_0x55a15e0574a0, L_0x55a15e057670, C4<0>, C4<0>;
v0x55a15dd16d20_0 .net "q", 0 0, L_0x55a15e057670;  alias, 1 drivers
v0x55a15dd16e00_0 .net "q_bar", 0 0, L_0x55a15e0576e0;  alias, 1 drivers
v0x55a15dd16ec0_0 .net "r", 0 0, L_0x55a15e0575b0;  alias, 1 drivers
v0x55a15dd16f90_0 .net "s", 0 0, L_0x55a15e0574a0;  alias, 1 drivers
S_0x55a15dd17ab0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dd162d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e057d80 .functor NOT 1, L_0x55a15e057670, C4<0>, C4<0>, C4<0>;
v0x55a15dd18b80_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd18c40_0 .net "d", 0 0, L_0x55a15e057670;  alias, 1 drivers
v0x55a15dd18d90_0 .net "q", 0 0, L_0x55a15e057b90;  alias, 1 drivers
v0x55a15dd18e30_0 .net "q_bar", 0 0, L_0x55a15e057c00;  alias, 1 drivers
S_0x55a15dd17d10 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd17ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e057950 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e057670, C4<1>, C4<1>;
L_0x55a15e057ad0 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e057d80, C4<1>, C4<1>;
v0x55a15dd185d0_0 .net "a", 0 0, L_0x55a15e057950;  1 drivers
v0x55a15dd18690_0 .net "b", 0 0, L_0x55a15e057ad0;  1 drivers
v0x55a15dd18760_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd18830_0 .net "q", 0 0, L_0x55a15e057b90;  alias, 1 drivers
v0x55a15dd18900_0 .net "q_bar", 0 0, L_0x55a15e057c00;  alias, 1 drivers
v0x55a15dd189f0_0 .net "r", 0 0, L_0x55a15e057d80;  1 drivers
v0x55a15dd18a90_0 .net "s", 0 0, L_0x55a15e057670;  alias, 1 drivers
S_0x55a15dd17f60 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd17d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e057b90 .functor NOR 1, L_0x55a15e057ad0, L_0x55a15e057c00, C4<0>, C4<0>;
L_0x55a15e057c00 .functor NOR 1, L_0x55a15e057950, L_0x55a15e057b90, C4<0>, C4<0>;
v0x55a15dd181f0_0 .net "q", 0 0, L_0x55a15e057b90;  alias, 1 drivers
v0x55a15dd182d0_0 .net "q_bar", 0 0, L_0x55a15e057c00;  alias, 1 drivers
v0x55a15dd18390_0 .net "r", 0 0, L_0x55a15e057ad0;  alias, 1 drivers
v0x55a15dd18460_0 .net "s", 0 0, L_0x55a15e057950;  alias, 1 drivers
S_0x55a15dd193a0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dd16060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e0571f0 .functor AND 1, L_0x55a15e057260, L_0x55a15e057b90, C4<1>, C4<1>;
L_0x55a15e057260 .functor NOT 1, L_0x55a15e057130, C4<0>, C4<0>, C4<0>;
L_0x55a15e057320 .functor AND 1, L_0x55a15e057130, L_0x55a15e05ef00, C4<1>, C4<1>;
L_0x55a15e057390 .functor OR 1, L_0x55a15e057320, L_0x55a15e0571f0, C4<0>, C4<0>;
v0x55a15dd19600_0 .net *"_s1", 0 0, L_0x55a15e057260;  1 drivers
v0x55a15dd196e0_0 .net "in0", 0 0, L_0x55a15e057b90;  alias, 1 drivers
v0x55a15dd19830_0 .net "in1", 0 0, L_0x55a15e05ef00;  alias, 1 drivers
v0x55a15dd198d0_0 .net "out", 0 0, L_0x55a15e057390;  alias, 1 drivers
v0x55a15dd19970_0 .net "s0", 0 0, L_0x55a15e057130;  alias, 1 drivers
v0x55a15dd19a10_0 .net "w0", 0 0, L_0x55a15e0571f0;  1 drivers
v0x55a15dd19ad0_0 .net "w1", 0 0, L_0x55a15e057320;  1 drivers
S_0x55a15dd1a190 .scope module, "obc[26]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e057df0 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dd1dd40_0 .net "a", 0 0, L_0x55a15e058050;  1 drivers
v0x55a15dd1de90_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd1df50_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dd1dff0_0 .net "in", 0 0, L_0x55a15e05f150;  1 drivers
v0x55a15dd1e090_0 .net "out", 0 0, L_0x55a15e058850;  1 drivers
v0x55a15dd1e130_0 .net "rw", 0 0, L_0x55a15e057df0;  1 drivers
v0x55a15dd1e1d0_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dd1a400 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dd1a190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e058510 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dd1d090_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd1d150_0 .net "d", 0 0, L_0x55a15e058050;  alias, 1 drivers
v0x55a15dd1d260_0 .net "q", 0 0, L_0x55a15e058850;  alias, 1 drivers
v0x55a15dd1d300_0 .net "q0", 0 0, L_0x55a15e058330;  1 drivers
v0x55a15dd1d3a0_0 .net "q_bar", 0 0, L_0x55a15e0588c0;  1 drivers
S_0x55a15dd1a690 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dd1a400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e0584a0 .functor NOT 1, L_0x55a15e058050, C4<0>, C4<0>, C4<0>;
v0x55a15dd1b820_0 .net "clk", 0 0, L_0x55a15e058510;  1 drivers
v0x55a15dd1b8e0_0 .net "d", 0 0, L_0x55a15e058050;  alias, 1 drivers
v0x55a15dd1b9b0_0 .net "q", 0 0, L_0x55a15e058330;  alias, 1 drivers
v0x55a15dd1bad0_0 .net "q_bar", 0 0, L_0x55a15e0583a0;  1 drivers
S_0x55a15dd1a920 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd1a690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e058160 .functor AND 1, L_0x55a15e058510, L_0x55a15e058050, C4<1>, C4<1>;
L_0x55a15e058270 .functor AND 1, L_0x55a15e058510, L_0x55a15e0584a0, C4<1>, C4<1>;
v0x55a15dd1b230_0 .net "a", 0 0, L_0x55a15e058160;  1 drivers
v0x55a15dd1b2f0_0 .net "b", 0 0, L_0x55a15e058270;  1 drivers
v0x55a15dd1b3c0_0 .net "en", 0 0, L_0x55a15e058510;  alias, 1 drivers
v0x55a15dd1b490_0 .net "q", 0 0, L_0x55a15e058330;  alias, 1 drivers
v0x55a15dd1b560_0 .net "q_bar", 0 0, L_0x55a15e0583a0;  alias, 1 drivers
v0x55a15dd1b650_0 .net "r", 0 0, L_0x55a15e0584a0;  1 drivers
v0x55a15dd1b6f0_0 .net "s", 0 0, L_0x55a15e058050;  alias, 1 drivers
S_0x55a15dd1abc0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd1a920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e058330 .functor NOR 1, L_0x55a15e058270, L_0x55a15e0583a0, C4<0>, C4<0>;
L_0x55a15e0583a0 .functor NOR 1, L_0x55a15e058160, L_0x55a15e058330, C4<0>, C4<0>;
v0x55a15dd1ae50_0 .net "q", 0 0, L_0x55a15e058330;  alias, 1 drivers
v0x55a15dd1af30_0 .net "q_bar", 0 0, L_0x55a15e0583a0;  alias, 1 drivers
v0x55a15dd1aff0_0 .net "r", 0 0, L_0x55a15e058270;  alias, 1 drivers
v0x55a15dd1b0c0_0 .net "s", 0 0, L_0x55a15e058160;  alias, 1 drivers
S_0x55a15dd1bbe0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dd1a400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e058a40 .functor NOT 1, L_0x55a15e058330, C4<0>, C4<0>, C4<0>;
v0x55a15dd1ccb0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd1cd70_0 .net "d", 0 0, L_0x55a15e058330;  alias, 1 drivers
v0x55a15dd1cec0_0 .net "q", 0 0, L_0x55a15e058850;  alias, 1 drivers
v0x55a15dd1cf60_0 .net "q_bar", 0 0, L_0x55a15e0588c0;  alias, 1 drivers
S_0x55a15dd1be40 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd1bbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e058610 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e058330, C4<1>, C4<1>;
L_0x55a15e058790 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e058a40, C4<1>, C4<1>;
v0x55a15dd1c700_0 .net "a", 0 0, L_0x55a15e058610;  1 drivers
v0x55a15dd1c7c0_0 .net "b", 0 0, L_0x55a15e058790;  1 drivers
v0x55a15dd1c890_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd1c960_0 .net "q", 0 0, L_0x55a15e058850;  alias, 1 drivers
v0x55a15dd1ca30_0 .net "q_bar", 0 0, L_0x55a15e0588c0;  alias, 1 drivers
v0x55a15dd1cb20_0 .net "r", 0 0, L_0x55a15e058a40;  1 drivers
v0x55a15dd1cbc0_0 .net "s", 0 0, L_0x55a15e058330;  alias, 1 drivers
S_0x55a15dd1c090 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd1be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e058850 .functor NOR 1, L_0x55a15e058790, L_0x55a15e0588c0, C4<0>, C4<0>;
L_0x55a15e0588c0 .functor NOR 1, L_0x55a15e058610, L_0x55a15e058850, C4<0>, C4<0>;
v0x55a15dd1c320_0 .net "q", 0 0, L_0x55a15e058850;  alias, 1 drivers
v0x55a15dd1c400_0 .net "q_bar", 0 0, L_0x55a15e0588c0;  alias, 1 drivers
v0x55a15dd1c4c0_0 .net "r", 0 0, L_0x55a15e058790;  alias, 1 drivers
v0x55a15dd1c590_0 .net "s", 0 0, L_0x55a15e058610;  alias, 1 drivers
S_0x55a15dd1d4d0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dd1a190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e057eb0 .functor AND 1, L_0x55a15e057f20, L_0x55a15e058850, C4<1>, C4<1>;
L_0x55a15e057f20 .functor NOT 1, L_0x55a15e057df0, C4<0>, C4<0>, C4<0>;
L_0x55a15e057fe0 .functor AND 1, L_0x55a15e057df0, L_0x55a15e05f150, C4<1>, C4<1>;
L_0x55a15e058050 .functor OR 1, L_0x55a15e057fe0, L_0x55a15e057eb0, C4<0>, C4<0>;
v0x55a15dd1d730_0 .net *"_s1", 0 0, L_0x55a15e057f20;  1 drivers
v0x55a15dd1d810_0 .net "in0", 0 0, L_0x55a15e058850;  alias, 1 drivers
v0x55a15dd1d960_0 .net "in1", 0 0, L_0x55a15e05f150;  alias, 1 drivers
v0x55a15dd1da00_0 .net "out", 0 0, L_0x55a15e058050;  alias, 1 drivers
v0x55a15dd1daa0_0 .net "s0", 0 0, L_0x55a15e057df0;  alias, 1 drivers
v0x55a15dd1db40_0 .net "w0", 0 0, L_0x55a15e057eb0;  1 drivers
v0x55a15dd1dc00_0 .net "w1", 0 0, L_0x55a15e057fe0;  1 drivers
S_0x55a15dd1e2c0 .scope module, "obc[27]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e058ab0 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dd21e70_0 .net "a", 0 0, L_0x55a15e058d10;  1 drivers
v0x55a15dd21fc0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd22080_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dd22120_0 .net "in", 0 0, L_0x55a15e05f070;  1 drivers
v0x55a15dd221c0_0 .net "out", 0 0, L_0x55a15e0594c0;  1 drivers
v0x55a15dd22260_0 .net "rw", 0 0, L_0x55a15e058ab0;  1 drivers
v0x55a15dd22300_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dd1e530 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dd1e2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e0591d0 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dd211c0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd21280_0 .net "d", 0 0, L_0x55a15e058d10;  alias, 1 drivers
v0x55a15dd21390_0 .net "q", 0 0, L_0x55a15e0594c0;  alias, 1 drivers
v0x55a15dd21430_0 .net "q0", 0 0, L_0x55a15e058ff0;  1 drivers
v0x55a15dd214d0_0 .net "q_bar", 0 0, L_0x55a15e059530;  1 drivers
S_0x55a15dd1e7c0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dd1e530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e059160 .functor NOT 1, L_0x55a15e058d10, C4<0>, C4<0>, C4<0>;
v0x55a15dd1f950_0 .net "clk", 0 0, L_0x55a15e0591d0;  1 drivers
v0x55a15dd1fa10_0 .net "d", 0 0, L_0x55a15e058d10;  alias, 1 drivers
v0x55a15dd1fae0_0 .net "q", 0 0, L_0x55a15e058ff0;  alias, 1 drivers
v0x55a15dd1fc00_0 .net "q_bar", 0 0, L_0x55a15e059060;  1 drivers
S_0x55a15dd1ea50 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd1e7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e058e20 .functor AND 1, L_0x55a15e0591d0, L_0x55a15e058d10, C4<1>, C4<1>;
L_0x55a15e058f30 .functor AND 1, L_0x55a15e0591d0, L_0x55a15e059160, C4<1>, C4<1>;
v0x55a15dd1f360_0 .net "a", 0 0, L_0x55a15e058e20;  1 drivers
v0x55a15dd1f420_0 .net "b", 0 0, L_0x55a15e058f30;  1 drivers
v0x55a15dd1f4f0_0 .net "en", 0 0, L_0x55a15e0591d0;  alias, 1 drivers
v0x55a15dd1f5c0_0 .net "q", 0 0, L_0x55a15e058ff0;  alias, 1 drivers
v0x55a15dd1f690_0 .net "q_bar", 0 0, L_0x55a15e059060;  alias, 1 drivers
v0x55a15dd1f780_0 .net "r", 0 0, L_0x55a15e059160;  1 drivers
v0x55a15dd1f820_0 .net "s", 0 0, L_0x55a15e058d10;  alias, 1 drivers
S_0x55a15dd1ecf0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd1ea50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e058ff0 .functor NOR 1, L_0x55a15e058f30, L_0x55a15e059060, C4<0>, C4<0>;
L_0x55a15e059060 .functor NOR 1, L_0x55a15e058e20, L_0x55a15e058ff0, C4<0>, C4<0>;
v0x55a15dd1ef80_0 .net "q", 0 0, L_0x55a15e058ff0;  alias, 1 drivers
v0x55a15dd1f060_0 .net "q_bar", 0 0, L_0x55a15e059060;  alias, 1 drivers
v0x55a15dd1f120_0 .net "r", 0 0, L_0x55a15e058f30;  alias, 1 drivers
v0x55a15dd1f1f0_0 .net "s", 0 0, L_0x55a15e058e20;  alias, 1 drivers
S_0x55a15dd1fd10 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dd1e530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e0596b0 .functor NOT 1, L_0x55a15e058ff0, C4<0>, C4<0>, C4<0>;
v0x55a15dd20de0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd20ea0_0 .net "d", 0 0, L_0x55a15e058ff0;  alias, 1 drivers
v0x55a15dd20ff0_0 .net "q", 0 0, L_0x55a15e0594c0;  alias, 1 drivers
v0x55a15dd21090_0 .net "q_bar", 0 0, L_0x55a15e059530;  alias, 1 drivers
S_0x55a15dd1ff70 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd1fd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e0592d0 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e058ff0, C4<1>, C4<1>;
L_0x55a15e059450 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e0596b0, C4<1>, C4<1>;
v0x55a15dd20830_0 .net "a", 0 0, L_0x55a15e0592d0;  1 drivers
v0x55a15dd208f0_0 .net "b", 0 0, L_0x55a15e059450;  1 drivers
v0x55a15dd209c0_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd20a90_0 .net "q", 0 0, L_0x55a15e0594c0;  alias, 1 drivers
v0x55a15dd20b60_0 .net "q_bar", 0 0, L_0x55a15e059530;  alias, 1 drivers
v0x55a15dd20c50_0 .net "r", 0 0, L_0x55a15e0596b0;  1 drivers
v0x55a15dd20cf0_0 .net "s", 0 0, L_0x55a15e058ff0;  alias, 1 drivers
S_0x55a15dd201c0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd1ff70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e0594c0 .functor NOR 1, L_0x55a15e059450, L_0x55a15e059530, C4<0>, C4<0>;
L_0x55a15e059530 .functor NOR 1, L_0x55a15e0592d0, L_0x55a15e0594c0, C4<0>, C4<0>;
v0x55a15dd20450_0 .net "q", 0 0, L_0x55a15e0594c0;  alias, 1 drivers
v0x55a15dd20530_0 .net "q_bar", 0 0, L_0x55a15e059530;  alias, 1 drivers
v0x55a15dd205f0_0 .net "r", 0 0, L_0x55a15e059450;  alias, 1 drivers
v0x55a15dd206c0_0 .net "s", 0 0, L_0x55a15e0592d0;  alias, 1 drivers
S_0x55a15dd21600 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dd1e2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e058b70 .functor AND 1, L_0x55a15e058be0, L_0x55a15e0594c0, C4<1>, C4<1>;
L_0x55a15e058be0 .functor NOT 1, L_0x55a15e058ab0, C4<0>, C4<0>, C4<0>;
L_0x55a15e058ca0 .functor AND 1, L_0x55a15e058ab0, L_0x55a15e05f070, C4<1>, C4<1>;
L_0x55a15e058d10 .functor OR 1, L_0x55a15e058ca0, L_0x55a15e058b70, C4<0>, C4<0>;
v0x55a15dd21860_0 .net *"_s1", 0 0, L_0x55a15e058be0;  1 drivers
v0x55a15dd21940_0 .net "in0", 0 0, L_0x55a15e0594c0;  alias, 1 drivers
v0x55a15dd21a90_0 .net "in1", 0 0, L_0x55a15e05f070;  alias, 1 drivers
v0x55a15dd21b30_0 .net "out", 0 0, L_0x55a15e058d10;  alias, 1 drivers
v0x55a15dd21bd0_0 .net "s0", 0 0, L_0x55a15e058ab0;  alias, 1 drivers
v0x55a15dd21c70_0 .net "w0", 0 0, L_0x55a15e058b70;  1 drivers
v0x55a15dd21d30_0 .net "w1", 0 0, L_0x55a15e058ca0;  1 drivers
S_0x55a15dd223f0 .scope module, "obc[28]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e059720 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dd25fa0_0 .net "a", 0 0, L_0x55a15e059980;  1 drivers
v0x55a15dd260f0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd261b0_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dd26250_0 .net "in", 0 0, L_0x55a15e05f2e0;  1 drivers
v0x55a15dd262f0_0 .net "out", 0 0, L_0x55a15e05a180;  1 drivers
v0x55a15dd26390_0 .net "rw", 0 0, L_0x55a15e059720;  1 drivers
v0x55a15dd26430_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dd22660 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dd223f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e059e40 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dd252f0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd253b0_0 .net "d", 0 0, L_0x55a15e059980;  alias, 1 drivers
v0x55a15dd254c0_0 .net "q", 0 0, L_0x55a15e05a180;  alias, 1 drivers
v0x55a15dd25560_0 .net "q0", 0 0, L_0x55a15e059c60;  1 drivers
v0x55a15dd25600_0 .net "q_bar", 0 0, L_0x55a15e05a1f0;  1 drivers
S_0x55a15dd228f0 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dd22660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e059dd0 .functor NOT 1, L_0x55a15e059980, C4<0>, C4<0>, C4<0>;
v0x55a15dd23a80_0 .net "clk", 0 0, L_0x55a15e059e40;  1 drivers
v0x55a15dd23b40_0 .net "d", 0 0, L_0x55a15e059980;  alias, 1 drivers
v0x55a15dd23c10_0 .net "q", 0 0, L_0x55a15e059c60;  alias, 1 drivers
v0x55a15dd23d30_0 .net "q_bar", 0 0, L_0x55a15e059cd0;  1 drivers
S_0x55a15dd22b80 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd228f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e059a90 .functor AND 1, L_0x55a15e059e40, L_0x55a15e059980, C4<1>, C4<1>;
L_0x55a15e059ba0 .functor AND 1, L_0x55a15e059e40, L_0x55a15e059dd0, C4<1>, C4<1>;
v0x55a15dd23490_0 .net "a", 0 0, L_0x55a15e059a90;  1 drivers
v0x55a15dd23550_0 .net "b", 0 0, L_0x55a15e059ba0;  1 drivers
v0x55a15dd23620_0 .net "en", 0 0, L_0x55a15e059e40;  alias, 1 drivers
v0x55a15dd236f0_0 .net "q", 0 0, L_0x55a15e059c60;  alias, 1 drivers
v0x55a15dd237c0_0 .net "q_bar", 0 0, L_0x55a15e059cd0;  alias, 1 drivers
v0x55a15dd238b0_0 .net "r", 0 0, L_0x55a15e059dd0;  1 drivers
v0x55a15dd23950_0 .net "s", 0 0, L_0x55a15e059980;  alias, 1 drivers
S_0x55a15dd22e20 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd22b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e059c60 .functor NOR 1, L_0x55a15e059ba0, L_0x55a15e059cd0, C4<0>, C4<0>;
L_0x55a15e059cd0 .functor NOR 1, L_0x55a15e059a90, L_0x55a15e059c60, C4<0>, C4<0>;
v0x55a15dd230b0_0 .net "q", 0 0, L_0x55a15e059c60;  alias, 1 drivers
v0x55a15dd23190_0 .net "q_bar", 0 0, L_0x55a15e059cd0;  alias, 1 drivers
v0x55a15dd23250_0 .net "r", 0 0, L_0x55a15e059ba0;  alias, 1 drivers
v0x55a15dd23320_0 .net "s", 0 0, L_0x55a15e059a90;  alias, 1 drivers
S_0x55a15dd23e40 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dd22660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e05a370 .functor NOT 1, L_0x55a15e059c60, C4<0>, C4<0>, C4<0>;
v0x55a15dd24f10_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd24fd0_0 .net "d", 0 0, L_0x55a15e059c60;  alias, 1 drivers
v0x55a15dd25120_0 .net "q", 0 0, L_0x55a15e05a180;  alias, 1 drivers
v0x55a15dd251c0_0 .net "q_bar", 0 0, L_0x55a15e05a1f0;  alias, 1 drivers
S_0x55a15dd240a0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd23e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e059f40 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e059c60, C4<1>, C4<1>;
L_0x55a15e05a0c0 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e05a370, C4<1>, C4<1>;
v0x55a15dd24960_0 .net "a", 0 0, L_0x55a15e059f40;  1 drivers
v0x55a15dd24a20_0 .net "b", 0 0, L_0x55a15e05a0c0;  1 drivers
v0x55a15dd24af0_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd24bc0_0 .net "q", 0 0, L_0x55a15e05a180;  alias, 1 drivers
v0x55a15dd24c90_0 .net "q_bar", 0 0, L_0x55a15e05a1f0;  alias, 1 drivers
v0x55a15dd24d80_0 .net "r", 0 0, L_0x55a15e05a370;  1 drivers
v0x55a15dd24e20_0 .net "s", 0 0, L_0x55a15e059c60;  alias, 1 drivers
S_0x55a15dd242f0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd240a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e05a180 .functor NOR 1, L_0x55a15e05a0c0, L_0x55a15e05a1f0, C4<0>, C4<0>;
L_0x55a15e05a1f0 .functor NOR 1, L_0x55a15e059f40, L_0x55a15e05a180, C4<0>, C4<0>;
v0x55a15dd24580_0 .net "q", 0 0, L_0x55a15e05a180;  alias, 1 drivers
v0x55a15dd24660_0 .net "q_bar", 0 0, L_0x55a15e05a1f0;  alias, 1 drivers
v0x55a15dd24720_0 .net "r", 0 0, L_0x55a15e05a0c0;  alias, 1 drivers
v0x55a15dd247f0_0 .net "s", 0 0, L_0x55a15e059f40;  alias, 1 drivers
S_0x55a15dd25730 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dd223f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e0597e0 .functor AND 1, L_0x55a15e059850, L_0x55a15e05a180, C4<1>, C4<1>;
L_0x55a15e059850 .functor NOT 1, L_0x55a15e059720, C4<0>, C4<0>, C4<0>;
L_0x55a15e059910 .functor AND 1, L_0x55a15e059720, L_0x55a15e05f2e0, C4<1>, C4<1>;
L_0x55a15e059980 .functor OR 1, L_0x55a15e059910, L_0x55a15e0597e0, C4<0>, C4<0>;
v0x55a15dd25990_0 .net *"_s1", 0 0, L_0x55a15e059850;  1 drivers
v0x55a15dd25a70_0 .net "in0", 0 0, L_0x55a15e05a180;  alias, 1 drivers
v0x55a15dd25bc0_0 .net "in1", 0 0, L_0x55a15e05f2e0;  alias, 1 drivers
v0x55a15dd25c60_0 .net "out", 0 0, L_0x55a15e059980;  alias, 1 drivers
v0x55a15dd25d00_0 .net "s0", 0 0, L_0x55a15e059720;  alias, 1 drivers
v0x55a15dd25da0_0 .net "w0", 0 0, L_0x55a15e0597e0;  1 drivers
v0x55a15dd25e60_0 .net "w1", 0 0, L_0x55a15e059910;  1 drivers
S_0x55a15dd26520 .scope module, "obc[29]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e05a3e0 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dd2a0d0_0 .net "a", 0 0, L_0x55a15e05a640;  1 drivers
v0x55a15dd2a220_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd2a2e0_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dd2a380_0 .net "in", 0 0, L_0x55a15e05f1f0;  1 drivers
v0x55a15dd2a420_0 .net "out", 0 0, L_0x55a15e05ae40;  1 drivers
v0x55a15dd2a4c0_0 .net "rw", 0 0, L_0x55a15e05a3e0;  1 drivers
v0x55a15dd2a560_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dd26790 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dd26520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e05ab00 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dd29420_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd294e0_0 .net "d", 0 0, L_0x55a15e05a640;  alias, 1 drivers
v0x55a15dd295f0_0 .net "q", 0 0, L_0x55a15e05ae40;  alias, 1 drivers
v0x55a15dd29690_0 .net "q0", 0 0, L_0x55a15e05a920;  1 drivers
v0x55a15dd29730_0 .net "q_bar", 0 0, L_0x55a15e05aeb0;  1 drivers
S_0x55a15dd26a20 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dd26790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e05aa90 .functor NOT 1, L_0x55a15e05a640, C4<0>, C4<0>, C4<0>;
v0x55a15dd27bb0_0 .net "clk", 0 0, L_0x55a15e05ab00;  1 drivers
v0x55a15dd27c70_0 .net "d", 0 0, L_0x55a15e05a640;  alias, 1 drivers
v0x55a15dd27d40_0 .net "q", 0 0, L_0x55a15e05a920;  alias, 1 drivers
v0x55a15dd27e60_0 .net "q_bar", 0 0, L_0x55a15e05a990;  1 drivers
S_0x55a15dd26cb0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd26a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e05a750 .functor AND 1, L_0x55a15e05ab00, L_0x55a15e05a640, C4<1>, C4<1>;
L_0x55a15e05a860 .functor AND 1, L_0x55a15e05ab00, L_0x55a15e05aa90, C4<1>, C4<1>;
v0x55a15dd275c0_0 .net "a", 0 0, L_0x55a15e05a750;  1 drivers
v0x55a15dd27680_0 .net "b", 0 0, L_0x55a15e05a860;  1 drivers
v0x55a15dd27750_0 .net "en", 0 0, L_0x55a15e05ab00;  alias, 1 drivers
v0x55a15dd27820_0 .net "q", 0 0, L_0x55a15e05a920;  alias, 1 drivers
v0x55a15dd278f0_0 .net "q_bar", 0 0, L_0x55a15e05a990;  alias, 1 drivers
v0x55a15dd279e0_0 .net "r", 0 0, L_0x55a15e05aa90;  1 drivers
v0x55a15dd27a80_0 .net "s", 0 0, L_0x55a15e05a640;  alias, 1 drivers
S_0x55a15dd26f50 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd26cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e05a920 .functor NOR 1, L_0x55a15e05a860, L_0x55a15e05a990, C4<0>, C4<0>;
L_0x55a15e05a990 .functor NOR 1, L_0x55a15e05a750, L_0x55a15e05a920, C4<0>, C4<0>;
v0x55a15dd271e0_0 .net "q", 0 0, L_0x55a15e05a920;  alias, 1 drivers
v0x55a15dd272c0_0 .net "q_bar", 0 0, L_0x55a15e05a990;  alias, 1 drivers
v0x55a15dd27380_0 .net "r", 0 0, L_0x55a15e05a860;  alias, 1 drivers
v0x55a15dd27450_0 .net "s", 0 0, L_0x55a15e05a750;  alias, 1 drivers
S_0x55a15dd27f70 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dd26790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e05b030 .functor NOT 1, L_0x55a15e05a920, C4<0>, C4<0>, C4<0>;
v0x55a15dd29040_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd29100_0 .net "d", 0 0, L_0x55a15e05a920;  alias, 1 drivers
v0x55a15dd29250_0 .net "q", 0 0, L_0x55a15e05ae40;  alias, 1 drivers
v0x55a15dd292f0_0 .net "q_bar", 0 0, L_0x55a15e05aeb0;  alias, 1 drivers
S_0x55a15dd281d0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd27f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e05ac00 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e05a920, C4<1>, C4<1>;
L_0x55a15e05ad80 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e05b030, C4<1>, C4<1>;
v0x55a15dd28a90_0 .net "a", 0 0, L_0x55a15e05ac00;  1 drivers
v0x55a15dd28b50_0 .net "b", 0 0, L_0x55a15e05ad80;  1 drivers
v0x55a15dd28c20_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd28cf0_0 .net "q", 0 0, L_0x55a15e05ae40;  alias, 1 drivers
v0x55a15dd28dc0_0 .net "q_bar", 0 0, L_0x55a15e05aeb0;  alias, 1 drivers
v0x55a15dd28eb0_0 .net "r", 0 0, L_0x55a15e05b030;  1 drivers
v0x55a15dd28f50_0 .net "s", 0 0, L_0x55a15e05a920;  alias, 1 drivers
S_0x55a15dd28420 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd281d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e05ae40 .functor NOR 1, L_0x55a15e05ad80, L_0x55a15e05aeb0, C4<0>, C4<0>;
L_0x55a15e05aeb0 .functor NOR 1, L_0x55a15e05ac00, L_0x55a15e05ae40, C4<0>, C4<0>;
v0x55a15dd286b0_0 .net "q", 0 0, L_0x55a15e05ae40;  alias, 1 drivers
v0x55a15dd28790_0 .net "q_bar", 0 0, L_0x55a15e05aeb0;  alias, 1 drivers
v0x55a15dd28850_0 .net "r", 0 0, L_0x55a15e05ad80;  alias, 1 drivers
v0x55a15dd28920_0 .net "s", 0 0, L_0x55a15e05ac00;  alias, 1 drivers
S_0x55a15dd29860 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dd26520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e05a4a0 .functor AND 1, L_0x55a15e05a510, L_0x55a15e05ae40, C4<1>, C4<1>;
L_0x55a15e05a510 .functor NOT 1, L_0x55a15e05a3e0, C4<0>, C4<0>, C4<0>;
L_0x55a15e05a5d0 .functor AND 1, L_0x55a15e05a3e0, L_0x55a15e05f1f0, C4<1>, C4<1>;
L_0x55a15e05a640 .functor OR 1, L_0x55a15e05a5d0, L_0x55a15e05a4a0, C4<0>, C4<0>;
v0x55a15dd29ac0_0 .net *"_s1", 0 0, L_0x55a15e05a510;  1 drivers
v0x55a15dd29ba0_0 .net "in0", 0 0, L_0x55a15e05ae40;  alias, 1 drivers
v0x55a15dd29cf0_0 .net "in1", 0 0, L_0x55a15e05f1f0;  alias, 1 drivers
v0x55a15dd29d90_0 .net "out", 0 0, L_0x55a15e05a640;  alias, 1 drivers
v0x55a15dd29e30_0 .net "s0", 0 0, L_0x55a15e05a3e0;  alias, 1 drivers
v0x55a15dd29ed0_0 .net "w0", 0 0, L_0x55a15e05a4a0;  1 drivers
v0x55a15dd29f90_0 .net "w1", 0 0, L_0x55a15e05a5d0;  1 drivers
S_0x55a15dd2a650 .scope module, "obc[30]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e05b0a0 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dd2e200_0 .net "a", 0 0, L_0x55a15e05c320;  1 drivers
v0x55a15dd2e350_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd2e410_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dd2e4b0_0 .net "in", 0 0, L_0x55a15e05f480;  1 drivers
v0x55a15dd2e550_0 .net "out", 0 0, L_0x55a15e05cb20;  1 drivers
v0x55a15dd2e5f0_0 .net "rw", 0 0, L_0x55a15e05b0a0;  1 drivers
v0x55a15dd2e690_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dd2a8c0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dd2a650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e05c7e0 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dd2d550_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd2d610_0 .net "d", 0 0, L_0x55a15e05c320;  alias, 1 drivers
v0x55a15dd2d720_0 .net "q", 0 0, L_0x55a15e05cb20;  alias, 1 drivers
v0x55a15dd2d7c0_0 .net "q0", 0 0, L_0x55a15e05c600;  1 drivers
v0x55a15dd2d860_0 .net "q_bar", 0 0, L_0x55a15e05cb90;  1 drivers
S_0x55a15dd2ab50 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dd2a8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e05c770 .functor NOT 1, L_0x55a15e05c320, C4<0>, C4<0>, C4<0>;
v0x55a15dd2bce0_0 .net "clk", 0 0, L_0x55a15e05c7e0;  1 drivers
v0x55a15dd2bda0_0 .net "d", 0 0, L_0x55a15e05c320;  alias, 1 drivers
v0x55a15dd2be70_0 .net "q", 0 0, L_0x55a15e05c600;  alias, 1 drivers
v0x55a15dd2bf90_0 .net "q_bar", 0 0, L_0x55a15e05c670;  1 drivers
S_0x55a15dd2ade0 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd2ab50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e05c430 .functor AND 1, L_0x55a15e05c7e0, L_0x55a15e05c320, C4<1>, C4<1>;
L_0x55a15e05c540 .functor AND 1, L_0x55a15e05c7e0, L_0x55a15e05c770, C4<1>, C4<1>;
v0x55a15dd2b6f0_0 .net "a", 0 0, L_0x55a15e05c430;  1 drivers
v0x55a15dd2b7b0_0 .net "b", 0 0, L_0x55a15e05c540;  1 drivers
v0x55a15dd2b880_0 .net "en", 0 0, L_0x55a15e05c7e0;  alias, 1 drivers
v0x55a15dd2b950_0 .net "q", 0 0, L_0x55a15e05c600;  alias, 1 drivers
v0x55a15dd2ba20_0 .net "q_bar", 0 0, L_0x55a15e05c670;  alias, 1 drivers
v0x55a15dd2bb10_0 .net "r", 0 0, L_0x55a15e05c770;  1 drivers
v0x55a15dd2bbb0_0 .net "s", 0 0, L_0x55a15e05c320;  alias, 1 drivers
S_0x55a15dd2b080 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd2ade0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e05c600 .functor NOR 1, L_0x55a15e05c540, L_0x55a15e05c670, C4<0>, C4<0>;
L_0x55a15e05c670 .functor NOR 1, L_0x55a15e05c430, L_0x55a15e05c600, C4<0>, C4<0>;
v0x55a15dd2b310_0 .net "q", 0 0, L_0x55a15e05c600;  alias, 1 drivers
v0x55a15dd2b3f0_0 .net "q_bar", 0 0, L_0x55a15e05c670;  alias, 1 drivers
v0x55a15dd2b4b0_0 .net "r", 0 0, L_0x55a15e05c540;  alias, 1 drivers
v0x55a15dd2b580_0 .net "s", 0 0, L_0x55a15e05c430;  alias, 1 drivers
S_0x55a15dd2c0a0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dd2a8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e05cd10 .functor NOT 1, L_0x55a15e05c600, C4<0>, C4<0>, C4<0>;
v0x55a15dd2d170_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd2d230_0 .net "d", 0 0, L_0x55a15e05c600;  alias, 1 drivers
v0x55a15dd2d380_0 .net "q", 0 0, L_0x55a15e05cb20;  alias, 1 drivers
v0x55a15dd2d420_0 .net "q_bar", 0 0, L_0x55a15e05cb90;  alias, 1 drivers
S_0x55a15dd2c300 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd2c0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e05c8e0 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e05c600, C4<1>, C4<1>;
L_0x55a15e05ca60 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e05cd10, C4<1>, C4<1>;
v0x55a15dd2cbc0_0 .net "a", 0 0, L_0x55a15e05c8e0;  1 drivers
v0x55a15dd2cc80_0 .net "b", 0 0, L_0x55a15e05ca60;  1 drivers
v0x55a15dd2cd50_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd2ce20_0 .net "q", 0 0, L_0x55a15e05cb20;  alias, 1 drivers
v0x55a15dd2cef0_0 .net "q_bar", 0 0, L_0x55a15e05cb90;  alias, 1 drivers
v0x55a15dd2cfe0_0 .net "r", 0 0, L_0x55a15e05cd10;  1 drivers
v0x55a15dd2d080_0 .net "s", 0 0, L_0x55a15e05c600;  alias, 1 drivers
S_0x55a15dd2c550 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd2c300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e05cb20 .functor NOR 1, L_0x55a15e05ca60, L_0x55a15e05cb90, C4<0>, C4<0>;
L_0x55a15e05cb90 .functor NOR 1, L_0x55a15e05c8e0, L_0x55a15e05cb20, C4<0>, C4<0>;
v0x55a15dd2c7e0_0 .net "q", 0 0, L_0x55a15e05cb20;  alias, 1 drivers
v0x55a15dd2c8c0_0 .net "q_bar", 0 0, L_0x55a15e05cb90;  alias, 1 drivers
v0x55a15dd2c980_0 .net "r", 0 0, L_0x55a15e05ca60;  alias, 1 drivers
v0x55a15dd2ca50_0 .net "s", 0 0, L_0x55a15e05c8e0;  alias, 1 drivers
S_0x55a15dd2d990 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dd2a650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e05c180 .functor AND 1, L_0x55a15e05c1f0, L_0x55a15e05cb20, C4<1>, C4<1>;
L_0x55a15e05c1f0 .functor NOT 1, L_0x55a15e05b0a0, C4<0>, C4<0>, C4<0>;
L_0x55a15e05c2b0 .functor AND 1, L_0x55a15e05b0a0, L_0x55a15e05f480, C4<1>, C4<1>;
L_0x55a15e05c320 .functor OR 1, L_0x55a15e05c2b0, L_0x55a15e05c180, C4<0>, C4<0>;
v0x55a15dd2dbf0_0 .net *"_s1", 0 0, L_0x55a15e05c1f0;  1 drivers
v0x55a15dd2dcd0_0 .net "in0", 0 0, L_0x55a15e05cb20;  alias, 1 drivers
v0x55a15dd2de20_0 .net "in1", 0 0, L_0x55a15e05f480;  alias, 1 drivers
v0x55a15dd2dec0_0 .net "out", 0 0, L_0x55a15e05c320;  alias, 1 drivers
v0x55a15dd2df60_0 .net "s0", 0 0, L_0x55a15e05b0a0;  alias, 1 drivers
v0x55a15dd2e000_0 .net "w0", 0 0, L_0x55a15e05c180;  1 drivers
v0x55a15dd2e0c0_0 .net "w1", 0 0, L_0x55a15e05c2b0;  1 drivers
S_0x55a15dd2e780 .scope module, "obc[31]" "ONE_BINARY_CELL" 49 5, 20 1 0, S_0x55a15dc8f680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e05cd80 .functor AND 1, v0x55a15dd33ff0_0, v0x55a15dd33a20_0, C4<1>, C4<1>;
v0x55a15dd32330_0 .net "a", 0 0, L_0x55a15e05cfe0;  1 drivers
v0x55a15dd32480_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd32540_0 .net "en", 0 0, v0x55a15dd33a20_0;  alias, 1 drivers
v0x55a15dd325e0_0 .net "in", 0 0, L_0x55a15e05f380;  1 drivers
v0x55a15dd32680_0 .net "out", 0 0, L_0x55a15e05d7e0;  1 drivers
v0x55a15dd32720_0 .net "rw", 0 0, L_0x55a15e05cd80;  1 drivers
v0x55a15dd327c0_0 .net "write", 0 0, v0x55a15dd33ff0_0;  alias, 1 drivers
S_0x55a15dd2e9f0 .scope module, "dff0" "DFF_RISING" 20 6, 21 1 0, S_0x55a15dd2e780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e05d4a0 .functor NOT 1, v0x55a15dd33980_0, C4<0>, C4<0>, C4<0>;
v0x55a15dd31680_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd31740_0 .net "d", 0 0, L_0x55a15e05cfe0;  alias, 1 drivers
v0x55a15dd31850_0 .net "q", 0 0, L_0x55a15e05d7e0;  alias, 1 drivers
v0x55a15dd318f0_0 .net "q0", 0 0, L_0x55a15e05d2c0;  1 drivers
v0x55a15dd31990_0 .net "q_bar", 0 0, L_0x55a15e05d850;  1 drivers
S_0x55a15dd2ec80 .scope module, "dff0" "DFF" 21 4, 22 1 0, S_0x55a15dd2e9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e05d430 .functor NOT 1, L_0x55a15e05cfe0, C4<0>, C4<0>, C4<0>;
v0x55a15dd2fe10_0 .net "clk", 0 0, L_0x55a15e05d4a0;  1 drivers
v0x55a15dd2fed0_0 .net "d", 0 0, L_0x55a15e05cfe0;  alias, 1 drivers
v0x55a15dd2ffa0_0 .net "q", 0 0, L_0x55a15e05d2c0;  alias, 1 drivers
v0x55a15dd300c0_0 .net "q_bar", 0 0, L_0x55a15e05d330;  1 drivers
S_0x55a15dd2ef10 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd2ec80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e05d0f0 .functor AND 1, L_0x55a15e05d4a0, L_0x55a15e05cfe0, C4<1>, C4<1>;
L_0x55a15e05d200 .functor AND 1, L_0x55a15e05d4a0, L_0x55a15e05d430, C4<1>, C4<1>;
v0x55a15dd2f820_0 .net "a", 0 0, L_0x55a15e05d0f0;  1 drivers
v0x55a15dd2f8e0_0 .net "b", 0 0, L_0x55a15e05d200;  1 drivers
v0x55a15dd2f9b0_0 .net "en", 0 0, L_0x55a15e05d4a0;  alias, 1 drivers
v0x55a15dd2fa80_0 .net "q", 0 0, L_0x55a15e05d2c0;  alias, 1 drivers
v0x55a15dd2fb50_0 .net "q_bar", 0 0, L_0x55a15e05d330;  alias, 1 drivers
v0x55a15dd2fc40_0 .net "r", 0 0, L_0x55a15e05d430;  1 drivers
v0x55a15dd2fce0_0 .net "s", 0 0, L_0x55a15e05cfe0;  alias, 1 drivers
S_0x55a15dd2f1b0 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd2ef10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e05d2c0 .functor NOR 1, L_0x55a15e05d200, L_0x55a15e05d330, C4<0>, C4<0>;
L_0x55a15e05d330 .functor NOR 1, L_0x55a15e05d0f0, L_0x55a15e05d2c0, C4<0>, C4<0>;
v0x55a15dd2f440_0 .net "q", 0 0, L_0x55a15e05d2c0;  alias, 1 drivers
v0x55a15dd2f520_0 .net "q_bar", 0 0, L_0x55a15e05d330;  alias, 1 drivers
v0x55a15dd2f5e0_0 .net "r", 0 0, L_0x55a15e05d200;  alias, 1 drivers
v0x55a15dd2f6b0_0 .net "s", 0 0, L_0x55a15e05d0f0;  alias, 1 drivers
S_0x55a15dd301d0 .scope module, "dff1" "DFF" 21 5, 22 1 0, S_0x55a15dd2e9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "clk"
L_0x55a15e05d9d0 .functor NOT 1, L_0x55a15e05d2c0, C4<0>, C4<0>, C4<0>;
v0x55a15dd312a0_0 .net "clk", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd31360_0 .net "d", 0 0, L_0x55a15e05d2c0;  alias, 1 drivers
v0x55a15dd314b0_0 .net "q", 0 0, L_0x55a15e05d7e0;  alias, 1 drivers
v0x55a15dd31550_0 .net "q_bar", 0 0, L_0x55a15e05d850;  alias, 1 drivers
S_0x55a15dd30430 .scope module, "gsr0" "GATED_SR_LATCH" 22 4, 23 1 0, S_0x55a15dd301d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "en"
L_0x55a15e05d5a0 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e05d2c0, C4<1>, C4<1>;
L_0x55a15e05d720 .functor AND 1, v0x55a15dd33980_0, L_0x55a15e05d9d0, C4<1>, C4<1>;
v0x55a15dd30cf0_0 .net "a", 0 0, L_0x55a15e05d5a0;  1 drivers
v0x55a15dd30db0_0 .net "b", 0 0, L_0x55a15e05d720;  1 drivers
v0x55a15dd30e80_0 .net "en", 0 0, v0x55a15dd33980_0;  alias, 1 drivers
v0x55a15dd30f50_0 .net "q", 0 0, L_0x55a15e05d7e0;  alias, 1 drivers
v0x55a15dd31020_0 .net "q_bar", 0 0, L_0x55a15e05d850;  alias, 1 drivers
v0x55a15dd31110_0 .net "r", 0 0, L_0x55a15e05d9d0;  1 drivers
v0x55a15dd311b0_0 .net "s", 0 0, L_0x55a15e05d2c0;  alias, 1 drivers
S_0x55a15dd30680 .scope module, "sr0" "SR_LATCH" 23 6, 24 1 0, S_0x55a15dd30430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e05d7e0 .functor NOR 1, L_0x55a15e05d720, L_0x55a15e05d850, C4<0>, C4<0>;
L_0x55a15e05d850 .functor NOR 1, L_0x55a15e05d5a0, L_0x55a15e05d7e0, C4<0>, C4<0>;
v0x55a15dd30910_0 .net "q", 0 0, L_0x55a15e05d7e0;  alias, 1 drivers
v0x55a15dd309f0_0 .net "q_bar", 0 0, L_0x55a15e05d850;  alias, 1 drivers
v0x55a15dd30ab0_0 .net "r", 0 0, L_0x55a15e05d720;  alias, 1 drivers
v0x55a15dd30b80_0 .net "s", 0 0, L_0x55a15e05d5a0;  alias, 1 drivers
S_0x55a15dd31ac0 .scope module, "mux0" "MUX2X1" 20 5, 15 1 0, S_0x55a15dd2e780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "s0"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /INPUT 1 "in1"
L_0x55a15e05ce40 .functor AND 1, L_0x55a15e05ceb0, L_0x55a15e05d7e0, C4<1>, C4<1>;
L_0x55a15e05ceb0 .functor NOT 1, L_0x55a15e05cd80, C4<0>, C4<0>, C4<0>;
L_0x55a15e05cf70 .functor AND 1, L_0x55a15e05cd80, L_0x55a15e05f380, C4<1>, C4<1>;
L_0x55a15e05cfe0 .functor OR 1, L_0x55a15e05cf70, L_0x55a15e05ce40, C4<0>, C4<0>;
v0x55a15dd31d20_0 .net *"_s1", 0 0, L_0x55a15e05ceb0;  1 drivers
v0x55a15dd31e00_0 .net "in0", 0 0, L_0x55a15e05d7e0;  alias, 1 drivers
v0x55a15dd31f50_0 .net "in1", 0 0, L_0x55a15e05f380;  alias, 1 drivers
v0x55a15dd31ff0_0 .net "out", 0 0, L_0x55a15e05cfe0;  alias, 1 drivers
v0x55a15dd32090_0 .net "s0", 0 0, L_0x55a15e05cd80;  alias, 1 drivers
v0x55a15dd32130_0 .net "w0", 0 0, L_0x55a15e05ce40;  1 drivers
v0x55a15dd321f0_0 .net "w1", 0 0, L_0x55a15e05cf70;  1 drivers
S_0x55a15d3cda70 .scope module, "SR_LATCH_TB" "SR_LATCH_TB" 55 1;
 .timescale 0 0;
v0x55a15dd34720_0 .net "q", 0 0, L_0x55a15e05e530;  1 drivers
v0x55a15dd347e0_0 .net "q_bar", 0 0, L_0x55a15e05f630;  1 drivers
v0x55a15dd348b0_0 .var "r", 0 0;
v0x55a15dd349b0_0 .var "s", 0 0;
S_0x55a15dd34120 .scope module, "sr1" "SR_LATCH" 55 4, 24 1 0, S_0x55a15d3cda70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "q_bar"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
L_0x55a15e05e530 .functor NOR 1, v0x55a15dd348b0_0, L_0x55a15e05f630, C4<0>, C4<0>;
L_0x55a15e05f630 .functor NOR 1, v0x55a15dd349b0_0, L_0x55a15e05e530, C4<0>, C4<0>;
v0x55a15dd34340_0 .net "q", 0 0, L_0x55a15e05e530;  alias, 1 drivers
v0x55a15dd34420_0 .net "q_bar", 0 0, L_0x55a15e05f630;  alias, 1 drivers
v0x55a15dd344e0_0 .net "r", 0 0, v0x55a15dd348b0_0;  1 drivers
v0x55a15dd345b0_0 .net "s", 0 0, v0x55a15dd349b0_0;  1 drivers
S_0x55a15d3cc070 .scope module, "SUBTRACTOR_TB" "SUBTRACTOR_TB" 56 1;
 .timescale 0 0;
v0x55a15dd651a0_0 .var "a", 31 0;
v0x55a15dd65280_0 .var "b", 31 0;
v0x55a15dd65350_0 .var "bin", 0 0;
v0x55a15dd65420_0 .net "borr", 0 0, L_0x55a15e06eee0;  1 drivers
v0x55a15dd654c0_0 .net "diff", 31 0, L_0x55a15e06ef50;  1 drivers
v0x55a15dd655b0_0 .var/i "i", 31 0;
v0x55a15dd65650_0 .var/i "j", 31 0;
S_0x55a15dd34a80 .scope module, "sub0" "SUBTRACTOR" 56 6, 57 1 0, S_0x55a15d3cc070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "b"
    .port_info 4 /INPUT 1 "bin"
v0x55a15dd63960_0 .net "a", 31 0, v0x55a15dd651a0_0;  1 drivers
v0x55a15dd63a40_0 .net "a0", 0 0, L_0x55a15e06b5c0;  1 drivers
v0x55a15dd63b00_0 .net "b", 31 0, v0x55a15dd65280_0;  1 drivers
v0x55a15dd63ba0_0 .net "b0", 0 0, L_0x55a15e06bd90;  1 drivers
v0x55a15dd63c40_0 .net "bin", 0 0, v0x55a15dd65350_0;  1 drivers
v0x55a15dd63d80_0 .net "borr", 0 0, L_0x55a15e06eee0;  alias, 1 drivers
v0x55a15dd63e20_0 .net "c", 0 0, L_0x55a15e05fad0;  1 drivers
v0x55a15dd63ec0_0 .net "c0", 0 0, L_0x55a15e06c520;  1 drivers
v0x55a15dd63f60_0 .net "d", 0 0, L_0x55a15e0602f0;  1 drivers
v0x55a15dd64000_0 .net "d0", 0 0, L_0x55a15e06ccc0;  1 drivers
v0x55a15dd640a0_0 .net "diff", 31 0, L_0x55a15e06ef50;  alias, 1 drivers
v0x55a15dd64160_0 .net "e", 0 0, L_0x55a15e060a70;  1 drivers
v0x55a15dd64200_0 .net "e0", 0 0, L_0x55a15e06d470;  1 drivers
v0x55a15dd642a0_0 .net "f", 0 0, L_0x55a15e061270;  1 drivers
v0x55a15dd64340_0 .net "f0", 0 0, L_0x55a15e06dc30;  1 drivers
v0x55a15dd643e0_0 .net "g", 0 0, L_0x55a15e061a40;  1 drivers
v0x55a15dd64480_0 .net "g0", 0 0, L_0x55a15e06e400;  1 drivers
v0x55a15dd64520_0 .net "h", 0 0, L_0x55a15e062170;  1 drivers
v0x55a15dd645c0_0 .net "i", 0 0, L_0x55a15e062960;  1 drivers
v0x55a15dd64660_0 .net "j", 0 0, L_0x55a15e063060;  1 drivers
v0x55a15dd64700_0 .net "k", 0 0, L_0x55a15e063870;  1 drivers
v0x55a15dd647a0_0 .net "l", 0 0, L_0x55a15e064000;  1 drivers
v0x55a15dd64840_0 .net "m", 0 0, L_0x55a15e064830;  1 drivers
v0x55a15dd648e0_0 .net "n", 0 0, L_0x55a15e064f60;  1 drivers
v0x55a15dd64980_0 .net "o", 0 0, L_0x55a15e0656f0;  1 drivers
v0x55a15dd64a20_0 .net "p", 0 0, L_0x55a15e065e90;  1 drivers
v0x55a15dd64ac0_0 .net "q", 0 0, L_0x55a15e066620;  1 drivers
v0x55a15dd64b60_0 .net "r", 0 0, L_0x55a15e066fd0;  1 drivers
v0x55a15dd64c00_0 .net "s", 0 0, L_0x55a15e067780;  1 drivers
v0x55a15dd64ca0_0 .net "t", 0 0, L_0x55a15e068020;  1 drivers
v0x55a15dd64d40_0 .net "u", 0 0, L_0x55a15e0687f0;  1 drivers
v0x55a15dd64de0_0 .net "v", 0 0, L_0x55a15e068f80;  1 drivers
v0x55a15dd64e80_0 .net "w", 0 0, L_0x55a15e069720;  1 drivers
v0x55a15dd64f20_0 .net "x", 0 0, L_0x55a15e069eb0;  1 drivers
v0x55a15dd64fc0_0 .net "y", 0 0, L_0x55a15e06a650;  1 drivers
v0x55a15dd65060_0 .net "z", 0 0, L_0x55a15e06ae00;  1 drivers
L_0x55a15e05fbd0 .part v0x55a15dd651a0_0, 0, 1;
L_0x55a15e05fd00 .part v0x55a15dd65280_0, 0, 1;
L_0x55a15e0603f0 .part v0x55a15dd651a0_0, 1, 1;
L_0x55a15e060520 .part v0x55a15dd65280_0, 1, 1;
L_0x55a15e060b70 .part v0x55a15dd651a0_0, 2, 1;
L_0x55a15e060d30 .part v0x55a15dd65280_0, 2, 1;
L_0x55a15e061370 .part v0x55a15dd651a0_0, 3, 1;
L_0x55a15e0614a0 .part v0x55a15dd65280_0, 3, 1;
L_0x55a15e061b40 .part v0x55a15dd651a0_0, 4, 1;
L_0x55a15e061c70 .part v0x55a15dd65280_0, 4, 1;
L_0x55a15e062270 .part v0x55a15dd651a0_0, 5, 1;
L_0x55a15e0623a0 .part v0x55a15dd65280_0, 5, 1;
L_0x55a15e062a60 .part v0x55a15dd651a0_0, 6, 1;
L_0x55a15e062b90 .part v0x55a15dd65280_0, 6, 1;
L_0x55a15e063160 .part v0x55a15dd651a0_0, 7, 1;
L_0x55a15e063290 .part v0x55a15dd65280_0, 7, 1;
L_0x55a15e063970 .part v0x55a15dd651a0_0, 8, 1;
L_0x55a15e063aa0 .part v0x55a15dd65280_0, 8, 1;
L_0x55a15e064100 .part v0x55a15dd651a0_0, 9, 1;
L_0x55a15e064230 .part v0x55a15dd65280_0, 9, 1;
L_0x55a15e063bd0 .part v0x55a15dd651a0_0, 10, 1;
L_0x55a15e0649c0 .part v0x55a15dd65280_0, 10, 1;
L_0x55a15e065060 .part v0x55a15dd651a0_0, 11, 1;
L_0x55a15e065190 .part v0x55a15dd65280_0, 11, 1;
L_0x55a15e0657f0 .part v0x55a15dd651a0_0, 12, 1;
L_0x55a15e065920 .part v0x55a15dd65280_0, 12, 1;
L_0x55a15e065f90 .part v0x55a15dd651a0_0, 13, 1;
L_0x55a15e0660c0 .part v0x55a15dd65280_0, 13, 1;
L_0x55a15e066720 .part v0x55a15dd651a0_0, 14, 1;
L_0x55a15e066850 .part v0x55a15dd65280_0, 14, 1;
L_0x55a15e0670d0 .part v0x55a15dd651a0_0, 15, 1;
L_0x55a15e067200 .part v0x55a15dd65280_0, 15, 1;
L_0x55a15e067880 .part v0x55a15dd651a0_0, 16, 1;
L_0x55a15e0679b0 .part v0x55a15dd65280_0, 16, 1;
L_0x55a15e068120 .part v0x55a15dd651a0_0, 17, 1;
L_0x55a15e068250 .part v0x55a15dd65280_0, 17, 1;
L_0x55a15e0688f0 .part v0x55a15dd651a0_0, 18, 1;
L_0x55a15e068a20 .part v0x55a15dd65280_0, 18, 1;
L_0x55a15e069080 .part v0x55a15dd651a0_0, 19, 1;
L_0x55a15e0691b0 .part v0x55a15dd65280_0, 19, 1;
L_0x55a15e069820 .part v0x55a15dd651a0_0, 20, 1;
L_0x55a15e069950 .part v0x55a15dd65280_0, 20, 1;
L_0x55a15e069fb0 .part v0x55a15dd651a0_0, 21, 1;
L_0x55a15e06a0e0 .part v0x55a15dd65280_0, 21, 1;
L_0x55a15e06a750 .part v0x55a15dd651a0_0, 22, 1;
L_0x55a15e06a880 .part v0x55a15dd65280_0, 22, 1;
L_0x55a15e06af00 .part v0x55a15dd651a0_0, 23, 1;
L_0x55a15e06b030 .part v0x55a15dd65280_0, 23, 1;
L_0x55a15e06b6c0 .part v0x55a15dd651a0_0, 24, 1;
L_0x55a15e06b7f0 .part v0x55a15dd65280_0, 24, 1;
L_0x55a15e06be90 .part v0x55a15dd651a0_0, 25, 1;
L_0x55a15e06bfc0 .part v0x55a15dd65280_0, 25, 1;
L_0x55a15e06c620 .part v0x55a15dd651a0_0, 26, 1;
L_0x55a15e06c750 .part v0x55a15dd65280_0, 26, 1;
L_0x55a15e06cdc0 .part v0x55a15dd651a0_0, 27, 1;
L_0x55a15e06cef0 .part v0x55a15dd65280_0, 27, 1;
L_0x55a15e06d570 .part v0x55a15dd651a0_0, 28, 1;
L_0x55a15e06d6a0 .part v0x55a15dd65280_0, 28, 1;
L_0x55a15e06dd30 .part v0x55a15dd651a0_0, 29, 1;
L_0x55a15e06de60 .part v0x55a15dd65280_0, 29, 1;
L_0x55a15e06e500 .part v0x55a15dd651a0_0, 30, 1;
L_0x55a15e06e630 .part v0x55a15dd65280_0, 30, 1;
LS_0x55a15e06ef50_0_0 .concat8 [ 1 1 1 1], L_0x55a15e05f930, L_0x55a15e060070, L_0x55a15e0607f0, L_0x55a15e061040;
LS_0x55a15e06ef50_0_4 .concat8 [ 1 1 1 1], L_0x55a15e0617c0, L_0x55a15e061ef0, L_0x55a15e0626e0, L_0x55a15e062e70;
LS_0x55a15e06ef50_0_8 .concat8 [ 1 1 1 1], L_0x55a15e0635f0, L_0x55a15e063e10, L_0x55a15e0645b0, L_0x55a15e064ce0;
LS_0x55a15e06ef50_0_12 .concat8 [ 1 1 1 1], L_0x55a15e065470, L_0x55a15e065c10, L_0x55a15e0663a0, L_0x55a15e066d50;
LS_0x55a15e06ef50_0_16 .concat8 [ 1 1 1 1], L_0x55a15e067500, L_0x55a15e067da0, L_0x55a15e068570, L_0x55a15e068d00;
LS_0x55a15e06ef50_0_20 .concat8 [ 1 1 1 1], L_0x55a15e0694a0, L_0x55a15e069c30, L_0x55a15e06a3d0, L_0x55a15e06ab80;
LS_0x55a15e06ef50_0_24 .concat8 [ 1 1 1 1], L_0x55a15e06b340, L_0x55a15e06bb10, L_0x55a15e06c2a0, L_0x55a15e06ca40;
LS_0x55a15e06ef50_0_28 .concat8 [ 1 1 1 1], L_0x55a15e06d1f0, L_0x55a15e06d9b0, L_0x55a15e06e180, L_0x55a15e06e0c0;
LS_0x55a15e06ef50_1_0 .concat8 [ 4 4 4 4], LS_0x55a15e06ef50_0_0, LS_0x55a15e06ef50_0_4, LS_0x55a15e06ef50_0_8, LS_0x55a15e06ef50_0_12;
LS_0x55a15e06ef50_1_4 .concat8 [ 4 4 4 4], LS_0x55a15e06ef50_0_16, LS_0x55a15e06ef50_0_20, LS_0x55a15e06ef50_0_24, LS_0x55a15e06ef50_0_28;
L_0x55a15e06ef50 .concat8 [ 16 16 0 0], LS_0x55a15e06ef50_1_0, LS_0x55a15e06ef50_1_4;
L_0x55a15e06eff0 .part v0x55a15dd651a0_0, 31, 1;
L_0x55a15e06eb70 .part v0x55a15dd65280_0, 31, 1;
S_0x55a15dd34d00 .scope module, "fs0" "FULL_SUB" 57 6, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e05fad0 .functor OR 1, L_0x55a15e05f9f0, L_0x55a15e05f7b0, C4<0>, C4<0>;
v0x55a15dd35da0_0 .net "a", 0 0, L_0x55a15e05fbd0;  1 drivers
v0x55a15dd35e60_0 .net "b", 0 0, L_0x55a15e05fd00;  1 drivers
v0x55a15dd35f30_0 .net "bin", 0 0, v0x55a15dd65350_0;  alias, 1 drivers
v0x55a15dd36030_0 .net "borr", 0 0, L_0x55a15e05fad0;  alias, 1 drivers
v0x55a15dd360d0_0 .net "borr0", 0 0, L_0x55a15e05f7b0;  1 drivers
v0x55a15dd361c0_0 .net "borr1", 0 0, L_0x55a15e05f9f0;  1 drivers
v0x55a15dd36290_0 .net "diff", 0 0, L_0x55a15e05f930;  1 drivers
v0x55a15dd36360_0 .net "diff0", 0 0, L_0x55a15e05f6a0;  1 drivers
S_0x55a15dd34f80 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd34d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e05f6a0 .functor XOR 1, L_0x55a15e05fbd0, L_0x55a15e05fd00, C4<0>, C4<0>;
L_0x55a15e05f7b0 .functor AND 1, L_0x55a15e05f870, L_0x55a15e05fd00, C4<1>, C4<1>;
L_0x55a15e05f870 .functor NOT 1, L_0x55a15e05fbd0, C4<0>, C4<0>, C4<0>;
v0x55a15dd351f0_0 .net *"_s2", 0 0, L_0x55a15e05f870;  1 drivers
v0x55a15dd352b0_0 .net "a", 0 0, L_0x55a15e05fbd0;  alias, 1 drivers
v0x55a15dd35370_0 .net "b", 0 0, L_0x55a15e05fd00;  alias, 1 drivers
v0x55a15dd35440_0 .net "borr", 0 0, L_0x55a15e05f7b0;  alias, 1 drivers
v0x55a15dd35500_0 .net "diff", 0 0, L_0x55a15e05f6a0;  alias, 1 drivers
S_0x55a15dd35690 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd34d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e05f930 .functor XOR 1, L_0x55a15e05f6a0, v0x55a15dd65350_0, C4<0>, C4<0>;
L_0x55a15e05f9f0 .functor AND 1, L_0x55a15e05fa60, v0x55a15dd65350_0, C4<1>, C4<1>;
L_0x55a15e05fa60 .functor NOT 1, L_0x55a15e05f6a0, C4<0>, C4<0>, C4<0>;
v0x55a15dd358f0_0 .net *"_s2", 0 0, L_0x55a15e05fa60;  1 drivers
v0x55a15dd359d0_0 .net "a", 0 0, L_0x55a15e05f6a0;  alias, 1 drivers
v0x55a15dd35ac0_0 .net "b", 0 0, v0x55a15dd65350_0;  alias, 1 drivers
v0x55a15dd35b90_0 .net "borr", 0 0, L_0x55a15e05f9f0;  alias, 1 drivers
v0x55a15dd35c30_0 .net "diff", 0 0, L_0x55a15e05f930;  alias, 1 drivers
S_0x55a15dd36450 .scope module, "fs1" "FULL_SUB" 57 7, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e0602f0 .functor OR 1, L_0x55a15e0601c0, L_0x55a15e05fef0, C4<0>, C4<0>;
v0x55a15dd374f0_0 .net "a", 0 0, L_0x55a15e0603f0;  1 drivers
v0x55a15dd375b0_0 .net "b", 0 0, L_0x55a15e060520;  1 drivers
v0x55a15dd37680_0 .net "bin", 0 0, L_0x55a15e05fad0;  alias, 1 drivers
v0x55a15dd377a0_0 .net "borr", 0 0, L_0x55a15e0602f0;  alias, 1 drivers
v0x55a15dd37840_0 .net "borr0", 0 0, L_0x55a15e05fef0;  1 drivers
v0x55a15dd37930_0 .net "borr1", 0 0, L_0x55a15e0601c0;  1 drivers
v0x55a15dd379d0_0 .net "diff", 0 0, L_0x55a15e060070;  1 drivers
v0x55a15dd37aa0_0 .net "diff0", 0 0, L_0x55a15e05fe30;  1 drivers
S_0x55a15dd366a0 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd36450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e05fe30 .functor XOR 1, L_0x55a15e0603f0, L_0x55a15e060520, C4<0>, C4<0>;
L_0x55a15e05fef0 .functor AND 1, L_0x55a15e05ffb0, L_0x55a15e060520, C4<1>, C4<1>;
L_0x55a15e05ffb0 .functor NOT 1, L_0x55a15e0603f0, C4<0>, C4<0>, C4<0>;
v0x55a15dd36910_0 .net *"_s2", 0 0, L_0x55a15e05ffb0;  1 drivers
v0x55a15dd36a10_0 .net "a", 0 0, L_0x55a15e0603f0;  alias, 1 drivers
v0x55a15dd36ad0_0 .net "b", 0 0, L_0x55a15e060520;  alias, 1 drivers
v0x55a15dd36ba0_0 .net "borr", 0 0, L_0x55a15e05fef0;  alias, 1 drivers
v0x55a15dd36c60_0 .net "diff", 0 0, L_0x55a15e05fe30;  alias, 1 drivers
S_0x55a15dd36df0 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd36450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e060070 .functor XOR 1, L_0x55a15e05fe30, L_0x55a15e05fad0, C4<0>, C4<0>;
L_0x55a15e0601c0 .functor AND 1, L_0x55a15e060230, L_0x55a15e05fad0, C4<1>, C4<1>;
L_0x55a15e060230 .functor NOT 1, L_0x55a15e05fe30, C4<0>, C4<0>, C4<0>;
v0x55a15dd37050_0 .net *"_s2", 0 0, L_0x55a15e060230;  1 drivers
v0x55a15dd37130_0 .net "a", 0 0, L_0x55a15e05fe30;  alias, 1 drivers
v0x55a15dd37220_0 .net "b", 0 0, L_0x55a15e05fad0;  alias, 1 drivers
v0x55a15dd37320_0 .net "borr", 0 0, L_0x55a15e0601c0;  alias, 1 drivers
v0x55a15dd373c0_0 .net "diff", 0 0, L_0x55a15e060070;  alias, 1 drivers
S_0x55a15dd37b90 .scope module, "fs10" "FULL_SUB" 57 16, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e064830 .functor OR 1, L_0x55a15e064700, L_0x55a15e064480, C4<0>, C4<0>;
v0x55a15dd38c70_0 .net "a", 0 0, L_0x55a15e063bd0;  1 drivers
v0x55a15dd38d30_0 .net "b", 0 0, L_0x55a15e0649c0;  1 drivers
v0x55a15dd38e00_0 .net "bin", 0 0, L_0x55a15e064000;  alias, 1 drivers
v0x55a15dd38f00_0 .net "borr", 0 0, L_0x55a15e064830;  alias, 1 drivers
v0x55a15dd38fa0_0 .net "borr0", 0 0, L_0x55a15e064480;  1 drivers
v0x55a15dd39090_0 .net "borr1", 0 0, L_0x55a15e064700;  1 drivers
v0x55a15dd39160_0 .net "diff", 0 0, L_0x55a15e0645b0;  1 drivers
v0x55a15dd39230_0 .net "diff0", 0 0, L_0x55a15e064410;  1 drivers
S_0x55a15dd37e10 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd37b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e064410 .functor XOR 1, L_0x55a15e063bd0, L_0x55a15e0649c0, C4<0>, C4<0>;
L_0x55a15e064480 .functor AND 1, L_0x55a15e0644f0, L_0x55a15e0649c0, C4<1>, C4<1>;
L_0x55a15e0644f0 .functor NOT 1, L_0x55a15e063bd0, C4<0>, C4<0>, C4<0>;
v0x55a15dd38080_0 .net *"_s2", 0 0, L_0x55a15e0644f0;  1 drivers
v0x55a15dd38180_0 .net "a", 0 0, L_0x55a15e063bd0;  alias, 1 drivers
v0x55a15dd38240_0 .net "b", 0 0, L_0x55a15e0649c0;  alias, 1 drivers
v0x55a15dd38310_0 .net "borr", 0 0, L_0x55a15e064480;  alias, 1 drivers
v0x55a15dd383d0_0 .net "diff", 0 0, L_0x55a15e064410;  alias, 1 drivers
S_0x55a15dd38560 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd37b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e0645b0 .functor XOR 1, L_0x55a15e064410, L_0x55a15e064000, C4<0>, C4<0>;
L_0x55a15e064700 .functor AND 1, L_0x55a15e064770, L_0x55a15e064000, C4<1>, C4<1>;
L_0x55a15e064770 .functor NOT 1, L_0x55a15e064410, C4<0>, C4<0>, C4<0>;
v0x55a15dd387c0_0 .net *"_s2", 0 0, L_0x55a15e064770;  1 drivers
v0x55a15dd388a0_0 .net "a", 0 0, L_0x55a15e064410;  alias, 1 drivers
v0x55a15dd38990_0 .net "b", 0 0, L_0x55a15e064000;  alias, 1 drivers
v0x55a15dd38a60_0 .net "borr", 0 0, L_0x55a15e064700;  alias, 1 drivers
v0x55a15dd38b00_0 .net "diff", 0 0, L_0x55a15e0645b0;  alias, 1 drivers
S_0x55a15dd39320 .scope module, "fs11" "FULL_SUB" 57 17, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e064f60 .functor OR 1, L_0x55a15e064e30, L_0x55a15e064bb0, C4<0>, C4<0>;
v0x55a15dd3a3c0_0 .net "a", 0 0, L_0x55a15e065060;  1 drivers
v0x55a15dd3a480_0 .net "b", 0 0, L_0x55a15e065190;  1 drivers
v0x55a15dd3a550_0 .net "bin", 0 0, L_0x55a15e064830;  alias, 1 drivers
v0x55a15dd3a670_0 .net "borr", 0 0, L_0x55a15e064f60;  alias, 1 drivers
v0x55a15dd3a710_0 .net "borr0", 0 0, L_0x55a15e064bb0;  1 drivers
v0x55a15dd3a800_0 .net "borr1", 0 0, L_0x55a15e064e30;  1 drivers
v0x55a15dd3a8a0_0 .net "diff", 0 0, L_0x55a15e064ce0;  1 drivers
v0x55a15dd3a970_0 .net "diff0", 0 0, L_0x55a15e064360;  1 drivers
S_0x55a15dd39570 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd39320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e064360 .functor XOR 1, L_0x55a15e065060, L_0x55a15e065190, C4<0>, C4<0>;
L_0x55a15e064bb0 .functor AND 1, L_0x55a15e064c20, L_0x55a15e065190, C4<1>, C4<1>;
L_0x55a15e064c20 .functor NOT 1, L_0x55a15e065060, C4<0>, C4<0>, C4<0>;
v0x55a15dd397e0_0 .net *"_s2", 0 0, L_0x55a15e064c20;  1 drivers
v0x55a15dd398e0_0 .net "a", 0 0, L_0x55a15e065060;  alias, 1 drivers
v0x55a15dd399a0_0 .net "b", 0 0, L_0x55a15e065190;  alias, 1 drivers
v0x55a15dd39a70_0 .net "borr", 0 0, L_0x55a15e064bb0;  alias, 1 drivers
v0x55a15dd39b30_0 .net "diff", 0 0, L_0x55a15e064360;  alias, 1 drivers
S_0x55a15dd39cc0 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd39320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e064ce0 .functor XOR 1, L_0x55a15e064360, L_0x55a15e064830, C4<0>, C4<0>;
L_0x55a15e064e30 .functor AND 1, L_0x55a15e064ea0, L_0x55a15e064830, C4<1>, C4<1>;
L_0x55a15e064ea0 .functor NOT 1, L_0x55a15e064360, C4<0>, C4<0>, C4<0>;
v0x55a15dd39f20_0 .net *"_s2", 0 0, L_0x55a15e064ea0;  1 drivers
v0x55a15dd3a000_0 .net "a", 0 0, L_0x55a15e064360;  alias, 1 drivers
v0x55a15dd3a0f0_0 .net "b", 0 0, L_0x55a15e064830;  alias, 1 drivers
v0x55a15dd3a1f0_0 .net "borr", 0 0, L_0x55a15e064e30;  alias, 1 drivers
v0x55a15dd3a290_0 .net "diff", 0 0, L_0x55a15e064ce0;  alias, 1 drivers
S_0x55a15dd3aa60 .scope module, "fs12" "FULL_SUB" 57 18, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e0656f0 .functor OR 1, L_0x55a15e0655c0, L_0x55a15e065390, C4<0>, C4<0>;
v0x55a15dd3bb40_0 .net "a", 0 0, L_0x55a15e0657f0;  1 drivers
v0x55a15dd3bc00_0 .net "b", 0 0, L_0x55a15e065920;  1 drivers
v0x55a15dd3bcd0_0 .net "bin", 0 0, L_0x55a15e064f60;  alias, 1 drivers
v0x55a15dd3bdf0_0 .net "borr", 0 0, L_0x55a15e0656f0;  alias, 1 drivers
v0x55a15dd3be90_0 .net "borr0", 0 0, L_0x55a15e065390;  1 drivers
v0x55a15dd3bf80_0 .net "borr1", 0 0, L_0x55a15e0655c0;  1 drivers
v0x55a15dd3c020_0 .net "diff", 0 0, L_0x55a15e065470;  1 drivers
v0x55a15dd3c0f0_0 .net "diff0", 0 0, L_0x55a15e064af0;  1 drivers
S_0x55a15dd3ad00 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd3aa60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e064af0 .functor XOR 1, L_0x55a15e0657f0, L_0x55a15e065920, C4<0>, C4<0>;
L_0x55a15e065390 .functor AND 1, L_0x55a15e065400, L_0x55a15e065920, C4<1>, C4<1>;
L_0x55a15e065400 .functor NOT 1, L_0x55a15e0657f0, C4<0>, C4<0>, C4<0>;
v0x55a15dd3af60_0 .net *"_s2", 0 0, L_0x55a15e065400;  1 drivers
v0x55a15dd3b060_0 .net "a", 0 0, L_0x55a15e0657f0;  alias, 1 drivers
v0x55a15dd3b120_0 .net "b", 0 0, L_0x55a15e065920;  alias, 1 drivers
v0x55a15dd3b1f0_0 .net "borr", 0 0, L_0x55a15e065390;  alias, 1 drivers
v0x55a15dd3b2b0_0 .net "diff", 0 0, L_0x55a15e064af0;  alias, 1 drivers
S_0x55a15dd3b440 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd3aa60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e065470 .functor XOR 1, L_0x55a15e064af0, L_0x55a15e064f60, C4<0>, C4<0>;
L_0x55a15e0655c0 .functor AND 1, L_0x55a15e065630, L_0x55a15e064f60, C4<1>, C4<1>;
L_0x55a15e065630 .functor NOT 1, L_0x55a15e064af0, C4<0>, C4<0>, C4<0>;
v0x55a15dd3b6a0_0 .net *"_s2", 0 0, L_0x55a15e065630;  1 drivers
v0x55a15dd3b780_0 .net "a", 0 0, L_0x55a15e064af0;  alias, 1 drivers
v0x55a15dd3b870_0 .net "b", 0 0, L_0x55a15e064f60;  alias, 1 drivers
v0x55a15dd3b970_0 .net "borr", 0 0, L_0x55a15e0655c0;  alias, 1 drivers
v0x55a15dd3ba10_0 .net "diff", 0 0, L_0x55a15e065470;  alias, 1 drivers
S_0x55a15dd3c1e0 .scope module, "fs13" "FULL_SUB" 57 19, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e065e90 .functor OR 1, L_0x55a15e065d60, L_0x55a15e065b30, C4<0>, C4<0>;
v0x55a15dd3d2a0_0 .net "a", 0 0, L_0x55a15e065f90;  1 drivers
v0x55a15dd3d360_0 .net "b", 0 0, L_0x55a15e0660c0;  1 drivers
v0x55a15dd3d430_0 .net "bin", 0 0, L_0x55a15e0656f0;  alias, 1 drivers
v0x55a15dd3d550_0 .net "borr", 0 0, L_0x55a15e065e90;  alias, 1 drivers
v0x55a15dd3d5f0_0 .net "borr0", 0 0, L_0x55a15e065b30;  1 drivers
v0x55a15dd3d6e0_0 .net "borr1", 0 0, L_0x55a15e065d60;  1 drivers
v0x55a15dd3d780_0 .net "diff", 0 0, L_0x55a15e065c10;  1 drivers
v0x55a15dd3d850_0 .net "diff0", 0 0, L_0x55a15e0652c0;  1 drivers
S_0x55a15dd3c430 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd3c1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e0652c0 .functor XOR 1, L_0x55a15e065f90, L_0x55a15e0660c0, C4<0>, C4<0>;
L_0x55a15e065b30 .functor AND 1, L_0x55a15e065ba0, L_0x55a15e0660c0, C4<1>, C4<1>;
L_0x55a15e065ba0 .functor NOT 1, L_0x55a15e065f90, C4<0>, C4<0>, C4<0>;
v0x55a15dd3c6c0_0 .net *"_s2", 0 0, L_0x55a15e065ba0;  1 drivers
v0x55a15dd3c7c0_0 .net "a", 0 0, L_0x55a15e065f90;  alias, 1 drivers
v0x55a15dd3c880_0 .net "b", 0 0, L_0x55a15e0660c0;  alias, 1 drivers
v0x55a15dd3c950_0 .net "borr", 0 0, L_0x55a15e065b30;  alias, 1 drivers
v0x55a15dd3ca10_0 .net "diff", 0 0, L_0x55a15e0652c0;  alias, 1 drivers
S_0x55a15dd3cba0 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd3c1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e065c10 .functor XOR 1, L_0x55a15e0652c0, L_0x55a15e0656f0, C4<0>, C4<0>;
L_0x55a15e065d60 .functor AND 1, L_0x55a15e065dd0, L_0x55a15e0656f0, C4<1>, C4<1>;
L_0x55a15e065dd0 .functor NOT 1, L_0x55a15e0652c0, C4<0>, C4<0>, C4<0>;
v0x55a15dd3ce00_0 .net *"_s2", 0 0, L_0x55a15e065dd0;  1 drivers
v0x55a15dd3cee0_0 .net "a", 0 0, L_0x55a15e0652c0;  alias, 1 drivers
v0x55a15dd3cfd0_0 .net "b", 0 0, L_0x55a15e0656f0;  alias, 1 drivers
v0x55a15dd3d0d0_0 .net "borr", 0 0, L_0x55a15e065d60;  alias, 1 drivers
v0x55a15dd3d170_0 .net "diff", 0 0, L_0x55a15e065c10;  alias, 1 drivers
S_0x55a15dd3d940 .scope module, "fs14" "FULL_SUB" 57 20, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e066620 .functor OR 1, L_0x55a15e0664f0, L_0x55a15e065ac0, C4<0>, C4<0>;
v0x55a15dd3ea00_0 .net "a", 0 0, L_0x55a15e066720;  1 drivers
v0x55a15dd3eac0_0 .net "b", 0 0, L_0x55a15e066850;  1 drivers
v0x55a15dd3eb90_0 .net "bin", 0 0, L_0x55a15e065e90;  alias, 1 drivers
v0x55a15dd3ecb0_0 .net "borr", 0 0, L_0x55a15e066620;  alias, 1 drivers
v0x55a15dd3ed50_0 .net "borr0", 0 0, L_0x55a15e065ac0;  1 drivers
v0x55a15dd3ee40_0 .net "borr1", 0 0, L_0x55a15e0664f0;  1 drivers
v0x55a15dd3eee0_0 .net "diff", 0 0, L_0x55a15e0663a0;  1 drivers
v0x55a15dd3efb0_0 .net "diff0", 0 0, L_0x55a15e065a50;  1 drivers
S_0x55a15dd3db90 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd3d940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e065a50 .functor XOR 1, L_0x55a15e066720, L_0x55a15e066850, C4<0>, C4<0>;
L_0x55a15e065ac0 .functor AND 1, L_0x55a15e0662e0, L_0x55a15e066850, C4<1>, C4<1>;
L_0x55a15e0662e0 .functor NOT 1, L_0x55a15e066720, C4<0>, C4<0>, C4<0>;
v0x55a15dd3de20_0 .net *"_s2", 0 0, L_0x55a15e0662e0;  1 drivers
v0x55a15dd3df20_0 .net "a", 0 0, L_0x55a15e066720;  alias, 1 drivers
v0x55a15dd3dfe0_0 .net "b", 0 0, L_0x55a15e066850;  alias, 1 drivers
v0x55a15dd3e0b0_0 .net "borr", 0 0, L_0x55a15e065ac0;  alias, 1 drivers
v0x55a15dd3e170_0 .net "diff", 0 0, L_0x55a15e065a50;  alias, 1 drivers
S_0x55a15dd3e300 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd3d940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e0663a0 .functor XOR 1, L_0x55a15e065a50, L_0x55a15e065e90, C4<0>, C4<0>;
L_0x55a15e0664f0 .functor AND 1, L_0x55a15e066560, L_0x55a15e065e90, C4<1>, C4<1>;
L_0x55a15e066560 .functor NOT 1, L_0x55a15e065a50, C4<0>, C4<0>, C4<0>;
v0x55a15dd3e560_0 .net *"_s2", 0 0, L_0x55a15e066560;  1 drivers
v0x55a15dd3e640_0 .net "a", 0 0, L_0x55a15e065a50;  alias, 1 drivers
v0x55a15dd3e730_0 .net "b", 0 0, L_0x55a15e065e90;  alias, 1 drivers
v0x55a15dd3e830_0 .net "borr", 0 0, L_0x55a15e0664f0;  alias, 1 drivers
v0x55a15dd3e8d0_0 .net "diff", 0 0, L_0x55a15e0663a0;  alias, 1 drivers
S_0x55a15dd3f0a0 .scope module, "fs15" "FULL_SUB" 57 21, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e066fd0 .functor OR 1, L_0x55a15e066ea0, L_0x55a15e066260, C4<0>, C4<0>;
v0x55a15dd40160_0 .net "a", 0 0, L_0x55a15e0670d0;  1 drivers
v0x55a15dd40220_0 .net "b", 0 0, L_0x55a15e067200;  1 drivers
v0x55a15dd402f0_0 .net "bin", 0 0, L_0x55a15e066620;  alias, 1 drivers
v0x55a15dd40410_0 .net "borr", 0 0, L_0x55a15e066fd0;  alias, 1 drivers
v0x55a15dd404b0_0 .net "borr0", 0 0, L_0x55a15e066260;  1 drivers
v0x55a15dd405a0_0 .net "borr1", 0 0, L_0x55a15e066ea0;  1 drivers
v0x55a15dd40640_0 .net "diff", 0 0, L_0x55a15e066d50;  1 drivers
v0x55a15dd40710_0 .net "diff0", 0 0, L_0x55a15e0661f0;  1 drivers
S_0x55a15dd3f2f0 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd3f0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e0661f0 .functor XOR 1, L_0x55a15e0670d0, L_0x55a15e067200, C4<0>, C4<0>;
L_0x55a15e066260 .functor AND 1, L_0x55a15e066c90, L_0x55a15e067200, C4<1>, C4<1>;
L_0x55a15e066c90 .functor NOT 1, L_0x55a15e0670d0, C4<0>, C4<0>, C4<0>;
v0x55a15dd3f580_0 .net *"_s2", 0 0, L_0x55a15e066c90;  1 drivers
v0x55a15dd3f680_0 .net "a", 0 0, L_0x55a15e0670d0;  alias, 1 drivers
v0x55a15dd3f740_0 .net "b", 0 0, L_0x55a15e067200;  alias, 1 drivers
v0x55a15dd3f810_0 .net "borr", 0 0, L_0x55a15e066260;  alias, 1 drivers
v0x55a15dd3f8d0_0 .net "diff", 0 0, L_0x55a15e0661f0;  alias, 1 drivers
S_0x55a15dd3fa60 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd3f0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e066d50 .functor XOR 1, L_0x55a15e0661f0, L_0x55a15e066620, C4<0>, C4<0>;
L_0x55a15e066ea0 .functor AND 1, L_0x55a15e066f10, L_0x55a15e066620, C4<1>, C4<1>;
L_0x55a15e066f10 .functor NOT 1, L_0x55a15e0661f0, C4<0>, C4<0>, C4<0>;
v0x55a15dd3fcc0_0 .net *"_s2", 0 0, L_0x55a15e066f10;  1 drivers
v0x55a15dd3fda0_0 .net "a", 0 0, L_0x55a15e0661f0;  alias, 1 drivers
v0x55a15dd3fe90_0 .net "b", 0 0, L_0x55a15e066620;  alias, 1 drivers
v0x55a15dd3ff90_0 .net "borr", 0 0, L_0x55a15e066ea0;  alias, 1 drivers
v0x55a15dd40030_0 .net "diff", 0 0, L_0x55a15e066d50;  alias, 1 drivers
S_0x55a15dd40800 .scope module, "fs16" "FULL_SUB" 57 23, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e067780 .functor OR 1, L_0x55a15e067650, L_0x55a15e066c00, C4<0>, C4<0>;
v0x55a15dd41900_0 .net "a", 0 0, L_0x55a15e067880;  1 drivers
v0x55a15dd419c0_0 .net "b", 0 0, L_0x55a15e0679b0;  1 drivers
v0x55a15dd41a90_0 .net "bin", 0 0, L_0x55a15e066fd0;  alias, 1 drivers
v0x55a15dd41bb0_0 .net "borr", 0 0, L_0x55a15e067780;  alias, 1 drivers
v0x55a15dd41c50_0 .net "borr0", 0 0, L_0x55a15e066c00;  1 drivers
v0x55a15dd41d40_0 .net "borr1", 0 0, L_0x55a15e067650;  1 drivers
v0x55a15dd41de0_0 .net "diff", 0 0, L_0x55a15e067500;  1 drivers
v0x55a15dd41eb0_0 .net "diff0", 0 0, L_0x55a15e066b90;  1 drivers
S_0x55a15dd40ae0 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd40800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e066b90 .functor XOR 1, L_0x55a15e067880, L_0x55a15e0679b0, C4<0>, C4<0>;
L_0x55a15e066c00 .functor AND 1, L_0x55a15e067440, L_0x55a15e0679b0, C4<1>, C4<1>;
L_0x55a15e067440 .functor NOT 1, L_0x55a15e067880, C4<0>, C4<0>, C4<0>;
v0x55a15dd40d20_0 .net *"_s2", 0 0, L_0x55a15e067440;  1 drivers
v0x55a15dd40e20_0 .net "a", 0 0, L_0x55a15e067880;  alias, 1 drivers
v0x55a15dd40ee0_0 .net "b", 0 0, L_0x55a15e0679b0;  alias, 1 drivers
v0x55a15dd40fb0_0 .net "borr", 0 0, L_0x55a15e066c00;  alias, 1 drivers
v0x55a15dd41070_0 .net "diff", 0 0, L_0x55a15e066b90;  alias, 1 drivers
S_0x55a15dd41200 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd40800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e067500 .functor XOR 1, L_0x55a15e066b90, L_0x55a15e066fd0, C4<0>, C4<0>;
L_0x55a15e067650 .functor AND 1, L_0x55a15e0676c0, L_0x55a15e066fd0, C4<1>, C4<1>;
L_0x55a15e0676c0 .functor NOT 1, L_0x55a15e066b90, C4<0>, C4<0>, C4<0>;
v0x55a15dd41460_0 .net *"_s2", 0 0, L_0x55a15e0676c0;  1 drivers
v0x55a15dd41540_0 .net "a", 0 0, L_0x55a15e066b90;  alias, 1 drivers
v0x55a15dd41630_0 .net "b", 0 0, L_0x55a15e066fd0;  alias, 1 drivers
v0x55a15dd41730_0 .net "borr", 0 0, L_0x55a15e067650;  alias, 1 drivers
v0x55a15dd417d0_0 .net "diff", 0 0, L_0x55a15e067500;  alias, 1 drivers
S_0x55a15dd41fa0 .scope module, "fs17" "FULL_SUB" 57 24, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e068020 .functor OR 1, L_0x55a15e067ef0, L_0x55a15e067c70, C4<0>, C4<0>;
v0x55a15dd43060_0 .net "a", 0 0, L_0x55a15e068120;  1 drivers
v0x55a15dd43120_0 .net "b", 0 0, L_0x55a15e068250;  1 drivers
v0x55a15dd431f0_0 .net "bin", 0 0, L_0x55a15e067780;  alias, 1 drivers
v0x55a15dd43310_0 .net "borr", 0 0, L_0x55a15e068020;  alias, 1 drivers
v0x55a15dd433b0_0 .net "borr0", 0 0, L_0x55a15e067c70;  1 drivers
v0x55a15dd434a0_0 .net "borr1", 0 0, L_0x55a15e067ef0;  1 drivers
v0x55a15dd43540_0 .net "diff", 0 0, L_0x55a15e067da0;  1 drivers
v0x55a15dd43610_0 .net "diff0", 0 0, L_0x55a15e067c00;  1 drivers
S_0x55a15dd421f0 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd41fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e067c00 .functor XOR 1, L_0x55a15e068120, L_0x55a15e068250, C4<0>, C4<0>;
L_0x55a15e067c70 .functor AND 1, L_0x55a15e067ce0, L_0x55a15e068250, C4<1>, C4<1>;
L_0x55a15e067ce0 .functor NOT 1, L_0x55a15e068120, C4<0>, C4<0>, C4<0>;
v0x55a15dd42480_0 .net *"_s2", 0 0, L_0x55a15e067ce0;  1 drivers
v0x55a15dd42580_0 .net "a", 0 0, L_0x55a15e068120;  alias, 1 drivers
v0x55a15dd42640_0 .net "b", 0 0, L_0x55a15e068250;  alias, 1 drivers
v0x55a15dd42710_0 .net "borr", 0 0, L_0x55a15e067c70;  alias, 1 drivers
v0x55a15dd427d0_0 .net "diff", 0 0, L_0x55a15e067c00;  alias, 1 drivers
S_0x55a15dd42960 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd41fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e067da0 .functor XOR 1, L_0x55a15e067c00, L_0x55a15e067780, C4<0>, C4<0>;
L_0x55a15e067ef0 .functor AND 1, L_0x55a15e067f60, L_0x55a15e067780, C4<1>, C4<1>;
L_0x55a15e067f60 .functor NOT 1, L_0x55a15e067c00, C4<0>, C4<0>, C4<0>;
v0x55a15dd42bc0_0 .net *"_s2", 0 0, L_0x55a15e067f60;  1 drivers
v0x55a15dd42ca0_0 .net "a", 0 0, L_0x55a15e067c00;  alias, 1 drivers
v0x55a15dd42d90_0 .net "b", 0 0, L_0x55a15e067780;  alias, 1 drivers
v0x55a15dd42e90_0 .net "borr", 0 0, L_0x55a15e067ef0;  alias, 1 drivers
v0x55a15dd42f30_0 .net "diff", 0 0, L_0x55a15e067da0;  alias, 1 drivers
S_0x55a15dd43700 .scope module, "fs18" "FULL_SUB" 57 25, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e0687f0 .functor OR 1, L_0x55a15e0686c0, L_0x55a15e067b50, C4<0>, C4<0>;
v0x55a15dd447c0_0 .net "a", 0 0, L_0x55a15e0688f0;  1 drivers
v0x55a15dd44880_0 .net "b", 0 0, L_0x55a15e068a20;  1 drivers
v0x55a15dd44950_0 .net "bin", 0 0, L_0x55a15e068020;  alias, 1 drivers
v0x55a15dd44a70_0 .net "borr", 0 0, L_0x55a15e0687f0;  alias, 1 drivers
v0x55a15dd44b10_0 .net "borr0", 0 0, L_0x55a15e067b50;  1 drivers
v0x55a15dd44c00_0 .net "borr1", 0 0, L_0x55a15e0686c0;  1 drivers
v0x55a15dd44ca0_0 .net "diff", 0 0, L_0x55a15e068570;  1 drivers
v0x55a15dd44d70_0 .net "diff0", 0 0, L_0x55a15e067ae0;  1 drivers
S_0x55a15dd43950 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd43700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e067ae0 .functor XOR 1, L_0x55a15e0688f0, L_0x55a15e068a20, C4<0>, C4<0>;
L_0x55a15e067b50 .functor AND 1, L_0x55a15e0684b0, L_0x55a15e068a20, C4<1>, C4<1>;
L_0x55a15e0684b0 .functor NOT 1, L_0x55a15e0688f0, C4<0>, C4<0>, C4<0>;
v0x55a15dd43be0_0 .net *"_s2", 0 0, L_0x55a15e0684b0;  1 drivers
v0x55a15dd43ce0_0 .net "a", 0 0, L_0x55a15e0688f0;  alias, 1 drivers
v0x55a15dd43da0_0 .net "b", 0 0, L_0x55a15e068a20;  alias, 1 drivers
v0x55a15dd43e70_0 .net "borr", 0 0, L_0x55a15e067b50;  alias, 1 drivers
v0x55a15dd43f30_0 .net "diff", 0 0, L_0x55a15e067ae0;  alias, 1 drivers
S_0x55a15dd440c0 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd43700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e068570 .functor XOR 1, L_0x55a15e067ae0, L_0x55a15e068020, C4<0>, C4<0>;
L_0x55a15e0686c0 .functor AND 1, L_0x55a15e068730, L_0x55a15e068020, C4<1>, C4<1>;
L_0x55a15e068730 .functor NOT 1, L_0x55a15e067ae0, C4<0>, C4<0>, C4<0>;
v0x55a15dd44320_0 .net *"_s2", 0 0, L_0x55a15e068730;  1 drivers
v0x55a15dd44400_0 .net "a", 0 0, L_0x55a15e067ae0;  alias, 1 drivers
v0x55a15dd444f0_0 .net "b", 0 0, L_0x55a15e068020;  alias, 1 drivers
v0x55a15dd445f0_0 .net "borr", 0 0, L_0x55a15e0686c0;  alias, 1 drivers
v0x55a15dd44690_0 .net "diff", 0 0, L_0x55a15e068570;  alias, 1 drivers
S_0x55a15dd44e60 .scope module, "fs19" "FULL_SUB" 57 26, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e068f80 .functor OR 1, L_0x55a15e068e50, L_0x55a15e0683f0, C4<0>, C4<0>;
v0x55a15dd45f20_0 .net "a", 0 0, L_0x55a15e069080;  1 drivers
v0x55a15dd45fe0_0 .net "b", 0 0, L_0x55a15e0691b0;  1 drivers
v0x55a15dd460b0_0 .net "bin", 0 0, L_0x55a15e0687f0;  alias, 1 drivers
v0x55a15dd461d0_0 .net "borr", 0 0, L_0x55a15e068f80;  alias, 1 drivers
v0x55a15dd46270_0 .net "borr0", 0 0, L_0x55a15e0683f0;  1 drivers
v0x55a15dd46360_0 .net "borr1", 0 0, L_0x55a15e068e50;  1 drivers
v0x55a15dd46400_0 .net "diff", 0 0, L_0x55a15e068d00;  1 drivers
v0x55a15dd464d0_0 .net "diff0", 0 0, L_0x55a15e068380;  1 drivers
S_0x55a15dd450b0 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd44e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e068380 .functor XOR 1, L_0x55a15e069080, L_0x55a15e0691b0, C4<0>, C4<0>;
L_0x55a15e0683f0 .functor AND 1, L_0x55a15e068c90, L_0x55a15e0691b0, C4<1>, C4<1>;
L_0x55a15e068c90 .functor NOT 1, L_0x55a15e069080, C4<0>, C4<0>, C4<0>;
v0x55a15dd45340_0 .net *"_s2", 0 0, L_0x55a15e068c90;  1 drivers
v0x55a15dd45440_0 .net "a", 0 0, L_0x55a15e069080;  alias, 1 drivers
v0x55a15dd45500_0 .net "b", 0 0, L_0x55a15e0691b0;  alias, 1 drivers
v0x55a15dd455d0_0 .net "borr", 0 0, L_0x55a15e0683f0;  alias, 1 drivers
v0x55a15dd45690_0 .net "diff", 0 0, L_0x55a15e068380;  alias, 1 drivers
S_0x55a15dd45820 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd44e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e068d00 .functor XOR 1, L_0x55a15e068380, L_0x55a15e0687f0, C4<0>, C4<0>;
L_0x55a15e068e50 .functor AND 1, L_0x55a15e068ec0, L_0x55a15e0687f0, C4<1>, C4<1>;
L_0x55a15e068ec0 .functor NOT 1, L_0x55a15e068380, C4<0>, C4<0>, C4<0>;
v0x55a15dd45a80_0 .net *"_s2", 0 0, L_0x55a15e068ec0;  1 drivers
v0x55a15dd45b60_0 .net "a", 0 0, L_0x55a15e068380;  alias, 1 drivers
v0x55a15dd45c50_0 .net "b", 0 0, L_0x55a15e0687f0;  alias, 1 drivers
v0x55a15dd45d50_0 .net "borr", 0 0, L_0x55a15e068e50;  alias, 1 drivers
v0x55a15dd45df0_0 .net "diff", 0 0, L_0x55a15e068d00;  alias, 1 drivers
S_0x55a15dd465c0 .scope module, "fs2" "FULL_SUB" 57 8, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e060a70 .functor OR 1, L_0x55a15e060940, L_0x55a15e0606c0, C4<0>, C4<0>;
v0x55a15dd47680_0 .net "a", 0 0, L_0x55a15e060b70;  1 drivers
v0x55a15dd47740_0 .net "b", 0 0, L_0x55a15e060d30;  1 drivers
v0x55a15dd47810_0 .net "bin", 0 0, L_0x55a15e0602f0;  alias, 1 drivers
v0x55a15dd47930_0 .net "borr", 0 0, L_0x55a15e060a70;  alias, 1 drivers
v0x55a15dd479d0_0 .net "borr0", 0 0, L_0x55a15e0606c0;  1 drivers
v0x55a15dd47ac0_0 .net "borr1", 0 0, L_0x55a15e060940;  1 drivers
v0x55a15dd47b60_0 .net "diff", 0 0, L_0x55a15e0607f0;  1 drivers
v0x55a15dd47c30_0 .net "diff0", 0 0, L_0x55a15e060650;  1 drivers
S_0x55a15dd46810 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd465c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e060650 .functor XOR 1, L_0x55a15e060b70, L_0x55a15e060d30, C4<0>, C4<0>;
L_0x55a15e0606c0 .functor AND 1, L_0x55a15e060730, L_0x55a15e060d30, C4<1>, C4<1>;
L_0x55a15e060730 .functor NOT 1, L_0x55a15e060b70, C4<0>, C4<0>, C4<0>;
v0x55a15dd46aa0_0 .net *"_s2", 0 0, L_0x55a15e060730;  1 drivers
v0x55a15dd46ba0_0 .net "a", 0 0, L_0x55a15e060b70;  alias, 1 drivers
v0x55a15dd46c60_0 .net "b", 0 0, L_0x55a15e060d30;  alias, 1 drivers
v0x55a15dd46d30_0 .net "borr", 0 0, L_0x55a15e0606c0;  alias, 1 drivers
v0x55a15dd46df0_0 .net "diff", 0 0, L_0x55a15e060650;  alias, 1 drivers
S_0x55a15dd46f80 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd465c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e0607f0 .functor XOR 1, L_0x55a15e060650, L_0x55a15e0602f0, C4<0>, C4<0>;
L_0x55a15e060940 .functor AND 1, L_0x55a15e0609b0, L_0x55a15e0602f0, C4<1>, C4<1>;
L_0x55a15e0609b0 .functor NOT 1, L_0x55a15e060650, C4<0>, C4<0>, C4<0>;
v0x55a15dd471e0_0 .net *"_s2", 0 0, L_0x55a15e0609b0;  1 drivers
v0x55a15dd472c0_0 .net "a", 0 0, L_0x55a15e060650;  alias, 1 drivers
v0x55a15dd473b0_0 .net "b", 0 0, L_0x55a15e0602f0;  alias, 1 drivers
v0x55a15dd474b0_0 .net "borr", 0 0, L_0x55a15e060940;  alias, 1 drivers
v0x55a15dd47550_0 .net "diff", 0 0, L_0x55a15e0607f0;  alias, 1 drivers
S_0x55a15dd47d20 .scope module, "fs20" "FULL_SUB" 57 27, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e069720 .functor OR 1, L_0x55a15e0695f0, L_0x55a15e068bc0, C4<0>, C4<0>;
v0x55a15dd48de0_0 .net "a", 0 0, L_0x55a15e069820;  1 drivers
v0x55a15dd48ea0_0 .net "b", 0 0, L_0x55a15e069950;  1 drivers
v0x55a15dd48f70_0 .net "bin", 0 0, L_0x55a15e068f80;  alias, 1 drivers
v0x55a15dd49090_0 .net "borr", 0 0, L_0x55a15e069720;  alias, 1 drivers
v0x55a15dd49130_0 .net "borr0", 0 0, L_0x55a15e068bc0;  1 drivers
v0x55a15dd49220_0 .net "borr1", 0 0, L_0x55a15e0695f0;  1 drivers
v0x55a15dd492c0_0 .net "diff", 0 0, L_0x55a15e0694a0;  1 drivers
v0x55a15dd49390_0 .net "diff0", 0 0, L_0x55a15e068b50;  1 drivers
S_0x55a15dd47f70 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd47d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e068b50 .functor XOR 1, L_0x55a15e069820, L_0x55a15e069950, C4<0>, C4<0>;
L_0x55a15e068bc0 .functor AND 1, L_0x55a15e069430, L_0x55a15e069950, C4<1>, C4<1>;
L_0x55a15e069430 .functor NOT 1, L_0x55a15e069820, C4<0>, C4<0>, C4<0>;
v0x55a15dd48200_0 .net *"_s2", 0 0, L_0x55a15e069430;  1 drivers
v0x55a15dd48300_0 .net "a", 0 0, L_0x55a15e069820;  alias, 1 drivers
v0x55a15dd483c0_0 .net "b", 0 0, L_0x55a15e069950;  alias, 1 drivers
v0x55a15dd48490_0 .net "borr", 0 0, L_0x55a15e068bc0;  alias, 1 drivers
v0x55a15dd48550_0 .net "diff", 0 0, L_0x55a15e068b50;  alias, 1 drivers
S_0x55a15dd486e0 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd47d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e0694a0 .functor XOR 1, L_0x55a15e068b50, L_0x55a15e068f80, C4<0>, C4<0>;
L_0x55a15e0695f0 .functor AND 1, L_0x55a15e069660, L_0x55a15e068f80, C4<1>, C4<1>;
L_0x55a15e069660 .functor NOT 1, L_0x55a15e068b50, C4<0>, C4<0>, C4<0>;
v0x55a15dd48940_0 .net *"_s2", 0 0, L_0x55a15e069660;  1 drivers
v0x55a15dd48a20_0 .net "a", 0 0, L_0x55a15e068b50;  alias, 1 drivers
v0x55a15dd48b10_0 .net "b", 0 0, L_0x55a15e068f80;  alias, 1 drivers
v0x55a15dd48c10_0 .net "borr", 0 0, L_0x55a15e0695f0;  alias, 1 drivers
v0x55a15dd48cb0_0 .net "diff", 0 0, L_0x55a15e0694a0;  alias, 1 drivers
S_0x55a15dd49480 .scope module, "fs21" "FULL_SUB" 57 28, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e069eb0 .functor OR 1, L_0x55a15e069d80, L_0x55a15e069350, C4<0>, C4<0>;
v0x55a15dd4a540_0 .net "a", 0 0, L_0x55a15e069fb0;  1 drivers
v0x55a15dd4a600_0 .net "b", 0 0, L_0x55a15e06a0e0;  1 drivers
v0x55a15dd4a6d0_0 .net "bin", 0 0, L_0x55a15e069720;  alias, 1 drivers
v0x55a15dd4a7f0_0 .net "borr", 0 0, L_0x55a15e069eb0;  alias, 1 drivers
v0x55a15dd4a890_0 .net "borr0", 0 0, L_0x55a15e069350;  1 drivers
v0x55a15dd4a980_0 .net "borr1", 0 0, L_0x55a15e069d80;  1 drivers
v0x55a15dd4aa20_0 .net "diff", 0 0, L_0x55a15e069c30;  1 drivers
v0x55a15dd4aaf0_0 .net "diff0", 0 0, L_0x55a15e0692e0;  1 drivers
S_0x55a15dd496d0 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd49480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e0692e0 .functor XOR 1, L_0x55a15e069fb0, L_0x55a15e06a0e0, C4<0>, C4<0>;
L_0x55a15e069350 .functor AND 1, L_0x55a15e0693c0, L_0x55a15e06a0e0, C4<1>, C4<1>;
L_0x55a15e0693c0 .functor NOT 1, L_0x55a15e069fb0, C4<0>, C4<0>, C4<0>;
v0x55a15dd49960_0 .net *"_s2", 0 0, L_0x55a15e0693c0;  1 drivers
v0x55a15dd49a60_0 .net "a", 0 0, L_0x55a15e069fb0;  alias, 1 drivers
v0x55a15dd49b20_0 .net "b", 0 0, L_0x55a15e06a0e0;  alias, 1 drivers
v0x55a15dd49bf0_0 .net "borr", 0 0, L_0x55a15e069350;  alias, 1 drivers
v0x55a15dd49cb0_0 .net "diff", 0 0, L_0x55a15e0692e0;  alias, 1 drivers
S_0x55a15dd49e40 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd49480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e069c30 .functor XOR 1, L_0x55a15e0692e0, L_0x55a15e069720, C4<0>, C4<0>;
L_0x55a15e069d80 .functor AND 1, L_0x55a15e069df0, L_0x55a15e069720, C4<1>, C4<1>;
L_0x55a15e069df0 .functor NOT 1, L_0x55a15e0692e0, C4<0>, C4<0>, C4<0>;
v0x55a15dd4a0a0_0 .net *"_s2", 0 0, L_0x55a15e069df0;  1 drivers
v0x55a15dd4a180_0 .net "a", 0 0, L_0x55a15e0692e0;  alias, 1 drivers
v0x55a15dd4a270_0 .net "b", 0 0, L_0x55a15e069720;  alias, 1 drivers
v0x55a15dd4a370_0 .net "borr", 0 0, L_0x55a15e069d80;  alias, 1 drivers
v0x55a15dd4a410_0 .net "diff", 0 0, L_0x55a15e069c30;  alias, 1 drivers
S_0x55a15dd4abe0 .scope module, "fs22" "FULL_SUB" 57 29, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e06a650 .functor OR 1, L_0x55a15e06a520, L_0x55a15e069af0, C4<0>, C4<0>;
v0x55a15dd4bca0_0 .net "a", 0 0, L_0x55a15e06a750;  1 drivers
v0x55a15dd4bd60_0 .net "b", 0 0, L_0x55a15e06a880;  1 drivers
v0x55a15dd4be30_0 .net "bin", 0 0, L_0x55a15e069eb0;  alias, 1 drivers
v0x55a15dd4bf50_0 .net "borr", 0 0, L_0x55a15e06a650;  alias, 1 drivers
v0x55a15dd4bff0_0 .net "borr0", 0 0, L_0x55a15e069af0;  1 drivers
v0x55a15dd4c0e0_0 .net "borr1", 0 0, L_0x55a15e06a520;  1 drivers
v0x55a15dd4c180_0 .net "diff", 0 0, L_0x55a15e06a3d0;  1 drivers
v0x55a15dd4c250_0 .net "diff0", 0 0, L_0x55a15e069a80;  1 drivers
S_0x55a15dd4ae30 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd4abe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e069a80 .functor XOR 1, L_0x55a15e06a750, L_0x55a15e06a880, C4<0>, C4<0>;
L_0x55a15e069af0 .functor AND 1, L_0x55a15e069b60, L_0x55a15e06a880, C4<1>, C4<1>;
L_0x55a15e069b60 .functor NOT 1, L_0x55a15e06a750, C4<0>, C4<0>, C4<0>;
v0x55a15dd4b0c0_0 .net *"_s2", 0 0, L_0x55a15e069b60;  1 drivers
v0x55a15dd4b1c0_0 .net "a", 0 0, L_0x55a15e06a750;  alias, 1 drivers
v0x55a15dd4b280_0 .net "b", 0 0, L_0x55a15e06a880;  alias, 1 drivers
v0x55a15dd4b350_0 .net "borr", 0 0, L_0x55a15e069af0;  alias, 1 drivers
v0x55a15dd4b410_0 .net "diff", 0 0, L_0x55a15e069a80;  alias, 1 drivers
S_0x55a15dd4b5a0 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd4abe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e06a3d0 .functor XOR 1, L_0x55a15e069a80, L_0x55a15e069eb0, C4<0>, C4<0>;
L_0x55a15e06a520 .functor AND 1, L_0x55a15e06a590, L_0x55a15e069eb0, C4<1>, C4<1>;
L_0x55a15e06a590 .functor NOT 1, L_0x55a15e069a80, C4<0>, C4<0>, C4<0>;
v0x55a15dd4b800_0 .net *"_s2", 0 0, L_0x55a15e06a590;  1 drivers
v0x55a15dd4b8e0_0 .net "a", 0 0, L_0x55a15e069a80;  alias, 1 drivers
v0x55a15dd4b9d0_0 .net "b", 0 0, L_0x55a15e069eb0;  alias, 1 drivers
v0x55a15dd4bad0_0 .net "borr", 0 0, L_0x55a15e06a520;  alias, 1 drivers
v0x55a15dd4bb70_0 .net "diff", 0 0, L_0x55a15e06a3d0;  alias, 1 drivers
S_0x55a15dd4c340 .scope module, "fs23" "FULL_SUB" 57 30, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e06ae00 .functor OR 1, L_0x55a15e06acd0, L_0x55a15e06a280, C4<0>, C4<0>;
v0x55a15dd4d400_0 .net "a", 0 0, L_0x55a15e06af00;  1 drivers
v0x55a15dd4d4c0_0 .net "b", 0 0, L_0x55a15e06b030;  1 drivers
v0x55a15dd4d590_0 .net "bin", 0 0, L_0x55a15e06a650;  alias, 1 drivers
v0x55a15dd4d6b0_0 .net "borr", 0 0, L_0x55a15e06ae00;  alias, 1 drivers
v0x55a15dd4d750_0 .net "borr0", 0 0, L_0x55a15e06a280;  1 drivers
v0x55a15dd4d840_0 .net "borr1", 0 0, L_0x55a15e06acd0;  1 drivers
v0x55a15dd4d8e0_0 .net "diff", 0 0, L_0x55a15e06ab80;  1 drivers
v0x55a15dd4d9b0_0 .net "diff0", 0 0, L_0x55a15e06a210;  1 drivers
S_0x55a15dd4c590 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd4c340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e06a210 .functor XOR 1, L_0x55a15e06af00, L_0x55a15e06b030, C4<0>, C4<0>;
L_0x55a15e06a280 .functor AND 1, L_0x55a15e06a2f0, L_0x55a15e06b030, C4<1>, C4<1>;
L_0x55a15e06a2f0 .functor NOT 1, L_0x55a15e06af00, C4<0>, C4<0>, C4<0>;
v0x55a15dd4c820_0 .net *"_s2", 0 0, L_0x55a15e06a2f0;  1 drivers
v0x55a15dd4c920_0 .net "a", 0 0, L_0x55a15e06af00;  alias, 1 drivers
v0x55a15dd4c9e0_0 .net "b", 0 0, L_0x55a15e06b030;  alias, 1 drivers
v0x55a15dd4cab0_0 .net "borr", 0 0, L_0x55a15e06a280;  alias, 1 drivers
v0x55a15dd4cb70_0 .net "diff", 0 0, L_0x55a15e06a210;  alias, 1 drivers
S_0x55a15dd4cd00 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd4c340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e06ab80 .functor XOR 1, L_0x55a15e06a210, L_0x55a15e06a650, C4<0>, C4<0>;
L_0x55a15e06acd0 .functor AND 1, L_0x55a15e06ad40, L_0x55a15e06a650, C4<1>, C4<1>;
L_0x55a15e06ad40 .functor NOT 1, L_0x55a15e06a210, C4<0>, C4<0>, C4<0>;
v0x55a15dd4cf60_0 .net *"_s2", 0 0, L_0x55a15e06ad40;  1 drivers
v0x55a15dd4d040_0 .net "a", 0 0, L_0x55a15e06a210;  alias, 1 drivers
v0x55a15dd4d130_0 .net "b", 0 0, L_0x55a15e06a650;  alias, 1 drivers
v0x55a15dd4d230_0 .net "borr", 0 0, L_0x55a15e06acd0;  alias, 1 drivers
v0x55a15dd4d2d0_0 .net "diff", 0 0, L_0x55a15e06ab80;  alias, 1 drivers
S_0x55a15dd4daa0 .scope module, "fs24" "FULL_SUB" 57 31, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e06b5c0 .functor OR 1, L_0x55a15e06b490, L_0x55a15e06aa20, C4<0>, C4<0>;
v0x55a15dd4eb60_0 .net "a", 0 0, L_0x55a15e06b6c0;  1 drivers
v0x55a15dd4ec20_0 .net "b", 0 0, L_0x55a15e06b7f0;  1 drivers
v0x55a15dd4ecf0_0 .net "bin", 0 0, L_0x55a15e06ae00;  alias, 1 drivers
v0x55a15dd4ee10_0 .net "borr", 0 0, L_0x55a15e06b5c0;  alias, 1 drivers
v0x55a15dd4eeb0_0 .net "borr0", 0 0, L_0x55a15e06aa20;  1 drivers
v0x55a15dd4efa0_0 .net "borr1", 0 0, L_0x55a15e06b490;  1 drivers
v0x55a15dd4f040_0 .net "diff", 0 0, L_0x55a15e06b340;  1 drivers
v0x55a15dd4f110_0 .net "diff0", 0 0, L_0x55a15e06a9b0;  1 drivers
S_0x55a15dd4dcf0 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd4daa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e06a9b0 .functor XOR 1, L_0x55a15e06b6c0, L_0x55a15e06b7f0, C4<0>, C4<0>;
L_0x55a15e06aa20 .functor AND 1, L_0x55a15e06aa90, L_0x55a15e06b7f0, C4<1>, C4<1>;
L_0x55a15e06aa90 .functor NOT 1, L_0x55a15e06b6c0, C4<0>, C4<0>, C4<0>;
v0x55a15dd4df80_0 .net *"_s2", 0 0, L_0x55a15e06aa90;  1 drivers
v0x55a15dd4e080_0 .net "a", 0 0, L_0x55a15e06b6c0;  alias, 1 drivers
v0x55a15dd4e140_0 .net "b", 0 0, L_0x55a15e06b7f0;  alias, 1 drivers
v0x55a15dd4e210_0 .net "borr", 0 0, L_0x55a15e06aa20;  alias, 1 drivers
v0x55a15dd4e2d0_0 .net "diff", 0 0, L_0x55a15e06a9b0;  alias, 1 drivers
S_0x55a15dd4e460 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd4daa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e06b340 .functor XOR 1, L_0x55a15e06a9b0, L_0x55a15e06ae00, C4<0>, C4<0>;
L_0x55a15e06b490 .functor AND 1, L_0x55a15e06b500, L_0x55a15e06ae00, C4<1>, C4<1>;
L_0x55a15e06b500 .functor NOT 1, L_0x55a15e06a9b0, C4<0>, C4<0>, C4<0>;
v0x55a15dd4e6c0_0 .net *"_s2", 0 0, L_0x55a15e06b500;  1 drivers
v0x55a15dd4e7a0_0 .net "a", 0 0, L_0x55a15e06a9b0;  alias, 1 drivers
v0x55a15dd4e890_0 .net "b", 0 0, L_0x55a15e06ae00;  alias, 1 drivers
v0x55a15dd4e990_0 .net "borr", 0 0, L_0x55a15e06b490;  alias, 1 drivers
v0x55a15dd4ea30_0 .net "diff", 0 0, L_0x55a15e06b340;  alias, 1 drivers
S_0x55a15dd4f200 .scope module, "fs25" "FULL_SUB" 57 32, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e06bd90 .functor OR 1, L_0x55a15e06bc60, L_0x55a15e06b1d0, C4<0>, C4<0>;
v0x55a15dd502c0_0 .net "a", 0 0, L_0x55a15e06be90;  1 drivers
v0x55a15dd50380_0 .net "b", 0 0, L_0x55a15e06bfc0;  1 drivers
v0x55a15dd50450_0 .net "bin", 0 0, L_0x55a15e06b5c0;  alias, 1 drivers
v0x55a15dd50570_0 .net "borr", 0 0, L_0x55a15e06bd90;  alias, 1 drivers
v0x55a15dd50610_0 .net "borr0", 0 0, L_0x55a15e06b1d0;  1 drivers
v0x55a15dd50700_0 .net "borr1", 0 0, L_0x55a15e06bc60;  1 drivers
v0x55a15dd507a0_0 .net "diff", 0 0, L_0x55a15e06bb10;  1 drivers
v0x55a15dd50870_0 .net "diff0", 0 0, L_0x55a15e06b160;  1 drivers
S_0x55a15dd4f450 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd4f200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e06b160 .functor XOR 1, L_0x55a15e06be90, L_0x55a15e06bfc0, C4<0>, C4<0>;
L_0x55a15e06b1d0 .functor AND 1, L_0x55a15e06b240, L_0x55a15e06bfc0, C4<1>, C4<1>;
L_0x55a15e06b240 .functor NOT 1, L_0x55a15e06be90, C4<0>, C4<0>, C4<0>;
v0x55a15dd4f6e0_0 .net *"_s2", 0 0, L_0x55a15e06b240;  1 drivers
v0x55a15dd4f7e0_0 .net "a", 0 0, L_0x55a15e06be90;  alias, 1 drivers
v0x55a15dd4f8a0_0 .net "b", 0 0, L_0x55a15e06bfc0;  alias, 1 drivers
v0x55a15dd4f970_0 .net "borr", 0 0, L_0x55a15e06b1d0;  alias, 1 drivers
v0x55a15dd4fa30_0 .net "diff", 0 0, L_0x55a15e06b160;  alias, 1 drivers
S_0x55a15dd4fbc0 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd4f200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e06bb10 .functor XOR 1, L_0x55a15e06b160, L_0x55a15e06b5c0, C4<0>, C4<0>;
L_0x55a15e06bc60 .functor AND 1, L_0x55a15e06bcd0, L_0x55a15e06b5c0, C4<1>, C4<1>;
L_0x55a15e06bcd0 .functor NOT 1, L_0x55a15e06b160, C4<0>, C4<0>, C4<0>;
v0x55a15dd4fe20_0 .net *"_s2", 0 0, L_0x55a15e06bcd0;  1 drivers
v0x55a15dd4ff00_0 .net "a", 0 0, L_0x55a15e06b160;  alias, 1 drivers
v0x55a15dd4fff0_0 .net "b", 0 0, L_0x55a15e06b5c0;  alias, 1 drivers
v0x55a15dd500f0_0 .net "borr", 0 0, L_0x55a15e06bc60;  alias, 1 drivers
v0x55a15dd50190_0 .net "diff", 0 0, L_0x55a15e06bb10;  alias, 1 drivers
S_0x55a15dd50960 .scope module, "fs26" "FULL_SUB" 57 33, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e06c520 .functor OR 1, L_0x55a15e06c3f0, L_0x55a15e06b990, C4<0>, C4<0>;
v0x55a15dd51a20_0 .net "a", 0 0, L_0x55a15e06c620;  1 drivers
v0x55a15dd51ae0_0 .net "b", 0 0, L_0x55a15e06c750;  1 drivers
v0x55a15dd51bb0_0 .net "bin", 0 0, L_0x55a15e06bd90;  alias, 1 drivers
v0x55a15dd51cd0_0 .net "borr", 0 0, L_0x55a15e06c520;  alias, 1 drivers
v0x55a15dd51d70_0 .net "borr0", 0 0, L_0x55a15e06b990;  1 drivers
v0x55a15dd51e60_0 .net "borr1", 0 0, L_0x55a15e06c3f0;  1 drivers
v0x55a15dd51f00_0 .net "diff", 0 0, L_0x55a15e06c2a0;  1 drivers
v0x55a15dd51fd0_0 .net "diff0", 0 0, L_0x55a15e06b920;  1 drivers
S_0x55a15dd50bb0 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd50960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e06b920 .functor XOR 1, L_0x55a15e06c620, L_0x55a15e06c750, C4<0>, C4<0>;
L_0x55a15e06b990 .functor AND 1, L_0x55a15e06ba00, L_0x55a15e06c750, C4<1>, C4<1>;
L_0x55a15e06ba00 .functor NOT 1, L_0x55a15e06c620, C4<0>, C4<0>, C4<0>;
v0x55a15dd50e40_0 .net *"_s2", 0 0, L_0x55a15e06ba00;  1 drivers
v0x55a15dd50f40_0 .net "a", 0 0, L_0x55a15e06c620;  alias, 1 drivers
v0x55a15dd51000_0 .net "b", 0 0, L_0x55a15e06c750;  alias, 1 drivers
v0x55a15dd510d0_0 .net "borr", 0 0, L_0x55a15e06b990;  alias, 1 drivers
v0x55a15dd51190_0 .net "diff", 0 0, L_0x55a15e06b920;  alias, 1 drivers
S_0x55a15dd51320 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd50960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e06c2a0 .functor XOR 1, L_0x55a15e06b920, L_0x55a15e06bd90, C4<0>, C4<0>;
L_0x55a15e06c3f0 .functor AND 1, L_0x55a15e06c460, L_0x55a15e06bd90, C4<1>, C4<1>;
L_0x55a15e06c460 .functor NOT 1, L_0x55a15e06b920, C4<0>, C4<0>, C4<0>;
v0x55a15dd51580_0 .net *"_s2", 0 0, L_0x55a15e06c460;  1 drivers
v0x55a15dd51660_0 .net "a", 0 0, L_0x55a15e06b920;  alias, 1 drivers
v0x55a15dd51750_0 .net "b", 0 0, L_0x55a15e06bd90;  alias, 1 drivers
v0x55a15dd51850_0 .net "borr", 0 0, L_0x55a15e06c3f0;  alias, 1 drivers
v0x55a15dd518f0_0 .net "diff", 0 0, L_0x55a15e06c2a0;  alias, 1 drivers
S_0x55a15dd520c0 .scope module, "fs27" "FULL_SUB" 57 34, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e06ccc0 .functor OR 1, L_0x55a15e06cb90, L_0x55a15e06c160, C4<0>, C4<0>;
v0x55a15dd53180_0 .net "a", 0 0, L_0x55a15e06cdc0;  1 drivers
v0x55a15dd53240_0 .net "b", 0 0, L_0x55a15e06cef0;  1 drivers
v0x55a15dd53310_0 .net "bin", 0 0, L_0x55a15e06c520;  alias, 1 drivers
v0x55a15dd53430_0 .net "borr", 0 0, L_0x55a15e06ccc0;  alias, 1 drivers
v0x55a15dd534d0_0 .net "borr0", 0 0, L_0x55a15e06c160;  1 drivers
v0x55a15dd535c0_0 .net "borr1", 0 0, L_0x55a15e06cb90;  1 drivers
v0x55a15dd53660_0 .net "diff", 0 0, L_0x55a15e06ca40;  1 drivers
v0x55a15dd53730_0 .net "diff0", 0 0, L_0x55a15e06c0f0;  1 drivers
S_0x55a15dd52310 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd520c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e06c0f0 .functor XOR 1, L_0x55a15e06cdc0, L_0x55a15e06cef0, C4<0>, C4<0>;
L_0x55a15e06c160 .functor AND 1, L_0x55a15e06c1d0, L_0x55a15e06cef0, C4<1>, C4<1>;
L_0x55a15e06c1d0 .functor NOT 1, L_0x55a15e06cdc0, C4<0>, C4<0>, C4<0>;
v0x55a15dd525a0_0 .net *"_s2", 0 0, L_0x55a15e06c1d0;  1 drivers
v0x55a15dd526a0_0 .net "a", 0 0, L_0x55a15e06cdc0;  alias, 1 drivers
v0x55a15dd52760_0 .net "b", 0 0, L_0x55a15e06cef0;  alias, 1 drivers
v0x55a15dd52830_0 .net "borr", 0 0, L_0x55a15e06c160;  alias, 1 drivers
v0x55a15dd528f0_0 .net "diff", 0 0, L_0x55a15e06c0f0;  alias, 1 drivers
S_0x55a15dd52a80 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd520c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e06ca40 .functor XOR 1, L_0x55a15e06c0f0, L_0x55a15e06c520, C4<0>, C4<0>;
L_0x55a15e06cb90 .functor AND 1, L_0x55a15e06cc00, L_0x55a15e06c520, C4<1>, C4<1>;
L_0x55a15e06cc00 .functor NOT 1, L_0x55a15e06c0f0, C4<0>, C4<0>, C4<0>;
v0x55a15dd52ce0_0 .net *"_s2", 0 0, L_0x55a15e06cc00;  1 drivers
v0x55a15dd52dc0_0 .net "a", 0 0, L_0x55a15e06c0f0;  alias, 1 drivers
v0x55a15dd52eb0_0 .net "b", 0 0, L_0x55a15e06c520;  alias, 1 drivers
v0x55a15dd52fb0_0 .net "borr", 0 0, L_0x55a15e06cb90;  alias, 1 drivers
v0x55a15dd53050_0 .net "diff", 0 0, L_0x55a15e06ca40;  alias, 1 drivers
S_0x55a15dd53820 .scope module, "fs28" "FULL_SUB" 57 35, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e06d470 .functor OR 1, L_0x55a15e06d340, L_0x55a15e06c8f0, C4<0>, C4<0>;
v0x55a15dd548e0_0 .net "a", 0 0, L_0x55a15e06d570;  1 drivers
v0x55a15dd549a0_0 .net "b", 0 0, L_0x55a15e06d6a0;  1 drivers
v0x55a15dd54a70_0 .net "bin", 0 0, L_0x55a15e06ccc0;  alias, 1 drivers
v0x55a15dd54b90_0 .net "borr", 0 0, L_0x55a15e06d470;  alias, 1 drivers
v0x55a15dd54c30_0 .net "borr0", 0 0, L_0x55a15e06c8f0;  1 drivers
v0x55a15dd54d20_0 .net "borr1", 0 0, L_0x55a15e06d340;  1 drivers
v0x55a15dd54dc0_0 .net "diff", 0 0, L_0x55a15e06d1f0;  1 drivers
v0x55a15dd54e90_0 .net "diff0", 0 0, L_0x55a15e06c880;  1 drivers
S_0x55a15dd53a70 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd53820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e06c880 .functor XOR 1, L_0x55a15e06d570, L_0x55a15e06d6a0, C4<0>, C4<0>;
L_0x55a15e06c8f0 .functor AND 1, L_0x55a15e06c960, L_0x55a15e06d6a0, C4<1>, C4<1>;
L_0x55a15e06c960 .functor NOT 1, L_0x55a15e06d570, C4<0>, C4<0>, C4<0>;
v0x55a15dd53d00_0 .net *"_s2", 0 0, L_0x55a15e06c960;  1 drivers
v0x55a15dd53e00_0 .net "a", 0 0, L_0x55a15e06d570;  alias, 1 drivers
v0x55a15dd53ec0_0 .net "b", 0 0, L_0x55a15e06d6a0;  alias, 1 drivers
v0x55a15dd53f90_0 .net "borr", 0 0, L_0x55a15e06c8f0;  alias, 1 drivers
v0x55a15dd54050_0 .net "diff", 0 0, L_0x55a15e06c880;  alias, 1 drivers
S_0x55a15dd541e0 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd53820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e06d1f0 .functor XOR 1, L_0x55a15e06c880, L_0x55a15e06ccc0, C4<0>, C4<0>;
L_0x55a15e06d340 .functor AND 1, L_0x55a15e06d3b0, L_0x55a15e06ccc0, C4<1>, C4<1>;
L_0x55a15e06d3b0 .functor NOT 1, L_0x55a15e06c880, C4<0>, C4<0>, C4<0>;
v0x55a15dd54440_0 .net *"_s2", 0 0, L_0x55a15e06d3b0;  1 drivers
v0x55a15dd54520_0 .net "a", 0 0, L_0x55a15e06c880;  alias, 1 drivers
v0x55a15dd54610_0 .net "b", 0 0, L_0x55a15e06ccc0;  alias, 1 drivers
v0x55a15dd54710_0 .net "borr", 0 0, L_0x55a15e06d340;  alias, 1 drivers
v0x55a15dd547b0_0 .net "diff", 0 0, L_0x55a15e06d1f0;  alias, 1 drivers
S_0x55a15dd54f80 .scope module, "fs29" "FULL_SUB" 57 36, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e06dc30 .functor OR 1, L_0x55a15e06db00, L_0x55a15e06d090, C4<0>, C4<0>;
v0x55a15dd56040_0 .net "a", 0 0, L_0x55a15e06dd30;  1 drivers
v0x55a15dd56100_0 .net "b", 0 0, L_0x55a15e06de60;  1 drivers
v0x55a15dd561d0_0 .net "bin", 0 0, L_0x55a15e06d470;  alias, 1 drivers
v0x55a15dd562f0_0 .net "borr", 0 0, L_0x55a15e06dc30;  alias, 1 drivers
v0x55a15dd56390_0 .net "borr0", 0 0, L_0x55a15e06d090;  1 drivers
v0x55a15dd56480_0 .net "borr1", 0 0, L_0x55a15e06db00;  1 drivers
v0x55a15dd56520_0 .net "diff", 0 0, L_0x55a15e06d9b0;  1 drivers
v0x55a15dd565f0_0 .net "diff0", 0 0, L_0x55a15e06d020;  1 drivers
S_0x55a15dd551d0 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd54f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e06d020 .functor XOR 1, L_0x55a15e06dd30, L_0x55a15e06de60, C4<0>, C4<0>;
L_0x55a15e06d090 .functor AND 1, L_0x55a15e06d100, L_0x55a15e06de60, C4<1>, C4<1>;
L_0x55a15e06d100 .functor NOT 1, L_0x55a15e06dd30, C4<0>, C4<0>, C4<0>;
v0x55a15dd55460_0 .net *"_s2", 0 0, L_0x55a15e06d100;  1 drivers
v0x55a15dd55560_0 .net "a", 0 0, L_0x55a15e06dd30;  alias, 1 drivers
v0x55a15dd55620_0 .net "b", 0 0, L_0x55a15e06de60;  alias, 1 drivers
v0x55a15dd556f0_0 .net "borr", 0 0, L_0x55a15e06d090;  alias, 1 drivers
v0x55a15dd557b0_0 .net "diff", 0 0, L_0x55a15e06d020;  alias, 1 drivers
S_0x55a15dd55940 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd54f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e06d9b0 .functor XOR 1, L_0x55a15e06d020, L_0x55a15e06d470, C4<0>, C4<0>;
L_0x55a15e06db00 .functor AND 1, L_0x55a15e06db70, L_0x55a15e06d470, C4<1>, C4<1>;
L_0x55a15e06db70 .functor NOT 1, L_0x55a15e06d020, C4<0>, C4<0>, C4<0>;
v0x55a15dd55ba0_0 .net *"_s2", 0 0, L_0x55a15e06db70;  1 drivers
v0x55a15dd55c80_0 .net "a", 0 0, L_0x55a15e06d020;  alias, 1 drivers
v0x55a15dd55d70_0 .net "b", 0 0, L_0x55a15e06d470;  alias, 1 drivers
v0x55a15dd55e70_0 .net "borr", 0 0, L_0x55a15e06db00;  alias, 1 drivers
v0x55a15dd55f10_0 .net "diff", 0 0, L_0x55a15e06d9b0;  alias, 1 drivers
S_0x55a15dd566e0 .scope module, "fs3" "FULL_SUB" 57 9, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e061270 .functor OR 1, L_0x55a15e061140, L_0x55a15e060f60, C4<0>, C4<0>;
v0x55a15dd577a0_0 .net "a", 0 0, L_0x55a15e061370;  1 drivers
v0x55a15dd57860_0 .net "b", 0 0, L_0x55a15e0614a0;  1 drivers
v0x55a15dd57930_0 .net "bin", 0 0, L_0x55a15e060a70;  alias, 1 drivers
v0x55a15dd57a50_0 .net "borr", 0 0, L_0x55a15e061270;  alias, 1 drivers
v0x55a15dd57af0_0 .net "borr0", 0 0, L_0x55a15e060f60;  1 drivers
v0x55a15dd57be0_0 .net "borr1", 0 0, L_0x55a15e061140;  1 drivers
v0x55a15dd57c80_0 .net "diff", 0 0, L_0x55a15e061040;  1 drivers
v0x55a15dd57d50_0 .net "diff0", 0 0, L_0x55a15e060ef0;  1 drivers
S_0x55a15dd56930 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd566e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e060ef0 .functor XOR 1, L_0x55a15e061370, L_0x55a15e0614a0, C4<0>, C4<0>;
L_0x55a15e060f60 .functor AND 1, L_0x55a15e060fd0, L_0x55a15e0614a0, C4<1>, C4<1>;
L_0x55a15e060fd0 .functor NOT 1, L_0x55a15e061370, C4<0>, C4<0>, C4<0>;
v0x55a15dd56bc0_0 .net *"_s2", 0 0, L_0x55a15e060fd0;  1 drivers
v0x55a15dd56cc0_0 .net "a", 0 0, L_0x55a15e061370;  alias, 1 drivers
v0x55a15dd56d80_0 .net "b", 0 0, L_0x55a15e0614a0;  alias, 1 drivers
v0x55a15dd56e50_0 .net "borr", 0 0, L_0x55a15e060f60;  alias, 1 drivers
v0x55a15dd56f10_0 .net "diff", 0 0, L_0x55a15e060ef0;  alias, 1 drivers
S_0x55a15dd570a0 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd566e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e061040 .functor XOR 1, L_0x55a15e060ef0, L_0x55a15e060a70, C4<0>, C4<0>;
L_0x55a15e061140 .functor AND 1, L_0x55a15e0611b0, L_0x55a15e060a70, C4<1>, C4<1>;
L_0x55a15e0611b0 .functor NOT 1, L_0x55a15e060ef0, C4<0>, C4<0>, C4<0>;
v0x55a15dd57300_0 .net *"_s2", 0 0, L_0x55a15e0611b0;  1 drivers
v0x55a15dd573e0_0 .net "a", 0 0, L_0x55a15e060ef0;  alias, 1 drivers
v0x55a15dd574d0_0 .net "b", 0 0, L_0x55a15e060a70;  alias, 1 drivers
v0x55a15dd575d0_0 .net "borr", 0 0, L_0x55a15e061140;  alias, 1 drivers
v0x55a15dd57670_0 .net "diff", 0 0, L_0x55a15e061040;  alias, 1 drivers
S_0x55a15dd57e40 .scope module, "fs30" "FULL_SUB" 57 37, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e06e400 .functor OR 1, L_0x55a15e06e2d0, L_0x55a15e06d840, C4<0>, C4<0>;
v0x55a15dd58f00_0 .net "a", 0 0, L_0x55a15e06e500;  1 drivers
v0x55a15dd58fc0_0 .net "b", 0 0, L_0x55a15e06e630;  1 drivers
v0x55a15dd59090_0 .net "bin", 0 0, L_0x55a15e06dc30;  alias, 1 drivers
v0x55a15dd591b0_0 .net "borr", 0 0, L_0x55a15e06e400;  alias, 1 drivers
v0x55a15dd59250_0 .net "borr0", 0 0, L_0x55a15e06d840;  1 drivers
v0x55a15dd59340_0 .net "borr1", 0 0, L_0x55a15e06e2d0;  1 drivers
v0x55a15dd593e0_0 .net "diff", 0 0, L_0x55a15e06e180;  1 drivers
v0x55a15dd594b0_0 .net "diff0", 0 0, L_0x55a15e06d7d0;  1 drivers
S_0x55a15dd58090 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd57e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e06d7d0 .functor XOR 1, L_0x55a15e06e500, L_0x55a15e06e630, C4<0>, C4<0>;
L_0x55a15e06d840 .functor AND 1, L_0x55a15e06d8b0, L_0x55a15e06e630, C4<1>, C4<1>;
L_0x55a15e06d8b0 .functor NOT 1, L_0x55a15e06e500, C4<0>, C4<0>, C4<0>;
v0x55a15dd58320_0 .net *"_s2", 0 0, L_0x55a15e06d8b0;  1 drivers
v0x55a15dd58420_0 .net "a", 0 0, L_0x55a15e06e500;  alias, 1 drivers
v0x55a15dd584e0_0 .net "b", 0 0, L_0x55a15e06e630;  alias, 1 drivers
v0x55a15dd585b0_0 .net "borr", 0 0, L_0x55a15e06d840;  alias, 1 drivers
v0x55a15dd58670_0 .net "diff", 0 0, L_0x55a15e06d7d0;  alias, 1 drivers
S_0x55a15dd58800 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd57e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e06e180 .functor XOR 1, L_0x55a15e06d7d0, L_0x55a15e06dc30, C4<0>, C4<0>;
L_0x55a15e06e2d0 .functor AND 1, L_0x55a15e06e340, L_0x55a15e06dc30, C4<1>, C4<1>;
L_0x55a15e06e340 .functor NOT 1, L_0x55a15e06d7d0, C4<0>, C4<0>, C4<0>;
v0x55a15dd58a60_0 .net *"_s2", 0 0, L_0x55a15e06e340;  1 drivers
v0x55a15dd58b40_0 .net "a", 0 0, L_0x55a15e06d7d0;  alias, 1 drivers
v0x55a15dd58c30_0 .net "b", 0 0, L_0x55a15e06dc30;  alias, 1 drivers
v0x55a15dd58d30_0 .net "borr", 0 0, L_0x55a15e06e2d0;  alias, 1 drivers
v0x55a15dd58dd0_0 .net "diff", 0 0, L_0x55a15e06e180;  alias, 1 drivers
S_0x55a15dd595a0 .scope module, "fs31" "FULL_SUB" 57 38, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e06eee0 .functor OR 1, L_0x55a15e06ee00, L_0x55a15e06df90, C4<0>, C4<0>;
v0x55a15dd5a660_0 .net "a", 0 0, L_0x55a15e06eff0;  1 drivers
v0x55a15dd5a720_0 .net "b", 0 0, L_0x55a15e06eb70;  1 drivers
v0x55a15dd5a7f0_0 .net "bin", 0 0, L_0x55a15e06e400;  alias, 1 drivers
v0x55a15dd5a910_0 .net "borr", 0 0, L_0x55a15e06eee0;  alias, 1 drivers
v0x55a15dd5a9b0_0 .net "borr0", 0 0, L_0x55a15e06df90;  1 drivers
v0x55a15dd5aaa0_0 .net "borr1", 0 0, L_0x55a15e06ee00;  1 drivers
v0x55a15dd5ab40_0 .net "diff", 0 0, L_0x55a15e06e0c0;  1 drivers
v0x55a15dd5ac10_0 .net "diff0", 0 0, L_0x55a15e05e6e0;  1 drivers
S_0x55a15dd597f0 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd595a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e05e6e0 .functor XOR 1, L_0x55a15e06eff0, L_0x55a15e06eb70, C4<0>, C4<0>;
L_0x55a15e06df90 .functor AND 1, L_0x55a15e06e000, L_0x55a15e06eb70, C4<1>, C4<1>;
L_0x55a15e06e000 .functor NOT 1, L_0x55a15e06eff0, C4<0>, C4<0>, C4<0>;
v0x55a15dd59a80_0 .net *"_s2", 0 0, L_0x55a15e06e000;  1 drivers
v0x55a15dd59b80_0 .net "a", 0 0, L_0x55a15e06eff0;  alias, 1 drivers
v0x55a15dd59c40_0 .net "b", 0 0, L_0x55a15e06eb70;  alias, 1 drivers
v0x55a15dd59d10_0 .net "borr", 0 0, L_0x55a15e06df90;  alias, 1 drivers
v0x55a15dd59dd0_0 .net "diff", 0 0, L_0x55a15e05e6e0;  alias, 1 drivers
S_0x55a15dd59f60 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd595a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e06e0c0 .functor XOR 1, L_0x55a15e05e6e0, L_0x55a15e06e400, C4<0>, C4<0>;
L_0x55a15e06ee00 .functor AND 1, L_0x55a15e06ee70, L_0x55a15e06e400, C4<1>, C4<1>;
L_0x55a15e06ee70 .functor NOT 1, L_0x55a15e05e6e0, C4<0>, C4<0>, C4<0>;
v0x55a15dd5a1c0_0 .net *"_s2", 0 0, L_0x55a15e06ee70;  1 drivers
v0x55a15dd5a2a0_0 .net "a", 0 0, L_0x55a15e05e6e0;  alias, 1 drivers
v0x55a15dd5a390_0 .net "b", 0 0, L_0x55a15e06e400;  alias, 1 drivers
v0x55a15dd5a490_0 .net "borr", 0 0, L_0x55a15e06ee00;  alias, 1 drivers
v0x55a15dd5a530_0 .net "diff", 0 0, L_0x55a15e06e0c0;  alias, 1 drivers
S_0x55a15dd5ad00 .scope module, "fs4" "FULL_SUB" 57 10, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e061a40 .functor OR 1, L_0x55a15e061910, L_0x55a15e061690, C4<0>, C4<0>;
v0x55a15dd5bdc0_0 .net "a", 0 0, L_0x55a15e061b40;  1 drivers
v0x55a15dd5be80_0 .net "b", 0 0, L_0x55a15e061c70;  1 drivers
v0x55a15dd5bf50_0 .net "bin", 0 0, L_0x55a15e061270;  alias, 1 drivers
v0x55a15dd5c070_0 .net "borr", 0 0, L_0x55a15e061a40;  alias, 1 drivers
v0x55a15dd5c110_0 .net "borr0", 0 0, L_0x55a15e061690;  1 drivers
v0x55a15dd5c200_0 .net "borr1", 0 0, L_0x55a15e061910;  1 drivers
v0x55a15dd5c2a0_0 .net "diff", 0 0, L_0x55a15e0617c0;  1 drivers
v0x55a15dd5c370_0 .net "diff0", 0 0, L_0x55a15e061620;  1 drivers
S_0x55a15dd5af50 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd5ad00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e061620 .functor XOR 1, L_0x55a15e061b40, L_0x55a15e061c70, C4<0>, C4<0>;
L_0x55a15e061690 .functor AND 1, L_0x55a15e061700, L_0x55a15e061c70, C4<1>, C4<1>;
L_0x55a15e061700 .functor NOT 1, L_0x55a15e061b40, C4<0>, C4<0>, C4<0>;
v0x55a15dd5b1e0_0 .net *"_s2", 0 0, L_0x55a15e061700;  1 drivers
v0x55a15dd5b2e0_0 .net "a", 0 0, L_0x55a15e061b40;  alias, 1 drivers
v0x55a15dd5b3a0_0 .net "b", 0 0, L_0x55a15e061c70;  alias, 1 drivers
v0x55a15dd5b470_0 .net "borr", 0 0, L_0x55a15e061690;  alias, 1 drivers
v0x55a15dd5b530_0 .net "diff", 0 0, L_0x55a15e061620;  alias, 1 drivers
S_0x55a15dd5b6c0 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd5ad00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e0617c0 .functor XOR 1, L_0x55a15e061620, L_0x55a15e061270, C4<0>, C4<0>;
L_0x55a15e061910 .functor AND 1, L_0x55a15e061980, L_0x55a15e061270, C4<1>, C4<1>;
L_0x55a15e061980 .functor NOT 1, L_0x55a15e061620, C4<0>, C4<0>, C4<0>;
v0x55a15dd5b920_0 .net *"_s2", 0 0, L_0x55a15e061980;  1 drivers
v0x55a15dd5ba00_0 .net "a", 0 0, L_0x55a15e061620;  alias, 1 drivers
v0x55a15dd5baf0_0 .net "b", 0 0, L_0x55a15e061270;  alias, 1 drivers
v0x55a15dd5bbf0_0 .net "borr", 0 0, L_0x55a15e061910;  alias, 1 drivers
v0x55a15dd5bc90_0 .net "diff", 0 0, L_0x55a15e0617c0;  alias, 1 drivers
S_0x55a15dd5c460 .scope module, "fs5" "FULL_SUB" 57 11, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e062170 .functor OR 1, L_0x55a15e062040, L_0x55a15e061e10, C4<0>, C4<0>;
v0x55a15dd5d520_0 .net "a", 0 0, L_0x55a15e062270;  1 drivers
v0x55a15dd5d5e0_0 .net "b", 0 0, L_0x55a15e0623a0;  1 drivers
v0x55a15dd5d6b0_0 .net "bin", 0 0, L_0x55a15e061a40;  alias, 1 drivers
v0x55a15dd5d7d0_0 .net "borr", 0 0, L_0x55a15e062170;  alias, 1 drivers
v0x55a15dd5d870_0 .net "borr0", 0 0, L_0x55a15e061e10;  1 drivers
v0x55a15dd5d960_0 .net "borr1", 0 0, L_0x55a15e062040;  1 drivers
v0x55a15dd5da00_0 .net "diff", 0 0, L_0x55a15e061ef0;  1 drivers
v0x55a15dd5dad0_0 .net "diff0", 0 0, L_0x55a15e061da0;  1 drivers
S_0x55a15dd5c6b0 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd5c460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e061da0 .functor XOR 1, L_0x55a15e062270, L_0x55a15e0623a0, C4<0>, C4<0>;
L_0x55a15e061e10 .functor AND 1, L_0x55a15e061e80, L_0x55a15e0623a0, C4<1>, C4<1>;
L_0x55a15e061e80 .functor NOT 1, L_0x55a15e062270, C4<0>, C4<0>, C4<0>;
v0x55a15dd5c940_0 .net *"_s2", 0 0, L_0x55a15e061e80;  1 drivers
v0x55a15dd5ca40_0 .net "a", 0 0, L_0x55a15e062270;  alias, 1 drivers
v0x55a15dd5cb00_0 .net "b", 0 0, L_0x55a15e0623a0;  alias, 1 drivers
v0x55a15dd5cbd0_0 .net "borr", 0 0, L_0x55a15e061e10;  alias, 1 drivers
v0x55a15dd5cc90_0 .net "diff", 0 0, L_0x55a15e061da0;  alias, 1 drivers
S_0x55a15dd5ce20 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd5c460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e061ef0 .functor XOR 1, L_0x55a15e061da0, L_0x55a15e061a40, C4<0>, C4<0>;
L_0x55a15e062040 .functor AND 1, L_0x55a15e0620b0, L_0x55a15e061a40, C4<1>, C4<1>;
L_0x55a15e0620b0 .functor NOT 1, L_0x55a15e061da0, C4<0>, C4<0>, C4<0>;
v0x55a15dd5d080_0 .net *"_s2", 0 0, L_0x55a15e0620b0;  1 drivers
v0x55a15dd5d160_0 .net "a", 0 0, L_0x55a15e061da0;  alias, 1 drivers
v0x55a15dd5d250_0 .net "b", 0 0, L_0x55a15e061a40;  alias, 1 drivers
v0x55a15dd5d350_0 .net "borr", 0 0, L_0x55a15e062040;  alias, 1 drivers
v0x55a15dd5d3f0_0 .net "diff", 0 0, L_0x55a15e061ef0;  alias, 1 drivers
S_0x55a15dd5dbc0 .scope module, "fs6" "FULL_SUB" 57 12, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e062960 .functor OR 1, L_0x55a15e062830, L_0x55a15e0625b0, C4<0>, C4<0>;
v0x55a15dd5ec80_0 .net "a", 0 0, L_0x55a15e062a60;  1 drivers
v0x55a15dd5ed40_0 .net "b", 0 0, L_0x55a15e062b90;  1 drivers
v0x55a15dd5ee10_0 .net "bin", 0 0, L_0x55a15e062170;  alias, 1 drivers
v0x55a15dd5ef30_0 .net "borr", 0 0, L_0x55a15e062960;  alias, 1 drivers
v0x55a15dd5efd0_0 .net "borr0", 0 0, L_0x55a15e0625b0;  1 drivers
v0x55a15dd5f0c0_0 .net "borr1", 0 0, L_0x55a15e062830;  1 drivers
v0x55a15dd5f160_0 .net "diff", 0 0, L_0x55a15e0626e0;  1 drivers
v0x55a15dd5f230_0 .net "diff0", 0 0, L_0x55a15e062540;  1 drivers
S_0x55a15dd5de10 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd5dbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e062540 .functor XOR 1, L_0x55a15e062a60, L_0x55a15e062b90, C4<0>, C4<0>;
L_0x55a15e0625b0 .functor AND 1, L_0x55a15e062620, L_0x55a15e062b90, C4<1>, C4<1>;
L_0x55a15e062620 .functor NOT 1, L_0x55a15e062a60, C4<0>, C4<0>, C4<0>;
v0x55a15dd5e0a0_0 .net *"_s2", 0 0, L_0x55a15e062620;  1 drivers
v0x55a15dd5e1a0_0 .net "a", 0 0, L_0x55a15e062a60;  alias, 1 drivers
v0x55a15dd5e260_0 .net "b", 0 0, L_0x55a15e062b90;  alias, 1 drivers
v0x55a15dd5e330_0 .net "borr", 0 0, L_0x55a15e0625b0;  alias, 1 drivers
v0x55a15dd5e3f0_0 .net "diff", 0 0, L_0x55a15e062540;  alias, 1 drivers
S_0x55a15dd5e580 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd5dbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e0626e0 .functor XOR 1, L_0x55a15e062540, L_0x55a15e062170, C4<0>, C4<0>;
L_0x55a15e062830 .functor AND 1, L_0x55a15e0628a0, L_0x55a15e062170, C4<1>, C4<1>;
L_0x55a15e0628a0 .functor NOT 1, L_0x55a15e062540, C4<0>, C4<0>, C4<0>;
v0x55a15dd5e7e0_0 .net *"_s2", 0 0, L_0x55a15e0628a0;  1 drivers
v0x55a15dd5e8c0_0 .net "a", 0 0, L_0x55a15e062540;  alias, 1 drivers
v0x55a15dd5e9b0_0 .net "b", 0 0, L_0x55a15e062170;  alias, 1 drivers
v0x55a15dd5eab0_0 .net "borr", 0 0, L_0x55a15e062830;  alias, 1 drivers
v0x55a15dd5eb50_0 .net "diff", 0 0, L_0x55a15e0626e0;  alias, 1 drivers
S_0x55a15dd5f320 .scope module, "fs7" "FULL_SUB" 57 13, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e063060 .functor OR 1, L_0x55a15e062f30, L_0x55a15e062d40, C4<0>, C4<0>;
v0x55a15dd603e0_0 .net "a", 0 0, L_0x55a15e063160;  1 drivers
v0x55a15dd604a0_0 .net "b", 0 0, L_0x55a15e063290;  1 drivers
v0x55a15dd60570_0 .net "bin", 0 0, L_0x55a15e062960;  alias, 1 drivers
v0x55a15dd60690_0 .net "borr", 0 0, L_0x55a15e063060;  alias, 1 drivers
v0x55a15dd60730_0 .net "borr0", 0 0, L_0x55a15e062d40;  1 drivers
v0x55a15dd60820_0 .net "borr1", 0 0, L_0x55a15e062f30;  1 drivers
v0x55a15dd608c0_0 .net "diff", 0 0, L_0x55a15e062e70;  1 drivers
v0x55a15dd60990_0 .net "diff0", 0 0, L_0x55a15e0624d0;  1 drivers
S_0x55a15dd5f570 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd5f320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e0624d0 .functor XOR 1, L_0x55a15e063160, L_0x55a15e063290, C4<0>, C4<0>;
L_0x55a15e062d40 .functor AND 1, L_0x55a15e062db0, L_0x55a15e063290, C4<1>, C4<1>;
L_0x55a15e062db0 .functor NOT 1, L_0x55a15e063160, C4<0>, C4<0>, C4<0>;
v0x55a15dd5f800_0 .net *"_s2", 0 0, L_0x55a15e062db0;  1 drivers
v0x55a15dd5f900_0 .net "a", 0 0, L_0x55a15e063160;  alias, 1 drivers
v0x55a15dd5f9c0_0 .net "b", 0 0, L_0x55a15e063290;  alias, 1 drivers
v0x55a15dd5fa90_0 .net "borr", 0 0, L_0x55a15e062d40;  alias, 1 drivers
v0x55a15dd5fb50_0 .net "diff", 0 0, L_0x55a15e0624d0;  alias, 1 drivers
S_0x55a15dd5fce0 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd5f320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e062e70 .functor XOR 1, L_0x55a15e0624d0, L_0x55a15e062960, C4<0>, C4<0>;
L_0x55a15e062f30 .functor AND 1, L_0x55a15e062fa0, L_0x55a15e062960, C4<1>, C4<1>;
L_0x55a15e062fa0 .functor NOT 1, L_0x55a15e0624d0, C4<0>, C4<0>, C4<0>;
v0x55a15dd5ff40_0 .net *"_s2", 0 0, L_0x55a15e062fa0;  1 drivers
v0x55a15dd60020_0 .net "a", 0 0, L_0x55a15e0624d0;  alias, 1 drivers
v0x55a15dd60110_0 .net "b", 0 0, L_0x55a15e062960;  alias, 1 drivers
v0x55a15dd60210_0 .net "borr", 0 0, L_0x55a15e062f30;  alias, 1 drivers
v0x55a15dd602b0_0 .net "diff", 0 0, L_0x55a15e062e70;  alias, 1 drivers
S_0x55a15dd60a80 .scope module, "fs8" "FULL_SUB" 57 14, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e063870 .functor OR 1, L_0x55a15e063740, L_0x55a15e0634c0, C4<0>, C4<0>;
v0x55a15dd61b40_0 .net "a", 0 0, L_0x55a15e063970;  1 drivers
v0x55a15dd61c00_0 .net "b", 0 0, L_0x55a15e063aa0;  1 drivers
v0x55a15dd61cd0_0 .net "bin", 0 0, L_0x55a15e063060;  alias, 1 drivers
v0x55a15dd61df0_0 .net "borr", 0 0, L_0x55a15e063870;  alias, 1 drivers
v0x55a15dd61e90_0 .net "borr0", 0 0, L_0x55a15e0634c0;  1 drivers
v0x55a15dd61f80_0 .net "borr1", 0 0, L_0x55a15e063740;  1 drivers
v0x55a15dd62020_0 .net "diff", 0 0, L_0x55a15e0635f0;  1 drivers
v0x55a15dd620f0_0 .net "diff0", 0 0, L_0x55a15e063450;  1 drivers
S_0x55a15dd60cd0 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd60a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e063450 .functor XOR 1, L_0x55a15e063970, L_0x55a15e063aa0, C4<0>, C4<0>;
L_0x55a15e0634c0 .functor AND 1, L_0x55a15e063530, L_0x55a15e063aa0, C4<1>, C4<1>;
L_0x55a15e063530 .functor NOT 1, L_0x55a15e063970, C4<0>, C4<0>, C4<0>;
v0x55a15dd60f60_0 .net *"_s2", 0 0, L_0x55a15e063530;  1 drivers
v0x55a15dd61060_0 .net "a", 0 0, L_0x55a15e063970;  alias, 1 drivers
v0x55a15dd61120_0 .net "b", 0 0, L_0x55a15e063aa0;  alias, 1 drivers
v0x55a15dd611f0_0 .net "borr", 0 0, L_0x55a15e0634c0;  alias, 1 drivers
v0x55a15dd612b0_0 .net "diff", 0 0, L_0x55a15e063450;  alias, 1 drivers
S_0x55a15dd61440 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd60a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e0635f0 .functor XOR 1, L_0x55a15e063450, L_0x55a15e063060, C4<0>, C4<0>;
L_0x55a15e063740 .functor AND 1, L_0x55a15e0637b0, L_0x55a15e063060, C4<1>, C4<1>;
L_0x55a15e0637b0 .functor NOT 1, L_0x55a15e063450, C4<0>, C4<0>, C4<0>;
v0x55a15dd616a0_0 .net *"_s2", 0 0, L_0x55a15e0637b0;  1 drivers
v0x55a15dd61780_0 .net "a", 0 0, L_0x55a15e063450;  alias, 1 drivers
v0x55a15dd61870_0 .net "b", 0 0, L_0x55a15e063060;  alias, 1 drivers
v0x55a15dd61970_0 .net "borr", 0 0, L_0x55a15e063740;  alias, 1 drivers
v0x55a15dd61a10_0 .net "diff", 0 0, L_0x55a15e0635f0;  alias, 1 drivers
S_0x55a15dd621e0 .scope module, "fs9" "FULL_SUB" 57 15, 34 1 0, S_0x55a15dd34a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "bin"
L_0x55a15e064000 .functor OR 1, L_0x55a15e063ed0, L_0x55a15e063ce0, C4<0>, C4<0>;
v0x55a15dd632a0_0 .net "a", 0 0, L_0x55a15e064100;  1 drivers
v0x55a15dd63360_0 .net "b", 0 0, L_0x55a15e064230;  1 drivers
v0x55a15dd63430_0 .net "bin", 0 0, L_0x55a15e063870;  alias, 1 drivers
v0x55a15dd63550_0 .net "borr", 0 0, L_0x55a15e064000;  alias, 1 drivers
v0x55a15dd63640_0 .net "borr0", 0 0, L_0x55a15e063ce0;  1 drivers
v0x55a15dd63730_0 .net "borr1", 0 0, L_0x55a15e063ed0;  1 drivers
v0x55a15dd637d0_0 .net "diff", 0 0, L_0x55a15e063e10;  1 drivers
v0x55a15dd63870_0 .net "diff0", 0 0, L_0x55a15e063c70;  1 drivers
S_0x55a15dd62430 .scope module, "hs0" "HALF_SUB" 34 4, 35 1 0, S_0x55a15dd621e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e063c70 .functor XOR 1, L_0x55a15e064100, L_0x55a15e064230, C4<0>, C4<0>;
L_0x55a15e063ce0 .functor AND 1, L_0x55a15e063d50, L_0x55a15e064230, C4<1>, C4<1>;
L_0x55a15e063d50 .functor NOT 1, L_0x55a15e064100, C4<0>, C4<0>, C4<0>;
v0x55a15dd626c0_0 .net *"_s2", 0 0, L_0x55a15e063d50;  1 drivers
v0x55a15dd627c0_0 .net "a", 0 0, L_0x55a15e064100;  alias, 1 drivers
v0x55a15dd62880_0 .net "b", 0 0, L_0x55a15e064230;  alias, 1 drivers
v0x55a15dd62950_0 .net "borr", 0 0, L_0x55a15e063ce0;  alias, 1 drivers
v0x55a15dd62a10_0 .net "diff", 0 0, L_0x55a15e063c70;  alias, 1 drivers
S_0x55a15dd62ba0 .scope module, "hs1" "HALF_SUB" 34 5, 35 1 0, S_0x55a15dd621e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "diff"
    .port_info 1 /OUTPUT 1 "borr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55a15e063e10 .functor XOR 1, L_0x55a15e063c70, L_0x55a15e063870, C4<0>, C4<0>;
L_0x55a15e063ed0 .functor AND 1, L_0x55a15e063f40, L_0x55a15e063870, C4<1>, C4<1>;
L_0x55a15e063f40 .functor NOT 1, L_0x55a15e063c70, C4<0>, C4<0>, C4<0>;
v0x55a15dd62e00_0 .net *"_s2", 0 0, L_0x55a15e063f40;  1 drivers
v0x55a15dd62ee0_0 .net "a", 0 0, L_0x55a15e063c70;  alias, 1 drivers
v0x55a15dd62fd0_0 .net "b", 0 0, L_0x55a15e063870;  alias, 1 drivers
v0x55a15dd630d0_0 .net "borr", 0 0, L_0x55a15e063ed0;  alias, 1 drivers
v0x55a15dd63170_0 .net "diff", 0 0, L_0x55a15e063e10;  alias, 1 drivers
S_0x55a15d3ca670 .scope module, "XOR_TB" "XOR_TB" 58 1;
 .timescale 0 0;
v0x55a15dd670b0_0 .var "in0", 0 0;
v0x55a15dd671a0_0 .var "in1", 0 0;
v0x55a15dd672b0_0 .net "out", 0 0, L_0x55a15e06f880;  1 drivers
S_0x55a15dd65730 .scope module, "xor0" "XOR" 58 4, 7 1 0, S_0x55a15d3ca670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e06f3a0 .functor NOT 1, v0x55a15dd671a0_0, C4<0>, C4<0>, C4<0>;
L_0x55a15e06f580 .functor NOT 1, v0x55a15dd670b0_0, C4<0>, C4<0>, C4<0>;
v0x55a15dd66c10_0 .net "in0", 0 0, v0x55a15dd670b0_0;  1 drivers
v0x55a15dd66cb0_0 .net "in1", 0 0, v0x55a15dd671a0_0;  1 drivers
v0x55a15dd66d80_0 .net "out", 0 0, L_0x55a15e06f880;  alias, 1 drivers
v0x55a15dd66e80_0 .net "w0", 0 0, L_0x55a15e06f330;  1 drivers
v0x55a15dd66f70_0 .net "w1", 0 0, L_0x55a15e06f510;  1 drivers
S_0x55a15dd65990 .scope module, "and0" "AND" 7 4, 6 1 0, S_0x55a15dd65730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e06eca0 .functor NAND 1, v0x55a15dd670b0_0, L_0x55a15e06f3a0, C4<1>, C4<1>;
L_0x55a15e06f330 .functor NAND 1, L_0x55a15e06eca0, L_0x55a15e06eca0, C4<1>, C4<1>;
v0x55a15dd65bf0_0 .net "in0", 0 0, v0x55a15dd670b0_0;  alias, 1 drivers
v0x55a15dd65cd0_0 .net "in1", 0 0, L_0x55a15e06f3a0;  1 drivers
v0x55a15dd65d90_0 .net "out", 0 0, L_0x55a15e06f330;  alias, 1 drivers
v0x55a15dd65e30_0 .net "w0", 0 0, L_0x55a15e06eca0;  1 drivers
S_0x55a15dd65f70 .scope module, "and1" "AND" 7 5, 6 1 0, S_0x55a15dd65730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e06f410 .functor NAND 1, L_0x55a15e06f580, v0x55a15dd671a0_0, C4<1>, C4<1>;
L_0x55a15e06f510 .functor NAND 1, L_0x55a15e06f410, L_0x55a15e06f410, C4<1>, C4<1>;
v0x55a15dd66190_0 .net "in0", 0 0, L_0x55a15e06f580;  1 drivers
v0x55a15dd66270_0 .net "in1", 0 0, v0x55a15dd671a0_0;  alias, 1 drivers
v0x55a15dd66330_0 .net "out", 0 0, L_0x55a15e06f510;  alias, 1 drivers
v0x55a15dd66400_0 .net "w0", 0 0, L_0x55a15e06f410;  1 drivers
S_0x55a15dd66540 .scope module, "or0" "OR" 7 6, 8 1 0, S_0x55a15dd65730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in0"
    .port_info 2 /INPUT 1 "in1"
L_0x55a15e06f680 .functor NAND 1, L_0x55a15e06f330, L_0x55a15e06f330, C4<1>, C4<1>;
L_0x55a15e06f780 .functor NAND 1, L_0x55a15e06f510, L_0x55a15e06f510, C4<1>, C4<1>;
L_0x55a15e06f880 .functor NAND 1, L_0x55a15e06f680, L_0x55a15e06f780, C4<1>, C4<1>;
v0x55a15dd66790_0 .net "in0", 0 0, L_0x55a15e06f330;  alias, 1 drivers
v0x55a15dd66860_0 .net "in1", 0 0, L_0x55a15e06f510;  alias, 1 drivers
v0x55a15dd66930_0 .net "out", 0 0, L_0x55a15e06f880;  alias, 1 drivers
v0x55a15dd66a00_0 .net "w0", 0 0, L_0x55a15e06f680;  1 drivers
v0x55a15dd66aa0_0 .net "w1", 0 0, L_0x55a15e06f780;  1 drivers
    .scope S_0x55a15d2661c0;
T_0 ;
    %vpi_call 2 10 "$dumpfile", "ADDER_32BIT_TB.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d2661c0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a15d3e3c60_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55a15d3e3c60_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a15d3e3d00_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55a15d3e3d00_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x55a15d3e3c60_0;
    %store/vec4 v0x55a15d3e39e0_0, 0, 32;
    %load/vec4 v0x55a15d3e3d00_0;
    %store/vec4 v0x55a15d3e3a80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d3e3bc0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x55a15d3e3d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a15d3e3d00_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x55a15d3e3c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a15d3e3c60_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x55a15d3e43c0;
T_1 ;
    %wait E_0x55a15d04c720;
    %load/vec4 v0x55a15d3e4540_0;
    %store/vec4 v0x55a15d3e47c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a15d3e4720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a15d3e4680_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55a15d3e4680_0;
    %load/vec4 v0x55a15d3e45e0_0;
    %cmp/u;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x55a15d3e45e0_0;
    %load/vec4 v0x55a15d3e4680_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55a15d3e4720_0;
    %load/vec4 v0x55a15d3e47c0_0;
    %add;
    %store/vec4 v0x55a15d3e4720_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x55a15d3e47c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55a15d3e47c0_0, 0, 32;
    %load/vec4 v0x55a15d3e4680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a15d3e4680_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55a15d3e3fc0;
T_2 ;
    %wait E_0x55a15d04c720;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a15d3e4280_0, 0, 32;
    %load/vec4 v0x55a15d3e4140_0;
    %store/vec4 v0x55a15d3e4320_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x55a15d3e41e0_0;
    %load/vec4 v0x55a15d3e4320_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x55a15d3e4320_0;
    %load/vec4 v0x55a15d3e41e0_0;
    %sub;
    %store/vec4 v0x55a15d3e4320_0, 0, 32;
    %load/vec4 v0x55a15d3e4280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a15d3e4280_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55a15cd6f080;
T_3 ;
    %vpi_call 9 8 "$dumpfile", "ALU_TB.vcd" {0 0 0};
    %vpi_call 9 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15cd6f080 {0 0 0};
    %pushi/vec4 73, 0, 32;
    %store/vec4 v0x55a15d3fde00_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x55a15d3fdea0_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d3fdd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d3fdcc0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d3fdd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d3fdcc0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d3fdd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d3fdcc0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 730, 0, 32;
    %store/vec4 v0x55a15d3fde00_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x55a15d3fdea0_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d3fdd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d3fdcc0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d3fdd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d3fdcc0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d3fdd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d3fdcc0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55a15ce2e2b0;
T_4 ;
    %vpi_call 16 7 "$dumpfile", "AND_16BIT_TB.vcd" {0 0 0};
    %vpi_call 16 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15ce2e2b0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v0x55a15d4022a0_0, 0, 16;
    %pushi/vec4 43, 0, 16;
    %store/vec4 v0x55a15d402340_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 9, 0, 16;
    %store/vec4 v0x55a15d4022a0_0, 0, 16;
    %pushi/vec4 9, 0, 16;
    %store/vec4 v0x55a15d402340_0, 0, 16;
    %end;
    .thread T_4;
    .scope S_0x55a15ceb86d0;
T_5 ;
    %vpi_call 18 7 "$dumpfile", "AND_TB.vcd" {0 0 0};
    %vpi_call 18 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15ceb86d0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d402880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d402920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d402880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d402920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d402880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d402920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d402880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d402920_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x55a15c327390;
T_6 ;
    %vpi_call 19 8 "$dumpfile", "BINARY_CELL_TB.vcd" {0 0 0};
    %vpi_call 19 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15c327390 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d405720_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a15d4057c0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x55a15d4057c0_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a15d405900_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x55a15d405900_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a15d4059a0_0, 0, 32;
T_6.4 ;
    %load/vec4 v0x55a15d4059a0_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a15d405a40_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x55a15d405a40_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.7, 5;
    %delay 2, 0;
    %load/vec4 v0x55a15d405900_0;
    %pad/s 1;
    %store/vec4 v0x55a15d405860_0, 0, 1;
    %delay 2, 0;
    %load/vec4 v0x55a15d4059a0_0;
    %pad/s 1;
    %store/vec4 v0x55a15d405b80_0, 0, 1;
    %delay 2, 0;
    %load/vec4 v0x55a15d405a40_0;
    %pad/s 1;
    %store/vec4 v0x55a15d405680_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x55a15d405a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a15d405a40_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %load/vec4 v0x55a15d4059a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a15d4059a0_0, 0, 32;
    %jmp T_6.4;
T_6.5 ;
    %load/vec4 v0x55a15d405900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a15d405900_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %load/vec4 v0x55a15d4057c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a15d4057c0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x55a15d3bbc70;
T_7 ;
    %vpi_call 25 7 "$dumpfile", "DEMUX1X2_TB.vcd" {0 0 0};
    %vpi_call 25 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3bbc70 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4062a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4060c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4062a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4060c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4062a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4060c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4062a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4060c0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55a15d3ba270;
T_8 ;
    %vpi_call 27 7 "$dumpfile", "DEMUX_8WAY_TB.vcd" {0 0 0};
    %vpi_call 27 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3ba270 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d409190_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d409870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4097d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d409730_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d409870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4097d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d409730_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d409870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4097d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d409730_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d409870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4097d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d409730_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d409870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4097d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d409730_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x55a15d3b8870;
T_9 ;
    %vpi_call 29 7 "$dumpfile", "DFF_RISING_TB.vcd" {0 0 0};
    %vpi_call 29 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3b8870 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d40ba10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d40b970_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d40b970_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d40b970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d40b970_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d40b970_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d40b970_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d40ba10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d40b970_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d40b970_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d40b970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d40b970_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d40b970_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d40b970_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x55a15d3b6e70;
T_10 ;
    %vpi_call 30 7 "$dumpfile", "DFF_TB.vcd" {0 0 0};
    %vpi_call 30 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3b6e70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d40ca70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d40c9d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d40c9d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d40c9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d40c9d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d40c9d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d40c9d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d40ca70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d40c9d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d40c9d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d40c9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d40c9d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d40c9d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d40c9d0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x55a15d40cc50;
T_11 ;
    %wait E_0x55a15ceb62c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a15d40cf10_0, 0, 32;
    %load/vec4 v0x55a15d40cdd0_0;
    %store/vec4 v0x55a15d40cfb0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x55a15d40ce70_0;
    %load/vec4 v0x55a15d40cfb0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0x55a15d40cfb0_0;
    %load/vec4 v0x55a15d40ce70_0;
    %sub;
    %store/vec4 v0x55a15d40cfb0_0, 0, 32;
    %load/vec4 v0x55a15d40cf10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a15d40cf10_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55a15d3b5470;
T_12 ;
    %vpi_call 31 7 "$dumpfile", "DIV_REM_TB.vcd" {0 0 0};
    %vpi_call 31 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3b5470 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55a15d40d050_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55a15d40d0f0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0x55a15d40d050_0, 0, 32;
    %pushi/vec4 121, 0, 32;
    %store/vec4 v0x55a15d40d0f0_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x55a15d3b3a70;
T_13 ;
    %vpi_call 32 7 "$dumpfile", "FULL_ADDER_TB.vcd" {0 0 0};
    %vpi_call 32 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3b3a70 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d410bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d410c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d410db0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d410bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d410c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d410db0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d410bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d410c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d410db0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d410bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d410c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d410db0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d410bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d410c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d410db0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d410bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d410c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d410db0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d410bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d410c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d410db0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d410bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d410c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d410db0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x55a15d3b2070;
T_14 ;
    %vpi_call 33 7 "$dumpfile", "FULL_SUB_TB.vcd" {0 0 0};
    %vpi_call 33 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3b2070 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d411eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d411f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d411ff0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d411eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d411f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d411ff0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d411eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d411f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d411ff0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d411eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d411f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d411ff0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d411eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d411f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d411ff0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d411eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d411f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d411ff0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d411eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d411f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d411ff0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d411eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d411f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d411ff0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x55a15d3b0670;
T_15 ;
    %vpi_call 36 7 "$dumpfile", "GATED_SR_LATCH_TB.vcd" {0 0 0};
    %vpi_call 36 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3b0670 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d412bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d412e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d412d90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d412bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d412e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d412d90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d412bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d412e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d412d90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d412bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d412e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d412d90_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x55a15d3aec70;
T_16 ;
    %vpi_call 37 7 "$dumpfile", "HALF_ADDER_TB.vcd" {0 0 0};
    %vpi_call 37 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3aec70 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d414810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4148b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d414810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4148b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d414810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4148b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d414810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4148b0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x55a15d3ad270;
T_17 ;
    %vpi_call 38 7 "$dumpfile", "HALF_SUB_TB.vcd" {0 0 0};
    %vpi_call 38 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3ad270 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d414f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d414fd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d414f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d414fd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d414f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d414fd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d414f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d414fd0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x55a15d3ab870;
T_18 ;
    %vpi_call 39 7 "$dumpfile", "INCREMENTER_TB.vcd" {0 0 0};
    %vpi_call 39 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3ab870 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55a15d4d8970_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 54, 0, 32;
    %store/vec4 v0x55a15d4d8970_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 702, 0, 32;
    %store/vec4 v0x55a15d4d8970_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1999, 0, 32;
    %store/vec4 v0x55a15d4d8970_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0x55a15d4d8b40;
T_19 ;
    %wait E_0x55a15cd922b0;
    %load/vec4 v0x55a15d4d8de0_0;
    %store/vec4 v0x55a15d4d9160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a15d4d9080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a15d4d8fc0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x55a15d4d8fc0_0;
    %load/vec4 v0x55a15d4d8ee0_0;
    %cmp/u;
    %jmp/0xz T_19.1, 5;
    %load/vec4 v0x55a15d4d8ee0_0;
    %load/vec4 v0x55a15d4d8fc0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x55a15d4d9080_0;
    %load/vec4 v0x55a15d4d9160_0;
    %add;
    %store/vec4 v0x55a15d4d9080_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x55a15d4d9160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55a15d4d9160_0, 0, 32;
    %load/vec4 v0x55a15d4d8fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a15d4d8fc0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55a15d3a43b0;
T_20 ;
    %vpi_call 41 7 "$dumpfile", "MULTIPLIER_TB.vcd" {0 0 0};
    %vpi_call 41 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3a43b0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55a15d4d9310_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55a15d4d93d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55a15d4d9310_0, 0, 32;
    %pushi/vec4 54, 0, 32;
    %store/vec4 v0x55a15d4d93d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a15d4d9310_0, 0, 32;
    %pushi/vec4 456, 0, 32;
    %store/vec4 v0x55a15d4d93d0_0, 0, 32;
    %end;
    .thread T_20;
    .scope S_0x55a15d3a9ed0;
T_21 ;
    %vpi_call 42 8 "$dumpfile", "MUX2X1_32BIT_TB.vcd" {0 0 0};
    %vpi_call 42 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3a9ed0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4eba20_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55a15d4eb770_0, 0, 32;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x55a15d4eb850_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4eba20_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55a15d4eb770_0, 0, 32;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x55a15d4eb850_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x55a15d3a88c0;
T_22 ;
    %vpi_call 43 7 "$dumpfile", "MUX2X1_TB.vcd" {0 0 0};
    %vpi_call 43 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3a88c0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4ec600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4ec370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4ec430_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4ec600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4ec370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4ec430_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4ec600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4ec370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4ec430_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4ec600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4ec370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4ec430_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4ec600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4ec370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4ec430_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4ec600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4ec370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4ec430_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4ec600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4ec370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4ec430_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4ec600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4ec370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4ec430_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x55a15d3d4270;
T_23 ;
    %vpi_call 44 7 "$dumpfile", "NOR_TB.vcd" {0 0 0};
    %vpi_call 44 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3d4270 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4ed2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4ed3d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4ed2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4ed3d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4ed2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4ed3d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4ed2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4ed3d0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x55a15d3d2870;
T_24 ;
    %vpi_call 46 7 "$dumpfile", "OR_TB.vcd" {0 0 0};
    %vpi_call 46 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3d2870 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4edc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4edce0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4edc40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4edce0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4edc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d4edce0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4edc40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d4edce0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x55a15d3d0e70;
T_25 ;
    %vpi_call 47 8 "$dumpfile", "PC_TB.vcd" {0 0 0};
    %vpi_call 47 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3d0e70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d671070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d670e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d671070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %delay 10, 0;
    %pushi/vec4 132, 0, 32;
    %store/vec4 v0x55a15d670d30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d670ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d671070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d670e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d671070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d670e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d671070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d671070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15d670c70_0, 0, 1;
    %delay 2, 0;
    %end;
    .thread T_25;
    .scope S_0x55a15d3a72b0;
T_26 ;
    %vpi_call 50 9 "$dumpfile", "RAM8_32BIT_TB.vcd" {0 0 0};
    %vpi_call 50 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3a72b0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15dc8f360_0, 0, 1;
    %pushi/vec4 193, 0, 32;
    %store/vec4 v0x55a15dc8f400_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15dc8f5e0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55a15dc8f1e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %delay 10, 0;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x55a15dc8f400_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15dc8f5e0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55a15dc8f1e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dc8f5e0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55a15dc8f1e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dc8f5e0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55a15dc8f1e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dc8f2c0_0, 0, 1;
    %delay 2, 0;
    %end;
    .thread T_26;
    .scope S_0x55a15d3cf470;
T_27 ;
    %vpi_call 54 9 "$dumpfile", "REGISTER_32BIT_TB.vcd" {0 0 0};
    %vpi_call 54 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3cf470 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15dd33a20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a15dd33ae0_0, 0, 32;
T_27.0 ;
    %load/vec4 v0x55a15dd33ae0_0;
    %cmpi/s 20, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_27.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a15dd33c60_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x55a15dd33c60_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a15dd33d70_0, 0, 32;
T_27.4 ;
    %load/vec4 v0x55a15dd33d70_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_27.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a15dd33e50_0, 0, 32;
T_27.6 ;
    %load/vec4 v0x55a15dd33e50_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_27.7, 5;
    %delay 2, 0;
    %load/vec4 v0x55a15dd33ae0_0;
    %store/vec4 v0x55a15dd33ba0_0, 0, 32;
    %delay 2, 0;
    %load/vec4 v0x55a15dd33d70_0;
    %pad/s 1;
    %store/vec4 v0x55a15dd33ff0_0, 0, 1;
    %delay 2, 0;
    %load/vec4 v0x55a15dd33e50_0;
    %pad/s 1;
    %store/vec4 v0x55a15dd33980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dd33a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15dd33a20_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x55a15dd33e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a15dd33e50_0, 0, 32;
    %jmp T_27.6;
T_27.7 ;
    %load/vec4 v0x55a15dd33d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a15dd33d70_0, 0, 32;
    %jmp T_27.4;
T_27.5 ;
    %load/vec4 v0x55a15dd33c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a15dd33c60_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %load/vec4 v0x55a15dd33ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a15dd33ae0_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %end;
    .thread T_27;
    .scope S_0x55a15d3cda70;
T_28 ;
    %vpi_call 55 7 "$dumpfile", "SR_LATCH_TB.vcd" {0 0 0};
    %vpi_call 55 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3cda70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dd349b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dd348b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dd349b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15dd348b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15dd349b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dd348b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15dd349b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15dd348b0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x55a15d3cc070;
T_29 ;
    %vpi_call 56 10 "$dumpfile", "SUBTRACTOR_TB.vcd" {0 0 0};
    %vpi_call 56 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3cc070 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a15dd655b0_0, 0, 32;
T_29.0 ;
    %load/vec4 v0x55a15dd655b0_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_29.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a15dd65650_0, 0, 32;
T_29.2 ;
    %load/vec4 v0x55a15dd65650_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_29.3, 5;
    %load/vec4 v0x55a15dd655b0_0;
    %store/vec4 v0x55a15dd651a0_0, 0, 32;
    %load/vec4 v0x55a15dd65650_0;
    %store/vec4 v0x55a15dd65280_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dd65350_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x55a15dd65650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a15dd65650_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %load/vec4 v0x55a15dd655b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a15dd655b0_0, 0, 32;
    %jmp T_29.0;
T_29.1 ;
    %end;
    .thread T_29;
    .scope S_0x55a15d3ca670;
T_30 ;
    %vpi_call 58 7 "$dumpfile", "XOR_TB.vcd" {0 0 0};
    %vpi_call 58 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a15d3ca670 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dd670b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dd671a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dd670b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15dd671a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15dd670b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a15dd671a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15dd670b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a15dd671a0_0, 0, 1;
    %end;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 59;
    "N/A";
    "<interactive>";
    "ADDER_32BIT_TB.v";
    "ADDER_32BIT.v";
    "FULL_ADDER.v";
    "HALF_ADDER.v";
    "AND.v";
    "XOR.v";
    "OR.v";
    "ALU_TB.v";
    "ALU.v";
    "DIV_REM.v";
    "MULTIPLIER.v";
    "MUX3X1.v";
    "MUX2X1_32BIT.v";
    "MUX.v";
    "AND_16BIT_TB.v";
    "AND_16BIT.v";
    "AND_TB.v";
    "ONE_BINARY_CELL_TB.v";
    "ONE_BIT_REGISTER.v";
    "DFF_RISING.v";
    "DFF.v";
    "GATED_SR_LATCH.v";
    "SR_LATCH.v";
    "DEMUX_TB.v";
    "DEMUX.v";
    "DEMUX_8WAY_TB.v";
    "DEMUX_8WAY.v";
    "DFF_RISING_TB.v";
    "DFF_TB.v";
    "DIV_REM_TB.v";
    "FULL_ADDER_TB.v";
    "FULL_SUB_TB.v";
    "FULL_SUB.v";
    "HALF_SUB.v";
    "GATED_SR_LATCH_TB.v";
    "HALF_ADDER_TB.v";
    "HALF_SUB_TB.v";
    "INCREMENTER_TB.v";
    "INCREMENTER.v";
    "MULTIPLIER_TB.v";
    "MUX2X1_32BIT_TB.v";
    "MUX_TB.v";
    "NOR_TB.v";
    "NOR.v";
    "OR_TB.v";
    "PC_TB.v";
    "PC.v";
    "REGISTER_32BIT.v";
    "RAM8_32BIT_TB.v";
    "RAM8_32BIT.v";
    "AND_32BIT.v";
    "OR_32BIT.v";
    "REGISTER_32BIT_TB.v";
    "SR_LATCH_TB.v";
    "SUBTRACTOR_TB.v";
    "SUBTRACTOR.v";
    "XOR_TB.v";
