/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [14:0] _02_;
  wire [14:0] _03_;
  reg [25:0] _04_;
  wire [4:0] _05_;
  wire [23:0] _06_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [19:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_28z;
  wire [12:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_36z;
  wire [2:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [4:0] celloutsig_0_44z;
  wire [6:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [10:0] celloutsig_0_62z;
  wire [2:0] celloutsig_0_64z;
  wire [4:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire [2:0] celloutsig_0_89z;
  wire [10:0] celloutsig_0_92z;
  wire celloutsig_0_93z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = celloutsig_0_1z[5] ? celloutsig_0_0z[0] : _00_;
  assign celloutsig_0_42z = ~(celloutsig_0_41z & celloutsig_0_29z[8]);
  assign celloutsig_0_6z = ~(celloutsig_0_3z & celloutsig_0_5z);
  assign celloutsig_0_31z = celloutsig_0_26z | celloutsig_0_16z;
  assign celloutsig_0_35z = celloutsig_0_25z[7] | celloutsig_0_5z;
  assign celloutsig_0_43z = celloutsig_0_42z | celloutsig_0_26z;
  assign celloutsig_0_56z = celloutsig_0_33z | celloutsig_0_35z;
  assign celloutsig_0_60z = celloutsig_0_22z[6] | celloutsig_0_29z[7];
  assign celloutsig_0_7z = celloutsig_0_0z[1] | celloutsig_0_5z;
  assign celloutsig_1_8z = celloutsig_1_2z | celloutsig_1_5z;
  assign celloutsig_0_2z = in_data[93] | celloutsig_0_1z[6];
  assign celloutsig_0_30z = celloutsig_0_22z[5] ^ celloutsig_0_15z;
  assign celloutsig_0_4z = celloutsig_0_1z[0] ^ celloutsig_0_0z[1];
  assign celloutsig_0_77z = celloutsig_0_76z[5] ^ in_data[0];
  assign celloutsig_1_0z = in_data[98] ^ in_data[182];
  assign celloutsig_1_3z = celloutsig_1_1z[4] ^ celloutsig_1_0z;
  assign celloutsig_1_5z = ~(celloutsig_1_1z[4] ^ in_data[136]);
  assign celloutsig_0_44z = { celloutsig_0_34z[3:0], celloutsig_0_2z } + celloutsig_0_29z[12:8];
  assign celloutsig_0_62z = { celloutsig_0_25z[6:4], celloutsig_0_19z, celloutsig_0_28z } + { celloutsig_0_14z[11:7], celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_56z, celloutsig_0_39z };
  assign celloutsig_0_89z = _01_ + { celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_43z };
  assign celloutsig_0_14z = { in_data[68:67], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_12z } + { in_data[74:67], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_12z };
  reg [14:0] _28_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _28_ <= 15'h0000;
    else _28_ <= { _02_[14], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_11z };
  assign { _03_[14:7], _01_, _03_[3:0] } = _28_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _04_ <= 26'h0000000;
    else _04_ <= { celloutsig_0_14z[13:1], celloutsig_0_34z, celloutsig_0_16z, celloutsig_0_36z };
  reg [4:0] _30_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _30_ <= 5'h00;
    else _30_ <= { in_data[52:51], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z };
  assign { _05_[4], _02_[14], _05_[2:0] } = _30_;
  reg [23:0] _31_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _31_ <= 24'h000000;
    else _31_ <= { in_data[50:35], celloutsig_0_1z, celloutsig_0_2z };
  assign { _06_[23:18], _00_, _06_[16:0] } = _31_;
  assign celloutsig_0_29z = { celloutsig_0_11z[5:3], celloutsig_0_25z } / { 1'h1, celloutsig_0_22z[10:4], celloutsig_0_12z };
  assign celloutsig_0_64z = { 1'h1, celloutsig_0_5z, celloutsig_0_23z } / { 1'h1, _05_[1:0] };
  assign celloutsig_0_25z = { celloutsig_0_1z[4:1], celloutsig_0_11z } / { 1'h1, celloutsig_0_14z[13:5] };
  assign celloutsig_0_33z = { celloutsig_0_29z[7:6], celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_3z } == celloutsig_0_1z;
  assign celloutsig_1_13z = { in_data[152:146], 1'h1, celloutsig_1_2z } == { in_data[167:166], celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_26z = { celloutsig_0_11z[4:0], celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_3z } == _06_[7:0];
  assign celloutsig_1_18z = ! { in_data[181:180], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_16z = celloutsig_0_3z & ~(celloutsig_0_4z);
  assign celloutsig_0_23z = celloutsig_0_6z & ~(celloutsig_0_3z);
  assign celloutsig_0_17z = { _06_[23:18], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_10z } % { 1'h1, celloutsig_0_14z[14:7], celloutsig_0_16z };
  assign celloutsig_0_0z = in_data[28] ? in_data[94:92] : in_data[86:84];
  assign celloutsig_0_34z = _05_[0] ? celloutsig_0_17z[4:0] : { _05_[2:1], 1'h0, celloutsig_0_4z, celloutsig_0_15z };
  assign celloutsig_0_36z = - { celloutsig_0_12z[1:0], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_3z };
  assign celloutsig_0_11z = - { celloutsig_0_0z[2], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_41z = { celloutsig_0_12z[3:1], celloutsig_0_11z, celloutsig_0_33z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_33z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_23z } !== { _06_[23:18], _00_, _06_[16:11], celloutsig_0_6z, celloutsig_0_19z, 1'h1 };
  assign celloutsig_0_40z = & { celloutsig_0_28z, celloutsig_0_11z[3:1], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_57z = & { celloutsig_0_50z, celloutsig_0_35z, celloutsig_0_11z[2] };
  assign celloutsig_1_4z = | { in_data[164:162], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_18z = | { celloutsig_0_14z[15:0], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_3z = celloutsig_0_1z[0] & celloutsig_0_1z[1];
  assign celloutsig_1_2z = in_data[96] & celloutsig_1_0z;
  assign celloutsig_1_6z = ~^ { in_data[177:163], celloutsig_1_4z };
  assign celloutsig_1_10z = ~^ { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_76z = _04_[18:6] >> { celloutsig_0_62z[8:1], celloutsig_0_64z, celloutsig_0_40z, celloutsig_0_19z };
  assign celloutsig_0_92z = { celloutsig_0_12z[1:0], celloutsig_0_10z, celloutsig_0_60z, celloutsig_0_44z, celloutsig_0_41z, celloutsig_0_10z } >> { celloutsig_0_17z[8:5], celloutsig_0_35z, celloutsig_0_89z, celloutsig_0_57z, celloutsig_0_30z, celloutsig_0_81z };
  assign celloutsig_0_9z = { in_data[77:75], celloutsig_0_2z, celloutsig_0_5z } >> { celloutsig_0_1z[2:1], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_14z = in_data[120:114] >> { in_data[172:171], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_12z = { _02_[14], _05_[2:0], celloutsig_0_4z } >> in_data[68:64];
  assign celloutsig_0_1z = { in_data[36:33], celloutsig_0_0z } >> in_data[65:59];
  assign celloutsig_0_28z = { celloutsig_0_11z, celloutsig_0_3z } >> { celloutsig_0_9z[4:2], celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_0_39z = _03_[14:12] <<< { _03_[2:1], celloutsig_0_31z };
  assign celloutsig_0_49z = { celloutsig_0_2z, celloutsig_0_33z, celloutsig_0_30z, celloutsig_0_3z, celloutsig_0_43z, celloutsig_0_43z, celloutsig_0_3z } >>> { _06_[20:18], _00_, _06_[16], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_69z = celloutsig_0_44z ~^ { _06_[18], _00_, _06_[16:15], celloutsig_0_15z };
  assign celloutsig_1_1z = { in_data[141:138], celloutsig_1_0z, celloutsig_1_0z } ~^ in_data[110:105];
  assign celloutsig_0_50z = in_data[2:0] ^ { celloutsig_0_29z[11:10], celloutsig_0_26z };
  assign celloutsig_1_11z = { in_data[189:188], celloutsig_1_5z, celloutsig_1_2z } ^ { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_14z } ^ { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_18z, celloutsig_1_4z };
  assign celloutsig_0_22z = { celloutsig_0_14z[19:9], celloutsig_0_19z } ^ { _02_[14], celloutsig_0_10z, celloutsig_0_17z };
  assign celloutsig_1_7z = ~((celloutsig_1_5z & celloutsig_1_6z) | celloutsig_1_6z);
  assign celloutsig_0_10z = ~((_05_[4] & celloutsig_0_3z) | celloutsig_0_4z);
  assign celloutsig_0_5z = ~((celloutsig_0_2z & celloutsig_0_1z[3]) | (celloutsig_0_1z[4] & celloutsig_0_3z));
  assign celloutsig_0_81z = ~((celloutsig_0_49z[0] & celloutsig_0_15z) | (celloutsig_0_14z[4] & celloutsig_0_30z));
  assign celloutsig_0_93z = ~((celloutsig_0_69z[2] & celloutsig_0_41z) | (celloutsig_0_77z & celloutsig_0_1z[3]));
  assign celloutsig_0_19z = ~((celloutsig_0_10z & celloutsig_0_15z) | (celloutsig_0_12z[2] & celloutsig_0_3z));
  assign celloutsig_0_24z = ~((_06_[19] & in_data[78]) | (celloutsig_0_3z & celloutsig_0_11z[1]));
  assign _02_[13:0] = { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_11z };
  assign _03_[6:4] = _01_;
  assign _05_[3] = _02_[14];
  assign _06_[17] = _00_;
  assign { out_data[128], out_data[104:96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
