

================================================================
== Vitis HLS Report for 'fir_Pipeline_VITIS_LOOP_29_1'
================================================================
* Date:           Mon Oct  4 22:44:43 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      132|      132|  1.320 us|  1.320 us|  132|  132|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |      130|      130|         5|          1|          1|   127|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     83|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     165|     70|    -|
|Memory           |        5|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     199|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|    1|     364|    230|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+-----+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|  FF | LUT| URAM|
    +----------------------+-------------------+---------+----+-----+----+-----+
    |mul_32s_5s_32_2_1_U2  |mul_32s_5s_32_2_1  |        0|   1|  165|  50|    0|
    |mux_464_32_1_1_U1     |mux_464_32_1_1     |        0|   0|    0|  20|    0|
    +----------------------+-------------------+---------+----+-----+----+-----+
    |Total                 |                   |        0|   1|  165|  70|    0|
    +----------------------+-------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                  Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |c_0_U          |fir_Pipeline_VITIS_LOOP_29_1_c_0          |        1|  0|   0|    0|    64|    5|     1|          320|
    |c_1_U          |fir_Pipeline_VITIS_LOOP_29_1_c_1          |        1|  0|   0|    0|    64|    5|     1|          320|
    |shift_reg_1_U  |fir_Pipeline_VITIS_LOOP_29_1_shift_reg_1  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |shift_reg_2_U  |fir_Pipeline_VITIS_LOOP_29_1_shift_reg_1  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |shift_reg_3_U  |fir_Pipeline_VITIS_LOOP_29_1_shift_reg_1  |        1|  0|   0|    0|    32|   32|     1|         1024|
    +---------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                          |        5|  0|   0|    0|   224|  106|     5|         3712|
    +---------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_335_p2         |         +|   0|  0|  39|          32|          32|
    |add_ln29_fu_230_p2      |         +|   0|  0|  14|           7|           2|
    |add_ln31_fu_246_p2      |         +|   0|  0|  13|           5|           2|
    |icmp_ln29_fu_220_p2     |      icmp|   0|  0|  10|           7|           1|
    |select_ln225_fu_310_p3  |    select|   0|  0|   5|           1|           5|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  83|          53|          44|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_fu_66                |   9|          2|   32|         64|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    7|         14|
    |i_fu_70                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   48|         96|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_fu_66                         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_70                           |   7|   0|    7|          0|
    |i_op_assign_reg_417               |  32|   0|   32|          0|
    |icmp_ln29_reg_364                 |   1|   0|    1|          0|
    |lshr_ln_reg_373                   |   2|   0|    2|          0|
    |mul_ln32_reg_436                  |  32|   0|   32|          0|
    |select_ln225_reg_426              |   5|   0|    5|          0|
    |tmp_reg_412                       |   1|   0|    1|          0|
    |trunc_ln1_reg_398                 |   2|   0|    2|          0|
    |trunc_ln1_reg_398_pp0_iter1_reg   |   2|   0|    2|          0|
    |trunc_ln29_reg_368                |   5|   0|    5|          0|
    |trunc_ln29_reg_368_pp0_iter1_reg  |   5|   0|    5|          0|
    |icmp_ln29_reg_364                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 199|  32|  136|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_29_1|  return value|
|acc_out               |  out|   32|      ap_vld|                       acc_out|       pointer|
|acc_out_ap_vld        |  out|    1|      ap_vld|                       acc_out|       pointer|
|shift_reg_0_address0  |  out|    5|   ap_memory|                   shift_reg_0|         array|
|shift_reg_0_ce0       |  out|    1|   ap_memory|                   shift_reg_0|         array|
|shift_reg_0_q0        |   in|   32|   ap_memory|                   shift_reg_0|         array|
|shift_reg_0_address1  |  out|    5|   ap_memory|                   shift_reg_0|         array|
|shift_reg_0_ce1       |  out|    1|   ap_memory|                   shift_reg_0|         array|
|shift_reg_0_we1       |  out|    1|   ap_memory|                   shift_reg_0|         array|
|shift_reg_0_d1        |  out|   32|   ap_memory|                   shift_reg_0|         array|
+----------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.03>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 8 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %shift_reg_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %shift_reg_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %shift_reg_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %shift_reg_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %c_1, i64 666, i64 215, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %c_0, i64 666, i64 215, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 127, i7 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %acc"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [fir.cpp:29]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.48ns)   --->   "%icmp_ln29 = icmp_eq  i7 %i_1, i7 0" [fir.cpp:29]   --->   Operation 20 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 127, i64 127, i64 127"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split, void %.exitStub" [fir.cpp:29]   --->   Operation 22 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i7 %i_1" [fir.cpp:29]   --->   Operation 23 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.87ns)   --->   "%add_ln29 = add i7 %i_1, i7 127" [fir.cpp:29]   --->   Operation 24 'add' 'add_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %add_ln29, i32 5, i32 6" [fir.cpp:31]   --->   Operation 25 'partselect' 'lshr_ln' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.78ns)   --->   "%add_ln31 = add i5 %trunc_ln29, i5 31" [fir.cpp:31]   --->   Operation 26 'add' 'add_ln31' <Predicate = (!icmp_ln29)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i5 %add_ln31" [fir.cpp:31]   --->   Operation 27 'zext' 'zext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shift_reg_0_addr_1 = getelementptr i32 %shift_reg_0, i64 0, i64 %zext_ln31" [fir.cpp:31]   --->   Operation 28 'getelementptr' 'shift_reg_0_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%shift_reg_0_load = load i5 %shift_reg_0_addr_1" [fir.cpp:31]   --->   Operation 29 'load' 'shift_reg_0_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shift_reg_1_addr_1 = getelementptr i32 %shift_reg_1, i64 0, i64 %zext_ln31" [fir.cpp:31]   --->   Operation 30 'getelementptr' 'shift_reg_1_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%shift_reg_1_load = load i5 %shift_reg_1_addr_1" [fir.cpp:31]   --->   Operation 31 'load' 'shift_reg_1_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shift_reg_2_addr_1 = getelementptr i32 %shift_reg_2, i64 0, i64 %zext_ln31" [fir.cpp:31]   --->   Operation 32 'getelementptr' 'shift_reg_2_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%shift_reg_2_load = load i5 %shift_reg_2_addr_1" [fir.cpp:31]   --->   Operation 33 'load' 'shift_reg_2_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shift_reg_3_addr_1 = getelementptr i32 %shift_reg_3, i64 0, i64 %zext_ln31" [fir.cpp:31]   --->   Operation 34 'getelementptr' 'shift_reg_3_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%shift_reg_3_load = load i5 %shift_reg_3_addr_1" [fir.cpp:31]   --->   Operation 35 'load' 'shift_reg_3_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %i_1, i32 5, i32 6" [fir.cpp:31]   --->   Operation 36 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.30ns)   --->   "%switch_ln31 = switch i2 %trunc_ln1, void %branch5, i2 0, void %branch2, i2 1, void %branch3, i2 2, void %branch4" [fir.cpp:31]   --->   Operation 37 'switch' 'switch_ln31' <Predicate = (!icmp_ln29)> <Delay = 1.30>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i7 %i_1"   --->   Operation 38 'trunc' 'trunc_ln225' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i6 %trunc_ln225"   --->   Operation 39 'zext' 'zext_ln225' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%c_0_addr = getelementptr i5 %c_0, i64 0, i64 %zext_ln225"   --->   Operation 40 'getelementptr' 'c_0_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%c_1_addr = getelementptr i5 %c_1, i64 0, i64 %zext_ln225"   --->   Operation 41 'getelementptr' 'c_1_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_1, i32 6"   --->   Operation 42 'bitselect' 'tmp' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%c_0_load = load i6 %c_0_addr"   --->   Operation 43 'load' 'c_0_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 103 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 64> <ROM>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%c_1_load = load i6 %c_1_addr"   --->   Operation 44 'load' 'c_1_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 103 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 64> <ROM>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln29 = store i7 %add_ln29, i7 %i" [fir.cpp:29]   --->   Operation 45 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i2 %lshr_ln" [fir.cpp:31]   --->   Operation 46 'zext' 'zext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (3.25ns)   --->   "%shift_reg_0_load = load i5 %shift_reg_0_addr_1" [fir.cpp:31]   --->   Operation 47 'load' 'shift_reg_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 48 [1/2] (3.25ns)   --->   "%shift_reg_1_load = load i5 %shift_reg_1_addr_1" [fir.cpp:31]   --->   Operation 48 'load' 'shift_reg_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 49 [1/2] (3.25ns)   --->   "%shift_reg_2_load = load i5 %shift_reg_2_addr_1" [fir.cpp:31]   --->   Operation 49 'load' 'shift_reg_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 50 [1/2] (3.25ns)   --->   "%shift_reg_3_load = load i5 %shift_reg_3_addr_1" [fir.cpp:31]   --->   Operation 50 'load' 'shift_reg_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 51 [1/1] (1.82ns)   --->   "%i_op_assign = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i64, i32 %shift_reg_0_load, i32 %shift_reg_1_load, i32 %shift_reg_2_load, i32 %shift_reg_3_load, i64 %zext_ln31_2" [fir.cpp:31]   --->   Operation 51 'mux' 'i_op_assign' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/2] (3.25ns)   --->   "%c_0_load = load i6 %c_0_addr"   --->   Operation 52 'load' 'c_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 103 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 64> <ROM>
ST_2 : Operation 53 [1/2] (3.25ns)   --->   "%c_1_load = load i6 %c_1_addr"   --->   Operation 53 'load' 'c_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 103 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 64> <ROM>
ST_2 : Operation 54 [1/1] (1.21ns)   --->   "%select_ln225 = select i1 %tmp, i5 %c_1_load, i5 %c_0_load"   --->   Operation 54 'select' 'select_ln225' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [fir.cpp:27]   --->   Operation 55 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [fir.cpp:27]   --->   Operation 56 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i5 %trunc_ln29" [fir.cpp:31]   --->   Operation 57 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%shift_reg_0_addr = getelementptr i32 %shift_reg_0, i64 0, i64 %zext_ln31_1" [fir.cpp:31]   --->   Operation 58 'getelementptr' 'shift_reg_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%shift_reg_1_addr = getelementptr i32 %shift_reg_1, i64 0, i64 %zext_ln31_1" [fir.cpp:31]   --->   Operation 59 'getelementptr' 'shift_reg_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%shift_reg_2_addr = getelementptr i32 %shift_reg_2, i64 0, i64 %zext_ln31_1" [fir.cpp:31]   --->   Operation 60 'getelementptr' 'shift_reg_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%shift_reg_3_addr = getelementptr i32 %shift_reg_3, i64 0, i64 %zext_ln31_1" [fir.cpp:31]   --->   Operation 61 'getelementptr' 'shift_reg_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln31 = store i32 %i_op_assign, i5 %shift_reg_2_addr" [fir.cpp:31]   --->   Operation 62 'store' 'store_ln31' <Predicate = (trunc_ln1 == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split13_ifconv" [fir.cpp:31]   --->   Operation 63 'br' 'br_ln31' <Predicate = (trunc_ln1 == 2)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln31 = store i32 %i_op_assign, i5 %shift_reg_1_addr" [fir.cpp:31]   --->   Operation 64 'store' 'store_ln31' <Predicate = (trunc_ln1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split13_ifconv" [fir.cpp:31]   --->   Operation 65 'br' 'br_ln31' <Predicate = (trunc_ln1 == 1)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln31 = store i32 %i_op_assign, i5 %shift_reg_0_addr" [fir.cpp:31]   --->   Operation 66 'store' 'store_ln31' <Predicate = (trunc_ln1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split13_ifconv" [fir.cpp:31]   --->   Operation 67 'br' 'br_ln31' <Predicate = (trunc_ln1 == 0)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (3.25ns)   --->   "%store_ln31 = store i32 %i_op_assign, i5 %shift_reg_3_addr" [fir.cpp:31]   --->   Operation 68 'store' 'store_ln31' <Predicate = (trunc_ln1 == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split13_ifconv" [fir.cpp:31]   --->   Operation 69 'br' 'br_ln31' <Predicate = (trunc_ln1 == 3)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i5 %select_ln225" [fir.cpp:32]   --->   Operation 70 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (6.91ns)   --->   "%mul_ln32 = mul i32 %i_op_assign, i32 %sext_ln32" [fir.cpp:32]   --->   Operation 71 'mul' 'mul_ln32' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 72 [1/2] (6.91ns)   --->   "%mul_ln32 = mul i32 %i_op_assign, i32 %sext_ln32" [fir.cpp:32]   --->   Operation 72 'mul' 'mul_ln32' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc"   --->   Operation 77 'load' 'acc_load_1' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_out, i32 %acc_load_1"   --->   Operation 78 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc" [fir.cpp:32]   --->   Operation 73 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.55ns)   --->   "%acc_1 = add i32 %mul_ln32, i32 %acc_load" [fir.cpp:32]   --->   Operation 74 'add' 'acc_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 %acc_1, i32 %acc" [fir.cpp:32]   --->   Operation 75 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ acc_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ c_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ shift_reg_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ shift_reg_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ shift_reg_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ shift_reg_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc                (alloca           ) [ 011111]
i                  (alloca           ) [ 010000]
specmemcore_ln0    (specmemcore      ) [ 000000]
specmemcore_ln0    (specmemcore      ) [ 000000]
specmemcore_ln0    (specmemcore      ) [ 000000]
specmemcore_ln0    (specmemcore      ) [ 000000]
specmemcore_ln0    (specmemcore      ) [ 000000]
specmemcore_ln0    (specmemcore      ) [ 000000]
store_ln0          (store            ) [ 000000]
store_ln0          (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
i_1                (load             ) [ 000000]
icmp_ln29          (icmp             ) [ 011110]
empty              (speclooptripcount) [ 000000]
br_ln29            (br               ) [ 000000]
trunc_ln29         (trunc            ) [ 011100]
add_ln29           (add              ) [ 000000]
lshr_ln            (partselect       ) [ 011000]
add_ln31           (add              ) [ 000000]
zext_ln31          (zext             ) [ 000000]
shift_reg_0_addr_1 (getelementptr    ) [ 011000]
shift_reg_1_addr_1 (getelementptr    ) [ 011000]
shift_reg_2_addr_1 (getelementptr    ) [ 011000]
shift_reg_3_addr_1 (getelementptr    ) [ 011000]
trunc_ln1          (partselect       ) [ 011100]
switch_ln31        (switch           ) [ 000000]
trunc_ln225        (trunc            ) [ 000000]
zext_ln225         (zext             ) [ 000000]
c_0_addr           (getelementptr    ) [ 011000]
c_1_addr           (getelementptr    ) [ 011000]
tmp                (bitselect        ) [ 011000]
store_ln29         (store            ) [ 000000]
zext_ln31_2        (zext             ) [ 000000]
shift_reg_0_load   (load             ) [ 000000]
shift_reg_1_load   (load             ) [ 000000]
shift_reg_2_load   (load             ) [ 000000]
shift_reg_3_load   (load             ) [ 000000]
i_op_assign        (mux              ) [ 010110]
c_0_load           (load             ) [ 000000]
c_1_load           (load             ) [ 000000]
select_ln225       (select           ) [ 010100]
specpipeline_ln27  (specpipeline     ) [ 000000]
specloopname_ln27  (specloopname     ) [ 000000]
zext_ln31_1        (zext             ) [ 000000]
shift_reg_0_addr   (getelementptr    ) [ 000000]
shift_reg_1_addr   (getelementptr    ) [ 000000]
shift_reg_2_addr   (getelementptr    ) [ 000000]
shift_reg_3_addr   (getelementptr    ) [ 000000]
store_ln31         (store            ) [ 000000]
br_ln31            (br               ) [ 000000]
store_ln31         (store            ) [ 000000]
br_ln31            (br               ) [ 000000]
store_ln31         (store            ) [ 000000]
br_ln31            (br               ) [ 000000]
store_ln31         (store            ) [ 000000]
br_ln31            (br               ) [ 000000]
sext_ln32          (sext             ) [ 010010]
mul_ln32           (mul              ) [ 010001]
acc_load           (load             ) [ 000000]
acc_1              (add              ) [ 000000]
store_ln32         (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
acc_load_1         (load             ) [ 000000]
write_ln0          (write            ) [ 000000]
ret_ln0            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="acc_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_reg_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_reg_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_reg_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="acc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln0_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="shift_reg_0_addr_1_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="5" slack="0"/>
<pin id="85" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_0_addr_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="0"/>
<pin id="197" dir="0" index="4" bw="5" slack="1"/>
<pin id="198" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="0"/>
<pin id="200" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_0_load/1 store_ln31/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="shift_reg_1_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_1_addr_1/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="192" dir="0" index="4" bw="5" slack="1"/>
<pin id="193" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
<pin id="195" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_1_load/1 store_ln31/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="shift_reg_2_addr_1_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="5" slack="0"/>
<pin id="111" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_2_addr_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="187" dir="0" index="4" bw="5" slack="1"/>
<pin id="188" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
<pin id="190" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_2_load/1 store_ln31/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="shift_reg_3_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="5" slack="0"/>
<pin id="124" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_3_addr_1/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="0"/>
<pin id="202" dir="0" index="4" bw="5" slack="1"/>
<pin id="203" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
<pin id="205" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_3_load/1 store_ln31/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="c_0_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="6" slack="0"/>
<pin id="137" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_0_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="c_1_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_0_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_1_load/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="shift_reg_0_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_0_addr/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="shift_reg_1_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_1_addr/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="shift_reg_2_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_2_addr/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="shift_reg_3_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_3_addr/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln0_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="7" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_1_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln29_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="0" index="1" bw="7" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln29_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln29_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="lshr_ln_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="7" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="0" index="3" bw="4" slack="0"/>
<pin id="241" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln31_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln31_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="0"/>
<pin id="264" dir="0" index="3" bw="4" slack="0"/>
<pin id="265" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln225_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln225/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln225_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="7" slack="0"/>
<pin id="283" dir="0" index="2" bw="4" slack="0"/>
<pin id="284" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln29_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="0" index="1" bw="7" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln31_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="1"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="i_op_assign_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="32" slack="0"/>
<pin id="300" dir="0" index="3" bw="32" slack="0"/>
<pin id="301" dir="0" index="4" bw="32" slack="0"/>
<pin id="302" dir="0" index="5" bw="2" slack="0"/>
<pin id="303" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="i_op_assign/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln225_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="5" slack="0"/>
<pin id="313" dir="0" index="2" bw="5" slack="0"/>
<pin id="314" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln225/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln31_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="2"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln32_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="0" index="1" bw="5" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln32/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="acc_load_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="4"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="acc_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln32_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="4"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="acc_load_1_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="3"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load_1/4 "/>
</bind>
</comp>

<comp id="349" class="1005" name="acc_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="357" class="1005" name="i_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="364" class="1005" name="icmp_ln29_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="3"/>
<pin id="366" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="368" class="1005" name="trunc_ln29_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="2"/>
<pin id="370" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="373" class="1005" name="lshr_ln_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="2" slack="1"/>
<pin id="375" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="378" class="1005" name="shift_reg_0_addr_1_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="1"/>
<pin id="380" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_0_addr_1 "/>
</bind>
</comp>

<comp id="383" class="1005" name="shift_reg_1_addr_1_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="1"/>
<pin id="385" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_1_addr_1 "/>
</bind>
</comp>

<comp id="388" class="1005" name="shift_reg_2_addr_1_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="1"/>
<pin id="390" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_2_addr_1 "/>
</bind>
</comp>

<comp id="393" class="1005" name="shift_reg_3_addr_1_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="1"/>
<pin id="395" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_3_addr_1 "/>
</bind>
</comp>

<comp id="398" class="1005" name="trunc_ln1_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="2"/>
<pin id="400" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="402" class="1005" name="c_0_addr_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="1"/>
<pin id="404" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c_0_addr "/>
</bind>
</comp>

<comp id="407" class="1005" name="c_1_addr_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="1"/>
<pin id="409" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c_1_addr "/>
</bind>
</comp>

<comp id="412" class="1005" name="tmp_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="417" class="1005" name="i_op_assign_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign "/>
</bind>
</comp>

<comp id="426" class="1005" name="select_ln225_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="1"/>
<pin id="428" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln225 "/>
</bind>
</comp>

<comp id="431" class="1005" name="sext_ln32_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln32 "/>
</bind>
</comp>

<comp id="436" class="1005" name="mul_ln32_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln32 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="64" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="44" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="44" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="133" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="140" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="44" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="173" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="196"><net_src comp="166" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="201"><net_src comp="159" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="206"><net_src comp="180" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="217" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="217" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="230" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="40" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="250"><net_src comp="226" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="258"><net_src comp="252" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="259"><net_src comp="252" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="217" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="273"><net_src comp="217" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="217" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="40" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="230" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="304"><net_src comp="54" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="88" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="101" pin="3"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="114" pin="3"/><net_sink comp="296" pin=3"/></net>

<net id="308"><net_src comp="127" pin="3"/><net_sink comp="296" pin=4"/></net>

<net id="309"><net_src comp="293" pin="1"/><net_sink comp="296" pin=5"/></net>

<net id="315"><net_src comp="153" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="147" pin="3"/><net_sink comp="310" pin=2"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="332" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="345" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="352"><net_src comp="66" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="356"><net_src comp="349" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="360"><net_src comp="70" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="367"><net_src comp="220" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="226" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="376"><net_src comp="236" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="381"><net_src comp="81" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="386"><net_src comp="94" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="391"><net_src comp="107" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="396"><net_src comp="120" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="401"><net_src comp="260" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="133" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="410"><net_src comp="140" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="415"><net_src comp="280" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="420"><net_src comp="296" pin="6"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="101" pin=4"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="88" pin=4"/></net>

<net id="424"><net_src comp="417" pin="1"/><net_sink comp="127" pin=4"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="429"><net_src comp="310" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="434"><net_src comp="324" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="439"><net_src comp="327" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="335" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc_out | {4 }
	Port: c_0 | {}
	Port: c_1 | {}
	Port: shift_reg_0 | {3 }
	Port: shift_reg_1 | {3 }
	Port: shift_reg_2 | {3 }
	Port: shift_reg_3 | {3 }
 - Input state : 
	Port: fir_Pipeline_VITIS_LOOP_29_1 : c_0 | {1 2 }
	Port: fir_Pipeline_VITIS_LOOP_29_1 : c_1 | {1 2 }
	Port: fir_Pipeline_VITIS_LOOP_29_1 : shift_reg_0 | {1 2 }
	Port: fir_Pipeline_VITIS_LOOP_29_1 : shift_reg_1 | {1 2 }
	Port: fir_Pipeline_VITIS_LOOP_29_1 : shift_reg_2 | {1 2 }
	Port: fir_Pipeline_VITIS_LOOP_29_1 : shift_reg_3 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln29 : 2
		br_ln29 : 3
		trunc_ln29 : 2
		add_ln29 : 2
		lshr_ln : 3
		add_ln31 : 3
		zext_ln31 : 4
		shift_reg_0_addr_1 : 5
		shift_reg_0_load : 6
		shift_reg_1_addr_1 : 5
		shift_reg_1_load : 6
		shift_reg_2_addr_1 : 5
		shift_reg_2_load : 6
		shift_reg_3_addr_1 : 5
		shift_reg_3_load : 6
		trunc_ln1 : 2
		switch_ln31 : 3
		trunc_ln225 : 2
		zext_ln225 : 3
		c_0_addr : 4
		c_1_addr : 4
		tmp : 2
		c_0_load : 5
		c_1_load : 5
		store_ln29 : 3
	State 2
		i_op_assign : 1
		select_ln225 : 1
	State 3
		shift_reg_0_addr : 1
		shift_reg_1_addr : 1
		shift_reg_2_addr : 1
		shift_reg_3_addr : 1
		store_ln31 : 2
		store_ln31 : 2
		store_ln31 : 2
		store_ln31 : 2
		mul_ln32 : 1
	State 4
		write_ln0 : 1
	State 5
		acc_1 : 1
		store_ln32 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|    mul   |       grp_fu_327      |    1    |   165   |    50   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln29_fu_230    |    0    |    0    |    14   |
|    add   |    add_ln31_fu_246    |    0    |    0    |    13   |
|          |      acc_1_fu_335     |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|    mux   |   i_op_assign_fu_296  |    0    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln29_fu_220   |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln225_fu_310  |    0    |    0    |    5    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_74 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln29_fu_226   |    0    |    0    |    0    |
|          |   trunc_ln225_fu_270  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|     lshr_ln_fu_236    |    0    |    0    |    0    |
|          |    trunc_ln1_fu_260   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln31_fu_252   |    0    |    0    |    0    |
|   zext   |   zext_ln225_fu_274   |    0    |    0    |    0    |
|          |   zext_ln31_2_fu_293  |    0    |    0    |    0    |
|          |   zext_ln31_1_fu_317  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|       tmp_fu_280      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |    sext_ln32_fu_324   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |   165   |   151   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|        acc_reg_349       |   32   |
|     c_0_addr_reg_402     |    6   |
|     c_1_addr_reg_407     |    6   |
|    i_op_assign_reg_417   |   32   |
|         i_reg_357        |    7   |
|     icmp_ln29_reg_364    |    1   |
|      lshr_ln_reg_373     |    2   |
|     mul_ln32_reg_436     |   32   |
|   select_ln225_reg_426   |    5   |
|     sext_ln32_reg_431    |   32   |
|shift_reg_0_addr_1_reg_378|    5   |
|shift_reg_1_addr_1_reg_383|    5   |
|shift_reg_2_addr_1_reg_388|    5   |
|shift_reg_3_addr_1_reg_393|    5   |
|        tmp_reg_412       |    1   |
|     trunc_ln1_reg_398    |    2   |
|    trunc_ln29_reg_368    |    5   |
+--------------------------+--------+
|           Total          |   183  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_88 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_101 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_114 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_127 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_147 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_153 |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_327    |  p1  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   74   ||  11.116 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   165  |   151  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   63   |
|  Register |    -   |    -   |   183  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   11   |   348  |   214  |
+-----------+--------+--------+--------+--------+
