{"Source Block": ["oh/elink/hdl/emaxi.v@497:516@HdlStmProcess", "   assign  txrr_dstaddr_fifo[31:0] = readinfo_out[40:9];\n\n   //Pipeline axi transaction to account for FIFO read latency   \n   reg [63:0] \t m_axi_rdata_fifo;\n   reg \t\t txrr_access_fifo;   \n   always @( posedge m_axi_aclk)\n     if(!m_axi_aresetn) \n       begin\n\t  txrr_access_fifo      <= 1'b0;\t  \n       end\n     else\t \n       begin\n\t  txrr_access_fifo       <= fifo_rd_en;\n\t  m_axi_rdata_fifo[63:0] <= m_axi_rdata[63:0];      \n       end\n\n   //Alignment Mux (one cycle)\n   always @ (posedge m_axi_aclk )\n     if(!m_axi_aresetn)\n       begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[502, "   always @( posedge m_axi_aclk)\n"], [505, "\t  txrr_access_fifo      <= 1'b0;\t  \n"], [509, "\t  txrr_access_fifo       <= fifo_rd_en;\n"], [510, "\t  m_axi_rdata_fifo[63:0] <= m_axi_rdata[63:0];      \n"]], "Add": [[502, "   always @ (posedge m_axi_aclk)\n"], [505, "\t  txrr_access_fifo  <= 1'b0;\t  \n"], [505, "\t  txrr_access       <= 1'b0;\t  \n"], [510, "\t  txrr_access_fifo   <= fifo_rd_en;\n"], [510, "\t  txrr_access        <= txrr_access_fifo;\t  \n"]]}}