digraph "CFG for '_Z9downhill1PjPhS0_ll' function" {
	label="CFG for '_Z9downhill1PjPhS0_ll' function";

	Node0x5bd65b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = zext i32 %14 to i64\l  %16 = add nsw i64 %15, %4\l  %17 = icmp slt i64 %16, %3\l  br i1 %17, label %18, label %44\l|{<s0>T|<s1>F}}"];
	Node0x5bd65b0:s0 -> Node0x5bd85f0;
	Node0x5bd65b0:s1 -> Node0x5bd8680;
	Node0x5bd85f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e1675170",label="{%18:\l18:                                               \l  %19 = shl nsw i64 %4, 1\l  %20 = srem i64 %15, %19\l  %21 = icmp eq i64 %20, 0\l  br i1 %21, label %22, label %44\l|{<s0>T|<s1>F}}"];
	Node0x5bd85f0:s0 -> Node0x5bd89a0;
	Node0x5bd85f0:s1 -> Node0x5bd8680;
	Node0x5bd89a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b59970",label="{%22:\l22:                                               \l  %23 = add nsw i64 %3, -1\l  %24 = sub nsw i64 %23, %16\l  %25 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %24\l  %26 = load i32, i32 addrspace(1)* %25, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %27 = sub nsw i64 %23, %15\l  %28 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %27\l  %29 = load i32, i32 addrspace(1)* %28, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  store i32 %29, i32 addrspace(1)* %25, align 4, !tbaa !7\l  %30 = sub i64 %3, %16\l  %31 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %30\l  %32 = load i8, i8 addrspace(1)* %31, align 1, !tbaa !11\l  %33 = icmp eq i8 %32, 1\l  br i1 %33, label %41, label %34\l|{<s0>T|<s1>F}}"];
	Node0x5bd89a0:s0 -> Node0x5bd8570;
	Node0x5bd89a0:s1 -> Node0x5bda270;
	Node0x5bda270 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5d8d170",label="{%34:\l34:                                               \l  %35 = getelementptr inbounds i8, i8 addrspace(1)* %2, i64 %24\l  %36 = load i8, i8 addrspace(1)* %35, align 1, !tbaa !11\l  %37 = icmp eq i8 %36, 1\l  br i1 %37, label %41, label %38\l|{<s0>T|<s1>F}}"];
	Node0x5bda270:s0 -> Node0x5bd8570;
	Node0x5bda270:s1 -> Node0x5bdab60;
	Node0x5bdab60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%38:\l38:                                               \l  %39 = load i32, i32 addrspace(1)* %28, align 4, !tbaa !7\l  %40 = add i32 %39, %26\l  br label %41\l}"];
	Node0x5bdab60 -> Node0x5bd8570;
	Node0x5bd8570 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b59970",label="{%41:\l41:                                               \l  %42 = phi i32 [ %40, %38 ], [ 0, %22 ], [ %26, %34 ]\l  store i32 %42, i32 addrspace(1)* %28, align 4, !tbaa !7\l  %43 = getelementptr inbounds i8, i8 addrspace(1)* %2, i64 %24\l  store i8 0, i8 addrspace(1)* %43, align 1, !tbaa !11\l  br label %44\l}"];
	Node0x5bd8570 -> Node0x5bd8680;
	Node0x5bd8680 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%44:\l44:                                               \l  ret void\l}"];
}
