
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003593                       # Number of seconds simulated
sim_ticks                                  3593083836                       # Number of ticks simulated
final_tick                               533202602772                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  78384                       # Simulator instruction rate (inst/s)
host_op_rate                                    99515                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 278851                       # Simulator tick rate (ticks/s)
host_mem_usage                               16876692                       # Number of bytes of host memory used
host_seconds                                 12885.30                       # Real time elapsed on the host
sim_insts                                  1010000002                       # Number of instructions simulated
sim_ops                                    1282276646                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       311552                       # Number of bytes read from this memory
system.physmem.bytes_read::total               316928                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        77568                       # Number of bytes written to this memory
system.physmem.bytes_written::total             77568                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         2434                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2476                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             606                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  606                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1496208                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     86708803                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                88205011                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1496208                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1496208                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21588141                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21588141                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21588141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1496208                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     86708803                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              109793152                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.switch_cpus.numCycles                  8616509                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3090011                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2536936                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       206790                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1253900                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1194057                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           300042                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         8943                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3322419                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               16809318                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3090011                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1494099                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3598442                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1040507                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         732978                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1634858                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         92644                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8484218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.431307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.320546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4885776     57.59%     57.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           355008      4.18%     61.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           335163      3.95%     65.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           314687      3.71%     69.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           261440      3.08%     72.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           188125      2.22%     74.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           135600      1.60%     76.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           208991      2.46%     78.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1799428     21.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8484218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.358615                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.950827                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3478766                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        699147                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3437957                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         41925                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         826416                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       496958                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          3962                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       19983301                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         10894                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         826416                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3661747                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          333848                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        83298                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3290123                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        288780                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19383681                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            54                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         155865                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         82465                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     26864073                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      90292707                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     90292707                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      16788545                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10075484                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3667                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1973                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            707072                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1905748                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1017437                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        23249                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       442688                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18057831                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3601                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14608182                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        22769                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      5724541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     17521438                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          282                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8484218                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.721807                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.839028                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3000556     35.37%     35.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1705813     20.11%     55.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1368986     16.14%     71.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       818090      9.64%     81.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       830154      9.78%     91.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       380930      4.49%     95.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       242836      2.86%     98.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        66979      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        69874      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8484218                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           63661     57.99%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          21782     19.84%     77.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         24332     22.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12009359     82.21%     82.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       200340      1.37%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1591      0.01%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1548294     10.60%     94.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       848598      5.81%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14608182                       # Type of FU issued
system.switch_cpus.iq.rate                   1.695371                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              109775                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007515                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     37833125                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     23786217                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14235586                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       14717957                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        46133                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       670546                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          421                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          254                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       233732                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         826416                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          246265                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         13886                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18061434                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        84584                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1905748                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      1017437                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1954                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           9352                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          1411                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          254                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       122097                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       117047                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       239144                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14366685                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1469006                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       241496                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     2                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2304651                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2019237                       # Number of branches executed
system.switch_cpus.iew.exec_stores             835645                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.667344                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14246496                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14235586                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9199816                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          24889745                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.652129                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.369623                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12240054                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      5822274                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3319                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       206017                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7657802                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.598377                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.115367                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3070826     40.10%     40.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2045940     26.72%     66.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       849181     11.09%     77.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       430962      5.63%     83.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       449805      5.87%     89.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       227858      2.98%     92.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       156027      2.04%     94.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        89430      1.17%     95.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       337773      4.41%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7657802                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12240054                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                2018907                       # Number of memory references committed
system.switch_cpus.commit.loads               1235202                       # Number of loads committed
system.switch_cpus.commit.membars                1642                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1758291                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11009303                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       240295                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        337773                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25382032                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            36951619                       # The number of ROB writes
system.switch_cpus.timesIdled                    4238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  132291                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12240054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.861651                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.861651                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.160563                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.160563                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         64943076                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19473061                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18750227                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3304                       # number of misc regfile writes
system.l2.replacements                           2476                       # number of replacements
system.l2.tagsinuse                       4094.110209                       # Cycle average of tags in use
system.l2.total_refs                           529058                       # Total number of references to valid blocks.
system.l2.sampled_refs                           6568                       # Sample count of references to valid blocks.
system.l2.avg_refs                          80.550853                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             8.590427                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      38.315807                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    1233.631536                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            2813.572439                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.002097                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.009354                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.301180                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.686907                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999539                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         8338                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8339                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1757                       # number of Writeback hits
system.l2.Writeback_hits::total                  1757                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data          102                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   102                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          8440                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8441                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         8440                       # number of overall hits
system.l2.overall_hits::total                    8441                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2434                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2476                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2434                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2476                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2434                       # number of overall misses
system.l2.overall_misses::total                  2476                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2865413                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    138392137                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       141257550                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2865413                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    138392137                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        141257550                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2865413                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    138392137                       # number of overall miss cycles
system.l2.overall_miss_latency::total       141257550                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        10772                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               10815                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1757                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1757                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data          102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               102                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        10874                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10917                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        10874                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10917                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.225956                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.228941                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.223837                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.226802                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.223837                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.226802                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 68224.119048                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 56857.903451                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 57050.706785                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 68224.119048                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 56857.903451                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57050.706785                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 68224.119048                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 56857.903451                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57050.706785                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  606                       # number of writebacks
system.l2.writebacks::total                       606                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2434                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2476                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2434                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2476                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2434                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2476                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      2620042                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    124145245                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    126765287                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      2620042                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    124145245                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    126765287                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      2620042                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    124145245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    126765287                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.225956                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.228941                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.223837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.226802                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.223837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.226802                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 62381.952381                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 51004.619967                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 51197.611874                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 62381.952381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 51004.619967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51197.611874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 62381.952381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 51004.619967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51197.611874                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.tagsinuse                580.186834                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001644482                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    584                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1715144.660959                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    41.126577                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst     539.060257                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.065908                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.863879                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.929787                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1634805                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1634805                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1634805                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1634805                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1634805                       # number of overall hits
system.cpu.icache.overall_hits::total         1634805                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           53                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            53                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           53                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             53                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           53                       # number of overall misses
system.cpu.icache.overall_misses::total            53                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3932588                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3932588                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3932588                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3932588                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3932588                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3932588                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1634858                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1634858                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1634858                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1634858                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1634858                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1634858                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000032                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000032                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 74199.773585                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74199.773585                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 74199.773585                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74199.773585                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 74199.773585                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74199.773585                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           43                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           43                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      3255645                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3255645                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      3255645                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3255645                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      3255645                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3255645                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 75712.674419                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75712.674419                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 75712.674419                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75712.674419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 75712.674419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75712.674419                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  10874                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                174234504                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  11130                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               15654.492722                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   231.738113                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      24.261887                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.905227                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.094773                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1132241                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1132241                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       779895                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         779895                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1776                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1776                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1652                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1912136                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1912136                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1912136                       # number of overall hits
system.cpu.dcache.overall_hits::total         1912136                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        37094                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37094                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          355                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          355                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        37449                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          37449                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        37449                       # number of overall misses
system.cpu.dcache.overall_misses::total         37449                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1221411222                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1221411222                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     10643386                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10643386                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1232054608                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1232054608                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1232054608                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1232054608                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1169335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1169335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       780250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       780250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1949585                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1949585                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1949585                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1949585                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.031722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031722                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000455                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000455                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.019209                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019209                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.019209                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019209                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 32927.460560                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32927.460560                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 29981.369014                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29981.369014                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 32899.532911                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32899.532911                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 32899.532911                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32899.532911                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1757                       # number of writebacks
system.cpu.dcache.writebacks::total              1757                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        26322                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        26322                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          253                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          253                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        26575                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26575                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        26575                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26575                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        10772                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10772                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          102                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        10874                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10874                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        10874                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10874                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    219766977                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    219766977                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      2079190                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2079190                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    221846167                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    221846167                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    221846167                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    221846167                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.009212                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009212                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000131                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000131                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.005578                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005578                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.005578                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005578                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 20401.687430                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20401.687430                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 20384.215686                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20384.215686                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 20401.523542                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20401.523542                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 20401.523542                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20401.523542                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
