import os
import sys
import types

import pytest

sys.path.insert(0, os.path.join(os.path.dirname(__file__), ".."))

from src import schemas
from src.verdi_npi_backend import (
    VerdiNpiBackend,
    _classify_driver_kind,
    _classify_load_kind,
    _driver_summary,
    _inst_src_info,
    _line_from_synthesized,
    _scope_from_synthesized,
    _scope_inst_of,
    _is_genuine_runtime_driver,
    _norm_raw,
    driver_is_load_alias,
)


# ---------------------------------------------------------------------------
# Pure helpers
# ---------------------------------------------------------------------------


def test_scope_from_synthesized_strips_at_first_colon():
    assert _scope_from_synthesized(
        "top_tb.my_dut.dut:Always0#Always0:18:31:Mux.CH_invert"
    ) == "top_tb.my_dut.dut"


def test_scope_passes_through_non_synthesized():
    assert _scope_from_synthesized("top_tb.b_if.clk") == "top_tb.b_if.clk"


def test_scope_passes_through_bit_range_colon():
    assert _scope_from_synthesized("top_tb.parent.count[4:0]") == "top_tb.parent.count[4:0]"


def test_line_from_synthesized_extracts_first_int():
    assert _line_from_synthesized(
        "top_tb.my_dut.dut:Always7#Always1:33:45:Mux.IH_invert"
    ) == 33


def test_line_from_synthesized_returns_none_for_non_synth():
    assert _line_from_synthesized("top_tb.b_if.clk") is None


def test_classify_driver_kind_handles_bit_slice_suffix():
    """Regression: a trailing ``[4:0]`` bit-range used to steal rsplit
    and leave classifier returning "unknown" for a perfectly normal Reg."""
    from src.verdi_npi_backend import _classify_driver_kind
    assert _classify_driver_kind(
        "uart_tb_top.DUV1.rx_channel.rx_fifo.uart_fifo:Always11#Always0:20:52:Reg.ROH_count[4:0]"
    ) == "always_ff"
    assert _classify_driver_kind(
        "x.dut:Always0#Always0:18:31:Mux.CH_invert[3:0]"
    ) == "always_comb"


def test_classify_load_kind_module_input_vs_rhs():
    assert _classify_load_kind("top_tb.b_if.clk", "npiNlInstPort") == "module_input"
    assert _classify_load_kind(
        "top_tb.my_dut.dut:Always0#Always0:18:31:Mux.CH_invert",
        "npiNlInstPort",
    ) == "rhs_expr"


# ---------------------------------------------------------------------------
# Mocked NPI backend
# ---------------------------------------------------------------------------


class _MockPin:
    def __init__(self, name, t="npiNlInstPort"):
        self._name = name
        self._t = t

    def full_name(self):
        return self._name

    def type(self):
        return self._t

    def src_info(self):
        return {}


class _MockNet:
    def __init__(
        self,
        loads=None,
        drivers=None,
        fan_in=None,
        fan_in_exc=None,
        fan_out=None,
        fan_out_exc=None,
    ):
        self._loads = loads or []
        self._drivers = drivers or []
        self._fan_in = fan_in
        self._fan_in_exc = fan_in_exc
        self._fan_out = fan_out
        self._fan_out_exc = fan_out_exc

    def load_list(self):
        return self._loads

    def driver_list(self):
        return self._drivers

    def fan_in_reg_list(self, stop_at_pin=False, report_primary_port=False,
                        top_scope_name=None):
        if self._fan_in_exc is not None:
            raise self._fan_in_exc
        return list(self._fan_in or [])

    def fan_out_reg_list(self, stop_at_pin=False, report_primary_port=False,
                         top_scope_name=None):
        if self._fan_out_exc is not None:
            raise self._fan_out_exc
        return list(self._fan_out or [])


class _MockNetlist:
    def __init__(self, net_map):
        self._net_map = net_map

    def get_net(self, name):
        return self._net_map.get(name)

    def get_actual_net(self, name):
        return self._net_map.get(name)


class _MockNpisys:
    def __init__(self, init_rc=1, load_rc=1):
        self.init_rc = init_rc
        self.load_rc = load_rc
        self.init_calls = 0
        self.load_calls: list[list[str]] = []

    def init(self, argv):
        self.init_calls += 1
        return self.init_rc

    def load_design(self, argv):
        self.load_calls.append(list(argv))
        return self.load_rc


def _make_backend_with_mock_npi(monkeypatch, *, npisys=None, netlist_obj=None):
    npisys = npisys or _MockNpisys()
    netlist_obj = netlist_obj or _MockNetlist({})
    backend = VerdiNpiBackend()

    def fake_import():
        return (npisys, netlist_obj)

    monkeypatch.setattr("src.verdi_npi_backend._import_pynpi", fake_import)
    return backend, npisys, netlist_obj


def _make_compile_log(tmp_path, top="top_tb"):
    log = tmp_path / "comp.log"
    log.write_text(f"Command: vcs -kdb top.sv\nTop Level Modules:\n       {top}\n")
    # KDB is detected by probe via simv.daidir/kdb.elab++
    (tmp_path / "simv.daidir" / "kdb.elab++").mkdir(parents=True)
    return str(log)


def test_backend_falls_back_when_pynpi_unavailable(monkeypatch, tmp_path):
    log = _make_compile_log(tmp_path)
    backend = VerdiNpiBackend()
    monkeypatch.setattr("src.verdi_npi_backend._import_pynpi", lambda: None)
    r = backend.find_loads(signal_path="top_tb.x", compile_log=log, simulator="vcs")
    # Static shape — completeness should be shallow_only.
    assert r["completeness"] == "shallow_only"


def test_backend_falls_back_when_load_design_fails(monkeypatch, tmp_path):
    log = _make_compile_log(tmp_path)
    npisys = _MockNpisys(load_rc=0)
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, npisys=npisys, netlist_obj=_MockNetlist({})
    )
    r = backend.find_loads(signal_path="top_tb.x", compile_log=log, simulator="vcs")
    assert r["completeness"] == "shallow_only"
    assert npisys.load_calls, "load_design should have been attempted"


def test_backend_returns_exact_loads_via_npi(monkeypatch, tmp_path):
    log = _make_compile_log(tmp_path)
    net = _MockNet([
        _MockPin("top_tb.b_if.clk"),
        _MockPin("top_tb.my_dut.dut:Always0#Always0:18:31:Mux.CH_invert"),
    ])
    netlist_obj = _MockNetlist({"top_tb.clk": net})
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, netlist_obj=netlist_obj
    )
    r = backend.find_loads(signal_path="top_tb.clk", compile_log=log, simulator="vcs")
    assert r["completeness"] == "exact"
    assert len(r["loads"]) == 2
    kinds = sorted(ld["kind"] for ld in r["loads"])
    assert kinds == ["module_input", "rhs_expr"]
    rhs = next(ld for ld in r["loads"] if ld["kind"] == "rhs_expr")
    assert rhs["load_path"] == "top_tb.my_dut.dut"
    assert rhs["source_line"] == 18
    assert rhs["backend"] == "verdi_npi"
    assert rhs["confidence"] == "exact"
    # Internal field stripped before return.
    assert "_npi_raw" not in rhs


def test_backend_dedup_keeps_distinct_synthesized_loads(monkeypatch, tmp_path):
    log = _make_compile_log(tmp_path)
    # Two muxes in the same module reading the same signal — same scope,
    # different cells. Static dedup that keyed only on (scope,kind) would
    # collapse these incorrectly.
    net = _MockNet([
        _MockPin("top_tb.dut:Always0#Always0:18:31:Mux.CH_a"),
        _MockPin("top_tb.dut:Always7#Always1:33:45:Mux.CH_a"),
    ])
    netlist_obj = _MockNetlist({"top_tb.dut.a": net})
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, netlist_obj=netlist_obj
    )
    r = backend.find_loads(signal_path="top_tb.dut.a", compile_log=log, simulator="vcs")
    assert len(r["loads"]) == 2


def test_backend_loads_include_npi_fan_out(monkeypatch, tmp_path):
    log = _make_compile_log(tmp_path)
    net = _MockNet(
        loads=[],
        fan_out=[
            _MockPin("top_tb.parent.child:Always2#Always0:44:51:Reg.D_count[4:0]"),
            _MockPin("top_tb.parent.count[4:0]", t="npiNlPort"),
        ],
    )
    netlist_obj = _MockNetlist({"top_tb.parent.child.count": net})
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, netlist_obj=netlist_obj
    )
    r = backend.find_loads(
        signal_path="top_tb.parent.child.count",
        compile_log=log,
        simulator="vcs",
    )
    assert r["completeness"] == "exact"
    assert r["stopped_at"] is None
    assert {ld["load_path"] for ld in r["loads"]} == {
        "top_tb.parent.child",
        "top_tb.parent.count[4:0]",
    }
    assert all(ld["backend"] == "verdi_npi" for ld in r["loads"])


def test_backend_caches_loaded_kdb(monkeypatch, tmp_path):
    log = _make_compile_log(tmp_path)
    npisys = _MockNpisys()
    netlist_obj = _MockNetlist({"top_tb.x": _MockNet([_MockPin("top_tb.b.x")])})
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, npisys=npisys, netlist_obj=netlist_obj
    )
    backend.find_loads(signal_path="top_tb.x", compile_log=log, simulator="vcs")
    backend.find_loads(signal_path="top_tb.x", compile_log=log, simulator="vcs")
    assert len(npisys.load_calls) == 1, "second call should hit the cache"


def test_backend_no_kdb_falls_back(monkeypatch, tmp_path):
    log = tmp_path / "comp.log"
    log.write_text("Command: vcs top.sv\nTop Level Modules:\n       top_tb\n")
    backend = VerdiNpiBackend()
    # Even if pynpi is available, no KDB → fallback path.
    npisys = _MockNpisys()
    monkeypatch.setattr(
        "src.verdi_npi_backend._import_pynpi",
        lambda: (npisys, _MockNetlist({})),
    )
    r = backend.find_loads(
        signal_path="top_tb.x", compile_log=str(log), simulator="vcs"
    )
    assert r["completeness"] == "shallow_only"
    assert npisys.load_calls == []


def test_backend_get_net_none_falls_back(monkeypatch, tmp_path):
    log = _make_compile_log(tmp_path)
    netlist_obj = _MockNetlist({})  # signal not found
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, netlist_obj=netlist_obj
    )
    r = backend.find_loads(
        signal_path="top_tb.ghost", compile_log=log, simulator="vcs"
    )
    assert r["completeness"] == "exact"
    assert r["loads"] == []
    assert r["stopped_at"] == "signal_path_unresolved_in_npi"


def test_backend_load_list_exception_returns_stopped(monkeypatch, tmp_path):
    log = _make_compile_log(tmp_path)
    class _BoomNet:
        def load_list(self):
            raise RuntimeError("boom")
    netlist_obj = _MockNetlist({"top_tb.x": _BoomNet()})
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, netlist_obj=netlist_obj
    )
    r = backend.find_loads(
        signal_path="top_tb.x", compile_log=log, simulator="vcs"
    )
    assert r["stopped_at"] == "npi_load_list_failed"


def test_backend_kind_filter_passed_through(monkeypatch, tmp_path):
    log = _make_compile_log(tmp_path)
    net = _MockNet([
        _MockPin("top_tb.b_if.clk"),
        _MockPin("top_tb.my_dut.dut:Always0#Always0:18:31:Mux.CH_clk"),
    ])
    netlist_obj = _MockNetlist({"top_tb.clk": net})
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, netlist_obj=netlist_obj
    )
    r = backend.find_loads(
        signal_path="top_tb.clk",
        compile_log=log,
        simulator="vcs",
        kind_filter=["module_input"],
    )
    assert all(ld["kind"] == "module_input" for ld in r["loads"])
    assert len(r["loads"]) == 1


# ---------------------------------------------------------------------------
# Integration tests (real Verdi)
# ---------------------------------------------------------------------------


_CC20_LOG = "/home/robin/Projects/mcp_practise/uvm_demo_cc20/tb/comp.log"


def _verdi_available() -> bool:
    if not os.environ.get("VERDI_HOME"):
        return False
    if not os.path.exists(_CC20_LOG):
        return False
    try:
        from src.verdi_npi_backend import _import_pynpi
        return _import_pynpi() is not None
    except Exception:
        return False


requires_verdi = pytest.mark.skipif(
    not _verdi_available(),
    reason="VERDI_HOME unset, cc20 case missing, or pynpi unimportable",
)


@requires_verdi
def test_real_npi_returns_more_loads_than_static_for_clk():
    from src.connectivity_backend import (
        StaticConnectivityBackend,
        select_backend,
    )
    from src.verdi_backend import probe_verdi_backend
    from src.compile_log_parser import parse_compile_log

    cr = parse_compile_log(_CC20_LOG, "vcs")
    status = probe_verdi_backend(cr, _CC20_LOG)
    assert status["kdb_flow"] == "vcs_two_step"

    npi_backend = select_backend(status)
    assert npi_backend.name == "verdi_npi"
    npi_r = npi_backend.find_loads(
        signal_path="top_tb.clk", compile_log=_CC20_LOG, simulator="vcs",
    )
    assert npi_r["completeness"] == "exact"
    npi_paths = {ld["load_path"] for ld in npi_r["loads"]}

    static_r = StaticConnectivityBackend().find_loads(
        signal_path="top_tb.clk", compile_log=_CC20_LOG, simulator="vcs",
    )
    static_paths = {ld["load_path"] for ld in static_r["loads"]}

    # NPI must catch the interface-positional connections that static
    # cannot see (b_if/input_if/output_if).
    assert "top_tb.b_if.clk" in npi_paths
    assert "top_tb.input_if.clk" in npi_paths
    assert "top_tb.output_if.clk" in npi_paths
    assert len(npi_paths) > len(static_paths)


# ---------------------------------------------------------------------------
# Driver-side classifier helpers
# ---------------------------------------------------------------------------


def test_classify_driver_kind_initial():
    assert _classify_driver_kind(
        "top_tb.top_tb(@1):Init0#Init0:53:58:Init.OH_clk"
    ) == "initial"


def test_classify_driver_kind_always_ff():
    assert _classify_driver_kind(
        "top_tb.my_dut.dut:Always10#Always1:33:45:Reg.ROH_invert"
    ) == "always_ff"


def test_classify_driver_kind_combinational():
    assert _classify_driver_kind(
        "top_tb.dut:Always0#Always0:18:31:Mux.OH_y"
    ) == "always_comb"


def test_classify_driver_kind_assignment():
    assert _classify_driver_kind(
        "top_tb.dut:Cont0#Cont0:42:42:Assignment.OH_z"
    ) == "assign"


def test_classify_driver_kind_unknown_falls_through():
    assert _classify_driver_kind(
        "top_tb.dut:Strange0#Weird0:1:1:Mystery.OH_x"
    ) == "unknown"


def test_classify_driver_kind_instance_port_when_no_synth():
    assert _classify_driver_kind("top_tb.b_if.clk") == "instance_port"


def test_driver_summary_includes_line():
    summary = _driver_summary(
        "top_tb.top_tb(@1):Init0#Init0:53:58:Init.OH_clk", "initial"
    )
    assert "line 53" in summary
    assert "initial driver" in summary


# ---------------------------------------------------------------------------
# Mocked NPI driver path
# ---------------------------------------------------------------------------


def test_driver_recursive_uses_npi_fan_in_when_available(monkeypatch, tmp_path):
    log = _make_compile_log(tmp_path)
    reg_pin = _MockPin(
        "top_tb.dut:Always0#Always0:18:31:Reg.ROH_v"
    )
    # Net has a "self-port" driver but fan_in walks through it to a reg.
    self_port = _MockPin("top_tb.dut.v", t="npiNlPort")
    net = _MockNet(drivers=[self_port], fan_in=[reg_pin])
    netlist_obj = _MockNetlist({"top_tb.dut.v": net})
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, netlist_obj=netlist_obj
    )
    r = backend.find_driver(
        signal_path="top_tb.dut.v",
        wave_path="x.fsdb",
        compile_log=log,
        recursive=True,
        simulator="vcs",
    )
    assert r["recursive"] is True
    assert r["backend"] == "verdi_npi"
    assert r["driver_kind"] == "always_ff"
    # Chain: depth-0 = queried, depth-1 = the Reg boundary point.
    assert r["driver_chain"] is not None
    assert [h["depth"] for h in r["driver_chain"]] == [0, 1]
    assert r["driver_chain"][1]["driver_kind"] == "always_ff"
    assert r["driver_chain"][1]["source_line"] == 18


def test_driver_non_recursive_walks_through_port_boundary(monkeypatch, tmp_path):
    """When driver_list returns only the net's own hierarchy port (no synth
    tag), fan_in_reg_list is the meaningful single-hop answer."""
    log = _make_compile_log(tmp_path)
    reg_pin = _MockPin(
        "top_tb.parent.child:Always1#Always0:40:55:Reg.ROH_q"
    )
    self_port = _MockPin("top_tb.parent.child.q", t="npiNlPort")
    net = _MockNet(drivers=[self_port], fan_in=[reg_pin])
    netlist_obj = _MockNetlist({"top_tb.parent.child.q": net})
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, netlist_obj=netlist_obj
    )
    r = backend.find_driver(
        signal_path="top_tb.parent.child.q",
        wave_path="x.fsdb",
        compile_log=log,
        recursive=False,
        simulator="vcs",
    )
    assert r["backend"] == "verdi_npi"
    assert r["driver_kind"] == "always_ff"
    assert r["source_line"] == 40
    # Non-recursive single-driver case: no chain emitted.
    assert r["driver_chain"] is None


def test_driver_recursive_terminates_at_primary_port(monkeypatch, tmp_path):
    """fan_in can end at a primary input port (npiNlPort, no synth tag)."""
    log = _make_compile_log(tmp_path)
    primary = _MockPin("top_tb.clk", t="npiNlPort")
    self_port = _MockPin("top_tb.dut.s", t="npiNlPort")
    net = _MockNet(drivers=[self_port], fan_in=[primary])
    netlist_obj = _MockNetlist({"top_tb.dut.s": net})
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, netlist_obj=netlist_obj
    )
    r = backend.find_driver(
        signal_path="top_tb.dut.s",
        wave_path="x.fsdb",
        compile_log=log,
        recursive=True,
        simulator="vcs",
    )
    assert r["driver_kind"] == "primary_input_port"
    assert r["driver_chain"][1]["driver_kind"] == "primary_input_port"


def test_driver_recursive_fan_in_failure_falls_through_to_single_hop(monkeypatch, tmp_path):
    """If fan_in_reg_list raises, formatter falls back to single-hop driver_list."""
    log = _make_compile_log(tmp_path)
    init_pin = _MockPin(
        "top_tb.top_tb(@1):Init0#Init0:53:58:Init.OH_clk"
    )
    net = _MockNet(drivers=[init_pin], fan_in_exc=RuntimeError("boom"))
    netlist_obj = _MockNetlist({"top_tb.clk": net})
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, netlist_obj=netlist_obj
    )
    r = backend.find_driver(
        signal_path="top_tb.clk",
        wave_path="x.fsdb",
        compile_log=log,
        recursive=True,
        simulator="vcs",
    )
    # fan_in failed, but driver_list had a real synth-tagged driver.
    assert r["backend"] == "verdi_npi"
    assert r["driver_kind"] == "initial"


def test_driver_recursive_multi_fan_in_branches(monkeypatch, tmp_path):
    """Combinational cone with multiple register inputs surfaces all as branches."""
    log = _make_compile_log(tmp_path)
    a = _MockPin("top_tb.dut:Always0#Always0:10:20:Reg.ROH_a")
    b = _MockPin("top_tb.dut:Always1#Always0:25:35:Reg.ROH_b")
    self_port = _MockPin("top_tb.dut.sum", t="npiNlPort")
    net = _MockNet(drivers=[self_port], fan_in=[a, b])
    netlist_obj = _MockNetlist({"top_tb.dut.sum": net})
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, netlist_obj=netlist_obj
    )
    r = backend.find_driver(
        signal_path="top_tb.dut.sum",
        wave_path="x.fsdb",
        compile_log=log,
        recursive=True,
        simulator="vcs",
    )
    assert r["recursive"] is True
    # 1 queried + 2 boundary points.
    assert len(r["driver_chain"]) == 3
    lines = sorted(h["source_line"] for h in r["driver_chain"] if h["source_line"])
    assert lines == [10, 25]
    assert "2 boundary point" in r["chain_summary"]


def test_driver_single_hop_npi_resolves_initial_kind(monkeypatch, tmp_path):
    log = _make_compile_log(tmp_path)
    init_pin = _MockPin(
        "top_tb.top_tb(@1):Init0#Init0:53:58:Init.OH_clk"
    )
    net = _MockNet(drivers=[init_pin])
    netlist_obj = _MockNetlist({"top_tb.clk": net})
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, netlist_obj=netlist_obj
    )
    r = backend.find_driver(
        signal_path="top_tb.clk",
        wave_path="dummy.fsdb",
        compile_log=log,
        recursive=False,
        simulator="vcs",
    )
    assert r["backend"] == "verdi_npi"
    assert r["driver_status"] == "resolved"
    assert r["driver_kind"] == "initial"
    assert r["source_line"] == 53
    assert "initial driver" in r["expression_summary"]
    assert r["recursive"] is False
    assert r["driver_chain"] is None  # single driver — no chain


def test_driver_multi_driven_net_lists_chain(monkeypatch, tmp_path):
    log = _make_compile_log(tmp_path)
    pins = [
        _MockPin("top_tb.dut:Always0#Always0:18:31:Reg.ROH_v"),
        _MockPin("top_tb.dut:Always7#Always1:33:45:Reg.ROH_v"),
    ]
    net = _MockNet(drivers=pins)
    netlist_obj = _MockNetlist({"top_tb.dut.v": net})
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, netlist_obj=netlist_obj
    )
    r = backend.find_driver(
        signal_path="top_tb.dut.v",
        wave_path="x.fsdb",
        compile_log=log,
        simulator="vcs",
    )
    assert r["driver_chain"] is not None
    assert len(r["driver_chain"]) == 2
    assert all(h["backend"] == "verdi_npi" for h in r["driver_chain"])
    assert "multi-driven" in r["chain_summary"]


def test_driver_no_drivers_marks_stopped(monkeypatch, tmp_path):
    log = _make_compile_log(tmp_path)
    net = _MockNet(drivers=[])  # no drivers
    netlist_obj = _MockNetlist({"top_tb.float": net})
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, netlist_obj=netlist_obj
    )
    r = backend.find_driver(
        signal_path="top_tb.float",
        wave_path="x.fsdb",
        compile_log=log,
        simulator="vcs",
    )
    assert r["driver_status"] == "unsupported"
    assert r["stopped_at"] == "no_npi_drivers"
    assert r["backend"] == "verdi_npi"


def test_driver_unresolved_signal_falls_through(monkeypatch, tmp_path):
    log = _make_compile_log(tmp_path)
    netlist_obj = _MockNetlist({})  # nothing
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, netlist_obj=netlist_obj
    )
    r = backend.find_driver(
        signal_path="top_tb.ghost",
        wave_path="x.fsdb",
        compile_log=log,
        simulator="vcs",
    )
    assert r["stopped_at"] == "signal_path_unresolved_in_npi"


def test_driver_list_exception_marks_failed(monkeypatch, tmp_path):
    log = _make_compile_log(tmp_path)
    class _BoomNet:
        def driver_list(self):
            raise RuntimeError("boom")
    netlist_obj = _MockNetlist({"top_tb.x": _BoomNet()})
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, netlist_obj=netlist_obj
    )
    r = backend.find_driver(
        signal_path="top_tb.x",
        wave_path="x.fsdb",
        compile_log=log,
        simulator="vcs",
    )
    assert r["stopped_at"] == "npi_driver_list_failed"


# ---------------------------------------------------------------------------
# Real-verdi driver integration
# ---------------------------------------------------------------------------


@requires_verdi
def test_real_npi_driver_resolves_clk_initial_block():
    from src.connectivity_backend import select_backend
    from src.verdi_backend import probe_verdi_backend
    from src.compile_log_parser import parse_compile_log

    cr = parse_compile_log(_CC20_LOG, "vcs")
    status = probe_verdi_backend(cr, _CC20_LOG)
    backend = select_backend(status)
    r = backend.find_driver(
        signal_path="top_tb.clk",
        wave_path="x.fsdb",
        compile_log=_CC20_LOG,
        simulator="vcs",
    )
    assert r["backend"] == "verdi_npi"
    assert r["driver_status"] == "resolved"
    assert r["driver_kind"] == "initial"
    assert r["source_line"] == 53


@requires_verdi
def test_real_npi_driver_invert_recognised_as_register():
    from src.connectivity_backend import select_backend
    from src.verdi_backend import probe_verdi_backend
    from src.compile_log_parser import parse_compile_log

    cr = parse_compile_log(_CC20_LOG, "vcs")
    status = probe_verdi_backend(cr, _CC20_LOG)
    backend = select_backend(status)
    r = backend.find_driver(
        signal_path="top_tb.my_dut.invert",
        wave_path="x.fsdb",
        compile_log=_CC20_LOG,
        simulator="vcs",
    )
    assert r["backend"] == "verdi_npi"
    assert r["driver_kind"] == "always_ff"
    assert r["source_line"] is not None


@requires_verdi
def test_real_npi_driver_recursive_uses_fan_in():
    from src.connectivity_backend import select_backend
    from src.verdi_backend import probe_verdi_backend
    from src.compile_log_parser import parse_compile_log

    cr = parse_compile_log(_CC20_LOG, "vcs")
    status = probe_verdi_backend(cr, _CC20_LOG)
    backend = select_backend(status)
    r = backend.find_driver(
        signal_path="top_tb.my_dut.invert",
        wave_path="x.fsdb",
        compile_log=_CC20_LOG,
        simulator="vcs",
        recursive=True,
        max_depth=4,
    )
    assert r["recursive"] is True
    assert r["backend"] == "verdi_npi"
    # Chain has at least the queried depth=0 plus one fan-in boundary point.
    assert r["driver_chain"] is not None
    assert r["driver_chain"][0]["depth"] == 0
    assert any(h["depth"] == 1 for h in r["driver_chain"])


@requires_verdi
def test_real_npi_normalizes_synthesized_paths_for_invert():
    from src.connectivity_backend import select_backend
    from src.verdi_backend import probe_verdi_backend
    from src.compile_log_parser import parse_compile_log

    cr = parse_compile_log(_CC20_LOG, "vcs")
    status = probe_verdi_backend(cr, _CC20_LOG)
    backend = select_backend(status)
    r = backend.find_loads(
        signal_path="top_tb.my_dut.invert",
        compile_log=_CC20_LOG,
        simulator="vcs",
    )
    assert r["completeness"] == "exact"
    assert r["loads"], "expected NPI to find load(s) for invert"
    for ld in r["loads"]:
        # Scope is FSDB-paste-able; raw stays in expr.
        assert ":" not in ld["load_path"]
        assert ld["expr"] is not None
        assert ld["backend"] == "verdi_npi"
        assert ld["confidence"] == "exact"
        # Synthesized loads should produce a parsed source_line.
        if ":" in ld["expr"]:
            assert ld["source_line"] is not None


# ---------------------------------------------------------------------------
# B1: _inst_src_info helper + source_info_origin tagging
# ---------------------------------------------------------------------------


class _MockInst:
    """Mimics InstHdl with optional file()/begin_line_no() accessors."""

    def __init__(self, file_val=None, line_val=None, src_info_val=None,
                 file_raises=False, line_raises=False):
        self._file = file_val
        self._line = line_val
        self._src_info = src_info_val
        self._file_raises = file_raises
        self._line_raises = line_raises

    def file(self):
        if self._file_raises:
            raise RuntimeError("boom")
        return self._file

    def begin_line_no(self):
        if self._line_raises:
            raise RuntimeError("boom")
        return self._line

    def src_info(self):
        return self._src_info


def test_inst_src_info_returns_none_for_none():
    assert _inst_src_info(None) == (None, None)


def test_inst_src_info_prefers_file_and_begin_line_no():
    inst = _MockInst(file_val="/proj/rtl/dut.sv", line_val=42)
    assert _inst_src_info(inst) == ("/proj/rtl/dut.sv", 42)


def test_inst_src_info_swallows_accessor_exceptions():
    inst = _MockInst(file_raises=True, line_raises=True)
    assert _inst_src_info(inst) == (None, None)


def test_inst_src_info_falls_back_to_src_info_tuple():
    # No file()/begin_line_no() attrs at all — only src_info().
    class _OldStyleInst:
        def src_info(self):
            return ("/legacy/path.sv", 7, 9)
    assert _inst_src_info(_OldStyleInst()) == ("/legacy/path.sv", 7)


def test_inst_src_info_treats_empty_file_string_as_none():
    inst = _MockInst(file_val="", line_val=None)
    assert _inst_src_info(inst) == (None, None)


class _PinWithInst:
    """Pin handle that also exposes scope_inst()."""

    def __init__(self, name, t="npiNlInstPort", inst=None, pin_src_info=None):
        self._name = name
        self._t = t
        self._inst = inst
        self._pin_src = pin_src_info or {}

    def full_name(self):
        return self._name

    def type(self):
        return self._t

    def src_info(self):
        return self._pin_src

    def scope_inst(self):
        return self._inst


def test_scope_inst_of_returns_none_when_attr_missing():
    class _Bare:
        pass
    assert _scope_inst_of(_Bare()) is None


def test_format_load_picks_up_npi_src_info_from_enclosing_inst(monkeypatch, tmp_path):
    log = _make_compile_log(tmp_path)
    inst = _MockInst(file_val="/proj/rtl/dut.sv", line_val=88)
    pin = _PinWithInst(
        "top_tb.my_dut.dut:Always0#Always0:18:31:Mux.CH_invert",
        inst=inst,
    )
    netlist_obj = _MockNetlist({"top_tb.clk": _MockNet([pin])})
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, netlist_obj=netlist_obj
    )
    r = backend.find_loads(
        signal_path="top_tb.clk", compile_log=log, simulator="vcs"
    )
    assert len(r["loads"]) == 1
    ld = r["loads"][0]
    # NPI's enclosing-inst src_info wins over the synthesized-name line
    # fallback: the inst hdl is the authoritative source of file:line
    # for the elaborated load site, whereas the synth-name line is just
    # parsed text. Both come from NPI, so origin is "npi".
    assert ld["source_file"] == "/proj/rtl/dut.sv"
    assert ld["source_line"] == 88
    assert ld["source_info_origin"] == "npi"


def test_format_load_origin_none_when_no_src_info(monkeypatch, tmp_path):
    log = _make_compile_log(tmp_path)
    # Plain pin with no inst, no src_info, AND a non-synthesized name so
    # _line_from_synthesized returns None too — every fallback empty.
    pin = _PinWithInst("top_tb.b_if.clk", inst=None)
    netlist_obj = _MockNetlist({"top_tb.clk": _MockNet([pin])})
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, netlist_obj=netlist_obj
    )
    r = backend.find_loads(
        signal_path="top_tb.clk", compile_log=log, simulator="vcs"
    )
    ld = r["loads"][0]
    assert ld["source_file"] is None
    assert ld["source_line"] is None
    assert ld["source_info_origin"] is None


def test_format_fan_in_pin_carries_npi_origin_for_driver_chain(monkeypatch, tmp_path):
    log = _make_compile_log(tmp_path)
    inst = _MockInst(file_val="/proj/rtl/m.sv", line_val=120)
    reg_pin = _PinWithInst(
        "top_tb.dut:Always0#Always0:18:31:Reg.ROH_v",
        inst=inst,
    )
    self_port = _MockPin("top_tb.dut.v", t="npiNlPort")
    net = _MockNet(drivers=[self_port], fan_in=[reg_pin])
    netlist_obj = _MockNetlist({"top_tb.dut.v": net})
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, netlist_obj=netlist_obj
    )
    r = backend.find_driver(
        signal_path="top_tb.dut.v",
        wave_path="x.fsdb",
        compile_log=log,
        recursive=True,
        simulator="vcs",
    )
    chain = r["driver_chain"]
    assert chain is not None
    # depth-0 is the queried net; depth-1 is the Reg fan-in boundary point.
    hop = chain[1]
    assert hop["source_file"] == "/proj/rtl/m.sv"
    # Inst's begin_line_no() wins over the synth-name line (18).
    assert hop["source_line"] == 120
    assert hop["source_info_origin"] == "npi"


def test_format_driver_multi_driven_chain_carries_npi_origin(monkeypatch, tmp_path):
    """When NPI returns multiple drivers (multi-driven net), the synthesized
    depth-0 chain entries must include source_info_origin from each driver."""
    log = _make_compile_log(tmp_path)
    inst_a = _MockInst(file_val="/p/a.sv", line_val=10)
    inst_b = _MockInst(file_val="/p/b.sv", line_val=20)
    d1 = _PinWithInst(
        "top_tb.dut:Always0#Always0:10:11:Mux.OH_y", inst=inst_a,
    )
    d2 = _PinWithInst(
        "top_tb.dut:Always1#Always1:20:21:Or.OH_y", inst=inst_b,
    )
    # No fan-in available so the single-hop multi-driver path runs.
    net = _MockNet(drivers=[d1, d2])
    netlist_obj = _MockNetlist({"top_tb.dut.y": net})
    backend, _, _ = _make_backend_with_mock_npi(
        monkeypatch, netlist_obj=netlist_obj
    )
    r = backend.find_driver(
        signal_path="top_tb.dut.y",
        wave_path="x.fsdb",
        compile_log=log,
        recursive=False,
        simulator="vcs",
    )
    assert r["driver_chain"] is not None
    origins = [h["source_info_origin"] for h in r["driver_chain"]]
    assert origins == ["npi", "npi"]
    files = sorted(h["source_file"] for h in r["driver_chain"])
    assert files == ["/p/a.sv", "/p/b.sv"]


# ---------------------------------------------------------------------------
# Driver-vs-loads cross-check (TB-driver misattribution guard)
# ---------------------------------------------------------------------------


def test_norm_raw_strips_bit_ranges_and_indices():
    assert _norm_raw("tb.m_if.ahb_intf#[3:4]") == "tb.m_if.ahb_intf#"
    assert _norm_raw("x.dut:Always0#Always0:135:153:Reg.lock_owner[0][1]") == (
        "x.dut:Always0#Always0:135:153:Reg.lock_owner"
    )
    assert _norm_raw(None) is None


def test_driver_is_load_alias_matches_modulo_bit_index():
    loads = ["tb.m_if.ahb_intf#[3:4]", "tb.tb:Always1#SigTap:9:9:Assignment.x"]
    # Identical interface-slice alias (differing only in bit-range).
    assert driver_is_load_alias("tb.m_if.ahb_intf#[3:4]", loads) is True
    assert driver_is_load_alias("tb.m_if.ahb_intf#[5:6]", loads) is True
    # A genuine register on a different cell is NOT a load alias.
    assert driver_is_load_alias("tb.dut:Always0#Always0:10:11:Reg.q", loads) is False
    # No loads / no head → never a conflict.
    assert driver_is_load_alias("tb.x", None) is False
    assert driver_is_load_alias(None, loads) is False


def test_is_genuine_runtime_driver_excludes_init_and_ports():
    reg = "tb.dut:Always0#Always0:10:11:Reg.q"
    assert _is_genuine_runtime_driver(reg, "always_ff") is True
    # Initial-value block is not the runtime driver.
    assert _is_genuine_runtime_driver(
        "tb.tb:Init2#Init2:87:89:Init.m_if1.HTRANS", "initial"
    ) is False
    # Bare hierarchy port (no synth tag) is not a logic driver.
    assert _is_genuine_runtime_driver("tb.m_if1.HTRANS", "instance_port") is False
    assert _is_genuine_runtime_driver(None, "always_ff") is False


def test_driver_interface_alias_reported_as_load_yields_testbench_driven(monkeypatch, tmp_path):
    """The reproduced ahb_repro bug: NPI's driver_list head is an interface-slice
    alias of the net (``m_if1.ahb_intf#[3:4]``) that is ALSO load[0]; the only
    other driver is an initial block. We must report testbench_driven, never the
    interface alias (or a DUT register) as the driver."""
    log = _make_compile_log(tmp_path)
    alias = _MockPin("tb_top.m_if1.ahb_intf#[3:4]")              # has ':' via bit-range
    init = _MockPin("tb_top.tb_top:Init2#Init2:87:89:Init.m_if1.HTRANS")
    alias_load = _MockPin("tb_top.m_if1.ahb_intf#[3:4]")
    sigtap = _MockPin("tb_top.tb_top:Always17#SigTap17:111:111:Assignment.m_if1.HTRANS")
    net = _MockNet(drivers=[alias, init], loads=[alias_load, sigtap])
    netlist_obj = _MockNetlist({"tb_top.m_if1.HTRANS": net})
    backend, _, _ = _make_backend_with_mock_npi(monkeypatch, netlist_obj=netlist_obj)
    r = backend.find_driver(
        signal_path="tb_top.m_if1.HTRANS",
        wave_path="x.fsdb",
        compile_log=log,
        recursive=False,
        simulator="vcs",
    )
    assert r["driver_status"] == "testbench_driven"
    assert r["driver_kind"] is None
    assert r["confidence"] is None
    assert r["source_file"] is None and r["source_line"] is None
    assert r["driver_chain"] is None
    assert r["unsupported_reason"] == "driver_is_load_real_driver_is_testbench"
    assert r["stopped_at"] == "testbench_driven"
    assert r["cross_check"]["conflict"] is True
    # No leaked internal field.
    assert "_npi_raw" not in r
    schemas.ExplainDriverResult.model_validate(r)


def test_driver_load_alias_head_promotes_genuine_alternative(monkeypatch, tmp_path):
    """If the head is a load-alias but a genuine RTL register driver exists among
    the other candidates, promote the real driver instead of giving up."""
    log = _make_compile_log(tmp_path)
    alias = _MockPin("tb_top.m_if1.ahb_intf#[3:4]")
    reg = _MockPin("tb_top.dut.src:Always0#Always0:50:55:Reg.ROH_q")
    alias_load = _MockPin("tb_top.m_if1.ahb_intf#[3:4]")
    net = _MockNet(drivers=[alias, reg], loads=[alias_load])
    netlist_obj = _MockNetlist({"tb_top.m_if1.HTRANS": net})
    backend, _, _ = _make_backend_with_mock_npi(monkeypatch, netlist_obj=netlist_obj)
    r = backend.find_driver(
        signal_path="tb_top.m_if1.HTRANS",
        wave_path="x.fsdb",
        compile_log=log,
        recursive=False,
        simulator="vcs",
    )
    assert r["driver_status"] == "resolved"
    assert r["driver_kind"] == "always_ff"
    assert r["source_line"] == 50
    assert r.get("cross_check") is None
    assert "_npi_raw" not in r


def test_driver_boundary_fan_in_load_yields_testbench_driven(monkeypatch, tmp_path):
    """Boundary-only net whose fan-in lands on a register that is ALSO a load of
    the net (the v6_3_2 failure shape) → testbench_driven."""
    log = _make_compile_log(tmp_path)
    lock_owner = _MockPin("top_tb.dut.matrix:Always0#Always0:135:140:Reg.lock_owner")
    lock_owner_load = _MockPin("top_tb.dut.matrix:Always0#Always0:135:140:Reg.lock_owner")
    self_port = _MockPin("top_tb.m_if1.HTRANS", t="npiNlPort")
    net = _MockNet(drivers=[self_port], fan_in=[lock_owner], loads=[lock_owner_load])
    netlist_obj = _MockNetlist({"top_tb.m_if1.HTRANS": net})
    backend, _, _ = _make_backend_with_mock_npi(monkeypatch, netlist_obj=netlist_obj)
    r = backend.find_driver(
        signal_path="top_tb.m_if1.HTRANS",
        wave_path="x.fsdb",
        compile_log=log,
        recursive=False,
        simulator="vcs",
    )
    assert r["driver_status"] == "testbench_driven"
    assert r["cross_check"]["matched_scope"] == "top_tb.dut.matrix"
    assert r["cross_check"]["matched_line"] == 135
    schemas.ExplainDriverResult.model_validate(r)


def test_driver_recursive_interface_alias_yields_testbench_driven(monkeypatch, tmp_path):
    """The v6_3_3 regression: with recursive=True the fan-in head is the DUT's
    lock_owner (which READS the net, so it is in fan-OUT, NOT load_list), so the
    old (lock_owner vs load_list) compare missed. The decision must key on the
    ORIGINAL driver_list — head is an interface-slice alias that IS in load_list,
    only other driver is an Init block — and short-circuit BEFORE fan-in.

    driver_list = [ahb_intf alias (== load[0]), Init]; load_list does NOT contain
    lock_owner; fan_in WOULD return lock_owner. Expect testbench_driven."""
    log = _make_compile_log(tmp_path)
    alias = _MockPin("tb_top.m_if1.ahb_intf#[3:4]")
    init = _MockPin("tb_top.tb_top:Init2#Init2:87:89:Init.m_if1.HTRANS")
    alias_load = _MockPin("tb_top.m_if1.ahb_intf#[3:4]")
    sigtap = _MockPin("tb_top.tb_top:Always17#SigTap17:111:111:Assignment.m_if1.HTRANS")
    # fan-in (the trap) resolves to a DUT register that merely reads the net —
    # it is NOT in load_list, so only the driver_list-keyed check catches it.
    lock_owner = _MockPin("tb_top.dut.ahb_matrix:Always131#Always4:135:153:Reg.lock_owner[0][1]")
    net = _MockNet(
        drivers=[alias, init],
        loads=[alias_load, sigtap],
        fan_in=[lock_owner],
    )
    netlist_obj = _MockNetlist({"tb_top.m_if1.HTRANS": net})
    backend, _, _ = _make_backend_with_mock_npi(monkeypatch, netlist_obj=netlist_obj)
    r = backend.find_driver(
        signal_path="tb_top.m_if1.HTRANS",
        wave_path="x.fsdb",
        compile_log=log,
        recursive=True,
        simulator="vcs",
    )
    assert r["driver_status"] == "testbench_driven"
    assert r["driver_kind"] is None
    assert r["confidence"] is None
    # The DUT lock_owner must NOT leak through as a driver/chain.
    assert r["driver_chain"] is None
    assert "ahb_matrix" not in (r.get("source_file") or "")
    assert r["cross_check"]["conflict"] is True
    schemas.ExplainDriverResult.model_validate(r)


def test_driver_boundary_only_genuine_upstream_not_flagged(monkeypatch, tmp_path):
    """A boundary-only net whose fan-in lands on a genuine upstream driver (not a
    load) resolves normally — no false testbench flag."""
    log = _make_compile_log(tmp_path)
    upstream = _MockPin("top_tb.dut.src:Always0#Always0:50:55:Reg.ROH_q")
    consumer_load = _MockPin("top_tb.dut.matrix:Always3#Always0:135:140:Reg.lock_owner")
    self_port = _MockPin("top_tb.m_if1.HTRANS", t="npiNlPort")
    net = _MockNet(drivers=[self_port], fan_in=[upstream], loads=[consumer_load])
    netlist_obj = _MockNetlist({"top_tb.m_if1.HTRANS": net})
    backend, _, _ = _make_backend_with_mock_npi(monkeypatch, netlist_obj=netlist_obj)
    r = backend.find_driver(
        signal_path="top_tb.m_if1.HTRANS",
        wave_path="x.fsdb",
        compile_log=log,
        recursive=False,
        simulator="vcs",
    )
    assert r["driver_status"] == "resolved"
    assert r["driver_kind"] == "always_ff"
    assert r["source_line"] == 50
    assert r.get("cross_check") is None


def test_driver_self_referential_counter_not_flagged(monkeypatch, tmp_path):
    """A real ``q <= q + 1`` counter drives net q from a Reg cell while net q
    loads into a DISTINCT Add cell — different raw identities, so the raw-identity
    cross-check does NOT mistake the legitimate self-reference for a TB driver."""
    log = _make_compile_log(tmp_path)
    reg = _MockPin("top_tb.dut.cnt:Always0#Always0:135:140:Reg.ROH_q")
    # The net's load is the adder reading q (a different elaborated cell).
    adder_load = _MockPin("top_tb.dut.cnt:Always0#Always0:135:140:Add.ROH_sum")
    net = _MockNet(drivers=[reg], fan_in=[reg], loads=[adder_load])
    netlist_obj = _MockNetlist({"top_tb.dut.cnt.q": net})
    backend, _, _ = _make_backend_with_mock_npi(monkeypatch, netlist_obj=netlist_obj)
    r = backend.find_driver(
        signal_path="top_tb.dut.cnt.q",
        wave_path="x.fsdb",
        compile_log=log,
        recursive=True,
        simulator="vcs",
    )
    assert r["driver_status"] == "resolved"
    assert r["driver_status"] != "testbench_driven"
    assert r.get("cross_check") is None
