// Seed: 4136029152
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_19;
  assign id_18 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1
    , id_22,
    output tri0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri id_5,
    input tri0 id_6,
    input supply1 id_7,
    output wire id_8,
    input wire id_9,
    input wand id_10,
    input tri0 id_11,
    input supply0 id_12,
    output tri1 id_13,
    output wor id_14,
    output tri0 id_15,
    output supply1 id_16,
    input tri id_17,
    output tri0 id_18,
    input supply0 id_19,
    input supply1 id_20
);
  wire id_23;
  module_0(
      id_22,
      id_23,
      id_23,
      id_22,
      id_22,
      id_23,
      id_22,
      id_23,
      id_23,
      id_23,
      id_22,
      id_22,
      id_22,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23
  );
endmodule
